
#ifndef GP_WB_PROP_BASIC_H
#define GP_WB_PROP_BASIC_H

/***************************
 * layout: plme
 ***************************/
#define GP_WB_PLME_ILLEGAL_ADDRESS_ADDRESS 0x000
#define GP_WB_PLME_ILLEGAL_ADDRESS_LEN     1
#define GP_WB_PLME_ILLEGAL_ADDRESS_MASK    0xFF
#define GP_WB_PLME_ILLEGAL_ADDRESS_LSB     0

#define GP_WB_PLME_TRX_STATE_STATUS_ADDRESS 0x001
#define GP_WB_PLME_TRX_STATE_STATUS_LEN     1
#define GP_WB_PLME_TRX_STATE_STATUS_MASK    0x03
#define GP_WB_PLME_TRX_STATE_STATUS_LSB     0

#define GP_WB_PLME_CCA_ED_THRESH_ADDRESS 0x002
#define GP_WB_PLME_CCA_ED_THRESH_LEN     1
#define GP_WB_PLME_CCA_ED_THRESH_MASK    0xFF
#define GP_WB_PLME_CCA_ED_THRESH_LSB     0

#define GP_WB_PLME_SIG_GEN_PRESCALE_DIV_ADDRESS 0x003
#define GP_WB_PLME_SIG_GEN_PRESCALE_DIV_LEN     1
#define GP_WB_PLME_SIG_GEN_PRESCALE_DIV_MASK    0x03
#define GP_WB_PLME_SIG_GEN_PRESCALE_DIV_LSB     0

#define GP_WB_PLME_SIG_GEN_PATTERN_DESCRIPTOR_PTR_ADDRESS 0x004
#define GP_WB_PLME_SIG_GEN_PATTERN_DESCRIPTOR_PTR_LEN     3
#define GP_WB_PLME_SIG_GEN_PATTERN_DESCRIPTOR_PTR_MASK    0x03FFFF
#define GP_WB_PLME_SIG_GEN_PATTERN_DESCRIPTOR_PTR_LSB     0

#define GP_WB_PLME_SIG_GEN_TRANSITION_ADDRESS 0x007
#define GP_WB_PLME_SIG_GEN_TRANSITION_LEN     1
#define GP_WB_PLME_SIG_GEN_TRANSITION_MASK    0x0F
#define GP_WB_PLME_SIG_GEN_TRANSITION_LSB     0

#define GP_WB_PLME_SIG_GEN_TRIGGER_FROM_REGMAP_ADDRESS 0x007
#define GP_WB_PLME_SIG_GEN_TRIGGER_FROM_REGMAP_LEN     1
#define GP_WB_PLME_SIG_GEN_TRIGGER_FROM_REGMAP_MASK    0x10
#define GP_WB_PLME_SIG_GEN_TRIGGER_FROM_REGMAP_LSB     4

#define GP_WB_PLME_START_RAM_SEQUENCER_ADDRESS 0x008
#define GP_WB_PLME_START_RAM_SEQUENCER_LEN     1
#define GP_WB_PLME_START_RAM_SEQUENCER_MASK    0x01
#define GP_WB_PLME_START_RAM_SEQUENCER_LSB     0

#define GP_WB_PLME_ABORT_SEQUENCE_ADDRESS 0x008
#define GP_WB_PLME_ABORT_SEQUENCE_LEN     1
#define GP_WB_PLME_ABORT_SEQUENCE_MASK    0x02
#define GP_WB_PLME_ABORT_SEQUENCE_LSB     1

#define GP_WB_PLME_CLR_SEQUENCE_DONE_INTERRUPT_ADDRESS 0x008
#define GP_WB_PLME_CLR_SEQUENCE_DONE_INTERRUPT_LEN     1
#define GP_WB_PLME_CLR_SEQUENCE_DONE_INTERRUPT_MASK    0x04
#define GP_WB_PLME_CLR_SEQUENCE_DONE_INTERRUPT_LSB     2

#define GP_WB_PLME_STOP_REPEAT_ADDRESS 0x008
#define GP_WB_PLME_STOP_REPEAT_LEN     1
#define GP_WB_PLME_STOP_REPEAT_MASK    0x08
#define GP_WB_PLME_STOP_REPEAT_LSB     3

#define GP_WB_PLME_SIG_GEN_BUSY_ADDRESS 0x009
#define GP_WB_PLME_SIG_GEN_BUSY_LEN     1
#define GP_WB_PLME_SIG_GEN_BUSY_MASK    0x01
#define GP_WB_PLME_SIG_GEN_BUSY_LSB     0

#define GP_WB_PLME_SIG_GEN_MEM_ERR_ADDRESS 0x009
#define GP_WB_PLME_SIG_GEN_MEM_ERR_LEN     1
#define GP_WB_PLME_SIG_GEN_MEM_ERR_MASK    0x02
#define GP_WB_PLME_SIG_GEN_MEM_ERR_LSB     1

#define GP_WB_PLME_UNMASKED_SEQUENCE_DONE_INTERRUPT_ADDRESS 0x009
#define GP_WB_PLME_UNMASKED_SEQUENCE_DONE_INTERRUPT_LEN     1
#define GP_WB_PLME_UNMASKED_SEQUENCE_DONE_INTERRUPT_MASK    0x04
#define GP_WB_PLME_UNMASKED_SEQUENCE_DONE_INTERRUPT_LSB     2

#define GP_WB_PLME_SIG_GEN_TRANSITION_OBSERVE_ADDRESS 0x009
#define GP_WB_PLME_SIG_GEN_TRANSITION_OBSERVE_LEN     1
#define GP_WB_PLME_SIG_GEN_TRANSITION_OBSERVE_MASK    0x78
#define GP_WB_PLME_SIG_GEN_TRANSITION_OBSERVE_LSB     3

#define GP_WB_PLME_SIG_GEN_SEQUENCE_IDX_ADDRESS 0x00A
#define GP_WB_PLME_SIG_GEN_SEQUENCE_IDX_LEN     1
#define GP_WB_PLME_SIG_GEN_SEQUENCE_IDX_MASK    0xFF
#define GP_WB_PLME_SIG_GEN_SEQUENCE_IDX_LSB     0

#define GP_WB_PLME_DUTY_CYCLING_START_TRANSITION_ADDRESS 0x00B
#define GP_WB_PLME_DUTY_CYCLING_START_TRANSITION_LEN     1
#define GP_WB_PLME_DUTY_CYCLING_START_TRANSITION_MASK    0x0F
#define GP_WB_PLME_DUTY_CYCLING_START_TRANSITION_LSB     0

#define GP_WB_PLME_DUTY_CYCLING_STOP_TRANSITION_ADDRESS 0x00B
#define GP_WB_PLME_DUTY_CYCLING_STOP_TRANSITION_LEN     1
#define GP_WB_PLME_DUTY_CYCLING_STOP_TRANSITION_MASK    0xF0
#define GP_WB_PLME_DUTY_CYCLING_STOP_TRANSITION_LSB     4

#define GP_WB_PLME_DISABLE_MAC_CHANNEL_UPDATE_ADDRESS 0x00C
#define GP_WB_PLME_DISABLE_MAC_CHANNEL_UPDATE_LEN     1
#define GP_WB_PLME_DISABLE_MAC_CHANNEL_UPDATE_MASK    0x01
#define GP_WB_PLME_DISABLE_MAC_CHANNEL_UPDATE_LSB     0

#define GP_WB_PLME_DISABLE_MAC_CHANNEL_FORCE_ADDRESS 0x00C
#define GP_WB_PLME_DISABLE_MAC_CHANNEL_FORCE_LEN     1
#define GP_WB_PLME_DISABLE_MAC_CHANNEL_FORCE_MASK    0x02
#define GP_WB_PLME_DISABLE_MAC_CHANNEL_FORCE_LSB     1

#define GP_WB_PLME_CHANNEL_OVERRULE_ENA_ADDRESS 0x00C
#define GP_WB_PLME_CHANNEL_OVERRULE_ENA_LEN     1
#define GP_WB_PLME_CHANNEL_OVERRULE_ENA_MASK    0x04
#define GP_WB_PLME_CHANNEL_OVERRULE_ENA_LSB     2

#define GP_WB_PLME_CHANNEL_OVERRULE_ADDRESS 0x00C
#define GP_WB_PLME_CHANNEL_OVERRULE_LEN     1
#define GP_WB_PLME_CHANNEL_OVERRULE_MASK    0x78
#define GP_WB_PLME_CHANNEL_OVERRULE_LSB     3

#define GP_WB_PLME_FORCE_CHANNEL_TRANSITION_ON_EACH_SLOT_ADDRESS 0x00C
#define GP_WB_PLME_FORCE_CHANNEL_TRANSITION_ON_EACH_SLOT_LEN     1
#define GP_WB_PLME_FORCE_CHANNEL_TRANSITION_ON_EACH_SLOT_MASK    0x80
#define GP_WB_PLME_FORCE_CHANNEL_TRANSITION_ON_EACH_SLOT_LSB     7

#define GP_WB_PLME_CHANNEL_SET_ADDRESS 0x00D
#define GP_WB_PLME_CHANNEL_SET_LEN     1
#define GP_WB_PLME_CHANNEL_SET_MASK    0x0F
#define GP_WB_PLME_CHANNEL_SET_LSB     0

#define GP_WB_PLME_APPLY_CHANNEL_0_ADDRESS 0x00E
#define GP_WB_PLME_APPLY_CHANNEL_0_LEN     1
#define GP_WB_PLME_APPLY_CHANNEL_0_MASK    0x01
#define GP_WB_PLME_APPLY_CHANNEL_0_LSB     0

#define GP_WB_PLME_APPLY_CHANNEL_1_ADDRESS 0x00E
#define GP_WB_PLME_APPLY_CHANNEL_1_LEN     1
#define GP_WB_PLME_APPLY_CHANNEL_1_MASK    0x02
#define GP_WB_PLME_APPLY_CHANNEL_1_LSB     1

#define GP_WB_PLME_APPLY_CHANNEL_2_ADDRESS 0x00E
#define GP_WB_PLME_APPLY_CHANNEL_2_LEN     1
#define GP_WB_PLME_APPLY_CHANNEL_2_MASK    0x04
#define GP_WB_PLME_APPLY_CHANNEL_2_LSB     2

#define GP_WB_PLME_APPLY_CHANNEL_3_ADDRESS 0x00E
#define GP_WB_PLME_APPLY_CHANNEL_3_LEN     1
#define GP_WB_PLME_APPLY_CHANNEL_3_MASK    0x08
#define GP_WB_PLME_APPLY_CHANNEL_3_LSB     3

#define GP_WB_PLME_APPLY_CHANNEL_4_ADDRESS 0x00E
#define GP_WB_PLME_APPLY_CHANNEL_4_LEN     1
#define GP_WB_PLME_APPLY_CHANNEL_4_MASK    0x10
#define GP_WB_PLME_APPLY_CHANNEL_4_LSB     4

#define GP_WB_PLME_APPLY_CHANNEL_5_ADDRESS 0x00E
#define GP_WB_PLME_APPLY_CHANNEL_5_LEN     1
#define GP_WB_PLME_APPLY_CHANNEL_5_MASK    0x20
#define GP_WB_PLME_APPLY_CHANNEL_5_LSB     5

#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_0_ADDRESS 0x00F
#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_0_LEN     1
#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_0_MASK    0x01
#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_0_LSB     0

#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_1_ADDRESS 0x00F
#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_1_LEN     1
#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_1_MASK    0x02
#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_1_LSB     1

#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_2_ADDRESS 0x00F
#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_2_LEN     1
#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_2_MASK    0x04
#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_2_LSB     2

#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_3_ADDRESS 0x00F
#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_3_LEN     1
#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_3_MASK    0x08
#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_3_LSB     3

#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_4_ADDRESS 0x00F
#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_4_LEN     1
#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_4_MASK    0x10
#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_4_LSB     4

#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_5_ADDRESS 0x00F
#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_5_LEN     1
#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_5_MASK    0x20
#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_5_LSB     5

#define GP_WB_PLME_ACTIVE_CHANNEL_0_ADDRESS 0x010
#define GP_WB_PLME_ACTIVE_CHANNEL_0_LEN     1
#define GP_WB_PLME_ACTIVE_CHANNEL_0_MASK    0x0F
#define GP_WB_PLME_ACTIVE_CHANNEL_0_LSB     0

#define GP_WB_PLME_ACTIVE_CHANNEL_1_ADDRESS 0x010
#define GP_WB_PLME_ACTIVE_CHANNEL_1_LEN     1
#define GP_WB_PLME_ACTIVE_CHANNEL_1_MASK    0xF0
#define GP_WB_PLME_ACTIVE_CHANNEL_1_LSB     4

#define GP_WB_PLME_ACTIVE_CHANNEL_2_ADDRESS 0x011
#define GP_WB_PLME_ACTIVE_CHANNEL_2_LEN     1
#define GP_WB_PLME_ACTIVE_CHANNEL_2_MASK    0x0F
#define GP_WB_PLME_ACTIVE_CHANNEL_2_LSB     0

#define GP_WB_PLME_ACTIVE_CHANNEL_3_ADDRESS 0x011
#define GP_WB_PLME_ACTIVE_CHANNEL_3_LEN     1
#define GP_WB_PLME_ACTIVE_CHANNEL_3_MASK    0xF0
#define GP_WB_PLME_ACTIVE_CHANNEL_3_LSB     4

#define GP_WB_PLME_ACTIVE_CHANNEL_4_ADDRESS 0x012
#define GP_WB_PLME_ACTIVE_CHANNEL_4_LEN     1
#define GP_WB_PLME_ACTIVE_CHANNEL_4_MASK    0x0F
#define GP_WB_PLME_ACTIVE_CHANNEL_4_LSB     0

#define GP_WB_PLME_ACTIVE_CHANNEL_5_ADDRESS 0x012
#define GP_WB_PLME_ACTIVE_CHANNEL_5_LEN     1
#define GP_WB_PLME_ACTIVE_CHANNEL_5_MASK    0xF0
#define GP_WB_PLME_ACTIVE_CHANNEL_5_LSB     4

#define GP_WB_PLME_MATCHING_CH_IDX_MASK_ADDRESS 0x013
#define GP_WB_PLME_MATCHING_CH_IDX_MASK_LEN     1
#define GP_WB_PLME_MATCHING_CH_IDX_MASK_MASK    0x3F
#define GP_WB_PLME_MATCHING_CH_IDX_MASK_LSB     0

#define GP_WB_PLME_CLR_RSSI_CHANNEL_0_ADDRESS 0x014
#define GP_WB_PLME_CLR_RSSI_CHANNEL_0_LEN     1
#define GP_WB_PLME_CLR_RSSI_CHANNEL_0_MASK    0x01
#define GP_WB_PLME_CLR_RSSI_CHANNEL_0_LSB     0

#define GP_WB_PLME_CLR_RSSI_CHANNEL_1_ADDRESS 0x014
#define GP_WB_PLME_CLR_RSSI_CHANNEL_1_LEN     1
#define GP_WB_PLME_CLR_RSSI_CHANNEL_1_MASK    0x02
#define GP_WB_PLME_CLR_RSSI_CHANNEL_1_LSB     1

#define GP_WB_PLME_CLR_RSSI_CHANNEL_2_ADDRESS 0x014
#define GP_WB_PLME_CLR_RSSI_CHANNEL_2_LEN     1
#define GP_WB_PLME_CLR_RSSI_CHANNEL_2_MASK    0x04
#define GP_WB_PLME_CLR_RSSI_CHANNEL_2_LSB     2

#define GP_WB_PLME_CLR_RSSI_CHANNEL_3_ADDRESS 0x014
#define GP_WB_PLME_CLR_RSSI_CHANNEL_3_LEN     1
#define GP_WB_PLME_CLR_RSSI_CHANNEL_3_MASK    0x08
#define GP_WB_PLME_CLR_RSSI_CHANNEL_3_LSB     3

#define GP_WB_PLME_CLR_RSSI_CHANNEL_4_ADDRESS 0x014
#define GP_WB_PLME_CLR_RSSI_CHANNEL_4_LEN     1
#define GP_WB_PLME_CLR_RSSI_CHANNEL_4_MASK    0x10
#define GP_WB_PLME_CLR_RSSI_CHANNEL_4_LSB     4

#define GP_WB_PLME_CLR_RSSI_CHANNEL_5_ADDRESS 0x014
#define GP_WB_PLME_CLR_RSSI_CHANNEL_5_LEN     1
#define GP_WB_PLME_CLR_RSSI_CHANNEL_5_MASK    0x20
#define GP_WB_PLME_CLR_RSSI_CHANNEL_5_LSB     5

#define GP_WB_PLME_RSSI_CHANNEL_0_ADDRESS 0x015
#define GP_WB_PLME_RSSI_CHANNEL_0_LEN     1
#define GP_WB_PLME_RSSI_CHANNEL_0_MASK    0xFF
#define GP_WB_PLME_RSSI_CHANNEL_0_LSB     0

#define GP_WB_PLME_RSSI_CHANNEL_1_ADDRESS 0x016
#define GP_WB_PLME_RSSI_CHANNEL_1_LEN     1
#define GP_WB_PLME_RSSI_CHANNEL_1_MASK    0xFF
#define GP_WB_PLME_RSSI_CHANNEL_1_LSB     0

#define GP_WB_PLME_RSSI_CHANNEL_2_ADDRESS 0x017
#define GP_WB_PLME_RSSI_CHANNEL_2_LEN     1
#define GP_WB_PLME_RSSI_CHANNEL_2_MASK    0xFF
#define GP_WB_PLME_RSSI_CHANNEL_2_LSB     0

#define GP_WB_PLME_RSSI_CHANNEL_3_ADDRESS 0x018
#define GP_WB_PLME_RSSI_CHANNEL_3_LEN     1
#define GP_WB_PLME_RSSI_CHANNEL_3_MASK    0xFF
#define GP_WB_PLME_RSSI_CHANNEL_3_LSB     0

#define GP_WB_PLME_RSSI_CHANNEL_4_ADDRESS 0x019
#define GP_WB_PLME_RSSI_CHANNEL_4_LEN     1
#define GP_WB_PLME_RSSI_CHANNEL_4_MASK    0xFF
#define GP_WB_PLME_RSSI_CHANNEL_4_LSB     0

#define GP_WB_PLME_RSSI_CHANNEL_5_ADDRESS 0x01A
#define GP_WB_PLME_RSSI_CHANNEL_5_LEN     1
#define GP_WB_PLME_RSSI_CHANNEL_5_MASK    0xFF
#define GP_WB_PLME_RSSI_CHANNEL_5_LSB     0

#define GP_WB_PLME_RSSI_VALID_CHANNEL_0_ADDRESS 0x01B
#define GP_WB_PLME_RSSI_VALID_CHANNEL_0_LEN     1
#define GP_WB_PLME_RSSI_VALID_CHANNEL_0_MASK    0x01
#define GP_WB_PLME_RSSI_VALID_CHANNEL_0_LSB     0

#define GP_WB_PLME_RSSI_VALID_CHANNEL_1_ADDRESS 0x01B
#define GP_WB_PLME_RSSI_VALID_CHANNEL_1_LEN     1
#define GP_WB_PLME_RSSI_VALID_CHANNEL_1_MASK    0x02
#define GP_WB_PLME_RSSI_VALID_CHANNEL_1_LSB     1

#define GP_WB_PLME_RSSI_VALID_CHANNEL_2_ADDRESS 0x01B
#define GP_WB_PLME_RSSI_VALID_CHANNEL_2_LEN     1
#define GP_WB_PLME_RSSI_VALID_CHANNEL_2_MASK    0x04
#define GP_WB_PLME_RSSI_VALID_CHANNEL_2_LSB     2

#define GP_WB_PLME_RSSI_VALID_CHANNEL_3_ADDRESS 0x01B
#define GP_WB_PLME_RSSI_VALID_CHANNEL_3_LEN     1
#define GP_WB_PLME_RSSI_VALID_CHANNEL_3_MASK    0x08
#define GP_WB_PLME_RSSI_VALID_CHANNEL_3_LSB     3

#define GP_WB_PLME_RSSI_VALID_CHANNEL_4_ADDRESS 0x01B
#define GP_WB_PLME_RSSI_VALID_CHANNEL_4_LEN     1
#define GP_WB_PLME_RSSI_VALID_CHANNEL_4_MASK    0x10
#define GP_WB_PLME_RSSI_VALID_CHANNEL_4_LSB     4

#define GP_WB_PLME_RSSI_VALID_CHANNEL_5_ADDRESS 0x01B
#define GP_WB_PLME_RSSI_VALID_CHANNEL_5_LEN     1
#define GP_WB_PLME_RSSI_VALID_CHANNEL_5_MASK    0x20
#define GP_WB_PLME_RSSI_VALID_CHANNEL_5_LSB     5

/***************************
 * layout: rx
 ***************************/
#define GP_WB_RX_RX_ANTSEL_INT_ADDRESS 0x080
#define GP_WB_RX_RX_ANTSEL_INT_LEN     1
#define GP_WB_RX_RX_ANTSEL_INT_MASK    0x03
#define GP_WB_RX_RX_ANTSEL_INT_LSB     0

#define GP_WB_RX_RX_ANTSEL_EXT_ADDRESS 0x080
#define GP_WB_RX_RX_ANTSEL_EXT_LEN     1
#define GP_WB_RX_RX_ANTSEL_EXT_MASK    0x0C
#define GP_WB_RX_RX_ANTSEL_EXT_LSB     2

#define GP_WB_RX_LIMITER_OUT_I_ADDRESS 0x081
#define GP_WB_RX_LIMITER_OUT_I_LEN     1
#define GP_WB_RX_LIMITER_OUT_I_MASK    0xFF
#define GP_WB_RX_LIMITER_OUT_I_LSB     0

#define GP_WB_RX_LIMITER_OUT_Q_ADDRESS 0x082
#define GP_WB_RX_LIMITER_OUT_Q_LEN     1
#define GP_WB_RX_LIMITER_OUT_Q_MASK    0xFF
#define GP_WB_RX_LIMITER_OUT_Q_LSB     0

#define GP_WB_RX_ANT_USE_ADDRESS 0x083
#define GP_WB_RX_ANT_USE_LEN     1
#define GP_WB_RX_ANT_USE_MASK    0x02
#define GP_WB_RX_ANT_USE_LSB     1

#define GP_WB_RX_EN_PIP_ADDRESS 0x083
#define GP_WB_RX_EN_PIP_LEN     1
#define GP_WB_RX_EN_PIP_MASK    0x04
#define GP_WB_RX_EN_PIP_LSB     2

#define GP_WB_RX_LQI_RANGE_SWITCH_ADDRESS 0x083
#define GP_WB_RX_LQI_RANGE_SWITCH_LEN     1
#define GP_WB_RX_LQI_RANGE_SWITCH_MASK    0x08
#define GP_WB_RX_LQI_RANGE_SWITCH_LSB     3

#define GP_WB_RX_FLL_FREQ_COMP_SIGN_ADDRESS 0x084
#define GP_WB_RX_FLL_FREQ_COMP_SIGN_LEN     1
#define GP_WB_RX_FLL_FREQ_COMP_SIGN_MASK    0x08
#define GP_WB_RX_FLL_FREQ_COMP_SIGN_LSB     3

#define GP_WB_RX_USE_BBPRX_DUTY_CYCLING_ADDRESS 0x084
#define GP_WB_RX_USE_BBPRX_DUTY_CYCLING_LEN     1
#define GP_WB_RX_USE_BBPRX_DUTY_CYCLING_MASK    0x10
#define GP_WB_RX_USE_BBPRX_DUTY_CYCLING_LSB     4

#define GP_WB_RX_RX_MODE_ADDRESS 0x084
#define GP_WB_RX_RX_MODE_LEN     1
#define GP_WB_RX_RX_MODE_MASK    0xE0
#define GP_WB_RX_RX_MODE_LSB     5

#define GP_WB_RX_PREAMBLE_THRESH_ADDRESS 0x085
#define GP_WB_RX_PREAMBLE_THRESH_LEN     1
#define GP_WB_RX_PREAMBLE_THRESH_MASK    0x1F
#define GP_WB_RX_PREAMBLE_THRESH_LSB     0

#define GP_WB_RX_PREAMBLE_THRESH_LP_ADDRESS 0x086
#define GP_WB_RX_PREAMBLE_THRESH_LP_LEN     1
#define GP_WB_RX_PREAMBLE_THRESH_LP_MASK    0x1F
#define GP_WB_RX_PREAMBLE_THRESH_LP_LSB     0

#define GP_WB_RX_SYMBOL_SAMPLE_START_0_ADDRESS 0x087
#define GP_WB_RX_SYMBOL_SAMPLE_START_0_LEN     1
#define GP_WB_RX_SYMBOL_SAMPLE_START_0_MASK    0xFF
#define GP_WB_RX_SYMBOL_SAMPLE_START_0_LSB     0

#define GP_WB_RX_TIMEOUT_QUARD_TIMER_ADDRESS 0x088
#define GP_WB_RX_TIMEOUT_QUARD_TIMER_LEN     1
#define GP_WB_RX_TIMEOUT_QUARD_TIMER_MASK    0x0F
#define GP_WB_RX_TIMEOUT_QUARD_TIMER_LSB     0

#define GP_WB_RX_START_LISTENING_FROM_RX_ON_DELAY_ADDRESS 0x089
#define GP_WB_RX_START_LISTENING_FROM_RX_ON_DELAY_LEN     1
#define GP_WB_RX_START_LISTENING_FROM_RX_ON_DELAY_MASK    0xFF
#define GP_WB_RX_START_LISTENING_FROM_RX_ON_DELAY_LSB     0

#define GP_WB_RX_SEQUENCE_TRIGGER_TO_INTERNAL_DELAY_ADDRESS 0x08A
#define GP_WB_RX_SEQUENCE_TRIGGER_TO_INTERNAL_DELAY_LEN     1
#define GP_WB_RX_SEQUENCE_TRIGGER_TO_INTERNAL_DELAY_MASK    0xFF
#define GP_WB_RX_SEQUENCE_TRIGGER_TO_INTERNAL_DELAY_LSB     0

#define GP_WB_RX_PIP_THRESH_ADDRESS 0x08B
#define GP_WB_RX_PIP_THRESH_LEN     1
#define GP_WB_RX_PIP_THRESH_MASK    0x7F
#define GP_WB_RX_PIP_THRESH_LSB     0

#define GP_WB_RX_ANT_SW_VAR_DELAY_ADDRESS 0x08C
#define GP_WB_RX_ANT_SW_VAR_DELAY_LEN     1
#define GP_WB_RX_ANT_SW_VAR_DELAY_MASK    0x0F
#define GP_WB_RX_ANT_SW_VAR_DELAY_LSB     0

#define GP_WB_RX_CH_CHANGE_TUNING_ADDRESS 0x08D
#define GP_WB_RX_CH_CHANGE_TUNING_LEN     1
#define GP_WB_RX_CH_CHANGE_TUNING_MASK    0x3F
#define GP_WB_RX_CH_CHANGE_TUNING_LSB     0

#define GP_WB_RX_PREAMPLE_DET_EV_ADDRESS 0x08E
#define GP_WB_RX_PREAMPLE_DET_EV_LEN     1
#define GP_WB_RX_PREAMPLE_DET_EV_MASK    0x01
#define GP_WB_RX_PREAMPLE_DET_EV_LSB     0

#define GP_WB_RX_SFD_DET_EV_ADDRESS 0x08E
#define GP_WB_RX_SFD_DET_EV_LEN     1
#define GP_WB_RX_SFD_DET_EV_MASK    0x02
#define GP_WB_RX_SFD_DET_EV_LSB     1

#define GP_WB_RX_PIP_DET_EV_ADDRESS 0x08E
#define GP_WB_RX_PIP_DET_EV_LEN     1
#define GP_WB_RX_PIP_DET_EV_MASK    0x04
#define GP_WB_RX_PIP_DET_EV_LSB     2

#define GP_WB_RX_PREAMBLE_VALIDATION_FAILED_EV_ADDRESS 0x08E
#define GP_WB_RX_PREAMBLE_VALIDATION_FAILED_EV_LEN     1
#define GP_WB_RX_PREAMBLE_VALIDATION_FAILED_EV_MASK    0x08
#define GP_WB_RX_PREAMBLE_VALIDATION_FAILED_EV_LSB     3

#define GP_WB_RX_DATA_VALIDATION_FAILED_EV_ADDRESS 0x08E
#define GP_WB_RX_DATA_VALIDATION_FAILED_EV_LEN     1
#define GP_WB_RX_DATA_VALIDATION_FAILED_EV_MASK    0x10
#define GP_WB_RX_DATA_VALIDATION_FAILED_EV_LSB     4

#define GP_WB_RX_SYMBOL_TIMING_ADDRESS 0x08F
#define GP_WB_RX_SYMBOL_TIMING_LEN     1
#define GP_WB_RX_SYMBOL_TIMING_MASK    0xFF
#define GP_WB_RX_SYMBOL_TIMING_LSB     0

#define GP_WB_RX_PHASE_RX_ADDRESS 0x090
#define GP_WB_RX_PHASE_RX_LEN     1
#define GP_WB_RX_PHASE_RX_MASK    0xFF
#define GP_WB_RX_PHASE_RX_LSB     0

#define GP_WB_RX_PHASE_RX_CORR_ADDRESS 0x091
#define GP_WB_RX_PHASE_RX_CORR_LEN     1
#define GP_WB_RX_PHASE_RX_CORR_MASK    0xFF
#define GP_WB_RX_PHASE_RX_CORR_LSB     0

#define GP_WB_RX_FREQ_OFFSET_ADDRESS 0x092
#define GP_WB_RX_FREQ_OFFSET_LEN     1
#define GP_WB_RX_FREQ_OFFSET_MASK    0x0F
#define GP_WB_RX_FREQ_OFFSET_LSB     0

#define GP_WB_RX_RSSI_BBPRX_ADDRESS 0x093
#define GP_WB_RX_RSSI_BBPRX_LEN     1
#define GP_WB_RX_RSSI_BBPRX_MASK    0xFF
#define GP_WB_RX_RSSI_BBPRX_LSB     0

#define GP_WB_RX_ANT_USED_ADDRESS 0x094
#define GP_WB_RX_ANT_USED_LEN     1
#define GP_WB_RX_ANT_USED_MASK    0x01
#define GP_WB_RX_ANT_USED_LSB     0

#define GP_WB_RX_PACKET_TOO_LARGE_EV_ADDRESS 0x095
#define GP_WB_RX_PACKET_TOO_LARGE_EV_LEN     1
#define GP_WB_RX_PACKET_TOO_LARGE_EV_MASK    0x01
#define GP_WB_RX_PACKET_TOO_LARGE_EV_LSB     0

#define GP_WB_RX_PACKET_TOO_SMALL_EV_ADDRESS 0x095
#define GP_WB_RX_PACKET_TOO_SMALL_EV_LEN     1
#define GP_WB_RX_PACKET_TOO_SMALL_EV_MASK    0x02
#define GP_WB_RX_PACKET_TOO_SMALL_EV_LSB     1

#define GP_WB_RX_LQI_ADDRESS 0x096
#define GP_WB_RX_LQI_LEN     1
#define GP_WB_RX_LQI_MASK    0xFF
#define GP_WB_RX_LQI_LSB     0

#define GP_WB_RX_RSSI_ADDRESS 0x097
#define GP_WB_RX_RSSI_LEN     1
#define GP_WB_RX_RSSI_MASK    0xFF
#define GP_WB_RX_RSSI_LSB     0

#define GP_WB_RX_EARLY_IND_CONFIG_ADDRESS 0x098
#define GP_WB_RX_EARLY_IND_CONFIG_LEN     1
#define GP_WB_RX_EARLY_IND_CONFIG_MASK    0x03
#define GP_WB_RX_EARLY_IND_CONFIG_LSB     0

#define GP_WB_RX_RSSI_FILTER_CONF_ADDRESS 0x099
#define GP_WB_RX_RSSI_FILTER_CONF_LEN     1
#define GP_WB_RX_RSSI_FILTER_CONF_MASK    0x03
#define GP_WB_RX_RSSI_FILTER_CONF_LSB     0

#define GP_WB_RX_SFD_THRESH_ADDRESS 0x09A
#define GP_WB_RX_SFD_THRESH_LEN     1
#define GP_WB_RX_SFD_THRESH_MASK    0xFF
#define GP_WB_RX_SFD_THRESH_LSB     0

#define GP_WB_RX_FREQ_TRACK_ADDRESS 0x09B
#define GP_WB_RX_FREQ_TRACK_LEN     1
#define GP_WB_RX_FREQ_TRACK_MASK    0xFF
#define GP_WB_RX_FREQ_TRACK_LSB     0

#define GP_WB_RX_LNAMIX_LDO_REFBITS_ADDRESS 0x09C
#define GP_WB_RX_LNAMIX_LDO_REFBITS_LEN     1
#define GP_WB_RX_LNAMIX_LDO_REFBITS_MASK    0x07
#define GP_WB_RX_LNAMIX_LDO_REFBITS_LSB     0

#define GP_WB_RX_LNAMIX_LDO_PUP_ADDRESS 0x09C
#define GP_WB_RX_LNAMIX_LDO_PUP_LEN     1
#define GP_WB_RX_LNAMIX_LDO_PUP_MASK    0x08
#define GP_WB_RX_LNAMIX_LDO_PUP_LSB     3

#define GP_WB_RX_LNAMIX_LDO_RDY_PUP_ADDRESS 0x09C
#define GP_WB_RX_LNAMIX_LDO_RDY_PUP_LEN     1
#define GP_WB_RX_LNAMIX_LDO_RDY_PUP_MASK    0x10
#define GP_WB_RX_LNAMIX_LDO_RDY_PUP_LSB     4

#define GP_WB_RX_LNAMIX_LDO_ENA_BLEED_ADDRESS 0x09C
#define GP_WB_RX_LNAMIX_LDO_ENA_BLEED_LEN     1
#define GP_WB_RX_LNAMIX_LDO_ENA_BLEED_MASK    0x20
#define GP_WB_RX_LNAMIX_LDO_ENA_BLEED_LSB     5

#define GP_WB_RX_LNA_BIAS_CTRL_ADDRESS 0x09D
#define GP_WB_RX_LNA_BIAS_CTRL_LEN     1
#define GP_WB_RX_LNA_BIAS_CTRL_MASK    0x0F
#define GP_WB_RX_LNA_BIAS_CTRL_LSB     0

#define GP_WB_RX_LNA_BIASMODE_ADDRESS 0x09D
#define GP_WB_RX_LNA_BIASMODE_LEN     1
#define GP_WB_RX_LNA_BIASMODE_MASK    0x30
#define GP_WB_RX_LNA_BIASMODE_LSB     4

#define GP_WB_RX_LNA_BYPASS_RES_ADDRESS 0x09D
#define GP_WB_RX_LNA_BYPASS_RES_LEN     1
#define GP_WB_RX_LNA_BYPASS_RES_MASK    0xC0
#define GP_WB_RX_LNA_BYPASS_RES_LSB     6

#define GP_WB_RX_BUFFER_CTRL_ADDRESS 0x09E
#define GP_WB_RX_BUFFER_CTRL_LEN     1
#define GP_WB_RX_BUFFER_CTRL_MASK    0x07
#define GP_WB_RX_BUFFER_CTRL_LSB     0

#define GP_WB_RX_MIXER_CTRL_ADDRESS 0x09E
#define GP_WB_RX_MIXER_CTRL_LEN     1
#define GP_WB_RX_MIXER_CTRL_MASK    0x38
#define GP_WB_RX_MIXER_CTRL_LSB     3

#define GP_WB_RX_LNA_BLOCKER_ENA_ADDRESS 0x09E
#define GP_WB_RX_LNA_BLOCKER_ENA_LEN     1
#define GP_WB_RX_LNA_BLOCKER_ENA_MASK    0x40
#define GP_WB_RX_LNA_BLOCKER_ENA_LSB     6

#define GP_WB_RX_LIM_LDO_REFBITS_ADDRESS 0x09F
#define GP_WB_RX_LIM_LDO_REFBITS_LEN     1
#define GP_WB_RX_LIM_LDO_REFBITS_MASK    0x07
#define GP_WB_RX_LIM_LDO_REFBITS_LSB     0

#define GP_WB_RX_LIM_REFBITS_ADDRESS 0x09F
#define GP_WB_RX_LIM_REFBITS_LEN     1
#define GP_WB_RX_LIM_REFBITS_MASK    0x38
#define GP_WB_RX_LIM_REFBITS_LSB     3

#define GP_WB_RX_LIM_LDO_LPMODE_ENA_ADDRESS 0x09F
#define GP_WB_RX_LIM_LDO_LPMODE_ENA_LEN     1
#define GP_WB_RX_LIM_LDO_LPMODE_ENA_MASK    0x40
#define GP_WB_RX_LIM_LDO_LPMODE_ENA_LSB     6

#define GP_WB_RX_LIM_LDO_ENA_BLEED_ADDRESS 0x09F
#define GP_WB_RX_LIM_LDO_ENA_BLEED_LEN     1
#define GP_WB_RX_LIM_LDO_ENA_BLEED_MASK    0x80
#define GP_WB_RX_LIM_LDO_ENA_BLEED_LSB     7

#define GP_WB_RX_LIM_ENA_LDO_RESBYP_ADDRESS 0x0A0
#define GP_WB_RX_LIM_ENA_LDO_RESBYP_LEN     1
#define GP_WB_RX_LIM_ENA_LDO_RESBYP_MASK    0x01
#define GP_WB_RX_LIM_ENA_LDO_RESBYP_LSB     0

#define GP_WB_RX_LIM_LDO_PUP_ADDRESS 0x0A0
#define GP_WB_RX_LIM_LDO_PUP_LEN     1
#define GP_WB_RX_LIM_LDO_PUP_MASK    0x02
#define GP_WB_RX_LIM_LDO_PUP_LSB     1

#define GP_WB_RX_LIM_LDO_RDY_PUP_ADDRESS 0x0A0
#define GP_WB_RX_LIM_LDO_RDY_PUP_LEN     1
#define GP_WB_RX_LIM_LDO_RDY_PUP_MASK    0x04
#define GP_WB_RX_LIM_LDO_RDY_PUP_LSB     2

#define GP_WB_RX_BPF_ENA_RESBYP_P_ADDRESS 0x0A1
#define GP_WB_RX_BPF_ENA_RESBYP_P_LEN     1
#define GP_WB_RX_BPF_ENA_RESBYP_P_MASK    0x01
#define GP_WB_RX_BPF_ENA_RESBYP_P_LSB     0

#define GP_WB_RX_BPF_ENA_RESBYP_N_ADDRESS 0x0A1
#define GP_WB_RX_BPF_ENA_RESBYP_N_LEN     1
#define GP_WB_RX_BPF_ENA_RESBYP_N_MASK    0x02
#define GP_WB_RX_BPF_ENA_RESBYP_N_LSB     1

#define GP_WB_RX_BPF_SIDEB_SEL_ADDRESS 0x0A1
#define GP_WB_RX_BPF_SIDEB_SEL_LEN     1
#define GP_WB_RX_BPF_SIDEB_SEL_MASK    0x0C
#define GP_WB_RX_BPF_SIDEB_SEL_LSB     2

#define GP_WB_RX_BPF_BIAS_TUNE_P_ADDRESS 0x0A2
#define GP_WB_RX_BPF_BIAS_TUNE_P_LEN     1
#define GP_WB_RX_BPF_BIAS_TUNE_P_MASK    0x0F
#define GP_WB_RX_BPF_BIAS_TUNE_P_LSB     0

#define GP_WB_RX_BPF_BIAS_TUNE_N_ADDRESS 0x0A2
#define GP_WB_RX_BPF_BIAS_TUNE_N_LEN     1
#define GP_WB_RX_BPF_BIAS_TUNE_N_MASK    0xF0
#define GP_WB_RX_BPF_BIAS_TUNE_N_LSB     4

#define GP_WB_RX_BPF_ENA_LDO_RESBYP_ADDRESS 0x0A3
#define GP_WB_RX_BPF_ENA_LDO_RESBYP_LEN     1
#define GP_WB_RX_BPF_ENA_LDO_RESBYP_MASK    0x01
#define GP_WB_RX_BPF_ENA_LDO_RESBYP_LSB     0

#define GP_WB_RX_BPF_LDO_ENA_BLEED_ADDRESS 0x0A3
#define GP_WB_RX_BPF_LDO_ENA_BLEED_LEN     1
#define GP_WB_RX_BPF_LDO_ENA_BLEED_MASK    0x02
#define GP_WB_RX_BPF_LDO_ENA_BLEED_LSB     1

#define GP_WB_RX_BPF_LDO_PUP_ADDRESS 0x0A3
#define GP_WB_RX_BPF_LDO_PUP_LEN     1
#define GP_WB_RX_BPF_LDO_PUP_MASK    0x04
#define GP_WB_RX_BPF_LDO_PUP_LSB     2

#define GP_WB_RX_BPF_LDO_RDY_PUP_ADDRESS 0x0A3
#define GP_WB_RX_BPF_LDO_RDY_PUP_LEN     1
#define GP_WB_RX_BPF_LDO_RDY_PUP_MASK    0x08
#define GP_WB_RX_BPF_LDO_RDY_PUP_LSB     3

#define GP_WB_RX_BPF_LDO_REFBITS_ADDRESS 0x0A3
#define GP_WB_RX_BPF_LDO_REFBITS_LEN     1
#define GP_WB_RX_BPF_LDO_REFBITS_MASK    0x70
#define GP_WB_RX_BPF_LDO_REFBITS_LSB     4

#define GP_WB_RX_LOBUF_RX_HRCAL_ADDRESS 0x0A4
#define GP_WB_RX_LOBUF_RX_HRCAL_LEN     1
#define GP_WB_RX_LOBUF_RX_HRCAL_MASK    0x07
#define GP_WB_RX_LOBUF_RX_HRCAL_LSB     0

#define GP_WB_RX_LOBUF_RX_BIASSEL_ADDRESS 0x0A4
#define GP_WB_RX_LOBUF_RX_BIASSEL_LEN     1
#define GP_WB_RX_LOBUF_RX_BIASSEL_MASK    0x18
#define GP_WB_RX_LOBUF_RX_BIASSEL_LSB     3

#define GP_WB_RX_LNAMIX_LDO_RDY_ADDRESS 0x0A5
#define GP_WB_RX_LNAMIX_LDO_RDY_LEN     1
#define GP_WB_RX_LNAMIX_LDO_RDY_MASK    0x01
#define GP_WB_RX_LNAMIX_LDO_RDY_LSB     0

#define GP_WB_RX_LIM_LDO_RDY_ADDRESS 0x0A5
#define GP_WB_RX_LIM_LDO_RDY_LEN     1
#define GP_WB_RX_LIM_LDO_RDY_MASK    0x02
#define GP_WB_RX_LIM_LDO_RDY_LSB     1

#define GP_WB_RX_BPF_LDO_RDY_ADDRESS 0x0A5
#define GP_WB_RX_BPF_LDO_RDY_LEN     1
#define GP_WB_RX_BPF_LDO_RDY_MASK    0x04
#define GP_WB_RX_BPF_LDO_RDY_LSB     2

#define GP_WB_RX_FREQUENCY_COMPENSATION_ADDRESS 0x0A6
#define GP_WB_RX_FREQUENCY_COMPENSATION_LEN     1
#define GP_WB_RX_FREQUENCY_COMPENSATION_MASK    0xFF
#define GP_WB_RX_FREQUENCY_COMPENSATION_LSB     0

#define GP_WB_RX_RSSI_OFFSET_A_ADDRESS 0x0A8
#define GP_WB_RX_RSSI_OFFSET_A_LEN     1
#define GP_WB_RX_RSSI_OFFSET_A_MASK    0x0000FF
#define GP_WB_RX_RSSI_OFFSET_A_LSB     0

#define GP_WB_RX_RSSI_OFFSET_B_ADDRESS 0x0A8
#define GP_WB_RX_RSSI_OFFSET_B_LEN     1
#define GP_WB_RX_RSSI_OFFSET_B_MASK    0x00FF00
#define GP_WB_RX_RSSI_OFFSET_B_LSB     8

#define GP_WB_RX_RSSI_OFFSET_SEL_ADDRESS 0x0A8
#define GP_WB_RX_RSSI_OFFSET_SEL_LEN     1
#define GP_WB_RX_RSSI_OFFSET_SEL_MASK    0x010000
#define GP_WB_RX_RSSI_OFFSET_SEL_LSB     16

#define GP_WB_RX_RSSI_OVERRULE_ADDRESS 0x0AC
#define GP_WB_RX_RSSI_OVERRULE_LEN     1
#define GP_WB_RX_RSSI_OVERRULE_MASK    0x00FF
#define GP_WB_RX_RSSI_OVERRULE_LSB     0

#define GP_WB_RX_RSSI_OVERRULE_ENA_ADDRESS 0x0AC
#define GP_WB_RX_RSSI_OVERRULE_ENA_LEN     1
#define GP_WB_RX_RSSI_OVERRULE_ENA_MASK    0x0100
#define GP_WB_RX_RSSI_OVERRULE_ENA_LSB     8

#define GP_WB_RX_VALIDATION_EN_ADDRESS 0x0AE
#define GP_WB_RX_VALIDATION_EN_LEN     1
#define GP_WB_RX_VALIDATION_EN_MASK    0x01
#define GP_WB_RX_VALIDATION_EN_LSB     0

#define GP_WB_RX_VALIDATION_THRESH_ADDRESS 0x0B0
#define GP_WB_RX_VALIDATION_THRESH_LEN     2
#define GP_WB_RX_VALIDATION_THRESH_MASK    0x01FF
#define GP_WB_RX_VALIDATION_THRESH_LSB     0

/***************************
 * layout: tx
 ***************************/
#define GP_WB_TX_T_PHASE_TX_OVERRULE_ENA_ADDRESS 0x0C0
#define GP_WB_TX_T_PHASE_TX_OVERRULE_ENA_LEN     1
#define GP_WB_TX_T_PHASE_TX_OVERRULE_ENA_MASK    0x01
#define GP_WB_TX_T_PHASE_TX_OVERRULE_ENA_LSB     0

#define GP_WB_TX_ISO_TX_OVERRULE_ENA_ADDRESS 0x0C0
#define GP_WB_TX_ISO_TX_OVERRULE_ENA_LEN     1
#define GP_WB_TX_ISO_TX_OVERRULE_ENA_MASK    0x02
#define GP_WB_TX_ISO_TX_OVERRULE_ENA_LSB     1

#define GP_WB_TX_ISO_TX_OVERRULE_ADDRESS 0x0C1
#define GP_WB_TX_ISO_TX_OVERRULE_LEN     1
#define GP_WB_TX_ISO_TX_OVERRULE_MASK    0x01
#define GP_WB_TX_ISO_TX_OVERRULE_LSB     0

#define GP_WB_TX_T_PHASE_TX_OVERRULE_ADDRESS 0x0C2
#define GP_WB_TX_T_PHASE_TX_OVERRULE_LEN     1
#define GP_WB_TX_T_PHASE_TX_OVERRULE_MASK    0xFF
#define GP_WB_TX_T_PHASE_TX_OVERRULE_LSB     0

#define GP_WB_TX_ISO_TX_STATUS_ADDRESS 0x0C3
#define GP_WB_TX_ISO_TX_STATUS_LEN     1
#define GP_WB_TX_ISO_TX_STATUS_MASK    0x01
#define GP_WB_TX_ISO_TX_STATUS_LSB     0

#define GP_WB_TX_T_PHASE_TX_STATUS_ADDRESS 0x0C4
#define GP_WB_TX_T_PHASE_TX_STATUS_LEN     1
#define GP_WB_TX_T_PHASE_TX_STATUS_MASK    0xFF
#define GP_WB_TX_T_PHASE_TX_STATUS_LSB     0

#define GP_WB_TX_EN_INV_MSK_ADDRESS 0x0C5
#define GP_WB_TX_EN_INV_MSK_LEN     1
#define GP_WB_TX_EN_INV_MSK_MASK    0x01
#define GP_WB_TX_EN_INV_MSK_LSB     0

#define GP_WB_TX_EN_CONT_MOD_ADDRESS 0x0C5
#define GP_WB_TX_EN_CONT_MOD_LEN     1
#define GP_WB_TX_EN_CONT_MOD_MASK    0x02
#define GP_WB_TX_EN_CONT_MOD_LSB     1

#define GP_WB_TX_EN_TX_PA_ON_ADDRESS 0x0C5
#define GP_WB_TX_EN_TX_PA_ON_LEN     1
#define GP_WB_TX_EN_TX_PA_ON_MASK    0x04
#define GP_WB_TX_EN_TX_PA_ON_LSB     2

#define GP_WB_TX_EN_TX_NOISE_ADDRESS 0x0C5
#define GP_WB_TX_EN_TX_NOISE_LEN     1
#define GP_WB_TX_EN_TX_NOISE_MASK    0x08
#define GP_WB_TX_EN_TX_NOISE_LSB     3

#define GP_WB_TX_BYPASS_TX_DELAY_ADDRESS 0x0C5
#define GP_WB_TX_BYPASS_TX_DELAY_LEN     1
#define GP_WB_TX_BYPASS_TX_DELAY_MASK    0x10
#define GP_WB_TX_BYPASS_TX_DELAY_LSB     4

#define GP_WB_TX_PAEN_VAR_DELAY_ADDRESS 0x0C6
#define GP_WB_TX_PAEN_VAR_DELAY_LEN     1
#define GP_WB_TX_PAEN_VAR_DELAY_MASK    0xFF
#define GP_WB_TX_PAEN_VAR_DELAY_LSB     0

#define GP_WB_TX_TXEN_VAR_DELAY_ADDRESS 0x0C7
#define GP_WB_TX_TXEN_VAR_DELAY_LEN     1
#define GP_WB_TX_TXEN_VAR_DELAY_MASK    0xFF
#define GP_WB_TX_TXEN_VAR_DELAY_LSB     0

#define GP_WB_TX_TXMA_VAR_DELAY_ADDRESS 0x0C8
#define GP_WB_TX_TXMA_VAR_DELAY_LEN     1
#define GP_WB_TX_TXMA_VAR_DELAY_MASK    0x07
#define GP_WB_TX_TXMA_VAR_DELAY_LSB     0

#define GP_WB_TX_PA_LDO_REFBITS_ADDRESS 0x0C9
#define GP_WB_TX_PA_LDO_REFBITS_LEN     1
#define GP_WB_TX_PA_LDO_REFBITS_MASK    0x07
#define GP_WB_TX_PA_LDO_REFBITS_LSB     0

#define GP_WB_TX_PA_LDO_ENA_RESBYP_ADDRESS 0x0C9
#define GP_WB_TX_PA_LDO_ENA_RESBYP_LEN     1
#define GP_WB_TX_PA_LDO_ENA_RESBYP_MASK    0x08
#define GP_WB_TX_PA_LDO_ENA_RESBYP_LSB     3

#define GP_WB_TX_PA_LDO_ENA_BLEED_ADDRESS 0x0C9
#define GP_WB_TX_PA_LDO_ENA_BLEED_LEN     1
#define GP_WB_TX_PA_LDO_ENA_BLEED_MASK    0x10
#define GP_WB_TX_PA_LDO_ENA_BLEED_LSB     4

#define GP_WB_TX_PA_PADDRV_ONLY_ADDRESS 0x0C9
#define GP_WB_TX_PA_PADDRV_ONLY_LEN     1
#define GP_WB_TX_PA_PADDRV_ONLY_MASK    0x20
#define GP_WB_TX_PA_PADDRV_ONLY_LSB     5

#define GP_WB_TX_PA_LDO_PUP_ADDRESS 0x0C9
#define GP_WB_TX_PA_LDO_PUP_LEN     1
#define GP_WB_TX_PA_LDO_PUP_MASK    0x40
#define GP_WB_TX_PA_LDO_PUP_LSB     6

#define GP_WB_TX_PA_LDO_RDY_PUP_ADDRESS 0x0C9
#define GP_WB_TX_PA_LDO_RDY_PUP_LEN     1
#define GP_WB_TX_PA_LDO_RDY_PUP_MASK    0x80
#define GP_WB_TX_PA_LDO_RDY_PUP_LSB     7

#define GP_WB_TX_PA_RESTRIM_ADDRESS 0x0CA
#define GP_WB_TX_PA_RESTRIM_LEN     1
#define GP_WB_TX_PA_RESTRIM_MASK    0x07
#define GP_WB_TX_PA_RESTRIM_LSB     0

#define GP_WB_TX_PA_VCM_LDO_PUP_ADDRESS 0x0CA
#define GP_WB_TX_PA_VCM_LDO_PUP_LEN     1
#define GP_WB_TX_PA_VCM_LDO_PUP_MASK    0x08
#define GP_WB_TX_PA_VCM_LDO_PUP_LSB     3

#define GP_WB_TX_PA_RES_BYP_PADDRV_ADDRESS 0x0CA
#define GP_WB_TX_PA_RES_BYP_PADDRV_LEN     1
#define GP_WB_TX_PA_RES_BYP_PADDRV_MASK    0x10
#define GP_WB_TX_PA_RES_BYP_PADDRV_LSB     4

#define GP_WB_TX_TXMOD_RETIME_EDGE_ADDRESS 0x0CA
#define GP_WB_TX_TXMOD_RETIME_EDGE_LEN     1
#define GP_WB_TX_TXMOD_RETIME_EDGE_MASK    0x20
#define GP_WB_TX_TXMOD_RETIME_EDGE_LSB     5

#define GP_WB_TX_TXMOD_RETIME_OFF_ADDRESS 0x0CA
#define GP_WB_TX_TXMOD_RETIME_OFF_LEN     1
#define GP_WB_TX_TXMOD_RETIME_OFF_MASK    0x40
#define GP_WB_TX_TXMOD_RETIME_OFF_LSB     6

#define GP_WB_TX_PA_PWR_CORRECTION_CH0_ADDRESS 0x0CC
#define GP_WB_TX_PA_PWR_CORRECTION_CH0_LEN     1
#define GP_WB_TX_PA_PWR_CORRECTION_CH0_MASK    0x00000003
#define GP_WB_TX_PA_PWR_CORRECTION_CH0_LSB     0

#define GP_WB_TX_PA_PWR_CORRECTION_CH1_ADDRESS 0x0CC
#define GP_WB_TX_PA_PWR_CORRECTION_CH1_LEN     1
#define GP_WB_TX_PA_PWR_CORRECTION_CH1_MASK    0x0000000C
#define GP_WB_TX_PA_PWR_CORRECTION_CH1_LSB     2

#define GP_WB_TX_PA_PWR_CORRECTION_CH2_ADDRESS 0x0CC
#define GP_WB_TX_PA_PWR_CORRECTION_CH2_LEN     1
#define GP_WB_TX_PA_PWR_CORRECTION_CH2_MASK    0x00000030
#define GP_WB_TX_PA_PWR_CORRECTION_CH2_LSB     4

#define GP_WB_TX_PA_PWR_CORRECTION_CH3_ADDRESS 0x0CC
#define GP_WB_TX_PA_PWR_CORRECTION_CH3_LEN     1
#define GP_WB_TX_PA_PWR_CORRECTION_CH3_MASK    0x000000C0
#define GP_WB_TX_PA_PWR_CORRECTION_CH3_LSB     6

#define GP_WB_TX_PA_PWR_CORRECTION_CH4_ADDRESS 0x0CC
#define GP_WB_TX_PA_PWR_CORRECTION_CH4_LEN     1
#define GP_WB_TX_PA_PWR_CORRECTION_CH4_MASK    0x00000300
#define GP_WB_TX_PA_PWR_CORRECTION_CH4_LSB     8

#define GP_WB_TX_PA_PWR_CORRECTION_CH5_ADDRESS 0x0CC
#define GP_WB_TX_PA_PWR_CORRECTION_CH5_LEN     1
#define GP_WB_TX_PA_PWR_CORRECTION_CH5_MASK    0x00000C00
#define GP_WB_TX_PA_PWR_CORRECTION_CH5_LSB     10

#define GP_WB_TX_PA_PWR_CORRECTION_CH6_ADDRESS 0x0CC
#define GP_WB_TX_PA_PWR_CORRECTION_CH6_LEN     1
#define GP_WB_TX_PA_PWR_CORRECTION_CH6_MASK    0x00003000
#define GP_WB_TX_PA_PWR_CORRECTION_CH6_LSB     12

#define GP_WB_TX_PA_PWR_CORRECTION_CH7_ADDRESS 0x0CC
#define GP_WB_TX_PA_PWR_CORRECTION_CH7_LEN     1
#define GP_WB_TX_PA_PWR_CORRECTION_CH7_MASK    0x0000C000
#define GP_WB_TX_PA_PWR_CORRECTION_CH7_LSB     14

#define GP_WB_TX_PA_PWR_CORRECTION_CH8_ADDRESS 0x0CC
#define GP_WB_TX_PA_PWR_CORRECTION_CH8_LEN     1
#define GP_WB_TX_PA_PWR_CORRECTION_CH8_MASK    0x00030000
#define GP_WB_TX_PA_PWR_CORRECTION_CH8_LSB     16

#define GP_WB_TX_PA_PWR_CORRECTION_CH9_ADDRESS 0x0CC
#define GP_WB_TX_PA_PWR_CORRECTION_CH9_LEN     1
#define GP_WB_TX_PA_PWR_CORRECTION_CH9_MASK    0x000C0000
#define GP_WB_TX_PA_PWR_CORRECTION_CH9_LSB     18

#define GP_WB_TX_PA_PWR_CORRECTION_CH10_ADDRESS 0x0CC
#define GP_WB_TX_PA_PWR_CORRECTION_CH10_LEN     1
#define GP_WB_TX_PA_PWR_CORRECTION_CH10_MASK    0x00300000
#define GP_WB_TX_PA_PWR_CORRECTION_CH10_LSB     20

#define GP_WB_TX_PA_PWR_CORRECTION_CH11_ADDRESS 0x0CC
#define GP_WB_TX_PA_PWR_CORRECTION_CH11_LEN     1
#define GP_WB_TX_PA_PWR_CORRECTION_CH11_MASK    0x00C00000
#define GP_WB_TX_PA_PWR_CORRECTION_CH11_LSB     22

#define GP_WB_TX_PA_PWR_CORRECTION_CH12_ADDRESS 0x0CC
#define GP_WB_TX_PA_PWR_CORRECTION_CH12_LEN     1
#define GP_WB_TX_PA_PWR_CORRECTION_CH12_MASK    0x03000000
#define GP_WB_TX_PA_PWR_CORRECTION_CH12_LSB     24

#define GP_WB_TX_PA_PWR_CORRECTION_CH13_ADDRESS 0x0CC
#define GP_WB_TX_PA_PWR_CORRECTION_CH13_LEN     1
#define GP_WB_TX_PA_PWR_CORRECTION_CH13_MASK    0x0C000000
#define GP_WB_TX_PA_PWR_CORRECTION_CH13_LSB     26

#define GP_WB_TX_PA_PWR_CORRECTION_CH14_ADDRESS 0x0CC
#define GP_WB_TX_PA_PWR_CORRECTION_CH14_LEN     1
#define GP_WB_TX_PA_PWR_CORRECTION_CH14_MASK    0x30000000
#define GP_WB_TX_PA_PWR_CORRECTION_CH14_LSB     28

#define GP_WB_TX_PA_PWR_CORRECTION_CH15_ADDRESS 0x0CC
#define GP_WB_TX_PA_PWR_CORRECTION_CH15_LEN     1
#define GP_WB_TX_PA_PWR_CORRECTION_CH15_MASK    0xC0000000
#define GP_WB_TX_PA_PWR_CORRECTION_CH15_LSB     30

#define GP_WB_TX_PA_PWR_CORRECTION_ANT0_ADDRESS 0x0D0
#define GP_WB_TX_PA_PWR_CORRECTION_ANT0_LEN     1
#define GP_WB_TX_PA_PWR_CORRECTION_ANT0_MASK    0x03
#define GP_WB_TX_PA_PWR_CORRECTION_ANT0_LSB     0

#define GP_WB_TX_PA_PWR_CORRECTION_ANT1_ADDRESS 0x0D0
#define GP_WB_TX_PA_PWR_CORRECTION_ANT1_LEN     1
#define GP_WB_TX_PA_PWR_CORRECTION_ANT1_MASK    0x0C
#define GP_WB_TX_PA_PWR_CORRECTION_ANT1_LSB     2

#define GP_WB_TX_PA_LDO_RDY_ADDRESS 0x0D1
#define GP_WB_TX_PA_LDO_RDY_LEN     1
#define GP_WB_TX_PA_LDO_RDY_MASK    0x01
#define GP_WB_TX_PA_LDO_RDY_LSB     0

/***************************
 * layout: trx
 ***************************/
#define GP_WB_TRX_VCO_ENA_RES_BYP_P_ADDRESS 0x100
#define GP_WB_TRX_VCO_ENA_RES_BYP_P_LEN     1
#define GP_WB_TRX_VCO_ENA_RES_BYP_P_MASK    0x01
#define GP_WB_TRX_VCO_ENA_RES_BYP_P_LSB     0

#define GP_WB_TRX_VCO_PCUR_ADDRESS 0x100
#define GP_WB_TRX_VCO_PCUR_LEN     1
#define GP_WB_TRX_VCO_PCUR_MASK    0x0E
#define GP_WB_TRX_VCO_PCUR_LSB     1

#define GP_WB_TRX_VCO_HRCAL_ADDRESS 0x100
#define GP_WB_TRX_VCO_HRCAL_LEN     1
#define GP_WB_TRX_VCO_HRCAL_MASK    0x70
#define GP_WB_TRX_VCO_HRCAL_LSB     4

#define GP_WB_TRX_VCO_LDO_REFBITS_ADDRESS 0x101
#define GP_WB_TRX_VCO_LDO_REFBITS_LEN     1
#define GP_WB_TRX_VCO_LDO_REFBITS_MASK    0x07
#define GP_WB_TRX_VCO_LDO_REFBITS_LSB     0

#define GP_WB_TRX_VCO_RESBIAS_ADDRESS 0x101
#define GP_WB_TRX_VCO_RESBIAS_LEN     1
#define GP_WB_TRX_VCO_RESBIAS_MASK    0x18
#define GP_WB_TRX_VCO_RESBIAS_LSB     3

#define GP_WB_TRX_TXMOD_LOWPOWER_ADDRESS 0x101
#define GP_WB_TRX_TXMOD_LOWPOWER_LEN     1
#define GP_WB_TRX_TXMOD_LOWPOWER_MASK    0x20
#define GP_WB_TRX_TXMOD_LOWPOWER_LSB     5

#define GP_WB_TRX_LO_LDO_REFBITS_ADDRESS 0x102
#define GP_WB_TRX_LO_LDO_REFBITS_LEN     1
#define GP_WB_TRX_LO_LDO_REFBITS_MASK    0x07
#define GP_WB_TRX_LO_LDO_REFBITS_LSB     0

#define GP_WB_TRX_LO_LDO_PUP_ADDRESS 0x102
#define GP_WB_TRX_LO_LDO_PUP_LEN     1
#define GP_WB_TRX_LO_LDO_PUP_MASK    0x08
#define GP_WB_TRX_LO_LDO_PUP_LSB     3

#define GP_WB_TRX_LO_LDO_RDY_PUP_ADDRESS 0x102
#define GP_WB_TRX_LO_LDO_RDY_PUP_LEN     1
#define GP_WB_TRX_LO_LDO_RDY_PUP_MASK    0x10
#define GP_WB_TRX_LO_LDO_RDY_PUP_LSB     4

#define GP_WB_TRX_LO_LDO_ENA_RESBYP_ADDRESS 0x102
#define GP_WB_TRX_LO_LDO_ENA_RESBYP_LEN     1
#define GP_WB_TRX_LO_LDO_ENA_RESBYP_MASK    0x20
#define GP_WB_TRX_LO_LDO_ENA_RESBYP_LSB     5

#define GP_WB_TRX_LO_LDO_ENA_BLEED_ADDRESS 0x102
#define GP_WB_TRX_LO_LDO_ENA_BLEED_LEN     1
#define GP_WB_TRX_LO_LDO_ENA_BLEED_MASK    0x40
#define GP_WB_TRX_LO_LDO_ENA_BLEED_LSB     6

#define GP_WB_TRX_LOBUF_RESBYP_ADDRESS 0x103
#define GP_WB_TRX_LOBUF_RESBYP_LEN     1
#define GP_WB_TRX_LOBUF_RESBYP_MASK    0x07
#define GP_WB_TRX_LOBUF_RESBYP_LSB     0

#define GP_WB_TRX_LOBUF_BIAS_RESBYP_ENA_ADDRESS 0x103
#define GP_WB_TRX_LOBUF_BIAS_RESBYP_ENA_LEN     1
#define GP_WB_TRX_LOBUF_BIAS_RESBYP_ENA_MASK    0x08
#define GP_WB_TRX_LOBUF_BIAS_RESBYP_ENA_LSB     3

#define GP_WB_TRX_LOBUF_BIAS_PROG_ADDRESS 0x103
#define GP_WB_TRX_LOBUF_BIAS_PROG_LEN     1
#define GP_WB_TRX_LOBUF_BIAS_PROG_MASK    0x30
#define GP_WB_TRX_LOBUF_BIAS_PROG_LSB     4

#define GP_WB_TRX_RFDIV_BIAS_PROG_ADDRESS 0x104
#define GP_WB_TRX_RFDIV_BIAS_PROG_LEN     1
#define GP_WB_TRX_RFDIV_BIAS_PROG_MASK    0x03
#define GP_WB_TRX_RFDIV_BIAS_PROG_LSB     0

#define GP_WB_TRX_RFDIV_RESBYP_ENA_ADDRESS 0x104
#define GP_WB_TRX_RFDIV_RESBYP_ENA_LEN     1
#define GP_WB_TRX_RFDIV_RESBYP_ENA_MASK    0x04
#define GP_WB_TRX_RFDIV_RESBYP_ENA_LSB     2

#define GP_WB_TRX_FLL_LDO_PUP_ADDRESS 0x105
#define GP_WB_TRX_FLL_LDO_PUP_LEN     1
#define GP_WB_TRX_FLL_LDO_PUP_MASK    0x01
#define GP_WB_TRX_FLL_LDO_PUP_LSB     0

#define GP_WB_TRX_FLL_LDO_RDY_PUP_ADDRESS 0x105
#define GP_WB_TRX_FLL_LDO_RDY_PUP_LEN     1
#define GP_WB_TRX_FLL_LDO_RDY_PUP_MASK    0x02
#define GP_WB_TRX_FLL_LDO_RDY_PUP_LSB     1

#define GP_WB_TRX_FLL_LDO_ENA_RESBYP_ADDRESS 0x105
#define GP_WB_TRX_FLL_LDO_ENA_RESBYP_LEN     1
#define GP_WB_TRX_FLL_LDO_ENA_RESBYP_MASK    0x04
#define GP_WB_TRX_FLL_LDO_ENA_RESBYP_LSB     2

#define GP_WB_TRX_FLL_LDO_ENA_BLEED_ADDRESS 0x105
#define GP_WB_TRX_FLL_LDO_ENA_BLEED_LEN     1
#define GP_WB_TRX_FLL_LDO_ENA_BLEED_MASK    0x08
#define GP_WB_TRX_FLL_LDO_ENA_BLEED_LSB     3

#define GP_WB_TRX_FLL_LDOREFBITS_ADDRESS 0x105
#define GP_WB_TRX_FLL_LDOREFBITS_LEN     1
#define GP_WB_TRX_FLL_LDOREFBITS_MASK    0x70
#define GP_WB_TRX_FLL_LDOREFBITS_LSB     4

#define GP_WB_TRX_DIV_SAM_OUT_EDGE_SEL_ADDRESS 0x106
#define GP_WB_TRX_DIV_SAM_OUT_EDGE_SEL_LEN     1
#define GP_WB_TRX_DIV_SAM_OUT_EDGE_SEL_MASK    0x01
#define GP_WB_TRX_DIV_SAM_OUT_EDGE_SEL_LSB     0

#define GP_WB_TRX_DIVSAM_OUT_RETIME_ADDRESS 0x106
#define GP_WB_TRX_DIVSAM_OUT_RETIME_LEN     1
#define GP_WB_TRX_DIVSAM_OUT_RETIME_MASK    0x02
#define GP_WB_TRX_DIVSAM_OUT_RETIME_LSB     1

#define GP_WB_TRX_RFSAM_OUT_RETIME_ADDRESS 0x106
#define GP_WB_TRX_RFSAM_OUT_RETIME_LEN     1
#define GP_WB_TRX_RFSAM_OUT_RETIME_MASK    0x04
#define GP_WB_TRX_RFSAM_OUT_RETIME_LSB     2

#define GP_WB_TRX_RFSAM_OUT_EDGE_SEL_ADDRESS 0x106
#define GP_WB_TRX_RFSAM_OUT_EDGE_SEL_LEN     1
#define GP_WB_TRX_RFSAM_OUT_EDGE_SEL_MASK    0x08
#define GP_WB_TRX_RFSAM_OUT_EDGE_SEL_LSB     3

#define GP_WB_TRX_CP_CUR_ADDRESS 0x106
#define GP_WB_TRX_CP_CUR_LEN     1
#define GP_WB_TRX_CP_CUR_MASK    0x30
#define GP_WB_TRX_CP_CUR_LSB     4

#define GP_WB_TRX_MIXSAMP_DAC_DISABLE_ADDRESS 0x106
#define GP_WB_TRX_MIXSAMP_DAC_DISABLE_LEN     1
#define GP_WB_TRX_MIXSAMP_DAC_DISABLE_MASK    0x40
#define GP_WB_TRX_MIXSAMP_DAC_DISABLE_LSB     6

#define GP_WB_TRX_MIXSAMP_DAC_RETIME_ADDRESS 0x106
#define GP_WB_TRX_MIXSAMP_DAC_RETIME_LEN     1
#define GP_WB_TRX_MIXSAMP_DAC_RETIME_MASK    0x80
#define GP_WB_TRX_MIXSAMP_DAC_RETIME_LSB     7

#define GP_WB_TRX_ANTSW_FIX_A1_ADDRESS 0x107
#define GP_WB_TRX_ANTSW_FIX_A1_LEN     1
#define GP_WB_TRX_ANTSW_FIX_A1_MASK    0x01
#define GP_WB_TRX_ANTSW_FIX_A1_LSB     0

#define GP_WB_TRX_ANTSW_FIX_A2_ADDRESS 0x107
#define GP_WB_TRX_ANTSW_FIX_A2_LEN     1
#define GP_WB_TRX_ANTSW_FIX_A2_MASK    0x02
#define GP_WB_TRX_ANTSW_FIX_A2_LSB     1

#define GP_WB_TRX_ANTSW_MATCHL_ENA_ADDRESS 0x107
#define GP_WB_TRX_ANTSW_MATCHL_ENA_LEN     1
#define GP_WB_TRX_ANTSW_MATCHL_ENA_MASK    0x04
#define GP_WB_TRX_ANTSW_MATCHL_ENA_LSB     2

#define GP_WB_TRX_CP_BIAS_SEL_ADDRESS 0x107
#define GP_WB_TRX_CP_BIAS_SEL_LEN     1
#define GP_WB_TRX_CP_BIAS_SEL_MASK    0x08
#define GP_WB_TRX_CP_BIAS_SEL_LSB     3

#define GP_WB_TRX_CP_RETIME_EDGE_ADDRESS 0x107
#define GP_WB_TRX_CP_RETIME_EDGE_LEN     1
#define GP_WB_TRX_CP_RETIME_EDGE_MASK    0x10
#define GP_WB_TRX_CP_RETIME_EDGE_LSB     4

#define GP_WB_TRX_CP_RETIME_OFF_ADDRESS 0x107
#define GP_WB_TRX_CP_RETIME_OFF_LEN     1
#define GP_WB_TRX_CP_RETIME_OFF_MASK    0x20
#define GP_WB_TRX_CP_RETIME_OFF_LSB     5

#define GP_WB_TRX_LO_LDO_RDY_ADDRESS 0x108
#define GP_WB_TRX_LO_LDO_RDY_LEN     1
#define GP_WB_TRX_LO_LDO_RDY_MASK    0x01
#define GP_WB_TRX_LO_LDO_RDY_LSB     0

#define GP_WB_TRX_CP_LDO_RDY_ADDRESS 0x108
#define GP_WB_TRX_CP_LDO_RDY_LEN     1
#define GP_WB_TRX_CP_LDO_RDY_MASK    0x02
#define GP_WB_TRX_CP_LDO_RDY_LSB     1

#define GP_WB_TRX_FLL_LDO_RDY_ADDRESS 0x108
#define GP_WB_TRX_FLL_LDO_RDY_LEN     1
#define GP_WB_TRX_FLL_LDO_RDY_MASK    0x04
#define GP_WB_TRX_FLL_LDO_RDY_LSB     2

#define GP_WB_TRX_EXT_MODE_CTRL_FOR_TRX_OFF_ADDRESS 0x109
#define GP_WB_TRX_EXT_MODE_CTRL_FOR_TRX_OFF_LEN     1
#define GP_WB_TRX_EXT_MODE_CTRL_FOR_TRX_OFF_MASK    0x0F
#define GP_WB_TRX_EXT_MODE_CTRL_FOR_TRX_OFF_LSB     0

#define GP_WB_TRX_EXT_MODE_CTRL_FOR_RX_ON_ADDRESS 0x109
#define GP_WB_TRX_EXT_MODE_CTRL_FOR_RX_ON_LEN     1
#define GP_WB_TRX_EXT_MODE_CTRL_FOR_RX_ON_MASK    0xF0
#define GP_WB_TRX_EXT_MODE_CTRL_FOR_RX_ON_LSB     4

#define GP_WB_TRX_ANTSW_PINMAP_ADDRESS 0x10A
#define GP_WB_TRX_ANTSW_PINMAP_LEN     1
#define GP_WB_TRX_ANTSW_PINMAP_MASK    0x03
#define GP_WB_TRX_ANTSW_PINMAP_LSB     0

#define GP_WB_TRX_ANTSWN_PINMAP_ADDRESS 0x10A
#define GP_WB_TRX_ANTSWN_PINMAP_LEN     1
#define GP_WB_TRX_ANTSWN_PINMAP_MASK    0x04
#define GP_WB_TRX_ANTSWN_PINMAP_LSB     2

#define GP_WB_TRX_MODE_CTRL_0_PINMAP_ADDRESS 0x10A
#define GP_WB_TRX_MODE_CTRL_0_PINMAP_LEN     1
#define GP_WB_TRX_MODE_CTRL_0_PINMAP_MASK    0x08
#define GP_WB_TRX_MODE_CTRL_0_PINMAP_LSB     3

#define GP_WB_TRX_MODE_CTRL_1_PINMAP_ADDRESS 0x10A
#define GP_WB_TRX_MODE_CTRL_1_PINMAP_LEN     1
#define GP_WB_TRX_MODE_CTRL_1_PINMAP_MASK    0x10
#define GP_WB_TRX_MODE_CTRL_1_PINMAP_LSB     4

#define GP_WB_TRX_MODE_CTRL_2_PINMAP_ADDRESS 0x10A
#define GP_WB_TRX_MODE_CTRL_2_PINMAP_LEN     1
#define GP_WB_TRX_MODE_CTRL_2_PINMAP_MASK    0x20
#define GP_WB_TRX_MODE_CTRL_2_PINMAP_LSB     5

#define GP_WB_TRX_MODE_CTRL_3_PINMAP_ADDRESS 0x10A
#define GP_WB_TRX_MODE_CTRL_3_PINMAP_LEN     1
#define GP_WB_TRX_MODE_CTRL_3_PINMAP_MASK    0xC0
#define GP_WB_TRX_MODE_CTRL_3_PINMAP_LSB     6

#define GP_WB_TRX_FLL_MEASURE_VCO_FREQ_ADDRESS 0x10B
#define GP_WB_TRX_FLL_MEASURE_VCO_FREQ_LEN     1
#define GP_WB_TRX_FLL_MEASURE_VCO_FREQ_MASK    0x01
#define GP_WB_TRX_FLL_MEASURE_VCO_FREQ_LSB     0

#define GP_WB_TRX_FLL_VCO_MEASURE_DONE_CLR_INT_ADDRESS 0x10B
#define GP_WB_TRX_FLL_VCO_MEASURE_DONE_CLR_INT_LEN     1
#define GP_WB_TRX_FLL_VCO_MEASURE_DONE_CLR_INT_MASK    0x02
#define GP_WB_TRX_FLL_VCO_MEASURE_DONE_CLR_INT_LSB     1

#define GP_WB_TRX_FLL_OUT_OF_LOCK_CLR_INT_ADDRESS 0x10B
#define GP_WB_TRX_FLL_OUT_OF_LOCK_CLR_INT_LEN     1
#define GP_WB_TRX_FLL_OUT_OF_LOCK_CLR_INT_MASK    0x04
#define GP_WB_TRX_FLL_OUT_OF_LOCK_CLR_INT_LSB     2

#define GP_WB_TRX_FLL_CP_OUT_OF_RANGE_CLR_INT_ADDRESS 0x10B
#define GP_WB_TRX_FLL_CP_OUT_OF_RANGE_CLR_INT_LEN     1
#define GP_WB_TRX_FLL_CP_OUT_OF_RANGE_CLR_INT_MASK    0x08
#define GP_WB_TRX_FLL_CP_OUT_OF_RANGE_CLR_INT_LSB     3

#define GP_WB_TRX_FLL_LATCH_MB_PROPS_ADDRESS 0x10B
#define GP_WB_TRX_FLL_LATCH_MB_PROPS_LEN     1
#define GP_WB_TRX_FLL_LATCH_MB_PROPS_MASK    0x10
#define GP_WB_TRX_FLL_LATCH_MB_PROPS_LSB     4

#define GP_WB_TRX_FLL_FSM_GO_NXT_STATE_ADDRESS 0x10B
#define GP_WB_TRX_FLL_FSM_GO_NXT_STATE_LEN     1
#define GP_WB_TRX_FLL_FSM_GO_NXT_STATE_MASK    0x20
#define GP_WB_TRX_FLL_FSM_GO_NXT_STATE_LSB     5

#define GP_WB_TRX_FLL_PREPARE_DURATION_ADDRESS 0x10C
#define GP_WB_TRX_FLL_PREPARE_DURATION_LEN     1
#define GP_WB_TRX_FLL_PREPARE_DURATION_MASK    0xFF
#define GP_WB_TRX_FLL_PREPARE_DURATION_LSB     0

#define GP_WB_TRX_FLL_CHANNEL_CHANGE_DURATION_ADDRESS 0x10D
#define GP_WB_TRX_FLL_CHANNEL_CHANGE_DURATION_LEN     1
#define GP_WB_TRX_FLL_CHANNEL_CHANGE_DURATION_MASK    0xFF
#define GP_WB_TRX_FLL_CHANNEL_CHANGE_DURATION_LSB     0

#define GP_WB_TRX_FLL_LFF_DISABLE_DURATION_ADDRESS 0x10E
#define GP_WB_TRX_FLL_LFF_DISABLE_DURATION_LEN     1
#define GP_WB_TRX_FLL_LFF_DISABLE_DURATION_MASK    0x3F
#define GP_WB_TRX_FLL_LFF_DISABLE_DURATION_LSB     0

#define GP_WB_TRX_FLL_MOC_WAIT_DURATION_ADDRESS 0x10F
#define GP_WB_TRX_FLL_MOC_WAIT_DURATION_LEN     1
#define GP_WB_TRX_FLL_MOC_WAIT_DURATION_MASK    0x3F
#define GP_WB_TRX_FLL_MOC_WAIT_DURATION_LSB     0

#define GP_WB_TRX_FLL_TXMOD_SPEEDUP_SET_DURATION_ADDRESS 0x110
#define GP_WB_TRX_FLL_TXMOD_SPEEDUP_SET_DURATION_LEN     1
#define GP_WB_TRX_FLL_TXMOD_SPEEDUP_SET_DURATION_MASK    0xFF
#define GP_WB_TRX_FLL_TXMOD_SPEEDUP_SET_DURATION_LSB     0

#define GP_WB_TRX_FLL_TXMOD_SETTLE_DURATION_ADDRESS 0x111
#define GP_WB_TRX_FLL_TXMOD_SETTLE_DURATION_LEN     1
#define GP_WB_TRX_FLL_TXMOD_SETTLE_DURATION_MASK    0xFF
#define GP_WB_TRX_FLL_TXMOD_SETTLE_DURATION_LSB     0

#define GP_WB_TRX_FLL_CL_ERR_GAIN_ADDRESS 0x112
#define GP_WB_TRX_FLL_CL_ERR_GAIN_LEN     1
#define GP_WB_TRX_FLL_CL_ERR_GAIN_MASK    0x07
#define GP_WB_TRX_FLL_CL_ERR_GAIN_LSB     0

#define GP_WB_TRX_FLL_MSK_DELAY_ADDRESS 0x112
#define GP_WB_TRX_FLL_MSK_DELAY_LEN     1
#define GP_WB_TRX_FLL_MSK_DELAY_MASK    0xF0
#define GP_WB_TRX_FLL_MSK_DELAY_LSB     4

#define GP_WB_TRX_FLL_DISABLE_CLK_GATING_ADDRESS 0x113
#define GP_WB_TRX_FLL_DISABLE_CLK_GATING_LEN     1
#define GP_WB_TRX_FLL_DISABLE_CLK_GATING_MASK    0x01
#define GP_WB_TRX_FLL_DISABLE_CLK_GATING_LSB     0

#define GP_WB_TRX_FLL_OFFSET_COMP_EN_ADDRESS 0x113
#define GP_WB_TRX_FLL_OFFSET_COMP_EN_LEN     1
#define GP_WB_TRX_FLL_OFFSET_COMP_EN_MASK    0x02
#define GP_WB_TRX_FLL_OFFSET_COMP_EN_LSB     1

#define GP_WB_TRX_FLL_ERR_CORR_DIS_ADDRESS 0x113
#define GP_WB_TRX_FLL_ERR_CORR_DIS_LEN     1
#define GP_WB_TRX_FLL_ERR_CORR_DIS_MASK    0x20
#define GP_WB_TRX_FLL_ERR_CORR_DIS_LSB     5

#define GP_WB_TRX_FLL_CP_CHARGE_TIME_ADDRESS 0x114
#define GP_WB_TRX_FLL_CP_CHARGE_TIME_LEN     1
#define GP_WB_TRX_FLL_CP_CHARGE_TIME_MASK    0x03
#define GP_WB_TRX_FLL_CP_CHARGE_TIME_LSB     0

#define GP_WB_TRX_FLL_LFF_INT_COUPLING_FACTOR_ADDRESS 0x114
#define GP_WB_TRX_FLL_LFF_INT_COUPLING_FACTOR_LEN     1
#define GP_WB_TRX_FLL_LFF_INT_COUPLING_FACTOR_MASK    0x0C
#define GP_WB_TRX_FLL_LFF_INT_COUPLING_FACTOR_LSB     2

#define GP_WB_TRX_FLL_OFFSET_COMP_PHASE_IN_DELAY_ADDRESS 0x114
#define GP_WB_TRX_FLL_OFFSET_COMP_PHASE_IN_DELAY_LEN     1
#define GP_WB_TRX_FLL_OFFSET_COMP_PHASE_IN_DELAY_MASK    0x30
#define GP_WB_TRX_FLL_OFFSET_COMP_PHASE_IN_DELAY_LSB     4

#define GP_WB_TRX_FLL_OFFSET_COMP_PHASE_OUT_DELAY_ADDRESS 0x114
#define GP_WB_TRX_FLL_OFFSET_COMP_PHASE_OUT_DELAY_LEN     1
#define GP_WB_TRX_FLL_OFFSET_COMP_PHASE_OUT_DELAY_MASK    0xC0
#define GP_WB_TRX_FLL_OFFSET_COMP_PHASE_OUT_DELAY_LSB     6

#define GP_WB_TRX_FLL_CL_ALPHA_ADDRESS 0x116
#define GP_WB_TRX_FLL_CL_ALPHA_LEN     2
#define GP_WB_TRX_FLL_CL_ALPHA_MASK    0x07FF
#define GP_WB_TRX_FLL_CL_ALPHA_LSB     0

#define GP_WB_TRX_FLL_OFFSET_MEASURE_LENGTH_ADDRESS 0x118
#define GP_WB_TRX_FLL_OFFSET_MEASURE_LENGTH_LEN     1
#define GP_WB_TRX_FLL_OFFSET_MEASURE_LENGTH_MASK    0xFF
#define GP_WB_TRX_FLL_OFFSET_MEASURE_LENGTH_LSB     0

#define GP_WB_TRX_FLL_OFFSET_MEASURE_SCALING_ADDRESS 0x119
#define GP_WB_TRX_FLL_OFFSET_MEASURE_SCALING_LEN     1
#define GP_WB_TRX_FLL_OFFSET_MEASURE_SCALING_MASK    0x03
#define GP_WB_TRX_FLL_OFFSET_MEASURE_SCALING_LSB     0

#define GP_WB_TRX_FLL_OFFSET_TRACKING_GAIN_ADDRESS 0x119
#define GP_WB_TRX_FLL_OFFSET_TRACKING_GAIN_LEN     1
#define GP_WB_TRX_FLL_OFFSET_TRACKING_GAIN_MASK    0x0C
#define GP_WB_TRX_FLL_OFFSET_TRACKING_GAIN_LSB     2

#define GP_WB_TRX_FLL_FSM_HALT_ADDRESS 0x11A
#define GP_WB_TRX_FLL_FSM_HALT_LEN     1
#define GP_WB_TRX_FLL_FSM_HALT_MASK    0x3F
#define GP_WB_TRX_FLL_FSM_HALT_LSB     0

#define GP_WB_TRX_FLL_FORCE_CL_ADDRESS 0x11B
#define GP_WB_TRX_FLL_FORCE_CL_LEN     1
#define GP_WB_TRX_FLL_FORCE_CL_MASK    0x01
#define GP_WB_TRX_FLL_FORCE_CL_LSB     0

#define GP_WB_TRX_FLL_FORCE_CAL_ADDRESS 0x11B
#define GP_WB_TRX_FLL_FORCE_CAL_LEN     1
#define GP_WB_TRX_FLL_FORCE_CAL_MASK    0x02
#define GP_WB_TRX_FLL_FORCE_CAL_LSB     1

#define GP_WB_TRX_FLL_LOCK_ENABLE_ADDRESS 0x11C
#define GP_WB_TRX_FLL_LOCK_ENABLE_LEN     1
#define GP_WB_TRX_FLL_LOCK_ENABLE_MASK    0x02
#define GP_WB_TRX_FLL_LOCK_ENABLE_LSB     1

#define GP_WB_TRX_FLL_LFF_BYPASS_ADDRESS 0x11C
#define GP_WB_TRX_FLL_LFF_BYPASS_LEN     1
#define GP_WB_TRX_FLL_LFF_BYPASS_MASK    0x08
#define GP_WB_TRX_FLL_LFF_BYPASS_LSB     3

#define GP_WB_TRX_FLL_FSM_GO_NXT_STATE_EN_ADDRESS 0x11C
#define GP_WB_TRX_FLL_FSM_GO_NXT_STATE_EN_LEN     1
#define GP_WB_TRX_FLL_FSM_GO_NXT_STATE_EN_MASK    0x10
#define GP_WB_TRX_FLL_FSM_GO_NXT_STATE_EN_LSB     4

#define GP_WB_TRX_FLL_FSM_PREPARE_STATES_DIS_ADDRESS 0x11C
#define GP_WB_TRX_FLL_FSM_PREPARE_STATES_DIS_LEN     1
#define GP_WB_TRX_FLL_FSM_PREPARE_STATES_DIS_MASK    0x20
#define GP_WB_TRX_FLL_FSM_PREPARE_STATES_DIS_LSB     5

#define GP_WB_TRX_FLL_CL_START_LFF_CLR_AND_EN_ADDRESS 0x11C
#define GP_WB_TRX_FLL_CL_START_LFF_CLR_AND_EN_LEN     1
#define GP_WB_TRX_FLL_CL_START_LFF_CLR_AND_EN_MASK    0x40
#define GP_WB_TRX_FLL_CL_START_LFF_CLR_AND_EN_LSB     6

#define GP_WB_TRX_FLL_INSERT_DELAY_STATE_ADDRESS 0x11C
#define GP_WB_TRX_FLL_INSERT_DELAY_STATE_LEN     1
#define GP_WB_TRX_FLL_INSERT_DELAY_STATE_MASK    0x80
#define GP_WB_TRX_FLL_INSERT_DELAY_STATE_LSB     7

#define GP_WB_TRX_FLL_FSM_STATUS_ADDRESS 0x11D
#define GP_WB_TRX_FLL_FSM_STATUS_LEN     1
#define GP_WB_TRX_FLL_FSM_STATUS_MASK    0x3F
#define GP_WB_TRX_FLL_FSM_STATUS_LSB     0

#define GP_WB_TRX_FLL_FSM_STOP_ADDRESS 0x11D
#define GP_WB_TRX_FLL_FSM_STOP_LEN     1
#define GP_WB_TRX_FLL_FSM_STOP_MASK    0x40
#define GP_WB_TRX_FLL_FSM_STOP_LSB     6

#define GP_WB_TRX_FLL_FSM_WAIT_FOR_TRG_ADDRESS 0x11D
#define GP_WB_TRX_FLL_FSM_WAIT_FOR_TRG_LEN     1
#define GP_WB_TRX_FLL_FSM_WAIT_FOR_TRG_MASK    0x80
#define GP_WB_TRX_FLL_FSM_WAIT_FOR_TRG_LSB     7

#define GP_WB_TRX_FLL_DONE_ADDRESS 0x11E
#define GP_WB_TRX_FLL_DONE_LEN     1
#define GP_WB_TRX_FLL_DONE_MASK    0x01
#define GP_WB_TRX_FLL_DONE_LSB     0

#define GP_WB_TRX_FLL_TX_C_DONE_ADDRESS 0x11E
#define GP_WB_TRX_FLL_TX_C_DONE_LEN     1
#define GP_WB_TRX_FLL_TX_C_DONE_MASK    0x02
#define GP_WB_TRX_FLL_TX_C_DONE_LSB     1

#define GP_WB_TRX_FLL_TX_DONE_ADDRESS 0x11E
#define GP_WB_TRX_FLL_TX_DONE_LEN     1
#define GP_WB_TRX_FLL_TX_DONE_MASK    0x04
#define GP_WB_TRX_FLL_TX_DONE_LSB     2

#define GP_WB_TRX_FLL_RX_C_DONE_ADDRESS 0x11E
#define GP_WB_TRX_FLL_RX_C_DONE_LEN     1
#define GP_WB_TRX_FLL_RX_C_DONE_MASK    0x08
#define GP_WB_TRX_FLL_RX_C_DONE_LSB     3

#define GP_WB_TRX_FLL_RX_DONE_ADDRESS 0x11E
#define GP_WB_TRX_FLL_RX_DONE_LEN     1
#define GP_WB_TRX_FLL_RX_DONE_MASK    0x10
#define GP_WB_TRX_FLL_RX_DONE_LSB     4

#define GP_WB_TRX_UNMASKED_FLL_VCO_MEASURE_DONE_ADDRESS 0x11E
#define GP_WB_TRX_UNMASKED_FLL_VCO_MEASURE_DONE_LEN     1
#define GP_WB_TRX_UNMASKED_FLL_VCO_MEASURE_DONE_MASK    0x20
#define GP_WB_TRX_UNMASKED_FLL_VCO_MEASURE_DONE_LSB     5

#define GP_WB_TRX_UNMASKED_FLL_OUT_OF_LOCK_ADDRESS 0x11E
#define GP_WB_TRX_UNMASKED_FLL_OUT_OF_LOCK_LEN     1
#define GP_WB_TRX_UNMASKED_FLL_OUT_OF_LOCK_MASK    0x40
#define GP_WB_TRX_UNMASKED_FLL_OUT_OF_LOCK_LSB     6

#define GP_WB_TRX_UNMASKED_FLL_CP_OUT_OF_RANGE_ADDRESS 0x11E
#define GP_WB_TRX_UNMASKED_FLL_CP_OUT_OF_RANGE_LEN     1
#define GP_WB_TRX_UNMASKED_FLL_CP_OUT_OF_RANGE_MASK    0x80
#define GP_WB_TRX_UNMASKED_FLL_CP_OUT_OF_RANGE_LSB     7

#define GP_WB_TRX_FLL_CL_DSM_IN_ADDRESS 0x120
#define GP_WB_TRX_FLL_CL_DSM_IN_LEN     2
#define GP_WB_TRX_FLL_CL_DSM_IN_MASK    0x0FFF
#define GP_WB_TRX_FLL_CL_DSM_IN_LSB     0

#define GP_WB_TRX_FLL_VCO_FREQ_ADDRESS 0x122
#define GP_WB_TRX_FLL_VCO_FREQ_LEN     2
#define GP_WB_TRX_FLL_VCO_FREQ_MASK    0x7FFF
#define GP_WB_TRX_FLL_VCO_FREQ_LSB     0

#define GP_WB_TRX_FLL_TABLE_IDX_ADDRESS 0x124
#define GP_WB_TRX_FLL_TABLE_IDX_LEN     1
#define GP_WB_TRX_FLL_TABLE_IDX_MASK    0x07
#define GP_WB_TRX_FLL_TABLE_IDX_LSB     0

#define GP_WB_TRX_FORCE_FLL_TABLE_IDX_ADDRESS 0x124
#define GP_WB_TRX_FORCE_FLL_TABLE_IDX_LEN     1
#define GP_WB_TRX_FORCE_FLL_TABLE_IDX_MASK    0x08
#define GP_WB_TRX_FORCE_FLL_TABLE_IDX_LSB     3

#define GP_WB_TRX_CHANNEL_CONFIG_TABLE_ENTRY_ADDRESS 0x126
#define GP_WB_TRX_CHANNEL_CONFIG_TABLE_ENTRY_LEN     3
#define GP_WB_TRX_CHANNEL_CONFIG_TABLE_ENTRY_MASK    0x07FFFF
#define GP_WB_TRX_CHANNEL_CONFIG_TABLE_ENTRY_LSB     0

#define GP_WB_TRX_SET_FLL_TX_COARSE_ADDRESS 0x12A
#define GP_WB_TRX_SET_FLL_TX_COARSE_LEN     1
#define GP_WB_TRX_SET_FLL_TX_COARSE_MASK    0x0001
#define GP_WB_TRX_SET_FLL_TX_COARSE_LSB     0

#define GP_WB_TRX_SET_FLL_TX_FINE_ADDRESS 0x12A
#define GP_WB_TRX_SET_FLL_TX_FINE_LEN     1
#define GP_WB_TRX_SET_FLL_TX_FINE_MASK    0x0002
#define GP_WB_TRX_SET_FLL_TX_FINE_LSB     1

#define GP_WB_TRX_SET_FLL_RX_COARSE_ADDRESS 0x12A
#define GP_WB_TRX_SET_FLL_RX_COARSE_LEN     1
#define GP_WB_TRX_SET_FLL_RX_COARSE_MASK    0x0004
#define GP_WB_TRX_SET_FLL_RX_COARSE_LSB     2

#define GP_WB_TRX_SET_FLL_RX_FINE_ADDRESS 0x12A
#define GP_WB_TRX_SET_FLL_RX_FINE_LEN     1
#define GP_WB_TRX_SET_FLL_RX_FINE_MASK    0x0008
#define GP_WB_TRX_SET_FLL_RX_FINE_LSB     3

#define GP_WB_TRX_SET_FLL_MI_ADDRESS 0x12A
#define GP_WB_TRX_SET_FLL_MI_LEN     1
#define GP_WB_TRX_SET_FLL_MI_MASK    0x0010
#define GP_WB_TRX_SET_FLL_MI_LSB     4

#define GP_WB_TRX_SET_FLL_LOOPGAIN_ADDRESS 0x12A
#define GP_WB_TRX_SET_FLL_LOOPGAIN_LEN     1
#define GP_WB_TRX_SET_FLL_LOOPGAIN_MASK    0x0020
#define GP_WB_TRX_SET_FLL_LOOPGAIN_LSB     5

#define GP_WB_TRX_SET_FLL_TX_LFF_ADDRESS 0x12A
#define GP_WB_TRX_SET_FLL_TX_LFF_LEN     1
#define GP_WB_TRX_SET_FLL_TX_LFF_MASK    0x0040
#define GP_WB_TRX_SET_FLL_TX_LFF_LSB     6

#define GP_WB_TRX_SET_FLL_RX_LFF_ADDRESS 0x12A
#define GP_WB_TRX_SET_FLL_RX_LFF_LEN     1
#define GP_WB_TRX_SET_FLL_RX_LFF_MASK    0x0080
#define GP_WB_TRX_SET_FLL_RX_LFF_LSB     7

#define GP_WB_TRX_SET_DISABLE_UPDATES_ADDRESS 0x12A
#define GP_WB_TRX_SET_DISABLE_UPDATES_LEN     1
#define GP_WB_TRX_SET_DISABLE_UPDATES_MASK    0x0100
#define GP_WB_TRX_SET_DISABLE_UPDATES_LSB     8

#define GP_WB_TRX_FLL_DISABLE_TX_CB_UPDATES_ADDRESS 0x12C
#define GP_WB_TRX_FLL_DISABLE_TX_CB_UPDATES_LEN     1
#define GP_WB_TRX_FLL_DISABLE_TX_CB_UPDATES_MASK    0x01
#define GP_WB_TRX_FLL_DISABLE_TX_CB_UPDATES_LSB     0

#define GP_WB_TRX_FLL_DISABLE_RX_CB_UPDATES_ADDRESS 0x12C
#define GP_WB_TRX_FLL_DISABLE_RX_CB_UPDATES_LEN     1
#define GP_WB_TRX_FLL_DISABLE_RX_CB_UPDATES_MASK    0x02
#define GP_WB_TRX_FLL_DISABLE_RX_CB_UPDATES_LSB     1

#define GP_WB_TRX_FLL_DISABLE_MI_UPDATES_ADDRESS 0x12C
#define GP_WB_TRX_FLL_DISABLE_MI_UPDATES_LEN     1
#define GP_WB_TRX_FLL_DISABLE_MI_UPDATES_MASK    0x04
#define GP_WB_TRX_FLL_DISABLE_MI_UPDATES_LSB     2

#define GP_WB_TRX_FLL_DISABLE_LOOPGAIN_UPDATES_ADDRESS 0x12C
#define GP_WB_TRX_FLL_DISABLE_LOOPGAIN_UPDATES_LEN     1
#define GP_WB_TRX_FLL_DISABLE_LOOPGAIN_UPDATES_MASK    0x08
#define GP_WB_TRX_FLL_DISABLE_LOOPGAIN_UPDATES_LSB     3

#define GP_WB_TRX_FLL_DISABLE_TX_LFF_UPDATES_ADDRESS 0x12C
#define GP_WB_TRX_FLL_DISABLE_TX_LFF_UPDATES_LEN     1
#define GP_WB_TRX_FLL_DISABLE_TX_LFF_UPDATES_MASK    0x10
#define GP_WB_TRX_FLL_DISABLE_TX_LFF_UPDATES_LSB     4

#define GP_WB_TRX_FLL_DISABLE_RX_LFF_UPDATES_ADDRESS 0x12C
#define GP_WB_TRX_FLL_DISABLE_RX_LFF_UPDATES_LEN     1
#define GP_WB_TRX_FLL_DISABLE_RX_LFF_UPDATES_MASK    0x20
#define GP_WB_TRX_FLL_DISABLE_RX_LFF_UPDATES_LSB     5

#define GP_WB_TRX_GET_FLL_TX_COARSE_ADDRESS 0x12D
#define GP_WB_TRX_GET_FLL_TX_COARSE_LEN     1
#define GP_WB_TRX_GET_FLL_TX_COARSE_MASK    0x1F
#define GP_WB_TRX_GET_FLL_TX_COARSE_LSB     0

#define GP_WB_TRX_GET_FLL_TX_FINE_ADDRESS 0x12E
#define GP_WB_TRX_GET_FLL_TX_FINE_LEN     1
#define GP_WB_TRX_GET_FLL_TX_FINE_MASK    0x1F
#define GP_WB_TRX_GET_FLL_TX_FINE_LSB     0

#define GP_WB_TRX_GET_FLL_RX_COARSE_ADDRESS 0x12F
#define GP_WB_TRX_GET_FLL_RX_COARSE_LEN     1
#define GP_WB_TRX_GET_FLL_RX_COARSE_MASK    0x1F
#define GP_WB_TRX_GET_FLL_RX_COARSE_LSB     0

#define GP_WB_TRX_GET_FLL_RX_FINE_ADDRESS 0x130
#define GP_WB_TRX_GET_FLL_RX_FINE_LEN     1
#define GP_WB_TRX_GET_FLL_RX_FINE_MASK    0x1F
#define GP_WB_TRX_GET_FLL_RX_FINE_LSB     0

#define GP_WB_TRX_GET_FLL_MI_ADDRESS 0x132
#define GP_WB_TRX_GET_FLL_MI_LEN     2
#define GP_WB_TRX_GET_FLL_MI_MASK    0x0FFF
#define GP_WB_TRX_GET_FLL_MI_LSB     0

#define GP_WB_TRX_GET_FLL_LOOPGAIN_ADDRESS 0x134
#define GP_WB_TRX_GET_FLL_LOOPGAIN_LEN     1
#define GP_WB_TRX_GET_FLL_LOOPGAIN_MASK    0x7F
#define GP_WB_TRX_GET_FLL_LOOPGAIN_LSB     0

#define GP_WB_TRX_GET_FLL_TX_LFF_ADDRESS 0x136
#define GP_WB_TRX_GET_FLL_TX_LFF_LEN     3
#define GP_WB_TRX_GET_FLL_TX_LFF_MASK    0x07FFFF
#define GP_WB_TRX_GET_FLL_TX_LFF_LSB     0

#define GP_WB_TRX_GET_FLL_RX_LFF_ADDRESS 0x13A
#define GP_WB_TRX_GET_FLL_RX_LFF_LEN     3
#define GP_WB_TRX_GET_FLL_RX_LFF_MASK    0x07FFFF
#define GP_WB_TRX_GET_FLL_RX_LFF_LSB     0

#define GP_WB_TRX_SET_MOC_MCH_INT0_ADDRESS 0x13D
#define GP_WB_TRX_SET_MOC_MCH_INT0_LEN     1
#define GP_WB_TRX_SET_MOC_MCH_INT0_MASK    0x01
#define GP_WB_TRX_SET_MOC_MCH_INT0_LSB     0

#define GP_WB_TRX_SET_MOC_MCH_INT1_ADDRESS 0x13D
#define GP_WB_TRX_SET_MOC_MCH_INT1_LEN     1
#define GP_WB_TRX_SET_MOC_MCH_INT1_MASK    0x02
#define GP_WB_TRX_SET_MOC_MCH_INT1_LSB     1

#define GP_WB_TRX_SET_MOC_MCH_INT2_ADDRESS 0x13D
#define GP_WB_TRX_SET_MOC_MCH_INT2_LEN     1
#define GP_WB_TRX_SET_MOC_MCH_INT2_MASK    0x04
#define GP_WB_TRX_SET_MOC_MCH_INT2_LSB     2

#define GP_WB_TRX_SET_MOC_MCH_INT3_ADDRESS 0x13D
#define GP_WB_TRX_SET_MOC_MCH_INT3_LEN     1
#define GP_WB_TRX_SET_MOC_MCH_INT3_MASK    0x08
#define GP_WB_TRX_SET_MOC_MCH_INT3_LSB     3

#define GP_WB_TRX_SET_MOC_NMCH_INT_ADDRESS 0x13D
#define GP_WB_TRX_SET_MOC_NMCH_INT_LEN     1
#define GP_WB_TRX_SET_MOC_NMCH_INT_MASK    0x10
#define GP_WB_TRX_SET_MOC_NMCH_INT_LSB     4

#define GP_WB_TRX_SET_MOC_TRACKING_EN_ADDRESS 0x13D
#define GP_WB_TRX_SET_MOC_TRACKING_EN_LEN     1
#define GP_WB_TRX_SET_MOC_TRACKING_EN_MASK    0x20
#define GP_WB_TRX_SET_MOC_TRACKING_EN_LSB     5

#define GP_WB_TRX_SET_MOC_INT_VALUE_ADDRESS 0x13E
#define GP_WB_TRX_SET_MOC_INT_VALUE_LEN     1
#define GP_WB_TRX_SET_MOC_INT_VALUE_MASK    0x7F
#define GP_WB_TRX_SET_MOC_INT_VALUE_LSB     0

#define GP_WB_TRX_GET_MOC_MCH_INT0_VALUE_ADDRESS 0x13F
#define GP_WB_TRX_GET_MOC_MCH_INT0_VALUE_LEN     1
#define GP_WB_TRX_GET_MOC_MCH_INT0_VALUE_MASK    0x7F
#define GP_WB_TRX_GET_MOC_MCH_INT0_VALUE_LSB     0

#define GP_WB_TRX_GET_MOC_MCH_INT1_VALUE_ADDRESS 0x140
#define GP_WB_TRX_GET_MOC_MCH_INT1_VALUE_LEN     1
#define GP_WB_TRX_GET_MOC_MCH_INT1_VALUE_MASK    0x7F
#define GP_WB_TRX_GET_MOC_MCH_INT1_VALUE_LSB     0

#define GP_WB_TRX_GET_MOC_MCH_INT2_VALUE_ADDRESS 0x141
#define GP_WB_TRX_GET_MOC_MCH_INT2_VALUE_LEN     1
#define GP_WB_TRX_GET_MOC_MCH_INT2_VALUE_MASK    0x7F
#define GP_WB_TRX_GET_MOC_MCH_INT2_VALUE_LSB     0

#define GP_WB_TRX_GET_MOC_MCH_INT3_VALUE_ADDRESS 0x142
#define GP_WB_TRX_GET_MOC_MCH_INT3_VALUE_LEN     1
#define GP_WB_TRX_GET_MOC_MCH_INT3_VALUE_MASK    0x7F
#define GP_WB_TRX_GET_MOC_MCH_INT3_VALUE_LSB     0

#define GP_WB_TRX_GET_MOC_NMCH_INT_VALUE_ADDRESS 0x143
#define GP_WB_TRX_GET_MOC_NMCH_INT_VALUE_LEN     1
#define GP_WB_TRX_GET_MOC_NMCH_INT_VALUE_MASK    0x7F
#define GP_WB_TRX_GET_MOC_NMCH_INT_VALUE_LSB     0

#define GP_WB_TRX_GET_MOC_TRACKING_EN_ADDRESS 0x144
#define GP_WB_TRX_GET_MOC_TRACKING_EN_LEN     1
#define GP_WB_TRX_GET_MOC_TRACKING_EN_MASK    0x03
#define GP_WB_TRX_GET_MOC_TRACKING_EN_LSB     0

/***************************
 * layout: radioitf
 ***************************/
#define GP_WB_RADIOITF_SWAP_RX_IQ_ADDRESS 0x180
#define GP_WB_RADIOITF_SWAP_RX_IQ_LEN     1
#define GP_WB_RADIOITF_SWAP_RX_IQ_MASK    0x0001
#define GP_WB_RADIOITF_SWAP_RX_IQ_LSB     0

#define GP_WB_RADIOITF_RX_IQ_OVERRULE_ENA_ADDRESS 0x180
#define GP_WB_RADIOITF_RX_IQ_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_RX_IQ_OVERRULE_ENA_MASK    0x0002
#define GP_WB_RADIOITF_RX_IQ_OVERRULE_ENA_LSB     1

#define GP_WB_RADIOITF_MIXSAMPLER_POS_EDGE_SAMPLING_ADDRESS 0x180
#define GP_WB_RADIOITF_MIXSAMPLER_POS_EDGE_SAMPLING_LEN     1
#define GP_WB_RADIOITF_MIXSAMPLER_POS_EDGE_SAMPLING_MASK    0x0004
#define GP_WB_RADIOITF_MIXSAMPLER_POS_EDGE_SAMPLING_LSB     2

#define GP_WB_RADIOITF_DIVSAMPLER_POS_EDGE_SAMPLING_ADDRESS 0x180
#define GP_WB_RADIOITF_DIVSAMPLER_POS_EDGE_SAMPLING_LEN     1
#define GP_WB_RADIOITF_DIVSAMPLER_POS_EDGE_SAMPLING_MASK    0x0008
#define GP_WB_RADIOITF_DIVSAMPLER_POS_EDGE_SAMPLING_LSB     3

#define GP_WB_RADIOITF_MIXSAMPLER_OVERRULE_ENA_ADDRESS 0x180
#define GP_WB_RADIOITF_MIXSAMPLER_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_MIXSAMPLER_OVERRULE_ENA_MASK    0x0010
#define GP_WB_RADIOITF_MIXSAMPLER_OVERRULE_ENA_LSB     4

#define GP_WB_RADIOITF_DIVSAMPLER_OVERRULE_ENA_ADDRESS 0x180
#define GP_WB_RADIOITF_DIVSAMPLER_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_DIVSAMPLER_OVERRULE_ENA_MASK    0x0020
#define GP_WB_RADIOITF_DIVSAMPLER_OVERRULE_ENA_LSB     5

#define GP_WB_RADIOITF_CP_OUT_OF_RANGE_OVERRULE_ENA_ADDRESS 0x180
#define GP_WB_RADIOITF_CP_OUT_OF_RANGE_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_CP_OUT_OF_RANGE_OVERRULE_ENA_MASK    0x0040
#define GP_WB_RADIOITF_CP_OUT_OF_RANGE_OVERRULE_ENA_LSB     6

#define GP_WB_RADIOITF_MIXSAMP_LF_LO_OUT_OVERRULE_ENA_ADDRESS 0x180
#define GP_WB_RADIOITF_MIXSAMP_LF_LO_OUT_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_MIXSAMP_LF_LO_OUT_OVERRULE_ENA_MASK    0x0080
#define GP_WB_RADIOITF_MIXSAMP_LF_LO_OUT_OVERRULE_ENA_LSB     7

#define GP_WB_RADIOITF_MIXSAMP_LF_LO_OUT_POS_EDGE_SAMPLING_ADDRESS 0x180
#define GP_WB_RADIOITF_MIXSAMP_LF_LO_OUT_POS_EDGE_SAMPLING_LEN     1
#define GP_WB_RADIOITF_MIXSAMP_LF_LO_OUT_POS_EDGE_SAMPLING_MASK    0x0100
#define GP_WB_RADIOITF_MIXSAMP_LF_LO_OUT_POS_EDGE_SAMPLING_LSB     8

#define GP_WB_RADIOITF_RXI_OVERRULE_ADDRESS 0x180
#define GP_WB_RADIOITF_RXI_OVERRULE_LEN     1
#define GP_WB_RADIOITF_RXI_OVERRULE_MASK    0x0200
#define GP_WB_RADIOITF_RXI_OVERRULE_LSB     9

#define GP_WB_RADIOITF_RXQ_OVERRULE_ADDRESS 0x180
#define GP_WB_RADIOITF_RXQ_OVERRULE_LEN     1
#define GP_WB_RADIOITF_RXQ_OVERRULE_MASK    0x0400
#define GP_WB_RADIOITF_RXQ_OVERRULE_LSB     10

#define GP_WB_RADIOITF_MIXSAMPLER_OVERRULE_ADDRESS 0x180
#define GP_WB_RADIOITF_MIXSAMPLER_OVERRULE_LEN     1
#define GP_WB_RADIOITF_MIXSAMPLER_OVERRULE_MASK    0x0800
#define GP_WB_RADIOITF_MIXSAMPLER_OVERRULE_LSB     11

#define GP_WB_RADIOITF_DIVSAMPLER_OVERRULE_ADDRESS 0x180
#define GP_WB_RADIOITF_DIVSAMPLER_OVERRULE_LEN     1
#define GP_WB_RADIOITF_DIVSAMPLER_OVERRULE_MASK    0x1000
#define GP_WB_RADIOITF_DIVSAMPLER_OVERRULE_LSB     12

#define GP_WB_RADIOITF_CP_OUT_OF_RANGE_OVERRULE_ADDRESS 0x180
#define GP_WB_RADIOITF_CP_OUT_OF_RANGE_OVERRULE_LEN     1
#define GP_WB_RADIOITF_CP_OUT_OF_RANGE_OVERRULE_MASK    0x2000
#define GP_WB_RADIOITF_CP_OUT_OF_RANGE_OVERRULE_LSB     13

#define GP_WB_RADIOITF_MIXSAMP_LF_LO_OUT_OVERRULE_ADDRESS 0x180
#define GP_WB_RADIOITF_MIXSAMP_LF_LO_OUT_OVERRULE_LEN     1
#define GP_WB_RADIOITF_MIXSAMP_LF_LO_OUT_OVERRULE_MASK    0xC000
#define GP_WB_RADIOITF_MIXSAMP_LF_LO_OUT_OVERRULE_LSB     14

#define GP_WB_RADIOITF_TX_DAC_IN_OVERRULE_ENA_ADDRESS 0x182
#define GP_WB_RADIOITF_TX_DAC_IN_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_TX_DAC_IN_OVERRULE_ENA_MASK    0x01
#define GP_WB_RADIOITF_TX_DAC_IN_OVERRULE_ENA_LSB     0

#define GP_WB_RADIOITF_TXDATA_OVERRULE_ENA_ADDRESS 0x182
#define GP_WB_RADIOITF_TXDATA_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_TXDATA_OVERRULE_ENA_MASK    0x02
#define GP_WB_RADIOITF_TXDATA_OVERRULE_ENA_LSB     1

#define GP_WB_RADIOITF_PA_LDO_LPMODE_ENA_OVERRULE_ENA_ADDRESS 0x182
#define GP_WB_RADIOITF_PA_LDO_LPMODE_ENA_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_PA_LDO_LPMODE_ENA_OVERRULE_ENA_MASK    0x04
#define GP_WB_RADIOITF_PA_LDO_LPMODE_ENA_OVERRULE_ENA_LSB     2

#define GP_WB_RADIOITF_PA_PUP_N_OVERRULE_ENA_ADDRESS 0x182
#define GP_WB_RADIOITF_PA_PUP_N_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_PA_PUP_N_OVERRULE_ENA_MASK    0x08
#define GP_WB_RADIOITF_PA_PUP_N_OVERRULE_ENA_LSB     3

#define GP_WB_RADIOITF_PA_PUP_P_OVERRULE_ENA_ADDRESS 0x182
#define GP_WB_RADIOITF_PA_PUP_P_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_PA_PUP_P_OVERRULE_ENA_MASK    0x10
#define GP_WB_RADIOITF_PA_PUP_P_OVERRULE_ENA_LSB     4

#define GP_WB_RADIOITF_TXMOD_PUP_OVERRULE_ENA_ADDRESS 0x182
#define GP_WB_RADIOITF_TXMOD_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_TXMOD_PUP_OVERRULE_ENA_MASK    0x20
#define GP_WB_RADIOITF_TXMOD_PUP_OVERRULE_ENA_LSB     5

#define GP_WB_RADIOITF_TXMOD_SPEEDUP_OVERRULE_ENA_ADDRESS 0x182
#define GP_WB_RADIOITF_TXMOD_SPEEDUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_TXMOD_SPEEDUP_OVERRULE_ENA_MASK    0x40
#define GP_WB_RADIOITF_TXMOD_SPEEDUP_OVERRULE_ENA_LSB     6

#define GP_WB_RADIOITF_BPF_BIAS_N_PUP_OVERRULE_ENA_ADDRESS 0x182
#define GP_WB_RADIOITF_BPF_BIAS_N_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_BPF_BIAS_N_PUP_OVERRULE_ENA_MASK    0x80
#define GP_WB_RADIOITF_BPF_BIAS_N_PUP_OVERRULE_ENA_LSB     7

#define GP_WB_RADIOITF_BPF_BIAS_P_PUP_OVERRULE_ENA_ADDRESS 0x183
#define GP_WB_RADIOITF_BPF_BIAS_P_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_BPF_BIAS_P_PUP_OVERRULE_ENA_MASK    0x01
#define GP_WB_RADIOITF_BPF_BIAS_P_PUP_OVERRULE_ENA_LSB     0

#define GP_WB_RADIOITF_BPF_BIAS_PUP_OVERRULE_ENA_ADDRESS 0x183
#define GP_WB_RADIOITF_BPF_BIAS_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_BPF_BIAS_PUP_OVERRULE_ENA_MASK    0x02
#define GP_WB_RADIOITF_BPF_BIAS_PUP_OVERRULE_ENA_LSB     1

#define GP_WB_RADIOITF_BPF_CLK_PUP_OVERRULE_ENA_ADDRESS 0x183
#define GP_WB_RADIOITF_BPF_CLK_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_BPF_CLK_PUP_OVERRULE_ENA_MASK    0x04
#define GP_WB_RADIOITF_BPF_CLK_PUP_OVERRULE_ENA_LSB     2

#define GP_WB_RADIOITF_BPF_INT_LDO_PUP_OVERRULE_ENA_ADDRESS 0x183
#define GP_WB_RADIOITF_BPF_INT_LDO_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_BPF_INT_LDO_PUP_OVERRULE_ENA_MASK    0x08
#define GP_WB_RADIOITF_BPF_INT_LDO_PUP_OVERRULE_ENA_LSB     3

#define GP_WB_RADIOITF_BPF_LDO_LPMODE_ENA_OVERRULE_ENA_ADDRESS 0x183
#define GP_WB_RADIOITF_BPF_LDO_LPMODE_ENA_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_BPF_LDO_LPMODE_ENA_OVERRULE_ENA_MASK    0x10
#define GP_WB_RADIOITF_BPF_LDO_LPMODE_ENA_OVERRULE_ENA_LSB     4

#define GP_WB_RADIOITF_LNA_BIAS_PUP_OVERRULE_ENA_ADDRESS 0x183
#define GP_WB_RADIOITF_LNA_BIAS_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_LNA_BIAS_PUP_OVERRULE_ENA_MASK    0x20
#define GP_WB_RADIOITF_LNA_BIAS_PUP_OVERRULE_ENA_LSB     5

#define GP_WB_RADIOITF_LNA_BUFFER_BIAS_PUP_OVERRULE_ENA_ADDRESS 0x183
#define GP_WB_RADIOITF_LNA_BUFFER_BIAS_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_LNA_BUFFER_BIAS_PUP_OVERRULE_ENA_MASK    0x40
#define GP_WB_RADIOITF_LNA_BUFFER_BIAS_PUP_OVERRULE_ENA_LSB     6

#define GP_WB_RADIOITF_LNA_CORE_PUP_OVERRULE_ENA_ADDRESS 0x183
#define GP_WB_RADIOITF_LNA_CORE_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_LNA_CORE_PUP_OVERRULE_ENA_MASK    0x80
#define GP_WB_RADIOITF_LNA_CORE_PUP_OVERRULE_ENA_LSB     7

#define GP_WB_RADIOITF_LIM_BIAS_PUP_OVERRULE_ENA_ADDRESS 0x184
#define GP_WB_RADIOITF_LIM_BIAS_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_LIM_BIAS_PUP_OVERRULE_ENA_MASK    0x01
#define GP_WB_RADIOITF_LIM_BIAS_PUP_OVERRULE_ENA_LSB     0

#define GP_WB_RADIOITF_LIM_I_DIFF2SE_PUP_OVERRULE_ENA_ADDRESS 0x184
#define GP_WB_RADIOITF_LIM_I_DIFF2SE_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_LIM_I_DIFF2SE_PUP_OVERRULE_ENA_MASK    0x02
#define GP_WB_RADIOITF_LIM_I_DIFF2SE_PUP_OVERRULE_ENA_LSB     1

#define GP_WB_RADIOITF_LIM_I_STAGE_PUP_OVERRULE_ENA_ADDRESS 0x184
#define GP_WB_RADIOITF_LIM_I_STAGE_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_LIM_I_STAGE_PUP_OVERRULE_ENA_MASK    0x04
#define GP_WB_RADIOITF_LIM_I_STAGE_PUP_OVERRULE_ENA_LSB     2

#define GP_WB_RADIOITF_LIM_Q_DIFF2SE_PUP_OVERRULE_ENA_ADDRESS 0x184
#define GP_WB_RADIOITF_LIM_Q_DIFF2SE_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_LIM_Q_DIFF2SE_PUP_OVERRULE_ENA_MASK    0x08
#define GP_WB_RADIOITF_LIM_Q_DIFF2SE_PUP_OVERRULE_ENA_LSB     3

#define GP_WB_RADIOITF_LIM_Q_STAGE_PUP_OVERRULE_ENA_ADDRESS 0x184
#define GP_WB_RADIOITF_LIM_Q_STAGE_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_LIM_Q_STAGE_PUP_OVERRULE_ENA_MASK    0x10
#define GP_WB_RADIOITF_LIM_Q_STAGE_PUP_OVERRULE_ENA_LSB     4

#define GP_WB_RADIOITF_LIM_LDO_LPMODE_ENA_OVERRULE_ENA_ADDRESS 0x184
#define GP_WB_RADIOITF_LIM_LDO_LPMODE_ENA_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_LIM_LDO_LPMODE_ENA_OVERRULE_ENA_MASK    0x20
#define GP_WB_RADIOITF_LIM_LDO_LPMODE_ENA_OVERRULE_ENA_LSB     5

#define GP_WB_RADIOITF_LNA_BUFFER_CORE_PUP_OVERRULE_ENA_ADDRESS 0x184
#define GP_WB_RADIOITF_LNA_BUFFER_CORE_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_LNA_BUFFER_CORE_PUP_OVERRULE_ENA_MASK    0x40
#define GP_WB_RADIOITF_LNA_BUFFER_CORE_PUP_OVERRULE_ENA_LSB     6

#define GP_WB_RADIOITF_LNAMIX_ENA_LDO_RESBYP_OVERRULE_ENA_ADDRESS 0x184
#define GP_WB_RADIOITF_LNAMIX_ENA_LDO_RESBYP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_LNAMIX_ENA_LDO_RESBYP_OVERRULE_ENA_MASK    0x80
#define GP_WB_RADIOITF_LNAMIX_ENA_LDO_RESBYP_OVERRULE_ENA_LSB     7

#define GP_WB_RADIOITF_LNAMIX_LDO_LPMODE_ENA_OVERRULE_ENA_ADDRESS 0x185
#define GP_WB_RADIOITF_LNAMIX_LDO_LPMODE_ENA_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_LNAMIX_LDO_LPMODE_ENA_OVERRULE_ENA_MASK    0x01
#define GP_WB_RADIOITF_LNAMIX_LDO_LPMODE_ENA_OVERRULE_ENA_LSB     0

#define GP_WB_RADIOITF_CP_DOWN_OVERRULE_ENA_ADDRESS 0x185
#define GP_WB_RADIOITF_CP_DOWN_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_CP_DOWN_OVERRULE_ENA_MASK    0x02
#define GP_WB_RADIOITF_CP_DOWN_OVERRULE_ENA_LSB     1

#define GP_WB_RADIOITF_CP_REFDAC_OVERRULE_ENA_ADDRESS 0x185
#define GP_WB_RADIOITF_CP_REFDAC_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_CP_REFDAC_OVERRULE_ENA_MASK    0x04
#define GP_WB_RADIOITF_CP_REFDAC_OVERRULE_ENA_LSB     2

#define GP_WB_RADIOITF_CP_UP_OVERRULE_ENA_ADDRESS 0x185
#define GP_WB_RADIOITF_CP_UP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_CP_UP_OVERRULE_ENA_MASK    0x08
#define GP_WB_RADIOITF_CP_UP_OVERRULE_ENA_LSB     3

#define GP_WB_RADIOITF_FLL_DIV16_64_OVERRULE_ENA_ADDRESS 0x185
#define GP_WB_RADIOITF_FLL_DIV16_64_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_FLL_DIV16_64_OVERRULE_ENA_MASK    0x10
#define GP_WB_RADIOITF_FLL_DIV16_64_OVERRULE_ENA_LSB     4

#define GP_WB_RADIOITF_FLL_LOOPFILT_SPEEDUP_OVERRULE_ENA_ADDRESS 0x185
#define GP_WB_RADIOITF_FLL_LOOPFILT_SPEEDUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_FLL_LOOPFILT_SPEEDUP_OVERRULE_ENA_MASK    0x20
#define GP_WB_RADIOITF_FLL_LOOPFILT_SPEEDUP_OVERRULE_ENA_LSB     5

#define GP_WB_RADIOITF_FLL_RCMEAS_SIGN_OVERRULE_ENA_ADDRESS 0x185
#define GP_WB_RADIOITF_FLL_RCMEAS_SIGN_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_FLL_RCMEAS_SIGN_OVERRULE_ENA_MASK    0x40
#define GP_WB_RADIOITF_FLL_RCMEAS_SIGN_OVERRULE_ENA_LSB     6

#define GP_WB_RADIOITF_FLL_RCMEAS_SW_OVERRULE_ENA_ADDRESS 0x186
#define GP_WB_RADIOITF_FLL_RCMEAS_SW_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_FLL_RCMEAS_SW_OVERRULE_ENA_MASK    0x01
#define GP_WB_RADIOITF_FLL_RCMEAS_SW_OVERRULE_ENA_LSB     0

#define GP_WB_RADIOITF_FLL_VMID_PUP_OVERRULE_ENA_ADDRESS 0x186
#define GP_WB_RADIOITF_FLL_VMID_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_FLL_VMID_PUP_OVERRULE_ENA_MASK    0x02
#define GP_WB_RADIOITF_FLL_VMID_PUP_OVERRULE_ENA_LSB     1

#define GP_WB_RADIOITF_MIXSAMP_LF_LO_FREQ_OVERRULE_ENA_ADDRESS 0x186
#define GP_WB_RADIOITF_MIXSAMP_LF_LO_FREQ_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_MIXSAMP_LF_LO_FREQ_OVERRULE_ENA_MASK    0x04
#define GP_WB_RADIOITF_MIXSAMP_LF_LO_FREQ_OVERRULE_ENA_LSB     2

#define GP_WB_RADIOITF_VCO_C_COARSE_OVERRULE_ENA_ADDRESS 0x186
#define GP_WB_RADIOITF_VCO_C_COARSE_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_VCO_C_COARSE_OVERRULE_ENA_MASK    0x08
#define GP_WB_RADIOITF_VCO_C_COARSE_OVERRULE_ENA_LSB     3

#define GP_WB_RADIOITF_VCO_C_FINE_OVERRULE_ENA_ADDRESS 0x186
#define GP_WB_RADIOITF_VCO_C_FINE_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_VCO_C_FINE_OVERRULE_ENA_MASK    0x10
#define GP_WB_RADIOITF_VCO_C_FINE_OVERRULE_ENA_LSB     4

#define GP_WB_RADIOITF_ANTSW_PUP_OVERRULE_ENA_ADDRESS 0x186
#define GP_WB_RADIOITF_ANTSW_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_ANTSW_PUP_OVERRULE_ENA_MASK    0x20
#define GP_WB_RADIOITF_ANTSW_PUP_OVERRULE_ENA_LSB     5

#define GP_WB_RADIOITF_CP_BIAS_PUP_OVERRULE_ENA_ADDRESS 0x186
#define GP_WB_RADIOITF_CP_BIAS_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_CP_BIAS_PUP_OVERRULE_ENA_MASK    0x40
#define GP_WB_RADIOITF_CP_BIAS_PUP_OVERRULE_ENA_LSB     6

#define GP_WB_RADIOITF_CP_PUP_OVERRULE_ENA_ADDRESS 0x186
#define GP_WB_RADIOITF_CP_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_CP_PUP_OVERRULE_ENA_MASK    0x80
#define GP_WB_RADIOITF_CP_PUP_OVERRULE_ENA_LSB     7

#define GP_WB_RADIOITF_PA_TX_SEL_OVERRULE_ENA_ADDRESS 0x187
#define GP_WB_RADIOITF_PA_TX_SEL_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_PA_TX_SEL_OVERRULE_ENA_MASK    0x01
#define GP_WB_RADIOITF_PA_TX_SEL_OVERRULE_ENA_LSB     0

#define GP_WB_RADIOITF_FLL_DIV_PUP_OVERRULE_ENA_ADDRESS 0x187
#define GP_WB_RADIOITF_FLL_DIV_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_FLL_DIV_PUP_OVERRULE_ENA_MASK    0x02
#define GP_WB_RADIOITF_FLL_DIV_PUP_OVERRULE_ENA_LSB     1

#define GP_WB_RADIOITF_FLL_DIVSAM_PUP_OVERRULE_ENA_ADDRESS 0x187
#define GP_WB_RADIOITF_FLL_DIVSAM_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_FLL_DIVSAM_PUP_OVERRULE_ENA_MASK    0x04
#define GP_WB_RADIOITF_FLL_DIVSAM_PUP_OVERRULE_ENA_LSB     2

#define GP_WB_RADIOITF_FLL_LDO_LPMODE_ENA_OVERRULE_ENA_ADDRESS 0x187
#define GP_WB_RADIOITF_FLL_LDO_LPMODE_ENA_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_FLL_LDO_LPMODE_ENA_OVERRULE_ENA_MASK    0x08
#define GP_WB_RADIOITF_FLL_LDO_LPMODE_ENA_OVERRULE_ENA_LSB     3

#define GP_WB_RADIOITF_LOBUF_PUP_RX_OVERRULE_ENA_ADDRESS 0x187
#define GP_WB_RADIOITF_LOBUF_PUP_RX_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_LOBUF_PUP_RX_OVERRULE_ENA_MASK    0x10
#define GP_WB_RADIOITF_LOBUF_PUP_RX_OVERRULE_ENA_LSB     4

#define GP_WB_RADIOITF_FLL_MIXSAM_PUP_OVERRULE_ENA_ADDRESS 0x187
#define GP_WB_RADIOITF_FLL_MIXSAM_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_FLL_MIXSAM_PUP_OVERRULE_ENA_MASK    0x20
#define GP_WB_RADIOITF_FLL_MIXSAM_PUP_OVERRULE_ENA_LSB     5

#define GP_WB_RADIOITF_LO_LDO_LPMODE_ENA_OVERRULE_ENA_ADDRESS 0x188
#define GP_WB_RADIOITF_LO_LDO_LPMODE_ENA_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_LO_LDO_LPMODE_ENA_OVERRULE_ENA_MASK    0x01
#define GP_WB_RADIOITF_LO_LDO_LPMODE_ENA_OVERRULE_ENA_LSB     0

#define GP_WB_RADIOITF_XOSC_CLK_16MEG_ENA_OVERRULE_ENA_ADDRESS 0x188
#define GP_WB_RADIOITF_XOSC_CLK_16MEG_ENA_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_XOSC_CLK_16MEG_ENA_OVERRULE_ENA_MASK    0x02
#define GP_WB_RADIOITF_XOSC_CLK_16MEG_ENA_OVERRULE_ENA_LSB     1

#define GP_WB_RADIOITF_LOBUF_PUP_OVERRULE_ENA_ADDRESS 0x188
#define GP_WB_RADIOITF_LOBUF_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_LOBUF_PUP_OVERRULE_ENA_MASK    0x04
#define GP_WB_RADIOITF_LOBUF_PUP_OVERRULE_ENA_LSB     2

#define GP_WB_RADIOITF_LOBUF_PUP_BIAS_OVERRULE_ENA_ADDRESS 0x188
#define GP_WB_RADIOITF_LOBUF_PUP_BIAS_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_LOBUF_PUP_BIAS_OVERRULE_ENA_MASK    0x08
#define GP_WB_RADIOITF_LOBUF_PUP_BIAS_OVERRULE_ENA_LSB     3

#define GP_WB_RADIOITF_LOBUF_PUP_FLL_OVERRULE_ENA_ADDRESS 0x188
#define GP_WB_RADIOITF_LOBUF_PUP_FLL_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_LOBUF_PUP_FLL_OVERRULE_ENA_MASK    0x10
#define GP_WB_RADIOITF_LOBUF_PUP_FLL_OVERRULE_ENA_LSB     4

#define GP_WB_RADIOITF_LOBUF_PUP_FLLDIV_OVERRULE_ENA_ADDRESS 0x188
#define GP_WB_RADIOITF_LOBUF_PUP_FLLDIV_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_LOBUF_PUP_FLLDIV_OVERRULE_ENA_MASK    0x20
#define GP_WB_RADIOITF_LOBUF_PUP_FLLDIV_OVERRULE_ENA_LSB     5

#define GP_WB_RADIOITF_LOBUF_PUP_PA_OVERRULE_ENA_ADDRESS 0x188
#define GP_WB_RADIOITF_LOBUF_PUP_PA_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_LOBUF_PUP_PA_OVERRULE_ENA_MASK    0x40
#define GP_WB_RADIOITF_LOBUF_PUP_PA_OVERRULE_ENA_LSB     6

#define GP_WB_RADIOITF_MIXSAMP_OFFSET_OVERRULE_ENA_ADDRESS 0x188
#define GP_WB_RADIOITF_MIXSAMP_OFFSET_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_MIXSAMP_OFFSET_OVERRULE_ENA_MASK    0x80
#define GP_WB_RADIOITF_MIXSAMP_OFFSET_OVERRULE_ENA_LSB     7

#define GP_WB_RADIOITF_RFDIV_BIAS_PUP_OVERRULE_ENA_ADDRESS 0x189
#define GP_WB_RADIOITF_RFDIV_BIAS_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_RFDIV_BIAS_PUP_OVERRULE_ENA_MASK    0x01
#define GP_WB_RADIOITF_RFDIV_BIAS_PUP_OVERRULE_ENA_LSB     0

#define GP_WB_RADIOITF_RFDIV_PUP_OVERRULE_ENA_ADDRESS 0x189
#define GP_WB_RADIOITF_RFDIV_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_RFDIV_PUP_OVERRULE_ENA_MASK    0x02
#define GP_WB_RADIOITF_RFDIV_PUP_OVERRULE_ENA_LSB     1

#define GP_WB_RADIOITF_VCO_PMIR_PUP_OVERRULE_ENA_ADDRESS 0x189
#define GP_WB_RADIOITF_VCO_PMIR_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_VCO_PMIR_PUP_OVERRULE_ENA_MASK    0x04
#define GP_WB_RADIOITF_VCO_PMIR_PUP_OVERRULE_ENA_LSB     2

#define GP_WB_RADIOITF_PA_ANT_SW_OVERRULE_ENA_ADDRESS 0x189
#define GP_WB_RADIOITF_PA_ANT_SW_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_PA_ANT_SW_OVERRULE_ENA_MASK    0x08
#define GP_WB_RADIOITF_PA_ANT_SW_OVERRULE_ENA_LSB     3

#define GP_WB_RADIOITF_PA_BIAS_PUP_OVERRULE_ENA_ADDRESS 0x189
#define GP_WB_RADIOITF_PA_BIAS_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_PA_BIAS_PUP_OVERRULE_ENA_MASK    0x10
#define GP_WB_RADIOITF_PA_BIAS_PUP_OVERRULE_ENA_LSB     4

#define GP_WB_RADIOITF_PA_PUP_OVERRULE_ENA_ADDRESS 0x189
#define GP_WB_RADIOITF_PA_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_PA_PUP_OVERRULE_ENA_MASK    0x20
#define GP_WB_RADIOITF_PA_PUP_OVERRULE_ENA_LSB     5

#define GP_WB_RADIOITF_ANTSW_ANT_SW_OVERRULE_ENA_ADDRESS 0x18A
#define GP_WB_RADIOITF_ANTSW_ANT_SW_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_ANTSW_ANT_SW_OVERRULE_ENA_MASK    0x01
#define GP_WB_RADIOITF_ANTSW_ANT_SW_OVERRULE_ENA_LSB     0

#define GP_WB_RADIOITF_PA_PWR_OVERRULE_ENA_ADDRESS 0x18A
#define GP_WB_RADIOITF_PA_PWR_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_PA_PWR_OVERRULE_ENA_MASK    0x02
#define GP_WB_RADIOITF_PA_PWR_OVERRULE_ENA_LSB     1

#define GP_WB_RADIOITF_PA_LOW_OVERRULE_ENA_ADDRESS 0x18A
#define GP_WB_RADIOITF_PA_LOW_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_PA_LOW_OVERRULE_ENA_MASK    0x04
#define GP_WB_RADIOITF_PA_LOW_OVERRULE_ENA_LSB     2

#define GP_WB_RADIOITF_PA_ULTRALOW_OVERRULE_ENA_ADDRESS 0x18A
#define GP_WB_RADIOITF_PA_ULTRALOW_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_PA_ULTRALOW_OVERRULE_ENA_MASK    0x08
#define GP_WB_RADIOITF_PA_ULTRALOW_OVERRULE_ENA_LSB     3

#define GP_WB_RADIOITF_TX_DAC_IN_OVERRULE_ADDRESS 0x18B
#define GP_WB_RADIOITF_TX_DAC_IN_OVERRULE_LEN     1
#define GP_WB_RADIOITF_TX_DAC_IN_OVERRULE_MASK    0x01
#define GP_WB_RADIOITF_TX_DAC_IN_OVERRULE_LSB     0

#define GP_WB_RADIOITF_TXDATA_OVERRULE_ADDRESS 0x18B
#define GP_WB_RADIOITF_TXDATA_OVERRULE_LEN     1
#define GP_WB_RADIOITF_TXDATA_OVERRULE_MASK    0x06
#define GP_WB_RADIOITF_TXDATA_OVERRULE_LSB     1

#define GP_WB_RADIOITF_PA_LDO_LPMODE_ENA_OVERRULE_ADDRESS 0x18B
#define GP_WB_RADIOITF_PA_LDO_LPMODE_ENA_OVERRULE_LEN     1
#define GP_WB_RADIOITF_PA_LDO_LPMODE_ENA_OVERRULE_MASK    0x08
#define GP_WB_RADIOITF_PA_LDO_LPMODE_ENA_OVERRULE_LSB     3

#define GP_WB_RADIOITF_PA_PUP_N_OVERRULE_ADDRESS 0x18B
#define GP_WB_RADIOITF_PA_PUP_N_OVERRULE_LEN     1
#define GP_WB_RADIOITF_PA_PUP_N_OVERRULE_MASK    0x10
#define GP_WB_RADIOITF_PA_PUP_N_OVERRULE_LSB     4

#define GP_WB_RADIOITF_PA_PUP_P_OVERRULE_ADDRESS 0x18B
#define GP_WB_RADIOITF_PA_PUP_P_OVERRULE_LEN     1
#define GP_WB_RADIOITF_PA_PUP_P_OVERRULE_MASK    0x20
#define GP_WB_RADIOITF_PA_PUP_P_OVERRULE_LSB     5

#define GP_WB_RADIOITF_TXMOD_PUP_OVERRULE_ADDRESS 0x18B
#define GP_WB_RADIOITF_TXMOD_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_TXMOD_PUP_OVERRULE_MASK    0x40
#define GP_WB_RADIOITF_TXMOD_PUP_OVERRULE_LSB     6

#define GP_WB_RADIOITF_TXMOD_SPEEDUP_OVERRULE_ADDRESS 0x18B
#define GP_WB_RADIOITF_TXMOD_SPEEDUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_TXMOD_SPEEDUP_OVERRULE_MASK    0x80
#define GP_WB_RADIOITF_TXMOD_SPEEDUP_OVERRULE_LSB     7

#define GP_WB_RADIOITF_BPF_BIAS_N_PUP_OVERRULE_ADDRESS 0x18C
#define GP_WB_RADIOITF_BPF_BIAS_N_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_BPF_BIAS_N_PUP_OVERRULE_MASK    0x01
#define GP_WB_RADIOITF_BPF_BIAS_N_PUP_OVERRULE_LSB     0

#define GP_WB_RADIOITF_BPF_BIAS_P_PUP_OVERRULE_ADDRESS 0x18C
#define GP_WB_RADIOITF_BPF_BIAS_P_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_BPF_BIAS_P_PUP_OVERRULE_MASK    0x02
#define GP_WB_RADIOITF_BPF_BIAS_P_PUP_OVERRULE_LSB     1

#define GP_WB_RADIOITF_BPF_BIAS_PUP_OVERRULE_ADDRESS 0x18C
#define GP_WB_RADIOITF_BPF_BIAS_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_BPF_BIAS_PUP_OVERRULE_MASK    0x04
#define GP_WB_RADIOITF_BPF_BIAS_PUP_OVERRULE_LSB     2

#define GP_WB_RADIOITF_BPF_CLK_PUP_OVERRULE_ADDRESS 0x18C
#define GP_WB_RADIOITF_BPF_CLK_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_BPF_CLK_PUP_OVERRULE_MASK    0x08
#define GP_WB_RADIOITF_BPF_CLK_PUP_OVERRULE_LSB     3

#define GP_WB_RADIOITF_BPF_INT_LDO_PUP_OVERRULE_ADDRESS 0x18C
#define GP_WB_RADIOITF_BPF_INT_LDO_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_BPF_INT_LDO_PUP_OVERRULE_MASK    0x10
#define GP_WB_RADIOITF_BPF_INT_LDO_PUP_OVERRULE_LSB     4

#define GP_WB_RADIOITF_BPF_LDO_LPMODE_ENA_OVERRULE_ADDRESS 0x18C
#define GP_WB_RADIOITF_BPF_LDO_LPMODE_ENA_OVERRULE_LEN     1
#define GP_WB_RADIOITF_BPF_LDO_LPMODE_ENA_OVERRULE_MASK    0x20
#define GP_WB_RADIOITF_BPF_LDO_LPMODE_ENA_OVERRULE_LSB     5

#define GP_WB_RADIOITF_LNA_BIAS_PUP_OVERRULE_ADDRESS 0x18D
#define GP_WB_RADIOITF_LNA_BIAS_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_LNA_BIAS_PUP_OVERRULE_MASK    0x01
#define GP_WB_RADIOITF_LNA_BIAS_PUP_OVERRULE_LSB     0

#define GP_WB_RADIOITF_LIM_BIAS_PUP_OVERRULE_ADDRESS 0x18D
#define GP_WB_RADIOITF_LIM_BIAS_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_LIM_BIAS_PUP_OVERRULE_MASK    0x02
#define GP_WB_RADIOITF_LIM_BIAS_PUP_OVERRULE_LSB     1

#define GP_WB_RADIOITF_LIM_I_DIFF2SE_PUP_OVERRULE_ADDRESS 0x18D
#define GP_WB_RADIOITF_LIM_I_DIFF2SE_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_LIM_I_DIFF2SE_PUP_OVERRULE_MASK    0x04
#define GP_WB_RADIOITF_LIM_I_DIFF2SE_PUP_OVERRULE_LSB     2

#define GP_WB_RADIOITF_LIM_I_STAGE_PUP_OVERRULE_ADDRESS 0x18D
#define GP_WB_RADIOITF_LIM_I_STAGE_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_LIM_I_STAGE_PUP_OVERRULE_MASK    0x08
#define GP_WB_RADIOITF_LIM_I_STAGE_PUP_OVERRULE_LSB     3

#define GP_WB_RADIOITF_LIM_Q_DIFF2SE_PUP_OVERRULE_ADDRESS 0x18D
#define GP_WB_RADIOITF_LIM_Q_DIFF2SE_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_LIM_Q_DIFF2SE_PUP_OVERRULE_MASK    0x10
#define GP_WB_RADIOITF_LIM_Q_DIFF2SE_PUP_OVERRULE_LSB     4

#define GP_WB_RADIOITF_LIM_Q_STAGE_PUP_OVERRULE_ADDRESS 0x18D
#define GP_WB_RADIOITF_LIM_Q_STAGE_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_LIM_Q_STAGE_PUP_OVERRULE_MASK    0x20
#define GP_WB_RADIOITF_LIM_Q_STAGE_PUP_OVERRULE_LSB     5

#define GP_WB_RADIOITF_LIM_LDO_LPMODE_ENA_OVERRULE_ADDRESS 0x18D
#define GP_WB_RADIOITF_LIM_LDO_LPMODE_ENA_OVERRULE_LEN     1
#define GP_WB_RADIOITF_LIM_LDO_LPMODE_ENA_OVERRULE_MASK    0x40
#define GP_WB_RADIOITF_LIM_LDO_LPMODE_ENA_OVERRULE_LSB     6

#define GP_WB_RADIOITF_LNA_BUFFER_CORE_PUP_OVERRULE_ADDRESS 0x18D
#define GP_WB_RADIOITF_LNA_BUFFER_CORE_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_LNA_BUFFER_CORE_PUP_OVERRULE_MASK    0x80
#define GP_WB_RADIOITF_LNA_BUFFER_CORE_PUP_OVERRULE_LSB     7

#define GP_WB_RADIOITF_LNAMIX_ENA_LDO_RESBYP_OVERRULE_ADDRESS 0x18E
#define GP_WB_RADIOITF_LNAMIX_ENA_LDO_RESBYP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_LNAMIX_ENA_LDO_RESBYP_OVERRULE_MASK    0x01
#define GP_WB_RADIOITF_LNAMIX_ENA_LDO_RESBYP_OVERRULE_LSB     0

#define GP_WB_RADIOITF_LNAMIX_LDO_LPMODE_ENA_OVERRULE_ADDRESS 0x18E
#define GP_WB_RADIOITF_LNAMIX_LDO_LPMODE_ENA_OVERRULE_LEN     1
#define GP_WB_RADIOITF_LNAMIX_LDO_LPMODE_ENA_OVERRULE_MASK    0x02
#define GP_WB_RADIOITF_LNAMIX_LDO_LPMODE_ENA_OVERRULE_LSB     1

#define GP_WB_RADIOITF_CP_DOWN_OVERRULE_ADDRESS 0x18E
#define GP_WB_RADIOITF_CP_DOWN_OVERRULE_LEN     1
#define GP_WB_RADIOITF_CP_DOWN_OVERRULE_MASK    0x04
#define GP_WB_RADIOITF_CP_DOWN_OVERRULE_LSB     2

#define GP_WB_RADIOITF_CP_UP_OVERRULE_ADDRESS 0x18F
#define GP_WB_RADIOITF_CP_UP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_CP_UP_OVERRULE_MASK    0x01
#define GP_WB_RADIOITF_CP_UP_OVERRULE_LSB     0

#define GP_WB_RADIOITF_CP_REFDAC_OVERRULE_ADDRESS 0x18F
#define GP_WB_RADIOITF_CP_REFDAC_OVERRULE_LEN     1
#define GP_WB_RADIOITF_CP_REFDAC_OVERRULE_MASK    0xFE
#define GP_WB_RADIOITF_CP_REFDAC_OVERRULE_LSB     1

#define GP_WB_RADIOITF_FLL_LOOPFILT_SPEEDUP_OVERRULE_ADDRESS 0x190
#define GP_WB_RADIOITF_FLL_LOOPFILT_SPEEDUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_FLL_LOOPFILT_SPEEDUP_OVERRULE_MASK    0x01
#define GP_WB_RADIOITF_FLL_LOOPFILT_SPEEDUP_OVERRULE_LSB     0

#define GP_WB_RADIOITF_FLL_RCMEAS_SIGN_OVERRULE_ADDRESS 0x190
#define GP_WB_RADIOITF_FLL_RCMEAS_SIGN_OVERRULE_LEN     1
#define GP_WB_RADIOITF_FLL_RCMEAS_SIGN_OVERRULE_MASK    0x02
#define GP_WB_RADIOITF_FLL_RCMEAS_SIGN_OVERRULE_LSB     1

#define GP_WB_RADIOITF_FLL_RCMEAS_SW_OVERRULE_ADDRESS 0x190
#define GP_WB_RADIOITF_FLL_RCMEAS_SW_OVERRULE_LEN     1
#define GP_WB_RADIOITF_FLL_RCMEAS_SW_OVERRULE_MASK    0x04
#define GP_WB_RADIOITF_FLL_RCMEAS_SW_OVERRULE_LSB     2

#define GP_WB_RADIOITF_FLL_VMID_PUP_OVERRULE_ADDRESS 0x190
#define GP_WB_RADIOITF_FLL_VMID_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_FLL_VMID_PUP_OVERRULE_MASK    0x08
#define GP_WB_RADIOITF_FLL_VMID_PUP_OVERRULE_LSB     3

#define GP_WB_RADIOITF_MIXSAMP_LF_LO_FREQ_OVERRULE_ADDRESS 0x190
#define GP_WB_RADIOITF_MIXSAMP_LF_LO_FREQ_OVERRULE_LEN     1
#define GP_WB_RADIOITF_MIXSAMP_LF_LO_FREQ_OVERRULE_MASK    0x30
#define GP_WB_RADIOITF_MIXSAMP_LF_LO_FREQ_OVERRULE_LSB     4

#define GP_WB_RADIOITF_ANTSW_PUP_OVERRULE_ADDRESS 0x190
#define GP_WB_RADIOITF_ANTSW_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_ANTSW_PUP_OVERRULE_MASK    0x40
#define GP_WB_RADIOITF_ANTSW_PUP_OVERRULE_LSB     6

#define GP_WB_RADIOITF_CP_BIAS_PUP_OVERRULE_ADDRESS 0x190
#define GP_WB_RADIOITF_CP_BIAS_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_CP_BIAS_PUP_OVERRULE_MASK    0x80
#define GP_WB_RADIOITF_CP_BIAS_PUP_OVERRULE_LSB     7

#define GP_WB_RADIOITF_VCO_C_COARSE_OVERRULE_ADDRESS 0x191
#define GP_WB_RADIOITF_VCO_C_COARSE_OVERRULE_LEN     1
#define GP_WB_RADIOITF_VCO_C_COARSE_OVERRULE_MASK    0x1F
#define GP_WB_RADIOITF_VCO_C_COARSE_OVERRULE_LSB     0

#define GP_WB_RADIOITF_PA_TX_SEL_OVERRULE_ADDRESS 0x191
#define GP_WB_RADIOITF_PA_TX_SEL_OVERRULE_LEN     1
#define GP_WB_RADIOITF_PA_TX_SEL_OVERRULE_MASK    0x20
#define GP_WB_RADIOITF_PA_TX_SEL_OVERRULE_LSB     5

#define GP_WB_RADIOITF_VCO_C_FINE_OVERRULE_ADDRESS 0x192
#define GP_WB_RADIOITF_VCO_C_FINE_OVERRULE_LEN     1
#define GP_WB_RADIOITF_VCO_C_FINE_OVERRULE_MASK    0x1F
#define GP_WB_RADIOITF_VCO_C_FINE_OVERRULE_LSB     0

#define GP_WB_RADIOITF_FLL_DIV_PUP_OVERRULE_ADDRESS 0x192
#define GP_WB_RADIOITF_FLL_DIV_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_FLL_DIV_PUP_OVERRULE_MASK    0x20
#define GP_WB_RADIOITF_FLL_DIV_PUP_OVERRULE_LSB     5

#define GP_WB_RADIOITF_FLL_DIVSAM_PUP_OVERRULE_ADDRESS 0x192
#define GP_WB_RADIOITF_FLL_DIVSAM_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_FLL_DIVSAM_PUP_OVERRULE_MASK    0x40
#define GP_WB_RADIOITF_FLL_DIVSAM_PUP_OVERRULE_LSB     6

#define GP_WB_RADIOITF_FLL_LDO_LPMODE_ENA_OVERRULE_ADDRESS 0x192
#define GP_WB_RADIOITF_FLL_LDO_LPMODE_ENA_OVERRULE_LEN     1
#define GP_WB_RADIOITF_FLL_LDO_LPMODE_ENA_OVERRULE_MASK    0x80
#define GP_WB_RADIOITF_FLL_LDO_LPMODE_ENA_OVERRULE_LSB     7

#define GP_WB_RADIOITF_LOBUF_PUP_RX_OVERRULE_ADDRESS 0x193
#define GP_WB_RADIOITF_LOBUF_PUP_RX_OVERRULE_LEN     1
#define GP_WB_RADIOITF_LOBUF_PUP_RX_OVERRULE_MASK    0x01
#define GP_WB_RADIOITF_LOBUF_PUP_RX_OVERRULE_LSB     0

#define GP_WB_RADIOITF_FLL_MIXSAM_PUP_OVERRULE_ADDRESS 0x193
#define GP_WB_RADIOITF_FLL_MIXSAM_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_FLL_MIXSAM_PUP_OVERRULE_MASK    0x02
#define GP_WB_RADIOITF_FLL_MIXSAM_PUP_OVERRULE_LSB     1

#define GP_WB_RADIOITF_LO_LDO_LPMODE_ENA_OVERRULE_ADDRESS 0x193
#define GP_WB_RADIOITF_LO_LDO_LPMODE_ENA_OVERRULE_LEN     1
#define GP_WB_RADIOITF_LO_LDO_LPMODE_ENA_OVERRULE_MASK    0x04
#define GP_WB_RADIOITF_LO_LDO_LPMODE_ENA_OVERRULE_LSB     2

#define GP_WB_RADIOITF_XOSC_CLK_16MEG_ENA_OVERRULE_ADDRESS 0x193
#define GP_WB_RADIOITF_XOSC_CLK_16MEG_ENA_OVERRULE_LEN     1
#define GP_WB_RADIOITF_XOSC_CLK_16MEG_ENA_OVERRULE_MASK    0x08
#define GP_WB_RADIOITF_XOSC_CLK_16MEG_ENA_OVERRULE_LSB     3

#define GP_WB_RADIOITF_LOBUF_PUP_OVERRULE_ADDRESS 0x193
#define GP_WB_RADIOITF_LOBUF_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_LOBUF_PUP_OVERRULE_MASK    0x10
#define GP_WB_RADIOITF_LOBUF_PUP_OVERRULE_LSB     4

#define GP_WB_RADIOITF_LOBUF_PUP_BIAS_OVERRULE_ADDRESS 0x193
#define GP_WB_RADIOITF_LOBUF_PUP_BIAS_OVERRULE_LEN     1
#define GP_WB_RADIOITF_LOBUF_PUP_BIAS_OVERRULE_MASK    0x20
#define GP_WB_RADIOITF_LOBUF_PUP_BIAS_OVERRULE_LSB     5

#define GP_WB_RADIOITF_LOBUF_PUP_FLL_OVERRULE_ADDRESS 0x193
#define GP_WB_RADIOITF_LOBUF_PUP_FLL_OVERRULE_LEN     1
#define GP_WB_RADIOITF_LOBUF_PUP_FLL_OVERRULE_MASK    0x40
#define GP_WB_RADIOITF_LOBUF_PUP_FLL_OVERRULE_LSB     6

#define GP_WB_RADIOITF_LOBUF_PUP_FLLDIV_OVERRULE_ADDRESS 0x194
#define GP_WB_RADIOITF_LOBUF_PUP_FLLDIV_OVERRULE_LEN     1
#define GP_WB_RADIOITF_LOBUF_PUP_FLLDIV_OVERRULE_MASK    0x01
#define GP_WB_RADIOITF_LOBUF_PUP_FLLDIV_OVERRULE_LSB     0

#define GP_WB_RADIOITF_LOBUF_PUP_PA_OVERRULE_ADDRESS 0x194
#define GP_WB_RADIOITF_LOBUF_PUP_PA_OVERRULE_LEN     1
#define GP_WB_RADIOITF_LOBUF_PUP_PA_OVERRULE_MASK    0x02
#define GP_WB_RADIOITF_LOBUF_PUP_PA_OVERRULE_LSB     1

#define GP_WB_RADIOITF_RFDIV_BIAS_PUP_OVERRULE_ADDRESS 0x194
#define GP_WB_RADIOITF_RFDIV_BIAS_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_RFDIV_BIAS_PUP_OVERRULE_MASK    0x04
#define GP_WB_RADIOITF_RFDIV_BIAS_PUP_OVERRULE_LSB     2

#define GP_WB_RADIOITF_RFDIV_PUP_OVERRULE_ADDRESS 0x194
#define GP_WB_RADIOITF_RFDIV_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_RFDIV_PUP_OVERRULE_MASK    0x08
#define GP_WB_RADIOITF_RFDIV_PUP_OVERRULE_LSB     3

#define GP_WB_RADIOITF_VCO_PMIR_PUP_OVERRULE_ADDRESS 0x194
#define GP_WB_RADIOITF_VCO_PMIR_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_VCO_PMIR_PUP_OVERRULE_MASK    0x10
#define GP_WB_RADIOITF_VCO_PMIR_PUP_OVERRULE_LSB     4

#define GP_WB_RADIOITF_FLL_DIV16_64_OVERRULE_ADDRESS 0x194
#define GP_WB_RADIOITF_FLL_DIV16_64_OVERRULE_LEN     1
#define GP_WB_RADIOITF_FLL_DIV16_64_OVERRULE_MASK    0x20
#define GP_WB_RADIOITF_FLL_DIV16_64_OVERRULE_LSB     5

#define GP_WB_RADIOITF_MIXSAMP_OFFSET_OVERRULE_ADDRESS 0x195
#define GP_WB_RADIOITF_MIXSAMP_OFFSET_OVERRULE_LEN     1
#define GP_WB_RADIOITF_MIXSAMP_OFFSET_OVERRULE_MASK    0x7F
#define GP_WB_RADIOITF_MIXSAMP_OFFSET_OVERRULE_LSB     0

#define GP_WB_RADIOITF_CP_PUP_OVERRULE_ADDRESS 0x196
#define GP_WB_RADIOITF_CP_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_CP_PUP_OVERRULE_MASK    0x01
#define GP_WB_RADIOITF_CP_PUP_OVERRULE_LSB     0

#define GP_WB_RADIOITF_PA_ANT_SW_OVERRULE_ADDRESS 0x196
#define GP_WB_RADIOITF_PA_ANT_SW_OVERRULE_LEN     1
#define GP_WB_RADIOITF_PA_ANT_SW_OVERRULE_MASK    0x02
#define GP_WB_RADIOITF_PA_ANT_SW_OVERRULE_LSB     1

#define GP_WB_RADIOITF_PA_BIAS_PUP_OVERRULE_ADDRESS 0x196
#define GP_WB_RADIOITF_PA_BIAS_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_PA_BIAS_PUP_OVERRULE_MASK    0x04
#define GP_WB_RADIOITF_PA_BIAS_PUP_OVERRULE_LSB     2

#define GP_WB_RADIOITF_PA_PUP_OVERRULE_ADDRESS 0x196
#define GP_WB_RADIOITF_PA_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_PA_PUP_OVERRULE_MASK    0x08
#define GP_WB_RADIOITF_PA_PUP_OVERRULE_LSB     3

#define GP_WB_RADIOITF_ANTSW_ANT_SW_OVERRULE_ADDRESS 0x196
#define GP_WB_RADIOITF_ANTSW_ANT_SW_OVERRULE_LEN     1
#define GP_WB_RADIOITF_ANTSW_ANT_SW_OVERRULE_MASK    0x10
#define GP_WB_RADIOITF_ANTSW_ANT_SW_OVERRULE_LSB     4

#define GP_WB_RADIOITF_LNA_BUFFER_BIAS_PUP_OVERRULE_ADDRESS 0x196
#define GP_WB_RADIOITF_LNA_BUFFER_BIAS_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_LNA_BUFFER_BIAS_PUP_OVERRULE_MASK    0x60
#define GP_WB_RADIOITF_LNA_BUFFER_BIAS_PUP_OVERRULE_LSB     5

#define GP_WB_RADIOITF_LNA_CORE_PUP_OVERRULE_ADDRESS 0x197
#define GP_WB_RADIOITF_LNA_CORE_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_LNA_CORE_PUP_OVERRULE_MASK    0x01
#define GP_WB_RADIOITF_LNA_CORE_PUP_OVERRULE_LSB     0

#define GP_WB_RADIOITF_PA_PWR_OVERRULE_ADDRESS 0x197
#define GP_WB_RADIOITF_PA_PWR_OVERRULE_LEN     1
#define GP_WB_RADIOITF_PA_PWR_OVERRULE_MASK    0x1E
#define GP_WB_RADIOITF_PA_PWR_OVERRULE_LSB     1

#define GP_WB_RADIOITF_PA_LOW_OVERRULE_ADDRESS 0x197
#define GP_WB_RADIOITF_PA_LOW_OVERRULE_LEN     1
#define GP_WB_RADIOITF_PA_LOW_OVERRULE_MASK    0x20
#define GP_WB_RADIOITF_PA_LOW_OVERRULE_LSB     5

#define GP_WB_RADIOITF_PA_ULTRALOW_OVERRULE_ADDRESS 0x197
#define GP_WB_RADIOITF_PA_ULTRALOW_OVERRULE_LEN     1
#define GP_WB_RADIOITF_PA_ULTRALOW_OVERRULE_MASK    0x40
#define GP_WB_RADIOITF_PA_ULTRALOW_OVERRULE_LSB     6

#define GP_WB_RADIOITF_TX_DAC_IN_STATUS_ADDRESS 0x198
#define GP_WB_RADIOITF_TX_DAC_IN_STATUS_LEN     1
#define GP_WB_RADIOITF_TX_DAC_IN_STATUS_MASK    0x01
#define GP_WB_RADIOITF_TX_DAC_IN_STATUS_LSB     0

#define GP_WB_RADIOITF_TXDATA_STATUS_ADDRESS 0x198
#define GP_WB_RADIOITF_TXDATA_STATUS_LEN     1
#define GP_WB_RADIOITF_TXDATA_STATUS_MASK    0x06
#define GP_WB_RADIOITF_TXDATA_STATUS_LSB     1

#define GP_WB_RADIOITF_PA_LDO_LPMODE_ENA_STATUS_ADDRESS 0x198
#define GP_WB_RADIOITF_PA_LDO_LPMODE_ENA_STATUS_LEN     1
#define GP_WB_RADIOITF_PA_LDO_LPMODE_ENA_STATUS_MASK    0x08
#define GP_WB_RADIOITF_PA_LDO_LPMODE_ENA_STATUS_LSB     3

#define GP_WB_RADIOITF_PA_PUP_N_STATUS_ADDRESS 0x198
#define GP_WB_RADIOITF_PA_PUP_N_STATUS_LEN     1
#define GP_WB_RADIOITF_PA_PUP_N_STATUS_MASK    0x10
#define GP_WB_RADIOITF_PA_PUP_N_STATUS_LSB     4

#define GP_WB_RADIOITF_PA_PUP_P_STATUS_ADDRESS 0x198
#define GP_WB_RADIOITF_PA_PUP_P_STATUS_LEN     1
#define GP_WB_RADIOITF_PA_PUP_P_STATUS_MASK    0x20
#define GP_WB_RADIOITF_PA_PUP_P_STATUS_LSB     5

#define GP_WB_RADIOITF_TXMOD_PUP_STATUS_ADDRESS 0x198
#define GP_WB_RADIOITF_TXMOD_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_TXMOD_PUP_STATUS_MASK    0x40
#define GP_WB_RADIOITF_TXMOD_PUP_STATUS_LSB     6

#define GP_WB_RADIOITF_TXMOD_SPEEDUP_STATUS_ADDRESS 0x198
#define GP_WB_RADIOITF_TXMOD_SPEEDUP_STATUS_LEN     1
#define GP_WB_RADIOITF_TXMOD_SPEEDUP_STATUS_MASK    0x80
#define GP_WB_RADIOITF_TXMOD_SPEEDUP_STATUS_LSB     7

#define GP_WB_RADIOITF_BPF_BIAS_N_PUP_STATUS_ADDRESS 0x199
#define GP_WB_RADIOITF_BPF_BIAS_N_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_BPF_BIAS_N_PUP_STATUS_MASK    0x01
#define GP_WB_RADIOITF_BPF_BIAS_N_PUP_STATUS_LSB     0

#define GP_WB_RADIOITF_BPF_BIAS_P_PUP_STATUS_ADDRESS 0x199
#define GP_WB_RADIOITF_BPF_BIAS_P_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_BPF_BIAS_P_PUP_STATUS_MASK    0x02
#define GP_WB_RADIOITF_BPF_BIAS_P_PUP_STATUS_LSB     1

#define GP_WB_RADIOITF_BPF_BIAS_PUP_STATUS_ADDRESS 0x199
#define GP_WB_RADIOITF_BPF_BIAS_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_BPF_BIAS_PUP_STATUS_MASK    0x04
#define GP_WB_RADIOITF_BPF_BIAS_PUP_STATUS_LSB     2

#define GP_WB_RADIOITF_BPF_CLK_PUP_STATUS_ADDRESS 0x199
#define GP_WB_RADIOITF_BPF_CLK_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_BPF_CLK_PUP_STATUS_MASK    0x08
#define GP_WB_RADIOITF_BPF_CLK_PUP_STATUS_LSB     3

#define GP_WB_RADIOITF_BPF_INT_LDO_PUP_STATUS_ADDRESS 0x199
#define GP_WB_RADIOITF_BPF_INT_LDO_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_BPF_INT_LDO_PUP_STATUS_MASK    0x10
#define GP_WB_RADIOITF_BPF_INT_LDO_PUP_STATUS_LSB     4

#define GP_WB_RADIOITF_BPF_LDO_LPMODE_ENA_STATUS_ADDRESS 0x199
#define GP_WB_RADIOITF_BPF_LDO_LPMODE_ENA_STATUS_LEN     1
#define GP_WB_RADIOITF_BPF_LDO_LPMODE_ENA_STATUS_MASK    0x20
#define GP_WB_RADIOITF_BPF_LDO_LPMODE_ENA_STATUS_LSB     5

#define GP_WB_RADIOITF_LNA_BIAS_PUP_STATUS_ADDRESS 0x19A
#define GP_WB_RADIOITF_LNA_BIAS_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_LNA_BIAS_PUP_STATUS_MASK    0x01
#define GP_WB_RADIOITF_LNA_BIAS_PUP_STATUS_LSB     0

#define GP_WB_RADIOITF_LIM_BIAS_PUP_STATUS_ADDRESS 0x19A
#define GP_WB_RADIOITF_LIM_BIAS_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_LIM_BIAS_PUP_STATUS_MASK    0x02
#define GP_WB_RADIOITF_LIM_BIAS_PUP_STATUS_LSB     1

#define GP_WB_RADIOITF_LIM_I_DIFF2SE_PUP_STATUS_ADDRESS 0x19A
#define GP_WB_RADIOITF_LIM_I_DIFF2SE_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_LIM_I_DIFF2SE_PUP_STATUS_MASK    0x04
#define GP_WB_RADIOITF_LIM_I_DIFF2SE_PUP_STATUS_LSB     2

#define GP_WB_RADIOITF_LIM_I_STAGE_PUP_STATUS_ADDRESS 0x19A
#define GP_WB_RADIOITF_LIM_I_STAGE_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_LIM_I_STAGE_PUP_STATUS_MASK    0x08
#define GP_WB_RADIOITF_LIM_I_STAGE_PUP_STATUS_LSB     3

#define GP_WB_RADIOITF_LIM_Q_DIFF2SE_PUP_STATUS_ADDRESS 0x19A
#define GP_WB_RADIOITF_LIM_Q_DIFF2SE_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_LIM_Q_DIFF2SE_PUP_STATUS_MASK    0x10
#define GP_WB_RADIOITF_LIM_Q_DIFF2SE_PUP_STATUS_LSB     4

#define GP_WB_RADIOITF_LIM_Q_STAGE_PUP_STATUS_ADDRESS 0x19A
#define GP_WB_RADIOITF_LIM_Q_STAGE_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_LIM_Q_STAGE_PUP_STATUS_MASK    0x20
#define GP_WB_RADIOITF_LIM_Q_STAGE_PUP_STATUS_LSB     5

#define GP_WB_RADIOITF_LIM_LDO_LPMODE_ENA_STATUS_ADDRESS 0x19A
#define GP_WB_RADIOITF_LIM_LDO_LPMODE_ENA_STATUS_LEN     1
#define GP_WB_RADIOITF_LIM_LDO_LPMODE_ENA_STATUS_MASK    0x40
#define GP_WB_RADIOITF_LIM_LDO_LPMODE_ENA_STATUS_LSB     6

#define GP_WB_RADIOITF_LNA_BUFFER_CORE_PUP_STATUS_ADDRESS 0x19A
#define GP_WB_RADIOITF_LNA_BUFFER_CORE_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_LNA_BUFFER_CORE_PUP_STATUS_MASK    0x80
#define GP_WB_RADIOITF_LNA_BUFFER_CORE_PUP_STATUS_LSB     7

#define GP_WB_RADIOITF_LNAMIX_ENA_LDO_RESBYP_STATUS_ADDRESS 0x19B
#define GP_WB_RADIOITF_LNAMIX_ENA_LDO_RESBYP_STATUS_LEN     1
#define GP_WB_RADIOITF_LNAMIX_ENA_LDO_RESBYP_STATUS_MASK    0x01
#define GP_WB_RADIOITF_LNAMIX_ENA_LDO_RESBYP_STATUS_LSB     0

#define GP_WB_RADIOITF_LNAMIX_LDO_LPMODE_ENA_STATUS_ADDRESS 0x19B
#define GP_WB_RADIOITF_LNAMIX_LDO_LPMODE_ENA_STATUS_LEN     1
#define GP_WB_RADIOITF_LNAMIX_LDO_LPMODE_ENA_STATUS_MASK    0x02
#define GP_WB_RADIOITF_LNAMIX_LDO_LPMODE_ENA_STATUS_LSB     1

#define GP_WB_RADIOITF_CP_DOWN_STATUS_ADDRESS 0x19B
#define GP_WB_RADIOITF_CP_DOWN_STATUS_LEN     1
#define GP_WB_RADIOITF_CP_DOWN_STATUS_MASK    0x04
#define GP_WB_RADIOITF_CP_DOWN_STATUS_LSB     2

#define GP_WB_RADIOITF_CP_UP_STATUS_ADDRESS 0x19C
#define GP_WB_RADIOITF_CP_UP_STATUS_LEN     1
#define GP_WB_RADIOITF_CP_UP_STATUS_MASK    0x01
#define GP_WB_RADIOITF_CP_UP_STATUS_LSB     0

#define GP_WB_RADIOITF_CP_REFDAC_STATUS_ADDRESS 0x19C
#define GP_WB_RADIOITF_CP_REFDAC_STATUS_LEN     1
#define GP_WB_RADIOITF_CP_REFDAC_STATUS_MASK    0xFE
#define GP_WB_RADIOITF_CP_REFDAC_STATUS_LSB     1

#define GP_WB_RADIOITF_FLL_LOOPFILT_SPEEDUP_STATUS_ADDRESS 0x19D
#define GP_WB_RADIOITF_FLL_LOOPFILT_SPEEDUP_STATUS_LEN     1
#define GP_WB_RADIOITF_FLL_LOOPFILT_SPEEDUP_STATUS_MASK    0x01
#define GP_WB_RADIOITF_FLL_LOOPFILT_SPEEDUP_STATUS_LSB     0

#define GP_WB_RADIOITF_FLL_RCMEAS_SIGN_STATUS_ADDRESS 0x19D
#define GP_WB_RADIOITF_FLL_RCMEAS_SIGN_STATUS_LEN     1
#define GP_WB_RADIOITF_FLL_RCMEAS_SIGN_STATUS_MASK    0x02
#define GP_WB_RADIOITF_FLL_RCMEAS_SIGN_STATUS_LSB     1

#define GP_WB_RADIOITF_FLL_RCMEAS_SW_STATUS_ADDRESS 0x19D
#define GP_WB_RADIOITF_FLL_RCMEAS_SW_STATUS_LEN     1
#define GP_WB_RADIOITF_FLL_RCMEAS_SW_STATUS_MASK    0x04
#define GP_WB_RADIOITF_FLL_RCMEAS_SW_STATUS_LSB     2

#define GP_WB_RADIOITF_FLL_VMID_PUP_STATUS_ADDRESS 0x19D
#define GP_WB_RADIOITF_FLL_VMID_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_FLL_VMID_PUP_STATUS_MASK    0x08
#define GP_WB_RADIOITF_FLL_VMID_PUP_STATUS_LSB     3

#define GP_WB_RADIOITF_MIXSAMP_LF_LO_FREQ_STATUS_ADDRESS 0x19D
#define GP_WB_RADIOITF_MIXSAMP_LF_LO_FREQ_STATUS_LEN     1
#define GP_WB_RADIOITF_MIXSAMP_LF_LO_FREQ_STATUS_MASK    0x30
#define GP_WB_RADIOITF_MIXSAMP_LF_LO_FREQ_STATUS_LSB     4

#define GP_WB_RADIOITF_ANTSW_PUP_STATUS_ADDRESS 0x19D
#define GP_WB_RADIOITF_ANTSW_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_ANTSW_PUP_STATUS_MASK    0x40
#define GP_WB_RADIOITF_ANTSW_PUP_STATUS_LSB     6

#define GP_WB_RADIOITF_CP_BIAS_PUP_STATUS_ADDRESS 0x19D
#define GP_WB_RADIOITF_CP_BIAS_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_CP_BIAS_PUP_STATUS_MASK    0x80
#define GP_WB_RADIOITF_CP_BIAS_PUP_STATUS_LSB     7

#define GP_WB_RADIOITF_VCO_C_COARSE_STATUS_ADDRESS 0x19E
#define GP_WB_RADIOITF_VCO_C_COARSE_STATUS_LEN     1
#define GP_WB_RADIOITF_VCO_C_COARSE_STATUS_MASK    0x1F
#define GP_WB_RADIOITF_VCO_C_COARSE_STATUS_LSB     0

#define GP_WB_RADIOITF_PA_TX_SEL_STATUS_ADDRESS 0x19E
#define GP_WB_RADIOITF_PA_TX_SEL_STATUS_LEN     1
#define GP_WB_RADIOITF_PA_TX_SEL_STATUS_MASK    0x20
#define GP_WB_RADIOITF_PA_TX_SEL_STATUS_LSB     5

#define GP_WB_RADIOITF_VCO_C_FINE_STATUS_ADDRESS 0x19F
#define GP_WB_RADIOITF_VCO_C_FINE_STATUS_LEN     1
#define GP_WB_RADIOITF_VCO_C_FINE_STATUS_MASK    0x1F
#define GP_WB_RADIOITF_VCO_C_FINE_STATUS_LSB     0

#define GP_WB_RADIOITF_FLL_DIV_PUP_STATUS_ADDRESS 0x19F
#define GP_WB_RADIOITF_FLL_DIV_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_FLL_DIV_PUP_STATUS_MASK    0x20
#define GP_WB_RADIOITF_FLL_DIV_PUP_STATUS_LSB     5

#define GP_WB_RADIOITF_FLL_DIVSAM_PUP_STATUS_ADDRESS 0x19F
#define GP_WB_RADIOITF_FLL_DIVSAM_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_FLL_DIVSAM_PUP_STATUS_MASK    0x40
#define GP_WB_RADIOITF_FLL_DIVSAM_PUP_STATUS_LSB     6

#define GP_WB_RADIOITF_FLL_LDO_LPMODE_ENA_STATUS_ADDRESS 0x19F
#define GP_WB_RADIOITF_FLL_LDO_LPMODE_ENA_STATUS_LEN     1
#define GP_WB_RADIOITF_FLL_LDO_LPMODE_ENA_STATUS_MASK    0x80
#define GP_WB_RADIOITF_FLL_LDO_LPMODE_ENA_STATUS_LSB     7

#define GP_WB_RADIOITF_LOBUF_PUP_RX_STATUS_ADDRESS 0x1A0
#define GP_WB_RADIOITF_LOBUF_PUP_RX_STATUS_LEN     1
#define GP_WB_RADIOITF_LOBUF_PUP_RX_STATUS_MASK    0x01
#define GP_WB_RADIOITF_LOBUF_PUP_RX_STATUS_LSB     0

#define GP_WB_RADIOITF_FLL_MIXSAM_PUP_STATUS_ADDRESS 0x1A0
#define GP_WB_RADIOITF_FLL_MIXSAM_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_FLL_MIXSAM_PUP_STATUS_MASK    0x02
#define GP_WB_RADIOITF_FLL_MIXSAM_PUP_STATUS_LSB     1

#define GP_WB_RADIOITF_LO_LDO_LPMODE_ENA_STATUS_ADDRESS 0x1A0
#define GP_WB_RADIOITF_LO_LDO_LPMODE_ENA_STATUS_LEN     1
#define GP_WB_RADIOITF_LO_LDO_LPMODE_ENA_STATUS_MASK    0x04
#define GP_WB_RADIOITF_LO_LDO_LPMODE_ENA_STATUS_LSB     2

#define GP_WB_RADIOITF_XOSC_CLK_16MEG_ENA_STATUS_ADDRESS 0x1A0
#define GP_WB_RADIOITF_XOSC_CLK_16MEG_ENA_STATUS_LEN     1
#define GP_WB_RADIOITF_XOSC_CLK_16MEG_ENA_STATUS_MASK    0x08
#define GP_WB_RADIOITF_XOSC_CLK_16MEG_ENA_STATUS_LSB     3

#define GP_WB_RADIOITF_LOBUF_PUP_STATUS_ADDRESS 0x1A0
#define GP_WB_RADIOITF_LOBUF_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_LOBUF_PUP_STATUS_MASK    0x10
#define GP_WB_RADIOITF_LOBUF_PUP_STATUS_LSB     4

#define GP_WB_RADIOITF_LOBUF_PUP_BIAS_STATUS_ADDRESS 0x1A0
#define GP_WB_RADIOITF_LOBUF_PUP_BIAS_STATUS_LEN     1
#define GP_WB_RADIOITF_LOBUF_PUP_BIAS_STATUS_MASK    0x20
#define GP_WB_RADIOITF_LOBUF_PUP_BIAS_STATUS_LSB     5

#define GP_WB_RADIOITF_LOBUF_PUP_FLL_STATUS_ADDRESS 0x1A0
#define GP_WB_RADIOITF_LOBUF_PUP_FLL_STATUS_LEN     1
#define GP_WB_RADIOITF_LOBUF_PUP_FLL_STATUS_MASK    0x40
#define GP_WB_RADIOITF_LOBUF_PUP_FLL_STATUS_LSB     6

#define GP_WB_RADIOITF_LOBUF_PUP_FLLDIV_STATUS_ADDRESS 0x1A1
#define GP_WB_RADIOITF_LOBUF_PUP_FLLDIV_STATUS_LEN     1
#define GP_WB_RADIOITF_LOBUF_PUP_FLLDIV_STATUS_MASK    0x01
#define GP_WB_RADIOITF_LOBUF_PUP_FLLDIV_STATUS_LSB     0

#define GP_WB_RADIOITF_LOBUF_PUP_PA_STATUS_ADDRESS 0x1A1
#define GP_WB_RADIOITF_LOBUF_PUP_PA_STATUS_LEN     1
#define GP_WB_RADIOITF_LOBUF_PUP_PA_STATUS_MASK    0x02
#define GP_WB_RADIOITF_LOBUF_PUP_PA_STATUS_LSB     1

#define GP_WB_RADIOITF_RFDIV_BIAS_PUP_STATUS_ADDRESS 0x1A1
#define GP_WB_RADIOITF_RFDIV_BIAS_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_RFDIV_BIAS_PUP_STATUS_MASK    0x04
#define GP_WB_RADIOITF_RFDIV_BIAS_PUP_STATUS_LSB     2

#define GP_WB_RADIOITF_RFDIV_PUP_STATUS_ADDRESS 0x1A1
#define GP_WB_RADIOITF_RFDIV_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_RFDIV_PUP_STATUS_MASK    0x08
#define GP_WB_RADIOITF_RFDIV_PUP_STATUS_LSB     3

#define GP_WB_RADIOITF_VCO_PMIR_PUP_STATUS_ADDRESS 0x1A1
#define GP_WB_RADIOITF_VCO_PMIR_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_VCO_PMIR_PUP_STATUS_MASK    0x10
#define GP_WB_RADIOITF_VCO_PMIR_PUP_STATUS_LSB     4

#define GP_WB_RADIOITF_FLL_DIV16_64_STATUS_ADDRESS 0x1A1
#define GP_WB_RADIOITF_FLL_DIV16_64_STATUS_LEN     1
#define GP_WB_RADIOITF_FLL_DIV16_64_STATUS_MASK    0x20
#define GP_WB_RADIOITF_FLL_DIV16_64_STATUS_LSB     5

#define GP_WB_RADIOITF_MIXSAMP_OFFSET_STATUS_ADDRESS 0x1A2
#define GP_WB_RADIOITF_MIXSAMP_OFFSET_STATUS_LEN     1
#define GP_WB_RADIOITF_MIXSAMP_OFFSET_STATUS_MASK    0x7F
#define GP_WB_RADIOITF_MIXSAMP_OFFSET_STATUS_LSB     0

#define GP_WB_RADIOITF_CP_PUP_STATUS_ADDRESS 0x1A3
#define GP_WB_RADIOITF_CP_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_CP_PUP_STATUS_MASK    0x01
#define GP_WB_RADIOITF_CP_PUP_STATUS_LSB     0

#define GP_WB_RADIOITF_PA_ANT_SW_STATUS_ADDRESS 0x1A3
#define GP_WB_RADIOITF_PA_ANT_SW_STATUS_LEN     1
#define GP_WB_RADIOITF_PA_ANT_SW_STATUS_MASK    0x02
#define GP_WB_RADIOITF_PA_ANT_SW_STATUS_LSB     1

#define GP_WB_RADIOITF_PA_BIAS_PUP_STATUS_ADDRESS 0x1A3
#define GP_WB_RADIOITF_PA_BIAS_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_PA_BIAS_PUP_STATUS_MASK    0x04
#define GP_WB_RADIOITF_PA_BIAS_PUP_STATUS_LSB     2

#define GP_WB_RADIOITF_PA_PUP_STATUS_ADDRESS 0x1A3
#define GP_WB_RADIOITF_PA_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_PA_PUP_STATUS_MASK    0x08
#define GP_WB_RADIOITF_PA_PUP_STATUS_LSB     3

#define GP_WB_RADIOITF_ANTSW_ANT_SW_STATUS_ADDRESS 0x1A3
#define GP_WB_RADIOITF_ANTSW_ANT_SW_STATUS_LEN     1
#define GP_WB_RADIOITF_ANTSW_ANT_SW_STATUS_MASK    0x10
#define GP_WB_RADIOITF_ANTSW_ANT_SW_STATUS_LSB     4

#define GP_WB_RADIOITF_LNA_BUFFER_BIAS_PUP_STATUS_ADDRESS 0x1A3
#define GP_WB_RADIOITF_LNA_BUFFER_BIAS_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_LNA_BUFFER_BIAS_PUP_STATUS_MASK    0x60
#define GP_WB_RADIOITF_LNA_BUFFER_BIAS_PUP_STATUS_LSB     5

#define GP_WB_RADIOITF_LNA_CORE_PUP_STATUS_ADDRESS 0x1A4
#define GP_WB_RADIOITF_LNA_CORE_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_LNA_CORE_PUP_STATUS_MASK    0x01
#define GP_WB_RADIOITF_LNA_CORE_PUP_STATUS_LSB     0

#define GP_WB_RADIOITF_PA_PWR_STATUS_ADDRESS 0x1A4
#define GP_WB_RADIOITF_PA_PWR_STATUS_LEN     1
#define GP_WB_RADIOITF_PA_PWR_STATUS_MASK    0x1E
#define GP_WB_RADIOITF_PA_PWR_STATUS_LSB     1

#define GP_WB_RADIOITF_PA_LOW_STATUS_ADDRESS 0x1A4
#define GP_WB_RADIOITF_PA_LOW_STATUS_LEN     1
#define GP_WB_RADIOITF_PA_LOW_STATUS_MASK    0x20
#define GP_WB_RADIOITF_PA_LOW_STATUS_LSB     5

#define GP_WB_RADIOITF_PA_ULTRALOW_STATUS_ADDRESS 0x1A4
#define GP_WB_RADIOITF_PA_ULTRALOW_STATUS_LEN     1
#define GP_WB_RADIOITF_PA_ULTRALOW_STATUS_MASK    0x40
#define GP_WB_RADIOITF_PA_ULTRALOW_STATUS_LSB     6

/***************************
 * layout: gpio
 ***************************/
#define GP_WB_GPIO_GPIO_CLOCK_ENABLE_ADDRESS 0x200
#define GP_WB_GPIO_GPIO_CLOCK_ENABLE_LEN     1
#define GP_WB_GPIO_GPIO_CLOCK_ENABLE_MASK    0x01
#define GP_WB_GPIO_GPIO_CLOCK_ENABLE_LSB     0

#define GP_WB_GPIO_GPIO0_DIRECTION_ADDRESS 0x201
#define GP_WB_GPIO_GPIO0_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO0_DIRECTION_MASK    0x01
#define GP_WB_GPIO_GPIO0_DIRECTION_LSB     0

#define GP_WB_GPIO_GPIO1_DIRECTION_ADDRESS 0x201
#define GP_WB_GPIO_GPIO1_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO1_DIRECTION_MASK    0x02
#define GP_WB_GPIO_GPIO1_DIRECTION_LSB     1

#define GP_WB_GPIO_GPIO2_DIRECTION_ADDRESS 0x201
#define GP_WB_GPIO_GPIO2_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO2_DIRECTION_MASK    0x04
#define GP_WB_GPIO_GPIO2_DIRECTION_LSB     2

#define GP_WB_GPIO_GPIO3_DIRECTION_ADDRESS 0x201
#define GP_WB_GPIO_GPIO3_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO3_DIRECTION_MASK    0x08
#define GP_WB_GPIO_GPIO3_DIRECTION_LSB     3

#define GP_WB_GPIO_GPIO4_DIRECTION_ADDRESS 0x201
#define GP_WB_GPIO_GPIO4_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO4_DIRECTION_MASK    0x10
#define GP_WB_GPIO_GPIO4_DIRECTION_LSB     4

#define GP_WB_GPIO_GPIO5_DIRECTION_ADDRESS 0x201
#define GP_WB_GPIO_GPIO5_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO5_DIRECTION_MASK    0x20
#define GP_WB_GPIO_GPIO5_DIRECTION_LSB     5

#define GP_WB_GPIO_GPIO6_DIRECTION_ADDRESS 0x201
#define GP_WB_GPIO_GPIO6_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO6_DIRECTION_MASK    0x40
#define GP_WB_GPIO_GPIO6_DIRECTION_LSB     6

#define GP_WB_GPIO_GPIO7_DIRECTION_ADDRESS 0x201
#define GP_WB_GPIO_GPIO7_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO7_DIRECTION_MASK    0x80
#define GP_WB_GPIO_GPIO7_DIRECTION_LSB     7

#define GP_WB_GPIO_GPIO8_DIRECTION_ADDRESS 0x202
#define GP_WB_GPIO_GPIO8_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO8_DIRECTION_MASK    0x01
#define GP_WB_GPIO_GPIO8_DIRECTION_LSB     0

#define GP_WB_GPIO_GPIO9_DIRECTION_ADDRESS 0x202
#define GP_WB_GPIO_GPIO9_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO9_DIRECTION_MASK    0x02
#define GP_WB_GPIO_GPIO9_DIRECTION_LSB     1

#define GP_WB_GPIO_GPIO10_DIRECTION_ADDRESS 0x202
#define GP_WB_GPIO_GPIO10_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO10_DIRECTION_MASK    0x04
#define GP_WB_GPIO_GPIO10_DIRECTION_LSB     2

#define GP_WB_GPIO_GPIO11_DIRECTION_ADDRESS 0x202
#define GP_WB_GPIO_GPIO11_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO11_DIRECTION_MASK    0x08
#define GP_WB_GPIO_GPIO11_DIRECTION_LSB     3

#define GP_WB_GPIO_GPIO12_DIRECTION_ADDRESS 0x202
#define GP_WB_GPIO_GPIO12_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO12_DIRECTION_MASK    0x10
#define GP_WB_GPIO_GPIO12_DIRECTION_LSB     4

#define GP_WB_GPIO_GPIO13_DIRECTION_ADDRESS 0x202
#define GP_WB_GPIO_GPIO13_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO13_DIRECTION_MASK    0x20
#define GP_WB_GPIO_GPIO13_DIRECTION_LSB     5

#define GP_WB_GPIO_GPIO14_DIRECTION_ADDRESS 0x202
#define GP_WB_GPIO_GPIO14_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO14_DIRECTION_MASK    0x40
#define GP_WB_GPIO_GPIO14_DIRECTION_LSB     6

#define GP_WB_GPIO_GPIO15_DIRECTION_ADDRESS 0x202
#define GP_WB_GPIO_GPIO15_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO15_DIRECTION_MASK    0x80
#define GP_WB_GPIO_GPIO15_DIRECTION_LSB     7

#define GP_WB_GPIO_GPIO16_DIRECTION_ADDRESS 0x203
#define GP_WB_GPIO_GPIO16_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO16_DIRECTION_MASK    0x01
#define GP_WB_GPIO_GPIO16_DIRECTION_LSB     0

#define GP_WB_GPIO_GPIO17_DIRECTION_ADDRESS 0x203
#define GP_WB_GPIO_GPIO17_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO17_DIRECTION_MASK    0x02
#define GP_WB_GPIO_GPIO17_DIRECTION_LSB     1

#define GP_WB_GPIO_GPIO18_DIRECTION_ADDRESS 0x203
#define GP_WB_GPIO_GPIO18_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO18_DIRECTION_MASK    0x04
#define GP_WB_GPIO_GPIO18_DIRECTION_LSB     2

#define GP_WB_GPIO_GPIO19_DIRECTION_ADDRESS 0x203
#define GP_WB_GPIO_GPIO19_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO19_DIRECTION_MASK    0x08
#define GP_WB_GPIO_GPIO19_DIRECTION_LSB     3

#define GP_WB_GPIO_GPIO20_DIRECTION_ADDRESS 0x203
#define GP_WB_GPIO_GPIO20_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO20_DIRECTION_MASK    0x10
#define GP_WB_GPIO_GPIO20_DIRECTION_LSB     4

#define GP_WB_GPIO_GPIO21_DIRECTION_ADDRESS 0x203
#define GP_WB_GPIO_GPIO21_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO21_DIRECTION_MASK    0x20
#define GP_WB_GPIO_GPIO21_DIRECTION_LSB     5

#define GP_WB_GPIO_GPIO22_DIRECTION_ADDRESS 0x203
#define GP_WB_GPIO_GPIO22_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO22_DIRECTION_MASK    0x40
#define GP_WB_GPIO_GPIO22_DIRECTION_LSB     6

#define GP_WB_GPIO_GPIO23_DIRECTION_ADDRESS 0x203
#define GP_WB_GPIO_GPIO23_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO23_DIRECTION_MASK    0x80
#define GP_WB_GPIO_GPIO23_DIRECTION_LSB     7

#define GP_WB_GPIO_GPIO24_DIRECTION_ADDRESS 0x204
#define GP_WB_GPIO_GPIO24_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO24_DIRECTION_MASK    0x01
#define GP_WB_GPIO_GPIO24_DIRECTION_LSB     0

#define GP_WB_GPIO_GPIO25_DIRECTION_ADDRESS 0x204
#define GP_WB_GPIO_GPIO25_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO25_DIRECTION_MASK    0x02
#define GP_WB_GPIO_GPIO25_DIRECTION_LSB     1

#define GP_WB_GPIO_GPIO26_DIRECTION_ADDRESS 0x204
#define GP_WB_GPIO_GPIO26_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO26_DIRECTION_MASK    0x04
#define GP_WB_GPIO_GPIO26_DIRECTION_LSB     2

#define GP_WB_GPIO_GPIO27_DIRECTION_ADDRESS 0x204
#define GP_WB_GPIO_GPIO27_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO27_DIRECTION_MASK    0x08
#define GP_WB_GPIO_GPIO27_DIRECTION_LSB     3

#define GP_WB_GPIO_GPIO28_DIRECTION_ADDRESS 0x204
#define GP_WB_GPIO_GPIO28_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO28_DIRECTION_MASK    0x10
#define GP_WB_GPIO_GPIO28_DIRECTION_LSB     4

#define GP_WB_GPIO_GPIO29_DIRECTION_ADDRESS 0x204
#define GP_WB_GPIO_GPIO29_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO29_DIRECTION_MASK    0x20
#define GP_WB_GPIO_GPIO29_DIRECTION_LSB     5

#define GP_WB_GPIO_GPIO0_OUTPUT_VALUE_ADDRESS 0x205
#define GP_WB_GPIO_GPIO0_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO0_OUTPUT_VALUE_MASK    0x01
#define GP_WB_GPIO_GPIO0_OUTPUT_VALUE_LSB     0

#define GP_WB_GPIO_GPIO1_OUTPUT_VALUE_ADDRESS 0x205
#define GP_WB_GPIO_GPIO1_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO1_OUTPUT_VALUE_MASK    0x02
#define GP_WB_GPIO_GPIO1_OUTPUT_VALUE_LSB     1

#define GP_WB_GPIO_GPIO2_OUTPUT_VALUE_ADDRESS 0x205
#define GP_WB_GPIO_GPIO2_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO2_OUTPUT_VALUE_MASK    0x04
#define GP_WB_GPIO_GPIO2_OUTPUT_VALUE_LSB     2

#define GP_WB_GPIO_GPIO3_OUTPUT_VALUE_ADDRESS 0x205
#define GP_WB_GPIO_GPIO3_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO3_OUTPUT_VALUE_MASK    0x08
#define GP_WB_GPIO_GPIO3_OUTPUT_VALUE_LSB     3

#define GP_WB_GPIO_GPIO4_OUTPUT_VALUE_ADDRESS 0x205
#define GP_WB_GPIO_GPIO4_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO4_OUTPUT_VALUE_MASK    0x10
#define GP_WB_GPIO_GPIO4_OUTPUT_VALUE_LSB     4

#define GP_WB_GPIO_GPIO5_OUTPUT_VALUE_ADDRESS 0x205
#define GP_WB_GPIO_GPIO5_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO5_OUTPUT_VALUE_MASK    0x20
#define GP_WB_GPIO_GPIO5_OUTPUT_VALUE_LSB     5

#define GP_WB_GPIO_GPIO6_OUTPUT_VALUE_ADDRESS 0x205
#define GP_WB_GPIO_GPIO6_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO6_OUTPUT_VALUE_MASK    0x40
#define GP_WB_GPIO_GPIO6_OUTPUT_VALUE_LSB     6

#define GP_WB_GPIO_GPIO7_OUTPUT_VALUE_ADDRESS 0x205
#define GP_WB_GPIO_GPIO7_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO7_OUTPUT_VALUE_MASK    0x80
#define GP_WB_GPIO_GPIO7_OUTPUT_VALUE_LSB     7

#define GP_WB_GPIO_GPIO8_OUTPUT_VALUE_ADDRESS 0x206
#define GP_WB_GPIO_GPIO8_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO8_OUTPUT_VALUE_MASK    0x01
#define GP_WB_GPIO_GPIO8_OUTPUT_VALUE_LSB     0

#define GP_WB_GPIO_GPIO9_OUTPUT_VALUE_ADDRESS 0x206
#define GP_WB_GPIO_GPIO9_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO9_OUTPUT_VALUE_MASK    0x02
#define GP_WB_GPIO_GPIO9_OUTPUT_VALUE_LSB     1

#define GP_WB_GPIO_GPIO10_OUTPUT_VALUE_ADDRESS 0x206
#define GP_WB_GPIO_GPIO10_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO10_OUTPUT_VALUE_MASK    0x04
#define GP_WB_GPIO_GPIO10_OUTPUT_VALUE_LSB     2

#define GP_WB_GPIO_GPIO11_OUTPUT_VALUE_ADDRESS 0x206
#define GP_WB_GPIO_GPIO11_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO11_OUTPUT_VALUE_MASK    0x08
#define GP_WB_GPIO_GPIO11_OUTPUT_VALUE_LSB     3

#define GP_WB_GPIO_GPIO12_OUTPUT_VALUE_ADDRESS 0x206
#define GP_WB_GPIO_GPIO12_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO12_OUTPUT_VALUE_MASK    0x10
#define GP_WB_GPIO_GPIO12_OUTPUT_VALUE_LSB     4

#define GP_WB_GPIO_GPIO13_OUTPUT_VALUE_ADDRESS 0x206
#define GP_WB_GPIO_GPIO13_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO13_OUTPUT_VALUE_MASK    0x20
#define GP_WB_GPIO_GPIO13_OUTPUT_VALUE_LSB     5

#define GP_WB_GPIO_GPIO14_OUTPUT_VALUE_ADDRESS 0x206
#define GP_WB_GPIO_GPIO14_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO14_OUTPUT_VALUE_MASK    0x40
#define GP_WB_GPIO_GPIO14_OUTPUT_VALUE_LSB     6

#define GP_WB_GPIO_GPIO15_OUTPUT_VALUE_ADDRESS 0x206
#define GP_WB_GPIO_GPIO15_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO15_OUTPUT_VALUE_MASK    0x80
#define GP_WB_GPIO_GPIO15_OUTPUT_VALUE_LSB     7

#define GP_WB_GPIO_GPIO16_OUTPUT_VALUE_ADDRESS 0x207
#define GP_WB_GPIO_GPIO16_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO16_OUTPUT_VALUE_MASK    0x01
#define GP_WB_GPIO_GPIO16_OUTPUT_VALUE_LSB     0

#define GP_WB_GPIO_GPIO17_OUTPUT_VALUE_ADDRESS 0x207
#define GP_WB_GPIO_GPIO17_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO17_OUTPUT_VALUE_MASK    0x02
#define GP_WB_GPIO_GPIO17_OUTPUT_VALUE_LSB     1

#define GP_WB_GPIO_GPIO18_OUTPUT_VALUE_ADDRESS 0x207
#define GP_WB_GPIO_GPIO18_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO18_OUTPUT_VALUE_MASK    0x04
#define GP_WB_GPIO_GPIO18_OUTPUT_VALUE_LSB     2

#define GP_WB_GPIO_GPIO19_OUTPUT_VALUE_ADDRESS 0x207
#define GP_WB_GPIO_GPIO19_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO19_OUTPUT_VALUE_MASK    0x08
#define GP_WB_GPIO_GPIO19_OUTPUT_VALUE_LSB     3

#define GP_WB_GPIO_GPIO20_OUTPUT_VALUE_ADDRESS 0x207
#define GP_WB_GPIO_GPIO20_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO20_OUTPUT_VALUE_MASK    0x10
#define GP_WB_GPIO_GPIO20_OUTPUT_VALUE_LSB     4

#define GP_WB_GPIO_GPIO21_OUTPUT_VALUE_ADDRESS 0x207
#define GP_WB_GPIO_GPIO21_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO21_OUTPUT_VALUE_MASK    0x20
#define GP_WB_GPIO_GPIO21_OUTPUT_VALUE_LSB     5

#define GP_WB_GPIO_GPIO22_OUTPUT_VALUE_ADDRESS 0x207
#define GP_WB_GPIO_GPIO22_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO22_OUTPUT_VALUE_MASK    0x40
#define GP_WB_GPIO_GPIO22_OUTPUT_VALUE_LSB     6

#define GP_WB_GPIO_GPIO23_OUTPUT_VALUE_ADDRESS 0x207
#define GP_WB_GPIO_GPIO23_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO23_OUTPUT_VALUE_MASK    0x80
#define GP_WB_GPIO_GPIO23_OUTPUT_VALUE_LSB     7

#define GP_WB_GPIO_GPIO24_OUTPUT_VALUE_ADDRESS 0x208
#define GP_WB_GPIO_GPIO24_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO24_OUTPUT_VALUE_MASK    0x01
#define GP_WB_GPIO_GPIO24_OUTPUT_VALUE_LSB     0

#define GP_WB_GPIO_GPIO25_OUTPUT_VALUE_ADDRESS 0x208
#define GP_WB_GPIO_GPIO25_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO25_OUTPUT_VALUE_MASK    0x02
#define GP_WB_GPIO_GPIO25_OUTPUT_VALUE_LSB     1

#define GP_WB_GPIO_GPIO26_OUTPUT_VALUE_ADDRESS 0x208
#define GP_WB_GPIO_GPIO26_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO26_OUTPUT_VALUE_MASK    0x04
#define GP_WB_GPIO_GPIO26_OUTPUT_VALUE_LSB     2

#define GP_WB_GPIO_GPIO27_OUTPUT_VALUE_ADDRESS 0x208
#define GP_WB_GPIO_GPIO27_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO27_OUTPUT_VALUE_MASK    0x08
#define GP_WB_GPIO_GPIO27_OUTPUT_VALUE_LSB     3

#define GP_WB_GPIO_GPIO28_OUTPUT_VALUE_ADDRESS 0x208
#define GP_WB_GPIO_GPIO28_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO28_OUTPUT_VALUE_MASK    0x10
#define GP_WB_GPIO_GPIO28_OUTPUT_VALUE_LSB     4

#define GP_WB_GPIO_GPIO29_OUTPUT_VALUE_ADDRESS 0x208
#define GP_WB_GPIO_GPIO29_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO29_OUTPUT_VALUE_MASK    0x20
#define GP_WB_GPIO_GPIO29_OUTPUT_VALUE_LSB     5

#define GP_WB_GPIO_GPIO0_INPUT_VALUE_ADDRESS 0x209
#define GP_WB_GPIO_GPIO0_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO0_INPUT_VALUE_MASK    0x01
#define GP_WB_GPIO_GPIO0_INPUT_VALUE_LSB     0

#define GP_WB_GPIO_GPIO1_INPUT_VALUE_ADDRESS 0x209
#define GP_WB_GPIO_GPIO1_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO1_INPUT_VALUE_MASK    0x02
#define GP_WB_GPIO_GPIO1_INPUT_VALUE_LSB     1

#define GP_WB_GPIO_GPIO2_INPUT_VALUE_ADDRESS 0x209
#define GP_WB_GPIO_GPIO2_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO2_INPUT_VALUE_MASK    0x04
#define GP_WB_GPIO_GPIO2_INPUT_VALUE_LSB     2

#define GP_WB_GPIO_GPIO3_INPUT_VALUE_ADDRESS 0x209
#define GP_WB_GPIO_GPIO3_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO3_INPUT_VALUE_MASK    0x08
#define GP_WB_GPIO_GPIO3_INPUT_VALUE_LSB     3

#define GP_WB_GPIO_GPIO4_INPUT_VALUE_ADDRESS 0x209
#define GP_WB_GPIO_GPIO4_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO4_INPUT_VALUE_MASK    0x10
#define GP_WB_GPIO_GPIO4_INPUT_VALUE_LSB     4

#define GP_WB_GPIO_GPIO5_INPUT_VALUE_ADDRESS 0x209
#define GP_WB_GPIO_GPIO5_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO5_INPUT_VALUE_MASK    0x20
#define GP_WB_GPIO_GPIO5_INPUT_VALUE_LSB     5

#define GP_WB_GPIO_GPIO6_INPUT_VALUE_ADDRESS 0x209
#define GP_WB_GPIO_GPIO6_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO6_INPUT_VALUE_MASK    0x40
#define GP_WB_GPIO_GPIO6_INPUT_VALUE_LSB     6

#define GP_WB_GPIO_GPIO7_INPUT_VALUE_ADDRESS 0x209
#define GP_WB_GPIO_GPIO7_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO7_INPUT_VALUE_MASK    0x80
#define GP_WB_GPIO_GPIO7_INPUT_VALUE_LSB     7

#define GP_WB_GPIO_GPIO8_INPUT_VALUE_ADDRESS 0x20A
#define GP_WB_GPIO_GPIO8_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO8_INPUT_VALUE_MASK    0x01
#define GP_WB_GPIO_GPIO8_INPUT_VALUE_LSB     0

#define GP_WB_GPIO_GPIO9_INPUT_VALUE_ADDRESS 0x20A
#define GP_WB_GPIO_GPIO9_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO9_INPUT_VALUE_MASK    0x02
#define GP_WB_GPIO_GPIO9_INPUT_VALUE_LSB     1

#define GP_WB_GPIO_GPIO10_INPUT_VALUE_ADDRESS 0x20A
#define GP_WB_GPIO_GPIO10_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO10_INPUT_VALUE_MASK    0x04
#define GP_WB_GPIO_GPIO10_INPUT_VALUE_LSB     2

#define GP_WB_GPIO_GPIO11_INPUT_VALUE_ADDRESS 0x20A
#define GP_WB_GPIO_GPIO11_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO11_INPUT_VALUE_MASK    0x08
#define GP_WB_GPIO_GPIO11_INPUT_VALUE_LSB     3

#define GP_WB_GPIO_GPIO12_INPUT_VALUE_ADDRESS 0x20A
#define GP_WB_GPIO_GPIO12_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO12_INPUT_VALUE_MASK    0x10
#define GP_WB_GPIO_GPIO12_INPUT_VALUE_LSB     4

#define GP_WB_GPIO_GPIO13_INPUT_VALUE_ADDRESS 0x20A
#define GP_WB_GPIO_GPIO13_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO13_INPUT_VALUE_MASK    0x20
#define GP_WB_GPIO_GPIO13_INPUT_VALUE_LSB     5

#define GP_WB_GPIO_GPIO14_INPUT_VALUE_ADDRESS 0x20A
#define GP_WB_GPIO_GPIO14_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO14_INPUT_VALUE_MASK    0x40
#define GP_WB_GPIO_GPIO14_INPUT_VALUE_LSB     6

#define GP_WB_GPIO_GPIO15_INPUT_VALUE_ADDRESS 0x20A
#define GP_WB_GPIO_GPIO15_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO15_INPUT_VALUE_MASK    0x80
#define GP_WB_GPIO_GPIO15_INPUT_VALUE_LSB     7

#define GP_WB_GPIO_GPIO16_INPUT_VALUE_ADDRESS 0x20B
#define GP_WB_GPIO_GPIO16_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO16_INPUT_VALUE_MASK    0x01
#define GP_WB_GPIO_GPIO16_INPUT_VALUE_LSB     0

#define GP_WB_GPIO_GPIO17_INPUT_VALUE_ADDRESS 0x20B
#define GP_WB_GPIO_GPIO17_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO17_INPUT_VALUE_MASK    0x02
#define GP_WB_GPIO_GPIO17_INPUT_VALUE_LSB     1

#define GP_WB_GPIO_GPIO18_INPUT_VALUE_ADDRESS 0x20B
#define GP_WB_GPIO_GPIO18_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO18_INPUT_VALUE_MASK    0x04
#define GP_WB_GPIO_GPIO18_INPUT_VALUE_LSB     2

#define GP_WB_GPIO_GPIO19_INPUT_VALUE_ADDRESS 0x20B
#define GP_WB_GPIO_GPIO19_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO19_INPUT_VALUE_MASK    0x08
#define GP_WB_GPIO_GPIO19_INPUT_VALUE_LSB     3

#define GP_WB_GPIO_GPIO20_INPUT_VALUE_ADDRESS 0x20B
#define GP_WB_GPIO_GPIO20_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO20_INPUT_VALUE_MASK    0x10
#define GP_WB_GPIO_GPIO20_INPUT_VALUE_LSB     4

#define GP_WB_GPIO_GPIO21_INPUT_VALUE_ADDRESS 0x20B
#define GP_WB_GPIO_GPIO21_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO21_INPUT_VALUE_MASK    0x20
#define GP_WB_GPIO_GPIO21_INPUT_VALUE_LSB     5

#define GP_WB_GPIO_GPIO22_INPUT_VALUE_ADDRESS 0x20B
#define GP_WB_GPIO_GPIO22_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO22_INPUT_VALUE_MASK    0x40
#define GP_WB_GPIO_GPIO22_INPUT_VALUE_LSB     6

#define GP_WB_GPIO_GPIO23_INPUT_VALUE_ADDRESS 0x20B
#define GP_WB_GPIO_GPIO23_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO23_INPUT_VALUE_MASK    0x80
#define GP_WB_GPIO_GPIO23_INPUT_VALUE_LSB     7

#define GP_WB_GPIO_GPIO24_INPUT_VALUE_ADDRESS 0x20C
#define GP_WB_GPIO_GPIO24_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO24_INPUT_VALUE_MASK    0x01
#define GP_WB_GPIO_GPIO24_INPUT_VALUE_LSB     0

#define GP_WB_GPIO_GPIO25_INPUT_VALUE_ADDRESS 0x20C
#define GP_WB_GPIO_GPIO25_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO25_INPUT_VALUE_MASK    0x02
#define GP_WB_GPIO_GPIO25_INPUT_VALUE_LSB     1

#define GP_WB_GPIO_GPIO26_INPUT_VALUE_ADDRESS 0x20C
#define GP_WB_GPIO_GPIO26_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO26_INPUT_VALUE_MASK    0x04
#define GP_WB_GPIO_GPIO26_INPUT_VALUE_LSB     2

#define GP_WB_GPIO_GPIO27_INPUT_VALUE_ADDRESS 0x20C
#define GP_WB_GPIO_GPIO27_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO27_INPUT_VALUE_MASK    0x08
#define GP_WB_GPIO_GPIO27_INPUT_VALUE_LSB     3

#define GP_WB_GPIO_GPIO28_INPUT_VALUE_ADDRESS 0x20C
#define GP_WB_GPIO_GPIO28_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO28_INPUT_VALUE_MASK    0x10
#define GP_WB_GPIO_GPIO28_INPUT_VALUE_LSB     4

#define GP_WB_GPIO_GPIO29_INPUT_VALUE_ADDRESS 0x20C
#define GP_WB_GPIO_GPIO29_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO29_INPUT_VALUE_MASK    0x20
#define GP_WB_GPIO_GPIO29_INPUT_VALUE_LSB     5

#define GP_WB_GPIO_EXTI0_PORT_SEL_ADDRESS 0x20E
#define GP_WB_GPIO_EXTI0_PORT_SEL_LEN     1
#define GP_WB_GPIO_EXTI0_PORT_SEL_MASK    0x0003
#define GP_WB_GPIO_EXTI0_PORT_SEL_LSB     0

#define GP_WB_GPIO_EXTI1_PORT_SEL_ADDRESS 0x20E
#define GP_WB_GPIO_EXTI1_PORT_SEL_LEN     1
#define GP_WB_GPIO_EXTI1_PORT_SEL_MASK    0x000C
#define GP_WB_GPIO_EXTI1_PORT_SEL_LSB     2

#define GP_WB_GPIO_EXTI2_PORT_SEL_ADDRESS 0x20E
#define GP_WB_GPIO_EXTI2_PORT_SEL_LEN     1
#define GP_WB_GPIO_EXTI2_PORT_SEL_MASK    0x0030
#define GP_WB_GPIO_EXTI2_PORT_SEL_LSB     4

#define GP_WB_GPIO_EXTI3_PORT_SEL_ADDRESS 0x20E
#define GP_WB_GPIO_EXTI3_PORT_SEL_LEN     1
#define GP_WB_GPIO_EXTI3_PORT_SEL_MASK    0x00C0
#define GP_WB_GPIO_EXTI3_PORT_SEL_LSB     6

#define GP_WB_GPIO_EXTI4_PORT_SEL_ADDRESS 0x20E
#define GP_WB_GPIO_EXTI4_PORT_SEL_LEN     1
#define GP_WB_GPIO_EXTI4_PORT_SEL_MASK    0x0300
#define GP_WB_GPIO_EXTI4_PORT_SEL_LSB     8

#define GP_WB_GPIO_EXTI5_PORT_SEL_ADDRESS 0x20E
#define GP_WB_GPIO_EXTI5_PORT_SEL_LEN     1
#define GP_WB_GPIO_EXTI5_PORT_SEL_MASK    0x0C00
#define GP_WB_GPIO_EXTI5_PORT_SEL_LSB     10

#define GP_WB_GPIO_EXTI6_PORT_SEL_ADDRESS 0x20E
#define GP_WB_GPIO_EXTI6_PORT_SEL_LEN     1
#define GP_WB_GPIO_EXTI6_PORT_SEL_MASK    0x3000
#define GP_WB_GPIO_EXTI6_PORT_SEL_LSB     12

#define GP_WB_GPIO_EXTI7_PORT_SEL_ADDRESS 0x20E
#define GP_WB_GPIO_EXTI7_PORT_SEL_LEN     1
#define GP_WB_GPIO_EXTI7_PORT_SEL_MASK    0xC000
#define GP_WB_GPIO_EXTI7_PORT_SEL_LSB     14

#define GP_WB_GPIO_EXTI0_EXPECTED_VALUE_ADDRESS 0x210
#define GP_WB_GPIO_EXTI0_EXPECTED_VALUE_LEN     1
#define GP_WB_GPIO_EXTI0_EXPECTED_VALUE_MASK    0x01
#define GP_WB_GPIO_EXTI0_EXPECTED_VALUE_LSB     0

#define GP_WB_GPIO_EXTI1_EXPECTED_VALUE_ADDRESS 0x210
#define GP_WB_GPIO_EXTI1_EXPECTED_VALUE_LEN     1
#define GP_WB_GPIO_EXTI1_EXPECTED_VALUE_MASK    0x02
#define GP_WB_GPIO_EXTI1_EXPECTED_VALUE_LSB     1

#define GP_WB_GPIO_EXTI2_EXPECTED_VALUE_ADDRESS 0x210
#define GP_WB_GPIO_EXTI2_EXPECTED_VALUE_LEN     1
#define GP_WB_GPIO_EXTI2_EXPECTED_VALUE_MASK    0x04
#define GP_WB_GPIO_EXTI2_EXPECTED_VALUE_LSB     2

#define GP_WB_GPIO_EXTI3_EXPECTED_VALUE_ADDRESS 0x210
#define GP_WB_GPIO_EXTI3_EXPECTED_VALUE_LEN     1
#define GP_WB_GPIO_EXTI3_EXPECTED_VALUE_MASK    0x08
#define GP_WB_GPIO_EXTI3_EXPECTED_VALUE_LSB     3

#define GP_WB_GPIO_EXTI4_EXPECTED_VALUE_ADDRESS 0x210
#define GP_WB_GPIO_EXTI4_EXPECTED_VALUE_LEN     1
#define GP_WB_GPIO_EXTI4_EXPECTED_VALUE_MASK    0x10
#define GP_WB_GPIO_EXTI4_EXPECTED_VALUE_LSB     4

#define GP_WB_GPIO_EXTI5_EXPECTED_VALUE_ADDRESS 0x210
#define GP_WB_GPIO_EXTI5_EXPECTED_VALUE_LEN     1
#define GP_WB_GPIO_EXTI5_EXPECTED_VALUE_MASK    0x20
#define GP_WB_GPIO_EXTI5_EXPECTED_VALUE_LSB     5

#define GP_WB_GPIO_EXTI6_EXPECTED_VALUE_ADDRESS 0x210
#define GP_WB_GPIO_EXTI6_EXPECTED_VALUE_LEN     1
#define GP_WB_GPIO_EXTI6_EXPECTED_VALUE_MASK    0x40
#define GP_WB_GPIO_EXTI6_EXPECTED_VALUE_LSB     6

#define GP_WB_GPIO_EXTI7_EXPECTED_VALUE_ADDRESS 0x210
#define GP_WB_GPIO_EXTI7_EXPECTED_VALUE_LEN     1
#define GP_WB_GPIO_EXTI7_EXPECTED_VALUE_MASK    0x80
#define GP_WB_GPIO_EXTI7_EXPECTED_VALUE_LSB     7

#define GP_WB_GPIO_UNMASKED_EXTI0_INTERRUPT_ADDRESS 0x211
#define GP_WB_GPIO_UNMASKED_EXTI0_INTERRUPT_LEN     1
#define GP_WB_GPIO_UNMASKED_EXTI0_INTERRUPT_MASK    0x01
#define GP_WB_GPIO_UNMASKED_EXTI0_INTERRUPT_LSB     0

#define GP_WB_GPIO_UNMASKED_EXTI1_INTERRUPT_ADDRESS 0x211
#define GP_WB_GPIO_UNMASKED_EXTI1_INTERRUPT_LEN     1
#define GP_WB_GPIO_UNMASKED_EXTI1_INTERRUPT_MASK    0x02
#define GP_WB_GPIO_UNMASKED_EXTI1_INTERRUPT_LSB     1

#define GP_WB_GPIO_UNMASKED_EXTI2_INTERRUPT_ADDRESS 0x211
#define GP_WB_GPIO_UNMASKED_EXTI2_INTERRUPT_LEN     1
#define GP_WB_GPIO_UNMASKED_EXTI2_INTERRUPT_MASK    0x04
#define GP_WB_GPIO_UNMASKED_EXTI2_INTERRUPT_LSB     2

#define GP_WB_GPIO_UNMASKED_EXTI3_INTERRUPT_ADDRESS 0x211
#define GP_WB_GPIO_UNMASKED_EXTI3_INTERRUPT_LEN     1
#define GP_WB_GPIO_UNMASKED_EXTI3_INTERRUPT_MASK    0x08
#define GP_WB_GPIO_UNMASKED_EXTI3_INTERRUPT_LSB     3

#define GP_WB_GPIO_UNMASKED_EXTI4_INTERRUPT_ADDRESS 0x211
#define GP_WB_GPIO_UNMASKED_EXTI4_INTERRUPT_LEN     1
#define GP_WB_GPIO_UNMASKED_EXTI4_INTERRUPT_MASK    0x10
#define GP_WB_GPIO_UNMASKED_EXTI4_INTERRUPT_LSB     4

#define GP_WB_GPIO_UNMASKED_EXTI5_INTERRUPT_ADDRESS 0x211
#define GP_WB_GPIO_UNMASKED_EXTI5_INTERRUPT_LEN     1
#define GP_WB_GPIO_UNMASKED_EXTI5_INTERRUPT_MASK    0x20
#define GP_WB_GPIO_UNMASKED_EXTI5_INTERRUPT_LSB     5

#define GP_WB_GPIO_UNMASKED_EXTI6_INTERRUPT_ADDRESS 0x211
#define GP_WB_GPIO_UNMASKED_EXTI6_INTERRUPT_LEN     1
#define GP_WB_GPIO_UNMASKED_EXTI6_INTERRUPT_MASK    0x40
#define GP_WB_GPIO_UNMASKED_EXTI6_INTERRUPT_LSB     6

#define GP_WB_GPIO_UNMASKED_EXTI7_INTERRUPT_ADDRESS 0x211
#define GP_WB_GPIO_UNMASKED_EXTI7_INTERRUPT_LEN     1
#define GP_WB_GPIO_UNMASKED_EXTI7_INTERRUPT_MASK    0x80
#define GP_WB_GPIO_UNMASKED_EXTI7_INTERRUPT_LSB     7

#define GP_WB_GPIO_CLEAR_EXTI0_INTERRUPT_ADDRESS 0x212
#define GP_WB_GPIO_CLEAR_EXTI0_INTERRUPT_LEN     1
#define GP_WB_GPIO_CLEAR_EXTI0_INTERRUPT_MASK    0x01
#define GP_WB_GPIO_CLEAR_EXTI0_INTERRUPT_LSB     0

#define GP_WB_GPIO_CLEAR_EXTI1_INTERRUPT_ADDRESS 0x212
#define GP_WB_GPIO_CLEAR_EXTI1_INTERRUPT_LEN     1
#define GP_WB_GPIO_CLEAR_EXTI1_INTERRUPT_MASK    0x02
#define GP_WB_GPIO_CLEAR_EXTI1_INTERRUPT_LSB     1

#define GP_WB_GPIO_CLEAR_EXTI2_INTERRUPT_ADDRESS 0x212
#define GP_WB_GPIO_CLEAR_EXTI2_INTERRUPT_LEN     1
#define GP_WB_GPIO_CLEAR_EXTI2_INTERRUPT_MASK    0x04
#define GP_WB_GPIO_CLEAR_EXTI2_INTERRUPT_LSB     2

#define GP_WB_GPIO_CLEAR_EXTI3_INTERRUPT_ADDRESS 0x212
#define GP_WB_GPIO_CLEAR_EXTI3_INTERRUPT_LEN     1
#define GP_WB_GPIO_CLEAR_EXTI3_INTERRUPT_MASK    0x08
#define GP_WB_GPIO_CLEAR_EXTI3_INTERRUPT_LSB     3

#define GP_WB_GPIO_CLEAR_EXTI4_INTERRUPT_ADDRESS 0x212
#define GP_WB_GPIO_CLEAR_EXTI4_INTERRUPT_LEN     1
#define GP_WB_GPIO_CLEAR_EXTI4_INTERRUPT_MASK    0x10
#define GP_WB_GPIO_CLEAR_EXTI4_INTERRUPT_LSB     4

#define GP_WB_GPIO_CLEAR_EXTI5_INTERRUPT_ADDRESS 0x212
#define GP_WB_GPIO_CLEAR_EXTI5_INTERRUPT_LEN     1
#define GP_WB_GPIO_CLEAR_EXTI5_INTERRUPT_MASK    0x20
#define GP_WB_GPIO_CLEAR_EXTI5_INTERRUPT_LSB     5

#define GP_WB_GPIO_CLEAR_EXTI6_INTERRUPT_ADDRESS 0x212
#define GP_WB_GPIO_CLEAR_EXTI6_INTERRUPT_LEN     1
#define GP_WB_GPIO_CLEAR_EXTI6_INTERRUPT_MASK    0x40
#define GP_WB_GPIO_CLEAR_EXTI6_INTERRUPT_LSB     6

#define GP_WB_GPIO_CLEAR_EXTI7_INTERRUPT_ADDRESS 0x212
#define GP_WB_GPIO_CLEAR_EXTI7_INTERRUPT_LEN     1
#define GP_WB_GPIO_CLEAR_EXTI7_INTERRUPT_MASK    0x80
#define GP_WB_GPIO_CLEAR_EXTI7_INTERRUPT_LSB     7

/***************************
 * layout: twi_ms
 ***************************/
#define GP_WB_TWI_MS_PRESCALER_ADDRESS 0x220
#define GP_WB_TWI_MS_PRESCALER_LEN     2
#define GP_WB_TWI_MS_PRESCALER_MASK    0xFFFF
#define GP_WB_TWI_MS_PRESCALER_LSB     0

#define GP_WB_TWI_MS_SDA_PINMAP_ADDRESS 0x222
#define GP_WB_TWI_MS_SDA_PINMAP_LEN     1
#define GP_WB_TWI_MS_SDA_PINMAP_MASK    0x07
#define GP_WB_TWI_MS_SDA_PINMAP_LSB     0

#define GP_WB_TWI_MS_SCLK_PINMAP_ADDRESS 0x222
#define GP_WB_TWI_MS_SCLK_PINMAP_LEN     1
#define GP_WB_TWI_MS_SCLK_PINMAP_MASK    0x38
#define GP_WB_TWI_MS_SCLK_PINMAP_LSB     3

#define GP_WB_TWI_MS_ENABLE_ADDRESS 0x223
#define GP_WB_TWI_MS_ENABLE_LEN     1
#define GP_WB_TWI_MS_ENABLE_MASK    0x01
#define GP_WB_TWI_MS_ENABLE_LSB     0

#define GP_WB_TWI_MS_ACK_ADDRESS 0x223
#define GP_WB_TWI_MS_ACK_LEN     1
#define GP_WB_TWI_MS_ACK_MASK    0x02
#define GP_WB_TWI_MS_ACK_LSB     1

#define GP_WB_TWI_MS_CLK_SYNC_DISABLE_ADDRESS 0x223
#define GP_WB_TWI_MS_CLK_SYNC_DISABLE_LEN     1
#define GP_WB_TWI_MS_CLK_SYNC_DISABLE_MASK    0x04
#define GP_WB_TWI_MS_CLK_SYNC_DISABLE_LSB     2

#define GP_WB_TWI_MS_TX_DATA_ADDRESS 0x224
#define GP_WB_TWI_MS_TX_DATA_LEN     1
#define GP_WB_TWI_MS_TX_DATA_MASK    0xFF
#define GP_WB_TWI_MS_TX_DATA_LSB     0

#define GP_WB_TWI_MS_RX_DATA_ADDRESS 0x225
#define GP_WB_TWI_MS_RX_DATA_LEN     1
#define GP_WB_TWI_MS_RX_DATA_MASK    0xFF
#define GP_WB_TWI_MS_RX_DATA_LSB     0

#define GP_WB_TWI_MS_WRITE_ADDRESS 0x226
#define GP_WB_TWI_MS_WRITE_LEN     1
#define GP_WB_TWI_MS_WRITE_MASK    0x01
#define GP_WB_TWI_MS_WRITE_LSB     0

#define GP_WB_TWI_MS_READ_ADDRESS 0x226
#define GP_WB_TWI_MS_READ_LEN     1
#define GP_WB_TWI_MS_READ_MASK    0x02
#define GP_WB_TWI_MS_READ_LSB     1

#define GP_WB_TWI_MS_STOP_ADDRESS 0x226
#define GP_WB_TWI_MS_STOP_LEN     1
#define GP_WB_TWI_MS_STOP_MASK    0x04
#define GP_WB_TWI_MS_STOP_LSB     2

#define GP_WB_TWI_MS_START_ADDRESS 0x226
#define GP_WB_TWI_MS_START_LEN     1
#define GP_WB_TWI_MS_START_MASK    0x08
#define GP_WB_TWI_MS_START_LSB     3

#define GP_WB_TWI_MS_CLEAR_DONE_INT_ADDRESS 0x226
#define GP_WB_TWI_MS_CLEAR_DONE_INT_LEN     1
#define GP_WB_TWI_MS_CLEAR_DONE_INT_MASK    0x10
#define GP_WB_TWI_MS_CLEAR_DONE_INT_LSB     4

#define GP_WB_TWI_MS_CLEAR_ARB_LOST_INT_ADDRESS 0x226
#define GP_WB_TWI_MS_CLEAR_ARB_LOST_INT_LEN     1
#define GP_WB_TWI_MS_CLEAR_ARB_LOST_INT_MASK    0x20
#define GP_WB_TWI_MS_CLEAR_ARB_LOST_INT_LSB     5

#define GP_WB_TWI_MS_CLEAR_CLK_SYNC_INT_ADDRESS 0x226
#define GP_WB_TWI_MS_CLEAR_CLK_SYNC_INT_LEN     1
#define GP_WB_TWI_MS_CLEAR_CLK_SYNC_INT_MASK    0x40
#define GP_WB_TWI_MS_CLEAR_CLK_SYNC_INT_LSB     6

#define GP_WB_TWI_MS_READ_WRITE_BUSY_ADDRESS 0x227
#define GP_WB_TWI_MS_READ_WRITE_BUSY_LEN     1
#define GP_WB_TWI_MS_READ_WRITE_BUSY_MASK    0x01
#define GP_WB_TWI_MS_READ_WRITE_BUSY_LSB     0

#define GP_WB_TWI_MS_TRANSFER_BUSY_ADDRESS 0x227
#define GP_WB_TWI_MS_TRANSFER_BUSY_LEN     1
#define GP_WB_TWI_MS_TRANSFER_BUSY_MASK    0x02
#define GP_WB_TWI_MS_TRANSFER_BUSY_LSB     1

#define GP_WB_TWI_MS_RX_ACK_ADDRESS 0x227
#define GP_WB_TWI_MS_RX_ACK_LEN     1
#define GP_WB_TWI_MS_RX_ACK_MASK    0x04
#define GP_WB_TWI_MS_RX_ACK_LSB     2

#define GP_WB_TWI_MS_CLK_SYNC_ADDRESS 0x227
#define GP_WB_TWI_MS_CLK_SYNC_LEN     1
#define GP_WB_TWI_MS_CLK_SYNC_MASK    0x08
#define GP_WB_TWI_MS_CLK_SYNC_LSB     3

#define GP_WB_TWI_MS_UNMASKED_DONE_INT_ADDRESS 0x227
#define GP_WB_TWI_MS_UNMASKED_DONE_INT_LEN     1
#define GP_WB_TWI_MS_UNMASKED_DONE_INT_MASK    0x10
#define GP_WB_TWI_MS_UNMASKED_DONE_INT_LSB     4

#define GP_WB_TWI_MS_UNMASKED_ARB_LOST_INT_ADDRESS 0x227
#define GP_WB_TWI_MS_UNMASKED_ARB_LOST_INT_LEN     1
#define GP_WB_TWI_MS_UNMASKED_ARB_LOST_INT_MASK    0x20
#define GP_WB_TWI_MS_UNMASKED_ARB_LOST_INT_LSB     5

#define GP_WB_TWI_MS_UNMASKED_CLK_SYNC_INT_ADDRESS 0x227
#define GP_WB_TWI_MS_UNMASKED_CLK_SYNC_INT_LEN     1
#define GP_WB_TWI_MS_UNMASKED_CLK_SYNC_INT_MASK    0x40
#define GP_WB_TWI_MS_UNMASKED_CLK_SYNC_INT_LSB     6

/***************************
 * layout: adcif
 ***************************/
#define GP_WB_ADCIF_TRIGGER_MODE_ADDRESS 0x240
#define GP_WB_ADCIF_TRIGGER_MODE_LEN     1
#define GP_WB_ADCIF_TRIGGER_MODE_MASK    0x03
#define GP_WB_ADCIF_TRIGGER_MODE_LSB     0

#define GP_WB_ADCIF_NBR_OF_REJECTED_CONVERSIONS_ADDRESS 0x240
#define GP_WB_ADCIF_NBR_OF_REJECTED_CONVERSIONS_LEN     1
#define GP_WB_ADCIF_NBR_OF_REJECTED_CONVERSIONS_MASK    0x3C
#define GP_WB_ADCIF_NBR_OF_REJECTED_CONVERSIONS_LSB     2

#define GP_WB_ADCIF_NBR_OF_SLOTS_IN_CYCLE_ADDRESS 0x240
#define GP_WB_ADCIF_NBR_OF_SLOTS_IN_CYCLE_LEN     1
#define GP_WB_ADCIF_NBR_OF_SLOTS_IN_CYCLE_MASK    0xC0
#define GP_WB_ADCIF_NBR_OF_SLOTS_IN_CYCLE_LSB     6

#define GP_WB_ADCIF_SLOT_A_CHANNEL_ADDRESS 0x241
#define GP_WB_ADCIF_SLOT_A_CHANNEL_LEN     1
#define GP_WB_ADCIF_SLOT_A_CHANNEL_MASK    0x0F
#define GP_WB_ADCIF_SLOT_A_CHANNEL_LSB     0

#define GP_WB_ADCIF_SLOT_A_POST_TO_RSSI_ADDRESS 0x241
#define GP_WB_ADCIF_SLOT_A_POST_TO_RSSI_LEN     1
#define GP_WB_ADCIF_SLOT_A_POST_TO_RSSI_MASK    0x10
#define GP_WB_ADCIF_SLOT_A_POST_TO_RSSI_LSB     4

#define GP_WB_ADCIF_SLOT_A_POST_TO_BUFFER_A_ADDRESS 0x241
#define GP_WB_ADCIF_SLOT_A_POST_TO_BUFFER_A_LEN     1
#define GP_WB_ADCIF_SLOT_A_POST_TO_BUFFER_A_MASK    0x20
#define GP_WB_ADCIF_SLOT_A_POST_TO_BUFFER_A_LSB     5

#define GP_WB_ADCIF_SLOT_A_POST_TO_BUFFER_B_ADDRESS 0x241
#define GP_WB_ADCIF_SLOT_A_POST_TO_BUFFER_B_LEN     1
#define GP_WB_ADCIF_SLOT_A_POST_TO_BUFFER_B_MASK    0x40
#define GP_WB_ADCIF_SLOT_A_POST_TO_BUFFER_B_LSB     6

#define GP_WB_ADCIF_SLOT_A_POST_TO_FIFO_ADDRESS 0x241
#define GP_WB_ADCIF_SLOT_A_POST_TO_FIFO_LEN     1
#define GP_WB_ADCIF_SLOT_A_POST_TO_FIFO_MASK    0x80
#define GP_WB_ADCIF_SLOT_A_POST_TO_FIFO_LSB     7

#define GP_WB_ADCIF_SLOT_B_CHANNEL_ADDRESS 0x242
#define GP_WB_ADCIF_SLOT_B_CHANNEL_LEN     1
#define GP_WB_ADCIF_SLOT_B_CHANNEL_MASK    0x0F
#define GP_WB_ADCIF_SLOT_B_CHANNEL_LSB     0

#define GP_WB_ADCIF_SLOT_B_POST_TO_RSSI_ADDRESS 0x242
#define GP_WB_ADCIF_SLOT_B_POST_TO_RSSI_LEN     1
#define GP_WB_ADCIF_SLOT_B_POST_TO_RSSI_MASK    0x10
#define GP_WB_ADCIF_SLOT_B_POST_TO_RSSI_LSB     4

#define GP_WB_ADCIF_SLOT_B_POST_TO_BUFFER_A_ADDRESS 0x242
#define GP_WB_ADCIF_SLOT_B_POST_TO_BUFFER_A_LEN     1
#define GP_WB_ADCIF_SLOT_B_POST_TO_BUFFER_A_MASK    0x20
#define GP_WB_ADCIF_SLOT_B_POST_TO_BUFFER_A_LSB     5

#define GP_WB_ADCIF_SLOT_B_POST_TO_BUFFER_B_ADDRESS 0x242
#define GP_WB_ADCIF_SLOT_B_POST_TO_BUFFER_B_LEN     1
#define GP_WB_ADCIF_SLOT_B_POST_TO_BUFFER_B_MASK    0x40
#define GP_WB_ADCIF_SLOT_B_POST_TO_BUFFER_B_LSB     6

#define GP_WB_ADCIF_SLOT_B_POST_TO_FIFO_ADDRESS 0x242
#define GP_WB_ADCIF_SLOT_B_POST_TO_FIFO_LEN     1
#define GP_WB_ADCIF_SLOT_B_POST_TO_FIFO_MASK    0x80
#define GP_WB_ADCIF_SLOT_B_POST_TO_FIFO_LSB     7

#define GP_WB_ADCIF_SLOT_C_CHANNEL_ADDRESS 0x243
#define GP_WB_ADCIF_SLOT_C_CHANNEL_LEN     1
#define GP_WB_ADCIF_SLOT_C_CHANNEL_MASK    0x0F
#define GP_WB_ADCIF_SLOT_C_CHANNEL_LSB     0

#define GP_WB_ADCIF_SLOT_C_POST_TO_RSSI_ADDRESS 0x243
#define GP_WB_ADCIF_SLOT_C_POST_TO_RSSI_LEN     1
#define GP_WB_ADCIF_SLOT_C_POST_TO_RSSI_MASK    0x10
#define GP_WB_ADCIF_SLOT_C_POST_TO_RSSI_LSB     4

#define GP_WB_ADCIF_SLOT_C_POST_TO_BUFFER_A_ADDRESS 0x243
#define GP_WB_ADCIF_SLOT_C_POST_TO_BUFFER_A_LEN     1
#define GP_WB_ADCIF_SLOT_C_POST_TO_BUFFER_A_MASK    0x20
#define GP_WB_ADCIF_SLOT_C_POST_TO_BUFFER_A_LSB     5

#define GP_WB_ADCIF_SLOT_C_POST_TO_BUFFER_B_ADDRESS 0x243
#define GP_WB_ADCIF_SLOT_C_POST_TO_BUFFER_B_LEN     1
#define GP_WB_ADCIF_SLOT_C_POST_TO_BUFFER_B_MASK    0x40
#define GP_WB_ADCIF_SLOT_C_POST_TO_BUFFER_B_LSB     6

#define GP_WB_ADCIF_SLOT_C_POST_TO_FIFO_ADDRESS 0x243
#define GP_WB_ADCIF_SLOT_C_POST_TO_FIFO_LEN     1
#define GP_WB_ADCIF_SLOT_C_POST_TO_FIFO_MASK    0x80
#define GP_WB_ADCIF_SLOT_C_POST_TO_FIFO_LSB     7

#define GP_WB_ADCIF_SLOT_D_CHANNEL_ADDRESS 0x244
#define GP_WB_ADCIF_SLOT_D_CHANNEL_LEN     1
#define GP_WB_ADCIF_SLOT_D_CHANNEL_MASK    0x0F
#define GP_WB_ADCIF_SLOT_D_CHANNEL_LSB     0

#define GP_WB_ADCIF_SLOT_D_POST_TO_RSSI_ADDRESS 0x244
#define GP_WB_ADCIF_SLOT_D_POST_TO_RSSI_LEN     1
#define GP_WB_ADCIF_SLOT_D_POST_TO_RSSI_MASK    0x10
#define GP_WB_ADCIF_SLOT_D_POST_TO_RSSI_LSB     4

#define GP_WB_ADCIF_SLOT_D_POST_TO_BUFFER_A_ADDRESS 0x244
#define GP_WB_ADCIF_SLOT_D_POST_TO_BUFFER_A_LEN     1
#define GP_WB_ADCIF_SLOT_D_POST_TO_BUFFER_A_MASK    0x20
#define GP_WB_ADCIF_SLOT_D_POST_TO_BUFFER_A_LSB     5

#define GP_WB_ADCIF_SLOT_D_POST_TO_BUFFER_B_ADDRESS 0x244
#define GP_WB_ADCIF_SLOT_D_POST_TO_BUFFER_B_LEN     1
#define GP_WB_ADCIF_SLOT_D_POST_TO_BUFFER_B_MASK    0x40
#define GP_WB_ADCIF_SLOT_D_POST_TO_BUFFER_B_LSB     6

#define GP_WB_ADCIF_SLOT_D_POST_TO_FIFO_ADDRESS 0x244
#define GP_WB_ADCIF_SLOT_D_POST_TO_FIFO_LEN     1
#define GP_WB_ADCIF_SLOT_D_POST_TO_FIFO_MASK    0x80
#define GP_WB_ADCIF_SLOT_D_POST_TO_FIFO_LSB     7

#define GP_WB_ADCIF_BUFFER_PRESET_VALUE_ADDRESS 0x246
#define GP_WB_ADCIF_BUFFER_PRESET_VALUE_LEN     2
#define GP_WB_ADCIF_BUFFER_PRESET_VALUE_MASK    0x03FF
#define GP_WB_ADCIF_BUFFER_PRESET_VALUE_LSB     0

#define GP_WB_ADCIF_FIFO_SUBSAMPLE_RATE_ADDRESS 0x248
#define GP_WB_ADCIF_FIFO_SUBSAMPLE_RATE_LEN     1
#define GP_WB_ADCIF_FIFO_SUBSAMPLE_RATE_MASK    0x0007
#define GP_WB_ADCIF_FIFO_SUBSAMPLE_RATE_LSB     0

#define GP_WB_ADCIF_FIFO_MODE8BITS_ADDRESS 0x248
#define GP_WB_ADCIF_FIFO_MODE8BITS_LEN     1
#define GP_WB_ADCIF_FIFO_MODE8BITS_MASK    0x0008
#define GP_WB_ADCIF_FIFO_MODE8BITS_LSB     3

#define GP_WB_ADCIF_BUFFER_A_MIN_HOLD_ADDRESS 0x248
#define GP_WB_ADCIF_BUFFER_A_MIN_HOLD_LEN     1
#define GP_WB_ADCIF_BUFFER_A_MIN_HOLD_MASK    0x0010
#define GP_WB_ADCIF_BUFFER_A_MIN_HOLD_LSB     4

#define GP_WB_ADCIF_BUFFER_A_MAX_HOLD_ADDRESS 0x248
#define GP_WB_ADCIF_BUFFER_A_MAX_HOLD_LEN     1
#define GP_WB_ADCIF_BUFFER_A_MAX_HOLD_MASK    0x0020
#define GP_WB_ADCIF_BUFFER_A_MAX_HOLD_LSB     5

#define GP_WB_ADCIF_BUFFER_A_MODE8BITS_ADDRESS 0x248
#define GP_WB_ADCIF_BUFFER_A_MODE8BITS_LEN     1
#define GP_WB_ADCIF_BUFFER_A_MODE8BITS_MASK    0x0040
#define GP_WB_ADCIF_BUFFER_A_MODE8BITS_LSB     6

#define GP_WB_ADCIF_BUFFER_B_MIN_HOLD_ADDRESS 0x248
#define GP_WB_ADCIF_BUFFER_B_MIN_HOLD_LEN     1
#define GP_WB_ADCIF_BUFFER_B_MIN_HOLD_MASK    0x0080
#define GP_WB_ADCIF_BUFFER_B_MIN_HOLD_LSB     7

#define GP_WB_ADCIF_BUFFER_B_MAX_HOLD_ADDRESS 0x248
#define GP_WB_ADCIF_BUFFER_B_MAX_HOLD_LEN     1
#define GP_WB_ADCIF_BUFFER_B_MAX_HOLD_MASK    0x0100
#define GP_WB_ADCIF_BUFFER_B_MAX_HOLD_LSB     8

#define GP_WB_ADCIF_BUFFER_B_MODE8BITS_ADDRESS 0x248
#define GP_WB_ADCIF_BUFFER_B_MODE8BITS_LEN     1
#define GP_WB_ADCIF_BUFFER_B_MODE8BITS_MASK    0x0200
#define GP_WB_ADCIF_BUFFER_B_MODE8BITS_LSB     9

#define GP_WB_ADCIF_BUFFER_A_PRESET_ADDRESS 0x24A
#define GP_WB_ADCIF_BUFFER_A_PRESET_LEN     1
#define GP_WB_ADCIF_BUFFER_A_PRESET_MASK    0x01
#define GP_WB_ADCIF_BUFFER_A_PRESET_LSB     0

#define GP_WB_ADCIF_BUFFER_B_PRESET_ADDRESS 0x24A
#define GP_WB_ADCIF_BUFFER_B_PRESET_LEN     1
#define GP_WB_ADCIF_BUFFER_B_PRESET_MASK    0x02
#define GP_WB_ADCIF_BUFFER_B_PRESET_LSB     1

#define GP_WB_ADCIF_CLR_FIFO_SUBSAMPLE_CNT_ADDRESS 0x24A
#define GP_WB_ADCIF_CLR_FIFO_SUBSAMPLE_CNT_LEN     1
#define GP_WB_ADCIF_CLR_FIFO_SUBSAMPLE_CNT_MASK    0x04
#define GP_WB_ADCIF_CLR_FIFO_SUBSAMPLE_CNT_LSB     2

#define GP_WB_ADCIF_CLR_BUFFER_A_UPDATED_INTERRUPT_ADDRESS 0x24A
#define GP_WB_ADCIF_CLR_BUFFER_A_UPDATED_INTERRUPT_LEN     1
#define GP_WB_ADCIF_CLR_BUFFER_A_UPDATED_INTERRUPT_MASK    0x08
#define GP_WB_ADCIF_CLR_BUFFER_A_UPDATED_INTERRUPT_LSB     3

#define GP_WB_ADCIF_CLR_BUFFER_B_UPDATED_INTERRUPT_ADDRESS 0x24A
#define GP_WB_ADCIF_CLR_BUFFER_B_UPDATED_INTERRUPT_LEN     1
#define GP_WB_ADCIF_CLR_BUFFER_B_UPDATED_INTERRUPT_MASK    0x10
#define GP_WB_ADCIF_CLR_BUFFER_B_UPDATED_INTERRUPT_LSB     4

#define GP_WB_ADCIF_CLR_FIFO_OVERRUN_INTERRUPT_ADDRESS 0x24A
#define GP_WB_ADCIF_CLR_FIFO_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_ADCIF_CLR_FIFO_OVERRUN_INTERRUPT_MASK    0x20
#define GP_WB_ADCIF_CLR_FIFO_OVERRUN_INTERRUPT_LSB     5

#define GP_WB_ADCIF_CLR_CYCLE_DONE_INTERRUPT_ADDRESS 0x24A
#define GP_WB_ADCIF_CLR_CYCLE_DONE_INTERRUPT_LEN     1
#define GP_WB_ADCIF_CLR_CYCLE_DONE_INTERRUPT_MASK    0x40
#define GP_WB_ADCIF_CLR_CYCLE_DONE_INTERRUPT_LSB     6

#define GP_WB_ADCIF_CLR_OVERVOLTAGE_INTERRUPT_ADDRESS 0x24A
#define GP_WB_ADCIF_CLR_OVERVOLTAGE_INTERRUPT_LEN     1
#define GP_WB_ADCIF_CLR_OVERVOLTAGE_INTERRUPT_MASK    0x80
#define GP_WB_ADCIF_CLR_OVERVOLTAGE_INTERRUPT_LSB     7

#define GP_WB_ADCIF_FIFO_RESULT_0_ADDRESS 0x24C
#define GP_WB_ADCIF_FIFO_RESULT_0_LEN     1
#define GP_WB_ADCIF_FIFO_RESULT_0_MASK    0x00FF
#define GP_WB_ADCIF_FIFO_RESULT_0_LSB     0

#define GP_WB_ADCIF_FIFO_RESULT_ADDRESS 0x24C
#define GP_WB_ADCIF_FIFO_RESULT_LEN     2
#define GP_WB_ADCIF_FIFO_RESULT_MASK    0x03FF
#define GP_WB_ADCIF_FIFO_RESULT_LSB     0

#define GP_WB_ADCIF_BUFFER_A_RESULT_0_ADDRESS 0x24E
#define GP_WB_ADCIF_BUFFER_A_RESULT_0_LEN     1
#define GP_WB_ADCIF_BUFFER_A_RESULT_0_MASK    0x00FF
#define GP_WB_ADCIF_BUFFER_A_RESULT_0_LSB     0

#define GP_WB_ADCIF_BUFFER_A_RESULT_ADDRESS 0x24E
#define GP_WB_ADCIF_BUFFER_A_RESULT_LEN     2
#define GP_WB_ADCIF_BUFFER_A_RESULT_MASK    0x03FF
#define GP_WB_ADCIF_BUFFER_A_RESULT_LSB     0

#define GP_WB_ADCIF_BUFFER_B_RESULT_0_ADDRESS 0x250
#define GP_WB_ADCIF_BUFFER_B_RESULT_0_LEN     1
#define GP_WB_ADCIF_BUFFER_B_RESULT_0_MASK    0x00FF
#define GP_WB_ADCIF_BUFFER_B_RESULT_0_LSB     0

#define GP_WB_ADCIF_BUFFER_B_RESULT_ADDRESS 0x250
#define GP_WB_ADCIF_BUFFER_B_RESULT_LEN     2
#define GP_WB_ADCIF_BUFFER_B_RESULT_MASK    0x03FF
#define GP_WB_ADCIF_BUFFER_B_RESULT_LSB     0

#define GP_WB_ADCIF_ADC_LDO_REFBITS_ADDRESS 0x252
#define GP_WB_ADCIF_ADC_LDO_REFBITS_LEN     1
#define GP_WB_ADCIF_ADC_LDO_REFBITS_MASK    0x0007
#define GP_WB_ADCIF_ADC_LDO_REFBITS_LSB     0

#define GP_WB_ADCIF_ADC_LDO_PUP_ADDRESS 0x252
#define GP_WB_ADCIF_ADC_LDO_PUP_LEN     1
#define GP_WB_ADCIF_ADC_LDO_PUP_MASK    0x0008
#define GP_WB_ADCIF_ADC_LDO_PUP_LSB     3

#define GP_WB_ADCIF_ADC_LDO_RDY_PUP_ADDRESS 0x252
#define GP_WB_ADCIF_ADC_LDO_RDY_PUP_LEN     1
#define GP_WB_ADCIF_ADC_LDO_RDY_PUP_MASK    0x0010
#define GP_WB_ADCIF_ADC_LDO_RDY_PUP_LSB     4

#define GP_WB_ADCIF_ADC_VDDREF_BUF_PUP_ADDRESS 0x252
#define GP_WB_ADCIF_ADC_VDDREF_BUF_PUP_LEN     1
#define GP_WB_ADCIF_ADC_VDDREF_BUF_PUP_MASK    0x0020
#define GP_WB_ADCIF_ADC_VDDREF_BUF_PUP_LSB     5

#define GP_WB_ADCIF_ADC_VCM_BUF_PUP_ADDRESS 0x252
#define GP_WB_ADCIF_ADC_VCM_BUF_PUP_LEN     1
#define GP_WB_ADCIF_ADC_VCM_BUF_PUP_MASK    0x0040
#define GP_WB_ADCIF_ADC_VCM_BUF_PUP_LSB     6

#define GP_WB_ADCIF_ADC_CLK_COMP_PUP_ADDRESS 0x252
#define GP_WB_ADCIF_ADC_CLK_COMP_PUP_LEN     1
#define GP_WB_ADCIF_ADC_CLK_COMP_PUP_MASK    0x0080
#define GP_WB_ADCIF_ADC_CLK_COMP_PUP_LSB     7

#define GP_WB_ADCIF_ADC_INPUT_BUF_PUP_ADDRESS 0x252
#define GP_WB_ADCIF_ADC_INPUT_BUF_PUP_LEN     1
#define GP_WB_ADCIF_ADC_INPUT_BUF_PUP_MASK    0x0100
#define GP_WB_ADCIF_ADC_INPUT_BUF_PUP_LSB     8

#define GP_WB_ADCIF_ADC_TEMP_SENSOR_PUP_ADDRESS 0x252
#define GP_WB_ADCIF_ADC_TEMP_SENSOR_PUP_LEN     1
#define GP_WB_ADCIF_ADC_TEMP_SENSOR_PUP_MASK    0x0200
#define GP_WB_ADCIF_ADC_TEMP_SENSOR_PUP_LSB     9

#define GP_WB_ADCIF_ADC_VOLT_DIV_ENA_ADDRESS 0x252
#define GP_WB_ADCIF_ADC_VOLT_DIV_ENA_LEN     1
#define GP_WB_ADCIF_ADC_VOLT_DIV_ENA_MASK    0x0400
#define GP_WB_ADCIF_ADC_VOLT_DIV_ENA_LSB     10

#define GP_WB_ADCIF_ADC_CLAMP_COMP_PUP_ADDRESS 0x252
#define GP_WB_ADCIF_ADC_CLAMP_COMP_PUP_LEN     1
#define GP_WB_ADCIF_ADC_CLAMP_COMP_PUP_MASK    0x0800
#define GP_WB_ADCIF_ADC_CLAMP_COMP_PUP_LSB     11

#define GP_WB_ADCIF_ADC_LDO_LPMODE_ENA_ADDRESS 0x252
#define GP_WB_ADCIF_ADC_LDO_LPMODE_ENA_LEN     1
#define GP_WB_ADCIF_ADC_LDO_LPMODE_ENA_MASK    0x1000
#define GP_WB_ADCIF_ADC_LDO_LPMODE_ENA_LSB     12

#define GP_WB_ADCIF_ADC_LDO_BLEED_ENA_ADDRESS 0x252
#define GP_WB_ADCIF_ADC_LDO_BLEED_ENA_LEN     1
#define GP_WB_ADCIF_ADC_LDO_BLEED_ENA_MASK    0x2000
#define GP_WB_ADCIF_ADC_LDO_BLEED_ENA_LSB     13

#define GP_WB_ADCIF_ADC_LDO_RESBYP_ENA_ADDRESS 0x252
#define GP_WB_ADCIF_ADC_LDO_RESBYP_ENA_LEN     1
#define GP_WB_ADCIF_ADC_LDO_RESBYP_ENA_MASK    0x4000
#define GP_WB_ADCIF_ADC_LDO_RESBYP_ENA_LSB     14

#define GP_WB_ADCIF_ADC_DEBUG_ADDRESS 0x254
#define GP_WB_ADCIF_ADC_DEBUG_LEN     1
#define GP_WB_ADCIF_ADC_DEBUG_MASK    0x07
#define GP_WB_ADCIF_ADC_DEBUG_LSB     0

#define GP_WB_ADCIF_ADC_CONV_REQUEST_ADDRESS 0x255
#define GP_WB_ADCIF_ADC_CONV_REQUEST_LEN     1
#define GP_WB_ADCIF_ADC_CONV_REQUEST_MASK    0x01
#define GP_WB_ADCIF_ADC_CONV_REQUEST_LSB     0

#define GP_WB_ADCIF_ADC_SEL_OVERRULE_ENA_ADDRESS 0x255
#define GP_WB_ADCIF_ADC_SEL_OVERRULE_ENA_LEN     1
#define GP_WB_ADCIF_ADC_SEL_OVERRULE_ENA_MASK    0x02
#define GP_WB_ADCIF_ADC_SEL_OVERRULE_ENA_LSB     1

#define GP_WB_ADCIF_ADC_SEL_OVERRULE_ADDRESS 0x255
#define GP_WB_ADCIF_ADC_SEL_OVERRULE_LEN     1
#define GP_WB_ADCIF_ADC_SEL_OVERRULE_MASK    0x3C
#define GP_WB_ADCIF_ADC_SEL_OVERRULE_LSB     2

#define GP_WB_ADCIF_UNMASKED_BUFFER_A_UPDATED_INTERRUPT_ADDRESS 0x256
#define GP_WB_ADCIF_UNMASKED_BUFFER_A_UPDATED_INTERRUPT_LEN     1
#define GP_WB_ADCIF_UNMASKED_BUFFER_A_UPDATED_INTERRUPT_MASK    0x0001
#define GP_WB_ADCIF_UNMASKED_BUFFER_A_UPDATED_INTERRUPT_LSB     0

#define GP_WB_ADCIF_UNMASKED_BUFFER_B_UPDATED_INTERRUPT_ADDRESS 0x256
#define GP_WB_ADCIF_UNMASKED_BUFFER_B_UPDATED_INTERRUPT_LEN     1
#define GP_WB_ADCIF_UNMASKED_BUFFER_B_UPDATED_INTERRUPT_MASK    0x0002
#define GP_WB_ADCIF_UNMASKED_BUFFER_B_UPDATED_INTERRUPT_LSB     1

#define GP_WB_ADCIF_UNMASKED_FIFO_NOT_EMPTY_INTERRUPT_ADDRESS 0x256
#define GP_WB_ADCIF_UNMASKED_FIFO_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_ADCIF_UNMASKED_FIFO_NOT_EMPTY_INTERRUPT_MASK    0x0004
#define GP_WB_ADCIF_UNMASKED_FIFO_NOT_EMPTY_INTERRUPT_LSB     2

#define GP_WB_ADCIF_UNMASKED_FIFO_OVERRUN_INTERRUPT_ADDRESS 0x256
#define GP_WB_ADCIF_UNMASKED_FIFO_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_ADCIF_UNMASKED_FIFO_OVERRUN_INTERRUPT_MASK    0x0008
#define GP_WB_ADCIF_UNMASKED_FIFO_OVERRUN_INTERRUPT_LSB     3

#define GP_WB_ADCIF_UNMASKED_CYCLE_DONE_INTERRUPT_ADDRESS 0x256
#define GP_WB_ADCIF_UNMASKED_CYCLE_DONE_INTERRUPT_LEN     1
#define GP_WB_ADCIF_UNMASKED_CYCLE_DONE_INTERRUPT_MASK    0x0010
#define GP_WB_ADCIF_UNMASKED_CYCLE_DONE_INTERRUPT_LSB     4

#define GP_WB_ADCIF_UNMASKED_OVERVOLTAGE_INTERRUPT_ADDRESS 0x256
#define GP_WB_ADCIF_UNMASKED_OVERVOLTAGE_INTERRUPT_LEN     1
#define GP_WB_ADCIF_UNMASKED_OVERVOLTAGE_INTERRUPT_MASK    0x0020
#define GP_WB_ADCIF_UNMASKED_OVERVOLTAGE_INTERRUPT_LSB     5

#define GP_WB_ADCIF_CONVERSION_CYCLE_BUSY_ADDRESS 0x256
#define GP_WB_ADCIF_CONVERSION_CYCLE_BUSY_LEN     1
#define GP_WB_ADCIF_CONVERSION_CYCLE_BUSY_MASK    0x0040
#define GP_WB_ADCIF_CONVERSION_CYCLE_BUSY_LSB     6

#define GP_WB_ADCIF_ACTIVE_SLOT_IDX_ADDRESS 0x256
#define GP_WB_ADCIF_ACTIVE_SLOT_IDX_LEN     1
#define GP_WB_ADCIF_ACTIVE_SLOT_IDX_MASK    0x0300
#define GP_WB_ADCIF_ACTIVE_SLOT_IDX_LSB     8

#define GP_WB_ADCIF_EOC_COUNTER_VALUE_ADDRESS 0x256
#define GP_WB_ADCIF_EOC_COUNTER_VALUE_LEN     1
#define GP_WB_ADCIF_EOC_COUNTER_VALUE_MASK    0x3C00
#define GP_WB_ADCIF_EOC_COUNTER_VALUE_LSB     10

#define GP_WB_ADCIF_ADC_LDO_RDY_ADDRESS 0x258
#define GP_WB_ADCIF_ADC_LDO_RDY_LEN     1
#define GP_WB_ADCIF_ADC_LDO_RDY_MASK    0x01
#define GP_WB_ADCIF_ADC_LDO_RDY_LSB     0

#define GP_WB_ADCIF_ADC_OVERVOLTAGE_ADDRESS 0x258
#define GP_WB_ADCIF_ADC_OVERVOLTAGE_LEN     1
#define GP_WB_ADCIF_ADC_OVERVOLTAGE_MASK    0x02
#define GP_WB_ADCIF_ADC_OVERVOLTAGE_LSB     1

/***************************
 * layout: ssp
 ***************************/
#define GP_WB_SSP_A_PTR_ADDRESS 0x260
#define GP_WB_SSP_A_PTR_LEN     3
#define GP_WB_SSP_A_PTR_MASK    0x07FFFF
#define GP_WB_SSP_A_PTR_LSB     0

#define GP_WB_SSP_A_LEN_ADDRESS 0x263
#define GP_WB_SSP_A_LEN_LEN     1
#define GP_WB_SSP_A_LEN_MASK    0xFF
#define GP_WB_SSP_A_LEN_LSB     0

#define GP_WB_SSP_MSG_PTR_ADDRESS 0x264
#define GP_WB_SSP_MSG_PTR_LEN     3
#define GP_WB_SSP_MSG_PTR_MASK    0x07FFFF
#define GP_WB_SSP_MSG_PTR_LSB     0

#define GP_WB_SSP_MSG_LEN_ADDRESS 0x267
#define GP_WB_SSP_MSG_LEN_LEN     1
#define GP_WB_SSP_MSG_LEN_MASK    0xFF
#define GP_WB_SSP_MSG_LEN_LSB     0

#define GP_WB_SSP_MIC_PTR_ADDRESS 0x268
#define GP_WB_SSP_MIC_PTR_LEN     3
#define GP_WB_SSP_MIC_PTR_MASK    0x07FFFF
#define GP_WB_SSP_MIC_PTR_LSB     0

#define GP_WB_SSP_KEY_PTR_ADDRESS 0x26C
#define GP_WB_SSP_KEY_PTR_LEN     3
#define GP_WB_SSP_KEY_PTR_MASK    0x07FFFF
#define GP_WB_SSP_KEY_PTR_LSB     0

#define GP_WB_SSP_KEY_LEN_ADDRESS 0x26F
#define GP_WB_SSP_KEY_LEN_LEN     1
#define GP_WB_SSP_KEY_LEN_MASK    0x03
#define GP_WB_SSP_KEY_LEN_LSB     0

#define GP_WB_SSP_MIC_LEN_ADDRESS 0x26F
#define GP_WB_SSP_MIC_LEN_LEN     1
#define GP_WB_SSP_MIC_LEN_MASK    0x3C
#define GP_WB_SSP_MIC_LEN_LSB     2

#define GP_WB_SSP_MSG_OUT_PTR_ADDRESS 0x270
#define GP_WB_SSP_MSG_OUT_PTR_LEN     3
#define GP_WB_SSP_MSG_OUT_PTR_MASK    0x07FFFF
#define GP_WB_SSP_MSG_OUT_PTR_LSB     0

#define GP_WB_SSP_NONCE_PTR_ADDRESS 0x274
#define GP_WB_SSP_NONCE_PTR_LEN     3
#define GP_WB_SSP_NONCE_PTR_MASK    0x07FFFF
#define GP_WB_SSP_NONCE_PTR_LSB     0

#define GP_WB_SSP_MODE_ADDRESS 0x277
#define GP_WB_SSP_MODE_LEN     1
#define GP_WB_SSP_MODE_MASK    0x03
#define GP_WB_SSP_MODE_LSB     0

#define GP_WB_SSP_USE_SKEY_ADDRESS 0x277
#define GP_WB_SSP_USE_SKEY_LEN     1
#define GP_WB_SSP_USE_SKEY_MASK    0x04
#define GP_WB_SSP_USE_SKEY_LSB     2

#define GP_WB_SSP_START_ENCRYPT_ADDRESS 0x278
#define GP_WB_SSP_START_ENCRYPT_LEN     1
#define GP_WB_SSP_START_ENCRYPT_MASK    0x01
#define GP_WB_SSP_START_ENCRYPT_LSB     0

#define GP_WB_SSP_CLR_DONE_INTERRUPT_ADDRESS 0x278
#define GP_WB_SSP_CLR_DONE_INTERRUPT_LEN     1
#define GP_WB_SSP_CLR_DONE_INTERRUPT_MASK    0x02
#define GP_WB_SSP_CLR_DONE_INTERRUPT_LSB     1

#define GP_WB_SSP_BUSY_ADDRESS 0x279
#define GP_WB_SSP_BUSY_LEN     1
#define GP_WB_SSP_BUSY_MASK    0x01
#define GP_WB_SSP_BUSY_LSB     0

#define GP_WB_SSP_MEM_ERR_ADDRESS 0x279
#define GP_WB_SSP_MEM_ERR_LEN     1
#define GP_WB_SSP_MEM_ERR_MASK    0x02
#define GP_WB_SSP_MEM_ERR_LSB     1

#define GP_WB_SSP_DONE_UNMASKED_INTERRUPT_ADDRESS 0x279
#define GP_WB_SSP_DONE_UNMASKED_INTERRUPT_LEN     1
#define GP_WB_SSP_DONE_UNMASKED_INTERRUPT_MASK    0x04
#define GP_WB_SSP_DONE_UNMASKED_INTERRUPT_LSB     2

/***************************
 * layout: uart
 ***************************/
#define GP_WB_UART_TX_DATA_0_ADDRESS 0x280
#define GP_WB_UART_TX_DATA_0_LEN     1
#define GP_WB_UART_TX_DATA_0_MASK    0x00FF
#define GP_WB_UART_TX_DATA_0_LSB     0

#define GP_WB_UART_TX_DATA_1_ADDRESS 0x280
#define GP_WB_UART_TX_DATA_1_LEN     1
#define GP_WB_UART_TX_DATA_1_MASK    0x0100
#define GP_WB_UART_TX_DATA_1_LSB     8

#define GP_WB_UART_RX_DATA_0_ADDRESS 0x282
#define GP_WB_UART_RX_DATA_0_LEN     1
#define GP_WB_UART_RX_DATA_0_MASK    0x00FF
#define GP_WB_UART_RX_DATA_0_LSB     0

#define GP_WB_UART_RX_DATA_1_ADDRESS 0x282
#define GP_WB_UART_RX_DATA_1_LEN     1
#define GP_WB_UART_RX_DATA_1_MASK    0x0100
#define GP_WB_UART_RX_DATA_1_LSB     8

#define GP_WB_UART_BAUD_RATE_ADDRESS 0x284
#define GP_WB_UART_BAUD_RATE_LEN     2
#define GP_WB_UART_BAUD_RATE_MASK    0x0FFF
#define GP_WB_UART_BAUD_RATE_LSB     0

#define GP_WB_UART_DATA_BITS_ADDRESS 0x286
#define GP_WB_UART_DATA_BITS_LEN     1
#define GP_WB_UART_DATA_BITS_MASK    0x000F
#define GP_WB_UART_DATA_BITS_LSB     0

#define GP_WB_UART_PARITY_ADDRESS 0x286
#define GP_WB_UART_PARITY_LEN     1
#define GP_WB_UART_PARITY_MASK    0x0030
#define GP_WB_UART_PARITY_LSB     4

#define GP_WB_UART_STOP_BITS_ADDRESS 0x286
#define GP_WB_UART_STOP_BITS_LEN     1
#define GP_WB_UART_STOP_BITS_MASK    0x0040
#define GP_WB_UART_STOP_BITS_LSB     6

#define GP_WB_UART_USE_SYNC_BIT_ADDRESS 0x286
#define GP_WB_UART_USE_SYNC_BIT_LEN     1
#define GP_WB_UART_USE_SYNC_BIT_MASK    0x0080
#define GP_WB_UART_USE_SYNC_BIT_LSB     7

#define GP_WB_UART_RX_ENABLE_ADDRESS 0x286
#define GP_WB_UART_RX_ENABLE_LEN     1
#define GP_WB_UART_RX_ENABLE_MASK    0x0100
#define GP_WB_UART_RX_ENABLE_LSB     8

#define GP_WB_UART_BIT_REVERSE_REPLY_ADDRESS 0x286
#define GP_WB_UART_BIT_REVERSE_REPLY_LEN     1
#define GP_WB_UART_BIT_REVERSE_REPLY_MASK    0x0200
#define GP_WB_UART_BIT_REVERSE_REPLY_LSB     9

#define GP_WB_UART_RX_MAP_ADDRESS 0x288
#define GP_WB_UART_RX_MAP_LEN     1
#define GP_WB_UART_RX_MAP_MASK    0x07
#define GP_WB_UART_RX_MAP_LSB     0

#define GP_WB_UART_TX_MAP_ADDRESS 0x288
#define GP_WB_UART_TX_MAP_LEN     1
#define GP_WB_UART_TX_MAP_MASK    0x38
#define GP_WB_UART_TX_MAP_LSB     3

#define GP_WB_UART_UNMASKED_TX_NOT_BUSY_INTERRUPT_ADDRESS 0x289
#define GP_WB_UART_UNMASKED_TX_NOT_BUSY_INTERRUPT_LEN     1
#define GP_WB_UART_UNMASKED_TX_NOT_BUSY_INTERRUPT_MASK    0x01
#define GP_WB_UART_UNMASKED_TX_NOT_BUSY_INTERRUPT_LSB     0

#define GP_WB_UART_UNMASKED_TX_NOT_FULL_INTERRUPT_ADDRESS 0x289
#define GP_WB_UART_UNMASKED_TX_NOT_FULL_INTERRUPT_LEN     1
#define GP_WB_UART_UNMASKED_TX_NOT_FULL_INTERRUPT_MASK    0x02
#define GP_WB_UART_UNMASKED_TX_NOT_FULL_INTERRUPT_LSB     1

#define GP_WB_UART_UNMASKED_RX_NOT_EMPTY_INTERRUPT_ADDRESS 0x289
#define GP_WB_UART_UNMASKED_RX_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_UART_UNMASKED_RX_NOT_EMPTY_INTERRUPT_MASK    0x04
#define GP_WB_UART_UNMASKED_RX_NOT_EMPTY_INTERRUPT_LSB     2

#define GP_WB_UART_UNMASKED_RX_OVERRUN_INTERRUPT_ADDRESS 0x289
#define GP_WB_UART_UNMASKED_RX_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_UART_UNMASKED_RX_OVERRUN_INTERRUPT_MASK    0x08
#define GP_WB_UART_UNMASKED_RX_OVERRUN_INTERRUPT_LSB     3

#define GP_WB_UART_UNMASKED_RX_PARITY_ERROR_INTERRUPT_ADDRESS 0x289
#define GP_WB_UART_UNMASKED_RX_PARITY_ERROR_INTERRUPT_LEN     1
#define GP_WB_UART_UNMASKED_RX_PARITY_ERROR_INTERRUPT_MASK    0x10
#define GP_WB_UART_UNMASKED_RX_PARITY_ERROR_INTERRUPT_LSB     4

#define GP_WB_UART_UNMASKED_RX_FRAMING_ERROR_INTERRUPT_ADDRESS 0x289
#define GP_WB_UART_UNMASKED_RX_FRAMING_ERROR_INTERRUPT_LEN     1
#define GP_WB_UART_UNMASKED_RX_FRAMING_ERROR_INTERRUPT_MASK    0x20
#define GP_WB_UART_UNMASKED_RX_FRAMING_ERROR_INTERRUPT_LSB     5

#define GP_WB_UART_RX_NOT_BUSY_ADDRESS 0x289
#define GP_WB_UART_RX_NOT_BUSY_LEN     1
#define GP_WB_UART_RX_NOT_BUSY_MASK    0x40
#define GP_WB_UART_RX_NOT_BUSY_LSB     6

#define GP_WB_UART_CLEAR_RX_OVERRUN_INTERRUPT_ADDRESS 0x28A
#define GP_WB_UART_CLEAR_RX_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_UART_CLEAR_RX_OVERRUN_INTERRUPT_MASK    0x01
#define GP_WB_UART_CLEAR_RX_OVERRUN_INTERRUPT_LSB     0

#define GP_WB_UART_CLEAR_RX_PARITY_ERROR_INTERRUPT_ADDRESS 0x28A
#define GP_WB_UART_CLEAR_RX_PARITY_ERROR_INTERRUPT_LEN     1
#define GP_WB_UART_CLEAR_RX_PARITY_ERROR_INTERRUPT_MASK    0x02
#define GP_WB_UART_CLEAR_RX_PARITY_ERROR_INTERRUPT_LSB     1

#define GP_WB_UART_CLEAR_RX_FRAMING_ERROR_INTERRUPT_ADDRESS 0x28A
#define GP_WB_UART_CLEAR_RX_FRAMING_ERROR_INTERRUPT_LEN     1
#define GP_WB_UART_CLEAR_RX_FRAMING_ERROR_INTERRUPT_MASK    0x04
#define GP_WB_UART_CLEAR_RX_FRAMING_ERROR_INTERRUPT_LSB     2

/***************************
 * layout: spi_m
 ***************************/
#define GP_WB_SPI_M_TX_DATA_0_ADDRESS 0x2A0
#define GP_WB_SPI_M_TX_DATA_0_LEN     1
#define GP_WB_SPI_M_TX_DATA_0_MASK    0xFF
#define GP_WB_SPI_M_TX_DATA_0_LSB     0

#define GP_WB_SPI_M_TX_DATA_1_ADDRESS 0x2A1
#define GP_WB_SPI_M_TX_DATA_1_LEN     1
#define GP_WB_SPI_M_TX_DATA_1_MASK    0xFF
#define GP_WB_SPI_M_TX_DATA_1_LSB     0

#define GP_WB_SPI_M_RX_DATA_0_ADDRESS 0x2A2
#define GP_WB_SPI_M_RX_DATA_0_LEN     1
#define GP_WB_SPI_M_RX_DATA_0_MASK    0xFF
#define GP_WB_SPI_M_RX_DATA_0_LSB     0

#define GP_WB_SPI_M_RX_DATA_1_ADDRESS 0x2A3
#define GP_WB_SPI_M_RX_DATA_1_LEN     1
#define GP_WB_SPI_M_RX_DATA_1_MASK    0xFF
#define GP_WB_SPI_M_RX_DATA_1_LSB     0

#define GP_WB_SPI_M_DATA_BITS_ADDRESS 0x2A4
#define GP_WB_SPI_M_DATA_BITS_LEN     1
#define GP_WB_SPI_M_DATA_BITS_MASK    0x000F
#define GP_WB_SPI_M_DATA_BITS_LSB     0

#define GP_WB_SPI_M_SCLK_FREQ_ADDRESS 0x2A4
#define GP_WB_SPI_M_SCLK_FREQ_LEN     1
#define GP_WB_SPI_M_SCLK_FREQ_MASK    0x0070
#define GP_WB_SPI_M_SCLK_FREQ_LSB     4

#define GP_WB_SPI_M_LSB_FIRST_ADDRESS 0x2A4
#define GP_WB_SPI_M_LSB_FIRST_LEN     1
#define GP_WB_SPI_M_LSB_FIRST_MASK    0x0080
#define GP_WB_SPI_M_LSB_FIRST_LSB     7

#define GP_WB_SPI_M_MODE_ADDRESS 0x2A4
#define GP_WB_SPI_M_MODE_LEN     1
#define GP_WB_SPI_M_MODE_MASK    0x0300
#define GP_WB_SPI_M_MODE_LSB     8

#define GP_WB_SPI_M_FREE_RUNNING_ADDRESS 0x2A4
#define GP_WB_SPI_M_FREE_RUNNING_LEN     1
#define GP_WB_SPI_M_FREE_RUNNING_MASK    0x0400
#define GP_WB_SPI_M_FREE_RUNNING_LSB     10

#define GP_WB_SPI_M_MISO_MAP_ADDRESS 0x2A6
#define GP_WB_SPI_M_MISO_MAP_LEN     1
#define GP_WB_SPI_M_MISO_MAP_MASK    0x07
#define GP_WB_SPI_M_MISO_MAP_LSB     0

#define GP_WB_SPI_M_SS_MAP_ADDRESS 0x2A6
#define GP_WB_SPI_M_SS_MAP_LEN     1
#define GP_WB_SPI_M_SS_MAP_MASK    0x38
#define GP_WB_SPI_M_SS_MAP_LSB     3

#define GP_WB_SPI_M_SCK_MAP_ADDRESS 0x2A7
#define GP_WB_SPI_M_SCK_MAP_LEN     1
#define GP_WB_SPI_M_SCK_MAP_MASK    0x07
#define GP_WB_SPI_M_SCK_MAP_LSB     0

#define GP_WB_SPI_M_MOSI_MAP_ADDRESS 0x2A7
#define GP_WB_SPI_M_MOSI_MAP_LEN     1
#define GP_WB_SPI_M_MOSI_MAP_MASK    0x38
#define GP_WB_SPI_M_MOSI_MAP_LSB     3

#define GP_WB_SPI_M_UNMASKED_NOT_BUSY_INTERRUPT_ADDRESS 0x2A8
#define GP_WB_SPI_M_UNMASKED_NOT_BUSY_INTERRUPT_LEN     1
#define GP_WB_SPI_M_UNMASKED_NOT_BUSY_INTERRUPT_MASK    0x01
#define GP_WB_SPI_M_UNMASKED_NOT_BUSY_INTERRUPT_LSB     0

#define GP_WB_SPI_M_UNMASKED_TX_NOT_FULL_INTERRUPT_ADDRESS 0x2A8
#define GP_WB_SPI_M_UNMASKED_TX_NOT_FULL_INTERRUPT_LEN     1
#define GP_WB_SPI_M_UNMASKED_TX_NOT_FULL_INTERRUPT_MASK    0x02
#define GP_WB_SPI_M_UNMASKED_TX_NOT_FULL_INTERRUPT_LSB     1

#define GP_WB_SPI_M_UNMASKED_RX_NOT_EMPTY_INTERRUPT_ADDRESS 0x2A8
#define GP_WB_SPI_M_UNMASKED_RX_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_SPI_M_UNMASKED_RX_NOT_EMPTY_INTERRUPT_MASK    0x04
#define GP_WB_SPI_M_UNMASKED_RX_NOT_EMPTY_INTERRUPT_LSB     2

#define GP_WB_SPI_M_UNMASKED_RX_OVERRUN_INTERRUPT_ADDRESS 0x2A8
#define GP_WB_SPI_M_UNMASKED_RX_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_SPI_M_UNMASKED_RX_OVERRUN_INTERRUPT_MASK    0x08
#define GP_WB_SPI_M_UNMASKED_RX_OVERRUN_INTERRUPT_LSB     3

#define GP_WB_SPI_M_CLEAR_RX_OVERRUN_INTERRUPT_ADDRESS 0x2A9
#define GP_WB_SPI_M_CLEAR_RX_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_SPI_M_CLEAR_RX_OVERRUN_INTERRUPT_MASK    0x01
#define GP_WB_SPI_M_CLEAR_RX_OVERRUN_INTERRUPT_LSB     0

/***************************
 * layout: keypad_scan
 ***************************/
#define GP_WB_KEYPAD_SCAN_KEYPAD_ENABLE_ADDRESS 0x2C0
#define GP_WB_KEYPAD_SCAN_KEYPAD_ENABLE_LEN     1
#define GP_WB_KEYPAD_SCAN_KEYPAD_ENABLE_MASK    0x01
#define GP_WB_KEYPAD_SCAN_KEYPAD_ENABLE_LSB     0

#define GP_WB_KEYPAD_SCAN_SENSITIVE_DURING_ACTIVE_ADDRESS 0x2C0
#define GP_WB_KEYPAD_SCAN_SENSITIVE_DURING_ACTIVE_LEN     1
#define GP_WB_KEYPAD_SCAN_SENSITIVE_DURING_ACTIVE_MASK    0x02
#define GP_WB_KEYPAD_SCAN_SENSITIVE_DURING_ACTIVE_LSB     1

#define GP_WB_KEYPAD_SCAN_PROLONGED_ROW_DRIVE_ADDRESS 0x2C0
#define GP_WB_KEYPAD_SCAN_PROLONGED_ROW_DRIVE_LEN     1
#define GP_WB_KEYPAD_SCAN_PROLONGED_ROW_DRIVE_MASK    0x04
#define GP_WB_KEYPAD_SCAN_PROLONGED_ROW_DRIVE_LSB     2

#define GP_WB_KEYPAD_SCAN_KEYP_SELECT_ALTERNATIVE_PIN_MAP_ADDRESS 0x2C0
#define GP_WB_KEYPAD_SCAN_KEYP_SELECT_ALTERNATIVE_PIN_MAP_LEN     1
#define GP_WB_KEYPAD_SCAN_KEYP_SELECT_ALTERNATIVE_PIN_MAP_MASK    0x08
#define GP_WB_KEYPAD_SCAN_KEYP_SELECT_ALTERNATIVE_PIN_MAP_LSB     3

#define GP_WB_KEYPAD_SCAN_SSO_SPREAD_ENABLE_ADDRESS 0x2C0
#define GP_WB_KEYPAD_SCAN_SSO_SPREAD_ENABLE_LEN     1
#define GP_WB_KEYPAD_SCAN_SSO_SPREAD_ENABLE_MASK    0x10
#define GP_WB_KEYPAD_SCAN_SSO_SPREAD_ENABLE_LSB     4

#define GP_WB_KEYPAD_SCAN_ENABLE_CLK_KEYPAD_BY_UC_ADDRESS 0x2C0
#define GP_WB_KEYPAD_SCAN_ENABLE_CLK_KEYPAD_BY_UC_LEN     1
#define GP_WB_KEYPAD_SCAN_ENABLE_CLK_KEYPAD_BY_UC_MASK    0x20
#define GP_WB_KEYPAD_SCAN_ENABLE_CLK_KEYPAD_BY_UC_LSB     5

#define GP_WB_KEYPAD_SCAN_MATRIX_SCANS_ADDRESS 0x2C1
#define GP_WB_KEYPAD_SCAN_MATRIX_SCANS_LEN     1
#define GP_WB_KEYPAD_SCAN_MATRIX_SCANS_MASK    0xFF
#define GP_WB_KEYPAD_SCAN_MATRIX_SCANS_LSB     0

#define GP_WB_KEYPAD_SCAN_MATRIX_SENSES_ADDRESS 0x2C2
#define GP_WB_KEYPAD_SCAN_MATRIX_SENSES_LEN     1
#define GP_WB_KEYPAD_SCAN_MATRIX_SENSES_MASK    0xFF
#define GP_WB_KEYPAD_SCAN_MATRIX_SENSES_LSB     0

#define GP_WB_KEYPAD_SCAN_ACTIVE_COLUMNS_CHARGE_PERIOD_ADDRESS 0x2C3
#define GP_WB_KEYPAD_SCAN_ACTIVE_COLUMNS_CHARGE_PERIOD_LEN     1
#define GP_WB_KEYPAD_SCAN_ACTIVE_COLUMNS_CHARGE_PERIOD_MASK    0xFF
#define GP_WB_KEYPAD_SCAN_ACTIVE_COLUMNS_CHARGE_PERIOD_LSB     0

#define GP_WB_KEYPAD_SCAN_PASSIVE_COLUMNS_CHARGE_PERIOD_ADDRESS 0x2C4
#define GP_WB_KEYPAD_SCAN_PASSIVE_COLUMNS_CHARGE_PERIOD_LEN     1
#define GP_WB_KEYPAD_SCAN_PASSIVE_COLUMNS_CHARGE_PERIOD_MASK    0xFF
#define GP_WB_KEYPAD_SCAN_PASSIVE_COLUMNS_CHARGE_PERIOD_LSB     0

#define GP_WB_KEYPAD_SCAN_ROW_DRIVE_PERIOD_ADDRESS 0x2C5
#define GP_WB_KEYPAD_SCAN_ROW_DRIVE_PERIOD_LEN     1
#define GP_WB_KEYPAD_SCAN_ROW_DRIVE_PERIOD_MASK    0xFF
#define GP_WB_KEYPAD_SCAN_ROW_DRIVE_PERIOD_LSB     0

#define GP_WB_KEYPAD_SCAN_KEYPAD_SCAN_BUSY_ADDRESS 0x2C6
#define GP_WB_KEYPAD_SCAN_KEYPAD_SCAN_BUSY_LEN     1
#define GP_WB_KEYPAD_SCAN_KEYPAD_SCAN_BUSY_MASK    0x01
#define GP_WB_KEYPAD_SCAN_KEYPAD_SCAN_BUSY_LSB     0

#define GP_WB_KEYPAD_SCAN_KEYPAD_SCAN_STATE_ADDRESS 0x2C6
#define GP_WB_KEYPAD_SCAN_KEYPAD_SCAN_STATE_LEN     1
#define GP_WB_KEYPAD_SCAN_KEYPAD_SCAN_STATE_MASK    0x0E
#define GP_WB_KEYPAD_SCAN_KEYPAD_SCAN_STATE_LSB     1

#define GP_WB_KEYPAD_SCAN_KEYPAD_SCAN_COUNTER_ADDRESS 0x2C6
#define GP_WB_KEYPAD_SCAN_KEYPAD_SCAN_COUNTER_LEN     1
#define GP_WB_KEYPAD_SCAN_KEYPAD_SCAN_COUNTER_MASK    0x70
#define GP_WB_KEYPAD_SCAN_KEYPAD_SCAN_COUNTER_LSB     4

#define GP_WB_KEYPAD_SCAN_RESULTS_UPDATED_ADDRESS 0x2C7
#define GP_WB_KEYPAD_SCAN_RESULTS_UPDATED_LEN     1
#define GP_WB_KEYPAD_SCAN_RESULTS_UPDATED_MASK    0x01
#define GP_WB_KEYPAD_SCAN_RESULTS_UPDATED_LSB     0

#define GP_WB_KEYPAD_SCAN_RESULTS_CHANGED_ADDRESS 0x2C7
#define GP_WB_KEYPAD_SCAN_RESULTS_CHANGED_LEN     1
#define GP_WB_KEYPAD_SCAN_RESULTS_CHANGED_MASK    0x02
#define GP_WB_KEYPAD_SCAN_RESULTS_CHANGED_LSB     1

#define GP_WB_KEYPAD_SCAN_RESULTS_VALID_ADDRESS 0x2C7
#define GP_WB_KEYPAD_SCAN_RESULTS_VALID_LEN     1
#define GP_WB_KEYPAD_SCAN_RESULTS_VALID_MASK    0x04
#define GP_WB_KEYPAD_SCAN_RESULTS_VALID_LSB     2

#define GP_WB_KEYPAD_SCAN_KEYPAD_SCANS_ADDRESS 0x2C8
#define GP_WB_KEYPAD_SCAN_KEYPAD_SCANS_LEN     1
#define GP_WB_KEYPAD_SCAN_KEYPAD_SCANS_MASK    0xFF
#define GP_WB_KEYPAD_SCAN_KEYPAD_SCANS_LSB     0

#define GP_WB_KEYPAD_SCAN_KEYPAD_SENSES_ACTIVE_CHARGE_ADDRESS 0x2C9
#define GP_WB_KEYPAD_SCAN_KEYPAD_SENSES_ACTIVE_CHARGE_LEN     1
#define GP_WB_KEYPAD_SCAN_KEYPAD_SENSES_ACTIVE_CHARGE_MASK    0xFF
#define GP_WB_KEYPAD_SCAN_KEYPAD_SENSES_ACTIVE_CHARGE_LSB     0

#define GP_WB_KEYPAD_SCAN_KEYPAD_SENSES_ADDRESS 0x2CA
#define GP_WB_KEYPAD_SCAN_KEYPAD_SENSES_LEN     1
#define GP_WB_KEYPAD_SCAN_KEYPAD_SENSES_MASK    0xFF
#define GP_WB_KEYPAD_SCAN_KEYPAD_SENSES_LSB     0

#define GP_WB_KEYPAD_SCAN_CLEAR_RESULTS_UPDATED_ADDRESS 0x2CB
#define GP_WB_KEYPAD_SCAN_CLEAR_RESULTS_UPDATED_LEN     1
#define GP_WB_KEYPAD_SCAN_CLEAR_RESULTS_UPDATED_MASK    0x01
#define GP_WB_KEYPAD_SCAN_CLEAR_RESULTS_UPDATED_LSB     0

#define GP_WB_KEYPAD_SCAN_CLEAR_RESULTS_CHANGED_ADDRESS 0x2CB
#define GP_WB_KEYPAD_SCAN_CLEAR_RESULTS_CHANGED_LEN     1
#define GP_WB_KEYPAD_SCAN_CLEAR_RESULTS_CHANGED_MASK    0x02
#define GP_WB_KEYPAD_SCAN_CLEAR_RESULTS_CHANGED_LSB     1

#define GP_WB_KEYPAD_SCAN_CLEAR_RESULTS_VALID_ADDRESS 0x2CB
#define GP_WB_KEYPAD_SCAN_CLEAR_RESULTS_VALID_LEN     1
#define GP_WB_KEYPAD_SCAN_CLEAR_RESULTS_VALID_MASK    0x04
#define GP_WB_KEYPAD_SCAN_CLEAR_RESULTS_VALID_LSB     2

#define GP_WB_KEYPAD_SCAN_RESULTS_STABLE_COUNTER_ADDRESS 0x2CC
#define GP_WB_KEYPAD_SCAN_RESULTS_STABLE_COUNTER_LEN     1
#define GP_WB_KEYPAD_SCAN_RESULTS_STABLE_COUNTER_MASK    0xFF
#define GP_WB_KEYPAD_SCAN_RESULTS_STABLE_COUNTER_LSB     0

#define GP_WB_KEYPAD_SCAN_NUMBER_OF_KEYS_ADDRESS 0x2CD
#define GP_WB_KEYPAD_SCAN_NUMBER_OF_KEYS_LEN     1
#define GP_WB_KEYPAD_SCAN_NUMBER_OF_KEYS_MASK    0x03
#define GP_WB_KEYPAD_SCAN_NUMBER_OF_KEYS_LSB     0

#define GP_WB_KEYPAD_SCAN_SINGLE_KEY_SCAN_ADDRESS 0x2CD
#define GP_WB_KEYPAD_SCAN_SINGLE_KEY_SCAN_LEN     1
#define GP_WB_KEYPAD_SCAN_SINGLE_KEY_SCAN_MASK    0x1C
#define GP_WB_KEYPAD_SCAN_SINGLE_KEY_SCAN_LSB     2

#define GP_WB_KEYPAD_SCAN_SINGLE_KEY_SENSE_ADDRESS 0x2CD
#define GP_WB_KEYPAD_SCAN_SINGLE_KEY_SENSE_LEN     1
#define GP_WB_KEYPAD_SCAN_SINGLE_KEY_SENSE_MASK    0xE0
#define GP_WB_KEYPAD_SCAN_SINGLE_KEY_SENSE_LSB     5

#define GP_WB_KEYPAD_SCAN_KEY_VECTOR_0_ADDRESS 0x2CE
#define GP_WB_KEYPAD_SCAN_KEY_VECTOR_0_LEN     1
#define GP_WB_KEYPAD_SCAN_KEY_VECTOR_0_MASK    0xFF
#define GP_WB_KEYPAD_SCAN_KEY_VECTOR_0_LSB     0

#define GP_WB_KEYPAD_SCAN_KEY_VECTOR_1_ADDRESS 0x2CF
#define GP_WB_KEYPAD_SCAN_KEY_VECTOR_1_LEN     1
#define GP_WB_KEYPAD_SCAN_KEY_VECTOR_1_MASK    0xFF
#define GP_WB_KEYPAD_SCAN_KEY_VECTOR_1_LSB     0

#define GP_WB_KEYPAD_SCAN_KEY_VECTOR_2_ADDRESS 0x2D0
#define GP_WB_KEYPAD_SCAN_KEY_VECTOR_2_LEN     1
#define GP_WB_KEYPAD_SCAN_KEY_VECTOR_2_MASK    0xFF
#define GP_WB_KEYPAD_SCAN_KEY_VECTOR_2_LSB     0

#define GP_WB_KEYPAD_SCAN_KEY_VECTOR_3_ADDRESS 0x2D1
#define GP_WB_KEYPAD_SCAN_KEY_VECTOR_3_LEN     1
#define GP_WB_KEYPAD_SCAN_KEY_VECTOR_3_MASK    0xFF
#define GP_WB_KEYPAD_SCAN_KEY_VECTOR_3_LSB     0

#define GP_WB_KEYPAD_SCAN_KEY_VECTOR_4_ADDRESS 0x2D2
#define GP_WB_KEYPAD_SCAN_KEY_VECTOR_4_LEN     1
#define GP_WB_KEYPAD_SCAN_KEY_VECTOR_4_MASK    0xFF
#define GP_WB_KEYPAD_SCAN_KEY_VECTOR_4_LSB     0

#define GP_WB_KEYPAD_SCAN_KEY_VECTOR_5_ADDRESS 0x2D3
#define GP_WB_KEYPAD_SCAN_KEY_VECTOR_5_LEN     1
#define GP_WB_KEYPAD_SCAN_KEY_VECTOR_5_MASK    0xFF
#define GP_WB_KEYPAD_SCAN_KEY_VECTOR_5_LSB     0

#define GP_WB_KEYPAD_SCAN_KEY_VECTOR_6_ADDRESS 0x2D4
#define GP_WB_KEYPAD_SCAN_KEY_VECTOR_6_LEN     1
#define GP_WB_KEYPAD_SCAN_KEY_VECTOR_6_MASK    0xFF
#define GP_WB_KEYPAD_SCAN_KEY_VECTOR_6_LSB     0

#define GP_WB_KEYPAD_SCAN_KEY_VECTOR_7_ADDRESS 0x2D5
#define GP_WB_KEYPAD_SCAN_KEY_VECTOR_7_LEN     1
#define GP_WB_KEYPAD_SCAN_KEY_VECTOR_7_MASK    0xFF
#define GP_WB_KEYPAD_SCAN_KEY_VECTOR_7_LSB     0

#define GP_WB_KEYPAD_SCAN_UNMASKED_KEYPAD_INTERRUPT_ADDRESS 0x2D6
#define GP_WB_KEYPAD_SCAN_UNMASKED_KEYPAD_INTERRUPT_LEN     1
#define GP_WB_KEYPAD_SCAN_UNMASKED_KEYPAD_INTERRUPT_MASK    0x01
#define GP_WB_KEYPAD_SCAN_UNMASKED_KEYPAD_INTERRUPT_LSB     0

#define GP_WB_KEYPAD_SCAN_CLEAR_KEYPAD_INTERRUPT_ADDRESS 0x2D7
#define GP_WB_KEYPAD_SCAN_CLEAR_KEYPAD_INTERRUPT_LEN     1
#define GP_WB_KEYPAD_SCAN_CLEAR_KEYPAD_INTERRUPT_MASK    0x01
#define GP_WB_KEYPAD_SCAN_CLEAR_KEYPAD_INTERRUPT_LSB     0

#define GP_WB_KEYPAD_SCAN_RETENTION_UNMASKED_KEYPAD_INTERRUPT_ADDRESS 0x2D8
#define GP_WB_KEYPAD_SCAN_RETENTION_UNMASKED_KEYPAD_INTERRUPT_LEN     1
#define GP_WB_KEYPAD_SCAN_RETENTION_UNMASKED_KEYPAD_INTERRUPT_MASK    0x01
#define GP_WB_KEYPAD_SCAN_RETENTION_UNMASKED_KEYPAD_INTERRUPT_LSB     0

#define GP_WB_KEYPAD_SCAN_RETENTION_RESULTS_UPDATED_ADDRESS 0x2D8
#define GP_WB_KEYPAD_SCAN_RETENTION_RESULTS_UPDATED_LEN     1
#define GP_WB_KEYPAD_SCAN_RETENTION_RESULTS_UPDATED_MASK    0x02
#define GP_WB_KEYPAD_SCAN_RETENTION_RESULTS_UPDATED_LSB     1

#define GP_WB_KEYPAD_SCAN_RETENTION_RESULTS_CHANGED_ADDRESS 0x2D8
#define GP_WB_KEYPAD_SCAN_RETENTION_RESULTS_CHANGED_LEN     1
#define GP_WB_KEYPAD_SCAN_RETENTION_RESULTS_CHANGED_MASK    0x04
#define GP_WB_KEYPAD_SCAN_RETENTION_RESULTS_CHANGED_LSB     2

#define GP_WB_KEYPAD_SCAN_RETENTION_RESULTS_VALID_ADDRESS 0x2D8
#define GP_WB_KEYPAD_SCAN_RETENTION_RESULTS_VALID_LEN     1
#define GP_WB_KEYPAD_SCAN_RETENTION_RESULTS_VALID_MASK    0x08
#define GP_WB_KEYPAD_SCAN_RETENTION_RESULTS_VALID_LSB     3

/***************************
 * layout: ir
 ***************************/
#define GP_WB_IR_PRESCALE_DIV_ADDRESS 0x2E0
#define GP_WB_IR_PRESCALE_DIV_LEN     1
#define GP_WB_IR_PRESCALE_DIV_MASK    0x07
#define GP_WB_IR_PRESCALE_DIV_LSB     0

#define GP_WB_IR_THRESHOLD_ADDRESS 0x2E1
#define GP_WB_IR_THRESHOLD_LEN     1
#define GP_WB_IR_THRESHOLD_MASK    0xFF
#define GP_WB_IR_THRESHOLD_LSB     0

#define GP_WB_IR_WRAP_ADDRESS 0x2E2
#define GP_WB_IR_WRAP_LEN     1
#define GP_WB_IR_WRAP_MASK    0xFF
#define GP_WB_IR_WRAP_LSB     0

#define GP_WB_IR_ALT_THRESHOLD_ADDRESS 0x2E3
#define GP_WB_IR_ALT_THRESHOLD_LEN     1
#define GP_WB_IR_ALT_THRESHOLD_MASK    0xFF
#define GP_WB_IR_ALT_THRESHOLD_LSB     0

#define GP_WB_IR_ALT_WRAP_ADDRESS 0x2E4
#define GP_WB_IR_ALT_WRAP_LEN     1
#define GP_WB_IR_ALT_WRAP_MASK    0xFF
#define GP_WB_IR_ALT_WRAP_LSB     0

#define GP_WB_IR_CARRIER_TU_ADDRESS 0x2E5
#define GP_WB_IR_CARRIER_TU_LEN     1
#define GP_WB_IR_CARRIER_TU_MASK    0xFF
#define GP_WB_IR_CARRIER_TU_LSB     0

#define GP_WB_IR_TIMER_TU_ADDRESS 0x2E6
#define GP_WB_IR_TIMER_TU_LEN     1
#define GP_WB_IR_TIMER_TU_MASK    0x03
#define GP_WB_IR_TIMER_TU_LSB     0

#define GP_WB_IR_MODULATION_MODE_ADDRESS 0x2E7
#define GP_WB_IR_MODULATION_MODE_LEN     1
#define GP_WB_IR_MODULATION_MODE_MASK    0x07
#define GP_WB_IR_MODULATION_MODE_LSB     0

#define GP_WB_IR_ALIGN_ON_START_ADDRESS 0x2E7
#define GP_WB_IR_ALIGN_ON_START_LEN     1
#define GP_WB_IR_ALIGN_ON_START_MASK    0x08
#define GP_WB_IR_ALIGN_ON_START_LSB     3

#define GP_WB_IR_MODULATION_LATCH_ON_START_ADDRESS 0x2E7
#define GP_WB_IR_MODULATION_LATCH_ON_START_LEN     1
#define GP_WB_IR_MODULATION_LATCH_ON_START_MASK    0x10
#define GP_WB_IR_MODULATION_LATCH_ON_START_LSB     4

#define GP_WB_IR_MODULATION_ADDRESS 0x2E7
#define GP_WB_IR_MODULATION_LEN     1
#define GP_WB_IR_MODULATION_MASK    0x20
#define GP_WB_IR_MODULATION_LSB     5

#define GP_WB_IR_REPEAT_SEQUENCE_ADDRESS 0x2E7
#define GP_WB_IR_REPEAT_SEQUENCE_LEN     1
#define GP_WB_IR_REPEAT_SEQUENCE_MASK    0x40
#define GP_WB_IR_REPEAT_SEQUENCE_LSB     6

#define GP_WB_IR_LATCH_RAM_SEQUENCE_START_PTR_AND_LEN_ON_START_ADDRESS 0x2E8
#define GP_WB_IR_LATCH_RAM_SEQUENCE_START_PTR_AND_LEN_ON_START_LEN     1
#define GP_WB_IR_LATCH_RAM_SEQUENCE_START_PTR_AND_LEN_ON_START_MASK    0x01
#define GP_WB_IR_LATCH_RAM_SEQUENCE_START_PTR_AND_LEN_ON_START_LSB     0

#define GP_WB_IR_LATCH_RAM_SEQUENCE_START_PTR_AND_LEN_ON_REPEAT_ADDRESS 0x2E8
#define GP_WB_IR_LATCH_RAM_SEQUENCE_START_PTR_AND_LEN_ON_REPEAT_LEN     1
#define GP_WB_IR_LATCH_RAM_SEQUENCE_START_PTR_AND_LEN_ON_REPEAT_MASK    0x02
#define GP_WB_IR_LATCH_RAM_SEQUENCE_START_PTR_AND_LEN_ON_REPEAT_LSB     1

#define GP_WB_IR_TOGGLE_ALT_CARRIER_CONFIG_ON_INDEX_MATCH_ADDRESS 0x2E8
#define GP_WB_IR_TOGGLE_ALT_CARRIER_CONFIG_ON_INDEX_MATCH_LEN     1
#define GP_WB_IR_TOGGLE_ALT_CARRIER_CONFIG_ON_INDEX_MATCH_MASK    0x04
#define GP_WB_IR_TOGGLE_ALT_CARRIER_CONFIG_ON_INDEX_MATCH_LSB     2

#define GP_WB_IR_SENSITIVE_FOR_ES_START_ADDRESS 0x2E8
#define GP_WB_IR_SENSITIVE_FOR_ES_START_LEN     1
#define GP_WB_IR_SENSITIVE_FOR_ES_START_MASK    0x08
#define GP_WB_IR_SENSITIVE_FOR_ES_START_LSB     3

#define GP_WB_IR_RAM_SEQUENCE_START_PTR_ADDRESS 0x2EA
#define GP_WB_IR_RAM_SEQUENCE_START_PTR_LEN     2
#define GP_WB_IR_RAM_SEQUENCE_START_PTR_MASK    0x7FFF
#define GP_WB_IR_RAM_SEQUENCE_START_PTR_LSB     0

#define GP_WB_IR_RAM_SEQUENCE_LEN_ADDRESS 0x2EC
#define GP_WB_IR_RAM_SEQUENCE_LEN_LEN     1
#define GP_WB_IR_RAM_SEQUENCE_LEN_MASK    0xFF
#define GP_WB_IR_RAM_SEQUENCE_LEN_LSB     0

#define GP_WB_IR_RAM_SEQUENCE_MATCH_INDEX_ADDRESS 0x2ED
#define GP_WB_IR_RAM_SEQUENCE_MATCH_INDEX_LEN     1
#define GP_WB_IR_RAM_SEQUENCE_MATCH_INDEX_MASK    0xFF
#define GP_WB_IR_RAM_SEQUENCE_MATCH_INDEX_LSB     0

#define GP_WB_IR_START_RAM_SEQUENCER_ADDRESS 0x2EE
#define GP_WB_IR_START_RAM_SEQUENCER_LEN     1
#define GP_WB_IR_START_RAM_SEQUENCER_MASK    0x01
#define GP_WB_IR_START_RAM_SEQUENCER_LSB     0

#define GP_WB_IR_ALT_CARRIER_SET_ADDRESS 0x2EE
#define GP_WB_IR_ALT_CARRIER_SET_LEN     1
#define GP_WB_IR_ALT_CARRIER_SET_MASK    0x02
#define GP_WB_IR_ALT_CARRIER_SET_LSB     1

#define GP_WB_IR_ALT_CARRIER_UNSET_ADDRESS 0x2EE
#define GP_WB_IR_ALT_CARRIER_UNSET_LEN     1
#define GP_WB_IR_ALT_CARRIER_UNSET_MASK    0x04
#define GP_WB_IR_ALT_CARRIER_UNSET_LSB     2

#define GP_WB_IR_CLR_SEQUENCE_START_INTERRUPT_ADDRESS 0x2EF
#define GP_WB_IR_CLR_SEQUENCE_START_INTERRUPT_LEN     1
#define GP_WB_IR_CLR_SEQUENCE_START_INTERRUPT_MASK    0x01
#define GP_WB_IR_CLR_SEQUENCE_START_INTERRUPT_LSB     0

#define GP_WB_IR_CLR_SEQUENCE_REPEAT_INTERRUPT_ADDRESS 0x2EF
#define GP_WB_IR_CLR_SEQUENCE_REPEAT_INTERRUPT_LEN     1
#define GP_WB_IR_CLR_SEQUENCE_REPEAT_INTERRUPT_MASK    0x02
#define GP_WB_IR_CLR_SEQUENCE_REPEAT_INTERRUPT_LSB     1

#define GP_WB_IR_CLR_SEQUENCE_DONE_INTERRUPT_ADDRESS 0x2EF
#define GP_WB_IR_CLR_SEQUENCE_DONE_INTERRUPT_LEN     1
#define GP_WB_IR_CLR_SEQUENCE_DONE_INTERRUPT_MASK    0x04
#define GP_WB_IR_CLR_SEQUENCE_DONE_INTERRUPT_LSB     2

#define GP_WB_IR_CLR_INDEX_MATCH_INTERRUPT_ADDRESS 0x2EF
#define GP_WB_IR_CLR_INDEX_MATCH_INTERRUPT_LEN     1
#define GP_WB_IR_CLR_INDEX_MATCH_INTERRUPT_MASK    0x08
#define GP_WB_IR_CLR_INDEX_MATCH_INTERRUPT_LSB     3

#define GP_WB_IR_BUSY_ADDRESS 0x2F0
#define GP_WB_IR_BUSY_LEN     1
#define GP_WB_IR_BUSY_MASK    0x01
#define GP_WB_IR_BUSY_LSB     0

#define GP_WB_IR_MEM_ERR_ADDRESS 0x2F0
#define GP_WB_IR_MEM_ERR_LEN     1
#define GP_WB_IR_MEM_ERR_MASK    0x02
#define GP_WB_IR_MEM_ERR_LSB     1

#define GP_WB_IR_ENVELOPE_ADDRESS 0x2F0
#define GP_WB_IR_ENVELOPE_LEN     1
#define GP_WB_IR_ENVELOPE_MASK    0x04
#define GP_WB_IR_ENVELOPE_LSB     2

#define GP_WB_IR_CARRIER_ADDRESS 0x2F0
#define GP_WB_IR_CARRIER_LEN     1
#define GP_WB_IR_CARRIER_MASK    0x08
#define GP_WB_IR_CARRIER_LSB     3

#define GP_WB_IR_USE_ALT_CARRIER_CONFIG_ADDRESS 0x2F0
#define GP_WB_IR_USE_ALT_CARRIER_CONFIG_LEN     1
#define GP_WB_IR_USE_ALT_CARRIER_CONFIG_MASK    0x10
#define GP_WB_IR_USE_ALT_CARRIER_CONFIG_LSB     4

#define GP_WB_IR_UNMASKED_SEQUENCE_START_INTERRUPT_ADDRESS 0x2F1
#define GP_WB_IR_UNMASKED_SEQUENCE_START_INTERRUPT_LEN     1
#define GP_WB_IR_UNMASKED_SEQUENCE_START_INTERRUPT_MASK    0x01
#define GP_WB_IR_UNMASKED_SEQUENCE_START_INTERRUPT_LSB     0

#define GP_WB_IR_UNMASKED_SEQUENCE_REPEAT_INTERRUPT_ADDRESS 0x2F1
#define GP_WB_IR_UNMASKED_SEQUENCE_REPEAT_INTERRUPT_LEN     1
#define GP_WB_IR_UNMASKED_SEQUENCE_REPEAT_INTERRUPT_MASK    0x02
#define GP_WB_IR_UNMASKED_SEQUENCE_REPEAT_INTERRUPT_LSB     1

#define GP_WB_IR_UNMASKED_SEQUENCE_DONE_INTERRUPT_ADDRESS 0x2F1
#define GP_WB_IR_UNMASKED_SEQUENCE_DONE_INTERRUPT_LEN     1
#define GP_WB_IR_UNMASKED_SEQUENCE_DONE_INTERRUPT_MASK    0x04
#define GP_WB_IR_UNMASKED_SEQUENCE_DONE_INTERRUPT_LSB     2

#define GP_WB_IR_UNMASKED_INDEX_MATCH_INTERRUPT_ADDRESS 0x2F1
#define GP_WB_IR_UNMASKED_INDEX_MATCH_INTERRUPT_LEN     1
#define GP_WB_IR_UNMASKED_INDEX_MATCH_INTERRUPT_MASK    0x08
#define GP_WB_IR_UNMASKED_INDEX_MATCH_INTERRUPT_LSB     3

#define GP_WB_IR_SEQUENCE_IDX_ADDRESS 0x2F2
#define GP_WB_IR_SEQUENCE_IDX_LEN     1
#define GP_WB_IR_SEQUENCE_IDX_MASK    0xFF
#define GP_WB_IR_SEQUENCE_IDX_LSB     0

#define GP_WB_IR_OUTPUT_PINMAP_ADDRESS 0x2F3
#define GP_WB_IR_OUTPUT_PINMAP_LEN     1
#define GP_WB_IR_OUTPUT_PINMAP_MASK    0x07
#define GP_WB_IR_OUTPUT_PINMAP_LSB     0

#define GP_WB_IR_INPUT_PINMAP_ADDRESS 0x2F3
#define GP_WB_IR_INPUT_PINMAP_LEN     1
#define GP_WB_IR_INPUT_PINMAP_MASK    0x08
#define GP_WB_IR_INPUT_PINMAP_LSB     3

#define GP_WB_IR_OUTPUT_DRIVE_ADDRESS 0x2F3
#define GP_WB_IR_OUTPUT_DRIVE_LEN     1
#define GP_WB_IR_OUTPUT_DRIVE_MASK    0x10
#define GP_WB_IR_OUTPUT_DRIVE_LSB     4

#define GP_WB_IR_OUTPUT_INVERT_ADDRESS 0x2F3
#define GP_WB_IR_OUTPUT_INVERT_LEN     1
#define GP_WB_IR_OUTPUT_INVERT_MASK    0x20
#define GP_WB_IR_OUTPUT_INVERT_LSB     5

#define GP_WB_IR_INPUT_INVERT_ADDRESS 0x2F3
#define GP_WB_IR_INPUT_INVERT_LEN     1
#define GP_WB_IR_INPUT_INVERT_MASK    0x40
#define GP_WB_IR_INPUT_INVERT_LSB     6

/***************************
 * layout: ipc
 ***************************/
#define GP_WB_IPC_INT2EXT_FLAG_SET_INTERRUPTS_ADDRESS 0x300
#define GP_WB_IPC_INT2EXT_FLAG_SET_INTERRUPTS_LEN     1
#define GP_WB_IPC_INT2EXT_FLAG_SET_INTERRUPTS_MASK    0x0F
#define GP_WB_IPC_INT2EXT_FLAG_SET_INTERRUPTS_LSB     0

#define GP_WB_IPC_INT2EXT_FLAG_A_SET_INTERRUPT_ADDRESS 0x300
#define GP_WB_IPC_INT2EXT_FLAG_A_SET_INTERRUPT_LEN     1
#define GP_WB_IPC_INT2EXT_FLAG_A_SET_INTERRUPT_MASK    0x01
#define GP_WB_IPC_INT2EXT_FLAG_A_SET_INTERRUPT_LSB     0

#define GP_WB_IPC_INT2EXT_FLAG_B_SET_INTERRUPT_ADDRESS 0x300
#define GP_WB_IPC_INT2EXT_FLAG_B_SET_INTERRUPT_LEN     1
#define GP_WB_IPC_INT2EXT_FLAG_B_SET_INTERRUPT_MASK    0x02
#define GP_WB_IPC_INT2EXT_FLAG_B_SET_INTERRUPT_LSB     1

#define GP_WB_IPC_INT2EXT_FLAG_C_SET_INTERRUPT_ADDRESS 0x300
#define GP_WB_IPC_INT2EXT_FLAG_C_SET_INTERRUPT_LEN     1
#define GP_WB_IPC_INT2EXT_FLAG_C_SET_INTERRUPT_MASK    0x04
#define GP_WB_IPC_INT2EXT_FLAG_C_SET_INTERRUPT_LSB     2

#define GP_WB_IPC_INT2EXT_FLAG_D_SET_INTERRUPT_ADDRESS 0x300
#define GP_WB_IPC_INT2EXT_FLAG_D_SET_INTERRUPT_LEN     1
#define GP_WB_IPC_INT2EXT_FLAG_D_SET_INTERRUPT_MASK    0x08
#define GP_WB_IPC_INT2EXT_FLAG_D_SET_INTERRUPT_LSB     3

#define GP_WB_IPC_INT2EXT_FLAG_CLR_INTERRUPTS_ADDRESS 0x300
#define GP_WB_IPC_INT2EXT_FLAG_CLR_INTERRUPTS_LEN     1
#define GP_WB_IPC_INT2EXT_FLAG_CLR_INTERRUPTS_MASK    0xF0
#define GP_WB_IPC_INT2EXT_FLAG_CLR_INTERRUPTS_LSB     4

#define GP_WB_IPC_INT2EXT_FLAG_A_CLR_INTERRUPT_ADDRESS 0x300
#define GP_WB_IPC_INT2EXT_FLAG_A_CLR_INTERRUPT_LEN     1
#define GP_WB_IPC_INT2EXT_FLAG_A_CLR_INTERRUPT_MASK    0x10
#define GP_WB_IPC_INT2EXT_FLAG_A_CLR_INTERRUPT_LSB     4

#define GP_WB_IPC_INT2EXT_FLAG_B_CLR_INTERRUPT_ADDRESS 0x300
#define GP_WB_IPC_INT2EXT_FLAG_B_CLR_INTERRUPT_LEN     1
#define GP_WB_IPC_INT2EXT_FLAG_B_CLR_INTERRUPT_MASK    0x20
#define GP_WB_IPC_INT2EXT_FLAG_B_CLR_INTERRUPT_LSB     5

#define GP_WB_IPC_INT2EXT_FLAG_C_CLR_INTERRUPT_ADDRESS 0x300
#define GP_WB_IPC_INT2EXT_FLAG_C_CLR_INTERRUPT_LEN     1
#define GP_WB_IPC_INT2EXT_FLAG_C_CLR_INTERRUPT_MASK    0x40
#define GP_WB_IPC_INT2EXT_FLAG_C_CLR_INTERRUPT_LSB     6

#define GP_WB_IPC_INT2EXT_FLAG_D_CLR_INTERRUPT_ADDRESS 0x300
#define GP_WB_IPC_INT2EXT_FLAG_D_CLR_INTERRUPT_LEN     1
#define GP_WB_IPC_INT2EXT_FLAG_D_CLR_INTERRUPT_MASK    0x80
#define GP_WB_IPC_INT2EXT_FLAG_D_CLR_INTERRUPT_LSB     7

#define GP_WB_IPC_EXT2INT_FLAG_SET_INTERRUPTS_ADDRESS 0x301
#define GP_WB_IPC_EXT2INT_FLAG_SET_INTERRUPTS_LEN     1
#define GP_WB_IPC_EXT2INT_FLAG_SET_INTERRUPTS_MASK    0x0F
#define GP_WB_IPC_EXT2INT_FLAG_SET_INTERRUPTS_LSB     0

#define GP_WB_IPC_EXT2INT_FLAG_A_SET_INTERRUPT_ADDRESS 0x301
#define GP_WB_IPC_EXT2INT_FLAG_A_SET_INTERRUPT_LEN     1
#define GP_WB_IPC_EXT2INT_FLAG_A_SET_INTERRUPT_MASK    0x01
#define GP_WB_IPC_EXT2INT_FLAG_A_SET_INTERRUPT_LSB     0

#define GP_WB_IPC_EXT2INT_FLAG_B_SET_INTERRUPT_ADDRESS 0x301
#define GP_WB_IPC_EXT2INT_FLAG_B_SET_INTERRUPT_LEN     1
#define GP_WB_IPC_EXT2INT_FLAG_B_SET_INTERRUPT_MASK    0x02
#define GP_WB_IPC_EXT2INT_FLAG_B_SET_INTERRUPT_LSB     1

#define GP_WB_IPC_EXT2INT_FLAG_C_SET_INTERRUPT_ADDRESS 0x301
#define GP_WB_IPC_EXT2INT_FLAG_C_SET_INTERRUPT_LEN     1
#define GP_WB_IPC_EXT2INT_FLAG_C_SET_INTERRUPT_MASK    0x04
#define GP_WB_IPC_EXT2INT_FLAG_C_SET_INTERRUPT_LSB     2

#define GP_WB_IPC_EXT2INT_FLAG_D_SET_INTERRUPT_ADDRESS 0x301
#define GP_WB_IPC_EXT2INT_FLAG_D_SET_INTERRUPT_LEN     1
#define GP_WB_IPC_EXT2INT_FLAG_D_SET_INTERRUPT_MASK    0x08
#define GP_WB_IPC_EXT2INT_FLAG_D_SET_INTERRUPT_LSB     3

#define GP_WB_IPC_EXT2INT_FLAG_CLR_INTERRUPTS_ADDRESS 0x301
#define GP_WB_IPC_EXT2INT_FLAG_CLR_INTERRUPTS_LEN     1
#define GP_WB_IPC_EXT2INT_FLAG_CLR_INTERRUPTS_MASK    0xF0
#define GP_WB_IPC_EXT2INT_FLAG_CLR_INTERRUPTS_LSB     4

#define GP_WB_IPC_EXT2INT_FLAG_A_CLR_INTERRUPT_ADDRESS 0x301
#define GP_WB_IPC_EXT2INT_FLAG_A_CLR_INTERRUPT_LEN     1
#define GP_WB_IPC_EXT2INT_FLAG_A_CLR_INTERRUPT_MASK    0x10
#define GP_WB_IPC_EXT2INT_FLAG_A_CLR_INTERRUPT_LSB     4

#define GP_WB_IPC_EXT2INT_FLAG_B_CLR_INTERRUPT_ADDRESS 0x301
#define GP_WB_IPC_EXT2INT_FLAG_B_CLR_INTERRUPT_LEN     1
#define GP_WB_IPC_EXT2INT_FLAG_B_CLR_INTERRUPT_MASK    0x20
#define GP_WB_IPC_EXT2INT_FLAG_B_CLR_INTERRUPT_LSB     5

#define GP_WB_IPC_EXT2INT_FLAG_C_CLR_INTERRUPT_ADDRESS 0x301
#define GP_WB_IPC_EXT2INT_FLAG_C_CLR_INTERRUPT_LEN     1
#define GP_WB_IPC_EXT2INT_FLAG_C_CLR_INTERRUPT_MASK    0x40
#define GP_WB_IPC_EXT2INT_FLAG_C_CLR_INTERRUPT_LSB     6

#define GP_WB_IPC_EXT2INT_FLAG_D_CLR_INTERRUPT_ADDRESS 0x301
#define GP_WB_IPC_EXT2INT_FLAG_D_CLR_INTERRUPT_LEN     1
#define GP_WB_IPC_EXT2INT_FLAG_D_CLR_INTERRUPT_MASK    0x80
#define GP_WB_IPC_EXT2INT_FLAG_D_CLR_INTERRUPT_LSB     7

#define GP_WB_IPC_UNMASKED_INT2EXT_FLAG_INTERRUPTS_ADDRESS 0x302
#define GP_WB_IPC_UNMASKED_INT2EXT_FLAG_INTERRUPTS_LEN     1
#define GP_WB_IPC_UNMASKED_INT2EXT_FLAG_INTERRUPTS_MASK    0x0F
#define GP_WB_IPC_UNMASKED_INT2EXT_FLAG_INTERRUPTS_LSB     0

#define GP_WB_IPC_UNMASKED_INT2EXT_FLAG_A_INTERRUPT_ADDRESS 0x302
#define GP_WB_IPC_UNMASKED_INT2EXT_FLAG_A_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_INT2EXT_FLAG_A_INTERRUPT_MASK    0x01
#define GP_WB_IPC_UNMASKED_INT2EXT_FLAG_A_INTERRUPT_LSB     0

#define GP_WB_IPC_UNMASKED_INT2EXT_FLAG_B_INTERRUPT_ADDRESS 0x302
#define GP_WB_IPC_UNMASKED_INT2EXT_FLAG_B_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_INT2EXT_FLAG_B_INTERRUPT_MASK    0x02
#define GP_WB_IPC_UNMASKED_INT2EXT_FLAG_B_INTERRUPT_LSB     1

#define GP_WB_IPC_UNMASKED_INT2EXT_FLAG_C_INTERRUPT_ADDRESS 0x302
#define GP_WB_IPC_UNMASKED_INT2EXT_FLAG_C_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_INT2EXT_FLAG_C_INTERRUPT_MASK    0x04
#define GP_WB_IPC_UNMASKED_INT2EXT_FLAG_C_INTERRUPT_LSB     2

#define GP_WB_IPC_UNMASKED_INT2EXT_FLAG_D_INTERRUPT_ADDRESS 0x302
#define GP_WB_IPC_UNMASKED_INT2EXT_FLAG_D_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_INT2EXT_FLAG_D_INTERRUPT_MASK    0x08
#define GP_WB_IPC_UNMASKED_INT2EXT_FLAG_D_INTERRUPT_LSB     3

#define GP_WB_IPC_UNMASKED_EXT2INT_FLAG_INTERRUPTS_ADDRESS 0x302
#define GP_WB_IPC_UNMASKED_EXT2INT_FLAG_INTERRUPTS_LEN     1
#define GP_WB_IPC_UNMASKED_EXT2INT_FLAG_INTERRUPTS_MASK    0xF0
#define GP_WB_IPC_UNMASKED_EXT2INT_FLAG_INTERRUPTS_LSB     4

#define GP_WB_IPC_UNMASKED_EXT2INT_FLAG_A_INTERRUPT_ADDRESS 0x302
#define GP_WB_IPC_UNMASKED_EXT2INT_FLAG_A_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_EXT2INT_FLAG_A_INTERRUPT_MASK    0x10
#define GP_WB_IPC_UNMASKED_EXT2INT_FLAG_A_INTERRUPT_LSB     4

#define GP_WB_IPC_UNMASKED_EXT2INT_FLAG_B_INTERRUPT_ADDRESS 0x302
#define GP_WB_IPC_UNMASKED_EXT2INT_FLAG_B_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_EXT2INT_FLAG_B_INTERRUPT_MASK    0x20
#define GP_WB_IPC_UNMASKED_EXT2INT_FLAG_B_INTERRUPT_LSB     5

#define GP_WB_IPC_UNMASKED_EXT2INT_FLAG_C_INTERRUPT_ADDRESS 0x302
#define GP_WB_IPC_UNMASKED_EXT2INT_FLAG_C_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_EXT2INT_FLAG_C_INTERRUPT_MASK    0x40
#define GP_WB_IPC_UNMASKED_EXT2INT_FLAG_C_INTERRUPT_LSB     6

#define GP_WB_IPC_UNMASKED_EXT2INT_FLAG_D_INTERRUPT_ADDRESS 0x302
#define GP_WB_IPC_UNMASKED_EXT2INT_FLAG_D_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_EXT2INT_FLAG_D_INTERRUPT_MASK    0x80
#define GP_WB_IPC_UNMASKED_EXT2INT_FLAG_D_INTERRUPT_LSB     7

/***************************
 * layout: watchdog
 ***************************/
#define GP_WB_WATCHDOG_ENABLE_ADDRESS 0x310
#define GP_WB_WATCHDOG_ENABLE_LEN     1
#define GP_WB_WATCHDOG_ENABLE_MASK    0x01
#define GP_WB_WATCHDOG_ENABLE_LSB     0

#define GP_WB_WATCHDOG_WATCHDOG_FUNCTION_ADDRESS 0x310
#define GP_WB_WATCHDOG_WATCHDOG_FUNCTION_LEN     1
#define GP_WB_WATCHDOG_WATCHDOG_FUNCTION_MASK    0x0E
#define GP_WB_WATCHDOG_WATCHDOG_FUNCTION_LSB     1

#define GP_WB_WATCHDOG_TIMEOUT_ADDRESS 0x312
#define GP_WB_WATCHDOG_TIMEOUT_LEN     2
#define GP_WB_WATCHDOG_TIMEOUT_MASK    0xFFFF
#define GP_WB_WATCHDOG_TIMEOUT_LSB     0

#define GP_WB_WATCHDOG_KEY_ADDRESS 0x314
#define GP_WB_WATCHDOG_KEY_LEN     1
#define GP_WB_WATCHDOG_KEY_MASK    0xFF
#define GP_WB_WATCHDOG_KEY_LSB     0

#define GP_WB_WATCHDOG_FREEZE_WHEN_UC_ASLEEP_ADDRESS 0x315
#define GP_WB_WATCHDOG_FREEZE_WHEN_UC_ASLEEP_LEN     1
#define GP_WB_WATCHDOG_FREEZE_WHEN_UC_ASLEEP_MASK    0x01
#define GP_WB_WATCHDOG_FREEZE_WHEN_UC_ASLEEP_LSB     0

#define GP_WB_WATCHDOG_FREEZE_WHEN_UC_BREAK_POINT_ADDRESS 0x315
#define GP_WB_WATCHDOG_FREEZE_WHEN_UC_BREAK_POINT_LEN     1
#define GP_WB_WATCHDOG_FREEZE_WHEN_UC_BREAK_POINT_MASK    0x02
#define GP_WB_WATCHDOG_FREEZE_WHEN_UC_BREAK_POINT_LSB     1

#define GP_WB_WATCHDOG_CLR_TIMER_EXPIRED_INTERRUPT_ADDRESS 0x316
#define GP_WB_WATCHDOG_CLR_TIMER_EXPIRED_INTERRUPT_LEN     1
#define GP_WB_WATCHDOG_CLR_TIMER_EXPIRED_INTERRUPT_MASK    0x01
#define GP_WB_WATCHDOG_CLR_TIMER_EXPIRED_INTERRUPT_LSB     0

#define GP_WB_WATCHDOG_CONTROL_CHANGE_WINDOW_ONGOING_ADDRESS 0x317
#define GP_WB_WATCHDOG_CONTROL_CHANGE_WINDOW_ONGOING_LEN     1
#define GP_WB_WATCHDOG_CONTROL_CHANGE_WINDOW_ONGOING_MASK    0x01
#define GP_WB_WATCHDOG_CONTROL_CHANGE_WINDOW_ONGOING_LSB     0

#define GP_WB_WATCHDOG_UNMASKED_TIMER_EXPIRED_INTERRUPT_ADDRESS 0x317
#define GP_WB_WATCHDOG_UNMASKED_TIMER_EXPIRED_INTERRUPT_LEN     1
#define GP_WB_WATCHDOG_UNMASKED_TIMER_EXPIRED_INTERRUPT_MASK    0x02
#define GP_WB_WATCHDOG_UNMASKED_TIMER_EXPIRED_INTERRUPT_LSB     1

#define GP_WB_WATCHDOG_TIMER_EXPIRED_ADDRESS 0x317
#define GP_WB_WATCHDOG_TIMER_EXPIRED_LEN     1
#define GP_WB_WATCHDOG_TIMER_EXPIRED_MASK    0x04
#define GP_WB_WATCHDOG_TIMER_EXPIRED_LSB     2

#define GP_WB_WATCHDOG_CURRENT_TIME_ADDRESS 0x318
#define GP_WB_WATCHDOG_CURRENT_TIME_LEN     2
#define GP_WB_WATCHDOG_CURRENT_TIME_MASK    0xFFFF
#define GP_WB_WATCHDOG_CURRENT_TIME_LSB     0

/***************************
 * layout: led
 ***************************/
#define GP_WB_LED_PRESCALE_DIV_ADDRESS 0x320
#define GP_WB_LED_PRESCALE_DIV_LEN     1
#define GP_WB_LED_PRESCALE_DIV_MASK    0x0F
#define GP_WB_LED_PRESCALE_DIV_LSB     0

#define GP_WB_LED_USE_SHORT_TIME_BASE_ADDRESS 0x320
#define GP_WB_LED_USE_SHORT_TIME_BASE_LEN     1
#define GP_WB_LED_USE_SHORT_TIME_BASE_MASK    0x10
#define GP_WB_LED_USE_SHORT_TIME_BASE_LSB     4

#define GP_WB_LED_SLOPE_TIME_UNIT_ADDRESS 0x321
#define GP_WB_LED_SLOPE_TIME_UNIT_LEN     1
#define GP_WB_LED_SLOPE_TIME_UNIT_MASK    0xFF
#define GP_WB_LED_SLOPE_TIME_UNIT_LSB     0

#define GP_WB_LED_ENABLE_0_ADDRESS 0x322
#define GP_WB_LED_ENABLE_0_LEN     1
#define GP_WB_LED_ENABLE_0_MASK    0x01
#define GP_WB_LED_ENABLE_0_LSB     0

#define GP_WB_LED_FADE_0_ADDRESS 0x322
#define GP_WB_LED_FADE_0_LEN     1
#define GP_WB_LED_FADE_0_MASK    0x02
#define GP_WB_LED_FADE_0_LSB     1

#define GP_WB_LED_ENABLE_1_ADDRESS 0x322
#define GP_WB_LED_ENABLE_1_LEN     1
#define GP_WB_LED_ENABLE_1_MASK    0x04
#define GP_WB_LED_ENABLE_1_LSB     2

#define GP_WB_LED_FADE_1_ADDRESS 0x322
#define GP_WB_LED_FADE_1_LEN     1
#define GP_WB_LED_FADE_1_MASK    0x08
#define GP_WB_LED_FADE_1_LSB     3

#define GP_WB_LED_ENABLE_2_ADDRESS 0x322
#define GP_WB_LED_ENABLE_2_LEN     1
#define GP_WB_LED_ENABLE_2_MASK    0x10
#define GP_WB_LED_ENABLE_2_LSB     4

#define GP_WB_LED_FADE_2_ADDRESS 0x322
#define GP_WB_LED_FADE_2_LEN     1
#define GP_WB_LED_FADE_2_MASK    0x20
#define GP_WB_LED_FADE_2_LSB     5

#define GP_WB_LED_ENABLE_3_ADDRESS 0x322
#define GP_WB_LED_ENABLE_3_LEN     1
#define GP_WB_LED_ENABLE_3_MASK    0x40
#define GP_WB_LED_ENABLE_3_LSB     6

#define GP_WB_LED_FADE_3_ADDRESS 0x322
#define GP_WB_LED_FADE_3_LEN     1
#define GP_WB_LED_FADE_3_MASK    0x80
#define GP_WB_LED_FADE_3_LSB     7

#define GP_WB_LED_THRESHOLD_0_ADDRESS 0x323
#define GP_WB_LED_THRESHOLD_0_LEN     1
#define GP_WB_LED_THRESHOLD_0_MASK    0xFF
#define GP_WB_LED_THRESHOLD_0_LSB     0

#define GP_WB_LED_THRESHOLD_1_ADDRESS 0x324
#define GP_WB_LED_THRESHOLD_1_LEN     1
#define GP_WB_LED_THRESHOLD_1_MASK    0xFF
#define GP_WB_LED_THRESHOLD_1_LSB     0

#define GP_WB_LED_THRESHOLD_2_ADDRESS 0x325
#define GP_WB_LED_THRESHOLD_2_LEN     1
#define GP_WB_LED_THRESHOLD_2_MASK    0xFF
#define GP_WB_LED_THRESHOLD_2_LSB     0

#define GP_WB_LED_THRESHOLD_3_ADDRESS 0x326
#define GP_WB_LED_THRESHOLD_3_LEN     1
#define GP_WB_LED_THRESHOLD_3_MASK    0xFF
#define GP_WB_LED_THRESHOLD_3_LSB     0

#define GP_WB_LED_LED0_OUTPUT_PINMAP_ADDRESS 0x327
#define GP_WB_LED_LED0_OUTPUT_PINMAP_LEN     1
#define GP_WB_LED_LED0_OUTPUT_PINMAP_MASK    0x07
#define GP_WB_LED_LED0_OUTPUT_PINMAP_LSB     0

#define GP_WB_LED_LED0_OUTPUT_DRIVE_ADDRESS 0x327
#define GP_WB_LED_LED0_OUTPUT_DRIVE_LEN     1
#define GP_WB_LED_LED0_OUTPUT_DRIVE_MASK    0x08
#define GP_WB_LED_LED0_OUTPUT_DRIVE_LSB     3

#define GP_WB_LED_LED0_OUTPUT_INVERT_ADDRESS 0x327
#define GP_WB_LED_LED0_OUTPUT_INVERT_LEN     1
#define GP_WB_LED_LED0_OUTPUT_INVERT_MASK    0x10
#define GP_WB_LED_LED0_OUTPUT_INVERT_LSB     4

#define GP_WB_LED_LED0_ALLOW_GOTOSLEEP_WHEN_ON_ADDRESS 0x327
#define GP_WB_LED_LED0_ALLOW_GOTOSLEEP_WHEN_ON_LEN     1
#define GP_WB_LED_LED0_ALLOW_GOTOSLEEP_WHEN_ON_MASK    0x20
#define GP_WB_LED_LED0_ALLOW_GOTOSLEEP_WHEN_ON_LSB     5

#define GP_WB_LED_LED1_OUTPUT_PINMAP_ADDRESS 0x328
#define GP_WB_LED_LED1_OUTPUT_PINMAP_LEN     1
#define GP_WB_LED_LED1_OUTPUT_PINMAP_MASK    0x07
#define GP_WB_LED_LED1_OUTPUT_PINMAP_LSB     0

#define GP_WB_LED_LED1_OUTPUT_DRIVE_ADDRESS 0x328
#define GP_WB_LED_LED1_OUTPUT_DRIVE_LEN     1
#define GP_WB_LED_LED1_OUTPUT_DRIVE_MASK    0x08
#define GP_WB_LED_LED1_OUTPUT_DRIVE_LSB     3

#define GP_WB_LED_LED1_OUTPUT_INVERT_ADDRESS 0x328
#define GP_WB_LED_LED1_OUTPUT_INVERT_LEN     1
#define GP_WB_LED_LED1_OUTPUT_INVERT_MASK    0x10
#define GP_WB_LED_LED1_OUTPUT_INVERT_LSB     4

#define GP_WB_LED_LED1_ALLOW_GOTOSLEEP_WHEN_ON_ADDRESS 0x328
#define GP_WB_LED_LED1_ALLOW_GOTOSLEEP_WHEN_ON_LEN     1
#define GP_WB_LED_LED1_ALLOW_GOTOSLEEP_WHEN_ON_MASK    0x20
#define GP_WB_LED_LED1_ALLOW_GOTOSLEEP_WHEN_ON_LSB     5

#define GP_WB_LED_LED2_OUTPUT_PINMAP_ADDRESS 0x329
#define GP_WB_LED_LED2_OUTPUT_PINMAP_LEN     1
#define GP_WB_LED_LED2_OUTPUT_PINMAP_MASK    0x07
#define GP_WB_LED_LED2_OUTPUT_PINMAP_LSB     0

#define GP_WB_LED_LED2_OUTPUT_DRIVE_ADDRESS 0x329
#define GP_WB_LED_LED2_OUTPUT_DRIVE_LEN     1
#define GP_WB_LED_LED2_OUTPUT_DRIVE_MASK    0x08
#define GP_WB_LED_LED2_OUTPUT_DRIVE_LSB     3

#define GP_WB_LED_LED2_OUTPUT_INVERT_ADDRESS 0x329
#define GP_WB_LED_LED2_OUTPUT_INVERT_LEN     1
#define GP_WB_LED_LED2_OUTPUT_INVERT_MASK    0x10
#define GP_WB_LED_LED2_OUTPUT_INVERT_LSB     4

#define GP_WB_LED_LED2_ALLOW_GOTOSLEEP_WHEN_ON_ADDRESS 0x329
#define GP_WB_LED_LED2_ALLOW_GOTOSLEEP_WHEN_ON_LEN     1
#define GP_WB_LED_LED2_ALLOW_GOTOSLEEP_WHEN_ON_MASK    0x20
#define GP_WB_LED_LED2_ALLOW_GOTOSLEEP_WHEN_ON_LSB     5

#define GP_WB_LED_LED3_OUTPUT_PINMAP_ADDRESS 0x32A
#define GP_WB_LED_LED3_OUTPUT_PINMAP_LEN     1
#define GP_WB_LED_LED3_OUTPUT_PINMAP_MASK    0x07
#define GP_WB_LED_LED3_OUTPUT_PINMAP_LSB     0

#define GP_WB_LED_LED3_OUTPUT_DRIVE_ADDRESS 0x32A
#define GP_WB_LED_LED3_OUTPUT_DRIVE_LEN     1
#define GP_WB_LED_LED3_OUTPUT_DRIVE_MASK    0x08
#define GP_WB_LED_LED3_OUTPUT_DRIVE_LSB     3

#define GP_WB_LED_LED3_OUTPUT_INVERT_ADDRESS 0x32A
#define GP_WB_LED_LED3_OUTPUT_INVERT_LEN     1
#define GP_WB_LED_LED3_OUTPUT_INVERT_MASK    0x10
#define GP_WB_LED_LED3_OUTPUT_INVERT_LSB     4

#define GP_WB_LED_LED3_ALLOW_GOTOSLEEP_WHEN_ON_ADDRESS 0x32A
#define GP_WB_LED_LED3_ALLOW_GOTOSLEEP_WHEN_ON_LEN     1
#define GP_WB_LED_LED3_ALLOW_GOTOSLEEP_WHEN_ON_MASK    0x20
#define GP_WB_LED_LED3_ALLOW_GOTOSLEEP_WHEN_ON_LSB     5

#define GP_WB_LED_DUMMY_STATUS_ADDRESS 0x32B
#define GP_WB_LED_DUMMY_STATUS_LEN     1
#define GP_WB_LED_DUMMY_STATUS_MASK    0x01
#define GP_WB_LED_DUMMY_STATUS_LSB     0

/***************************
 * layout: coex
 ***************************/
#define GP_WB_COEX_MASTER_NOT_SLAVE_ADDRESS 0x330
#define GP_WB_COEX_MASTER_NOT_SLAVE_LEN     1
#define GP_WB_COEX_MASTER_NOT_SLAVE_MASK    0x01
#define GP_WB_COEX_MASTER_NOT_SLAVE_LSB     0

#define GP_WB_COEX_ABORT_ON_HIGHER_PRIO_REQ_ADDRESS 0x330
#define GP_WB_COEX_ABORT_ON_HIGHER_PRIO_REQ_LEN     1
#define GP_WB_COEX_ABORT_ON_HIGHER_PRIO_REQ_MASK    0x02
#define GP_WB_COEX_ABORT_ON_HIGHER_PRIO_REQ_LSB     1

#define GP_WB_COEX_INT_SUB_PRIO_ADDRESS 0x330
#define GP_WB_COEX_INT_SUB_PRIO_LEN     1
#define GP_WB_COEX_INT_SUB_PRIO_MASK    0x0C
#define GP_WB_COEX_INT_SUB_PRIO_LSB     2

#define GP_WB_COEX_USE_ALTERNATE_PINMAP_ADDRESS 0x330
#define GP_WB_COEX_USE_ALTERNATE_PINMAP_LEN     1
#define GP_WB_COEX_USE_ALTERNATE_PINMAP_MASK    0x10
#define GP_WB_COEX_USE_ALTERNATE_PINMAP_LSB     4

#define GP_WB_COEX_EXTA_0_PRIO_ADDRESS 0x331
#define GP_WB_COEX_EXTA_0_PRIO_LEN     1
#define GP_WB_COEX_EXTA_0_PRIO_MASK    0x03
#define GP_WB_COEX_EXTA_0_PRIO_LSB     0

#define GP_WB_COEX_EXTA_1_PRIO_ADDRESS 0x331
#define GP_WB_COEX_EXTA_1_PRIO_LEN     1
#define GP_WB_COEX_EXTA_1_PRIO_MASK    0x0C
#define GP_WB_COEX_EXTA_1_PRIO_LSB     2

#define GP_WB_COEX_EXTB_0_PRIO_ADDRESS 0x331
#define GP_WB_COEX_EXTB_0_PRIO_LEN     1
#define GP_WB_COEX_EXTB_0_PRIO_MASK    0x30
#define GP_WB_COEX_EXTB_0_PRIO_LSB     4

#define GP_WB_COEX_EXTB_1_PRIO_ADDRESS 0x331
#define GP_WB_COEX_EXTB_1_PRIO_LEN     1
#define GP_WB_COEX_EXTB_1_PRIO_MASK    0xC0
#define GP_WB_COEX_EXTB_1_PRIO_LSB     6

#define GP_WB_COEX_EXTA_REQUEST_IN_INVERSE_ADDRESS 0x332
#define GP_WB_COEX_EXTA_REQUEST_IN_INVERSE_LEN     1
#define GP_WB_COEX_EXTA_REQUEST_IN_INVERSE_MASK    0x01
#define GP_WB_COEX_EXTA_REQUEST_IN_INVERSE_LSB     0

#define GP_WB_COEX_EXTA_REQUEST_IN_MAPPING_ADDRESS 0x332
#define GP_WB_COEX_EXTA_REQUEST_IN_MAPPING_LEN     1
#define GP_WB_COEX_EXTA_REQUEST_IN_MAPPING_MASK    0x02
#define GP_WB_COEX_EXTA_REQUEST_IN_MAPPING_LSB     1

#define GP_WB_COEX_EXTA_PRIO_IN_INVERSE_ADDRESS 0x332
#define GP_WB_COEX_EXTA_PRIO_IN_INVERSE_LEN     1
#define GP_WB_COEX_EXTA_PRIO_IN_INVERSE_MASK    0x04
#define GP_WB_COEX_EXTA_PRIO_IN_INVERSE_LSB     2

#define GP_WB_COEX_EXTA_PRIO_IN_MAPPING_ADDRESS 0x332
#define GP_WB_COEX_EXTA_PRIO_IN_MAPPING_LEN     1
#define GP_WB_COEX_EXTA_PRIO_IN_MAPPING_MASK    0x08
#define GP_WB_COEX_EXTA_PRIO_IN_MAPPING_LSB     3

#define GP_WB_COEX_EXTA_GRANTED_OUT_DRIVE_TYPE_ADDRESS 0x332
#define GP_WB_COEX_EXTA_GRANTED_OUT_DRIVE_TYPE_LEN     1
#define GP_WB_COEX_EXTA_GRANTED_OUT_DRIVE_TYPE_MASK    0x10
#define GP_WB_COEX_EXTA_GRANTED_OUT_DRIVE_TYPE_LSB     4

#define GP_WB_COEX_EXTA_GRANTED_OUT_INVERSE_ADDRESS 0x332
#define GP_WB_COEX_EXTA_GRANTED_OUT_INVERSE_LEN     1
#define GP_WB_COEX_EXTA_GRANTED_OUT_INVERSE_MASK    0x20
#define GP_WB_COEX_EXTA_GRANTED_OUT_INVERSE_LSB     5

#define GP_WB_COEX_EXTA_GRANTED_OUT_MAPPING_ADDRESS 0x332
#define GP_WB_COEX_EXTA_GRANTED_OUT_MAPPING_LEN     1
#define GP_WB_COEX_EXTA_GRANTED_OUT_MAPPING_MASK    0x40
#define GP_WB_COEX_EXTA_GRANTED_OUT_MAPPING_LSB     6

#define GP_WB_COEX_EXTA_ES_REQ_OR_EN_ADDRESS 0x332
#define GP_WB_COEX_EXTA_ES_REQ_OR_EN_LEN     1
#define GP_WB_COEX_EXTA_ES_REQ_OR_EN_MASK    0x80
#define GP_WB_COEX_EXTA_ES_REQ_OR_EN_LSB     7

#define GP_WB_COEX_EXTB_REQUEST_IN_INVERSE_ADDRESS 0x333
#define GP_WB_COEX_EXTB_REQUEST_IN_INVERSE_LEN     1
#define GP_WB_COEX_EXTB_REQUEST_IN_INVERSE_MASK    0x01
#define GP_WB_COEX_EXTB_REQUEST_IN_INVERSE_LSB     0

#define GP_WB_COEX_EXTB_REQUEST_IN_MAPPING_ADDRESS 0x333
#define GP_WB_COEX_EXTB_REQUEST_IN_MAPPING_LEN     1
#define GP_WB_COEX_EXTB_REQUEST_IN_MAPPING_MASK    0x02
#define GP_WB_COEX_EXTB_REQUEST_IN_MAPPING_LSB     1

#define GP_WB_COEX_EXTB_PRIO_IN_INVERSE_ADDRESS 0x333
#define GP_WB_COEX_EXTB_PRIO_IN_INVERSE_LEN     1
#define GP_WB_COEX_EXTB_PRIO_IN_INVERSE_MASK    0x04
#define GP_WB_COEX_EXTB_PRIO_IN_INVERSE_LSB     2

#define GP_WB_COEX_EXTB_PRIO_IN_MAPPING_ADDRESS 0x333
#define GP_WB_COEX_EXTB_PRIO_IN_MAPPING_LEN     1
#define GP_WB_COEX_EXTB_PRIO_IN_MAPPING_MASK    0x08
#define GP_WB_COEX_EXTB_PRIO_IN_MAPPING_LSB     3

#define GP_WB_COEX_EXTB_GRANTED_OUT_DRIVE_TYPE_ADDRESS 0x333
#define GP_WB_COEX_EXTB_GRANTED_OUT_DRIVE_TYPE_LEN     1
#define GP_WB_COEX_EXTB_GRANTED_OUT_DRIVE_TYPE_MASK    0x10
#define GP_WB_COEX_EXTB_GRANTED_OUT_DRIVE_TYPE_LSB     4

#define GP_WB_COEX_EXTB_GRANTED_OUT_INVERSE_ADDRESS 0x333
#define GP_WB_COEX_EXTB_GRANTED_OUT_INVERSE_LEN     1
#define GP_WB_COEX_EXTB_GRANTED_OUT_INVERSE_MASK    0x20
#define GP_WB_COEX_EXTB_GRANTED_OUT_INVERSE_LSB     5

#define GP_WB_COEX_EXTB_GRANTED_OUT_MAPPING_ADDRESS 0x333
#define GP_WB_COEX_EXTB_GRANTED_OUT_MAPPING_LEN     1
#define GP_WB_COEX_EXTB_GRANTED_OUT_MAPPING_MASK    0x40
#define GP_WB_COEX_EXTB_GRANTED_OUT_MAPPING_LSB     6

#define GP_WB_COEX_EXTB_ES_REQ_OR_EN_ADDRESS 0x333
#define GP_WB_COEX_EXTB_ES_REQ_OR_EN_LEN     1
#define GP_WB_COEX_EXTB_ES_REQ_OR_EN_MASK    0x80
#define GP_WB_COEX_EXTB_ES_REQ_OR_EN_LSB     7

#define GP_WB_COEX_INT_REQUEST_OUT_DRIVE_TYPE_ADDRESS 0x334
#define GP_WB_COEX_INT_REQUEST_OUT_DRIVE_TYPE_LEN     1
#define GP_WB_COEX_INT_REQUEST_OUT_DRIVE_TYPE_MASK    0x01
#define GP_WB_COEX_INT_REQUEST_OUT_DRIVE_TYPE_LSB     0

#define GP_WB_COEX_INT_REQUEST_OUT_INVERSE_ADDRESS 0x334
#define GP_WB_COEX_INT_REQUEST_OUT_INVERSE_LEN     1
#define GP_WB_COEX_INT_REQUEST_OUT_INVERSE_MASK    0x02
#define GP_WB_COEX_INT_REQUEST_OUT_INVERSE_LSB     1

#define GP_WB_COEX_INT_REQUEST_OUT_MAPPING_ADDRESS 0x334
#define GP_WB_COEX_INT_REQUEST_OUT_MAPPING_LEN     1
#define GP_WB_COEX_INT_REQUEST_OUT_MAPPING_MASK    0x04
#define GP_WB_COEX_INT_REQUEST_OUT_MAPPING_LSB     2

#define GP_WB_COEX_INT_PRIO_OUT_DRIVE_TYPE_ADDRESS 0x334
#define GP_WB_COEX_INT_PRIO_OUT_DRIVE_TYPE_LEN     1
#define GP_WB_COEX_INT_PRIO_OUT_DRIVE_TYPE_MASK    0x08
#define GP_WB_COEX_INT_PRIO_OUT_DRIVE_TYPE_LSB     3

#define GP_WB_COEX_INT_PRIO_OUT_INVERSE_ADDRESS 0x334
#define GP_WB_COEX_INT_PRIO_OUT_INVERSE_LEN     1
#define GP_WB_COEX_INT_PRIO_OUT_INVERSE_MASK    0x10
#define GP_WB_COEX_INT_PRIO_OUT_INVERSE_LSB     4

#define GP_WB_COEX_INT_PRIO_OUT_MAPPING_ADDRESS 0x334
#define GP_WB_COEX_INT_PRIO_OUT_MAPPING_LEN     1
#define GP_WB_COEX_INT_PRIO_OUT_MAPPING_MASK    0x20
#define GP_WB_COEX_INT_PRIO_OUT_MAPPING_LSB     5

#define GP_WB_COEX_INT_GRANTED_IN_INVERSE_ADDRESS 0x334
#define GP_WB_COEX_INT_GRANTED_IN_INVERSE_LEN     1
#define GP_WB_COEX_INT_GRANTED_IN_INVERSE_MASK    0x40
#define GP_WB_COEX_INT_GRANTED_IN_INVERSE_LSB     6

#define GP_WB_COEX_INT_GRANTED_IN_MAPPING_ADDRESS 0x334
#define GP_WB_COEX_INT_GRANTED_IN_MAPPING_LEN     1
#define GP_WB_COEX_INT_GRANTED_IN_MAPPING_MASK    0x80
#define GP_WB_COEX_INT_GRANTED_IN_MAPPING_LSB     7

#define GP_WB_COEX_INT_REQ_ADDRESS 0x335
#define GP_WB_COEX_INT_REQ_LEN     1
#define GP_WB_COEX_INT_REQ_MASK    0x01
#define GP_WB_COEX_INT_REQ_LSB     0

#define GP_WB_COEX_INT_PRIO_ADDRESS 0x335
#define GP_WB_COEX_INT_PRIO_LEN     1
#define GP_WB_COEX_INT_PRIO_MASK    0x06
#define GP_WB_COEX_INT_PRIO_LSB     1

#define GP_WB_COEX_INT_GRANTED_ADDRESS 0x335
#define GP_WB_COEX_INT_GRANTED_LEN     1
#define GP_WB_COEX_INT_GRANTED_MASK    0x10
#define GP_WB_COEX_INT_GRANTED_LSB     4

#define GP_WB_COEX_EXTA_GRANTED_ADDRESS 0x335
#define GP_WB_COEX_EXTA_GRANTED_LEN     1
#define GP_WB_COEX_EXTA_GRANTED_MASK    0x20
#define GP_WB_COEX_EXTA_GRANTED_LSB     5

#define GP_WB_COEX_EXTB_GRANTED_ADDRESS 0x335
#define GP_WB_COEX_EXTB_GRANTED_LEN     1
#define GP_WB_COEX_EXTB_GRANTED_MASK    0x40
#define GP_WB_COEX_EXTB_GRANTED_LSB     6

#define GP_WB_COEX_EXTA_REQ_ADDRESS 0x336
#define GP_WB_COEX_EXTA_REQ_LEN     1
#define GP_WB_COEX_EXTA_REQ_MASK    0x01
#define GP_WB_COEX_EXTA_REQ_LSB     0

#define GP_WB_COEX_EXTA_PRIO_ADDRESS 0x336
#define GP_WB_COEX_EXTA_PRIO_LEN     1
#define GP_WB_COEX_EXTA_PRIO_MASK    0x06
#define GP_WB_COEX_EXTA_PRIO_LSB     1

#define GP_WB_COEX_EXTB_REQ_ADDRESS 0x336
#define GP_WB_COEX_EXTB_REQ_LEN     1
#define GP_WB_COEX_EXTB_REQ_MASK    0x10
#define GP_WB_COEX_EXTB_REQ_LSB     4

#define GP_WB_COEX_EXTB_PRIO_ADDRESS 0x336
#define GP_WB_COEX_EXTB_PRIO_LEN     1
#define GP_WB_COEX_EXTB_PRIO_MASK    0x60
#define GP_WB_COEX_EXTB_PRIO_LSB     5

/***************************
 * layout: spi_sl
 ***************************/
#define GP_WB_SPI_SL_TX_DATA_ADDRESS 0x340
#define GP_WB_SPI_SL_TX_DATA_LEN     1
#define GP_WB_SPI_SL_TX_DATA_MASK    0xFF
#define GP_WB_SPI_SL_TX_DATA_LSB     0

#define GP_WB_SPI_SL_RX_DATA_ADDRESS 0x341
#define GP_WB_SPI_SL_RX_DATA_LEN     1
#define GP_WB_SPI_SL_RX_DATA_MASK    0xFF
#define GP_WB_SPI_SL_RX_DATA_LSB     0

#define GP_WB_SPI_SL_TX_LATENCY_ADDRESS 0x342
#define GP_WB_SPI_SL_TX_LATENCY_LEN     1
#define GP_WB_SPI_SL_TX_LATENCY_MASK    0x0F
#define GP_WB_SPI_SL_TX_LATENCY_LSB     0

#define GP_WB_SPI_SL_PINMAP_ADDRESS 0x342
#define GP_WB_SPI_SL_PINMAP_LEN     1
#define GP_WB_SPI_SL_PINMAP_MASK    0x10
#define GP_WB_SPI_SL_PINMAP_LSB     4

#define GP_WB_SPI_SL_UNMASKED_TX_NOT_FULL_INTERRUPT_ADDRESS 0x343
#define GP_WB_SPI_SL_UNMASKED_TX_NOT_FULL_INTERRUPT_LEN     1
#define GP_WB_SPI_SL_UNMASKED_TX_NOT_FULL_INTERRUPT_MASK    0x02
#define GP_WB_SPI_SL_UNMASKED_TX_NOT_FULL_INTERRUPT_LSB     1

#define GP_WB_SPI_SL_UNMASKED_RX_NOT_EMPTY_INTERRUPT_ADDRESS 0x343
#define GP_WB_SPI_SL_UNMASKED_RX_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_SPI_SL_UNMASKED_RX_NOT_EMPTY_INTERRUPT_MASK    0x04
#define GP_WB_SPI_SL_UNMASKED_RX_NOT_EMPTY_INTERRUPT_LSB     2

#define GP_WB_SPI_SL_UNMASKED_TX_UNDERRUN_INTERRUPT_ADDRESS 0x343
#define GP_WB_SPI_SL_UNMASKED_TX_UNDERRUN_INTERRUPT_LEN     1
#define GP_WB_SPI_SL_UNMASKED_TX_UNDERRUN_INTERRUPT_MASK    0x08
#define GP_WB_SPI_SL_UNMASKED_TX_UNDERRUN_INTERRUPT_LSB     3

#define GP_WB_SPI_SL_UNMASKED_RX_OVERRUN_INTERRUPT_ADDRESS 0x343
#define GP_WB_SPI_SL_UNMASKED_RX_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_SPI_SL_UNMASKED_RX_OVERRUN_INTERRUPT_MASK    0x10
#define GP_WB_SPI_SL_UNMASKED_RX_OVERRUN_INTERRUPT_LSB     4

#define GP_WB_SPI_SL_CLEAR_TX_UNDERRUN_INTERRUPT_ADDRESS 0x344
#define GP_WB_SPI_SL_CLEAR_TX_UNDERRUN_INTERRUPT_LEN     1
#define GP_WB_SPI_SL_CLEAR_TX_UNDERRUN_INTERRUPT_MASK    0x01
#define GP_WB_SPI_SL_CLEAR_TX_UNDERRUN_INTERRUPT_LSB     0

#define GP_WB_SPI_SL_CLEAR_RX_OVERRUN_INTERRUPT_ADDRESS 0x344
#define GP_WB_SPI_SL_CLEAR_RX_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_SPI_SL_CLEAR_RX_OVERRUN_INTERRUPT_MASK    0x02
#define GP_WB_SPI_SL_CLEAR_RX_OVERRUN_INTERRUPT_LSB     1

/***************************
 * layout: i2c_sl
 ***************************/
#define GP_WB_I2C_SL_TX_DATA_ADDRESS 0x360
#define GP_WB_I2C_SL_TX_DATA_LEN     1
#define GP_WB_I2C_SL_TX_DATA_MASK    0xFF
#define GP_WB_I2C_SL_TX_DATA_LSB     0

#define GP_WB_I2C_SL_RX_DATA_ADDRESS 0x361
#define GP_WB_I2C_SL_RX_DATA_LEN     1
#define GP_WB_I2C_SL_RX_DATA_MASK    0xFF
#define GP_WB_I2C_SL_RX_DATA_LSB     0

#define GP_WB_I2C_SL_SLAVE_ADDRESS_ADDRESS 0x362
#define GP_WB_I2C_SL_SLAVE_ADDRESS_LEN     2
#define GP_WB_I2C_SL_SLAVE_ADDRESS_MASK    0x03FF
#define GP_WB_I2C_SL_SLAVE_ADDRESS_LSB     0

#define GP_WB_I2C_SL_SCL_STRETCH_EN_ADDRESS 0x364
#define GP_WB_I2C_SL_SCL_STRETCH_EN_LEN     1
#define GP_WB_I2C_SL_SCL_STRETCH_EN_MASK    0x01
#define GP_WB_I2C_SL_SCL_STRETCH_EN_LSB     0

#define GP_WB_I2C_SL_ACCEPT_GENERAL_CALL_ADDRESS 0x364
#define GP_WB_I2C_SL_ACCEPT_GENERAL_CALL_LEN     1
#define GP_WB_I2C_SL_ACCEPT_GENERAL_CALL_MASK    0x02
#define GP_WB_I2C_SL_ACCEPT_GENERAL_CALL_LSB     1

#define GP_WB_I2C_SL_SDA_PINMAP_ADDRESS 0x364
#define GP_WB_I2C_SL_SDA_PINMAP_LEN     1
#define GP_WB_I2C_SL_SDA_PINMAP_MASK    0x0C
#define GP_WB_I2C_SL_SDA_PINMAP_LSB     2

#define GP_WB_I2C_SL_SCLK_PINMAP_ADDRESS 0x364
#define GP_WB_I2C_SL_SCLK_PINMAP_LEN     1
#define GP_WB_I2C_SL_SCLK_PINMAP_MASK    0x30
#define GP_WB_I2C_SL_SCLK_PINMAP_LSB     4

#define GP_WB_I2C_SL_UNMASKED_TX_NOT_FULL_INTERRUPT_ADDRESS 0x366
#define GP_WB_I2C_SL_UNMASKED_TX_NOT_FULL_INTERRUPT_LEN     1
#define GP_WB_I2C_SL_UNMASKED_TX_NOT_FULL_INTERRUPT_MASK    0x0001
#define GP_WB_I2C_SL_UNMASKED_TX_NOT_FULL_INTERRUPT_LSB     0

#define GP_WB_I2C_SL_UNMASKED_RX_NOT_EMPTY_INTERRUPT_ADDRESS 0x366
#define GP_WB_I2C_SL_UNMASKED_RX_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_I2C_SL_UNMASKED_RX_NOT_EMPTY_INTERRUPT_MASK    0x0002
#define GP_WB_I2C_SL_UNMASKED_RX_NOT_EMPTY_INTERRUPT_LSB     1

#define GP_WB_I2C_SL_UNMASKED_TX_STRETCH_INTERRUPT_ADDRESS 0x366
#define GP_WB_I2C_SL_UNMASKED_TX_STRETCH_INTERRUPT_LEN     1
#define GP_WB_I2C_SL_UNMASKED_TX_STRETCH_INTERRUPT_MASK    0x0004
#define GP_WB_I2C_SL_UNMASKED_TX_STRETCH_INTERRUPT_LSB     2

#define GP_WB_I2C_SL_UNMASKED_START_INTERRUPT_ADDRESS 0x366
#define GP_WB_I2C_SL_UNMASKED_START_INTERRUPT_LEN     1
#define GP_WB_I2C_SL_UNMASKED_START_INTERRUPT_MASK    0x0008
#define GP_WB_I2C_SL_UNMASKED_START_INTERRUPT_LSB     3

#define GP_WB_I2C_SL_UNMASKED_STOP_INTERRUPT_ADDRESS 0x366
#define GP_WB_I2C_SL_UNMASKED_STOP_INTERRUPT_LEN     1
#define GP_WB_I2C_SL_UNMASKED_STOP_INTERRUPT_MASK    0x0010
#define GP_WB_I2C_SL_UNMASKED_STOP_INTERRUPT_LSB     4

#define GP_WB_I2C_SL_UNMASKED_SLAD_INTERRUPT_ADDRESS 0x366
#define GP_WB_I2C_SL_UNMASKED_SLAD_INTERRUPT_LEN     1
#define GP_WB_I2C_SL_UNMASKED_SLAD_INTERRUPT_MASK    0x0020
#define GP_WB_I2C_SL_UNMASKED_SLAD_INTERRUPT_LSB     5

#define GP_WB_I2C_SL_READ_FLAG_ADDRESS 0x366
#define GP_WB_I2C_SL_READ_FLAG_LEN     1
#define GP_WB_I2C_SL_READ_FLAG_MASK    0x0040
#define GP_WB_I2C_SL_READ_FLAG_LSB     6

#define GP_WB_I2C_SL_GENERAL_CALL_FLAG_ADDRESS 0x366
#define GP_WB_I2C_SL_GENERAL_CALL_FLAG_LEN     1
#define GP_WB_I2C_SL_GENERAL_CALL_FLAG_MASK    0x0080
#define GP_WB_I2C_SL_GENERAL_CALL_FLAG_LSB     7

#define GP_WB_I2C_SL_BUSY_ADDRESS 0x366
#define GP_WB_I2C_SL_BUSY_LEN     1
#define GP_WB_I2C_SL_BUSY_MASK    0x0100
#define GP_WB_I2C_SL_BUSY_LSB     8

#define GP_WB_I2C_SL_BUSY_SLAD_ADDRESS 0x366
#define GP_WB_I2C_SL_BUSY_SLAD_LEN     1
#define GP_WB_I2C_SL_BUSY_SLAD_MASK    0x0200
#define GP_WB_I2C_SL_BUSY_SLAD_LSB     9

#define GP_WB_I2C_SL_CLEAR_START_INTERRUPT_ADDRESS 0x368
#define GP_WB_I2C_SL_CLEAR_START_INTERRUPT_LEN     1
#define GP_WB_I2C_SL_CLEAR_START_INTERRUPT_MASK    0x01
#define GP_WB_I2C_SL_CLEAR_START_INTERRUPT_LSB     0

#define GP_WB_I2C_SL_CLEAR_STOP_INTERRUPT_ADDRESS 0x368
#define GP_WB_I2C_SL_CLEAR_STOP_INTERRUPT_LEN     1
#define GP_WB_I2C_SL_CLEAR_STOP_INTERRUPT_MASK    0x02
#define GP_WB_I2C_SL_CLEAR_STOP_INTERRUPT_LSB     1

#define GP_WB_I2C_SL_CLEAR_SLAD_INTERRUPT_ADDRESS 0x368
#define GP_WB_I2C_SL_CLEAR_SLAD_INTERRUPT_LEN     1
#define GP_WB_I2C_SL_CLEAR_SLAD_INTERRUPT_MASK    0x04
#define GP_WB_I2C_SL_CLEAR_SLAD_INTERRUPT_LSB     2

/***************************
 * layout: pwm
 ***************************/
#define GP_WB_PWM_PRESCALER_ENABLE_ADDRESS 0x380
#define GP_WB_PWM_PRESCALER_ENABLE_LEN     1
#define GP_WB_PWM_PRESCALER_ENABLE_MASK    0x0001
#define GP_WB_PWM_PRESCALER_ENABLE_LSB     0

#define GP_WB_PWM_NEXT_THRESHOLD_FIFO_SIZE_ADDRESS 0x380
#define GP_WB_PWM_NEXT_THRESHOLD_FIFO_SIZE_LEN     1
#define GP_WB_PWM_NEXT_THRESHOLD_FIFO_SIZE_MASK    0x0002
#define GP_WB_PWM_NEXT_THRESHOLD_FIFO_SIZE_LSB     1

#define GP_WB_PWM_TIMESTAMP_FIFO_SIZE_ADDRESS 0x380
#define GP_WB_PWM_TIMESTAMP_FIFO_SIZE_LEN     1
#define GP_WB_PWM_TIMESTAMP_FIFO_SIZE_MASK    0x000C
#define GP_WB_PWM_TIMESTAMP_FIFO_SIZE_LSB     2

#define GP_WB_PWM_UP_DOWN_ENABLE_ADDRESS 0x380
#define GP_WB_PWM_UP_DOWN_ENABLE_LEN     1
#define GP_WB_PWM_UP_DOWN_ENABLE_MASK    0x0010
#define GP_WB_PWM_UP_DOWN_ENABLE_LSB     4

#define GP_WB_PWM_TIMESTAMP_ENABLE_ADDRESS 0x380
#define GP_WB_PWM_TIMESTAMP_ENABLE_LEN     1
#define GP_WB_PWM_TIMESTAMP_ENABLE_MASK    0x0020
#define GP_WB_PWM_TIMESTAMP_ENABLE_LSB     5

#define GP_WB_PWM_AUTO_SHIFT_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_ADDRESS 0x380
#define GP_WB_PWM_AUTO_SHIFT_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_LEN     1
#define GP_WB_PWM_AUTO_SHIFT_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_MASK    0x0040
#define GP_WB_PWM_AUTO_SHIFT_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_LSB     6

#define GP_WB_PWM_TIMESTAMP_STABLE_LOW_POWER_ADDRESS 0x380
#define GP_WB_PWM_TIMESTAMP_STABLE_LOW_POWER_LEN     1
#define GP_WB_PWM_TIMESTAMP_STABLE_LOW_POWER_MASK    0x0700
#define GP_WB_PWM_TIMESTAMP_STABLE_LOW_POWER_LSB     8

#define GP_WB_PWM_TIMESTAMP_STABLE_HIGH_POWER_ADDRESS 0x380
#define GP_WB_PWM_TIMESTAMP_STABLE_HIGH_POWER_LEN     1
#define GP_WB_PWM_TIMESTAMP_STABLE_HIGH_POWER_MASK    0x7000
#define GP_WB_PWM_TIMESTAMP_STABLE_HIGH_POWER_LSB     12

#define GP_WB_PWM_PWM0_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_ADDRESS 0x382
#define GP_WB_PWM_PWM0_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_LEN     1
#define GP_WB_PWM_PWM0_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_MASK    0x01
#define GP_WB_PWM_PWM0_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_LSB     0

#define GP_WB_PWM_PWM1_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_ADDRESS 0x382
#define GP_WB_PWM_PWM1_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_LEN     1
#define GP_WB_PWM_PWM1_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_MASK    0x02
#define GP_WB_PWM_PWM1_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_LSB     1

#define GP_WB_PWM_PWM2_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_ADDRESS 0x382
#define GP_WB_PWM_PWM2_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_LEN     1
#define GP_WB_PWM_PWM2_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_MASK    0x04
#define GP_WB_PWM_PWM2_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_LSB     2

#define GP_WB_PWM_PWM3_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_ADDRESS 0x382
#define GP_WB_PWM_PWM3_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_LEN     1
#define GP_WB_PWM_PWM3_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_MASK    0x08
#define GP_WB_PWM_PWM3_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_LSB     3

#define GP_WB_PWM_PWM0_OUTPUT_DRIVE_ADDRESS 0x384
#define GP_WB_PWM_PWM0_OUTPUT_DRIVE_LEN     1
#define GP_WB_PWM_PWM0_OUTPUT_DRIVE_MASK    0x00000001
#define GP_WB_PWM_PWM0_OUTPUT_DRIVE_LSB     0

#define GP_WB_PWM_PWM1_OUTPUT_DRIVE_ADDRESS 0x384
#define GP_WB_PWM_PWM1_OUTPUT_DRIVE_LEN     1
#define GP_WB_PWM_PWM1_OUTPUT_DRIVE_MASK    0x00000002
#define GP_WB_PWM_PWM1_OUTPUT_DRIVE_LSB     1

#define GP_WB_PWM_PWM2_OUTPUT_DRIVE_ADDRESS 0x384
#define GP_WB_PWM_PWM2_OUTPUT_DRIVE_LEN     1
#define GP_WB_PWM_PWM2_OUTPUT_DRIVE_MASK    0x00000004
#define GP_WB_PWM_PWM2_OUTPUT_DRIVE_LSB     2

#define GP_WB_PWM_PWM3_OUTPUT_DRIVE_ADDRESS 0x384
#define GP_WB_PWM_PWM3_OUTPUT_DRIVE_LEN     1
#define GP_WB_PWM_PWM3_OUTPUT_DRIVE_MASK    0x00000008
#define GP_WB_PWM_PWM3_OUTPUT_DRIVE_LSB     3

#define GP_WB_PWM_PWM0_OUTPUT_INVERT_ADDRESS 0x384
#define GP_WB_PWM_PWM0_OUTPUT_INVERT_LEN     1
#define GP_WB_PWM_PWM0_OUTPUT_INVERT_MASK    0x00000010
#define GP_WB_PWM_PWM0_OUTPUT_INVERT_LSB     4

#define GP_WB_PWM_PWM1_OUTPUT_INVERT_ADDRESS 0x384
#define GP_WB_PWM_PWM1_OUTPUT_INVERT_LEN     1
#define GP_WB_PWM_PWM1_OUTPUT_INVERT_MASK    0x00000020
#define GP_WB_PWM_PWM1_OUTPUT_INVERT_LSB     5

#define GP_WB_PWM_PWM2_OUTPUT_INVERT_ADDRESS 0x384
#define GP_WB_PWM_PWM2_OUTPUT_INVERT_LEN     1
#define GP_WB_PWM_PWM2_OUTPUT_INVERT_MASK    0x00000040
#define GP_WB_PWM_PWM2_OUTPUT_INVERT_LSB     6

#define GP_WB_PWM_PWM3_OUTPUT_INVERT_ADDRESS 0x384
#define GP_WB_PWM_PWM3_OUTPUT_INVERT_LEN     1
#define GP_WB_PWM_PWM3_OUTPUT_INVERT_MASK    0x00000080
#define GP_WB_PWM_PWM3_OUTPUT_INVERT_LSB     7

#define GP_WB_PWM_PWM0_OUTPUT_PINMAP_ADDRESS 0x384
#define GP_WB_PWM_PWM0_OUTPUT_PINMAP_LEN     1
#define GP_WB_PWM_PWM0_OUTPUT_PINMAP_MASK    0x00000700
#define GP_WB_PWM_PWM0_OUTPUT_PINMAP_LSB     8

#define GP_WB_PWM_PWM1_OUTPUT_PINMAP_ADDRESS 0x384
#define GP_WB_PWM_PWM1_OUTPUT_PINMAP_LEN     1
#define GP_WB_PWM_PWM1_OUTPUT_PINMAP_MASK    0x00007000
#define GP_WB_PWM_PWM1_OUTPUT_PINMAP_LSB     12

#define GP_WB_PWM_PWM2_OUTPUT_PINMAP_ADDRESS 0x384
#define GP_WB_PWM_PWM2_OUTPUT_PINMAP_LEN     1
#define GP_WB_PWM_PWM2_OUTPUT_PINMAP_MASK    0x00070000
#define GP_WB_PWM_PWM2_OUTPUT_PINMAP_LSB     16

#define GP_WB_PWM_PWM3_OUTPUT_PINMAP_ADDRESS 0x384
#define GP_WB_PWM_PWM3_OUTPUT_PINMAP_LEN     1
#define GP_WB_PWM_PWM3_OUTPUT_PINMAP_MASK    0x00700000
#define GP_WB_PWM_PWM3_OUTPUT_PINMAP_LSB     20

#define GP_WB_PWM_TIMESTAMP_INPUT_PINMAP_ADDRESS 0x384
#define GP_WB_PWM_TIMESTAMP_INPUT_PINMAP_LEN     1
#define GP_WB_PWM_TIMESTAMP_INPUT_PINMAP_MASK    0x07000000
#define GP_WB_PWM_TIMESTAMP_INPUT_PINMAP_LSB     24

#define GP_WB_PWM_NEXT_MAIN_COUNTER_ADDRESS 0x388
#define GP_WB_PWM_NEXT_MAIN_COUNTER_LEN     2
#define GP_WB_PWM_NEXT_MAIN_COUNTER_MASK    0xFFFF
#define GP_WB_PWM_NEXT_MAIN_COUNTER_LSB     0

#define GP_WB_PWM_NEXT_THRESHOLD_0_ADDRESS 0x38A
#define GP_WB_PWM_NEXT_THRESHOLD_0_LEN     1
#define GP_WB_PWM_NEXT_THRESHOLD_0_MASK    0x00FF
#define GP_WB_PWM_NEXT_THRESHOLD_0_LSB     0

#define GP_WB_PWM_NEXT_THRESHOLD_ADDRESS 0x38A
#define GP_WB_PWM_NEXT_THRESHOLD_LEN     2
#define GP_WB_PWM_NEXT_THRESHOLD_MASK    0xFFFF
#define GP_WB_PWM_NEXT_THRESHOLD_LSB     0

#define GP_WB_PWM_PRESCALER_COUNTER_WRAP_POWER_ADDRESS 0x38C
#define GP_WB_PWM_PRESCALER_COUNTER_WRAP_POWER_LEN     1
#define GP_WB_PWM_PRESCALER_COUNTER_WRAP_POWER_MASK    0x07
#define GP_WB_PWM_PRESCALER_COUNTER_WRAP_POWER_LSB     0

#define GP_WB_PWM_CARRIER_COUNTER_WRAP_POWER_ADDRESS 0x38C
#define GP_WB_PWM_CARRIER_COUNTER_WRAP_POWER_LEN     1
#define GP_WB_PWM_CARRIER_COUNTER_WRAP_POWER_MASK    0x70
#define GP_WB_PWM_CARRIER_COUNTER_WRAP_POWER_LSB     4

#define GP_WB_PWM_MAIN_COUNTER_WRAP_VALUE_ADDRESS 0x38E
#define GP_WB_PWM_MAIN_COUNTER_WRAP_VALUE_LEN     2
#define GP_WB_PWM_MAIN_COUNTER_WRAP_VALUE_MASK    0xFFFF
#define GP_WB_PWM_MAIN_COUNTER_WRAP_VALUE_LSB     0

#define GP_WB_PWM_UNMASKED_MAIN_COUNTER_WRAP_INTERRUPT_ADDRESS 0x390
#define GP_WB_PWM_UNMASKED_MAIN_COUNTER_WRAP_INTERRUPT_LEN     1
#define GP_WB_PWM_UNMASKED_MAIN_COUNTER_WRAP_INTERRUPT_MASK    0x0001
#define GP_WB_PWM_UNMASKED_MAIN_COUNTER_WRAP_INTERRUPT_LSB     0

#define GP_WB_PWM_UNMASKED_CARRIER_COUNTER_WRAP_INTERRUPT_ADDRESS 0x390
#define GP_WB_PWM_UNMASKED_CARRIER_COUNTER_WRAP_INTERRUPT_LEN     1
#define GP_WB_PWM_UNMASKED_CARRIER_COUNTER_WRAP_INTERRUPT_MASK    0x0002
#define GP_WB_PWM_UNMASKED_CARRIER_COUNTER_WRAP_INTERRUPT_LSB     1

#define GP_WB_PWM_UNMASKED_NEXT_THRESHOLD_UNDERRUN_INTERRUPT_ADDRESS 0x390
#define GP_WB_PWM_UNMASKED_NEXT_THRESHOLD_UNDERRUN_INTERRUPT_LEN     1
#define GP_WB_PWM_UNMASKED_NEXT_THRESHOLD_UNDERRUN_INTERRUPT_MASK    0x0004
#define GP_WB_PWM_UNMASKED_NEXT_THRESHOLD_UNDERRUN_INTERRUPT_LSB     2

#define GP_WB_PWM_UNMASKED_TIMESTAMP_OVERRUN_INTERRUPT_ADDRESS 0x390
#define GP_WB_PWM_UNMASKED_TIMESTAMP_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_PWM_UNMASKED_TIMESTAMP_OVERRUN_INTERRUPT_MASK    0x0008
#define GP_WB_PWM_UNMASKED_TIMESTAMP_OVERRUN_INTERRUPT_LSB     3

#define GP_WB_PWM_UNMASKED_NEXT_THRESHOLD_NOT_FULL_INTERRUPT_ADDRESS 0x390
#define GP_WB_PWM_UNMASKED_NEXT_THRESHOLD_NOT_FULL_INTERRUPT_LEN     1
#define GP_WB_PWM_UNMASKED_NEXT_THRESHOLD_NOT_FULL_INTERRUPT_MASK    0x0010
#define GP_WB_PWM_UNMASKED_NEXT_THRESHOLD_NOT_FULL_INTERRUPT_LSB     4

#define GP_WB_PWM_UNMASKED_TIMESTAMP_NOT_EMPTY_INTERRUPT_ADDRESS 0x390
#define GP_WB_PWM_UNMASKED_TIMESTAMP_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_PWM_UNMASKED_TIMESTAMP_NOT_EMPTY_INTERRUPT_MASK    0x0020
#define GP_WB_PWM_UNMASKED_TIMESTAMP_NOT_EMPTY_INTERRUPT_LSB     5

#define GP_WB_PWM_UNMASKED_PWM0_THRESHOLD_MATCH_INTERRUPT_ADDRESS 0x390
#define GP_WB_PWM_UNMASKED_PWM0_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_PWM_UNMASKED_PWM0_THRESHOLD_MATCH_INTERRUPT_MASK    0x0100
#define GP_WB_PWM_UNMASKED_PWM0_THRESHOLD_MATCH_INTERRUPT_LSB     8

#define GP_WB_PWM_UNMASKED_PWM1_THRESHOLD_MATCH_INTERRUPT_ADDRESS 0x390
#define GP_WB_PWM_UNMASKED_PWM1_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_PWM_UNMASKED_PWM1_THRESHOLD_MATCH_INTERRUPT_MASK    0x0200
#define GP_WB_PWM_UNMASKED_PWM1_THRESHOLD_MATCH_INTERRUPT_LSB     9

#define GP_WB_PWM_UNMASKED_PWM2_THRESHOLD_MATCH_INTERRUPT_ADDRESS 0x390
#define GP_WB_PWM_UNMASKED_PWM2_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_PWM_UNMASKED_PWM2_THRESHOLD_MATCH_INTERRUPT_MASK    0x0400
#define GP_WB_PWM_UNMASKED_PWM2_THRESHOLD_MATCH_INTERRUPT_LSB     10

#define GP_WB_PWM_UNMASKED_PWM3_THRESHOLD_MATCH_INTERRUPT_ADDRESS 0x390
#define GP_WB_PWM_UNMASKED_PWM3_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_PWM_UNMASKED_PWM3_THRESHOLD_MATCH_INTERRUPT_MASK    0x0800
#define GP_WB_PWM_UNMASKED_PWM3_THRESHOLD_MATCH_INTERRUPT_LSB     11

#define GP_WB_PWM_PRESCALER_COUNTER_ADDRESS 0x392
#define GP_WB_PWM_PRESCALER_COUNTER_LEN     1
#define GP_WB_PWM_PRESCALER_COUNTER_MASK    0x7F
#define GP_WB_PWM_PRESCALER_COUNTER_LSB     0

#define GP_WB_PWM_MAIN_COUNTER_ADDRESS 0x394
#define GP_WB_PWM_MAIN_COUNTER_LEN     2
#define GP_WB_PWM_MAIN_COUNTER_MASK    0xFFFF
#define GP_WB_PWM_MAIN_COUNTER_LSB     0

#define GP_WB_PWM_CARRIER_COUNTER_ADDRESS 0x396
#define GP_WB_PWM_CARRIER_COUNTER_LEN     1
#define GP_WB_PWM_CARRIER_COUNTER_MASK    0x7F
#define GP_WB_PWM_CARRIER_COUNTER_LSB     0

#define GP_WB_PWM_PWM0_THRESHOLD_ADDRESS 0x398
#define GP_WB_PWM_PWM0_THRESHOLD_LEN     2
#define GP_WB_PWM_PWM0_THRESHOLD_MASK    0xFFFF
#define GP_WB_PWM_PWM0_THRESHOLD_LSB     0

#define GP_WB_PWM_PWM1_THRESHOLD_ADDRESS 0x39A
#define GP_WB_PWM_PWM1_THRESHOLD_LEN     2
#define GP_WB_PWM_PWM1_THRESHOLD_MASK    0xFFFF
#define GP_WB_PWM_PWM1_THRESHOLD_LSB     0

#define GP_WB_PWM_PWM2_THRESHOLD_ADDRESS 0x39C
#define GP_WB_PWM_PWM2_THRESHOLD_LEN     2
#define GP_WB_PWM_PWM2_THRESHOLD_MASK    0xFFFF
#define GP_WB_PWM_PWM2_THRESHOLD_LSB     0

#define GP_WB_PWM_PWM3_THRESHOLD_ADDRESS 0x39E
#define GP_WB_PWM_PWM3_THRESHOLD_LEN     2
#define GP_WB_PWM_PWM3_THRESHOLD_MASK    0xFFFF
#define GP_WB_PWM_PWM3_THRESHOLD_LSB     0

#define GP_WB_PWM_TIMESTAMP_INPUT_ADDRESS 0x3A0
#define GP_WB_PWM_TIMESTAMP_INPUT_LEN     1
#define GP_WB_PWM_TIMESTAMP_INPUT_MASK    0x01
#define GP_WB_PWM_TIMESTAMP_INPUT_LSB     0

#define GP_WB_PWM_TIMESTAMP_MAIN_0_ADDRESS 0x3A2
#define GP_WB_PWM_TIMESTAMP_MAIN_0_LEN     1
#define GP_WB_PWM_TIMESTAMP_MAIN_0_MASK    0x0000FF
#define GP_WB_PWM_TIMESTAMP_MAIN_0_LSB     0

#define GP_WB_PWM_TIMESTAMP_MAIN_ADDRESS 0x3A2
#define GP_WB_PWM_TIMESTAMP_MAIN_LEN     2
#define GP_WB_PWM_TIMESTAMP_MAIN_MASK    0x00FFFF
#define GP_WB_PWM_TIMESTAMP_MAIN_LSB     0

#define GP_WB_PWM_TIMESTAMP_ADDRESS 0x3A2
#define GP_WB_PWM_TIMESTAMP_LEN     3
#define GP_WB_PWM_TIMESTAMP_MASK    0xFFFFFF
#define GP_WB_PWM_TIMESTAMP_LSB     0

#define GP_WB_PWM_TIMESTAMP_CARRIER_ADDRESS 0x3A2
#define GP_WB_PWM_TIMESTAMP_CARRIER_LEN     1
#define GP_WB_PWM_TIMESTAMP_CARRIER_MASK    0x7F0000
#define GP_WB_PWM_TIMESTAMP_CARRIER_LSB     16

#define GP_WB_PWM_TIMESTAMP_INPUT_ON_PREVIOUS_UPDATE_ADDRESS 0x3A2
#define GP_WB_PWM_TIMESTAMP_INPUT_ON_PREVIOUS_UPDATE_LEN     1
#define GP_WB_PWM_TIMESTAMP_INPUT_ON_PREVIOUS_UPDATE_MASK    0x800000
#define GP_WB_PWM_TIMESTAMP_INPUT_ON_PREVIOUS_UPDATE_LSB     23

#define GP_WB_PWM_PRESCALER_COUNTER_RESET_ADDRESS 0x3A5
#define GP_WB_PWM_PRESCALER_COUNTER_RESET_LEN     1
#define GP_WB_PWM_PRESCALER_COUNTER_RESET_MASK    0x01
#define GP_WB_PWM_PRESCALER_COUNTER_RESET_LSB     0

#define GP_WB_PWM_MAIN_COUNTER_UPDATE_ADDRESS 0x3A5
#define GP_WB_PWM_MAIN_COUNTER_UPDATE_LEN     1
#define GP_WB_PWM_MAIN_COUNTER_UPDATE_MASK    0x02
#define GP_WB_PWM_MAIN_COUNTER_UPDATE_LSB     1

#define GP_WB_PWM_CARRIER_COUNTER_RESET_ADDRESS 0x3A5
#define GP_WB_PWM_CARRIER_COUNTER_RESET_LEN     1
#define GP_WB_PWM_CARRIER_COUNTER_RESET_MASK    0x04
#define GP_WB_PWM_CARRIER_COUNTER_RESET_LSB     2

#define GP_WB_PWM_TIMESTAMP_UPDATE_ADDRESS 0x3A5
#define GP_WB_PWM_TIMESTAMP_UPDATE_LEN     1
#define GP_WB_PWM_TIMESTAMP_UPDATE_MASK    0x08
#define GP_WB_PWM_TIMESTAMP_UPDATE_LSB     3

#define GP_WB_PWM_PWM0_THRESHOLD_UPDATE_ADDRESS 0x3A5
#define GP_WB_PWM_PWM0_THRESHOLD_UPDATE_LEN     1
#define GP_WB_PWM_PWM0_THRESHOLD_UPDATE_MASK    0x10
#define GP_WB_PWM_PWM0_THRESHOLD_UPDATE_LSB     4

#define GP_WB_PWM_PWM1_THRESHOLD_UPDATE_ADDRESS 0x3A5
#define GP_WB_PWM_PWM1_THRESHOLD_UPDATE_LEN     1
#define GP_WB_PWM_PWM1_THRESHOLD_UPDATE_MASK    0x20
#define GP_WB_PWM_PWM1_THRESHOLD_UPDATE_LSB     5

#define GP_WB_PWM_PWM2_THRESHOLD_UPDATE_ADDRESS 0x3A5
#define GP_WB_PWM_PWM2_THRESHOLD_UPDATE_LEN     1
#define GP_WB_PWM_PWM2_THRESHOLD_UPDATE_MASK    0x40
#define GP_WB_PWM_PWM2_THRESHOLD_UPDATE_LSB     6

#define GP_WB_PWM_PWM3_THRESHOLD_UPDATE_ADDRESS 0x3A5
#define GP_WB_PWM_PWM3_THRESHOLD_UPDATE_LEN     1
#define GP_WB_PWM_PWM3_THRESHOLD_UPDATE_MASK    0x80
#define GP_WB_PWM_PWM3_THRESHOLD_UPDATE_LSB     7

#define GP_WB_PWM_CLR_MAIN_COUNTER_WRAP_INTERRUPT_ADDRESS 0x3A6
#define GP_WB_PWM_CLR_MAIN_COUNTER_WRAP_INTERRUPT_LEN     1
#define GP_WB_PWM_CLR_MAIN_COUNTER_WRAP_INTERRUPT_MASK    0x01
#define GP_WB_PWM_CLR_MAIN_COUNTER_WRAP_INTERRUPT_LSB     0

#define GP_WB_PWM_CLR_CARRIER_COUNTER_WRAP_INTERRUPT_ADDRESS 0x3A6
#define GP_WB_PWM_CLR_CARRIER_COUNTER_WRAP_INTERRUPT_LEN     1
#define GP_WB_PWM_CLR_CARRIER_COUNTER_WRAP_INTERRUPT_MASK    0x02
#define GP_WB_PWM_CLR_CARRIER_COUNTER_WRAP_INTERRUPT_LSB     1

#define GP_WB_PWM_CLR_NEXT_THRESHOLD_UNDERRUN_INTERRUPT_ADDRESS 0x3A6
#define GP_WB_PWM_CLR_NEXT_THRESHOLD_UNDERRUN_INTERRUPT_LEN     1
#define GP_WB_PWM_CLR_NEXT_THRESHOLD_UNDERRUN_INTERRUPT_MASK    0x04
#define GP_WB_PWM_CLR_NEXT_THRESHOLD_UNDERRUN_INTERRUPT_LSB     2

#define GP_WB_PWM_CLR_TIMESTAMP_OVERRUN_INTERRUPT_ADDRESS 0x3A6
#define GP_WB_PWM_CLR_TIMESTAMP_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_PWM_CLR_TIMESTAMP_OVERRUN_INTERRUPT_MASK    0x08
#define GP_WB_PWM_CLR_TIMESTAMP_OVERRUN_INTERRUPT_LSB     3

#define GP_WB_PWM_CLR_PWM0_THRESHOLD_MATCH_INTERRUPT_ADDRESS 0x3A6
#define GP_WB_PWM_CLR_PWM0_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_PWM_CLR_PWM0_THRESHOLD_MATCH_INTERRUPT_MASK    0x10
#define GP_WB_PWM_CLR_PWM0_THRESHOLD_MATCH_INTERRUPT_LSB     4

#define GP_WB_PWM_CLR_PWM1_THRESHOLD_MATCH_INTERRUPT_ADDRESS 0x3A6
#define GP_WB_PWM_CLR_PWM1_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_PWM_CLR_PWM1_THRESHOLD_MATCH_INTERRUPT_MASK    0x20
#define GP_WB_PWM_CLR_PWM1_THRESHOLD_MATCH_INTERRUPT_LSB     5

#define GP_WB_PWM_CLR_PWM2_THRESHOLD_MATCH_INTERRUPT_ADDRESS 0x3A6
#define GP_WB_PWM_CLR_PWM2_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_PWM_CLR_PWM2_THRESHOLD_MATCH_INTERRUPT_MASK    0x40
#define GP_WB_PWM_CLR_PWM2_THRESHOLD_MATCH_INTERRUPT_LSB     6

#define GP_WB_PWM_CLR_PWM3_THRESHOLD_MATCH_INTERRUPT_ADDRESS 0x3A6
#define GP_WB_PWM_CLR_PWM3_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_PWM_CLR_PWM3_THRESHOLD_MATCH_INTERRUPT_MASK    0x80
#define GP_WB_PWM_CLR_PWM3_THRESHOLD_MATCH_INTERRUPT_LSB     7

/***************************
 * layout: dma
 ***************************/
#define GP_WB_DMA_SRC_START_ADDR_ADDRESS 0x3C0
#define GP_WB_DMA_SRC_START_ADDR_LEN     3
#define GP_WB_DMA_SRC_START_ADDR_MASK    0x07FFFF
#define GP_WB_DMA_SRC_START_ADDR_LSB     0

#define GP_WB_DMA_DEST_START_ADDR_ADDRESS 0x3C4
#define GP_WB_DMA_DEST_START_ADDR_LEN     3
#define GP_WB_DMA_DEST_START_ADDR_MASK    0x07FFFF
#define GP_WB_DMA_DEST_START_ADDR_LSB     0

#define GP_WB_DMA_SRC_BUFFER_SIZE_ADDRESS 0x3C7
#define GP_WB_DMA_SRC_BUFFER_SIZE_LEN     1
#define GP_WB_DMA_SRC_BUFFER_SIZE_MASK    0xFF
#define GP_WB_DMA_SRC_BUFFER_SIZE_LSB     0

#define GP_WB_DMA_DEST_BUFFER_SIZE_ADDRESS 0x3C8
#define GP_WB_DMA_DEST_BUFFER_SIZE_LEN     1
#define GP_WB_DMA_DEST_BUFFER_SIZE_MASK    0xFF
#define GP_WB_DMA_DEST_BUFFER_SIZE_LSB     0

#define GP_WB_DMA_SRC_BUFFER_ALMOST_EMPTY_THRESHOLD_ADDRESS 0x3C9
#define GP_WB_DMA_SRC_BUFFER_ALMOST_EMPTY_THRESHOLD_LEN     1
#define GP_WB_DMA_SRC_BUFFER_ALMOST_EMPTY_THRESHOLD_MASK    0xFF
#define GP_WB_DMA_SRC_BUFFER_ALMOST_EMPTY_THRESHOLD_LSB     0

#define GP_WB_DMA_DEST_BUFFER_ALMOST_FULL_THRESHOLD_ADDRESS 0x3CA
#define GP_WB_DMA_DEST_BUFFER_ALMOST_FULL_THRESHOLD_LEN     1
#define GP_WB_DMA_DEST_BUFFER_ALMOST_FULL_THRESHOLD_MASK    0xFF
#define GP_WB_DMA_DEST_BUFFER_ALMOST_FULL_THRESHOLD_LSB     0

#define GP_WB_DMA_BUFFER_PTR_VALUE_ADDRESS 0x3CB
#define GP_WB_DMA_BUFFER_PTR_VALUE_LEN     1
#define GP_WB_DMA_BUFFER_PTR_VALUE_MASK    0xFF
#define GP_WB_DMA_BUFFER_PTR_VALUE_LSB     0

#define GP_WB_DMA_BUFFER_PTR_WRAP_VALUE_ADDRESS 0x3CC
#define GP_WB_DMA_BUFFER_PTR_WRAP_VALUE_LEN     1
#define GP_WB_DMA_BUFFER_PTR_WRAP_VALUE_MASK    0x01
#define GP_WB_DMA_BUFFER_PTR_WRAP_VALUE_LSB     0

#define GP_WB_DMA_WORD_MODE_ADDRESS 0x3CD
#define GP_WB_DMA_WORD_MODE_LEN     1
#define GP_WB_DMA_WORD_MODE_MASK    0x01
#define GP_WB_DMA_WORD_MODE_LSB     0

#define GP_WB_DMA_CPY_TRIGGER_SRC_SELECT_ADDRESS 0x3CD
#define GP_WB_DMA_CPY_TRIGGER_SRC_SELECT_LEN     1
#define GP_WB_DMA_CPY_TRIGGER_SRC_SELECT_MASK    0x1E
#define GP_WB_DMA_CPY_TRIGGER_SRC_SELECT_LSB     1

#define GP_WB_DMA_CPY_TRIGGER_BY_REGMAP_ADDRESS 0x3CD
#define GP_WB_DMA_CPY_TRIGGER_BY_REGMAP_LEN     1
#define GP_WB_DMA_CPY_TRIGGER_BY_REGMAP_MASK    0x20
#define GP_WB_DMA_CPY_TRIGGER_BY_REGMAP_LSB     5

#define GP_WB_DMA_SET_SRC_WRITE_PTR_ADDRESS 0x3CE
#define GP_WB_DMA_SET_SRC_WRITE_PTR_LEN     1
#define GP_WB_DMA_SET_SRC_WRITE_PTR_MASK    0x01
#define GP_WB_DMA_SET_SRC_WRITE_PTR_LSB     0

#define GP_WB_DMA_SET_SRC_READ_PTR_ADDRESS 0x3CE
#define GP_WB_DMA_SET_SRC_READ_PTR_LEN     1
#define GP_WB_DMA_SET_SRC_READ_PTR_MASK    0x02
#define GP_WB_DMA_SET_SRC_READ_PTR_LSB     1

#define GP_WB_DMA_SET_DEST_WRITE_PTR_ADDRESS 0x3CE
#define GP_WB_DMA_SET_DEST_WRITE_PTR_LEN     1
#define GP_WB_DMA_SET_DEST_WRITE_PTR_MASK    0x04
#define GP_WB_DMA_SET_DEST_WRITE_PTR_LSB     2

#define GP_WB_DMA_SET_DEST_READ_PTR_ADDRESS 0x3CE
#define GP_WB_DMA_SET_DEST_READ_PTR_LEN     1
#define GP_WB_DMA_SET_DEST_READ_PTR_MASK    0x08
#define GP_WB_DMA_SET_DEST_READ_PTR_LSB     3

#define GP_WB_DMA_RESET_POINTERS_ADDRESS 0x3CE
#define GP_WB_DMA_RESET_POINTERS_LEN     1
#define GP_WB_DMA_RESET_POINTERS_MASK    0x10
#define GP_WB_DMA_RESET_POINTERS_LSB     4

#define GP_WB_DMA_UNMASKED_CPY_ERR_INTERRUPT_ADDRESS 0x3CF
#define GP_WB_DMA_UNMASKED_CPY_ERR_INTERRUPT_LEN     1
#define GP_WB_DMA_UNMASKED_CPY_ERR_INTERRUPT_MASK    0x01
#define GP_WB_DMA_UNMASKED_CPY_ERR_INTERRUPT_LSB     0

#define GP_WB_DMA_UNMASKED_SRC_UNDERRUN_INTERRUPT_ADDRESS 0x3CF
#define GP_WB_DMA_UNMASKED_SRC_UNDERRUN_INTERRUPT_LEN     1
#define GP_WB_DMA_UNMASKED_SRC_UNDERRUN_INTERRUPT_MASK    0x02
#define GP_WB_DMA_UNMASKED_SRC_UNDERRUN_INTERRUPT_LSB     1

#define GP_WB_DMA_UNMASKED_DEST_OVERFLOW_INTERRUPT_ADDRESS 0x3CF
#define GP_WB_DMA_UNMASKED_DEST_OVERFLOW_INTERRUPT_LEN     1
#define GP_WB_DMA_UNMASKED_DEST_OVERFLOW_INTERRUPT_MASK    0x04
#define GP_WB_DMA_UNMASKED_DEST_OVERFLOW_INTERRUPT_LSB     2

#define GP_WB_DMA_UNMASKED_SRC_ALMOST_EMPTY_INTERRUPT_ADDRESS 0x3CF
#define GP_WB_DMA_UNMASKED_SRC_ALMOST_EMPTY_INTERRUPT_LEN     1
#define GP_WB_DMA_UNMASKED_SRC_ALMOST_EMPTY_INTERRUPT_MASK    0x08
#define GP_WB_DMA_UNMASKED_SRC_ALMOST_EMPTY_INTERRUPT_LSB     3

#define GP_WB_DMA_UNMASKED_DEST_ALMOST_FULL_INTERRUPT_ADDRESS 0x3CF
#define GP_WB_DMA_UNMASKED_DEST_ALMOST_FULL_INTERRUPT_LEN     1
#define GP_WB_DMA_UNMASKED_DEST_ALMOST_FULL_INTERRUPT_MASK    0x10
#define GP_WB_DMA_UNMASKED_DEST_ALMOST_FULL_INTERRUPT_LSB     4

#define GP_WB_DMA_SRC_READ_PTR_WRAP_ADDRESS 0x3CF
#define GP_WB_DMA_SRC_READ_PTR_WRAP_LEN     1
#define GP_WB_DMA_SRC_READ_PTR_WRAP_MASK    0x20
#define GP_WB_DMA_SRC_READ_PTR_WRAP_LSB     5

#define GP_WB_DMA_DEST_WRITE_PTR_WRAP_ADDRESS 0x3CF
#define GP_WB_DMA_DEST_WRITE_PTR_WRAP_LEN     1
#define GP_WB_DMA_DEST_WRITE_PTR_WRAP_MASK    0x40
#define GP_WB_DMA_DEST_WRITE_PTR_WRAP_LSB     6

#define GP_WB_DMA_CLR_CPY_ERR_INTERRUPT_ADDRESS 0x3D0
#define GP_WB_DMA_CLR_CPY_ERR_INTERRUPT_LEN     1
#define GP_WB_DMA_CLR_CPY_ERR_INTERRUPT_MASK    0x01
#define GP_WB_DMA_CLR_CPY_ERR_INTERRUPT_LSB     0

#define GP_WB_DMA_CLR_SRC_UNDERRUN_INTERRUPT_ADDRESS 0x3D0
#define GP_WB_DMA_CLR_SRC_UNDERRUN_INTERRUPT_LEN     1
#define GP_WB_DMA_CLR_SRC_UNDERRUN_INTERRUPT_MASK    0x02
#define GP_WB_DMA_CLR_SRC_UNDERRUN_INTERRUPT_LSB     1

#define GP_WB_DMA_CLR_DEST_OVERFLOW_INTERRUPT_ADDRESS 0x3D0
#define GP_WB_DMA_CLR_DEST_OVERFLOW_INTERRUPT_LEN     1
#define GP_WB_DMA_CLR_DEST_OVERFLOW_INTERRUPT_MASK    0x04
#define GP_WB_DMA_CLR_DEST_OVERFLOW_INTERRUPT_LSB     2

#define GP_WB_DMA_INTERNAL_SRC_READ_PTR_ADDRESS 0x3D1
#define GP_WB_DMA_INTERNAL_SRC_READ_PTR_LEN     1
#define GP_WB_DMA_INTERNAL_SRC_READ_PTR_MASK    0xFF
#define GP_WB_DMA_INTERNAL_SRC_READ_PTR_LSB     0

#define GP_WB_DMA_INTERNAL_DEST_WRITE_PTR_ADDRESS 0x3D2
#define GP_WB_DMA_INTERNAL_DEST_WRITE_PTR_LEN     1
#define GP_WB_DMA_INTERNAL_DEST_WRITE_PTR_MASK    0xFF
#define GP_WB_DMA_INTERNAL_DEST_WRITE_PTR_LSB     0

/***************************
 * layout: rib
 ***************************/
#define GP_WB_RIB_RX_PBM_PTR_ADDRESS 0x400
#define GP_WB_RIB_RX_PBM_PTR_LEN     1
#define GP_WB_RIB_RX_PBM_PTR_MASK    0x07
#define GP_WB_RIB_RX_PBM_PTR_LSB     0

#define GP_WB_RIB_RX_PBM_PTR_VALID_ADDRESS 0x400
#define GP_WB_RIB_RX_PBM_PTR_VALID_LEN     1
#define GP_WB_RIB_RX_PBM_PTR_VALID_MASK    0x08
#define GP_WB_RIB_RX_PBM_PTR_VALID_LSB     3

#define GP_WB_RIB_RX_PBM_DATA_PTR_ADDRESS 0x402
#define GP_WB_RIB_RX_PBM_DATA_PTR_LEN     2
#define GP_WB_RIB_RX_PBM_DATA_PTR_MASK    0xFFFF
#define GP_WB_RIB_RX_PBM_DATA_PTR_LSB     0

#define GP_WB_RIB_OFF2TX_DELAY_ADDRESS 0x404
#define GP_WB_RIB_OFF2TX_DELAY_LEN     1
#define GP_WB_RIB_OFF2TX_DELAY_MASK    0x1F
#define GP_WB_RIB_OFF2TX_DELAY_LSB     0

#define GP_WB_RIB_OFF2RX_DELAY_ADDRESS 0x405
#define GP_WB_RIB_OFF2RX_DELAY_LEN     1
#define GP_WB_RIB_OFF2RX_DELAY_MASK    0x1F
#define GP_WB_RIB_OFF2RX_DELAY_LSB     0

#define GP_WB_RIB_CAL_DELAY_ADDRESS 0x406
#define GP_WB_RIB_CAL_DELAY_LEN     1
#define GP_WB_RIB_CAL_DELAY_MASK    0xFF
#define GP_WB_RIB_CAL_DELAY_LSB     0

#define GP_WB_RIB_ACK_TURNAROUND_ADDRESS 0x407
#define GP_WB_RIB_ACK_TURNAROUND_LEN     1
#define GP_WB_RIB_ACK_TURNAROUND_MASK    0x0F
#define GP_WB_RIB_ACK_TURNAROUND_LSB     0

#define GP_WB_RIB_ACK_TIMEOUT_ON_START_ADDRESS 0x407
#define GP_WB_RIB_ACK_TIMEOUT_ON_START_LEN     1
#define GP_WB_RIB_ACK_TIMEOUT_ON_START_MASK    0x10
#define GP_WB_RIB_ACK_TIMEOUT_ON_START_LSB     4

#define GP_WB_RIB_DONT_DISABLE_RADIO_FOR_RX_TO_TXACK_ADDRESS 0x407
#define GP_WB_RIB_DONT_DISABLE_RADIO_FOR_RX_TO_TXACK_LEN     1
#define GP_WB_RIB_DONT_DISABLE_RADIO_FOR_RX_TO_TXACK_MASK    0x20
#define GP_WB_RIB_DONT_DISABLE_RADIO_FOR_RX_TO_TXACK_LSB     5

#define GP_WB_RIB_DONT_DISABLE_RADIO_FOR_TX_TO_RXACK_ADDRESS 0x407
#define GP_WB_RIB_DONT_DISABLE_RADIO_FOR_TX_TO_RXACK_LEN     1
#define GP_WB_RIB_DONT_DISABLE_RADIO_FOR_TX_TO_RXACK_MASK    0x40
#define GP_WB_RIB_DONT_DISABLE_RADIO_FOR_TX_TO_RXACK_LSB     6

#define GP_WB_RIB_ACK_TIMEOUT_ADDRESS 0x408
#define GP_WB_RIB_ACK_TIMEOUT_LEN     1
#define GP_WB_RIB_ACK_TIMEOUT_MASK    0x3F
#define GP_WB_RIB_ACK_TIMEOUT_LSB     0

#define GP_WB_RIB_IFS_LENGTH_ADDRESS 0x409
#define GP_WB_RIB_IFS_LENGTH_LEN     1
#define GP_WB_RIB_IFS_LENGTH_MASK    0x3F
#define GP_WB_RIB_IFS_LENGTH_LSB     0

#define GP_WB_RIB_IFS_SKIP_ADDRESS 0x409
#define GP_WB_RIB_IFS_SKIP_LEN     1
#define GP_WB_RIB_IFS_SKIP_MASK    0x40
#define GP_WB_RIB_IFS_SKIP_LSB     6

#define GP_WB_RIB_IFS_AFTER_TX_ACK_SKIP_ADDRESS 0x409
#define GP_WB_RIB_IFS_AFTER_TX_ACK_SKIP_LEN     1
#define GP_WB_RIB_IFS_AFTER_TX_ACK_SKIP_MASK    0x80
#define GP_WB_RIB_IFS_AFTER_TX_ACK_SKIP_LSB     7

#define GP_WB_RIB_BYPASS_TX_DELAY_ADDRESS 0x40A
#define GP_WB_RIB_BYPASS_TX_DELAY_LEN     1
#define GP_WB_RIB_BYPASS_TX_DELAY_MASK    0x01
#define GP_WB_RIB_BYPASS_TX_DELAY_LSB     0

#define GP_WB_RIB_DISABLE_RADIO_WHEN_NO_FREE_PBM_ADDRESS 0x40A
#define GP_WB_RIB_DISABLE_RADIO_WHEN_NO_FREE_PBM_LEN     1
#define GP_WB_RIB_DISABLE_RADIO_WHEN_NO_FREE_PBM_MASK    0x02
#define GP_WB_RIB_DISABLE_RADIO_WHEN_NO_FREE_PBM_LSB     1

#define GP_WB_RIB_RESTART_PACKET_DET_WHEN_PIP_ADDRESS 0x40A
#define GP_WB_RIB_RESTART_PACKET_DET_WHEN_PIP_LEN     1
#define GP_WB_RIB_RESTART_PACKET_DET_WHEN_PIP_MASK    0x04
#define GP_WB_RIB_RESTART_PACKET_DET_WHEN_PIP_LSB     2

#define GP_WB_RIB_DISABLE_TRC_CLK_GATING_ADDRESS 0x40A
#define GP_WB_RIB_DISABLE_TRC_CLK_GATING_LEN     1
#define GP_WB_RIB_DISABLE_TRC_CLK_GATING_MASK    0x08
#define GP_WB_RIB_DISABLE_TRC_CLK_GATING_LSB     3

#define GP_WB_RIB_STOP_RX_WINDOW_ADDRESS 0x40B
#define GP_WB_RIB_STOP_RX_WINDOW_LEN     1
#define GP_WB_RIB_STOP_RX_WINDOW_MASK    0x02
#define GP_WB_RIB_STOP_RX_WINDOW_LSB     1

#define GP_WB_RIB_RESTART_PACKET_DET_ADDRESS 0x40B
#define GP_WB_RIB_RESTART_PACKET_DET_LEN     1
#define GP_WB_RIB_RESTART_PACKET_DET_MASK    0x04
#define GP_WB_RIB_RESTART_PACKET_DET_LSB     2

#define GP_WB_RIB_CHANNEL_CHANGE_REQUEST_ADDRESS 0x40B
#define GP_WB_RIB_CHANNEL_CHANGE_REQUEST_LEN     1
#define GP_WB_RIB_CHANNEL_CHANGE_REQUEST_MASK    0x08
#define GP_WB_RIB_CHANNEL_CHANGE_REQUEST_LSB     3

#define GP_WB_RIB_CLR_DROP_REASON_ADDRESS 0x40B
#define GP_WB_RIB_CLR_DROP_REASON_LEN     1
#define GP_WB_RIB_CLR_DROP_REASON_MASK    0x10
#define GP_WB_RIB_CLR_DROP_REASON_LSB     4

#define GP_WB_RIB_CHANNEL_NR_ADDRESS 0x40C
#define GP_WB_RIB_CHANNEL_NR_LEN     1
#define GP_WB_RIB_CHANNEL_NR_MASK    0x0F
#define GP_WB_RIB_CHANNEL_NR_LSB     0

#define GP_WB_RIB_CHANNEL_IDX_ADDRESS 0x40C
#define GP_WB_RIB_CHANNEL_IDX_LEN     1
#define GP_WB_RIB_CHANNEL_IDX_MASK    0x70
#define GP_WB_RIB_CHANNEL_IDX_LSB     4

#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH0_ADDRESS 0x40D
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH0_LEN     1
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH0_MASK    0x01
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH0_LSB     0

#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH_ADDRESS 0x40D
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH_LEN     1
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH_MASK    0x3F
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH_LSB     0

#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH1_ADDRESS 0x40D
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH1_LEN     1
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH1_MASK    0x02
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH1_LSB     1

#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH2_ADDRESS 0x40D
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH2_LEN     1
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH2_MASK    0x04
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH2_LSB     2

#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH3_ADDRESS 0x40D
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH3_LEN     1
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH3_MASK    0x08
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH3_LSB     3

#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH4_ADDRESS 0x40D
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH4_LEN     1
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH4_MASK    0x10
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH4_LSB     4

#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH5_ADDRESS 0x40D
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH5_LEN     1
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH5_MASK    0x20
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH5_LSB     5

#define GP_WB_RIB_ACK_REQUEST_DISABLE_ADDRESS 0x40E
#define GP_WB_RIB_ACK_REQUEST_DISABLE_LEN     1
#define GP_WB_RIB_ACK_REQUEST_DISABLE_MASK    0x01
#define GP_WB_RIB_ACK_REQUEST_DISABLE_LSB     0

#define GP_WB_RIB_EN_DATA_REQ_FOR_EVERY_FRAME_ADDRESS 0x40E
#define GP_WB_RIB_EN_DATA_REQ_FOR_EVERY_FRAME_LEN     1
#define GP_WB_RIB_EN_DATA_REQ_FOR_EVERY_FRAME_MASK    0x02
#define GP_WB_RIB_EN_DATA_REQ_FOR_EVERY_FRAME_LSB     1

#define GP_WB_RIB_RX_FCS_CHECK_ON_ADDRESS 0x40F
#define GP_WB_RIB_RX_FCS_CHECK_ON_LEN     1
#define GP_WB_RIB_RX_FCS_CHECK_ON_MASK    0x01
#define GP_WB_RIB_RX_FCS_CHECK_ON_LSB     0

#define GP_WB_RIB_RX_PBM_PTR_CLR_ADDRESS 0x410
#define GP_WB_RIB_RX_PBM_PTR_CLR_LEN     1
#define GP_WB_RIB_RX_PBM_PTR_CLR_MASK    0x01
#define GP_WB_RIB_RX_PBM_PTR_CLR_LSB     0

#define GP_WB_RIB_ENABLE_RX_ON_ADDRESS 0x411
#define GP_WB_RIB_ENABLE_RX_ON_LEN     1
#define GP_WB_RIB_ENABLE_RX_ON_MASK    0x01
#define GP_WB_RIB_ENABLE_RX_ON_LSB     0

#define GP_WB_RIB_RX_ON_WHEN_IDLE_SET_ADDRESS 0x411
#define GP_WB_RIB_RX_ON_WHEN_IDLE_SET_LEN     1
#define GP_WB_RIB_RX_ON_WHEN_IDLE_SET_MASK    0x02
#define GP_WB_RIB_RX_ON_WHEN_IDLE_SET_LSB     1

#define GP_WB_RIB_RX_ON_RUN_ADDRESS 0x411
#define GP_WB_RIB_RX_ON_RUN_LEN     1
#define GP_WB_RIB_RX_ON_RUN_MASK    0x04
#define GP_WB_RIB_RX_ON_RUN_LSB     2

#define GP_WB_RIB_CCA_RUN_ADDRESS 0x411
#define GP_WB_RIB_CCA_RUN_LEN     1
#define GP_WB_RIB_CCA_RUN_MASK    0x08
#define GP_WB_RIB_CCA_RUN_LSB     3

#define GP_WB_RIB_ES_RX_ON_0_ADDRESS 0x411
#define GP_WB_RIB_ES_RX_ON_0_LEN     1
#define GP_WB_RIB_ES_RX_ON_0_MASK    0x10
#define GP_WB_RIB_ES_RX_ON_0_LSB     4

#define GP_WB_RIB_ES_RX_ON_1_ADDRESS 0x411
#define GP_WB_RIB_ES_RX_ON_1_LEN     1
#define GP_WB_RIB_ES_RX_ON_1_MASK    0x20
#define GP_WB_RIB_ES_RX_ON_1_LSB     5

#define GP_WB_RIB_ES_RX_ON_2_ADDRESS 0x411
#define GP_WB_RIB_ES_RX_ON_2_LEN     1
#define GP_WB_RIB_ES_RX_ON_2_MASK    0x40
#define GP_WB_RIB_ES_RX_ON_2_LSB     6

#define GP_WB_RIB_ES_RX_ON_3_ADDRESS 0x411
#define GP_WB_RIB_ES_RX_ON_3_LEN     1
#define GP_WB_RIB_ES_RX_ON_3_MASK    0x80
#define GP_WB_RIB_ES_RX_ON_3_LSB     7

#define GP_WB_RIB_RX_ON_CNT_ADDRESS 0x412
#define GP_WB_RIB_RX_ON_CNT_LEN     3
#define GP_WB_RIB_RX_ON_CNT_MASK    0xFFFFFF
#define GP_WB_RIB_RX_ON_CNT_LSB     0

#define GP_WB_RIB_CSMA_FORCE_FAIL_ADDRESS 0x415
#define GP_WB_RIB_CSMA_FORCE_FAIL_LEN     1
#define GP_WB_RIB_CSMA_FORCE_FAIL_MASK    0x01
#define GP_WB_RIB_CSMA_FORCE_FAIL_LSB     0

#define GP_WB_RIB_UNMASKED_PBM_FULL_INTERRUPT_ADDRESS 0x416
#define GP_WB_RIB_UNMASKED_PBM_FULL_INTERRUPT_LEN     1
#define GP_WB_RIB_UNMASKED_PBM_FULL_INTERRUPT_MASK    0x01
#define GP_WB_RIB_UNMASKED_PBM_FULL_INTERRUPT_LSB     0

#define GP_WB_RIB_UNMASKED_TX_STARTED_INTERRUPT_ADDRESS 0x416
#define GP_WB_RIB_UNMASKED_TX_STARTED_INTERRUPT_LEN     1
#define GP_WB_RIB_UNMASKED_TX_STARTED_INTERRUPT_MASK    0x02
#define GP_WB_RIB_UNMASKED_TX_STARTED_INTERRUPT_LSB     1

#define GP_WB_RIB_UNMASKED_TX_ACK_STARTED_INTERRUPT_ADDRESS 0x416
#define GP_WB_RIB_UNMASKED_TX_ACK_STARTED_INTERRUPT_LEN     1
#define GP_WB_RIB_UNMASKED_TX_ACK_STARTED_INTERRUPT_MASK    0x04
#define GP_WB_RIB_UNMASKED_TX_ACK_STARTED_INTERRUPT_LSB     2

#define GP_WB_RIB_UNMASKED_PHY_TRANSITION_NOT_DONE_INTERRUPT_ADDRESS 0x416
#define GP_WB_RIB_UNMASKED_PHY_TRANSITION_NOT_DONE_INTERRUPT_LEN     1
#define GP_WB_RIB_UNMASKED_PHY_TRANSITION_NOT_DONE_INTERRUPT_MASK    0x08
#define GP_WB_RIB_UNMASKED_PHY_TRANSITION_NOT_DONE_INTERRUPT_LSB     3

#define GP_WB_RIB_UNMASKED_GENERIC_0_INTERRUPT_ADDRESS 0x417
#define GP_WB_RIB_UNMASKED_GENERIC_0_INTERRUPT_LEN     1
#define GP_WB_RIB_UNMASKED_GENERIC_0_INTERRUPT_MASK    0x01
#define GP_WB_RIB_UNMASKED_GENERIC_0_INTERRUPT_LSB     0

#define GP_WB_RIB_UNMASKED_GENERIC_1_INTERRUPT_ADDRESS 0x417
#define GP_WB_RIB_UNMASKED_GENERIC_1_INTERRUPT_LEN     1
#define GP_WB_RIB_UNMASKED_GENERIC_1_INTERRUPT_MASK    0x02
#define GP_WB_RIB_UNMASKED_GENERIC_1_INTERRUPT_LSB     1

#define GP_WB_RIB_UNMASKED_GENERIC_2_INTERRUPT_ADDRESS 0x417
#define GP_WB_RIB_UNMASKED_GENERIC_2_INTERRUPT_LEN     1
#define GP_WB_RIB_UNMASKED_GENERIC_2_INTERRUPT_MASK    0x04
#define GP_WB_RIB_UNMASKED_GENERIC_2_INTERRUPT_LSB     2

#define GP_WB_RIB_UNMASKED_GENERIC_3_INTERRUPT_ADDRESS 0x417
#define GP_WB_RIB_UNMASKED_GENERIC_3_INTERRUPT_LEN     1
#define GP_WB_RIB_UNMASKED_GENERIC_3_INTERRUPT_MASK    0x08
#define GP_WB_RIB_UNMASKED_GENERIC_3_INTERRUPT_LSB     3

#define GP_WB_RIB_CLR_PBM_FULL_INTERRUPT_ADDRESS 0x418
#define GP_WB_RIB_CLR_PBM_FULL_INTERRUPT_LEN     1
#define GP_WB_RIB_CLR_PBM_FULL_INTERRUPT_MASK    0x01
#define GP_WB_RIB_CLR_PBM_FULL_INTERRUPT_LSB     0

#define GP_WB_RIB_CLR_TX_STARTED_INTERRUPT_ADDRESS 0x418
#define GP_WB_RIB_CLR_TX_STARTED_INTERRUPT_LEN     1
#define GP_WB_RIB_CLR_TX_STARTED_INTERRUPT_MASK    0x02
#define GP_WB_RIB_CLR_TX_STARTED_INTERRUPT_LSB     1

#define GP_WB_RIB_CLR_TX_ACK_STARTED_INTERRUPT_ADDRESS 0x418
#define GP_WB_RIB_CLR_TX_ACK_STARTED_INTERRUPT_LEN     1
#define GP_WB_RIB_CLR_TX_ACK_STARTED_INTERRUPT_MASK    0x04
#define GP_WB_RIB_CLR_TX_ACK_STARTED_INTERRUPT_LSB     2

#define GP_WB_RIB_CLR_PHY_TRANSITION_NOT_DONE_INTERRUPT_ADDRESS 0x418
#define GP_WB_RIB_CLR_PHY_TRANSITION_NOT_DONE_INTERRUPT_LEN     1
#define GP_WB_RIB_CLR_PHY_TRANSITION_NOT_DONE_INTERRUPT_MASK    0x08
#define GP_WB_RIB_CLR_PHY_TRANSITION_NOT_DONE_INTERRUPT_LSB     3

#define GP_WB_RIB_CLR_GENERIC_0_INTERRUPT_ADDRESS 0x419
#define GP_WB_RIB_CLR_GENERIC_0_INTERRUPT_LEN     1
#define GP_WB_RIB_CLR_GENERIC_0_INTERRUPT_MASK    0x01
#define GP_WB_RIB_CLR_GENERIC_0_INTERRUPT_LSB     0

#define GP_WB_RIB_CLR_GENERIC_1_INTERRUPT_ADDRESS 0x419
#define GP_WB_RIB_CLR_GENERIC_1_INTERRUPT_LEN     1
#define GP_WB_RIB_CLR_GENERIC_1_INTERRUPT_MASK    0x02
#define GP_WB_RIB_CLR_GENERIC_1_INTERRUPT_LSB     1

#define GP_WB_RIB_CLR_GENERIC_2_INTERRUPT_ADDRESS 0x419
#define GP_WB_RIB_CLR_GENERIC_2_INTERRUPT_LEN     1
#define GP_WB_RIB_CLR_GENERIC_2_INTERRUPT_MASK    0x04
#define GP_WB_RIB_CLR_GENERIC_2_INTERRUPT_LSB     2

#define GP_WB_RIB_CLR_GENERIC_3_INTERRUPT_ADDRESS 0x419
#define GP_WB_RIB_CLR_GENERIC_3_INTERRUPT_LEN     1
#define GP_WB_RIB_CLR_GENERIC_3_INTERRUPT_MASK    0x08
#define GP_WB_RIB_CLR_GENERIC_3_INTERRUPT_LSB     3

#define GP_WB_RIB_SET_GENERIC_0_INTERRUPT_ADDRESS 0x419
#define GP_WB_RIB_SET_GENERIC_0_INTERRUPT_LEN     1
#define GP_WB_RIB_SET_GENERIC_0_INTERRUPT_MASK    0x10
#define GP_WB_RIB_SET_GENERIC_0_INTERRUPT_LSB     4

#define GP_WB_RIB_SET_GENERIC_1_INTERRUPT_ADDRESS 0x419
#define GP_WB_RIB_SET_GENERIC_1_INTERRUPT_LEN     1
#define GP_WB_RIB_SET_GENERIC_1_INTERRUPT_MASK    0x20
#define GP_WB_RIB_SET_GENERIC_1_INTERRUPT_LSB     5

#define GP_WB_RIB_SET_GENERIC_2_INTERRUPT_ADDRESS 0x419
#define GP_WB_RIB_SET_GENERIC_2_INTERRUPT_LEN     1
#define GP_WB_RIB_SET_GENERIC_2_INTERRUPT_MASK    0x40
#define GP_WB_RIB_SET_GENERIC_2_INTERRUPT_LSB     6

#define GP_WB_RIB_SET_GENERIC_3_INTERRUPT_ADDRESS 0x419
#define GP_WB_RIB_SET_GENERIC_3_INTERRUPT_LEN     1
#define GP_WB_RIB_SET_GENERIC_3_INTERRUPT_MASK    0x80
#define GP_WB_RIB_SET_GENERIC_3_INTERRUPT_LSB     7

#define GP_WB_RIB_TRC_STATE_ADDRESS 0x41A
#define GP_WB_RIB_TRC_STATE_LEN     1
#define GP_WB_RIB_TRC_STATE_MASK    0x1F
#define GP_WB_RIB_TRC_STATE_LSB     0

#define GP_WB_RIB_CHANNEL_CHANGE_BUSY_ADDRESS 0x41A
#define GP_WB_RIB_CHANNEL_CHANGE_BUSY_LEN     1
#define GP_WB_RIB_CHANNEL_CHANGE_BUSY_MASK    0x20
#define GP_WB_RIB_CHANNEL_CHANGE_BUSY_LSB     5

#define GP_WB_RIB_RX_DROP_REASON_ADDRESS 0x41B
#define GP_WB_RIB_RX_DROP_REASON_LEN     1
#define GP_WB_RIB_RX_DROP_REASON_MASK    0x0F
#define GP_WB_RIB_RX_DROP_REASON_LSB     0

#define GP_WB_RIB_DROP_REASON_VALID_ADDRESS 0x41B
#define GP_WB_RIB_DROP_REASON_VALID_LEN     1
#define GP_WB_RIB_DROP_REASON_VALID_MASK    0x10
#define GP_WB_RIB_DROP_REASON_VALID_LSB     4

#define GP_WB_RIB_RX_ON_REQ_EN_ADDRESS 0x41C
#define GP_WB_RIB_RX_ON_REQ_EN_LEN     1
#define GP_WB_RIB_RX_ON_REQ_EN_MASK    0x01
#define GP_WB_RIB_RX_ON_REQ_EN_LSB     0

#define GP_WB_RIB_PACKET_RX_REQ_EN_ADDRESS 0x41C
#define GP_WB_RIB_PACKET_RX_REQ_EN_LEN     1
#define GP_WB_RIB_PACKET_RX_REQ_EN_MASK    0x02
#define GP_WB_RIB_PACKET_RX_REQ_EN_LSB     1

#define GP_WB_RIB_ACK_TX_REQ_EN_ADDRESS 0x41C
#define GP_WB_RIB_ACK_TX_REQ_EN_LEN     1
#define GP_WB_RIB_ACK_TX_REQ_EN_MASK    0x04
#define GP_WB_RIB_ACK_TX_REQ_EN_LSB     2

#define GP_WB_RIB_ES_REQ_REQ_EN_ADDRESS 0x41C
#define GP_WB_RIB_ES_REQ_REQ_EN_LEN     1
#define GP_WB_RIB_ES_REQ_REQ_EN_MASK    0x08
#define GP_WB_RIB_ES_REQ_REQ_EN_LSB     3

#define GP_WB_RIB_RX_ON_PRIO_ADDRESS 0x41D
#define GP_WB_RIB_RX_ON_PRIO_LEN     1
#define GP_WB_RIB_RX_ON_PRIO_MASK    0x03
#define GP_WB_RIB_RX_ON_PRIO_LSB     0

#define GP_WB_RIB_PACKET_RX_PRIO_ADDRESS 0x41D
#define GP_WB_RIB_PACKET_RX_PRIO_LEN     1
#define GP_WB_RIB_PACKET_RX_PRIO_MASK    0x0C
#define GP_WB_RIB_PACKET_RX_PRIO_LSB     2

#define GP_WB_RIB_ACK_TX_PRIO_ADDRESS 0x41D
#define GP_WB_RIB_ACK_TX_PRIO_LEN     1
#define GP_WB_RIB_ACK_TX_PRIO_MASK    0x30
#define GP_WB_RIB_ACK_TX_PRIO_LSB     4

#define GP_WB_RIB_ES_REQ_PRIO_ADDRESS 0x41D
#define GP_WB_RIB_ES_REQ_PRIO_LEN     1
#define GP_WB_RIB_ES_REQ_PRIO_MASK    0xC0
#define GP_WB_RIB_ES_REQ_PRIO_LSB     6

#define GP_WB_RIB_DELAYED_START_ADDRESS 0x41E
#define GP_WB_RIB_DELAYED_START_LEN     1
#define GP_WB_RIB_DELAYED_START_MASK    0x01
#define GP_WB_RIB_DELAYED_START_LSB     0

#define GP_WB_RIB_CSMA_CA_HOLD_ADDRESS 0x41E
#define GP_WB_RIB_CSMA_CA_HOLD_LEN     1
#define GP_WB_RIB_CSMA_CA_HOLD_MASK    0x02
#define GP_WB_RIB_CSMA_CA_HOLD_LSB     1

#define GP_WB_RIB_TREAT_AS_CCA_FAIL_ADDRESS 0x41E
#define GP_WB_RIB_TREAT_AS_CCA_FAIL_LEN     1
#define GP_WB_RIB_TREAT_AS_CCA_FAIL_MASK    0x04
#define GP_WB_RIB_TREAT_AS_CCA_FAIL_LSB     2

#define GP_WB_RIB_PACKET_DISABLE_PA_ADDRESS 0x41E
#define GP_WB_RIB_PACKET_DISABLE_PA_LEN     1
#define GP_WB_RIB_PACKET_DISABLE_PA_MASK    0x08
#define GP_WB_RIB_PACKET_DISABLE_PA_LSB     3

#define GP_WB_RIB_ACK_SKIP_ADDRESS 0x41E
#define GP_WB_RIB_ACK_SKIP_LEN     1
#define GP_WB_RIB_ACK_SKIP_MASK    0x10
#define GP_WB_RIB_ACK_SKIP_LSB     4

#define GP_WB_RIB_ACK_DISABLE_PA_ADDRESS 0x41E
#define GP_WB_RIB_ACK_DISABLE_PA_LEN     1
#define GP_WB_RIB_ACK_DISABLE_PA_MASK    0x20
#define GP_WB_RIB_ACK_DISABLE_PA_LSB     5

#define GP_WB_RIB_REQUEST_ADDRESS 0x41F
#define GP_WB_RIB_REQUEST_LEN     1
#define GP_WB_RIB_REQUEST_MASK    0x01
#define GP_WB_RIB_REQUEST_LSB     0

#define GP_WB_RIB_PRIORITY_ADDRESS 0x41F
#define GP_WB_RIB_PRIORITY_LEN     1
#define GP_WB_RIB_PRIORITY_MASK    0x06
#define GP_WB_RIB_PRIORITY_LSB     1

#define GP_WB_RIB_GRANTED_ADDRESS 0x41F
#define GP_WB_RIB_GRANTED_LEN     1
#define GP_WB_RIB_GRANTED_MASK    0x08
#define GP_WB_RIB_GRANTED_LSB     3

#define GP_WB_RIB_PBETE_DATA_IND_ADDRESS 0x420
#define GP_WB_RIB_PBETE_DATA_IND_LEN     1
#define GP_WB_RIB_PBETE_DATA_IND_MASK    0xFF
#define GP_WB_RIB_PBETE_DATA_IND_LSB     0

#define GP_WB_RIB_PBETE_DATA_CNF_0_ADDRESS 0x421
#define GP_WB_RIB_PBETE_DATA_CNF_0_LEN     1
#define GP_WB_RIB_PBETE_DATA_CNF_0_MASK    0xFF
#define GP_WB_RIB_PBETE_DATA_CNF_0_LSB     0

#define GP_WB_RIB_PBETE_DATA_CNF_1_ADDRESS 0x422
#define GP_WB_RIB_PBETE_DATA_CNF_1_LEN     1
#define GP_WB_RIB_PBETE_DATA_CNF_1_MASK    0xFF
#define GP_WB_RIB_PBETE_DATA_CNF_1_LSB     0

#define GP_WB_RIB_PBETE_DATA_CNF_2_ADDRESS 0x423
#define GP_WB_RIB_PBETE_DATA_CNF_2_LEN     1
#define GP_WB_RIB_PBETE_DATA_CNF_2_MASK    0xFF
#define GP_WB_RIB_PBETE_DATA_CNF_2_LSB     0

#define GP_WB_RIB_PBETE_DATA_CNF_3_ADDRESS 0x424
#define GP_WB_RIB_PBETE_DATA_CNF_3_LEN     1
#define GP_WB_RIB_PBETE_DATA_CNF_3_MASK    0xFF
#define GP_WB_RIB_PBETE_DATA_CNF_3_LSB     0

#define GP_WB_RIB_ETOEX_DATA_0_ADDRESS 0x425
#define GP_WB_RIB_ETOEX_DATA_0_LEN     1
#define GP_WB_RIB_ETOEX_DATA_0_MASK    0x3F
#define GP_WB_RIB_ETOEX_DATA_0_LSB     0

#define GP_WB_RIB_ETOEX_DATA_1_ADDRESS 0x426
#define GP_WB_RIB_ETOEX_DATA_1_LEN     1
#define GP_WB_RIB_ETOEX_DATA_1_MASK    0x3F
#define GP_WB_RIB_ETOEX_DATA_1_LSB     0

#define GP_WB_RIB_ETOEX_DATA_2_ADDRESS 0x427
#define GP_WB_RIB_ETOEX_DATA_2_LEN     1
#define GP_WB_RIB_ETOEX_DATA_2_MASK    0x3F
#define GP_WB_RIB_ETOEX_DATA_2_LSB     0

#define GP_WB_RIB_ETOEX_DATA_3_ADDRESS 0x428
#define GP_WB_RIB_ETOEX_DATA_3_LEN     1
#define GP_WB_RIB_ETOEX_DATA_3_MASK    0x3F
#define GP_WB_RIB_ETOEX_DATA_3_LSB     0

#define GP_WB_RIB_ETOEX_DATA_4_ADDRESS 0x429
#define GP_WB_RIB_ETOEX_DATA_4_LEN     1
#define GP_WB_RIB_ETOEX_DATA_4_MASK    0x3F
#define GP_WB_RIB_ETOEX_DATA_4_LSB     0

#define GP_WB_RIB_ETOEX_DATA_5_ADDRESS 0x42A
#define GP_WB_RIB_ETOEX_DATA_5_LEN     1
#define GP_WB_RIB_ETOEX_DATA_5_MASK    0x3F
#define GP_WB_RIB_ETOEX_DATA_5_LSB     0

#define GP_WB_RIB_ETOEX_DATA_6_ADDRESS 0x42B
#define GP_WB_RIB_ETOEX_DATA_6_LEN     1
#define GP_WB_RIB_ETOEX_DATA_6_MASK    0x3F
#define GP_WB_RIB_ETOEX_DATA_6_LSB     0

#define GP_WB_RIB_ETOEX_DATA_7_ADDRESS 0x42C
#define GP_WB_RIB_ETOEX_DATA_7_LEN     1
#define GP_WB_RIB_ETOEX_DATA_7_MASK    0x3F
#define GP_WB_RIB_ETOEX_DATA_7_LSB     0

#define GP_WB_RIB_ETOEX_RPTR_ADDRESS 0x42D
#define GP_WB_RIB_ETOEX_RPTR_LEN     1
#define GP_WB_RIB_ETOEX_RPTR_MASK    0x0F
#define GP_WB_RIB_ETOEX_RPTR_LSB     0

#define GP_WB_RIB_ETOEX_WRTR_ADDRESS 0x42E
#define GP_WB_RIB_ETOEX_WRTR_LEN     1
#define GP_WB_RIB_ETOEX_WRTR_MASK    0x0F
#define GP_WB_RIB_ETOEX_WRTR_LSB     0

#define GP_WB_RIB_DEFAULT_TRIGGER_LEVEL_ADDRESS 0x42F
#define GP_WB_RIB_DEFAULT_TRIGGER_LEVEL_LEN     1
#define GP_WB_RIB_DEFAULT_TRIGGER_LEVEL_MASK    0x7F
#define GP_WB_RIB_DEFAULT_TRIGGER_LEVEL_LSB     0

#define GP_WB_RIB_TRIGGER_LEVEL_ADDRESS 0x430
#define GP_WB_RIB_TRIGGER_LEVEL_LEN     1
#define GP_WB_RIB_TRIGGER_LEVEL_MASK    0x7F
#define GP_WB_RIB_TRIGGER_LEVEL_LSB     0

#define GP_WB_RIB_APPLY_TRIGGER_LEVEL_ADDRESS 0x431
#define GP_WB_RIB_APPLY_TRIGGER_LEVEL_LEN     1
#define GP_WB_RIB_APPLY_TRIGGER_LEVEL_MASK    0x01
#define GP_WB_RIB_APPLY_TRIGGER_LEVEL_LSB     0

#define GP_WB_RIB_CLR_LEVEL_TRIGGER_INT_ADDRESS 0x431
#define GP_WB_RIB_CLR_LEVEL_TRIGGER_INT_LEN     1
#define GP_WB_RIB_CLR_LEVEL_TRIGGER_INT_MASK    0x02
#define GP_WB_RIB_CLR_LEVEL_TRIGGER_INT_LSB     1

#define GP_WB_RIB_FRAME_IS_BEACON_ADDRESS 0x432
#define GP_WB_RIB_FRAME_IS_BEACON_LEN     1
#define GP_WB_RIB_FRAME_IS_BEACON_MASK    0x01
#define GP_WB_RIB_FRAME_IS_BEACON_LSB     0

#define GP_WB_RIB_FRAME_IS_DATA_ADDRESS 0x432
#define GP_WB_RIB_FRAME_IS_DATA_LEN     1
#define GP_WB_RIB_FRAME_IS_DATA_MASK    0x02
#define GP_WB_RIB_FRAME_IS_DATA_LSB     1

#define GP_WB_RIB_FRAME_IS_ACK_ADDRESS 0x432
#define GP_WB_RIB_FRAME_IS_ACK_LEN     1
#define GP_WB_RIB_FRAME_IS_ACK_MASK    0x04
#define GP_WB_RIB_FRAME_IS_ACK_LSB     2

#define GP_WB_RIB_FRAME_IS_DATAREQ_ADDRESS 0x432
#define GP_WB_RIB_FRAME_IS_DATAREQ_LEN     1
#define GP_WB_RIB_FRAME_IS_DATAREQ_MASK    0x08
#define GP_WB_RIB_FRAME_IS_DATAREQ_LSB     3

#define GP_WB_RIB_ACK_FRAME_PENDING_ADDRESS 0x432
#define GP_WB_RIB_ACK_FRAME_PENDING_LEN     1
#define GP_WB_RIB_ACK_FRAME_PENDING_MASK    0x10
#define GP_WB_RIB_ACK_FRAME_PENDING_LSB     4

#define GP_WB_RIB_SEQ_NR_MATCH_ADDRESS 0x433
#define GP_WB_RIB_SEQ_NR_MATCH_LEN     1
#define GP_WB_RIB_SEQ_NR_MATCH_MASK    0x01
#define GP_WB_RIB_SEQ_NR_MATCH_LSB     0

#define GP_WB_RIB_ACCEPT_PACKET_ADDRESS 0x433
#define GP_WB_RIB_ACCEPT_PACKET_LEN     1
#define GP_WB_RIB_ACCEPT_PACKET_MASK    0x02
#define GP_WB_RIB_ACCEPT_PACKET_LSB     1

#define GP_WB_RIB_ACK_REQUEST_ADDRESS 0x433
#define GP_WB_RIB_ACK_REQUEST_LEN     1
#define GP_WB_RIB_ACK_REQUEST_MASK    0x04
#define GP_WB_RIB_ACK_REQUEST_LSB     2

#define GP_WB_RIB_QUEUE_PBM_ADDRESS 0x433
#define GP_WB_RIB_QUEUE_PBM_LEN     1
#define GP_WB_RIB_QUEUE_PBM_MASK    0x08
#define GP_WB_RIB_QUEUE_PBM_LSB     3

#define GP_WB_RIB_ABORT_PACKET_ADDRESS 0x433
#define GP_WB_RIB_ABORT_PACKET_LEN     1
#define GP_WB_RIB_ABORT_PACKET_MASK    0x10
#define GP_WB_RIB_ABORT_PACKET_LSB     4

#define GP_WB_RIB_IGNORE_FCS_RESULT_FOR_QUEUEING_ADDRESS 0x433
#define GP_WB_RIB_IGNORE_FCS_RESULT_FOR_QUEUEING_LEN     1
#define GP_WB_RIB_IGNORE_FCS_RESULT_FOR_QUEUEING_MASK    0x20
#define GP_WB_RIB_IGNORE_FCS_RESULT_FOR_QUEUEING_LSB     5

#define GP_WB_RIB_ABORT_REASON_ADDRESS 0x434
#define GP_WB_RIB_ABORT_REASON_LEN     1
#define GP_WB_RIB_ABORT_REASON_MASK    0x0F
#define GP_WB_RIB_ABORT_REASON_LSB     0

#define GP_WB_RIB_RX_CHANNEL_ADDRESS 0x435
#define GP_WB_RIB_RX_CHANNEL_LEN     1
#define GP_WB_RIB_RX_CHANNEL_MASK    0x0F
#define GP_WB_RIB_RX_CHANNEL_LSB     0

#define GP_WB_RIB_RX_ANTENNA_ADDRESS 0x435
#define GP_WB_RIB_RX_ANTENNA_LEN     1
#define GP_WB_RIB_RX_ANTENNA_MASK    0x10
#define GP_WB_RIB_RX_ANTENNA_LSB     4

#define GP_WB_RIB_RX_CHANNEL_IDX_ADDRESS 0x436
#define GP_WB_RIB_RX_CHANNEL_IDX_LEN     1
#define GP_WB_RIB_RX_CHANNEL_IDX_MASK    0x07
#define GP_WB_RIB_RX_CHANNEL_IDX_LSB     0

#define GP_WB_RIB_BYTES_RECEIVED_ADDRESS 0x437
#define GP_WB_RIB_BYTES_RECEIVED_LEN     1
#define GP_WB_RIB_BYTES_RECEIVED_MASK    0xFF
#define GP_WB_RIB_BYTES_RECEIVED_LSB     0

#define GP_WB_RIB_DST_PAN_ID_TABLE_SIZE_ADDRESS 0x438
#define GP_WB_RIB_DST_PAN_ID_TABLE_SIZE_LEN     1
#define GP_WB_RIB_DST_PAN_ID_TABLE_SIZE_MASK    0xFF
#define GP_WB_RIB_DST_PAN_ID_TABLE_SIZE_LSB     0

#define GP_WB_RIB_UNMASKED_INT_DATA_IND_ADDRESS 0x439
#define GP_WB_RIB_UNMASKED_INT_DATA_IND_LEN     1
#define GP_WB_RIB_UNMASKED_INT_DATA_IND_MASK    0x01
#define GP_WB_RIB_UNMASKED_INT_DATA_IND_LSB     0

#define GP_WB_RIB_UNMASKED_INT_DATA_CNF_0_ADDRESS 0x439
#define GP_WB_RIB_UNMASKED_INT_DATA_CNF_0_LEN     1
#define GP_WB_RIB_UNMASKED_INT_DATA_CNF_0_MASK    0x02
#define GP_WB_RIB_UNMASKED_INT_DATA_CNF_0_LSB     1

#define GP_WB_RIB_UNMASKED_INT_DATA_CNF_ADDRESS 0x439
#define GP_WB_RIB_UNMASKED_INT_DATA_CNF_LEN     1
#define GP_WB_RIB_UNMASKED_INT_DATA_CNF_MASK    0x1E
#define GP_WB_RIB_UNMASKED_INT_DATA_CNF_LSB     1

#define GP_WB_RIB_UNMASKED_INT_DATA_CNF_1_ADDRESS 0x439
#define GP_WB_RIB_UNMASKED_INT_DATA_CNF_1_LEN     1
#define GP_WB_RIB_UNMASKED_INT_DATA_CNF_1_MASK    0x04
#define GP_WB_RIB_UNMASKED_INT_DATA_CNF_1_LSB     2

#define GP_WB_RIB_UNMASKED_INT_DATA_CNF_2_ADDRESS 0x439
#define GP_WB_RIB_UNMASKED_INT_DATA_CNF_2_LEN     1
#define GP_WB_RIB_UNMASKED_INT_DATA_CNF_2_MASK    0x08
#define GP_WB_RIB_UNMASKED_INT_DATA_CNF_2_LSB     3

#define GP_WB_RIB_UNMASKED_INT_DATA_CNF_3_ADDRESS 0x439
#define GP_WB_RIB_UNMASKED_INT_DATA_CNF_3_LEN     1
#define GP_WB_RIB_UNMASKED_INT_DATA_CNF_3_MASK    0x10
#define GP_WB_RIB_UNMASKED_INT_DATA_CNF_3_LSB     4

#define GP_WB_RIB_UNMASKED_LEVEL_TRIGGER_INT_ADDRESS 0x439
#define GP_WB_RIB_UNMASKED_LEVEL_TRIGGER_INT_LEN     1
#define GP_WB_RIB_UNMASKED_LEVEL_TRIGGER_INT_MASK    0x20
#define GP_WB_RIB_UNMASKED_LEVEL_TRIGGER_INT_LSB     5

#define GP_WB_RIB_TX_SEQ_NUMBER_ADDRESS 0x43A
#define GP_WB_RIB_TX_SEQ_NUMBER_LEN     1
#define GP_WB_RIB_TX_SEQ_NUMBER_MASK    0xFF
#define GP_WB_RIB_TX_SEQ_NUMBER_LSB     0

/***************************
 * layout: qta
 ***************************/
#define GP_WB_QTA_PBM_PTR_0_ADDRESS 0x480
#define GP_WB_QTA_PBM_PTR_0_LEN     1
#define GP_WB_QTA_PBM_PTR_0_MASK    0x07
#define GP_WB_QTA_PBM_PTR_0_LSB     0

#define GP_WB_QTA_STATUS_0_ADDRESS 0x480
#define GP_WB_QTA_STATUS_0_LEN     1
#define GP_WB_QTA_STATUS_0_MASK    0x38
#define GP_WB_QTA_STATUS_0_LSB     3

#define GP_WB_QTA_PERSISTANCE_0_ADDRESS 0x480
#define GP_WB_QTA_PERSISTANCE_0_LEN     1
#define GP_WB_QTA_PERSISTANCE_0_MASK    0x40
#define GP_WB_QTA_PERSISTANCE_0_LSB     6

#define GP_WB_QTA_VALID_0_ADDRESS 0x480
#define GP_WB_QTA_VALID_0_LEN     1
#define GP_WB_QTA_VALID_0_MASK    0x80
#define GP_WB_QTA_VALID_0_LSB     7

#define GP_WB_QTA_PBM_PTR_1_ADDRESS 0x481
#define GP_WB_QTA_PBM_PTR_1_LEN     1
#define GP_WB_QTA_PBM_PTR_1_MASK    0x07
#define GP_WB_QTA_PBM_PTR_1_LSB     0

#define GP_WB_QTA_STATUS_1_ADDRESS 0x481
#define GP_WB_QTA_STATUS_1_LEN     1
#define GP_WB_QTA_STATUS_1_MASK    0x38
#define GP_WB_QTA_STATUS_1_LSB     3

#define GP_WB_QTA_PERSISTANCE_1_ADDRESS 0x481
#define GP_WB_QTA_PERSISTANCE_1_LEN     1
#define GP_WB_QTA_PERSISTANCE_1_MASK    0x40
#define GP_WB_QTA_PERSISTANCE_1_LSB     6

#define GP_WB_QTA_VALID_1_ADDRESS 0x481
#define GP_WB_QTA_VALID_1_LEN     1
#define GP_WB_QTA_VALID_1_MASK    0x80
#define GP_WB_QTA_VALID_1_LSB     7

#define GP_WB_QTA_PBM_PTR_2_ADDRESS 0x482
#define GP_WB_QTA_PBM_PTR_2_LEN     1
#define GP_WB_QTA_PBM_PTR_2_MASK    0x07
#define GP_WB_QTA_PBM_PTR_2_LSB     0

#define GP_WB_QTA_STATUS_2_ADDRESS 0x482
#define GP_WB_QTA_STATUS_2_LEN     1
#define GP_WB_QTA_STATUS_2_MASK    0x38
#define GP_WB_QTA_STATUS_2_LSB     3

#define GP_WB_QTA_PERSISTANCE_2_ADDRESS 0x482
#define GP_WB_QTA_PERSISTANCE_2_LEN     1
#define GP_WB_QTA_PERSISTANCE_2_MASK    0x40
#define GP_WB_QTA_PERSISTANCE_2_LSB     6

#define GP_WB_QTA_VALID_2_ADDRESS 0x482
#define GP_WB_QTA_VALID_2_LEN     1
#define GP_WB_QTA_VALID_2_MASK    0x80
#define GP_WB_QTA_VALID_2_LSB     7

#define GP_WB_QTA_PBM_PTR_3_ADDRESS 0x483
#define GP_WB_QTA_PBM_PTR_3_LEN     1
#define GP_WB_QTA_PBM_PTR_3_MASK    0x07
#define GP_WB_QTA_PBM_PTR_3_LSB     0

#define GP_WB_QTA_STATUS_3_ADDRESS 0x483
#define GP_WB_QTA_STATUS_3_LEN     1
#define GP_WB_QTA_STATUS_3_MASK    0x38
#define GP_WB_QTA_STATUS_3_LSB     3

#define GP_WB_QTA_PERSISTANCE_3_ADDRESS 0x483
#define GP_WB_QTA_PERSISTANCE_3_LEN     1
#define GP_WB_QTA_PERSISTANCE_3_MASK    0x40
#define GP_WB_QTA_PERSISTANCE_3_LSB     6

#define GP_WB_QTA_VALID_3_ADDRESS 0x483
#define GP_WB_QTA_VALID_3_LEN     1
#define GP_WB_QTA_VALID_3_MASK    0x80
#define GP_WB_QTA_VALID_3_LSB     7

#define GP_WB_QTA_PBM_PTR_4_ADDRESS 0x484
#define GP_WB_QTA_PBM_PTR_4_LEN     1
#define GP_WB_QTA_PBM_PTR_4_MASK    0x07
#define GP_WB_QTA_PBM_PTR_4_LSB     0

#define GP_WB_QTA_STATUS_4_ADDRESS 0x484
#define GP_WB_QTA_STATUS_4_LEN     1
#define GP_WB_QTA_STATUS_4_MASK    0x38
#define GP_WB_QTA_STATUS_4_LSB     3

#define GP_WB_QTA_PERSISTANCE_4_ADDRESS 0x484
#define GP_WB_QTA_PERSISTANCE_4_LEN     1
#define GP_WB_QTA_PERSISTANCE_4_MASK    0x40
#define GP_WB_QTA_PERSISTANCE_4_LSB     6

#define GP_WB_QTA_VALID_4_ADDRESS 0x484
#define GP_WB_QTA_VALID_4_LEN     1
#define GP_WB_QTA_VALID_4_MASK    0x80
#define GP_WB_QTA_VALID_4_LSB     7

#define GP_WB_QTA_PBM_PTR_5_ADDRESS 0x485
#define GP_WB_QTA_PBM_PTR_5_LEN     1
#define GP_WB_QTA_PBM_PTR_5_MASK    0x07
#define GP_WB_QTA_PBM_PTR_5_LSB     0

#define GP_WB_QTA_STATUS_5_ADDRESS 0x485
#define GP_WB_QTA_STATUS_5_LEN     1
#define GP_WB_QTA_STATUS_5_MASK    0x38
#define GP_WB_QTA_STATUS_5_LSB     3

#define GP_WB_QTA_PERSISTANCE_5_ADDRESS 0x485
#define GP_WB_QTA_PERSISTANCE_5_LEN     1
#define GP_WB_QTA_PERSISTANCE_5_MASK    0x40
#define GP_WB_QTA_PERSISTANCE_5_LSB     6

#define GP_WB_QTA_VALID_5_ADDRESS 0x485
#define GP_WB_QTA_VALID_5_LEN     1
#define GP_WB_QTA_VALID_5_MASK    0x80
#define GP_WB_QTA_VALID_5_LSB     7

#define GP_WB_QTA_PBM_PTR_6_ADDRESS 0x486
#define GP_WB_QTA_PBM_PTR_6_LEN     1
#define GP_WB_QTA_PBM_PTR_6_MASK    0x07
#define GP_WB_QTA_PBM_PTR_6_LSB     0

#define GP_WB_QTA_STATUS_6_ADDRESS 0x486
#define GP_WB_QTA_STATUS_6_LEN     1
#define GP_WB_QTA_STATUS_6_MASK    0x38
#define GP_WB_QTA_STATUS_6_LSB     3

#define GP_WB_QTA_PERSISTANCE_6_ADDRESS 0x486
#define GP_WB_QTA_PERSISTANCE_6_LEN     1
#define GP_WB_QTA_PERSISTANCE_6_MASK    0x40
#define GP_WB_QTA_PERSISTANCE_6_LSB     6

#define GP_WB_QTA_VALID_6_ADDRESS 0x486
#define GP_WB_QTA_VALID_6_LEN     1
#define GP_WB_QTA_VALID_6_MASK    0x80
#define GP_WB_QTA_VALID_6_LSB     7

#define GP_WB_QTA_PBM_PTR_7_ADDRESS 0x487
#define GP_WB_QTA_PBM_PTR_7_LEN     1
#define GP_WB_QTA_PBM_PTR_7_MASK    0x07
#define GP_WB_QTA_PBM_PTR_7_LSB     0

#define GP_WB_QTA_STATUS_7_ADDRESS 0x487
#define GP_WB_QTA_STATUS_7_LEN     1
#define GP_WB_QTA_STATUS_7_MASK    0x38
#define GP_WB_QTA_STATUS_7_LSB     3

#define GP_WB_QTA_PERSISTANCE_7_ADDRESS 0x487
#define GP_WB_QTA_PERSISTANCE_7_LEN     1
#define GP_WB_QTA_PERSISTANCE_7_MASK    0x40
#define GP_WB_QTA_PERSISTANCE_7_LSB     6

#define GP_WB_QTA_VALID_7_ADDRESS 0x487
#define GP_WB_QTA_VALID_7_LEN     1
#define GP_WB_QTA_VALID_7_MASK    0x80
#define GP_WB_QTA_VALID_7_LSB     7

#define GP_WB_QTA_VQ_0_ADDRESS 0x488
#define GP_WB_QTA_VQ_0_LEN     1
#define GP_WB_QTA_VQ_0_MASK    0x07
#define GP_WB_QTA_VQ_0_LSB     0

#define GP_WB_QTA_VQ_1_ADDRESS 0x489
#define GP_WB_QTA_VQ_1_LEN     1
#define GP_WB_QTA_VQ_1_MASK    0x07
#define GP_WB_QTA_VQ_1_LSB     0

#define GP_WB_QTA_VQ_2_ADDRESS 0x48A
#define GP_WB_QTA_VQ_2_LEN     1
#define GP_WB_QTA_VQ_2_MASK    0x07
#define GP_WB_QTA_VQ_2_LSB     0

#define GP_WB_QTA_VQ_3_ADDRESS 0x48B
#define GP_WB_QTA_VQ_3_LEN     1
#define GP_WB_QTA_VQ_3_MASK    0x07
#define GP_WB_QTA_VQ_3_LSB     0

#define GP_WB_QTA_VQ_4_ADDRESS 0x48C
#define GP_WB_QTA_VQ_4_LEN     1
#define GP_WB_QTA_VQ_4_MASK    0x07
#define GP_WB_QTA_VQ_4_LSB     0

#define GP_WB_QTA_VQ_5_ADDRESS 0x48D
#define GP_WB_QTA_VQ_5_LEN     1
#define GP_WB_QTA_VQ_5_MASK    0x07
#define GP_WB_QTA_VQ_5_LSB     0

#define GP_WB_QTA_VQ_6_ADDRESS 0x48E
#define GP_WB_QTA_VQ_6_LEN     1
#define GP_WB_QTA_VQ_6_MASK    0x07
#define GP_WB_QTA_VQ_6_LSB     0

#define GP_WB_QTA_VQ_7_ADDRESS 0x48F
#define GP_WB_QTA_VQ_7_LEN     1
#define GP_WB_QTA_VQ_7_MASK    0x07
#define GP_WB_QTA_VQ_7_LSB     0

#define GP_WB_QTA_RETRY_CNT_ADDRESS 0x490
#define GP_WB_QTA_RETRY_CNT_LEN     1
#define GP_WB_QTA_RETRY_CNT_MASK    0x07
#define GP_WB_QTA_RETRY_CNT_LSB     0

#define GP_WB_QTA_PBEFE_DATA_REQ_ADDRESS 0x491
#define GP_WB_QTA_PBEFE_DATA_REQ_LEN     1
#define GP_WB_QTA_PBEFE_DATA_REQ_MASK    0xFF
#define GP_WB_QTA_PBEFE_DATA_REQ_LSB     0

#define GP_WB_QTA_PURGE_REQ_ADDRESS 0x492
#define GP_WB_QTA_PURGE_REQ_LEN     1
#define GP_WB_QTA_PURGE_REQ_MASK    0x01
#define GP_WB_QTA_PURGE_REQ_LSB     0

#define GP_WB_QTA_PURGE_NUMBER_ADDRESS 0x493
#define GP_WB_QTA_PURGE_NUMBER_LEN     1
#define GP_WB_QTA_PURGE_NUMBER_MASK    0x07
#define GP_WB_QTA_PURGE_NUMBER_LSB     0

#define GP_WB_QTA_TX_DISABLE_ADDRESS 0x494
#define GP_WB_QTA_TX_DISABLE_LEN     1
#define GP_WB_QTA_TX_DISABLE_MASK    0x01
#define GP_WB_QTA_TX_DISABLE_LSB     0

#define GP_WB_QTA_SCH_TX_QTA_PURGE_EN_ADDRESS 0x494
#define GP_WB_QTA_SCH_TX_QTA_PURGE_EN_LEN     1
#define GP_WB_QTA_SCH_TX_QTA_PURGE_EN_MASK    0x02
#define GP_WB_QTA_SCH_TX_QTA_PURGE_EN_LSB     1

#define GP_WB_QTA_UNTIMED_VQ_DIS_ADDRESS 0x494
#define GP_WB_QTA_UNTIMED_VQ_DIS_LEN     1
#define GP_WB_QTA_UNTIMED_VQ_DIS_MASK    0x04
#define GP_WB_QTA_UNTIMED_VQ_DIS_LSB     2

#define GP_WB_QTA_PURGE_DONE_ADDRESS 0x495
#define GP_WB_QTA_PURGE_DONE_LEN     1
#define GP_WB_QTA_PURGE_DONE_MASK    0x01
#define GP_WB_QTA_PURGE_DONE_LSB     0

#define GP_WB_QTA_PURGE_STATUS_ADDRESS 0x495
#define GP_WB_QTA_PURGE_STATUS_LEN     1
#define GP_WB_QTA_PURGE_STATUS_MASK    0x02
#define GP_WB_QTA_PURGE_STATUS_LSB     1

#define GP_WB_QTA_TX_DISABLE_OK_ADDRESS 0x495
#define GP_WB_QTA_TX_DISABLE_OK_LEN     1
#define GP_WB_QTA_TX_DISABLE_OK_MASK    0x04
#define GP_WB_QTA_TX_DISABLE_OK_LSB     2

#define GP_WB_QTA_UNMASKED_QTA_SCH0_EMPTY_ADDRESS 0x496
#define GP_WB_QTA_UNMASKED_QTA_SCH0_EMPTY_LEN     1
#define GP_WB_QTA_UNMASKED_QTA_SCH0_EMPTY_MASK    0x01
#define GP_WB_QTA_UNMASKED_QTA_SCH0_EMPTY_LSB     0

#define GP_WB_QTA_UNMASKED_QTA_SCH1_EMPTY_ADDRESS 0x496
#define GP_WB_QTA_UNMASKED_QTA_SCH1_EMPTY_LEN     1
#define GP_WB_QTA_UNMASKED_QTA_SCH1_EMPTY_MASK    0x02
#define GP_WB_QTA_UNMASKED_QTA_SCH1_EMPTY_LSB     1

#define GP_WB_QTA_UNMASKED_QTA_SCH2_EMPTY_ADDRESS 0x496
#define GP_WB_QTA_UNMASKED_QTA_SCH2_EMPTY_LEN     1
#define GP_WB_QTA_UNMASKED_QTA_SCH2_EMPTY_MASK    0x04
#define GP_WB_QTA_UNMASKED_QTA_SCH2_EMPTY_LSB     2

#define GP_WB_QTA_UNMASKED_QTA_SCH3_EMPTY_ADDRESS 0x496
#define GP_WB_QTA_UNMASKED_QTA_SCH3_EMPTY_LEN     1
#define GP_WB_QTA_UNMASKED_QTA_SCH3_EMPTY_MASK    0x08
#define GP_WB_QTA_UNMASKED_QTA_SCH3_EMPTY_LSB     3

#define GP_WB_QTA_CLEAR_QTA_SCH0_EMPTY_ADDRESS 0x497
#define GP_WB_QTA_CLEAR_QTA_SCH0_EMPTY_LEN     1
#define GP_WB_QTA_CLEAR_QTA_SCH0_EMPTY_MASK    0x01
#define GP_WB_QTA_CLEAR_QTA_SCH0_EMPTY_LSB     0

#define GP_WB_QTA_CLEAR_QTA_SCH1_EMPTY_ADDRESS 0x497
#define GP_WB_QTA_CLEAR_QTA_SCH1_EMPTY_LEN     1
#define GP_WB_QTA_CLEAR_QTA_SCH1_EMPTY_MASK    0x02
#define GP_WB_QTA_CLEAR_QTA_SCH1_EMPTY_LSB     1

#define GP_WB_QTA_CLEAR_QTA_SCH2_EMPTY_ADDRESS 0x497
#define GP_WB_QTA_CLEAR_QTA_SCH2_EMPTY_LEN     1
#define GP_WB_QTA_CLEAR_QTA_SCH2_EMPTY_MASK    0x04
#define GP_WB_QTA_CLEAR_QTA_SCH2_EMPTY_LSB     2

#define GP_WB_QTA_CLEAR_QTA_SCH3_EMPTY_ADDRESS 0x497
#define GP_WB_QTA_CLEAR_QTA_SCH3_EMPTY_LEN     1
#define GP_WB_QTA_CLEAR_QTA_SCH3_EMPTY_MASK    0x08
#define GP_WB_QTA_CLEAR_QTA_SCH3_EMPTY_LSB     3

#define GP_WB_QTA_RET_UNMASKED_QTA_SCH0_EMPTY_ADDRESS 0x498
#define GP_WB_QTA_RET_UNMASKED_QTA_SCH0_EMPTY_LEN     1
#define GP_WB_QTA_RET_UNMASKED_QTA_SCH0_EMPTY_MASK    0x01
#define GP_WB_QTA_RET_UNMASKED_QTA_SCH0_EMPTY_LSB     0

#define GP_WB_QTA_RET_UNMASKED_QTA_SCH1_EMPTY_ADDRESS 0x498
#define GP_WB_QTA_RET_UNMASKED_QTA_SCH1_EMPTY_LEN     1
#define GP_WB_QTA_RET_UNMASKED_QTA_SCH1_EMPTY_MASK    0x02
#define GP_WB_QTA_RET_UNMASKED_QTA_SCH1_EMPTY_LSB     1

#define GP_WB_QTA_RET_UNMASKED_QTA_SCH2_EMPTY_ADDRESS 0x498
#define GP_WB_QTA_RET_UNMASKED_QTA_SCH2_EMPTY_LEN     1
#define GP_WB_QTA_RET_UNMASKED_QTA_SCH2_EMPTY_MASK    0x04
#define GP_WB_QTA_RET_UNMASKED_QTA_SCH2_EMPTY_LSB     2

#define GP_WB_QTA_RET_UNMASKED_QTA_SCH3_EMPTY_ADDRESS 0x498
#define GP_WB_QTA_RET_UNMASKED_QTA_SCH3_EMPTY_LEN     1
#define GP_WB_QTA_RET_UNMASKED_QTA_SCH3_EMPTY_MASK    0x08
#define GP_WB_QTA_RET_UNMASKED_QTA_SCH3_EMPTY_LSB     3

/***************************
 * layout: prg
 ***************************/
#define GP_WB_PRG_ENABLE_CLK_PRG_BY_UC_ADDRESS 0x4A0
#define GP_WB_PRG_ENABLE_CLK_PRG_BY_UC_LEN     1
#define GP_WB_PRG_ENABLE_CLK_PRG_BY_UC_MASK    0x01
#define GP_WB_PRG_ENABLE_CLK_PRG_BY_UC_LSB     0

#define GP_WB_PRG_ENABLE_RANDOM_SEED_ADDRESS 0x4A0
#define GP_WB_PRG_ENABLE_RANDOM_SEED_LEN     1
#define GP_WB_PRG_ENABLE_RANDOM_SEED_MASK    0x02
#define GP_WB_PRG_ENABLE_RANDOM_SEED_LSB     1

#define GP_WB_PRG_ENABLE_RANDOM_SOURCE_ADDRESS 0x4A0
#define GP_WB_PRG_ENABLE_RANDOM_SOURCE_LEN     1
#define GP_WB_PRG_ENABLE_RANDOM_SOURCE_MASK    0x04
#define GP_WB_PRG_ENABLE_RANDOM_SOURCE_LSB     2

#define GP_WB_PRG_APPLY_RANDOM_SEED_ADDRESS 0x4A1
#define GP_WB_PRG_APPLY_RANDOM_SEED_LEN     1
#define GP_WB_PRG_APPLY_RANDOM_SEED_MASK    0x01
#define GP_WB_PRG_APPLY_RANDOM_SEED_LSB     0

#define GP_WB_PRG_RANDOM_SEED_ADDRESS 0x4A2
#define GP_WB_PRG_RANDOM_SEED_LEN     2
#define GP_WB_PRG_RANDOM_SEED_MASK    0xFFFF
#define GP_WB_PRG_RANDOM_SEED_LSB     0

#define GP_WB_PRG_RANDOM_VALUE_ADDRESS 0x4A4
#define GP_WB_PRG_RANDOM_VALUE_LEN     1
#define GP_WB_PRG_RANDOM_VALUE_MASK    0xFF
#define GP_WB_PRG_RANDOM_VALUE_LSB     0

/***************************
 * layout: msi
 ***************************/
#define GP_WB_MSI_SEMAPHORE_0_ADDRESS 0x500
#define GP_WB_MSI_SEMAPHORE_0_LEN     1
#define GP_WB_MSI_SEMAPHORE_0_MASK    0x01
#define GP_WB_MSI_SEMAPHORE_0_LSB     0

#define GP_WB_MSI_SEMAPHORE_1_ADDRESS 0x501
#define GP_WB_MSI_SEMAPHORE_1_LEN     1
#define GP_WB_MSI_SEMAPHORE_1_MASK    0x01
#define GP_WB_MSI_SEMAPHORE_1_LSB     0

#define GP_WB_MSI_SEMAPHORE_2_ADDRESS 0x502
#define GP_WB_MSI_SEMAPHORE_2_LEN     1
#define GP_WB_MSI_SEMAPHORE_2_MASK    0x01
#define GP_WB_MSI_SEMAPHORE_2_LSB     0

#define GP_WB_MSI_SEMAPHORE_3_ADDRESS 0x503
#define GP_WB_MSI_SEMAPHORE_3_LEN     1
#define GP_WB_MSI_SEMAPHORE_3_MASK    0x01
#define GP_WB_MSI_SEMAPHORE_3_LSB     0

#define GP_WB_MSI_SERIAL_ITF_SELECT_ADDRESS 0x504
#define GP_WB_MSI_SERIAL_ITF_SELECT_LEN     1
#define GP_WB_MSI_SERIAL_ITF_SELECT_MASK    0x03
#define GP_WB_MSI_SERIAL_ITF_SELECT_LSB     0

/***************************
 * layout: int_ctrl
 ***************************/
#define GP_WB_INT_CTRL_UNMASKED_ES_INTERRUPT_ADDRESS 0x540
#define GP_WB_INT_CTRL_UNMASKED_ES_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_ES_INTERRUPT_MASK    0x000001
#define GP_WB_INT_CTRL_UNMASKED_ES_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_UNMASKED_TRC_INTERRUPT_ADDRESS 0x540
#define GP_WB_INT_CTRL_UNMASKED_TRC_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_TRC_INTERRUPT_MASK    0x000002
#define GP_WB_INT_CTRL_UNMASKED_TRC_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_UNMASKED_QTA_INTERRUPT_ADDRESS 0x540
#define GP_WB_INT_CTRL_UNMASKED_QTA_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_QTA_INTERRUPT_MASK    0x000004
#define GP_WB_INT_CTRL_UNMASKED_QTA_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_UNMASKED_MACFILT_INTERRUPT_ADDRESS 0x540
#define GP_WB_INT_CTRL_UNMASKED_MACFILT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_MACFILT_INTERRUPT_MASK    0x000008
#define GP_WB_INT_CTRL_UNMASKED_MACFILT_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_UNMASKED_STBC_INTERRUPT_ADDRESS 0x540
#define GP_WB_INT_CTRL_UNMASKED_STBC_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_STBC_INTERRUPT_MASK    0x000010
#define GP_WB_INT_CTRL_UNMASKED_STBC_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_UNMASKED_MRI_INTERRUPT_ADDRESS 0x540
#define GP_WB_INT_CTRL_UNMASKED_MRI_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_MRI_INTERRUPT_MASK    0x000020
#define GP_WB_INT_CTRL_UNMASKED_MRI_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_UNMASKED_GPIO_INTERRUPT_ADDRESS 0x540
#define GP_WB_INT_CTRL_UNMASKED_GPIO_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_GPIO_INTERRUPT_MASK    0x000040
#define GP_WB_INT_CTRL_UNMASKED_GPIO_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_UNMASKED_TWIMS_INTERRUPT_ADDRESS 0x540
#define GP_WB_INT_CTRL_UNMASKED_TWIMS_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_TWIMS_INTERRUPT_MASK    0x000080
#define GP_WB_INT_CTRL_UNMASKED_TWIMS_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_UNMASKED_SSP_INTERRUPT_ADDRESS 0x540
#define GP_WB_INT_CTRL_UNMASKED_SSP_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_SSP_INTERRUPT_MASK    0x000100
#define GP_WB_INT_CTRL_UNMASKED_SSP_INTERRUPT_LSB     8

#define GP_WB_INT_CTRL_UNMASKED_PHY_INTERRUPT_ADDRESS 0x540
#define GP_WB_INT_CTRL_UNMASKED_PHY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_PHY_INTERRUPT_MASK    0x000200
#define GP_WB_INT_CTRL_UNMASKED_PHY_INTERRUPT_LSB     9

#define GP_WB_INT_CTRL_UNMASKED_RCI_INTERRUPT_ADDRESS 0x540
#define GP_WB_INT_CTRL_UNMASKED_RCI_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_RCI_INTERRUPT_MASK    0x000400
#define GP_WB_INT_CTRL_UNMASKED_RCI_INTERRUPT_LSB     10

#define GP_WB_INT_CTRL_UNMASKED_UART_INTERRUPT_ADDRESS 0x540
#define GP_WB_INT_CTRL_UNMASKED_UART_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_UART_INTERRUPT_MASK    0x000800
#define GP_WB_INT_CTRL_UNMASKED_UART_INTERRUPT_LSB     11

#define GP_WB_INT_CTRL_UNMASKED_KPS_INTERRUPT_ADDRESS 0x540
#define GP_WB_INT_CTRL_UNMASKED_KPS_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_KPS_INTERRUPT_MASK    0x001000
#define GP_WB_INT_CTRL_UNMASKED_KPS_INTERRUPT_LSB     12

#define GP_WB_INT_CTRL_UNMASKED_SPIM_INTERRUPT_ADDRESS 0x540
#define GP_WB_INT_CTRL_UNMASKED_SPIM_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_SPIM_INTERRUPT_MASK    0x002000
#define GP_WB_INT_CTRL_UNMASKED_SPIM_INTERRUPT_LSB     13

#define GP_WB_INT_CTRL_UNMASKED_IR_INTERRUPT_ADDRESS 0x540
#define GP_WB_INT_CTRL_UNMASKED_IR_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_IR_INTERRUPT_MASK    0x004000
#define GP_WB_INT_CTRL_UNMASKED_IR_INTERRUPT_LSB     14

#define GP_WB_INT_CTRL_UNMASKED_WATCHDOG_INTERRUPT_ADDRESS 0x540
#define GP_WB_INT_CTRL_UNMASKED_WATCHDOG_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_WATCHDOG_INTERRUPT_MASK    0x008000
#define GP_WB_INT_CTRL_UNMASKED_WATCHDOG_INTERRUPT_LSB     15

#define GP_WB_INT_CTRL_UNMASKED_IPCINT2EXT_INTERRUPT_ADDRESS 0x540
#define GP_WB_INT_CTRL_UNMASKED_IPCINT2EXT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_IPCINT2EXT_INTERRUPT_MASK    0x010000
#define GP_WB_INT_CTRL_UNMASKED_IPCINT2EXT_INTERRUPT_LSB     16

#define GP_WB_INT_CTRL_UNMASKED_IPCEXT2INT_INTERRUPT_ADDRESS 0x540
#define GP_WB_INT_CTRL_UNMASKED_IPCEXT2INT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_IPCEXT2INT_INTERRUPT_MASK    0x020000
#define GP_WB_INT_CTRL_UNMASKED_IPCEXT2INT_INTERRUPT_LSB     17

#define GP_WB_INT_CTRL_UNMASKED_PWM_INTERRUPT_ADDRESS 0x540
#define GP_WB_INT_CTRL_UNMASKED_PWM_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_PWM_INTERRUPT_MASK    0x040000
#define GP_WB_INT_CTRL_UNMASKED_PWM_INTERRUPT_LSB     18

#define GP_WB_INT_CTRL_UNMASKED_DMA_INTERRUPT_ADDRESS 0x540
#define GP_WB_INT_CTRL_UNMASKED_DMA_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_DMA_INTERRUPT_MASK    0x080000
#define GP_WB_INT_CTRL_UNMASKED_DMA_INTERRUPT_LSB     19

#define GP_WB_INT_CTRL_UNMASKED_SPISL_INTERRUPT_ADDRESS 0x540
#define GP_WB_INT_CTRL_UNMASKED_SPISL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_SPISL_INTERRUPT_MASK    0x100000
#define GP_WB_INT_CTRL_UNMASKED_SPISL_INTERRUPT_LSB     20

#define GP_WB_INT_CTRL_UNMASKED_I2CSL_INTERRUPT_ADDRESS 0x540
#define GP_WB_INT_CTRL_UNMASKED_I2CSL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_I2CSL_INTERRUPT_MASK    0x200000
#define GP_WB_INT_CTRL_UNMASKED_I2CSL_INTERRUPT_LSB     21

#define GP_WB_INT_CTRL_UNMASKED_ADCIF_INTERRUPT_ADDRESS 0x540
#define GP_WB_INT_CTRL_UNMASKED_ADCIF_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_ADCIF_INTERRUPT_MASK    0x400000
#define GP_WB_INT_CTRL_UNMASKED_ADCIF_INTERRUPT_LSB     22

#define GP_WB_INT_CTRL_MASKED_EXT_ES_INTERRUPT_ADDRESS 0x544
#define GP_WB_INT_CTRL_MASKED_EXT_ES_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_ES_INTERRUPT_MASK    0x000001
#define GP_WB_INT_CTRL_MASKED_EXT_ES_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_EXT_TRC_INTERRUPT_ADDRESS 0x544
#define GP_WB_INT_CTRL_MASKED_EXT_TRC_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_TRC_INTERRUPT_MASK    0x000002
#define GP_WB_INT_CTRL_MASKED_EXT_TRC_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_EXT_QTA_INTERRUPT_ADDRESS 0x544
#define GP_WB_INT_CTRL_MASKED_EXT_QTA_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_QTA_INTERRUPT_MASK    0x000004
#define GP_WB_INT_CTRL_MASKED_EXT_QTA_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_EXT_MACFILT_INTERRUPT_ADDRESS 0x544
#define GP_WB_INT_CTRL_MASKED_EXT_MACFILT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_MACFILT_INTERRUPT_MASK    0x000008
#define GP_WB_INT_CTRL_MASKED_EXT_MACFILT_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_EXT_STBC_INTERRUPT_ADDRESS 0x544
#define GP_WB_INT_CTRL_MASKED_EXT_STBC_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_STBC_INTERRUPT_MASK    0x000010
#define GP_WB_INT_CTRL_MASKED_EXT_STBC_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_EXT_MRI_INTERRUPT_ADDRESS 0x544
#define GP_WB_INT_CTRL_MASKED_EXT_MRI_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_MRI_INTERRUPT_MASK    0x000020
#define GP_WB_INT_CTRL_MASKED_EXT_MRI_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASKED_EXT_GPIO_INTERRUPT_ADDRESS 0x544
#define GP_WB_INT_CTRL_MASKED_EXT_GPIO_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_GPIO_INTERRUPT_MASK    0x000040
#define GP_WB_INT_CTRL_MASKED_EXT_GPIO_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASKED_EXT_TWIMS_INTERRUPT_ADDRESS 0x544
#define GP_WB_INT_CTRL_MASKED_EXT_TWIMS_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_TWIMS_INTERRUPT_MASK    0x000080
#define GP_WB_INT_CTRL_MASKED_EXT_TWIMS_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_MASKED_EXT_SSP_INTERRUPT_ADDRESS 0x544
#define GP_WB_INT_CTRL_MASKED_EXT_SSP_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_SSP_INTERRUPT_MASK    0x000100
#define GP_WB_INT_CTRL_MASKED_EXT_SSP_INTERRUPT_LSB     8

#define GP_WB_INT_CTRL_MASKED_EXT_PHY_INTERRUPT_ADDRESS 0x544
#define GP_WB_INT_CTRL_MASKED_EXT_PHY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_PHY_INTERRUPT_MASK    0x000200
#define GP_WB_INT_CTRL_MASKED_EXT_PHY_INTERRUPT_LSB     9

#define GP_WB_INT_CTRL_MASKED_EXT_RCI_INTERRUPT_ADDRESS 0x544
#define GP_WB_INT_CTRL_MASKED_EXT_RCI_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_RCI_INTERRUPT_MASK    0x000400
#define GP_WB_INT_CTRL_MASKED_EXT_RCI_INTERRUPT_LSB     10

#define GP_WB_INT_CTRL_MASKED_EXT_UART_INTERRUPT_ADDRESS 0x544
#define GP_WB_INT_CTRL_MASKED_EXT_UART_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_UART_INTERRUPT_MASK    0x000800
#define GP_WB_INT_CTRL_MASKED_EXT_UART_INTERRUPT_LSB     11

#define GP_WB_INT_CTRL_MASKED_EXT_KPS_INTERRUPT_ADDRESS 0x544
#define GP_WB_INT_CTRL_MASKED_EXT_KPS_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_KPS_INTERRUPT_MASK    0x001000
#define GP_WB_INT_CTRL_MASKED_EXT_KPS_INTERRUPT_LSB     12

#define GP_WB_INT_CTRL_MASKED_EXT_SPIM_INTERRUPT_ADDRESS 0x544
#define GP_WB_INT_CTRL_MASKED_EXT_SPIM_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_SPIM_INTERRUPT_MASK    0x002000
#define GP_WB_INT_CTRL_MASKED_EXT_SPIM_INTERRUPT_LSB     13

#define GP_WB_INT_CTRL_MASKED_EXT_IR_INTERRUPT_ADDRESS 0x544
#define GP_WB_INT_CTRL_MASKED_EXT_IR_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_IR_INTERRUPT_MASK    0x004000
#define GP_WB_INT_CTRL_MASKED_EXT_IR_INTERRUPT_LSB     14

#define GP_WB_INT_CTRL_MASKED_EXT_WATCHDOG_INTERRUPT_ADDRESS 0x544
#define GP_WB_INT_CTRL_MASKED_EXT_WATCHDOG_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_WATCHDOG_INTERRUPT_MASK    0x008000
#define GP_WB_INT_CTRL_MASKED_EXT_WATCHDOG_INTERRUPT_LSB     15

#define GP_WB_INT_CTRL_MASKED_EXT_IPCINT2EXT_INTERRUPT_ADDRESS 0x544
#define GP_WB_INT_CTRL_MASKED_EXT_IPCINT2EXT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_IPCINT2EXT_INTERRUPT_MASK    0x010000
#define GP_WB_INT_CTRL_MASKED_EXT_IPCINT2EXT_INTERRUPT_LSB     16

#define GP_WB_INT_CTRL_MASKED_EXT_PWM_INTERRUPT_ADDRESS 0x544
#define GP_WB_INT_CTRL_MASKED_EXT_PWM_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_PWM_INTERRUPT_MASK    0x020000
#define GP_WB_INT_CTRL_MASKED_EXT_PWM_INTERRUPT_LSB     17

#define GP_WB_INT_CTRL_MASKED_EXT_DMA_INTERRUPT_ADDRESS 0x544
#define GP_WB_INT_CTRL_MASKED_EXT_DMA_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_DMA_INTERRUPT_MASK    0x040000
#define GP_WB_INT_CTRL_MASKED_EXT_DMA_INTERRUPT_LSB     18

#define GP_WB_INT_CTRL_MASKED_EXT_ADCIF_INTERRUPT_ADDRESS 0x544
#define GP_WB_INT_CTRL_MASKED_EXT_ADCIF_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_ADCIF_INTERRUPT_MASK    0x080000
#define GP_WB_INT_CTRL_MASKED_EXT_ADCIF_INTERRUPT_LSB     19

#define GP_WB_INT_CTRL_MASK_EXT_ES_INTERRUPT_ADDRESS 0x548
#define GP_WB_INT_CTRL_MASK_EXT_ES_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_ES_INTERRUPT_MASK    0x000001
#define GP_WB_INT_CTRL_MASK_EXT_ES_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_EXT_TRC_INTERRUPT_ADDRESS 0x548
#define GP_WB_INT_CTRL_MASK_EXT_TRC_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_TRC_INTERRUPT_MASK    0x000002
#define GP_WB_INT_CTRL_MASK_EXT_TRC_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_EXT_QTA_INTERRUPT_ADDRESS 0x548
#define GP_WB_INT_CTRL_MASK_EXT_QTA_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_QTA_INTERRUPT_MASK    0x000004
#define GP_WB_INT_CTRL_MASK_EXT_QTA_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_EXT_MACFILT_INTERRUPT_ADDRESS 0x548
#define GP_WB_INT_CTRL_MASK_EXT_MACFILT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_MACFILT_INTERRUPT_MASK    0x000008
#define GP_WB_INT_CTRL_MASK_EXT_MACFILT_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_EXT_STBC_INTERRUPT_ADDRESS 0x548
#define GP_WB_INT_CTRL_MASK_EXT_STBC_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_STBC_INTERRUPT_MASK    0x000010
#define GP_WB_INT_CTRL_MASK_EXT_STBC_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_EXT_MRI_INTERRUPT_ADDRESS 0x548
#define GP_WB_INT_CTRL_MASK_EXT_MRI_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_MRI_INTERRUPT_MASK    0x000020
#define GP_WB_INT_CTRL_MASK_EXT_MRI_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASK_EXT_GPIO_INTERRUPT_ADDRESS 0x548
#define GP_WB_INT_CTRL_MASK_EXT_GPIO_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_GPIO_INTERRUPT_MASK    0x000040
#define GP_WB_INT_CTRL_MASK_EXT_GPIO_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASK_EXT_TWIMS_INTERRUPT_ADDRESS 0x548
#define GP_WB_INT_CTRL_MASK_EXT_TWIMS_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_TWIMS_INTERRUPT_MASK    0x000080
#define GP_WB_INT_CTRL_MASK_EXT_TWIMS_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_MASK_EXT_SSP_INTERRUPT_ADDRESS 0x548
#define GP_WB_INT_CTRL_MASK_EXT_SSP_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_SSP_INTERRUPT_MASK    0x000100
#define GP_WB_INT_CTRL_MASK_EXT_SSP_INTERRUPT_LSB     8

#define GP_WB_INT_CTRL_MASK_EXT_PHY_INTERRUPT_ADDRESS 0x548
#define GP_WB_INT_CTRL_MASK_EXT_PHY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_PHY_INTERRUPT_MASK    0x000200
#define GP_WB_INT_CTRL_MASK_EXT_PHY_INTERRUPT_LSB     9

#define GP_WB_INT_CTRL_MASK_EXT_RCI_INTERRUPT_ADDRESS 0x548
#define GP_WB_INT_CTRL_MASK_EXT_RCI_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_RCI_INTERRUPT_MASK    0x000400
#define GP_WB_INT_CTRL_MASK_EXT_RCI_INTERRUPT_LSB     10

#define GP_WB_INT_CTRL_MASK_EXT_UART_INTERRUPT_ADDRESS 0x548
#define GP_WB_INT_CTRL_MASK_EXT_UART_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_UART_INTERRUPT_MASK    0x000800
#define GP_WB_INT_CTRL_MASK_EXT_UART_INTERRUPT_LSB     11

#define GP_WB_INT_CTRL_MASK_EXT_KPS_INTERRUPT_ADDRESS 0x548
#define GP_WB_INT_CTRL_MASK_EXT_KPS_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_KPS_INTERRUPT_MASK    0x001000
#define GP_WB_INT_CTRL_MASK_EXT_KPS_INTERRUPT_LSB     12

#define GP_WB_INT_CTRL_MASK_EXT_SPIM_INTERRUPT_ADDRESS 0x548
#define GP_WB_INT_CTRL_MASK_EXT_SPIM_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_SPIM_INTERRUPT_MASK    0x002000
#define GP_WB_INT_CTRL_MASK_EXT_SPIM_INTERRUPT_LSB     13

#define GP_WB_INT_CTRL_MASK_EXT_IR_INTERRUPT_ADDRESS 0x548
#define GP_WB_INT_CTRL_MASK_EXT_IR_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_IR_INTERRUPT_MASK    0x004000
#define GP_WB_INT_CTRL_MASK_EXT_IR_INTERRUPT_LSB     14

#define GP_WB_INT_CTRL_MASK_EXT_WATCHDOG_INTERRUPT_ADDRESS 0x548
#define GP_WB_INT_CTRL_MASK_EXT_WATCHDOG_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_WATCHDOG_INTERRUPT_MASK    0x008000
#define GP_WB_INT_CTRL_MASK_EXT_WATCHDOG_INTERRUPT_LSB     15

#define GP_WB_INT_CTRL_MASK_EXT_IPCINT2EXT_INTERRUPT_ADDRESS 0x548
#define GP_WB_INT_CTRL_MASK_EXT_IPCINT2EXT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_IPCINT2EXT_INTERRUPT_MASK    0x010000
#define GP_WB_INT_CTRL_MASK_EXT_IPCINT2EXT_INTERRUPT_LSB     16

#define GP_WB_INT_CTRL_MASK_EXT_PWM_INTERRUPT_ADDRESS 0x548
#define GP_WB_INT_CTRL_MASK_EXT_PWM_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_PWM_INTERRUPT_MASK    0x020000
#define GP_WB_INT_CTRL_MASK_EXT_PWM_INTERRUPT_LSB     17

#define GP_WB_INT_CTRL_MASK_EXT_DMA_INTERRUPT_ADDRESS 0x548
#define GP_WB_INT_CTRL_MASK_EXT_DMA_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_DMA_INTERRUPT_MASK    0x040000
#define GP_WB_INT_CTRL_MASK_EXT_DMA_INTERRUPT_LSB     18

#define GP_WB_INT_CTRL_MASK_EXT_ADCIF_INTERRUPT_ADDRESS 0x548
#define GP_WB_INT_CTRL_MASK_EXT_ADCIF_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_ADCIF_INTERRUPT_MASK    0x080000
#define GP_WB_INT_CTRL_MASK_EXT_ADCIF_INTERRUPT_LSB     19

#define GP_WB_INT_CTRL_MASKED_INT_ES_INTERRUPT_ADDRESS 0x54C
#define GP_WB_INT_CTRL_MASKED_INT_ES_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_ES_INTERRUPT_MASK    0x000001
#define GP_WB_INT_CTRL_MASKED_INT_ES_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_INT_TRC_INTERRUPT_ADDRESS 0x54C
#define GP_WB_INT_CTRL_MASKED_INT_TRC_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_TRC_INTERRUPT_MASK    0x000002
#define GP_WB_INT_CTRL_MASKED_INT_TRC_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_INT_QTA_INTERRUPT_ADDRESS 0x54C
#define GP_WB_INT_CTRL_MASKED_INT_QTA_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_QTA_INTERRUPT_MASK    0x000004
#define GP_WB_INT_CTRL_MASKED_INT_QTA_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_INT_MACFILT_INTERRUPT_ADDRESS 0x54C
#define GP_WB_INT_CTRL_MASKED_INT_MACFILT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_MACFILT_INTERRUPT_MASK    0x000008
#define GP_WB_INT_CTRL_MASKED_INT_MACFILT_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_INT_STBC_INTERRUPT_ADDRESS 0x54C
#define GP_WB_INT_CTRL_MASKED_INT_STBC_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_STBC_INTERRUPT_MASK    0x000010
#define GP_WB_INT_CTRL_MASKED_INT_STBC_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_INT_MRI_INTERRUPT_ADDRESS 0x54C
#define GP_WB_INT_CTRL_MASKED_INT_MRI_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_MRI_INTERRUPT_MASK    0x000020
#define GP_WB_INT_CTRL_MASKED_INT_MRI_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASKED_INT_GPIO_INTERRUPT_ADDRESS 0x54C
#define GP_WB_INT_CTRL_MASKED_INT_GPIO_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_GPIO_INTERRUPT_MASK    0x000040
#define GP_WB_INT_CTRL_MASKED_INT_GPIO_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASKED_INT_TWIMS_INTERRUPT_ADDRESS 0x54C
#define GP_WB_INT_CTRL_MASKED_INT_TWIMS_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_TWIMS_INTERRUPT_MASK    0x000080
#define GP_WB_INT_CTRL_MASKED_INT_TWIMS_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_MASKED_INT_SSP_INTERRUPT_ADDRESS 0x54C
#define GP_WB_INT_CTRL_MASKED_INT_SSP_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_SSP_INTERRUPT_MASK    0x000100
#define GP_WB_INT_CTRL_MASKED_INT_SSP_INTERRUPT_LSB     8

#define GP_WB_INT_CTRL_MASKED_INT_PHY_INTERRUPT_ADDRESS 0x54C
#define GP_WB_INT_CTRL_MASKED_INT_PHY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_PHY_INTERRUPT_MASK    0x000200
#define GP_WB_INT_CTRL_MASKED_INT_PHY_INTERRUPT_LSB     9

#define GP_WB_INT_CTRL_MASKED_INT_RCI_INTERRUPT_ADDRESS 0x54C
#define GP_WB_INT_CTRL_MASKED_INT_RCI_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_RCI_INTERRUPT_MASK    0x000400
#define GP_WB_INT_CTRL_MASKED_INT_RCI_INTERRUPT_LSB     10

#define GP_WB_INT_CTRL_MASKED_INT_UART_INTERRUPT_ADDRESS 0x54C
#define GP_WB_INT_CTRL_MASKED_INT_UART_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_UART_INTERRUPT_MASK    0x000800
#define GP_WB_INT_CTRL_MASKED_INT_UART_INTERRUPT_LSB     11

#define GP_WB_INT_CTRL_MASKED_INT_KPS_INTERRUPT_ADDRESS 0x54C
#define GP_WB_INT_CTRL_MASKED_INT_KPS_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_KPS_INTERRUPT_MASK    0x001000
#define GP_WB_INT_CTRL_MASKED_INT_KPS_INTERRUPT_LSB     12

#define GP_WB_INT_CTRL_MASKED_INT_SPIM_INTERRUPT_ADDRESS 0x54C
#define GP_WB_INT_CTRL_MASKED_INT_SPIM_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_SPIM_INTERRUPT_MASK    0x002000
#define GP_WB_INT_CTRL_MASKED_INT_SPIM_INTERRUPT_LSB     13

#define GP_WB_INT_CTRL_MASKED_INT_IR_INTERRUPT_ADDRESS 0x54C
#define GP_WB_INT_CTRL_MASKED_INT_IR_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_IR_INTERRUPT_MASK    0x004000
#define GP_WB_INT_CTRL_MASKED_INT_IR_INTERRUPT_LSB     14

#define GP_WB_INT_CTRL_MASKED_INT_WATCHDOG_INTERRUPT_ADDRESS 0x54C
#define GP_WB_INT_CTRL_MASKED_INT_WATCHDOG_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_WATCHDOG_INTERRUPT_MASK    0x008000
#define GP_WB_INT_CTRL_MASKED_INT_WATCHDOG_INTERRUPT_LSB     15

#define GP_WB_INT_CTRL_MASKED_INT_IPCEXT2INT_INTERRUPT_ADDRESS 0x54C
#define GP_WB_INT_CTRL_MASKED_INT_IPCEXT2INT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_IPCEXT2INT_INTERRUPT_MASK    0x010000
#define GP_WB_INT_CTRL_MASKED_INT_IPCEXT2INT_INTERRUPT_LSB     16

#define GP_WB_INT_CTRL_MASKED_INT_PWM_INTERRUPT_ADDRESS 0x54C
#define GP_WB_INT_CTRL_MASKED_INT_PWM_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_PWM_INTERRUPT_MASK    0x020000
#define GP_WB_INT_CTRL_MASKED_INT_PWM_INTERRUPT_LSB     17

#define GP_WB_INT_CTRL_MASKED_INT_DMA_INTERRUPT_ADDRESS 0x54C
#define GP_WB_INT_CTRL_MASKED_INT_DMA_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_DMA_INTERRUPT_MASK    0x040000
#define GP_WB_INT_CTRL_MASKED_INT_DMA_INTERRUPT_LSB     18

#define GP_WB_INT_CTRL_MASKED_INT_SPISL_INTERRUPT_ADDRESS 0x54C
#define GP_WB_INT_CTRL_MASKED_INT_SPISL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_SPISL_INTERRUPT_MASK    0x080000
#define GP_WB_INT_CTRL_MASKED_INT_SPISL_INTERRUPT_LSB     19

#define GP_WB_INT_CTRL_MASKED_INT_I2CSL_INTERRUPT_ADDRESS 0x54C
#define GP_WB_INT_CTRL_MASKED_INT_I2CSL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_I2CSL_INTERRUPT_MASK    0x100000
#define GP_WB_INT_CTRL_MASKED_INT_I2CSL_INTERRUPT_LSB     20

#define GP_WB_INT_CTRL_MASKED_INT_ADCIF_INTERRUPT_ADDRESS 0x54C
#define GP_WB_INT_CTRL_MASKED_INT_ADCIF_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_ADCIF_INTERRUPT_MASK    0x200000
#define GP_WB_INT_CTRL_MASKED_INT_ADCIF_INTERRUPT_LSB     21

#define GP_WB_INT_CTRL_MASK_INT_ES_INTERRUPT_ADDRESS 0x550
#define GP_WB_INT_CTRL_MASK_INT_ES_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_ES_INTERRUPT_MASK    0x000001
#define GP_WB_INT_CTRL_MASK_INT_ES_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_INT_TRC_INTERRUPT_ADDRESS 0x550
#define GP_WB_INT_CTRL_MASK_INT_TRC_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_TRC_INTERRUPT_MASK    0x000002
#define GP_WB_INT_CTRL_MASK_INT_TRC_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_INT_QTA_INTERRUPT_ADDRESS 0x550
#define GP_WB_INT_CTRL_MASK_INT_QTA_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_QTA_INTERRUPT_MASK    0x000004
#define GP_WB_INT_CTRL_MASK_INT_QTA_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_INT_MACFILT_INTERRUPT_ADDRESS 0x550
#define GP_WB_INT_CTRL_MASK_INT_MACFILT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_MACFILT_INTERRUPT_MASK    0x000008
#define GP_WB_INT_CTRL_MASK_INT_MACFILT_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_INT_STBC_INTERRUPT_ADDRESS 0x550
#define GP_WB_INT_CTRL_MASK_INT_STBC_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_STBC_INTERRUPT_MASK    0x000010
#define GP_WB_INT_CTRL_MASK_INT_STBC_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_INT_MRI_INTERRUPT_ADDRESS 0x550
#define GP_WB_INT_CTRL_MASK_INT_MRI_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_MRI_INTERRUPT_MASK    0x000020
#define GP_WB_INT_CTRL_MASK_INT_MRI_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASK_INT_GPIO_INTERRUPT_ADDRESS 0x550
#define GP_WB_INT_CTRL_MASK_INT_GPIO_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_GPIO_INTERRUPT_MASK    0x000040
#define GP_WB_INT_CTRL_MASK_INT_GPIO_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASK_INT_TWIMS_INTERRUPT_ADDRESS 0x550
#define GP_WB_INT_CTRL_MASK_INT_TWIMS_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_TWIMS_INTERRUPT_MASK    0x000080
#define GP_WB_INT_CTRL_MASK_INT_TWIMS_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_MASK_INT_SSP_INTERRUPT_ADDRESS 0x550
#define GP_WB_INT_CTRL_MASK_INT_SSP_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_SSP_INTERRUPT_MASK    0x000100
#define GP_WB_INT_CTRL_MASK_INT_SSP_INTERRUPT_LSB     8

#define GP_WB_INT_CTRL_MASK_INT_PHY_INTERRUPT_ADDRESS 0x550
#define GP_WB_INT_CTRL_MASK_INT_PHY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_PHY_INTERRUPT_MASK    0x000200
#define GP_WB_INT_CTRL_MASK_INT_PHY_INTERRUPT_LSB     9

#define GP_WB_INT_CTRL_MASK_INT_RCI_INTERRUPT_ADDRESS 0x550
#define GP_WB_INT_CTRL_MASK_INT_RCI_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_RCI_INTERRUPT_MASK    0x000400
#define GP_WB_INT_CTRL_MASK_INT_RCI_INTERRUPT_LSB     10

#define GP_WB_INT_CTRL_MASK_INT_UART_INTERRUPT_ADDRESS 0x550
#define GP_WB_INT_CTRL_MASK_INT_UART_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_UART_INTERRUPT_MASK    0x000800
#define GP_WB_INT_CTRL_MASK_INT_UART_INTERRUPT_LSB     11

#define GP_WB_INT_CTRL_MASK_INT_KPS_INTERRUPT_ADDRESS 0x550
#define GP_WB_INT_CTRL_MASK_INT_KPS_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_KPS_INTERRUPT_MASK    0x001000
#define GP_WB_INT_CTRL_MASK_INT_KPS_INTERRUPT_LSB     12

#define GP_WB_INT_CTRL_MASK_INT_SPIM_INTERRUPT_ADDRESS 0x550
#define GP_WB_INT_CTRL_MASK_INT_SPIM_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_SPIM_INTERRUPT_MASK    0x002000
#define GP_WB_INT_CTRL_MASK_INT_SPIM_INTERRUPT_LSB     13

#define GP_WB_INT_CTRL_MASK_INT_IR_INTERRUPT_ADDRESS 0x550
#define GP_WB_INT_CTRL_MASK_INT_IR_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_IR_INTERRUPT_MASK    0x004000
#define GP_WB_INT_CTRL_MASK_INT_IR_INTERRUPT_LSB     14

#define GP_WB_INT_CTRL_MASK_INT_WATCHDOG_INTERRUPT_ADDRESS 0x550
#define GP_WB_INT_CTRL_MASK_INT_WATCHDOG_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_WATCHDOG_INTERRUPT_MASK    0x008000
#define GP_WB_INT_CTRL_MASK_INT_WATCHDOG_INTERRUPT_LSB     15

#define GP_WB_INT_CTRL_MASK_INT_IPCEXT2INT_INTERRUPT_ADDRESS 0x550
#define GP_WB_INT_CTRL_MASK_INT_IPCEXT2INT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_IPCEXT2INT_INTERRUPT_MASK    0x010000
#define GP_WB_INT_CTRL_MASK_INT_IPCEXT2INT_INTERRUPT_LSB     16

#define GP_WB_INT_CTRL_MASK_INT_PWM_INTERRUPT_ADDRESS 0x550
#define GP_WB_INT_CTRL_MASK_INT_PWM_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_PWM_INTERRUPT_MASK    0x020000
#define GP_WB_INT_CTRL_MASK_INT_PWM_INTERRUPT_LSB     17

#define GP_WB_INT_CTRL_MASK_INT_DMA_INTERRUPT_ADDRESS 0x550
#define GP_WB_INT_CTRL_MASK_INT_DMA_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_DMA_INTERRUPT_MASK    0x040000
#define GP_WB_INT_CTRL_MASK_INT_DMA_INTERRUPT_LSB     18

#define GP_WB_INT_CTRL_MASK_INT_SPISL_INTERRUPT_ADDRESS 0x550
#define GP_WB_INT_CTRL_MASK_INT_SPISL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_SPISL_INTERRUPT_MASK    0x080000
#define GP_WB_INT_CTRL_MASK_INT_SPISL_INTERRUPT_LSB     19

#define GP_WB_INT_CTRL_MASK_INT_I2CSL_INTERRUPT_ADDRESS 0x550
#define GP_WB_INT_CTRL_MASK_INT_I2CSL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_I2CSL_INTERRUPT_MASK    0x100000
#define GP_WB_INT_CTRL_MASK_INT_I2CSL_INTERRUPT_LSB     20

#define GP_WB_INT_CTRL_MASK_INT_ADCIF_INTERRUPT_ADDRESS 0x550
#define GP_WB_INT_CTRL_MASK_INT_ADCIF_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_ADCIF_INTERRUPT_MASK    0x200000
#define GP_WB_INT_CTRL_MASK_INT_ADCIF_INTERRUPT_LSB     21

#define GP_WB_INT_CTRL_MASKED_SEQ_MACFILT_INTERRUPT_ADDRESS 0x553
#define GP_WB_INT_CTRL_MASKED_SEQ_MACFILT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_SEQ_MACFILT_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_SEQ_MACFILT_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_SEQ_MACFILT_INTERRUPT_ADDRESS 0x554
#define GP_WB_INT_CTRL_MASK_SEQ_MACFILT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_SEQ_MACFILT_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_SEQ_MACFILT_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_ES_EVENT_INTERRUPT_ADDRESS 0x556
#define GP_WB_INT_CTRL_MASK_ES_EVENT_INTERRUPT_LEN     2
#define GP_WB_INT_CTRL_MASK_ES_EVENT_INTERRUPT_MASK    0xFFFF
#define GP_WB_INT_CTRL_MASK_ES_EVENT_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_ES_SYMBOL_COUNTER_VALID_INTERRUPT_ADDRESS 0x558
#define GP_WB_INT_CTRL_MASK_ES_SYMBOL_COUNTER_VALID_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_ES_SYMBOL_COUNTER_VALID_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_ES_SYMBOL_COUNTER_VALID_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_ES_RELATIVE_EVENT_INTERRUPT_ADDRESS 0x558
#define GP_WB_INT_CTRL_MASK_ES_RELATIVE_EVENT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_ES_RELATIVE_EVENT_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_ES_RELATIVE_EVENT_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_ES_EXTERNAL_EVENT_INTERRUPT_ADDRESS 0x558
#define GP_WB_INT_CTRL_MASK_ES_EXTERNAL_EVENT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_ES_EXTERNAL_EVENT_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASK_ES_EXTERNAL_EVENT_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_DMA_SRC_ALMOST_EMPTY_INTERRUPT_ADDRESS 0x558
#define GP_WB_INT_CTRL_MASK_DMA_SRC_ALMOST_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_DMA_SRC_ALMOST_EMPTY_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASK_DMA_SRC_ALMOST_EMPTY_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_DMA_DEST_ALMOST_FULL_INTERRUPT_ADDRESS 0x558
#define GP_WB_INT_CTRL_MASK_DMA_DEST_ALMOST_FULL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_DMA_DEST_ALMOST_FULL_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASK_DMA_DEST_ALMOST_FULL_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_DMA_CPY_ERR_INTERRUPT_ADDRESS 0x558
#define GP_WB_INT_CTRL_MASK_DMA_CPY_ERR_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_DMA_CPY_ERR_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASK_DMA_CPY_ERR_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASK_DMA_SRC_UNDERRUN_INTERRUPT_ADDRESS 0x558
#define GP_WB_INT_CTRL_MASK_DMA_SRC_UNDERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_DMA_SRC_UNDERRUN_INTERRUPT_MASK    0x40
#define GP_WB_INT_CTRL_MASK_DMA_SRC_UNDERRUN_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASK_DMA_DEST_OVERFLOW_INTERRUPT_ADDRESS 0x558
#define GP_WB_INT_CTRL_MASK_DMA_DEST_OVERFLOW_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_DMA_DEST_OVERFLOW_INTERRUPT_MASK    0x80
#define GP_WB_INT_CTRL_MASK_DMA_DEST_OVERFLOW_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_MASK_QTA_SCH0_EMPTY_INTERRUPT_ADDRESS 0x559
#define GP_WB_INT_CTRL_MASK_QTA_SCH0_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_QTA_SCH0_EMPTY_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_QTA_SCH0_EMPTY_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_QTA_SCH1_EMPTY_INTERRUPT_ADDRESS 0x559
#define GP_WB_INT_CTRL_MASK_QTA_SCH1_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_QTA_SCH1_EMPTY_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_QTA_SCH1_EMPTY_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_QTA_SCH2_EMPTY_INTERRUPT_ADDRESS 0x559
#define GP_WB_INT_CTRL_MASK_QTA_SCH2_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_QTA_SCH2_EMPTY_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASK_QTA_SCH2_EMPTY_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_QTA_SCH3_EMPTY_INTERRUPT_ADDRESS 0x559
#define GP_WB_INT_CTRL_MASK_QTA_SCH3_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_QTA_SCH3_EMPTY_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASK_QTA_SCH3_EMPTY_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_TRC_GENERIC_0_INTERRUPT_ADDRESS 0x559
#define GP_WB_INT_CTRL_MASK_TRC_GENERIC_0_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_TRC_GENERIC_0_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASK_TRC_GENERIC_0_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_TRC_GENERIC_1_INTERRUPT_ADDRESS 0x559
#define GP_WB_INT_CTRL_MASK_TRC_GENERIC_1_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_TRC_GENERIC_1_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASK_TRC_GENERIC_1_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASK_TRC_GENERIC_2_INTERRUPT_ADDRESS 0x559
#define GP_WB_INT_CTRL_MASK_TRC_GENERIC_2_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_TRC_GENERIC_2_INTERRUPT_MASK    0x40
#define GP_WB_INT_CTRL_MASK_TRC_GENERIC_2_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASK_TRC_GENERIC_3_INTERRUPT_ADDRESS 0x559
#define GP_WB_INT_CTRL_MASK_TRC_GENERIC_3_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_TRC_GENERIC_3_INTERRUPT_MASK    0x80
#define GP_WB_INT_CTRL_MASK_TRC_GENERIC_3_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_MASK_TRC_PBM_FULL_INTERRUPT_ADDRESS 0x55A
#define GP_WB_INT_CTRL_MASK_TRC_PBM_FULL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_TRC_PBM_FULL_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_TRC_PBM_FULL_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_TRC_TX_STARTED_INTERRUPT_ADDRESS 0x55A
#define GP_WB_INT_CTRL_MASK_TRC_TX_STARTED_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_TRC_TX_STARTED_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_TRC_TX_STARTED_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_TRC_TX_ACK_STARTED_INTERRUPT_ADDRESS 0x55A
#define GP_WB_INT_CTRL_MASK_TRC_TX_ACK_STARTED_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_TRC_TX_ACK_STARTED_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASK_TRC_TX_ACK_STARTED_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_TRC_PHY_TRANSITION_NOT_DONE_INTERRUPT_ADDRESS 0x55A
#define GP_WB_INT_CTRL_MASK_TRC_PHY_TRANSITION_NOT_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_TRC_PHY_TRANSITION_NOT_DONE_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASK_TRC_PHY_TRANSITION_NOT_DONE_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_MACFILT_LEVEL_TRIGGER_INTERRUPT_ADDRESS 0x55A
#define GP_WB_INT_CTRL_MASK_MACFILT_LEVEL_TRIGGER_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_MACFILT_LEVEL_TRIGGER_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASK_MACFILT_LEVEL_TRIGGER_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_STBC_PORD_INTERRUPT_ADDRESS 0x55B
#define GP_WB_INT_CTRL_MASK_STBC_PORD_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_STBC_PORD_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_STBC_PORD_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_STBC_ACTIVE_INTERRUPT_ADDRESS 0x55B
#define GP_WB_INT_CTRL_MASK_STBC_ACTIVE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_STBC_ACTIVE_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_STBC_ACTIVE_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_STBC_ISO_TX_INTERRUPT_ADDRESS 0x55B
#define GP_WB_INT_CTRL_MASK_STBC_ISO_TX_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_STBC_ISO_TX_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASK_STBC_ISO_TX_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_STBC_VRR_BROWNOUT_INTERRUPT_ADDRESS 0x55B
#define GP_WB_INT_CTRL_MASK_STBC_VRR_BROWNOUT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_STBC_VRR_BROWNOUT_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASK_STBC_VRR_BROWNOUT_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_STBC_VLT_STATUS_INTERRUPT_ADDRESS 0x55B
#define GP_WB_INT_CTRL_MASK_STBC_VLT_STATUS_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_STBC_VLT_STATUS_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASK_STBC_VLT_STATUS_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_MRI_WRITE_DONE_INTERRUPT_ADDRESS 0x55B
#define GP_WB_INT_CTRL_MASK_MRI_WRITE_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_MRI_WRITE_DONE_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASK_MRI_WRITE_DONE_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASK_SSP_DONE_INTERRUPT_ADDRESS 0x55B
#define GP_WB_INT_CTRL_MASK_SSP_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_SSP_DONE_INTERRUPT_MASK    0x40
#define GP_WB_INT_CTRL_MASK_SSP_DONE_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASK_TWIMS_DONE_INTERRUPT_ADDRESS 0x55C
#define GP_WB_INT_CTRL_MASK_TWIMS_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_TWIMS_DONE_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_TWIMS_DONE_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_TWIMS_ARB_LOST_INTERRUPT_ADDRESS 0x55C
#define GP_WB_INT_CTRL_MASK_TWIMS_ARB_LOST_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_TWIMS_ARB_LOST_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_TWIMS_ARB_LOST_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_TWIMS_CLK_SYNC_INTERRUPT_ADDRESS 0x55C
#define GP_WB_INT_CTRL_MASK_TWIMS_CLK_SYNC_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_TWIMS_CLK_SYNC_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASK_TWIMS_CLK_SYNC_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_PHY_FLL_VCO_MEASURE_DONE_INTERRUPT_ADDRESS 0x55C
#define GP_WB_INT_CTRL_MASK_PHY_FLL_VCO_MEASURE_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PHY_FLL_VCO_MEASURE_DONE_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASK_PHY_FLL_VCO_MEASURE_DONE_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_PHY_FLL_OUT_OF_LOCK_INTERRUPT_ADDRESS 0x55C
#define GP_WB_INT_CTRL_MASK_PHY_FLL_OUT_OF_LOCK_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PHY_FLL_OUT_OF_LOCK_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASK_PHY_FLL_OUT_OF_LOCK_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_PHY_FLL_CP_OUT_OF_RANGE_INTERRUPT_ADDRESS 0x55C
#define GP_WB_INT_CTRL_MASK_PHY_FLL_CP_OUT_OF_RANGE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PHY_FLL_CP_OUT_OF_RANGE_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASK_PHY_FLL_CP_OUT_OF_RANGE_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASK_KPS_INT_INTERRUPT_ADDRESS 0x55C
#define GP_WB_INT_CTRL_MASK_KPS_INT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_KPS_INT_INTERRUPT_MASK    0x40
#define GP_WB_INT_CTRL_MASK_KPS_INT_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASK_RCI_DATA_IND_INTERRUPT_ADDRESS 0x55D
#define GP_WB_INT_CTRL_MASK_RCI_DATA_IND_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_RCI_DATA_IND_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_RCI_DATA_IND_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_RCI_DATA_CNF_0_INTERRUPT_ADDRESS 0x55D
#define GP_WB_INT_CTRL_MASK_RCI_DATA_CNF_0_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_RCI_DATA_CNF_0_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_RCI_DATA_CNF_0_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_RCI_DATA_CNF_1_INTERRUPT_ADDRESS 0x55D
#define GP_WB_INT_CTRL_MASK_RCI_DATA_CNF_1_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_RCI_DATA_CNF_1_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASK_RCI_DATA_CNF_1_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_RCI_DATA_CNF_2_INTERRUPT_ADDRESS 0x55D
#define GP_WB_INT_CTRL_MASK_RCI_DATA_CNF_2_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_RCI_DATA_CNF_2_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASK_RCI_DATA_CNF_2_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_RCI_DATA_CNF_3_INTERRUPT_ADDRESS 0x55D
#define GP_WB_INT_CTRL_MASK_RCI_DATA_CNF_3_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_RCI_DATA_CNF_3_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASK_RCI_DATA_CNF_3_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_WATCHDOG_TIMER_EXPIRED_INTERRUPT_ADDRESS 0x55D
#define GP_WB_INT_CTRL_MASK_WATCHDOG_TIMER_EXPIRED_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_WATCHDOG_TIMER_EXPIRED_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASK_WATCHDOG_TIMER_EXPIRED_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASK_IR_SEQUENCE_START_INTERRUPT_ADDRESS 0x55E
#define GP_WB_INT_CTRL_MASK_IR_SEQUENCE_START_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IR_SEQUENCE_START_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_IR_SEQUENCE_START_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_IR_SEQUENCE_REPEAT_INTERRUPT_ADDRESS 0x55E
#define GP_WB_INT_CTRL_MASK_IR_SEQUENCE_REPEAT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IR_SEQUENCE_REPEAT_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_IR_SEQUENCE_REPEAT_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_IR_SEQUENCE_DONE_INTERRUPT_ADDRESS 0x55E
#define GP_WB_INT_CTRL_MASK_IR_SEQUENCE_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IR_SEQUENCE_DONE_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASK_IR_SEQUENCE_DONE_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_IR_INDEX_MATCH_INTERRUPT_ADDRESS 0x55E
#define GP_WB_INT_CTRL_MASK_IR_INDEX_MATCH_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IR_INDEX_MATCH_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASK_IR_INDEX_MATCH_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_IPCINT2EXT_FLAG_INTERRUPT_ADDRESS 0x55F
#define GP_WB_INT_CTRL_MASK_IPCINT2EXT_FLAG_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCINT2EXT_FLAG_INTERRUPT_MASK    0x0F
#define GP_WB_INT_CTRL_MASK_IPCINT2EXT_FLAG_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_IPCINT2EXT_FLAG_A_INTERRUPT_ADDRESS 0x55F
#define GP_WB_INT_CTRL_MASK_IPCINT2EXT_FLAG_A_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCINT2EXT_FLAG_A_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_IPCINT2EXT_FLAG_A_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_IPCINT2EXT_FLAG_B_INTERRUPT_ADDRESS 0x55F
#define GP_WB_INT_CTRL_MASK_IPCINT2EXT_FLAG_B_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCINT2EXT_FLAG_B_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_IPCINT2EXT_FLAG_B_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_IPCINT2EXT_FLAG_C_INTERRUPT_ADDRESS 0x55F
#define GP_WB_INT_CTRL_MASK_IPCINT2EXT_FLAG_C_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCINT2EXT_FLAG_C_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASK_IPCINT2EXT_FLAG_C_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_IPCINT2EXT_FLAG_D_INTERRUPT_ADDRESS 0x55F
#define GP_WB_INT_CTRL_MASK_IPCINT2EXT_FLAG_D_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCINT2EXT_FLAG_D_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASK_IPCINT2EXT_FLAG_D_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_IPCEXT2INT_FLAG_INTERRUPT_ADDRESS 0x55F
#define GP_WB_INT_CTRL_MASK_IPCEXT2INT_FLAG_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCEXT2INT_FLAG_INTERRUPT_MASK    0xF0
#define GP_WB_INT_CTRL_MASK_IPCEXT2INT_FLAG_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_IPCEXT2INT_FLAG_A_INTERRUPT_ADDRESS 0x55F
#define GP_WB_INT_CTRL_MASK_IPCEXT2INT_FLAG_A_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCEXT2INT_FLAG_A_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASK_IPCEXT2INT_FLAG_A_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_IPCEXT2INT_FLAG_B_INTERRUPT_ADDRESS 0x55F
#define GP_WB_INT_CTRL_MASK_IPCEXT2INT_FLAG_B_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCEXT2INT_FLAG_B_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASK_IPCEXT2INT_FLAG_B_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASK_IPCEXT2INT_FLAG_C_INTERRUPT_ADDRESS 0x55F
#define GP_WB_INT_CTRL_MASK_IPCEXT2INT_FLAG_C_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCEXT2INT_FLAG_C_INTERRUPT_MASK    0x40
#define GP_WB_INT_CTRL_MASK_IPCEXT2INT_FLAG_C_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASK_IPCEXT2INT_FLAG_D_INTERRUPT_ADDRESS 0x55F
#define GP_WB_INT_CTRL_MASK_IPCEXT2INT_FLAG_D_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCEXT2INT_FLAG_D_INTERRUPT_MASK    0x80
#define GP_WB_INT_CTRL_MASK_IPCEXT2INT_FLAG_D_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_MASK_GPIO_EXTI0_INTERRUPT_ADDRESS 0x560
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI0_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI0_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI0_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_GPIO_EXTI1_INTERRUPT_ADDRESS 0x560
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI1_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI1_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI1_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_GPIO_EXTI2_INTERRUPT_ADDRESS 0x560
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI2_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI2_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI2_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_GPIO_EXTI3_INTERRUPT_ADDRESS 0x560
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI3_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI3_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI3_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_GPIO_EXTI4_INTERRUPT_ADDRESS 0x560
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI4_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI4_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI4_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_GPIO_EXTI5_INTERRUPT_ADDRESS 0x560
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI5_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI5_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI5_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASK_GPIO_EXTI6_INTERRUPT_ADDRESS 0x560
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI6_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI6_INTERRUPT_MASK    0x40
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI6_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASK_GPIO_EXTI7_INTERRUPT_ADDRESS 0x560
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI7_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI7_INTERRUPT_MASK    0x80
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI7_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_MASK_SPIM_NOT_BUSY_INTERRUPT_ADDRESS 0x561
#define GP_WB_INT_CTRL_MASK_SPIM_NOT_BUSY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_SPIM_NOT_BUSY_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_SPIM_NOT_BUSY_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_SPIM_TX_NOT_FULL_INTERRUPT_ADDRESS 0x561
#define GP_WB_INT_CTRL_MASK_SPIM_TX_NOT_FULL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_SPIM_TX_NOT_FULL_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_SPIM_TX_NOT_FULL_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_SPIM_RX_NOT_EMPTY_INTERRUPT_ADDRESS 0x561
#define GP_WB_INT_CTRL_MASK_SPIM_RX_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_SPIM_RX_NOT_EMPTY_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASK_SPIM_RX_NOT_EMPTY_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_SPIM_RX_OVERRUN_INTERRUPT_ADDRESS 0x561
#define GP_WB_INT_CTRL_MASK_SPIM_RX_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_SPIM_RX_OVERRUN_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASK_SPIM_RX_OVERRUN_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_SPISL_TX_NOT_FULL_INTERRUPT_ADDRESS 0x561
#define GP_WB_INT_CTRL_MASK_SPISL_TX_NOT_FULL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_SPISL_TX_NOT_FULL_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASK_SPISL_TX_NOT_FULL_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_SPISL_RX_NOT_EMPTY_INTERRUPT_ADDRESS 0x561
#define GP_WB_INT_CTRL_MASK_SPISL_RX_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_SPISL_RX_NOT_EMPTY_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASK_SPISL_RX_NOT_EMPTY_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASK_SPISL_TX_UNDERRUN_INTERRUPT_ADDRESS 0x561
#define GP_WB_INT_CTRL_MASK_SPISL_TX_UNDERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_SPISL_TX_UNDERRUN_INTERRUPT_MASK    0x40
#define GP_WB_INT_CTRL_MASK_SPISL_TX_UNDERRUN_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASK_SPISL_RX_OVERRUN_INTERRUPT_ADDRESS 0x561
#define GP_WB_INT_CTRL_MASK_SPISL_RX_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_SPISL_RX_OVERRUN_INTERRUPT_MASK    0x80
#define GP_WB_INT_CTRL_MASK_SPISL_RX_OVERRUN_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_MASK_PWM_MAIN_COUNTER_WRAP_INTERRUPT_ADDRESS 0x562
#define GP_WB_INT_CTRL_MASK_PWM_MAIN_COUNTER_WRAP_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PWM_MAIN_COUNTER_WRAP_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_PWM_MAIN_COUNTER_WRAP_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_PWM_CARRIER_COUNTER_WRAP_INTERRUPT_ADDRESS 0x562
#define GP_WB_INT_CTRL_MASK_PWM_CARRIER_COUNTER_WRAP_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PWM_CARRIER_COUNTER_WRAP_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_PWM_CARRIER_COUNTER_WRAP_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_PWM_NEXT_THRESHOLD_UNDERRUN_INTERRUPT_ADDRESS 0x562
#define GP_WB_INT_CTRL_MASK_PWM_NEXT_THRESHOLD_UNDERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PWM_NEXT_THRESHOLD_UNDERRUN_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASK_PWM_NEXT_THRESHOLD_UNDERRUN_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_PWM_NEXT_THRESHOLD_NOT_FULL_INTERRUPT_ADDRESS 0x562
#define GP_WB_INT_CTRL_MASK_PWM_NEXT_THRESHOLD_NOT_FULL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PWM_NEXT_THRESHOLD_NOT_FULL_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASK_PWM_NEXT_THRESHOLD_NOT_FULL_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_PWM_PWM0_THRESHOLD_MATCH_INTERRUPT_ADDRESS 0x562
#define GP_WB_INT_CTRL_MASK_PWM_PWM0_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PWM_PWM0_THRESHOLD_MATCH_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASK_PWM_PWM0_THRESHOLD_MATCH_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_PWM_PWM1_THRESHOLD_MATCH_INTERRUPT_ADDRESS 0x562
#define GP_WB_INT_CTRL_MASK_PWM_PWM1_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PWM_PWM1_THRESHOLD_MATCH_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASK_PWM_PWM1_THRESHOLD_MATCH_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASK_PWM_PWM2_THRESHOLD_MATCH_INTERRUPT_ADDRESS 0x562
#define GP_WB_INT_CTRL_MASK_PWM_PWM2_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PWM_PWM2_THRESHOLD_MATCH_INTERRUPT_MASK    0x40
#define GP_WB_INT_CTRL_MASK_PWM_PWM2_THRESHOLD_MATCH_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASK_PWM_PWM3_THRESHOLD_MATCH_INTERRUPT_ADDRESS 0x562
#define GP_WB_INT_CTRL_MASK_PWM_PWM3_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PWM_PWM3_THRESHOLD_MATCH_INTERRUPT_MASK    0x80
#define GP_WB_INT_CTRL_MASK_PWM_PWM3_THRESHOLD_MATCH_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_MASK_PWM_TIMESTAMP_OVERRUN_INTERRUPT_ADDRESS 0x563
#define GP_WB_INT_CTRL_MASK_PWM_TIMESTAMP_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PWM_TIMESTAMP_OVERRUN_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_PWM_TIMESTAMP_OVERRUN_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_PWM_TIMESTAMP_NOT_EMPTY_INTERRUPT_ADDRESS 0x563
#define GP_WB_INT_CTRL_MASK_PWM_TIMESTAMP_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PWM_TIMESTAMP_NOT_EMPTY_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_PWM_TIMESTAMP_NOT_EMPTY_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_I2CSL_TX_NOT_FULL_INTERRUPT_ADDRESS 0x563
#define GP_WB_INT_CTRL_MASK_I2CSL_TX_NOT_FULL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_I2CSL_TX_NOT_FULL_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASK_I2CSL_TX_NOT_FULL_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_I2CSL_RX_NOT_EMPTY_INTERRUPT_ADDRESS 0x563
#define GP_WB_INT_CTRL_MASK_I2CSL_RX_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_I2CSL_RX_NOT_EMPTY_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASK_I2CSL_RX_NOT_EMPTY_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_I2CSL_TX_STRETCH_INTERRUPT_ADDRESS 0x563
#define GP_WB_INT_CTRL_MASK_I2CSL_TX_STRETCH_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_I2CSL_TX_STRETCH_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASK_I2CSL_TX_STRETCH_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_I2CSL_START_INTERRUPT_ADDRESS 0x563
#define GP_WB_INT_CTRL_MASK_I2CSL_START_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_I2CSL_START_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASK_I2CSL_START_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASK_I2CSL_STOP_INTERRUPT_ADDRESS 0x563
#define GP_WB_INT_CTRL_MASK_I2CSL_STOP_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_I2CSL_STOP_INTERRUPT_MASK    0x40
#define GP_WB_INT_CTRL_MASK_I2CSL_STOP_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASK_I2CSL_SLAD_INTERRUPT_ADDRESS 0x563
#define GP_WB_INT_CTRL_MASK_I2CSL_SLAD_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_I2CSL_SLAD_INTERRUPT_MASK    0x80
#define GP_WB_INT_CTRL_MASK_I2CSL_SLAD_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_MASK_ADCIF_BUFFER_A_UPDATED_INTERRUPT_ADDRESS 0x564
#define GP_WB_INT_CTRL_MASK_ADCIF_BUFFER_A_UPDATED_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_ADCIF_BUFFER_A_UPDATED_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_ADCIF_BUFFER_A_UPDATED_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_ADCIF_BUFFER_B_UPDATED_INTERRUPT_ADDRESS 0x564
#define GP_WB_INT_CTRL_MASK_ADCIF_BUFFER_B_UPDATED_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_ADCIF_BUFFER_B_UPDATED_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_ADCIF_BUFFER_B_UPDATED_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_ADCIF_FIFO_NOT_EMPTY_INTERRUPT_ADDRESS 0x564
#define GP_WB_INT_CTRL_MASK_ADCIF_FIFO_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_ADCIF_FIFO_NOT_EMPTY_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASK_ADCIF_FIFO_NOT_EMPTY_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_ADCIF_FIFO_OVERRUN_INTERRUPT_ADDRESS 0x564
#define GP_WB_INT_CTRL_MASK_ADCIF_FIFO_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_ADCIF_FIFO_OVERRUN_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASK_ADCIF_FIFO_OVERRUN_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_ADCIF_CYCLE_DONE_INTERRUPT_ADDRESS 0x564
#define GP_WB_INT_CTRL_MASK_ADCIF_CYCLE_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_ADCIF_CYCLE_DONE_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASK_ADCIF_CYCLE_DONE_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_ADCIF_OVERVOLTAGE_INTERRUPT_ADDRESS 0x564
#define GP_WB_INT_CTRL_MASK_ADCIF_OVERVOLTAGE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_ADCIF_OVERVOLTAGE_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASK_ADCIF_OVERVOLTAGE_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASK_UART_TX_NOT_BUSY_INTERRUPT_ADDRESS 0x565
#define GP_WB_INT_CTRL_MASK_UART_TX_NOT_BUSY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_UART_TX_NOT_BUSY_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_UART_TX_NOT_BUSY_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_UART_TX_NOT_FULL_INTERRUPT_ADDRESS 0x565
#define GP_WB_INT_CTRL_MASK_UART_TX_NOT_FULL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_UART_TX_NOT_FULL_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_UART_TX_NOT_FULL_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_UART_RX_NOT_EMPTY_INTERRUPT_ADDRESS 0x565
#define GP_WB_INT_CTRL_MASK_UART_RX_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_UART_RX_NOT_EMPTY_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASK_UART_RX_NOT_EMPTY_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_UART_RX_OVERRUN_INTERRUPT_ADDRESS 0x565
#define GP_WB_INT_CTRL_MASK_UART_RX_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_UART_RX_OVERRUN_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASK_UART_RX_OVERRUN_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_UART_RX_PARITY_ERROR_INTERRUPT_ADDRESS 0x565
#define GP_WB_INT_CTRL_MASK_UART_RX_PARITY_ERROR_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_UART_RX_PARITY_ERROR_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASK_UART_RX_PARITY_ERROR_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_UART_RX_FRAMING_ERROR_INTERRUPT_ADDRESS 0x565
#define GP_WB_INT_CTRL_MASK_UART_RX_FRAMING_ERROR_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_UART_RX_FRAMING_ERROR_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASK_UART_RX_FRAMING_ERROR_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASKED_ES_EVENT_INTERRUPT_ADDRESS 0x566
#define GP_WB_INT_CTRL_MASKED_ES_EVENT_INTERRUPT_LEN     2
#define GP_WB_INT_CTRL_MASKED_ES_EVENT_INTERRUPT_MASK    0xFFFF
#define GP_WB_INT_CTRL_MASKED_ES_EVENT_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_ES_SYMBOL_COUNTER_VALID_INTERRUPT_ADDRESS 0x568
#define GP_WB_INT_CTRL_MASKED_ES_SYMBOL_COUNTER_VALID_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_ES_SYMBOL_COUNTER_VALID_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_ES_SYMBOL_COUNTER_VALID_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_ES_RELATIVE_EVENT_INTERRUPT_ADDRESS 0x568
#define GP_WB_INT_CTRL_MASKED_ES_RELATIVE_EVENT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_ES_RELATIVE_EVENT_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_ES_RELATIVE_EVENT_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_ES_EXTERNAL_EVENT_INTERRUPT_ADDRESS 0x568
#define GP_WB_INT_CTRL_MASKED_ES_EXTERNAL_EVENT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_ES_EXTERNAL_EVENT_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASKED_ES_EXTERNAL_EVENT_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_DMA_SRC_ALMOST_EMPTY_INTERRUPT_ADDRESS 0x568
#define GP_WB_INT_CTRL_MASKED_DMA_SRC_ALMOST_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_DMA_SRC_ALMOST_EMPTY_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASKED_DMA_SRC_ALMOST_EMPTY_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_DMA_DEST_ALMOST_FULL_INTERRUPT_ADDRESS 0x568
#define GP_WB_INT_CTRL_MASKED_DMA_DEST_ALMOST_FULL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_DMA_DEST_ALMOST_FULL_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASKED_DMA_DEST_ALMOST_FULL_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_DMA_CPY_ERR_INTERRUPT_ADDRESS 0x568
#define GP_WB_INT_CTRL_MASKED_DMA_CPY_ERR_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_DMA_CPY_ERR_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASKED_DMA_CPY_ERR_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASKED_DMA_SRC_UNDERRUN_INTERRUPT_ADDRESS 0x568
#define GP_WB_INT_CTRL_MASKED_DMA_SRC_UNDERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_DMA_SRC_UNDERRUN_INTERRUPT_MASK    0x40
#define GP_WB_INT_CTRL_MASKED_DMA_SRC_UNDERRUN_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASKED_DMA_DEST_OVERFLOW_INTERRUPT_ADDRESS 0x568
#define GP_WB_INT_CTRL_MASKED_DMA_DEST_OVERFLOW_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_DMA_DEST_OVERFLOW_INTERRUPT_MASK    0x80
#define GP_WB_INT_CTRL_MASKED_DMA_DEST_OVERFLOW_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_MASKED_QTA_SCH0_EMPTY_INTERRUPT_ADDRESS 0x569
#define GP_WB_INT_CTRL_MASKED_QTA_SCH0_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_QTA_SCH0_EMPTY_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_QTA_SCH0_EMPTY_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_QTA_SCH1_EMPTY_INTERRUPT_ADDRESS 0x569
#define GP_WB_INT_CTRL_MASKED_QTA_SCH1_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_QTA_SCH1_EMPTY_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_QTA_SCH1_EMPTY_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_QTA_SCH2_EMPTY_INTERRUPT_ADDRESS 0x569
#define GP_WB_INT_CTRL_MASKED_QTA_SCH2_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_QTA_SCH2_EMPTY_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASKED_QTA_SCH2_EMPTY_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_QTA_SCH3_EMPTY_INTERRUPT_ADDRESS 0x569
#define GP_WB_INT_CTRL_MASKED_QTA_SCH3_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_QTA_SCH3_EMPTY_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASKED_QTA_SCH3_EMPTY_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_TRC_GENERIC_0_INTERRUPT_ADDRESS 0x569
#define GP_WB_INT_CTRL_MASKED_TRC_GENERIC_0_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_TRC_GENERIC_0_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASKED_TRC_GENERIC_0_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_TRC_GENERIC_1_INTERRUPT_ADDRESS 0x569
#define GP_WB_INT_CTRL_MASKED_TRC_GENERIC_1_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_TRC_GENERIC_1_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASKED_TRC_GENERIC_1_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASKED_TRC_GENERIC_2_INTERRUPT_ADDRESS 0x569
#define GP_WB_INT_CTRL_MASKED_TRC_GENERIC_2_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_TRC_GENERIC_2_INTERRUPT_MASK    0x40
#define GP_WB_INT_CTRL_MASKED_TRC_GENERIC_2_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASKED_TRC_GENERIC_3_INTERRUPT_ADDRESS 0x569
#define GP_WB_INT_CTRL_MASKED_TRC_GENERIC_3_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_TRC_GENERIC_3_INTERRUPT_MASK    0x80
#define GP_WB_INT_CTRL_MASKED_TRC_GENERIC_3_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_MASKED_TRC_PBM_FULL_INTERRUPT_ADDRESS 0x56A
#define GP_WB_INT_CTRL_MASKED_TRC_PBM_FULL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_TRC_PBM_FULL_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_TRC_PBM_FULL_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_TRC_TX_STARTED_INTERRUPT_ADDRESS 0x56A
#define GP_WB_INT_CTRL_MASKED_TRC_TX_STARTED_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_TRC_TX_STARTED_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_TRC_TX_STARTED_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_TRC_TX_ACK_STARTED_INTERRUPT_ADDRESS 0x56A
#define GP_WB_INT_CTRL_MASKED_TRC_TX_ACK_STARTED_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_TRC_TX_ACK_STARTED_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASKED_TRC_TX_ACK_STARTED_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_TRC_PHY_TRANSITION_NOT_DONE_INTERRUPT_ADDRESS 0x56A
#define GP_WB_INT_CTRL_MASKED_TRC_PHY_TRANSITION_NOT_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_TRC_PHY_TRANSITION_NOT_DONE_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASKED_TRC_PHY_TRANSITION_NOT_DONE_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_MACFILT_LEVEL_TRIGGER_INTERRUPT_ADDRESS 0x56A
#define GP_WB_INT_CTRL_MASKED_MACFILT_LEVEL_TRIGGER_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_MACFILT_LEVEL_TRIGGER_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASKED_MACFILT_LEVEL_TRIGGER_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_STBC_PORD_INTERRUPT_ADDRESS 0x56B
#define GP_WB_INT_CTRL_MASKED_STBC_PORD_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_STBC_PORD_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_STBC_PORD_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_STBC_ACTIVE_INTERRUPT_ADDRESS 0x56B
#define GP_WB_INT_CTRL_MASKED_STBC_ACTIVE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_STBC_ACTIVE_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_STBC_ACTIVE_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_STBC_ISO_TX_INTERRUPT_ADDRESS 0x56B
#define GP_WB_INT_CTRL_MASKED_STBC_ISO_TX_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_STBC_ISO_TX_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASKED_STBC_ISO_TX_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_STBC_VRR_BROWNOUT_INTERRUPT_ADDRESS 0x56B
#define GP_WB_INT_CTRL_MASKED_STBC_VRR_BROWNOUT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_STBC_VRR_BROWNOUT_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASKED_STBC_VRR_BROWNOUT_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_STBC_VLT_STATUS_INTERRUPT_ADDRESS 0x56B
#define GP_WB_INT_CTRL_MASKED_STBC_VLT_STATUS_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_STBC_VLT_STATUS_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASKED_STBC_VLT_STATUS_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_MRI_WRITE_DONE_INTERRUPT_ADDRESS 0x56B
#define GP_WB_INT_CTRL_MASKED_MRI_WRITE_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_MRI_WRITE_DONE_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASKED_MRI_WRITE_DONE_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASKED_SSP_DONE_INTERRUPT_ADDRESS 0x56B
#define GP_WB_INT_CTRL_MASKED_SSP_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_SSP_DONE_INTERRUPT_MASK    0x40
#define GP_WB_INT_CTRL_MASKED_SSP_DONE_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASKED_TWIMS_DONE_INTERRUPT_ADDRESS 0x56C
#define GP_WB_INT_CTRL_MASKED_TWIMS_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_TWIMS_DONE_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_TWIMS_DONE_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_TWIMS_ARB_LOST_INTERRUPT_ADDRESS 0x56C
#define GP_WB_INT_CTRL_MASKED_TWIMS_ARB_LOST_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_TWIMS_ARB_LOST_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_TWIMS_ARB_LOST_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_TWIMS_CLK_SYNC_INTERRUPT_ADDRESS 0x56C
#define GP_WB_INT_CTRL_MASKED_TWIMS_CLK_SYNC_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_TWIMS_CLK_SYNC_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASKED_TWIMS_CLK_SYNC_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_PHY_FLL_VCO_MEASURE_DONE_INTERRUPT_ADDRESS 0x56C
#define GP_WB_INT_CTRL_MASKED_PHY_FLL_VCO_MEASURE_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PHY_FLL_VCO_MEASURE_DONE_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASKED_PHY_FLL_VCO_MEASURE_DONE_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_PHY_FLL_OUT_OF_LOCK_INTERRUPT_ADDRESS 0x56C
#define GP_WB_INT_CTRL_MASKED_PHY_FLL_OUT_OF_LOCK_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PHY_FLL_OUT_OF_LOCK_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASKED_PHY_FLL_OUT_OF_LOCK_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_PHY_FLL_CP_OUT_OF_RANGE_INTERRUPT_ADDRESS 0x56C
#define GP_WB_INT_CTRL_MASKED_PHY_FLL_CP_OUT_OF_RANGE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PHY_FLL_CP_OUT_OF_RANGE_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASKED_PHY_FLL_CP_OUT_OF_RANGE_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASKED_KPS_INT_INTERRUPT_ADDRESS 0x56C
#define GP_WB_INT_CTRL_MASKED_KPS_INT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_KPS_INT_INTERRUPT_MASK    0x40
#define GP_WB_INT_CTRL_MASKED_KPS_INT_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASKED_RCI_DATA_IND_INTERRUPT_ADDRESS 0x56D
#define GP_WB_INT_CTRL_MASKED_RCI_DATA_IND_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_RCI_DATA_IND_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_RCI_DATA_IND_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_RCI_DATA_CNF_0_INTERRUPT_ADDRESS 0x56D
#define GP_WB_INT_CTRL_MASKED_RCI_DATA_CNF_0_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_RCI_DATA_CNF_0_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_RCI_DATA_CNF_0_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_RCI_DATA_CNF_1_INTERRUPT_ADDRESS 0x56D
#define GP_WB_INT_CTRL_MASKED_RCI_DATA_CNF_1_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_RCI_DATA_CNF_1_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASKED_RCI_DATA_CNF_1_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_RCI_DATA_CNF_2_INTERRUPT_ADDRESS 0x56D
#define GP_WB_INT_CTRL_MASKED_RCI_DATA_CNF_2_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_RCI_DATA_CNF_2_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASKED_RCI_DATA_CNF_2_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_RCI_DATA_CNF_3_INTERRUPT_ADDRESS 0x56D
#define GP_WB_INT_CTRL_MASKED_RCI_DATA_CNF_3_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_RCI_DATA_CNF_3_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASKED_RCI_DATA_CNF_3_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_WATCHDOG_TIMER_EXPIRED_INTERRUPT_ADDRESS 0x56D
#define GP_WB_INT_CTRL_MASKED_WATCHDOG_TIMER_EXPIRED_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_WATCHDOG_TIMER_EXPIRED_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASKED_WATCHDOG_TIMER_EXPIRED_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASKED_IR_SEQUENCE_START_INTERRUPT_ADDRESS 0x56E
#define GP_WB_INT_CTRL_MASKED_IR_SEQUENCE_START_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IR_SEQUENCE_START_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_IR_SEQUENCE_START_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_IR_SEQUENCE_REPEAT_INTERRUPT_ADDRESS 0x56E
#define GP_WB_INT_CTRL_MASKED_IR_SEQUENCE_REPEAT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IR_SEQUENCE_REPEAT_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_IR_SEQUENCE_REPEAT_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_IR_SEQUENCE_DONE_INTERRUPT_ADDRESS 0x56E
#define GP_WB_INT_CTRL_MASKED_IR_SEQUENCE_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IR_SEQUENCE_DONE_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASKED_IR_SEQUENCE_DONE_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_IR_INDEX_MATCH_INTERRUPT_ADDRESS 0x56E
#define GP_WB_INT_CTRL_MASKED_IR_INDEX_MATCH_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IR_INDEX_MATCH_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASKED_IR_INDEX_MATCH_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_IPCINT2EXT_FLAG_INTERRUPT_ADDRESS 0x56F
#define GP_WB_INT_CTRL_MASKED_IPCINT2EXT_FLAG_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCINT2EXT_FLAG_INTERRUPT_MASK    0x0F
#define GP_WB_INT_CTRL_MASKED_IPCINT2EXT_FLAG_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_IPCINT2EXT_FLAG_A_INTERRUPT_ADDRESS 0x56F
#define GP_WB_INT_CTRL_MASKED_IPCINT2EXT_FLAG_A_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCINT2EXT_FLAG_A_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_IPCINT2EXT_FLAG_A_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_IPCINT2EXT_FLAG_B_INTERRUPT_ADDRESS 0x56F
#define GP_WB_INT_CTRL_MASKED_IPCINT2EXT_FLAG_B_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCINT2EXT_FLAG_B_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_IPCINT2EXT_FLAG_B_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_IPCINT2EXT_FLAG_C_INTERRUPT_ADDRESS 0x56F
#define GP_WB_INT_CTRL_MASKED_IPCINT2EXT_FLAG_C_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCINT2EXT_FLAG_C_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASKED_IPCINT2EXT_FLAG_C_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_IPCINT2EXT_FLAG_D_INTERRUPT_ADDRESS 0x56F
#define GP_WB_INT_CTRL_MASKED_IPCINT2EXT_FLAG_D_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCINT2EXT_FLAG_D_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASKED_IPCINT2EXT_FLAG_D_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_IPCEXT2INT_FLAG_INTERRUPT_ADDRESS 0x56F
#define GP_WB_INT_CTRL_MASKED_IPCEXT2INT_FLAG_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCEXT2INT_FLAG_INTERRUPT_MASK    0xF0
#define GP_WB_INT_CTRL_MASKED_IPCEXT2INT_FLAG_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_IPCEXT2INT_FLAG_A_INTERRUPT_ADDRESS 0x56F
#define GP_WB_INT_CTRL_MASKED_IPCEXT2INT_FLAG_A_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCEXT2INT_FLAG_A_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASKED_IPCEXT2INT_FLAG_A_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_IPCEXT2INT_FLAG_B_INTERRUPT_ADDRESS 0x56F
#define GP_WB_INT_CTRL_MASKED_IPCEXT2INT_FLAG_B_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCEXT2INT_FLAG_B_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASKED_IPCEXT2INT_FLAG_B_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASKED_IPCEXT2INT_FLAG_C_INTERRUPT_ADDRESS 0x56F
#define GP_WB_INT_CTRL_MASKED_IPCEXT2INT_FLAG_C_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCEXT2INT_FLAG_C_INTERRUPT_MASK    0x40
#define GP_WB_INT_CTRL_MASKED_IPCEXT2INT_FLAG_C_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASKED_IPCEXT2INT_FLAG_D_INTERRUPT_ADDRESS 0x56F
#define GP_WB_INT_CTRL_MASKED_IPCEXT2INT_FLAG_D_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCEXT2INT_FLAG_D_INTERRUPT_MASK    0x80
#define GP_WB_INT_CTRL_MASKED_IPCEXT2INT_FLAG_D_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_GLOBAL_INTERRUPTS_ENABLE_ADDRESS 0x570
#define GP_WB_INT_CTRL_GLOBAL_INTERRUPTS_ENABLE_LEN     1
#define GP_WB_INT_CTRL_GLOBAL_INTERRUPTS_ENABLE_MASK    0x01
#define GP_WB_INT_CTRL_GLOBAL_INTERRUPTS_ENABLE_LSB     0

#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI0_INTERRUPT_ADDRESS 0x571
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI0_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI0_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI0_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI1_INTERRUPT_ADDRESS 0x571
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI1_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI1_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI1_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI2_INTERRUPT_ADDRESS 0x571
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI2_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI2_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI2_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI3_INTERRUPT_ADDRESS 0x571
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI3_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI3_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI3_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI4_INTERRUPT_ADDRESS 0x571
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI4_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI4_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI4_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI5_INTERRUPT_ADDRESS 0x571
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI5_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI5_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI5_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI6_INTERRUPT_ADDRESS 0x571
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI6_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI6_INTERRUPT_MASK    0x40
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI6_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI7_INTERRUPT_ADDRESS 0x571
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI7_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI7_INTERRUPT_MASK    0x80
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI7_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_MASKED_SPIM_NOT_BUSY_INTERRUPT_ADDRESS 0x572
#define GP_WB_INT_CTRL_MASKED_SPIM_NOT_BUSY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_SPIM_NOT_BUSY_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_SPIM_NOT_BUSY_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_SPIM_TX_NOT_FULL_INTERRUPT_ADDRESS 0x572
#define GP_WB_INT_CTRL_MASKED_SPIM_TX_NOT_FULL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_SPIM_TX_NOT_FULL_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_SPIM_TX_NOT_FULL_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_SPIM_RX_NOT_EMPTY_INTERRUPT_ADDRESS 0x572
#define GP_WB_INT_CTRL_MASKED_SPIM_RX_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_SPIM_RX_NOT_EMPTY_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASKED_SPIM_RX_NOT_EMPTY_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_SPIM_RX_OVERRUN_INTERRUPT_ADDRESS 0x572
#define GP_WB_INT_CTRL_MASKED_SPIM_RX_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_SPIM_RX_OVERRUN_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASKED_SPIM_RX_OVERRUN_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_SPISL_TX_NOT_FULL_INTERRUPT_ADDRESS 0x572
#define GP_WB_INT_CTRL_MASKED_SPISL_TX_NOT_FULL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_SPISL_TX_NOT_FULL_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASKED_SPISL_TX_NOT_FULL_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_SPISL_RX_NOT_EMPTY_INTERRUPT_ADDRESS 0x572
#define GP_WB_INT_CTRL_MASKED_SPISL_RX_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_SPISL_RX_NOT_EMPTY_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASKED_SPISL_RX_NOT_EMPTY_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASKED_SPISL_TX_UNDERRUN_INTERRUPT_ADDRESS 0x572
#define GP_WB_INT_CTRL_MASKED_SPISL_TX_UNDERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_SPISL_TX_UNDERRUN_INTERRUPT_MASK    0x40
#define GP_WB_INT_CTRL_MASKED_SPISL_TX_UNDERRUN_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASKED_SPISL_RX_OVERRUN_INTERRUPT_ADDRESS 0x572
#define GP_WB_INT_CTRL_MASKED_SPISL_RX_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_SPISL_RX_OVERRUN_INTERRUPT_MASK    0x80
#define GP_WB_INT_CTRL_MASKED_SPISL_RX_OVERRUN_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_MASKED_PWM_MAIN_COUNTER_WRAP_INTERRUPT_ADDRESS 0x573
#define GP_WB_INT_CTRL_MASKED_PWM_MAIN_COUNTER_WRAP_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PWM_MAIN_COUNTER_WRAP_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_PWM_MAIN_COUNTER_WRAP_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_PWM_CARRIER_COUNTER_WRAP_INTERRUPT_ADDRESS 0x573
#define GP_WB_INT_CTRL_MASKED_PWM_CARRIER_COUNTER_WRAP_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PWM_CARRIER_COUNTER_WRAP_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_PWM_CARRIER_COUNTER_WRAP_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_PWM_NEXT_THRESHOLD_UNDERRUN_INTERRUPT_ADDRESS 0x573
#define GP_WB_INT_CTRL_MASKED_PWM_NEXT_THRESHOLD_UNDERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PWM_NEXT_THRESHOLD_UNDERRUN_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASKED_PWM_NEXT_THRESHOLD_UNDERRUN_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_PWM_NEXT_THRESHOLD_NOT_FULL_INTERRUPT_ADDRESS 0x573
#define GP_WB_INT_CTRL_MASKED_PWM_NEXT_THRESHOLD_NOT_FULL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PWM_NEXT_THRESHOLD_NOT_FULL_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASKED_PWM_NEXT_THRESHOLD_NOT_FULL_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_PWM_PWM0_THRESHOLD_MATCH_INTERRUPT_ADDRESS 0x573
#define GP_WB_INT_CTRL_MASKED_PWM_PWM0_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PWM_PWM0_THRESHOLD_MATCH_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASKED_PWM_PWM0_THRESHOLD_MATCH_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_PWM_PWM1_THRESHOLD_MATCH_INTERRUPT_ADDRESS 0x573
#define GP_WB_INT_CTRL_MASKED_PWM_PWM1_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PWM_PWM1_THRESHOLD_MATCH_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASKED_PWM_PWM1_THRESHOLD_MATCH_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASKED_PWM_PWM2_THRESHOLD_MATCH_INTERRUPT_ADDRESS 0x573
#define GP_WB_INT_CTRL_MASKED_PWM_PWM2_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PWM_PWM2_THRESHOLD_MATCH_INTERRUPT_MASK    0x40
#define GP_WB_INT_CTRL_MASKED_PWM_PWM2_THRESHOLD_MATCH_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASKED_PWM_PWM3_THRESHOLD_MATCH_INTERRUPT_ADDRESS 0x573
#define GP_WB_INT_CTRL_MASKED_PWM_PWM3_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PWM_PWM3_THRESHOLD_MATCH_INTERRUPT_MASK    0x80
#define GP_WB_INT_CTRL_MASKED_PWM_PWM3_THRESHOLD_MATCH_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_MASKED_PWM_TIMESTAMP_OVERRUN_INTERRUPT_ADDRESS 0x574
#define GP_WB_INT_CTRL_MASKED_PWM_TIMESTAMP_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PWM_TIMESTAMP_OVERRUN_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_PWM_TIMESTAMP_OVERRUN_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_PWM_TIMESTAMP_NOT_EMPTY_INTERRUPT_ADDRESS 0x574
#define GP_WB_INT_CTRL_MASKED_PWM_TIMESTAMP_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PWM_TIMESTAMP_NOT_EMPTY_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_PWM_TIMESTAMP_NOT_EMPTY_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_I2CSL_TX_NOT_FULL_INTERRUPT_ADDRESS 0x574
#define GP_WB_INT_CTRL_MASKED_I2CSL_TX_NOT_FULL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_I2CSL_TX_NOT_FULL_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASKED_I2CSL_TX_NOT_FULL_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_I2CSL_RX_NOT_EMPTY_INTERRUPT_ADDRESS 0x574
#define GP_WB_INT_CTRL_MASKED_I2CSL_RX_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_I2CSL_RX_NOT_EMPTY_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASKED_I2CSL_RX_NOT_EMPTY_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_I2CSL_TX_STRETCH_INTERRUPT_ADDRESS 0x574
#define GP_WB_INT_CTRL_MASKED_I2CSL_TX_STRETCH_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_I2CSL_TX_STRETCH_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASKED_I2CSL_TX_STRETCH_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_I2CSL_START_INTERRUPT_ADDRESS 0x574
#define GP_WB_INT_CTRL_MASKED_I2CSL_START_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_I2CSL_START_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASKED_I2CSL_START_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASKED_I2CSL_STOP_INTERRUPT_ADDRESS 0x574
#define GP_WB_INT_CTRL_MASKED_I2CSL_STOP_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_I2CSL_STOP_INTERRUPT_MASK    0x40
#define GP_WB_INT_CTRL_MASKED_I2CSL_STOP_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASKED_I2CSL_SLAD_INTERRUPT_ADDRESS 0x574
#define GP_WB_INT_CTRL_MASKED_I2CSL_SLAD_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_I2CSL_SLAD_INTERRUPT_MASK    0x80
#define GP_WB_INT_CTRL_MASKED_I2CSL_SLAD_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_MASKED_ADCIF_BUFFER_A_UPDATED_INTERRUPT_ADDRESS 0x575
#define GP_WB_INT_CTRL_MASKED_ADCIF_BUFFER_A_UPDATED_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_ADCIF_BUFFER_A_UPDATED_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_ADCIF_BUFFER_A_UPDATED_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_ADCIF_BUFFER_B_UPDATED_INTERRUPT_ADDRESS 0x575
#define GP_WB_INT_CTRL_MASKED_ADCIF_BUFFER_B_UPDATED_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_ADCIF_BUFFER_B_UPDATED_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_ADCIF_BUFFER_B_UPDATED_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_ADCIF_FIFO_NOT_EMPTY_INTERRUPT_ADDRESS 0x575
#define GP_WB_INT_CTRL_MASKED_ADCIF_FIFO_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_ADCIF_FIFO_NOT_EMPTY_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASKED_ADCIF_FIFO_NOT_EMPTY_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_ADCIF_FIFO_OVERRUN_INTERRUPT_ADDRESS 0x575
#define GP_WB_INT_CTRL_MASKED_ADCIF_FIFO_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_ADCIF_FIFO_OVERRUN_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASKED_ADCIF_FIFO_OVERRUN_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_ADCIF_CYCLE_DONE_INTERRUPT_ADDRESS 0x575
#define GP_WB_INT_CTRL_MASKED_ADCIF_CYCLE_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_ADCIF_CYCLE_DONE_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASKED_ADCIF_CYCLE_DONE_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_ADCIF_OVERVOLTAGE_INTERRUPT_ADDRESS 0x575
#define GP_WB_INT_CTRL_MASKED_ADCIF_OVERVOLTAGE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_ADCIF_OVERVOLTAGE_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASKED_ADCIF_OVERVOLTAGE_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASKED_UART_TX_NOT_BUSY_INTERRUPT_ADDRESS 0x576
#define GP_WB_INT_CTRL_MASKED_UART_TX_NOT_BUSY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_UART_TX_NOT_BUSY_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_UART_TX_NOT_BUSY_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_UART_TX_NOT_FULL_INTERRUPT_ADDRESS 0x576
#define GP_WB_INT_CTRL_MASKED_UART_TX_NOT_FULL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_UART_TX_NOT_FULL_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_UART_TX_NOT_FULL_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_UART_RX_NOT_EMPTY_INTERRUPT_ADDRESS 0x576
#define GP_WB_INT_CTRL_MASKED_UART_RX_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_UART_RX_NOT_EMPTY_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASKED_UART_RX_NOT_EMPTY_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_UART_RX_OVERRUN_INTERRUPT_ADDRESS 0x576
#define GP_WB_INT_CTRL_MASKED_UART_RX_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_UART_RX_OVERRUN_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASKED_UART_RX_OVERRUN_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_UART_RX_PARITY_ERROR_INTERRUPT_ADDRESS 0x576
#define GP_WB_INT_CTRL_MASKED_UART_RX_PARITY_ERROR_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_UART_RX_PARITY_ERROR_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASKED_UART_RX_PARITY_ERROR_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_UART_RX_FRAMING_ERROR_INTERRUPT_ADDRESS 0x576
#define GP_WB_INT_CTRL_MASKED_UART_RX_FRAMING_ERROR_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_UART_RX_FRAMING_ERROR_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASKED_UART_RX_FRAMING_ERROR_INTERRUPT_LSB     5

/***************************
 * layout: es
 ***************************/
#define GP_WB_ES_ENABLE_OSCILLATOR_BENCHMARK_ADDRESS 0x580
#define GP_WB_ES_ENABLE_OSCILLATOR_BENCHMARK_LEN     1
#define GP_WB_ES_ENABLE_OSCILLATOR_BENCHMARK_MASK    0x01
#define GP_WB_ES_ENABLE_OSCILLATOR_BENCHMARK_LSB     0

#define GP_WB_ES_FORCE_INIT_TIME_REFERENCE_DONE_ADDRESS 0x580
#define GP_WB_ES_FORCE_INIT_TIME_REFERENCE_DONE_LEN     1
#define GP_WB_ES_FORCE_INIT_TIME_REFERENCE_DONE_MASK    0x02
#define GP_WB_ES_FORCE_INIT_TIME_REFERENCE_DONE_LSB     1

#define GP_WB_ES_GRAY_COUNTER_STABLE_ON_FALLING_EDGE_ADDRESS 0x580
#define GP_WB_ES_GRAY_COUNTER_STABLE_ON_FALLING_EDGE_LEN     1
#define GP_WB_ES_GRAY_COUNTER_STABLE_ON_FALLING_EDGE_MASK    0x04
#define GP_WB_ES_GRAY_COUNTER_STABLE_ON_FALLING_EDGE_LSB     2

#define GP_WB_ES_DISABLE_AUTOMATIC_REFERENCE_POINT_UPDATE_ADDRESS 0x580
#define GP_WB_ES_DISABLE_AUTOMATIC_REFERENCE_POINT_UPDATE_LEN     1
#define GP_WB_ES_DISABLE_AUTOMATIC_REFERENCE_POINT_UPDATE_MASK    0x08
#define GP_WB_ES_DISABLE_AUTOMATIC_REFERENCE_POINT_UPDATE_LSB     3

#define GP_WB_ES_RECONVERSION_ON_UPDATES_ADDRESS 0x580
#define GP_WB_ES_RECONVERSION_ON_UPDATES_LEN     1
#define GP_WB_ES_RECONVERSION_ON_UPDATES_MASK    0x10
#define GP_WB_ES_RECONVERSION_ON_UPDATES_LSB     4

#define GP_WB_ES_DISABLE_EXTRAPOLATION_ADDRESS 0x580
#define GP_WB_ES_DISABLE_EXTRAPOLATION_LEN     1
#define GP_WB_ES_DISABLE_EXTRAPOLATION_MASK    0x20
#define GP_WB_ES_DISABLE_EXTRAPOLATION_LSB     5

#define GP_WB_ES_DISABLE_CONVERSION_ADDRESS 0x580
#define GP_WB_ES_DISABLE_CONVERSION_LEN     1
#define GP_WB_ES_DISABLE_CONVERSION_MASK    0x40
#define GP_WB_ES_DISABLE_CONVERSION_LSB     6

#define GP_WB_ES_FAST_SYNC_ON_START_ADDRESS 0x581
#define GP_WB_ES_FAST_SYNC_ON_START_LEN     1
#define GP_WB_ES_FAST_SYNC_ON_START_MASK    0x01
#define GP_WB_ES_FAST_SYNC_ON_START_LSB     0

#define GP_WB_ES_ENABLE_SAMPLE_CONVERSION_BY_GPIO_EXTERN_ADDRESS 0x581
#define GP_WB_ES_ENABLE_SAMPLE_CONVERSION_BY_GPIO_EXTERN_LEN     1
#define GP_WB_ES_ENABLE_SAMPLE_CONVERSION_BY_GPIO_EXTERN_MASK    0x02
#define GP_WB_ES_ENABLE_SAMPLE_CONVERSION_BY_GPIO_EXTERN_LSB     1

#define GP_WB_ES_APPLY_EXTERNAL_SIMPLE_CALIBRATION_ADDRESS 0x582
#define GP_WB_ES_APPLY_EXTERNAL_SIMPLE_CALIBRATION_LEN     1
#define GP_WB_ES_APPLY_EXTERNAL_SIMPLE_CALIBRATION_MASK    0x01
#define GP_WB_ES_APPLY_EXTERNAL_SIMPLE_CALIBRATION_LSB     0

#define GP_WB_ES_APPLY_EXTERNAL_ADVANCED_CALIBRATION_ADDRESS 0x582
#define GP_WB_ES_APPLY_EXTERNAL_ADVANCED_CALIBRATION_LEN     1
#define GP_WB_ES_APPLY_EXTERNAL_ADVANCED_CALIBRATION_MASK    0x02
#define GP_WB_ES_APPLY_EXTERNAL_ADVANCED_CALIBRATION_LSB     1

#define GP_WB_ES_APPLY_EXTERNAL_ZERO_CALIBRATION_ADDRESS 0x582
#define GP_WB_ES_APPLY_EXTERNAL_ZERO_CALIBRATION_LEN     1
#define GP_WB_ES_APPLY_EXTERNAL_ZERO_CALIBRATION_MASK    0x04
#define GP_WB_ES_APPLY_EXTERNAL_ZERO_CALIBRATION_LSB     2

#define GP_WB_ES_SAMPLE_CALIBRATION_ADDRESS 0x582
#define GP_WB_ES_SAMPLE_CALIBRATION_LEN     1
#define GP_WB_ES_SAMPLE_CALIBRATION_MASK    0x08
#define GP_WB_ES_SAMPLE_CALIBRATION_LSB     3

#define GP_WB_ES_SAMPLE_CONVERSION_ADDRESS 0x582
#define GP_WB_ES_SAMPLE_CONVERSION_LEN     1
#define GP_WB_ES_SAMPLE_CONVERSION_MASK    0x10
#define GP_WB_ES_SAMPLE_CONVERSION_LSB     4

#define GP_WB_ES_TRIGGER_FAST_SYNC_ADDRESS 0x582
#define GP_WB_ES_TRIGGER_FAST_SYNC_LEN     1
#define GP_WB_ES_TRIGGER_FAST_SYNC_MASK    0x20
#define GP_WB_ES_TRIGGER_FAST_SYNC_LSB     5

#define GP_WB_ES_TRIGGER_OSCILLATOR_BENCHMARK_ADDRESS 0x582
#define GP_WB_ES_TRIGGER_OSCILLATOR_BENCHMARK_LEN     1
#define GP_WB_ES_TRIGGER_OSCILLATOR_BENCHMARK_MASK    0x40
#define GP_WB_ES_TRIGGER_OSCILLATOR_BENCHMARK_LSB     6

#define GP_WB_ES_APPLY_STARTUP_SYMBOL_TIME_ADDRESS 0x582
#define GP_WB_ES_APPLY_STARTUP_SYMBOL_TIME_LEN     1
#define GP_WB_ES_APPLY_STARTUP_SYMBOL_TIME_MASK    0x80
#define GP_WB_ES_APPLY_STARTUP_SYMBOL_TIME_LSB     7

#define GP_WB_ES_APPLY_EXTERNAL_SIMPLE_CALIBRATION_BUSY_ADDRESS 0x583
#define GP_WB_ES_APPLY_EXTERNAL_SIMPLE_CALIBRATION_BUSY_LEN     1
#define GP_WB_ES_APPLY_EXTERNAL_SIMPLE_CALIBRATION_BUSY_MASK    0x01
#define GP_WB_ES_APPLY_EXTERNAL_SIMPLE_CALIBRATION_BUSY_LSB     0

#define GP_WB_ES_APPLY_EXTERNAL_ADVANCED_CALIBRATION_BUSY_ADDRESS 0x583
#define GP_WB_ES_APPLY_EXTERNAL_ADVANCED_CALIBRATION_BUSY_LEN     1
#define GP_WB_ES_APPLY_EXTERNAL_ADVANCED_CALIBRATION_BUSY_MASK    0x02
#define GP_WB_ES_APPLY_EXTERNAL_ADVANCED_CALIBRATION_BUSY_LSB     1

#define GP_WB_ES_APPLY_EXTERNAL_ZERO_CALIBRATION_BUSY_ADDRESS 0x583
#define GP_WB_ES_APPLY_EXTERNAL_ZERO_CALIBRATION_BUSY_LEN     1
#define GP_WB_ES_APPLY_EXTERNAL_ZERO_CALIBRATION_BUSY_MASK    0x04
#define GP_WB_ES_APPLY_EXTERNAL_ZERO_CALIBRATION_BUSY_LSB     2

#define GP_WB_ES_SYMBOL_COUNTER_UPDATED_SINCE_LAST_CALIBRATION_ADDRESS 0x583
#define GP_WB_ES_SYMBOL_COUNTER_UPDATED_SINCE_LAST_CALIBRATION_LEN     1
#define GP_WB_ES_SYMBOL_COUNTER_UPDATED_SINCE_LAST_CALIBRATION_MASK    0x08
#define GP_WB_ES_SYMBOL_COUNTER_UPDATED_SINCE_LAST_CALIBRATION_LSB     3

#define GP_WB_ES_RECONVERSION_BUSY_ADDRESS 0x583
#define GP_WB_ES_RECONVERSION_BUSY_LEN     1
#define GP_WB_ES_RECONVERSION_BUSY_MASK    0x10
#define GP_WB_ES_RECONVERSION_BUSY_LSB     4

#define GP_WB_ES_INIT_TIME_REFERENCE_BUSY_ADDRESS 0x583
#define GP_WB_ES_INIT_TIME_REFERENCE_BUSY_LEN     1
#define GP_WB_ES_INIT_TIME_REFERENCE_BUSY_MASK    0x20
#define GP_WB_ES_INIT_TIME_REFERENCE_BUSY_LSB     5

#define GP_WB_ES_FAST_SYNC_BUSY_ADDRESS 0x583
#define GP_WB_ES_FAST_SYNC_BUSY_LEN     1
#define GP_WB_ES_FAST_SYNC_BUSY_MASK    0x40
#define GP_WB_ES_FAST_SYNC_BUSY_LSB     6

#define GP_WB_ES_OSCILLATOR_BENCHMARK_FIRST_EDGE_SEEN_ADDRESS 0x584
#define GP_WB_ES_OSCILLATOR_BENCHMARK_FIRST_EDGE_SEEN_LEN     1
#define GP_WB_ES_OSCILLATOR_BENCHMARK_FIRST_EDGE_SEEN_MASK    0x01
#define GP_WB_ES_OSCILLATOR_BENCHMARK_FIRST_EDGE_SEEN_LSB     0

#define GP_WB_ES_OSCILLATOR_BENCHMARK_SECOND_EDGE_SEEN_ADDRESS 0x584
#define GP_WB_ES_OSCILLATOR_BENCHMARK_SECOND_EDGE_SEEN_LEN     1
#define GP_WB_ES_OSCILLATOR_BENCHMARK_SECOND_EDGE_SEEN_MASK    0x02
#define GP_WB_ES_OSCILLATOR_BENCHMARK_SECOND_EDGE_SEEN_LSB     1

#define GP_WB_ES_AUTO_SAMPLED_SYMBOL_COUNTER_ADDRESS 0x586
#define GP_WB_ES_AUTO_SAMPLED_SYMBOL_COUNTER_LEN     4
#define GP_WB_ES_AUTO_SAMPLED_SYMBOL_COUNTER_MASK    0x7FFFFFFF
#define GP_WB_ES_AUTO_SAMPLED_SYMBOL_COUNTER_LSB     0

#define GP_WB_ES_BINARY_GRAY_COUNTER_ADDRESS 0x58A
#define GP_WB_ES_BINARY_GRAY_COUNTER_LEN     4
#define GP_WB_ES_BINARY_GRAY_COUNTER_MASK    0xFFFFFFFF
#define GP_WB_ES_BINARY_GRAY_COUNTER_LSB     0

#define GP_WB_ES_SYMBOL_COUNTER_ADDRESS 0x58E
#define GP_WB_ES_SYMBOL_COUNTER_LEN     4
#define GP_WB_ES_SYMBOL_COUNTER_MASK    0x7FFFFFFF
#define GP_WB_ES_SYMBOL_COUNTER_LSB     0

#define GP_WB_ES_OSCILLATOR_BENCHMARK_COUNTER_ADDRESS 0x592
#define GP_WB_ES_OSCILLATOR_BENCHMARK_COUNTER_LEN     3
#define GP_WB_ES_OSCILLATOR_BENCHMARK_COUNTER_MASK    0xFFFFFF
#define GP_WB_ES_OSCILLATOR_BENCHMARK_COUNTER_LSB     0

#define GP_WB_ES_STARTUP_SYMBOL_TIME_ADDRESS 0x596
#define GP_WB_ES_STARTUP_SYMBOL_TIME_LEN     4
#define GP_WB_ES_STARTUP_SYMBOL_TIME_MASK    0x7FFFFFFF
#define GP_WB_ES_STARTUP_SYMBOL_TIME_LSB     0

#define GP_WB_ES_LONG_STARTUP_SYMBOL_TIME_ADDRESS 0x59A
#define GP_WB_ES_LONG_STARTUP_SYMBOL_TIME_LEN     4
#define GP_WB_ES_LONG_STARTUP_SYMBOL_TIME_MASK    0x7FFFFFFF
#define GP_WB_ES_LONG_STARTUP_SYMBOL_TIME_LSB     0

#define GP_WB_ES_BINARY_GRAY_COUNTER_REFERENCE_ADDRESS 0x59E
#define GP_WB_ES_BINARY_GRAY_COUNTER_REFERENCE_LEN     4
#define GP_WB_ES_BINARY_GRAY_COUNTER_REFERENCE_MASK    0xFFFFFFFF
#define GP_WB_ES_BINARY_GRAY_COUNTER_REFERENCE_LSB     0

#define GP_WB_ES_SYMBOL_COUNTER_REFERENCE_ADDRESS 0x5A2
#define GP_WB_ES_SYMBOL_COUNTER_REFERENCE_LEN     4
#define GP_WB_ES_SYMBOL_COUNTER_REFERENCE_MASK    0x7FFFFFFF
#define GP_WB_ES_SYMBOL_COUNTER_REFERENCE_LSB     0

#define GP_WB_ES_CALIBRATION_FACTOR_ADDRESS 0x5A6
#define GP_WB_ES_CALIBRATION_FACTOR_LEN     4
#define GP_WB_ES_CALIBRATION_FACTOR_MASK    0xFFFFFFFF
#define GP_WB_ES_CALIBRATION_FACTOR_LSB     0

#define GP_WB_ES_PHASE_COMPENSATION_ADDRESS 0x5AA
#define GP_WB_ES_PHASE_COMPENSATION_LEN     4
#define GP_WB_ES_PHASE_COMPENSATION_MASK    0x7FFFFFFF
#define GP_WB_ES_PHASE_COMPENSATION_LSB     0

#define GP_WB_ES_ENABLE_CLK_TIME_REFERENCE_BASE_A_BY_UC_ADDRESS 0x5AE
#define GP_WB_ES_ENABLE_CLK_TIME_REFERENCE_BASE_A_BY_UC_LEN     1
#define GP_WB_ES_ENABLE_CLK_TIME_REFERENCE_BASE_A_BY_UC_MASK    0x01
#define GP_WB_ES_ENABLE_CLK_TIME_REFERENCE_BASE_A_BY_UC_LSB     0

#define GP_WB_ES_ENABLE_CLK_TIME_REFERENCE_BASE_B_BY_UC_ADDRESS 0x5AE
#define GP_WB_ES_ENABLE_CLK_TIME_REFERENCE_BASE_B_BY_UC_LEN     1
#define GP_WB_ES_ENABLE_CLK_TIME_REFERENCE_BASE_B_BY_UC_MASK    0x02
#define GP_WB_ES_ENABLE_CLK_TIME_REFERENCE_BASE_B_BY_UC_LSB     1

#define GP_WB_ES_ENABLE_CLK_TIME_REFERENCE_IO_BY_UC_ADDRESS 0x5AE
#define GP_WB_ES_ENABLE_CLK_TIME_REFERENCE_IO_BY_UC_LEN     1
#define GP_WB_ES_ENABLE_CLK_TIME_REFERENCE_IO_BY_UC_MASK    0x04
#define GP_WB_ES_ENABLE_CLK_TIME_REFERENCE_IO_BY_UC_LSB     2

#define GP_WB_ES_ENABLE_CLK_TIME_REFERENCE_OSCILLATOR_BENCHMARK_BY_UC_ADDRESS 0x5AE
#define GP_WB_ES_ENABLE_CLK_TIME_REFERENCE_OSCILLATOR_BENCHMARK_BY_UC_LEN     1
#define GP_WB_ES_ENABLE_CLK_TIME_REFERENCE_OSCILLATOR_BENCHMARK_BY_UC_MASK    0x08
#define GP_WB_ES_ENABLE_CLK_TIME_REFERENCE_OSCILLATOR_BENCHMARK_BY_UC_LSB     3

#define GP_WB_ES_VALID_EVENTS_ADDRESS 0x5B0
#define GP_WB_ES_VALID_EVENTS_LEN     2
#define GP_WB_ES_VALID_EVENTS_MASK    0xFFFF
#define GP_WB_ES_VALID_EVENTS_LSB     0

#define GP_WB_ES_BUFFER_TIME_ADDRESS 0x5B2
#define GP_WB_ES_BUFFER_TIME_LEN     2
#define GP_WB_ES_BUFFER_TIME_MASK    0xFFFF
#define GP_WB_ES_BUFFER_TIME_LSB     0

#define GP_WB_ES_PRIORITY_TIME_ADDRESS 0x5B4
#define GP_WB_ES_PRIORITY_TIME_LEN     2
#define GP_WB_ES_PRIORITY_TIME_MASK    0xFFFF
#define GP_WB_ES_PRIORITY_TIME_LSB     0

#define GP_WB_ES_GUARD_TIME_SEL_ADDRESS 0x5B6
#define GP_WB_ES_GUARD_TIME_SEL_LEN     1
#define GP_WB_ES_GUARD_TIME_SEL_MASK    0x1F
#define GP_WB_ES_GUARD_TIME_SEL_LSB     0

#define GP_WB_ES_OVERWRITE_EXECUTION_TIME_ON_FINAL_EXECUTION_ADDRESS 0x5B7
#define GP_WB_ES_OVERWRITE_EXECUTION_TIME_ON_FINAL_EXECUTION_LEN     1
#define GP_WB_ES_OVERWRITE_EXECUTION_TIME_ON_FINAL_EXECUTION_MASK    0x01
#define GP_WB_ES_OVERWRITE_EXECUTION_TIME_ON_FINAL_EXECUTION_LSB     0

#define GP_WB_ES_RELATIVE_EVENT_FREEZE_COUNTDOWN_ADDRESS 0x5B7
#define GP_WB_ES_RELATIVE_EVENT_FREEZE_COUNTDOWN_LEN     1
#define GP_WB_ES_RELATIVE_EVENT_FREEZE_COUNTDOWN_MASK    0x02
#define GP_WB_ES_RELATIVE_EVENT_FREEZE_COUNTDOWN_LSB     1

#define GP_WB_ES_EXTERNAL_EVENT_VALID_ADDRESS 0x5B7
#define GP_WB_ES_EXTERNAL_EVENT_VALID_LEN     1
#define GP_WB_ES_EXTERNAL_EVENT_VALID_MASK    0x04
#define GP_WB_ES_EXTERNAL_EVENT_VALID_LSB     2

#define GP_WB_ES_EXTERNAL_EVENT_TYPE_TO_BE_EXECUTED_ADDRESS 0x5B8
#define GP_WB_ES_EXTERNAL_EVENT_TYPE_TO_BE_EXECUTED_LEN     1
#define GP_WB_ES_EXTERNAL_EVENT_TYPE_TO_BE_EXECUTED_MASK    0xFF
#define GP_WB_ES_EXTERNAL_EVENT_TYPE_TO_BE_EXECUTED_LSB     0

#define GP_WB_ES_EXTERNAL_EVENT_CUSTOM_DATA_ADDRESS 0x5BA
#define GP_WB_ES_EXTERNAL_EVENT_CUSTOM_DATA_LEN     2
#define GP_WB_ES_EXTERNAL_EVENT_CUSTOM_DATA_MASK    0xFFFF
#define GP_WB_ES_EXTERNAL_EVENT_CUSTOM_DATA_LSB     0

#define GP_WB_ES_REEVALUATE_EVENTS_ADDRESS 0x5BC
#define GP_WB_ES_REEVALUATE_EVENTS_LEN     1
#define GP_WB_ES_REEVALUATE_EVENTS_MASK    0x01
#define GP_WB_ES_REEVALUATE_EVENTS_LSB     0

#define GP_WB_ES_RELATIVE_EVENT_EXECUTE_ADDRESS 0x5BC
#define GP_WB_ES_RELATIVE_EVENT_EXECUTE_LEN     1
#define GP_WB_ES_RELATIVE_EVENT_EXECUTE_MASK    0x02
#define GP_WB_ES_RELATIVE_EVENT_EXECUTE_LSB     1

#define GP_WB_ES_RELATIVE_EVENT_CANCEL_ADDRESS 0x5BC
#define GP_WB_ES_RELATIVE_EVENT_CANCEL_LEN     1
#define GP_WB_ES_RELATIVE_EVENT_CANCEL_MASK    0x04
#define GP_WB_ES_RELATIVE_EVENT_CANCEL_LSB     2

#define GP_WB_ES_RELATIVE_EVENT_TYPE_TO_BE_EXECUTED_ADDRESS 0x5BD
#define GP_WB_ES_RELATIVE_EVENT_TYPE_TO_BE_EXECUTED_LEN     1
#define GP_WB_ES_RELATIVE_EVENT_TYPE_TO_BE_EXECUTED_MASK    0xFF
#define GP_WB_ES_RELATIVE_EVENT_TYPE_TO_BE_EXECUTED_LSB     0

#define GP_WB_ES_RELATIVE_EVENT_CUSTOM_DATA_ADDRESS 0x5BE
#define GP_WB_ES_RELATIVE_EVENT_CUSTOM_DATA_LEN     2
#define GP_WB_ES_RELATIVE_EVENT_CUSTOM_DATA_MASK    0xFFFF
#define GP_WB_ES_RELATIVE_EVENT_CUSTOM_DATA_LSB     0

#define GP_WB_ES_RELATIVE_EVENT_TIME_DELAY_ADDRESS 0x5C0
#define GP_WB_ES_RELATIVE_EVENT_TIME_DELAY_LEN     1
#define GP_WB_ES_RELATIVE_EVENT_TIME_DELAY_MASK    0x7F
#define GP_WB_ES_RELATIVE_EVENT_TIME_DELAY_LSB     0

#define GP_WB_ES_RELATIVE_EVENT_COUNTDOWN_ADDRESS 0x5C1
#define GP_WB_ES_RELATIVE_EVENT_COUNTDOWN_LEN     1
#define GP_WB_ES_RELATIVE_EVENT_COUNTDOWN_MASK    0x7F
#define GP_WB_ES_RELATIVE_EVENT_COUNTDOWN_LSB     0

#define GP_WB_ES_RELATIVE_EVENT_PENDING_ADDRESS 0x5C1
#define GP_WB_ES_RELATIVE_EVENT_PENDING_LEN     1
#define GP_WB_ES_RELATIVE_EVENT_PENDING_MASK    0x80
#define GP_WB_ES_RELATIVE_EVENT_PENDING_LSB     7

#define GP_WB_ES_DITHER_SEED_ADDRESS 0x5C2
#define GP_WB_ES_DITHER_SEED_LEN     2
#define GP_WB_ES_DITHER_SEED_MASK    0xFFFF
#define GP_WB_ES_DITHER_SEED_LSB     0

#define GP_WB_ES_DITHER_BACKOFF_EXPONENT_MASK_ADDRESS 0x5C4
#define GP_WB_ES_DITHER_BACKOFF_EXPONENT_MASK_LEN     1
#define GP_WB_ES_DITHER_BACKOFF_EXPONENT_MASK_MASK    0xFF
#define GP_WB_ES_DITHER_BACKOFF_EXPONENT_MASK_LSB     0

#define GP_WB_ES_CURRENT_EVENT_NUMBER_ADDRESS 0x5C5
#define GP_WB_ES_CURRENT_EVENT_NUMBER_LEN     1
#define GP_WB_ES_CURRENT_EVENT_NUMBER_MASK    0x0F
#define GP_WB_ES_CURRENT_EVENT_NUMBER_LSB     0

#define GP_WB_ES_CURRENT_EVENT_PENDING_ADDRESS 0x5C5
#define GP_WB_ES_CURRENT_EVENT_PENDING_LEN     1
#define GP_WB_ES_CURRENT_EVENT_PENDING_MASK    0x10
#define GP_WB_ES_CURRENT_EVENT_PENDING_LSB     4

#define GP_WB_ES_CURRENT_EVENT_BEING_EXECUTED_ADDRESS 0x5C5
#define GP_WB_ES_CURRENT_EVENT_BEING_EXECUTED_LEN     1
#define GP_WB_ES_CURRENT_EVENT_BEING_EXECUTED_MASK    0x20
#define GP_WB_ES_CURRENT_EVENT_BEING_EXECUTED_LSB     5

#define GP_WB_ES_NEXT_EVENT_SEARCH_BUSY_ADDRESS 0x5C5
#define GP_WB_ES_NEXT_EVENT_SEARCH_BUSY_LEN     1
#define GP_WB_ES_NEXT_EVENT_SEARCH_BUSY_MASK    0x40
#define GP_WB_ES_NEXT_EVENT_SEARCH_BUSY_LSB     6

#define GP_WB_ES_ENABLE_CLK_EVENT_HANDLER_BASE_A_BY_UC_ADDRESS 0x5C6
#define GP_WB_ES_ENABLE_CLK_EVENT_HANDLER_BASE_A_BY_UC_LEN     1
#define GP_WB_ES_ENABLE_CLK_EVENT_HANDLER_BASE_A_BY_UC_MASK    0x01
#define GP_WB_ES_ENABLE_CLK_EVENT_HANDLER_BASE_A_BY_UC_LSB     0

#define GP_WB_ES_ENABLE_CLK_EVENT_HANDLER_BASE_B_BY_UC_ADDRESS 0x5C6
#define GP_WB_ES_ENABLE_CLK_EVENT_HANDLER_BASE_B_BY_UC_LEN     1
#define GP_WB_ES_ENABLE_CLK_EVENT_HANDLER_BASE_B_BY_UC_MASK    0x02
#define GP_WB_ES_ENABLE_CLK_EVENT_HANDLER_BASE_B_BY_UC_LSB     1

#define GP_WB_ES_ENABLE_CLK_EVENT_HANDLER_EXTERNAL_EVENT_BY_UC_ADDRESS 0x5C6
#define GP_WB_ES_ENABLE_CLK_EVENT_HANDLER_EXTERNAL_EVENT_BY_UC_LEN     1
#define GP_WB_ES_ENABLE_CLK_EVENT_HANDLER_EXTERNAL_EVENT_BY_UC_MASK    0x04
#define GP_WB_ES_ENABLE_CLK_EVENT_HANDLER_EXTERNAL_EVENT_BY_UC_LSB     2

#define GP_WB_ES_UNMASKED_SYMBOL_COUNTER_VALID_INTERRUPT_ADDRESS 0x5C7
#define GP_WB_ES_UNMASKED_SYMBOL_COUNTER_VALID_INTERRUPT_LEN     1
#define GP_WB_ES_UNMASKED_SYMBOL_COUNTER_VALID_INTERRUPT_MASK    0x01
#define GP_WB_ES_UNMASKED_SYMBOL_COUNTER_VALID_INTERRUPT_LSB     0

#define GP_WB_ES_CLR_SYMBOL_COUNTER_VALID_INTERRUPT_ADDRESS 0x5C8
#define GP_WB_ES_CLR_SYMBOL_COUNTER_VALID_INTERRUPT_LEN     1
#define GP_WB_ES_CLR_SYMBOL_COUNTER_VALID_INTERRUPT_MASK    0x01
#define GP_WB_ES_CLR_SYMBOL_COUNTER_VALID_INTERRUPT_LSB     0

#define GP_WB_ES_UNMASKED_EVENT_INTERRUPTS_ADDRESS 0x5CA
#define GP_WB_ES_UNMASKED_EVENT_INTERRUPTS_LEN     2
#define GP_WB_ES_UNMASKED_EVENT_INTERRUPTS_MASK    0xFFFF
#define GP_WB_ES_UNMASKED_EVENT_INTERRUPTS_LSB     0

#define GP_WB_ES_CLR_EVENT_INTERRUPTS_ADDRESS 0x5CC
#define GP_WB_ES_CLR_EVENT_INTERRUPTS_LEN     2
#define GP_WB_ES_CLR_EVENT_INTERRUPTS_MASK    0xFFFF
#define GP_WB_ES_CLR_EVENT_INTERRUPTS_LSB     0

#define GP_WB_ES_UNMASKED_RELATIVE_EVENT_INTERRUPT_ADDRESS 0x5CE
#define GP_WB_ES_UNMASKED_RELATIVE_EVENT_INTERRUPT_LEN     1
#define GP_WB_ES_UNMASKED_RELATIVE_EVENT_INTERRUPT_MASK    0x01
#define GP_WB_ES_UNMASKED_RELATIVE_EVENT_INTERRUPT_LSB     0

#define GP_WB_ES_UNMASKED_EXTERNAL_EVENT_INTERRUPT_ADDRESS 0x5CE
#define GP_WB_ES_UNMASKED_EXTERNAL_EVENT_INTERRUPT_LEN     1
#define GP_WB_ES_UNMASKED_EXTERNAL_EVENT_INTERRUPT_MASK    0x02
#define GP_WB_ES_UNMASKED_EXTERNAL_EVENT_INTERRUPT_LSB     1

#define GP_WB_ES_CLR_RELATIVE_EVENT_INTERRUPT_ADDRESS 0x5CF
#define GP_WB_ES_CLR_RELATIVE_EVENT_INTERRUPT_LEN     1
#define GP_WB_ES_CLR_RELATIVE_EVENT_INTERRUPT_MASK    0x01
#define GP_WB_ES_CLR_RELATIVE_EVENT_INTERRUPT_LSB     0

#define GP_WB_ES_CLR_EXTERNAL_EVENT_INTERRUPT_ADDRESS 0x5CF
#define GP_WB_ES_CLR_EXTERNAL_EVENT_INTERRUPT_LEN     1
#define GP_WB_ES_CLR_EXTERNAL_EVENT_INTERRUPT_MASK    0x02
#define GP_WB_ES_CLR_EXTERNAL_EVENT_INTERRUPT_LSB     1

#define GP_WB_ES_RETENTION_UNMASKED_SYMBOL_COUNTER_VALID_INTERRUPT_ADDRESS 0x5D0
#define GP_WB_ES_RETENTION_UNMASKED_SYMBOL_COUNTER_VALID_INTERRUPT_LEN     1
#define GP_WB_ES_RETENTION_UNMASKED_SYMBOL_COUNTER_VALID_INTERRUPT_MASK    0x01
#define GP_WB_ES_RETENTION_UNMASKED_SYMBOL_COUNTER_VALID_INTERRUPT_LSB     0

#define GP_WB_ES_RETENTION_UNMASKED_RELATIVE_EVENT_INTERRUPT_ADDRESS 0x5D1
#define GP_WB_ES_RETENTION_UNMASKED_RELATIVE_EVENT_INTERRUPT_LEN     1
#define GP_WB_ES_RETENTION_UNMASKED_RELATIVE_EVENT_INTERRUPT_MASK    0x01
#define GP_WB_ES_RETENTION_UNMASKED_RELATIVE_EVENT_INTERRUPT_LSB     0

#define GP_WB_ES_RETENTION_UNMASKED_EXTERNAL_EVENT_INTERRUPT_ADDRESS 0x5D1
#define GP_WB_ES_RETENTION_UNMASKED_EXTERNAL_EVENT_INTERRUPT_LEN     1
#define GP_WB_ES_RETENTION_UNMASKED_EXTERNAL_EVENT_INTERRUPT_MASK    0x02
#define GP_WB_ES_RETENTION_UNMASKED_EXTERNAL_EVENT_INTERRUPT_LSB     1

#define GP_WB_ES_RETENTION_UNMASKED_EVENT_INTERRUPTS_ADDRESS 0x5D2
#define GP_WB_ES_RETENTION_UNMASKED_EVENT_INTERRUPTS_LEN     2
#define GP_WB_ES_RETENTION_UNMASKED_EVENT_INTERRUPTS_MASK    0xFFFF
#define GP_WB_ES_RETENTION_UNMASKED_EVENT_INTERRUPTS_LSB     0

/***************************
 * layout: pmud
 ***************************/
#define GP_WB_PMUD_STBY_MODE_ADDRESS 0x600
#define GP_WB_PMUD_STBY_MODE_LEN     1
#define GP_WB_PMUD_STBY_MODE_MASK    0x03
#define GP_WB_PMUD_STBY_MODE_LSB     0

#define GP_WB_PMUD_XOSC_RDY_OVERRIDE_ADDRESS 0x600
#define GP_WB_PMUD_XOSC_RDY_OVERRIDE_LEN     1
#define GP_WB_PMUD_XOSC_RDY_OVERRIDE_MASK    0x04
#define GP_WB_PMUD_XOSC_RDY_OVERRIDE_LSB     2

#define GP_WB_PMUD_VDDDIG_RDY_OVERRIDE_ADDRESS 0x600
#define GP_WB_PMUD_VDDDIG_RDY_OVERRIDE_LEN     1
#define GP_WB_PMUD_VDDDIG_RDY_OVERRIDE_MASK    0x08
#define GP_WB_PMUD_VDDDIG_RDY_OVERRIDE_LSB     3

#define GP_WB_PMUD_DISABLE_VMT_ST_ADDRESS 0x600
#define GP_WB_PMUD_DISABLE_VMT_ST_LEN     1
#define GP_WB_PMUD_DISABLE_VMT_ST_MASK    0x10
#define GP_WB_PMUD_DISABLE_VMT_ST_LSB     4

#define GP_WB_PMUD_DISABLE_VDDB_CUTOFF_ADDRESS 0x600
#define GP_WB_PMUD_DISABLE_VDDB_CUTOFF_LEN     1
#define GP_WB_PMUD_DISABLE_VDDB_CUTOFF_MASK    0x20
#define GP_WB_PMUD_DISABLE_VDDB_CUTOFF_LSB     5

#define GP_WB_PMUD_VMT_DIS_ADDRESS 0x600
#define GP_WB_PMUD_VMT_DIS_LEN     1
#define GP_WB_PMUD_VMT_DIS_MASK    0x40
#define GP_WB_PMUD_VMT_DIS_LSB     6

#define GP_WB_PMUD_VMT_THROTTLE_ADDRESS 0x600
#define GP_WB_PMUD_VMT_THROTTLE_LEN     1
#define GP_WB_PMUD_VMT_THROTTLE_MASK    0x80
#define GP_WB_PMUD_VMT_THROTTLE_LSB     7

#define GP_WB_PMUD_VDDRAM_SEL_ADDRESS 0x601
#define GP_WB_PMUD_VDDRAM_SEL_LEN     1
#define GP_WB_PMUD_VDDRAM_SEL_MASK    0x0F
#define GP_WB_PMUD_VDDRAM_SEL_LSB     0

#define GP_WB_PMUD_RAM_BLOCK_REMAP_ENTRY_0_ADDRESS 0x602
#define GP_WB_PMUD_RAM_BLOCK_REMAP_ENTRY_0_LEN     1
#define GP_WB_PMUD_RAM_BLOCK_REMAP_ENTRY_0_MASK    0x03
#define GP_WB_PMUD_RAM_BLOCK_REMAP_ENTRY_0_LSB     0

#define GP_WB_PMUD_RAM_BLOCK_REMAP_ENTRY_1_ADDRESS 0x602
#define GP_WB_PMUD_RAM_BLOCK_REMAP_ENTRY_1_LEN     1
#define GP_WB_PMUD_RAM_BLOCK_REMAP_ENTRY_1_MASK    0x0C
#define GP_WB_PMUD_RAM_BLOCK_REMAP_ENTRY_1_LSB     2

#define GP_WB_PMUD_RAM_BLOCK_REMAP_ENTRY_2_ADDRESS 0x602
#define GP_WB_PMUD_RAM_BLOCK_REMAP_ENTRY_2_LEN     1
#define GP_WB_PMUD_RAM_BLOCK_REMAP_ENTRY_2_MASK    0x30
#define GP_WB_PMUD_RAM_BLOCK_REMAP_ENTRY_2_LSB     4

#define GP_WB_PMUD_RAM_BLOCK_REMAP_ENTRY_3_ADDRESS 0x602
#define GP_WB_PMUD_RAM_BLOCK_REMAP_ENTRY_3_LEN     1
#define GP_WB_PMUD_RAM_BLOCK_REMAP_ENTRY_3_MASK    0xC0
#define GP_WB_PMUD_RAM_BLOCK_REMAP_ENTRY_3_LSB     6

#define GP_WB_PMUD_LOCK_RAM_BLOCK_REMAP_ENTRIES_ADDRESS 0x603
#define GP_WB_PMUD_LOCK_RAM_BLOCK_REMAP_ENTRIES_LEN     1
#define GP_WB_PMUD_LOCK_RAM_BLOCK_REMAP_ENTRIES_MASK    0x01
#define GP_WB_PMUD_LOCK_RAM_BLOCK_REMAP_ENTRIES_LSB     0

#define GP_WB_PMUD_GPIO_FUNCTION_ENABLE_ADDRESS 0x604
#define GP_WB_PMUD_GPIO_FUNCTION_ENABLE_LEN     1
#define GP_WB_PMUD_GPIO_FUNCTION_ENABLE_MASK    0x0001
#define GP_WB_PMUD_GPIO_FUNCTION_ENABLE_LSB     0

#define GP_WB_PMUD_GPIO_EV_DELAY_ADDRESS 0x604
#define GP_WB_PMUD_GPIO_EV_DELAY_LEN     1
#define GP_WB_PMUD_GPIO_EV_DELAY_MASK    0x0002
#define GP_WB_PMUD_GPIO_EV_DELAY_LSB     1

#define GP_WB_PMUD_GPIO_PULSE_PERIOD_ADDRESS 0x604
#define GP_WB_PMUD_GPIO_PULSE_PERIOD_LEN     1
#define GP_WB_PMUD_GPIO_PULSE_PERIOD_MASK    0x003C
#define GP_WB_PMUD_GPIO_PULSE_PERIOD_LSB     2

#define GP_WB_PMUD_GPIO_4_USE_LATCHED_DI_ADDRESS 0x604
#define GP_WB_PMUD_GPIO_4_USE_LATCHED_DI_LEN     1
#define GP_WB_PMUD_GPIO_4_USE_LATCHED_DI_MASK    0x0040
#define GP_WB_PMUD_GPIO_4_USE_LATCHED_DI_LSB     6

#define GP_WB_PMUD_GPIO_7_USE_LATCHED_DI_ADDRESS 0x604
#define GP_WB_PMUD_GPIO_7_USE_LATCHED_DI_LEN     1
#define GP_WB_PMUD_GPIO_7_USE_LATCHED_DI_MASK    0x0080
#define GP_WB_PMUD_GPIO_7_USE_LATCHED_DI_LSB     7

#define GP_WB_PMUD_GPIO_10_USE_LATCHED_DI_ADDRESS 0x604
#define GP_WB_PMUD_GPIO_10_USE_LATCHED_DI_LEN     1
#define GP_WB_PMUD_GPIO_10_USE_LATCHED_DI_MASK    0x0100
#define GP_WB_PMUD_GPIO_10_USE_LATCHED_DI_LSB     8

#define GP_WB_PMUD_WAKEUP_PIN_MODE_0_ADDRESS 0x606
#define GP_WB_PMUD_WAKEUP_PIN_MODE_0_LEN     1
#define GP_WB_PMUD_WAKEUP_PIN_MODE_0_MASK    0x000003
#define GP_WB_PMUD_WAKEUP_PIN_MODE_0_LSB     0

#define GP_WB_PMUD_WAKEUP_PIN_MODE_1_ADDRESS 0x606
#define GP_WB_PMUD_WAKEUP_PIN_MODE_1_LEN     1
#define GP_WB_PMUD_WAKEUP_PIN_MODE_1_MASK    0x00000C
#define GP_WB_PMUD_WAKEUP_PIN_MODE_1_LSB     2

#define GP_WB_PMUD_WAKEUP_PIN_MODE_2_ADDRESS 0x606
#define GP_WB_PMUD_WAKEUP_PIN_MODE_2_LEN     1
#define GP_WB_PMUD_WAKEUP_PIN_MODE_2_MASK    0x000030
#define GP_WB_PMUD_WAKEUP_PIN_MODE_2_LSB     4

#define GP_WB_PMUD_WAKEUP_PIN_MODE_3_ADDRESS 0x606
#define GP_WB_PMUD_WAKEUP_PIN_MODE_3_LEN     1
#define GP_WB_PMUD_WAKEUP_PIN_MODE_3_MASK    0x0000C0
#define GP_WB_PMUD_WAKEUP_PIN_MODE_3_LSB     6

#define GP_WB_PMUD_WAKEUP_PIN_MODE_4_ADDRESS 0x606
#define GP_WB_PMUD_WAKEUP_PIN_MODE_4_LEN     1
#define GP_WB_PMUD_WAKEUP_PIN_MODE_4_MASK    0x000300
#define GP_WB_PMUD_WAKEUP_PIN_MODE_4_LSB     8

#define GP_WB_PMUD_WAKEUP_PIN_MODE_5_ADDRESS 0x606
#define GP_WB_PMUD_WAKEUP_PIN_MODE_5_LEN     1
#define GP_WB_PMUD_WAKEUP_PIN_MODE_5_MASK    0x000C00
#define GP_WB_PMUD_WAKEUP_PIN_MODE_5_LSB     10

#define GP_WB_PMUD_WAKEUP_PIN_MODE_6_ADDRESS 0x606
#define GP_WB_PMUD_WAKEUP_PIN_MODE_6_LEN     1
#define GP_WB_PMUD_WAKEUP_PIN_MODE_6_MASK    0x003000
#define GP_WB_PMUD_WAKEUP_PIN_MODE_6_LSB     12

#define GP_WB_PMUD_WAKEUP_PIN_MODE_7_ADDRESS 0x606
#define GP_WB_PMUD_WAKEUP_PIN_MODE_7_LEN     1
#define GP_WB_PMUD_WAKEUP_PIN_MODE_7_MASK    0x00C000
#define GP_WB_PMUD_WAKEUP_PIN_MODE_7_LSB     14

#define GP_WB_PMUD_WAKEUP_PIN_MODE_8_ADDRESS 0x606
#define GP_WB_PMUD_WAKEUP_PIN_MODE_8_LEN     1
#define GP_WB_PMUD_WAKEUP_PIN_MODE_8_MASK    0x030000
#define GP_WB_PMUD_WAKEUP_PIN_MODE_8_LSB     16

#define GP_WB_PMUD_WAKEUP_PIN_MODE_9_ADDRESS 0x606
#define GP_WB_PMUD_WAKEUP_PIN_MODE_9_LEN     1
#define GP_WB_PMUD_WAKEUP_PIN_MODE_9_MASK    0x0C0000
#define GP_WB_PMUD_WAKEUP_PIN_MODE_9_LSB     18

#define GP_WB_PMUD_WAKEUP_PIN_MODE_10_ADDRESS 0x606
#define GP_WB_PMUD_WAKEUP_PIN_MODE_10_LEN     1
#define GP_WB_PMUD_WAKEUP_PIN_MODE_10_MASK    0x300000
#define GP_WB_PMUD_WAKEUP_PIN_MODE_10_LSB     20

#define GP_WB_PMUD_WAKEUP_PIN_MODE_11_ADDRESS 0x606
#define GP_WB_PMUD_WAKEUP_PIN_MODE_11_LEN     1
#define GP_WB_PMUD_WAKEUP_PIN_MODE_11_MASK    0xC00000
#define GP_WB_PMUD_WAKEUP_PIN_MODE_11_LSB     22

#define GP_WB_PMUD_SOFT_POR_ADDRESS 0x609
#define GP_WB_PMUD_SOFT_POR_LEN     1
#define GP_WB_PMUD_SOFT_POR_MASK    0x01
#define GP_WB_PMUD_SOFT_POR_LSB     0

#define GP_WB_PMUD_SOFT_POR_INVALID_RAM_MW_ADDRESS 0x609
#define GP_WB_PMUD_SOFT_POR_INVALID_RAM_MW_LEN     1
#define GP_WB_PMUD_SOFT_POR_INVALID_RAM_MW_MASK    0x02
#define GP_WB_PMUD_SOFT_POR_INVALID_RAM_MW_LSB     1

#define GP_WB_PMUD_SOFT_POR_INVALID_RAM_CRC_ADDRESS 0x609
#define GP_WB_PMUD_SOFT_POR_INVALID_RAM_CRC_LEN     1
#define GP_WB_PMUD_SOFT_POR_INVALID_RAM_CRC_MASK    0x04
#define GP_WB_PMUD_SOFT_POR_INVALID_RAM_CRC_LSB     2

#define GP_WB_PMUD_SOFT_POR_INVALID_FLASH_BL_CRC_ADDRESS 0x609
#define GP_WB_PMUD_SOFT_POR_INVALID_FLASH_BL_CRC_LEN     1
#define GP_WB_PMUD_SOFT_POR_INVALID_FLASH_BL_CRC_MASK    0x08
#define GP_WB_PMUD_SOFT_POR_INVALID_FLASH_BL_CRC_LSB     3

#define GP_WB_PMUD_SOFT_POR_BOOTLOADER_ADDRESS 0x609
#define GP_WB_PMUD_SOFT_POR_BOOTLOADER_LEN     1
#define GP_WB_PMUD_SOFT_POR_BOOTLOADER_MASK    0x10
#define GP_WB_PMUD_SOFT_POR_BOOTLOADER_LSB     4

#define GP_WB_PMUD_BG_TUNE_ADDRESS 0x60A
#define GP_WB_PMUD_BG_TUNE_LEN     1
#define GP_WB_PMUD_BG_TUNE_MASK    0x0F
#define GP_WB_PMUD_BG_TUNE_LSB     0

#define GP_WB_PMUD_VDDRET_TUNE_ADDRESS 0x60A
#define GP_WB_PMUD_VDDRET_TUNE_LEN     1
#define GP_WB_PMUD_VDDRET_TUNE_MASK    0xF0
#define GP_WB_PMUD_VDDRET_TUNE_LSB     4

#define GP_WB_PMUD_VDDDIG_TUNE_ADDRESS 0x60B
#define GP_WB_PMUD_VDDDIG_TUNE_LEN     1
#define GP_WB_PMUD_VDDDIG_TUNE_MASK    0x1F
#define GP_WB_PMUD_VDDDIG_TUNE_LSB     0

#define GP_WB_PMUD_VDDDIG_BLEED_ENA_ADDRESS 0x60B
#define GP_WB_PMUD_VDDDIG_BLEED_ENA_LEN     1
#define GP_WB_PMUD_VDDDIG_BLEED_ENA_MASK    0x20
#define GP_WB_PMUD_VDDDIG_BLEED_ENA_LSB     5

#define GP_WB_PMUD_XOSC_LEVEL_ADDRESS 0x60B
#define GP_WB_PMUD_XOSC_LEVEL_LEN     1
#define GP_WB_PMUD_XOSC_LEVEL_MASK    0xC0
#define GP_WB_PMUD_XOSC_LEVEL_LSB     6

#define GP_WB_PMUD_REFAMP1_TUNE_ADDRESS 0x60C
#define GP_WB_PMUD_REFAMP1_TUNE_LEN     1
#define GP_WB_PMUD_REFAMP1_TUNE_MASK    0x07
#define GP_WB_PMUD_REFAMP1_TUNE_LSB     0

#define GP_WB_PMUD_REFAMP2_TUNE_ADDRESS 0x60C
#define GP_WB_PMUD_REFAMP2_TUNE_LEN     1
#define GP_WB_PMUD_REFAMP2_TUNE_MASK    0x38
#define GP_WB_PMUD_REFAMP2_TUNE_LSB     3

#define GP_WB_PMUD_VMT_ADDRESS 0x60D
#define GP_WB_PMUD_VMT_LEN     1
#define GP_WB_PMUD_VMT_MASK    0x0F
#define GP_WB_PMUD_VMT_LSB     0

#define GP_WB_PMUD_RC8K_TUNE_ADDRESS 0x60E
#define GP_WB_PMUD_RC8K_TUNE_LEN     1
#define GP_WB_PMUD_RC8K_TUNE_MASK    0x1F
#define GP_WB_PMUD_RC8K_TUNE_LSB     0

#define GP_WB_PMUD_TEST_SEL_ADDRESS 0x60F
#define GP_WB_PMUD_TEST_SEL_LEN     1
#define GP_WB_PMUD_TEST_SEL_MASK    0x07
#define GP_WB_PMUD_TEST_SEL_LSB     0

#define GP_WB_PMUD_TEST_NOT_BUF_ENA_ADDRESS 0x60F
#define GP_WB_PMUD_TEST_NOT_BUF_ENA_LEN     1
#define GP_WB_PMUD_TEST_NOT_BUF_ENA_MASK    0x08
#define GP_WB_PMUD_TEST_NOT_BUF_ENA_LSB     3

#define GP_WB_PMUD_TEST_BUF_PUP_ADDRESS 0x60F
#define GP_WB_PMUD_TEST_BUF_PUP_LEN     1
#define GP_WB_PMUD_TEST_BUF_PUP_MASK    0x10
#define GP_WB_PMUD_TEST_BUF_PUP_LSB     4

#define GP_WB_PMUD_XOSC_AGC_OFF_ADDRESS 0x60F
#define GP_WB_PMUD_XOSC_AGC_OFF_LEN     1
#define GP_WB_PMUD_XOSC_AGC_OFF_MASK    0x20
#define GP_WB_PMUD_XOSC_AGC_OFF_LSB     5

#define GP_WB_PMUD_XOSC_DISABLE_PUP_ADDRESS 0x60F
#define GP_WB_PMUD_XOSC_DISABLE_PUP_LEN     1
#define GP_WB_PMUD_XOSC_DISABLE_PUP_MASK    0x40
#define GP_WB_PMUD_XOSC_DISABLE_PUP_LSB     6

#define GP_WB_PMUD_RINGOSC_ENA_ADDRESS 0x60F
#define GP_WB_PMUD_RINGOSC_ENA_LEN     1
#define GP_WB_PMUD_RINGOSC_ENA_MASK    0x80
#define GP_WB_PMUD_RINGOSC_ENA_LSB     7

#define GP_WB_PMUD_LPR_DEBUG_ADDRESS 0x610
#define GP_WB_PMUD_LPR_DEBUG_LEN     1
#define GP_WB_PMUD_LPR_DEBUG_MASK    0x03
#define GP_WB_PMUD_LPR_DEBUG_LSB     0

#define GP_WB_PMUD_RINGOSC_HS_ADDRESS 0x610
#define GP_WB_PMUD_RINGOSC_HS_LEN     1
#define GP_WB_PMUD_RINGOSC_HS_MASK    0x04
#define GP_WB_PMUD_RINGOSC_HS_LSB     2

#define GP_WB_PMUD_TEST_BLOCK_LNA_ENA_ADDRESS 0x612
#define GP_WB_PMUD_TEST_BLOCK_LNA_ENA_LEN     1
#define GP_WB_PMUD_TEST_BLOCK_LNA_ENA_MASK    0x0003
#define GP_WB_PMUD_TEST_BLOCK_LNA_ENA_LSB     0

#define GP_WB_PMUD_TEST_BLOCK_BPF_ENA_ADDRESS 0x612
#define GP_WB_PMUD_TEST_BLOCK_BPF_ENA_LEN     1
#define GP_WB_PMUD_TEST_BLOCK_BPF_ENA_MASK    0x000C
#define GP_WB_PMUD_TEST_BLOCK_BPF_ENA_LSB     2

#define GP_WB_PMUD_TEST_BLOCK_LIMITER_ENA_ADDRESS 0x612
#define GP_WB_PMUD_TEST_BLOCK_LIMITER_ENA_LEN     1
#define GP_WB_PMUD_TEST_BLOCK_LIMITER_ENA_MASK    0x0030
#define GP_WB_PMUD_TEST_BLOCK_LIMITER_ENA_LSB     4

#define GP_WB_PMUD_TEST_BLOCK_FLL_TOP_ENA_ADDRESS 0x612
#define GP_WB_PMUD_TEST_BLOCK_FLL_TOP_ENA_LEN     1
#define GP_WB_PMUD_TEST_BLOCK_FLL_TOP_ENA_MASK    0x00C0
#define GP_WB_PMUD_TEST_BLOCK_FLL_TOP_ENA_LSB     6

#define GP_WB_PMUD_TEST_BLOCK_TXMOD_ENA_ADDRESS 0x612
#define GP_WB_PMUD_TEST_BLOCK_TXMOD_ENA_LEN     1
#define GP_WB_PMUD_TEST_BLOCK_TXMOD_ENA_MASK    0x0300
#define GP_WB_PMUD_TEST_BLOCK_TXMOD_ENA_LSB     8

#define GP_WB_PMUD_TEST_BLOCK_BIAS_TOP_ENA_ADDRESS 0x612
#define GP_WB_PMUD_TEST_BLOCK_BIAS_TOP_ENA_LEN     1
#define GP_WB_PMUD_TEST_BLOCK_BIAS_TOP_ENA_MASK    0x0400
#define GP_WB_PMUD_TEST_BLOCK_BIAS_TOP_ENA_LSB     10

#define GP_WB_PMUD_TEST_BLOCK_PROCESS_MONITOR_ENA_ADDRESS 0x612
#define GP_WB_PMUD_TEST_BLOCK_PROCESS_MONITOR_ENA_LEN     1
#define GP_WB_PMUD_TEST_BLOCK_PROCESS_MONITOR_ENA_MASK    0x0800
#define GP_WB_PMUD_TEST_BLOCK_PROCESS_MONITOR_ENA_LSB     11

#define GP_WB_PMUD_TEST_BLOCK_PA_TOP_ENA_ADDRESS 0x612
#define GP_WB_PMUD_TEST_BLOCK_PA_TOP_ENA_LEN     1
#define GP_WB_PMUD_TEST_BLOCK_PA_TOP_ENA_MASK    0x1000
#define GP_WB_PMUD_TEST_BLOCK_PA_TOP_ENA_LSB     12

#define GP_WB_PMUD_TEST_BLOCK_ADC_ENA_ADDRESS 0x612
#define GP_WB_PMUD_TEST_BLOCK_ADC_ENA_LEN     1
#define GP_WB_PMUD_TEST_BLOCK_ADC_ENA_MASK    0x2000
#define GP_WB_PMUD_TEST_BLOCK_ADC_ENA_LSB     13

#define GP_WB_PMUD_TEST_BLOCK_PMUA_ENA_ADDRESS 0x612
#define GP_WB_PMUD_TEST_BLOCK_PMUA_ENA_LEN     1
#define GP_WB_PMUD_TEST_BLOCK_PMUA_ENA_MASK    0x4000
#define GP_WB_PMUD_TEST_BLOCK_PMUA_ENA_LSB     14

#define GP_WB_PMUD_TEST_BLOCK_RESERVED_ENA_ADDRESS 0x612
#define GP_WB_PMUD_TEST_BLOCK_RESERVED_ENA_LEN     1
#define GP_WB_PMUD_TEST_BLOCK_RESERVED_ENA_MASK    0x8000
#define GP_WB_PMUD_TEST_BLOCK_RESERVED_ENA_LSB     15

#define GP_WB_PMUD_SPARE_LVLUP_ADDRESS 0x614
#define GP_WB_PMUD_SPARE_LVLUP_LEN     1
#define GP_WB_PMUD_SPARE_LVLUP_MASK    0xFF
#define GP_WB_PMUD_SPARE_LVLUP_LSB     0

#define GP_WB_PMUD_POR_REASON_ADDRESS 0x615
#define GP_WB_PMUD_POR_REASON_LEN     1
#define GP_WB_PMUD_POR_REASON_MASK    0x0F
#define GP_WB_PMUD_POR_REASON_LSB     0

#define GP_WB_PMUD_VDDDIG_LDO_RDY_ADDRESS 0x615
#define GP_WB_PMUD_VDDDIG_LDO_RDY_LEN     1
#define GP_WB_PMUD_VDDDIG_LDO_RDY_MASK    0x10
#define GP_WB_PMUD_VDDDIG_LDO_RDY_LSB     4

#define GP_WB_PMUD_CLK_32M_RDY_ADDRESS 0x615
#define GP_WB_PMUD_CLK_32M_RDY_LEN     1
#define GP_WB_PMUD_CLK_32M_RDY_MASK    0x20
#define GP_WB_PMUD_CLK_32M_RDY_LSB     5

/***************************
 * layout: iob
 ***************************/
#define GP_WB_IOB_MCU_INTOUTN_PINMAP_ADDRESS 0x640
#define GP_WB_IOB_MCU_INTOUTN_PINMAP_LEN     1
#define GP_WB_IOB_MCU_INTOUTN_PINMAP_MASK    0x01
#define GP_WB_IOB_MCU_INTOUTN_PINMAP_LSB     0

#define GP_WB_IOB_MCU_CLK_PINMAP_ADDRESS 0x640
#define GP_WB_IOB_MCU_CLK_PINMAP_LEN     1
#define GP_WB_IOB_MCU_CLK_PINMAP_MASK    0x02
#define GP_WB_IOB_MCU_CLK_PINMAP_LSB     1

#define GP_WB_IOB_MCU_RSTN_PINMAP_ADDRESS 0x640
#define GP_WB_IOB_MCU_RSTN_PINMAP_LEN     1
#define GP_WB_IOB_MCU_RSTN_PINMAP_MASK    0x04
#define GP_WB_IOB_MCU_RSTN_PINMAP_LSB     2

#define GP_WB_IOB_FRING_PINMAP_ADDRESS 0x640
#define GP_WB_IOB_FRING_PINMAP_LEN     1
#define GP_WB_IOB_FRING_PINMAP_MASK    0x08
#define GP_WB_IOB_FRING_PINMAP_LSB     3

#define GP_WB_IOB_DIGITAL_TEST_BUS_FROM_ANA_PINMAP_ADDRESS 0x640
#define GP_WB_IOB_DIGITAL_TEST_BUS_FROM_ANA_PINMAP_LEN     1
#define GP_WB_IOB_DIGITAL_TEST_BUS_FROM_ANA_PINMAP_MASK    0x10
#define GP_WB_IOB_DIGITAL_TEST_BUS_FROM_ANA_PINMAP_LSB     4

#define GP_WB_IOB_ADC_DEBUG_PINMAP_ADDRESS 0x640
#define GP_WB_IOB_ADC_DEBUG_PINMAP_LEN     1
#define GP_WB_IOB_ADC_DEBUG_PINMAP_MASK    0x20
#define GP_WB_IOB_ADC_DEBUG_PINMAP_LSB     5

#define GP_WB_IOB_DBG0_SEL_ADDRESS 0x641
#define GP_WB_IOB_DBG0_SEL_LEN     1
#define GP_WB_IOB_DBG0_SEL_MASK    0xFF
#define GP_WB_IOB_DBG0_SEL_LSB     0

#define GP_WB_IOB_DBG1_SEL_ADDRESS 0x642
#define GP_WB_IOB_DBG1_SEL_LEN     1
#define GP_WB_IOB_DBG1_SEL_MASK    0xFF
#define GP_WB_IOB_DBG1_SEL_LSB     0

#define GP_WB_IOB_DBG2_SEL_ADDRESS 0x643
#define GP_WB_IOB_DBG2_SEL_LEN     1
#define GP_WB_IOB_DBG2_SEL_MASK    0xFF
#define GP_WB_IOB_DBG2_SEL_LSB     0

#define GP_WB_IOB_DBG3_SEL_ADDRESS 0x644
#define GP_WB_IOB_DBG3_SEL_LEN     1
#define GP_WB_IOB_DBG3_SEL_MASK    0xFF
#define GP_WB_IOB_DBG3_SEL_LSB     0

#define GP_WB_IOB_DBG4_SEL_ADDRESS 0x645
#define GP_WB_IOB_DBG4_SEL_LEN     1
#define GP_WB_IOB_DBG4_SEL_MASK    0xFF
#define GP_WB_IOB_DBG4_SEL_LSB     0

#define GP_WB_IOB_DBG5_SEL_ADDRESS 0x646
#define GP_WB_IOB_DBG5_SEL_LEN     1
#define GP_WB_IOB_DBG5_SEL_MASK    0xFF
#define GP_WB_IOB_DBG5_SEL_LSB     0

#define GP_WB_IOB_GPIO_DBG_EN_ADDRESS 0x647
#define GP_WB_IOB_GPIO_DBG_EN_LEN     1
#define GP_WB_IOB_GPIO_DBG_EN_MASK    0x3F
#define GP_WB_IOB_GPIO_DBG_EN_LSB     0

#define GP_WB_IOB_GPIO_0_CFG_ADDRESS 0x648
#define GP_WB_IOB_GPIO_0_CFG_LEN     1
#define GP_WB_IOB_GPIO_0_CFG_MASK    0x0000000000000003
#define GP_WB_IOB_GPIO_0_CFG_LSB     0

#define GP_WB_IOB_GPIO_1_CFG_ADDRESS 0x648
#define GP_WB_IOB_GPIO_1_CFG_LEN     1
#define GP_WB_IOB_GPIO_1_CFG_MASK    0x000000000000000C
#define GP_WB_IOB_GPIO_1_CFG_LSB     2

#define GP_WB_IOB_GPIO_2_CFG_ADDRESS 0x648
#define GP_WB_IOB_GPIO_2_CFG_LEN     1
#define GP_WB_IOB_GPIO_2_CFG_MASK    0x0000000000000030
#define GP_WB_IOB_GPIO_2_CFG_LSB     4

#define GP_WB_IOB_GPIO_3_CFG_ADDRESS 0x648
#define GP_WB_IOB_GPIO_3_CFG_LEN     1
#define GP_WB_IOB_GPIO_3_CFG_MASK    0x00000000000000C0
#define GP_WB_IOB_GPIO_3_CFG_LSB     6

#define GP_WB_IOB_GPIO_4_CFG_ADDRESS 0x648
#define GP_WB_IOB_GPIO_4_CFG_LEN     1
#define GP_WB_IOB_GPIO_4_CFG_MASK    0x0000000000000300
#define GP_WB_IOB_GPIO_4_CFG_LSB     8

#define GP_WB_IOB_GPIO_5_CFG_ADDRESS 0x648
#define GP_WB_IOB_GPIO_5_CFG_LEN     1
#define GP_WB_IOB_GPIO_5_CFG_MASK    0x0000000000000C00
#define GP_WB_IOB_GPIO_5_CFG_LSB     10

#define GP_WB_IOB_GPIO_6_CFG_ADDRESS 0x648
#define GP_WB_IOB_GPIO_6_CFG_LEN     1
#define GP_WB_IOB_GPIO_6_CFG_MASK    0x0000000000003000
#define GP_WB_IOB_GPIO_6_CFG_LSB     12

#define GP_WB_IOB_GPIO_7_CFG_ADDRESS 0x648
#define GP_WB_IOB_GPIO_7_CFG_LEN     1
#define GP_WB_IOB_GPIO_7_CFG_MASK    0x000000000000C000
#define GP_WB_IOB_GPIO_7_CFG_LSB     14

#define GP_WB_IOB_GPIO_8_CFG_ADDRESS 0x648
#define GP_WB_IOB_GPIO_8_CFG_LEN     1
#define GP_WB_IOB_GPIO_8_CFG_MASK    0x0000000000030000
#define GP_WB_IOB_GPIO_8_CFG_LSB     16

#define GP_WB_IOB_GPIO_9_CFG_ADDRESS 0x648
#define GP_WB_IOB_GPIO_9_CFG_LEN     1
#define GP_WB_IOB_GPIO_9_CFG_MASK    0x00000000000C0000
#define GP_WB_IOB_GPIO_9_CFG_LSB     18

#define GP_WB_IOB_GPIO_10_CFG_ADDRESS 0x648
#define GP_WB_IOB_GPIO_10_CFG_LEN     1
#define GP_WB_IOB_GPIO_10_CFG_MASK    0x0000000000300000
#define GP_WB_IOB_GPIO_10_CFG_LSB     20

#define GP_WB_IOB_GPIO_11_CFG_ADDRESS 0x648
#define GP_WB_IOB_GPIO_11_CFG_LEN     1
#define GP_WB_IOB_GPIO_11_CFG_MASK    0x0000000000C00000
#define GP_WB_IOB_GPIO_11_CFG_LSB     22

#define GP_WB_IOB_GPIO_12_CFG_ADDRESS 0x648
#define GP_WB_IOB_GPIO_12_CFG_LEN     1
#define GP_WB_IOB_GPIO_12_CFG_MASK    0x0000000003000000
#define GP_WB_IOB_GPIO_12_CFG_LSB     24

#define GP_WB_IOB_GPIO_13_CFG_ADDRESS 0x648
#define GP_WB_IOB_GPIO_13_CFG_LEN     1
#define GP_WB_IOB_GPIO_13_CFG_MASK    0x000000000C000000
#define GP_WB_IOB_GPIO_13_CFG_LSB     26

#define GP_WB_IOB_GPIO_14_CFG_ADDRESS 0x648
#define GP_WB_IOB_GPIO_14_CFG_LEN     1
#define GP_WB_IOB_GPIO_14_CFG_MASK    0x0000000030000000
#define GP_WB_IOB_GPIO_14_CFG_LSB     28

#define GP_WB_IOB_GPIO_15_CFG_ADDRESS 0x648
#define GP_WB_IOB_GPIO_15_CFG_LEN     1
#define GP_WB_IOB_GPIO_15_CFG_MASK    0x00000000C0000000
#define GP_WB_IOB_GPIO_15_CFG_LSB     30

#define GP_WB_IOB_GPIO_16_CFG_ADDRESS 0x648
#define GP_WB_IOB_GPIO_16_CFG_LEN     1
#define GP_WB_IOB_GPIO_16_CFG_MASK    0x0000000300000000
#define GP_WB_IOB_GPIO_16_CFG_LSB     32

#define GP_WB_IOB_GPIO_17_CFG_ADDRESS 0x648
#define GP_WB_IOB_GPIO_17_CFG_LEN     1
#define GP_WB_IOB_GPIO_17_CFG_MASK    0x0000000C00000000
#define GP_WB_IOB_GPIO_17_CFG_LSB     34

#define GP_WB_IOB_GPIO_18_CFG_ADDRESS 0x648
#define GP_WB_IOB_GPIO_18_CFG_LEN     1
#define GP_WB_IOB_GPIO_18_CFG_MASK    0x0000003000000000
#define GP_WB_IOB_GPIO_18_CFG_LSB     36

#define GP_WB_IOB_GPIO_19_CFG_ADDRESS 0x648
#define GP_WB_IOB_GPIO_19_CFG_LEN     1
#define GP_WB_IOB_GPIO_19_CFG_MASK    0x000000C000000000
#define GP_WB_IOB_GPIO_19_CFG_LSB     38

#define GP_WB_IOB_GPIO_20_CFG_ADDRESS 0x648
#define GP_WB_IOB_GPIO_20_CFG_LEN     1
#define GP_WB_IOB_GPIO_20_CFG_MASK    0x0000030000000000
#define GP_WB_IOB_GPIO_20_CFG_LSB     40

#define GP_WB_IOB_GPIO_21_CFG_ADDRESS 0x648
#define GP_WB_IOB_GPIO_21_CFG_LEN     1
#define GP_WB_IOB_GPIO_21_CFG_MASK    0x00000C0000000000
#define GP_WB_IOB_GPIO_21_CFG_LSB     42

#define GP_WB_IOB_GPIO_22_CFG_ADDRESS 0x648
#define GP_WB_IOB_GPIO_22_CFG_LEN     1
#define GP_WB_IOB_GPIO_22_CFG_MASK    0x0000300000000000
#define GP_WB_IOB_GPIO_22_CFG_LSB     44

#define GP_WB_IOB_GPIO_23_CFG_ADDRESS 0x648
#define GP_WB_IOB_GPIO_23_CFG_LEN     1
#define GP_WB_IOB_GPIO_23_CFG_MASK    0x0000C00000000000
#define GP_WB_IOB_GPIO_23_CFG_LSB     46

#define GP_WB_IOB_GPIO_24_CFG_ADDRESS 0x648
#define GP_WB_IOB_GPIO_24_CFG_LEN     1
#define GP_WB_IOB_GPIO_24_CFG_MASK    0x0003000000000000
#define GP_WB_IOB_GPIO_24_CFG_LSB     48

#define GP_WB_IOB_GPIO_25_CFG_ADDRESS 0x648
#define GP_WB_IOB_GPIO_25_CFG_LEN     1
#define GP_WB_IOB_GPIO_25_CFG_MASK    0x000C000000000000
#define GP_WB_IOB_GPIO_25_CFG_LSB     50

#define GP_WB_IOB_GPIO_26_CFG_ADDRESS 0x648
#define GP_WB_IOB_GPIO_26_CFG_LEN     1
#define GP_WB_IOB_GPIO_26_CFG_MASK    0x0030000000000000
#define GP_WB_IOB_GPIO_26_CFG_LSB     52

#define GP_WB_IOB_GPIO_27_CFG_ADDRESS 0x648
#define GP_WB_IOB_GPIO_27_CFG_LEN     1
#define GP_WB_IOB_GPIO_27_CFG_MASK    0x00C0000000000000
#define GP_WB_IOB_GPIO_27_CFG_LSB     54

#define GP_WB_IOB_GPIO_28_CFG_ADDRESS 0x648
#define GP_WB_IOB_GPIO_28_CFG_LEN     1
#define GP_WB_IOB_GPIO_28_CFG_MASK    0x0300000000000000
#define GP_WB_IOB_GPIO_28_CFG_LSB     56

#define GP_WB_IOB_GPIO_29_CFG_ADDRESS 0x648
#define GP_WB_IOB_GPIO_29_CFG_LEN     1
#define GP_WB_IOB_GPIO_29_CFG_MASK    0x0C00000000000000
#define GP_WB_IOB_GPIO_29_CFG_LSB     58

#define GP_WB_IOB_GPIO_0_3_SLEW_RATE_ADDRESS 0x650
#define GP_WB_IOB_GPIO_0_3_SLEW_RATE_LEN     1
#define GP_WB_IOB_GPIO_0_3_SLEW_RATE_MASK    0x00000001
#define GP_WB_IOB_GPIO_0_3_SLEW_RATE_LSB     0

#define GP_WB_IOB_GPIO_0_3_SCHMITT_TRIGGER_ADDRESS 0x650
#define GP_WB_IOB_GPIO_0_3_SCHMITT_TRIGGER_LEN     1
#define GP_WB_IOB_GPIO_0_3_SCHMITT_TRIGGER_MASK    0x00000002
#define GP_WB_IOB_GPIO_0_3_SCHMITT_TRIGGER_LSB     1

#define GP_WB_IOB_GPIO_0_3_DRIVE_STRENGTH_ADDRESS 0x650
#define GP_WB_IOB_GPIO_0_3_DRIVE_STRENGTH_LEN     1
#define GP_WB_IOB_GPIO_0_3_DRIVE_STRENGTH_MASK    0x0000000C
#define GP_WB_IOB_GPIO_0_3_DRIVE_STRENGTH_LSB     2

#define GP_WB_IOB_GPIO_4_7_SLEW_RATE_ADDRESS 0x650
#define GP_WB_IOB_GPIO_4_7_SLEW_RATE_LEN     1
#define GP_WB_IOB_GPIO_4_7_SLEW_RATE_MASK    0x00000010
#define GP_WB_IOB_GPIO_4_7_SLEW_RATE_LSB     4

#define GP_WB_IOB_GPIO_4_7_SCHMITT_TRIGGER_ADDRESS 0x650
#define GP_WB_IOB_GPIO_4_7_SCHMITT_TRIGGER_LEN     1
#define GP_WB_IOB_GPIO_4_7_SCHMITT_TRIGGER_MASK    0x00000020
#define GP_WB_IOB_GPIO_4_7_SCHMITT_TRIGGER_LSB     5

#define GP_WB_IOB_GPIO_4_7_DRIVE_STRENGTH_ADDRESS 0x650
#define GP_WB_IOB_GPIO_4_7_DRIVE_STRENGTH_LEN     1
#define GP_WB_IOB_GPIO_4_7_DRIVE_STRENGTH_MASK    0x000000C0
#define GP_WB_IOB_GPIO_4_7_DRIVE_STRENGTH_LSB     6

#define GP_WB_IOB_GPIO_8_11_SLEW_RATE_ADDRESS 0x650
#define GP_WB_IOB_GPIO_8_11_SLEW_RATE_LEN     1
#define GP_WB_IOB_GPIO_8_11_SLEW_RATE_MASK    0x00000100
#define GP_WB_IOB_GPIO_8_11_SLEW_RATE_LSB     8

#define GP_WB_IOB_GPIO_8_11_SCHMITT_TRIGGER_ADDRESS 0x650
#define GP_WB_IOB_GPIO_8_11_SCHMITT_TRIGGER_LEN     1
#define GP_WB_IOB_GPIO_8_11_SCHMITT_TRIGGER_MASK    0x00000200
#define GP_WB_IOB_GPIO_8_11_SCHMITT_TRIGGER_LSB     9

#define GP_WB_IOB_GPIO_8_11_DRIVE_STRENGTH_ADDRESS 0x650
#define GP_WB_IOB_GPIO_8_11_DRIVE_STRENGTH_LEN     1
#define GP_WB_IOB_GPIO_8_11_DRIVE_STRENGTH_MASK    0x00000C00
#define GP_WB_IOB_GPIO_8_11_DRIVE_STRENGTH_LSB     10

#define GP_WB_IOB_GPIO_12_15_SLEW_RATE_ADDRESS 0x650
#define GP_WB_IOB_GPIO_12_15_SLEW_RATE_LEN     1
#define GP_WB_IOB_GPIO_12_15_SLEW_RATE_MASK    0x00001000
#define GP_WB_IOB_GPIO_12_15_SLEW_RATE_LSB     12

#define GP_WB_IOB_GPIO_12_15_SCHMITT_TRIGGER_ADDRESS 0x650
#define GP_WB_IOB_GPIO_12_15_SCHMITT_TRIGGER_LEN     1
#define GP_WB_IOB_GPIO_12_15_SCHMITT_TRIGGER_MASK    0x00002000
#define GP_WB_IOB_GPIO_12_15_SCHMITT_TRIGGER_LSB     13

#define GP_WB_IOB_GPIO_12_15_DRIVE_STRENGTH_ADDRESS 0x650
#define GP_WB_IOB_GPIO_12_15_DRIVE_STRENGTH_LEN     1
#define GP_WB_IOB_GPIO_12_15_DRIVE_STRENGTH_MASK    0x0000C000
#define GP_WB_IOB_GPIO_12_15_DRIVE_STRENGTH_LSB     14

#define GP_WB_IOB_GPIO_16_19_SLEW_RATE_ADDRESS 0x650
#define GP_WB_IOB_GPIO_16_19_SLEW_RATE_LEN     1
#define GP_WB_IOB_GPIO_16_19_SLEW_RATE_MASK    0x00010000
#define GP_WB_IOB_GPIO_16_19_SLEW_RATE_LSB     16

#define GP_WB_IOB_GPIO_16_19_SCHMITT_TRIGGER_ADDRESS 0x650
#define GP_WB_IOB_GPIO_16_19_SCHMITT_TRIGGER_LEN     1
#define GP_WB_IOB_GPIO_16_19_SCHMITT_TRIGGER_MASK    0x00020000
#define GP_WB_IOB_GPIO_16_19_SCHMITT_TRIGGER_LSB     17

#define GP_WB_IOB_GPIO_16_19_DRIVE_STRENGTH_ADDRESS 0x650
#define GP_WB_IOB_GPIO_16_19_DRIVE_STRENGTH_LEN     1
#define GP_WB_IOB_GPIO_16_19_DRIVE_STRENGTH_MASK    0x000C0000
#define GP_WB_IOB_GPIO_16_19_DRIVE_STRENGTH_LSB     18

#define GP_WB_IOB_GPIO_20_23_SLEW_RATE_ADDRESS 0x650
#define GP_WB_IOB_GPIO_20_23_SLEW_RATE_LEN     1
#define GP_WB_IOB_GPIO_20_23_SLEW_RATE_MASK    0x00100000
#define GP_WB_IOB_GPIO_20_23_SLEW_RATE_LSB     20

#define GP_WB_IOB_GPIO_20_23_SCHMITT_TRIGGER_ADDRESS 0x650
#define GP_WB_IOB_GPIO_20_23_SCHMITT_TRIGGER_LEN     1
#define GP_WB_IOB_GPIO_20_23_SCHMITT_TRIGGER_MASK    0x00200000
#define GP_WB_IOB_GPIO_20_23_SCHMITT_TRIGGER_LSB     21

#define GP_WB_IOB_GPIO_20_23_DRIVE_STRENGTH_ADDRESS 0x650
#define GP_WB_IOB_GPIO_20_23_DRIVE_STRENGTH_LEN     1
#define GP_WB_IOB_GPIO_20_23_DRIVE_STRENGTH_MASK    0x00C00000
#define GP_WB_IOB_GPIO_20_23_DRIVE_STRENGTH_LSB     22

#define GP_WB_IOB_GPIO_24_27_SLEW_RATE_ADDRESS 0x650
#define GP_WB_IOB_GPIO_24_27_SLEW_RATE_LEN     1
#define GP_WB_IOB_GPIO_24_27_SLEW_RATE_MASK    0x01000000
#define GP_WB_IOB_GPIO_24_27_SLEW_RATE_LSB     24

#define GP_WB_IOB_GPIO_24_27_SCHMITT_TRIGGER_ADDRESS 0x650
#define GP_WB_IOB_GPIO_24_27_SCHMITT_TRIGGER_LEN     1
#define GP_WB_IOB_GPIO_24_27_SCHMITT_TRIGGER_MASK    0x02000000
#define GP_WB_IOB_GPIO_24_27_SCHMITT_TRIGGER_LSB     25

#define GP_WB_IOB_GPIO_24_27_DRIVE_STRENGTH_ADDRESS 0x650
#define GP_WB_IOB_GPIO_24_27_DRIVE_STRENGTH_LEN     1
#define GP_WB_IOB_GPIO_24_27_DRIVE_STRENGTH_MASK    0x0C000000
#define GP_WB_IOB_GPIO_24_27_DRIVE_STRENGTH_LSB     26

#define GP_WB_IOB_GPIO_28_29_SLEW_RATE_ADDRESS 0x650
#define GP_WB_IOB_GPIO_28_29_SLEW_RATE_LEN     1
#define GP_WB_IOB_GPIO_28_29_SLEW_RATE_MASK    0x10000000
#define GP_WB_IOB_GPIO_28_29_SLEW_RATE_LSB     28

#define GP_WB_IOB_GPIO_28_29_SCHMITT_TRIGGER_ADDRESS 0x650
#define GP_WB_IOB_GPIO_28_29_SCHMITT_TRIGGER_LEN     1
#define GP_WB_IOB_GPIO_28_29_SCHMITT_TRIGGER_MASK    0x20000000
#define GP_WB_IOB_GPIO_28_29_SCHMITT_TRIGGER_LSB     29

#define GP_WB_IOB_GPIO_28_29_DRIVE_STRENGTH_ADDRESS 0x650
#define GP_WB_IOB_GPIO_28_29_DRIVE_STRENGTH_LEN     1
#define GP_WB_IOB_GPIO_28_29_DRIVE_STRENGTH_MASK    0xC0000000
#define GP_WB_IOB_GPIO_28_29_DRIVE_STRENGTH_LSB     30

#define GP_WB_IOB_GPIO_0_PULSECFG_ADDRESS 0x654
#define GP_WB_IOB_GPIO_0_PULSECFG_LEN     1
#define GP_WB_IOB_GPIO_0_PULSECFG_MASK    0x0001
#define GP_WB_IOB_GPIO_0_PULSECFG_LSB     0

#define GP_WB_IOB_GPIO_1_PULSECFG_ADDRESS 0x654
#define GP_WB_IOB_GPIO_1_PULSECFG_LEN     1
#define GP_WB_IOB_GPIO_1_PULSECFG_MASK    0x0002
#define GP_WB_IOB_GPIO_1_PULSECFG_LSB     1

#define GP_WB_IOB_GPIO_2_PULSECFG_ADDRESS 0x654
#define GP_WB_IOB_GPIO_2_PULSECFG_LEN     1
#define GP_WB_IOB_GPIO_2_PULSECFG_MASK    0x0004
#define GP_WB_IOB_GPIO_2_PULSECFG_LSB     2

#define GP_WB_IOB_GPIO_3_PULSECFG_ADDRESS 0x654
#define GP_WB_IOB_GPIO_3_PULSECFG_LEN     1
#define GP_WB_IOB_GPIO_3_PULSECFG_MASK    0x0008
#define GP_WB_IOB_GPIO_3_PULSECFG_LSB     3

#define GP_WB_IOB_GPIO_4_PULSECFG_ADDRESS 0x654
#define GP_WB_IOB_GPIO_4_PULSECFG_LEN     1
#define GP_WB_IOB_GPIO_4_PULSECFG_MASK    0x0010
#define GP_WB_IOB_GPIO_4_PULSECFG_LSB     4

#define GP_WB_IOB_GPIO_5_PULSECFG_ADDRESS 0x654
#define GP_WB_IOB_GPIO_5_PULSECFG_LEN     1
#define GP_WB_IOB_GPIO_5_PULSECFG_MASK    0x0020
#define GP_WB_IOB_GPIO_5_PULSECFG_LSB     5

#define GP_WB_IOB_GPIO_6_PULSECFG_ADDRESS 0x654
#define GP_WB_IOB_GPIO_6_PULSECFG_LEN     1
#define GP_WB_IOB_GPIO_6_PULSECFG_MASK    0x0040
#define GP_WB_IOB_GPIO_6_PULSECFG_LSB     6

#define GP_WB_IOB_GPIO_7_PULSECFG_ADDRESS 0x654
#define GP_WB_IOB_GPIO_7_PULSECFG_LEN     1
#define GP_WB_IOB_GPIO_7_PULSECFG_MASK    0x0080
#define GP_WB_IOB_GPIO_7_PULSECFG_LSB     7

#define GP_WB_IOB_GPIO_8_PULSECFG_ADDRESS 0x654
#define GP_WB_IOB_GPIO_8_PULSECFG_LEN     1
#define GP_WB_IOB_GPIO_8_PULSECFG_MASK    0x0100
#define GP_WB_IOB_GPIO_8_PULSECFG_LSB     8

#define GP_WB_IOB_GPIO_9_PULSECFG_ADDRESS 0x654
#define GP_WB_IOB_GPIO_9_PULSECFG_LEN     1
#define GP_WB_IOB_GPIO_9_PULSECFG_MASK    0x0200
#define GP_WB_IOB_GPIO_9_PULSECFG_LSB     9

#define GP_WB_IOB_GPIO_10_PULSECFG_ADDRESS 0x654
#define GP_WB_IOB_GPIO_10_PULSECFG_LEN     1
#define GP_WB_IOB_GPIO_10_PULSECFG_MASK    0x0400
#define GP_WB_IOB_GPIO_10_PULSECFG_LSB     10

#define GP_WB_IOB_GPIO_11_PULSECFG_ADDRESS 0x654
#define GP_WB_IOB_GPIO_11_PULSECFG_LEN     1
#define GP_WB_IOB_GPIO_11_PULSECFG_MASK    0x0800
#define GP_WB_IOB_GPIO_11_PULSECFG_LSB     11

#define GP_WB_IOB_DOUBLE_GPIO18_DRIVE_STRENGTH_ADDRESS 0x656
#define GP_WB_IOB_DOUBLE_GPIO18_DRIVE_STRENGTH_LEN     1
#define GP_WB_IOB_DOUBLE_GPIO18_DRIVE_STRENGTH_MASK    0x01
#define GP_WB_IOB_DOUBLE_GPIO18_DRIVE_STRENGTH_LSB     0

#define GP_WB_IOB_GPIO_IDDQ_ADDRESS 0x656
#define GP_WB_IOB_GPIO_IDDQ_LEN     1
#define GP_WB_IOB_GPIO_IDDQ_MASK    0x02
#define GP_WB_IOB_GPIO_IDDQ_LSB     1

#define GP_WB_IOB_VILVIH_40_PIN_ADDRESS 0x657
#define GP_WB_IOB_VILVIH_40_PIN_LEN     1
#define GP_WB_IOB_VILVIH_40_PIN_MASK    0x01
#define GP_WB_IOB_VILVIH_40_PIN_LSB     0

#define GP_WB_IOB_VOLVOH_40_PIN_ADDRESS 0x657
#define GP_WB_IOB_VOLVOH_40_PIN_LEN     1
#define GP_WB_IOB_VOLVOH_40_PIN_MASK    0x02
#define GP_WB_IOB_VOLVOH_40_PIN_LSB     1

#define GP_WB_IOB_DEBUG_STATUS_ADDRESS 0x658
#define GP_WB_IOB_DEBUG_STATUS_LEN     1
#define GP_WB_IOB_DEBUG_STATUS_MASK    0x3F
#define GP_WB_IOB_DEBUG_STATUS_LSB     0

#define GP_WB_IOB_GPIO18B_DI_ADDRESS 0x658
#define GP_WB_IOB_GPIO18B_DI_LEN     1
#define GP_WB_IOB_GPIO18B_DI_MASK    0x40
#define GP_WB_IOB_GPIO18B_DI_LSB     6

/***************************
 * layout: xap5_gp
 ***************************/
#define GP_WB_XAP5_GP_VECTOR_PTR_PHYS_ADDR_ADDRESS 0x680
#define GP_WB_XAP5_GP_VECTOR_PTR_PHYS_ADDR_LEN     3
#define GP_WB_XAP5_GP_VECTOR_PTR_PHYS_ADDR_MASK    0x01FFFF
#define GP_WB_XAP5_GP_VECTOR_PTR_PHYS_ADDR_LSB     0

#define GP_WB_XAP5_GP_SLEEP_ENABLE_ADDRESS 0x683
#define GP_WB_XAP5_GP_SLEEP_ENABLE_LEN     1
#define GP_WB_XAP5_GP_SLEEP_ENABLE_MASK    0x01
#define GP_WB_XAP5_GP_SLEEP_ENABLE_LSB     0

#define GP_WB_XAP5_GP_SIF_CLK_MAPPING_ADDRESS 0x684
#define GP_WB_XAP5_GP_SIF_CLK_MAPPING_LEN     1
#define GP_WB_XAP5_GP_SIF_CLK_MAPPING_MASK    0x07
#define GP_WB_XAP5_GP_SIF_CLK_MAPPING_LSB     0

#define GP_WB_XAP5_GP_SIF_LOADB_MAPPING_ADDRESS 0x684
#define GP_WB_XAP5_GP_SIF_LOADB_MAPPING_LEN     1
#define GP_WB_XAP5_GP_SIF_LOADB_MAPPING_MASK    0x38
#define GP_WB_XAP5_GP_SIF_LOADB_MAPPING_LSB     3

#define GP_WB_XAP5_GP_SIF_MISO_MAPPING_ADDRESS 0x685
#define GP_WB_XAP5_GP_SIF_MISO_MAPPING_LEN     1
#define GP_WB_XAP5_GP_SIF_MISO_MAPPING_MASK    0x07
#define GP_WB_XAP5_GP_SIF_MISO_MAPPING_LSB     0

#define GP_WB_XAP5_GP_SIF_MOSI_MAPPING_ADDRESS 0x685
#define GP_WB_XAP5_GP_SIF_MOSI_MAPPING_LEN     1
#define GP_WB_XAP5_GP_SIF_MOSI_MAPPING_MASK    0x38
#define GP_WB_XAP5_GP_SIF_MOSI_MAPPING_LSB     3

#define GP_WB_XAP5_GP_RCI_INT_PRIORITY_ADDRESS 0x686
#define GP_WB_XAP5_GP_RCI_INT_PRIORITY_LEN     1
#define GP_WB_XAP5_GP_RCI_INT_PRIORITY_MASK    0x03
#define GP_WB_XAP5_GP_RCI_INT_PRIORITY_LSB     0

#define GP_WB_XAP5_GP_ES_INT_PRIORITY_ADDRESS 0x686
#define GP_WB_XAP5_GP_ES_INT_PRIORITY_LEN     1
#define GP_WB_XAP5_GP_ES_INT_PRIORITY_MASK    0x0C
#define GP_WB_XAP5_GP_ES_INT_PRIORITY_LSB     2

#define GP_WB_XAP5_GP_TRC_INT_PRIORITY_ADDRESS 0x686
#define GP_WB_XAP5_GP_TRC_INT_PRIORITY_LEN     1
#define GP_WB_XAP5_GP_TRC_INT_PRIORITY_MASK    0x30
#define GP_WB_XAP5_GP_TRC_INT_PRIORITY_LSB     4

#define GP_WB_XAP5_GP_STBC_INT_PRIORITY_ADDRESS 0x686
#define GP_WB_XAP5_GP_STBC_INT_PRIORITY_LEN     1
#define GP_WB_XAP5_GP_STBC_INT_PRIORITY_MASK    0xC0
#define GP_WB_XAP5_GP_STBC_INT_PRIORITY_LSB     6

#define GP_WB_XAP5_GP_KPS_INT_PRIORITY_ADDRESS 0x687
#define GP_WB_XAP5_GP_KPS_INT_PRIORITY_LEN     1
#define GP_WB_XAP5_GP_KPS_INT_PRIORITY_MASK    0x03
#define GP_WB_XAP5_GP_KPS_INT_PRIORITY_LSB     0

#define GP_WB_XAP5_GP_IR_INT_PRIORITY_ADDRESS 0x687
#define GP_WB_XAP5_GP_IR_INT_PRIORITY_LEN     1
#define GP_WB_XAP5_GP_IR_INT_PRIORITY_MASK    0x0C
#define GP_WB_XAP5_GP_IR_INT_PRIORITY_LSB     2

#define GP_WB_XAP5_GP_UART_INT_PRIORITY_ADDRESS 0x687
#define GP_WB_XAP5_GP_UART_INT_PRIORITY_LEN     1
#define GP_WB_XAP5_GP_UART_INT_PRIORITY_MASK    0x30
#define GP_WB_XAP5_GP_UART_INT_PRIORITY_LSB     4

#define GP_WB_XAP5_GP_IPC_EXT2INT_INT_PRIORITY_ADDRESS 0x687
#define GP_WB_XAP5_GP_IPC_EXT2INT_INT_PRIORITY_LEN     1
#define GP_WB_XAP5_GP_IPC_EXT2INT_INT_PRIORITY_MASK    0xC0
#define GP_WB_XAP5_GP_IPC_EXT2INT_INT_PRIORITY_LSB     6

#define GP_WB_XAP5_GP_MRI_INT_PRIORITY_ADDRESS 0x688
#define GP_WB_XAP5_GP_MRI_INT_PRIORITY_LEN     1
#define GP_WB_XAP5_GP_MRI_INT_PRIORITY_MASK    0x03
#define GP_WB_XAP5_GP_MRI_INT_PRIORITY_LSB     0

#define GP_WB_XAP5_GP_GPIO_INT_PRIORITY_ADDRESS 0x688
#define GP_WB_XAP5_GP_GPIO_INT_PRIORITY_LEN     1
#define GP_WB_XAP5_GP_GPIO_INT_PRIORITY_MASK    0x0C
#define GP_WB_XAP5_GP_GPIO_INT_PRIORITY_LSB     2

#define GP_WB_XAP5_GP_TWI_MS_INT_PRIORITY_ADDRESS 0x688
#define GP_WB_XAP5_GP_TWI_MS_INT_PRIORITY_LEN     1
#define GP_WB_XAP5_GP_TWI_MS_INT_PRIORITY_MASK    0x30
#define GP_WB_XAP5_GP_TWI_MS_INT_PRIORITY_LSB     4

#define GP_WB_XAP5_GP_PHY_INT_PRIORITY_ADDRESS 0x688
#define GP_WB_XAP5_GP_PHY_INT_PRIORITY_LEN     1
#define GP_WB_XAP5_GP_PHY_INT_PRIORITY_MASK    0xC0
#define GP_WB_XAP5_GP_PHY_INT_PRIORITY_LSB     6

#define GP_WB_XAP5_GP_SSP_INT_PRIORITY_ADDRESS 0x689
#define GP_WB_XAP5_GP_SSP_INT_PRIORITY_LEN     1
#define GP_WB_XAP5_GP_SSP_INT_PRIORITY_MASK    0x03
#define GP_WB_XAP5_GP_SSP_INT_PRIORITY_LSB     0

#define GP_WB_XAP5_GP_SPI_MS_INT_PRIORITY_ADDRESS 0x689
#define GP_WB_XAP5_GP_SPI_MS_INT_PRIORITY_LEN     1
#define GP_WB_XAP5_GP_SPI_MS_INT_PRIORITY_MASK    0x0C
#define GP_WB_XAP5_GP_SPI_MS_INT_PRIORITY_LSB     2

#define GP_WB_XAP5_GP_WATCHDOG_INT_PRIORITY_ADDRESS 0x689
#define GP_WB_XAP5_GP_WATCHDOG_INT_PRIORITY_LEN     1
#define GP_WB_XAP5_GP_WATCHDOG_INT_PRIORITY_MASK    0x30
#define GP_WB_XAP5_GP_WATCHDOG_INT_PRIORITY_LSB     4

#define GP_WB_XAP5_GP_MACFILT_INT_PRIORITY_ADDRESS 0x689
#define GP_WB_XAP5_GP_MACFILT_INT_PRIORITY_LEN     1
#define GP_WB_XAP5_GP_MACFILT_INT_PRIORITY_MASK    0xC0
#define GP_WB_XAP5_GP_MACFILT_INT_PRIORITY_LSB     6

#define GP_WB_XAP5_GP_MIN_INT_PRIORITY_ADDRESS 0x68A
#define GP_WB_XAP5_GP_MIN_INT_PRIORITY_LEN     1
#define GP_WB_XAP5_GP_MIN_INT_PRIORITY_MASK    0x03
#define GP_WB_XAP5_GP_MIN_INT_PRIORITY_LSB     0

#define GP_WB_XAP5_GP_ERR_STATUS_ADDRESS 0x68B
#define GP_WB_XAP5_GP_ERR_STATUS_LEN     1
#define GP_WB_XAP5_GP_ERR_STATUS_MASK    0x07
#define GP_WB_XAP5_GP_ERR_STATUS_LSB     0

#define GP_WB_XAP5_GP_LOGICAL_ADDR_INVALID_ADDRESS 0x68B
#define GP_WB_XAP5_GP_LOGICAL_ADDR_INVALID_LEN     1
#define GP_WB_XAP5_GP_LOGICAL_ADDR_INVALID_MASK    0x08
#define GP_WB_XAP5_GP_LOGICAL_ADDR_INVALID_LSB     3

#define GP_WB_XAP5_GP_SELF_FORCE_STOP_ADDRESS 0x68C
#define GP_WB_XAP5_GP_SELF_FORCE_STOP_LEN     1
#define GP_WB_XAP5_GP_SELF_FORCE_STOP_MASK    0x01
#define GP_WB_XAP5_GP_SELF_FORCE_STOP_LSB     0

#define GP_WB_XAP5_GP_PROC_ERROR_ADDRESS 0x68C
#define GP_WB_XAP5_GP_PROC_ERROR_LEN     1
#define GP_WB_XAP5_GP_PROC_ERROR_MASK    0x02
#define GP_WB_XAP5_GP_PROC_ERROR_LSB     1

#define GP_WB_XAP5_GP_DEBUG_ADDRESS 0x68C
#define GP_WB_XAP5_GP_DEBUG_LEN     1
#define GP_WB_XAP5_GP_DEBUG_MASK    0x04
#define GP_WB_XAP5_GP_DEBUG_LSB     2

#define GP_WB_XAP5_GP_PROC_STOPPED_ADDRESS 0x68C
#define GP_WB_XAP5_GP_PROC_STOPPED_LEN     1
#define GP_WB_XAP5_GP_PROC_STOPPED_MASK    0x08
#define GP_WB_XAP5_GP_PROC_STOPPED_LSB     3

#define GP_WB_XAP5_GP_PROC_ASLEEP_ADDRESS 0x68C
#define GP_WB_XAP5_GP_PROC_ASLEEP_LEN     1
#define GP_WB_XAP5_GP_PROC_ASLEEP_MASK    0x10
#define GP_WB_XAP5_GP_PROC_ASLEEP_LSB     4

#define GP_WB_XAP5_GP_LOGICAL_ADDRESS_ON_ERR_ADDRESS 0x68E
#define GP_WB_XAP5_GP_LOGICAL_ADDRESS_ON_ERR_LEN     3
#define GP_WB_XAP5_GP_LOGICAL_ADDRESS_ON_ERR_MASK    0x07FFFF
#define GP_WB_XAP5_GP_LOGICAL_ADDRESS_ON_ERR_LSB     0

#define GP_WB_XAP5_GP_PROGRAM_PTR_ADDRESS 0x692
#define GP_WB_XAP5_GP_PROGRAM_PTR_LEN     3
#define GP_WB_XAP5_GP_PROGRAM_PTR_MASK    0x07FFFF
#define GP_WB_XAP5_GP_PROGRAM_PTR_LSB     0

#define GP_WB_XAP5_GP_STOP_PROGRAM_PTR_UPDATE_ADDRESS 0x695
#define GP_WB_XAP5_GP_STOP_PROGRAM_PTR_UPDATE_LEN     1
#define GP_WB_XAP5_GP_STOP_PROGRAM_PTR_UPDATE_MASK    0x01
#define GP_WB_XAP5_GP_STOP_PROGRAM_PTR_UPDATE_LSB     0

#define GP_WB_XAP5_GP_CLR_LOGICAL_ADDRESS_ON_ERR_ADDRESS 0x696
#define GP_WB_XAP5_GP_CLR_LOGICAL_ADDRESS_ON_ERR_LEN     1
#define GP_WB_XAP5_GP_CLR_LOGICAL_ADDRESS_ON_ERR_MASK    0x01
#define GP_WB_XAP5_GP_CLR_LOGICAL_ADDRESS_ON_ERR_LSB     0

#define GP_WB_XAP5_GP_FLAG_RESTORE_DONE_ADDRESS 0x697
#define GP_WB_XAP5_GP_FLAG_RESTORE_DONE_LEN     1
#define GP_WB_XAP5_GP_FLAG_RESTORE_DONE_MASK    0x01
#define GP_WB_XAP5_GP_FLAG_RESTORE_DONE_LSB     0

#define GP_WB_XAP5_GP_FLAG_BACKUP_DONE_ADDRESS 0x697
#define GP_WB_XAP5_GP_FLAG_BACKUP_DONE_LEN     1
#define GP_WB_XAP5_GP_FLAG_BACKUP_DONE_MASK    0x02
#define GP_WB_XAP5_GP_FLAG_BACKUP_DONE_LSB     1

#define GP_WB_XAP5_GP_CLU_MODE_ADDRESS 0x698
#define GP_WB_XAP5_GP_CLU_MODE_LEN     1
#define GP_WB_XAP5_GP_CLU_MODE_MASK    0x01
#define GP_WB_XAP5_GP_CLU_MODE_LSB     0

/***************************
 * layout: mm
 ***************************/
#define GP_WB_MM_PBM_OPTS_BASE_ADDRESS_ADDRESS 0x700
#define GP_WB_MM_PBM_OPTS_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_OPTS_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_PBM_OPTS_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_0_DATA_BASE_ADDRESS_ADDRESS 0x702
#define GP_WB_MM_PBM_0_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_0_DATA_BASE_ADDRESS_MASK    0x3FFF
#define GP_WB_MM_PBM_0_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_1_DATA_BASE_ADDRESS_ADDRESS 0x704
#define GP_WB_MM_PBM_1_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_1_DATA_BASE_ADDRESS_MASK    0x3FFF
#define GP_WB_MM_PBM_1_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_2_DATA_BASE_ADDRESS_ADDRESS 0x706
#define GP_WB_MM_PBM_2_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_2_DATA_BASE_ADDRESS_MASK    0x3FFF
#define GP_WB_MM_PBM_2_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_3_DATA_BASE_ADDRESS_ADDRESS 0x708
#define GP_WB_MM_PBM_3_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_3_DATA_BASE_ADDRESS_MASK    0x3FFF
#define GP_WB_MM_PBM_3_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_4_DATA_BASE_ADDRESS_ADDRESS 0x70A
#define GP_WB_MM_PBM_4_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_4_DATA_BASE_ADDRESS_MASK    0x3FFF
#define GP_WB_MM_PBM_4_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_5_DATA_BASE_ADDRESS_ADDRESS 0x70C
#define GP_WB_MM_PBM_5_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_5_DATA_BASE_ADDRESS_MASK    0x3FFF
#define GP_WB_MM_PBM_5_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_6_DATA_BASE_ADDRESS_ADDRESS 0x70E
#define GP_WB_MM_PBM_6_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_6_DATA_BASE_ADDRESS_MASK    0x3FFF
#define GP_WB_MM_PBM_6_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_7_DATA_BASE_ADDRESS_ADDRESS 0x710
#define GP_WB_MM_PBM_7_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_7_DATA_BASE_ADDRESS_MASK    0x3FFF
#define GP_WB_MM_PBM_7_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_EVENT_BASE_ADDRESS_ADDRESS 0x712
#define GP_WB_MM_EVENT_BASE_ADDRESS_LEN     2
#define GP_WB_MM_EVENT_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_EVENT_BASE_ADDRESS_LSB     0

#define GP_WB_MM_GEN_WINDOW_0_BASE_ADDRESS_ADDRESS 0x714
#define GP_WB_MM_GEN_WINDOW_0_BASE_ADDRESS_LEN     2
#define GP_WB_MM_GEN_WINDOW_0_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_GEN_WINDOW_0_BASE_ADDRESS_LSB     0

#define GP_WB_MM_GEN_WINDOW_1_BASE_ADDRESS_ADDRESS 0x716
#define GP_WB_MM_GEN_WINDOW_1_BASE_ADDRESS_LEN     2
#define GP_WB_MM_GEN_WINDOW_1_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_GEN_WINDOW_1_BASE_ADDRESS_LSB     0

#define GP_WB_MM_GEN_WINDOW_2_BASE_ADDRESS_ADDRESS 0x718
#define GP_WB_MM_GEN_WINDOW_2_BASE_ADDRESS_LEN     2
#define GP_WB_MM_GEN_WINDOW_2_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_GEN_WINDOW_2_BASE_ADDRESS_LSB     0

#define GP_WB_MM_GEN_WINDOW_3_BASE_ADDRESS_ADDRESS 0x71A
#define GP_WB_MM_GEN_WINDOW_3_BASE_ADDRESS_LEN     2
#define GP_WB_MM_GEN_WINDOW_3_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_GEN_WINDOW_3_BASE_ADDRESS_LSB     0

#define GP_WB_MM_CIRC_WINDOW_0_BASE_ADDRESS_ADDRESS 0x71C
#define GP_WB_MM_CIRC_WINDOW_0_BASE_ADDRESS_LEN     2
#define GP_WB_MM_CIRC_WINDOW_0_BASE_ADDRESS_MASK    0x3FFF
#define GP_WB_MM_CIRC_WINDOW_0_BASE_ADDRESS_LSB     0

#define GP_WB_MM_GEN_WINDOW_VAR_0_BASE_ADDRESS_ADDRESS 0x71E
#define GP_WB_MM_GEN_WINDOW_VAR_0_BASE_ADDRESS_LEN     2
#define GP_WB_MM_GEN_WINDOW_VAR_0_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_GEN_WINDOW_VAR_0_BASE_ADDRESS_LSB     0

#define GP_WB_MM_GEN_WINDOW_VAR_0_LEN_ADDRESS 0x720
#define GP_WB_MM_GEN_WINDOW_VAR_0_LEN_LEN     2
#define GP_WB_MM_GEN_WINDOW_VAR_0_LEN_MASK    0x0FFF
#define GP_WB_MM_GEN_WINDOW_VAR_0_LEN_LSB     0

#define GP_WB_MM_GEN_WINDOW_VAR_1_BASE_ADDRESS_ADDRESS 0x722
#define GP_WB_MM_GEN_WINDOW_VAR_1_BASE_ADDRESS_LEN     2
#define GP_WB_MM_GEN_WINDOW_VAR_1_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_GEN_WINDOW_VAR_1_BASE_ADDRESS_LSB     0

#define GP_WB_MM_GEN_WINDOW_VAR_1_LEN_ADDRESS 0x724
#define GP_WB_MM_GEN_WINDOW_VAR_1_LEN_LEN     2
#define GP_WB_MM_GEN_WINDOW_VAR_1_LEN_MASK    0x0FFF
#define GP_WB_MM_GEN_WINDOW_VAR_1_LEN_LSB     0

#define GP_WB_MM_INTUC_HAS_HIGHEST_PRIO_ADDRESS 0x726
#define GP_WB_MM_INTUC_HAS_HIGHEST_PRIO_LEN     1
#define GP_WB_MM_INTUC_HAS_HIGHEST_PRIO_MASK    0x01
#define GP_WB_MM_INTUC_HAS_HIGHEST_PRIO_LSB     0

#define GP_WB_MM_FLASH_CTRL_READ_EN_ADDRESS 0x727
#define GP_WB_MM_FLASH_CTRL_READ_EN_LEN     1
#define GP_WB_MM_FLASH_CTRL_READ_EN_MASK    0x01
#define GP_WB_MM_FLASH_CTRL_READ_EN_LSB     0

#define GP_WB_MM_FLASH_CTRL_FORCE_ON_VRR_ADDRESS 0x727
#define GP_WB_MM_FLASH_CTRL_FORCE_ON_VRR_LEN     1
#define GP_WB_MM_FLASH_CTRL_FORCE_ON_VRR_MASK    0x02
#define GP_WB_MM_FLASH_CTRL_FORCE_ON_VRR_LSB     1

#define GP_WB_MM_FLASH_CTRL_DPDOWN_ENABLE_ADDRESS 0x727
#define GP_WB_MM_FLASH_CTRL_DPDOWN_ENABLE_LEN     1
#define GP_WB_MM_FLASH_CTRL_DPDOWN_ENABLE_MASK    0x04
#define GP_WB_MM_FLASH_CTRL_DPDOWN_ENABLE_LSB     2

#define GP_WB_MM_FLASH_CTRL_DPDOWN_TIMEOUT_ADDRESS 0x728
#define GP_WB_MM_FLASH_CTRL_DPDOWN_TIMEOUT_LEN     1
#define GP_WB_MM_FLASH_CTRL_DPDOWN_TIMEOUT_MASK    0x7F
#define GP_WB_MM_FLASH_CTRL_DPDOWN_TIMEOUT_LSB     0

#define GP_WB_MM_MIN_VRR_STABLE_TIME_ADDRESS 0x729
#define GP_WB_MM_MIN_VRR_STABLE_TIME_LEN     1
#define GP_WB_MM_MIN_VRR_STABLE_TIME_MASK    0x07
#define GP_WB_MM_MIN_VRR_STABLE_TIME_LSB     0

#define GP_WB_MM_VRR_STABLE_ADDRESS 0x72A
#define GP_WB_MM_VRR_STABLE_LEN     1
#define GP_WB_MM_VRR_STABLE_MASK    0x01
#define GP_WB_MM_VRR_STABLE_LSB     0

#define GP_WB_MM_MRI_NVM_ADDRESS_ADDRESS 0x72C
#define GP_WB_MM_MRI_NVM_ADDRESS_LEN     3
#define GP_WB_MM_MRI_NVM_ADDRESS_MASK    0x01FFFF
#define GP_WB_MM_MRI_NVM_ADDRESS_LSB     0

#define GP_WB_MM_MRI_NVM_WRITE_DATA_ADDRESS 0x730
#define GP_WB_MM_MRI_NVM_WRITE_DATA_LEN     4
#define GP_WB_MM_MRI_NVM_WRITE_DATA_MASK    0xFFFFFFFF
#define GP_WB_MM_MRI_NVM_WRITE_DATA_LSB     0

#define GP_WB_MM_MRI_NVM_READ_DATA_ADDRESS 0x734
#define GP_WB_MM_MRI_NVM_READ_DATA_LEN     4
#define GP_WB_MM_MRI_NVM_READ_DATA_MASK    0xFFFFFFFF
#define GP_WB_MM_MRI_NVM_READ_DATA_LSB     0

#define GP_WB_MM_MRI_DIRECT_ACCESS_ADDRESS 0x738
#define GP_WB_MM_MRI_DIRECT_ACCESS_LEN     1
#define GP_WB_MM_MRI_DIRECT_ACCESS_MASK    0x01
#define GP_WB_MM_MRI_DIRECT_ACCESS_LSB     0

#define GP_WB_MM_MRI_NVM_ACCESS_BUSY_ADDRESS 0x739
#define GP_WB_MM_MRI_NVM_ACCESS_BUSY_LEN     1
#define GP_WB_MM_MRI_NVM_ACCESS_BUSY_MASK    0x01
#define GP_WB_MM_MRI_NVM_ACCESS_BUSY_LSB     0

#define GP_WB_MM_MRI_NVM_RBB_ADDRESS 0x739
#define GP_WB_MM_MRI_NVM_RBB_LEN     1
#define GP_WB_MM_MRI_NVM_RBB_MASK    0x02
#define GP_WB_MM_MRI_NVM_RBB_LSB     1

#define GP_WB_MM_MRI_NVM_IN_DPDOWN_ADDRESS 0x739
#define GP_WB_MM_MRI_NVM_IN_DPDOWN_LEN     1
#define GP_WB_MM_MRI_NVM_IN_DPDOWN_MASK    0x04
#define GP_WB_MM_MRI_NVM_IN_DPDOWN_LSB     2

#define GP_WB_MM_MRI_NVM_MEMORY_ERR_ADDRESS 0x739
#define GP_WB_MM_MRI_NVM_MEMORY_ERR_LEN     1
#define GP_WB_MM_MRI_NVM_MEMORY_ERR_MASK    0x08
#define GP_WB_MM_MRI_NVM_MEMORY_ERR_LSB     3

#define GP_WB_MM_MRI_NVM_UNMASKED_ACCESS_DONE_INTERRUPT_ADDRESS 0x739
#define GP_WB_MM_MRI_NVM_UNMASKED_ACCESS_DONE_INTERRUPT_LEN     1
#define GP_WB_MM_MRI_NVM_UNMASKED_ACCESS_DONE_INTERRUPT_MASK    0x10
#define GP_WB_MM_MRI_NVM_UNMASKED_ACCESS_DONE_INTERRUPT_LSB     4

#define GP_WB_MM_MRI_NVM_CMD_TRIGGER_ADDRESS 0x73A
#define GP_WB_MM_MRI_NVM_CMD_TRIGGER_LEN     1
#define GP_WB_MM_MRI_NVM_CMD_TRIGGER_MASK    0x01
#define GP_WB_MM_MRI_NVM_CMD_TRIGGER_LSB     0

#define GP_WB_MM_MRI_NVM_AUTO_INCREMENT_ADDRESS 0x73A
#define GP_WB_MM_MRI_NVM_AUTO_INCREMENT_LEN     1
#define GP_WB_MM_MRI_NVM_AUTO_INCREMENT_MASK    0x02
#define GP_WB_MM_MRI_NVM_AUTO_INCREMENT_LSB     1

#define GP_WB_MM_MRI_NVM_CLR_INTERRUPT_ADDRESS 0x73A
#define GP_WB_MM_MRI_NVM_CLR_INTERRUPT_LEN     1
#define GP_WB_MM_MRI_NVM_CLR_INTERRUPT_MASK    0x08
#define GP_WB_MM_MRI_NVM_CLR_INTERRUPT_LSB     3

#define GP_WB_MM_FLASH_OVERRULE_MODE_ADDRESS 0x73B
#define GP_WB_MM_FLASH_OVERRULE_MODE_LEN     1
#define GP_WB_MM_FLASH_OVERRULE_MODE_MASK    0x01
#define GP_WB_MM_FLASH_OVERRULE_MODE_LSB     0

#define GP_WB_MM_FLASH_POR_ADDRESS 0x73B
#define GP_WB_MM_FLASH_POR_LEN     1
#define GP_WB_MM_FLASH_POR_MASK    0x02
#define GP_WB_MM_FLASH_POR_LSB     1

#define GP_WB_MM_FLASH_DPDOWN_ADDRESS 0x73B
#define GP_WB_MM_FLASH_DPDOWN_LEN     1
#define GP_WB_MM_FLASH_DPDOWN_MASK    0x04
#define GP_WB_MM_FLASH_DPDOWN_LSB     2

#define GP_WB_MM_FLASH_INF_ADDRESS 0x73B
#define GP_WB_MM_FLASH_INF_LEN     1
#define GP_WB_MM_FLASH_INF_MASK    0x08
#define GP_WB_MM_FLASH_INF_LSB     3

#define GP_WB_MM_FLASH_TEST_MODE_ADDRESS 0x73B
#define GP_WB_MM_FLASH_TEST_MODE_LEN     1
#define GP_WB_MM_FLASH_TEST_MODE_MASK    0xF0
#define GP_WB_MM_FLASH_TEST_MODE_LSB     4

#define GP_WB_MM_FLASH_CE_ADDRESS 0x73C
#define GP_WB_MM_FLASH_CE_LEN     1
#define GP_WB_MM_FLASH_CE_MASK    0x01
#define GP_WB_MM_FLASH_CE_LSB     0

#define GP_WB_MM_FLASH_WRONLY_ADDRESS 0x73C
#define GP_WB_MM_FLASH_WRONLY_LEN     1
#define GP_WB_MM_FLASH_WRONLY_MASK    0x02
#define GP_WB_MM_FLASH_WRONLY_LSB     1

#define GP_WB_MM_FLASH_PROG_ADDRESS 0x73C
#define GP_WB_MM_FLASH_PROG_LEN     1
#define GP_WB_MM_FLASH_PROG_MASK    0x04
#define GP_WB_MM_FLASH_PROG_LSB     2

#define GP_WB_MM_FLASH_PERASE_ADDRESS 0x73C
#define GP_WB_MM_FLASH_PERASE_LEN     1
#define GP_WB_MM_FLASH_PERASE_MASK    0x08
#define GP_WB_MM_FLASH_PERASE_LSB     3

#define GP_WB_MM_FLASH_SERASE_ADDRESS 0x73C
#define GP_WB_MM_FLASH_SERASE_LEN     1
#define GP_WB_MM_FLASH_SERASE_MASK    0x10
#define GP_WB_MM_FLASH_SERASE_LSB     4

#define GP_WB_MM_FLASH_MERASE_ADDRESS 0x73C
#define GP_WB_MM_FLASH_MERASE_LEN     1
#define GP_WB_MM_FLASH_MERASE_MASK    0x20
#define GP_WB_MM_FLASH_MERASE_LSB     5

#define GP_WB_MM_FLASH_ALE_ADDRESS 0x73C
#define GP_WB_MM_FLASH_ALE_LEN     1
#define GP_WB_MM_FLASH_ALE_MASK    0x40
#define GP_WB_MM_FLASH_ALE_LSB     6

#define GP_WB_MM_FLASH_ENABLE_ANALOG_TEST_MODE_ADDRESS 0x73C
#define GP_WB_MM_FLASH_ENABLE_ANALOG_TEST_MODE_LEN     1
#define GP_WB_MM_FLASH_ENABLE_ANALOG_TEST_MODE_MASK    0x80
#define GP_WB_MM_FLASH_ENABLE_ANALOG_TEST_MODE_LSB     7

#define GP_WB_MM_FLASHCP_BYP_ENA_ADDRESS 0x73D
#define GP_WB_MM_FLASHCP_BYP_ENA_LEN     1
#define GP_WB_MM_FLASHCP_BYP_ENA_MASK    0x01
#define GP_WB_MM_FLASHCP_BYP_ENA_LSB     0

#define GP_WB_MM_FLASHCP_KEEP_ON_ADDRESS 0x73D
#define GP_WB_MM_FLASHCP_KEEP_ON_LEN     1
#define GP_WB_MM_FLASHCP_KEEP_ON_MASK    0x02
#define GP_WB_MM_FLASHCP_KEEP_ON_LSB     1

#define GP_WB_MM_FLASHCP_REFBITS_ADDRESS 0x73D
#define GP_WB_MM_FLASHCP_REFBITS_LEN     1
#define GP_WB_MM_FLASHCP_REFBITS_MASK    0x1C
#define GP_WB_MM_FLASHCP_REFBITS_LSB     2

#define GP_WB_MM_FLASHCP_PUP_OVERRULE_ENA_ADDRESS 0x73D
#define GP_WB_MM_FLASHCP_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_MM_FLASHCP_PUP_OVERRULE_ENA_MASK    0x20
#define GP_WB_MM_FLASHCP_PUP_OVERRULE_ENA_LSB     5

#define GP_WB_MM_FLASHCP_PUP_OVERRULE_ADDRESS 0x73D
#define GP_WB_MM_FLASHCP_PUP_OVERRULE_LEN     1
#define GP_WB_MM_FLASHCP_PUP_OVERRULE_MASK    0x40
#define GP_WB_MM_FLASHCP_PUP_OVERRULE_LSB     6

#define GP_WB_MM_FLASHCP_VOUT_RDY_FORCE_ADDRESS 0x73E
#define GP_WB_MM_FLASHCP_VOUT_RDY_FORCE_LEN     1
#define GP_WB_MM_FLASHCP_VOUT_RDY_FORCE_MASK    0x01
#define GP_WB_MM_FLASHCP_VOUT_RDY_FORCE_LSB     0

#define GP_WB_MM_FLASHCP_VOUT_RDY_ADDRESS 0x73F
#define GP_WB_MM_FLASHCP_VOUT_RDY_LEN     1
#define GP_WB_MM_FLASHCP_VOUT_RDY_MASK    0x01
#define GP_WB_MM_FLASHCP_VOUT_RDY_LSB     0

#define GP_WB_MM_FLASHCP_VDDD_RDY_ADDRESS 0x73F
#define GP_WB_MM_FLASHCP_VDDD_RDY_LEN     1
#define GP_WB_MM_FLASHCP_VDDD_RDY_MASK    0x02
#define GP_WB_MM_FLASHCP_VDDD_RDY_LSB     1

#define GP_WB_MM_FLASHCP_PUP_STATUS_ADDRESS 0x73F
#define GP_WB_MM_FLASHCP_PUP_STATUS_LEN     1
#define GP_WB_MM_FLASHCP_PUP_STATUS_MASK    0x04
#define GP_WB_MM_FLASHCP_PUP_STATUS_LSB     2

#define GP_WB_MM_RAM_CRC_INIT_START_ADDRESS_ADDRESS 0x740
#define GP_WB_MM_RAM_CRC_INIT_START_ADDRESS_LEN     2
#define GP_WB_MM_RAM_CRC_INIT_START_ADDRESS_MASK    0x0FFF
#define GP_WB_MM_RAM_CRC_INIT_START_ADDRESS_LSB     0

#define GP_WB_MM_RAM_CRC_INIT_END_ADDRESS_ADDRESS 0x742
#define GP_WB_MM_RAM_CRC_INIT_END_ADDRESS_LEN     2
#define GP_WB_MM_RAM_CRC_INIT_END_ADDRESS_MASK    0x0FFF
#define GP_WB_MM_RAM_CRC_INIT_END_ADDRESS_LSB     0

#define GP_WB_MM_RAM_CRC_RESULT_ADDRESS 0x744
#define GP_WB_MM_RAM_CRC_RESULT_LEN     4
#define GP_WB_MM_RAM_CRC_RESULT_MASK    0xFFFFFFFF
#define GP_WB_MM_RAM_CRC_RESULT_LSB     0

#define GP_WB_MM_BIST_ENABLE_ADDRESS 0x748
#define GP_WB_MM_BIST_ENABLE_LEN     1
#define GP_WB_MM_BIST_ENABLE_MASK    0x01
#define GP_WB_MM_BIST_ENABLE_LSB     0

#define GP_WB_MM_BIST_START_ADDRESS 0x749
#define GP_WB_MM_BIST_START_LEN     1
#define GP_WB_MM_BIST_START_MASK    0x01
#define GP_WB_MM_BIST_START_LSB     0

#define GP_WB_MM_CRC_START_ADDRESS 0x749
#define GP_WB_MM_CRC_START_LEN     1
#define GP_WB_MM_CRC_START_MASK    0x02
#define GP_WB_MM_CRC_START_LSB     1

#define GP_WB_MM_INIT_START_ADDRESS 0x749
#define GP_WB_MM_INIT_START_LEN     1
#define GP_WB_MM_INIT_START_MASK    0x04
#define GP_WB_MM_INIT_START_LSB     2

#define GP_WB_MM_BIST_RDY_ADDRESS 0x74A
#define GP_WB_MM_BIST_RDY_LEN     1
#define GP_WB_MM_BIST_RDY_MASK    0x01
#define GP_WB_MM_BIST_RDY_LSB     0

#define GP_WB_MM_BIST_OK_ADDRESS 0x74A
#define GP_WB_MM_BIST_OK_LEN     1
#define GP_WB_MM_BIST_OK_MASK    0x02
#define GP_WB_MM_BIST_OK_LSB     1

#define GP_WB_MM_CRC_INIT_BUSY_ADDRESS 0x74A
#define GP_WB_MM_CRC_INIT_BUSY_LEN     1
#define GP_WB_MM_CRC_INIT_BUSY_MASK    0x04
#define GP_WB_MM_CRC_INIT_BUSY_LSB     2

/***************************
 * layout: pbm_adm
 ***************************/
#define GP_WB_PBM_ADM_PBM_ENTRY_UC_MASK_ADDRESS 0x780
#define GP_WB_PBM_ADM_PBM_ENTRY_UC_MASK_LEN     1
#define GP_WB_PBM_ADM_PBM_ENTRY_UC_MASK_MASK    0x7F
#define GP_WB_PBM_ADM_PBM_ENTRY_UC_MASK_LSB     0

#define GP_WB_PBM_ADM_PBM_ENTRY_RXMAC_MASK_ADDRESS 0x781
#define GP_WB_PBM_ADM_PBM_ENTRY_RXMAC_MASK_LEN     1
#define GP_WB_PBM_ADM_PBM_ENTRY_RXMAC_MASK_MASK    0x7F
#define GP_WB_PBM_ADM_PBM_ENTRY_RXMAC_MASK_LSB     0

#define GP_WB_PBM_ADM_PBM_ENTRY_CLAIM_ADDRESS 0x782
#define GP_WB_PBM_ADM_PBM_ENTRY_CLAIM_LEN     1
#define GP_WB_PBM_ADM_PBM_ENTRY_CLAIM_MASK    0xFF
#define GP_WB_PBM_ADM_PBM_ENTRY_CLAIM_LSB     0

#define GP_WB_PBM_ADM_PBM_ENTRY_RETURN_ADDRESS 0x783
#define GP_WB_PBM_ADM_PBM_ENTRY_RETURN_LEN     1
#define GP_WB_PBM_ADM_PBM_ENTRY_RETURN_MASK    0x0F
#define GP_WB_PBM_ADM_PBM_ENTRY_RETURN_LSB     0

#define GP_WB_PBM_ADM_PBM_ENTRY_CLAIMED_ADDRESS 0x784
#define GP_WB_PBM_ADM_PBM_ENTRY_CLAIMED_LEN     1
#define GP_WB_PBM_ADM_PBM_ENTRY_CLAIMED_MASK    0x7F
#define GP_WB_PBM_ADM_PBM_ENTRY_CLAIMED_LSB     0

/***************************
 * layout: standby
 ***************************/
#define GP_WB_STANDBY_VERSION_ADDRESS 0x800
#define GP_WB_STANDBY_VERSION_LEN     2
#define GP_WB_STANDBY_VERSION_MASK    0xFFFF
#define GP_WB_STANDBY_VERSION_LSB     0

#define GP_WB_STANDBY_CRC_ENABLE_ADDRESS 0x802
#define GP_WB_STANDBY_CRC_ENABLE_LEN     1
#define GP_WB_STANDBY_CRC_ENABLE_MASK    0x01
#define GP_WB_STANDBY_CRC_ENABLE_LSB     0

#define GP_WB_STANDBY_MW_ENABLE_ADDRESS 0x802
#define GP_WB_STANDBY_MW_ENABLE_LEN     1
#define GP_WB_STANDBY_MW_ENABLE_MASK    0x02
#define GP_WB_STANDBY_MW_ENABLE_LSB     1

#define GP_WB_STANDBY_WB_BACKUP_NEEDED_ADDRESS 0x802
#define GP_WB_STANDBY_WB_BACKUP_NEEDED_LEN     1
#define GP_WB_STANDBY_WB_BACKUP_NEEDED_MASK    0x04
#define GP_WB_STANDBY_WB_BACKUP_NEEDED_LSB     2

#define GP_WB_STANDBY_VLT_STATUS_COMPARE_VALUE_ADDRESS 0x802
#define GP_WB_STANDBY_VLT_STATUS_COMPARE_VALUE_LEN     1
#define GP_WB_STANDBY_VLT_STATUS_COMPARE_VALUE_MASK    0x08
#define GP_WB_STANDBY_VLT_STATUS_COMPARE_VALUE_LSB     3

#define GP_WB_STANDBY_CLK_SELECT_CPU_ADDRESS 0x803
#define GP_WB_STANDBY_CLK_SELECT_CPU_LEN     1
#define GP_WB_STANDBY_CLK_SELECT_CPU_MASK    0x07
#define GP_WB_STANDBY_CLK_SELECT_CPU_LSB     0

#define GP_WB_STANDBY_RESET_PULSE_CPU_SW_ADDRESS 0x804
#define GP_WB_STANDBY_RESET_PULSE_CPU_SW_LEN     1
#define GP_WB_STANDBY_RESET_PULSE_CPU_SW_MASK    0x01
#define GP_WB_STANDBY_RESET_PULSE_CPU_SW_LSB     0

#define GP_WB_STANDBY_RESET_PULSE_INT_UC_ADDRESS 0x804
#define GP_WB_STANDBY_RESET_PULSE_INT_UC_LEN     1
#define GP_WB_STANDBY_RESET_PULSE_INT_UC_MASK    0x02
#define GP_WB_STANDBY_RESET_PULSE_INT_UC_LSB     1

#define GP_WB_STANDBY_RESET_CPU_SW_ADDRESS 0x806
#define GP_WB_STANDBY_RESET_CPU_SW_LEN     1
#define GP_WB_STANDBY_RESET_CPU_SW_MASK    0x00000001
#define GP_WB_STANDBY_RESET_CPU_SW_LSB     0

#define GP_WB_STANDBY_RESET_INT_UC_ADDRESS 0x806
#define GP_WB_STANDBY_RESET_INT_UC_LEN     1
#define GP_WB_STANDBY_RESET_INT_UC_MASK    0x00000002
#define GP_WB_STANDBY_RESET_INT_UC_LSB     1

#define GP_WB_STANDBY_RESET_SIF_ADDRESS 0x806
#define GP_WB_STANDBY_RESET_SIF_LEN     1
#define GP_WB_STANDBY_RESET_SIF_MASK    0x00000004
#define GP_WB_STANDBY_RESET_SIF_LSB     2

#define GP_WB_STANDBY_RESET_EPI_SPI_S_ADDRESS 0x806
#define GP_WB_STANDBY_RESET_EPI_SPI_S_LEN     1
#define GP_WB_STANDBY_RESET_EPI_SPI_S_MASK    0x00000008
#define GP_WB_STANDBY_RESET_EPI_SPI_S_LSB     3

#define GP_WB_STANDBY_RESET_EPI_TWI_S_ADDRESS 0x806
#define GP_WB_STANDBY_RESET_EPI_TWI_S_LEN     1
#define GP_WB_STANDBY_RESET_EPI_TWI_S_MASK    0x00000010
#define GP_WB_STANDBY_RESET_EPI_TWI_S_LSB     4

#define GP_WB_STANDBY_RESET_SEQ_ADDRESS 0x806
#define GP_WB_STANDBY_RESET_SEQ_LEN     1
#define GP_WB_STANDBY_RESET_SEQ_MASK    0x00000020
#define GP_WB_STANDBY_RESET_SEQ_LSB     5

#define GP_WB_STANDBY_RESET_ES_TIMEREF_ADDRESS 0x806
#define GP_WB_STANDBY_RESET_ES_TIMEREF_LEN     1
#define GP_WB_STANDBY_RESET_ES_TIMEREF_MASK    0x00000040
#define GP_WB_STANDBY_RESET_ES_TIMEREF_LSB     6

#define GP_WB_STANDBY_RESET_ES_EVENT_ADDRESS 0x806
#define GP_WB_STANDBY_RESET_ES_EVENT_LEN     1
#define GP_WB_STANDBY_RESET_ES_EVENT_MASK    0x00000080
#define GP_WB_STANDBY_RESET_ES_EVENT_LSB     7

#define GP_WB_STANDBY_RESET_EPI_GPIO_ADDRESS 0x806
#define GP_WB_STANDBY_RESET_EPI_GPIO_LEN     1
#define GP_WB_STANDBY_RESET_EPI_GPIO_MASK    0x00000100
#define GP_WB_STANDBY_RESET_EPI_GPIO_LSB     8

#define GP_WB_STANDBY_RESET_EPI_SSP_ADDRESS 0x806
#define GP_WB_STANDBY_RESET_EPI_SSP_LEN     1
#define GP_WB_STANDBY_RESET_EPI_SSP_MASK    0x00000200
#define GP_WB_STANDBY_RESET_EPI_SSP_LSB     9

#define GP_WB_STANDBY_RESET_EPI_COEX_ADDRESS 0x806
#define GP_WB_STANDBY_RESET_EPI_COEX_LEN     1
#define GP_WB_STANDBY_RESET_EPI_COEX_MASK    0x00000400
#define GP_WB_STANDBY_RESET_EPI_COEX_LSB     10

#define GP_WB_STANDBY_RESET_EPI_UART_ADDRESS 0x806
#define GP_WB_STANDBY_RESET_EPI_UART_LEN     1
#define GP_WB_STANDBY_RESET_EPI_UART_MASK    0x00000800
#define GP_WB_STANDBY_RESET_EPI_UART_LSB     11

#define GP_WB_STANDBY_RESET_EPI_KEYPAD_ADDRESS 0x806
#define GP_WB_STANDBY_RESET_EPI_KEYPAD_LEN     1
#define GP_WB_STANDBY_RESET_EPI_KEYPAD_MASK    0x00001000
#define GP_WB_STANDBY_RESET_EPI_KEYPAD_LSB     12

#define GP_WB_STANDBY_RESET_EPI_SPI_M_ADDRESS 0x806
#define GP_WB_STANDBY_RESET_EPI_SPI_M_LEN     1
#define GP_WB_STANDBY_RESET_EPI_SPI_M_MASK    0x00002000
#define GP_WB_STANDBY_RESET_EPI_SPI_M_LSB     13

#define GP_WB_STANDBY_RESET_EPI_TWI_M_ADDRESS 0x806
#define GP_WB_STANDBY_RESET_EPI_TWI_M_LEN     1
#define GP_WB_STANDBY_RESET_EPI_TWI_M_MASK    0x00004000
#define GP_WB_STANDBY_RESET_EPI_TWI_M_LSB     14

#define GP_WB_STANDBY_RESET_EPI_IR_ADDRESS 0x806
#define GP_WB_STANDBY_RESET_EPI_IR_LEN     1
#define GP_WB_STANDBY_RESET_EPI_IR_MASK    0x00008000
#define GP_WB_STANDBY_RESET_EPI_IR_LSB     15

#define GP_WB_STANDBY_RESET_EPI_LED_ADDRESS 0x806
#define GP_WB_STANDBY_RESET_EPI_LED_LEN     1
#define GP_WB_STANDBY_RESET_EPI_LED_MASK    0x00010000
#define GP_WB_STANDBY_RESET_EPI_LED_LSB     16

#define GP_WB_STANDBY_RESET_EPI_ADCIF_ADDRESS 0x806
#define GP_WB_STANDBY_RESET_EPI_ADCIF_LEN     1
#define GP_WB_STANDBY_RESET_EPI_ADCIF_MASK    0x00020000
#define GP_WB_STANDBY_RESET_EPI_ADCIF_LSB     17

#define GP_WB_STANDBY_RESET_EPI_IPC_ADDRESS 0x806
#define GP_WB_STANDBY_RESET_EPI_IPC_LEN     1
#define GP_WB_STANDBY_RESET_EPI_IPC_MASK    0x00040000
#define GP_WB_STANDBY_RESET_EPI_IPC_LSB     18

#define GP_WB_STANDBY_RESET_EPI_DMA_ADDRESS 0x806
#define GP_WB_STANDBY_RESET_EPI_DMA_LEN     1
#define GP_WB_STANDBY_RESET_EPI_DMA_MASK    0x00080000
#define GP_WB_STANDBY_RESET_EPI_DMA_LSB     19

#define GP_WB_STANDBY_RESET_EPI_PWM_ADDRESS 0x806
#define GP_WB_STANDBY_RESET_EPI_PWM_LEN     1
#define GP_WB_STANDBY_RESET_EPI_PWM_MASK    0x00100000
#define GP_WB_STANDBY_RESET_EPI_PWM_LSB     20

#define GP_WB_STANDBY_RESET_PRG_ADDRESS 0x806
#define GP_WB_STANDBY_RESET_PRG_LEN     1
#define GP_WB_STANDBY_RESET_PRG_MASK    0x00200000
#define GP_WB_STANDBY_RESET_PRG_LSB     21

#define GP_WB_STANDBY_RESET_PHY_ADDRESS 0x806
#define GP_WB_STANDBY_RESET_PHY_LEN     1
#define GP_WB_STANDBY_RESET_PHY_MASK    0x00400000
#define GP_WB_STANDBY_RESET_PHY_LSB     22

#define GP_WB_STANDBY_RESET_RTM_ADDRESS 0x806
#define GP_WB_STANDBY_RESET_RTM_LEN     1
#define GP_WB_STANDBY_RESET_RTM_MASK    0x00800000
#define GP_WB_STANDBY_RESET_RTM_LSB     23

#define GP_WB_STANDBY_RESET_IOB_ADDRESS 0x806
#define GP_WB_STANDBY_RESET_IOB_LEN     1
#define GP_WB_STANDBY_RESET_IOB_MASK    0x01000000
#define GP_WB_STANDBY_RESET_IOB_LSB     24

#define GP_WB_STANDBY_RESET_MM_STBM_ADDRESS 0x806
#define GP_WB_STANDBY_RESET_MM_STBM_LEN     1
#define GP_WB_STANDBY_RESET_MM_STBM_MASK    0x02000000
#define GP_WB_STANDBY_RESET_MM_STBM_LSB     25

#define GP_WB_STANDBY_RESET_MM_FLASH_ADDRESS 0x806
#define GP_WB_STANDBY_RESET_MM_FLASH_LEN     1
#define GP_WB_STANDBY_RESET_MM_FLASH_MASK    0x04000000
#define GP_WB_STANDBY_RESET_MM_FLASH_LSB     26

#define GP_WB_STANDBY_RESET_MSI_CORE_ADDRESS 0x806
#define GP_WB_STANDBY_RESET_MSI_CORE_LEN     1
#define GP_WB_STANDBY_RESET_MSI_CORE_MASK    0x08000000
#define GP_WB_STANDBY_RESET_MSI_CORE_LSB     27

#define GP_WB_STANDBY_RESET_REGMAP_IOB_ADDRESS 0x80A
#define GP_WB_STANDBY_RESET_REGMAP_IOB_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_IOB_MASK    0x00000001
#define GP_WB_STANDBY_RESET_REGMAP_IOB_LSB     0

#define GP_WB_STANDBY_RESET_REGMAP_STBC_ADDRESS 0x80A
#define GP_WB_STANDBY_RESET_REGMAP_STBC_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_STBC_MASK    0x00000002
#define GP_WB_STANDBY_RESET_REGMAP_STBC_LSB     1

#define GP_WB_STANDBY_RESET_REGMAP_INT_UC_ADDRESS 0x80A
#define GP_WB_STANDBY_RESET_REGMAP_INT_UC_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_INT_UC_MASK    0x00000004
#define GP_WB_STANDBY_RESET_REGMAP_INT_UC_LSB     2

#define GP_WB_STANDBY_RESET_REGMAP_SEQ_ADDRESS 0x80A
#define GP_WB_STANDBY_RESET_REGMAP_SEQ_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_SEQ_MASK    0x00000008
#define GP_WB_STANDBY_RESET_REGMAP_SEQ_LSB     3

#define GP_WB_STANDBY_RESET_REGMAP_ES_ADDRESS 0x80A
#define GP_WB_STANDBY_RESET_REGMAP_ES_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_ES_MASK    0x00000010
#define GP_WB_STANDBY_RESET_REGMAP_ES_LSB     4

#define GP_WB_STANDBY_RESET_REGMAP_EPI_GPIO_ADDRESS 0x80A
#define GP_WB_STANDBY_RESET_REGMAP_EPI_GPIO_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_EPI_GPIO_MASK    0x00000020
#define GP_WB_STANDBY_RESET_REGMAP_EPI_GPIO_LSB     5

#define GP_WB_STANDBY_RESET_REGMAP_EPI_TWI_M_ADDRESS 0x80A
#define GP_WB_STANDBY_RESET_REGMAP_EPI_TWI_M_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_EPI_TWI_M_MASK    0x00000040
#define GP_WB_STANDBY_RESET_REGMAP_EPI_TWI_M_LSB     6

#define GP_WB_STANDBY_RESET_REGMAP_EPI_SSP_ADDRESS 0x80A
#define GP_WB_STANDBY_RESET_REGMAP_EPI_SSP_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_EPI_SSP_MASK    0x00000080
#define GP_WB_STANDBY_RESET_REGMAP_EPI_SSP_LSB     7

#define GP_WB_STANDBY_RESET_REGMAP_EPI_COEX_ADDRESS 0x80A
#define GP_WB_STANDBY_RESET_REGMAP_EPI_COEX_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_EPI_COEX_MASK    0x00000100
#define GP_WB_STANDBY_RESET_REGMAP_EPI_COEX_LSB     8

#define GP_WB_STANDBY_RESET_REGMAP_EPI_UART_ADDRESS 0x80A
#define GP_WB_STANDBY_RESET_REGMAP_EPI_UART_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_EPI_UART_MASK    0x00000200
#define GP_WB_STANDBY_RESET_REGMAP_EPI_UART_LSB     9

#define GP_WB_STANDBY_RESET_REGMAP_EPI_KEYPAD_ADDRESS 0x80A
#define GP_WB_STANDBY_RESET_REGMAP_EPI_KEYPAD_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_EPI_KEYPAD_MASK    0x00000400
#define GP_WB_STANDBY_RESET_REGMAP_EPI_KEYPAD_LSB     10

#define GP_WB_STANDBY_RESET_REGMAP_EPI_SPI_M_ADDRESS 0x80A
#define GP_WB_STANDBY_RESET_REGMAP_EPI_SPI_M_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_EPI_SPI_M_MASK    0x00000800
#define GP_WB_STANDBY_RESET_REGMAP_EPI_SPI_M_LSB     11

#define GP_WB_STANDBY_RESET_REGMAP_EPI_IR_ADDRESS 0x80A
#define GP_WB_STANDBY_RESET_REGMAP_EPI_IR_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_EPI_IR_MASK    0x00001000
#define GP_WB_STANDBY_RESET_REGMAP_EPI_IR_LSB     12

#define GP_WB_STANDBY_RESET_REGMAP_EPI_LED_ADDRESS 0x80A
#define GP_WB_STANDBY_RESET_REGMAP_EPI_LED_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_EPI_LED_MASK    0x00002000
#define GP_WB_STANDBY_RESET_REGMAP_EPI_LED_LSB     13

#define GP_WB_STANDBY_RESET_REGMAP_EPI_ADCIF_ADDRESS 0x80A
#define GP_WB_STANDBY_RESET_REGMAP_EPI_ADCIF_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_EPI_ADCIF_MASK    0x00004000
#define GP_WB_STANDBY_RESET_REGMAP_EPI_ADCIF_LSB     14

#define GP_WB_STANDBY_RESET_REGMAP_EPI_IPC_ADDRESS 0x80A
#define GP_WB_STANDBY_RESET_REGMAP_EPI_IPC_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_EPI_IPC_MASK    0x00008000
#define GP_WB_STANDBY_RESET_REGMAP_EPI_IPC_LSB     15

#define GP_WB_STANDBY_RESET_REGMAP_EPI_DMA_ADDRESS 0x80A
#define GP_WB_STANDBY_RESET_REGMAP_EPI_DMA_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_EPI_DMA_MASK    0x00010000
#define GP_WB_STANDBY_RESET_REGMAP_EPI_DMA_LSB     16

#define GP_WB_STANDBY_RESET_REGMAP_EPI_PWM_ADDRESS 0x80A
#define GP_WB_STANDBY_RESET_REGMAP_EPI_PWM_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_EPI_PWM_MASK    0x00020000
#define GP_WB_STANDBY_RESET_REGMAP_EPI_PWM_LSB     17

#define GP_WB_STANDBY_RESET_REGMAP_PRG_ADDRESS 0x80A
#define GP_WB_STANDBY_RESET_REGMAP_PRG_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_PRG_MASK    0x00040000
#define GP_WB_STANDBY_RESET_REGMAP_PRG_LSB     18

#define GP_WB_STANDBY_RESET_REGMAP_PHY_ADDRESS 0x80A
#define GP_WB_STANDBY_RESET_REGMAP_PHY_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_PHY_MASK    0x00080000
#define GP_WB_STANDBY_RESET_REGMAP_PHY_LSB     19

#define GP_WB_STANDBY_RESET_REGMAP_RTM_ADDRESS 0x80A
#define GP_WB_STANDBY_RESET_REGMAP_RTM_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_RTM_MASK    0x00100000
#define GP_WB_STANDBY_RESET_REGMAP_RTM_LSB     20

#define GP_WB_STANDBY_RESET_REGMAP_RTM_QTA_ADDRESS 0x80A
#define GP_WB_STANDBY_RESET_REGMAP_RTM_QTA_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_RTM_QTA_MASK    0x00200000
#define GP_WB_STANDBY_RESET_REGMAP_RTM_QTA_LSB     21

#define GP_WB_STANDBY_RESET_REGMAP_MM_ADDRESS 0x80A
#define GP_WB_STANDBY_RESET_REGMAP_MM_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_MM_MASK    0x00400000
#define GP_WB_STANDBY_RESET_REGMAP_MM_LSB     22

#define GP_WB_STANDBY_RESET_REGMAP_MSI_INT_CTRL_ADDRESS 0x80A
#define GP_WB_STANDBY_RESET_REGMAP_MSI_INT_CTRL_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_MSI_INT_CTRL_MASK    0x00800000
#define GP_WB_STANDBY_RESET_REGMAP_MSI_INT_CTRL_LSB     23

#define GP_WB_STANDBY_RESET_REGMAP_MSI_CORE_ADDRESS 0x80A
#define GP_WB_STANDBY_RESET_REGMAP_MSI_CORE_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_MSI_CORE_MASK    0x01000000
#define GP_WB_STANDBY_RESET_REGMAP_MSI_CORE_LSB     24

#define GP_WB_STANDBY_RESET_REGMAP_PBM_ADMIN_ADDRESS 0x80A
#define GP_WB_STANDBY_RESET_REGMAP_PBM_ADMIN_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_PBM_ADMIN_MASK    0x02000000
#define GP_WB_STANDBY_RESET_REGMAP_PBM_ADMIN_LSB     25

#define GP_WB_STANDBY_RESET_REGMAP_EPI_SPI_S_ADDRESS 0x80A
#define GP_WB_STANDBY_RESET_REGMAP_EPI_SPI_S_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_EPI_SPI_S_MASK    0x04000000
#define GP_WB_STANDBY_RESET_REGMAP_EPI_SPI_S_LSB     26

#define GP_WB_STANDBY_RESET_REGMAP_EPI_TWI_S_ADDRESS 0x80A
#define GP_WB_STANDBY_RESET_REGMAP_EPI_TWI_S_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_EPI_TWI_S_MASK    0x08000000
#define GP_WB_STANDBY_RESET_REGMAP_EPI_TWI_S_LSB     27

#define GP_WB_STANDBY_CLK_ENA_CPU_ADDRESS 0x80E
#define GP_WB_STANDBY_CLK_ENA_CPU_LEN     1
#define GP_WB_STANDBY_CLK_ENA_CPU_MASK    0x00000001
#define GP_WB_STANDBY_CLK_ENA_CPU_LSB     0

#define GP_WB_STANDBY_CLK_ENA_INT_UC_ADDRESS 0x80E
#define GP_WB_STANDBY_CLK_ENA_INT_UC_LEN     1
#define GP_WB_STANDBY_CLK_ENA_INT_UC_MASK    0x00000002
#define GP_WB_STANDBY_CLK_ENA_INT_UC_LSB     1

#define GP_WB_STANDBY_CLK_ENA_EPI_SPI_S_ADDRESS 0x80E
#define GP_WB_STANDBY_CLK_ENA_EPI_SPI_S_LEN     1
#define GP_WB_STANDBY_CLK_ENA_EPI_SPI_S_MASK    0x00000004
#define GP_WB_STANDBY_CLK_ENA_EPI_SPI_S_LSB     2

#define GP_WB_STANDBY_CLK_ENA_EPI_TWI_S_ADDRESS 0x80E
#define GP_WB_STANDBY_CLK_ENA_EPI_TWI_S_LEN     1
#define GP_WB_STANDBY_CLK_ENA_EPI_TWI_S_MASK    0x00000008
#define GP_WB_STANDBY_CLK_ENA_EPI_TWI_S_LSB     3

#define GP_WB_STANDBY_CLK_ENA_SEQ_ADDRESS 0x80E
#define GP_WB_STANDBY_CLK_ENA_SEQ_LEN     1
#define GP_WB_STANDBY_CLK_ENA_SEQ_MASK    0x00000010
#define GP_WB_STANDBY_CLK_ENA_SEQ_LSB     4

#define GP_WB_STANDBY_CLK_ENA_ES_TIMEREF_ADDRESS 0x80E
#define GP_WB_STANDBY_CLK_ENA_ES_TIMEREF_LEN     1
#define GP_WB_STANDBY_CLK_ENA_ES_TIMEREF_MASK    0x00000020
#define GP_WB_STANDBY_CLK_ENA_ES_TIMEREF_LSB     5

#define GP_WB_STANDBY_CLK_ENA_ES_EVENT_ADDRESS 0x80E
#define GP_WB_STANDBY_CLK_ENA_ES_EVENT_LEN     1
#define GP_WB_STANDBY_CLK_ENA_ES_EVENT_MASK    0x00000040
#define GP_WB_STANDBY_CLK_ENA_ES_EVENT_LSB     6

#define GP_WB_STANDBY_CLK_ENA_EPI_GPIO_ADDRESS 0x80E
#define GP_WB_STANDBY_CLK_ENA_EPI_GPIO_LEN     1
#define GP_WB_STANDBY_CLK_ENA_EPI_GPIO_MASK    0x00000080
#define GP_WB_STANDBY_CLK_ENA_EPI_GPIO_LSB     7

#define GP_WB_STANDBY_CLK_ENA_EPI_SSP_ADDRESS 0x80E
#define GP_WB_STANDBY_CLK_ENA_EPI_SSP_LEN     1
#define GP_WB_STANDBY_CLK_ENA_EPI_SSP_MASK    0x00000100
#define GP_WB_STANDBY_CLK_ENA_EPI_SSP_LSB     8

#define GP_WB_STANDBY_CLK_ENA_EPI_COEX_ADDRESS 0x80E
#define GP_WB_STANDBY_CLK_ENA_EPI_COEX_LEN     1
#define GP_WB_STANDBY_CLK_ENA_EPI_COEX_MASK    0x00000200
#define GP_WB_STANDBY_CLK_ENA_EPI_COEX_LSB     9

#define GP_WB_STANDBY_CLK_ENA_EPI_UART_ADDRESS 0x80E
#define GP_WB_STANDBY_CLK_ENA_EPI_UART_LEN     1
#define GP_WB_STANDBY_CLK_ENA_EPI_UART_MASK    0x00000400
#define GP_WB_STANDBY_CLK_ENA_EPI_UART_LSB     10

#define GP_WB_STANDBY_CLK_ENA_EPI_KEYPAD_ADDRESS 0x80E
#define GP_WB_STANDBY_CLK_ENA_EPI_KEYPAD_LEN     1
#define GP_WB_STANDBY_CLK_ENA_EPI_KEYPAD_MASK    0x00000800
#define GP_WB_STANDBY_CLK_ENA_EPI_KEYPAD_LSB     11

#define GP_WB_STANDBY_CLK_ENA_EPI_IR_ADDRESS 0x80E
#define GP_WB_STANDBY_CLK_ENA_EPI_IR_LEN     1
#define GP_WB_STANDBY_CLK_ENA_EPI_IR_MASK    0x00001000
#define GP_WB_STANDBY_CLK_ENA_EPI_IR_LSB     12

#define GP_WB_STANDBY_CLK_ENA_EPI_LED_ADDRESS 0x80E
#define GP_WB_STANDBY_CLK_ENA_EPI_LED_LEN     1
#define GP_WB_STANDBY_CLK_ENA_EPI_LED_MASK    0x00002000
#define GP_WB_STANDBY_CLK_ENA_EPI_LED_LSB     13

#define GP_WB_STANDBY_CLK_ENA_EPI_SPI_M_ADDRESS 0x80E
#define GP_WB_STANDBY_CLK_ENA_EPI_SPI_M_LEN     1
#define GP_WB_STANDBY_CLK_ENA_EPI_SPI_M_MASK    0x00004000
#define GP_WB_STANDBY_CLK_ENA_EPI_SPI_M_LSB     14

#define GP_WB_STANDBY_CLK_ENA_EPI_TWI_M_ADDRESS 0x80E
#define GP_WB_STANDBY_CLK_ENA_EPI_TWI_M_LEN     1
#define GP_WB_STANDBY_CLK_ENA_EPI_TWI_M_MASK    0x00008000
#define GP_WB_STANDBY_CLK_ENA_EPI_TWI_M_LSB     15

#define GP_WB_STANDBY_CLK_ENA_EPI_ADCIF_ADDRESS 0x80E
#define GP_WB_STANDBY_CLK_ENA_EPI_ADCIF_LEN     1
#define GP_WB_STANDBY_CLK_ENA_EPI_ADCIF_MASK    0x00010000
#define GP_WB_STANDBY_CLK_ENA_EPI_ADCIF_LSB     16

#define GP_WB_STANDBY_CLK_ENA_EPI_IPC_ADDRESS 0x80E
#define GP_WB_STANDBY_CLK_ENA_EPI_IPC_LEN     1
#define GP_WB_STANDBY_CLK_ENA_EPI_IPC_MASK    0x00020000
#define GP_WB_STANDBY_CLK_ENA_EPI_IPC_LSB     17

#define GP_WB_STANDBY_CLK_ENA_EPI_DMA_ADDRESS 0x80E
#define GP_WB_STANDBY_CLK_ENA_EPI_DMA_LEN     1
#define GP_WB_STANDBY_CLK_ENA_EPI_DMA_MASK    0x00040000
#define GP_WB_STANDBY_CLK_ENA_EPI_DMA_LSB     18

#define GP_WB_STANDBY_CLK_ENA_EPI_PWM_ADDRESS 0x80E
#define GP_WB_STANDBY_CLK_ENA_EPI_PWM_LEN     1
#define GP_WB_STANDBY_CLK_ENA_EPI_PWM_MASK    0x00080000
#define GP_WB_STANDBY_CLK_ENA_EPI_PWM_LSB     19

#define GP_WB_STANDBY_CLK_ENA_PRG_ADDRESS 0x80E
#define GP_WB_STANDBY_CLK_ENA_PRG_LEN     1
#define GP_WB_STANDBY_CLK_ENA_PRG_MASK    0x00100000
#define GP_WB_STANDBY_CLK_ENA_PRG_LSB     20

#define GP_WB_STANDBY_CLK_ENA_PHY_ADDRESS 0x80E
#define GP_WB_STANDBY_CLK_ENA_PHY_LEN     1
#define GP_WB_STANDBY_CLK_ENA_PHY_MASK    0x00200000
#define GP_WB_STANDBY_CLK_ENA_PHY_LSB     21

#define GP_WB_STANDBY_CLK_ENA_RTM_ADDRESS 0x80E
#define GP_WB_STANDBY_CLK_ENA_RTM_LEN     1
#define GP_WB_STANDBY_CLK_ENA_RTM_MASK    0x00400000
#define GP_WB_STANDBY_CLK_ENA_RTM_LSB     22

#define GP_WB_STANDBY_CLK_ENA_MM_STBM_ADDRESS 0x80E
#define GP_WB_STANDBY_CLK_ENA_MM_STBM_LEN     1
#define GP_WB_STANDBY_CLK_ENA_MM_STBM_MASK    0x00800000
#define GP_WB_STANDBY_CLK_ENA_MM_STBM_LSB     23

#define GP_WB_STANDBY_CLK_ENA_MM_FLASH_ADDRESS 0x80E
#define GP_WB_STANDBY_CLK_ENA_MM_FLASH_LEN     1
#define GP_WB_STANDBY_CLK_ENA_MM_FLASH_MASK    0x01000000
#define GP_WB_STANDBY_CLK_ENA_MM_FLASH_LSB     24

#define GP_WB_STANDBY_CLK_ENA_MSI_CORE_ADDRESS 0x80E
#define GP_WB_STANDBY_CLK_ENA_MSI_CORE_LEN     1
#define GP_WB_STANDBY_CLK_ENA_MSI_CORE_MASK    0x02000000
#define GP_WB_STANDBY_CLK_ENA_MSI_CORE_LSB     25

#define GP_WB_STANDBY_CLK_ENA_REGMAP_IOB_ADDRESS 0x812
#define GP_WB_STANDBY_CLK_ENA_REGMAP_IOB_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_IOB_MASK    0x00000001
#define GP_WB_STANDBY_CLK_ENA_REGMAP_IOB_LSB     0

#define GP_WB_STANDBY_CLK_ENA_REGMAP_PMUD_ADDRESS 0x812
#define GP_WB_STANDBY_CLK_ENA_REGMAP_PMUD_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_PMUD_MASK    0x00000002
#define GP_WB_STANDBY_CLK_ENA_REGMAP_PMUD_LSB     1

#define GP_WB_STANDBY_CLK_ENA_REGMAP_INT_UC_ADDRESS 0x812
#define GP_WB_STANDBY_CLK_ENA_REGMAP_INT_UC_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_INT_UC_MASK    0x00000004
#define GP_WB_STANDBY_CLK_ENA_REGMAP_INT_UC_LSB     2

#define GP_WB_STANDBY_CLK_ENA_REGMAP_SEQ_ADDRESS 0x812
#define GP_WB_STANDBY_CLK_ENA_REGMAP_SEQ_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_SEQ_MASK    0x00000008
#define GP_WB_STANDBY_CLK_ENA_REGMAP_SEQ_LSB     3

#define GP_WB_STANDBY_CLK_ENA_REGMAP_ES_ADDRESS 0x812
#define GP_WB_STANDBY_CLK_ENA_REGMAP_ES_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_ES_MASK    0x00000010
#define GP_WB_STANDBY_CLK_ENA_REGMAP_ES_LSB     4

#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_GPIO_ADDRESS 0x812
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_GPIO_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_GPIO_MASK    0x00000020
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_GPIO_LSB     5

#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_TWI_M_ADDRESS 0x812
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_TWI_M_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_TWI_M_MASK    0x00000040
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_TWI_M_LSB     6

#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_SSP_ADDRESS 0x812
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_SSP_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_SSP_MASK    0x00000080
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_SSP_LSB     7

#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_COEX_ADDRESS 0x812
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_COEX_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_COEX_MASK    0x00000100
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_COEX_LSB     8

#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_UART_ADDRESS 0x812
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_UART_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_UART_MASK    0x00000200
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_UART_LSB     9

#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_KEYPAD_ADDRESS 0x812
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_KEYPAD_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_KEYPAD_MASK    0x00000400
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_KEYPAD_LSB     10

#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_SPI_M_ADDRESS 0x812
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_SPI_M_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_SPI_M_MASK    0x00000800
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_SPI_M_LSB     11

#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_IR_ADDRESS 0x812
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_IR_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_IR_MASK    0x00001000
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_IR_LSB     12

#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_LED_ADDRESS 0x812
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_LED_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_LED_MASK    0x00002000
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_LED_LSB     13

#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_IPC_ADDRESS 0x812
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_IPC_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_IPC_MASK    0x00004000
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_IPC_LSB     14

#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_ADCIF_ADDRESS 0x812
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_ADCIF_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_ADCIF_MASK    0x00008000
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_ADCIF_LSB     15

#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_DMA_ADDRESS 0x812
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_DMA_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_DMA_MASK    0x00010000
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_DMA_LSB     16

#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_PWM_ADDRESS 0x812
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_PWM_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_PWM_MASK    0x00020000
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_PWM_LSB     17

#define GP_WB_STANDBY_CLK_ENA_REGMAP_PRG_ADDRESS 0x812
#define GP_WB_STANDBY_CLK_ENA_REGMAP_PRG_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_PRG_MASK    0x00040000
#define GP_WB_STANDBY_CLK_ENA_REGMAP_PRG_LSB     18

#define GP_WB_STANDBY_CLK_ENA_REGMAP_PHY_ADDRESS 0x812
#define GP_WB_STANDBY_CLK_ENA_REGMAP_PHY_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_PHY_MASK    0x00080000
#define GP_WB_STANDBY_CLK_ENA_REGMAP_PHY_LSB     19

#define GP_WB_STANDBY_CLK_ENA_REGMAP_RTM_ADDRESS 0x812
#define GP_WB_STANDBY_CLK_ENA_REGMAP_RTM_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_RTM_MASK    0x00100000
#define GP_WB_STANDBY_CLK_ENA_REGMAP_RTM_LSB     20

#define GP_WB_STANDBY_CLK_ENA_REGMAP_RTM_QTA_ADDRESS 0x812
#define GP_WB_STANDBY_CLK_ENA_REGMAP_RTM_QTA_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_RTM_QTA_MASK    0x00200000
#define GP_WB_STANDBY_CLK_ENA_REGMAP_RTM_QTA_LSB     21

#define GP_WB_STANDBY_CLK_ENA_REGMAP_MM_ADDRESS 0x812
#define GP_WB_STANDBY_CLK_ENA_REGMAP_MM_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_MM_MASK    0x00400000
#define GP_WB_STANDBY_CLK_ENA_REGMAP_MM_LSB     22

#define GP_WB_STANDBY_CLK_ENA_REGMAP_MSI_INT_CTRL_ADDRESS 0x812
#define GP_WB_STANDBY_CLK_ENA_REGMAP_MSI_INT_CTRL_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_MSI_INT_CTRL_MASK    0x00800000
#define GP_WB_STANDBY_CLK_ENA_REGMAP_MSI_INT_CTRL_LSB     23

#define GP_WB_STANDBY_CLK_ENA_REGMAP_MSI_CORE_ADDRESS 0x812
#define GP_WB_STANDBY_CLK_ENA_REGMAP_MSI_CORE_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_MSI_CORE_MASK    0x01000000
#define GP_WB_STANDBY_CLK_ENA_REGMAP_MSI_CORE_LSB     24

#define GP_WB_STANDBY_CLK_ENA_REGMAP_PBM_ADMIN_ADDRESS 0x812
#define GP_WB_STANDBY_CLK_ENA_REGMAP_PBM_ADMIN_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_PBM_ADMIN_MASK    0x02000000
#define GP_WB_STANDBY_CLK_ENA_REGMAP_PBM_ADMIN_LSB     25

#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_SPI_S_ADDRESS 0x812
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_SPI_S_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_SPI_S_MASK    0x04000000
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_SPI_S_LSB     26

#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_TWI_S_ADDRESS 0x812
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_TWI_S_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_TWI_S_MASK    0x08000000
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_TWI_S_LSB     27

#define GP_WB_STANDBY_SAMPLE_RET_ADDRESS 0x816
#define GP_WB_STANDBY_SAMPLE_RET_LEN     1
#define GP_WB_STANDBY_SAMPLE_RET_MASK    0x01
#define GP_WB_STANDBY_SAMPLE_RET_LSB     0

#define GP_WB_STANDBY_PRELOAD_RET_ADDRESS 0x816
#define GP_WB_STANDBY_PRELOAD_RET_LEN     1
#define GP_WB_STANDBY_PRELOAD_RET_MASK    0x02
#define GP_WB_STANDBY_PRELOAD_RET_LSB     1

#define GP_WB_STANDBY_ENABLE_MAIN_CLOCKS_ADDRESS 0x817
#define GP_WB_STANDBY_ENABLE_MAIN_CLOCKS_LEN     1
#define GP_WB_STANDBY_ENABLE_MAIN_CLOCKS_MASK    0x01
#define GP_WB_STANDBY_ENABLE_MAIN_CLOCKS_LSB     0

#define GP_WB_STANDBY_ACTIVATE_IORING_ADDRESS 0x817
#define GP_WB_STANDBY_ACTIVATE_IORING_LEN     1
#define GP_WB_STANDBY_ACTIVATE_IORING_MASK    0x02
#define GP_WB_STANDBY_ACTIVATE_IORING_LSB     1

#define GP_WB_STANDBY_RADIO_ISOLATE_ADDRESS 0x817
#define GP_WB_STANDBY_RADIO_ISOLATE_LEN     1
#define GP_WB_STANDBY_RADIO_ISOLATE_MASK    0x04
#define GP_WB_STANDBY_RADIO_ISOLATE_LSB     2

#define GP_WB_STANDBY_IGNORE_LDO_RDY_FOR_ISOLATION_ADDRESS 0x817
#define GP_WB_STANDBY_IGNORE_LDO_RDY_FOR_ISOLATION_LEN     1
#define GP_WB_STANDBY_IGNORE_LDO_RDY_FOR_ISOLATION_MASK    0x08
#define GP_WB_STANDBY_IGNORE_LDO_RDY_FOR_ISOLATION_LSB     3

#define GP_WB_STANDBY_OVERRULE_ISOLATION_ADDRESS 0x817
#define GP_WB_STANDBY_OVERRULE_ISOLATION_LEN     1
#define GP_WB_STANDBY_OVERRULE_ISOLATION_MASK    0x10
#define GP_WB_STANDBY_OVERRULE_ISOLATION_LSB     4

#define GP_WB_STANDBY_RTGTS_THRESHOLD_ADDRESS 0x818
#define GP_WB_STANDBY_RTGTS_THRESHOLD_LEN     1
#define GP_WB_STANDBY_RTGTS_THRESHOLD_MASK    0xFF
#define GP_WB_STANDBY_RTGTS_THRESHOLD_LSB     0

#define GP_WB_STANDBY_RTGTS_SW_ES_INTERRUPT_ADDRESS 0x819
#define GP_WB_STANDBY_RTGTS_SW_ES_INTERRUPT_LEN     1
#define GP_WB_STANDBY_RTGTS_SW_ES_INTERRUPT_MASK    0x01
#define GP_WB_STANDBY_RTGTS_SW_ES_INTERRUPT_LSB     0

#define GP_WB_STANDBY_RTGTS_SW_ES_EVENT_HANDLER_ADDRESS 0x819
#define GP_WB_STANDBY_RTGTS_SW_ES_EVENT_HANDLER_LEN     1
#define GP_WB_STANDBY_RTGTS_SW_ES_EVENT_HANDLER_MASK    0x7E
#define GP_WB_STANDBY_RTGTS_SW_ES_EVENT_HANDLER_LSB     1

#define GP_WB_STANDBY_RTGTS_SW_ES_TIME_REFERENCE_ADDRESS 0x81A
#define GP_WB_STANDBY_RTGTS_SW_ES_TIME_REFERENCE_LEN     1
#define GP_WB_STANDBY_RTGTS_SW_ES_TIME_REFERENCE_MASK    0x3F
#define GP_WB_STANDBY_RTGTS_SW_ES_TIME_REFERENCE_LSB     0

#define GP_WB_STANDBY_RTGTS_SW_GPIO_ADDRESS 0x81A
#define GP_WB_STANDBY_RTGTS_SW_GPIO_LEN     1
#define GP_WB_STANDBY_RTGTS_SW_GPIO_MASK    0x40
#define GP_WB_STANDBY_RTGTS_SW_GPIO_LSB     6

#define GP_WB_STANDBY_RTGTS_SW_LED_ADDRESS 0x81A
#define GP_WB_STANDBY_RTGTS_SW_LED_LEN     1
#define GP_WB_STANDBY_RTGTS_SW_LED_MASK    0x80
#define GP_WB_STANDBY_RTGTS_SW_LED_LSB     7

#define GP_WB_STANDBY_RTGTS_SW_DPS_ADDRESS 0x81B
#define GP_WB_STANDBY_RTGTS_SW_DPS_LEN     1
#define GP_WB_STANDBY_RTGTS_SW_DPS_MASK    0x03
#define GP_WB_STANDBY_RTGTS_SW_DPS_LSB     0

#define GP_WB_STANDBY_RTGTS_SW_MSI_PERIP_ADDRESS 0x81B
#define GP_WB_STANDBY_RTGTS_SW_MSI_PERIP_LEN     1
#define GP_WB_STANDBY_RTGTS_SW_MSI_PERIP_MASK    0x08
#define GP_WB_STANDBY_RTGTS_SW_MSI_PERIP_LSB     3

#define GP_WB_STANDBY_RTGTS_SW_INTERRUPTS_ADDRESS 0x81B
#define GP_WB_STANDBY_RTGTS_SW_INTERRUPTS_LEN     1
#define GP_WB_STANDBY_RTGTS_SW_INTERRUPTS_MASK    0x10
#define GP_WB_STANDBY_RTGTS_SW_INTERRUPTS_LSB     4

#define GP_WB_STANDBY_RTGTS_SW_KEYPAD_ADDRESS 0x81B
#define GP_WB_STANDBY_RTGTS_SW_KEYPAD_LEN     1
#define GP_WB_STANDBY_RTGTS_SW_KEYPAD_MASK    0x20
#define GP_WB_STANDBY_RTGTS_SW_KEYPAD_LSB     5

#define GP_WB_STANDBY_RTGTS_SW_INTUC_ADDRESS 0x81B
#define GP_WB_STANDBY_RTGTS_SW_INTUC_LEN     1
#define GP_WB_STANDBY_RTGTS_SW_INTUC_MASK    0x40
#define GP_WB_STANDBY_RTGTS_SW_INTUC_LSB     6

#define GP_WB_STANDBY_RTGTS_SW_SPI_SL_ADDRESS 0x81C
#define GP_WB_STANDBY_RTGTS_SW_SPI_SL_LEN     1
#define GP_WB_STANDBY_RTGTS_SW_SPI_SL_MASK    0x01
#define GP_WB_STANDBY_RTGTS_SW_SPI_SL_LSB     0

#define GP_WB_STANDBY_RTGTS_SW_I2C_SL_ADDRESS 0x81C
#define GP_WB_STANDBY_RTGTS_SW_I2C_SL_LEN     1
#define GP_WB_STANDBY_RTGTS_SW_I2C_SL_MASK    0x02
#define GP_WB_STANDBY_RTGTS_SW_I2C_SL_LSB     1

#define GP_WB_STANDBY_RTGTS_SW_UART_ADDRESS 0x81C
#define GP_WB_STANDBY_RTGTS_SW_UART_LEN     1
#define GP_WB_STANDBY_RTGTS_SW_UART_MASK    0x04
#define GP_WB_STANDBY_RTGTS_SW_UART_LSB     2

#define GP_WB_STANDBY_RTGTS_SW_ADDRESS 0x81D
#define GP_WB_STANDBY_RTGTS_SW_LEN     1
#define GP_WB_STANDBY_RTGTS_SW_MASK    0x01
#define GP_WB_STANDBY_RTGTS_SW_LSB     0

#define GP_WB_STANDBY_WAIT_FOR_NVM_DPDOWN_ADDRESS 0x81E
#define GP_WB_STANDBY_WAIT_FOR_NVM_DPDOWN_LEN     1
#define GP_WB_STANDBY_WAIT_FOR_NVM_DPDOWN_MASK    0x01
#define GP_WB_STANDBY_WAIT_FOR_NVM_DPDOWN_LSB     0

#define GP_WB_STANDBY_KEEP_NVM_ON_DURING_ACTIVE_ADDRESS 0x81E
#define GP_WB_STANDBY_KEEP_NVM_ON_DURING_ACTIVE_LEN     1
#define GP_WB_STANDBY_KEEP_NVM_ON_DURING_ACTIVE_MASK    0x02
#define GP_WB_STANDBY_KEEP_NVM_ON_DURING_ACTIVE_LSB     1

#define GP_WB_STANDBY_RTGTS_STATUS_ES_INTERRUPT_ADDRESS 0x81F
#define GP_WB_STANDBY_RTGTS_STATUS_ES_INTERRUPT_LEN     1
#define GP_WB_STANDBY_RTGTS_STATUS_ES_INTERRUPT_MASK    0x01
#define GP_WB_STANDBY_RTGTS_STATUS_ES_INTERRUPT_LSB     0

#define GP_WB_STANDBY_RTGTS_STATUS_ES_EVENT_HANDLER_ADDRESS 0x81F
#define GP_WB_STANDBY_RTGTS_STATUS_ES_EVENT_HANDLER_LEN     1
#define GP_WB_STANDBY_RTGTS_STATUS_ES_EVENT_HANDLER_MASK    0x7E
#define GP_WB_STANDBY_RTGTS_STATUS_ES_EVENT_HANDLER_LSB     1

#define GP_WB_STANDBY_RTGTS_STATUS_ES_TIME_REFERENCE_ADDRESS 0x820
#define GP_WB_STANDBY_RTGTS_STATUS_ES_TIME_REFERENCE_LEN     1
#define GP_WB_STANDBY_RTGTS_STATUS_ES_TIME_REFERENCE_MASK    0x3F
#define GP_WB_STANDBY_RTGTS_STATUS_ES_TIME_REFERENCE_LSB     0

#define GP_WB_STANDBY_RTGTS_STATUS_GPIO_ADDRESS 0x820
#define GP_WB_STANDBY_RTGTS_STATUS_GPIO_LEN     1
#define GP_WB_STANDBY_RTGTS_STATUS_GPIO_MASK    0x40
#define GP_WB_STANDBY_RTGTS_STATUS_GPIO_LSB     6

#define GP_WB_STANDBY_RTGTS_STATUS_LED_ADDRESS 0x820
#define GP_WB_STANDBY_RTGTS_STATUS_LED_LEN     1
#define GP_WB_STANDBY_RTGTS_STATUS_LED_MASK    0x80
#define GP_WB_STANDBY_RTGTS_STATUS_LED_LSB     7

#define GP_WB_STANDBY_RTGTS_STATUS_DPS_ADDRESS 0x821
#define GP_WB_STANDBY_RTGTS_STATUS_DPS_LEN     1
#define GP_WB_STANDBY_RTGTS_STATUS_DPS_MASK    0x03
#define GP_WB_STANDBY_RTGTS_STATUS_DPS_LSB     0

#define GP_WB_STANDBY_RTGTS_STATUS_MSI_PERIP_ADDRESS 0x821
#define GP_WB_STANDBY_RTGTS_STATUS_MSI_PERIP_LEN     1
#define GP_WB_STANDBY_RTGTS_STATUS_MSI_PERIP_MASK    0x08
#define GP_WB_STANDBY_RTGTS_STATUS_MSI_PERIP_LSB     3

#define GP_WB_STANDBY_RTGTS_STATUS_INTERRUPTS_ADDRESS 0x821
#define GP_WB_STANDBY_RTGTS_STATUS_INTERRUPTS_LEN     1
#define GP_WB_STANDBY_RTGTS_STATUS_INTERRUPTS_MASK    0x10
#define GP_WB_STANDBY_RTGTS_STATUS_INTERRUPTS_LSB     4

#define GP_WB_STANDBY_RTGTS_STATUS_KEYPAD_ADDRESS 0x821
#define GP_WB_STANDBY_RTGTS_STATUS_KEYPAD_LEN     1
#define GP_WB_STANDBY_RTGTS_STATUS_KEYPAD_MASK    0x20
#define GP_WB_STANDBY_RTGTS_STATUS_KEYPAD_LSB     5

#define GP_WB_STANDBY_RTGTS_STATUS_INTUC_ADDRESS 0x821
#define GP_WB_STANDBY_RTGTS_STATUS_INTUC_LEN     1
#define GP_WB_STANDBY_RTGTS_STATUS_INTUC_MASK    0x40
#define GP_WB_STANDBY_RTGTS_STATUS_INTUC_LSB     6

#define GP_WB_STANDBY_RTGTS_STATUS_SPI_SL_ADDRESS 0x822
#define GP_WB_STANDBY_RTGTS_STATUS_SPI_SL_LEN     1
#define GP_WB_STANDBY_RTGTS_STATUS_SPI_SL_MASK    0x01
#define GP_WB_STANDBY_RTGTS_STATUS_SPI_SL_LSB     0

#define GP_WB_STANDBY_RTGTS_STATUS_I2C_SL_ADDRESS 0x822
#define GP_WB_STANDBY_RTGTS_STATUS_I2C_SL_LEN     1
#define GP_WB_STANDBY_RTGTS_STATUS_I2C_SL_MASK    0x02
#define GP_WB_STANDBY_RTGTS_STATUS_I2C_SL_LSB     1

#define GP_WB_STANDBY_RTGTS_STATUS_UART_ADDRESS 0x822
#define GP_WB_STANDBY_RTGTS_STATUS_UART_LEN     1
#define GP_WB_STANDBY_RTGTS_STATUS_UART_MASK    0x04
#define GP_WB_STANDBY_RTGTS_STATUS_UART_LSB     2

#define GP_WB_STANDBY_UNMASKED_PORD_INTERRUPT_ADDRESS 0x823
#define GP_WB_STANDBY_UNMASKED_PORD_INTERRUPT_LEN     1
#define GP_WB_STANDBY_UNMASKED_PORD_INTERRUPT_MASK    0x01
#define GP_WB_STANDBY_UNMASKED_PORD_INTERRUPT_LSB     0

#define GP_WB_STANDBY_UNMASKED_ACTIVE_INTERRUPT_ADDRESS 0x823
#define GP_WB_STANDBY_UNMASKED_ACTIVE_INTERRUPT_LEN     1
#define GP_WB_STANDBY_UNMASKED_ACTIVE_INTERRUPT_MASK    0x02
#define GP_WB_STANDBY_UNMASKED_ACTIVE_INTERRUPT_LSB     1

#define GP_WB_STANDBY_UNMASKED_ISO_TX_INTERRUPT_ADDRESS 0x823
#define GP_WB_STANDBY_UNMASKED_ISO_TX_INTERRUPT_LEN     1
#define GP_WB_STANDBY_UNMASKED_ISO_TX_INTERRUPT_MASK    0x04
#define GP_WB_STANDBY_UNMASKED_ISO_TX_INTERRUPT_LSB     2

#define GP_WB_STANDBY_UNMASKED_VRR_BROWNOUT_INTERRUPT_ADDRESS 0x823
#define GP_WB_STANDBY_UNMASKED_VRR_BROWNOUT_INTERRUPT_LEN     1
#define GP_WB_STANDBY_UNMASKED_VRR_BROWNOUT_INTERRUPT_MASK    0x08
#define GP_WB_STANDBY_UNMASKED_VRR_BROWNOUT_INTERRUPT_LSB     3

#define GP_WB_STANDBY_UNMASKED_VLT_STATUS_INTERRUPT_ADDRESS 0x823
#define GP_WB_STANDBY_UNMASKED_VLT_STATUS_INTERRUPT_LEN     1
#define GP_WB_STANDBY_UNMASKED_VLT_STATUS_INTERRUPT_MASK    0x10
#define GP_WB_STANDBY_UNMASKED_VLT_STATUS_INTERRUPT_LSB     4

#define GP_WB_STANDBY_CLR_PORD_INTERRUPT_ADDRESS 0x824
#define GP_WB_STANDBY_CLR_PORD_INTERRUPT_LEN     1
#define GP_WB_STANDBY_CLR_PORD_INTERRUPT_MASK    0x01
#define GP_WB_STANDBY_CLR_PORD_INTERRUPT_LSB     0

#define GP_WB_STANDBY_CLR_ACTIVE_INTERRUPT_ADDRESS 0x824
#define GP_WB_STANDBY_CLR_ACTIVE_INTERRUPT_LEN     1
#define GP_WB_STANDBY_CLR_ACTIVE_INTERRUPT_MASK    0x02
#define GP_WB_STANDBY_CLR_ACTIVE_INTERRUPT_LSB     1

#define GP_WB_STANDBY_CLR_ISO_TX_INTERRUPT_ADDRESS 0x824
#define GP_WB_STANDBY_CLR_ISO_TX_INTERRUPT_LEN     1
#define GP_WB_STANDBY_CLR_ISO_TX_INTERRUPT_MASK    0x04
#define GP_WB_STANDBY_CLR_ISO_TX_INTERRUPT_LSB     2

#define GP_WB_STANDBY_CLR_VRR_BROWNOUT_INTERRUPT_ADDRESS 0x824
#define GP_WB_STANDBY_CLR_VRR_BROWNOUT_INTERRUPT_LEN     1
#define GP_WB_STANDBY_CLR_VRR_BROWNOUT_INTERRUPT_MASK    0x08
#define GP_WB_STANDBY_CLR_VRR_BROWNOUT_INTERRUPT_LSB     3

#define GP_WB_STANDBY_CLR_VLT_STATUS_INTERRUPT_ADDRESS 0x824
#define GP_WB_STANDBY_CLR_VLT_STATUS_INTERRUPT_LEN     1
#define GP_WB_STANDBY_CLR_VLT_STATUS_INTERRUPT_MASK    0x20
#define GP_WB_STANDBY_CLR_VLT_STATUS_INTERRUPT_LSB     5

#define GP_WB_STANDBY_SOFT_POR_ON_ISO_TX_DETECT_ADDRESS 0x825
#define GP_WB_STANDBY_SOFT_POR_ON_ISO_TX_DETECT_LEN     1
#define GP_WB_STANDBY_SOFT_POR_ON_ISO_TX_DETECT_MASK    0x01
#define GP_WB_STANDBY_SOFT_POR_ON_ISO_TX_DETECT_LSB     0

#define GP_WB_STANDBY_SOFT_POR_ON_VRR_BROWNOUT_ADDRESS 0x825
#define GP_WB_STANDBY_SOFT_POR_ON_VRR_BROWNOUT_LEN     1
#define GP_WB_STANDBY_SOFT_POR_ON_VRR_BROWNOUT_MASK    0x02
#define GP_WB_STANDBY_SOFT_POR_ON_VRR_BROWNOUT_LSB     1

#define GP_WB_STANDBY_STANDBY_CONTROLLER_STATE_ADDRESS 0x826
#define GP_WB_STANDBY_STANDBY_CONTROLLER_STATE_LEN     1
#define GP_WB_STANDBY_STANDBY_CONTROLLER_STATE_MASK    0x03
#define GP_WB_STANDBY_STANDBY_CONTROLLER_STATE_LSB     0

#define GP_WB_STANDBY_VLT_STATUS_ADDRESS 0x826
#define GP_WB_STANDBY_VLT_STATUS_LEN     1
#define GP_WB_STANDBY_VLT_STATUS_MASK    0x04
#define GP_WB_STANDBY_VLT_STATUS_LSB     2

#define GP_WB_STANDBY_NVM_SIZE_ADDRESS 0x828
#define GP_WB_STANDBY_NVM_SIZE_LEN     1
#define GP_WB_STANDBY_NVM_SIZE_MASK    0x000007
#define GP_WB_STANDBY_NVM_SIZE_LSB     0

#define GP_WB_STANDBY_RAM_SIZE_ADDRESS 0x828
#define GP_WB_STANDBY_RAM_SIZE_LEN     1
#define GP_WB_STANDBY_RAM_SIZE_MASK    0x000018
#define GP_WB_STANDBY_RAM_SIZE_LSB     3

#define GP_WB_STANDBY_DISABLE_SPI_ADDRESS 0x828
#define GP_WB_STANDBY_DISABLE_SPI_LEN     1
#define GP_WB_STANDBY_DISABLE_SPI_MASK    0x000020
#define GP_WB_STANDBY_DISABLE_SPI_LSB     5

#define GP_WB_STANDBY_DISABLE_TWI_ADDRESS 0x828
#define GP_WB_STANDBY_DISABLE_TWI_LEN     1
#define GP_WB_STANDBY_DISABLE_TWI_MASK    0x000040
#define GP_WB_STANDBY_DISABLE_TWI_LSB     6

#define GP_WB_STANDBY_DISABLE_SIF_ADDRESS 0x828
#define GP_WB_STANDBY_DISABLE_SIF_LEN     1
#define GP_WB_STANDBY_DISABLE_SIF_MASK    0x000080
#define GP_WB_STANDBY_DISABLE_SIF_LSB     7

#define GP_WB_STANDBY_DISABLE_SPI_M_ADDRESS 0x828
#define GP_WB_STANDBY_DISABLE_SPI_M_LEN     1
#define GP_WB_STANDBY_DISABLE_SPI_M_MASK    0x000100
#define GP_WB_STANDBY_DISABLE_SPI_M_LSB     8

#define GP_WB_STANDBY_DISABLE_TWI_M_ADDRESS 0x828
#define GP_WB_STANDBY_DISABLE_TWI_M_LEN     1
#define GP_WB_STANDBY_DISABLE_TWI_M_MASK    0x000200
#define GP_WB_STANDBY_DISABLE_TWI_M_LSB     9

#define GP_WB_STANDBY_DISABLE_UART_ADDRESS 0x828
#define GP_WB_STANDBY_DISABLE_UART_LEN     1
#define GP_WB_STANDBY_DISABLE_UART_MASK    0x000400
#define GP_WB_STANDBY_DISABLE_UART_LSB     10

#define GP_WB_STANDBY_DISABLE_GPIO_ADDRESS 0x828
#define GP_WB_STANDBY_DISABLE_GPIO_LEN     1
#define GP_WB_STANDBY_DISABLE_GPIO_MASK    0x000800
#define GP_WB_STANDBY_DISABLE_GPIO_LSB     11

#define GP_WB_STANDBY_DISABLE_IR_ADDRESS 0x828
#define GP_WB_STANDBY_DISABLE_IR_LEN     1
#define GP_WB_STANDBY_DISABLE_IR_MASK    0x001000
#define GP_WB_STANDBY_DISABLE_IR_LSB     12

#define GP_WB_STANDBY_DISABLE_LED_ADDRESS 0x828
#define GP_WB_STANDBY_DISABLE_LED_LEN     1
#define GP_WB_STANDBY_DISABLE_LED_MASK    0x002000
#define GP_WB_STANDBY_DISABLE_LED_LSB     13

#define GP_WB_STANDBY_DISABLE_KEYSCAN_ADDRESS 0x828
#define GP_WB_STANDBY_DISABLE_KEYSCAN_LEN     1
#define GP_WB_STANDBY_DISABLE_KEYSCAN_MASK    0x004000
#define GP_WB_STANDBY_DISABLE_KEYSCAN_LSB     14

#define GP_WB_STANDBY_DISABLE_WATCHDOG_ADDRESS 0x828
#define GP_WB_STANDBY_DISABLE_WATCHDOG_LEN     1
#define GP_WB_STANDBY_DISABLE_WATCHDOG_MASK    0x008000
#define GP_WB_STANDBY_DISABLE_WATCHDOG_LSB     15

#define GP_WB_STANDBY_DISABLE_ADC_ADDRESS 0x828
#define GP_WB_STANDBY_DISABLE_ADC_LEN     1
#define GP_WB_STANDBY_DISABLE_ADC_MASK    0x010000
#define GP_WB_STANDBY_DISABLE_ADC_LSB     16

#define GP_WB_STANDBY_DISABLE_COEX_ITF_ADDRESS 0x828
#define GP_WB_STANDBY_DISABLE_COEX_ITF_LEN     1
#define GP_WB_STANDBY_DISABLE_COEX_ITF_MASK    0x020000
#define GP_WB_STANDBY_DISABLE_COEX_ITF_LSB     17

#define GP_WB_STANDBY_LOCK_MULTI_CHANNEL_ADDRESS 0x828
#define GP_WB_STANDBY_LOCK_MULTI_CHANNEL_LEN     1
#define GP_WB_STANDBY_LOCK_MULTI_CHANNEL_MASK    0x040000
#define GP_WB_STANDBY_LOCK_MULTI_CHANNEL_LSB     18

#define GP_WB_STANDBY_LOCK_MULTI_PAN_ADDRESS 0x828
#define GP_WB_STANDBY_LOCK_MULTI_PAN_LEN     1
#define GP_WB_STANDBY_LOCK_MULTI_PAN_MASK    0x080000
#define GP_WB_STANDBY_LOCK_MULTI_PAN_LSB     19

#define GP_WB_STANDBY_LOCK_INF_PAGE_ADDRESS 0x828
#define GP_WB_STANDBY_LOCK_INF_PAGE_LEN     1
#define GP_WB_STANDBY_LOCK_INF_PAGE_MASK    0x100000
#define GP_WB_STANDBY_LOCK_INF_PAGE_LSB     20

#define GP_WB_STANDBY_LOCK_LICENSE_ITF_ADDRESS 0x828
#define GP_WB_STANDBY_LOCK_LICENSE_ITF_LEN     1
#define GP_WB_STANDBY_LOCK_LICENSE_ITF_MASK    0x200000
#define GP_WB_STANDBY_LOCK_LICENSE_ITF_LSB     21

#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_0_INP_ADDR_ADDRESS 0x82C
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_0_INP_ADDR_LEN     2
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_0_INP_ADDR_MASK    0x07FF
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_0_INP_ADDR_LSB     0

#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_0_REMAP_ADDR_ADDRESS 0x82E
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_0_REMAP_ADDR_LEN     2
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_0_REMAP_ADDR_MASK    0x07FF
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_0_REMAP_ADDR_LSB     0

#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_1_INP_ADDR_ADDRESS 0x830
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_1_INP_ADDR_LEN     2
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_1_INP_ADDR_MASK    0x07FF
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_1_INP_ADDR_LSB     0

#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_1_REMAP_ADDR_ADDRESS 0x832
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_1_REMAP_ADDR_LEN     2
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_1_REMAP_ADDR_MASK    0x07FF
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_1_REMAP_ADDR_LSB     0

#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_2_INP_ADDR_ADDRESS 0x834
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_2_INP_ADDR_LEN     2
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_2_INP_ADDR_MASK    0x07FF
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_2_INP_ADDR_LSB     0

#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_2_REMAP_ADDR_ADDRESS 0x836
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_2_REMAP_ADDR_LEN     2
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_2_REMAP_ADDR_MASK    0x07FF
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_2_REMAP_ADDR_LSB     0

#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_3_INP_ADDR_ADDRESS 0x838
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_3_INP_ADDR_LEN     2
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_3_INP_ADDR_MASK    0x07FF
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_3_INP_ADDR_LSB     0

#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_3_REMAP_ADDR_ADDRESS 0x83A
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_3_REMAP_ADDR_LEN     2
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_3_REMAP_ADDR_MASK    0x07FF
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_3_REMAP_ADDR_LSB     0

#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_4_INP_ADDR_ADDRESS 0x83C
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_4_INP_ADDR_LEN     2
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_4_INP_ADDR_MASK    0x07FF
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_4_INP_ADDR_LSB     0

#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_4_REMAP_ADDR_ADDRESS 0x83E
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_4_REMAP_ADDR_LEN     2
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_4_REMAP_ADDR_MASK    0x07FF
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_4_REMAP_ADDR_LSB     0

#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_5_INP_ADDR_ADDRESS 0x840
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_5_INP_ADDR_LEN     2
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_5_INP_ADDR_MASK    0x07FF
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_5_INP_ADDR_LSB     0

#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_5_REMAP_ADDR_ADDRESS 0x842
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_5_REMAP_ADDR_LEN     2
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_5_REMAP_ADDR_MASK    0x07FF
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_5_REMAP_ADDR_LSB     0

#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_6_INP_ADDR_ADDRESS 0x844
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_6_INP_ADDR_LEN     2
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_6_INP_ADDR_MASK    0x07FF
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_6_INP_ADDR_LSB     0

#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_6_REMAP_ADDR_ADDRESS 0x846
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_6_REMAP_ADDR_LEN     2
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_6_REMAP_ADDR_MASK    0x07FF
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_6_REMAP_ADDR_LSB     0

#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_7_INP_ADDR_ADDRESS 0x848
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_7_INP_ADDR_LEN     2
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_7_INP_ADDR_MASK    0x07FF
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_7_INP_ADDR_LSB     0

#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_7_REMAP_ADDR_ADDRESS 0x84A
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_7_REMAP_ADDR_LEN     2
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_7_REMAP_ADDR_MASK    0x07FF
#define GP_WB_STANDBY_NVM_PAGE_REMAP_ENTRY_7_REMAP_ADDR_LSB     0

#define GP_WB_STANDBY_NVM_INF_PAGE_REMAP_ENTRY_INP_ADDR_ADDRESS 0x84C
#define GP_WB_STANDBY_NVM_INF_PAGE_REMAP_ENTRY_INP_ADDR_LEN     1
#define GP_WB_STANDBY_NVM_INF_PAGE_REMAP_ENTRY_INP_ADDR_MASK    0x0F
#define GP_WB_STANDBY_NVM_INF_PAGE_REMAP_ENTRY_INP_ADDR_LSB     0

#define GP_WB_STANDBY_NVM_INF_PAGE_REMAP_ENTRY_REMAP_ADDR_ADDRESS 0x84C
#define GP_WB_STANDBY_NVM_INF_PAGE_REMAP_ENTRY_REMAP_ADDR_LEN     1
#define GP_WB_STANDBY_NVM_INF_PAGE_REMAP_ENTRY_REMAP_ADDR_MASK    0xF0
#define GP_WB_STANDBY_NVM_INF_PAGE_REMAP_ENTRY_REMAP_ADDR_LSB     4

#define GP_WB_STANDBY_NVM_BLOCK_REMAP_ENTRY_0_ADDRESS 0x84D
#define GP_WB_STANDBY_NVM_BLOCK_REMAP_ENTRY_0_LEN     1
#define GP_WB_STANDBY_NVM_BLOCK_REMAP_ENTRY_0_MASK    0x03
#define GP_WB_STANDBY_NVM_BLOCK_REMAP_ENTRY_0_LSB     0

#define GP_WB_STANDBY_NVM_BLOCK_REMAP_ENTRY_1_ADDRESS 0x84D
#define GP_WB_STANDBY_NVM_BLOCK_REMAP_ENTRY_1_LEN     1
#define GP_WB_STANDBY_NVM_BLOCK_REMAP_ENTRY_1_MASK    0x0C
#define GP_WB_STANDBY_NVM_BLOCK_REMAP_ENTRY_1_LSB     2

#define GP_WB_STANDBY_NVM_BLOCK_REMAP_ENTRY_2_ADDRESS 0x84D
#define GP_WB_STANDBY_NVM_BLOCK_REMAP_ENTRY_2_LEN     1
#define GP_WB_STANDBY_NVM_BLOCK_REMAP_ENTRY_2_MASK    0x30
#define GP_WB_STANDBY_NVM_BLOCK_REMAP_ENTRY_2_LSB     4

#define GP_WB_STANDBY_NVM_BLOCK_REMAP_ENTRY_3_ADDRESS 0x84D
#define GP_WB_STANDBY_NVM_BLOCK_REMAP_ENTRY_3_LEN     1
#define GP_WB_STANDBY_NVM_BLOCK_REMAP_ENTRY_3_MASK    0xC0
#define GP_WB_STANDBY_NVM_BLOCK_REMAP_ENTRY_3_LSB     6

#define GP_WB_STANDBY_LOCK_NVM_PAGE_REMAP_ENTRY_0_ADDRESS 0x84E
#define GP_WB_STANDBY_LOCK_NVM_PAGE_REMAP_ENTRY_0_LEN     1
#define GP_WB_STANDBY_LOCK_NVM_PAGE_REMAP_ENTRY_0_MASK    0x0001
#define GP_WB_STANDBY_LOCK_NVM_PAGE_REMAP_ENTRY_0_LSB     0

#define GP_WB_STANDBY_LOCK_NVM_PAGE_REMAP_ENTRY_1_ADDRESS 0x84E
#define GP_WB_STANDBY_LOCK_NVM_PAGE_REMAP_ENTRY_1_LEN     1
#define GP_WB_STANDBY_LOCK_NVM_PAGE_REMAP_ENTRY_1_MASK    0x0002
#define GP_WB_STANDBY_LOCK_NVM_PAGE_REMAP_ENTRY_1_LSB     1

#define GP_WB_STANDBY_LOCK_NVM_PAGE_REMAP_ENTRY_2_ADDRESS 0x84E
#define GP_WB_STANDBY_LOCK_NVM_PAGE_REMAP_ENTRY_2_LEN     1
#define GP_WB_STANDBY_LOCK_NVM_PAGE_REMAP_ENTRY_2_MASK    0x0004
#define GP_WB_STANDBY_LOCK_NVM_PAGE_REMAP_ENTRY_2_LSB     2

#define GP_WB_STANDBY_LOCK_NVM_PAGE_REMAP_ENTRY_3_ADDRESS 0x84E
#define GP_WB_STANDBY_LOCK_NVM_PAGE_REMAP_ENTRY_3_LEN     1
#define GP_WB_STANDBY_LOCK_NVM_PAGE_REMAP_ENTRY_3_MASK    0x0008
#define GP_WB_STANDBY_LOCK_NVM_PAGE_REMAP_ENTRY_3_LSB     3

#define GP_WB_STANDBY_LOCK_NVM_PAGE_REMAP_ENTRY_4_ADDRESS 0x84E
#define GP_WB_STANDBY_LOCK_NVM_PAGE_REMAP_ENTRY_4_LEN     1
#define GP_WB_STANDBY_LOCK_NVM_PAGE_REMAP_ENTRY_4_MASK    0x0010
#define GP_WB_STANDBY_LOCK_NVM_PAGE_REMAP_ENTRY_4_LSB     4

#define GP_WB_STANDBY_LOCK_NVM_PAGE_REMAP_ENTRY_5_ADDRESS 0x84E
#define GP_WB_STANDBY_LOCK_NVM_PAGE_REMAP_ENTRY_5_LEN     1
#define GP_WB_STANDBY_LOCK_NVM_PAGE_REMAP_ENTRY_5_MASK    0x0020
#define GP_WB_STANDBY_LOCK_NVM_PAGE_REMAP_ENTRY_5_LSB     5

#define GP_WB_STANDBY_LOCK_NVM_PAGE_REMAP_ENTRY_6_ADDRESS 0x84E
#define GP_WB_STANDBY_LOCK_NVM_PAGE_REMAP_ENTRY_6_LEN     1
#define GP_WB_STANDBY_LOCK_NVM_PAGE_REMAP_ENTRY_6_MASK    0x0040
#define GP_WB_STANDBY_LOCK_NVM_PAGE_REMAP_ENTRY_6_LSB     6

#define GP_WB_STANDBY_LOCK_NVM_PAGE_REMAP_ENTRY_7_ADDRESS 0x84E
#define GP_WB_STANDBY_LOCK_NVM_PAGE_REMAP_ENTRY_7_LEN     1
#define GP_WB_STANDBY_LOCK_NVM_PAGE_REMAP_ENTRY_7_MASK    0x0080
#define GP_WB_STANDBY_LOCK_NVM_PAGE_REMAP_ENTRY_7_LSB     7

#define GP_WB_STANDBY_LOCK_NVM_INF_PAGE_REMAP_ENTRY_ADDRESS 0x84E
#define GP_WB_STANDBY_LOCK_NVM_INF_PAGE_REMAP_ENTRY_LEN     1
#define GP_WB_STANDBY_LOCK_NVM_INF_PAGE_REMAP_ENTRY_MASK    0x0100
#define GP_WB_STANDBY_LOCK_NVM_INF_PAGE_REMAP_ENTRY_LSB     8

#define GP_WB_STANDBY_LOCK_NVM_BLOCK_REMAP_ENTRIES_ADDRESS 0x84E
#define GP_WB_STANDBY_LOCK_NVM_BLOCK_REMAP_ENTRIES_LEN     1
#define GP_WB_STANDBY_LOCK_NVM_BLOCK_REMAP_ENTRIES_MASK    0x0200
#define GP_WB_STANDBY_LOCK_NVM_BLOCK_REMAP_ENTRIES_LSB     9

#define GP_WB_STANDBY_FON_CLK_INT_UC_ADDRESS 0x850
#define GP_WB_STANDBY_FON_CLK_INT_UC_LEN     1
#define GP_WB_STANDBY_FON_CLK_INT_UC_MASK    0x0000000001
#define GP_WB_STANDBY_FON_CLK_INT_UC_LSB     0

#define GP_WB_STANDBY_FON_CLK_SEQ_ADDRESS 0x850
#define GP_WB_STANDBY_FON_CLK_SEQ_LEN     1
#define GP_WB_STANDBY_FON_CLK_SEQ_MASK    0x0000000002
#define GP_WB_STANDBY_FON_CLK_SEQ_LSB     1

#define GP_WB_STANDBY_FON_CLK_STBC_ADDRESS 0x850
#define GP_WB_STANDBY_FON_CLK_STBC_LEN     1
#define GP_WB_STANDBY_FON_CLK_STBC_MASK    0x0000000004
#define GP_WB_STANDBY_FON_CLK_STBC_LSB     2

#define GP_WB_STANDBY_FON_CLK_RTM_ADDRESS 0x850
#define GP_WB_STANDBY_FON_CLK_RTM_LEN     1
#define GP_WB_STANDBY_FON_CLK_RTM_MASK    0x0000000008
#define GP_WB_STANDBY_FON_CLK_RTM_LSB     3

#define GP_WB_STANDBY_FON_CLK_ES_TIMEREF_ADDRESS 0x850
#define GP_WB_STANDBY_FON_CLK_ES_TIMEREF_LEN     1
#define GP_WB_STANDBY_FON_CLK_ES_TIMEREF_MASK    0x0000000010
#define GP_WB_STANDBY_FON_CLK_ES_TIMEREF_LSB     4

#define GP_WB_STANDBY_FON_CLK_ES_EVENT_ADDRESS 0x850
#define GP_WB_STANDBY_FON_CLK_ES_EVENT_LEN     1
#define GP_WB_STANDBY_FON_CLK_ES_EVENT_MASK    0x0000000020
#define GP_WB_STANDBY_FON_CLK_ES_EVENT_LSB     5

#define GP_WB_STANDBY_FON_CLK_EPI_GPIO_ADDRESS 0x850
#define GP_WB_STANDBY_FON_CLK_EPI_GPIO_LEN     1
#define GP_WB_STANDBY_FON_CLK_EPI_GPIO_MASK    0x0000000040
#define GP_WB_STANDBY_FON_CLK_EPI_GPIO_LSB     6

#define GP_WB_STANDBY_FON_CLK_EPI_SSP_ADDRESS 0x850
#define GP_WB_STANDBY_FON_CLK_EPI_SSP_LEN     1
#define GP_WB_STANDBY_FON_CLK_EPI_SSP_MASK    0x0000000080
#define GP_WB_STANDBY_FON_CLK_EPI_SSP_LSB     7

#define GP_WB_STANDBY_FON_CLK_EPI_COEX_ADDRESS 0x850
#define GP_WB_STANDBY_FON_CLK_EPI_COEX_LEN     1
#define GP_WB_STANDBY_FON_CLK_EPI_COEX_MASK    0x0000000100
#define GP_WB_STANDBY_FON_CLK_EPI_COEX_LSB     8

#define GP_WB_STANDBY_FON_CLK_EPI_IPC_ADDRESS 0x850
#define GP_WB_STANDBY_FON_CLK_EPI_IPC_LEN     1
#define GP_WB_STANDBY_FON_CLK_EPI_IPC_MASK    0x0000000200
#define GP_WB_STANDBY_FON_CLK_EPI_IPC_LSB     9

#define GP_WB_STANDBY_FON_CLK_EPI_IR_ADDRESS 0x850
#define GP_WB_STANDBY_FON_CLK_EPI_IR_LEN     1
#define GP_WB_STANDBY_FON_CLK_EPI_IR_MASK    0x0000000400
#define GP_WB_STANDBY_FON_CLK_EPI_IR_LSB     10

#define GP_WB_STANDBY_FON_CLK_EPI_LED_ADDRESS 0x850
#define GP_WB_STANDBY_FON_CLK_EPI_LED_LEN     1
#define GP_WB_STANDBY_FON_CLK_EPI_LED_MASK    0x0000000800
#define GP_WB_STANDBY_FON_CLK_EPI_LED_LSB     11

#define GP_WB_STANDBY_FON_CLK_EPI_ADCIF_ADDRESS 0x850
#define GP_WB_STANDBY_FON_CLK_EPI_ADCIF_LEN     1
#define GP_WB_STANDBY_FON_CLK_EPI_ADCIF_MASK    0x0000001000
#define GP_WB_STANDBY_FON_CLK_EPI_ADCIF_LSB     12

#define GP_WB_STANDBY_FON_CLK_EPI_KEYPAD_ADDRESS 0x850
#define GP_WB_STANDBY_FON_CLK_EPI_KEYPAD_LEN     1
#define GP_WB_STANDBY_FON_CLK_EPI_KEYPAD_MASK    0x0000002000
#define GP_WB_STANDBY_FON_CLK_EPI_KEYPAD_LSB     13

#define GP_WB_STANDBY_FON_CLK_EPI_UART_ADDRESS 0x850
#define GP_WB_STANDBY_FON_CLK_EPI_UART_LEN     1
#define GP_WB_STANDBY_FON_CLK_EPI_UART_MASK    0x0000004000
#define GP_WB_STANDBY_FON_CLK_EPI_UART_LSB     14

#define GP_WB_STANDBY_FON_CLK_EPI_SPI_M_ADDRESS 0x850
#define GP_WB_STANDBY_FON_CLK_EPI_SPI_M_LEN     1
#define GP_WB_STANDBY_FON_CLK_EPI_SPI_M_MASK    0x0000008000
#define GP_WB_STANDBY_FON_CLK_EPI_SPI_M_LSB     15

#define GP_WB_STANDBY_FON_CLK_EPI_TWI_M_ADDRESS 0x850
#define GP_WB_STANDBY_FON_CLK_EPI_TWI_M_LEN     1
#define GP_WB_STANDBY_FON_CLK_EPI_TWI_M_MASK    0x0000010000
#define GP_WB_STANDBY_FON_CLK_EPI_TWI_M_LSB     16

#define GP_WB_STANDBY_FON_CLK_EPI_WATCHDOG_ADDRESS 0x850
#define GP_WB_STANDBY_FON_CLK_EPI_WATCHDOG_LEN     1
#define GP_WB_STANDBY_FON_CLK_EPI_WATCHDOG_MASK    0x0000020000
#define GP_WB_STANDBY_FON_CLK_EPI_WATCHDOG_LSB     17

#define GP_WB_STANDBY_FON_CLK_EPI_SPI_S_ADDRESS 0x850
#define GP_WB_STANDBY_FON_CLK_EPI_SPI_S_LEN     1
#define GP_WB_STANDBY_FON_CLK_EPI_SPI_S_MASK    0x0000040000
#define GP_WB_STANDBY_FON_CLK_EPI_SPI_S_LSB     18

#define GP_WB_STANDBY_FON_CLK_EPI_TWI_S_ADDRESS 0x850
#define GP_WB_STANDBY_FON_CLK_EPI_TWI_S_LEN     1
#define GP_WB_STANDBY_FON_CLK_EPI_TWI_S_MASK    0x0000080000
#define GP_WB_STANDBY_FON_CLK_EPI_TWI_S_LSB     19

#define GP_WB_STANDBY_FON_CLK_EPI_DMA_ADDRESS 0x850
#define GP_WB_STANDBY_FON_CLK_EPI_DMA_LEN     1
#define GP_WB_STANDBY_FON_CLK_EPI_DMA_MASK    0x0000100000
#define GP_WB_STANDBY_FON_CLK_EPI_DMA_LSB     20

#define GP_WB_STANDBY_FON_CLK_EPI_PWM_ADDRESS 0x850
#define GP_WB_STANDBY_FON_CLK_EPI_PWM_LEN     1
#define GP_WB_STANDBY_FON_CLK_EPI_PWM_MASK    0x0000200000
#define GP_WB_STANDBY_FON_CLK_EPI_PWM_LSB     21

#define GP_WB_STANDBY_FON_CLK_PRG_ADDRESS 0x850
#define GP_WB_STANDBY_FON_CLK_PRG_LEN     1
#define GP_WB_STANDBY_FON_CLK_PRG_MASK    0x0000400000
#define GP_WB_STANDBY_FON_CLK_PRG_LSB     22

#define GP_WB_STANDBY_FON_CLK_PHY_ADDRESS 0x850
#define GP_WB_STANDBY_FON_CLK_PHY_LEN     1
#define GP_WB_STANDBY_FON_CLK_PHY_MASK    0x0000800000
#define GP_WB_STANDBY_FON_CLK_PHY_LSB     23

#define GP_WB_STANDBY_FON_CLK_MM_STBM_ADDRESS 0x850
#define GP_WB_STANDBY_FON_CLK_MM_STBM_LEN     1
#define GP_WB_STANDBY_FON_CLK_MM_STBM_MASK    0x0001000000
#define GP_WB_STANDBY_FON_CLK_MM_STBM_LSB     24

#define GP_WB_STANDBY_FON_CLK_MM_FLASH_ADDRESS 0x850
#define GP_WB_STANDBY_FON_CLK_MM_FLASH_LEN     1
#define GP_WB_STANDBY_FON_CLK_MM_FLASH_MASK    0x0002000000
#define GP_WB_STANDBY_FON_CLK_MM_FLASH_LSB     25

#define GP_WB_STANDBY_FON_CLK_MSI_CORE_ADDRESS 0x850
#define GP_WB_STANDBY_FON_CLK_MSI_CORE_LEN     1
#define GP_WB_STANDBY_FON_CLK_MSI_CORE_MASK    0x0004000000
#define GP_WB_STANDBY_FON_CLK_MSI_CORE_LSB     26

#define GP_WB_STANDBY_FON_CLK_IOB_ADDRESS 0x850
#define GP_WB_STANDBY_FON_CLK_IOB_LEN     1
#define GP_WB_STANDBY_FON_CLK_IOB_MASK    0x0008000000
#define GP_WB_STANDBY_FON_CLK_IOB_LSB     27

#define GP_WB_STANDBY_FON_CLK_REGMAP_PMUD_ADDRESS 0x850
#define GP_WB_STANDBY_FON_CLK_REGMAP_PMUD_LEN     1
#define GP_WB_STANDBY_FON_CLK_REGMAP_PMUD_MASK    0x0010000000
#define GP_WB_STANDBY_FON_CLK_REGMAP_PMUD_LSB     28

#define GP_WB_STANDBY_FON_CLK_REGMAP_RTM_QTA_ADDRESS 0x850
#define GP_WB_STANDBY_FON_CLK_REGMAP_RTM_QTA_LEN     1
#define GP_WB_STANDBY_FON_CLK_REGMAP_RTM_QTA_MASK    0x0020000000
#define GP_WB_STANDBY_FON_CLK_REGMAP_RTM_QTA_LSB     29

#define GP_WB_STANDBY_FON_CLK_REGMAP_MM_ADDRESS 0x850
#define GP_WB_STANDBY_FON_CLK_REGMAP_MM_LEN     1
#define GP_WB_STANDBY_FON_CLK_REGMAP_MM_MASK    0x0040000000
#define GP_WB_STANDBY_FON_CLK_REGMAP_MM_LSB     30

#define GP_WB_STANDBY_FON_CLK_REGMAP_MSI_INT_CTRL_ADDRESS 0x850
#define GP_WB_STANDBY_FON_CLK_REGMAP_MSI_INT_CTRL_LEN     1
#define GP_WB_STANDBY_FON_CLK_REGMAP_MSI_INT_CTRL_MASK    0x0080000000
#define GP_WB_STANDBY_FON_CLK_REGMAP_MSI_INT_CTRL_LSB     31

#define GP_WB_STANDBY_FON_CLK_REGMAP_PBM_ADMIN_ADDRESS 0x850
#define GP_WB_STANDBY_FON_CLK_REGMAP_PBM_ADMIN_LEN     1
#define GP_WB_STANDBY_FON_CLK_REGMAP_PBM_ADMIN_MASK    0x0100000000
#define GP_WB_STANDBY_FON_CLK_REGMAP_PBM_ADMIN_LSB     32

/***************************
 * layout: seqdma
 ***************************/
#define GP_WB_SEQDMA_START_COPY_ADDRESS 0x880
#define GP_WB_SEQDMA_START_COPY_LEN     1
#define GP_WB_SEQDMA_START_COPY_MASK    0x01
#define GP_WB_SEQDMA_START_COPY_LSB     0

#define GP_WB_SEQDMA_CLR_CPY_DONE_INT_ADDRESS 0x880
#define GP_WB_SEQDMA_CLR_CPY_DONE_INT_LEN     1
#define GP_WB_SEQDMA_CLR_CPY_DONE_INT_MASK    0x02
#define GP_WB_SEQDMA_CLR_CPY_DONE_INT_LSB     1

#define GP_WB_SEQDMA_START_PTR_ADDRESS 0x882
#define GP_WB_SEQDMA_START_PTR_LEN     3
#define GP_WB_SEQDMA_START_PTR_MASK    0x07FFFF
#define GP_WB_SEQDMA_START_PTR_LSB     0

#define GP_WB_SEQDMA_DEST_PTR_ADDRESS 0x886
#define GP_WB_SEQDMA_DEST_PTR_LEN     3
#define GP_WB_SEQDMA_DEST_PTR_MASK    0x07FFFF
#define GP_WB_SEQDMA_DEST_PTR_LSB     0

#define GP_WB_SEQDMA_CPY_LENGTH_ADDRESS 0x889
#define GP_WB_SEQDMA_CPY_LENGTH_LEN     1
#define GP_WB_SEQDMA_CPY_LENGTH_MASK    0xFF
#define GP_WB_SEQDMA_CPY_LENGTH_LSB     0

#define GP_WB_SEQDMA_BLOCK_SIZE_ADDRESS 0x88A
#define GP_WB_SEQDMA_BLOCK_SIZE_LEN     1
#define GP_WB_SEQDMA_BLOCK_SIZE_MASK    0xFF
#define GP_WB_SEQDMA_BLOCK_SIZE_LSB     0

#define GP_WB_SEQDMA_MATCH_SIZE_ADDRESS 0x88B
#define GP_WB_SEQDMA_MATCH_SIZE_LEN     1
#define GP_WB_SEQDMA_MATCH_SIZE_MASK    0xFF
#define GP_WB_SEQDMA_MATCH_SIZE_LSB     0

#define GP_WB_SEQDMA_MATCH_MASK_SIZE_ADDRESS 0x88C
#define GP_WB_SEQDMA_MATCH_MASK_SIZE_LEN     1
#define GP_WB_SEQDMA_MATCH_MASK_SIZE_MASK    0xFF
#define GP_WB_SEQDMA_MATCH_MASK_SIZE_LSB     0

#define GP_WB_SEQDMA_CPY_FUNCTION_ADDRESS 0x88D
#define GP_WB_SEQDMA_CPY_FUNCTION_LEN     1
#define GP_WB_SEQDMA_CPY_FUNCTION_MASK    0x07
#define GP_WB_SEQDMA_CPY_FUNCTION_LSB     0

#define GP_WB_SEQDMA_OVERWRITE_DEST_FOR_AND_OR_XOR_ADDRESS 0x88D
#define GP_WB_SEQDMA_OVERWRITE_DEST_FOR_AND_OR_XOR_LEN     1
#define GP_WB_SEQDMA_OVERWRITE_DEST_FOR_AND_OR_XOR_MASK    0x08
#define GP_WB_SEQDMA_OVERWRITE_DEST_FOR_AND_OR_XOR_LSB     3

#define GP_WB_SEQDMA_OVERWRITE_DEST_FOR_ADD_ADDRESS 0x88D
#define GP_WB_SEQDMA_OVERWRITE_DEST_FOR_ADD_LEN     1
#define GP_WB_SEQDMA_OVERWRITE_DEST_FOR_ADD_MASK    0x10
#define GP_WB_SEQDMA_OVERWRITE_DEST_FOR_ADD_LSB     4

#define GP_WB_SEQDMA_CPY_BUSY_ADDRESS 0x88E
#define GP_WB_SEQDMA_CPY_BUSY_LEN     1
#define GP_WB_SEQDMA_CPY_BUSY_MASK    0x0001
#define GP_WB_SEQDMA_CPY_BUSY_LSB     0

#define GP_WB_SEQDMA_CPY_ERR_ADDRESS 0x88E
#define GP_WB_SEQDMA_CPY_ERR_LEN     1
#define GP_WB_SEQDMA_CPY_ERR_MASK    0x0002
#define GP_WB_SEQDMA_CPY_ERR_LSB     1

#define GP_WB_SEQDMA_CPY_DONE_UNMASKED_INT_ADDRESS 0x88E
#define GP_WB_SEQDMA_CPY_DONE_UNMASKED_INT_LEN     1
#define GP_WB_SEQDMA_CPY_DONE_UNMASKED_INT_MASK    0x0004
#define GP_WB_SEQDMA_CPY_DONE_UNMASKED_INT_LSB     2

#define GP_WB_SEQDMA_EQUAL_ADDRESS 0x88E
#define GP_WB_SEQDMA_EQUAL_LEN     1
#define GP_WB_SEQDMA_EQUAL_MASK    0x0008
#define GP_WB_SEQDMA_EQUAL_LSB     3

#define GP_WB_SEQDMA_MATCH_ADDRESS 0x88E
#define GP_WB_SEQDMA_MATCH_LEN     1
#define GP_WB_SEQDMA_MATCH_MASK    0x0010
#define GP_WB_SEQDMA_MATCH_LSB     4

#define GP_WB_SEQDMA_A_GT_B_ADDRESS 0x88E
#define GP_WB_SEQDMA_A_GT_B_LEN     1
#define GP_WB_SEQDMA_A_GT_B_MASK    0x0020
#define GP_WB_SEQDMA_A_GT_B_LSB     5

#define GP_WB_SEQDMA_A_LT_B_ADDRESS 0x88E
#define GP_WB_SEQDMA_A_LT_B_LEN     1
#define GP_WB_SEQDMA_A_LT_B_MASK    0x0040
#define GP_WB_SEQDMA_A_LT_B_LSB     6

#define GP_WB_SEQDMA_A_ALLZEROS_ADDRESS 0x88E
#define GP_WB_SEQDMA_A_ALLZEROS_LEN     1
#define GP_WB_SEQDMA_A_ALLZEROS_MASK    0x0080
#define GP_WB_SEQDMA_A_ALLZEROS_LSB     7

#define GP_WB_SEQDMA_A_ALLONES_ADDRESS 0x88E
#define GP_WB_SEQDMA_A_ALLONES_LEN     1
#define GP_WB_SEQDMA_A_ALLONES_MASK    0x0100
#define GP_WB_SEQDMA_A_ALLONES_LSB     8

#define GP_WB_SEQDMA_B_ALLZEROS_ADDRESS 0x88E
#define GP_WB_SEQDMA_B_ALLZEROS_LEN     1
#define GP_WB_SEQDMA_B_ALLZEROS_MASK    0x0200
#define GP_WB_SEQDMA_B_ALLZEROS_LSB     9

#define GP_WB_SEQDMA_CARRY_ADDRESS 0x88E
#define GP_WB_SEQDMA_CARRY_LEN     1
#define GP_WB_SEQDMA_CARRY_MASK    0x0400
#define GP_WB_SEQDMA_CARRY_LSB     10

#define GP_WB_SEQDMA_MATCH_OFFSET_ADDRESS 0x890
#define GP_WB_SEQDMA_MATCH_OFFSET_LEN     1
#define GP_WB_SEQDMA_MATCH_OFFSET_MASK    0xFF
#define GP_WB_SEQDMA_MATCH_OFFSET_LSB     0

/***************************
 * layout: seqproc
 ***************************/
#define GP_WB_SEQPROC_START_PROGRAM_ADDRESS 0x8A0
#define GP_WB_SEQPROC_START_PROGRAM_LEN     1
#define GP_WB_SEQPROC_START_PROGRAM_MASK    0x01
#define GP_WB_SEQPROC_START_PROGRAM_LSB     0

#define GP_WB_SEQPROC_PROGRAM_START_PTR_ADDRESS 0x8A2
#define GP_WB_SEQPROC_PROGRAM_START_PTR_LEN     2
#define GP_WB_SEQPROC_PROGRAM_START_PTR_MASK    0xFFFF
#define GP_WB_SEQPROC_PROGRAM_START_PTR_LSB     0

#define GP_WB_SEQPROC_PROGRAM_SECTION_OFFSET_ADDRESS 0x8A4
#define GP_WB_SEQPROC_PROGRAM_SECTION_OFFSET_LEN     1
#define GP_WB_SEQPROC_PROGRAM_SECTION_OFFSET_MASK    0x07
#define GP_WB_SEQPROC_PROGRAM_SECTION_OFFSET_LSB     0

#define GP_WB_SEQPROC_DATA_SECTION_OFFSET_ADDRESS 0x8A4
#define GP_WB_SEQPROC_DATA_SECTION_OFFSET_LEN     1
#define GP_WB_SEQPROC_DATA_SECTION_OFFSET_MASK    0x38
#define GP_WB_SEQPROC_DATA_SECTION_OFFSET_LSB     3

#define GP_WB_SEQPROC_SHIFT_AMOUNT_ADDRESS 0x8A5
#define GP_WB_SEQPROC_SHIFT_AMOUNT_LEN     1
#define GP_WB_SEQPROC_SHIFT_AMOUNT_MASK    0x07
#define GP_WB_SEQPROC_SHIFT_AMOUNT_LSB     0

#define GP_WB_SEQPROC_SHIFT_IN_1_NOT_0_ADDRESS 0x8A5
#define GP_WB_SEQPROC_SHIFT_IN_1_NOT_0_LEN     1
#define GP_WB_SEQPROC_SHIFT_IN_1_NOT_0_MASK    0x08
#define GP_WB_SEQPROC_SHIFT_IN_1_NOT_0_LSB     3

#define GP_WB_SEQPROC_SIGN_EXTEND_ADDRESS 0x8A5
#define GP_WB_SEQPROC_SIGN_EXTEND_LEN     1
#define GP_WB_SEQPROC_SIGN_EXTEND_MASK    0x10
#define GP_WB_SEQPROC_SIGN_EXTEND_LSB     4

#define GP_WB_SEQPROC_ROTATE_ADDRESS 0x8A5
#define GP_WB_SEQPROC_ROTATE_LEN     1
#define GP_WB_SEQPROC_ROTATE_MASK    0x20
#define GP_WB_SEQPROC_ROTATE_LSB     5

#define GP_WB_SEQPROC_SHIFT_RIGHT_NOT_LEFT_ADDRESS 0x8A5
#define GP_WB_SEQPROC_SHIFT_RIGHT_NOT_LEFT_LEN     1
#define GP_WB_SEQPROC_SHIFT_RIGHT_NOT_LEFT_MASK    0x40
#define GP_WB_SEQPROC_SHIFT_RIGHT_NOT_LEFT_LSB     6

#define GP_WB_SEQPROC_SHIFT_DATA_IN_ADDRESS 0x8A6
#define GP_WB_SEQPROC_SHIFT_DATA_IN_LEN     1
#define GP_WB_SEQPROC_SHIFT_DATA_IN_MASK    0xFF
#define GP_WB_SEQPROC_SHIFT_DATA_IN_LSB     0

#define GP_WB_SEQPROC_SHIFT_DATA_OUT_ADDRESS 0x8A7
#define GP_WB_SEQPROC_SHIFT_DATA_OUT_LEN     1
#define GP_WB_SEQPROC_SHIFT_DATA_OUT_MASK    0xFF
#define GP_WB_SEQPROC_SHIFT_DATA_OUT_LSB     0

#define GP_WB_SEQPROC_CORE_MEM_ERR_ADDRESS 0x8A8
#define GP_WB_SEQPROC_CORE_MEM_ERR_LEN     1
#define GP_WB_SEQPROC_CORE_MEM_ERR_MASK    0x01
#define GP_WB_SEQPROC_CORE_MEM_ERR_LSB     0

#define GP_WB_SEQPROC_CORE_DEBUG_PC_ADDRESS 0x8AA
#define GP_WB_SEQPROC_CORE_DEBUG_PC_LEN     3
#define GP_WB_SEQPROC_CORE_DEBUG_PC_MASK    0x07FFFF
#define GP_WB_SEQPROC_CORE_DEBUG_PC_LSB     0

#define GP_WB_SEQPROC_CORE_DEBUG_R1_ADDRESS 0x8AD
#define GP_WB_SEQPROC_CORE_DEBUG_R1_LEN     1
#define GP_WB_SEQPROC_CORE_DEBUG_R1_MASK    0xFF
#define GP_WB_SEQPROC_CORE_DEBUG_R1_LSB     0

#define GP_WB_SEQPROC_CORE_DEBUG_R2_ADDRESS 0x8AE
#define GP_WB_SEQPROC_CORE_DEBUG_R2_LEN     1
#define GP_WB_SEQPROC_CORE_DEBUG_R2_MASK    0xFF
#define GP_WB_SEQPROC_CORE_DEBUG_R2_LSB     0

#define GP_WB_SEQPROC_SEQ_CORE_DEBUG_R3_ADDRESS 0x8AF
#define GP_WB_SEQPROC_SEQ_CORE_DEBUG_R3_LEN     1
#define GP_WB_SEQPROC_SEQ_CORE_DEBUG_R3_MASK    0xFF
#define GP_WB_SEQPROC_SEQ_CORE_DEBUG_R3_LSB     0

/***************************
 * layout: macfilt
 ***************************/
#define GP_WB_MACFILT_EXTENDED_ADDRESS_ADDRESS 0x1600
#define GP_WB_MACFILT_EXTENDED_ADDRESS_LEN     8
#define GP_WB_MACFILT_EXTENDED_ADDRESS_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_MACFILT_EXTENDED_ADDRESS_LSB     0

#define GP_WB_MACFILT_EXTENDED_ADDRESS_ALT_A_ADDRESS 0x1608
#define GP_WB_MACFILT_EXTENDED_ADDRESS_ALT_A_LEN     8
#define GP_WB_MACFILT_EXTENDED_ADDRESS_ALT_A_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_MACFILT_EXTENDED_ADDRESS_ALT_A_LSB     0

#define GP_WB_MACFILT_EXTENDED_ADDRESS_ALT_B_ADDRESS 0x1610
#define GP_WB_MACFILT_EXTENDED_ADDRESS_ALT_B_LEN     8
#define GP_WB_MACFILT_EXTENDED_ADDRESS_ALT_B_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_MACFILT_EXTENDED_ADDRESS_ALT_B_LSB     0

#define GP_WB_MACFILT_CHANNEL_IDX_ADDRESS 0x1618
#define GP_WB_MACFILT_CHANNEL_IDX_LEN     1
#define GP_WB_MACFILT_CHANNEL_IDX_MASK    0x3F
#define GP_WB_MACFILT_CHANNEL_IDX_LSB     0

#define GP_WB_MACFILT_PAN_COORDINATOR_ADDRESS 0x1619
#define GP_WB_MACFILT_PAN_COORDINATOR_LEN     1
#define GP_WB_MACFILT_PAN_COORDINATOR_MASK    0x01
#define GP_WB_MACFILT_PAN_COORDINATOR_LSB     0

#define GP_WB_MACFILT_PAN_ID_ADDRESS 0x161A
#define GP_WB_MACFILT_PAN_ID_LEN     2
#define GP_WB_MACFILT_PAN_ID_MASK    0xFFFF
#define GP_WB_MACFILT_PAN_ID_LSB     0

#define GP_WB_MACFILT_SHORT_ADDRESS_ADDRESS 0x161C
#define GP_WB_MACFILT_SHORT_ADDRESS_LEN     2
#define GP_WB_MACFILT_SHORT_ADDRESS_MASK    0xFFFF
#define GP_WB_MACFILT_SHORT_ADDRESS_LSB     0

#define GP_WB_MACFILT_CHANNEL_IDX_ALT_A_ADDRESS 0x161E
#define GP_WB_MACFILT_CHANNEL_IDX_ALT_A_LEN     1
#define GP_WB_MACFILT_CHANNEL_IDX_ALT_A_MASK    0x3F
#define GP_WB_MACFILT_CHANNEL_IDX_ALT_A_LSB     0

#define GP_WB_MACFILT_PAN_COORDINATOR_ALT_A_ADDRESS 0x161F
#define GP_WB_MACFILT_PAN_COORDINATOR_ALT_A_LEN     1
#define GP_WB_MACFILT_PAN_COORDINATOR_ALT_A_MASK    0x01
#define GP_WB_MACFILT_PAN_COORDINATOR_ALT_A_LSB     0

#define GP_WB_MACFILT_PAN_ID_ALT_A_ADDRESS 0x1620
#define GP_WB_MACFILT_PAN_ID_ALT_A_LEN     2
#define GP_WB_MACFILT_PAN_ID_ALT_A_MASK    0xFFFF
#define GP_WB_MACFILT_PAN_ID_ALT_A_LSB     0

#define GP_WB_MACFILT_SHORT_ADDRESS_ALT_A_ADDRESS 0x1622
#define GP_WB_MACFILT_SHORT_ADDRESS_ALT_A_LEN     2
#define GP_WB_MACFILT_SHORT_ADDRESS_ALT_A_MASK    0xFFFF
#define GP_WB_MACFILT_SHORT_ADDRESS_ALT_A_LSB     0

#define GP_WB_MACFILT_CHANNEL_IDX_ALT_B_ADDRESS 0x1624
#define GP_WB_MACFILT_CHANNEL_IDX_ALT_B_LEN     1
#define GP_WB_MACFILT_CHANNEL_IDX_ALT_B_MASK    0x3F
#define GP_WB_MACFILT_CHANNEL_IDX_ALT_B_LSB     0

#define GP_WB_MACFILT_PAN_COORDINATOR_ALT_B_ADDRESS 0x1625
#define GP_WB_MACFILT_PAN_COORDINATOR_ALT_B_LEN     1
#define GP_WB_MACFILT_PAN_COORDINATOR_ALT_B_MASK    0x01
#define GP_WB_MACFILT_PAN_COORDINATOR_ALT_B_LSB     0

#define GP_WB_MACFILT_PAN_ID_ALT_B_ADDRESS 0x1626
#define GP_WB_MACFILT_PAN_ID_ALT_B_LEN     2
#define GP_WB_MACFILT_PAN_ID_ALT_B_MASK    0xFFFF
#define GP_WB_MACFILT_PAN_ID_ALT_B_LSB     0

#define GP_WB_MACFILT_SHORT_ADDRESS_ALT_B_ADDRESS 0x1628
#define GP_WB_MACFILT_SHORT_ADDRESS_ALT_B_LEN     2
#define GP_WB_MACFILT_SHORT_ADDRESS_ALT_B_MASK    0xFFFF
#define GP_WB_MACFILT_SHORT_ADDRESS_ALT_B_LSB     0

#define GP_WB_MACFILT_EXT_ADDR_TABLE_SIZE_ADDRESS 0x162A
#define GP_WB_MACFILT_EXT_ADDR_TABLE_SIZE_LEN     1
#define GP_WB_MACFILT_EXT_ADDR_TABLE_SIZE_MASK    0xFF
#define GP_WB_MACFILT_EXT_ADDR_TABLE_SIZE_LSB     0

#define GP_WB_MACFILT_SHORT_SRC_ADDRESS_TABLE_SIZE_ADDRESS 0x162B
#define GP_WB_MACFILT_SHORT_SRC_ADDRESS_TABLE_SIZE_LEN     1
#define GP_WB_MACFILT_SHORT_SRC_ADDRESS_TABLE_SIZE_MASK    0xFF
#define GP_WB_MACFILT_SHORT_SRC_ADDRESS_TABLE_SIZE_LSB     0

#define GP_WB_MACFILT_LONG_SRC_ADDRESS_TABLE_SIZE_ADDRESS 0x162C
#define GP_WB_MACFILT_LONG_SRC_ADDRESS_TABLE_SIZE_LEN     1
#define GP_WB_MACFILT_LONG_SRC_ADDRESS_TABLE_SIZE_MASK    0xFF
#define GP_WB_MACFILT_LONG_SRC_ADDRESS_TABLE_SIZE_LSB     0

#define GP_WB_MACFILT_FP_VALUE_WHEN_NO_MATCH_FOUND_ADDRESS 0x162D
#define GP_WB_MACFILT_FP_VALUE_WHEN_NO_MATCH_FOUND_LEN     1
#define GP_WB_MACFILT_FP_VALUE_WHEN_NO_MATCH_FOUND_MASK    0x01
#define GP_WB_MACFILT_FP_VALUE_WHEN_NO_MATCH_FOUND_LSB     0

#define GP_WB_MACFILT_ENABLE_SNIFFING_ADDRESS 0x162D
#define GP_WB_MACFILT_ENABLE_SNIFFING_LEN     1
#define GP_WB_MACFILT_ENABLE_SNIFFING_MASK    0x02
#define GP_WB_MACFILT_ENABLE_SNIFFING_LSB     1

#define GP_WB_MACFILT_CMD_TYPE_ADDRESS 0x162E
#define GP_WB_MACFILT_CMD_TYPE_LEN     1
#define GP_WB_MACFILT_CMD_TYPE_MASK    0xFF
#define GP_WB_MACFILT_CMD_TYPE_LSB     0

#define GP_WB_MACFILT_ACCEPT_FT_BCN_ADDRESS 0x162F
#define GP_WB_MACFILT_ACCEPT_FT_BCN_LEN     1
#define GP_WB_MACFILT_ACCEPT_FT_BCN_MASK    0x01
#define GP_WB_MACFILT_ACCEPT_FT_BCN_LSB     0

#define GP_WB_MACFILT_ACCEPT_FT_DATA_ADDRESS 0x162F
#define GP_WB_MACFILT_ACCEPT_FT_DATA_LEN     1
#define GP_WB_MACFILT_ACCEPT_FT_DATA_MASK    0x02
#define GP_WB_MACFILT_ACCEPT_FT_DATA_LSB     1

#define GP_WB_MACFILT_ACCEPT_FT_ACK_ADDRESS 0x162F
#define GP_WB_MACFILT_ACCEPT_FT_ACK_LEN     1
#define GP_WB_MACFILT_ACCEPT_FT_ACK_MASK    0x04
#define GP_WB_MACFILT_ACCEPT_FT_ACK_LSB     2

#define GP_WB_MACFILT_ACCEPT_FT_CMD_ADDRESS 0x162F
#define GP_WB_MACFILT_ACCEPT_FT_CMD_LEN     1
#define GP_WB_MACFILT_ACCEPT_FT_CMD_MASK    0x08
#define GP_WB_MACFILT_ACCEPT_FT_CMD_LSB     3

#define GP_WB_MACFILT_ACCEPT_FT_RSV_4_ADDRESS 0x162F
#define GP_WB_MACFILT_ACCEPT_FT_RSV_4_LEN     1
#define GP_WB_MACFILT_ACCEPT_FT_RSV_4_MASK    0x10
#define GP_WB_MACFILT_ACCEPT_FT_RSV_4_LSB     4

#define GP_WB_MACFILT_ACCEPT_FT_RSV_5_ADDRESS 0x162F
#define GP_WB_MACFILT_ACCEPT_FT_RSV_5_LEN     1
#define GP_WB_MACFILT_ACCEPT_FT_RSV_5_MASK    0x20
#define GP_WB_MACFILT_ACCEPT_FT_RSV_5_LSB     5

#define GP_WB_MACFILT_ACCEPT_FT_RSV_6_ADDRESS 0x162F
#define GP_WB_MACFILT_ACCEPT_FT_RSV_6_LEN     1
#define GP_WB_MACFILT_ACCEPT_FT_RSV_6_MASK    0x40
#define GP_WB_MACFILT_ACCEPT_FT_RSV_6_LSB     6

#define GP_WB_MACFILT_ACCEPT_FT_RSV_7_ADDRESS 0x162F
#define GP_WB_MACFILT_ACCEPT_FT_RSV_7_LEN     1
#define GP_WB_MACFILT_ACCEPT_FT_RSV_7_MASK    0x80
#define GP_WB_MACFILT_ACCEPT_FT_RSV_7_LSB     7

#define GP_WB_MACFILT_ACCEPT_FV_2003_ADDRESS 0x1630
#define GP_WB_MACFILT_ACCEPT_FV_2003_LEN     1
#define GP_WB_MACFILT_ACCEPT_FV_2003_MASK    0x01
#define GP_WB_MACFILT_ACCEPT_FV_2003_LSB     0

#define GP_WB_MACFILT_ACCEPT_FV_2006_ADDRESS 0x1630
#define GP_WB_MACFILT_ACCEPT_FV_2006_LEN     1
#define GP_WB_MACFILT_ACCEPT_FV_2006_MASK    0x02
#define GP_WB_MACFILT_ACCEPT_FV_2006_LSB     1

#define GP_WB_MACFILT_ACCEPT_FV_2010_ADDRESS 0x1630
#define GP_WB_MACFILT_ACCEPT_FV_2010_LEN     1
#define GP_WB_MACFILT_ACCEPT_FV_2010_MASK    0x04
#define GP_WB_MACFILT_ACCEPT_FV_2010_LSB     2

#define GP_WB_MACFILT_ACCEPT_FV_RSV_3_ADDRESS 0x1630
#define GP_WB_MACFILT_ACCEPT_FV_RSV_3_LEN     1
#define GP_WB_MACFILT_ACCEPT_FV_RSV_3_MASK    0x08
#define GP_WB_MACFILT_ACCEPT_FV_RSV_3_LSB     3

#define GP_WB_MACFILT_ACCEPT_FV_RSV_4_ADDRESS 0x1630
#define GP_WB_MACFILT_ACCEPT_FV_RSV_4_LEN     1
#define GP_WB_MACFILT_ACCEPT_FV_RSV_4_MASK    0x10
#define GP_WB_MACFILT_ACCEPT_FV_RSV_4_LSB     4

#define GP_WB_MACFILT_ACCEPT_FV_RSV_5_ADDRESS 0x1630
#define GP_WB_MACFILT_ACCEPT_FV_RSV_5_LEN     1
#define GP_WB_MACFILT_ACCEPT_FV_RSV_5_MASK    0x20
#define GP_WB_MACFILT_ACCEPT_FV_RSV_5_LSB     5

#define GP_WB_MACFILT_ACCEPT_FV_RSV_6_ADDRESS 0x1630
#define GP_WB_MACFILT_ACCEPT_FV_RSV_6_LEN     1
#define GP_WB_MACFILT_ACCEPT_FV_RSV_6_MASK    0x40
#define GP_WB_MACFILT_ACCEPT_FV_RSV_6_LSB     6

#define GP_WB_MACFILT_ACCEPT_FV_RSV_7_ADDRESS 0x1630
#define GP_WB_MACFILT_ACCEPT_FV_RSV_7_LEN     1
#define GP_WB_MACFILT_ACCEPT_FV_RSV_7_MASK    0x80
#define GP_WB_MACFILT_ACCEPT_FV_RSV_7_LSB     7

#define GP_WB_MACFILT_ACCEPT_FT_BCN_SRC_ADDR_MODE_00_ADDRESS 0x1631
#define GP_WB_MACFILT_ACCEPT_FT_BCN_SRC_ADDR_MODE_00_LEN     1
#define GP_WB_MACFILT_ACCEPT_FT_BCN_SRC_ADDR_MODE_00_MASK    0x01
#define GP_WB_MACFILT_ACCEPT_FT_BCN_SRC_ADDR_MODE_00_LSB     0

#define GP_WB_MACFILT_ACCEPT_BCAST_DADDR_ADDRESS 0x1631
#define GP_WB_MACFILT_ACCEPT_BCAST_DADDR_LEN     1
#define GP_WB_MACFILT_ACCEPT_BCAST_DADDR_MASK    0x02
#define GP_WB_MACFILT_ACCEPT_BCAST_DADDR_LSB     1

#define GP_WB_MACFILT_ACCEPT_BCAST_PAN_ID_ADDRESS 0x1631
#define GP_WB_MACFILT_ACCEPT_BCAST_PAN_ID_LEN     1
#define GP_WB_MACFILT_ACCEPT_BCAST_PAN_ID_MASK    0x04
#define GP_WB_MACFILT_ACCEPT_BCAST_PAN_ID_LSB     2

#define GP_WB_MACFILT_SRC_PAN_ID_BEACON_CHECK_ON_ADDRESS 0x1632
#define GP_WB_MACFILT_SRC_PAN_ID_BEACON_CHECK_ON_LEN     1
#define GP_WB_MACFILT_SRC_PAN_ID_BEACON_CHECK_ON_MASK    0x01
#define GP_WB_MACFILT_SRC_PAN_ID_BEACON_CHECK_ON_LSB     0

#define GP_WB_MACFILT_SRC_PAN_ID_DATA_COMMAND_CHECK_ON_ADDRESS 0x1632
#define GP_WB_MACFILT_SRC_PAN_ID_DATA_COMMAND_CHECK_ON_LEN     1
#define GP_WB_MACFILT_SRC_PAN_ID_DATA_COMMAND_CHECK_ON_MASK    0x02
#define GP_WB_MACFILT_SRC_PAN_ID_DATA_COMMAND_CHECK_ON_LSB     1

#define GP_WB_MACFILT_DST_PAN_ID_CHECK_ON_ADDRESS 0x1632
#define GP_WB_MACFILT_DST_PAN_ID_CHECK_ON_LEN     1
#define GP_WB_MACFILT_DST_PAN_ID_CHECK_ON_MASK    0x04
#define GP_WB_MACFILT_DST_PAN_ID_CHECK_ON_LSB     2

#define GP_WB_MACFILT_DST_ADDR_CHECK_ON_ADDRESS 0x1632
#define GP_WB_MACFILT_DST_ADDR_CHECK_ON_LEN     1
#define GP_WB_MACFILT_DST_ADDR_CHECK_ON_MASK    0x08
#define GP_WB_MACFILT_DST_ADDR_CHECK_ON_LSB     3

#define GP_WB_MACFILT_CMD_TYPE_CHECK_ON_ADDRESS 0x1632
#define GP_WB_MACFILT_CMD_TYPE_CHECK_ON_LEN     1
#define GP_WB_MACFILT_CMD_TYPE_CHECK_ON_MASK    0x10
#define GP_WB_MACFILT_CMD_TYPE_CHECK_ON_LSB     4

#define GP_WB_MACFILT_FT_BCN_TO_QUEUE_ADDRESS 0x1633
#define GP_WB_MACFILT_FT_BCN_TO_QUEUE_LEN     1
#define GP_WB_MACFILT_FT_BCN_TO_QUEUE_MASK    0x01
#define GP_WB_MACFILT_FT_BCN_TO_QUEUE_LSB     0

#define GP_WB_MACFILT_FT_DATA_TO_QUEUE_ADDRESS 0x1633
#define GP_WB_MACFILT_FT_DATA_TO_QUEUE_LEN     1
#define GP_WB_MACFILT_FT_DATA_TO_QUEUE_MASK    0x02
#define GP_WB_MACFILT_FT_DATA_TO_QUEUE_LSB     1

#define GP_WB_MACFILT_FT_ACK_TO_QUEUE_ADDRESS 0x1633
#define GP_WB_MACFILT_FT_ACK_TO_QUEUE_LEN     1
#define GP_WB_MACFILT_FT_ACK_TO_QUEUE_MASK    0x04
#define GP_WB_MACFILT_FT_ACK_TO_QUEUE_LSB     2

#define GP_WB_MACFILT_FT_CMD_TO_QUEUE_ADDRESS 0x1633
#define GP_WB_MACFILT_FT_CMD_TO_QUEUE_LEN     1
#define GP_WB_MACFILT_FT_CMD_TO_QUEUE_MASK    0x08
#define GP_WB_MACFILT_FT_CMD_TO_QUEUE_LSB     3

#define GP_WB_MACFILT_FT_RSV_4_TO_QUEUE_ADDRESS 0x1633
#define GP_WB_MACFILT_FT_RSV_4_TO_QUEUE_LEN     1
#define GP_WB_MACFILT_FT_RSV_4_TO_QUEUE_MASK    0x10
#define GP_WB_MACFILT_FT_RSV_4_TO_QUEUE_LSB     4

#define GP_WB_MACFILT_FT_RSV_5_TO_QUEUE_ADDRESS 0x1633
#define GP_WB_MACFILT_FT_RSV_5_TO_QUEUE_LEN     1
#define GP_WB_MACFILT_FT_RSV_5_TO_QUEUE_MASK    0x20
#define GP_WB_MACFILT_FT_RSV_5_TO_QUEUE_LSB     5

#define GP_WB_MACFILT_FT_RSV_6_TO_QUEUE_ADDRESS 0x1633
#define GP_WB_MACFILT_FT_RSV_6_TO_QUEUE_LEN     1
#define GP_WB_MACFILT_FT_RSV_6_TO_QUEUE_MASK    0x40
#define GP_WB_MACFILT_FT_RSV_6_TO_QUEUE_LSB     6

#define GP_WB_MACFILT_FT_RSV_7_TO_QUEUE_ADDRESS 0x1633
#define GP_WB_MACFILT_FT_RSV_7_TO_QUEUE_LEN     1
#define GP_WB_MACFILT_FT_RSV_7_TO_QUEUE_MASK    0x80
#define GP_WB_MACFILT_FT_RSV_7_TO_QUEUE_LSB     7

#define GP_WB_MACFILT_TX_SEQ_NUMBER_ADDRESS 0x1634
#define GP_WB_MACFILT_TX_SEQ_NUMBER_LEN     1
#define GP_WB_MACFILT_TX_SEQ_NUMBER_MASK    0xFF
#define GP_WB_MACFILT_TX_SEQ_NUMBER_LSB     0

#define GP_WB_MACFILT_BROADCAST_MASK_ADDRESS 0x1636
#define GP_WB_MACFILT_BROADCAST_MASK_LEN     2
#define GP_WB_MACFILT_BROADCAST_MASK_MASK    0xFFFF
#define GP_WB_MACFILT_BROADCAST_MASK_LSB     0

/***************************
 * layout: event
 ***************************/
#define GP_WB_EVENT_EXECUTION_TIME_ADDRESS 0x000
#define GP_WB_EVENT_EXECUTION_TIME_LEN     4
#define GP_WB_EVENT_EXECUTION_TIME_MASK    0x7FFFFFFF
#define GP_WB_EVENT_EXECUTION_TIME_LSB     0

#define GP_WB_EVENT_RECURRENCE_PERIOD_ADDRESS 0x004
#define GP_WB_EVENT_RECURRENCE_PERIOD_LEN     4
#define GP_WB_EVENT_RECURRENCE_PERIOD_MASK    0x7FFFFFFF
#define GP_WB_EVENT_RECURRENCE_PERIOD_LSB     0

#define GP_WB_EVENT_RECURRENCE_AMOUNT_ADDRESS 0x008
#define GP_WB_EVENT_RECURRENCE_AMOUNT_LEN     2
#define GP_WB_EVENT_RECURRENCE_AMOUNT_MASK    0xFFFF
#define GP_WB_EVENT_RECURRENCE_AMOUNT_LSB     0

#define GP_WB_EVENT_CUSTOM_DATA_ADDRESS 0x00A
#define GP_WB_EVENT_CUSTOM_DATA_LEN     2
#define GP_WB_EVENT_CUSTOM_DATA_MASK    0xFFFF
#define GP_WB_EVENT_CUSTOM_DATA_LSB     0

#define GP_WB_EVENT_ADD_GUARD_TIME_ADDRESS 0x00C
#define GP_WB_EVENT_ADD_GUARD_TIME_LEN     1
#define GP_WB_EVENT_ADD_GUARD_TIME_MASK    0x0001
#define GP_WB_EVENT_ADD_GUARD_TIME_LSB     0

#define GP_WB_EVENT_SUBTRACT_GUARD_TIME_ADDRESS 0x00C
#define GP_WB_EVENT_SUBTRACT_GUARD_TIME_LEN     1
#define GP_WB_EVENT_SUBTRACT_GUARD_TIME_MASK    0x0002
#define GP_WB_EVENT_SUBTRACT_GUARD_TIME_LSB     1

#define GP_WB_EVENT_EXECUTE_IF_TOO_LATE_ADDRESS 0x00C
#define GP_WB_EVENT_EXECUTE_IF_TOO_LATE_LEN     1
#define GP_WB_EVENT_EXECUTE_IF_TOO_LATE_MASK    0x0004
#define GP_WB_EVENT_EXECUTE_IF_TOO_LATE_LSB     2

#define GP_WB_EVENT_PROHIBIT_STANDBY_ADDRESS 0x00C
#define GP_WB_EVENT_PROHIBIT_STANDBY_LEN     1
#define GP_WB_EVENT_PROHIBIT_STANDBY_MASK    0x0008
#define GP_WB_EVENT_PROHIBIT_STANDBY_LSB     3

#define GP_WB_EVENT_ADD_DITHER_BACKOFF_ADDRESS 0x00C
#define GP_WB_EVENT_ADD_DITHER_BACKOFF_LEN     1
#define GP_WB_EVENT_ADD_DITHER_BACKOFF_MASK    0x0010
#define GP_WB_EVENT_ADD_DITHER_BACKOFF_LSB     4

#define GP_WB_EVENT_INTERRUPT_ON_FIRST_ON_TIME_ADDRESS 0x00C
#define GP_WB_EVENT_INTERRUPT_ON_FIRST_ON_TIME_LEN     1
#define GP_WB_EVENT_INTERRUPT_ON_FIRST_ON_TIME_MASK    0x0100
#define GP_WB_EVENT_INTERRUPT_ON_FIRST_ON_TIME_LSB     8

#define GP_WB_EVENT_INTERRUPT_ON_OTHERS_ON_TIME_ADDRESS 0x00C
#define GP_WB_EVENT_INTERRUPT_ON_OTHERS_ON_TIME_LEN     1
#define GP_WB_EVENT_INTERRUPT_ON_OTHERS_ON_TIME_MASK    0x0200
#define GP_WB_EVENT_INTERRUPT_ON_OTHERS_ON_TIME_LSB     9

#define GP_WB_EVENT_INTERRUPT_ON_LAST_ON_TIME_ADDRESS 0x00C
#define GP_WB_EVENT_INTERRUPT_ON_LAST_ON_TIME_LEN     1
#define GP_WB_EVENT_INTERRUPT_ON_LAST_ON_TIME_MASK    0x0400
#define GP_WB_EVENT_INTERRUPT_ON_LAST_ON_TIME_LSB     10

#define GP_WB_EVENT_INTERRUPT_ON_FIRST_TOO_LATE_ADDRESS 0x00C
#define GP_WB_EVENT_INTERRUPT_ON_FIRST_TOO_LATE_LEN     1
#define GP_WB_EVENT_INTERRUPT_ON_FIRST_TOO_LATE_MASK    0x0800
#define GP_WB_EVENT_INTERRUPT_ON_FIRST_TOO_LATE_LSB     11

#define GP_WB_EVENT_INTERRUPT_ON_OTHERS_TOO_LATE_ADDRESS 0x00C
#define GP_WB_EVENT_INTERRUPT_ON_OTHERS_TOO_LATE_LEN     1
#define GP_WB_EVENT_INTERRUPT_ON_OTHERS_TOO_LATE_MASK    0x1000
#define GP_WB_EVENT_INTERRUPT_ON_OTHERS_TOO_LATE_LSB     12

#define GP_WB_EVENT_INTERRUPT_ON_LAST_TOO_LATE_ADDRESS 0x00C
#define GP_WB_EVENT_INTERRUPT_ON_LAST_TOO_LATE_LEN     1
#define GP_WB_EVENT_INTERRUPT_ON_LAST_TOO_LATE_MASK    0x2000
#define GP_WB_EVENT_INTERRUPT_ON_LAST_TOO_LATE_LSB     13

#define GP_WB_EVENT_STATE_FIELD_ADDRESS 0x00E
#define GP_WB_EVENT_STATE_FIELD_LEN     1
#define GP_WB_EVENT_STATE_FIELD_MASK    0x07
#define GP_WB_EVENT_STATE_FIELD_LSB     0

#define GP_WB_EVENT_RESULT_FIELD_ADDRESS 0x00E
#define GP_WB_EVENT_RESULT_FIELD_LEN     1
#define GP_WB_EVENT_RESULT_FIELD_MASK    0x30
#define GP_WB_EVENT_RESULT_FIELD_LSB     4

#define GP_WB_EVENT_TYPE_FIELD_ADDRESS 0x00F
#define GP_WB_EVENT_TYPE_FIELD_LEN     1
#define GP_WB_EVENT_TYPE_FIELD_MASK    0xFF
#define GP_WB_EVENT_TYPE_FIELD_LSB     0

/***************************
 * layout: pbm_format_z
 ***************************/
#define GP_WB_PBM_FORMAT_Z_STATE_ADDRESS 0x000
#define GP_WB_PBM_FORMAT_Z_STATE_LEN     1
#define GP_WB_PBM_FORMAT_Z_STATE_MASK    0x07
#define GP_WB_PBM_FORMAT_Z_STATE_LSB     0

/***************************
 * layout: pbm_format_r
 ***************************/
#define GP_WB_PBM_FORMAT_R_STATE_ADDRESS 0x000
#define GP_WB_PBM_FORMAT_R_STATE_LEN     1
#define GP_WB_PBM_FORMAT_R_STATE_MASK    0x07
#define GP_WB_PBM_FORMAT_R_STATE_LSB     0

#define GP_WB_PBM_FORMAT_R_RETURN_CODE_ADDRESS 0x001
#define GP_WB_PBM_FORMAT_R_RETURN_CODE_LEN     1
#define GP_WB_PBM_FORMAT_R_RETURN_CODE_MASK    0xFF
#define GP_WB_PBM_FORMAT_R_RETURN_CODE_LSB     0

#define GP_WB_PBM_FORMAT_R_ANTENNA_ADDRESS 0x002
#define GP_WB_PBM_FORMAT_R_ANTENNA_LEN     1
#define GP_WB_PBM_FORMAT_R_ANTENNA_MASK    0x01
#define GP_WB_PBM_FORMAT_R_ANTENNA_LSB     0

#define GP_WB_PBM_FORMAT_R_FCS_OK_ADDRESS 0x002
#define GP_WB_PBM_FORMAT_R_FCS_OK_LEN     1
#define GP_WB_PBM_FORMAT_R_FCS_OK_MASK    0x02
#define GP_WB_PBM_FORMAT_R_FCS_OK_LSB     1

#define GP_WB_PBM_FORMAT_R_ED_RESULT_ADDRESS 0x003
#define GP_WB_PBM_FORMAT_R_ED_RESULT_LEN     1
#define GP_WB_PBM_FORMAT_R_ED_RESULT_MASK    0xFF
#define GP_WB_PBM_FORMAT_R_ED_RESULT_LSB     0

#define GP_WB_PBM_FORMAT_R_TIMESTAMP_ADDRESS 0x004
#define GP_WB_PBM_FORMAT_R_TIMESTAMP_LEN     4
#define GP_WB_PBM_FORMAT_R_TIMESTAMP_MASK    0xFFFFFFFF
#define GP_WB_PBM_FORMAT_R_TIMESTAMP_LSB     0

#define GP_WB_PBM_FORMAT_R_FRAME_PTR_ADDRESS 0x008
#define GP_WB_PBM_FORMAT_R_FRAME_PTR_LEN     1
#define GP_WB_PBM_FORMAT_R_FRAME_PTR_MASK    0x7F
#define GP_WB_PBM_FORMAT_R_FRAME_PTR_LSB     0

#define GP_WB_PBM_FORMAT_R_FRAME_LEN_ADDRESS 0x009
#define GP_WB_PBM_FORMAT_R_FRAME_LEN_LEN     1
#define GP_WB_PBM_FORMAT_R_FRAME_LEN_MASK    0x7F
#define GP_WB_PBM_FORMAT_R_FRAME_LEN_LSB     0

#define GP_WB_PBM_FORMAT_R_LQI_ADDRESS 0x00A
#define GP_WB_PBM_FORMAT_R_LQI_LEN     1
#define GP_WB_PBM_FORMAT_R_LQI_MASK    0xFF
#define GP_WB_PBM_FORMAT_R_LQI_LSB     0

#define GP_WB_PBM_FORMAT_R_RSSI_ADDRESS 0x00B
#define GP_WB_PBM_FORMAT_R_RSSI_LEN     1
#define GP_WB_PBM_FORMAT_R_RSSI_MASK    0xFF
#define GP_WB_PBM_FORMAT_R_RSSI_LSB     0

#define GP_WB_PBM_FORMAT_R_CHANNEL_ADDRESS 0x00C
#define GP_WB_PBM_FORMAT_R_CHANNEL_LEN     1
#define GP_WB_PBM_FORMAT_R_CHANNEL_MASK    0x0F
#define GP_WB_PBM_FORMAT_R_CHANNEL_LSB     0

#define GP_WB_PBM_FORMAT_R_CHANNEL_IDX_ADDRESS 0x00C
#define GP_WB_PBM_FORMAT_R_CHANNEL_IDX_LEN     1
#define GP_WB_PBM_FORMAT_R_CHANNEL_IDX_MASK    0x70
#define GP_WB_PBM_FORMAT_R_CHANNEL_IDX_LSB     4

#define GP_WB_PBM_FORMAT_R_MATCHING_CH_IDX_MASK_ADDRESS 0x00D
#define GP_WB_PBM_FORMAT_R_MATCHING_CH_IDX_MASK_LEN     1
#define GP_WB_PBM_FORMAT_R_MATCHING_CH_IDX_MASK_MASK    0x3F
#define GP_WB_PBM_FORMAT_R_MATCHING_CH_IDX_MASK_LSB     0

#define GP_WB_PBM_FORMAT_R_DROP_REASON_ADDRESS 0x00E
#define GP_WB_PBM_FORMAT_R_DROP_REASON_LEN     1
#define GP_WB_PBM_FORMAT_R_DROP_REASON_MASK    0x0F
#define GP_WB_PBM_FORMAT_R_DROP_REASON_LSB     0

#define GP_WB_PBM_FORMAT_R_MISC_DATA_ADDRESS 0x017
#define GP_WB_PBM_FORMAT_R_MISC_DATA_LEN     1
#define GP_WB_PBM_FORMAT_R_MISC_DATA_MASK    0xFF
#define GP_WB_PBM_FORMAT_R_MISC_DATA_LSB     0

/***************************
 * layout: pbm_format_t
 ***************************/
#define GP_WB_PBM_FORMAT_T_STATE_ADDRESS 0x000
#define GP_WB_PBM_FORMAT_T_STATE_LEN     1
#define GP_WB_PBM_FORMAT_T_STATE_MASK    0x07
#define GP_WB_PBM_FORMAT_T_STATE_LSB     0

#define GP_WB_PBM_FORMAT_T_RETURN_CODE_ADDRESS 0x001
#define GP_WB_PBM_FORMAT_T_RETURN_CODE_LEN     1
#define GP_WB_PBM_FORMAT_T_RETURN_CODE_MASK    0xFF
#define GP_WB_PBM_FORMAT_T_RETURN_CODE_LSB     0

#define GP_WB_PBM_FORMAT_T_TX_RETRY_ADDRESS 0x002
#define GP_WB_PBM_FORMAT_T_TX_RETRY_LEN     1
#define GP_WB_PBM_FORMAT_T_TX_RETRY_MASK    0x07
#define GP_WB_PBM_FORMAT_T_TX_RETRY_LSB     0

#define GP_WB_PBM_FORMAT_T_TX_FRM_PENDING_ADDRESS 0x002
#define GP_WB_PBM_FORMAT_T_TX_FRM_PENDING_LEN     1
#define GP_WB_PBM_FORMAT_T_TX_FRM_PENDING_MASK    0x08
#define GP_WB_PBM_FORMAT_T_TX_FRM_PENDING_LSB     3

#define GP_WB_PBM_FORMAT_T_TX_CCA_CNT_ADDRESS 0x002
#define GP_WB_PBM_FORMAT_T_TX_CCA_CNT_LEN     1
#define GP_WB_PBM_FORMAT_T_TX_CCA_CNT_MASK    0x70
#define GP_WB_PBM_FORMAT_T_TX_CCA_CNT_LSB     4

#define GP_WB_PBM_FORMAT_T_ED_RESULT_ADDRESS 0x003
#define GP_WB_PBM_FORMAT_T_ED_RESULT_LEN     1
#define GP_WB_PBM_FORMAT_T_ED_RESULT_MASK    0xFF
#define GP_WB_PBM_FORMAT_T_ED_RESULT_LSB     0

#define GP_WB_PBM_FORMAT_T_TIMESTAMP_ADDRESS 0x004
#define GP_WB_PBM_FORMAT_T_TIMESTAMP_LEN     4
#define GP_WB_PBM_FORMAT_T_TIMESTAMP_MASK    0xFFFFFFFF
#define GP_WB_PBM_FORMAT_T_TIMESTAMP_LSB     0

#define GP_WB_PBM_FORMAT_T_FRAME_PTR_ADDRESS 0x008
#define GP_WB_PBM_FORMAT_T_FRAME_PTR_LEN     1
#define GP_WB_PBM_FORMAT_T_FRAME_PTR_MASK    0x7F
#define GP_WB_PBM_FORMAT_T_FRAME_PTR_LSB     0

#define GP_WB_PBM_FORMAT_T_FRAME_LEN_ADDRESS 0x009
#define GP_WB_PBM_FORMAT_T_FRAME_LEN_LEN     1
#define GP_WB_PBM_FORMAT_T_FRAME_LEN_MASK    0x7F
#define GP_WB_PBM_FORMAT_T_FRAME_LEN_LSB     0

#define GP_WB_PBM_FORMAT_T_GP_FIRST_BOFF_IS_0_ADDRESS 0x00A
#define GP_WB_PBM_FORMAT_T_GP_FIRST_BOFF_IS_0_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_FIRST_BOFF_IS_0_MASK    0x01
#define GP_WB_PBM_FORMAT_T_GP_FIRST_BOFF_IS_0_LSB     0

#define GP_WB_PBM_FORMAT_T_GP_CSMA_CA_ENABLE_ADDRESS 0x00A
#define GP_WB_PBM_FORMAT_T_GP_CSMA_CA_ENABLE_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_CSMA_CA_ENABLE_MASK    0x02
#define GP_WB_PBM_FORMAT_T_GP_CSMA_CA_ENABLE_LSB     1

#define GP_WB_PBM_FORMAT_T_GP_TREAT_CSMA_FAIL_AS_NO_ACK_ADDRESS 0x00A
#define GP_WB_PBM_FORMAT_T_GP_TREAT_CSMA_FAIL_AS_NO_ACK_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_TREAT_CSMA_FAIL_AS_NO_ACK_MASK    0x04
#define GP_WB_PBM_FORMAT_T_GP_TREAT_CSMA_FAIL_AS_NO_ACK_LSB     2

#define GP_WB_PBM_FORMAT_T_GP_VQ_SEL_ADDRESS 0x00A
#define GP_WB_PBM_FORMAT_T_GP_VQ_SEL_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_VQ_SEL_MASK    0x38
#define GP_WB_PBM_FORMAT_T_GP_VQ_SEL_LSB     3

#define GP_WB_PBM_FORMAT_T_GP_SKIP_CAL_TX_ADDRESS 0x00A
#define GP_WB_PBM_FORMAT_T_GP_SKIP_CAL_TX_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_SKIP_CAL_TX_MASK    0x40
#define GP_WB_PBM_FORMAT_T_GP_SKIP_CAL_TX_LSB     6

#define GP_WB_PBM_FORMAT_T_GP_CONFIRM_QUEUE_ADDRESS 0x00B
#define GP_WB_PBM_FORMAT_T_GP_CONFIRM_QUEUE_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_CONFIRM_QUEUE_MASK    0x03
#define GP_WB_PBM_FORMAT_T_GP_CONFIRM_QUEUE_LSB     0

#define GP_WB_PBM_FORMAT_T_GP_ACKED_MODE_ADDRESS 0x00B
#define GP_WB_PBM_FORMAT_T_GP_ACKED_MODE_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_ACKED_MODE_MASK    0x04
#define GP_WB_PBM_FORMAT_T_GP_ACKED_MODE_LSB     2

#define GP_WB_PBM_FORMAT_T_GP_ANTENNA_ADDRESS 0x00B
#define GP_WB_PBM_FORMAT_T_GP_ANTENNA_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_ANTENNA_MASK    0x08
#define GP_WB_PBM_FORMAT_T_GP_ANTENNA_LSB     3

#define GP_WB_PBM_FORMAT_T_GP_FCS_INSERT_DIS_ADDRESS 0x00B
#define GP_WB_PBM_FORMAT_T_GP_FCS_INSERT_DIS_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_FCS_INSERT_DIS_MASK    0x10
#define GP_WB_PBM_FORMAT_T_GP_FCS_INSERT_DIS_LSB     4

#define GP_WB_PBM_FORMAT_T_GP_STOP_RX_WINDOW_ON_PBM_FULL_ADDRESS 0x00B
#define GP_WB_PBM_FORMAT_T_GP_STOP_RX_WINDOW_ON_PBM_FULL_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_STOP_RX_WINDOW_ON_PBM_FULL_MASK    0x20
#define GP_WB_PBM_FORMAT_T_GP_STOP_RX_WINDOW_ON_PBM_FULL_LSB     5

#define GP_WB_PBM_FORMAT_T_GP_ED_SCAN_ADDRESS 0x00B
#define GP_WB_PBM_FORMAT_T_GP_ED_SCAN_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_ED_SCAN_MASK    0x40
#define GP_WB_PBM_FORMAT_T_GP_ED_SCAN_LSB     6

#define GP_WB_PBM_FORMAT_T_GP_RX_DURATION_VALID_ADDRESS 0x00B
#define GP_WB_PBM_FORMAT_T_GP_RX_DURATION_VALID_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_RX_DURATION_VALID_MASK    0x80
#define GP_WB_PBM_FORMAT_T_GP_RX_DURATION_VALID_LSB     7

#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_IDX_ADDRESS 0x00C
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_IDX_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_IDX_MASK    0x07
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_IDX_LSB     0

#define GP_WB_PBM_FORMAT_T_GP_START_RX_ONLY_IF_PENDING_BIT_SET_ADDRESS 0x00C
#define GP_WB_PBM_FORMAT_T_GP_START_RX_ONLY_IF_PENDING_BIT_SET_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_START_RX_ONLY_IF_PENDING_BIT_SET_MASK    0x08
#define GP_WB_PBM_FORMAT_T_GP_START_RX_ONLY_IF_PENDING_BIT_SET_LSB     3

#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0A_EN_ADDRESS 0x00C
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0A_EN_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0A_EN_MASK    0x10
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0A_EN_LSB     4

#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0B_EN_ADDRESS 0x00C
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0B_EN_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0B_EN_MASK    0x20
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0B_EN_LSB     5

#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0C_EN_ADDRESS 0x00C
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0C_EN_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0C_EN_MASK    0x40
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0C_EN_LSB     6

#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH1_EN_ADDRESS 0x00C
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH1_EN_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH1_EN_MASK    0x80
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH1_EN_LSB     7

#define GP_WB_PBM_FORMAT_T_GP_MODE_CTRL_ADDRESS 0x00D
#define GP_WB_PBM_FORMAT_T_GP_MODE_CTRL_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_MODE_CTRL_MASK    0x0F
#define GP_WB_PBM_FORMAT_T_GP_MODE_CTRL_LSB     0

#define GP_WB_PBM_FORMAT_T_GP_ANTSEL_INT_ADDRESS 0x00D
#define GP_WB_PBM_FORMAT_T_GP_ANTSEL_INT_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_ANTSEL_INT_MASK    0x30
#define GP_WB_PBM_FORMAT_T_GP_ANTSEL_INT_LSB     4

#define GP_WB_PBM_FORMAT_T_GP_ANTSEL_EXT_ADDRESS 0x00D
#define GP_WB_PBM_FORMAT_T_GP_ANTSEL_EXT_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_ANTSEL_EXT_MASK    0xC0
#define GP_WB_PBM_FORMAT_T_GP_ANTSEL_EXT_LSB     6

#define GP_WB_PBM_FORMAT_T_GP_COEX_PACKET_TX_PRIO_ADDRESS 0x00E
#define GP_WB_PBM_FORMAT_T_GP_COEX_PACKET_TX_PRIO_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_COEX_PACKET_TX_PRIO_MASK    0x03
#define GP_WB_PBM_FORMAT_T_GP_COEX_PACKET_TX_PRIO_LSB     0

#define GP_WB_PBM_FORMAT_T_GP_COEX_PACKET_TX_REQ_EN_ADDRESS 0x00E
#define GP_WB_PBM_FORMAT_T_GP_COEX_PACKET_TX_REQ_EN_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_COEX_PACKET_TX_REQ_EN_MASK    0x04
#define GP_WB_PBM_FORMAT_T_GP_COEX_PACKET_TX_REQ_EN_LSB     2

#define GP_WB_PBM_FORMAT_T_GP_COEX_ACK_RX_PRIO_ADDRESS 0x00E
#define GP_WB_PBM_FORMAT_T_GP_COEX_ACK_RX_PRIO_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_COEX_ACK_RX_PRIO_MASK    0x30
#define GP_WB_PBM_FORMAT_T_GP_COEX_ACK_RX_PRIO_LSB     4

#define GP_WB_PBM_FORMAT_T_GP_COEX_ACK_RX_REQ_EN_ADDRESS 0x00E
#define GP_WB_PBM_FORMAT_T_GP_COEX_ACK_RX_REQ_EN_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_COEX_ACK_RX_REQ_EN_MASK    0x40
#define GP_WB_PBM_FORMAT_T_GP_COEX_ACK_RX_REQ_EN_LSB     6

#define GP_WB_PBM_FORMAT_T_GP_COEX_GRANT_AWARE_ADDRESS 0x00E
#define GP_WB_PBM_FORMAT_T_GP_COEX_GRANT_AWARE_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_COEX_GRANT_AWARE_MASK    0x80
#define GP_WB_PBM_FORMAT_T_GP_COEX_GRANT_AWARE_LSB     7

#define GP_WB_PBM_FORMAT_T_TX_POWER_ADDRESS 0x00F
#define GP_WB_PBM_FORMAT_T_TX_POWER_LEN     1
#define GP_WB_PBM_FORMAT_T_TX_POWER_MASK    0x0F
#define GP_WB_PBM_FORMAT_T_TX_POWER_LSB     0

#define GP_WB_PBM_FORMAT_T_PA_LOW_ADDRESS 0x00F
#define GP_WB_PBM_FORMAT_T_PA_LOW_LEN     1
#define GP_WB_PBM_FORMAT_T_PA_LOW_MASK    0x10
#define GP_WB_PBM_FORMAT_T_PA_LOW_LSB     4

#define GP_WB_PBM_FORMAT_T_PA_ULTRALOW_ADDRESS 0x00F
#define GP_WB_PBM_FORMAT_T_PA_ULTRALOW_LEN     1
#define GP_WB_PBM_FORMAT_T_PA_ULTRALOW_MASK    0x20
#define GP_WB_PBM_FORMAT_T_PA_ULTRALOW_LSB     5

#define GP_WB_PBM_FORMAT_T_MIN_BE_ADDRESS 0x010
#define GP_WB_PBM_FORMAT_T_MIN_BE_LEN     1
#define GP_WB_PBM_FORMAT_T_MIN_BE_MASK    0x0F
#define GP_WB_PBM_FORMAT_T_MIN_BE_LSB     0

#define GP_WB_PBM_FORMAT_T_MAX_BE_ADDRESS 0x010
#define GP_WB_PBM_FORMAT_T_MAX_BE_LEN     1
#define GP_WB_PBM_FORMAT_T_MAX_BE_MASK    0xF0
#define GP_WB_PBM_FORMAT_T_MAX_BE_LSB     4

#define GP_WB_PBM_FORMAT_T_MAX_CSMA_BACKOFFS_ADDRESS 0x011
#define GP_WB_PBM_FORMAT_T_MAX_CSMA_BACKOFFS_LEN     1
#define GP_WB_PBM_FORMAT_T_MAX_CSMA_BACKOFFS_MASK    0x07
#define GP_WB_PBM_FORMAT_T_MAX_CSMA_BACKOFFS_LSB     0

#define GP_WB_PBM_FORMAT_T_MAX_FRAME_RETRIES_ADDRESS 0x011
#define GP_WB_PBM_FORMAT_T_MAX_FRAME_RETRIES_LEN     1
#define GP_WB_PBM_FORMAT_T_MAX_FRAME_RETRIES_MASK    0x38
#define GP_WB_PBM_FORMAT_T_MAX_FRAME_RETRIES_LSB     3

#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0A_ADDRESS 0x012
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0A_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0A_MASK    0x0F
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0A_LSB     0

#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0B_ADDRESS 0x012
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0B_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0B_MASK    0xF0
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0B_LSB     4

#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0C_ADDRESS 0x013
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0C_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0C_MASK    0x0F
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0C_LSB     0

#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH1_ADDRESS 0x013
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH1_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH1_MASK    0xF0
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH1_LSB     4

#define GP_WB_PBM_FORMAT_T_GP_RX_DURATION_ADDRESS 0x014
#define GP_WB_PBM_FORMAT_T_GP_RX_DURATION_LEN     3
#define GP_WB_PBM_FORMAT_T_GP_RX_DURATION_MASK    0xFFFFFF
#define GP_WB_PBM_FORMAT_T_GP_RX_DURATION_LSB     0

#define GP_WB_PBM_FORMAT_T_MISC_DATA_ADDRESS 0x017
#define GP_WB_PBM_FORMAT_T_MISC_DATA_LEN     1
#define GP_WB_PBM_FORMAT_T_MISC_DATA_MASK    0xFF
#define GP_WB_PBM_FORMAT_T_MISC_DATA_LSB     0

#endif //GP_WB_PROP_BASIC_H

