Simulator report for Lab10
Fri May 14 01:10:40 2021
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 ms       ;
; Simulation Netlist Size     ; 180 nodes    ;
; Simulation Coverage         ;      34.44 % ;
; Total Number of Transitions ; 685240       ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport  ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport  ; Transport     ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      34.44 % ;
; Total nodes checked                                 ; 180          ;
; Total output ports checked                          ; 180          ;
; Total output ports with complete 1/0-value coverage ; 62           ;
; Total output ports with no 1/0-value coverage       ; 108          ;
; Total output ports with no 1-value coverage         ; 108          ;
; Total output ports with no 0-value coverage         ; 118          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                        ; Output Port Name                                                                                 ; Output Port Type ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+
; |Lab10|Q[5]                                                                                      ; |Lab10|Q[5]                                                                                      ; pin_out          ;
; |Lab10|Q[4]                                                                                      ; |Lab10|Q[4]                                                                                      ; pin_out          ;
; |Lab10|Q[3]                                                                                      ; |Lab10|Q[3]                                                                                      ; pin_out          ;
; |Lab10|Q[2]                                                                                      ; |Lab10|Q[2]                                                                                      ; pin_out          ;
; |Lab10|Q[1]                                                                                      ; |Lab10|Q[1]                                                                                      ; pin_out          ;
; |Lab10|C                                                                                         ; |Lab10|C                                                                                         ; out              ;
; |Lab10|WN                                                                                        ; |Lab10|WN                                                                                        ; out              ;
; |Lab10|D[6]                                                                                      ; |Lab10|D[6]                                                                                      ; out              ;
; |Lab10|D[5]                                                                                      ; |Lab10|D[5]                                                                                      ; out              ;
; |Lab10|D[4]                                                                                      ; |Lab10|D[4]                                                                                      ; out              ;
; |Lab10|D[3]                                                                                      ; |Lab10|D[3]                                                                                      ; out              ;
; |Lab10|D[2]                                                                                      ; |Lab10|D[2]                                                                                      ; out              ;
; |Lab10|D[1]                                                                                      ; |Lab10|D[1]                                                                                      ; out              ;
; |Lab10|D[0]                                                                                      ; |Lab10|D[0]                                                                                      ; out              ;
; |Lab10|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode1w[2]  ; |Lab10|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode1w[2]  ; out0             ;
; |Lab10|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode1w[1]  ; |Lab10|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode1w[1]  ; out0             ;
; |Lab10|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode22w[1] ; |Lab10|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode22w[1] ; out0             ;
; |Lab10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; |Lab10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; regout           ;
; |Lab10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; |Lab10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; regout           ;
; |Lab10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; |Lab10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; regout           ;
; |Lab10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; |Lab10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; regout           ;
; |Lab10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; |Lab10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; regout           ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~38                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~38                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~40                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~40                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~43                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~43                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~46                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~46                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~48                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~48                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~51                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~51                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[5]~5          ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[5]~5          ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[5]            ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[5]            ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~56                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~56                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~58                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~58                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~61                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~61                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~64                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~64                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~66                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~66                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~69                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~69                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[4]~7          ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[4]~7          ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[4]            ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[4]            ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~74                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~74                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~76                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~76                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~79                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~79                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~82                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~82                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~84                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~84                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~87                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~87                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[3]~9          ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[3]~9          ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[3]            ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[3]            ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~92                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~92                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~94                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~94                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~97                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~97                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~100                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~100                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~102                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~102                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~105                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~105                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[2]~11         ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[2]~11         ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[2]            ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[2]            ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~110                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~110                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~112                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~112                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~115                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~115                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~118                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~118                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~120                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~120                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~123                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~123                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[1]~13         ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[1]~13         ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[1]            ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[1]            ; out0             ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                        ; Output Port Name                                                                                 ; Output Port Type ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+
; |Lab10|Q[7]                                                                                      ; |Lab10|Q[7]                                                                                      ; pin_out          ;
; |Lab10|Q[6]                                                                                      ; |Lab10|Q[6]                                                                                      ; pin_out          ;
; |Lab10|A[1]                                                                                      ; |Lab10|A[1]                                                                                      ; out              ;
; |Lab10|A[0]                                                                                      ; |Lab10|A[0]                                                                                      ; out              ;
; |Lab10|D[7]                                                                                      ; |Lab10|D[7]                                                                                      ; out              ;
; |Lab10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                            ; |Lab10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |Lab10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                            ; |Lab10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |Lab10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                            ; |Lab10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |Lab10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                            ; |Lab10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |Lab10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                            ; |Lab10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |Lab10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                            ; |Lab10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |Lab10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                            ; |Lab10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |Lab10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                            ; |Lab10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |Lab10|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7]                                            ; |Lab10|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |Lab10|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[6]                                            ; |Lab10|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |Lab10|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[5]                                            ; |Lab10|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |Lab10|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[4]                                            ; |Lab10|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |Lab10|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                            ; |Lab10|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |Lab10|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                            ; |Lab10|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |Lab10|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                            ; |Lab10|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |Lab10|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                            ; |Lab10|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |Lab10|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[7]                                            ; |Lab10|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |Lab10|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[6]                                            ; |Lab10|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |Lab10|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[5]                                            ; |Lab10|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |Lab10|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[4]                                            ; |Lab10|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |Lab10|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[3]                                            ; |Lab10|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |Lab10|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[2]                                            ; |Lab10|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |Lab10|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[1]                                            ; |Lab10|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |Lab10|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[0]                                            ; |Lab10|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |Lab10|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode14w[2] ; |Lab10|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode14w[2] ; out0             ;
; |Lab10|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode14w[1] ; |Lab10|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode14w[1] ; out0             ;
; |Lab10|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode22w[2] ; |Lab10|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode22w[2] ; out0             ;
; |Lab10|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode30w[2] ; |Lab10|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode30w[2] ; out0             ;
; |Lab10|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode30w[1] ; |Lab10|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode30w[1] ; out0             ;
; |Lab10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; |Lab10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; regout           ;
; |Lab10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; |Lab10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; regout           ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~0                       ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~0                       ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~2                       ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~2                       ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~4                       ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~4                       ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~5                       ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~5                       ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~6                       ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~6                       ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~7                       ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~7                       ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[7]~0          ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[7]~0          ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~10                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~10                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~12                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~12                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~13                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~13                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~14                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~14                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~15                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~15                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~17                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~17                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[7]~1          ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[7]~1          ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[7]            ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[7]            ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~18                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~18                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~20                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~20                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~22                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~22                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~23                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~23                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~24                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~24                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~25                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~25                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[6]~2          ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[6]~2          ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~28                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~28                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~30                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~30                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~31                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~31                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~32                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~32                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~33                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~33                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~35                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~35                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[6]~3          ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[6]~3          ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[6]            ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[6]            ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~36                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~36                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~41                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~41                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~42                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~42                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[5]~4          ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[5]~4          ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~49                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~49                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~50                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~50                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~53                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~53                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~54                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~54                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~59                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~59                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~60                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~60                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[4]~6          ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[4]~6          ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~67                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~67                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~68                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~68                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~71                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~71                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~72                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~72                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~77                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~77                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~78                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~78                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[3]~8          ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[3]~8          ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~85                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~85                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~86                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~86                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~89                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~89                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~90                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~90                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~95                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~95                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~96                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~96                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[2]~10         ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[2]~10         ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~103                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~103                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~104                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~104                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~107                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~107                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~108                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~108                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~113                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~113                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~114                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~114                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[1]~12         ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[1]~12         ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~121                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~121                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~122                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~122                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~125                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~125                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~126                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~126                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~131                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~131                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~132                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~132                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[0]~14         ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[0]~14         ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~139                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~139                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~140                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~140                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~143                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~143                     ; out0             ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                        ; Output Port Name                                                                                 ; Output Port Type ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+
; |Lab10|Q[7]                                                                                      ; |Lab10|Q[7]                                                                                      ; pin_out          ;
; |Lab10|Q[6]                                                                                      ; |Lab10|Q[6]                                                                                      ; pin_out          ;
; |Lab10|Q[0]                                                                                      ; |Lab10|Q[0]                                                                                      ; pin_out          ;
; |Lab10|A[1]                                                                                      ; |Lab10|A[1]                                                                                      ; out              ;
; |Lab10|A[0]                                                                                      ; |Lab10|A[0]                                                                                      ; out              ;
; |Lab10|D[7]                                                                                      ; |Lab10|D[7]                                                                                      ; out              ;
; |Lab10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                            ; |Lab10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |Lab10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                            ; |Lab10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |Lab10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                            ; |Lab10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |Lab10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                            ; |Lab10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |Lab10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                            ; |Lab10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |Lab10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                            ; |Lab10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |Lab10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                            ; |Lab10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |Lab10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                            ; |Lab10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |Lab10|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7]                                            ; |Lab10|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |Lab10|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[6]                                            ; |Lab10|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |Lab10|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[5]                                            ; |Lab10|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |Lab10|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[4]                                            ; |Lab10|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |Lab10|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                            ; |Lab10|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |Lab10|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                            ; |Lab10|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |Lab10|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                            ; |Lab10|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |Lab10|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                            ; |Lab10|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |Lab10|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[7]                                            ; |Lab10|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |Lab10|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[6]                                            ; |Lab10|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |Lab10|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[5]                                            ; |Lab10|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |Lab10|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[4]                                            ; |Lab10|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |Lab10|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[3]                                            ; |Lab10|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |Lab10|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[2]                                            ; |Lab10|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |Lab10|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[1]                                            ; |Lab10|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |Lab10|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[0]                                            ; |Lab10|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |Lab10|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode14w[2] ; |Lab10|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode14w[2] ; out0             ;
; |Lab10|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode14w[1] ; |Lab10|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode14w[1] ; out0             ;
; |Lab10|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode22w[2] ; |Lab10|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode22w[2] ; out0             ;
; |Lab10|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode30w[2] ; |Lab10|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode30w[2] ; out0             ;
; |Lab10|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode30w[1] ; |Lab10|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode30w[1] ; out0             ;
; |Lab10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; |Lab10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; regout           ;
; |Lab10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; |Lab10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; regout           ;
; |Lab10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; |Lab10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; regout           ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~0                       ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~0                       ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~2                       ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~2                       ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~4                       ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~4                       ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~5                       ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~5                       ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~6                       ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~6                       ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~7                       ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~7                       ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[7]~0          ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[7]~0          ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~10                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~10                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~12                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~12                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~13                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~13                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~14                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~14                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~15                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~15                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~17                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~17                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[7]~1          ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[7]~1          ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[7]            ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[7]            ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~18                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~18                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~20                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~20                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~22                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~22                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~23                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~23                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~24                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~24                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~25                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~25                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[6]~2          ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[6]~2          ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~28                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~28                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~30                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~30                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~31                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~31                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~32                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~32                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~33                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~33                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~35                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~35                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[6]~3          ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[6]~3          ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[6]            ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[6]            ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~36                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~36                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~41                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~41                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~42                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~42                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[5]~4          ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[5]~4          ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~49                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~49                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~50                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~50                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~53                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~53                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~54                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~54                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~59                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~59                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~60                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~60                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[4]~6          ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[4]~6          ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~67                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~67                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~68                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~68                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~71                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~71                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~72                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~72                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~77                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~77                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~78                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~78                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[3]~8          ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[3]~8          ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~85                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~85                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~86                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~86                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~89                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~89                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~90                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~90                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~95                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~95                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~96                      ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~96                      ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[2]~10         ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[2]~10         ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~103                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~103                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~104                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~104                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~107                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~107                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~108                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~108                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~113                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~113                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~114                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~114                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[1]~12         ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[1]~12         ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~121                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~121                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~122                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~122                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~125                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~125                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~126                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~126                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~128                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~128                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~130                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~130                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~131                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~131                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~132                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~132                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~133                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~133                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[0]~14         ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[0]~14         ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~136                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~136                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~138                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~138                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~139                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~139                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~140                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~140                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~141                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~141                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~143                     ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~143                     ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[0]~15         ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[0]~15         ; out0             ;
; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[0]            ; |Lab10|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[0]            ; out0             ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Fri May 14 01:10:36 2021
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Lab10 -c Lab10
Info: Using vector source file "D:/ FPGA/ 10/Lab10.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 10.0 ns on register "|Lab10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[0]"
Warning: Found clock-sensitive change during active clock edge at time 10.0 ns on register "|Lab10|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0]"
Warning: Found clock-sensitive change during active clock edge at time 10.0 ns on register "|Lab10|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[0]"
Warning: Found clock-sensitive change during active clock edge at time 10.0 ns on register "|Lab10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      34.44 %
Info: Number of transitions in simulation is 685240
Info: Quartus II Simulator was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 154 megabytes
    Info: Processing ended: Fri May 14 01:10:40 2021
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


