           
           Efinix FPGA Placement and Routing.
           Version: 2025.1.110 
           Compiled: May  7 2025.
           
           Copyright (C) 2013 - 2025 Efinix, Inc. All rights reserved.

           
           The Tool Is Based on VPR of University of Toronto,
           a free open source code under MIT license.
           
           
INFO     : Running Placement and Routing for Family "Trion", Device "T120F324" ...
           
           ***** Beginning stage netlist pre-processing ... *****
INFO     : Successfully Read in Verific binary Netlist dump file "/media/lalli/D_Drive_Deb/Efinity_stuff/UART_on_Vaaman/outflow/UART_on_Vaaman.vdb".
INFO     : ***** Beginning VDB Netlist Checker ... *****
INFO     : VDB Netlist Checker took 0.00150107 seconds.
INFO     : 	VDB Netlist Checker took 0 seconds (approximately) in total CPU time.
INFO     : VDB Netlist Checker virtual memory usage: begin = 213.176 MB, end = 237.788 MB, delta = 24.612 MB
INFO     : VDB Netlist Checker resident set memory usage: begin = 124.112 MB, end = 124.708 MB, delta = 0.596 MB
INFO     : 	VDB Netlist Checker peak resident set memory usage = 278.52 MB
INFO     : ***** Ending VDB Netlist Checker ... *****
INFO     : Reading core interface constraints file "/media/lalli/D_Drive_Deb/Efinity_stuff/UART_on_Vaaman/outflow/UART_on_Vaaman.interface.csv"
INFO     : Successfully read core interface constraints file "/media/lalli/D_Drive_Deb/Efinity_stuff/UART_on_Vaaman/outflow/UART_on_Vaaman.interface.csv"
INFO     : Found 0 constant generator nets.
INFO     : Pass 0: Swept away 0 nets with no fanout.
INFO     : Pass 0: Swept away 0 blocks with no fanout.
INFO     : Swept away 0 nets and 0 blocks in total.
INFO     : Removed 0 LUT buffers
INFO     : Successfully created VPR logical netlist from Verific binary DataBase file "/media/lalli/D_Drive_Deb/Efinity_stuff/UART_on_Vaaman/outflow/UART_on_Vaaman.vdb".
INFO     : Netlist pre-processing took 0.0346238 seconds.
INFO     : 	Netlist pre-processing took 0.01 seconds (approximately) in total CPU time.
INFO     : Netlist pre-processing virtual memory usage: begin = 213.176 MB, end = 237.788 MB, delta = 24.612 MB
INFO     : Netlist pre-processing resident set memory usage: begin = 123.424 MB, end = 124.892 MB, delta = 1.468 MB
INFO     : 	Netlist pre-processing peak resident set memory usage = 278.52 MB
           ***** Ending stage netlist pre-processing *****
           
           ***** Beginning stage pre-packing ... *****
           ***** Ending stage pre-packing *****
           
           ***** Beginning stage packing ... *****
INFO     : Generate proto netlist for file "/media/lalli/D_Drive_Deb/Efinity_stuff/UART_on_Vaaman/work_pnr/UART_on_Vaaman.net_proto" took 0.00034 seconds
INFO     : Creating IO constraints file '/media/lalli/D_Drive_Deb/Efinity_stuff/UART_on_Vaaman/work_pnr/UART_on_Vaaman.io_place'
INFO     : Packing took 0.0121269 seconds.
INFO     : 	Packing took 0 seconds (approximately) in total CPU time.
INFO     : Packing virtual memory usage: begin = 237.788 MB, end = 237.788 MB, delta = 0 MB
INFO     : Packing resident set memory usage: begin = 125.68 MB, end = 126.18 MB, delta = 0.5 MB
INFO     : 	Packing peak resident set memory usage = 278.52 MB
           ***** Ending stage packing *****
           
INFO     : Read proto netlist file /media/lalli/D_Drive_Deb/Efinity_stuff/UART_on_Vaaman/work_pnr/UART_on_Vaaman.net_proto
INFO     : Read proto netlist for file "/media/lalli/D_Drive_Deb/Efinity_stuff/UART_on_Vaaman/work_pnr/UART_on_Vaaman.net_proto" took 0.000247 seconds
INFO     : Setup net and block data structure took 0.00223 seconds
INFO     : Reading core interface constraints file "/media/lalli/D_Drive_Deb/Efinity_stuff/UART_on_Vaaman/outflow/UART_on_Vaaman.interface.csv"
INFO     : Successfully read core interface constraints file "/media/lalli/D_Drive_Deb/Efinity_stuff/UART_on_Vaaman/outflow/UART_on_Vaaman.interface.csv"
           ***** Beginning stage packed netlist loading ... *****
INFO     : Read proto netlist file /media/lalli/D_Drive_Deb/Efinity_stuff/UART_on_Vaaman/work_pnr/UART_on_Vaaman.net_proto
INFO     : Read proto netlist for file "/media/lalli/D_Drive_Deb/Efinity_stuff/UART_on_Vaaman/work_pnr/UART_on_Vaaman.net_proto" took 0.000342 seconds
INFO     : Setup net and block data structure took 0.004217 seconds
INFO     : Packed netlist loading took 0.00479465 seconds.
INFO     : 	Packed netlist loading took 0.01 seconds (approximately) in total CPU time.
INFO     : Packed netlist loading virtual memory usage: begin = 237.788 MB, end = 237.788 MB, delta = 0 MB
INFO     : Packed netlist loading resident set memory usage: begin = 144.532 MB, end = 144.532 MB, delta = 0 MB
INFO     : 	Packed netlist loading peak resident set memory usage = 278.52 MB
           ***** Ending stage packed netlist loading *****
           
           ***** Beginning stage pre-placement ... *****
           
           ***** Ending stage pre-placement *****
           
INFO     : No SDC file found.  Using default timing constraint of 1 ns.
INFO     : NOTE:  Use --sdc_file <SDC_FILE> to override this behavior.
INFO     : Creating clock 'i_clk' with 1 sources
           ***** Beginning stage initial placement ... *****
INFO     : Reading core interface constraints file "/media/lalli/D_Drive_Deb/Efinity_stuff/UART_on_Vaaman/outflow/UART_on_Vaaman.interface.csv"
INFO     : Successfully read core interface constraints file "/media/lalli/D_Drive_Deb/Efinity_stuff/UART_on_Vaaman/outflow/UART_on_Vaaman.interface.csv"
INFO     : Writing IO placement constraints to "/media/lalli/D_Drive_Deb/Efinity_stuff/UART_on_Vaaman/outflow/UART_on_Vaaman.interface.io"
INFO     : Reading placement constraints from '/media/lalli/D_Drive_Deb/Efinity_stuff/UART_on_Vaaman/outflow/UART_on_Vaaman.interface.io'.
INFO     : Reading placement constraints from '/media/lalli/D_Drive_Deb/Efinity_stuff/UART_on_Vaaman/work_pnr/UART_on_Vaaman.io_place'.
           ***** Ending stage initial placement *****
           
           ***** Beginning stage placement ... *****
INFO     : Starting Global Placer with 6 threads ...
            ----------     -------  --------------     -------
             Iteration       WHPWL Worst Slack (ps) Convergence
            ----------     -------  --------------     -------
INFO     :           1        2458           -2378        51.0%
INFO     :           2        3039           -2378        51.0%
INFO     :           3        2688           -2378        55.3%
INFO     :           4        2800           -2378        55.3%
INFO     :           5        2850           -2378        55.3%
INFO     :           6        2768           -2378        55.3%
INFO     :           7        2666           -2378        55.8%
INFO     :           8        2554           -3347        56.1%
INFO     :           9        2245           -3347        65.0%
INFO     :          10        2139           -3916        67.5%
INFO     :          11        2145           -4951        71.9%
INFO     :          12        1980           -6211        78.7%
INFO     :          13        1975           -5860        82.0%
INFO     :          14        2062           -6715        82.6%
INFO     :          15        1916           -6767        85.3%
INFO     :          16        1875           -6254        86.3%
INFO     :          17        2001           -6347        86.3%
INFO     :          18        1924           -6254        86.5%
INFO     :          19        1927           -5876        87.6%
INFO     :          20        1839           -6872        89.1%
INFO     :          21        1827           -6413        89.8%
INFO     :          22        1794           -6358        89.8%
INFO     :          23        1698           -6384        90.4%
INFO     :          24        1641           -6870        91.1%
INFO     :          25        1587           -6357        91.1%
INFO     :          26        1575           -6876        91.4%
INFO     :          27        1559           -6741        92.4%
INFO     :          28        1571           -6865        92.9%
INFO     :          29        1560           -6763        94.0%
INFO     :          30        1560           -6330        95.4%
INFO     :          31        1571           -6330        96.7%
INFO     :          32        1560           -6763        97.8%
INFO     :          33        1560           -6330        98.3%
INFO     :          34        1560           -6330        99.0%
INFO     :          35        1560           -6371        99.1%
INFO     :          36        1560           -6751        99.9%
INFO     :          37        1560           -6789        99.9%
INFO     : Starting Annealer
            ----------     -------  --------------     -------
             Iteration       WHPWL  Delay Max (ps)     R Limit
            ----------     -------  --------------     -------
INFO     :           0         232            7189        30.0
INFO     :           1         168            6480        28.2
INFO     :           2         145            6023        25.9
INFO     :           3         141            6070        23.8
INFO     :           4         139            6048        21.8
INFO     :           5         134            6048        19.9
INFO     :           6         138            5671        18.2
INFO     :           7         143            5499        16.6
INFO     :           8         143            5521        15.2
INFO     :           9         145            5521        13.9
INFO     :          10         157            5521        12.6
INFO     :          11         157            5521        11.5
INFO     :          12         154            5521        10.5
INFO     :          13         147            5521         9.6
INFO     :          14         147            5521         8.7
INFO     :          15         144            5521         8.0
INFO     :          16         141            5521         7.3
INFO     :          17         137            5463         6.6
INFO     :          18         135            5602         6.0
INFO     :          19         129            5463         5.5
INFO     :          20         126            5506         5.0
INFO     :          21         127            5463         4.6
INFO     :          22         125            5463         4.2
INFO     :          23         124            5463         3.8
INFO     :          24         122            5506         3.5
INFO     :          25         123            5463         3.2
INFO     :          26         123            5463         2.9
INFO     :          27         122            5407         2.7
INFO     :          28         119            5269         2.4
INFO     :          29         120            5103         2.2
INFO     :          30         118            5117         2.0
INFO     :          31         119            5285         1.9
INFO     :          32         119            5285         1.7
INFO     :          33         119            5322         1.6
INFO     :          34         120            5146         1.4
INFO     :          35         118            5254         1.3
INFO     :          36         118            5428         1.2
INFO     :          37         117            5492         1.1
INFO     :          38         118            5165         1.0
INFO     : Counted delay computer calls: 91056
Placement successful: 124 cells are placed
INFO     : Peak congestion smeared over 1/4 of the chip is 0.00228005 at 50,358
INFO     : Congestion-weighted HPWL per net: 11.5106
INFO     : Post-placement cluster-level checks is successful
INFO     : Checks is successful
INFO     : Reading placement constraints from '/media/lalli/D_Drive_Deb/Efinity_stuff/UART_on_Vaaman/outflow/UART_on_Vaaman.qplace'.
INFO     : Finished Realigning Types (41 blocks needed type change)
INFO     : Completed placement consistency check successfully.
INFO     : Successfully created FPGA place file '/media/lalli/D_Drive_Deb/Efinity_stuff/UART_on_Vaaman/outflow/UART_on_Vaaman.place'
INFO     : Placement took 4.1425 seconds.
INFO     : 	Placement took 10.21 seconds (approximately) in total CPU time.
INFO     : Placement virtual memory usage: begin = 237.788 MB, end = 338.056 MB, delta = 100.268 MB
INFO     : Placement resident set memory usage: begin = 144.68 MB, end = 237.572 MB, delta = 92.892 MB
INFO     : 	Placement peak resident set memory usage = 278.52 MB
           ***** Ending stage placement *****
           
