

================================================================
== Vitis HLS Report for 'argmax_Pipeline_digit_loop'
================================================================
* Date:           Sun Nov 10 15:47:08 2024

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        bnn.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.097 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- digit_loop  |        9|        9|         2|          1|          1|     9|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%max_V = alloca i32 1"   --->   Operation 5 'alloca' 'max_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%max_id_V = alloca i32 1"   --->   Operation 6 'alloca' 'max_id_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln187_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %sext_ln187"   --->   Operation 8 'read' 'sext_ln187_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln187_cast = sext i10 %sext_ln187_read"   --->   Operation 9 'sext' 'sext_ln187_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 1, i4 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %max_id_V"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 %sext_ln187_cast, i16 %max_V"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_3 = load i4 %i" [./layer.h:189]   --->   Operation 14 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.65ns)   --->   "%icmp_ln189 = icmp_eq  i4 %i_3, i4 10" [./layer.h:189]   --->   Operation 16 'icmp' 'icmp_ln189' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln189 = br i1 %icmp_ln189, void %for.body.split, void %for.end.exitStub" [./layer.h:189]   --->   Operation 18 'br' 'br_ln189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_cast = zext i4 %i_3" [./layer.h:189]   --->   Operation 19 'zext' 'i_cast' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i10 %input_r, i64 0, i64 %i_cast"   --->   Operation 20 'getelementptr' 'input_addr' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.68ns)   --->   "%input_load = load i4 %input_addr"   --->   Operation 21 'load' 'input_load' <Predicate = (!icmp_ln189)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 22 [1/1] (0.70ns)   --->   "%i_4 = add i4 %i_3, i4 1" [./layer.h:189]   --->   Operation 22 'add' 'i_4' <Predicate = (!icmp_ln189)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln189 = store i4 %i_4, i4 %i" [./layer.h:189]   --->   Operation 23 'store' 'store_ln189' <Predicate = (!icmp_ln189)> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%max_id_V_load = load i4 %max_id_V"   --->   Operation 35 'load' 'max_id_V_load' <Predicate = (icmp_ln189)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %max_id_V_out, i4 %max_id_V_load"   --->   Operation 36 'write' 'write_ln0' <Predicate = (icmp_ln189)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln189)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.09>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%max_V_load = load i16 %max_V" [./layer.h:190]   --->   Operation 24 'load' 'max_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%max_id_V_load_1 = load i4 %max_id_V" [./layer.h:190]   --->   Operation 25 'load' 'max_id_V_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [./layer.h:187]   --->   Operation 26 'specloopname' 'specloopname_ln187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (0.68ns)   --->   "%input_load = load i4 %input_addr"   --->   Operation 27 'load' 'input_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1081 = sext i10 %input_load"   --->   Operation 28 'sext' 'sext_ln1081' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.67ns)   --->   "%icmp_ln1081 = icmp_slt  i16 %max_V_load, i16 %sext_ln1081"   --->   Operation 29 'icmp' 'icmp_ln1081' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.35ns)   --->   "%select_ln190 = select i1 %icmp_ln1081, i4 %i_3, i4 %max_id_V_load_1" [./layer.h:190]   --->   Operation 30 'select' 'select_ln190' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.24ns)   --->   "%max_V_1 = select i1 %icmp_ln1081, i16 %sext_ln1081, i16 %max_V_load" [./layer.h:190]   --->   Operation 31 'select' 'max_V_1' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln189 = store i4 %select_ln190, i4 %max_id_V" [./layer.h:189]   --->   Operation 32 'store' 'store_ln189' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln189 = store i16 %max_V_1, i16 %max_V" [./layer.h:189]   --->   Operation 33 'store' 'store_ln189' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln189 = br void %for.body" [./layer.h:189]   --->   Operation 34 'br' 'br_ln189' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i', ./layer.h:189) on local variable 'i' [14]  (0 ns)
	'add' operation ('i', ./layer.h:189) [30]  (0.708 ns)
	'store' operation ('store_ln189', ./layer.h:189) of variable 'i', ./layer.h:189 on local variable 'i' [31]  (0.387 ns)

 <State 2>: 2.1ns
The critical path consists of the following:
	'load' operation ('input_load') on array 'input_r' [25]  (0.683 ns)
	'icmp' operation ('icmp_ln1081') [27]  (0.676 ns)
	'select' operation ('select_ln190', ./layer.h:190) [28]  (0.351 ns)
	'store' operation ('store_ln189', ./layer.h:189) of variable 'select_ln190', ./layer.h:190 on local variable 'max_id_V' [32]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
