module exp_five_clock(clk,stop,seg0h,seg1h,seg1m,seg0m,seg1s,seg0s,hour,minute,second);
	input clk;
	input stop;
	reg[16:0] total;
	reg clk_1s;
	reg[24:0]count_clk;
	reg[5:0] hour;
	reg[5:0] minute;
	reg[5:0] second;
	reg[3:0]hh,lh,hm,lm,hs,ls;
	output reg [6:0] seg0h,seg1h,seg1m,seg0m,seg1s,seg0s;
	
	
initial
	begin
	total=0;
	hour=0;
	minute=0;
	second=0;
	count_clk=0;
	clk_1s=0;
	end
	
	always@(posedge clk)
	if(count_clk==25000000)
		begin
			count_clk<=0;
			clk_1s<=~clk_1s;
		end
	else
		count_clk<=count_clk+1;
	
	always@(posedge clk_1s)
	begin
		if(stop)
			begin
			hour=hour;
			minute=minute;
			second=second;
			total=total;
			end
		else
			begin
			total=(total+1)%86400;
			hour=total/3600;
			minute=(total%3600)/60;
			second=total/60;
			end
		
		hh=hour/10;
		lh=hour%10;
		hm=minute/10;
		lm=minute%10;
		hs=second/10;
		ls=second%10;
		
		
			case(hh)
				0: seg1h = 7'b1000000;
				1: seg1h = 7'b1111001;
				2: seg1h = 7'b0100100;
				3: seg1h = 7'b0110000;
				4: seg1h = 7'b0011001;
				5: seg1h = 7'b0010010;
				6: seg1h = 7'b0000010;
				7: seg1h = 7'b1111000;
				8: seg1h = 7'b0000000;
				9: seg1h = 7'b0010000;
			endcase
			
			case(lh)
				0: seg0h = 7'b1000000;
				1: seg0h = 7'b1111001;
				2: seg0h = 7'b0100100;
				3: seg0h = 7'b0110000;
				4: seg0h = 7'b0011001;
				5: seg0h = 7'b0010010;
				6: seg0h = 7'b0000010;
				7: seg0h = 7'b1111000;
				8: seg0h = 7'b0000000;
				9: seg0h = 7'b0010000;
			endcase
			
			
			case(hm)
				0: seg1m = 7'b1000000;
				1: seg1m = 7'b1111001;
				2: seg1m = 7'b0100100;
				3: seg1m = 7'b0110000;
				4: seg1m = 7'b0011001;
				5: seg1m = 7'b0010010;
				6: seg1m = 7'b0000010;
				7: seg1m = 7'b1111000;
				8: seg1m = 7'b0000000;
				9: seg1m = 7'b0010000;
			endcase
			
			case(lm)
				0: seg0m = 7'b1000000;
				1: seg0m = 7'b1111001;
				2: seg0m = 7'b0100100;
				3: seg0m = 7'b0110000;
				4: seg0m = 7'b0011001;
				5: seg0m = 7'b0010010;
				6: seg0m = 7'b0000010;
				7: seg0m = 7'b1111000;
				8: seg0m = 7'b0000000;
				9: seg0m = 7'b0010000;
			endcase
			
			
			case(hs)
				0: seg1s = 7'b1000000;
				1: seg1s = 7'b1111001;
				2: seg1s = 7'b0100100;
				3: seg1s = 7'b0110000;
				4: seg1s = 7'b0011001;
				5: seg1s = 7'b0010010;
				6: seg1s = 7'b0000010;
				7: seg1s = 7'b1111000;
				8: seg1s = 7'b0000000;
				9: seg1s = 7'b0010000;
			endcase
			
			case(ls)
				0: seg0s = 7'b1000000;
				1: seg0s = 7'b1111001;
				2: seg0s = 7'b0100100;
				3: seg0s = 7'b0110000;
				4: seg0s = 7'b0011001;
				5: seg0s = 7'b0010010;
				6: seg0s = 7'b0000010;
				7: seg0s = 7'b1111000;
				8: seg0s = 7'b0000000;
				9: seg0s = 7'b0010000;
			endcase
		
	end
	
endmodule 
		
		
		
		
		
		
		
		
		
		
		
		
		
		
		
		
		