<center>
    <h1 align="center">Binary to BCD</h1>
    <h4 align="center">A Verilog exercise for Binary to BCD design</strong> </h4>
    <p align="center">
        <strong>Last updated:</strong> 22 Aug 2024<br>
        <strong>Last tested version:</strong> 0822
    </p> 
</center>

# About the project
I referred to the Verilog tutorial from YouTuber Merak's channel.

* ADD6
![ADD6](./IMG/ADD6.jpg)
* BCDADD
![BCDADD](./IMG/BCDADD.jpg)
* BtoBCD
![BtoBCD](./IMG/BtoBCD.jpg)

[Binary to BCD](https://youtu.be/uf6MRZzVV-o)
