// Seed: 608955193
module module_0 (
    input  wor  id_0,
    input  wire id_1,
    input  tri1 id_2,
    output wor  id_3
);
endmodule
module module_1 #(
    parameter id_12 = 32'd87,
    parameter id_13 = 32'd6,
    parameter id_14 = 32'd1,
    parameter id_5  = 32'd13,
    parameter id_9  = 32'd72
) (
    input wire id_0,
    input supply0 id_1,
    output wand id_2,
    output tri0 id_3,
    input tri0 id_4,
    input uwire _id_5,
    output tri0 id_6,
    input tri id_7,
    output wor id_8,
    input tri0 _id_9,
    output uwire id_10,
    output logic id_11,
    input tri1 _id_12,
    input uwire _id_13,
    output wand _id_14
);
  supply0 [-1 : -1  ==  id_9] id_16 = -1;
  parameter [-1 : id_5] id_17 = -1'h0;
  wire id_18;
  ;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_7,
      id_3
  );
  assign modCall_1.id_3 = 0;
  always @(*) id_11 <= -1;
  assign id_8  = -1;
  assign id_16 = 1;
  task id_19(input id_20);
    logic [id_14 : id_13] id_21, id_22;
    begin : LABEL_0
      id_21 <= id_17;
    end
  endtask
  struct packed {
    logic [id_12 : 1 'h0 &  -1  ==  1] id_23;
    id_24 id_25;
  } id_26;
endmodule
