/** @file
  This file describes the contents of the ACPI DMA address Remapping

  Copyright (c) 2016 - 2018, Intel Corporation. All rights reserved.<BR>
  SPDX-License-Identifier: BSD-2-Clause-Patent
**/
#include "Dmar.h"
#include <Register/PchRegsP2sb.h>

EFI_ACPI_DMAR_TABLE DmarTable = {
  //
  // EFI_ACPI_DMAR_HEADER
  //
  {
    //
    // EFI_ACPI_DESCRIPTION_HEADER
    //
    {
      EFI_ACPI_VTD_DMAR_TABLE_SIGNATURE,
      sizeof (EFI_ACPI_DMAR_TABLE),
      EFI_ACPI_DMAR_TABLE_REVISION,

      //
      // Checksum will be updated at runtime
      //
      0x00,

      //
      // It is expected that these values will be programmed at runtime
      //
      { 'I', 'N', 'T', 'E', 'L', ' ' },
      EFI_ACPI_DMAR_OEM_TABLE_ID,
      0x1,
      EFI_ACPI_DMAR_OEM_CREATOR_ID,
      1
    },

    //
    // DMAR table specific entries below:
    //

    //
    // 39-bit addressing Host Address Width
    //
    38,

    //
    // Flags
    //
    0,

    //
    // Reserved fields
    //
    { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 }
  },

  //
  // First DRHD structure, VT-d Engine #1
  //
  {
    //
    // EFI_ACPI_DMAR_DRHD_HEADER
    //
    {
      {0,                                         // Type = 0 (DRHD)
      sizeof (EFI_ACPI_DRHD_ENGINE1_STRUCT)},     // Length of structure
      0,                                          // Flag - Do not include all
      0,                                          // Reserved fields
      0,                                          // Segment
      0                                           // Base address of DMA-remapping hardware - Updated at boot time
    },
    //
    // Device Scopes
    //
    {
      {
        {1,                                     // Type
        sizeof (EFI_ACPI_DEV_SCOPE_STRUCTURE),  // Length
        0,                                      // Segment number
        0,                                      // Reserved
        0},                                     // Start bus number
        {2, 0}                                  // PCI path
      }
    }
  },
  //
  // Second DRHD structure, VT-d Engine #2
  //
  {
    //
    // EFI_ACPI_DMAR_DRHD_HEADER
    //
    {
      {0,                                        // Type = 0 (DRHD)
      sizeof (EFI_ACPI_DRHD_ENGINE1_STRUCT)},     // Length of structure
      0,                                          // Flag - Do not include all
      0,                                          // Reserved fields
      0,                                          // Segment
      0                                           // Base address of DMA-remapping hardware - Updated at boot time
      },
      //
      // Device Scopes
      //
      {
      {
        {1,                                     // Type
        sizeof (EFI_ACPI_DEV_SCOPE_STRUCTURE),       // Length
        0,                                      // Segment number
        0,                                           // Reserved
        0},                                     // Start bus number
        {5, 0}                                  // PCI path
      }
    }
        },
  {
    //
    // DRHD structure, iTBT PCIE 0 VT-d Engine #4
    //
    {
      //
      // EFI_ACPI_DMAR_DRHD_HEADER
      //
      {
        {0,                                         // Type = 0 (DRHD)
        sizeof (EFI_ACPI_DRHD_ENGINE1_STRUCT)},     // Length of structure
        0,                                          // Flag - Do not include all
        0,                                          // Reserved fields
        0,                                          // Segment
        0                                           // Base address of DMA-remapping hardware - Updated at boot time
      },
      //
      // Device Scopes
      //
      {
        {
          {2,                                     // Type
        sizeof (EFI_ACPI_DEV_SCOPE_STRUCTURE),       // Length
          0,                                      // Segment number
        0,                                           // Reserved
          0},                                     // Start bus number
          {7, 0}                                  // PCI path
        }
      }
      },
      //
    // DRHD structure, iTBT PCIE 1 VT-d Engine #5
      //
      {
      //
      // EFI_ACPI_DMAR_DRHD_HEADER
      //
      {
        {0,                                         // Type = 0 (DRHD)
        sizeof (EFI_ACPI_DRHD_ENGINE1_STRUCT)},     // Length of structure
        0,                                          // Flag - Do not include all
        0,                                          // Reserved fields
        0,                                          // Segment
        0                                           // Base address of DMA-remapping hardware - Updated at boot time
      },
      //
      // Device Scopes
      //
      {
        {
          {2,                                     // Type
        sizeof (EFI_ACPI_DEV_SCOPE_STRUCTURE),    // Length
          0,                                      // Segment number
        0,                                        // Reserved
          0},                                     // Start bus number
          {7, 1}                                  // PCI path
        }
      }
      },
      //
    // DRHD structure, iTBT PCIE 2 VT-d Engine #6
      //
      {
      //
      // EFI_ACPI_DMAR_DRHD_HEADER
      //
      {
        {0,                                         // Type = 0 (DRHD)
        sizeof (EFI_ACPI_DRHD_ENGINE1_STRUCT)},     // Length of structure
        0,                                          // Flag - Do not include all
        0,                                          // Reserved fields
        0,                                          // Segment
        0                                           // Base address of DMA-remapping hardware - Updated at boot time
      },
      //
      // Device Scopes
      //
      {
        {
          {2,                                     // Type
        sizeof (EFI_ACPI_DEV_SCOPE_STRUCTURE),    // Length
          0,                                      // Segment number
        0,                                        // Reserved
          0},                                     // Start bus number
          {7, 2}                                  // PCI path
        }
      }
      },
      //
    // DRHD structure, iTBT PCIE 3 VT-d Engine #7
      //
      {
      //
      // EFI_ACPI_DMAR_DRHD_HEADER
      //
      {
        {0,                                         // Type = 0 (DRHD)
        sizeof (EFI_ACPI_DRHD_ENGINE1_STRUCT)},     // Length of structure
        0,                                          // Flag - Do not include all
        0,                                          // Reserved fields
        0,                                          // Segment
        0                                           // Base address of DMA-remapping hardware - Updated at boot time
      },
      //
      // Device Scopes
      //
      {
        {
          {2,                                     // Type
        sizeof (EFI_ACPI_DEV_SCOPE_STRUCTURE),    // Length
          0,                                      // Segment number
        0,                                        // Reserved
          0},                                     // Start bus number
          {7, 3}                                  // PCI path
        }
      }
        },
      },
      //
  //Third DRHD structure VT-d Engine# 3
      //
      {
      //
    // EFI_ACPI_DMAR_DRHD_HEADER
      //
      {
      {0,                                        // Type = 0 (DRHD)
      sizeof (EFI_ACPI_DRHD_ENGINE3_STRUCT)},    // Length of strucure.
      1,                                         // Flag - Include all
        0,                                        // Reserved
      0,                                         // Segment Number
      0                                          // Base address of DMA-remapping hardware.
      },
    {
      //
      // Device Scopes
      //
      {
        {3,                                          // Type=IO APIC
        sizeof (EFI_ACPI_DEV_SCOPE_STRUCTURE),    // Length
        0,                                        // Reserved
        2,                                           // Enumeration ID
        V_P2SB_CFG_IBDF_BUS},                        // Start bus number
        {V_P2SB_CFG_IBDF_DEV, V_P2SB_CFG_IBDF_FUNC}  // PCI path
      },
      //
      // Device Scopes
      //
      {
        {4,                                          // Type=HPET
        sizeof (EFI_ACPI_DEV_SCOPE_STRUCTURE),    // Length
        0,                                        // Reserved
        0,                                           // Enumeration ID
        V_P2SB_CFG_HBDF_BUS},                        // Start bus number
        {V_P2SB_CFG_HBDF_DEV, V_P2SB_CFG_HBDF_FUNC}  // PCI path
      }
    }
  },
  //RMRR structure for USB devices.
  {
    //
    // EFI_ACPI_DMAR_RMRR_HEADER
    //
    {
      {
        0x1,                                     // Type 1 - RMRR structure
        sizeof(EFI_ACPI_RMRR_USB_STRUC)          // Length
      },
      { 0x00, 0x00 },                            // Reserved
      0x0000,                                    // Segment Num
      0x00000000000E0000,                        // RMRR Base address - Updated in runtime.
      0x00000000000EFFFF                         // RMRR Limit address - Updated in runtime.
    },
    //
    // Device Scopes
    //
    {
      {
        {1,                                    // Type
        sizeof(EFI_ACPI_DEV_SCOPE_STRUCTURE),  // Length
        0,                                     // Reserved
        0,                                     // Enum ID
        0},                                    // Start bus number
        {20, 0}                                // PCI path
      },
      {
        {1,                                    // Type
        sizeof(EFI_ACPI_DEV_SCOPE_STRUCTURE),  // Length
        0,                                     // Reserved
        0,                                     // Enum ID
        0},                                    // Start bus number
        {20, 1}                                // PCI path
      }
    }
  },

  //RMRR structure for IGD device.
  {
    //
    // EFI_ACPI_DMAR_RMRR_HEADER
    //
    {
      {
        0x1,                                    // Type 1 - RMRR structure
        sizeof(EFI_ACPI_RMRR_IGD_STRUC)         // Length
      },
      { 0x00, 0x00 },                           // Reserved
      0x0000,                                   // Segment Num
      0x0000000000000000,                       // RMRR Base address - Updated in runtime.
      0x0000000000000000                        // RMRR Limit address - Updated in runtime.
    },
    //
    // Device Scopes
    //
    {
      {
        {1,                                    // Type
        sizeof(EFI_ACPI_DEV_SCOPE_STRUCTURE), // Length
        0,                                    // Reserved
        0,                                    // Enum ID
        0},                                   // Start bus number
        {2, 0}                                // PCI path
      }
    }
  }
  ,
  //RMRR structure for IGD device - DiSM Range for 2LM Sku
  {
    //
    // EFI_ACPI_DMAR_RMRR_HEADER
    //
    {
      {
        0x1,                                    // Type 1 - RMRR structure
        sizeof(EFI_ACPI_RMRR_IGD_DISM_STRUC)    // Length
      },
      { 0x00, 0x00 },                           // Reserved
      0x0000,                                   // Segment Num
      0x0000000000000000,                       // RMRR Base address - Updated in runtime.
      0x0000000000000000                        // RMRR Limit address - Updated in runtime.
    },
    //
    // Device Scopes
    //
  {
    {
        {1,                                   // Type
        sizeof (EFI_ACPI_DEV_SCOPE_STRUCTURE), // Length
        0,                                    // Reserved
        0,                                    // Enum ID
        0},                                   // Start bus number
        {2, 0}                                // PCI path
      }
    }
  },
  // RMRR structure for TCSS DMA0 access.
  {
    //
    // EFI_ACPI_DMAR_RMRR_HEADER
    //
    {
      {
        0x1,                                    // Type 1 - RMRR structure
        sizeof (EFI_ACPI_RMRR_TCSS_DMA_STRUC)   // Length
      },
      {0x00, 0x00},                             // Reserved
      0x0000,                                   // Segment Num
      0x0000000000000000,                       // RMRR Base address - Updated in runtime.
      0x0000000000000000                        // RMRR Limit address - Updated in runtime.
    },
    //
    // Device Scopes
    //
    {
      {
        {1,                                   // Type
        sizeof (EFI_ACPI_DEV_SCOPE_STRUCTURE), // Length
        0,                                    // Reserved
        0,                                    // Enum ID
        0},                                   // Start bus number
        {19, 2}                               // PCI path
      }
    }
  },
  // RMRR structure for TCSS DMA1 access.
  {
    //
    // EFI_ACPI_DMAR_RMRR_HEADER
    //
    {
      {
        0x1,                                    // Type 1 - RMRR structure
        sizeof (EFI_ACPI_RMRR_TCSS_DMA_STRUC)   // Length
      },
      {0x00, 0x00},                             // Reserved
      0x0000,                                   // Segment Num
      0x0000000000000000,                       // RMRR Base address - Updated in runtime.
      0x0000000000000000                        // RMRR Limit address - Updated in runtime.
    },
    //
    // Device Scopes
    //
    {
      {
        {1,                                   // Type
        sizeof (EFI_ACPI_DEV_SCOPE_STRUCTURE), // Length
        0,                                    // Reserved
        0,                                    // Enum ID
        0},                                   // Start bus number
        {19, 3}                               // PCI path
      }
    }
  }
};

//
// Dummy function required for build tools
//
#if defined (__GNUC__)
VOID*
ReferenceAcpiTable (
  VOID
  )

{
  //
  // Reference the table being generated to prevent the optimizer from removing the
  // data structure from the exeutable
  //
  return (VOID*)&DmarTable;
}
#else
int
main (
  VOID
  )
{
  return 0;
}
#endif
