
demos/freertos_semaphore1/main.elf:     file format elf32-littlearm


Disassembly of section .text:

00000000 <g_pfnVectors>:
       0:	00 50 00 20 b1 8f 00 00 f5 8f 00 00 f5 8f 00 00     .P. ............
      10:	f5 8f 00 00 f5 8f 00 00 f5 8f 00 00 00 00 00 00     ................
	...
      2c:	77 8c 00 00 f5 8f 00 00 00 00 00 00 71 8d 00 00     w...........q...
      3c:	b7 8d 00 00 f5 8f 00 00 f5 8f 00 00 f5 8f 00 00     ................
      4c:	f5 8f 00 00 f5 8f 00 00 f5 8f 00 00 f5 8f 00 00     ................
      5c:	f5 8f 00 00 f5 8f 00 00 f5 8f 00 00 f5 8f 00 00     ................
      6c:	f5 8f 00 00 f5 8f 00 00 f5 8f 00 00 f5 8f 00 00     ................
      7c:	f5 8f 00 00 f5 8f 00 00 f5 8f 00 00 f5 8f 00 00     ................
      8c:	f5 8f 00 00 f5 8f 00 00 f5 8f 00 00 f5 8f 00 00     ................
      9c:	f5 8f 00 00 f5 8f 00 00 f5 8f 00 00 f5 8f 00 00     ................
      ac:	f5 8f 00 00 f5 8f 00 00 f5 8f 00 00 f5 8f 00 00     ................
      bc:	f5 8f 00 00 f5 8f 00 00 f5 8f 00 00 f5 8f 00 00     ................
      cc:	f5 8f 00 00 f5 8f 00 00 f5 8f 00 00 f5 8f 00 00     ................
      dc:	f5 8f 00 00 f5 8f 00 00 f5 8f 00 00 f5 8f 00 00     ................
	...
     108:	5f f8 08 f1                                         _...

0000010c <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
     10c:	b580      	push	{r7, lr}
     10e:	b084      	sub	sp, #16
     110:	af00      	add	r7, sp, #0
     112:	6078      	str	r0, [r7, #4]
void *pvReturn = NULL;
     114:	2300      	movs	r3, #0
     116:	60fb      	str	r3, [r7, #12]
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if( portBYTE_ALIGNMENT != 1 )
	{
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
     118:	687b      	ldr	r3, [r7, #4]
     11a:	f003 0307 	and.w	r3, r3, #7
     11e:	2b00      	cmp	r3, #0
     120:	d004      	beq.n	12c <pvPortMalloc+0x20>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
     122:	687b      	ldr	r3, [r7, #4]
     124:	f023 0307 	bic.w	r3, r3, #7
     128:	3308      	adds	r3, #8
     12a:	607b      	str	r3, [r7, #4]
		}
	}
	#endif

	vTaskSuspendAll();
     12c:	f007 f8ec 	bl	7308 <vTaskSuspendAll>
	{
		if( pucAlignedHeap == NULL )
     130:	4b16      	ldr	r3, [pc, #88]	; (18c <pvPortMalloc+0x80>)
     132:	681b      	ldr	r3, [r3, #0]
     134:	2b00      	cmp	r3, #0
     136:	d105      	bne.n	144 <pvPortMalloc+0x38>
		{
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
     138:	4b15      	ldr	r3, [pc, #84]	; (190 <pvPortMalloc+0x84>)
     13a:	f023 0307 	bic.w	r3, r3, #7
     13e:	461a      	mov	r2, r3
     140:	4b12      	ldr	r3, [pc, #72]	; (18c <pvPortMalloc+0x80>)
     142:	601a      	str	r2, [r3, #0]
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
     144:	4b13      	ldr	r3, [pc, #76]	; (194 <pvPortMalloc+0x88>)
     146:	681a      	ldr	r2, [r3, #0]
     148:	687b      	ldr	r3, [r7, #4]
     14a:	4413      	add	r3, r2
     14c:	f244 32f7 	movw	r2, #17399	; 0x43f7
     150:	4293      	cmp	r3, r2
     152:	d813      	bhi.n	17c <pvPortMalloc+0x70>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
     154:	4b0f      	ldr	r3, [pc, #60]	; (194 <pvPortMalloc+0x88>)
     156:	681a      	ldr	r2, [r3, #0]
     158:	687b      	ldr	r3, [r7, #4]
     15a:	441a      	add	r2, r3
     15c:	4b0d      	ldr	r3, [pc, #52]	; (194 <pvPortMalloc+0x88>)
     15e:	681b      	ldr	r3, [r3, #0]
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
     160:	429a      	cmp	r2, r3
     162:	d90b      	bls.n	17c <pvPortMalloc+0x70>
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
     164:	4b09      	ldr	r3, [pc, #36]	; (18c <pvPortMalloc+0x80>)
     166:	681a      	ldr	r2, [r3, #0]
     168:	4b0a      	ldr	r3, [pc, #40]	; (194 <pvPortMalloc+0x88>)
     16a:	681b      	ldr	r3, [r3, #0]
     16c:	4413      	add	r3, r2
     16e:	60fb      	str	r3, [r7, #12]
			xNextFreeByte += xWantedSize;
     170:	4b08      	ldr	r3, [pc, #32]	; (194 <pvPortMalloc+0x88>)
     172:	681a      	ldr	r2, [r3, #0]
     174:	687b      	ldr	r3, [r7, #4]
     176:	4413      	add	r3, r2
     178:	4a06      	ldr	r2, [pc, #24]	; (194 <pvPortMalloc+0x88>)
     17a:	6013      	str	r3, [r2, #0]
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
     17c:	f007 f8d2 	bl	7324 <xTaskResumeAll>
			vApplicationMallocFailedHook();
		}
	}
	#endif

	return pvReturn;
     180:	68fb      	ldr	r3, [r7, #12]
}
     182:	4618      	mov	r0, r3
     184:	3710      	adds	r7, #16
     186:	46bd      	mov	sp, r7
     188:	bd80      	pop	{r7, pc}
     18a:	bf00      	nop
     18c:	20004430 	.word	0x20004430
     190:	20000034 	.word	0x20000034
     194:	2000442c 	.word	0x2000442c

00000198 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
     198:	b480      	push	{r7}
     19a:	b083      	sub	sp, #12
     19c:	af00      	add	r7, sp, #0
     19e:	6078      	str	r0, [r7, #4]
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
}
     1a0:	bf00      	nop
     1a2:	370c      	adds	r7, #12
     1a4:	46bd      	mov	sp, r7
     1a6:	bc80      	pop	{r7}
     1a8:	4770      	bx	lr

000001aa <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
     1aa:	b480      	push	{r7}
     1ac:	af00      	add	r7, sp, #0
	/* Only required when static memory is not cleared. */
	xNextFreeByte = ( size_t ) 0;
     1ae:	4b03      	ldr	r3, [pc, #12]	; (1bc <vPortInitialiseBlocks+0x12>)
     1b0:	2200      	movs	r2, #0
     1b2:	601a      	str	r2, [r3, #0]
}
     1b4:	bf00      	nop
     1b6:	46bd      	mov	sp, r7
     1b8:	bc80      	pop	{r7}
     1ba:	4770      	bx	lr
     1bc:	2000442c 	.word	0x2000442c

000001c0 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
     1c0:	b480      	push	{r7}
     1c2:	af00      	add	r7, sp, #0
	return ( configADJUSTED_HEAP_SIZE - xNextFreeByte );
     1c4:	4b04      	ldr	r3, [pc, #16]	; (1d8 <xPortGetFreeHeapSize+0x18>)
     1c6:	681b      	ldr	r3, [r3, #0]
     1c8:	f5c3 4387 	rsb	r3, r3, #17280	; 0x4380
     1cc:	3378      	adds	r3, #120	; 0x78
}
     1ce:	4618      	mov	r0, r3
     1d0:	46bd      	mov	sp, r7
     1d2:	bc80      	pop	{r7}
     1d4:	4770      	bx	lr
     1d6:	bf00      	nop
     1d8:	2000442c 	.word	0x2000442c

000001dc <give_task>:


SemaphoreHandle_t bin_sem_1;

void give_task(void* param)
{
     1dc:	b580      	push	{r7, lr}
     1de:	b082      	sub	sp, #8
     1e0:	af00      	add	r7, sp, #0
     1e2:	6078      	str	r0, [r7, #4]
    while(1){
        xSemaphoreGive(bin_sem_1);
     1e4:	4b07      	ldr	r3, [pc, #28]	; (204 <give_task+0x28>)
     1e6:	6818      	ldr	r0, [r3, #0]
     1e8:	2300      	movs	r3, #0
     1ea:	2200      	movs	r2, #0
     1ec:	2100      	movs	r1, #0
     1ee:	f005 fe74 	bl	5eda <xQueueGenericSend>
        myprintf("TASK1 give \n");
     1f2:	4805      	ldr	r0, [pc, #20]	; (208 <give_task+0x2c>)
     1f4:	f001 f919 	bl	142a <myprintf>
        vTaskDelay(300);
     1f8:	f44f 7096 	mov.w	r0, #300	; 0x12c
     1fc:	f006 fdd0 	bl	6da0 <vTaskDelay>
        xSemaphoreGive(bin_sem_1);
     200:	e7f0      	b.n	1e4 <give_task+0x8>
     202:	bf00      	nop
     204:	20004434 	.word	0x20004434
     208:	00008ff8 	.word	0x00008ff8

0000020c <take_task>:
    }
}

void take_task(void* param)
{
     20c:	b580      	push	{r7, lr}
     20e:	b082      	sub	sp, #8
     210:	af00      	add	r7, sp, #0
     212:	6078      	str	r0, [r7, #4]
    while(1){
        if ( xSemaphoreTake(bin_sem_1,20)){
     214:	4b09      	ldr	r3, [pc, #36]	; (23c <take_task+0x30>)
     216:	681b      	ldr	r3, [r3, #0]
     218:	2114      	movs	r1, #20
     21a:	4618      	mov	r0, r3
     21c:	f006 f856 	bl	62cc <xQueueSemaphoreTake>
     220:	4603      	mov	r3, r0
     222:	2b00      	cmp	r3, #0
     224:	d003      	beq.n	22e <take_task+0x22>
            myprintf("TASK2 get bin_sem_1 \n");
     226:	4806      	ldr	r0, [pc, #24]	; (240 <take_task+0x34>)
     228:	f001 f8ff 	bl	142a <myprintf>
     22c:	e002      	b.n	234 <take_task+0x28>
        }
        else{
            myprintf("TASK2 not get bin_sem_1\n");
     22e:	4805      	ldr	r0, [pc, #20]	; (244 <take_task+0x38>)
     230:	f001 f8fb 	bl	142a <myprintf>
        }
        vTaskDelay(100);
     234:	2064      	movs	r0, #100	; 0x64
     236:	f006 fdb3 	bl	6da0 <vTaskDelay>
        if ( xSemaphoreTake(bin_sem_1,20)){
     23a:	e7eb      	b.n	214 <take_task+0x8>
     23c:	20004434 	.word	0x20004434
     240:	00009008 	.word	0x00009008
     244:	00009020 	.word	0x00009020

00000248 <main>:
    }
}

int main(void)
{
     248:	b580      	push	{r7, lr}
     24a:	b082      	sub	sp, #8
     24c:	af02      	add	r7, sp, #8
    myprintf_init();
     24e:	f000 fcbd 	bl	bcc <myprintf_init>

    bin_sem_1 = xSemaphoreCreateBinary();
     252:	2203      	movs	r2, #3
     254:	2100      	movs	r1, #0
     256:	2001      	movs	r0, #1
     258:	f005 fdc2 	bl	5de0 <xQueueGenericCreate>
     25c:	4602      	mov	r2, r0
     25e:	4b12      	ldr	r3, [pc, #72]	; (2a8 <main+0x60>)
     260:	601a      	str	r2, [r3, #0]
    xSemaphoreGive(bin_sem_1);
     262:	4b11      	ldr	r3, [pc, #68]	; (2a8 <main+0x60>)
     264:	6818      	ldr	r0, [r3, #0]
     266:	2300      	movs	r3, #0
     268:	2200      	movs	r2, #0
     26a:	2100      	movs	r1, #0
     26c:	f005 fe35 	bl	5eda <xQueueGenericSend>

    xTaskCreate(give_task, ( signed portCHAR * ) "V", 512/* stack size */, NULL, tskIDLE_PRIORITY + 10, NULL );
     270:	2300      	movs	r3, #0
     272:	9301      	str	r3, [sp, #4]
     274:	230a      	movs	r3, #10
     276:	9300      	str	r3, [sp, #0]
     278:	2300      	movs	r3, #0
     27a:	f44f 7200 	mov.w	r2, #512	; 0x200
     27e:	490b      	ldr	r1, [pc, #44]	; (2ac <main+0x64>)
     280:	480b      	ldr	r0, [pc, #44]	; (2b0 <main+0x68>)
     282:	f006 fba5 	bl	69d0 <xTaskCreate>
    xTaskCreate(take_task, ( signed portCHAR * ) "P", 512/* stack size */, NULL, tskIDLE_PRIORITY + 10, NULL );
     286:	2300      	movs	r3, #0
     288:	9301      	str	r3, [sp, #4]
     28a:	230a      	movs	r3, #10
     28c:	9300      	str	r3, [sp, #0]
     28e:	2300      	movs	r3, #0
     290:	f44f 7200 	mov.w	r2, #512	; 0x200
     294:	4907      	ldr	r1, [pc, #28]	; (2b4 <main+0x6c>)
     296:	4808      	ldr	r0, [pc, #32]	; (2b8 <main+0x70>)
     298:	f006 fb9a 	bl	69d0 <xTaskCreate>

    /* Start running the tasks. */
    vTaskStartScheduler();
     29c:	f006 ffe6 	bl	726c <vTaskStartScheduler>

    return 0;
     2a0:	2300      	movs	r3, #0
}
     2a2:	4618      	mov	r0, r3
     2a4:	46bd      	mov	sp, r7
     2a6:	bd80      	pop	{r7, pc}
     2a8:	20004434 	.word	0x20004434
     2ac:	0000903c 	.word	0x0000903c
     2b0:	000001dd 	.word	0x000001dd
     2b4:	00009040 	.word	0x00009040
     2b8:	0000020d 	.word	0x0000020d

000002bc <vApplicationTickHook>:

void vApplicationTickHook( void )
{
     2bc:	b480      	push	{r7}
     2be:	af00      	add	r7, sp, #0
}
     2c0:	bf00      	nop
     2c2:	46bd      	mov	sp, r7
     2c4:	bc80      	pop	{r7}
     2c6:	4770      	bx	lr

000002c8 <__get_PSP>:
 * Return the actual process stack pointer
 */
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;
     2c8:	2400      	movs	r4, #0

  __ASM volatile ("MRS %0, psp\n\t" 
     2ca:	f3ef 8309 	mrs	r3, PSP
     2ce:	4618      	mov	r0, r3
     2d0:	4770      	bx	lr
     2d2:	461c      	mov	r4, r3
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
     2d4:	4623      	mov	r3, r4
}
     2d6:	4618      	mov	r0, r3

000002d8 <__set_PSP>:
 * Assign the value ProcessStackPointer to the MSP 
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
     2d8:	4603      	mov	r3, r0
  __ASM volatile ("MSR psp, %0\n\t"
     2da:	f383 8809 	msr	PSP, r3
     2de:	4770      	bx	lr
                  "BX  lr     \n\t" : : "r" (topOfProcStack) );
}
     2e0:	bf00      	nop

000002e2 <__get_MSP>:
 * Cortex processor register
 */
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;
     2e2:	2400      	movs	r4, #0

  __ASM volatile ("MRS %0, msp\n\t" 
     2e4:	f3ef 8308 	mrs	r3, MSP
     2e8:	4618      	mov	r0, r3
     2ea:	4770      	bx	lr
     2ec:	461c      	mov	r4, r3
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
     2ee:	4623      	mov	r3, r4
}
     2f0:	4618      	mov	r0, r3

000002f2 <__set_MSP>:
 * Assign the value mainStackPointer to the MSP 
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
     2f2:	4603      	mov	r3, r0
  __ASM volatile ("MSR msp, %0\n\t"
     2f4:	f383 8808 	msr	MSP, r3
     2f8:	4770      	bx	lr
                  "BX  lr     \n\t" : : "r" (topOfMainStack) );
}
     2fa:	bf00      	nop

000002fc <__get_BASEPRI>:
 * @return BasePriority
 *
 * Return the content of the base priority register
 */
uint32_t __get_BASEPRI(void)
{
     2fc:	b480      	push	{r7}
     2fe:	b083      	sub	sp, #12
     300:	af00      	add	r7, sp, #0
  uint32_t result=0;
     302:	2300      	movs	r3, #0
     304:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
     306:	f3ef 8312 	mrs	r3, BASEPRI_MAX
     30a:	607b      	str	r3, [r7, #4]
  return(result);
     30c:	687b      	ldr	r3, [r7, #4]
}
     30e:	4618      	mov	r0, r3
     310:	370c      	adds	r7, #12
     312:	46bd      	mov	sp, r7
     314:	bc80      	pop	{r7}
     316:	4770      	bx	lr

00000318 <__set_BASEPRI>:
 * @param  basePri  BasePriority
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
     318:	b480      	push	{r7}
     31a:	b083      	sub	sp, #12
     31c:	af00      	add	r7, sp, #0
     31e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
     320:	687b      	ldr	r3, [r7, #4]
     322:	f383 8811 	msr	BASEPRI, r3
}
     326:	bf00      	nop
     328:	370c      	adds	r7, #12
     32a:	46bd      	mov	sp, r7
     32c:	bc80      	pop	{r7}
     32e:	4770      	bx	lr

00000330 <__get_PRIMASK>:
 * @return PriMask
 *
 * Return state of the priority mask bit from the priority mask register
 */
uint32_t __get_PRIMASK(void)
{
     330:	b480      	push	{r7}
     332:	b083      	sub	sp, #12
     334:	af00      	add	r7, sp, #0
  uint32_t result=0;
     336:	2300      	movs	r3, #0
     338:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     33a:	f3ef 8310 	mrs	r3, PRIMASK
     33e:	607b      	str	r3, [r7, #4]
  return(result);
     340:	687b      	ldr	r3, [r7, #4]
}
     342:	4618      	mov	r0, r3
     344:	370c      	adds	r7, #12
     346:	46bd      	mov	sp, r7
     348:	bc80      	pop	{r7}
     34a:	4770      	bx	lr

0000034c <__set_PRIMASK>:
 * @param  priMask  PriMask
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
     34c:	b480      	push	{r7}
     34e:	b083      	sub	sp, #12
     350:	af00      	add	r7, sp, #0
     352:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
     354:	687b      	ldr	r3, [r7, #4]
     356:	f383 8810 	msr	PRIMASK, r3
}
     35a:	bf00      	nop
     35c:	370c      	adds	r7, #12
     35e:	46bd      	mov	sp, r7
     360:	bc80      	pop	{r7}
     362:	4770      	bx	lr

00000364 <__get_FAULTMASK>:
 * @return FaultMask
 *
 * Return the content of the fault mask register
 */
uint32_t __get_FAULTMASK(void)
{
     364:	b480      	push	{r7}
     366:	b083      	sub	sp, #12
     368:	af00      	add	r7, sp, #0
  uint32_t result=0;
     36a:	2300      	movs	r3, #0
     36c:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
     36e:	f3ef 8313 	mrs	r3, FAULTMASK
     372:	607b      	str	r3, [r7, #4]
  return(result);
     374:	687b      	ldr	r3, [r7, #4]
}
     376:	4618      	mov	r0, r3
     378:	370c      	adds	r7, #12
     37a:	46bd      	mov	sp, r7
     37c:	bc80      	pop	{r7}
     37e:	4770      	bx	lr

00000380 <__set_FAULTMASK>:
 * @param  faultMask  faultMask value
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
     380:	b480      	push	{r7}
     382:	b083      	sub	sp, #12
     384:	af00      	add	r7, sp, #0
     386:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
     388:	687b      	ldr	r3, [r7, #4]
     38a:	f383 8813 	msr	FAULTMASK, r3
}
     38e:	bf00      	nop
     390:	370c      	adds	r7, #12
     392:	46bd      	mov	sp, r7
     394:	bc80      	pop	{r7}
     396:	4770      	bx	lr

00000398 <__get_CONTROL>:
*  @return Control value
 *
 * Return the content of the control register
 */
uint32_t __get_CONTROL(void)
{
     398:	b480      	push	{r7}
     39a:	b083      	sub	sp, #12
     39c:	af00      	add	r7, sp, #0
  uint32_t result=0;
     39e:	2300      	movs	r3, #0
     3a0:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, control" : "=r" (result) );
     3a2:	f3ef 8314 	mrs	r3, CONTROL
     3a6:	607b      	str	r3, [r7, #4]
  return(result);
     3a8:	687b      	ldr	r3, [r7, #4]
}
     3aa:	4618      	mov	r0, r3
     3ac:	370c      	adds	r7, #12
     3ae:	46bd      	mov	sp, r7
     3b0:	bc80      	pop	{r7}
     3b2:	4770      	bx	lr

000003b4 <__set_CONTROL>:
 * @param  control  Control value
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
     3b4:	b480      	push	{r7}
     3b6:	b083      	sub	sp, #12
     3b8:	af00      	add	r7, sp, #0
     3ba:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR control, %0" : : "r" (control) );
     3bc:	687b      	ldr	r3, [r7, #4]
     3be:	f383 8814 	msr	CONTROL, r3
}
     3c2:	bf00      	nop
     3c4:	370c      	adds	r7, #12
     3c6:	46bd      	mov	sp, r7
     3c8:	bc80      	pop	{r7}
     3ca:	4770      	bx	lr

000003cc <__REV>:
 * @return        reversed value
 *
 * Reverse byte order in integer value
 */
uint32_t __REV(uint32_t value)
{
     3cc:	b480      	push	{r7}
     3ce:	b085      	sub	sp, #20
     3d0:	af00      	add	r7, sp, #0
     3d2:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
     3d4:	2300      	movs	r3, #0
     3d6:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
     3d8:	687b      	ldr	r3, [r7, #4]
     3da:	ba1b      	rev	r3, r3
     3dc:	60fb      	str	r3, [r7, #12]
  return(result);
     3de:	68fb      	ldr	r3, [r7, #12]
}
     3e0:	4618      	mov	r0, r3
     3e2:	3714      	adds	r7, #20
     3e4:	46bd      	mov	sp, r7
     3e6:	bc80      	pop	{r7}
     3e8:	4770      	bx	lr

000003ea <__REV16>:
 * @return        reversed value
 *
 * Reverse byte order in unsigned short value
 */
uint32_t __REV16(uint16_t value)
{
     3ea:	b480      	push	{r7}
     3ec:	b085      	sub	sp, #20
     3ee:	af00      	add	r7, sp, #0
     3f0:	4603      	mov	r3, r0
     3f2:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
     3f4:	2300      	movs	r3, #0
     3f6:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
     3f8:	88fb      	ldrh	r3, [r7, #6]
     3fa:	ba5b      	rev16	r3, r3
     3fc:	60fb      	str	r3, [r7, #12]
  return(result);
     3fe:	68fb      	ldr	r3, [r7, #12]
}
     400:	4618      	mov	r0, r3
     402:	3714      	adds	r7, #20
     404:	46bd      	mov	sp, r7
     406:	bc80      	pop	{r7}
     408:	4770      	bx	lr

0000040a <__REVSH>:
 * @return        reversed value
 *
 * Reverse byte order in signed short value with sign extension to integer
 */
int32_t __REVSH(int16_t value)
{
     40a:	b480      	push	{r7}
     40c:	b085      	sub	sp, #20
     40e:	af00      	add	r7, sp, #0
     410:	4603      	mov	r3, r0
     412:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
     414:	2300      	movs	r3, #0
     416:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
     418:	88fb      	ldrh	r3, [r7, #6]
     41a:	badb      	revsh	r3, r3
     41c:	60fb      	str	r3, [r7, #12]
  return(result);
     41e:	68fb      	ldr	r3, [r7, #12]
}
     420:	4618      	mov	r0, r3
     422:	3714      	adds	r7, #20
     424:	46bd      	mov	sp, r7
     426:	bc80      	pop	{r7}
     428:	4770      	bx	lr

0000042a <__RBIT>:
 * @return        reversed value
 *
 * Reverse bit order of value
 */
uint32_t __RBIT(uint32_t value)
{
     42a:	b480      	push	{r7}
     42c:	b085      	sub	sp, #20
     42e:	af00      	add	r7, sp, #0
     430:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
     432:	2300      	movs	r3, #0
     434:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
     436:	687b      	ldr	r3, [r7, #4]
     438:	fa93 f3a3 	rbit	r3, r3
     43c:	60fb      	str	r3, [r7, #12]
   return(result);
     43e:	68fb      	ldr	r3, [r7, #12]
}
     440:	4618      	mov	r0, r3
     442:	3714      	adds	r7, #20
     444:	46bd      	mov	sp, r7
     446:	bc80      	pop	{r7}
     448:	4770      	bx	lr

0000044a <__LDREXB>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 8 bit value
 */
uint8_t __LDREXB(uint8_t *addr)
{
     44a:	b480      	push	{r7}
     44c:	b085      	sub	sp, #20
     44e:	af00      	add	r7, sp, #0
     450:	6078      	str	r0, [r7, #4]
    uint8_t result=0;
     452:	2300      	movs	r3, #0
     454:	73fb      	strb	r3, [r7, #15]
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
     456:	687b      	ldr	r3, [r7, #4]
     458:	e8d3 3f4f 	ldrexb	r3, [r3]
     45c:	73fb      	strb	r3, [r7, #15]
   return(result);
     45e:	7bfb      	ldrb	r3, [r7, #15]
}
     460:	4618      	mov	r0, r3
     462:	3714      	adds	r7, #20
     464:	46bd      	mov	sp, r7
     466:	bc80      	pop	{r7}
     468:	4770      	bx	lr

0000046a <__LDREXH>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 16 bit values
 */
uint16_t __LDREXH(uint16_t *addr)
{
     46a:	b480      	push	{r7}
     46c:	b085      	sub	sp, #20
     46e:	af00      	add	r7, sp, #0
     470:	6078      	str	r0, [r7, #4]
    uint16_t result=0;
     472:	2300      	movs	r3, #0
     474:	81fb      	strh	r3, [r7, #14]
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
     476:	687b      	ldr	r3, [r7, #4]
     478:	e8d3 3f5f 	ldrexh	r3, [r3]
     47c:	81fb      	strh	r3, [r7, #14]
   return(result);
     47e:	89fb      	ldrh	r3, [r7, #14]
}
     480:	4618      	mov	r0, r3
     482:	3714      	adds	r7, #20
     484:	46bd      	mov	sp, r7
     486:	bc80      	pop	{r7}
     488:	4770      	bx	lr

0000048a <__LDREXW>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 32 bit values
 */
uint32_t __LDREXW(uint32_t *addr)
{
     48a:	b480      	push	{r7}
     48c:	b085      	sub	sp, #20
     48e:	af00      	add	r7, sp, #0
     490:	6078      	str	r0, [r7, #4]
    uint32_t result=0;
     492:	2300      	movs	r3, #0
     494:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
     496:	687b      	ldr	r3, [r7, #4]
     498:	e853 3f00 	ldrex	r3, [r3]
     49c:	60fb      	str	r3, [r7, #12]
   return(result);
     49e:	68fb      	ldr	r3, [r7, #12]
}
     4a0:	4618      	mov	r0, r3
     4a2:	3714      	adds	r7, #20
     4a4:	46bd      	mov	sp, r7
     4a6:	bc80      	pop	{r7}
     4a8:	4770      	bx	lr

000004aa <__STREXB>:
 * @return        successful / failed
 *
 * Exclusive STR command for 8 bit values
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
     4aa:	b480      	push	{r7}
     4ac:	b085      	sub	sp, #20
     4ae:	af00      	add	r7, sp, #0
     4b0:	4603      	mov	r3, r0
     4b2:	6039      	str	r1, [r7, #0]
     4b4:	71fb      	strb	r3, [r7, #7]
   uint32_t result=0;
     4b6:	2300      	movs	r3, #0
     4b8:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
     4ba:	683a      	ldr	r2, [r7, #0]
     4bc:	79f9      	ldrb	r1, [r7, #7]
     4be:	e8c2 1f43 	strexb	r3, r1, [r2]
     4c2:	60fb      	str	r3, [r7, #12]
   return(result);
     4c4:	68fb      	ldr	r3, [r7, #12]
}
     4c6:	4618      	mov	r0, r3
     4c8:	3714      	adds	r7, #20
     4ca:	46bd      	mov	sp, r7
     4cc:	bc80      	pop	{r7}
     4ce:	4770      	bx	lr

000004d0 <__STREXH>:
 * @return        successful / failed
 *
 * Exclusive STR command for 16 bit values
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
     4d0:	b480      	push	{r7}
     4d2:	b085      	sub	sp, #20
     4d4:	af00      	add	r7, sp, #0
     4d6:	4603      	mov	r3, r0
     4d8:	6039      	str	r1, [r7, #0]
     4da:	80fb      	strh	r3, [r7, #6]
   uint32_t result=0;
     4dc:	2300      	movs	r3, #0
     4de:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
     4e0:	683a      	ldr	r2, [r7, #0]
     4e2:	88f9      	ldrh	r1, [r7, #6]
     4e4:	e8c2 1f53 	strexh	r3, r1, [r2]
     4e8:	60fb      	str	r3, [r7, #12]
   return(result);
     4ea:	68fb      	ldr	r3, [r7, #12]
}
     4ec:	4618      	mov	r0, r3
     4ee:	3714      	adds	r7, #20
     4f0:	46bd      	mov	sp, r7
     4f2:	bc80      	pop	{r7}
     4f4:	4770      	bx	lr

000004f6 <__STREXW>:
 * @return        successful / failed
 *
 * Exclusive STR command for 32 bit values
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
     4f6:	b480      	push	{r7}
     4f8:	b085      	sub	sp, #20
     4fa:	af00      	add	r7, sp, #0
     4fc:	6078      	str	r0, [r7, #4]
     4fe:	6039      	str	r1, [r7, #0]
   uint32_t result=0;
     500:	2300      	movs	r3, #0
     502:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
     504:	683b      	ldr	r3, [r7, #0]
     506:	687a      	ldr	r2, [r7, #4]
     508:	e843 2300 	strex	r3, r2, [r3]
     50c:	60fb      	str	r3, [r7, #12]
   return(result);
     50e:	68fb      	ldr	r3, [r7, #12]
}
     510:	4618      	mov	r0, r3
     512:	3714      	adds	r7, #20
     514:	46bd      	mov	sp, r7
     516:	bc80      	pop	{r7}
     518:	4770      	bx	lr
	...

0000051c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
     51c:	b580      	push	{r7, lr}
     51e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
     520:	4b15      	ldr	r3, [pc, #84]	; (578 <SystemInit+0x5c>)
     522:	681b      	ldr	r3, [r3, #0]
     524:	4a14      	ldr	r2, [pc, #80]	; (578 <SystemInit+0x5c>)
     526:	f043 0301 	orr.w	r3, r3, #1
     52a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
     52c:	4b12      	ldr	r3, [pc, #72]	; (578 <SystemInit+0x5c>)
     52e:	685a      	ldr	r2, [r3, #4]
     530:	4911      	ldr	r1, [pc, #68]	; (578 <SystemInit+0x5c>)
     532:	4b12      	ldr	r3, [pc, #72]	; (57c <SystemInit+0x60>)
     534:	4013      	ands	r3, r2
     536:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
     538:	4b0f      	ldr	r3, [pc, #60]	; (578 <SystemInit+0x5c>)
     53a:	681b      	ldr	r3, [r3, #0]
     53c:	4a0e      	ldr	r2, [pc, #56]	; (578 <SystemInit+0x5c>)
     53e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
     542:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
     546:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
     548:	4b0b      	ldr	r3, [pc, #44]	; (578 <SystemInit+0x5c>)
     54a:	681b      	ldr	r3, [r3, #0]
     54c:	4a0a      	ldr	r2, [pc, #40]	; (578 <SystemInit+0x5c>)
     54e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
     552:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
     554:	4b08      	ldr	r3, [pc, #32]	; (578 <SystemInit+0x5c>)
     556:	685b      	ldr	r3, [r3, #4]
     558:	4a07      	ldr	r2, [pc, #28]	; (578 <SystemInit+0x5c>)
     55a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
     55e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
     560:	4b05      	ldr	r3, [pc, #20]	; (578 <SystemInit+0x5c>)
     562:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
     566:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
     568:	f000 f878 	bl	65c <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
     56c:	4b04      	ldr	r3, [pc, #16]	; (580 <SystemInit+0x64>)
     56e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
     572:	609a      	str	r2, [r3, #8]
#endif 
}
     574:	bf00      	nop
     576:	bd80      	pop	{r7, pc}
     578:	40021000 	.word	0x40021000
     57c:	f8ff0000 	.word	0xf8ff0000
     580:	e000ed00 	.word	0xe000ed00

00000584 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
     584:	b480      	push	{r7}
     586:	b085      	sub	sp, #20
     588:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
     58a:	2300      	movs	r3, #0
     58c:	60fb      	str	r3, [r7, #12]
     58e:	2300      	movs	r3, #0
     590:	60bb      	str	r3, [r7, #8]
     592:	2300      	movs	r3, #0
     594:	607b      	str	r3, [r7, #4]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
     596:	4b2c      	ldr	r3, [pc, #176]	; (648 <SystemCoreClockUpdate+0xc4>)
     598:	685b      	ldr	r3, [r3, #4]
     59a:	f003 030c 	and.w	r3, r3, #12
     59e:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
     5a0:	68fb      	ldr	r3, [r7, #12]
     5a2:	2b04      	cmp	r3, #4
     5a4:	d007      	beq.n	5b6 <SystemCoreClockUpdate+0x32>
     5a6:	2b08      	cmp	r3, #8
     5a8:	d009      	beq.n	5be <SystemCoreClockUpdate+0x3a>
     5aa:	2b00      	cmp	r3, #0
     5ac:	d133      	bne.n	616 <SystemCoreClockUpdate+0x92>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
     5ae:	4b27      	ldr	r3, [pc, #156]	; (64c <SystemCoreClockUpdate+0xc8>)
     5b0:	4a27      	ldr	r2, [pc, #156]	; (650 <SystemCoreClockUpdate+0xcc>)
     5b2:	601a      	str	r2, [r3, #0]
      break;
     5b4:	e033      	b.n	61e <SystemCoreClockUpdate+0x9a>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
     5b6:	4b25      	ldr	r3, [pc, #148]	; (64c <SystemCoreClockUpdate+0xc8>)
     5b8:	4a25      	ldr	r2, [pc, #148]	; (650 <SystemCoreClockUpdate+0xcc>)
     5ba:	601a      	str	r2, [r3, #0]
      break;
     5bc:	e02f      	b.n	61e <SystemCoreClockUpdate+0x9a>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
     5be:	4b22      	ldr	r3, [pc, #136]	; (648 <SystemCoreClockUpdate+0xc4>)
     5c0:	685b      	ldr	r3, [r3, #4]
     5c2:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
     5c6:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
     5c8:	4b1f      	ldr	r3, [pc, #124]	; (648 <SystemCoreClockUpdate+0xc4>)
     5ca:	685b      	ldr	r3, [r3, #4]
     5cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
     5d0:	607b      	str	r3, [r7, #4]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
     5d2:	68bb      	ldr	r3, [r7, #8]
     5d4:	0c9b      	lsrs	r3, r3, #18
     5d6:	3302      	adds	r3, #2
     5d8:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
     5da:	687b      	ldr	r3, [r7, #4]
     5dc:	2b00      	cmp	r3, #0
     5de:	d106      	bne.n	5ee <SystemCoreClockUpdate+0x6a>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
     5e0:	68bb      	ldr	r3, [r7, #8]
     5e2:	4a1c      	ldr	r2, [pc, #112]	; (654 <SystemCoreClockUpdate+0xd0>)
     5e4:	fb02 f303 	mul.w	r3, r2, r3
     5e8:	4a18      	ldr	r2, [pc, #96]	; (64c <SystemCoreClockUpdate+0xc8>)
     5ea:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
     5ec:	e017      	b.n	61e <SystemCoreClockUpdate+0x9a>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
     5ee:	4b16      	ldr	r3, [pc, #88]	; (648 <SystemCoreClockUpdate+0xc4>)
     5f0:	685b      	ldr	r3, [r3, #4]
     5f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
     5f6:	2b00      	cmp	r3, #0
     5f8:	d006      	beq.n	608 <SystemCoreClockUpdate+0x84>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
     5fa:	68bb      	ldr	r3, [r7, #8]
     5fc:	4a15      	ldr	r2, [pc, #84]	; (654 <SystemCoreClockUpdate+0xd0>)
     5fe:	fb02 f303 	mul.w	r3, r2, r3
     602:	4a12      	ldr	r2, [pc, #72]	; (64c <SystemCoreClockUpdate+0xc8>)
     604:	6013      	str	r3, [r2, #0]
      break;
     606:	e00a      	b.n	61e <SystemCoreClockUpdate+0x9a>
          SystemCoreClock = HSE_VALUE * pllmull;
     608:	68bb      	ldr	r3, [r7, #8]
     60a:	4a11      	ldr	r2, [pc, #68]	; (650 <SystemCoreClockUpdate+0xcc>)
     60c:	fb02 f303 	mul.w	r3, r2, r3
     610:	4a0e      	ldr	r2, [pc, #56]	; (64c <SystemCoreClockUpdate+0xc8>)
     612:	6013      	str	r3, [r2, #0]
      break;
     614:	e003      	b.n	61e <SystemCoreClockUpdate+0x9a>

    default:
      SystemCoreClock = HSI_VALUE;
     616:	4b0d      	ldr	r3, [pc, #52]	; (64c <SystemCoreClockUpdate+0xc8>)
     618:	4a0d      	ldr	r2, [pc, #52]	; (650 <SystemCoreClockUpdate+0xcc>)
     61a:	601a      	str	r2, [r3, #0]
      break;
     61c:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
     61e:	4b0a      	ldr	r3, [pc, #40]	; (648 <SystemCoreClockUpdate+0xc4>)
     620:	685b      	ldr	r3, [r3, #4]
     622:	091b      	lsrs	r3, r3, #4
     624:	f003 030f 	and.w	r3, r3, #15
     628:	4a0b      	ldr	r2, [pc, #44]	; (658 <SystemCoreClockUpdate+0xd4>)
     62a:	5cd3      	ldrb	r3, [r2, r3]
     62c:	b2db      	uxtb	r3, r3
     62e:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
     630:	4b06      	ldr	r3, [pc, #24]	; (64c <SystemCoreClockUpdate+0xc8>)
     632:	681a      	ldr	r2, [r3, #0]
     634:	68fb      	ldr	r3, [r7, #12]
     636:	fa22 f303 	lsr.w	r3, r2, r3
     63a:	4a04      	ldr	r2, [pc, #16]	; (64c <SystemCoreClockUpdate+0xc8>)
     63c:	6013      	str	r3, [r2, #0]
}
     63e:	bf00      	nop
     640:	3714      	adds	r7, #20
     642:	46bd      	mov	sp, r7
     644:	bc80      	pop	{r7}
     646:	4770      	bx	lr
     648:	40021000 	.word	0x40021000
     64c:	20000000 	.word	0x20000000
     650:	007a1200 	.word	0x007a1200
     654:	003d0900 	.word	0x003d0900
     658:	20000004 	.word	0x20000004

0000065c <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
     65c:	b580      	push	{r7, lr}
     65e:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
     660:	f000 f802 	bl	668 <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
     664:	bf00      	nop
     666:	bd80      	pop	{r7, pc}

00000668 <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
     668:	b480      	push	{r7}
     66a:	b083      	sub	sp, #12
     66c:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
     66e:	2300      	movs	r3, #0
     670:	607b      	str	r3, [r7, #4]
     672:	2300      	movs	r3, #0
     674:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
     676:	4b3a      	ldr	r3, [pc, #232]	; (760 <SetSysClockTo72+0xf8>)
     678:	681b      	ldr	r3, [r3, #0]
     67a:	4a39      	ldr	r2, [pc, #228]	; (760 <SetSysClockTo72+0xf8>)
     67c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
     680:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
     682:	4b37      	ldr	r3, [pc, #220]	; (760 <SetSysClockTo72+0xf8>)
     684:	681b      	ldr	r3, [r3, #0]
     686:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
     68a:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
     68c:	687b      	ldr	r3, [r7, #4]
     68e:	3301      	adds	r3, #1
     690:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
     692:	683b      	ldr	r3, [r7, #0]
     694:	2b00      	cmp	r3, #0
     696:	d103      	bne.n	6a0 <SetSysClockTo72+0x38>
     698:	687b      	ldr	r3, [r7, #4]
     69a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
     69e:	d1f0      	bne.n	682 <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
     6a0:	4b2f      	ldr	r3, [pc, #188]	; (760 <SetSysClockTo72+0xf8>)
     6a2:	681b      	ldr	r3, [r3, #0]
     6a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
     6a8:	2b00      	cmp	r3, #0
     6aa:	d002      	beq.n	6b2 <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
     6ac:	2301      	movs	r3, #1
     6ae:	603b      	str	r3, [r7, #0]
     6b0:	e001      	b.n	6b6 <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
     6b2:	2300      	movs	r3, #0
     6b4:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
     6b6:	683b      	ldr	r3, [r7, #0]
     6b8:	2b01      	cmp	r3, #1
     6ba:	d14b      	bne.n	754 <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
     6bc:	4b29      	ldr	r3, [pc, #164]	; (764 <SetSysClockTo72+0xfc>)
     6be:	681b      	ldr	r3, [r3, #0]
     6c0:	4a28      	ldr	r2, [pc, #160]	; (764 <SetSysClockTo72+0xfc>)
     6c2:	f043 0310 	orr.w	r3, r3, #16
     6c6:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
     6c8:	4b26      	ldr	r3, [pc, #152]	; (764 <SetSysClockTo72+0xfc>)
     6ca:	681b      	ldr	r3, [r3, #0]
     6cc:	4a25      	ldr	r2, [pc, #148]	; (764 <SetSysClockTo72+0xfc>)
     6ce:	f023 0303 	bic.w	r3, r3, #3
     6d2:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
     6d4:	4b23      	ldr	r3, [pc, #140]	; (764 <SetSysClockTo72+0xfc>)
     6d6:	681b      	ldr	r3, [r3, #0]
     6d8:	4a22      	ldr	r2, [pc, #136]	; (764 <SetSysClockTo72+0xfc>)
     6da:	f043 0302 	orr.w	r3, r3, #2
     6de:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
     6e0:	4b1f      	ldr	r3, [pc, #124]	; (760 <SetSysClockTo72+0xf8>)
     6e2:	4a1f      	ldr	r2, [pc, #124]	; (760 <SetSysClockTo72+0xf8>)
     6e4:	685b      	ldr	r3, [r3, #4]
     6e6:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
     6e8:	4b1d      	ldr	r3, [pc, #116]	; (760 <SetSysClockTo72+0xf8>)
     6ea:	4a1d      	ldr	r2, [pc, #116]	; (760 <SetSysClockTo72+0xf8>)
     6ec:	685b      	ldr	r3, [r3, #4]
     6ee:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
     6f0:	4b1b      	ldr	r3, [pc, #108]	; (760 <SetSysClockTo72+0xf8>)
     6f2:	685b      	ldr	r3, [r3, #4]
     6f4:	4a1a      	ldr	r2, [pc, #104]	; (760 <SetSysClockTo72+0xf8>)
     6f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
     6fa:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
     6fc:	4b18      	ldr	r3, [pc, #96]	; (760 <SetSysClockTo72+0xf8>)
     6fe:	685b      	ldr	r3, [r3, #4]
     700:	4a17      	ldr	r2, [pc, #92]	; (760 <SetSysClockTo72+0xf8>)
     702:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
     706:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
     708:	4b15      	ldr	r3, [pc, #84]	; (760 <SetSysClockTo72+0xf8>)
     70a:	685b      	ldr	r3, [r3, #4]
     70c:	4a14      	ldr	r2, [pc, #80]	; (760 <SetSysClockTo72+0xf8>)
     70e:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
     712:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
     714:	4b12      	ldr	r3, [pc, #72]	; (760 <SetSysClockTo72+0xf8>)
     716:	681b      	ldr	r3, [r3, #0]
     718:	4a11      	ldr	r2, [pc, #68]	; (760 <SetSysClockTo72+0xf8>)
     71a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
     71e:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
     720:	bf00      	nop
     722:	4b0f      	ldr	r3, [pc, #60]	; (760 <SetSysClockTo72+0xf8>)
     724:	681b      	ldr	r3, [r3, #0]
     726:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
     72a:	2b00      	cmp	r3, #0
     72c:	d0f9      	beq.n	722 <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
     72e:	4b0c      	ldr	r3, [pc, #48]	; (760 <SetSysClockTo72+0xf8>)
     730:	685b      	ldr	r3, [r3, #4]
     732:	4a0b      	ldr	r2, [pc, #44]	; (760 <SetSysClockTo72+0xf8>)
     734:	f023 0303 	bic.w	r3, r3, #3
     738:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
     73a:	4b09      	ldr	r3, [pc, #36]	; (760 <SetSysClockTo72+0xf8>)
     73c:	685b      	ldr	r3, [r3, #4]
     73e:	4a08      	ldr	r2, [pc, #32]	; (760 <SetSysClockTo72+0xf8>)
     740:	f043 0302 	orr.w	r3, r3, #2
     744:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
     746:	bf00      	nop
     748:	4b05      	ldr	r3, [pc, #20]	; (760 <SetSysClockTo72+0xf8>)
     74a:	685b      	ldr	r3, [r3, #4]
     74c:	f003 030c 	and.w	r3, r3, #12
     750:	2b08      	cmp	r3, #8
     752:	d1f9      	bne.n	748 <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
     754:	bf00      	nop
     756:	370c      	adds	r7, #12
     758:	46bd      	mov	sp, r7
     75a:	bc80      	pop	{r7}
     75c:	4770      	bx	lr
     75e:	bf00      	nop
     760:	40021000 	.word	0x40021000
     764:	40022000 	.word	0x40022000
     768:	000090a1 	.word	0x000090a1
     76c:	20000000 	.word	0x20000000
     770:	2000002c 	.word	0x2000002c
     774:	2000002c 	.word	0x2000002c
     778:	2000453c 	.word	0x2000453c

0000077c <init_led>:
#include "stm32f10x_exti.h"
#include "stm32f10x_adc.h"
#include "misc.h"

void init_led(void)
{
     77c:	b580      	push	{r7, lr}
     77e:	b082      	sub	sp, #8
     780:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;

    /* Enable GPIO C clock. */
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
     782:	2101      	movs	r1, #1
     784:	2010      	movs	r0, #16
     786:	f001 f939 	bl	19fc <RCC_APB2PeriphClockCmd>

    /* Set the LED pin state such that the LED is off.  The LED is connected
     * between power and the microcontroller pin, which makes it turn on when
     * the pin is low.
     */
    GPIO_WriteBit(GPIOC,GPIO_Pin_12,Bit_SET);
     78a:	2201      	movs	r2, #1
     78c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
     790:	4809      	ldr	r0, [pc, #36]	; (7b8 <init_led+0x3c>)
     792:	f001 fc00 	bl	1f96 <GPIO_WriteBit>

    /* Configure the LED pin as push-pull output. */
    GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_12;
     796:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     79a:	80bb      	strh	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
     79c:	2310      	movs	r3, #16
     79e:	71fb      	strb	r3, [r7, #7]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
     7a0:	2303      	movs	r3, #3
     7a2:	71bb      	strb	r3, [r7, #6]
    GPIO_Init(GPIOC, &GPIO_InitStructure);
     7a4:	1d3b      	adds	r3, r7, #4
     7a6:	4619      	mov	r1, r3
     7a8:	4803      	ldr	r0, [pc, #12]	; (7b8 <init_led+0x3c>)
     7aa:	f001 fabf 	bl	1d2c <GPIO_Init>
}
     7ae:	bf00      	nop
     7b0:	3708      	adds	r7, #8
     7b2:	46bd      	mov	sp, r7
     7b4:	bd80      	pop	{r7, pc}
     7b6:	bf00      	nop
     7b8:	40011000 	.word	0x40011000

000007bc <init_button>:

void init_button(void)
{
     7bc:	b580      	push	{r7, lr}
     7be:	b082      	sub	sp, #8
     7c0:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;

    /* Enable GPIO A clock */
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
     7c2:	2101      	movs	r1, #1
     7c4:	2004      	movs	r0, #4
     7c6:	f001 f919 	bl	19fc <RCC_APB2PeriphClockCmd>

    /* Configure the button pin as a floating input. */
    GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_0;
     7ca:	2301      	movs	r3, #1
     7cc:	80bb      	strh	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
     7ce:	2304      	movs	r3, #4
     7d0:	71fb      	strb	r3, [r7, #7]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
     7d2:	2303      	movs	r3, #3
     7d4:	71bb      	strb	r3, [r7, #6]
    GPIO_Init(GPIOC, &GPIO_InitStructure);
     7d6:	1d3b      	adds	r3, r7, #4
     7d8:	4619      	mov	r1, r3
     7da:	4803      	ldr	r0, [pc, #12]	; (7e8 <init_button+0x2c>)
     7dc:	f001 faa6 	bl	1d2c <GPIO_Init>
}
     7e0:	bf00      	nop
     7e2:	3708      	adds	r7, #8
     7e4:	46bd      	mov	sp, r7
     7e6:	bd80      	pop	{r7, pc}
     7e8:	40011000 	.word	0x40011000

000007ec <enable_button_interrupts>:

void enable_button_interrupts(void)
{
     7ec:	b580      	push	{r7, lr}
     7ee:	b084      	sub	sp, #16
     7f0:	af00      	add	r7, sp, #0
    NVIC_InitTypeDef NVIC_InitStructure;

    /* Enable the AFIO clock.  GPIO_EXTILineConfig sets registers in
     * the AFIO.
     */
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
     7f2:	2101      	movs	r1, #1
     7f4:	2001      	movs	r0, #1
     7f6:	f001 f901 	bl	19fc <RCC_APB2PeriphClockCmd>

    /* Connect EXTI Line 0 to the button GPIO Pin */
    GPIO_EXTILineConfig(GPIO_PortSourceGPIOA, GPIO_PinSource0);
     7fa:	2100      	movs	r1, #0
     7fc:	2000      	movs	r0, #0
     7fe:	f001 fcb5 	bl	216c <GPIO_EXTILineConfig>

    /* Configure the EXTI line to generate an interrupt when the button is
     * pressed.  The button pin is high when pressed, so it needs to trigger
     * when rising from low to high. */
    EXTI_InitStructure.EXTI_Line = EXTI_Line0;
     802:	2301      	movs	r3, #1
     804:	60bb      	str	r3, [r7, #8]
    EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
     806:	2300      	movs	r3, #0
     808:	733b      	strb	r3, [r7, #12]
    EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising;
     80a:	2308      	movs	r3, #8
     80c:	737b      	strb	r3, [r7, #13]
    EXTI_InitStructure.EXTI_LineCmd = ENABLE;
     80e:	2301      	movs	r3, #1
     810:	73bb      	strb	r3, [r7, #14]
    EXTI_Init(&EXTI_InitStructure);
     812:	f107 0308 	add.w	r3, r7, #8
     816:	4618      	mov	r0, r3
     818:	f002 f97e 	bl	2b18 <EXTI_Init>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    NVIC_InitStructure.NVIC_IRQChannel = EXTI0_IRQn;
     81c:	2306      	movs	r3, #6
     81e:	713b      	strb	r3, [r7, #4]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x0F;
     820:	230f      	movs	r3, #15
     822:	717b      	strb	r3, [r7, #5]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x0F;
     824:	230f      	movs	r3, #15
     826:	71bb      	strb	r3, [r7, #6]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
     828:	2301      	movs	r3, #1
     82a:	71fb      	strb	r3, [r7, #7]
    NVIC_Init(&NVIC_InitStructure);
     82c:	1d3b      	adds	r3, r7, #4
     82e:	4618      	mov	r0, r3
     830:	f005 f918 	bl	5a64 <NVIC_Init>
}
     834:	bf00      	nop
     836:	3710      	adds	r7, #16
     838:	46bd      	mov	sp, r7
     83a:	bd80      	pop	{r7, pc}

0000083c <init_rs232>:

void init_rs232(void)
{
     83c:	b580      	push	{r7, lr}
     83e:	b086      	sub	sp, #24
     840:	af00      	add	r7, sp, #0
    USART_InitTypeDef USART_InitStructure;
    GPIO_InitTypeDef GPIO_InitStructure;

    /* Enable peripheral clocks. */
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB | RCC_APB2Periph_AFIO | RCC_APB2Periph_USART1, ENABLE);
     842:	2101      	movs	r1, #1
     844:	f244 000d 	movw	r0, #16397	; 0x400d
     848:	f001 f8d8 	bl	19fc <RCC_APB2PeriphClockCmd>
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2 | RCC_APB1Periph_USART3, ENABLE);
     84c:	2101      	movs	r1, #1
     84e:	f44f 20c0 	mov.w	r0, #393216	; 0x60000
     852:	f001 f8f1 	bl	1a38 <RCC_APB1PeriphClockCmd>
	
    /* DMA clock enable */
    RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE);
     856:	2101      	movs	r1, #1
     858:	2001      	movs	r0, #1
     85a:	f001 f8b1 	bl	19c0 <RCC_AHBPeriphClockCmd>
 
    /* Configure USART1 Rx pin as floating input. */
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
     85e:	f44f 6380 	mov.w	r3, #1024	; 0x400
     862:	80bb      	strh	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
     864:	2304      	movs	r3, #4
     866:	71fb      	strb	r3, [r7, #7]
    GPIO_Init(GPIOA, &GPIO_InitStructure);
     868:	1d3b      	adds	r3, r7, #4
     86a:	4619      	mov	r1, r3
     86c:	4840      	ldr	r0, [pc, #256]	; (970 <init_rs232+0x134>)
     86e:	f001 fa5d 	bl	1d2c <GPIO_Init>
    /* Configure USART2 Rx pin as floating input. */
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;
     872:	2308      	movs	r3, #8
     874:	80bb      	strh	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
     876:	2304      	movs	r3, #4
     878:	71fb      	strb	r3, [r7, #7]
    GPIO_Init(GPIOA, &GPIO_InitStructure);
     87a:	1d3b      	adds	r3, r7, #4
     87c:	4619      	mov	r1, r3
     87e:	483c      	ldr	r0, [pc, #240]	; (970 <init_rs232+0x134>)
     880:	f001 fa54 	bl	1d2c <GPIO_Init>
    /* Configure USART3 Rx pin as floating input. */
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11;
     884:	f44f 6300 	mov.w	r3, #2048	; 0x800
     888:	80bb      	strh	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
     88a:	2304      	movs	r3, #4
     88c:	71fb      	strb	r3, [r7, #7]
    GPIO_Init(GPIOB, &GPIO_InitStructure);
     88e:	1d3b      	adds	r3, r7, #4
     890:	4619      	mov	r1, r3
     892:	4838      	ldr	r0, [pc, #224]	; (974 <init_rs232+0x138>)
     894:	f001 fa4a 	bl	1d2c <GPIO_Init>

    /* Configure USART1 Tx as alternate function push-pull. */
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
     898:	2304      	movs	r3, #4
     89a:	80bb      	strh	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
     89c:	2303      	movs	r3, #3
     89e:	71bb      	strb	r3, [r7, #6]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
     8a0:	2318      	movs	r3, #24
     8a2:	71fb      	strb	r3, [r7, #7]
    GPIO_Init(GPIOA, &GPIO_InitStructure);
     8a4:	1d3b      	adds	r3, r7, #4
     8a6:	4619      	mov	r1, r3
     8a8:	4831      	ldr	r0, [pc, #196]	; (970 <init_rs232+0x134>)
     8aa:	f001 fa3f 	bl	1d2c <GPIO_Init>
    /* Configure USART2 Tx as alternate function push-pull. */
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
     8ae:	f44f 7300 	mov.w	r3, #512	; 0x200
     8b2:	80bb      	strh	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
     8b4:	2303      	movs	r3, #3
     8b6:	71bb      	strb	r3, [r7, #6]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
     8b8:	2318      	movs	r3, #24
     8ba:	71fb      	strb	r3, [r7, #7]
    GPIO_Init(GPIOA, &GPIO_InitStructure);
     8bc:	1d3b      	adds	r3, r7, #4
     8be:	4619      	mov	r1, r3
     8c0:	482b      	ldr	r0, [pc, #172]	; (970 <init_rs232+0x134>)
     8c2:	f001 fa33 	bl	1d2c <GPIO_Init>
    /* Configure USAR3 Tx as alternate function push-pull. */
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
     8c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
     8ca:	80bb      	strh	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
     8cc:	2303      	movs	r3, #3
     8ce:	71bb      	strb	r3, [r7, #6]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
     8d0:	2318      	movs	r3, #24
     8d2:	71fb      	strb	r3, [r7, #7]
    GPIO_Init(GPIOB, &GPIO_InitStructure);
     8d4:	1d3b      	adds	r3, r7, #4
     8d6:	4619      	mov	r1, r3
     8d8:	4826      	ldr	r0, [pc, #152]	; (974 <init_rs232+0x138>)
     8da:	f001 fa27 	bl	1d2c <GPIO_Init>

    /* Configure the USART1 */
    USART_InitStructure.USART_BaudRate = 115200;
     8de:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
     8e2:	60bb      	str	r3, [r7, #8]
    USART_InitStructure.USART_WordLength = USART_WordLength_8b;
     8e4:	2300      	movs	r3, #0
     8e6:	81bb      	strh	r3, [r7, #12]
    USART_InitStructure.USART_StopBits = USART_StopBits_1;
     8e8:	2300      	movs	r3, #0
     8ea:	81fb      	strh	r3, [r7, #14]
    USART_InitStructure.USART_Parity = USART_Parity_No;
     8ec:	2300      	movs	r3, #0
     8ee:	823b      	strh	r3, [r7, #16]
    USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
     8f0:	2300      	movs	r3, #0
     8f2:	82bb      	strh	r3, [r7, #20]
    USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
     8f4:	230c      	movs	r3, #12
     8f6:	827b      	strh	r3, [r7, #18]
    USART_Init(USART1, &USART_InitStructure);
     8f8:	f107 0308 	add.w	r3, r7, #8
     8fc:	4619      	mov	r1, r3
     8fe:	481e      	ldr	r0, [pc, #120]	; (978 <init_rs232+0x13c>)
     900:	f001 fcde 	bl	22c0 <USART_Init>
    USART_Cmd(USART1, ENABLE);
     904:	2101      	movs	r1, #1
     906:	481c      	ldr	r0, [pc, #112]	; (978 <init_rs232+0x13c>)
     908:	f001 fdf0 	bl	24ec <USART_Cmd>

    /* Configure the USART2 */
    USART_InitStructure.USART_BaudRate = 115200;
     90c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
     910:	60bb      	str	r3, [r7, #8]
    USART_InitStructure.USART_WordLength = USART_WordLength_8b;
     912:	2300      	movs	r3, #0
     914:	81bb      	strh	r3, [r7, #12]
    USART_InitStructure.USART_StopBits = USART_StopBits_1;
     916:	2300      	movs	r3, #0
     918:	81fb      	strh	r3, [r7, #14]
    USART_InitStructure.USART_Parity = USART_Parity_No;
     91a:	2300      	movs	r3, #0
     91c:	823b      	strh	r3, [r7, #16]
    USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
     91e:	2300      	movs	r3, #0
     920:	82bb      	strh	r3, [r7, #20]
    USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
     922:	230c      	movs	r3, #12
     924:	827b      	strh	r3, [r7, #18]
    USART_Init(USART2, &USART_InitStructure);
     926:	f107 0308 	add.w	r3, r7, #8
     92a:	4619      	mov	r1, r3
     92c:	4813      	ldr	r0, [pc, #76]	; (97c <init_rs232+0x140>)
     92e:	f001 fcc7 	bl	22c0 <USART_Init>
    USART_Cmd(USART2, ENABLE);
     932:	2101      	movs	r1, #1
     934:	4811      	ldr	r0, [pc, #68]	; (97c <init_rs232+0x140>)
     936:	f001 fdd9 	bl	24ec <USART_Cmd>

    /* Configure the USART3 */
    USART_InitStructure.USART_BaudRate = 115200;
     93a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
     93e:	60bb      	str	r3, [r7, #8]
    USART_InitStructure.USART_WordLength = USART_WordLength_8b;
     940:	2300      	movs	r3, #0
     942:	81bb      	strh	r3, [r7, #12]
    USART_InitStructure.USART_StopBits = USART_StopBits_1;
     944:	2300      	movs	r3, #0
     946:	81fb      	strh	r3, [r7, #14]
    USART_InitStructure.USART_Parity = USART_Parity_No;
     948:	2300      	movs	r3, #0
     94a:	823b      	strh	r3, [r7, #16]
    USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
     94c:	2300      	movs	r3, #0
     94e:	82bb      	strh	r3, [r7, #20]
    USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
     950:	230c      	movs	r3, #12
     952:	827b      	strh	r3, [r7, #18]
    USART_Init(USART3, &USART_InitStructure);
     954:	f107 0308 	add.w	r3, r7, #8
     958:	4619      	mov	r1, r3
     95a:	4809      	ldr	r0, [pc, #36]	; (980 <init_rs232+0x144>)
     95c:	f001 fcb0 	bl	22c0 <USART_Init>
    USART_Cmd(USART3, ENABLE);
     960:	2101      	movs	r1, #1
     962:	4807      	ldr	r0, [pc, #28]	; (980 <init_rs232+0x144>)
     964:	f001 fdc2 	bl	24ec <USART_Cmd>

}
     968:	bf00      	nop
     96a:	3718      	adds	r7, #24
     96c:	46bd      	mov	sp, r7
     96e:	bd80      	pop	{r7, pc}
     970:	40010800 	.word	0x40010800
     974:	40010c00 	.word	0x40010c00
     978:	40013800 	.word	0x40013800
     97c:	40004400 	.word	0x40004400
     980:	40004800 	.word	0x40004800

00000984 <enable_rs232_interrupts>:

void enable_rs232_interrupts(void)
{
     984:	b580      	push	{r7, lr}
     986:	b082      	sub	sp, #8
     988:	af00      	add	r7, sp, #0
    NVIC_InitTypeDef NVIC_InitStructure;

    /* Enable transmit and receive interrupts for the USART1. */
    USART_ITConfig(USART1, USART_IT_TXE, DISABLE);
     98a:	2200      	movs	r2, #0
     98c:	f240 7127 	movw	r1, #1831	; 0x727
     990:	4821      	ldr	r0, [pc, #132]	; (a18 <enable_rs232_interrupts+0x94>)
     992:	f001 fdca 	bl	252a <USART_ITConfig>
    USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
     996:	2201      	movs	r2, #1
     998:	f240 5125 	movw	r1, #1317	; 0x525
     99c:	481e      	ldr	r0, [pc, #120]	; (a18 <enable_rs232_interrupts+0x94>)
     99e:	f001 fdc4 	bl	252a <USART_ITConfig>

    /* Enable transmit and receive interrupts for the USART2. */
    USART_ITConfig(USART2, USART_IT_TXE, DISABLE);
     9a2:	2200      	movs	r2, #0
     9a4:	f240 7127 	movw	r1, #1831	; 0x727
     9a8:	481c      	ldr	r0, [pc, #112]	; (a1c <enable_rs232_interrupts+0x98>)
     9aa:	f001 fdbe 	bl	252a <USART_ITConfig>
    USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
     9ae:	2201      	movs	r2, #1
     9b0:	f240 5125 	movw	r1, #1317	; 0x525
     9b4:	4819      	ldr	r0, [pc, #100]	; (a1c <enable_rs232_interrupts+0x98>)
     9b6:	f001 fdb8 	bl	252a <USART_ITConfig>

    /* Enable transmit and receive interrupts for the USART3. */
    USART_ITConfig(USART3, USART_IT_TXE, DISABLE);
     9ba:	2200      	movs	r2, #0
     9bc:	f240 7127 	movw	r1, #1831	; 0x727
     9c0:	4817      	ldr	r0, [pc, #92]	; (a20 <enable_rs232_interrupts+0x9c>)
     9c2:	f001 fdb2 	bl	252a <USART_ITConfig>
    USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
     9c6:	2201      	movs	r2, #1
     9c8:	f240 5125 	movw	r1, #1317	; 0x525
     9cc:	4814      	ldr	r0, [pc, #80]	; (a20 <enable_rs232_interrupts+0x9c>)
     9ce:	f001 fdac 	bl	252a <USART_ITConfig>

    /* Enable the USART1 IRQ in the NVIC module (so that the USART1 interrupt
     * handler is enabled). */
    NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;
     9d2:	2325      	movs	r3, #37	; 0x25
     9d4:	713b      	strb	r3, [r7, #4]
    	//NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x02;
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
     9d6:	2300      	movs	r3, #0
     9d8:	71bb      	strb	r3, [r7, #6]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
     9da:	2301      	movs	r3, #1
     9dc:	71fb      	strb	r3, [r7, #7]
    NVIC_Init(&NVIC_InitStructure);
     9de:	1d3b      	adds	r3, r7, #4
     9e0:	4618      	mov	r0, r3
     9e2:	f005 f83f 	bl	5a64 <NVIC_Init>

    /* Enable the USART2 IRQ in the NVIC module (so that the USART2 interrupt
     * handler is enabled). */
    NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQn;
     9e6:	2326      	movs	r3, #38	; 0x26
     9e8:	713b      	strb	r3, [r7, #4]
    	//NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x03;
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
     9ea:	2300      	movs	r3, #0
     9ec:	71bb      	strb	r3, [r7, #6]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
     9ee:	2301      	movs	r3, #1
     9f0:	71fb      	strb	r3, [r7, #7]
    NVIC_Init(&NVIC_InitStructure);
     9f2:	1d3b      	adds	r3, r7, #4
     9f4:	4618      	mov	r0, r3
     9f6:	f005 f835 	bl	5a64 <NVIC_Init>

    /* Enable the USART3 IRQ in the NVIC module (so that the USART3 interrupt
     * handler is enabled). */
    NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQn;
     9fa:	2327      	movs	r3, #39	; 0x27
     9fc:	713b      	strb	r3, [r7, #4]
    	//NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x04;
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
     9fe:	2300      	movs	r3, #0
     a00:	71bb      	strb	r3, [r7, #6]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
     a02:	2301      	movs	r3, #1
     a04:	71fb      	strb	r3, [r7, #7]
    NVIC_Init(&NVIC_InitStructure);
     a06:	1d3b      	adds	r3, r7, #4
     a08:	4618      	mov	r0, r3
     a0a:	f005 f82b 	bl	5a64 <NVIC_Init>
}
     a0e:	bf00      	nop
     a10:	3708      	adds	r7, #8
     a12:	46bd      	mov	sp, r7
     a14:	bd80      	pop	{r7, pc}
     a16:	bf00      	nop
     a18:	40013800 	.word	0x40013800
     a1c:	40004400 	.word	0x40004400
     a20:	40004800 	.word	0x40004800

00000a24 <enable_rs232>:

void enable_rs232(void)
{
     a24:	b580      	push	{r7, lr}
     a26:	af00      	add	r7, sp, #0
    /* Enable the RS232 port. */
    USART_Cmd(USART1, ENABLE);
     a28:	2101      	movs	r1, #1
     a2a:	4806      	ldr	r0, [pc, #24]	; (a44 <enable_rs232+0x20>)
     a2c:	f001 fd5e 	bl	24ec <USART_Cmd>
    USART_Cmd(USART2, ENABLE);
     a30:	2101      	movs	r1, #1
     a32:	4805      	ldr	r0, [pc, #20]	; (a48 <enable_rs232+0x24>)
     a34:	f001 fd5a 	bl	24ec <USART_Cmd>
    USART_Cmd(USART3, ENABLE);
     a38:	2101      	movs	r1, #1
     a3a:	4804      	ldr	r0, [pc, #16]	; (a4c <enable_rs232+0x28>)
     a3c:	f001 fd56 	bl	24ec <USART_Cmd>
}
     a40:	bf00      	nop
     a42:	bd80      	pop	{r7, pc}
     a44:	40013800 	.word	0x40013800
     a48:	40004400 	.word	0x40004400
     a4c:	40004800 	.word	0x40004800

00000a50 <rs232_print_str>:

void rs232_print_str(const char *str)
{
     a50:	b580      	push	{r7, lr}
     a52:	b084      	sub	sp, #16
     a54:	af00      	add	r7, sp, #0
     a56:	6078      	str	r0, [r7, #4]
    const char *curr_char = str;
     a58:	687b      	ldr	r3, [r7, #4]
     a5a:	60fb      	str	r3, [r7, #12]

    while(*curr_char != '\0') {
     a5c:	e011      	b.n	a82 <rs232_print_str+0x32>
        while(USART_GetFlagStatus(USART2, USART_FLAG_TXE) == RESET);
     a5e:	bf00      	nop
     a60:	2180      	movs	r1, #128	; 0x80
     a62:	480c      	ldr	r0, [pc, #48]	; (a94 <rs232_print_str+0x44>)
     a64:	f001 ff9c 	bl	29a0 <USART_GetFlagStatus>
     a68:	4603      	mov	r3, r0
     a6a:	2b00      	cmp	r3, #0
     a6c:	d0f8      	beq.n	a60 <rs232_print_str+0x10>
        USART_SendData(USART2, *curr_char);
     a6e:	68fb      	ldr	r3, [r7, #12]
     a70:	781b      	ldrb	r3, [r3, #0]
     a72:	b29b      	uxth	r3, r3
     a74:	4619      	mov	r1, r3
     a76:	4807      	ldr	r0, [pc, #28]	; (a94 <rs232_print_str+0x44>)
     a78:	f001 fe51 	bl	271e <USART_SendData>
        curr_char++;
     a7c:	68fb      	ldr	r3, [r7, #12]
     a7e:	3301      	adds	r3, #1
     a80:	60fb      	str	r3, [r7, #12]
    while(*curr_char != '\0') {
     a82:	68fb      	ldr	r3, [r7, #12]
     a84:	781b      	ldrb	r3, [r3, #0]
     a86:	2b00      	cmp	r3, #0
     a88:	d1e9      	bne.n	a5e <rs232_print_str+0xe>
    }
}
     a8a:	bf00      	nop
     a8c:	3710      	adds	r7, #16
     a8e:	46bd      	mov	sp, r7
     a90:	bd80      	pop	{r7, pc}
     a92:	bf00      	nop
     a94:	40004400 	.word	0x40004400

00000a98 <hex_to_char>:

/* Functions for sending numbers through the UART */
char hex_to_char(unsigned hex_number)
{
     a98:	b480      	push	{r7}
     a9a:	b083      	sub	sp, #12
     a9c:	af00      	add	r7, sp, #0
     a9e:	6078      	str	r0, [r7, #4]
    if(hex_number < 0xA) {
     aa0:	687b      	ldr	r3, [r7, #4]
     aa2:	2b09      	cmp	r3, #9
     aa4:	d804      	bhi.n	ab0 <hex_to_char+0x18>
        return hex_number + '0';
     aa6:	687b      	ldr	r3, [r7, #4]
     aa8:	b2db      	uxtb	r3, r3
     aaa:	3330      	adds	r3, #48	; 0x30
     aac:	b2db      	uxtb	r3, r3
     aae:	e003      	b.n	ab8 <hex_to_char+0x20>
    } else {
        return hex_number - 0xA + 'A';
     ab0:	687b      	ldr	r3, [r7, #4]
     ab2:	b2db      	uxtb	r3, r3
     ab4:	3337      	adds	r3, #55	; 0x37
     ab6:	b2db      	uxtb	r3, r3
    }
}
     ab8:	4618      	mov	r0, r3
     aba:	370c      	adds	r7, #12
     abc:	46bd      	mov	sp, r7
     abe:	bc80      	pop	{r7}
     ac0:	4770      	bx	lr

00000ac2 <send_byte>:

void send_byte(uint8_t b)
{
     ac2:	b580      	push	{r7, lr}
     ac4:	b082      	sub	sp, #8
     ac6:	af00      	add	r7, sp, #0
     ac8:	4603      	mov	r3, r0
     aca:	71fb      	strb	r3, [r7, #7]
    /* Wait until the RS232 port can receive another byte. */
    while(USART_GetFlagStatus(USART2, USART_FLAG_TXE) == RESET);
     acc:	bf00      	nop
     ace:	2180      	movs	r1, #128	; 0x80
     ad0:	480a      	ldr	r0, [pc, #40]	; (afc <send_byte+0x3a>)
     ad2:	f001 ff65 	bl	29a0 <USART_GetFlagStatus>
     ad6:	4603      	mov	r3, r0
     ad8:	2b00      	cmp	r3, #0
     ada:	d0f8      	beq.n	ace <send_byte+0xc>

    /* Toggle the LED just to show that progress is being made. */
    GPIOC->ODR ^= 0x00001000;
     adc:	4b08      	ldr	r3, [pc, #32]	; (b00 <send_byte+0x3e>)
     ade:	68db      	ldr	r3, [r3, #12]
     ae0:	4a07      	ldr	r2, [pc, #28]	; (b00 <send_byte+0x3e>)
     ae2:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
     ae6:	60d3      	str	r3, [r2, #12]

    /* Send the byte */
    USART_SendData(USART2, b);
     ae8:	79fb      	ldrb	r3, [r7, #7]
     aea:	b29b      	uxth	r3, r3
     aec:	4619      	mov	r1, r3
     aee:	4803      	ldr	r0, [pc, #12]	; (afc <send_byte+0x3a>)
     af0:	f001 fe15 	bl	271e <USART_SendData>
}
     af4:	bf00      	nop
     af6:	3708      	adds	r7, #8
     af8:	46bd      	mov	sp, r7
     afa:	bd80      	pop	{r7, pc}
     afc:	40004400 	.word	0x40004400
     b00:	40011000 	.word	0x40011000

00000b04 <send_byte_uart>:




void send_byte_uart(USART_TypeDef* USARTx,uint8_t b)
{
     b04:	b580      	push	{r7, lr}
     b06:	b082      	sub	sp, #8
     b08:	af00      	add	r7, sp, #0
     b0a:	6078      	str	r0, [r7, #4]
     b0c:	460b      	mov	r3, r1
     b0e:	70fb      	strb	r3, [r7, #3]
    /* Wait until the RS232 port can receive another byte. */
    while(USART_GetFlagStatus(USARTx, USART_FLAG_TXE) == RESET);
     b10:	bf00      	nop
     b12:	2180      	movs	r1, #128	; 0x80
     b14:	6878      	ldr	r0, [r7, #4]
     b16:	f001 ff43 	bl	29a0 <USART_GetFlagStatus>
     b1a:	4603      	mov	r3, r0
     b1c:	2b00      	cmp	r3, #0
     b1e:	d0f8      	beq.n	b12 <send_byte_uart+0xe>

    /* Toggle the LED just to show that progress is being made. */
    GPIOC->ODR ^= 0x00001000;
     b20:	4b07      	ldr	r3, [pc, #28]	; (b40 <send_byte_uart+0x3c>)
     b22:	68db      	ldr	r3, [r3, #12]
     b24:	4a06      	ldr	r2, [pc, #24]	; (b40 <send_byte_uart+0x3c>)
     b26:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
     b2a:	60d3      	str	r3, [r2, #12]

    /* Send the byte */
    USART_SendData(USARTx, b);
     b2c:	78fb      	ldrb	r3, [r7, #3]
     b2e:	b29b      	uxth	r3, r3
     b30:	4619      	mov	r1, r3
     b32:	6878      	ldr	r0, [r7, #4]
     b34:	f001 fdf3 	bl	271e <USART_SendData>
}
     b38:	bf00      	nop
     b3a:	3708      	adds	r7, #8
     b3c:	46bd      	mov	sp, r7
     b3e:	bd80      	pop	{r7, pc}
     b40:	40011000 	.word	0x40011000

00000b44 <send_number>:

void send_number(unsigned long sample, int radix)
{
     b44:	b580      	push	{r7, lr}
     b46:	b09e      	sub	sp, #120	; 0x78
     b48:	af00      	add	r7, sp, #0
     b4a:	6078      	str	r0, [r7, #4]
     b4c:	6039      	str	r1, [r7, #0]
    int digit;
    unsigned long  mod;
    char str[100];

    digit = 0;
     b4e:	2300      	movs	r3, #0
     b50:	677b      	str	r3, [r7, #116]	; 0x74
    do {
        mod = sample % radix;
     b52:	683a      	ldr	r2, [r7, #0]
     b54:	687b      	ldr	r3, [r7, #4]
     b56:	fbb3 f1f2 	udiv	r1, r3, r2
     b5a:	fb02 f201 	mul.w	r2, r2, r1
     b5e:	1a9b      	subs	r3, r3, r2
     b60:	673b      	str	r3, [r7, #112]	; 0x70
        str[digit] = hex_to_char(mod);
     b62:	6f38      	ldr	r0, [r7, #112]	; 0x70
     b64:	f7ff ff98 	bl	a98 <hex_to_char>
     b68:	4603      	mov	r3, r0
     b6a:	4619      	mov	r1, r3
     b6c:	f107 020c 	add.w	r2, r7, #12
     b70:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     b72:	4413      	add	r3, r2
     b74:	460a      	mov	r2, r1
     b76:	701a      	strb	r2, [r3, #0]
        sample /= radix;
     b78:	683b      	ldr	r3, [r7, #0]
     b7a:	687a      	ldr	r2, [r7, #4]
     b7c:	fbb2 f3f3 	udiv	r3, r2, r3
     b80:	607b      	str	r3, [r7, #4]
        digit++;
     b82:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     b84:	3301      	adds	r3, #1
     b86:	677b      	str	r3, [r7, #116]	; 0x74
    } while(sample != 0);
     b88:	687b      	ldr	r3, [r7, #4]
     b8a:	2b00      	cmp	r3, #0
     b8c:	d1e1      	bne.n	b52 <send_number+0xe>

    while(digit != 0) {
     b8e:	e014      	b.n	bba <send_number+0x76>
        digit--;
     b90:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     b92:	3b01      	subs	r3, #1
     b94:	677b      	str	r3, [r7, #116]	; 0x74
        while(USART_GetFlagStatus(USART2, USART_FLAG_TXE) == RESET);
     b96:	bf00      	nop
     b98:	2180      	movs	r1, #128	; 0x80
     b9a:	480b      	ldr	r0, [pc, #44]	; (bc8 <send_number+0x84>)
     b9c:	f001 ff00 	bl	29a0 <USART_GetFlagStatus>
     ba0:	4603      	mov	r3, r0
     ba2:	2b00      	cmp	r3, #0
     ba4:	d0f8      	beq.n	b98 <send_number+0x54>
        USART_SendData(USART2, str[digit]);
     ba6:	f107 020c 	add.w	r2, r7, #12
     baa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     bac:	4413      	add	r3, r2
     bae:	781b      	ldrb	r3, [r3, #0]
     bb0:	b29b      	uxth	r3, r3
     bb2:	4619      	mov	r1, r3
     bb4:	4804      	ldr	r0, [pc, #16]	; (bc8 <send_number+0x84>)
     bb6:	f001 fdb2 	bl	271e <USART_SendData>
    while(digit != 0) {
     bba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     bbc:	2b00      	cmp	r3, #0
     bbe:	d1e7      	bne.n	b90 <send_number+0x4c>
    }
}
     bc0:	bf00      	nop
     bc2:	3778      	adds	r7, #120	; 0x78
     bc4:	46bd      	mov	sp, r7
     bc6:	bd80      	pop	{r7, pc}
     bc8:	40004400 	.word	0x40004400

00000bcc <myprintf_init>:
#define LARGE  	64		/* use 'ABCDEF' instead of 'abcdef' */
#define SMALL  	64		/* use 'abcdef' instead of 'ABCDEF' */
#define PBSIZE 128 /* Print Buffer Size  */

void myprintf_init()
{
     bcc:	b580      	push	{r7, lr}
     bce:	af00      	add	r7, sp, #0
    init_rs232();
     bd0:	f7ff fe34 	bl	83c <init_rs232>
    enable_rs232_interrupts();
     bd4:	f7ff fed6 	bl	984 <enable_rs232_interrupts>
    enable_rs232();
     bd8:	f7ff ff24 	bl	a24 <enable_rs232>
}
     bdc:	bf00      	nop
     bde:	bd80      	pop	{r7, pc}

00000be0 <usart_send_bytes>:

void usart_send_bytes(uint8_t data)
{
     be0:	b580      	push	{r7, lr}
     be2:	b082      	sub	sp, #8
     be4:	af00      	add	r7, sp, #0
     be6:	4603      	mov	r3, r0
     be8:	71fb      	strb	r3, [r7, #7]
    while(!USART_GetFlagStatus(USART2 ,USART_FLAG_TXE)) {
     bea:	bf00      	nop
     bec:	2180      	movs	r1, #128	; 0x80
     bee:	4808      	ldr	r0, [pc, #32]	; (c10 <usart_send_bytes+0x30>)
     bf0:	f001 fed6 	bl	29a0 <USART_GetFlagStatus>
     bf4:	4603      	mov	r3, r0
     bf6:	2b00      	cmp	r3, #0
     bf8:	d0f8      	beq.n	bec <usart_send_bytes+0xc>
    }
    USART_SendData( USART2, data);
     bfa:	79fb      	ldrb	r3, [r7, #7]
     bfc:	b29b      	uxth	r3, r3
     bfe:	4619      	mov	r1, r3
     c00:	4803      	ldr	r0, [pc, #12]	; (c10 <usart_send_bytes+0x30>)
     c02:	f001 fd8c 	bl	271e <USART_SendData>
}
     c06:	bf00      	nop
     c08:	3708      	adds	r7, #8
     c0a:	46bd      	mov	sp, r7
     c0c:	bd80      	pop	{r7, pc}
     c0e:	bf00      	nop
     c10:	40004400 	.word	0x40004400

00000c14 <mystrnlen>:


signed int mystrnlen (const char * s, signed int count)
{
     c14:	b480      	push	{r7}
     c16:	b085      	sub	sp, #20
     c18:	af00      	add	r7, sp, #0
     c1a:	6078      	str	r0, [r7, #4]
     c1c:	6039      	str	r1, [r7, #0]
    const char *sc;

    for (sc = s; count-- && *sc != '\0'; ++sc) {
     c1e:	687b      	ldr	r3, [r7, #4]
     c20:	60fb      	str	r3, [r7, #12]
     c22:	e002      	b.n	c2a <mystrnlen+0x16>
     c24:	68fb      	ldr	r3, [r7, #12]
     c26:	3301      	adds	r3, #1
     c28:	60fb      	str	r3, [r7, #12]
     c2a:	683b      	ldr	r3, [r7, #0]
     c2c:	1e5a      	subs	r2, r3, #1
     c2e:	603a      	str	r2, [r7, #0]
     c30:	2b00      	cmp	r3, #0
     c32:	d003      	beq.n	c3c <mystrnlen+0x28>
     c34:	68fb      	ldr	r3, [r7, #12]
     c36:	781b      	ldrb	r3, [r3, #0]
     c38:	2b00      	cmp	r3, #0
     c3a:	d1f3      	bne.n	c24 <mystrnlen+0x10>
        /* nothing */
    }
    return sc - s;
     c3c:	68fa      	ldr	r2, [r7, #12]
     c3e:	687b      	ldr	r3, [r7, #4]
     c40:	1ad3      	subs	r3, r2, r3
}
     c42:	4618      	mov	r0, r3
     c44:	3714      	adds	r7, #20
     c46:	46bd      	mov	sp, r7
     c48:	bc80      	pop	{r7}
     c4a:	4770      	bx	lr

00000c4c <myskip_atoi>:

static int myskip_atoi (const char **s)
{
     c4c:	b480      	push	{r7}
     c4e:	b085      	sub	sp, #20
     c50:	af00      	add	r7, sp, #0
     c52:	6078      	str	r0, [r7, #4]
    int i = 0;
     c54:	2300      	movs	r3, #0
     c56:	60fb      	str	r3, [r7, #12]

    while (isdigit(**s) != 0) {
     c58:	e00e      	b.n	c78 <myskip_atoi+0x2c>
        i = i * 10 + *((*s)++) - '0';
     c5a:	68fa      	ldr	r2, [r7, #12]
     c5c:	4613      	mov	r3, r2
     c5e:	009b      	lsls	r3, r3, #2
     c60:	4413      	add	r3, r2
     c62:	005b      	lsls	r3, r3, #1
     c64:	4618      	mov	r0, r3
     c66:	687b      	ldr	r3, [r7, #4]
     c68:	681b      	ldr	r3, [r3, #0]
     c6a:	1c59      	adds	r1, r3, #1
     c6c:	687a      	ldr	r2, [r7, #4]
     c6e:	6011      	str	r1, [r2, #0]
     c70:	781b      	ldrb	r3, [r3, #0]
     c72:	4403      	add	r3, r0
     c74:	3b30      	subs	r3, #48	; 0x30
     c76:	60fb      	str	r3, [r7, #12]
    while (isdigit(**s) != 0) {
     c78:	687b      	ldr	r3, [r7, #4]
     c7a:	681b      	ldr	r3, [r3, #0]
     c7c:	781b      	ldrb	r3, [r3, #0]
     c7e:	3b30      	subs	r3, #48	; 0x30
     c80:	2b09      	cmp	r3, #9
     c82:	d9ea      	bls.n	c5a <myskip_atoi+0xe>
    }
    return i;
     c84:	68fb      	ldr	r3, [r7, #12]
}
     c86:	4618      	mov	r0, r3
     c88:	3714      	adds	r7, #20
     c8a:	46bd      	mov	sp, r7
     c8c:	bc80      	pop	{r7}
     c8e:	4770      	bx	lr

00000c90 <mynumber>:

static char * mynumber (char * str, long num, int base, int size, int precision ,int type)
{
     c90:	b580      	push	{r7, lr}
     c92:	b09a      	sub	sp, #104	; 0x68
     c94:	af00      	add	r7, sp, #0
     c96:	60f8      	str	r0, [r7, #12]
     c98:	60b9      	str	r1, [r7, #8]
     c9a:	607a      	str	r2, [r7, #4]
     c9c:	603b      	str	r3, [r7, #0]
    char c = 0;
     c9e:	2300      	movs	r3, #0
     ca0:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
    char sign = 0;
     ca4:	2300      	movs	r3, #0
     ca6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    char tmp[66] = {0};
     caa:	f107 0310 	add.w	r3, r7, #16
     cae:	2242      	movs	r2, #66	; 0x42
     cb0:	2100      	movs	r1, #0
     cb2:	4618      	mov	r0, r3
     cb4:	f008 f932 	bl	8f1c <memset>
    int  i = 0;
     cb8:	2300      	movs	r3, #0
     cba:	663b      	str	r3, [r7, #96]	; 0x60
    const char *digits = "0123456789abcdefghijklmnopqrstuvwxyz";
     cbc:	4b85      	ldr	r3, [pc, #532]	; (ed4 <mynumber+0x244>)
     cbe:	65fb      	str	r3, [r7, #92]	; 0x5c

    if ((type & LARGE) != 0) {
     cc0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     cc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
     cc6:	2b00      	cmp	r3, #0
     cc8:	d001      	beq.n	cce <mynumber+0x3e>
        digits = "0123456789ABCDEFGHIJKLMNOPQRSTUVWXYZ";
     cca:	4b83      	ldr	r3, [pc, #524]	; (ed8 <mynumber+0x248>)
     ccc:	65fb      	str	r3, [r7, #92]	; 0x5c
    }
    if ((type & LEFT) != 0) {
     cce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     cd0:	f003 0310 	and.w	r3, r3, #16
     cd4:	2b00      	cmp	r3, #0
     cd6:	d003      	beq.n	ce0 <mynumber+0x50>
        type &= ~ZEROPAD;
     cd8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     cda:	f023 0301 	bic.w	r3, r3, #1
     cde:	677b      	str	r3, [r7, #116]	; 0x74
    }
    if ((base < 2) || (base > 36)) {
     ce0:	687b      	ldr	r3, [r7, #4]
     ce2:	2b01      	cmp	r3, #1
     ce4:	dd02      	ble.n	cec <mynumber+0x5c>
     ce6:	687b      	ldr	r3, [r7, #4]
     ce8:	2b24      	cmp	r3, #36	; 0x24
     cea:	dd01      	ble.n	cf0 <mynumber+0x60>
        return 0;
     cec:	2300      	movs	r3, #0
     cee:	e0ec      	b.n	eca <mynumber+0x23a>
    }

    c = (type & ZEROPAD) ? '0' : ' ';
     cf0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     cf2:	f003 0301 	and.w	r3, r3, #1
     cf6:	2b00      	cmp	r3, #0
     cf8:	d001      	beq.n	cfe <mynumber+0x6e>
     cfa:	2330      	movs	r3, #48	; 0x30
     cfc:	e000      	b.n	d00 <mynumber+0x70>
     cfe:	2320      	movs	r3, #32
     d00:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
    sign = 0;
     d04:	2300      	movs	r3, #0
     d06:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67

    if ((type & SIGN) != 0) {
     d0a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     d0c:	f003 0302 	and.w	r3, r3, #2
     d10:	2b00      	cmp	r3, #0
     d12:	d023      	beq.n	d5c <mynumber+0xcc>
        if (num < 0) {
     d14:	68bb      	ldr	r3, [r7, #8]
     d16:	2b00      	cmp	r3, #0
     d18:	da09      	bge.n	d2e <mynumber+0x9e>
            sign = '-';
     d1a:	232d      	movs	r3, #45	; 0x2d
     d1c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
            num = -num;
     d20:	68bb      	ldr	r3, [r7, #8]
     d22:	425b      	negs	r3, r3
     d24:	60bb      	str	r3, [r7, #8]
            size--;
     d26:	683b      	ldr	r3, [r7, #0]
     d28:	3b01      	subs	r3, #1
     d2a:	603b      	str	r3, [r7, #0]
     d2c:	e016      	b.n	d5c <mynumber+0xcc>
        } else if ((type & PLUS) != 0) {
     d2e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     d30:	f003 0304 	and.w	r3, r3, #4
     d34:	2b00      	cmp	r3, #0
     d36:	d006      	beq.n	d46 <mynumber+0xb6>
            sign = '+';
     d38:	232b      	movs	r3, #43	; 0x2b
     d3a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
            size--;
     d3e:	683b      	ldr	r3, [r7, #0]
     d40:	3b01      	subs	r3, #1
     d42:	603b      	str	r3, [r7, #0]
     d44:	e00a      	b.n	d5c <mynumber+0xcc>
        } else if ((type & SPACE) != 0) {
     d46:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     d48:	f003 0308 	and.w	r3, r3, #8
     d4c:	2b00      	cmp	r3, #0
     d4e:	d005      	beq.n	d5c <mynumber+0xcc>
            sign = ' ';
     d50:	2320      	movs	r3, #32
     d52:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
            size--;
     d56:	683b      	ldr	r3, [r7, #0]
     d58:	3b01      	subs	r3, #1
     d5a:	603b      	str	r3, [r7, #0]
        }
    }
    if ((type & SPECIAL) != 0) {
     d5c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     d5e:	f003 0320 	and.w	r3, r3, #32
     d62:	2b00      	cmp	r3, #0
     d64:	d00c      	beq.n	d80 <mynumber+0xf0>
        if (16 == base) {
     d66:	687b      	ldr	r3, [r7, #4]
     d68:	2b10      	cmp	r3, #16
     d6a:	d103      	bne.n	d74 <mynumber+0xe4>
            size -= 2;
     d6c:	683b      	ldr	r3, [r7, #0]
     d6e:	3b02      	subs	r3, #2
     d70:	603b      	str	r3, [r7, #0]
     d72:	e005      	b.n	d80 <mynumber+0xf0>
        } else if (8 == base) {
     d74:	687b      	ldr	r3, [r7, #4]
     d76:	2b08      	cmp	r3, #8
     d78:	d102      	bne.n	d80 <mynumber+0xf0>
            size--;
     d7a:	683b      	ldr	r3, [r7, #0]
     d7c:	3b01      	subs	r3, #1
     d7e:	603b      	str	r3, [r7, #0]
        }
    }
    i = 0;
     d80:	2300      	movs	r3, #0
     d82:	663b      	str	r3, [r7, #96]	; 0x60
    if (0 == num) {
     d84:	68bb      	ldr	r3, [r7, #8]
     d86:	2b00      	cmp	r3, #0
     d88:	d123      	bne.n	dd2 <mynumber+0x142>
        tmp[i++] = '0';
     d8a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
     d8c:	1c5a      	adds	r2, r3, #1
     d8e:	663a      	str	r2, [r7, #96]	; 0x60
     d90:	f107 0268 	add.w	r2, r7, #104	; 0x68
     d94:	4413      	add	r3, r2
     d96:	2230      	movs	r2, #48	; 0x30
     d98:	f803 2c58 	strb.w	r2, [r3, #-88]
     d9c:	e01c      	b.n	dd8 <mynumber+0x148>
    } else {
        while (num != 0) {
            tmp[i++] = digits[mydo_div(num,base)];
     d9e:	68bb      	ldr	r3, [r7, #8]
     da0:	687a      	ldr	r2, [r7, #4]
     da2:	fbb3 f1f2 	udiv	r1, r3, r2
     da6:	fb02 f201 	mul.w	r2, r2, r1
     daa:	1a9b      	subs	r3, r3, r2
     dac:	657b      	str	r3, [r7, #84]	; 0x54
     dae:	68ba      	ldr	r2, [r7, #8]
     db0:	687b      	ldr	r3, [r7, #4]
     db2:	fbb2 f3f3 	udiv	r3, r2, r3
     db6:	60bb      	str	r3, [r7, #8]
     db8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
     dba:	461a      	mov	r2, r3
     dbc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
     dbe:	441a      	add	r2, r3
     dc0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
     dc2:	1c59      	adds	r1, r3, #1
     dc4:	6639      	str	r1, [r7, #96]	; 0x60
     dc6:	7812      	ldrb	r2, [r2, #0]
     dc8:	f107 0168 	add.w	r1, r7, #104	; 0x68
     dcc:	440b      	add	r3, r1
     dce:	f803 2c58 	strb.w	r2, [r3, #-88]
        while (num != 0) {
     dd2:	68bb      	ldr	r3, [r7, #8]
     dd4:	2b00      	cmp	r3, #0
     dd6:	d1e2      	bne.n	d9e <mynumber+0x10e>
        }
    }
    if (i > precision) {
     dd8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
     dda:	6f3b      	ldr	r3, [r7, #112]	; 0x70
     ddc:	429a      	cmp	r2, r3
     dde:	dd01      	ble.n	de4 <mynumber+0x154>
        precision = i;
     de0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
     de2:	673b      	str	r3, [r7, #112]	; 0x70
    }
    size -= precision;
     de4:	683a      	ldr	r2, [r7, #0]
     de6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
     de8:	1ad3      	subs	r3, r2, r3
     dea:	603b      	str	r3, [r7, #0]
    if (0 == (type & (ZEROPAD + LEFT))) {
     dec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     dee:	f003 0311 	and.w	r3, r3, #17
     df2:	2b00      	cmp	r3, #0
     df4:	d10a      	bne.n	e0c <mynumber+0x17c>
        while (size-- > 0) {
     df6:	e004      	b.n	e02 <mynumber+0x172>
            *str++ = ' ';
     df8:	68fb      	ldr	r3, [r7, #12]
     dfa:	1c5a      	adds	r2, r3, #1
     dfc:	60fa      	str	r2, [r7, #12]
     dfe:	2220      	movs	r2, #32
     e00:	701a      	strb	r2, [r3, #0]
        while (size-- > 0) {
     e02:	683b      	ldr	r3, [r7, #0]
     e04:	1e5a      	subs	r2, r3, #1
     e06:	603a      	str	r2, [r7, #0]
     e08:	2b00      	cmp	r3, #0
     e0a:	dcf5      	bgt.n	df8 <mynumber+0x168>
        }
    }
    if (sign != 0) {
     e0c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
     e10:	2b00      	cmp	r3, #0
     e12:	d005      	beq.n	e20 <mynumber+0x190>
        *str++ = sign;
     e14:	68fb      	ldr	r3, [r7, #12]
     e16:	1c5a      	adds	r2, r3, #1
     e18:	60fa      	str	r2, [r7, #12]
     e1a:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
     e1e:	701a      	strb	r2, [r3, #0]
    }
    if ((type & SPECIAL) != 0) {
     e20:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     e22:	f003 0320 	and.w	r3, r3, #32
     e26:	2b00      	cmp	r3, #0
     e28:	d017      	beq.n	e5a <mynumber+0x1ca>
        if (8 == base) {
     e2a:	687b      	ldr	r3, [r7, #4]
     e2c:	2b08      	cmp	r3, #8
     e2e:	d105      	bne.n	e3c <mynumber+0x1ac>
            *str++ = '0';
     e30:	68fb      	ldr	r3, [r7, #12]
     e32:	1c5a      	adds	r2, r3, #1
     e34:	60fa      	str	r2, [r7, #12]
     e36:	2230      	movs	r2, #48	; 0x30
     e38:	701a      	strb	r2, [r3, #0]
     e3a:	e00e      	b.n	e5a <mynumber+0x1ca>
        } else if (16 == base) {
     e3c:	687b      	ldr	r3, [r7, #4]
     e3e:	2b10      	cmp	r3, #16
     e40:	d10b      	bne.n	e5a <mynumber+0x1ca>
            *str++ = '0';
     e42:	68fb      	ldr	r3, [r7, #12]
     e44:	1c5a      	adds	r2, r3, #1
     e46:	60fa      	str	r2, [r7, #12]
     e48:	2230      	movs	r2, #48	; 0x30
     e4a:	701a      	strb	r2, [r3, #0]
            *str++ = digits[33];
     e4c:	68fb      	ldr	r3, [r7, #12]
     e4e:	1c5a      	adds	r2, r3, #1
     e50:	60fa      	str	r2, [r7, #12]
     e52:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
     e54:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
     e58:	701a      	strb	r2, [r3, #0]
        }
    }
    if (0 == (type & LEFT)) {
     e5a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     e5c:	f003 0310 	and.w	r3, r3, #16
     e60:	2b00      	cmp	r3, #0
     e62:	d111      	bne.n	e88 <mynumber+0x1f8>
        while (size-- > 0) {
     e64:	e005      	b.n	e72 <mynumber+0x1e2>
            *str++ = c;
     e66:	68fb      	ldr	r3, [r7, #12]
     e68:	1c5a      	adds	r2, r3, #1
     e6a:	60fa      	str	r2, [r7, #12]
     e6c:	f897 205b 	ldrb.w	r2, [r7, #91]	; 0x5b
     e70:	701a      	strb	r2, [r3, #0]
        while (size-- > 0) {
     e72:	683b      	ldr	r3, [r7, #0]
     e74:	1e5a      	subs	r2, r3, #1
     e76:	603a      	str	r2, [r7, #0]
     e78:	2b00      	cmp	r3, #0
     e7a:	dcf4      	bgt.n	e66 <mynumber+0x1d6>
        }
    }
    while (i < precision--) {
     e7c:	e004      	b.n	e88 <mynumber+0x1f8>
        *str++ = '0';
     e7e:	68fb      	ldr	r3, [r7, #12]
     e80:	1c5a      	adds	r2, r3, #1
     e82:	60fa      	str	r2, [r7, #12]
     e84:	2230      	movs	r2, #48	; 0x30
     e86:	701a      	strb	r2, [r3, #0]
    while (i < precision--) {
     e88:	6f3b      	ldr	r3, [r7, #112]	; 0x70
     e8a:	1e5a      	subs	r2, r3, #1
     e8c:	673a      	str	r2, [r7, #112]	; 0x70
     e8e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
     e90:	429a      	cmp	r2, r3
     e92:	dbf4      	blt.n	e7e <mynumber+0x1ee>
    }
    while (i-- > 0) {
     e94:	e008      	b.n	ea8 <mynumber+0x218>
        *str++ = tmp[i];
     e96:	68fb      	ldr	r3, [r7, #12]
     e98:	1c5a      	adds	r2, r3, #1
     e9a:	60fa      	str	r2, [r7, #12]
     e9c:	f107 0110 	add.w	r1, r7, #16
     ea0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
     ea2:	440a      	add	r2, r1
     ea4:	7812      	ldrb	r2, [r2, #0]
     ea6:	701a      	strb	r2, [r3, #0]
    while (i-- > 0) {
     ea8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
     eaa:	1e5a      	subs	r2, r3, #1
     eac:	663a      	str	r2, [r7, #96]	; 0x60
     eae:	2b00      	cmp	r3, #0
     eb0:	dcf1      	bgt.n	e96 <mynumber+0x206>
    }
    while (size-- > 0) {
     eb2:	e004      	b.n	ebe <mynumber+0x22e>
        *str++ = ' ';
     eb4:	68fb      	ldr	r3, [r7, #12]
     eb6:	1c5a      	adds	r2, r3, #1
     eb8:	60fa      	str	r2, [r7, #12]
     eba:	2220      	movs	r2, #32
     ebc:	701a      	strb	r2, [r3, #0]
    while (size-- > 0) {
     ebe:	683b      	ldr	r3, [r7, #0]
     ec0:	1e5a      	subs	r2, r3, #1
     ec2:	603a      	str	r2, [r7, #0]
     ec4:	2b00      	cmp	r3, #0
     ec6:	dcf5      	bgt.n	eb4 <mynumber+0x224>
    }

    return str;
     ec8:	68fb      	ldr	r3, [r7, #12]
}
     eca:	4618      	mov	r0, r3
     ecc:	3768      	adds	r7, #104	; 0x68
     ece:	46bd      	mov	sp, r7
     ed0:	bd80      	pop	{r7, pc}
     ed2:	bf00      	nop
     ed4:	00009044 	.word	0x00009044
     ed8:	0000906c 	.word	0x0000906c

00000edc <myvsprintf>:
 *
 * If you're not already dealing with a va_list consider using sprintf().
 */

int myvsprintf (char *buf, const char *fmt, va_list args)
{
     edc:	b580      	push	{r7, lr}
     ede:	b092      	sub	sp, #72	; 0x48
     ee0:	af02      	add	r7, sp, #8
     ee2:	60f8      	str	r0, [r7, #12]
     ee4:	60b9      	str	r1, [r7, #8]
     ee6:	607a      	str	r2, [r7, #4]
    int qualifier;		//'h', 'l', or 'q' for integer fields
    char * str;
    const char *s;
    unsigned long num;

    for (str = buf; *fmt; ++fmt) {
     ee8:	68fb      	ldr	r3, [r7, #12]
     eea:	627b      	str	r3, [r7, #36]	; 0x24
     eec:	e264      	b.n	13b8 <myvsprintf+0x4dc>
        if (*fmt != '%') {
     eee:	68bb      	ldr	r3, [r7, #8]
     ef0:	781b      	ldrb	r3, [r3, #0]
     ef2:	2b25      	cmp	r3, #37	; 0x25
     ef4:	d006      	beq.n	f04 <myvsprintf+0x28>
            *str++ = *fmt;
     ef6:	68ba      	ldr	r2, [r7, #8]
     ef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     efa:	1c59      	adds	r1, r3, #1
     efc:	6279      	str	r1, [r7, #36]	; 0x24
     efe:	7812      	ldrb	r2, [r2, #0]
     f00:	701a      	strb	r2, [r3, #0]
            continue;
     f02:	e256      	b.n	13b2 <myvsprintf+0x4d6>
        }

        flags = 0;     //process flags
     f04:	2300      	movs	r3, #0
     f06:	63bb      	str	r3, [r7, #56]	; 0x38

repeat:
        ++fmt;		   //this also skips first '%'
     f08:	68bb      	ldr	r3, [r7, #8]
     f0a:	3301      	adds	r3, #1
     f0c:	60bb      	str	r3, [r7, #8]
        switch (*fmt) {
     f0e:	68bb      	ldr	r3, [r7, #8]
     f10:	781b      	ldrb	r3, [r3, #0]
     f12:	3b20      	subs	r3, #32
     f14:	2b10      	cmp	r3, #16
     f16:	d83e      	bhi.n	f96 <myvsprintf+0xba>
     f18:	a201      	add	r2, pc, #4	; (adr r2, f20 <myvsprintf+0x44>)
     f1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
     f1e:	bf00      	nop
     f20:	00000f79 	.word	0x00000f79
     f24:	00000f97 	.word	0x00000f97
     f28:	00000f97 	.word	0x00000f97
     f2c:	00000f83 	.word	0x00000f83
     f30:	00000f97 	.word	0x00000f97
     f34:	00000f97 	.word	0x00000f97
     f38:	00000f97 	.word	0x00000f97
     f3c:	00000f97 	.word	0x00000f97
     f40:	00000f97 	.word	0x00000f97
     f44:	00000f97 	.word	0x00000f97
     f48:	00000f97 	.word	0x00000f97
     f4c:	00000f6f 	.word	0x00000f6f
     f50:	00000f97 	.word	0x00000f97
     f54:	00000f65 	.word	0x00000f65
     f58:	00000f97 	.word	0x00000f97
     f5c:	00000f97 	.word	0x00000f97
     f60:	00000f8d 	.word	0x00000f8d
        case '-':
            flags |= LEFT;
     f64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     f66:	f043 0310 	orr.w	r3, r3, #16
     f6a:	63bb      	str	r3, [r7, #56]	; 0x38
            goto repeat;
     f6c:	e7cc      	b.n	f08 <myvsprintf+0x2c>
        case '+':
            flags |= PLUS;
     f6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     f70:	f043 0304 	orr.w	r3, r3, #4
     f74:	63bb      	str	r3, [r7, #56]	; 0x38
            goto repeat;
     f76:	e7c7      	b.n	f08 <myvsprintf+0x2c>
        case ' ':
            flags |= SPACE;
     f78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     f7a:	f043 0308 	orr.w	r3, r3, #8
     f7e:	63bb      	str	r3, [r7, #56]	; 0x38
            goto repeat;
     f80:	e7c2      	b.n	f08 <myvsprintf+0x2c>
        case '#':
            flags |= SPECIAL;
     f82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     f84:	f043 0320 	orr.w	r3, r3, #32
     f88:	63bb      	str	r3, [r7, #56]	; 0x38
            goto repeat;
     f8a:	e7bd      	b.n	f08 <myvsprintf+0x2c>
        case '0':
            flags |= ZEROPAD;
     f8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     f8e:	f043 0301 	orr.w	r3, r3, #1
     f92:	63bb      	str	r3, [r7, #56]	; 0x38
            goto repeat;
     f94:	e7b8      	b.n	f08 <myvsprintf+0x2c>
        }

        field_width = -1;  //get field width
     f96:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
     f9a:	633b      	str	r3, [r7, #48]	; 0x30
        if (isdigit(*fmt) != 0) {
     f9c:	68bb      	ldr	r3, [r7, #8]
     f9e:	781b      	ldrb	r3, [r3, #0]
     fa0:	3b30      	subs	r3, #48	; 0x30
     fa2:	2b09      	cmp	r3, #9
     fa4:	d806      	bhi.n	fb4 <myvsprintf+0xd8>

            field_width = myskip_atoi(&fmt);
     fa6:	f107 0308 	add.w	r3, r7, #8
     faa:	4618      	mov	r0, r3
     fac:	f7ff fe4e 	bl	c4c <myskip_atoi>
     fb0:	6338      	str	r0, [r7, #48]	; 0x30
     fb2:	e015      	b.n	fe0 <myvsprintf+0x104>
        } else if ('*' == *fmt) {
     fb4:	68bb      	ldr	r3, [r7, #8]
     fb6:	781b      	ldrb	r3, [r3, #0]
     fb8:	2b2a      	cmp	r3, #42	; 0x2a
     fba:	d111      	bne.n	fe0 <myvsprintf+0x104>
            ++fmt;
     fbc:	68bb      	ldr	r3, [r7, #8]
     fbe:	3301      	adds	r3, #1
     fc0:	60bb      	str	r3, [r7, #8]
            field_width = va_arg(args, int); //it's the next argument
     fc2:	687b      	ldr	r3, [r7, #4]
     fc4:	1d1a      	adds	r2, r3, #4
     fc6:	607a      	str	r2, [r7, #4]
     fc8:	681b      	ldr	r3, [r3, #0]
     fca:	633b      	str	r3, [r7, #48]	; 0x30
            if (field_width < 0) {
     fcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     fce:	2b00      	cmp	r3, #0
     fd0:	da06      	bge.n	fe0 <myvsprintf+0x104>
                field_width = -field_width;
     fd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     fd4:	425b      	negs	r3, r3
     fd6:	633b      	str	r3, [r7, #48]	; 0x30
                flags |= LEFT;
     fd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     fda:	f043 0310 	orr.w	r3, r3, #16
     fde:	63bb      	str	r3, [r7, #56]	; 0x38
            }
        }

        precision = -1;      //get the precision
     fe0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
     fe4:	62fb      	str	r3, [r7, #44]	; 0x2c
        if ('.' == *fmt) {
     fe6:	68bb      	ldr	r3, [r7, #8]
     fe8:	781b      	ldrb	r3, [r3, #0]
     fea:	2b2e      	cmp	r3, #46	; 0x2e
     fec:	d11f      	bne.n	102e <myvsprintf+0x152>
            ++fmt;
     fee:	68bb      	ldr	r3, [r7, #8]
     ff0:	3301      	adds	r3, #1
     ff2:	60bb      	str	r3, [r7, #8]
            if (isdigit(*fmt)) {
     ff4:	68bb      	ldr	r3, [r7, #8]
     ff6:	781b      	ldrb	r3, [r3, #0]
     ff8:	3b30      	subs	r3, #48	; 0x30
     ffa:	2b09      	cmp	r3, #9
     ffc:	d806      	bhi.n	100c <myvsprintf+0x130>
                precision = myskip_atoi(&fmt);
     ffe:	f107 0308 	add.w	r3, r7, #8
    1002:	4618      	mov	r0, r3
    1004:	f7ff fe22 	bl	c4c <myskip_atoi>
    1008:	62f8      	str	r0, [r7, #44]	; 0x2c
    100a:	e00b      	b.n	1024 <myvsprintf+0x148>
            } else if ('*' == *fmt) {
    100c:	68bb      	ldr	r3, [r7, #8]
    100e:	781b      	ldrb	r3, [r3, #0]
    1010:	2b2a      	cmp	r3, #42	; 0x2a
    1012:	d107      	bne.n	1024 <myvsprintf+0x148>
                ++fmt;
    1014:	68bb      	ldr	r3, [r7, #8]
    1016:	3301      	adds	r3, #1
    1018:	60bb      	str	r3, [r7, #8]
                precision = va_arg(args, int); //it's the next argument
    101a:	687b      	ldr	r3, [r7, #4]
    101c:	1d1a      	adds	r2, r3, #4
    101e:	607a      	str	r2, [r7, #4]
    1020:	681b      	ldr	r3, [r3, #0]
    1022:	62fb      	str	r3, [r7, #44]	; 0x2c
            }
            if (precision < 0) {
    1024:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1026:	2b00      	cmp	r3, #0
    1028:	da01      	bge.n	102e <myvsprintf+0x152>
                precision = 0;
    102a:	2300      	movs	r3, #0
    102c:	62fb      	str	r3, [r7, #44]	; 0x2c
            }
        }

        qualifier = -1;         //get the conversion qualifier
    102e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    1032:	62bb      	str	r3, [r7, #40]	; 0x28
        if (('h' == *fmt) || ('l' == *fmt) || ('q' == *fmt)) {
    1034:	68bb      	ldr	r3, [r7, #8]
    1036:	781b      	ldrb	r3, [r3, #0]
    1038:	2b68      	cmp	r3, #104	; 0x68
    103a:	d007      	beq.n	104c <myvsprintf+0x170>
    103c:	68bb      	ldr	r3, [r7, #8]
    103e:	781b      	ldrb	r3, [r3, #0]
    1040:	2b6c      	cmp	r3, #108	; 0x6c
    1042:	d003      	beq.n	104c <myvsprintf+0x170>
    1044:	68bb      	ldr	r3, [r7, #8]
    1046:	781b      	ldrb	r3, [r3, #0]
    1048:	2b71      	cmp	r3, #113	; 0x71
    104a:	d105      	bne.n	1058 <myvsprintf+0x17c>
            qualifier = *fmt;
    104c:	68bb      	ldr	r3, [r7, #8]
    104e:	781b      	ldrb	r3, [r3, #0]
    1050:	62bb      	str	r3, [r7, #40]	; 0x28
            ++fmt;
    1052:	68bb      	ldr	r3, [r7, #8]
    1054:	3301      	adds	r3, #1
    1056:	60bb      	str	r3, [r7, #8]
        }

        base = 10;          //default base
    1058:	230a      	movs	r3, #10
    105a:	637b      	str	r3, [r7, #52]	; 0x34
        switch (*fmt) {
    105c:	68bb      	ldr	r3, [r7, #8]
    105e:	781b      	ldrb	r3, [r3, #0]
    1060:	3b25      	subs	r3, #37	; 0x25
    1062:	2b53      	cmp	r3, #83	; 0x53
    1064:	f200 815a 	bhi.w	131c <myvsprintf+0x440>
    1068:	a201      	add	r2, pc, #4	; (adr r2, 1070 <myvsprintf+0x194>)
    106a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    106e:	bf00      	nop
    1070:	000012f3 	.word	0x000012f3
    1074:	0000131d 	.word	0x0000131d
    1078:	0000131d 	.word	0x0000131d
    107c:	0000131d 	.word	0x0000131d
    1080:	0000131d 	.word	0x0000131d
    1084:	0000131d 	.word	0x0000131d
    1088:	0000131d 	.word	0x0000131d
    108c:	0000131d 	.word	0x0000131d
    1090:	0000131d 	.word	0x0000131d
    1094:	0000131d 	.word	0x0000131d
    1098:	0000131d 	.word	0x0000131d
    109c:	0000131d 	.word	0x0000131d
    10a0:	0000131d 	.word	0x0000131d
    10a4:	0000131d 	.word	0x0000131d
    10a8:	0000131d 	.word	0x0000131d
    10ac:	0000131d 	.word	0x0000131d
    10b0:	0000131d 	.word	0x0000131d
    10b4:	0000131d 	.word	0x0000131d
    10b8:	0000131d 	.word	0x0000131d
    10bc:	0000131d 	.word	0x0000131d
    10c0:	0000131d 	.word	0x0000131d
    10c4:	0000131d 	.word	0x0000131d
    10c8:	0000131d 	.word	0x0000131d
    10cc:	0000131d 	.word	0x0000131d
    10d0:	0000131d 	.word	0x0000131d
    10d4:	0000131d 	.word	0x0000131d
    10d8:	0000131d 	.word	0x0000131d
    10dc:	0000131d 	.word	0x0000131d
    10e0:	0000131d 	.word	0x0000131d
    10e4:	0000131d 	.word	0x0000131d
    10e8:	0000131d 	.word	0x0000131d
    10ec:	0000131d 	.word	0x0000131d
    10f0:	0000131d 	.word	0x0000131d
    10f4:	0000131d 	.word	0x0000131d
    10f8:	0000131d 	.word	0x0000131d
    10fc:	0000131d 	.word	0x0000131d
    1100:	0000131d 	.word	0x0000131d
    1104:	0000131d 	.word	0x0000131d
    1108:	0000131d 	.word	0x0000131d
    110c:	0000131d 	.word	0x0000131d
    1110:	0000131d 	.word	0x0000131d
    1114:	0000131d 	.word	0x0000131d
    1118:	0000131d 	.word	0x0000131d
    111c:	0000131d 	.word	0x0000131d
    1120:	0000131d 	.word	0x0000131d
    1124:	0000131d 	.word	0x0000131d
    1128:	0000131d 	.word	0x0000131d
    112c:	0000131d 	.word	0x0000131d
    1130:	0000131d 	.word	0x0000131d
    1134:	0000131d 	.word	0x0000131d
    1138:	0000131d 	.word	0x0000131d
    113c:	00001305 	.word	0x00001305
    1140:	0000131d 	.word	0x0000131d
    1144:	0000131d 	.word	0x0000131d
    1148:	0000131d 	.word	0x0000131d
    114c:	0000131d 	.word	0x0000131d
    1150:	0000131d 	.word	0x0000131d
    1154:	0000131d 	.word	0x0000131d
    1158:	0000131d 	.word	0x0000131d
    115c:	0000131d 	.word	0x0000131d
    1160:	0000131d 	.word	0x0000131d
    1164:	0000131d 	.word	0x0000131d
    1168:	000011c1 	.word	0x000011c1
    116c:	00001313 	.word	0x00001313
    1170:	0000131d 	.word	0x0000131d
    1174:	0000131d 	.word	0x0000131d
    1178:	0000131d 	.word	0x0000131d
    117c:	0000131d 	.word	0x0000131d
    1180:	00001313 	.word	0x00001313
    1184:	0000131d 	.word	0x0000131d
    1188:	0000131d 	.word	0x0000131d
    118c:	0000131d 	.word	0x0000131d
    1190:	0000131d 	.word	0x0000131d
    1194:	000012c1 	.word	0x000012c1
    1198:	000012ff 	.word	0x000012ff
    119c:	0000128d 	.word	0x0000128d
    11a0:	0000131d 	.word	0x0000131d
    11a4:	0000131d 	.word	0x0000131d
    11a8:	0000120f 	.word	0x0000120f
    11ac:	0000131d 	.word	0x0000131d
    11b0:	00001345 	.word	0x00001345
    11b4:	0000131d 	.word	0x0000131d
    11b8:	0000131d 	.word	0x0000131d
    11bc:	0000130d 	.word	0x0000130d
        case 'c': {
            if (0 == (flags & LEFT)) {
    11c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    11c2:	f003 0310 	and.w	r3, r3, #16
    11c6:	2b00      	cmp	r3, #0
    11c8:	d10b      	bne.n	11e2 <myvsprintf+0x306>
                while (--field_width > 0) {
    11ca:	e004      	b.n	11d6 <myvsprintf+0x2fa>
                    *str++ = ' ';
    11cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    11ce:	1c5a      	adds	r2, r3, #1
    11d0:	627a      	str	r2, [r7, #36]	; 0x24
    11d2:	2220      	movs	r2, #32
    11d4:	701a      	strb	r2, [r3, #0]
                while (--field_width > 0) {
    11d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    11d8:	3b01      	subs	r3, #1
    11da:	633b      	str	r3, [r7, #48]	; 0x30
    11dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    11de:	2b00      	cmp	r3, #0
    11e0:	dcf4      	bgt.n	11cc <myvsprintf+0x2f0>
                }
            }
            *str++ = (unsigned char) va_arg(args, int);
    11e2:	687b      	ldr	r3, [r7, #4]
    11e4:	1d1a      	adds	r2, r3, #4
    11e6:	607a      	str	r2, [r7, #4]
    11e8:	6819      	ldr	r1, [r3, #0]
    11ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    11ec:	1c5a      	adds	r2, r3, #1
    11ee:	627a      	str	r2, [r7, #36]	; 0x24
    11f0:	b2ca      	uxtb	r2, r1
    11f2:	701a      	strb	r2, [r3, #0]
            while (--field_width > 0) {
    11f4:	e004      	b.n	1200 <myvsprintf+0x324>
                *str++ = ' ';
    11f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    11f8:	1c5a      	adds	r2, r3, #1
    11fa:	627a      	str	r2, [r7, #36]	; 0x24
    11fc:	2220      	movs	r2, #32
    11fe:	701a      	strb	r2, [r3, #0]
            while (--field_width > 0) {
    1200:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1202:	3b01      	subs	r3, #1
    1204:	633b      	str	r3, [r7, #48]	; 0x30
    1206:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1208:	2b00      	cmp	r3, #0
    120a:	dcf4      	bgt.n	11f6 <myvsprintf+0x31a>
            }
            continue;
    120c:	e0d1      	b.n	13b2 <myvsprintf+0x4d6>
        }
        case 's': {
            s = va_arg(args, char *);
    120e:	687b      	ldr	r3, [r7, #4]
    1210:	1d1a      	adds	r2, r3, #4
    1212:	607a      	str	r2, [r7, #4]
    1214:	681b      	ldr	r3, [r3, #0]
    1216:	623b      	str	r3, [r7, #32]
            if (!s) {
    1218:	6a3b      	ldr	r3, [r7, #32]
    121a:	2b00      	cmp	r3, #0
    121c:	d101      	bne.n	1222 <myvsprintf+0x346>
                s = "<NULL>";
    121e:	4b6e      	ldr	r3, [pc, #440]	; (13d8 <myvsprintf+0x4fc>)
    1220:	623b      	str	r3, [r7, #32]
            }
            len = mystrnlen(s, precision);
    1222:	6af9      	ldr	r1, [r7, #44]	; 0x2c
    1224:	6a38      	ldr	r0, [r7, #32]
    1226:	f7ff fcf5 	bl	c14 <mystrnlen>
    122a:	61b8      	str	r0, [r7, #24]
            if (0 == (flags & LEFT)) {
    122c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    122e:	f003 0310 	and.w	r3, r3, #16
    1232:	2b00      	cmp	r3, #0
    1234:	d10b      	bne.n	124e <myvsprintf+0x372>
                while (len < field_width--) {
    1236:	e004      	b.n	1242 <myvsprintf+0x366>
                    *str++ = ' ';
    1238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    123a:	1c5a      	adds	r2, r3, #1
    123c:	627a      	str	r2, [r7, #36]	; 0x24
    123e:	2220      	movs	r2, #32
    1240:	701a      	strb	r2, [r3, #0]
                while (len < field_width--) {
    1242:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1244:	1e5a      	subs	r2, r3, #1
    1246:	633a      	str	r2, [r7, #48]	; 0x30
    1248:	69ba      	ldr	r2, [r7, #24]
    124a:	429a      	cmp	r2, r3
    124c:	dbf4      	blt.n	1238 <myvsprintf+0x35c>
                }
            }
            for (i = 0; i < len; ++i) {
    124e:	2300      	movs	r3, #0
    1250:	63fb      	str	r3, [r7, #60]	; 0x3c
    1252:	e00a      	b.n	126a <myvsprintf+0x38e>
                *str++ = *s++;
    1254:	6a3a      	ldr	r2, [r7, #32]
    1256:	1c53      	adds	r3, r2, #1
    1258:	623b      	str	r3, [r7, #32]
    125a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    125c:	1c59      	adds	r1, r3, #1
    125e:	6279      	str	r1, [r7, #36]	; 0x24
    1260:	7812      	ldrb	r2, [r2, #0]
    1262:	701a      	strb	r2, [r3, #0]
            for (i = 0; i < len; ++i) {
    1264:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    1266:	3301      	adds	r3, #1
    1268:	63fb      	str	r3, [r7, #60]	; 0x3c
    126a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    126c:	69bb      	ldr	r3, [r7, #24]
    126e:	429a      	cmp	r2, r3
    1270:	dbf0      	blt.n	1254 <myvsprintf+0x378>
            }
            while (len < field_width--) {
    1272:	e004      	b.n	127e <myvsprintf+0x3a2>
                *str++ = ' ';
    1274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1276:	1c5a      	adds	r2, r3, #1
    1278:	627a      	str	r2, [r7, #36]	; 0x24
    127a:	2220      	movs	r2, #32
    127c:	701a      	strb	r2, [r3, #0]
            while (len < field_width--) {
    127e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1280:	1e5a      	subs	r2, r3, #1
    1282:	633a      	str	r2, [r7, #48]	; 0x30
    1284:	69ba      	ldr	r2, [r7, #24]
    1286:	429a      	cmp	r2, r3
    1288:	dbf4      	blt.n	1274 <myvsprintf+0x398>
            }
            continue;
    128a:	e092      	b.n	13b2 <myvsprintf+0x4d6>
        }
        case 'p': {
            if (-1 == field_width) {
    128c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    128e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    1292:	d105      	bne.n	12a0 <myvsprintf+0x3c4>
                field_width = 2 * sizeof(void *);
    1294:	2308      	movs	r3, #8
    1296:	633b      	str	r3, [r7, #48]	; 0x30
                flags |= ZEROPAD;
    1298:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    129a:	f043 0301 	orr.w	r3, r3, #1
    129e:	63bb      	str	r3, [r7, #56]	; 0x38
            }
            str = mynumber(str, (unsigned long)va_arg(args, void *), 16, field_width, precision, flags);
    12a0:	687b      	ldr	r3, [r7, #4]
    12a2:	1d1a      	adds	r2, r3, #4
    12a4:	607a      	str	r2, [r7, #4]
    12a6:	681b      	ldr	r3, [r3, #0]
    12a8:	4619      	mov	r1, r3
    12aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    12ac:	9301      	str	r3, [sp, #4]
    12ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    12b0:	9300      	str	r3, [sp, #0]
    12b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    12b4:	2210      	movs	r2, #16
    12b6:	6a78      	ldr	r0, [r7, #36]	; 0x24
    12b8:	f7ff fcea 	bl	c90 <mynumber>
    12bc:	6278      	str	r0, [r7, #36]	; 0x24
            continue;
    12be:	e078      	b.n	13b2 <myvsprintf+0x4d6>
        }
        case 'n': {
            if ('l' == qualifier) {
    12c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
    12c2:	2b6c      	cmp	r3, #108	; 0x6c
    12c4:	d10a      	bne.n	12dc <myvsprintf+0x400>
                long * ip = va_arg(args, long *);
    12c6:	687b      	ldr	r3, [r7, #4]
    12c8:	1d1a      	adds	r2, r3, #4
    12ca:	607a      	str	r2, [r7, #4]
    12cc:	681b      	ldr	r3, [r3, #0]
    12ce:	613b      	str	r3, [r7, #16]
                *ip = (str - buf);
    12d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    12d2:	68fb      	ldr	r3, [r7, #12]
    12d4:	1ad2      	subs	r2, r2, r3
    12d6:	693b      	ldr	r3, [r7, #16]
    12d8:	601a      	str	r2, [r3, #0]
            } else {
                int * ip = va_arg(args, int *);
                *ip = (str - buf);
            }
            continue;
    12da:	e06a      	b.n	13b2 <myvsprintf+0x4d6>
                int * ip = va_arg(args, int *);
    12dc:	687b      	ldr	r3, [r7, #4]
    12de:	1d1a      	adds	r2, r3, #4
    12e0:	607a      	str	r2, [r7, #4]
    12e2:	681b      	ldr	r3, [r3, #0]
    12e4:	617b      	str	r3, [r7, #20]
                *ip = (str - buf);
    12e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    12e8:	68fb      	ldr	r3, [r7, #12]
    12ea:	1ad2      	subs	r2, r2, r3
    12ec:	697b      	ldr	r3, [r7, #20]
    12ee:	601a      	str	r2, [r3, #0]
            continue;
    12f0:	e05f      	b.n	13b2 <myvsprintf+0x4d6>
        }
        case '%': {
            *str++ = '%';
    12f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    12f4:	1c5a      	adds	r2, r3, #1
    12f6:	627a      	str	r2, [r7, #36]	; 0x24
    12f8:	2225      	movs	r2, #37	; 0x25
    12fa:	701a      	strb	r2, [r3, #0]
            continue;
    12fc:	e059      	b.n	13b2 <myvsprintf+0x4d6>
        }

        case 'o': { //integer number formats - set up the flags and "break"
            base = 8;
    12fe:	2308      	movs	r3, #8
    1300:	637b      	str	r3, [r7, #52]	; 0x34
            break;
    1302:	e020      	b.n	1346 <myvsprintf+0x46a>
        }

        case 'X': {
            flags |= LARGE;
    1304:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1306:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    130a:	63bb      	str	r3, [r7, #56]	; 0x38
        }
        case 'x': {
            base = 16;
    130c:	2310      	movs	r3, #16
    130e:	637b      	str	r3, [r7, #52]	; 0x34
            break;
    1310:	e019      	b.n	1346 <myvsprintf+0x46a>
        }
        case 'd':
        case 'i': {
            flags |= SIGN;
    1312:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1314:	f043 0302 	orr.w	r3, r3, #2
    1318:	63bb      	str	r3, [r7, #56]	; 0x38
        }
        case 'u': {
            break;
    131a:	e013      	b.n	1344 <myvsprintf+0x468>
        }
        default: {
            *str++ = '%';
    131c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    131e:	1c5a      	adds	r2, r3, #1
    1320:	627a      	str	r2, [r7, #36]	; 0x24
    1322:	2225      	movs	r2, #37	; 0x25
    1324:	701a      	strb	r2, [r3, #0]
            if (0 == *fmt) {
    1326:	68bb      	ldr	r3, [r7, #8]
    1328:	781b      	ldrb	r3, [r3, #0]
    132a:	2b00      	cmp	r3, #0
    132c:	d106      	bne.n	133c <myvsprintf+0x460>
                *str++ = *fmt;
    132e:	68ba      	ldr	r2, [r7, #8]
    1330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1332:	1c59      	adds	r1, r3, #1
    1334:	6279      	str	r1, [r7, #36]	; 0x24
    1336:	7812      	ldrb	r2, [r2, #0]
    1338:	701a      	strb	r2, [r3, #0]
            } else {
                --fmt;
            }
            continue;
    133a:	e03a      	b.n	13b2 <myvsprintf+0x4d6>
                --fmt;
    133c:	68bb      	ldr	r3, [r7, #8]
    133e:	3b01      	subs	r3, #1
    1340:	60bb      	str	r3, [r7, #8]
            continue;
    1342:	e036      	b.n	13b2 <myvsprintf+0x4d6>
            break;
    1344:	bf00      	nop
        }
        }

        if ('l' == qualifier) {
    1346:	6abb      	ldr	r3, [r7, #40]	; 0x28
    1348:	2b6c      	cmp	r3, #108	; 0x6c
    134a:	d105      	bne.n	1358 <myvsprintf+0x47c>
            num = va_arg(args, unsigned long);
    134c:	687b      	ldr	r3, [r7, #4]
    134e:	1d1a      	adds	r2, r3, #4
    1350:	607a      	str	r2, [r7, #4]
    1352:	681b      	ldr	r3, [r3, #0]
    1354:	61fb      	str	r3, [r7, #28]
    1356:	e021      	b.n	139c <myvsprintf+0x4c0>
        } else if ('h' == qualifier) {
    1358:	6abb      	ldr	r3, [r7, #40]	; 0x28
    135a:	2b68      	cmp	r3, #104	; 0x68
    135c:	d10e      	bne.n	137c <myvsprintf+0x4a0>
            num = (unsigned short) va_arg(args, int);
    135e:	687b      	ldr	r3, [r7, #4]
    1360:	1d1a      	adds	r2, r3, #4
    1362:	607a      	str	r2, [r7, #4]
    1364:	681b      	ldr	r3, [r3, #0]
    1366:	b29b      	uxth	r3, r3
    1368:	61fb      	str	r3, [r7, #28]
            if (0 == (flags & SIGN)) {
    136a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    136c:	f003 0302 	and.w	r3, r3, #2
    1370:	2b00      	cmp	r3, #0
    1372:	d113      	bne.n	139c <myvsprintf+0x4c0>
                num = (short) num;
    1374:	69fb      	ldr	r3, [r7, #28]
    1376:	b21b      	sxth	r3, r3
    1378:	61fb      	str	r3, [r7, #28]
    137a:	e00f      	b.n	139c <myvsprintf+0x4c0>
            }
        } else if (0 == (flags & SIGN)) {
    137c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    137e:	f003 0302 	and.w	r3, r3, #2
    1382:	2b00      	cmp	r3, #0
    1384:	d105      	bne.n	1392 <myvsprintf+0x4b6>
            num = va_arg(args, int);
    1386:	687b      	ldr	r3, [r7, #4]
    1388:	1d1a      	adds	r2, r3, #4
    138a:	607a      	str	r2, [r7, #4]
    138c:	681b      	ldr	r3, [r3, #0]
    138e:	61fb      	str	r3, [r7, #28]
    1390:	e004      	b.n	139c <myvsprintf+0x4c0>
        } else {
            num = va_arg(args, unsigned int);
    1392:	687b      	ldr	r3, [r7, #4]
    1394:	1d1a      	adds	r2, r3, #4
    1396:	607a      	str	r2, [r7, #4]
    1398:	681b      	ldr	r3, [r3, #0]
    139a:	61fb      	str	r3, [r7, #28]
        }

        str = mynumber(str, num, base, field_width, precision, flags);
    139c:	69f9      	ldr	r1, [r7, #28]
    139e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    13a0:	9301      	str	r3, [sp, #4]
    13a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    13a4:	9300      	str	r3, [sp, #0]
    13a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    13a8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    13aa:	6a78      	ldr	r0, [r7, #36]	; 0x24
    13ac:	f7ff fc70 	bl	c90 <mynumber>
    13b0:	6278      	str	r0, [r7, #36]	; 0x24
    for (str = buf; *fmt; ++fmt) {
    13b2:	68bb      	ldr	r3, [r7, #8]
    13b4:	3301      	adds	r3, #1
    13b6:	60bb      	str	r3, [r7, #8]
    13b8:	68bb      	ldr	r3, [r7, #8]
    13ba:	781b      	ldrb	r3, [r3, #0]
    13bc:	2b00      	cmp	r3, #0
    13be:	f47f ad96 	bne.w	eee <myvsprintf+0x12>

    }
    *str = '\0';
    13c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    13c4:	2200      	movs	r2, #0
    13c6:	701a      	strb	r2, [r3, #0]

    return str-buf;
    13c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    13ca:	68fb      	ldr	r3, [r7, #12]
    13cc:	1ad3      	subs	r3, r2, r3
}
    13ce:	4618      	mov	r0, r3
    13d0:	3740      	adds	r7, #64	; 0x40
    13d2:	46bd      	mov	sp, r7
    13d4:	bd80      	pop	{r7, pc}
    13d6:	bf00      	nop
    13d8:	00009094 	.word	0x00009094

000013dc <myputc>:

void myputc (const char c)
{
    13dc:	b580      	push	{r7, lr}
    13de:	b082      	sub	sp, #8
    13e0:	af00      	add	r7, sp, #0
    13e2:	4603      	mov	r3, r0
    13e4:	71fb      	strb	r3, [r7, #7]
    if (c == '\n')
    13e6:	79fb      	ldrb	r3, [r7, #7]
    13e8:	2b0a      	cmp	r3, #10
    13ea:	d102      	bne.n	13f2 <myputc+0x16>
        usart_send_bytes('\r');
    13ec:	200d      	movs	r0, #13
    13ee:	f7ff fbf7 	bl	be0 <usart_send_bytes>
    usart_send_bytes(c);
    13f2:	79fb      	ldrb	r3, [r7, #7]
    13f4:	4618      	mov	r0, r3
    13f6:	f7ff fbf3 	bl	be0 <usart_send_bytes>
}
    13fa:	bf00      	nop
    13fc:	3708      	adds	r7, #8
    13fe:	46bd      	mov	sp, r7
    1400:	bd80      	pop	{r7, pc}

00001402 <myputs>:

void myputs (const unsigned char *s)
{
    1402:	b580      	push	{r7, lr}
    1404:	b082      	sub	sp, #8
    1406:	af00      	add	r7, sp, #0
    1408:	6078      	str	r0, [r7, #4]
    while (*s) {
    140a:	e006      	b.n	141a <myputs+0x18>
        myputc (*s++);
    140c:	687b      	ldr	r3, [r7, #4]
    140e:	1c5a      	adds	r2, r3, #1
    1410:	607a      	str	r2, [r7, #4]
    1412:	781b      	ldrb	r3, [r3, #0]
    1414:	4618      	mov	r0, r3
    1416:	f7ff ffe1 	bl	13dc <myputc>
    while (*s) {
    141a:	687b      	ldr	r3, [r7, #4]
    141c:	781b      	ldrb	r3, [r3, #0]
    141e:	2b00      	cmp	r3, #0
    1420:	d1f4      	bne.n	140c <myputs+0xa>
    }
}
    1422:	bf00      	nop
    1424:	3708      	adds	r7, #8
    1426:	46bd      	mov	sp, r7
    1428:	bd80      	pop	{r7, pc}

0000142a <myprintf>:

void myprintf (const char *fmt,...)
{
    142a:	b40f      	push	{r0, r1, r2, r3}
    142c:	b580      	push	{r7, lr}
    142e:	b0a2      	sub	sp, #136	; 0x88
    1430:	af00      	add	r7, sp, #0
    va_list args;
    char printbuffer[PBSIZE];

    va_start(args, fmt);
    1432:	f107 0394 	add.w	r3, r7, #148	; 0x94
    1436:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    myvsprintf(printbuffer, fmt, args);
    143a:	1d3b      	adds	r3, r7, #4
    143c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
    1440:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
    1444:	4618      	mov	r0, r3
    1446:	f7ff fd49 	bl	edc <myvsprintf>
    va_end(args);

    myputs((const unsigned char *)printbuffer);  // Print the string
    144a:	1d3b      	adds	r3, r7, #4
    144c:	4618      	mov	r0, r3
    144e:	f7ff ffd8 	bl	1402 <myputs>
}
    1452:	bf00      	nop
    1454:	3788      	adds	r7, #136	; 0x88
    1456:	46bd      	mov	sp, r7
    1458:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
    145c:	b004      	add	sp, #16
    145e:	4770      	bx	lr

00001460 <RCC_DeInit>:
  * @brief  Resets the RCC clock configuration to the default reset state.
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
    1460:	b480      	push	{r7}
    1462:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
    1464:	4b13      	ldr	r3, [pc, #76]	; (14b4 <RCC_DeInit+0x54>)
    1466:	681b      	ldr	r3, [r3, #0]
    1468:	4a12      	ldr	r2, [pc, #72]	; (14b4 <RCC_DeInit+0x54>)
    146a:	f043 0301 	orr.w	r3, r3, #1
    146e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
    1470:	4b10      	ldr	r3, [pc, #64]	; (14b4 <RCC_DeInit+0x54>)
    1472:	685a      	ldr	r2, [r3, #4]
    1474:	490f      	ldr	r1, [pc, #60]	; (14b4 <RCC_DeInit+0x54>)
    1476:	4b10      	ldr	r3, [pc, #64]	; (14b8 <RCC_DeInit+0x58>)
    1478:	4013      	ands	r3, r2
    147a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
    147c:	4b0d      	ldr	r3, [pc, #52]	; (14b4 <RCC_DeInit+0x54>)
    147e:	681b      	ldr	r3, [r3, #0]
    1480:	4a0c      	ldr	r2, [pc, #48]	; (14b4 <RCC_DeInit+0x54>)
    1482:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
    1486:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
    148a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
    148c:	4b09      	ldr	r3, [pc, #36]	; (14b4 <RCC_DeInit+0x54>)
    148e:	681b      	ldr	r3, [r3, #0]
    1490:	4a08      	ldr	r2, [pc, #32]	; (14b4 <RCC_DeInit+0x54>)
    1492:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
    1496:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
    1498:	4b06      	ldr	r3, [pc, #24]	; (14b4 <RCC_DeInit+0x54>)
    149a:	685b      	ldr	r3, [r3, #4]
    149c:	4a05      	ldr	r2, [pc, #20]	; (14b4 <RCC_DeInit+0x54>)
    149e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
    14a2:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
    14a4:	4b03      	ldr	r3, [pc, #12]	; (14b4 <RCC_DeInit+0x54>)
    14a6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
    14aa:	609a      	str	r2, [r3, #8]
#endif /* STM32F10X_CL */

}
    14ac:	bf00      	nop
    14ae:	46bd      	mov	sp, r7
    14b0:	bc80      	pop	{r7}
    14b2:	4770      	bx	lr
    14b4:	40021000 	.word	0x40021000
    14b8:	f8ff0000 	.word	0xf8ff0000

000014bc <RCC_HSEConfig>:
  *     @arg RCC_HSE_ON: HSE oscillator ON
  *     @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_HSEConfig(uint32_t RCC_HSE)
{
    14bc:	b480      	push	{r7}
    14be:	b083      	sub	sp, #12
    14c0:	af00      	add	r7, sp, #0
    14c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));
  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
    14c4:	4b13      	ldr	r3, [pc, #76]	; (1514 <RCC_HSEConfig+0x58>)
    14c6:	681b      	ldr	r3, [r3, #0]
    14c8:	4a12      	ldr	r2, [pc, #72]	; (1514 <RCC_HSEConfig+0x58>)
    14ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
    14ce:	6013      	str	r3, [r2, #0]
  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
    14d0:	4b10      	ldr	r3, [pc, #64]	; (1514 <RCC_HSEConfig+0x58>)
    14d2:	681b      	ldr	r3, [r3, #0]
    14d4:	4a0f      	ldr	r2, [pc, #60]	; (1514 <RCC_HSEConfig+0x58>)
    14d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
    14da:	6013      	str	r3, [r2, #0]
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
    14dc:	687b      	ldr	r3, [r7, #4]
    14de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
    14e2:	d003      	beq.n	14ec <RCC_HSEConfig+0x30>
    14e4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
    14e8:	d007      	beq.n	14fa <RCC_HSEConfig+0x3e>
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
      break;
      
    default:
      break;
    14ea:	e00d      	b.n	1508 <RCC_HSEConfig+0x4c>
      RCC->CR |= CR_HSEON_Set;
    14ec:	4b09      	ldr	r3, [pc, #36]	; (1514 <RCC_HSEConfig+0x58>)
    14ee:	681b      	ldr	r3, [r3, #0]
    14f0:	4a08      	ldr	r2, [pc, #32]	; (1514 <RCC_HSEConfig+0x58>)
    14f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
    14f6:	6013      	str	r3, [r2, #0]
      break;
    14f8:	e006      	b.n	1508 <RCC_HSEConfig+0x4c>
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
    14fa:	4b06      	ldr	r3, [pc, #24]	; (1514 <RCC_HSEConfig+0x58>)
    14fc:	681b      	ldr	r3, [r3, #0]
    14fe:	4a05      	ldr	r2, [pc, #20]	; (1514 <RCC_HSEConfig+0x58>)
    1500:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
    1504:	6013      	str	r3, [r2, #0]
      break;
    1506:	bf00      	nop
  }
}
    1508:	bf00      	nop
    150a:	370c      	adds	r7, #12
    150c:	46bd      	mov	sp, r7
    150e:	bc80      	pop	{r7}
    1510:	4770      	bx	lr
    1512:	bf00      	nop
    1514:	40021000 	.word	0x40021000

00001518 <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumuration value:
  * - SUCCESS: HSE oscillator is stable and ready to use
  * - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
    1518:	b580      	push	{r7, lr}
    151a:	b082      	sub	sp, #8
    151c:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0;
    151e:	2300      	movs	r3, #0
    1520:	603b      	str	r3, [r7, #0]
  ErrorStatus status = ERROR;
    1522:	2300      	movs	r3, #0
    1524:	71fb      	strb	r3, [r7, #7]
  FlagStatus HSEStatus = RESET;
    1526:	2300      	movs	r3, #0
    1528:	71bb      	strb	r3, [r7, #6]
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    152a:	2031      	movs	r0, #49	; 0x31
    152c:	f000 fb0e 	bl	1b4c <RCC_GetFlagStatus>
    1530:	4603      	mov	r3, r0
    1532:	71bb      	strb	r3, [r7, #6]
    StartUpCounter++;  
    1534:	683b      	ldr	r3, [r7, #0]
    1536:	3301      	adds	r3, #1
    1538:	603b      	str	r3, [r7, #0]
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
    153a:	683b      	ldr	r3, [r7, #0]
    153c:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
    1540:	d002      	beq.n	1548 <RCC_WaitForHSEStartUp+0x30>
    1542:	79bb      	ldrb	r3, [r7, #6]
    1544:	2b00      	cmp	r3, #0
    1546:	d0f0      	beq.n	152a <RCC_WaitForHSEStartUp+0x12>
  
  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
    1548:	2031      	movs	r0, #49	; 0x31
    154a:	f000 faff 	bl	1b4c <RCC_GetFlagStatus>
    154e:	4603      	mov	r3, r0
    1550:	2b00      	cmp	r3, #0
    1552:	d002      	beq.n	155a <RCC_WaitForHSEStartUp+0x42>
  {
    status = SUCCESS;
    1554:	2301      	movs	r3, #1
    1556:	71fb      	strb	r3, [r7, #7]
    1558:	e001      	b.n	155e <RCC_WaitForHSEStartUp+0x46>
  }
  else
  {
    status = ERROR;
    155a:	2300      	movs	r3, #0
    155c:	71fb      	strb	r3, [r7, #7]
  }  
  return (status);
    155e:	79fb      	ldrb	r3, [r7, #7]
}
    1560:	4618      	mov	r0, r3
    1562:	3708      	adds	r7, #8
    1564:	46bd      	mov	sp, r7
    1566:	bd80      	pop	{r7, pc}

00001568 <RCC_AdjustHSICalibrationValue>:
  * @param  HSICalibrationValue: specifies the calibration trimming value.
  *   This parameter must be a number between 0 and 0x1F.
  * @retval None
  */
void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
{
    1568:	b480      	push	{r7}
    156a:	b085      	sub	sp, #20
    156c:	af00      	add	r7, sp, #0
    156e:	4603      	mov	r3, r0
    1570:	71fb      	strb	r3, [r7, #7]
  uint32_t tmpreg = 0;
    1572:	2300      	movs	r3, #0
    1574:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
  tmpreg = RCC->CR;
    1576:	4b0a      	ldr	r3, [pc, #40]	; (15a0 <RCC_AdjustHSICalibrationValue+0x38>)
    1578:	681b      	ldr	r3, [r3, #0]
    157a:	60fb      	str	r3, [r7, #12]
  /* Clear HSITRIM[4:0] bits */
  tmpreg &= CR_HSITRIM_Mask;
    157c:	68fb      	ldr	r3, [r7, #12]
    157e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
    1582:	60fb      	str	r3, [r7, #12]
  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
    1584:	79fb      	ldrb	r3, [r7, #7]
    1586:	00db      	lsls	r3, r3, #3
    1588:	68fa      	ldr	r2, [r7, #12]
    158a:	4313      	orrs	r3, r2
    158c:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CR = tmpreg;
    158e:	4a04      	ldr	r2, [pc, #16]	; (15a0 <RCC_AdjustHSICalibrationValue+0x38>)
    1590:	68fb      	ldr	r3, [r7, #12]
    1592:	6013      	str	r3, [r2, #0]
}
    1594:	bf00      	nop
    1596:	3714      	adds	r7, #20
    1598:	46bd      	mov	sp, r7
    159a:	bc80      	pop	{r7}
    159c:	4770      	bx	lr
    159e:	bf00      	nop
    15a0:	40021000 	.word	0x40021000

000015a4 <RCC_HSICmd>:
  * @note   HSI can not be stopped if it is used directly or through the PLL as system clock.
  * @param  NewState: new state of the HSI. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
    15a4:	b480      	push	{r7}
    15a6:	b083      	sub	sp, #12
    15a8:	af00      	add	r7, sp, #0
    15aa:	4603      	mov	r3, r0
    15ac:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
    15ae:	4a04      	ldr	r2, [pc, #16]	; (15c0 <RCC_HSICmd+0x1c>)
    15b0:	79fb      	ldrb	r3, [r7, #7]
    15b2:	6013      	str	r3, [r2, #0]
}
    15b4:	bf00      	nop
    15b6:	370c      	adds	r7, #12
    15b8:	46bd      	mov	sp, r7
    15ba:	bc80      	pop	{r7}
    15bc:	4770      	bx	lr
    15be:	bf00      	nop
    15c0:	42420000 	.word	0x42420000

000015c4 <RCC_PLLConfig>:
  *   For @b STM32_Connectivity_line_devices, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_5}
  *   For @b other_STM32_devices, this parameter can be RCC_PLLMul_x where x:[2,16]  
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
{
    15c4:	b480      	push	{r7}
    15c6:	b085      	sub	sp, #20
    15c8:	af00      	add	r7, sp, #0
    15ca:	6078      	str	r0, [r7, #4]
    15cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
    15ce:	2300      	movs	r3, #0
    15d0:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
    15d2:	4b0a      	ldr	r3, [pc, #40]	; (15fc <RCC_PLLConfig+0x38>)
    15d4:	685b      	ldr	r3, [r3, #4]
    15d6:	60fb      	str	r3, [r7, #12]
  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
    15d8:	68fb      	ldr	r3, [r7, #12]
    15da:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
    15de:	60fb      	str	r3, [r7, #12]
  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
    15e0:	687a      	ldr	r2, [r7, #4]
    15e2:	683b      	ldr	r3, [r7, #0]
    15e4:	4313      	orrs	r3, r2
    15e6:	68fa      	ldr	r2, [r7, #12]
    15e8:	4313      	orrs	r3, r2
    15ea:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
    15ec:	4a03      	ldr	r2, [pc, #12]	; (15fc <RCC_PLLConfig+0x38>)
    15ee:	68fb      	ldr	r3, [r7, #12]
    15f0:	6053      	str	r3, [r2, #4]
}
    15f2:	bf00      	nop
    15f4:	3714      	adds	r7, #20
    15f6:	46bd      	mov	sp, r7
    15f8:	bc80      	pop	{r7}
    15fa:	4770      	bx	lr
    15fc:	40021000 	.word	0x40021000

00001600 <RCC_PLLCmd>:
  * @note   The PLL can not be disabled if it is used as system clock.
  * @param  NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
    1600:	b480      	push	{r7}
    1602:	b083      	sub	sp, #12
    1604:	af00      	add	r7, sp, #0
    1606:	4603      	mov	r3, r0
    1608:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
    160a:	4a04      	ldr	r2, [pc, #16]	; (161c <RCC_PLLCmd+0x1c>)
    160c:	79fb      	ldrb	r3, [r7, #7]
    160e:	6013      	str	r3, [r2, #0]
}
    1610:	bf00      	nop
    1612:	370c      	adds	r7, #12
    1614:	46bd      	mov	sp, r7
    1616:	bc80      	pop	{r7}
    1618:	4770      	bx	lr
    161a:	bf00      	nop
    161c:	42420060 	.word	0x42420060

00001620 <RCC_SYSCLKConfig>:
  *     @arg RCC_SYSCLKSource_HSE: HSE selected as system clock
  *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
    1620:	b480      	push	{r7}
    1622:	b085      	sub	sp, #20
    1624:	af00      	add	r7, sp, #0
    1626:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
    1628:	2300      	movs	r3, #0
    162a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  tmpreg = RCC->CFGR;
    162c:	4b09      	ldr	r3, [pc, #36]	; (1654 <RCC_SYSCLKConfig+0x34>)
    162e:	685b      	ldr	r3, [r3, #4]
    1630:	60fb      	str	r3, [r7, #12]
  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
    1632:	68fb      	ldr	r3, [r7, #12]
    1634:	f023 0303 	bic.w	r3, r3, #3
    1638:	60fb      	str	r3, [r7, #12]
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
    163a:	68fa      	ldr	r2, [r7, #12]
    163c:	687b      	ldr	r3, [r7, #4]
    163e:	4313      	orrs	r3, r2
    1640:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
    1642:	4a04      	ldr	r2, [pc, #16]	; (1654 <RCC_SYSCLKConfig+0x34>)
    1644:	68fb      	ldr	r3, [r7, #12]
    1646:	6053      	str	r3, [r2, #4]
}
    1648:	bf00      	nop
    164a:	3714      	adds	r7, #20
    164c:	46bd      	mov	sp, r7
    164e:	bc80      	pop	{r7}
    1650:	4770      	bx	lr
    1652:	bf00      	nop
    1654:	40021000 	.word	0x40021000

00001658 <RCC_GetSYSCLKSource>:
  *     - 0x00: HSI used as system clock
  *     - 0x04: HSE used as system clock
  *     - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
    1658:	b480      	push	{r7}
    165a:	af00      	add	r7, sp, #0
  return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
    165c:	4b04      	ldr	r3, [pc, #16]	; (1670 <RCC_GetSYSCLKSource+0x18>)
    165e:	685b      	ldr	r3, [r3, #4]
    1660:	b2db      	uxtb	r3, r3
    1662:	f003 030c 	and.w	r3, r3, #12
    1666:	b2db      	uxtb	r3, r3
}
    1668:	4618      	mov	r0, r3
    166a:	46bd      	mov	sp, r7
    166c:	bc80      	pop	{r7}
    166e:	4770      	bx	lr
    1670:	40021000 	.word	0x40021000

00001674 <RCC_HCLKConfig>:
  *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
    1674:	b480      	push	{r7}
    1676:	b085      	sub	sp, #20
    1678:	af00      	add	r7, sp, #0
    167a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
    167c:	2300      	movs	r3, #0
    167e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));
  tmpreg = RCC->CFGR;
    1680:	4b09      	ldr	r3, [pc, #36]	; (16a8 <RCC_HCLKConfig+0x34>)
    1682:	685b      	ldr	r3, [r3, #4]
    1684:	60fb      	str	r3, [r7, #12]
  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
    1686:	68fb      	ldr	r3, [r7, #12]
    1688:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
    168c:	60fb      	str	r3, [r7, #12]
  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
    168e:	68fa      	ldr	r2, [r7, #12]
    1690:	687b      	ldr	r3, [r7, #4]
    1692:	4313      	orrs	r3, r2
    1694:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
    1696:	4a04      	ldr	r2, [pc, #16]	; (16a8 <RCC_HCLKConfig+0x34>)
    1698:	68fb      	ldr	r3, [r7, #12]
    169a:	6053      	str	r3, [r2, #4]
}
    169c:	bf00      	nop
    169e:	3714      	adds	r7, #20
    16a0:	46bd      	mov	sp, r7
    16a2:	bc80      	pop	{r7}
    16a4:	4770      	bx	lr
    16a6:	bf00      	nop
    16a8:	40021000 	.word	0x40021000

000016ac <RCC_PCLK1Config>:
  *     @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
    16ac:	b480      	push	{r7}
    16ae:	b085      	sub	sp, #20
    16b0:	af00      	add	r7, sp, #0
    16b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
    16b4:	2300      	movs	r3, #0
    16b6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
    16b8:	4b09      	ldr	r3, [pc, #36]	; (16e0 <RCC_PCLK1Config+0x34>)
    16ba:	685b      	ldr	r3, [r3, #4]
    16bc:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
    16be:	68fb      	ldr	r3, [r7, #12]
    16c0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
    16c4:	60fb      	str	r3, [r7, #12]
  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
    16c6:	68fa      	ldr	r2, [r7, #12]
    16c8:	687b      	ldr	r3, [r7, #4]
    16ca:	4313      	orrs	r3, r2
    16cc:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
    16ce:	4a04      	ldr	r2, [pc, #16]	; (16e0 <RCC_PCLK1Config+0x34>)
    16d0:	68fb      	ldr	r3, [r7, #12]
    16d2:	6053      	str	r3, [r2, #4]
}
    16d4:	bf00      	nop
    16d6:	3714      	adds	r7, #20
    16d8:	46bd      	mov	sp, r7
    16da:	bc80      	pop	{r7}
    16dc:	4770      	bx	lr
    16de:	bf00      	nop
    16e0:	40021000 	.word	0x40021000

000016e4 <RCC_PCLK2Config>:
  *     @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
    16e4:	b480      	push	{r7}
    16e6:	b085      	sub	sp, #20
    16e8:	af00      	add	r7, sp, #0
    16ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
    16ec:	2300      	movs	r3, #0
    16ee:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
    16f0:	4b09      	ldr	r3, [pc, #36]	; (1718 <RCC_PCLK2Config+0x34>)
    16f2:	685b      	ldr	r3, [r3, #4]
    16f4:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
    16f6:	68fb      	ldr	r3, [r7, #12]
    16f8:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
    16fc:	60fb      	str	r3, [r7, #12]
  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
    16fe:	687b      	ldr	r3, [r7, #4]
    1700:	00db      	lsls	r3, r3, #3
    1702:	68fa      	ldr	r2, [r7, #12]
    1704:	4313      	orrs	r3, r2
    1706:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
    1708:	4a03      	ldr	r2, [pc, #12]	; (1718 <RCC_PCLK2Config+0x34>)
    170a:	68fb      	ldr	r3, [r7, #12]
    170c:	6053      	str	r3, [r2, #4]
}
    170e:	bf00      	nop
    1710:	3714      	adds	r7, #20
    1712:	46bd      	mov	sp, r7
    1714:	bc80      	pop	{r7}
    1716:	4770      	bx	lr
    1718:	40021000 	.word	0x40021000

0000171c <RCC_ITConfig>:
  * @param  NewState: new state of the specified RCC interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
    171c:	b480      	push	{r7}
    171e:	b083      	sub	sp, #12
    1720:	af00      	add	r7, sp, #0
    1722:	4603      	mov	r3, r0
    1724:	460a      	mov	r2, r1
    1726:	71fb      	strb	r3, [r7, #7]
    1728:	4613      	mov	r3, r2
    172a:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    172c:	79bb      	ldrb	r3, [r7, #6]
    172e:	2b00      	cmp	r3, #0
    1730:	d008      	beq.n	1744 <RCC_ITConfig+0x28>
  {
    /* Perform Byte access to RCC_CIR bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
    1732:	4b0c      	ldr	r3, [pc, #48]	; (1764 <RCC_ITConfig+0x48>)
    1734:	781b      	ldrb	r3, [r3, #0]
    1736:	b2da      	uxtb	r2, r3
    1738:	490a      	ldr	r1, [pc, #40]	; (1764 <RCC_ITConfig+0x48>)
    173a:	79fb      	ldrb	r3, [r7, #7]
    173c:	4313      	orrs	r3, r2
    173e:	b2db      	uxtb	r3, r3
    1740:	700b      	strb	r3, [r1, #0]
  else
  {
    /* Perform Byte access to RCC_CIR bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
  }
}
    1742:	e009      	b.n	1758 <RCC_ITConfig+0x3c>
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
    1744:	4b07      	ldr	r3, [pc, #28]	; (1764 <RCC_ITConfig+0x48>)
    1746:	781b      	ldrb	r3, [r3, #0]
    1748:	b2da      	uxtb	r2, r3
    174a:	79fb      	ldrb	r3, [r7, #7]
    174c:	43db      	mvns	r3, r3
    174e:	b2db      	uxtb	r3, r3
    1750:	4904      	ldr	r1, [pc, #16]	; (1764 <RCC_ITConfig+0x48>)
    1752:	4013      	ands	r3, r2
    1754:	b2db      	uxtb	r3, r3
    1756:	700b      	strb	r3, [r1, #0]
}
    1758:	bf00      	nop
    175a:	370c      	adds	r7, #12
    175c:	46bd      	mov	sp, r7
    175e:	bc80      	pop	{r7}
    1760:	4770      	bx	lr
    1762:	bf00      	nop
    1764:	40021009 	.word	0x40021009

00001768 <RCC_USBCLKConfig>:
  *                                     clock source
  *     @arg RCC_USBCLKSource_PLLCLK_Div1: PLL clock selected as USB clock source
  * @retval None
  */
void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource)
{
    1768:	b480      	push	{r7}
    176a:	b083      	sub	sp, #12
    176c:	af00      	add	r7, sp, #0
    176e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(__IO uint32_t *) CFGR_USBPRE_BB = RCC_USBCLKSource;
    1770:	4a03      	ldr	r2, [pc, #12]	; (1780 <RCC_USBCLKConfig+0x18>)
    1772:	687b      	ldr	r3, [r7, #4]
    1774:	6013      	str	r3, [r2, #0]
}
    1776:	bf00      	nop
    1778:	370c      	adds	r7, #12
    177a:	46bd      	mov	sp, r7
    177c:	bc80      	pop	{r7}
    177e:	4770      	bx	lr
    1780:	424200d8 	.word	0x424200d8

00001784 <RCC_ADCCLKConfig>:
  *     @arg RCC_PCLK2_Div6: ADC clock = PCLK2/6
  *     @arg RCC_PCLK2_Div8: ADC clock = PCLK2/8
  * @retval None
  */
void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
{
    1784:	b480      	push	{r7}
    1786:	b085      	sub	sp, #20
    1788:	af00      	add	r7, sp, #0
    178a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
    178c:	2300      	movs	r3, #0
    178e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
  tmpreg = RCC->CFGR;
    1790:	4b09      	ldr	r3, [pc, #36]	; (17b8 <RCC_ADCCLKConfig+0x34>)
    1792:	685b      	ldr	r3, [r3, #4]
    1794:	60fb      	str	r3, [r7, #12]
  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
    1796:	68fb      	ldr	r3, [r7, #12]
    1798:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
    179c:	60fb      	str	r3, [r7, #12]
  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
    179e:	68fa      	ldr	r2, [r7, #12]
    17a0:	687b      	ldr	r3, [r7, #4]
    17a2:	4313      	orrs	r3, r2
    17a4:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
    17a6:	4a04      	ldr	r2, [pc, #16]	; (17b8 <RCC_ADCCLKConfig+0x34>)
    17a8:	68fb      	ldr	r3, [r7, #12]
    17aa:	6053      	str	r3, [r2, #4]
}
    17ac:	bf00      	nop
    17ae:	3714      	adds	r7, #20
    17b0:	46bd      	mov	sp, r7
    17b2:	bc80      	pop	{r7}
    17b4:	4770      	bx	lr
    17b6:	bf00      	nop
    17b8:	40021000 	.word	0x40021000

000017bc <RCC_LSEConfig>:
  *     @arg RCC_LSE_ON: LSE oscillator ON
  *     @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_LSEConfig(uint8_t RCC_LSE)
{
    17bc:	b480      	push	{r7}
    17be:	b083      	sub	sp, #12
    17c0:	af00      	add	r7, sp, #0
    17c2:	4603      	mov	r3, r0
    17c4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));
  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
    17c6:	4b0c      	ldr	r3, [pc, #48]	; (17f8 <RCC_LSEConfig+0x3c>)
    17c8:	2200      	movs	r2, #0
    17ca:	701a      	strb	r2, [r3, #0]
  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
    17cc:	4b0a      	ldr	r3, [pc, #40]	; (17f8 <RCC_LSEConfig+0x3c>)
    17ce:	2200      	movs	r2, #0
    17d0:	701a      	strb	r2, [r3, #0]
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
    17d2:	79fb      	ldrb	r3, [r7, #7]
    17d4:	2b01      	cmp	r3, #1
    17d6:	d002      	beq.n	17de <RCC_LSEConfig+0x22>
    17d8:	2b04      	cmp	r3, #4
    17da:	d004      	beq.n	17e6 <RCC_LSEConfig+0x2a>
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
      break;            
      
    default:
      break;      
    17dc:	e007      	b.n	17ee <RCC_LSEConfig+0x32>
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
    17de:	4b06      	ldr	r3, [pc, #24]	; (17f8 <RCC_LSEConfig+0x3c>)
    17e0:	2201      	movs	r2, #1
    17e2:	701a      	strb	r2, [r3, #0]
      break;
    17e4:	e003      	b.n	17ee <RCC_LSEConfig+0x32>
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
    17e6:	4b04      	ldr	r3, [pc, #16]	; (17f8 <RCC_LSEConfig+0x3c>)
    17e8:	2205      	movs	r2, #5
    17ea:	701a      	strb	r2, [r3, #0]
      break;            
    17ec:	bf00      	nop
  }
}
    17ee:	bf00      	nop
    17f0:	370c      	adds	r7, #12
    17f2:	46bd      	mov	sp, r7
    17f4:	bc80      	pop	{r7}
    17f6:	4770      	bx	lr
    17f8:	40021020 	.word	0x40021020

000017fc <RCC_LSICmd>:
  * @note   LSI can not be disabled if the IWDG is running.
  * @param  NewState: new state of the LSI. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_LSICmd(FunctionalState NewState)
{
    17fc:	b480      	push	{r7}
    17fe:	b083      	sub	sp, #12
    1800:	af00      	add	r7, sp, #0
    1802:	4603      	mov	r3, r0
    1804:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
    1806:	4a04      	ldr	r2, [pc, #16]	; (1818 <RCC_LSICmd+0x1c>)
    1808:	79fb      	ldrb	r3, [r7, #7]
    180a:	6013      	str	r3, [r2, #0]
}
    180c:	bf00      	nop
    180e:	370c      	adds	r7, #12
    1810:	46bd      	mov	sp, r7
    1812:	bc80      	pop	{r7}
    1814:	4770      	bx	lr
    1816:	bf00      	nop
    1818:	42420480 	.word	0x42420480

0000181c <RCC_RTCCLKConfig>:
  *     @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
  *     @arg RCC_RTCCLKSource_HSE_Div128: HSE clock divided by 128 selected as RTC clock
  * @retval None
  */
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
    181c:	b480      	push	{r7}
    181e:	b083      	sub	sp, #12
    1820:	af00      	add	r7, sp, #0
    1822:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
    1824:	4b05      	ldr	r3, [pc, #20]	; (183c <RCC_RTCCLKConfig+0x20>)
    1826:	6a1a      	ldr	r2, [r3, #32]
    1828:	4904      	ldr	r1, [pc, #16]	; (183c <RCC_RTCCLKConfig+0x20>)
    182a:	687b      	ldr	r3, [r7, #4]
    182c:	4313      	orrs	r3, r2
    182e:	620b      	str	r3, [r1, #32]
}
    1830:	bf00      	nop
    1832:	370c      	adds	r7, #12
    1834:	46bd      	mov	sp, r7
    1836:	bc80      	pop	{r7}
    1838:	4770      	bx	lr
    183a:	bf00      	nop
    183c:	40021000 	.word	0x40021000

00001840 <RCC_RTCCLKCmd>:
  * @note   This function must be used only after the RTC clock was selected using the RCC_RTCCLKConfig function.
  * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
    1840:	b480      	push	{r7}
    1842:	b083      	sub	sp, #12
    1844:	af00      	add	r7, sp, #0
    1846:	4603      	mov	r3, r0
    1848:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
    184a:	4a04      	ldr	r2, [pc, #16]	; (185c <RCC_RTCCLKCmd+0x1c>)
    184c:	79fb      	ldrb	r3, [r7, #7]
    184e:	6013      	str	r3, [r2, #0]
}
    1850:	bf00      	nop
    1852:	370c      	adds	r7, #12
    1854:	46bd      	mov	sp, r7
    1856:	bc80      	pop	{r7}
    1858:	4770      	bx	lr
    185a:	bf00      	nop
    185c:	4242043c 	.word	0x4242043c

00001860 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
    1860:	b480      	push	{r7}
    1862:	b087      	sub	sp, #28
    1864:	af00      	add	r7, sp, #0
    1866:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
    1868:	2300      	movs	r3, #0
    186a:	617b      	str	r3, [r7, #20]
    186c:	2300      	movs	r3, #0
    186e:	613b      	str	r3, [r7, #16]
    1870:	2300      	movs	r3, #0
    1872:	60fb      	str	r3, [r7, #12]
    1874:	2300      	movs	r3, #0
    1876:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
    1878:	4b4c      	ldr	r3, [pc, #304]	; (19ac <RCC_GetClocksFreq+0x14c>)
    187a:	685b      	ldr	r3, [r3, #4]
    187c:	f003 030c 	and.w	r3, r3, #12
    1880:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
    1882:	697b      	ldr	r3, [r7, #20]
    1884:	2b04      	cmp	r3, #4
    1886:	d007      	beq.n	1898 <RCC_GetClocksFreq+0x38>
    1888:	2b08      	cmp	r3, #8
    188a:	d009      	beq.n	18a0 <RCC_GetClocksFreq+0x40>
    188c:	2b00      	cmp	r3, #0
    188e:	d133      	bne.n	18f8 <RCC_GetClocksFreq+0x98>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
    1890:	687b      	ldr	r3, [r7, #4]
    1892:	4a47      	ldr	r2, [pc, #284]	; (19b0 <RCC_GetClocksFreq+0x150>)
    1894:	601a      	str	r2, [r3, #0]
      break;
    1896:	e033      	b.n	1900 <RCC_GetClocksFreq+0xa0>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
    1898:	687b      	ldr	r3, [r7, #4]
    189a:	4a45      	ldr	r2, [pc, #276]	; (19b0 <RCC_GetClocksFreq+0x150>)
    189c:	601a      	str	r2, [r3, #0]
      break;
    189e:	e02f      	b.n	1900 <RCC_GetClocksFreq+0xa0>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
    18a0:	4b42      	ldr	r3, [pc, #264]	; (19ac <RCC_GetClocksFreq+0x14c>)
    18a2:	685b      	ldr	r3, [r3, #4]
    18a4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
    18a8:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
    18aa:	4b40      	ldr	r3, [pc, #256]	; (19ac <RCC_GetClocksFreq+0x14c>)
    18ac:	685b      	ldr	r3, [r3, #4]
    18ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
    18b2:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
    18b4:	693b      	ldr	r3, [r7, #16]
    18b6:	0c9b      	lsrs	r3, r3, #18
    18b8:	3302      	adds	r3, #2
    18ba:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
    18bc:	68fb      	ldr	r3, [r7, #12]
    18be:	2b00      	cmp	r3, #0
    18c0:	d106      	bne.n	18d0 <RCC_GetClocksFreq+0x70>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
    18c2:	693b      	ldr	r3, [r7, #16]
    18c4:	4a3b      	ldr	r2, [pc, #236]	; (19b4 <RCC_GetClocksFreq+0x154>)
    18c6:	fb02 f203 	mul.w	r2, r2, r3
    18ca:	687b      	ldr	r3, [r7, #4]
    18cc:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
    18ce:	e017      	b.n	1900 <RCC_GetClocksFreq+0xa0>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
    18d0:	4b36      	ldr	r3, [pc, #216]	; (19ac <RCC_GetClocksFreq+0x14c>)
    18d2:	685b      	ldr	r3, [r3, #4]
    18d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
    18d8:	2b00      	cmp	r3, #0
    18da:	d006      	beq.n	18ea <RCC_GetClocksFreq+0x8a>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
    18dc:	693b      	ldr	r3, [r7, #16]
    18de:	4a35      	ldr	r2, [pc, #212]	; (19b4 <RCC_GetClocksFreq+0x154>)
    18e0:	fb02 f203 	mul.w	r2, r2, r3
    18e4:	687b      	ldr	r3, [r7, #4]
    18e6:	601a      	str	r2, [r3, #0]
      break;
    18e8:	e00a      	b.n	1900 <RCC_GetClocksFreq+0xa0>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
    18ea:	693b      	ldr	r3, [r7, #16]
    18ec:	4a30      	ldr	r2, [pc, #192]	; (19b0 <RCC_GetClocksFreq+0x150>)
    18ee:	fb02 f203 	mul.w	r2, r2, r3
    18f2:	687b      	ldr	r3, [r7, #4]
    18f4:	601a      	str	r2, [r3, #0]
      break;
    18f6:	e003      	b.n	1900 <RCC_GetClocksFreq+0xa0>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
    18f8:	687b      	ldr	r3, [r7, #4]
    18fa:	4a2d      	ldr	r2, [pc, #180]	; (19b0 <RCC_GetClocksFreq+0x150>)
    18fc:	601a      	str	r2, [r3, #0]
      break;
    18fe:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
    1900:	4b2a      	ldr	r3, [pc, #168]	; (19ac <RCC_GetClocksFreq+0x14c>)
    1902:	685b      	ldr	r3, [r3, #4]
    1904:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    1908:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
    190a:	697b      	ldr	r3, [r7, #20]
    190c:	091b      	lsrs	r3, r3, #4
    190e:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
    1910:	4a29      	ldr	r2, [pc, #164]	; (19b8 <RCC_GetClocksFreq+0x158>)
    1912:	697b      	ldr	r3, [r7, #20]
    1914:	4413      	add	r3, r2
    1916:	781b      	ldrb	r3, [r3, #0]
    1918:	b2db      	uxtb	r3, r3
    191a:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
    191c:	687b      	ldr	r3, [r7, #4]
    191e:	681a      	ldr	r2, [r3, #0]
    1920:	68bb      	ldr	r3, [r7, #8]
    1922:	40da      	lsrs	r2, r3
    1924:	687b      	ldr	r3, [r7, #4]
    1926:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
    1928:	4b20      	ldr	r3, [pc, #128]	; (19ac <RCC_GetClocksFreq+0x14c>)
    192a:	685b      	ldr	r3, [r3, #4]
    192c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
    1930:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
    1932:	697b      	ldr	r3, [r7, #20]
    1934:	0a1b      	lsrs	r3, r3, #8
    1936:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
    1938:	4a1f      	ldr	r2, [pc, #124]	; (19b8 <RCC_GetClocksFreq+0x158>)
    193a:	697b      	ldr	r3, [r7, #20]
    193c:	4413      	add	r3, r2
    193e:	781b      	ldrb	r3, [r3, #0]
    1940:	b2db      	uxtb	r3, r3
    1942:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
    1944:	687b      	ldr	r3, [r7, #4]
    1946:	685a      	ldr	r2, [r3, #4]
    1948:	68bb      	ldr	r3, [r7, #8]
    194a:	40da      	lsrs	r2, r3
    194c:	687b      	ldr	r3, [r7, #4]
    194e:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
    1950:	4b16      	ldr	r3, [pc, #88]	; (19ac <RCC_GetClocksFreq+0x14c>)
    1952:	685b      	ldr	r3, [r3, #4]
    1954:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
    1958:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
    195a:	697b      	ldr	r3, [r7, #20]
    195c:	0adb      	lsrs	r3, r3, #11
    195e:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
    1960:	4a15      	ldr	r2, [pc, #84]	; (19b8 <RCC_GetClocksFreq+0x158>)
    1962:	697b      	ldr	r3, [r7, #20]
    1964:	4413      	add	r3, r2
    1966:	781b      	ldrb	r3, [r3, #0]
    1968:	b2db      	uxtb	r3, r3
    196a:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
    196c:	687b      	ldr	r3, [r7, #4]
    196e:	685a      	ldr	r2, [r3, #4]
    1970:	68bb      	ldr	r3, [r7, #8]
    1972:	40da      	lsrs	r2, r3
    1974:	687b      	ldr	r3, [r7, #4]
    1976:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
    1978:	4b0c      	ldr	r3, [pc, #48]	; (19ac <RCC_GetClocksFreq+0x14c>)
    197a:	685b      	ldr	r3, [r3, #4]
    197c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
    1980:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
    1982:	697b      	ldr	r3, [r7, #20]
    1984:	0b9b      	lsrs	r3, r3, #14
    1986:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
    1988:	4a0c      	ldr	r2, [pc, #48]	; (19bc <RCC_GetClocksFreq+0x15c>)
    198a:	697b      	ldr	r3, [r7, #20]
    198c:	4413      	add	r3, r2
    198e:	781b      	ldrb	r3, [r3, #0]
    1990:	b2db      	uxtb	r3, r3
    1992:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
    1994:	687b      	ldr	r3, [r7, #4]
    1996:	68da      	ldr	r2, [r3, #12]
    1998:	68bb      	ldr	r3, [r7, #8]
    199a:	fbb2 f2f3 	udiv	r2, r2, r3
    199e:	687b      	ldr	r3, [r7, #4]
    19a0:	611a      	str	r2, [r3, #16]
}
    19a2:	bf00      	nop
    19a4:	371c      	adds	r7, #28
    19a6:	46bd      	mov	sp, r7
    19a8:	bc80      	pop	{r7}
    19aa:	4770      	bx	lr
    19ac:	40021000 	.word	0x40021000
    19b0:	007a1200 	.word	0x007a1200
    19b4:	003d0900 	.word	0x003d0900
    19b8:	20000014 	.word	0x20000014
    19bc:	20000024 	.word	0x20000024

000019c0 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
    19c0:	b480      	push	{r7}
    19c2:	b083      	sub	sp, #12
    19c4:	af00      	add	r7, sp, #0
    19c6:	6078      	str	r0, [r7, #4]
    19c8:	460b      	mov	r3, r1
    19ca:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
    19cc:	78fb      	ldrb	r3, [r7, #3]
    19ce:	2b00      	cmp	r3, #0
    19d0:	d006      	beq.n	19e0 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
    19d2:	4b09      	ldr	r3, [pc, #36]	; (19f8 <RCC_AHBPeriphClockCmd+0x38>)
    19d4:	695a      	ldr	r2, [r3, #20]
    19d6:	4908      	ldr	r1, [pc, #32]	; (19f8 <RCC_AHBPeriphClockCmd+0x38>)
    19d8:	687b      	ldr	r3, [r7, #4]
    19da:	4313      	orrs	r3, r2
    19dc:	614b      	str	r3, [r1, #20]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
    19de:	e006      	b.n	19ee <RCC_AHBPeriphClockCmd+0x2e>
    RCC->AHBENR &= ~RCC_AHBPeriph;
    19e0:	4b05      	ldr	r3, [pc, #20]	; (19f8 <RCC_AHBPeriphClockCmd+0x38>)
    19e2:	695a      	ldr	r2, [r3, #20]
    19e4:	687b      	ldr	r3, [r7, #4]
    19e6:	43db      	mvns	r3, r3
    19e8:	4903      	ldr	r1, [pc, #12]	; (19f8 <RCC_AHBPeriphClockCmd+0x38>)
    19ea:	4013      	ands	r3, r2
    19ec:	614b      	str	r3, [r1, #20]
}
    19ee:	bf00      	nop
    19f0:	370c      	adds	r7, #12
    19f2:	46bd      	mov	sp, r7
    19f4:	bc80      	pop	{r7}
    19f6:	4770      	bx	lr
    19f8:	40021000 	.word	0x40021000

000019fc <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
    19fc:	b480      	push	{r7}
    19fe:	b083      	sub	sp, #12
    1a00:	af00      	add	r7, sp, #0
    1a02:	6078      	str	r0, [r7, #4]
    1a04:	460b      	mov	r3, r1
    1a06:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    1a08:	78fb      	ldrb	r3, [r7, #3]
    1a0a:	2b00      	cmp	r3, #0
    1a0c:	d006      	beq.n	1a1c <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
    1a0e:	4b09      	ldr	r3, [pc, #36]	; (1a34 <RCC_APB2PeriphClockCmd+0x38>)
    1a10:	699a      	ldr	r2, [r3, #24]
    1a12:	4908      	ldr	r1, [pc, #32]	; (1a34 <RCC_APB2PeriphClockCmd+0x38>)
    1a14:	687b      	ldr	r3, [r7, #4]
    1a16:	4313      	orrs	r3, r2
    1a18:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
    1a1a:	e006      	b.n	1a2a <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
    1a1c:	4b05      	ldr	r3, [pc, #20]	; (1a34 <RCC_APB2PeriphClockCmd+0x38>)
    1a1e:	699a      	ldr	r2, [r3, #24]
    1a20:	687b      	ldr	r3, [r7, #4]
    1a22:	43db      	mvns	r3, r3
    1a24:	4903      	ldr	r1, [pc, #12]	; (1a34 <RCC_APB2PeriphClockCmd+0x38>)
    1a26:	4013      	ands	r3, r2
    1a28:	618b      	str	r3, [r1, #24]
}
    1a2a:	bf00      	nop
    1a2c:	370c      	adds	r7, #12
    1a2e:	46bd      	mov	sp, r7
    1a30:	bc80      	pop	{r7}
    1a32:	4770      	bx	lr
    1a34:	40021000 	.word	0x40021000

00001a38 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
    1a38:	b480      	push	{r7}
    1a3a:	b083      	sub	sp, #12
    1a3c:	af00      	add	r7, sp, #0
    1a3e:	6078      	str	r0, [r7, #4]
    1a40:	460b      	mov	r3, r1
    1a42:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    1a44:	78fb      	ldrb	r3, [r7, #3]
    1a46:	2b00      	cmp	r3, #0
    1a48:	d006      	beq.n	1a58 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
    1a4a:	4b09      	ldr	r3, [pc, #36]	; (1a70 <RCC_APB1PeriphClockCmd+0x38>)
    1a4c:	69da      	ldr	r2, [r3, #28]
    1a4e:	4908      	ldr	r1, [pc, #32]	; (1a70 <RCC_APB1PeriphClockCmd+0x38>)
    1a50:	687b      	ldr	r3, [r7, #4]
    1a52:	4313      	orrs	r3, r2
    1a54:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
    1a56:	e006      	b.n	1a66 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
    1a58:	4b05      	ldr	r3, [pc, #20]	; (1a70 <RCC_APB1PeriphClockCmd+0x38>)
    1a5a:	69da      	ldr	r2, [r3, #28]
    1a5c:	687b      	ldr	r3, [r7, #4]
    1a5e:	43db      	mvns	r3, r3
    1a60:	4903      	ldr	r1, [pc, #12]	; (1a70 <RCC_APB1PeriphClockCmd+0x38>)
    1a62:	4013      	ands	r3, r2
    1a64:	61cb      	str	r3, [r1, #28]
}
    1a66:	bf00      	nop
    1a68:	370c      	adds	r7, #12
    1a6a:	46bd      	mov	sp, r7
    1a6c:	bc80      	pop	{r7}
    1a6e:	4770      	bx	lr
    1a70:	40021000 	.word	0x40021000

00001a74 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
    1a74:	b480      	push	{r7}
    1a76:	b083      	sub	sp, #12
    1a78:	af00      	add	r7, sp, #0
    1a7a:	6078      	str	r0, [r7, #4]
    1a7c:	460b      	mov	r3, r1
    1a7e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    1a80:	78fb      	ldrb	r3, [r7, #3]
    1a82:	2b00      	cmp	r3, #0
    1a84:	d006      	beq.n	1a94 <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
    1a86:	4b09      	ldr	r3, [pc, #36]	; (1aac <RCC_APB2PeriphResetCmd+0x38>)
    1a88:	68da      	ldr	r2, [r3, #12]
    1a8a:	4908      	ldr	r1, [pc, #32]	; (1aac <RCC_APB2PeriphResetCmd+0x38>)
    1a8c:	687b      	ldr	r3, [r7, #4]
    1a8e:	4313      	orrs	r3, r2
    1a90:	60cb      	str	r3, [r1, #12]
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
  }
}
    1a92:	e006      	b.n	1aa2 <RCC_APB2PeriphResetCmd+0x2e>
    RCC->APB2RSTR &= ~RCC_APB2Periph;
    1a94:	4b05      	ldr	r3, [pc, #20]	; (1aac <RCC_APB2PeriphResetCmd+0x38>)
    1a96:	68da      	ldr	r2, [r3, #12]
    1a98:	687b      	ldr	r3, [r7, #4]
    1a9a:	43db      	mvns	r3, r3
    1a9c:	4903      	ldr	r1, [pc, #12]	; (1aac <RCC_APB2PeriphResetCmd+0x38>)
    1a9e:	4013      	ands	r3, r2
    1aa0:	60cb      	str	r3, [r1, #12]
}
    1aa2:	bf00      	nop
    1aa4:	370c      	adds	r7, #12
    1aa6:	46bd      	mov	sp, r7
    1aa8:	bc80      	pop	{r7}
    1aaa:	4770      	bx	lr
    1aac:	40021000 	.word	0x40021000

00001ab0 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
    1ab0:	b480      	push	{r7}
    1ab2:	b083      	sub	sp, #12
    1ab4:	af00      	add	r7, sp, #0
    1ab6:	6078      	str	r0, [r7, #4]
    1ab8:	460b      	mov	r3, r1
    1aba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    1abc:	78fb      	ldrb	r3, [r7, #3]
    1abe:	2b00      	cmp	r3, #0
    1ac0:	d006      	beq.n	1ad0 <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
    1ac2:	4b09      	ldr	r3, [pc, #36]	; (1ae8 <RCC_APB1PeriphResetCmd+0x38>)
    1ac4:	691a      	ldr	r2, [r3, #16]
    1ac6:	4908      	ldr	r1, [pc, #32]	; (1ae8 <RCC_APB1PeriphResetCmd+0x38>)
    1ac8:	687b      	ldr	r3, [r7, #4]
    1aca:	4313      	orrs	r3, r2
    1acc:	610b      	str	r3, [r1, #16]
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
  }
}
    1ace:	e006      	b.n	1ade <RCC_APB1PeriphResetCmd+0x2e>
    RCC->APB1RSTR &= ~RCC_APB1Periph;
    1ad0:	4b05      	ldr	r3, [pc, #20]	; (1ae8 <RCC_APB1PeriphResetCmd+0x38>)
    1ad2:	691a      	ldr	r2, [r3, #16]
    1ad4:	687b      	ldr	r3, [r7, #4]
    1ad6:	43db      	mvns	r3, r3
    1ad8:	4903      	ldr	r1, [pc, #12]	; (1ae8 <RCC_APB1PeriphResetCmd+0x38>)
    1ada:	4013      	ands	r3, r2
    1adc:	610b      	str	r3, [r1, #16]
}
    1ade:	bf00      	nop
    1ae0:	370c      	adds	r7, #12
    1ae2:	46bd      	mov	sp, r7
    1ae4:	bc80      	pop	{r7}
    1ae6:	4770      	bx	lr
    1ae8:	40021000 	.word	0x40021000

00001aec <RCC_BackupResetCmd>:
  * @param  NewState: new state of the Backup domain reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
    1aec:	b480      	push	{r7}
    1aee:	b083      	sub	sp, #12
    1af0:	af00      	add	r7, sp, #0
    1af2:	4603      	mov	r3, r0
    1af4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
    1af6:	4a04      	ldr	r2, [pc, #16]	; (1b08 <RCC_BackupResetCmd+0x1c>)
    1af8:	79fb      	ldrb	r3, [r7, #7]
    1afa:	6013      	str	r3, [r2, #0]
}
    1afc:	bf00      	nop
    1afe:	370c      	adds	r7, #12
    1b00:	46bd      	mov	sp, r7
    1b02:	bc80      	pop	{r7}
    1b04:	4770      	bx	lr
    1b06:	bf00      	nop
    1b08:	42420440 	.word	0x42420440

00001b0c <RCC_ClockSecuritySystemCmd>:
  * @param  NewState: new state of the Clock Security System..
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
    1b0c:	b480      	push	{r7}
    1b0e:	b083      	sub	sp, #12
    1b10:	af00      	add	r7, sp, #0
    1b12:	4603      	mov	r3, r0
    1b14:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
    1b16:	4a04      	ldr	r2, [pc, #16]	; (1b28 <RCC_ClockSecuritySystemCmd+0x1c>)
    1b18:	79fb      	ldrb	r3, [r7, #7]
    1b1a:	6013      	str	r3, [r2, #0]
}
    1b1c:	bf00      	nop
    1b1e:	370c      	adds	r7, #12
    1b20:	46bd      	mov	sp, r7
    1b22:	bc80      	pop	{r7}
    1b24:	4770      	bx	lr
    1b26:	bf00      	nop
    1b28:	4242004c 	.word	0x4242004c

00001b2c <RCC_MCOConfig>:
  *     @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
  *   
  * @retval None
  */
void RCC_MCOConfig(uint8_t RCC_MCO)
{
    1b2c:	b480      	push	{r7}
    1b2e:	b083      	sub	sp, #12
    1b30:	af00      	add	r7, sp, #0
    1b32:	4603      	mov	r3, r0
    1b34:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));

  /* Perform Byte access to MCO bits to select the MCO source */
  *(__IO uint8_t *) CFGR_BYTE4_ADDRESS = RCC_MCO;
    1b36:	4a04      	ldr	r2, [pc, #16]	; (1b48 <RCC_MCOConfig+0x1c>)
    1b38:	79fb      	ldrb	r3, [r7, #7]
    1b3a:	7013      	strb	r3, [r2, #0]
}
    1b3c:	bf00      	nop
    1b3e:	370c      	adds	r7, #12
    1b40:	46bd      	mov	sp, r7
    1b42:	bc80      	pop	{r7}
    1b44:	4770      	bx	lr
    1b46:	bf00      	nop
    1b48:	40021007 	.word	0x40021007

00001b4c <RCC_GetFlagStatus>:
  *     @arg RCC_FLAG_LPWRRST: Low Power reset
  *   
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
    1b4c:	b480      	push	{r7}
    1b4e:	b087      	sub	sp, #28
    1b50:	af00      	add	r7, sp, #0
    1b52:	4603      	mov	r3, r0
    1b54:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
    1b56:	2300      	movs	r3, #0
    1b58:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
    1b5a:	2300      	movs	r3, #0
    1b5c:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
    1b5e:	2300      	movs	r3, #0
    1b60:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
    1b62:	79fb      	ldrb	r3, [r7, #7]
    1b64:	095b      	lsrs	r3, r3, #5
    1b66:	b2db      	uxtb	r3, r3
    1b68:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
    1b6a:	68fb      	ldr	r3, [r7, #12]
    1b6c:	2b01      	cmp	r3, #1
    1b6e:	d103      	bne.n	1b78 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
    1b70:	4b12      	ldr	r3, [pc, #72]	; (1bbc <RCC_GetFlagStatus+0x70>)
    1b72:	681b      	ldr	r3, [r3, #0]
    1b74:	617b      	str	r3, [r7, #20]
    1b76:	e009      	b.n	1b8c <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
    1b78:	68fb      	ldr	r3, [r7, #12]
    1b7a:	2b02      	cmp	r3, #2
    1b7c:	d103      	bne.n	1b86 <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
    1b7e:	4b0f      	ldr	r3, [pc, #60]	; (1bbc <RCC_GetFlagStatus+0x70>)
    1b80:	6a1b      	ldr	r3, [r3, #32]
    1b82:	617b      	str	r3, [r7, #20]
    1b84:	e002      	b.n	1b8c <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
    1b86:	4b0d      	ldr	r3, [pc, #52]	; (1bbc <RCC_GetFlagStatus+0x70>)
    1b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1b8a:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
    1b8c:	79fb      	ldrb	r3, [r7, #7]
    1b8e:	f003 031f 	and.w	r3, r3, #31
    1b92:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
    1b94:	697a      	ldr	r2, [r7, #20]
    1b96:	68fb      	ldr	r3, [r7, #12]
    1b98:	fa22 f303 	lsr.w	r3, r2, r3
    1b9c:	f003 0301 	and.w	r3, r3, #1
    1ba0:	2b00      	cmp	r3, #0
    1ba2:	d002      	beq.n	1baa <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
    1ba4:	2301      	movs	r3, #1
    1ba6:	74fb      	strb	r3, [r7, #19]
    1ba8:	e001      	b.n	1bae <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
    1baa:	2300      	movs	r3, #0
    1bac:	74fb      	strb	r3, [r7, #19]
  }

  /* Return the flag status */
  return bitstatus;
    1bae:	7cfb      	ldrb	r3, [r7, #19]
}
    1bb0:	4618      	mov	r0, r3
    1bb2:	371c      	adds	r7, #28
    1bb4:	46bd      	mov	sp, r7
    1bb6:	bc80      	pop	{r7}
    1bb8:	4770      	bx	lr
    1bba:	bf00      	nop
    1bbc:	40021000 	.word	0x40021000

00001bc0 <RCC_ClearFlag>:
  *   RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
  * @param  None
  * @retval None
  */
void RCC_ClearFlag(void)
{
    1bc0:	b480      	push	{r7}
    1bc2:	af00      	add	r7, sp, #0
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
    1bc4:	4b04      	ldr	r3, [pc, #16]	; (1bd8 <RCC_ClearFlag+0x18>)
    1bc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1bc8:	4a03      	ldr	r2, [pc, #12]	; (1bd8 <RCC_ClearFlag+0x18>)
    1bca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
    1bce:	6253      	str	r3, [r2, #36]	; 0x24
}
    1bd0:	bf00      	nop
    1bd2:	46bd      	mov	sp, r7
    1bd4:	bc80      	pop	{r7}
    1bd6:	4770      	bx	lr
    1bd8:	40021000 	.word	0x40021000

00001bdc <RCC_GetITStatus>:
  *     @arg RCC_IT_CSS: Clock Security System interrupt
  *   
  * @retval The new state of RCC_IT (SET or RESET).
  */
ITStatus RCC_GetITStatus(uint8_t RCC_IT)
{
    1bdc:	b480      	push	{r7}
    1bde:	b085      	sub	sp, #20
    1be0:	af00      	add	r7, sp, #0
    1be2:	4603      	mov	r3, r0
    1be4:	71fb      	strb	r3, [r7, #7]
  ITStatus bitstatus = RESET;
    1be6:	2300      	movs	r3, #0
    1be8:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
    1bea:	4b08      	ldr	r3, [pc, #32]	; (1c0c <RCC_GetITStatus+0x30>)
    1bec:	689a      	ldr	r2, [r3, #8]
    1bee:	79fb      	ldrb	r3, [r7, #7]
    1bf0:	4013      	ands	r3, r2
    1bf2:	2b00      	cmp	r3, #0
    1bf4:	d002      	beq.n	1bfc <RCC_GetITStatus+0x20>
  {
    bitstatus = SET;
    1bf6:	2301      	movs	r3, #1
    1bf8:	73fb      	strb	r3, [r7, #15]
    1bfa:	e001      	b.n	1c00 <RCC_GetITStatus+0x24>
  }
  else
  {
    bitstatus = RESET;
    1bfc:	2300      	movs	r3, #0
    1bfe:	73fb      	strb	r3, [r7, #15]
  }

  /* Return the RCC_IT status */
  return  bitstatus;
    1c00:	7bfb      	ldrb	r3, [r7, #15]
}
    1c02:	4618      	mov	r0, r3
    1c04:	3714      	adds	r7, #20
    1c06:	46bd      	mov	sp, r7
    1c08:	bc80      	pop	{r7}
    1c0a:	4770      	bx	lr
    1c0c:	40021000 	.word	0x40021000

00001c10 <RCC_ClearITPendingBit>:
  *   
  *     @arg RCC_IT_CSS: Clock Security System interrupt
  * @retval None
  */
void RCC_ClearITPendingBit(uint8_t RCC_IT)
{
    1c10:	b480      	push	{r7}
    1c12:	b083      	sub	sp, #12
    1c14:	af00      	add	r7, sp, #0
    1c16:	4603      	mov	r3, r0
    1c18:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
    1c1a:	4a04      	ldr	r2, [pc, #16]	; (1c2c <RCC_ClearITPendingBit+0x1c>)
    1c1c:	79fb      	ldrb	r3, [r7, #7]
    1c1e:	7013      	strb	r3, [r2, #0]
}
    1c20:	bf00      	nop
    1c22:	370c      	adds	r7, #12
    1c24:	46bd      	mov	sp, r7
    1c26:	bc80      	pop	{r7}
    1c28:	4770      	bx	lr
    1c2a:	bf00      	nop
    1c2c:	4002100a 	.word	0x4002100a

00001c30 <GPIO_DeInit>:
  * @brief  Deinitializes the GPIOx peripheral registers to their default reset values.
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
    1c30:	b580      	push	{r7, lr}
    1c32:	b082      	sub	sp, #8
    1c34:	af00      	add	r7, sp, #0
    1c36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  if (GPIOx == GPIOA)
    1c38:	687b      	ldr	r3, [r7, #4]
    1c3a:	4a2f      	ldr	r2, [pc, #188]	; (1cf8 <GPIO_DeInit+0xc8>)
    1c3c:	4293      	cmp	r3, r2
    1c3e:	d108      	bne.n	1c52 <GPIO_DeInit+0x22>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
    1c40:	2101      	movs	r1, #1
    1c42:	2004      	movs	r0, #4
    1c44:	f7ff ff16 	bl	1a74 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
    1c48:	2100      	movs	r1, #0
    1c4a:	2004      	movs	r0, #4
    1c4c:	f7ff ff12 	bl	1a74 <RCC_APB2PeriphResetCmd>
    {
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
    }
  }
}
    1c50:	e04e      	b.n	1cf0 <GPIO_DeInit+0xc0>
  else if (GPIOx == GPIOB)
    1c52:	687b      	ldr	r3, [r7, #4]
    1c54:	4a29      	ldr	r2, [pc, #164]	; (1cfc <GPIO_DeInit+0xcc>)
    1c56:	4293      	cmp	r3, r2
    1c58:	d108      	bne.n	1c6c <GPIO_DeInit+0x3c>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
    1c5a:	2101      	movs	r1, #1
    1c5c:	2008      	movs	r0, #8
    1c5e:	f7ff ff09 	bl	1a74 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
    1c62:	2100      	movs	r1, #0
    1c64:	2008      	movs	r0, #8
    1c66:	f7ff ff05 	bl	1a74 <RCC_APB2PeriphResetCmd>
}
    1c6a:	e041      	b.n	1cf0 <GPIO_DeInit+0xc0>
  else if (GPIOx == GPIOC)
    1c6c:	687b      	ldr	r3, [r7, #4]
    1c6e:	4a24      	ldr	r2, [pc, #144]	; (1d00 <GPIO_DeInit+0xd0>)
    1c70:	4293      	cmp	r3, r2
    1c72:	d108      	bne.n	1c86 <GPIO_DeInit+0x56>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
    1c74:	2101      	movs	r1, #1
    1c76:	2010      	movs	r0, #16
    1c78:	f7ff fefc 	bl	1a74 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
    1c7c:	2100      	movs	r1, #0
    1c7e:	2010      	movs	r0, #16
    1c80:	f7ff fef8 	bl	1a74 <RCC_APB2PeriphResetCmd>
}
    1c84:	e034      	b.n	1cf0 <GPIO_DeInit+0xc0>
  else if (GPIOx == GPIOD)
    1c86:	687b      	ldr	r3, [r7, #4]
    1c88:	4a1e      	ldr	r2, [pc, #120]	; (1d04 <GPIO_DeInit+0xd4>)
    1c8a:	4293      	cmp	r3, r2
    1c8c:	d108      	bne.n	1ca0 <GPIO_DeInit+0x70>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
    1c8e:	2101      	movs	r1, #1
    1c90:	2020      	movs	r0, #32
    1c92:	f7ff feef 	bl	1a74 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
    1c96:	2100      	movs	r1, #0
    1c98:	2020      	movs	r0, #32
    1c9a:	f7ff feeb 	bl	1a74 <RCC_APB2PeriphResetCmd>
}
    1c9e:	e027      	b.n	1cf0 <GPIO_DeInit+0xc0>
  else if (GPIOx == GPIOE)
    1ca0:	687b      	ldr	r3, [r7, #4]
    1ca2:	4a19      	ldr	r2, [pc, #100]	; (1d08 <GPIO_DeInit+0xd8>)
    1ca4:	4293      	cmp	r3, r2
    1ca6:	d108      	bne.n	1cba <GPIO_DeInit+0x8a>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
    1ca8:	2101      	movs	r1, #1
    1caa:	2040      	movs	r0, #64	; 0x40
    1cac:	f7ff fee2 	bl	1a74 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
    1cb0:	2100      	movs	r1, #0
    1cb2:	2040      	movs	r0, #64	; 0x40
    1cb4:	f7ff fede 	bl	1a74 <RCC_APB2PeriphResetCmd>
}
    1cb8:	e01a      	b.n	1cf0 <GPIO_DeInit+0xc0>
  else if (GPIOx == GPIOF)
    1cba:	687b      	ldr	r3, [r7, #4]
    1cbc:	4a13      	ldr	r2, [pc, #76]	; (1d0c <GPIO_DeInit+0xdc>)
    1cbe:	4293      	cmp	r3, r2
    1cc0:	d108      	bne.n	1cd4 <GPIO_DeInit+0xa4>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
    1cc2:	2101      	movs	r1, #1
    1cc4:	2080      	movs	r0, #128	; 0x80
    1cc6:	f7ff fed5 	bl	1a74 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
    1cca:	2100      	movs	r1, #0
    1ccc:	2080      	movs	r0, #128	; 0x80
    1cce:	f7ff fed1 	bl	1a74 <RCC_APB2PeriphResetCmd>
}
    1cd2:	e00d      	b.n	1cf0 <GPIO_DeInit+0xc0>
    if (GPIOx == GPIOG)
    1cd4:	687b      	ldr	r3, [r7, #4]
    1cd6:	4a0e      	ldr	r2, [pc, #56]	; (1d10 <GPIO_DeInit+0xe0>)
    1cd8:	4293      	cmp	r3, r2
    1cda:	d109      	bne.n	1cf0 <GPIO_DeInit+0xc0>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
    1cdc:	2101      	movs	r1, #1
    1cde:	f44f 7080 	mov.w	r0, #256	; 0x100
    1ce2:	f7ff fec7 	bl	1a74 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
    1ce6:	2100      	movs	r1, #0
    1ce8:	f44f 7080 	mov.w	r0, #256	; 0x100
    1cec:	f7ff fec2 	bl	1a74 <RCC_APB2PeriphResetCmd>
}
    1cf0:	bf00      	nop
    1cf2:	3708      	adds	r7, #8
    1cf4:	46bd      	mov	sp, r7
    1cf6:	bd80      	pop	{r7, pc}
    1cf8:	40010800 	.word	0x40010800
    1cfc:	40010c00 	.word	0x40010c00
    1d00:	40011000 	.word	0x40011000
    1d04:	40011400 	.word	0x40011400
    1d08:	40011800 	.word	0x40011800
    1d0c:	40011c00 	.word	0x40011c00
    1d10:	40012000 	.word	0x40012000

00001d14 <GPIO_AFIODeInit>:
  *   and EXTI configuration) registers to their default reset values.
  * @param  None
  * @retval None
  */
void GPIO_AFIODeInit(void)
{
    1d14:	b580      	push	{r7, lr}
    1d16:	af00      	add	r7, sp, #0
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
    1d18:	2101      	movs	r1, #1
    1d1a:	2001      	movs	r0, #1
    1d1c:	f7ff feaa 	bl	1a74 <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
    1d20:	2100      	movs	r1, #0
    1d22:	2001      	movs	r0, #1
    1d24:	f7ff fea6 	bl	1a74 <RCC_APB2PeriphResetCmd>
}
    1d28:	bf00      	nop
    1d2a:	bd80      	pop	{r7, pc}

00001d2c <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
    1d2c:	b480      	push	{r7}
    1d2e:	b089      	sub	sp, #36	; 0x24
    1d30:	af00      	add	r7, sp, #0
    1d32:	6078      	str	r0, [r7, #4]
    1d34:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
    1d36:	2300      	movs	r3, #0
    1d38:	61fb      	str	r3, [r7, #28]
    1d3a:	2300      	movs	r3, #0
    1d3c:	613b      	str	r3, [r7, #16]
    1d3e:	2300      	movs	r3, #0
    1d40:	61bb      	str	r3, [r7, #24]
    1d42:	2300      	movs	r3, #0
    1d44:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
    1d46:	2300      	movs	r3, #0
    1d48:	617b      	str	r3, [r7, #20]
    1d4a:	2300      	movs	r3, #0
    1d4c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
    1d4e:	683b      	ldr	r3, [r7, #0]
    1d50:	78db      	ldrb	r3, [r3, #3]
    1d52:	f003 030f 	and.w	r3, r3, #15
    1d56:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
    1d58:	683b      	ldr	r3, [r7, #0]
    1d5a:	78db      	ldrb	r3, [r3, #3]
    1d5c:	f003 0310 	and.w	r3, r3, #16
    1d60:	2b00      	cmp	r3, #0
    1d62:	d005      	beq.n	1d70 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
    1d64:	683b      	ldr	r3, [r7, #0]
    1d66:	789b      	ldrb	r3, [r3, #2]
    1d68:	461a      	mov	r2, r3
    1d6a:	69fb      	ldr	r3, [r7, #28]
    1d6c:	4313      	orrs	r3, r2
    1d6e:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
    1d70:	683b      	ldr	r3, [r7, #0]
    1d72:	881b      	ldrh	r3, [r3, #0]
    1d74:	b2db      	uxtb	r3, r3
    1d76:	2b00      	cmp	r3, #0
    1d78:	d044      	beq.n	1e04 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
    1d7a:	687b      	ldr	r3, [r7, #4]
    1d7c:	681b      	ldr	r3, [r3, #0]
    1d7e:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    1d80:	2300      	movs	r3, #0
    1d82:	61bb      	str	r3, [r7, #24]
    1d84:	e038      	b.n	1df8 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
    1d86:	2201      	movs	r2, #1
    1d88:	69bb      	ldr	r3, [r7, #24]
    1d8a:	fa02 f303 	lsl.w	r3, r2, r3
    1d8e:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
    1d90:	683b      	ldr	r3, [r7, #0]
    1d92:	881b      	ldrh	r3, [r3, #0]
    1d94:	461a      	mov	r2, r3
    1d96:	68fb      	ldr	r3, [r7, #12]
    1d98:	4013      	ands	r3, r2
    1d9a:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
    1d9c:	693a      	ldr	r2, [r7, #16]
    1d9e:	68fb      	ldr	r3, [r7, #12]
    1da0:	429a      	cmp	r2, r3
    1da2:	d126      	bne.n	1df2 <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
    1da4:	69bb      	ldr	r3, [r7, #24]
    1da6:	009b      	lsls	r3, r3, #2
    1da8:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
    1daa:	220f      	movs	r2, #15
    1dac:	68fb      	ldr	r3, [r7, #12]
    1dae:	fa02 f303 	lsl.w	r3, r2, r3
    1db2:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
    1db4:	68bb      	ldr	r3, [r7, #8]
    1db6:	43db      	mvns	r3, r3
    1db8:	697a      	ldr	r2, [r7, #20]
    1dba:	4013      	ands	r3, r2
    1dbc:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
    1dbe:	69fa      	ldr	r2, [r7, #28]
    1dc0:	68fb      	ldr	r3, [r7, #12]
    1dc2:	fa02 f303 	lsl.w	r3, r2, r3
    1dc6:	697a      	ldr	r2, [r7, #20]
    1dc8:	4313      	orrs	r3, r2
    1dca:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
    1dcc:	683b      	ldr	r3, [r7, #0]
    1dce:	78db      	ldrb	r3, [r3, #3]
    1dd0:	2b28      	cmp	r3, #40	; 0x28
    1dd2:	d105      	bne.n	1de0 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
    1dd4:	2201      	movs	r2, #1
    1dd6:	69bb      	ldr	r3, [r7, #24]
    1dd8:	409a      	lsls	r2, r3
    1dda:	687b      	ldr	r3, [r7, #4]
    1ddc:	615a      	str	r2, [r3, #20]
    1dde:	e008      	b.n	1df2 <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
    1de0:	683b      	ldr	r3, [r7, #0]
    1de2:	78db      	ldrb	r3, [r3, #3]
    1de4:	2b48      	cmp	r3, #72	; 0x48
    1de6:	d104      	bne.n	1df2 <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
    1de8:	2201      	movs	r2, #1
    1dea:	69bb      	ldr	r3, [r7, #24]
    1dec:	409a      	lsls	r2, r3
    1dee:	687b      	ldr	r3, [r7, #4]
    1df0:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    1df2:	69bb      	ldr	r3, [r7, #24]
    1df4:	3301      	adds	r3, #1
    1df6:	61bb      	str	r3, [r7, #24]
    1df8:	69bb      	ldr	r3, [r7, #24]
    1dfa:	2b07      	cmp	r3, #7
    1dfc:	d9c3      	bls.n	1d86 <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
    1dfe:	687b      	ldr	r3, [r7, #4]
    1e00:	697a      	ldr	r2, [r7, #20]
    1e02:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
    1e04:	683b      	ldr	r3, [r7, #0]
    1e06:	881b      	ldrh	r3, [r3, #0]
    1e08:	2bff      	cmp	r3, #255	; 0xff
    1e0a:	d946      	bls.n	1e9a <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
    1e0c:	687b      	ldr	r3, [r7, #4]
    1e0e:	685b      	ldr	r3, [r3, #4]
    1e10:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    1e12:	2300      	movs	r3, #0
    1e14:	61bb      	str	r3, [r7, #24]
    1e16:	e03a      	b.n	1e8e <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
    1e18:	69bb      	ldr	r3, [r7, #24]
    1e1a:	3308      	adds	r3, #8
    1e1c:	2201      	movs	r2, #1
    1e1e:	fa02 f303 	lsl.w	r3, r2, r3
    1e22:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
    1e24:	683b      	ldr	r3, [r7, #0]
    1e26:	881b      	ldrh	r3, [r3, #0]
    1e28:	461a      	mov	r2, r3
    1e2a:	68fb      	ldr	r3, [r7, #12]
    1e2c:	4013      	ands	r3, r2
    1e2e:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
    1e30:	693a      	ldr	r2, [r7, #16]
    1e32:	68fb      	ldr	r3, [r7, #12]
    1e34:	429a      	cmp	r2, r3
    1e36:	d127      	bne.n	1e88 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
    1e38:	69bb      	ldr	r3, [r7, #24]
    1e3a:	009b      	lsls	r3, r3, #2
    1e3c:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
    1e3e:	220f      	movs	r2, #15
    1e40:	68fb      	ldr	r3, [r7, #12]
    1e42:	fa02 f303 	lsl.w	r3, r2, r3
    1e46:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
    1e48:	68bb      	ldr	r3, [r7, #8]
    1e4a:	43db      	mvns	r3, r3
    1e4c:	697a      	ldr	r2, [r7, #20]
    1e4e:	4013      	ands	r3, r2
    1e50:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
    1e52:	69fa      	ldr	r2, [r7, #28]
    1e54:	68fb      	ldr	r3, [r7, #12]
    1e56:	fa02 f303 	lsl.w	r3, r2, r3
    1e5a:	697a      	ldr	r2, [r7, #20]
    1e5c:	4313      	orrs	r3, r2
    1e5e:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
    1e60:	683b      	ldr	r3, [r7, #0]
    1e62:	78db      	ldrb	r3, [r3, #3]
    1e64:	2b28      	cmp	r3, #40	; 0x28
    1e66:	d105      	bne.n	1e74 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
    1e68:	69bb      	ldr	r3, [r7, #24]
    1e6a:	3308      	adds	r3, #8
    1e6c:	2201      	movs	r2, #1
    1e6e:	409a      	lsls	r2, r3
    1e70:	687b      	ldr	r3, [r7, #4]
    1e72:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
    1e74:	683b      	ldr	r3, [r7, #0]
    1e76:	78db      	ldrb	r3, [r3, #3]
    1e78:	2b48      	cmp	r3, #72	; 0x48
    1e7a:	d105      	bne.n	1e88 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
    1e7c:	69bb      	ldr	r3, [r7, #24]
    1e7e:	3308      	adds	r3, #8
    1e80:	2201      	movs	r2, #1
    1e82:	409a      	lsls	r2, r3
    1e84:	687b      	ldr	r3, [r7, #4]
    1e86:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    1e88:	69bb      	ldr	r3, [r7, #24]
    1e8a:	3301      	adds	r3, #1
    1e8c:	61bb      	str	r3, [r7, #24]
    1e8e:	69bb      	ldr	r3, [r7, #24]
    1e90:	2b07      	cmp	r3, #7
    1e92:	d9c1      	bls.n	1e18 <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
    1e94:	687b      	ldr	r3, [r7, #4]
    1e96:	697a      	ldr	r2, [r7, #20]
    1e98:	605a      	str	r2, [r3, #4]
  }
}
    1e9a:	bf00      	nop
    1e9c:	3724      	adds	r7, #36	; 0x24
    1e9e:	46bd      	mov	sp, r7
    1ea0:	bc80      	pop	{r7}
    1ea2:	4770      	bx	lr

00001ea4 <GPIO_StructInit>:
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
    1ea4:	b480      	push	{r7}
    1ea6:	b083      	sub	sp, #12
    1ea8:	af00      	add	r7, sp, #0
    1eaa:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
    1eac:	687b      	ldr	r3, [r7, #4]
    1eae:	f64f 72ff 	movw	r2, #65535	; 0xffff
    1eb2:	801a      	strh	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
    1eb4:	687b      	ldr	r3, [r7, #4]
    1eb6:	2202      	movs	r2, #2
    1eb8:	709a      	strb	r2, [r3, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
    1eba:	687b      	ldr	r3, [r7, #4]
    1ebc:	2204      	movs	r2, #4
    1ebe:	70da      	strb	r2, [r3, #3]
}
    1ec0:	bf00      	nop
    1ec2:	370c      	adds	r7, #12
    1ec4:	46bd      	mov	sp, r7
    1ec6:	bc80      	pop	{r7}
    1ec8:	4770      	bx	lr

00001eca <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin:  specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
    1eca:	b480      	push	{r7}
    1ecc:	b085      	sub	sp, #20
    1ece:	af00      	add	r7, sp, #0
    1ed0:	6078      	str	r0, [r7, #4]
    1ed2:	460b      	mov	r3, r1
    1ed4:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
    1ed6:	2300      	movs	r3, #0
    1ed8:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
    1eda:	687b      	ldr	r3, [r7, #4]
    1edc:	689a      	ldr	r2, [r3, #8]
    1ede:	887b      	ldrh	r3, [r7, #2]
    1ee0:	4013      	ands	r3, r2
    1ee2:	2b00      	cmp	r3, #0
    1ee4:	d002      	beq.n	1eec <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
    1ee6:	2301      	movs	r3, #1
    1ee8:	73fb      	strb	r3, [r7, #15]
    1eea:	e001      	b.n	1ef0 <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
    1eec:	2300      	movs	r3, #0
    1eee:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    1ef0:	7bfb      	ldrb	r3, [r7, #15]
}
    1ef2:	4618      	mov	r0, r3
    1ef4:	3714      	adds	r7, #20
    1ef6:	46bd      	mov	sp, r7
    1ef8:	bc80      	pop	{r7}
    1efa:	4770      	bx	lr

00001efc <GPIO_ReadInputData>:
  * @brief  Reads the specified GPIO input data port.
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @retval GPIO input data port value.
  */
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
    1efc:	b480      	push	{r7}
    1efe:	b083      	sub	sp, #12
    1f00:	af00      	add	r7, sp, #0
    1f02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((uint16_t)GPIOx->IDR);
    1f04:	687b      	ldr	r3, [r7, #4]
    1f06:	689b      	ldr	r3, [r3, #8]
    1f08:	b29b      	uxth	r3, r3
}
    1f0a:	4618      	mov	r0, r3
    1f0c:	370c      	adds	r7, #12
    1f0e:	46bd      	mov	sp, r7
    1f10:	bc80      	pop	{r7}
    1f12:	4770      	bx	lr

00001f14 <GPIO_ReadOutputDataBit>:
  * @param  GPIO_Pin:  specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The output port pin value.
  */
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
    1f14:	b480      	push	{r7}
    1f16:	b085      	sub	sp, #20
    1f18:	af00      	add	r7, sp, #0
    1f1a:	6078      	str	r0, [r7, #4]
    1f1c:	460b      	mov	r3, r1
    1f1e:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
    1f20:	2300      	movs	r3, #0
    1f22:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
    1f24:	687b      	ldr	r3, [r7, #4]
    1f26:	68da      	ldr	r2, [r3, #12]
    1f28:	887b      	ldrh	r3, [r7, #2]
    1f2a:	4013      	ands	r3, r2
    1f2c:	2b00      	cmp	r3, #0
    1f2e:	d002      	beq.n	1f36 <GPIO_ReadOutputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
    1f30:	2301      	movs	r3, #1
    1f32:	73fb      	strb	r3, [r7, #15]
    1f34:	e001      	b.n	1f3a <GPIO_ReadOutputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
    1f36:	2300      	movs	r3, #0
    1f38:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    1f3a:	7bfb      	ldrb	r3, [r7, #15]
}
    1f3c:	4618      	mov	r0, r3
    1f3e:	3714      	adds	r7, #20
    1f40:	46bd      	mov	sp, r7
    1f42:	bc80      	pop	{r7}
    1f44:	4770      	bx	lr

00001f46 <GPIO_ReadOutputData>:
  * @brief  Reads the specified GPIO output data port.
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @retval GPIO output data port value.
  */
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
    1f46:	b480      	push	{r7}
    1f48:	b083      	sub	sp, #12
    1f4a:	af00      	add	r7, sp, #0
    1f4c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
    
  return ((uint16_t)GPIOx->ODR);
    1f4e:	687b      	ldr	r3, [r7, #4]
    1f50:	68db      	ldr	r3, [r3, #12]
    1f52:	b29b      	uxth	r3, r3
}
    1f54:	4618      	mov	r0, r3
    1f56:	370c      	adds	r7, #12
    1f58:	46bd      	mov	sp, r7
    1f5a:	bc80      	pop	{r7}
    1f5c:	4770      	bx	lr

00001f5e <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
    1f5e:	b480      	push	{r7}
    1f60:	b083      	sub	sp, #12
    1f62:	af00      	add	r7, sp, #0
    1f64:	6078      	str	r0, [r7, #4]
    1f66:	460b      	mov	r3, r1
    1f68:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
    1f6a:	887a      	ldrh	r2, [r7, #2]
    1f6c:	687b      	ldr	r3, [r7, #4]
    1f6e:	611a      	str	r2, [r3, #16]
}
    1f70:	bf00      	nop
    1f72:	370c      	adds	r7, #12
    1f74:	46bd      	mov	sp, r7
    1f76:	bc80      	pop	{r7}
    1f78:	4770      	bx	lr

00001f7a <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
    1f7a:	b480      	push	{r7}
    1f7c:	b083      	sub	sp, #12
    1f7e:	af00      	add	r7, sp, #0
    1f80:	6078      	str	r0, [r7, #4]
    1f82:	460b      	mov	r3, r1
    1f84:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
    1f86:	887a      	ldrh	r2, [r7, #2]
    1f88:	687b      	ldr	r3, [r7, #4]
    1f8a:	615a      	str	r2, [r3, #20]
}
    1f8c:	bf00      	nop
    1f8e:	370c      	adds	r7, #12
    1f90:	46bd      	mov	sp, r7
    1f92:	bc80      	pop	{r7}
    1f94:	4770      	bx	lr

00001f96 <GPIO_WriteBit>:
  *     @arg Bit_RESET: to clear the port pin
  *     @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
    1f96:	b480      	push	{r7}
    1f98:	b083      	sub	sp, #12
    1f9a:	af00      	add	r7, sp, #0
    1f9c:	6078      	str	r0, [r7, #4]
    1f9e:	460b      	mov	r3, r1
    1fa0:	807b      	strh	r3, [r7, #2]
    1fa2:	4613      	mov	r3, r2
    1fa4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
    1fa6:	787b      	ldrb	r3, [r7, #1]
    1fa8:	2b00      	cmp	r3, #0
    1faa:	d003      	beq.n	1fb4 <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
    1fac:	887a      	ldrh	r2, [r7, #2]
    1fae:	687b      	ldr	r3, [r7, #4]
    1fb0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
  }
}
    1fb2:	e002      	b.n	1fba <GPIO_WriteBit+0x24>
    GPIOx->BRR = GPIO_Pin;
    1fb4:	887a      	ldrh	r2, [r7, #2]
    1fb6:	687b      	ldr	r3, [r7, #4]
    1fb8:	615a      	str	r2, [r3, #20]
}
    1fba:	bf00      	nop
    1fbc:	370c      	adds	r7, #12
    1fbe:	46bd      	mov	sp, r7
    1fc0:	bc80      	pop	{r7}
    1fc2:	4770      	bx	lr

00001fc4 <GPIO_Write>:
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @param  PortVal: specifies the value to be written to the port output data register.
  * @retval None
  */
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
    1fc4:	b480      	push	{r7}
    1fc6:	b083      	sub	sp, #12
    1fc8:	af00      	add	r7, sp, #0
    1fca:	6078      	str	r0, [r7, #4]
    1fcc:	460b      	mov	r3, r1
    1fce:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  GPIOx->ODR = PortVal;
    1fd0:	887a      	ldrh	r2, [r7, #2]
    1fd2:	687b      	ldr	r3, [r7, #4]
    1fd4:	60da      	str	r2, [r3, #12]
}
    1fd6:	bf00      	nop
    1fd8:	370c      	adds	r7, #12
    1fda:	46bd      	mov	sp, r7
    1fdc:	bc80      	pop	{r7}
    1fde:	4770      	bx	lr

00001fe0 <GPIO_PinLockConfig>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
    1fe0:	b480      	push	{r7}
    1fe2:	b085      	sub	sp, #20
    1fe4:	af00      	add	r7, sp, #0
    1fe6:	6078      	str	r0, [r7, #4]
    1fe8:	460b      	mov	r3, r1
    1fea:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0x00010000;
    1fec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    1ff0:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  tmp |= GPIO_Pin;
    1ff2:	887b      	ldrh	r3, [r7, #2]
    1ff4:	68fa      	ldr	r2, [r7, #12]
    1ff6:	4313      	orrs	r3, r2
    1ff8:	60fb      	str	r3, [r7, #12]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
    1ffa:	687b      	ldr	r3, [r7, #4]
    1ffc:	68fa      	ldr	r2, [r7, #12]
    1ffe:	619a      	str	r2, [r3, #24]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
    2000:	887a      	ldrh	r2, [r7, #2]
    2002:	687b      	ldr	r3, [r7, #4]
    2004:	619a      	str	r2, [r3, #24]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
    2006:	687b      	ldr	r3, [r7, #4]
    2008:	68fa      	ldr	r2, [r7, #12]
    200a:	619a      	str	r2, [r3, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
    200c:	687b      	ldr	r3, [r7, #4]
    200e:	699b      	ldr	r3, [r3, #24]
    2010:	60fb      	str	r3, [r7, #12]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
    2012:	687b      	ldr	r3, [r7, #4]
    2014:	699b      	ldr	r3, [r3, #24]
    2016:	60fb      	str	r3, [r7, #12]
}
    2018:	bf00      	nop
    201a:	3714      	adds	r7, #20
    201c:	46bd      	mov	sp, r7
    201e:	bc80      	pop	{r7}
    2020:	4770      	bx	lr

00002022 <GPIO_EventOutputConfig>:
  * @param  GPIO_PinSource: specifies the pin for the Event output.
  *   This parameter can be GPIO_PinSourcex where x can be (0..15).
  * @retval None
  */
void GPIO_EventOutputConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
{
    2022:	b480      	push	{r7}
    2024:	b085      	sub	sp, #20
    2026:	af00      	add	r7, sp, #0
    2028:	4603      	mov	r3, r0
    202a:	460a      	mov	r2, r1
    202c:	71fb      	strb	r3, [r7, #7]
    202e:	4613      	mov	r3, r2
    2030:	71bb      	strb	r3, [r7, #6]
  uint32_t tmpreg = 0x00;
    2032:	2300      	movs	r3, #0
    2034:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
    2036:	4b0c      	ldr	r3, [pc, #48]	; (2068 <GPIO_EventOutputConfig+0x46>)
    2038:	681b      	ldr	r3, [r3, #0]
    203a:	60fb      	str	r3, [r7, #12]
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
    203c:	68fa      	ldr	r2, [r7, #12]
    203e:	f64f 7380 	movw	r3, #65408	; 0xff80
    2042:	4013      	ands	r3, r2
    2044:	60fb      	str	r3, [r7, #12]
  tmpreg |= (uint32_t)GPIO_PortSource << 0x04;
    2046:	79fb      	ldrb	r3, [r7, #7]
    2048:	011b      	lsls	r3, r3, #4
    204a:	68fa      	ldr	r2, [r7, #12]
    204c:	4313      	orrs	r3, r2
    204e:	60fb      	str	r3, [r7, #12]
  tmpreg |= GPIO_PinSource;
    2050:	79bb      	ldrb	r3, [r7, #6]
    2052:	68fa      	ldr	r2, [r7, #12]
    2054:	4313      	orrs	r3, r2
    2056:	60fb      	str	r3, [r7, #12]
  AFIO->EVCR = tmpreg;
    2058:	4a03      	ldr	r2, [pc, #12]	; (2068 <GPIO_EventOutputConfig+0x46>)
    205a:	68fb      	ldr	r3, [r7, #12]
    205c:	6013      	str	r3, [r2, #0]
}
    205e:	bf00      	nop
    2060:	3714      	adds	r7, #20
    2062:	46bd      	mov	sp, r7
    2064:	bc80      	pop	{r7}
    2066:	4770      	bx	lr
    2068:	40010000 	.word	0x40010000

0000206c <GPIO_EventOutputCmd>:
  * @param  NewState: new state of the Event output.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void GPIO_EventOutputCmd(FunctionalState NewState)
{
    206c:	b480      	push	{r7}
    206e:	b083      	sub	sp, #12
    2070:	af00      	add	r7, sp, #0
    2072:	4603      	mov	r3, r0
    2074:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) EVCR_EVOE_BB = (uint32_t)NewState;
    2076:	4a04      	ldr	r2, [pc, #16]	; (2088 <GPIO_EventOutputCmd+0x1c>)
    2078:	79fb      	ldrb	r3, [r7, #7]
    207a:	6013      	str	r3, [r2, #0]
}
    207c:	bf00      	nop
    207e:	370c      	adds	r7, #12
    2080:	46bd      	mov	sp, r7
    2082:	bc80      	pop	{r7}
    2084:	4770      	bx	lr
    2086:	bf00      	nop
    2088:	4220001c 	.word	0x4220001c

0000208c <GPIO_PinRemapConfig>:
  * @param  NewState: new state of the port pin remapping.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void GPIO_PinRemapConfig(uint32_t GPIO_Remap, FunctionalState NewState)
{
    208c:	b480      	push	{r7}
    208e:	b087      	sub	sp, #28
    2090:	af00      	add	r7, sp, #0
    2092:	6078      	str	r0, [r7, #4]
    2094:	460b      	mov	r3, r1
    2096:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp = 0x00, tmp1 = 0x00, tmpreg = 0x00, tmpmask = 0x00;
    2098:	2300      	movs	r3, #0
    209a:	613b      	str	r3, [r7, #16]
    209c:	2300      	movs	r3, #0
    209e:	60fb      	str	r3, [r7, #12]
    20a0:	2300      	movs	r3, #0
    20a2:	617b      	str	r3, [r7, #20]
    20a4:	2300      	movs	r3, #0
    20a6:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if((GPIO_Remap & 0x80000000) == 0x80000000)
    20a8:	687b      	ldr	r3, [r7, #4]
    20aa:	2b00      	cmp	r3, #0
    20ac:	da03      	bge.n	20b6 <GPIO_PinRemapConfig+0x2a>
  {
    tmpreg = AFIO->MAPR2;
    20ae:	4b2e      	ldr	r3, [pc, #184]	; (2168 <GPIO_PinRemapConfig+0xdc>)
    20b0:	69db      	ldr	r3, [r3, #28]
    20b2:	617b      	str	r3, [r7, #20]
    20b4:	e002      	b.n	20bc <GPIO_PinRemapConfig+0x30>
  }
  else
  {
    tmpreg = AFIO->MAPR;
    20b6:	4b2c      	ldr	r3, [pc, #176]	; (2168 <GPIO_PinRemapConfig+0xdc>)
    20b8:	685b      	ldr	r3, [r3, #4]
    20ba:	617b      	str	r3, [r7, #20]
  }

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
    20bc:	687b      	ldr	r3, [r7, #4]
    20be:	0c1b      	lsrs	r3, r3, #16
    20c0:	f003 030f 	and.w	r3, r3, #15
    20c4:	60bb      	str	r3, [r7, #8]
  tmp = GPIO_Remap & LSB_MASK;
    20c6:	687b      	ldr	r3, [r7, #4]
    20c8:	b29b      	uxth	r3, r3
    20ca:	613b      	str	r3, [r7, #16]

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
    20cc:	687b      	ldr	r3, [r7, #4]
    20ce:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    20d2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
    20d6:	d10a      	bne.n	20ee <GPIO_PinRemapConfig+0x62>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    20d8:	697b      	ldr	r3, [r7, #20]
    20da:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    20de:	617b      	str	r3, [r7, #20]
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
    20e0:	4b21      	ldr	r3, [pc, #132]	; (2168 <GPIO_PinRemapConfig+0xdc>)
    20e2:	685b      	ldr	r3, [r3, #4]
    20e4:	4a20      	ldr	r2, [pc, #128]	; (2168 <GPIO_PinRemapConfig+0xdc>)
    20e6:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    20ea:	6053      	str	r3, [r2, #4]
    20ec:	e021      	b.n	2132 <GPIO_PinRemapConfig+0xa6>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
    20ee:	687b      	ldr	r3, [r7, #4]
    20f0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    20f4:	2b00      	cmp	r3, #0
    20f6:	d00e      	beq.n	2116 <GPIO_PinRemapConfig+0x8a>
  {
    tmp1 = ((uint32_t)0x03) << tmpmask;
    20f8:	2203      	movs	r2, #3
    20fa:	68bb      	ldr	r3, [r7, #8]
    20fc:	fa02 f303 	lsl.w	r3, r2, r3
    2100:	60fb      	str	r3, [r7, #12]
    tmpreg &= ~tmp1;
    2102:	68fb      	ldr	r3, [r7, #12]
    2104:	43db      	mvns	r3, r3
    2106:	697a      	ldr	r2, [r7, #20]
    2108:	4013      	ands	r3, r2
    210a:	617b      	str	r3, [r7, #20]
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
    210c:	697b      	ldr	r3, [r7, #20]
    210e:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
    2112:	617b      	str	r3, [r7, #20]
    2114:	e00d      	b.n	2132 <GPIO_PinRemapConfig+0xa6>
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
    2116:	687b      	ldr	r3, [r7, #4]
    2118:	0d5b      	lsrs	r3, r3, #21
    211a:	011b      	lsls	r3, r3, #4
    211c:	693a      	ldr	r2, [r7, #16]
    211e:	fa02 f303 	lsl.w	r3, r2, r3
    2122:	43db      	mvns	r3, r3
    2124:	697a      	ldr	r2, [r7, #20]
    2126:	4013      	ands	r3, r2
    2128:	617b      	str	r3, [r7, #20]
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
    212a:	697b      	ldr	r3, [r7, #20]
    212c:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
    2130:	617b      	str	r3, [r7, #20]
  }

  if (NewState != DISABLE)
    2132:	78fb      	ldrb	r3, [r7, #3]
    2134:	2b00      	cmp	r3, #0
    2136:	d008      	beq.n	214a <GPIO_PinRemapConfig+0xbe>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
    2138:	687b      	ldr	r3, [r7, #4]
    213a:	0d5b      	lsrs	r3, r3, #21
    213c:	011b      	lsls	r3, r3, #4
    213e:	693a      	ldr	r2, [r7, #16]
    2140:	fa02 f303 	lsl.w	r3, r2, r3
    2144:	697a      	ldr	r2, [r7, #20]
    2146:	4313      	orrs	r3, r2
    2148:	617b      	str	r3, [r7, #20]
  }

  if((GPIO_Remap & 0x80000000) == 0x80000000)
    214a:	687b      	ldr	r3, [r7, #4]
    214c:	2b00      	cmp	r3, #0
    214e:	da03      	bge.n	2158 <GPIO_PinRemapConfig+0xcc>
  {
    AFIO->MAPR2 = tmpreg;
    2150:	4a05      	ldr	r2, [pc, #20]	; (2168 <GPIO_PinRemapConfig+0xdc>)
    2152:	697b      	ldr	r3, [r7, #20]
    2154:	61d3      	str	r3, [r2, #28]
  }
  else
  {
    AFIO->MAPR = tmpreg;
  }  
}
    2156:	e002      	b.n	215e <GPIO_PinRemapConfig+0xd2>
    AFIO->MAPR = tmpreg;
    2158:	4a03      	ldr	r2, [pc, #12]	; (2168 <GPIO_PinRemapConfig+0xdc>)
    215a:	697b      	ldr	r3, [r7, #20]
    215c:	6053      	str	r3, [r2, #4]
}
    215e:	bf00      	nop
    2160:	371c      	adds	r7, #28
    2162:	46bd      	mov	sp, r7
    2164:	bc80      	pop	{r7}
    2166:	4770      	bx	lr
    2168:	40010000 	.word	0x40010000

0000216c <GPIO_EXTILineConfig>:
  * @param  GPIO_PinSource: specifies the EXTI line to be configured.
  *   This parameter can be GPIO_PinSourcex where x can be (0..15).
  * @retval None
  */
void GPIO_EXTILineConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
{
    216c:	b480      	push	{r7}
    216e:	b085      	sub	sp, #20
    2170:	af00      	add	r7, sp, #0
    2172:	4603      	mov	r3, r0
    2174:	460a      	mov	r2, r1
    2176:	71fb      	strb	r3, [r7, #7]
    2178:	4613      	mov	r3, r2
    217a:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
    217c:	2300      	movs	r3, #0
    217e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
    2180:	79bb      	ldrb	r3, [r7, #6]
    2182:	f003 0303 	and.w	r3, r3, #3
    2186:	009b      	lsls	r3, r3, #2
    2188:	220f      	movs	r2, #15
    218a:	fa02 f303 	lsl.w	r3, r2, r3
    218e:	60fb      	str	r3, [r7, #12]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
    2190:	4a15      	ldr	r2, [pc, #84]	; (21e8 <GPIO_EXTILineConfig+0x7c>)
    2192:	79bb      	ldrb	r3, [r7, #6]
    2194:	089b      	lsrs	r3, r3, #2
    2196:	b2db      	uxtb	r3, r3
    2198:	3302      	adds	r3, #2
    219a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    219e:	68fb      	ldr	r3, [r7, #12]
    21a0:	43db      	mvns	r3, r3
    21a2:	4811      	ldr	r0, [pc, #68]	; (21e8 <GPIO_EXTILineConfig+0x7c>)
    21a4:	79b9      	ldrb	r1, [r7, #6]
    21a6:	0889      	lsrs	r1, r1, #2
    21a8:	b2c9      	uxtb	r1, r1
    21aa:	401a      	ands	r2, r3
    21ac:	1c8b      	adds	r3, r1, #2
    21ae:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((uint32_t)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (uint8_t)0x03)));
    21b2:	4a0d      	ldr	r2, [pc, #52]	; (21e8 <GPIO_EXTILineConfig+0x7c>)
    21b4:	79bb      	ldrb	r3, [r7, #6]
    21b6:	089b      	lsrs	r3, r3, #2
    21b8:	b2db      	uxtb	r3, r3
    21ba:	3302      	adds	r3, #2
    21bc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    21c0:	79f9      	ldrb	r1, [r7, #7]
    21c2:	79bb      	ldrb	r3, [r7, #6]
    21c4:	f003 0303 	and.w	r3, r3, #3
    21c8:	009b      	lsls	r3, r3, #2
    21ca:	fa01 f303 	lsl.w	r3, r1, r3
    21ce:	4806      	ldr	r0, [pc, #24]	; (21e8 <GPIO_EXTILineConfig+0x7c>)
    21d0:	79b9      	ldrb	r1, [r7, #6]
    21d2:	0889      	lsrs	r1, r1, #2
    21d4:	b2c9      	uxtb	r1, r1
    21d6:	431a      	orrs	r2, r3
    21d8:	1c8b      	adds	r3, r1, #2
    21da:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
    21de:	bf00      	nop
    21e0:	3714      	adds	r7, #20
    21e2:	46bd      	mov	sp, r7
    21e4:	bc80      	pop	{r7}
    21e6:	4770      	bx	lr
    21e8:	40010000 	.word	0x40010000

000021ec <GPIO_ETH_MediaInterfaceConfig>:
  *     @arg GPIO_ETH_MediaInterface_MII: MII mode
  *     @arg GPIO_ETH_MediaInterface_RMII: RMII mode    
  * @retval None
  */
void GPIO_ETH_MediaInterfaceConfig(uint32_t GPIO_ETH_MediaInterface) 
{ 
    21ec:	b480      	push	{r7}
    21ee:	b083      	sub	sp, #12
    21f0:	af00      	add	r7, sp, #0
    21f2:	6078      	str	r0, [r7, #4]
  assert_param(IS_GPIO_ETH_MEDIA_INTERFACE(GPIO_ETH_MediaInterface)); 

  /* Configure MII_RMII selection bit */ 
  *(__IO uint32_t *) MAPR_MII_RMII_SEL_BB = GPIO_ETH_MediaInterface; 
    21f4:	4a03      	ldr	r2, [pc, #12]	; (2204 <GPIO_ETH_MediaInterfaceConfig+0x18>)
    21f6:	687b      	ldr	r3, [r7, #4]
    21f8:	6013      	str	r3, [r2, #0]
}
    21fa:	bf00      	nop
    21fc:	370c      	adds	r7, #12
    21fe:	46bd      	mov	sp, r7
    2200:	bc80      	pop	{r7}
    2202:	4770      	bx	lr
    2204:	422000dc 	.word	0x422000dc

00002208 <USART_DeInit>:
  *   This parameter can be one of the following values: 
  *      USART1, USART2, USART3, UART4 or UART5.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
    2208:	b580      	push	{r7, lr}
    220a:	b082      	sub	sp, #8
    220c:	af00      	add	r7, sp, #0
    220e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
    2210:	687b      	ldr	r3, [r7, #4]
    2212:	4a26      	ldr	r2, [pc, #152]	; (22ac <USART_DeInit+0xa4>)
    2214:	4293      	cmp	r3, r2
    2216:	d10a      	bne.n	222e <USART_DeInit+0x26>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
    2218:	2101      	movs	r1, #1
    221a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
    221e:	f7ff fc29 	bl	1a74 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
    2222:	2100      	movs	r1, #0
    2224:	f44f 4080 	mov.w	r0, #16384	; 0x4000
    2228:	f7ff fc24 	bl	1a74 <RCC_APB2PeriphResetCmd>
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
    }
  }
}
    222c:	e03a      	b.n	22a4 <USART_DeInit+0x9c>
  else if (USARTx == USART2)
    222e:	687b      	ldr	r3, [r7, #4]
    2230:	4a1f      	ldr	r2, [pc, #124]	; (22b0 <USART_DeInit+0xa8>)
    2232:	4293      	cmp	r3, r2
    2234:	d10a      	bne.n	224c <USART_DeInit+0x44>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
    2236:	2101      	movs	r1, #1
    2238:	f44f 3000 	mov.w	r0, #131072	; 0x20000
    223c:	f7ff fc38 	bl	1ab0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
    2240:	2100      	movs	r1, #0
    2242:	f44f 3000 	mov.w	r0, #131072	; 0x20000
    2246:	f7ff fc33 	bl	1ab0 <RCC_APB1PeriphResetCmd>
}
    224a:	e02b      	b.n	22a4 <USART_DeInit+0x9c>
  else if (USARTx == USART3)
    224c:	687b      	ldr	r3, [r7, #4]
    224e:	4a19      	ldr	r2, [pc, #100]	; (22b4 <USART_DeInit+0xac>)
    2250:	4293      	cmp	r3, r2
    2252:	d10a      	bne.n	226a <USART_DeInit+0x62>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
    2254:	2101      	movs	r1, #1
    2256:	f44f 2080 	mov.w	r0, #262144	; 0x40000
    225a:	f7ff fc29 	bl	1ab0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
    225e:	2100      	movs	r1, #0
    2260:	f44f 2080 	mov.w	r0, #262144	; 0x40000
    2264:	f7ff fc24 	bl	1ab0 <RCC_APB1PeriphResetCmd>
}
    2268:	e01c      	b.n	22a4 <USART_DeInit+0x9c>
  else if (USARTx == UART4)
    226a:	687b      	ldr	r3, [r7, #4]
    226c:	4a12      	ldr	r2, [pc, #72]	; (22b8 <USART_DeInit+0xb0>)
    226e:	4293      	cmp	r3, r2
    2270:	d10a      	bne.n	2288 <USART_DeInit+0x80>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
    2272:	2101      	movs	r1, #1
    2274:	f44f 2000 	mov.w	r0, #524288	; 0x80000
    2278:	f7ff fc1a 	bl	1ab0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
    227c:	2100      	movs	r1, #0
    227e:	f44f 2000 	mov.w	r0, #524288	; 0x80000
    2282:	f7ff fc15 	bl	1ab0 <RCC_APB1PeriphResetCmd>
}
    2286:	e00d      	b.n	22a4 <USART_DeInit+0x9c>
    if (USARTx == UART5)
    2288:	687b      	ldr	r3, [r7, #4]
    228a:	4a0c      	ldr	r2, [pc, #48]	; (22bc <USART_DeInit+0xb4>)
    228c:	4293      	cmp	r3, r2
    228e:	d109      	bne.n	22a4 <USART_DeInit+0x9c>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
    2290:	2101      	movs	r1, #1
    2292:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    2296:	f7ff fc0b 	bl	1ab0 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
    229a:	2100      	movs	r1, #0
    229c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    22a0:	f7ff fc06 	bl	1ab0 <RCC_APB1PeriphResetCmd>
}
    22a4:	bf00      	nop
    22a6:	3708      	adds	r7, #8
    22a8:	46bd      	mov	sp, r7
    22aa:	bd80      	pop	{r7, pc}
    22ac:	40013800 	.word	0x40013800
    22b0:	40004400 	.word	0x40004400
    22b4:	40004800 	.word	0x40004800
    22b8:	40004c00 	.word	0x40004c00
    22bc:	40005000 	.word	0x40005000

000022c0 <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
    22c0:	b580      	push	{r7, lr}
    22c2:	b08c      	sub	sp, #48	; 0x30
    22c4:	af00      	add	r7, sp, #0
    22c6:	6078      	str	r0, [r7, #4]
    22c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
    22ca:	2300      	movs	r3, #0
    22cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    22ce:	2300      	movs	r3, #0
    22d0:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
    22d2:	2300      	movs	r3, #0
    22d4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
    22d6:	2300      	movs	r3, #0
    22d8:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
    22da:	2300      	movs	r3, #0
    22dc:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
    22de:	687b      	ldr	r3, [r7, #4]
    22e0:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
    22e2:	687b      	ldr	r3, [r7, #4]
    22e4:	8a1b      	ldrh	r3, [r3, #16]
    22e6:	b29b      	uxth	r3, r3
    22e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
    22ea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    22ec:	f64c 73ff 	movw	r3, #53247	; 0xcfff
    22f0:	4013      	ands	r3, r2
    22f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
    22f4:	683b      	ldr	r3, [r7, #0]
    22f6:	88db      	ldrh	r3, [r3, #6]
    22f8:	461a      	mov	r2, r3
    22fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    22fc:	4313      	orrs	r3, r2
    22fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
    2300:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    2302:	b29a      	uxth	r2, r3
    2304:	687b      	ldr	r3, [r7, #4]
    2306:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
    2308:	687b      	ldr	r3, [r7, #4]
    230a:	899b      	ldrh	r3, [r3, #12]
    230c:	b29b      	uxth	r3, r3
    230e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
    2310:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    2312:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
    2316:	4013      	ands	r3, r2
    2318:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
    231a:	683b      	ldr	r3, [r7, #0]
    231c:	889a      	ldrh	r2, [r3, #4]
    231e:	683b      	ldr	r3, [r7, #0]
    2320:	891b      	ldrh	r3, [r3, #8]
    2322:	4313      	orrs	r3, r2
    2324:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
    2326:	683b      	ldr	r3, [r7, #0]
    2328:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
    232a:	4313      	orrs	r3, r2
    232c:	b29b      	uxth	r3, r3
    232e:	461a      	mov	r2, r3
    2330:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    2332:	4313      	orrs	r3, r2
    2334:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
    2336:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    2338:	b29a      	uxth	r2, r3
    233a:	687b      	ldr	r3, [r7, #4]
    233c:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
    233e:	687b      	ldr	r3, [r7, #4]
    2340:	8a9b      	ldrh	r3, [r3, #20]
    2342:	b29b      	uxth	r3, r3
    2344:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
    2346:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    2348:	f64f 43ff 	movw	r3, #64767	; 0xfcff
    234c:	4013      	ands	r3, r2
    234e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
    2350:	683b      	ldr	r3, [r7, #0]
    2352:	899b      	ldrh	r3, [r3, #12]
    2354:	461a      	mov	r2, r3
    2356:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    2358:	4313      	orrs	r3, r2
    235a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
    235c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    235e:	b29a      	uxth	r2, r3
    2360:	687b      	ldr	r3, [r7, #4]
    2362:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
    2364:	f107 0308 	add.w	r3, r7, #8
    2368:	4618      	mov	r0, r3
    236a:	f7ff fa79 	bl	1860 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
    236e:	69fb      	ldr	r3, [r7, #28]
    2370:	4a2e      	ldr	r2, [pc, #184]	; (242c <USART_Init+0x16c>)
    2372:	4293      	cmp	r3, r2
    2374:	d102      	bne.n	237c <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
    2376:	697b      	ldr	r3, [r7, #20]
    2378:	62bb      	str	r3, [r7, #40]	; 0x28
    237a:	e001      	b.n	2380 <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
    237c:	693b      	ldr	r3, [r7, #16]
    237e:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
    2380:	687b      	ldr	r3, [r7, #4]
    2382:	899b      	ldrh	r3, [r3, #12]
    2384:	b29b      	uxth	r3, r3
    2386:	b21b      	sxth	r3, r3
    2388:	2b00      	cmp	r3, #0
    238a:	da0c      	bge.n	23a6 <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
    238c:	6aba      	ldr	r2, [r7, #40]	; 0x28
    238e:	4613      	mov	r3, r2
    2390:	009b      	lsls	r3, r3, #2
    2392:	4413      	add	r3, r2
    2394:	009a      	lsls	r2, r3, #2
    2396:	441a      	add	r2, r3
    2398:	683b      	ldr	r3, [r7, #0]
    239a:	681b      	ldr	r3, [r3, #0]
    239c:	005b      	lsls	r3, r3, #1
    239e:	fbb2 f3f3 	udiv	r3, r2, r3
    23a2:	627b      	str	r3, [r7, #36]	; 0x24
    23a4:	e00b      	b.n	23be <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
    23a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
    23a8:	4613      	mov	r3, r2
    23aa:	009b      	lsls	r3, r3, #2
    23ac:	4413      	add	r3, r2
    23ae:	009a      	lsls	r2, r3, #2
    23b0:	441a      	add	r2, r3
    23b2:	683b      	ldr	r3, [r7, #0]
    23b4:	681b      	ldr	r3, [r3, #0]
    23b6:	009b      	lsls	r3, r3, #2
    23b8:	fbb2 f3f3 	udiv	r3, r2, r3
    23bc:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
    23be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    23c0:	4a1b      	ldr	r2, [pc, #108]	; (2430 <USART_Init+0x170>)
    23c2:	fba2 2303 	umull	r2, r3, r2, r3
    23c6:	095b      	lsrs	r3, r3, #5
    23c8:	011b      	lsls	r3, r3, #4
    23ca:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
    23cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    23ce:	091b      	lsrs	r3, r3, #4
    23d0:	2264      	movs	r2, #100	; 0x64
    23d2:	fb02 f303 	mul.w	r3, r2, r3
    23d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    23d8:	1ad3      	subs	r3, r2, r3
    23da:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
    23dc:	687b      	ldr	r3, [r7, #4]
    23de:	899b      	ldrh	r3, [r3, #12]
    23e0:	b29b      	uxth	r3, r3
    23e2:	b21b      	sxth	r3, r3
    23e4:	2b00      	cmp	r3, #0
    23e6:	da0c      	bge.n	2402 <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
    23e8:	6a3b      	ldr	r3, [r7, #32]
    23ea:	00db      	lsls	r3, r3, #3
    23ec:	3332      	adds	r3, #50	; 0x32
    23ee:	4a10      	ldr	r2, [pc, #64]	; (2430 <USART_Init+0x170>)
    23f0:	fba2 2303 	umull	r2, r3, r2, r3
    23f4:	095b      	lsrs	r3, r3, #5
    23f6:	f003 0307 	and.w	r3, r3, #7
    23fa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    23fc:	4313      	orrs	r3, r2
    23fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    2400:	e00b      	b.n	241a <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
    2402:	6a3b      	ldr	r3, [r7, #32]
    2404:	011b      	lsls	r3, r3, #4
    2406:	3332      	adds	r3, #50	; 0x32
    2408:	4a09      	ldr	r2, [pc, #36]	; (2430 <USART_Init+0x170>)
    240a:	fba2 2303 	umull	r2, r3, r2, r3
    240e:	095b      	lsrs	r3, r3, #5
    2410:	f003 030f 	and.w	r3, r3, #15
    2414:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    2416:	4313      	orrs	r3, r2
    2418:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
    241a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    241c:	b29a      	uxth	r2, r3
    241e:	687b      	ldr	r3, [r7, #4]
    2420:	811a      	strh	r2, [r3, #8]
}
    2422:	bf00      	nop
    2424:	3730      	adds	r7, #48	; 0x30
    2426:	46bd      	mov	sp, r7
    2428:	bd80      	pop	{r7, pc}
    242a:	bf00      	nop
    242c:	40013800 	.word	0x40013800
    2430:	51eb851f 	.word	0x51eb851f

00002434 <USART_StructInit>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
    2434:	b480      	push	{r7}
    2436:	b083      	sub	sp, #12
    2438:	af00      	add	r7, sp, #0
    243a:	6078      	str	r0, [r7, #4]
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
    243c:	687b      	ldr	r3, [r7, #4]
    243e:	f44f 5216 	mov.w	r2, #9600	; 0x2580
    2442:	601a      	str	r2, [r3, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
    2444:	687b      	ldr	r3, [r7, #4]
    2446:	2200      	movs	r2, #0
    2448:	809a      	strh	r2, [r3, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
    244a:	687b      	ldr	r3, [r7, #4]
    244c:	2200      	movs	r2, #0
    244e:	80da      	strh	r2, [r3, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
    2450:	687b      	ldr	r3, [r7, #4]
    2452:	2200      	movs	r2, #0
    2454:	811a      	strh	r2, [r3, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
    2456:	687b      	ldr	r3, [r7, #4]
    2458:	220c      	movs	r2, #12
    245a:	815a      	strh	r2, [r3, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
    245c:	687b      	ldr	r3, [r7, #4]
    245e:	2200      	movs	r2, #0
    2460:	819a      	strh	r2, [r3, #12]
}
    2462:	bf00      	nop
    2464:	370c      	adds	r7, #12
    2466:	46bd      	mov	sp, r7
    2468:	bc80      	pop	{r7}
    246a:	4770      	bx	lr

0000246c <USART_ClockInit>:
  *         USART peripheral.  
  * @note The Smart Card and Synchronous modes are not available for UART4 and UART5.
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
    246c:	b480      	push	{r7}
    246e:	b085      	sub	sp, #20
    2470:	af00      	add	r7, sp, #0
    2472:	6078      	str	r0, [r7, #4]
    2474:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00;
    2476:	2300      	movs	r3, #0
    2478:	60fb      	str	r3, [r7, #12]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
    247a:	687b      	ldr	r3, [r7, #4]
    247c:	8a1b      	ldrh	r3, [r3, #16]
    247e:	b29b      	uxth	r3, r3
    2480:	60fb      	str	r3, [r7, #12]
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
    2482:	68fa      	ldr	r2, [r7, #12]
    2484:	f24f 03ff 	movw	r3, #61695	; 0xf0ff
    2488:	4013      	ands	r3, r2
    248a:	60fb      	str	r3, [r7, #12]
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
    248c:	683b      	ldr	r3, [r7, #0]
    248e:	881a      	ldrh	r2, [r3, #0]
    2490:	683b      	ldr	r3, [r7, #0]
    2492:	885b      	ldrh	r3, [r3, #2]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
    2494:	4313      	orrs	r3, r2
    2496:	b29a      	uxth	r2, r3
    2498:	683b      	ldr	r3, [r7, #0]
    249a:	889b      	ldrh	r3, [r3, #4]
    249c:	4313      	orrs	r3, r2
    249e:	b29a      	uxth	r2, r3
    24a0:	683b      	ldr	r3, [r7, #0]
    24a2:	88db      	ldrh	r3, [r3, #6]
    24a4:	4313      	orrs	r3, r2
    24a6:	b29b      	uxth	r3, r3
    24a8:	461a      	mov	r2, r3
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
    24aa:	68fb      	ldr	r3, [r7, #12]
    24ac:	4313      	orrs	r3, r2
    24ae:	60fb      	str	r3, [r7, #12]
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
    24b0:	68fb      	ldr	r3, [r7, #12]
    24b2:	b29a      	uxth	r2, r3
    24b4:	687b      	ldr	r3, [r7, #4]
    24b6:	821a      	strh	r2, [r3, #16]
}
    24b8:	bf00      	nop
    24ba:	3714      	adds	r7, #20
    24bc:	46bd      	mov	sp, r7
    24be:	bc80      	pop	{r7}
    24c0:	4770      	bx	lr

000024c2 <USART_ClockStructInit>:
  * @param  USART_ClockInitStruct: pointer to a USART_ClockInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
    24c2:	b480      	push	{r7}
    24c4:	b083      	sub	sp, #12
    24c6:	af00      	add	r7, sp, #0
    24c8:	6078      	str	r0, [r7, #4]
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
    24ca:	687b      	ldr	r3, [r7, #4]
    24cc:	2200      	movs	r2, #0
    24ce:	801a      	strh	r2, [r3, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
    24d0:	687b      	ldr	r3, [r7, #4]
    24d2:	2200      	movs	r2, #0
    24d4:	805a      	strh	r2, [r3, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
    24d6:	687b      	ldr	r3, [r7, #4]
    24d8:	2200      	movs	r2, #0
    24da:	809a      	strh	r2, [r3, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
    24dc:	687b      	ldr	r3, [r7, #4]
    24de:	2200      	movs	r2, #0
    24e0:	80da      	strh	r2, [r3, #6]
}
    24e2:	bf00      	nop
    24e4:	370c      	adds	r7, #12
    24e6:	46bd      	mov	sp, r7
    24e8:	bc80      	pop	{r7}
    24ea:	4770      	bx	lr

000024ec <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    24ec:	b480      	push	{r7}
    24ee:	b083      	sub	sp, #12
    24f0:	af00      	add	r7, sp, #0
    24f2:	6078      	str	r0, [r7, #4]
    24f4:	460b      	mov	r3, r1
    24f6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    24f8:	78fb      	ldrb	r3, [r7, #3]
    24fa:	2b00      	cmp	r3, #0
    24fc:	d008      	beq.n	2510 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
    24fe:	687b      	ldr	r3, [r7, #4]
    2500:	899b      	ldrh	r3, [r3, #12]
    2502:	b29b      	uxth	r3, r3
    2504:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    2508:	b29a      	uxth	r2, r3
    250a:	687b      	ldr	r3, [r7, #4]
    250c:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
    250e:	e007      	b.n	2520 <USART_Cmd+0x34>
    USARTx->CR1 &= CR1_UE_Reset;
    2510:	687b      	ldr	r3, [r7, #4]
    2512:	899b      	ldrh	r3, [r3, #12]
    2514:	b29b      	uxth	r3, r3
    2516:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    251a:	b29a      	uxth	r2, r3
    251c:	687b      	ldr	r3, [r7, #4]
    251e:	819a      	strh	r2, [r3, #12]
}
    2520:	bf00      	nop
    2522:	370c      	adds	r7, #12
    2524:	46bd      	mov	sp, r7
    2526:	bc80      	pop	{r7}
    2528:	4770      	bx	lr

0000252a <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
    252a:	b480      	push	{r7}
    252c:	b087      	sub	sp, #28
    252e:	af00      	add	r7, sp, #0
    2530:	6078      	str	r0, [r7, #4]
    2532:	460b      	mov	r3, r1
    2534:	807b      	strh	r3, [r7, #2]
    2536:	4613      	mov	r3, r2
    2538:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
    253a:	2300      	movs	r3, #0
    253c:	613b      	str	r3, [r7, #16]
    253e:	2300      	movs	r3, #0
    2540:	60fb      	str	r3, [r7, #12]
    2542:	2300      	movs	r3, #0
    2544:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
    2546:	2300      	movs	r3, #0
    2548:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  usartxbase = (uint32_t)USARTx;
    254a:	687b      	ldr	r3, [r7, #4]
    254c:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
    254e:	887b      	ldrh	r3, [r7, #2]
    2550:	b2db      	uxtb	r3, r3
    2552:	095b      	lsrs	r3, r3, #5
    2554:	b2db      	uxtb	r3, r3
    2556:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
    2558:	887b      	ldrh	r3, [r7, #2]
    255a:	f003 031f 	and.w	r3, r3, #31
    255e:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
    2560:	2201      	movs	r2, #1
    2562:	68fb      	ldr	r3, [r7, #12]
    2564:	fa02 f303 	lsl.w	r3, r2, r3
    2568:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
    256a:	693b      	ldr	r3, [r7, #16]
    256c:	2b01      	cmp	r3, #1
    256e:	d103      	bne.n	2578 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
    2570:	697b      	ldr	r3, [r7, #20]
    2572:	330c      	adds	r3, #12
    2574:	617b      	str	r3, [r7, #20]
    2576:	e009      	b.n	258c <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
    2578:	693b      	ldr	r3, [r7, #16]
    257a:	2b02      	cmp	r3, #2
    257c:	d103      	bne.n	2586 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
    257e:	697b      	ldr	r3, [r7, #20]
    2580:	3310      	adds	r3, #16
    2582:	617b      	str	r3, [r7, #20]
    2584:	e002      	b.n	258c <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
    2586:	697b      	ldr	r3, [r7, #20]
    2588:	3314      	adds	r3, #20
    258a:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
    258c:	787b      	ldrb	r3, [r7, #1]
    258e:	2b00      	cmp	r3, #0
    2590:	d006      	beq.n	25a0 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
    2592:	697b      	ldr	r3, [r7, #20]
    2594:	6819      	ldr	r1, [r3, #0]
    2596:	697b      	ldr	r3, [r7, #20]
    2598:	68ba      	ldr	r2, [r7, #8]
    259a:	430a      	orrs	r2, r1
    259c:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
    259e:	e006      	b.n	25ae <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
    25a0:	697b      	ldr	r3, [r7, #20]
    25a2:	6819      	ldr	r1, [r3, #0]
    25a4:	68bb      	ldr	r3, [r7, #8]
    25a6:	43da      	mvns	r2, r3
    25a8:	697b      	ldr	r3, [r7, #20]
    25aa:	400a      	ands	r2, r1
    25ac:	601a      	str	r2, [r3, #0]
}
    25ae:	bf00      	nop
    25b0:	371c      	adds	r7, #28
    25b2:	46bd      	mov	sp, r7
    25b4:	bc80      	pop	{r7}
    25b6:	4770      	bx	lr

000025b8 <USART_DMACmd>:
  * @note The DMA mode is not available for UART5 except in the STM32
  *       High density value line devices(STM32F10X_HD_VL).  
  * @retval None
  */
void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, FunctionalState NewState)
{
    25b8:	b480      	push	{r7}
    25ba:	b083      	sub	sp, #12
    25bc:	af00      	add	r7, sp, #0
    25be:	6078      	str	r0, [r7, #4]
    25c0:	460b      	mov	r3, r1
    25c2:	807b      	strh	r3, [r7, #2]
    25c4:	4613      	mov	r3, r2
    25c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  if (NewState != DISABLE)
    25c8:	787b      	ldrb	r3, [r7, #1]
    25ca:	2b00      	cmp	r3, #0
    25cc:	d008      	beq.n	25e0 <USART_DMACmd+0x28>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
    25ce:	687b      	ldr	r3, [r7, #4]
    25d0:	8a9b      	ldrh	r3, [r3, #20]
    25d2:	b29a      	uxth	r2, r3
    25d4:	887b      	ldrh	r3, [r7, #2]
    25d6:	4313      	orrs	r3, r2
    25d8:	b29a      	uxth	r2, r3
    25da:	687b      	ldr	r3, [r7, #4]
    25dc:	829a      	strh	r2, [r3, #20]
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
  }
}
    25de:	e009      	b.n	25f4 <USART_DMACmd+0x3c>
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
    25e0:	687b      	ldr	r3, [r7, #4]
    25e2:	8a9b      	ldrh	r3, [r3, #20]
    25e4:	b29a      	uxth	r2, r3
    25e6:	887b      	ldrh	r3, [r7, #2]
    25e8:	43db      	mvns	r3, r3
    25ea:	b29b      	uxth	r3, r3
    25ec:	4013      	ands	r3, r2
    25ee:	b29a      	uxth	r2, r3
    25f0:	687b      	ldr	r3, [r7, #4]
    25f2:	829a      	strh	r2, [r3, #20]
}
    25f4:	bf00      	nop
    25f6:	370c      	adds	r7, #12
    25f8:	46bd      	mov	sp, r7
    25fa:	bc80      	pop	{r7}
    25fc:	4770      	bx	lr

000025fe <USART_SetAddress>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  USART_Address: Indicates the address of the USART node.
  * @retval None
  */
void USART_SetAddress(USART_TypeDef* USARTx, uint8_t USART_Address)
{
    25fe:	b480      	push	{r7}
    2600:	b083      	sub	sp, #12
    2602:	af00      	add	r7, sp, #0
    2604:	6078      	str	r0, [r7, #4]
    2606:	460b      	mov	r3, r1
    2608:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= CR2_Address_Mask;
    260a:	687b      	ldr	r3, [r7, #4]
    260c:	8a1b      	ldrh	r3, [r3, #16]
    260e:	b29b      	uxth	r3, r3
    2610:	f023 030f 	bic.w	r3, r3, #15
    2614:	b29a      	uxth	r2, r3
    2616:	687b      	ldr	r3, [r7, #4]
    2618:	821a      	strh	r2, [r3, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
    261a:	687b      	ldr	r3, [r7, #4]
    261c:	8a1b      	ldrh	r3, [r3, #16]
    261e:	b29a      	uxth	r2, r3
    2620:	78fb      	ldrb	r3, [r7, #3]
    2622:	b29b      	uxth	r3, r3
    2624:	4313      	orrs	r3, r2
    2626:	b29a      	uxth	r2, r3
    2628:	687b      	ldr	r3, [r7, #4]
    262a:	821a      	strh	r2, [r3, #16]
}
    262c:	bf00      	nop
    262e:	370c      	adds	r7, #12
    2630:	46bd      	mov	sp, r7
    2632:	bc80      	pop	{r7}
    2634:	4770      	bx	lr

00002636 <USART_WakeUpConfig>:
  *     @arg USART_WakeUp_IdleLine: WakeUp by an idle line detection
  *     @arg USART_WakeUp_AddressMark: WakeUp by an address mark
  * @retval None
  */
void USART_WakeUpConfig(USART_TypeDef* USARTx, uint16_t USART_WakeUp)
{
    2636:	b480      	push	{r7}
    2638:	b083      	sub	sp, #12
    263a:	af00      	add	r7, sp, #0
    263c:	6078      	str	r0, [r7, #4]
    263e:	460b      	mov	r3, r1
    2640:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= CR1_WAKE_Mask;
    2642:	687b      	ldr	r3, [r7, #4]
    2644:	899b      	ldrh	r3, [r3, #12]
    2646:	b29b      	uxth	r3, r3
    2648:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    264c:	b29a      	uxth	r2, r3
    264e:	687b      	ldr	r3, [r7, #4]
    2650:	819a      	strh	r2, [r3, #12]
  USARTx->CR1 |= USART_WakeUp;
    2652:	687b      	ldr	r3, [r7, #4]
    2654:	899b      	ldrh	r3, [r3, #12]
    2656:	b29a      	uxth	r2, r3
    2658:	887b      	ldrh	r3, [r7, #2]
    265a:	4313      	orrs	r3, r2
    265c:	b29a      	uxth	r2, r3
    265e:	687b      	ldr	r3, [r7, #4]
    2660:	819a      	strh	r2, [r3, #12]
}
    2662:	bf00      	nop
    2664:	370c      	adds	r7, #12
    2666:	46bd      	mov	sp, r7
    2668:	bc80      	pop	{r7}
    266a:	4770      	bx	lr

0000266c <USART_ReceiverWakeUpCmd>:
  * @param  NewState: new state of the USART mute mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ReceiverWakeUpCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    266c:	b480      	push	{r7}
    266e:	b083      	sub	sp, #12
    2670:	af00      	add	r7, sp, #0
    2672:	6078      	str	r0, [r7, #4]
    2674:	460b      	mov	r3, r1
    2676:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
    2678:	78fb      	ldrb	r3, [r7, #3]
    267a:	2b00      	cmp	r3, #0
    267c:	d008      	beq.n	2690 <USART_ReceiverWakeUpCmd+0x24>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
    267e:	687b      	ldr	r3, [r7, #4]
    2680:	899b      	ldrh	r3, [r3, #12]
    2682:	b29b      	uxth	r3, r3
    2684:	f043 0302 	orr.w	r3, r3, #2
    2688:	b29a      	uxth	r2, r3
    268a:	687b      	ldr	r3, [r7, #4]
    268c:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= CR1_RWU_Reset;
  }
}
    268e:	e007      	b.n	26a0 <USART_ReceiverWakeUpCmd+0x34>
    USARTx->CR1 &= CR1_RWU_Reset;
    2690:	687b      	ldr	r3, [r7, #4]
    2692:	899b      	ldrh	r3, [r3, #12]
    2694:	b29b      	uxth	r3, r3
    2696:	f023 0302 	bic.w	r3, r3, #2
    269a:	b29a      	uxth	r2, r3
    269c:	687b      	ldr	r3, [r7, #4]
    269e:	819a      	strh	r2, [r3, #12]
}
    26a0:	bf00      	nop
    26a2:	370c      	adds	r7, #12
    26a4:	46bd      	mov	sp, r7
    26a6:	bc80      	pop	{r7}
    26a8:	4770      	bx	lr

000026aa <USART_LINBreakDetectLengthConfig>:
  *     @arg USART_LINBreakDetectLength_10b: 10-bit break detection
  *     @arg USART_LINBreakDetectLength_11b: 11-bit break detection
  * @retval None
  */
void USART_LINBreakDetectLengthConfig(USART_TypeDef* USARTx, uint16_t USART_LINBreakDetectLength)
{
    26aa:	b480      	push	{r7}
    26ac:	b083      	sub	sp, #12
    26ae:	af00      	add	r7, sp, #0
    26b0:	6078      	str	r0, [r7, #4]
    26b2:	460b      	mov	r3, r1
    26b4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= CR2_LBDL_Mask;
    26b6:	687b      	ldr	r3, [r7, #4]
    26b8:	8a1b      	ldrh	r3, [r3, #16]
    26ba:	b29b      	uxth	r3, r3
    26bc:	f023 0320 	bic.w	r3, r3, #32
    26c0:	b29a      	uxth	r2, r3
    26c2:	687b      	ldr	r3, [r7, #4]
    26c4:	821a      	strh	r2, [r3, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
    26c6:	687b      	ldr	r3, [r7, #4]
    26c8:	8a1b      	ldrh	r3, [r3, #16]
    26ca:	b29a      	uxth	r2, r3
    26cc:	887b      	ldrh	r3, [r7, #2]
    26ce:	4313      	orrs	r3, r2
    26d0:	b29a      	uxth	r2, r3
    26d2:	687b      	ldr	r3, [r7, #4]
    26d4:	821a      	strh	r2, [r3, #16]
}
    26d6:	bf00      	nop
    26d8:	370c      	adds	r7, #12
    26da:	46bd      	mov	sp, r7
    26dc:	bc80      	pop	{r7}
    26de:	4770      	bx	lr

000026e0 <USART_LINCmd>:
  * @param  NewState: new state of the USART LIN mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_LINCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    26e0:	b480      	push	{r7}
    26e2:	b083      	sub	sp, #12
    26e4:	af00      	add	r7, sp, #0
    26e6:	6078      	str	r0, [r7, #4]
    26e8:	460b      	mov	r3, r1
    26ea:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    26ec:	78fb      	ldrb	r3, [r7, #3]
    26ee:	2b00      	cmp	r3, #0
    26f0:	d008      	beq.n	2704 <USART_LINCmd+0x24>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
    26f2:	687b      	ldr	r3, [r7, #4]
    26f4:	8a1b      	ldrh	r3, [r3, #16]
    26f6:	b29b      	uxth	r3, r3
    26f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    26fc:	b29a      	uxth	r2, r3
    26fe:	687b      	ldr	r3, [r7, #4]
    2700:	821a      	strh	r2, [r3, #16]
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= CR2_LINEN_Reset;
  }
}
    2702:	e007      	b.n	2714 <USART_LINCmd+0x34>
    USARTx->CR2 &= CR2_LINEN_Reset;
    2704:	687b      	ldr	r3, [r7, #4]
    2706:	8a1b      	ldrh	r3, [r3, #16]
    2708:	b29b      	uxth	r3, r3
    270a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    270e:	b29a      	uxth	r2, r3
    2710:	687b      	ldr	r3, [r7, #4]
    2712:	821a      	strh	r2, [r3, #16]
}
    2714:	bf00      	nop
    2716:	370c      	adds	r7, #12
    2718:	46bd      	mov	sp, r7
    271a:	bc80      	pop	{r7}
    271c:	4770      	bx	lr

0000271e <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
    271e:	b480      	push	{r7}
    2720:	b083      	sub	sp, #12
    2722:	af00      	add	r7, sp, #0
    2724:	6078      	str	r0, [r7, #4]
    2726:	460b      	mov	r3, r1
    2728:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
    272a:	887b      	ldrh	r3, [r7, #2]
    272c:	f3c3 0308 	ubfx	r3, r3, #0, #9
    2730:	b29a      	uxth	r2, r3
    2732:	687b      	ldr	r3, [r7, #4]
    2734:	809a      	strh	r2, [r3, #4]
}
    2736:	bf00      	nop
    2738:	370c      	adds	r7, #12
    273a:	46bd      	mov	sp, r7
    273c:	bc80      	pop	{r7}
    273e:	4770      	bx	lr

00002740 <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
    2740:	b480      	push	{r7}
    2742:	b083      	sub	sp, #12
    2744:	af00      	add	r7, sp, #0
    2746:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
    2748:	687b      	ldr	r3, [r7, #4]
    274a:	889b      	ldrh	r3, [r3, #4]
    274c:	b29b      	uxth	r3, r3
    274e:	f3c3 0308 	ubfx	r3, r3, #0, #9
    2752:	b29b      	uxth	r3, r3
}
    2754:	4618      	mov	r0, r3
    2756:	370c      	adds	r7, #12
    2758:	46bd      	mov	sp, r7
    275a:	bc80      	pop	{r7}
    275c:	4770      	bx	lr

0000275e <USART_SendBreak>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval None
  */
void USART_SendBreak(USART_TypeDef* USARTx)
{
    275e:	b480      	push	{r7}
    2760:	b083      	sub	sp, #12
    2762:	af00      	add	r7, sp, #0
    2764:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= CR1_SBK_Set;
    2766:	687b      	ldr	r3, [r7, #4]
    2768:	899b      	ldrh	r3, [r3, #12]
    276a:	b29b      	uxth	r3, r3
    276c:	f043 0301 	orr.w	r3, r3, #1
    2770:	b29a      	uxth	r2, r3
    2772:	687b      	ldr	r3, [r7, #4]
    2774:	819a      	strh	r2, [r3, #12]
}
    2776:	bf00      	nop
    2778:	370c      	adds	r7, #12
    277a:	46bd      	mov	sp, r7
    277c:	bc80      	pop	{r7}
    277e:	4770      	bx	lr

00002780 <USART_SetGuardTime>:
  * @param  USART_GuardTime: specifies the guard time.
  * @note The guard time bits are not available for UART4 and UART5.   
  * @retval None
  */
void USART_SetGuardTime(USART_TypeDef* USARTx, uint8_t USART_GuardTime)
{    
    2780:	b480      	push	{r7}
    2782:	b083      	sub	sp, #12
    2784:	af00      	add	r7, sp, #0
    2786:	6078      	str	r0, [r7, #4]
    2788:	460b      	mov	r3, r1
    278a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= GTPR_LSB_Mask;
    278c:	687b      	ldr	r3, [r7, #4]
    278e:	8b1b      	ldrh	r3, [r3, #24]
    2790:	b29b      	uxth	r3, r3
    2792:	b2db      	uxtb	r3, r3
    2794:	b29a      	uxth	r2, r3
    2796:	687b      	ldr	r3, [r7, #4]
    2798:	831a      	strh	r2, [r3, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08);
    279a:	687b      	ldr	r3, [r7, #4]
    279c:	8b1b      	ldrh	r3, [r3, #24]
    279e:	b29a      	uxth	r2, r3
    27a0:	78fb      	ldrb	r3, [r7, #3]
    27a2:	b29b      	uxth	r3, r3
    27a4:	021b      	lsls	r3, r3, #8
    27a6:	b29b      	uxth	r3, r3
    27a8:	4313      	orrs	r3, r2
    27aa:	b29a      	uxth	r2, r3
    27ac:	687b      	ldr	r3, [r7, #4]
    27ae:	831a      	strh	r2, [r3, #24]
}
    27b0:	bf00      	nop
    27b2:	370c      	adds	r7, #12
    27b4:	46bd      	mov	sp, r7
    27b6:	bc80      	pop	{r7}
    27b8:	4770      	bx	lr

000027ba <USART_SetPrescaler>:
  * @param  USART_Prescaler: specifies the prescaler clock.  
  * @note   The function is used for IrDA mode with UART4 and UART5.
  * @retval None
  */
void USART_SetPrescaler(USART_TypeDef* USARTx, uint8_t USART_Prescaler)
{ 
    27ba:	b480      	push	{r7}
    27bc:	b083      	sub	sp, #12
    27be:	af00      	add	r7, sp, #0
    27c0:	6078      	str	r0, [r7, #4]
    27c2:	460b      	mov	r3, r1
    27c4:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= GTPR_MSB_Mask;
    27c6:	687b      	ldr	r3, [r7, #4]
    27c8:	8b1b      	ldrh	r3, [r3, #24]
    27ca:	b29b      	uxth	r3, r3
    27cc:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
    27d0:	b29a      	uxth	r2, r3
    27d2:	687b      	ldr	r3, [r7, #4]
    27d4:	831a      	strh	r2, [r3, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
    27d6:	687b      	ldr	r3, [r7, #4]
    27d8:	8b1b      	ldrh	r3, [r3, #24]
    27da:	b29a      	uxth	r2, r3
    27dc:	78fb      	ldrb	r3, [r7, #3]
    27de:	b29b      	uxth	r3, r3
    27e0:	4313      	orrs	r3, r2
    27e2:	b29a      	uxth	r2, r3
    27e4:	687b      	ldr	r3, [r7, #4]
    27e6:	831a      	strh	r2, [r3, #24]
}
    27e8:	bf00      	nop
    27ea:	370c      	adds	r7, #12
    27ec:	46bd      	mov	sp, r7
    27ee:	bc80      	pop	{r7}
    27f0:	4770      	bx	lr

000027f2 <USART_SmartCardCmd>:
  *   This parameter can be: ENABLE or DISABLE.     
  * @note The Smart Card mode is not available for UART4 and UART5. 
  * @retval None
  */
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    27f2:	b480      	push	{r7}
    27f4:	b083      	sub	sp, #12
    27f6:	af00      	add	r7, sp, #0
    27f8:	6078      	str	r0, [r7, #4]
    27fa:	460b      	mov	r3, r1
    27fc:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    27fe:	78fb      	ldrb	r3, [r7, #3]
    2800:	2b00      	cmp	r3, #0
    2802:	d008      	beq.n	2816 <USART_SmartCardCmd+0x24>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
    2804:	687b      	ldr	r3, [r7, #4]
    2806:	8a9b      	ldrh	r3, [r3, #20]
    2808:	b29b      	uxth	r3, r3
    280a:	f043 0320 	orr.w	r3, r3, #32
    280e:	b29a      	uxth	r2, r3
    2810:	687b      	ldr	r3, [r7, #4]
    2812:	829a      	strh	r2, [r3, #20]
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= CR3_SCEN_Reset;
  }
}
    2814:	e007      	b.n	2826 <USART_SmartCardCmd+0x34>
    USARTx->CR3 &= CR3_SCEN_Reset;
    2816:	687b      	ldr	r3, [r7, #4]
    2818:	8a9b      	ldrh	r3, [r3, #20]
    281a:	b29b      	uxth	r3, r3
    281c:	f023 0320 	bic.w	r3, r3, #32
    2820:	b29a      	uxth	r2, r3
    2822:	687b      	ldr	r3, [r7, #4]
    2824:	829a      	strh	r2, [r3, #20]
}
    2826:	bf00      	nop
    2828:	370c      	adds	r7, #12
    282a:	46bd      	mov	sp, r7
    282c:	bc80      	pop	{r7}
    282e:	4770      	bx	lr

00002830 <USART_SmartCardNACKCmd>:
  *   This parameter can be: ENABLE or DISABLE.  
  * @note The Smart Card mode is not available for UART4 and UART5.
  * @retval None
  */
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    2830:	b480      	push	{r7}
    2832:	b083      	sub	sp, #12
    2834:	af00      	add	r7, sp, #0
    2836:	6078      	str	r0, [r7, #4]
    2838:	460b      	mov	r3, r1
    283a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    283c:	78fb      	ldrb	r3, [r7, #3]
    283e:	2b00      	cmp	r3, #0
    2840:	d008      	beq.n	2854 <USART_SmartCardNACKCmd+0x24>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
    2842:	687b      	ldr	r3, [r7, #4]
    2844:	8a9b      	ldrh	r3, [r3, #20]
    2846:	b29b      	uxth	r3, r3
    2848:	f043 0310 	orr.w	r3, r3, #16
    284c:	b29a      	uxth	r2, r3
    284e:	687b      	ldr	r3, [r7, #4]
    2850:	829a      	strh	r2, [r3, #20]
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= CR3_NACK_Reset;
  }
}
    2852:	e007      	b.n	2864 <USART_SmartCardNACKCmd+0x34>
    USARTx->CR3 &= CR3_NACK_Reset;
    2854:	687b      	ldr	r3, [r7, #4]
    2856:	8a9b      	ldrh	r3, [r3, #20]
    2858:	b29b      	uxth	r3, r3
    285a:	f023 0310 	bic.w	r3, r3, #16
    285e:	b29a      	uxth	r2, r3
    2860:	687b      	ldr	r3, [r7, #4]
    2862:	829a      	strh	r2, [r3, #20]
}
    2864:	bf00      	nop
    2866:	370c      	adds	r7, #12
    2868:	46bd      	mov	sp, r7
    286a:	bc80      	pop	{r7}
    286c:	4770      	bx	lr

0000286e <USART_HalfDuplexCmd>:
  * @param  NewState: new state of the USART Communication.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    286e:	b480      	push	{r7}
    2870:	b083      	sub	sp, #12
    2872:	af00      	add	r7, sp, #0
    2874:	6078      	str	r0, [r7, #4]
    2876:	460b      	mov	r3, r1
    2878:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    287a:	78fb      	ldrb	r3, [r7, #3]
    287c:	2b00      	cmp	r3, #0
    287e:	d008      	beq.n	2892 <USART_HalfDuplexCmd+0x24>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
    2880:	687b      	ldr	r3, [r7, #4]
    2882:	8a9b      	ldrh	r3, [r3, #20]
    2884:	b29b      	uxth	r3, r3
    2886:	f043 0308 	orr.w	r3, r3, #8
    288a:	b29a      	uxth	r2, r3
    288c:	687b      	ldr	r3, [r7, #4]
    288e:	829a      	strh	r2, [r3, #20]
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= CR3_HDSEL_Reset;
  }
}
    2890:	e007      	b.n	28a2 <USART_HalfDuplexCmd+0x34>
    USARTx->CR3 &= CR3_HDSEL_Reset;
    2892:	687b      	ldr	r3, [r7, #4]
    2894:	8a9b      	ldrh	r3, [r3, #20]
    2896:	b29b      	uxth	r3, r3
    2898:	f023 0308 	bic.w	r3, r3, #8
    289c:	b29a      	uxth	r2, r3
    289e:	687b      	ldr	r3, [r7, #4]
    28a0:	829a      	strh	r2, [r3, #20]
}
    28a2:	bf00      	nop
    28a4:	370c      	adds	r7, #12
    28a6:	46bd      	mov	sp, r7
    28a8:	bc80      	pop	{r7}
    28aa:	4770      	bx	lr

000028ac <USART_OverSampling8Cmd>:
  *     This function has to be called before calling USART_Init()
  *     function in order to have correct baudrate Divider value.   
  * @retval None
  */
void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    28ac:	b480      	push	{r7}
    28ae:	b083      	sub	sp, #12
    28b0:	af00      	add	r7, sp, #0
    28b2:	6078      	str	r0, [r7, #4]
    28b4:	460b      	mov	r3, r1
    28b6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    28b8:	78fb      	ldrb	r3, [r7, #3]
    28ba:	2b00      	cmp	r3, #0
    28bc:	d00a      	beq.n	28d4 <USART_OverSampling8Cmd+0x28>
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= CR1_OVER8_Set;
    28be:	687b      	ldr	r3, [r7, #4]
    28c0:	899b      	ldrh	r3, [r3, #12]
    28c2:	b29b      	uxth	r3, r3
    28c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
    28c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
    28cc:	b29a      	uxth	r2, r3
    28ce:	687b      	ldr	r3, [r7, #4]
    28d0:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the 8x Oversampling mode by clearing the OVER8 bit in the CR1 register */
    USARTx->CR1 &= CR1_OVER8_Reset;
  }
}
    28d2:	e007      	b.n	28e4 <USART_OverSampling8Cmd+0x38>
    USARTx->CR1 &= CR1_OVER8_Reset;
    28d4:	687b      	ldr	r3, [r7, #4]
    28d6:	899b      	ldrh	r3, [r3, #12]
    28d8:	b29b      	uxth	r3, r3
    28da:	f3c3 030e 	ubfx	r3, r3, #0, #15
    28de:	b29a      	uxth	r2, r3
    28e0:	687b      	ldr	r3, [r7, #4]
    28e2:	819a      	strh	r2, [r3, #12]
}
    28e4:	bf00      	nop
    28e6:	370c      	adds	r7, #12
    28e8:	46bd      	mov	sp, r7
    28ea:	bc80      	pop	{r7}
    28ec:	4770      	bx	lr

000028ee <USART_OneBitMethodCmd>:
  * @param  NewState: new state of the USART one bit sampling method.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_OneBitMethodCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    28ee:	b480      	push	{r7}
    28f0:	b083      	sub	sp, #12
    28f2:	af00      	add	r7, sp, #0
    28f4:	6078      	str	r0, [r7, #4]
    28f6:	460b      	mov	r3, r1
    28f8:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    28fa:	78fb      	ldrb	r3, [r7, #3]
    28fc:	2b00      	cmp	r3, #0
    28fe:	d008      	beq.n	2912 <USART_OneBitMethodCmd+0x24>
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= CR3_ONEBITE_Set;
    2900:	687b      	ldr	r3, [r7, #4]
    2902:	8a9b      	ldrh	r3, [r3, #20]
    2904:	b29b      	uxth	r3, r3
    2906:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    290a:	b29a      	uxth	r2, r3
    290c:	687b      	ldr	r3, [r7, #4]
    290e:	829a      	strh	r2, [r3, #20]
  else
  {
    /* Disable tthe one bit method by clearing the ONEBITE bit in the CR3 register */
    USARTx->CR3 &= CR3_ONEBITE_Reset;
  }
}
    2910:	e007      	b.n	2922 <USART_OneBitMethodCmd+0x34>
    USARTx->CR3 &= CR3_ONEBITE_Reset;
    2912:	687b      	ldr	r3, [r7, #4]
    2914:	8a9b      	ldrh	r3, [r3, #20]
    2916:	b29b      	uxth	r3, r3
    2918:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    291c:	b29a      	uxth	r2, r3
    291e:	687b      	ldr	r3, [r7, #4]
    2920:	829a      	strh	r2, [r3, #20]
}
    2922:	bf00      	nop
    2924:	370c      	adds	r7, #12
    2926:	46bd      	mov	sp, r7
    2928:	bc80      	pop	{r7}
    292a:	4770      	bx	lr

0000292c <USART_IrDAConfig>:
  *     @arg USART_IrDAMode_LowPower
  *     @arg USART_IrDAMode_Normal
  * @retval None
  */
void USART_IrDAConfig(USART_TypeDef* USARTx, uint16_t USART_IrDAMode)
{
    292c:	b480      	push	{r7}
    292e:	b083      	sub	sp, #12
    2930:	af00      	add	r7, sp, #0
    2932:	6078      	str	r0, [r7, #4]
    2934:	460b      	mov	r3, r1
    2936:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= CR3_IRLP_Mask;
    2938:	687b      	ldr	r3, [r7, #4]
    293a:	8a9b      	ldrh	r3, [r3, #20]
    293c:	b29b      	uxth	r3, r3
    293e:	f023 0304 	bic.w	r3, r3, #4
    2942:	b29a      	uxth	r2, r3
    2944:	687b      	ldr	r3, [r7, #4]
    2946:	829a      	strh	r2, [r3, #20]
  USARTx->CR3 |= USART_IrDAMode;
    2948:	687b      	ldr	r3, [r7, #4]
    294a:	8a9b      	ldrh	r3, [r3, #20]
    294c:	b29a      	uxth	r2, r3
    294e:	887b      	ldrh	r3, [r7, #2]
    2950:	4313      	orrs	r3, r2
    2952:	b29a      	uxth	r2, r3
    2954:	687b      	ldr	r3, [r7, #4]
    2956:	829a      	strh	r2, [r3, #20]
}
    2958:	bf00      	nop
    295a:	370c      	adds	r7, #12
    295c:	46bd      	mov	sp, r7
    295e:	bc80      	pop	{r7}
    2960:	4770      	bx	lr

00002962 <USART_IrDACmd>:
  * @param  NewState: new state of the IrDA mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    2962:	b480      	push	{r7}
    2964:	b083      	sub	sp, #12
    2966:	af00      	add	r7, sp, #0
    2968:	6078      	str	r0, [r7, #4]
    296a:	460b      	mov	r3, r1
    296c:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
    296e:	78fb      	ldrb	r3, [r7, #3]
    2970:	2b00      	cmp	r3, #0
    2972:	d008      	beq.n	2986 <USART_IrDACmd+0x24>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
    2974:	687b      	ldr	r3, [r7, #4]
    2976:	8a9b      	ldrh	r3, [r3, #20]
    2978:	b29b      	uxth	r3, r3
    297a:	f043 0302 	orr.w	r3, r3, #2
    297e:	b29a      	uxth	r2, r3
    2980:	687b      	ldr	r3, [r7, #4]
    2982:	829a      	strh	r2, [r3, #20]
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= CR3_IREN_Reset;
  }
}
    2984:	e007      	b.n	2996 <USART_IrDACmd+0x34>
    USARTx->CR3 &= CR3_IREN_Reset;
    2986:	687b      	ldr	r3, [r7, #4]
    2988:	8a9b      	ldrh	r3, [r3, #20]
    298a:	b29b      	uxth	r3, r3
    298c:	f023 0302 	bic.w	r3, r3, #2
    2990:	b29a      	uxth	r2, r3
    2992:	687b      	ldr	r3, [r7, #4]
    2994:	829a      	strh	r2, [r3, #20]
}
    2996:	bf00      	nop
    2998:	370c      	adds	r7, #12
    299a:	46bd      	mov	sp, r7
    299c:	bc80      	pop	{r7}
    299e:	4770      	bx	lr

000029a0 <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag
  *     @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
    29a0:	b480      	push	{r7}
    29a2:	b085      	sub	sp, #20
    29a4:	af00      	add	r7, sp, #0
    29a6:	6078      	str	r0, [r7, #4]
    29a8:	460b      	mov	r3, r1
    29aa:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
    29ac:	2300      	movs	r3, #0
    29ae:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
    29b0:	687b      	ldr	r3, [r7, #4]
    29b2:	881b      	ldrh	r3, [r3, #0]
    29b4:	b29a      	uxth	r2, r3
    29b6:	887b      	ldrh	r3, [r7, #2]
    29b8:	4013      	ands	r3, r2
    29ba:	b29b      	uxth	r3, r3
    29bc:	2b00      	cmp	r3, #0
    29be:	d002      	beq.n	29c6 <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
    29c0:	2301      	movs	r3, #1
    29c2:	73fb      	strb	r3, [r7, #15]
    29c4:	e001      	b.n	29ca <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
    29c6:	2300      	movs	r3, #0
    29c8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    29ca:	7bfb      	ldrb	r3, [r7, #15]
}
    29cc:	4618      	mov	r0, r3
    29ce:	3714      	adds	r7, #20
    29d0:	46bd      	mov	sp, r7
    29d2:	bc80      	pop	{r7}
    29d4:	4770      	bx	lr

000029d6 <USART_ClearFlag>:
  *   - TXE flag is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
    29d6:	b480      	push	{r7}
    29d8:	b083      	sub	sp, #12
    29da:	af00      	add	r7, sp, #0
    29dc:	6078      	str	r0, [r7, #4]
    29de:	460b      	mov	r3, r1
    29e0:	807b      	strh	r3, [r7, #2]
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
   
  USARTx->SR = (uint16_t)~USART_FLAG;
    29e2:	887b      	ldrh	r3, [r7, #2]
    29e4:	43db      	mvns	r3, r3
    29e6:	b29a      	uxth	r2, r3
    29e8:	687b      	ldr	r3, [r7, #4]
    29ea:	801a      	strh	r2, [r3, #0]
}
    29ec:	bf00      	nop
    29ee:	370c      	adds	r7, #12
    29f0:	46bd      	mov	sp, r7
    29f2:	bc80      	pop	{r7}
    29f4:	4770      	bx	lr

000029f6 <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
    29f6:	b480      	push	{r7}
    29f8:	b087      	sub	sp, #28
    29fa:	af00      	add	r7, sp, #0
    29fc:	6078      	str	r0, [r7, #4]
    29fe:	460b      	mov	r3, r1
    2a00:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
    2a02:	2300      	movs	r3, #0
    2a04:	60fb      	str	r3, [r7, #12]
    2a06:	2300      	movs	r3, #0
    2a08:	617b      	str	r3, [r7, #20]
    2a0a:	2300      	movs	r3, #0
    2a0c:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
    2a0e:	2300      	movs	r3, #0
    2a10:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
    2a12:	887b      	ldrh	r3, [r7, #2]
    2a14:	b2db      	uxtb	r3, r3
    2a16:	095b      	lsrs	r3, r3, #5
    2a18:	b2db      	uxtb	r3, r3
    2a1a:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
    2a1c:	887b      	ldrh	r3, [r7, #2]
    2a1e:	f003 031f 	and.w	r3, r3, #31
    2a22:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
    2a24:	2201      	movs	r2, #1
    2a26:	697b      	ldr	r3, [r7, #20]
    2a28:	fa02 f303 	lsl.w	r3, r2, r3
    2a2c:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
    2a2e:	68bb      	ldr	r3, [r7, #8]
    2a30:	2b01      	cmp	r3, #1
    2a32:	d107      	bne.n	2a44 <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
    2a34:	687b      	ldr	r3, [r7, #4]
    2a36:	899b      	ldrh	r3, [r3, #12]
    2a38:	b29b      	uxth	r3, r3
    2a3a:	461a      	mov	r2, r3
    2a3c:	697b      	ldr	r3, [r7, #20]
    2a3e:	4013      	ands	r3, r2
    2a40:	617b      	str	r3, [r7, #20]
    2a42:	e011      	b.n	2a68 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
    2a44:	68bb      	ldr	r3, [r7, #8]
    2a46:	2b02      	cmp	r3, #2
    2a48:	d107      	bne.n	2a5a <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
    2a4a:	687b      	ldr	r3, [r7, #4]
    2a4c:	8a1b      	ldrh	r3, [r3, #16]
    2a4e:	b29b      	uxth	r3, r3
    2a50:	461a      	mov	r2, r3
    2a52:	697b      	ldr	r3, [r7, #20]
    2a54:	4013      	ands	r3, r2
    2a56:	617b      	str	r3, [r7, #20]
    2a58:	e006      	b.n	2a68 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
    2a5a:	687b      	ldr	r3, [r7, #4]
    2a5c:	8a9b      	ldrh	r3, [r3, #20]
    2a5e:	b29b      	uxth	r3, r3
    2a60:	461a      	mov	r2, r3
    2a62:	697b      	ldr	r3, [r7, #20]
    2a64:	4013      	ands	r3, r2
    2a66:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
    2a68:	887b      	ldrh	r3, [r7, #2]
    2a6a:	0a1b      	lsrs	r3, r3, #8
    2a6c:	b29b      	uxth	r3, r3
    2a6e:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
    2a70:	2201      	movs	r2, #1
    2a72:	68fb      	ldr	r3, [r7, #12]
    2a74:	fa02 f303 	lsl.w	r3, r2, r3
    2a78:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
    2a7a:	687b      	ldr	r3, [r7, #4]
    2a7c:	881b      	ldrh	r3, [r3, #0]
    2a7e:	b29b      	uxth	r3, r3
    2a80:	461a      	mov	r2, r3
    2a82:	68fb      	ldr	r3, [r7, #12]
    2a84:	4013      	ands	r3, r2
    2a86:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
    2a88:	697b      	ldr	r3, [r7, #20]
    2a8a:	2b00      	cmp	r3, #0
    2a8c:	d005      	beq.n	2a9a <USART_GetITStatus+0xa4>
    2a8e:	68fb      	ldr	r3, [r7, #12]
    2a90:	2b00      	cmp	r3, #0
    2a92:	d002      	beq.n	2a9a <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
    2a94:	2301      	movs	r3, #1
    2a96:	74fb      	strb	r3, [r7, #19]
    2a98:	e001      	b.n	2a9e <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
    2a9a:	2300      	movs	r3, #0
    2a9c:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
    2a9e:	7cfb      	ldrb	r3, [r7, #19]
}
    2aa0:	4618      	mov	r0, r3
    2aa2:	371c      	adds	r7, #28
    2aa4:	46bd      	mov	sp, r7
    2aa6:	bc80      	pop	{r7}
    2aa8:	4770      	bx	lr

00002aaa <USART_ClearITPendingBit>:
  *   - TXE pending bit is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
    2aaa:	b480      	push	{r7}
    2aac:	b085      	sub	sp, #20
    2aae:	af00      	add	r7, sp, #0
    2ab0:	6078      	str	r0, [r7, #4]
    2ab2:	460b      	mov	r3, r1
    2ab4:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
    2ab6:	2300      	movs	r3, #0
    2ab8:	81fb      	strh	r3, [r7, #14]
    2aba:	2300      	movs	r3, #0
    2abc:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  bitpos = USART_IT >> 0x08;
    2abe:	887b      	ldrh	r3, [r7, #2]
    2ac0:	0a1b      	lsrs	r3, r3, #8
    2ac2:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
    2ac4:	89fb      	ldrh	r3, [r7, #14]
    2ac6:	2201      	movs	r2, #1
    2ac8:	fa02 f303 	lsl.w	r3, r2, r3
    2acc:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
    2ace:	89bb      	ldrh	r3, [r7, #12]
    2ad0:	43db      	mvns	r3, r3
    2ad2:	b29a      	uxth	r2, r3
    2ad4:	687b      	ldr	r3, [r7, #4]
    2ad6:	801a      	strh	r2, [r3, #0]
}
    2ad8:	bf00      	nop
    2ada:	3714      	adds	r7, #20
    2adc:	46bd      	mov	sp, r7
    2ade:	bc80      	pop	{r7}
    2ae0:	4770      	bx	lr
    2ae2:	bf00      	nop

00002ae4 <EXTI_DeInit>:
  * @brief  Deinitializes the EXTI peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void EXTI_DeInit(void)
{
    2ae4:	b480      	push	{r7}
    2ae6:	af00      	add	r7, sp, #0
  EXTI->IMR = 0x00000000;
    2ae8:	4b09      	ldr	r3, [pc, #36]	; (2b10 <EXTI_DeInit+0x2c>)
    2aea:	2200      	movs	r2, #0
    2aec:	601a      	str	r2, [r3, #0]
  EXTI->EMR = 0x00000000;
    2aee:	4b08      	ldr	r3, [pc, #32]	; (2b10 <EXTI_DeInit+0x2c>)
    2af0:	2200      	movs	r2, #0
    2af2:	605a      	str	r2, [r3, #4]
  EXTI->RTSR = 0x00000000; 
    2af4:	4b06      	ldr	r3, [pc, #24]	; (2b10 <EXTI_DeInit+0x2c>)
    2af6:	2200      	movs	r2, #0
    2af8:	609a      	str	r2, [r3, #8]
  EXTI->FTSR = 0x00000000; 
    2afa:	4b05      	ldr	r3, [pc, #20]	; (2b10 <EXTI_DeInit+0x2c>)
    2afc:	2200      	movs	r2, #0
    2afe:	60da      	str	r2, [r3, #12]
  EXTI->PR = 0x000FFFFF;
    2b00:	4b03      	ldr	r3, [pc, #12]	; (2b10 <EXTI_DeInit+0x2c>)
    2b02:	4a04      	ldr	r2, [pc, #16]	; (2b14 <EXTI_DeInit+0x30>)
    2b04:	615a      	str	r2, [r3, #20]
}
    2b06:	bf00      	nop
    2b08:	46bd      	mov	sp, r7
    2b0a:	bc80      	pop	{r7}
    2b0c:	4770      	bx	lr
    2b0e:	bf00      	nop
    2b10:	40010400 	.word	0x40010400
    2b14:	000fffff 	.word	0x000fffff

00002b18 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
    2b18:	b480      	push	{r7}
    2b1a:	b085      	sub	sp, #20
    2b1c:	af00      	add	r7, sp, #0
    2b1e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
    2b20:	2300      	movs	r3, #0
    2b22:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
    2b24:	4b34      	ldr	r3, [pc, #208]	; (2bf8 <EXTI_Init+0xe0>)
    2b26:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
    2b28:	687b      	ldr	r3, [r7, #4]
    2b2a:	799b      	ldrb	r3, [r3, #6]
    2b2c:	2b00      	cmp	r3, #0
    2b2e:	d04f      	beq.n	2bd0 <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
    2b30:	4b31      	ldr	r3, [pc, #196]	; (2bf8 <EXTI_Init+0xe0>)
    2b32:	681a      	ldr	r2, [r3, #0]
    2b34:	687b      	ldr	r3, [r7, #4]
    2b36:	681b      	ldr	r3, [r3, #0]
    2b38:	43db      	mvns	r3, r3
    2b3a:	492f      	ldr	r1, [pc, #188]	; (2bf8 <EXTI_Init+0xe0>)
    2b3c:	4013      	ands	r3, r2
    2b3e:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
    2b40:	4b2d      	ldr	r3, [pc, #180]	; (2bf8 <EXTI_Init+0xe0>)
    2b42:	685a      	ldr	r2, [r3, #4]
    2b44:	687b      	ldr	r3, [r7, #4]
    2b46:	681b      	ldr	r3, [r3, #0]
    2b48:	43db      	mvns	r3, r3
    2b4a:	492b      	ldr	r1, [pc, #172]	; (2bf8 <EXTI_Init+0xe0>)
    2b4c:	4013      	ands	r3, r2
    2b4e:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
    2b50:	687b      	ldr	r3, [r7, #4]
    2b52:	791b      	ldrb	r3, [r3, #4]
    2b54:	461a      	mov	r2, r3
    2b56:	68fb      	ldr	r3, [r7, #12]
    2b58:	4413      	add	r3, r2
    2b5a:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
    2b5c:	68fb      	ldr	r3, [r7, #12]
    2b5e:	6819      	ldr	r1, [r3, #0]
    2b60:	687b      	ldr	r3, [r7, #4]
    2b62:	681a      	ldr	r2, [r3, #0]
    2b64:	68fb      	ldr	r3, [r7, #12]
    2b66:	430a      	orrs	r2, r1
    2b68:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
    2b6a:	4b23      	ldr	r3, [pc, #140]	; (2bf8 <EXTI_Init+0xe0>)
    2b6c:	689a      	ldr	r2, [r3, #8]
    2b6e:	687b      	ldr	r3, [r7, #4]
    2b70:	681b      	ldr	r3, [r3, #0]
    2b72:	43db      	mvns	r3, r3
    2b74:	4920      	ldr	r1, [pc, #128]	; (2bf8 <EXTI_Init+0xe0>)
    2b76:	4013      	ands	r3, r2
    2b78:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
    2b7a:	4b1f      	ldr	r3, [pc, #124]	; (2bf8 <EXTI_Init+0xe0>)
    2b7c:	68da      	ldr	r2, [r3, #12]
    2b7e:	687b      	ldr	r3, [r7, #4]
    2b80:	681b      	ldr	r3, [r3, #0]
    2b82:	43db      	mvns	r3, r3
    2b84:	491c      	ldr	r1, [pc, #112]	; (2bf8 <EXTI_Init+0xe0>)
    2b86:	4013      	ands	r3, r2
    2b88:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
    2b8a:	687b      	ldr	r3, [r7, #4]
    2b8c:	795b      	ldrb	r3, [r3, #5]
    2b8e:	2b10      	cmp	r3, #16
    2b90:	d10e      	bne.n	2bb0 <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
    2b92:	4b19      	ldr	r3, [pc, #100]	; (2bf8 <EXTI_Init+0xe0>)
    2b94:	689a      	ldr	r2, [r3, #8]
    2b96:	687b      	ldr	r3, [r7, #4]
    2b98:	681b      	ldr	r3, [r3, #0]
    2b9a:	4917      	ldr	r1, [pc, #92]	; (2bf8 <EXTI_Init+0xe0>)
    2b9c:	4313      	orrs	r3, r2
    2b9e:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
    2ba0:	4b15      	ldr	r3, [pc, #84]	; (2bf8 <EXTI_Init+0xe0>)
    2ba2:	68da      	ldr	r2, [r3, #12]
    2ba4:	687b      	ldr	r3, [r7, #4]
    2ba6:	681b      	ldr	r3, [r3, #0]
    2ba8:	4913      	ldr	r1, [pc, #76]	; (2bf8 <EXTI_Init+0xe0>)
    2baa:	4313      	orrs	r3, r2
    2bac:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
    2bae:	e01d      	b.n	2bec <EXTI_Init+0xd4>
      tmp = (uint32_t)EXTI_BASE;
    2bb0:	4b11      	ldr	r3, [pc, #68]	; (2bf8 <EXTI_Init+0xe0>)
    2bb2:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
    2bb4:	687b      	ldr	r3, [r7, #4]
    2bb6:	795b      	ldrb	r3, [r3, #5]
    2bb8:	461a      	mov	r2, r3
    2bba:	68fb      	ldr	r3, [r7, #12]
    2bbc:	4413      	add	r3, r2
    2bbe:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
    2bc0:	68fb      	ldr	r3, [r7, #12]
    2bc2:	6819      	ldr	r1, [r3, #0]
    2bc4:	687b      	ldr	r3, [r7, #4]
    2bc6:	681a      	ldr	r2, [r3, #0]
    2bc8:	68fb      	ldr	r3, [r7, #12]
    2bca:	430a      	orrs	r2, r1
    2bcc:	601a      	str	r2, [r3, #0]
}
    2bce:	e00d      	b.n	2bec <EXTI_Init+0xd4>
    tmp += EXTI_InitStruct->EXTI_Mode;
    2bd0:	687b      	ldr	r3, [r7, #4]
    2bd2:	791b      	ldrb	r3, [r3, #4]
    2bd4:	461a      	mov	r2, r3
    2bd6:	68fb      	ldr	r3, [r7, #12]
    2bd8:	4413      	add	r3, r2
    2bda:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
    2bdc:	68fb      	ldr	r3, [r7, #12]
    2bde:	6819      	ldr	r1, [r3, #0]
    2be0:	687b      	ldr	r3, [r7, #4]
    2be2:	681b      	ldr	r3, [r3, #0]
    2be4:	43da      	mvns	r2, r3
    2be6:	68fb      	ldr	r3, [r7, #12]
    2be8:	400a      	ands	r2, r1
    2bea:	601a      	str	r2, [r3, #0]
}
    2bec:	bf00      	nop
    2bee:	3714      	adds	r7, #20
    2bf0:	46bd      	mov	sp, r7
    2bf2:	bc80      	pop	{r7}
    2bf4:	4770      	bx	lr
    2bf6:	bf00      	nop
    2bf8:	40010400 	.word	0x40010400

00002bfc <EXTI_StructInit>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
    2bfc:	b480      	push	{r7}
    2bfe:	b083      	sub	sp, #12
    2c00:	af00      	add	r7, sp, #0
    2c02:	6078      	str	r0, [r7, #4]
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
    2c04:	687b      	ldr	r3, [r7, #4]
    2c06:	2200      	movs	r2, #0
    2c08:	601a      	str	r2, [r3, #0]
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
    2c0a:	687b      	ldr	r3, [r7, #4]
    2c0c:	2200      	movs	r2, #0
    2c0e:	711a      	strb	r2, [r3, #4]
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
    2c10:	687b      	ldr	r3, [r7, #4]
    2c12:	220c      	movs	r2, #12
    2c14:	715a      	strb	r2, [r3, #5]
  EXTI_InitStruct->EXTI_LineCmd = DISABLE;
    2c16:	687b      	ldr	r3, [r7, #4]
    2c18:	2200      	movs	r2, #0
    2c1a:	719a      	strb	r2, [r3, #6]
}
    2c1c:	bf00      	nop
    2c1e:	370c      	adds	r7, #12
    2c20:	46bd      	mov	sp, r7
    2c22:	bc80      	pop	{r7}
    2c24:	4770      	bx	lr

00002c26 <EXTI_GenerateSWInterrupt>:
  * @param  EXTI_Line: specifies the EXTI lines to be enabled or disabled.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..19).
  * @retval None
  */
void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line)
{
    2c26:	b480      	push	{r7}
    2c28:	b083      	sub	sp, #12
    2c2a:	af00      	add	r7, sp, #0
    2c2c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->SWIER |= EXTI_Line;
    2c2e:	4b05      	ldr	r3, [pc, #20]	; (2c44 <EXTI_GenerateSWInterrupt+0x1e>)
    2c30:	691a      	ldr	r2, [r3, #16]
    2c32:	4904      	ldr	r1, [pc, #16]	; (2c44 <EXTI_GenerateSWInterrupt+0x1e>)
    2c34:	687b      	ldr	r3, [r7, #4]
    2c36:	4313      	orrs	r3, r2
    2c38:	610b      	str	r3, [r1, #16]
}
    2c3a:	bf00      	nop
    2c3c:	370c      	adds	r7, #12
    2c3e:	46bd      	mov	sp, r7
    2c40:	bc80      	pop	{r7}
    2c42:	4770      	bx	lr
    2c44:	40010400 	.word	0x40010400

00002c48 <EXTI_GetFlagStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
FlagStatus EXTI_GetFlagStatus(uint32_t EXTI_Line)
{
    2c48:	b480      	push	{r7}
    2c4a:	b085      	sub	sp, #20
    2c4c:	af00      	add	r7, sp, #0
    2c4e:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
    2c50:	2300      	movs	r3, #0
    2c52:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
    2c54:	4b08      	ldr	r3, [pc, #32]	; (2c78 <EXTI_GetFlagStatus+0x30>)
    2c56:	695a      	ldr	r2, [r3, #20]
    2c58:	687b      	ldr	r3, [r7, #4]
    2c5a:	4013      	ands	r3, r2
    2c5c:	2b00      	cmp	r3, #0
    2c5e:	d002      	beq.n	2c66 <EXTI_GetFlagStatus+0x1e>
  {
    bitstatus = SET;
    2c60:	2301      	movs	r3, #1
    2c62:	73fb      	strb	r3, [r7, #15]
    2c64:	e001      	b.n	2c6a <EXTI_GetFlagStatus+0x22>
  }
  else
  {
    bitstatus = RESET;
    2c66:	2300      	movs	r3, #0
    2c68:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    2c6a:	7bfb      	ldrb	r3, [r7, #15]
}
    2c6c:	4618      	mov	r0, r3
    2c6e:	3714      	adds	r7, #20
    2c70:	46bd      	mov	sp, r7
    2c72:	bc80      	pop	{r7}
    2c74:	4770      	bx	lr
    2c76:	bf00      	nop
    2c78:	40010400 	.word	0x40010400

00002c7c <EXTI_ClearFlag>:
  * @param  EXTI_Line: specifies the EXTI lines flags to clear.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..19).
  * @retval None
  */
void EXTI_ClearFlag(uint32_t EXTI_Line)
{
    2c7c:	b480      	push	{r7}
    2c7e:	b083      	sub	sp, #12
    2c80:	af00      	add	r7, sp, #0
    2c82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
    2c84:	4a03      	ldr	r2, [pc, #12]	; (2c94 <EXTI_ClearFlag+0x18>)
    2c86:	687b      	ldr	r3, [r7, #4]
    2c88:	6153      	str	r3, [r2, #20]
}
    2c8a:	bf00      	nop
    2c8c:	370c      	adds	r7, #12
    2c8e:	46bd      	mov	sp, r7
    2c90:	bc80      	pop	{r7}
    2c92:	4770      	bx	lr
    2c94:	40010400 	.word	0x40010400

00002c98 <EXTI_GetITStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
    2c98:	b480      	push	{r7}
    2c9a:	b085      	sub	sp, #20
    2c9c:	af00      	add	r7, sp, #0
    2c9e:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
    2ca0:	2300      	movs	r3, #0
    2ca2:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
    2ca4:	2300      	movs	r3, #0
    2ca6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
    2ca8:	4b0c      	ldr	r3, [pc, #48]	; (2cdc <EXTI_GetITStatus+0x44>)
    2caa:	681b      	ldr	r3, [r3, #0]
    2cac:	687a      	ldr	r2, [r7, #4]
    2cae:	4013      	ands	r3, r2
    2cb0:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
    2cb2:	4b0a      	ldr	r3, [pc, #40]	; (2cdc <EXTI_GetITStatus+0x44>)
    2cb4:	695a      	ldr	r2, [r3, #20]
    2cb6:	687b      	ldr	r3, [r7, #4]
    2cb8:	4013      	ands	r3, r2
    2cba:	2b00      	cmp	r3, #0
    2cbc:	d005      	beq.n	2cca <EXTI_GetITStatus+0x32>
    2cbe:	68bb      	ldr	r3, [r7, #8]
    2cc0:	2b00      	cmp	r3, #0
    2cc2:	d002      	beq.n	2cca <EXTI_GetITStatus+0x32>
  {
    bitstatus = SET;
    2cc4:	2301      	movs	r3, #1
    2cc6:	73fb      	strb	r3, [r7, #15]
    2cc8:	e001      	b.n	2cce <EXTI_GetITStatus+0x36>
  }
  else
  {
    bitstatus = RESET;
    2cca:	2300      	movs	r3, #0
    2ccc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    2cce:	7bfb      	ldrb	r3, [r7, #15]
}
    2cd0:	4618      	mov	r0, r3
    2cd2:	3714      	adds	r7, #20
    2cd4:	46bd      	mov	sp, r7
    2cd6:	bc80      	pop	{r7}
    2cd8:	4770      	bx	lr
    2cda:	bf00      	nop
    2cdc:	40010400 	.word	0x40010400

00002ce0 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..19).
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
    2ce0:	b480      	push	{r7}
    2ce2:	b083      	sub	sp, #12
    2ce4:	af00      	add	r7, sp, #0
    2ce6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
    2ce8:	4a03      	ldr	r2, [pc, #12]	; (2cf8 <EXTI_ClearITPendingBit+0x18>)
    2cea:	687b      	ldr	r3, [r7, #4]
    2cec:	6153      	str	r3, [r2, #20]
}
    2cee:	bf00      	nop
    2cf0:	370c      	adds	r7, #12
    2cf2:	46bd      	mov	sp, r7
    2cf4:	bc80      	pop	{r7}
    2cf6:	4770      	bx	lr
    2cf8:	40010400 	.word	0x40010400

00002cfc <ADC_DeInit>:
  * @brief  Deinitializes the ADCx peripheral registers to their default reset values.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_DeInit(ADC_TypeDef* ADCx)
{
    2cfc:	b580      	push	{r7, lr}
    2cfe:	b082      	sub	sp, #8
    2d00:	af00      	add	r7, sp, #0
    2d02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  if (ADCx == ADC1)
    2d04:	687b      	ldr	r3, [r7, #4]
    2d06:	4a17      	ldr	r2, [pc, #92]	; (2d64 <ADC_DeInit+0x68>)
    2d08:	4293      	cmp	r3, r2
    2d0a:	d10a      	bne.n	2d22 <ADC_DeInit+0x26>
  {
    /* Enable ADC1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
    2d0c:	2101      	movs	r1, #1
    2d0e:	f44f 7000 	mov.w	r0, #512	; 0x200
    2d12:	f7fe feaf 	bl	1a74 <RCC_APB2PeriphResetCmd>
    /* Release ADC1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
    2d16:	2100      	movs	r1, #0
    2d18:	f44f 7000 	mov.w	r0, #512	; 0x200
    2d1c:	f7fe feaa 	bl	1a74 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
    }
  }
}
    2d20:	e01c      	b.n	2d5c <ADC_DeInit+0x60>
  else if (ADCx == ADC2)
    2d22:	687b      	ldr	r3, [r7, #4]
    2d24:	4a10      	ldr	r2, [pc, #64]	; (2d68 <ADC_DeInit+0x6c>)
    2d26:	4293      	cmp	r3, r2
    2d28:	d10a      	bne.n	2d40 <ADC_DeInit+0x44>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE);
    2d2a:	2101      	movs	r1, #1
    2d2c:	f44f 6080 	mov.w	r0, #1024	; 0x400
    2d30:	f7fe fea0 	bl	1a74 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
    2d34:	2100      	movs	r1, #0
    2d36:	f44f 6080 	mov.w	r0, #1024	; 0x400
    2d3a:	f7fe fe9b 	bl	1a74 <RCC_APB2PeriphResetCmd>
}
    2d3e:	e00d      	b.n	2d5c <ADC_DeInit+0x60>
    if (ADCx == ADC3)
    2d40:	687b      	ldr	r3, [r7, #4]
    2d42:	4a0a      	ldr	r2, [pc, #40]	; (2d6c <ADC_DeInit+0x70>)
    2d44:	4293      	cmp	r3, r2
    2d46:	d109      	bne.n	2d5c <ADC_DeInit+0x60>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
    2d48:	2101      	movs	r1, #1
    2d4a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    2d4e:	f7fe fe91 	bl	1a74 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
    2d52:	2100      	movs	r1, #0
    2d54:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    2d58:	f7fe fe8c 	bl	1a74 <RCC_APB2PeriphResetCmd>
}
    2d5c:	bf00      	nop
    2d5e:	3708      	adds	r7, #8
    2d60:	46bd      	mov	sp, r7
    2d62:	bd80      	pop	{r7, pc}
    2d64:	40012400 	.word	0x40012400
    2d68:	40012800 	.word	0x40012800
    2d6c:	40013c00 	.word	0x40013c00

00002d70 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
    2d70:	b480      	push	{r7}
    2d72:	b085      	sub	sp, #20
    2d74:	af00      	add	r7, sp, #0
    2d76:	6078      	str	r0, [r7, #4]
    2d78:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
    2d7a:	2300      	movs	r3, #0
    2d7c:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
    2d7e:	2300      	movs	r3, #0
    2d80:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
    2d82:	687b      	ldr	r3, [r7, #4]
    2d84:	685b      	ldr	r3, [r3, #4]
    2d86:	60fb      	str	r3, [r7, #12]
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
    2d88:	68fb      	ldr	r3, [r7, #12]
    2d8a:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
    2d8e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    2d92:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8));
    2d94:	683b      	ldr	r3, [r7, #0]
    2d96:	681a      	ldr	r2, [r3, #0]
    2d98:	683b      	ldr	r3, [r7, #0]
    2d9a:	791b      	ldrb	r3, [r3, #4]
    2d9c:	021b      	lsls	r3, r3, #8
    2d9e:	4313      	orrs	r3, r2
    2da0:	68fa      	ldr	r2, [r7, #12]
    2da2:	4313      	orrs	r3, r2
    2da4:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
    2da6:	687b      	ldr	r3, [r7, #4]
    2da8:	68fa      	ldr	r2, [r7, #12]
    2daa:	605a      	str	r2, [r3, #4]

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
    2dac:	687b      	ldr	r3, [r7, #4]
    2dae:	689b      	ldr	r3, [r3, #8]
    2db0:	60fb      	str	r3, [r7, #12]
  /* Clear CONT, ALIGN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_Mask;
    2db2:	68fa      	ldr	r2, [r7, #12]
    2db4:	4b16      	ldr	r3, [pc, #88]	; (2e10 <ADC_Init+0xa0>)
    2db6:	4013      	ands	r3, r2
    2db8:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
    2dba:	683b      	ldr	r3, [r7, #0]
    2dbc:	68da      	ldr	r2, [r3, #12]
    2dbe:	683b      	ldr	r3, [r7, #0]
    2dc0:	689b      	ldr	r3, [r3, #8]
    2dc2:	431a      	orrs	r2, r3
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
    2dc4:	683b      	ldr	r3, [r7, #0]
    2dc6:	795b      	ldrb	r3, [r3, #5]
    2dc8:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
    2dca:	4313      	orrs	r3, r2
    2dcc:	68fa      	ldr	r2, [r7, #12]
    2dce:	4313      	orrs	r3, r2
    2dd0:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
    2dd2:	687b      	ldr	r3, [r7, #4]
    2dd4:	68fa      	ldr	r2, [r7, #12]
    2dd6:	609a      	str	r2, [r3, #8]

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
    2dd8:	687b      	ldr	r3, [r7, #4]
    2dda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    2ddc:	60fb      	str	r3, [r7, #12]
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
    2dde:	68fb      	ldr	r3, [r7, #12]
    2de0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    2de4:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (uint8_t) (ADC_InitStruct->ADC_NbrOfChannel - (uint8_t)1);
    2de6:	683b      	ldr	r3, [r7, #0]
    2de8:	7c1b      	ldrb	r3, [r3, #16]
    2dea:	3b01      	subs	r3, #1
    2dec:	b2da      	uxtb	r2, r3
    2dee:	7afb      	ldrb	r3, [r7, #11]
    2df0:	4313      	orrs	r3, r2
    2df2:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= (uint32_t)tmpreg2 << 20;
    2df4:	7afb      	ldrb	r3, [r7, #11]
    2df6:	051b      	lsls	r3, r3, #20
    2df8:	68fa      	ldr	r2, [r7, #12]
    2dfa:	4313      	orrs	r3, r2
    2dfc:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
    2dfe:	687b      	ldr	r3, [r7, #4]
    2e00:	68fa      	ldr	r2, [r7, #12]
    2e02:	62da      	str	r2, [r3, #44]	; 0x2c
}
    2e04:	bf00      	nop
    2e06:	3714      	adds	r7, #20
    2e08:	46bd      	mov	sp, r7
    2e0a:	bc80      	pop	{r7}
    2e0c:	4770      	bx	lr
    2e0e:	bf00      	nop
    2e10:	fff1f7fd 	.word	0xfff1f7fd

00002e14 <ADC_StructInit>:
  * @brief  Fills each ADC_InitStruct member with its default value.
  * @param  ADC_InitStruct : pointer to an ADC_InitTypeDef structure which will be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
    2e14:	b480      	push	{r7}
    2e16:	b083      	sub	sp, #12
    2e18:	af00      	add	r7, sp, #0
    2e1a:	6078      	str	r0, [r7, #4]
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Mode = ADC_Mode_Independent;
    2e1c:	687b      	ldr	r3, [r7, #4]
    2e1e:	2200      	movs	r2, #0
    2e20:	601a      	str	r2, [r3, #0]
  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
    2e22:	687b      	ldr	r3, [r7, #4]
    2e24:	2200      	movs	r2, #0
    2e26:	711a      	strb	r2, [r3, #4]
  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
    2e28:	687b      	ldr	r3, [r7, #4]
    2e2a:	2200      	movs	r2, #0
    2e2c:	715a      	strb	r2, [r3, #5]
  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
    2e2e:	687b      	ldr	r3, [r7, #4]
    2e30:	2200      	movs	r2, #0
    2e32:	609a      	str	r2, [r3, #8]
  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
    2e34:	687b      	ldr	r3, [r7, #4]
    2e36:	2200      	movs	r2, #0
    2e38:	60da      	str	r2, [r3, #12]
  /* Initialize the ADC_NbrOfChannel member */
  ADC_InitStruct->ADC_NbrOfChannel = 1;
    2e3a:	687b      	ldr	r3, [r7, #4]
    2e3c:	2201      	movs	r2, #1
    2e3e:	741a      	strb	r2, [r3, #16]
}
    2e40:	bf00      	nop
    2e42:	370c      	adds	r7, #12
    2e44:	46bd      	mov	sp, r7
    2e46:	bc80      	pop	{r7}
    2e48:	4770      	bx	lr

00002e4a <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    2e4a:	b480      	push	{r7}
    2e4c:	b083      	sub	sp, #12
    2e4e:	af00      	add	r7, sp, #0
    2e50:	6078      	str	r0, [r7, #4]
    2e52:	460b      	mov	r3, r1
    2e54:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    2e56:	78fb      	ldrb	r3, [r7, #3]
    2e58:	2b00      	cmp	r3, #0
    2e5a:	d006      	beq.n	2e6a <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
    2e5c:	687b      	ldr	r3, [r7, #4]
    2e5e:	689b      	ldr	r3, [r3, #8]
    2e60:	f043 0201 	orr.w	r2, r3, #1
    2e64:	687b      	ldr	r3, [r7, #4]
    2e66:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
  }
}
    2e68:	e005      	b.n	2e76 <ADC_Cmd+0x2c>
    ADCx->CR2 &= CR2_ADON_Reset;
    2e6a:	687b      	ldr	r3, [r7, #4]
    2e6c:	689b      	ldr	r3, [r3, #8]
    2e6e:	f023 0201 	bic.w	r2, r3, #1
    2e72:	687b      	ldr	r3, [r7, #4]
    2e74:	609a      	str	r2, [r3, #8]
}
    2e76:	bf00      	nop
    2e78:	370c      	adds	r7, #12
    2e7a:	46bd      	mov	sp, r7
    2e7c:	bc80      	pop	{r7}
    2e7e:	4770      	bx	lr

00002e80 <ADC_DMACmd>:
  * @param  NewState: new state of the selected ADC DMA transfer.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    2e80:	b480      	push	{r7}
    2e82:	b083      	sub	sp, #12
    2e84:	af00      	add	r7, sp, #0
    2e86:	6078      	str	r0, [r7, #4]
    2e88:	460b      	mov	r3, r1
    2e8a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    2e8c:	78fb      	ldrb	r3, [r7, #3]
    2e8e:	2b00      	cmp	r3, #0
    2e90:	d006      	beq.n	2ea0 <ADC_DMACmd+0x20>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
    2e92:	687b      	ldr	r3, [r7, #4]
    2e94:	689b      	ldr	r3, [r3, #8]
    2e96:	f443 7280 	orr.w	r2, r3, #256	; 0x100
    2e9a:	687b      	ldr	r3, [r7, #4]
    2e9c:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= CR2_DMA_Reset;
  }
}
    2e9e:	e005      	b.n	2eac <ADC_DMACmd+0x2c>
    ADCx->CR2 &= CR2_DMA_Reset;
    2ea0:	687b      	ldr	r3, [r7, #4]
    2ea2:	689b      	ldr	r3, [r3, #8]
    2ea4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
    2ea8:	687b      	ldr	r3, [r7, #4]
    2eaa:	609a      	str	r2, [r3, #8]
}
    2eac:	bf00      	nop
    2eae:	370c      	adds	r7, #12
    2eb0:	46bd      	mov	sp, r7
    2eb2:	bc80      	pop	{r7}
    2eb4:	4770      	bx	lr

00002eb6 <ADC_ITConfig>:
  * @param  NewState: new state of the specified ADC interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ITConfig(ADC_TypeDef* ADCx, uint16_t ADC_IT, FunctionalState NewState)
{
    2eb6:	b480      	push	{r7}
    2eb8:	b085      	sub	sp, #20
    2eba:	af00      	add	r7, sp, #0
    2ebc:	6078      	str	r0, [r7, #4]
    2ebe:	460b      	mov	r3, r1
    2ec0:	807b      	strh	r3, [r7, #2]
    2ec2:	4613      	mov	r3, r2
    2ec4:	707b      	strb	r3, [r7, #1]
  uint8_t itmask = 0;
    2ec6:	2300      	movs	r3, #0
    2ec8:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
    2eca:	887b      	ldrh	r3, [r7, #2]
    2ecc:	73fb      	strb	r3, [r7, #15]
  if (NewState != DISABLE)
    2ece:	787b      	ldrb	r3, [r7, #1]
    2ed0:	2b00      	cmp	r3, #0
    2ed2:	d006      	beq.n	2ee2 <ADC_ITConfig+0x2c>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
    2ed4:	687b      	ldr	r3, [r7, #4]
    2ed6:	685a      	ldr	r2, [r3, #4]
    2ed8:	7bfb      	ldrb	r3, [r7, #15]
    2eda:	431a      	orrs	r2, r3
    2edc:	687b      	ldr	r3, [r7, #4]
    2ede:	605a      	str	r2, [r3, #4]
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
  }
}
    2ee0:	e006      	b.n	2ef0 <ADC_ITConfig+0x3a>
    ADCx->CR1 &= (~(uint32_t)itmask);
    2ee2:	687b      	ldr	r3, [r7, #4]
    2ee4:	685a      	ldr	r2, [r3, #4]
    2ee6:	7bfb      	ldrb	r3, [r7, #15]
    2ee8:	43db      	mvns	r3, r3
    2eea:	401a      	ands	r2, r3
    2eec:	687b      	ldr	r3, [r7, #4]
    2eee:	605a      	str	r2, [r3, #4]
}
    2ef0:	bf00      	nop
    2ef2:	3714      	adds	r7, #20
    2ef4:	46bd      	mov	sp, r7
    2ef6:	bc80      	pop	{r7}
    2ef8:	4770      	bx	lr

00002efa <ADC_ResetCalibration>:
  * @brief  Resets the selected ADC calibration registers.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_ResetCalibration(ADC_TypeDef* ADCx)
{
    2efa:	b480      	push	{r7}
    2efc:	b083      	sub	sp, #12
    2efe:	af00      	add	r7, sp, #0
    2f00:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Resets the selected ADC calibration registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
    2f02:	687b      	ldr	r3, [r7, #4]
    2f04:	689b      	ldr	r3, [r3, #8]
    2f06:	f043 0208 	orr.w	r2, r3, #8
    2f0a:	687b      	ldr	r3, [r7, #4]
    2f0c:	609a      	str	r2, [r3, #8]
}
    2f0e:	bf00      	nop
    2f10:	370c      	adds	r7, #12
    2f12:	46bd      	mov	sp, r7
    2f14:	bc80      	pop	{r7}
    2f16:	4770      	bx	lr

00002f18 <ADC_GetResetCalibrationStatus>:
  * @brief  Gets the selected ADC reset calibration registers status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC reset calibration registers (SET or RESET).
  */
FlagStatus ADC_GetResetCalibrationStatus(ADC_TypeDef* ADCx)
{
    2f18:	b480      	push	{r7}
    2f1a:	b085      	sub	sp, #20
    2f1c:	af00      	add	r7, sp, #0
    2f1e:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
    2f20:	2300      	movs	r3, #0
    2f22:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (uint32_t)RESET)
    2f24:	687b      	ldr	r3, [r7, #4]
    2f26:	689b      	ldr	r3, [r3, #8]
    2f28:	f003 0308 	and.w	r3, r3, #8
    2f2c:	2b00      	cmp	r3, #0
    2f2e:	d002      	beq.n	2f36 <ADC_GetResetCalibrationStatus+0x1e>
  {
    /* RSTCAL bit is set */
    bitstatus = SET;
    2f30:	2301      	movs	r3, #1
    2f32:	73fb      	strb	r3, [r7, #15]
    2f34:	e001      	b.n	2f3a <ADC_GetResetCalibrationStatus+0x22>
  }
  else
  {
    /* RSTCAL bit is reset */
    bitstatus = RESET;
    2f36:	2300      	movs	r3, #0
    2f38:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the RSTCAL bit status */
  return  bitstatus;
    2f3a:	7bfb      	ldrb	r3, [r7, #15]
}
    2f3c:	4618      	mov	r0, r3
    2f3e:	3714      	adds	r7, #20
    2f40:	46bd      	mov	sp, r7
    2f42:	bc80      	pop	{r7}
    2f44:	4770      	bx	lr

00002f46 <ADC_StartCalibration>:
  * @brief  Starts the selected ADC calibration process.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_StartCalibration(ADC_TypeDef* ADCx)
{
    2f46:	b480      	push	{r7}
    2f48:	b083      	sub	sp, #12
    2f4a:	af00      	add	r7, sp, #0
    2f4c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
    2f4e:	687b      	ldr	r3, [r7, #4]
    2f50:	689b      	ldr	r3, [r3, #8]
    2f52:	f043 0204 	orr.w	r2, r3, #4
    2f56:	687b      	ldr	r3, [r7, #4]
    2f58:	609a      	str	r2, [r3, #8]
}
    2f5a:	bf00      	nop
    2f5c:	370c      	adds	r7, #12
    2f5e:	46bd      	mov	sp, r7
    2f60:	bc80      	pop	{r7}
    2f62:	4770      	bx	lr

00002f64 <ADC_GetCalibrationStatus>:
  * @brief  Gets the selected ADC calibration status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC calibration (SET or RESET).
  */
FlagStatus ADC_GetCalibrationStatus(ADC_TypeDef* ADCx)
{
    2f64:	b480      	push	{r7}
    2f66:	b085      	sub	sp, #20
    2f68:	af00      	add	r7, sp, #0
    2f6a:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
    2f6c:	2300      	movs	r3, #0
    2f6e:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (uint32_t)RESET)
    2f70:	687b      	ldr	r3, [r7, #4]
    2f72:	689b      	ldr	r3, [r3, #8]
    2f74:	f003 0304 	and.w	r3, r3, #4
    2f78:	2b00      	cmp	r3, #0
    2f7a:	d002      	beq.n	2f82 <ADC_GetCalibrationStatus+0x1e>
  {
    /* CAL bit is set: calibration on going */
    bitstatus = SET;
    2f7c:	2301      	movs	r3, #1
    2f7e:	73fb      	strb	r3, [r7, #15]
    2f80:	e001      	b.n	2f86 <ADC_GetCalibrationStatus+0x22>
  }
  else
  {
    /* CAL bit is reset: end of calibration */
    bitstatus = RESET;
    2f82:	2300      	movs	r3, #0
    2f84:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the CAL bit status */
  return  bitstatus;
    2f86:	7bfb      	ldrb	r3, [r7, #15]
}
    2f88:	4618      	mov	r0, r3
    2f8a:	3714      	adds	r7, #20
    2f8c:	46bd      	mov	sp, r7
    2f8e:	bc80      	pop	{r7}
    2f90:	4770      	bx	lr

00002f92 <ADC_SoftwareStartConvCmd>:
  * @param  NewState: new state of the selected ADC software start conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_SoftwareStartConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    2f92:	b480      	push	{r7}
    2f94:	b083      	sub	sp, #12
    2f96:	af00      	add	r7, sp, #0
    2f98:	6078      	str	r0, [r7, #4]
    2f9a:	460b      	mov	r3, r1
    2f9c:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    2f9e:	78fb      	ldrb	r3, [r7, #3]
    2fa0:	2b00      	cmp	r3, #0
    2fa2:	d006      	beq.n	2fb2 <ADC_SoftwareStartConvCmd+0x20>
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
    2fa4:	687b      	ldr	r3, [r7, #4]
    2fa6:	689b      	ldr	r3, [r3, #8]
    2fa8:	f443 02a0 	orr.w	r2, r3, #5242880	; 0x500000
    2fac:	687b      	ldr	r3, [r7, #4]
    2fae:	609a      	str	r2, [r3, #8]
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
  }
}
    2fb0:	e005      	b.n	2fbe <ADC_SoftwareStartConvCmd+0x2c>
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
    2fb2:	687b      	ldr	r3, [r7, #4]
    2fb4:	689b      	ldr	r3, [r3, #8]
    2fb6:	f423 02a0 	bic.w	r2, r3, #5242880	; 0x500000
    2fba:	687b      	ldr	r3, [r7, #4]
    2fbc:	609a      	str	r2, [r3, #8]
}
    2fbe:	bf00      	nop
    2fc0:	370c      	adds	r7, #12
    2fc2:	46bd      	mov	sp, r7
    2fc4:	bc80      	pop	{r7}
    2fc6:	4770      	bx	lr

00002fc8 <ADC_GetSoftwareStartConvStatus>:
  * @brief  Gets the selected ADC Software start conversion Status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC software start conversion (SET or RESET).
  */
FlagStatus ADC_GetSoftwareStartConvStatus(ADC_TypeDef* ADCx)
{
    2fc8:	b480      	push	{r7}
    2fca:	b085      	sub	sp, #20
    2fcc:	af00      	add	r7, sp, #0
    2fce:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
    2fd0:	2300      	movs	r3, #0
    2fd2:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of SWSTART bit */
  if ((ADCx->CR2 & CR2_SWSTART_Set) != (uint32_t)RESET)
    2fd4:	687b      	ldr	r3, [r7, #4]
    2fd6:	689b      	ldr	r3, [r3, #8]
    2fd8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
    2fdc:	2b00      	cmp	r3, #0
    2fde:	d002      	beq.n	2fe6 <ADC_GetSoftwareStartConvStatus+0x1e>
  {
    /* SWSTART bit is set */
    bitstatus = SET;
    2fe0:	2301      	movs	r3, #1
    2fe2:	73fb      	strb	r3, [r7, #15]
    2fe4:	e001      	b.n	2fea <ADC_GetSoftwareStartConvStatus+0x22>
  }
  else
  {
    /* SWSTART bit is reset */
    bitstatus = RESET;
    2fe6:	2300      	movs	r3, #0
    2fe8:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SWSTART bit status */
  return  bitstatus;
    2fea:	7bfb      	ldrb	r3, [r7, #15]
}
    2fec:	4618      	mov	r0, r3
    2fee:	3714      	adds	r7, #20
    2ff0:	46bd      	mov	sp, r7
    2ff2:	bc80      	pop	{r7}
    2ff4:	4770      	bx	lr

00002ff6 <ADC_DiscModeChannelCountConfig>:
  * @param  Number: specifies the discontinuous mode regular channel
  *         count value. This number must be between 1 and 8.
  * @retval None
  */
void ADC_DiscModeChannelCountConfig(ADC_TypeDef* ADCx, uint8_t Number)
{
    2ff6:	b480      	push	{r7}
    2ff8:	b085      	sub	sp, #20
    2ffa:	af00      	add	r7, sp, #0
    2ffc:	6078      	str	r0, [r7, #4]
    2ffe:	460b      	mov	r3, r1
    3000:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg1 = 0;
    3002:	2300      	movs	r3, #0
    3004:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg2 = 0;
    3006:	2300      	movs	r3, #0
    3008:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));
  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
    300a:	687b      	ldr	r3, [r7, #4]
    300c:	685b      	ldr	r3, [r3, #4]
    300e:	60fb      	str	r3, [r7, #12]
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
    3010:	68fb      	ldr	r3, [r7, #12]
    3012:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
    3016:	60fb      	str	r3, [r7, #12]
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
    3018:	78fb      	ldrb	r3, [r7, #3]
    301a:	3b01      	subs	r3, #1
    301c:	60bb      	str	r3, [r7, #8]
  tmpreg1 |= tmpreg2 << 13;
    301e:	68bb      	ldr	r3, [r7, #8]
    3020:	035b      	lsls	r3, r3, #13
    3022:	68fa      	ldr	r2, [r7, #12]
    3024:	4313      	orrs	r3, r2
    3026:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->CR1 = tmpreg1;
    3028:	687b      	ldr	r3, [r7, #4]
    302a:	68fa      	ldr	r2, [r7, #12]
    302c:	605a      	str	r2, [r3, #4]
}
    302e:	bf00      	nop
    3030:	3714      	adds	r7, #20
    3032:	46bd      	mov	sp, r7
    3034:	bc80      	pop	{r7}
    3036:	4770      	bx	lr

00003038 <ADC_DiscModeCmd>:
  *         on regular group channel.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    3038:	b480      	push	{r7}
    303a:	b083      	sub	sp, #12
    303c:	af00      	add	r7, sp, #0
    303e:	6078      	str	r0, [r7, #4]
    3040:	460b      	mov	r3, r1
    3042:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    3044:	78fb      	ldrb	r3, [r7, #3]
    3046:	2b00      	cmp	r3, #0
    3048:	d006      	beq.n	3058 <ADC_DiscModeCmd+0x20>
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
    304a:	687b      	ldr	r3, [r7, #4]
    304c:	685b      	ldr	r3, [r3, #4]
    304e:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
    3052:	687b      	ldr	r3, [r7, #4]
    3054:	605a      	str	r2, [r3, #4]
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    ADCx->CR1 &= CR1_DISCEN_Reset;
  }
}
    3056:	e005      	b.n	3064 <ADC_DiscModeCmd+0x2c>
    ADCx->CR1 &= CR1_DISCEN_Reset;
    3058:	687b      	ldr	r3, [r7, #4]
    305a:	685b      	ldr	r3, [r3, #4]
    305c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
    3060:	687b      	ldr	r3, [r7, #4]
    3062:	605a      	str	r2, [r3, #4]
}
    3064:	bf00      	nop
    3066:	370c      	adds	r7, #12
    3068:	46bd      	mov	sp, r7
    306a:	bc80      	pop	{r7}
    306c:	4770      	bx	lr

0000306e <ADC_RegularChannelConfig>:
  *     @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  *     @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
    306e:	b480      	push	{r7}
    3070:	b085      	sub	sp, #20
    3072:	af00      	add	r7, sp, #0
    3074:	6078      	str	r0, [r7, #4]
    3076:	4608      	mov	r0, r1
    3078:	4611      	mov	r1, r2
    307a:	461a      	mov	r2, r3
    307c:	4603      	mov	r3, r0
    307e:	70fb      	strb	r3, [r7, #3]
    3080:	460b      	mov	r3, r1
    3082:	70bb      	strb	r3, [r7, #2]
    3084:	4613      	mov	r3, r2
    3086:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
    3088:	2300      	movs	r3, #0
    308a:	60fb      	str	r3, [r7, #12]
    308c:	2300      	movs	r3, #0
    308e:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
    3090:	78fb      	ldrb	r3, [r7, #3]
    3092:	2b09      	cmp	r3, #9
    3094:	d923      	bls.n	30de <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    3096:	687b      	ldr	r3, [r7, #4]
    3098:	68db      	ldr	r3, [r3, #12]
    309a:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
    309c:	78fb      	ldrb	r3, [r7, #3]
    309e:	f1a3 020a 	sub.w	r2, r3, #10
    30a2:	4613      	mov	r3, r2
    30a4:	005b      	lsls	r3, r3, #1
    30a6:	4413      	add	r3, r2
    30a8:	2207      	movs	r2, #7
    30aa:	fa02 f303 	lsl.w	r3, r2, r3
    30ae:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
    30b0:	68bb      	ldr	r3, [r7, #8]
    30b2:	43db      	mvns	r3, r3
    30b4:	68fa      	ldr	r2, [r7, #12]
    30b6:	4013      	ands	r3, r2
    30b8:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
    30ba:	7879      	ldrb	r1, [r7, #1]
    30bc:	78fb      	ldrb	r3, [r7, #3]
    30be:	f1a3 020a 	sub.w	r2, r3, #10
    30c2:	4613      	mov	r3, r2
    30c4:	005b      	lsls	r3, r3, #1
    30c6:	4413      	add	r3, r2
    30c8:	fa01 f303 	lsl.w	r3, r1, r3
    30cc:	60bb      	str	r3, [r7, #8]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
    30ce:	68fa      	ldr	r2, [r7, #12]
    30d0:	68bb      	ldr	r3, [r7, #8]
    30d2:	4313      	orrs	r3, r2
    30d4:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
    30d6:	687b      	ldr	r3, [r7, #4]
    30d8:	68fa      	ldr	r2, [r7, #12]
    30da:	60da      	str	r2, [r3, #12]
    30dc:	e01e      	b.n	311c <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    30de:	687b      	ldr	r3, [r7, #4]
    30e0:	691b      	ldr	r3, [r3, #16]
    30e2:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    30e4:	78fa      	ldrb	r2, [r7, #3]
    30e6:	4613      	mov	r3, r2
    30e8:	005b      	lsls	r3, r3, #1
    30ea:	4413      	add	r3, r2
    30ec:	2207      	movs	r2, #7
    30ee:	fa02 f303 	lsl.w	r3, r2, r3
    30f2:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
    30f4:	68bb      	ldr	r3, [r7, #8]
    30f6:	43db      	mvns	r3, r3
    30f8:	68fa      	ldr	r2, [r7, #12]
    30fa:	4013      	ands	r3, r2
    30fc:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
    30fe:	7879      	ldrb	r1, [r7, #1]
    3100:	78fa      	ldrb	r2, [r7, #3]
    3102:	4613      	mov	r3, r2
    3104:	005b      	lsls	r3, r3, #1
    3106:	4413      	add	r3, r2
    3108:	fa01 f303 	lsl.w	r3, r1, r3
    310c:	60bb      	str	r3, [r7, #8]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
    310e:	68fa      	ldr	r2, [r7, #12]
    3110:	68bb      	ldr	r3, [r7, #8]
    3112:	4313      	orrs	r3, r2
    3114:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
    3116:	687b      	ldr	r3, [r7, #4]
    3118:	68fa      	ldr	r2, [r7, #12]
    311a:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
    311c:	78bb      	ldrb	r3, [r7, #2]
    311e:	2b06      	cmp	r3, #6
    3120:	d821      	bhi.n	3166 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
    3122:	687b      	ldr	r3, [r7, #4]
    3124:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    3126:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
    3128:	78bb      	ldrb	r3, [r7, #2]
    312a:	1e5a      	subs	r2, r3, #1
    312c:	4613      	mov	r3, r2
    312e:	009b      	lsls	r3, r3, #2
    3130:	4413      	add	r3, r2
    3132:	221f      	movs	r2, #31
    3134:	fa02 f303 	lsl.w	r3, r2, r3
    3138:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
    313a:	68bb      	ldr	r3, [r7, #8]
    313c:	43db      	mvns	r3, r3
    313e:	68fa      	ldr	r2, [r7, #12]
    3140:	4013      	ands	r3, r2
    3142:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
    3144:	78f9      	ldrb	r1, [r7, #3]
    3146:	78bb      	ldrb	r3, [r7, #2]
    3148:	1e5a      	subs	r2, r3, #1
    314a:	4613      	mov	r3, r2
    314c:	009b      	lsls	r3, r3, #2
    314e:	4413      	add	r3, r2
    3150:	fa01 f303 	lsl.w	r3, r1, r3
    3154:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    3156:	68fa      	ldr	r2, [r7, #12]
    3158:	68bb      	ldr	r3, [r7, #8]
    315a:	4313      	orrs	r3, r2
    315c:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
    315e:	687b      	ldr	r3, [r7, #4]
    3160:	68fa      	ldr	r2, [r7, #12]
    3162:	635a      	str	r2, [r3, #52]	; 0x34
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
    3164:	e047      	b.n	31f6 <ADC_RegularChannelConfig+0x188>
  else if (Rank < 13)
    3166:	78bb      	ldrb	r3, [r7, #2]
    3168:	2b0c      	cmp	r3, #12
    316a:	d821      	bhi.n	31b0 <ADC_RegularChannelConfig+0x142>
    tmpreg1 = ADCx->SQR2;
    316c:	687b      	ldr	r3, [r7, #4]
    316e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    3170:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
    3172:	78bb      	ldrb	r3, [r7, #2]
    3174:	1fda      	subs	r2, r3, #7
    3176:	4613      	mov	r3, r2
    3178:	009b      	lsls	r3, r3, #2
    317a:	4413      	add	r3, r2
    317c:	221f      	movs	r2, #31
    317e:	fa02 f303 	lsl.w	r3, r2, r3
    3182:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
    3184:	68bb      	ldr	r3, [r7, #8]
    3186:	43db      	mvns	r3, r3
    3188:	68fa      	ldr	r2, [r7, #12]
    318a:	4013      	ands	r3, r2
    318c:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
    318e:	78f9      	ldrb	r1, [r7, #3]
    3190:	78bb      	ldrb	r3, [r7, #2]
    3192:	1fda      	subs	r2, r3, #7
    3194:	4613      	mov	r3, r2
    3196:	009b      	lsls	r3, r3, #2
    3198:	4413      	add	r3, r2
    319a:	fa01 f303 	lsl.w	r3, r1, r3
    319e:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
    31a0:	68fa      	ldr	r2, [r7, #12]
    31a2:	68bb      	ldr	r3, [r7, #8]
    31a4:	4313      	orrs	r3, r2
    31a6:	60fb      	str	r3, [r7, #12]
    ADCx->SQR2 = tmpreg1;
    31a8:	687b      	ldr	r3, [r7, #4]
    31aa:	68fa      	ldr	r2, [r7, #12]
    31ac:	631a      	str	r2, [r3, #48]	; 0x30
}
    31ae:	e022      	b.n	31f6 <ADC_RegularChannelConfig+0x188>
    tmpreg1 = ADCx->SQR1;
    31b0:	687b      	ldr	r3, [r7, #4]
    31b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    31b4:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
    31b6:	78bb      	ldrb	r3, [r7, #2]
    31b8:	f1a3 020d 	sub.w	r2, r3, #13
    31bc:	4613      	mov	r3, r2
    31be:	009b      	lsls	r3, r3, #2
    31c0:	4413      	add	r3, r2
    31c2:	221f      	movs	r2, #31
    31c4:	fa02 f303 	lsl.w	r3, r2, r3
    31c8:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
    31ca:	68bb      	ldr	r3, [r7, #8]
    31cc:	43db      	mvns	r3, r3
    31ce:	68fa      	ldr	r2, [r7, #12]
    31d0:	4013      	ands	r3, r2
    31d2:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
    31d4:	78f9      	ldrb	r1, [r7, #3]
    31d6:	78bb      	ldrb	r3, [r7, #2]
    31d8:	f1a3 020d 	sub.w	r2, r3, #13
    31dc:	4613      	mov	r3, r2
    31de:	009b      	lsls	r3, r3, #2
    31e0:	4413      	add	r3, r2
    31e2:	fa01 f303 	lsl.w	r3, r1, r3
    31e6:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
    31e8:	68fa      	ldr	r2, [r7, #12]
    31ea:	68bb      	ldr	r3, [r7, #8]
    31ec:	4313      	orrs	r3, r2
    31ee:	60fb      	str	r3, [r7, #12]
    ADCx->SQR1 = tmpreg1;
    31f0:	687b      	ldr	r3, [r7, #4]
    31f2:	68fa      	ldr	r2, [r7, #12]
    31f4:	62da      	str	r2, [r3, #44]	; 0x2c
}
    31f6:	bf00      	nop
    31f8:	3714      	adds	r7, #20
    31fa:	46bd      	mov	sp, r7
    31fc:	bc80      	pop	{r7}
    31fe:	4770      	bx	lr

00003200 <ADC_ExternalTrigConvCmd>:
  * @param  NewState: new state of the selected ADC external trigger start of conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ExternalTrigConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    3200:	b480      	push	{r7}
    3202:	b083      	sub	sp, #12
    3204:	af00      	add	r7, sp, #0
    3206:	6078      	str	r0, [r7, #4]
    3208:	460b      	mov	r3, r1
    320a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    320c:	78fb      	ldrb	r3, [r7, #3]
    320e:	2b00      	cmp	r3, #0
    3210:	d006      	beq.n	3220 <ADC_ExternalTrigConvCmd+0x20>
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
    3212:	687b      	ldr	r3, [r7, #4]
    3214:	689b      	ldr	r3, [r3, #8]
    3216:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
    321a:	687b      	ldr	r3, [r7, #4]
    321c:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC conversion on external event */
    ADCx->CR2 &= CR2_EXTTRIG_Reset;
  }
}
    321e:	e005      	b.n	322c <ADC_ExternalTrigConvCmd+0x2c>
    ADCx->CR2 &= CR2_EXTTRIG_Reset;
    3220:	687b      	ldr	r3, [r7, #4]
    3222:	689b      	ldr	r3, [r3, #8]
    3224:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
    3228:	687b      	ldr	r3, [r7, #4]
    322a:	609a      	str	r2, [r3, #8]
}
    322c:	bf00      	nop
    322e:	370c      	adds	r7, #12
    3230:	46bd      	mov	sp, r7
    3232:	bc80      	pop	{r7}
    3234:	4770      	bx	lr

00003236 <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
    3236:	b480      	push	{r7}
    3238:	b083      	sub	sp, #12
    323a:	af00      	add	r7, sp, #0
    323c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
    323e:	687b      	ldr	r3, [r7, #4]
    3240:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    3242:	b29b      	uxth	r3, r3
}
    3244:	4618      	mov	r0, r3
    3246:	370c      	adds	r7, #12
    3248:	46bd      	mov	sp, r7
    324a:	bc80      	pop	{r7}
    324c:	4770      	bx	lr

0000324e <ADC_GetDualModeConversionValue>:
/**
  * @brief  Returns the last ADC1 and ADC2 conversion result data in dual mode.
  * @retval The Data conversion value.
  */
uint32_t ADC_GetDualModeConversionValue(void)
{
    324e:	b480      	push	{r7}
    3250:	af00      	add	r7, sp, #0
  /* Return the dual mode conversion value */
  return (*(__IO uint32_t *) DR_ADDRESS);
    3252:	4b03      	ldr	r3, [pc, #12]	; (3260 <ADC_GetDualModeConversionValue+0x12>)
    3254:	681b      	ldr	r3, [r3, #0]
}
    3256:	4618      	mov	r0, r3
    3258:	46bd      	mov	sp, r7
    325a:	bc80      	pop	{r7}
    325c:	4770      	bx	lr
    325e:	bf00      	nop
    3260:	4001244c 	.word	0x4001244c

00003264 <ADC_AutoInjectedConvCmd>:
  * @param  NewState: new state of the selected ADC auto injected conversion
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_AutoInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    3264:	b480      	push	{r7}
    3266:	b083      	sub	sp, #12
    3268:	af00      	add	r7, sp, #0
    326a:	6078      	str	r0, [r7, #4]
    326c:	460b      	mov	r3, r1
    326e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    3270:	78fb      	ldrb	r3, [r7, #3]
    3272:	2b00      	cmp	r3, #0
    3274:	d006      	beq.n	3284 <ADC_AutoInjectedConvCmd+0x20>
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
    3276:	687b      	ldr	r3, [r7, #4]
    3278:	685b      	ldr	r3, [r3, #4]
    327a:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
    327e:	687b      	ldr	r3, [r7, #4]
    3280:	605a      	str	r2, [r3, #4]
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    ADCx->CR1 &= CR1_JAUTO_Reset;
  }
}
    3282:	e005      	b.n	3290 <ADC_AutoInjectedConvCmd+0x2c>
    ADCx->CR1 &= CR1_JAUTO_Reset;
    3284:	687b      	ldr	r3, [r7, #4]
    3286:	685b      	ldr	r3, [r3, #4]
    3288:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
    328c:	687b      	ldr	r3, [r7, #4]
    328e:	605a      	str	r2, [r3, #4]
}
    3290:	bf00      	nop
    3292:	370c      	adds	r7, #12
    3294:	46bd      	mov	sp, r7
    3296:	bc80      	pop	{r7}
    3298:	4770      	bx	lr

0000329a <ADC_InjectedDiscModeCmd>:
  *         on injected group channel.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_InjectedDiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    329a:	b480      	push	{r7}
    329c:	b083      	sub	sp, #12
    329e:	af00      	add	r7, sp, #0
    32a0:	6078      	str	r0, [r7, #4]
    32a2:	460b      	mov	r3, r1
    32a4:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    32a6:	78fb      	ldrb	r3, [r7, #3]
    32a8:	2b00      	cmp	r3, #0
    32aa:	d006      	beq.n	32ba <ADC_InjectedDiscModeCmd+0x20>
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
    32ac:	687b      	ldr	r3, [r7, #4]
    32ae:	685b      	ldr	r3, [r3, #4]
    32b0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
    32b4:	687b      	ldr	r3, [r7, #4]
    32b6:	605a      	str	r2, [r3, #4]
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    ADCx->CR1 &= CR1_JDISCEN_Reset;
  }
}
    32b8:	e005      	b.n	32c6 <ADC_InjectedDiscModeCmd+0x2c>
    ADCx->CR1 &= CR1_JDISCEN_Reset;
    32ba:	687b      	ldr	r3, [r7, #4]
    32bc:	685b      	ldr	r3, [r3, #4]
    32be:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
    32c2:	687b      	ldr	r3, [r7, #4]
    32c4:	605a      	str	r2, [r3, #4]
}
    32c6:	bf00      	nop
    32c8:	370c      	adds	r7, #12
    32ca:	46bd      	mov	sp, r7
    32cc:	bc80      	pop	{r7}
    32ce:	4770      	bx	lr

000032d0 <ADC_ExternalTrigInjectedConvConfig>:
  *     @arg ADC_ExternalTrigInjecConv_None: Injected conversion started by software and not
  *                                          by external trigger (for ADC1, ADC2 and ADC3)
  * @retval None
  */
void ADC_ExternalTrigInjectedConvConfig(ADC_TypeDef* ADCx, uint32_t ADC_ExternalTrigInjecConv)
{
    32d0:	b480      	push	{r7}
    32d2:	b085      	sub	sp, #20
    32d4:	af00      	add	r7, sp, #0
    32d6:	6078      	str	r0, [r7, #4]
    32d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
    32da:	2300      	movs	r3, #0
    32dc:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));
  /* Get the old register value */
  tmpreg = ADCx->CR2;
    32de:	687b      	ldr	r3, [r7, #4]
    32e0:	689b      	ldr	r3, [r3, #8]
    32e2:	60fb      	str	r3, [r7, #12]
  /* Clear the old external event selection for injected group */
  tmpreg &= CR2_JEXTSEL_Reset;
    32e4:	68fb      	ldr	r3, [r7, #12]
    32e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
    32ea:	60fb      	str	r3, [r7, #12]
  /* Set the external event selection for injected group */
  tmpreg |= ADC_ExternalTrigInjecConv;
    32ec:	68fa      	ldr	r2, [r7, #12]
    32ee:	683b      	ldr	r3, [r7, #0]
    32f0:	4313      	orrs	r3, r2
    32f2:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
    32f4:	687b      	ldr	r3, [r7, #4]
    32f6:	68fa      	ldr	r2, [r7, #12]
    32f8:	609a      	str	r2, [r3, #8]
}
    32fa:	bf00      	nop
    32fc:	3714      	adds	r7, #20
    32fe:	46bd      	mov	sp, r7
    3300:	bc80      	pop	{r7}
    3302:	4770      	bx	lr

00003304 <ADC_ExternalTrigInjectedConvCmd>:
  *         injected conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ExternalTrigInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    3304:	b480      	push	{r7}
    3306:	b083      	sub	sp, #12
    3308:	af00      	add	r7, sp, #0
    330a:	6078      	str	r0, [r7, #4]
    330c:	460b      	mov	r3, r1
    330e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    3310:	78fb      	ldrb	r3, [r7, #3]
    3312:	2b00      	cmp	r3, #0
    3314:	d006      	beq.n	3324 <ADC_ExternalTrigInjectedConvCmd+0x20>
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
    3316:	687b      	ldr	r3, [r7, #4]
    3318:	689b      	ldr	r3, [r3, #8]
    331a:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
    331e:	687b      	ldr	r3, [r7, #4]
    3320:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC external event selection for injected group */
    ADCx->CR2 &= CR2_JEXTTRIG_Reset;
  }
}
    3322:	e005      	b.n	3330 <ADC_ExternalTrigInjectedConvCmd+0x2c>
    ADCx->CR2 &= CR2_JEXTTRIG_Reset;
    3324:	687b      	ldr	r3, [r7, #4]
    3326:	689b      	ldr	r3, [r3, #8]
    3328:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
    332c:	687b      	ldr	r3, [r7, #4]
    332e:	609a      	str	r2, [r3, #8]
}
    3330:	bf00      	nop
    3332:	370c      	adds	r7, #12
    3334:	46bd      	mov	sp, r7
    3336:	bc80      	pop	{r7}
    3338:	4770      	bx	lr

0000333a <ADC_SoftwareStartInjectedConvCmd>:
  * @param  NewState: new state of the selected ADC software start injected conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_SoftwareStartInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    333a:	b480      	push	{r7}
    333c:	b083      	sub	sp, #12
    333e:	af00      	add	r7, sp, #0
    3340:	6078      	str	r0, [r7, #4]
    3342:	460b      	mov	r3, r1
    3344:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    3346:	78fb      	ldrb	r3, [r7, #3]
    3348:	2b00      	cmp	r3, #0
    334a:	d006      	beq.n	335a <ADC_SoftwareStartInjectedConvCmd+0x20>
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
    334c:	687b      	ldr	r3, [r7, #4]
    334e:	689b      	ldr	r3, [r3, #8]
    3350:	f443 1202 	orr.w	r2, r3, #2129920	; 0x208000
    3354:	687b      	ldr	r3, [r7, #4]
    3356:	609a      	str	r2, [r3, #8]
  {
    /* Disable the selected ADC conversion on external event for injected group and stop the selected
       ADC injected conversion */
    ADCx->CR2 &= CR2_JEXTTRIG_JSWSTART_Reset;
  }
}
    3358:	e005      	b.n	3366 <ADC_SoftwareStartInjectedConvCmd+0x2c>
    ADCx->CR2 &= CR2_JEXTTRIG_JSWSTART_Reset;
    335a:	687b      	ldr	r3, [r7, #4]
    335c:	689b      	ldr	r3, [r3, #8]
    335e:	f423 1202 	bic.w	r2, r3, #2129920	; 0x208000
    3362:	687b      	ldr	r3, [r7, #4]
    3364:	609a      	str	r2, [r3, #8]
}
    3366:	bf00      	nop
    3368:	370c      	adds	r7, #12
    336a:	46bd      	mov	sp, r7
    336c:	bc80      	pop	{r7}
    336e:	4770      	bx	lr

00003370 <ADC_GetSoftwareStartInjectedConvCmdStatus>:
  * @brief  Gets the selected ADC Software start injected conversion Status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC software start injected conversion (SET or RESET).
  */
FlagStatus ADC_GetSoftwareStartInjectedConvCmdStatus(ADC_TypeDef* ADCx)
{
    3370:	b480      	push	{r7}
    3372:	b085      	sub	sp, #20
    3374:	af00      	add	r7, sp, #0
    3376:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
    3378:	2300      	movs	r3, #0
    337a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of JSWSTART bit */
  if ((ADCx->CR2 & CR2_JSWSTART_Set) != (uint32_t)RESET)
    337c:	687b      	ldr	r3, [r7, #4]
    337e:	689b      	ldr	r3, [r3, #8]
    3380:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
    3384:	2b00      	cmp	r3, #0
    3386:	d002      	beq.n	338e <ADC_GetSoftwareStartInjectedConvCmdStatus+0x1e>
  {
    /* JSWSTART bit is set */
    bitstatus = SET;
    3388:	2301      	movs	r3, #1
    338a:	73fb      	strb	r3, [r7, #15]
    338c:	e001      	b.n	3392 <ADC_GetSoftwareStartInjectedConvCmdStatus+0x22>
  }
  else
  {
    /* JSWSTART bit is reset */
    bitstatus = RESET;
    338e:	2300      	movs	r3, #0
    3390:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the JSWSTART bit status */
  return  bitstatus;
    3392:	7bfb      	ldrb	r3, [r7, #15]
}
    3394:	4618      	mov	r0, r3
    3396:	3714      	adds	r7, #20
    3398:	46bd      	mov	sp, r7
    339a:	bc80      	pop	{r7}
    339c:	4770      	bx	lr

0000339e <ADC_InjectedChannelConfig>:
  *     @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  *     @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval None
  */
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
    339e:	b480      	push	{r7}
    33a0:	b087      	sub	sp, #28
    33a2:	af00      	add	r7, sp, #0
    33a4:	6078      	str	r0, [r7, #4]
    33a6:	4608      	mov	r0, r1
    33a8:	4611      	mov	r1, r2
    33aa:	461a      	mov	r2, r3
    33ac:	4603      	mov	r3, r0
    33ae:	70fb      	strb	r3, [r7, #3]
    33b0:	460b      	mov	r3, r1
    33b2:	70bb      	strb	r3, [r7, #2]
    33b4:	4613      	mov	r3, r2
    33b6:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0, tmpreg3 = 0;
    33b8:	2300      	movs	r3, #0
    33ba:	617b      	str	r3, [r7, #20]
    33bc:	2300      	movs	r3, #0
    33be:	613b      	str	r3, [r7, #16]
    33c0:	2300      	movs	r3, #0
    33c2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
    33c4:	78fb      	ldrb	r3, [r7, #3]
    33c6:	2b09      	cmp	r3, #9
    33c8:	d923      	bls.n	3412 <ADC_InjectedChannelConfig+0x74>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    33ca:	687b      	ldr	r3, [r7, #4]
    33cc:	68db      	ldr	r3, [r3, #12]
    33ce:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
    33d0:	78fb      	ldrb	r3, [r7, #3]
    33d2:	f1a3 020a 	sub.w	r2, r3, #10
    33d6:	4613      	mov	r3, r2
    33d8:	005b      	lsls	r3, r3, #1
    33da:	4413      	add	r3, r2
    33dc:	2207      	movs	r2, #7
    33de:	fa02 f303 	lsl.w	r3, r2, r3
    33e2:	613b      	str	r3, [r7, #16]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
    33e4:	693b      	ldr	r3, [r7, #16]
    33e6:	43db      	mvns	r3, r3
    33e8:	697a      	ldr	r2, [r7, #20]
    33ea:	4013      	ands	r3, r2
    33ec:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
    33ee:	7879      	ldrb	r1, [r7, #1]
    33f0:	78fb      	ldrb	r3, [r7, #3]
    33f2:	f1a3 020a 	sub.w	r2, r3, #10
    33f6:	4613      	mov	r3, r2
    33f8:	005b      	lsls	r3, r3, #1
    33fa:	4413      	add	r3, r2
    33fc:	fa01 f303 	lsl.w	r3, r1, r3
    3400:	613b      	str	r3, [r7, #16]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
    3402:	697a      	ldr	r2, [r7, #20]
    3404:	693b      	ldr	r3, [r7, #16]
    3406:	4313      	orrs	r3, r2
    3408:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
    340a:	687b      	ldr	r3, [r7, #4]
    340c:	697a      	ldr	r2, [r7, #20]
    340e:	60da      	str	r2, [r3, #12]
    3410:	e01e      	b.n	3450 <ADC_InjectedChannelConfig+0xb2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    3412:	687b      	ldr	r3, [r7, #4]
    3414:	691b      	ldr	r3, [r3, #16]
    3416:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    3418:	78fa      	ldrb	r2, [r7, #3]
    341a:	4613      	mov	r3, r2
    341c:	005b      	lsls	r3, r3, #1
    341e:	4413      	add	r3, r2
    3420:	2207      	movs	r2, #7
    3422:	fa02 f303 	lsl.w	r3, r2, r3
    3426:	613b      	str	r3, [r7, #16]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
    3428:	693b      	ldr	r3, [r7, #16]
    342a:	43db      	mvns	r3, r3
    342c:	697a      	ldr	r2, [r7, #20]
    342e:	4013      	ands	r3, r2
    3430:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
    3432:	7879      	ldrb	r1, [r7, #1]
    3434:	78fa      	ldrb	r2, [r7, #3]
    3436:	4613      	mov	r3, r2
    3438:	005b      	lsls	r3, r3, #1
    343a:	4413      	add	r3, r2
    343c:	fa01 f303 	lsl.w	r3, r1, r3
    3440:	613b      	str	r3, [r7, #16]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
    3442:	697a      	ldr	r2, [r7, #20]
    3444:	693b      	ldr	r3, [r7, #16]
    3446:	4313      	orrs	r3, r2
    3448:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
    344a:	687b      	ldr	r3, [r7, #4]
    344c:	697a      	ldr	r2, [r7, #20]
    344e:	611a      	str	r2, [r3, #16]
  }
  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
    3450:	687b      	ldr	r3, [r7, #4]
    3452:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    3454:	617b      	str	r3, [r7, #20]
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
    3456:	697b      	ldr	r3, [r7, #20]
    3458:	0d1b      	lsrs	r3, r3, #20
    345a:	f003 0303 	and.w	r3, r3, #3
    345e:	60fb      	str	r3, [r7, #12]
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
    3460:	68fb      	ldr	r3, [r7, #12]
    3462:	b2db      	uxtb	r3, r3
    3464:	78ba      	ldrb	r2, [r7, #2]
    3466:	1ad3      	subs	r3, r2, r3
    3468:	b2db      	uxtb	r3, r3
    346a:	3302      	adds	r3, #2
    346c:	b2db      	uxtb	r3, r3
    346e:	461a      	mov	r2, r3
    3470:	4613      	mov	r3, r2
    3472:	009b      	lsls	r3, r3, #2
    3474:	4413      	add	r3, r2
    3476:	221f      	movs	r2, #31
    3478:	fa02 f303 	lsl.w	r3, r2, r3
    347c:	613b      	str	r3, [r7, #16]
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
    347e:	693b      	ldr	r3, [r7, #16]
    3480:	43db      	mvns	r3, r3
    3482:	697a      	ldr	r2, [r7, #20]
    3484:	4013      	ands	r3, r2
    3486:	617b      	str	r3, [r7, #20]
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
    3488:	78fa      	ldrb	r2, [r7, #3]
    348a:	68fb      	ldr	r3, [r7, #12]
    348c:	b2db      	uxtb	r3, r3
    348e:	78b9      	ldrb	r1, [r7, #2]
    3490:	1acb      	subs	r3, r1, r3
    3492:	b2db      	uxtb	r3, r3
    3494:	3302      	adds	r3, #2
    3496:	b2db      	uxtb	r3, r3
    3498:	4619      	mov	r1, r3
    349a:	460b      	mov	r3, r1
    349c:	009b      	lsls	r3, r3, #2
    349e:	440b      	add	r3, r1
    34a0:	fa02 f303 	lsl.w	r3, r2, r3
    34a4:	613b      	str	r3, [r7, #16]
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
    34a6:	697a      	ldr	r2, [r7, #20]
    34a8:	693b      	ldr	r3, [r7, #16]
    34aa:	4313      	orrs	r3, r2
    34ac:	617b      	str	r3, [r7, #20]
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
    34ae:	687b      	ldr	r3, [r7, #4]
    34b0:	697a      	ldr	r2, [r7, #20]
    34b2:	639a      	str	r2, [r3, #56]	; 0x38
}
    34b4:	bf00      	nop
    34b6:	371c      	adds	r7, #28
    34b8:	46bd      	mov	sp, r7
    34ba:	bc80      	pop	{r7}
    34bc:	4770      	bx	lr

000034be <ADC_InjectedSequencerLengthConfig>:
  * @param  Length: The sequencer length. 
  *   This parameter must be a number between 1 to 4.
  * @retval None
  */
void ADC_InjectedSequencerLengthConfig(ADC_TypeDef* ADCx, uint8_t Length)
{
    34be:	b480      	push	{r7}
    34c0:	b085      	sub	sp, #20
    34c2:	af00      	add	r7, sp, #0
    34c4:	6078      	str	r0, [r7, #4]
    34c6:	460b      	mov	r3, r1
    34c8:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg1 = 0;
    34ca:	2300      	movs	r3, #0
    34cc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg2 = 0;
    34ce:	2300      	movs	r3, #0
    34d0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
    34d2:	687b      	ldr	r3, [r7, #4]
    34d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    34d6:	60fb      	str	r3, [r7, #12]
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
    34d8:	68fb      	ldr	r3, [r7, #12]
    34da:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
    34de:	60fb      	str	r3, [r7, #12]
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
    34e0:	78fb      	ldrb	r3, [r7, #3]
    34e2:	3b01      	subs	r3, #1
    34e4:	60bb      	str	r3, [r7, #8]
  tmpreg1 |= tmpreg2 << 20;
    34e6:	68bb      	ldr	r3, [r7, #8]
    34e8:	051b      	lsls	r3, r3, #20
    34ea:	68fa      	ldr	r2, [r7, #12]
    34ec:	4313      	orrs	r3, r2
    34ee:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
    34f0:	687b      	ldr	r3, [r7, #4]
    34f2:	68fa      	ldr	r2, [r7, #12]
    34f4:	639a      	str	r2, [r3, #56]	; 0x38
}
    34f6:	bf00      	nop
    34f8:	3714      	adds	r7, #20
    34fa:	46bd      	mov	sp, r7
    34fc:	bc80      	pop	{r7}
    34fe:	4770      	bx	lr

00003500 <ADC_SetInjectedOffset>:
  * @param  Offset: the offset value for the selected ADC injected channel
  *   This parameter must be a 12bit value.
  * @retval None
  */
void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset)
{
    3500:	b480      	push	{r7}
    3502:	b085      	sub	sp, #20
    3504:	af00      	add	r7, sp, #0
    3506:	6078      	str	r0, [r7, #4]
    3508:	460b      	mov	r3, r1
    350a:	70fb      	strb	r3, [r7, #3]
    350c:	4613      	mov	r3, r2
    350e:	803b      	strh	r3, [r7, #0]
  __IO uint32_t tmp = 0;
    3510:	2300      	movs	r3, #0
    3512:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));  
  
  tmp = (uint32_t)ADCx;
    3514:	687b      	ldr	r3, [r7, #4]
    3516:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel;
    3518:	78fa      	ldrb	r2, [r7, #3]
    351a:	68fb      	ldr	r3, [r7, #12]
    351c:	4413      	add	r3, r2
    351e:	60fb      	str	r3, [r7, #12]
  
  /* Set the selected injected channel data offset */
  *(__IO uint32_t *) tmp = (uint32_t)Offset;
    3520:	68fb      	ldr	r3, [r7, #12]
    3522:	461a      	mov	r2, r3
    3524:	883b      	ldrh	r3, [r7, #0]
    3526:	6013      	str	r3, [r2, #0]
}
    3528:	bf00      	nop
    352a:	3714      	adds	r7, #20
    352c:	46bd      	mov	sp, r7
    352e:	bc80      	pop	{r7}
    3530:	4770      	bx	lr

00003532 <ADC_GetInjectedConversionValue>:
  *     @arg ADC_InjectedChannel_3: Injected Channel3 selected
  *     @arg ADC_InjectedChannel_4: Injected Channel4 selected
  * @retval The Data conversion value.
  */
uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel)
{
    3532:	b480      	push	{r7}
    3534:	b085      	sub	sp, #20
    3536:	af00      	add	r7, sp, #0
    3538:	6078      	str	r0, [r7, #4]
    353a:	460b      	mov	r3, r1
    353c:	70fb      	strb	r3, [r7, #3]
  __IO uint32_t tmp = 0;
    353e:	2300      	movs	r3, #0
    3540:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  tmp = (uint32_t)ADCx;
    3542:	687b      	ldr	r3, [r7, #4]
    3544:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel + JDR_Offset;
    3546:	78fa      	ldrb	r2, [r7, #3]
    3548:	68fb      	ldr	r3, [r7, #12]
    354a:	4413      	add	r3, r2
    354c:	3328      	adds	r3, #40	; 0x28
    354e:	60fb      	str	r3, [r7, #12]
  
  /* Returns the selected injected channel conversion data value */
  return (uint16_t) (*(__IO uint32_t*)  tmp);   
    3550:	68fb      	ldr	r3, [r7, #12]
    3552:	681b      	ldr	r3, [r3, #0]
    3554:	b29b      	uxth	r3, r3
}
    3556:	4618      	mov	r0, r3
    3558:	3714      	adds	r7, #20
    355a:	46bd      	mov	sp, r7
    355c:	bc80      	pop	{r7}
    355e:	4770      	bx	lr

00003560 <ADC_AnalogWatchdogCmd>:
  *     @arg ADC_AnalogWatchdog_AllRegAllInjecEnable: Analog watchdog on all regular and injected channels
  *     @arg ADC_AnalogWatchdog_None: No channel guarded by the analog watchdog
  * @retval None	  
  */
void ADC_AnalogWatchdogCmd(ADC_TypeDef* ADCx, uint32_t ADC_AnalogWatchdog)
{
    3560:	b480      	push	{r7}
    3562:	b085      	sub	sp, #20
    3564:	af00      	add	r7, sp, #0
    3566:	6078      	str	r0, [r7, #4]
    3568:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
    356a:	2300      	movs	r3, #0
    356c:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog));
  /* Get the old register value */
  tmpreg = ADCx->CR1;
    356e:	687b      	ldr	r3, [r7, #4]
    3570:	685b      	ldr	r3, [r3, #4]
    3572:	60fb      	str	r3, [r7, #12]
  /* Clear AWDEN, AWDENJ and AWDSGL bits */
  tmpreg &= CR1_AWDMode_Reset;
    3574:	68fb      	ldr	r3, [r7, #12]
    3576:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
    357a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    357e:	60fb      	str	r3, [r7, #12]
  /* Set the analog watchdog enable mode */
  tmpreg |= ADC_AnalogWatchdog;
    3580:	68fa      	ldr	r2, [r7, #12]
    3582:	683b      	ldr	r3, [r7, #0]
    3584:	4313      	orrs	r3, r2
    3586:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
    3588:	687b      	ldr	r3, [r7, #4]
    358a:	68fa      	ldr	r2, [r7, #12]
    358c:	605a      	str	r2, [r3, #4]
}
    358e:	bf00      	nop
    3590:	3714      	adds	r7, #20
    3592:	46bd      	mov	sp, r7
    3594:	bc80      	pop	{r7}
    3596:	4770      	bx	lr

00003598 <ADC_AnalogWatchdogThresholdsConfig>:
  *   This parameter must be a 12bit value.
  * @retval None
  */
void ADC_AnalogWatchdogThresholdsConfig(ADC_TypeDef* ADCx, uint16_t HighThreshold,
                                        uint16_t LowThreshold)
{
    3598:	b480      	push	{r7}
    359a:	b083      	sub	sp, #12
    359c:	af00      	add	r7, sp, #0
    359e:	6078      	str	r0, [r7, #4]
    35a0:	460b      	mov	r3, r1
    35a2:	807b      	strh	r3, [r7, #2]
    35a4:	4613      	mov	r3, r2
    35a6:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_THRESHOLD(HighThreshold));
  assert_param(IS_ADC_THRESHOLD(LowThreshold));
  /* Set the ADCx high threshold */
  ADCx->HTR = HighThreshold;
    35a8:	887a      	ldrh	r2, [r7, #2]
    35aa:	687b      	ldr	r3, [r7, #4]
    35ac:	625a      	str	r2, [r3, #36]	; 0x24
  /* Set the ADCx low threshold */
  ADCx->LTR = LowThreshold;
    35ae:	883a      	ldrh	r2, [r7, #0]
    35b0:	687b      	ldr	r3, [r7, #4]
    35b2:	629a      	str	r2, [r3, #40]	; 0x28
}
    35b4:	bf00      	nop
    35b6:	370c      	adds	r7, #12
    35b8:	46bd      	mov	sp, r7
    35ba:	bc80      	pop	{r7}
    35bc:	4770      	bx	lr

000035be <ADC_AnalogWatchdogSingleChannelConfig>:
  *     @arg ADC_Channel_16: ADC Channel16 selected
  *     @arg ADC_Channel_17: ADC Channel17 selected
  * @retval None
  */
void ADC_AnalogWatchdogSingleChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel)
{
    35be:	b480      	push	{r7}
    35c0:	b085      	sub	sp, #20
    35c2:	af00      	add	r7, sp, #0
    35c4:	6078      	str	r0, [r7, #4]
    35c6:	460b      	mov	r3, r1
    35c8:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg = 0;
    35ca:	2300      	movs	r3, #0
    35cc:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  /* Get the old register value */
  tmpreg = ADCx->CR1;
    35ce:	687b      	ldr	r3, [r7, #4]
    35d0:	685b      	ldr	r3, [r3, #4]
    35d2:	60fb      	str	r3, [r7, #12]
  /* Clear the Analog watchdog channel select bits */
  tmpreg &= CR1_AWDCH_Reset;
    35d4:	68fb      	ldr	r3, [r7, #12]
    35d6:	f023 031f 	bic.w	r3, r3, #31
    35da:	60fb      	str	r3, [r7, #12]
  /* Set the Analog watchdog channel */
  tmpreg |= ADC_Channel;
    35dc:	78fb      	ldrb	r3, [r7, #3]
    35de:	68fa      	ldr	r2, [r7, #12]
    35e0:	4313      	orrs	r3, r2
    35e2:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
    35e4:	687b      	ldr	r3, [r7, #4]
    35e6:	68fa      	ldr	r2, [r7, #12]
    35e8:	605a      	str	r2, [r3, #4]
}
    35ea:	bf00      	nop
    35ec:	3714      	adds	r7, #20
    35ee:	46bd      	mov	sp, r7
    35f0:	bc80      	pop	{r7}
    35f2:	4770      	bx	lr

000035f4 <ADC_TempSensorVrefintCmd>:
  * @param  NewState: new state of the temperature sensor.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
    35f4:	b480      	push	{r7}
    35f6:	b083      	sub	sp, #12
    35f8:	af00      	add	r7, sp, #0
    35fa:	4603      	mov	r3, r0
    35fc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    35fe:	79fb      	ldrb	r3, [r7, #7]
    3600:	2b00      	cmp	r3, #0
    3602:	d006      	beq.n	3612 <ADC_TempSensorVrefintCmd+0x1e>
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
    3604:	4b08      	ldr	r3, [pc, #32]	; (3628 <ADC_TempSensorVrefintCmd+0x34>)
    3606:	689b      	ldr	r3, [r3, #8]
    3608:	4a07      	ldr	r2, [pc, #28]	; (3628 <ADC_TempSensorVrefintCmd+0x34>)
    360a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
    360e:	6093      	str	r3, [r2, #8]
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC1->CR2 &= CR2_TSVREFE_Reset;
  }
}
    3610:	e005      	b.n	361e <ADC_TempSensorVrefintCmd+0x2a>
    ADC1->CR2 &= CR2_TSVREFE_Reset;
    3612:	4b05      	ldr	r3, [pc, #20]	; (3628 <ADC_TempSensorVrefintCmd+0x34>)
    3614:	689b      	ldr	r3, [r3, #8]
    3616:	4a04      	ldr	r2, [pc, #16]	; (3628 <ADC_TempSensorVrefintCmd+0x34>)
    3618:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
    361c:	6093      	str	r3, [r2, #8]
}
    361e:	bf00      	nop
    3620:	370c      	adds	r7, #12
    3622:	46bd      	mov	sp, r7
    3624:	bc80      	pop	{r7}
    3626:	4770      	bx	lr
    3628:	40012400 	.word	0x40012400

0000362c <ADC_GetFlagStatus>:
  *     @arg ADC_FLAG_JSTRT: Start of injected group conversion flag
  *     @arg ADC_FLAG_STRT: Start of regular group conversion flag
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
    362c:	b480      	push	{r7}
    362e:	b085      	sub	sp, #20
    3630:	af00      	add	r7, sp, #0
    3632:	6078      	str	r0, [r7, #4]
    3634:	460b      	mov	r3, r1
    3636:	70fb      	strb	r3, [r7, #3]
  FlagStatus bitstatus = RESET;
    3638:	2300      	movs	r3, #0
    363a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));
  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
    363c:	687b      	ldr	r3, [r7, #4]
    363e:	681a      	ldr	r2, [r3, #0]
    3640:	78fb      	ldrb	r3, [r7, #3]
    3642:	4013      	ands	r3, r2
    3644:	2b00      	cmp	r3, #0
    3646:	d002      	beq.n	364e <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
    3648:	2301      	movs	r3, #1
    364a:	73fb      	strb	r3, [r7, #15]
    364c:	e001      	b.n	3652 <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
    364e:	2300      	movs	r3, #0
    3650:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
    3652:	7bfb      	ldrb	r3, [r7, #15]
}
    3654:	4618      	mov	r0, r3
    3656:	3714      	adds	r7, #20
    3658:	46bd      	mov	sp, r7
    365a:	bc80      	pop	{r7}
    365c:	4770      	bx	lr

0000365e <ADC_ClearFlag>:
  *     @arg ADC_FLAG_JSTRT: Start of injected group conversion flag
  *     @arg ADC_FLAG_STRT: Start of regular group conversion flag
  * @retval None
  */
void ADC_ClearFlag(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
    365e:	b480      	push	{r7}
    3660:	b083      	sub	sp, #12
    3662:	af00      	add	r7, sp, #0
    3664:	6078      	str	r0, [r7, #4]
    3666:	460b      	mov	r3, r1
    3668:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));
  /* Clear the selected ADC flags */
  ADCx->SR = ~(uint32_t)ADC_FLAG;
    366a:	78fb      	ldrb	r3, [r7, #3]
    366c:	43da      	mvns	r2, r3
    366e:	687b      	ldr	r3, [r7, #4]
    3670:	601a      	str	r2, [r3, #0]
}
    3672:	bf00      	nop
    3674:	370c      	adds	r7, #12
    3676:	46bd      	mov	sp, r7
    3678:	bc80      	pop	{r7}
    367a:	4770      	bx	lr

0000367c <ADC_GetITStatus>:
  *     @arg ADC_IT_AWD: Analog watchdog interrupt mask
  *     @arg ADC_IT_JEOC: End of injected conversion interrupt mask
  * @retval The new state of ADC_IT (SET or RESET).
  */
ITStatus ADC_GetITStatus(ADC_TypeDef* ADCx, uint16_t ADC_IT)
{
    367c:	b480      	push	{r7}
    367e:	b087      	sub	sp, #28
    3680:	af00      	add	r7, sp, #0
    3682:	6078      	str	r0, [r7, #4]
    3684:	460b      	mov	r3, r1
    3686:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;
    3688:	2300      	movs	r3, #0
    368a:	75fb      	strb	r3, [r7, #23]
  uint32_t itmask = 0, enablestatus = 0;
    368c:	2300      	movs	r3, #0
    368e:	613b      	str	r3, [r7, #16]
    3690:	2300      	movs	r3, #0
    3692:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;
    3694:	887b      	ldrh	r3, [r7, #2]
    3696:	0a1b      	lsrs	r3, r3, #8
    3698:	b29b      	uxth	r3, r3
    369a:	613b      	str	r3, [r7, #16]
  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & (uint8_t)ADC_IT) ;
    369c:	687b      	ldr	r3, [r7, #4]
    369e:	685b      	ldr	r3, [r3, #4]
    36a0:	887a      	ldrh	r2, [r7, #2]
    36a2:	b2d2      	uxtb	r2, r2
    36a4:	4013      	ands	r3, r2
    36a6:	60fb      	str	r3, [r7, #12]
  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (uint32_t)RESET) && enablestatus)
    36a8:	687b      	ldr	r3, [r7, #4]
    36aa:	681a      	ldr	r2, [r3, #0]
    36ac:	693b      	ldr	r3, [r7, #16]
    36ae:	4013      	ands	r3, r2
    36b0:	2b00      	cmp	r3, #0
    36b2:	d005      	beq.n	36c0 <ADC_GetITStatus+0x44>
    36b4:	68fb      	ldr	r3, [r7, #12]
    36b6:	2b00      	cmp	r3, #0
    36b8:	d002      	beq.n	36c0 <ADC_GetITStatus+0x44>
  {
    /* ADC_IT is set */
    bitstatus = SET;
    36ba:	2301      	movs	r3, #1
    36bc:	75fb      	strb	r3, [r7, #23]
    36be:	e001      	b.n	36c4 <ADC_GetITStatus+0x48>
  }
  else
  {
    /* ADC_IT is reset */
    bitstatus = RESET;
    36c0:	2300      	movs	r3, #0
    36c2:	75fb      	strb	r3, [r7, #23]
  }
  /* Return the ADC_IT status */
  return  bitstatus;
    36c4:	7dfb      	ldrb	r3, [r7, #23]
}
    36c6:	4618      	mov	r0, r3
    36c8:	371c      	adds	r7, #28
    36ca:	46bd      	mov	sp, r7
    36cc:	bc80      	pop	{r7}
    36ce:	4770      	bx	lr

000036d0 <ADC_ClearITPendingBit>:
  *     @arg ADC_IT_AWD: Analog watchdog interrupt mask
  *     @arg ADC_IT_JEOC: End of injected conversion interrupt mask
  * @retval None
  */
void ADC_ClearITPendingBit(ADC_TypeDef* ADCx, uint16_t ADC_IT)
{
    36d0:	b480      	push	{r7}
    36d2:	b085      	sub	sp, #20
    36d4:	af00      	add	r7, sp, #0
    36d6:	6078      	str	r0, [r7, #4]
    36d8:	460b      	mov	r3, r1
    36da:	807b      	strh	r3, [r7, #2]
  uint8_t itmask = 0;
    36dc:	2300      	movs	r3, #0
    36de:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = (uint8_t)(ADC_IT >> 8);
    36e0:	887b      	ldrh	r3, [r7, #2]
    36e2:	0a1b      	lsrs	r3, r3, #8
    36e4:	b29b      	uxth	r3, r3
    36e6:	73fb      	strb	r3, [r7, #15]
  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(uint32_t)itmask;
    36e8:	7bfb      	ldrb	r3, [r7, #15]
    36ea:	43da      	mvns	r2, r3
    36ec:	687b      	ldr	r3, [r7, #4]
    36ee:	601a      	str	r2, [r3, #0]
}
    36f0:	bf00      	nop
    36f2:	3714      	adds	r7, #20
    36f4:	46bd      	mov	sp, r7
    36f6:	bc80      	pop	{r7}
    36f8:	4770      	bx	lr
    36fa:	bf00      	nop

000036fc <TIM_DeInit>:
  * @brief  Deinitializes the TIMx peripheral registers to their default reset values.
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @retval None
  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
    36fc:	b580      	push	{r7, lr}
    36fe:	b082      	sub	sp, #8
    3700:	af00      	add	r7, sp, #0
    3702:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
    3704:	687b      	ldr	r3, [r7, #4]
    3706:	4a78      	ldr	r2, [pc, #480]	; (38e8 <TIM_DeInit+0x1ec>)
    3708:	4293      	cmp	r3, r2
    370a:	d10a      	bne.n	3722 <TIM_DeInit+0x26>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
    370c:	2101      	movs	r1, #1
    370e:	f44f 6000 	mov.w	r0, #2048	; 0x800
    3712:	f7fe f9af 	bl	1a74 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
    3716:	2100      	movs	r1, #0
    3718:	f44f 6000 	mov.w	r0, #2048	; 0x800
    371c:	f7fe f9aa 	bl	1a74 <RCC_APB2PeriphResetCmd>
    {
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, DISABLE);
    }  
  }
}
    3720:	e0de      	b.n	38e0 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM2)
    3722:	687b      	ldr	r3, [r7, #4]
    3724:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
    3728:	d108      	bne.n	373c <TIM_DeInit+0x40>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
    372a:	2101      	movs	r1, #1
    372c:	2001      	movs	r0, #1
    372e:	f7fe f9bf 	bl	1ab0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
    3732:	2100      	movs	r1, #0
    3734:	2001      	movs	r0, #1
    3736:	f7fe f9bb 	bl	1ab0 <RCC_APB1PeriphResetCmd>
}
    373a:	e0d1      	b.n	38e0 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM3)
    373c:	687b      	ldr	r3, [r7, #4]
    373e:	4a6b      	ldr	r2, [pc, #428]	; (38ec <TIM_DeInit+0x1f0>)
    3740:	4293      	cmp	r3, r2
    3742:	d108      	bne.n	3756 <TIM_DeInit+0x5a>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
    3744:	2101      	movs	r1, #1
    3746:	2002      	movs	r0, #2
    3748:	f7fe f9b2 	bl	1ab0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
    374c:	2100      	movs	r1, #0
    374e:	2002      	movs	r0, #2
    3750:	f7fe f9ae 	bl	1ab0 <RCC_APB1PeriphResetCmd>
}
    3754:	e0c4      	b.n	38e0 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM4)
    3756:	687b      	ldr	r3, [r7, #4]
    3758:	4a65      	ldr	r2, [pc, #404]	; (38f0 <TIM_DeInit+0x1f4>)
    375a:	4293      	cmp	r3, r2
    375c:	d108      	bne.n	3770 <TIM_DeInit+0x74>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
    375e:	2101      	movs	r1, #1
    3760:	2004      	movs	r0, #4
    3762:	f7fe f9a5 	bl	1ab0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
    3766:	2100      	movs	r1, #0
    3768:	2004      	movs	r0, #4
    376a:	f7fe f9a1 	bl	1ab0 <RCC_APB1PeriphResetCmd>
}
    376e:	e0b7      	b.n	38e0 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM5)
    3770:	687b      	ldr	r3, [r7, #4]
    3772:	4a60      	ldr	r2, [pc, #384]	; (38f4 <TIM_DeInit+0x1f8>)
    3774:	4293      	cmp	r3, r2
    3776:	d108      	bne.n	378a <TIM_DeInit+0x8e>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
    3778:	2101      	movs	r1, #1
    377a:	2008      	movs	r0, #8
    377c:	f7fe f998 	bl	1ab0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
    3780:	2100      	movs	r1, #0
    3782:	2008      	movs	r0, #8
    3784:	f7fe f994 	bl	1ab0 <RCC_APB1PeriphResetCmd>
}
    3788:	e0aa      	b.n	38e0 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM6)
    378a:	687b      	ldr	r3, [r7, #4]
    378c:	4a5a      	ldr	r2, [pc, #360]	; (38f8 <TIM_DeInit+0x1fc>)
    378e:	4293      	cmp	r3, r2
    3790:	d108      	bne.n	37a4 <TIM_DeInit+0xa8>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
    3792:	2101      	movs	r1, #1
    3794:	2010      	movs	r0, #16
    3796:	f7fe f98b 	bl	1ab0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
    379a:	2100      	movs	r1, #0
    379c:	2010      	movs	r0, #16
    379e:	f7fe f987 	bl	1ab0 <RCC_APB1PeriphResetCmd>
}
    37a2:	e09d      	b.n	38e0 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM7)
    37a4:	687b      	ldr	r3, [r7, #4]
    37a6:	4a55      	ldr	r2, [pc, #340]	; (38fc <TIM_DeInit+0x200>)
    37a8:	4293      	cmp	r3, r2
    37aa:	d108      	bne.n	37be <TIM_DeInit+0xc2>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
    37ac:	2101      	movs	r1, #1
    37ae:	2020      	movs	r0, #32
    37b0:	f7fe f97e 	bl	1ab0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
    37b4:	2100      	movs	r1, #0
    37b6:	2020      	movs	r0, #32
    37b8:	f7fe f97a 	bl	1ab0 <RCC_APB1PeriphResetCmd>
}
    37bc:	e090      	b.n	38e0 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM8)
    37be:	687b      	ldr	r3, [r7, #4]
    37c0:	4a4f      	ldr	r2, [pc, #316]	; (3900 <TIM_DeInit+0x204>)
    37c2:	4293      	cmp	r3, r2
    37c4:	d10a      	bne.n	37dc <TIM_DeInit+0xe0>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
    37c6:	2101      	movs	r1, #1
    37c8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
    37cc:	f7fe f952 	bl	1a74 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);
    37d0:	2100      	movs	r1, #0
    37d2:	f44f 5000 	mov.w	r0, #8192	; 0x2000
    37d6:	f7fe f94d 	bl	1a74 <RCC_APB2PeriphResetCmd>
}
    37da:	e081      	b.n	38e0 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM9)
    37dc:	687b      	ldr	r3, [r7, #4]
    37de:	4a49      	ldr	r2, [pc, #292]	; (3904 <TIM_DeInit+0x208>)
    37e0:	4293      	cmp	r3, r2
    37e2:	d10a      	bne.n	37fa <TIM_DeInit+0xfe>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
    37e4:	2101      	movs	r1, #1
    37e6:	f44f 2000 	mov.w	r0, #524288	; 0x80000
    37ea:	f7fe f943 	bl	1a74 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
    37ee:	2100      	movs	r1, #0
    37f0:	f44f 2000 	mov.w	r0, #524288	; 0x80000
    37f4:	f7fe f93e 	bl	1a74 <RCC_APB2PeriphResetCmd>
}
    37f8:	e072      	b.n	38e0 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM10)
    37fa:	687b      	ldr	r3, [r7, #4]
    37fc:	4a42      	ldr	r2, [pc, #264]	; (3908 <TIM_DeInit+0x20c>)
    37fe:	4293      	cmp	r3, r2
    3800:	d10a      	bne.n	3818 <TIM_DeInit+0x11c>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
    3802:	2101      	movs	r1, #1
    3804:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    3808:	f7fe f934 	bl	1a74 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
    380c:	2100      	movs	r1, #0
    380e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    3812:	f7fe f92f 	bl	1a74 <RCC_APB2PeriphResetCmd>
}
    3816:	e063      	b.n	38e0 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM11) 
    3818:	687b      	ldr	r3, [r7, #4]
    381a:	4a3c      	ldr	r2, [pc, #240]	; (390c <TIM_DeInit+0x210>)
    381c:	4293      	cmp	r3, r2
    381e:	d10a      	bne.n	3836 <TIM_DeInit+0x13a>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
    3820:	2101      	movs	r1, #1
    3822:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
    3826:	f7fe f925 	bl	1a74 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
    382a:	2100      	movs	r1, #0
    382c:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
    3830:	f7fe f920 	bl	1a74 <RCC_APB2PeriphResetCmd>
}
    3834:	e054      	b.n	38e0 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM12)
    3836:	687b      	ldr	r3, [r7, #4]
    3838:	4a35      	ldr	r2, [pc, #212]	; (3910 <TIM_DeInit+0x214>)
    383a:	4293      	cmp	r3, r2
    383c:	d108      	bne.n	3850 <TIM_DeInit+0x154>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
    383e:	2101      	movs	r1, #1
    3840:	2040      	movs	r0, #64	; 0x40
    3842:	f7fe f935 	bl	1ab0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
    3846:	2100      	movs	r1, #0
    3848:	2040      	movs	r0, #64	; 0x40
    384a:	f7fe f931 	bl	1ab0 <RCC_APB1PeriphResetCmd>
}
    384e:	e047      	b.n	38e0 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM13) 
    3850:	687b      	ldr	r3, [r7, #4]
    3852:	4a30      	ldr	r2, [pc, #192]	; (3914 <TIM_DeInit+0x218>)
    3854:	4293      	cmp	r3, r2
    3856:	d108      	bne.n	386a <TIM_DeInit+0x16e>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
    3858:	2101      	movs	r1, #1
    385a:	2080      	movs	r0, #128	; 0x80
    385c:	f7fe f928 	bl	1ab0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
    3860:	2100      	movs	r1, #0
    3862:	2080      	movs	r0, #128	; 0x80
    3864:	f7fe f924 	bl	1ab0 <RCC_APB1PeriphResetCmd>
}
    3868:	e03a      	b.n	38e0 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM14) 
    386a:	687b      	ldr	r3, [r7, #4]
    386c:	4a2a      	ldr	r2, [pc, #168]	; (3918 <TIM_DeInit+0x21c>)
    386e:	4293      	cmp	r3, r2
    3870:	d10a      	bne.n	3888 <TIM_DeInit+0x18c>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
    3872:	2101      	movs	r1, #1
    3874:	f44f 7080 	mov.w	r0, #256	; 0x100
    3878:	f7fe f91a 	bl	1ab0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE);  
    387c:	2100      	movs	r1, #0
    387e:	f44f 7080 	mov.w	r0, #256	; 0x100
    3882:	f7fe f915 	bl	1ab0 <RCC_APB1PeriphResetCmd>
}
    3886:	e02b      	b.n	38e0 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM15)
    3888:	687b      	ldr	r3, [r7, #4]
    388a:	4a24      	ldr	r2, [pc, #144]	; (391c <TIM_DeInit+0x220>)
    388c:	4293      	cmp	r3, r2
    388e:	d10a      	bne.n	38a6 <TIM_DeInit+0x1aa>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, ENABLE);
    3890:	2101      	movs	r1, #1
    3892:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    3896:	f7fe f8ed 	bl	1a74 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, DISABLE);
    389a:	2100      	movs	r1, #0
    389c:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    38a0:	f7fe f8e8 	bl	1a74 <RCC_APB2PeriphResetCmd>
}
    38a4:	e01c      	b.n	38e0 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM16)
    38a6:	687b      	ldr	r3, [r7, #4]
    38a8:	4a1d      	ldr	r2, [pc, #116]	; (3920 <TIM_DeInit+0x224>)
    38aa:	4293      	cmp	r3, r2
    38ac:	d10a      	bne.n	38c4 <TIM_DeInit+0x1c8>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, ENABLE);
    38ae:	2101      	movs	r1, #1
    38b0:	f44f 3000 	mov.w	r0, #131072	; 0x20000
    38b4:	f7fe f8de 	bl	1a74 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, DISABLE);
    38b8:	2100      	movs	r1, #0
    38ba:	f44f 3000 	mov.w	r0, #131072	; 0x20000
    38be:	f7fe f8d9 	bl	1a74 <RCC_APB2PeriphResetCmd>
}
    38c2:	e00d      	b.n	38e0 <TIM_DeInit+0x1e4>
    if (TIMx == TIM17)
    38c4:	687b      	ldr	r3, [r7, #4]
    38c6:	4a17      	ldr	r2, [pc, #92]	; (3924 <TIM_DeInit+0x228>)
    38c8:	4293      	cmp	r3, r2
    38ca:	d109      	bne.n	38e0 <TIM_DeInit+0x1e4>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, ENABLE);
    38cc:	2101      	movs	r1, #1
    38ce:	f44f 2080 	mov.w	r0, #262144	; 0x40000
    38d2:	f7fe f8cf 	bl	1a74 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, DISABLE);
    38d6:	2100      	movs	r1, #0
    38d8:	f44f 2080 	mov.w	r0, #262144	; 0x40000
    38dc:	f7fe f8ca 	bl	1a74 <RCC_APB2PeriphResetCmd>
}
    38e0:	bf00      	nop
    38e2:	3708      	adds	r7, #8
    38e4:	46bd      	mov	sp, r7
    38e6:	bd80      	pop	{r7, pc}
    38e8:	40012c00 	.word	0x40012c00
    38ec:	40000400 	.word	0x40000400
    38f0:	40000800 	.word	0x40000800
    38f4:	40000c00 	.word	0x40000c00
    38f8:	40001000 	.word	0x40001000
    38fc:	40001400 	.word	0x40001400
    3900:	40013400 	.word	0x40013400
    3904:	40014c00 	.word	0x40014c00
    3908:	40015000 	.word	0x40015000
    390c:	40015400 	.word	0x40015400
    3910:	40001800 	.word	0x40001800
    3914:	40001c00 	.word	0x40001c00
    3918:	40002000 	.word	0x40002000
    391c:	40014000 	.word	0x40014000
    3920:	40014400 	.word	0x40014400
    3924:	40014800 	.word	0x40014800

00003928 <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for the 
  *         specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
    3928:	b480      	push	{r7}
    392a:	b085      	sub	sp, #20
    392c:	af00      	add	r7, sp, #0
    392e:	6078      	str	r0, [r7, #4]
    3930:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
    3932:	2300      	movs	r3, #0
    3934:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
    3936:	687b      	ldr	r3, [r7, #4]
    3938:	881b      	ldrh	r3, [r3, #0]
    393a:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
    393c:	687b      	ldr	r3, [r7, #4]
    393e:	4a2e      	ldr	r2, [pc, #184]	; (39f8 <TIM_TimeBaseInit+0xd0>)
    3940:	4293      	cmp	r3, r2
    3942:	d013      	beq.n	396c <TIM_TimeBaseInit+0x44>
    3944:	687b      	ldr	r3, [r7, #4]
    3946:	4a2d      	ldr	r2, [pc, #180]	; (39fc <TIM_TimeBaseInit+0xd4>)
    3948:	4293      	cmp	r3, r2
    394a:	d00f      	beq.n	396c <TIM_TimeBaseInit+0x44>
    394c:	687b      	ldr	r3, [r7, #4]
    394e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
    3952:	d00b      	beq.n	396c <TIM_TimeBaseInit+0x44>
    3954:	687b      	ldr	r3, [r7, #4]
    3956:	4a2a      	ldr	r2, [pc, #168]	; (3a00 <TIM_TimeBaseInit+0xd8>)
    3958:	4293      	cmp	r3, r2
    395a:	d007      	beq.n	396c <TIM_TimeBaseInit+0x44>
    395c:	687b      	ldr	r3, [r7, #4]
    395e:	4a29      	ldr	r2, [pc, #164]	; (3a04 <TIM_TimeBaseInit+0xdc>)
    3960:	4293      	cmp	r3, r2
    3962:	d003      	beq.n	396c <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
    3964:	687b      	ldr	r3, [r7, #4]
    3966:	4a28      	ldr	r2, [pc, #160]	; (3a08 <TIM_TimeBaseInit+0xe0>)
    3968:	4293      	cmp	r3, r2
    396a:	d108      	bne.n	397e <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
    396c:	89fb      	ldrh	r3, [r7, #14]
    396e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    3972:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
    3974:	683b      	ldr	r3, [r7, #0]
    3976:	885a      	ldrh	r2, [r3, #2]
    3978:	89fb      	ldrh	r3, [r7, #14]
    397a:	4313      	orrs	r3, r2
    397c:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
    397e:	687b      	ldr	r3, [r7, #4]
    3980:	4a22      	ldr	r2, [pc, #136]	; (3a0c <TIM_TimeBaseInit+0xe4>)
    3982:	4293      	cmp	r3, r2
    3984:	d00c      	beq.n	39a0 <TIM_TimeBaseInit+0x78>
    3986:	687b      	ldr	r3, [r7, #4]
    3988:	4a21      	ldr	r2, [pc, #132]	; (3a10 <TIM_TimeBaseInit+0xe8>)
    398a:	4293      	cmp	r3, r2
    398c:	d008      	beq.n	39a0 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
    398e:	89fb      	ldrh	r3, [r7, #14]
    3990:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    3994:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
    3996:	683b      	ldr	r3, [r7, #0]
    3998:	88da      	ldrh	r2, [r3, #6]
    399a:	89fb      	ldrh	r3, [r7, #14]
    399c:	4313      	orrs	r3, r2
    399e:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
    39a0:	687b      	ldr	r3, [r7, #4]
    39a2:	89fa      	ldrh	r2, [r7, #14]
    39a4:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
    39a6:	683b      	ldr	r3, [r7, #0]
    39a8:	889a      	ldrh	r2, [r3, #4]
    39aa:	687b      	ldr	r3, [r7, #4]
    39ac:	859a      	strh	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
    39ae:	683b      	ldr	r3, [r7, #0]
    39b0:	881a      	ldrh	r2, [r3, #0]
    39b2:	687b      	ldr	r3, [r7, #4]
    39b4:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
    39b6:	687b      	ldr	r3, [r7, #4]
    39b8:	4a0f      	ldr	r2, [pc, #60]	; (39f8 <TIM_TimeBaseInit+0xd0>)
    39ba:	4293      	cmp	r3, r2
    39bc:	d00f      	beq.n	39de <TIM_TimeBaseInit+0xb6>
    39be:	687b      	ldr	r3, [r7, #4]
    39c0:	4a0e      	ldr	r2, [pc, #56]	; (39fc <TIM_TimeBaseInit+0xd4>)
    39c2:	4293      	cmp	r3, r2
    39c4:	d00b      	beq.n	39de <TIM_TimeBaseInit+0xb6>
    39c6:	687b      	ldr	r3, [r7, #4]
    39c8:	4a12      	ldr	r2, [pc, #72]	; (3a14 <TIM_TimeBaseInit+0xec>)
    39ca:	4293      	cmp	r3, r2
    39cc:	d007      	beq.n	39de <TIM_TimeBaseInit+0xb6>
    39ce:	687b      	ldr	r3, [r7, #4]
    39d0:	4a11      	ldr	r2, [pc, #68]	; (3a18 <TIM_TimeBaseInit+0xf0>)
    39d2:	4293      	cmp	r3, r2
    39d4:	d003      	beq.n	39de <TIM_TimeBaseInit+0xb6>
    39d6:	687b      	ldr	r3, [r7, #4]
    39d8:	4a10      	ldr	r2, [pc, #64]	; (3a1c <TIM_TimeBaseInit+0xf4>)
    39da:	4293      	cmp	r3, r2
    39dc:	d104      	bne.n	39e8 <TIM_TimeBaseInit+0xc0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
    39de:	683b      	ldr	r3, [r7, #0]
    39e0:	7a1b      	ldrb	r3, [r3, #8]
    39e2:	b29a      	uxth	r2, r3
    39e4:	687b      	ldr	r3, [r7, #4]
    39e6:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
    39e8:	687b      	ldr	r3, [r7, #4]
    39ea:	2201      	movs	r2, #1
    39ec:	829a      	strh	r2, [r3, #20]
}
    39ee:	bf00      	nop
    39f0:	3714      	adds	r7, #20
    39f2:	46bd      	mov	sp, r7
    39f4:	bc80      	pop	{r7}
    39f6:	4770      	bx	lr
    39f8:	40012c00 	.word	0x40012c00
    39fc:	40013400 	.word	0x40013400
    3a00:	40000400 	.word	0x40000400
    3a04:	40000800 	.word	0x40000800
    3a08:	40000c00 	.word	0x40000c00
    3a0c:	40001000 	.word	0x40001000
    3a10:	40001400 	.word	0x40001400
    3a14:	40014000 	.word	0x40014000
    3a18:	40014400 	.word	0x40014400
    3a1c:	40014800 	.word	0x40014800

00003a20 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
    3a20:	b480      	push	{r7}
    3a22:	b085      	sub	sp, #20
    3a24:	af00      	add	r7, sp, #0
    3a26:	6078      	str	r0, [r7, #4]
    3a28:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
    3a2a:	2300      	movs	r3, #0
    3a2c:	817b      	strh	r3, [r7, #10]
    3a2e:	2300      	movs	r3, #0
    3a30:	81fb      	strh	r3, [r7, #14]
    3a32:	2300      	movs	r3, #0
    3a34:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
    3a36:	687b      	ldr	r3, [r7, #4]
    3a38:	8c1b      	ldrh	r3, [r3, #32]
    3a3a:	b29b      	uxth	r3, r3
    3a3c:	f023 0301 	bic.w	r3, r3, #1
    3a40:	b29a      	uxth	r2, r3
    3a42:	687b      	ldr	r3, [r7, #4]
    3a44:	841a      	strh	r2, [r3, #32]
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
    3a46:	687b      	ldr	r3, [r7, #4]
    3a48:	8c1b      	ldrh	r3, [r3, #32]
    3a4a:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
    3a4c:	687b      	ldr	r3, [r7, #4]
    3a4e:	889b      	ldrh	r3, [r3, #4]
    3a50:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    3a52:	687b      	ldr	r3, [r7, #4]
    3a54:	8b1b      	ldrh	r3, [r3, #24]
    3a56:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
    3a58:	897b      	ldrh	r3, [r7, #10]
    3a5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    3a5e:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
    3a60:	897b      	ldrh	r3, [r7, #10]
    3a62:	f023 0303 	bic.w	r3, r3, #3
    3a66:	817b      	strh	r3, [r7, #10]

  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
    3a68:	683b      	ldr	r3, [r7, #0]
    3a6a:	881a      	ldrh	r2, [r3, #0]
    3a6c:	897b      	ldrh	r3, [r7, #10]
    3a6e:	4313      	orrs	r3, r2
    3a70:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
    3a72:	89fb      	ldrh	r3, [r7, #14]
    3a74:	f023 0302 	bic.w	r3, r3, #2
    3a78:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
    3a7a:	683b      	ldr	r3, [r7, #0]
    3a7c:	891a      	ldrh	r2, [r3, #8]
    3a7e:	89fb      	ldrh	r3, [r7, #14]
    3a80:	4313      	orrs	r3, r2
    3a82:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
    3a84:	683b      	ldr	r3, [r7, #0]
    3a86:	885a      	ldrh	r2, [r3, #2]
    3a88:	89fb      	ldrh	r3, [r7, #14]
    3a8a:	4313      	orrs	r3, r2
    3a8c:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
    3a8e:	687b      	ldr	r3, [r7, #4]
    3a90:	4a24      	ldr	r2, [pc, #144]	; (3b24 <TIM_OC1Init+0x104>)
    3a92:	4293      	cmp	r3, r2
    3a94:	d00f      	beq.n	3ab6 <TIM_OC1Init+0x96>
    3a96:	687b      	ldr	r3, [r7, #4]
    3a98:	4a23      	ldr	r2, [pc, #140]	; (3b28 <TIM_OC1Init+0x108>)
    3a9a:	4293      	cmp	r3, r2
    3a9c:	d00b      	beq.n	3ab6 <TIM_OC1Init+0x96>
    3a9e:	687b      	ldr	r3, [r7, #4]
    3aa0:	4a22      	ldr	r2, [pc, #136]	; (3b2c <TIM_OC1Init+0x10c>)
    3aa2:	4293      	cmp	r3, r2
    3aa4:	d007      	beq.n	3ab6 <TIM_OC1Init+0x96>
    3aa6:	687b      	ldr	r3, [r7, #4]
    3aa8:	4a21      	ldr	r2, [pc, #132]	; (3b30 <TIM_OC1Init+0x110>)
    3aaa:	4293      	cmp	r3, r2
    3aac:	d003      	beq.n	3ab6 <TIM_OC1Init+0x96>
     (TIMx == TIM16)|| (TIMx == TIM17))
    3aae:	687b      	ldr	r3, [r7, #4]
    3ab0:	4a20      	ldr	r2, [pc, #128]	; (3b34 <TIM_OC1Init+0x114>)
    3ab2:	4293      	cmp	r3, r2
    3ab4:	d123      	bne.n	3afe <TIM_OC1Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
    3ab6:	89fb      	ldrh	r3, [r7, #14]
    3ab8:	f023 0308 	bic.w	r3, r3, #8
    3abc:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    3abe:	683b      	ldr	r3, [r7, #0]
    3ac0:	895a      	ldrh	r2, [r3, #10]
    3ac2:	89fb      	ldrh	r3, [r7, #14]
    3ac4:	4313      	orrs	r3, r2
    3ac6:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE));    
    3ac8:	89fb      	ldrh	r3, [r7, #14]
    3aca:	f023 0304 	bic.w	r3, r3, #4
    3ace:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    3ad0:	683b      	ldr	r3, [r7, #0]
    3ad2:	889a      	ldrh	r2, [r3, #4]
    3ad4:	89fb      	ldrh	r3, [r7, #14]
    3ad6:	4313      	orrs	r3, r2
    3ad8:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1));
    3ada:	89bb      	ldrh	r3, [r7, #12]
    3adc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    3ae0:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N));
    3ae2:	89bb      	ldrh	r3, [r7, #12]
    3ae4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    3ae8:	81bb      	strh	r3, [r7, #12]
    
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    3aea:	683b      	ldr	r3, [r7, #0]
    3aec:	899a      	ldrh	r2, [r3, #12]
    3aee:	89bb      	ldrh	r3, [r7, #12]
    3af0:	4313      	orrs	r3, r2
    3af2:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
    3af4:	683b      	ldr	r3, [r7, #0]
    3af6:	89da      	ldrh	r2, [r3, #14]
    3af8:	89bb      	ldrh	r3, [r7, #12]
    3afa:	4313      	orrs	r3, r2
    3afc:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
    3afe:	687b      	ldr	r3, [r7, #4]
    3b00:	89ba      	ldrh	r2, [r7, #12]
    3b02:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
    3b04:	687b      	ldr	r3, [r7, #4]
    3b06:	897a      	ldrh	r2, [r7, #10]
    3b08:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse; 
    3b0a:	683b      	ldr	r3, [r7, #0]
    3b0c:	88da      	ldrh	r2, [r3, #6]
    3b0e:	687b      	ldr	r3, [r7, #4]
    3b10:	869a      	strh	r2, [r3, #52]	; 0x34
 
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
    3b12:	687b      	ldr	r3, [r7, #4]
    3b14:	89fa      	ldrh	r2, [r7, #14]
    3b16:	841a      	strh	r2, [r3, #32]
}
    3b18:	bf00      	nop
    3b1a:	3714      	adds	r7, #20
    3b1c:	46bd      	mov	sp, r7
    3b1e:	bc80      	pop	{r7}
    3b20:	4770      	bx	lr
    3b22:	bf00      	nop
    3b24:	40012c00 	.word	0x40012c00
    3b28:	40013400 	.word	0x40013400
    3b2c:	40014000 	.word	0x40014000
    3b30:	40014400 	.word	0x40014400
    3b34:	40014800 	.word	0x40014800

00003b38 <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
    3b38:	b480      	push	{r7}
    3b3a:	b085      	sub	sp, #20
    3b3c:	af00      	add	r7, sp, #0
    3b3e:	6078      	str	r0, [r7, #4]
    3b40:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
    3b42:	2300      	movs	r3, #0
    3b44:	817b      	strh	r3, [r7, #10]
    3b46:	2300      	movs	r3, #0
    3b48:	81fb      	strh	r3, [r7, #14]
    3b4a:	2300      	movs	r3, #0
    3b4c:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST6_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
   /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
    3b4e:	687b      	ldr	r3, [r7, #4]
    3b50:	8c1b      	ldrh	r3, [r3, #32]
    3b52:	b29b      	uxth	r3, r3
    3b54:	f023 0310 	bic.w	r3, r3, #16
    3b58:	b29a      	uxth	r2, r3
    3b5a:	687b      	ldr	r3, [r7, #4]
    3b5c:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
    3b5e:	687b      	ldr	r3, [r7, #4]
    3b60:	8c1b      	ldrh	r3, [r3, #32]
    3b62:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
    3b64:	687b      	ldr	r3, [r7, #4]
    3b66:	889b      	ldrh	r3, [r3, #4]
    3b68:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    3b6a:	687b      	ldr	r3, [r7, #4]
    3b6c:	8b1b      	ldrh	r3, [r3, #24]
    3b6e:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
    3b70:	897b      	ldrh	r3, [r7, #10]
    3b72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
    3b76:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S));
    3b78:	897b      	ldrh	r3, [r7, #10]
    3b7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    3b7e:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
    3b80:	683b      	ldr	r3, [r7, #0]
    3b82:	881b      	ldrh	r3, [r3, #0]
    3b84:	021b      	lsls	r3, r3, #8
    3b86:	b29a      	uxth	r2, r3
    3b88:	897b      	ldrh	r3, [r7, #10]
    3b8a:	4313      	orrs	r3, r2
    3b8c:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
    3b8e:	89fb      	ldrh	r3, [r7, #14]
    3b90:	f023 0320 	bic.w	r3, r3, #32
    3b94:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
    3b96:	683b      	ldr	r3, [r7, #0]
    3b98:	891b      	ldrh	r3, [r3, #8]
    3b9a:	011b      	lsls	r3, r3, #4
    3b9c:	b29a      	uxth	r2, r3
    3b9e:	89fb      	ldrh	r3, [r7, #14]
    3ba0:	4313      	orrs	r3, r2
    3ba2:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
    3ba4:	683b      	ldr	r3, [r7, #0]
    3ba6:	885b      	ldrh	r3, [r3, #2]
    3ba8:	011b      	lsls	r3, r3, #4
    3baa:	b29a      	uxth	r2, r3
    3bac:	89fb      	ldrh	r3, [r7, #14]
    3bae:	4313      	orrs	r3, r2
    3bb0:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
    3bb2:	687b      	ldr	r3, [r7, #4]
    3bb4:	4a22      	ldr	r2, [pc, #136]	; (3c40 <TIM_OC2Init+0x108>)
    3bb6:	4293      	cmp	r3, r2
    3bb8:	d003      	beq.n	3bc2 <TIM_OC2Init+0x8a>
    3bba:	687b      	ldr	r3, [r7, #4]
    3bbc:	4a21      	ldr	r2, [pc, #132]	; (3c44 <TIM_OC2Init+0x10c>)
    3bbe:	4293      	cmp	r3, r2
    3bc0:	d12b      	bne.n	3c1a <TIM_OC2Init+0xe2>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NP));
    3bc2:	89fb      	ldrh	r3, [r7, #14]
    3bc4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    3bc8:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    3bca:	683b      	ldr	r3, [r7, #0]
    3bcc:	895b      	ldrh	r3, [r3, #10]
    3bce:	011b      	lsls	r3, r3, #4
    3bd0:	b29a      	uxth	r2, r3
    3bd2:	89fb      	ldrh	r3, [r7, #14]
    3bd4:	4313      	orrs	r3, r2
    3bd6:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NE));    
    3bd8:	89fb      	ldrh	r3, [r7, #14]
    3bda:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    3bde:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    3be0:	683b      	ldr	r3, [r7, #0]
    3be2:	889b      	ldrh	r3, [r3, #4]
    3be4:	011b      	lsls	r3, r3, #4
    3be6:	b29a      	uxth	r2, r3
    3be8:	89fb      	ldrh	r3, [r7, #14]
    3bea:	4313      	orrs	r3, r2
    3bec:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2));
    3bee:	89bb      	ldrh	r3, [r7, #12]
    3bf0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    3bf4:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2N));
    3bf6:	89bb      	ldrh	r3, [r7, #12]
    3bf8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    3bfc:	81bb      	strh	r3, [r7, #12]
    
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    3bfe:	683b      	ldr	r3, [r7, #0]
    3c00:	899b      	ldrh	r3, [r3, #12]
    3c02:	009b      	lsls	r3, r3, #2
    3c04:	b29a      	uxth	r2, r3
    3c06:	89bb      	ldrh	r3, [r7, #12]
    3c08:	4313      	orrs	r3, r2
    3c0a:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
    3c0c:	683b      	ldr	r3, [r7, #0]
    3c0e:	89db      	ldrh	r3, [r3, #14]
    3c10:	009b      	lsls	r3, r3, #2
    3c12:	b29a      	uxth	r2, r3
    3c14:	89bb      	ldrh	r3, [r7, #12]
    3c16:	4313      	orrs	r3, r2
    3c18:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
    3c1a:	687b      	ldr	r3, [r7, #4]
    3c1c:	89ba      	ldrh	r2, [r7, #12]
    3c1e:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
    3c20:	687b      	ldr	r3, [r7, #4]
    3c22:	897a      	ldrh	r2, [r7, #10]
    3c24:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
    3c26:	683b      	ldr	r3, [r7, #0]
    3c28:	88da      	ldrh	r2, [r3, #6]
    3c2a:	687b      	ldr	r3, [r7, #4]
    3c2c:	871a      	strh	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
    3c2e:	687b      	ldr	r3, [r7, #4]
    3c30:	89fa      	ldrh	r2, [r7, #14]
    3c32:	841a      	strh	r2, [r3, #32]
}
    3c34:	bf00      	nop
    3c36:	3714      	adds	r7, #20
    3c38:	46bd      	mov	sp, r7
    3c3a:	bc80      	pop	{r7}
    3c3c:	4770      	bx	lr
    3c3e:	bf00      	nop
    3c40:	40012c00 	.word	0x40012c00
    3c44:	40013400 	.word	0x40013400

00003c48 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
    3c48:	b480      	push	{r7}
    3c4a:	b085      	sub	sp, #20
    3c4c:	af00      	add	r7, sp, #0
    3c4e:	6078      	str	r0, [r7, #4]
    3c50:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
    3c52:	2300      	movs	r3, #0
    3c54:	817b      	strh	r3, [r7, #10]
    3c56:	2300      	movs	r3, #0
    3c58:	81fb      	strh	r3, [r7, #14]
    3c5a:	2300      	movs	r3, #0
    3c5c:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
    3c5e:	687b      	ldr	r3, [r7, #4]
    3c60:	8c1b      	ldrh	r3, [r3, #32]
    3c62:	b29b      	uxth	r3, r3
    3c64:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    3c68:	b29a      	uxth	r2, r3
    3c6a:	687b      	ldr	r3, [r7, #4]
    3c6c:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
    3c6e:	687b      	ldr	r3, [r7, #4]
    3c70:	8c1b      	ldrh	r3, [r3, #32]
    3c72:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
    3c74:	687b      	ldr	r3, [r7, #4]
    3c76:	889b      	ldrh	r3, [r3, #4]
    3c78:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    3c7a:	687b      	ldr	r3, [r7, #4]
    3c7c:	8b9b      	ldrh	r3, [r3, #28]
    3c7e:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
    3c80:	897b      	ldrh	r3, [r7, #10]
    3c82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    3c86:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
    3c88:	897b      	ldrh	r3, [r7, #10]
    3c8a:	f023 0303 	bic.w	r3, r3, #3
    3c8e:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
    3c90:	683b      	ldr	r3, [r7, #0]
    3c92:	881a      	ldrh	r2, [r3, #0]
    3c94:	897b      	ldrh	r3, [r7, #10]
    3c96:	4313      	orrs	r3, r2
    3c98:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
    3c9a:	89fb      	ldrh	r3, [r7, #14]
    3c9c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    3ca0:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
    3ca2:	683b      	ldr	r3, [r7, #0]
    3ca4:	891b      	ldrh	r3, [r3, #8]
    3ca6:	021b      	lsls	r3, r3, #8
    3ca8:	b29a      	uxth	r2, r3
    3caa:	89fb      	ldrh	r3, [r7, #14]
    3cac:	4313      	orrs	r3, r2
    3cae:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
    3cb0:	683b      	ldr	r3, [r7, #0]
    3cb2:	885b      	ldrh	r3, [r3, #2]
    3cb4:	021b      	lsls	r3, r3, #8
    3cb6:	b29a      	uxth	r2, r3
    3cb8:	89fb      	ldrh	r3, [r7, #14]
    3cba:	4313      	orrs	r3, r2
    3cbc:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
    3cbe:	687b      	ldr	r3, [r7, #4]
    3cc0:	4a22      	ldr	r2, [pc, #136]	; (3d4c <TIM_OC3Init+0x104>)
    3cc2:	4293      	cmp	r3, r2
    3cc4:	d003      	beq.n	3cce <TIM_OC3Init+0x86>
    3cc6:	687b      	ldr	r3, [r7, #4]
    3cc8:	4a21      	ldr	r2, [pc, #132]	; (3d50 <TIM_OC3Init+0x108>)
    3cca:	4293      	cmp	r3, r2
    3ccc:	d12b      	bne.n	3d26 <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NP));
    3cce:	89fb      	ldrh	r3, [r7, #14]
    3cd0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    3cd4:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    3cd6:	683b      	ldr	r3, [r7, #0]
    3cd8:	895b      	ldrh	r3, [r3, #10]
    3cda:	021b      	lsls	r3, r3, #8
    3cdc:	b29a      	uxth	r2, r3
    3cde:	89fb      	ldrh	r3, [r7, #14]
    3ce0:	4313      	orrs	r3, r2
    3ce2:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NE));
    3ce4:	89fb      	ldrh	r3, [r7, #14]
    3ce6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    3cea:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    3cec:	683b      	ldr	r3, [r7, #0]
    3cee:	889b      	ldrh	r3, [r3, #4]
    3cf0:	021b      	lsls	r3, r3, #8
    3cf2:	b29a      	uxth	r2, r3
    3cf4:	89fb      	ldrh	r3, [r7, #14]
    3cf6:	4313      	orrs	r3, r2
    3cf8:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3));
    3cfa:	89bb      	ldrh	r3, [r7, #12]
    3cfc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    3d00:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3N));
    3d02:	89bb      	ldrh	r3, [r7, #12]
    3d04:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    3d08:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    3d0a:	683b      	ldr	r3, [r7, #0]
    3d0c:	899b      	ldrh	r3, [r3, #12]
    3d0e:	011b      	lsls	r3, r3, #4
    3d10:	b29a      	uxth	r2, r3
    3d12:	89bb      	ldrh	r3, [r7, #12]
    3d14:	4313      	orrs	r3, r2
    3d16:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
    3d18:	683b      	ldr	r3, [r7, #0]
    3d1a:	89db      	ldrh	r3, [r3, #14]
    3d1c:	011b      	lsls	r3, r3, #4
    3d1e:	b29a      	uxth	r2, r3
    3d20:	89bb      	ldrh	r3, [r7, #12]
    3d22:	4313      	orrs	r3, r2
    3d24:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
    3d26:	687b      	ldr	r3, [r7, #4]
    3d28:	89ba      	ldrh	r2, [r7, #12]
    3d2a:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
    3d2c:	687b      	ldr	r3, [r7, #4]
    3d2e:	897a      	ldrh	r2, [r7, #10]
    3d30:	839a      	strh	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
    3d32:	683b      	ldr	r3, [r7, #0]
    3d34:	88da      	ldrh	r2, [r3, #6]
    3d36:	687b      	ldr	r3, [r7, #4]
    3d38:	879a      	strh	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
    3d3a:	687b      	ldr	r3, [r7, #4]
    3d3c:	89fa      	ldrh	r2, [r7, #14]
    3d3e:	841a      	strh	r2, [r3, #32]
}
    3d40:	bf00      	nop
    3d42:	3714      	adds	r7, #20
    3d44:	46bd      	mov	sp, r7
    3d46:	bc80      	pop	{r7}
    3d48:	4770      	bx	lr
    3d4a:	bf00      	nop
    3d4c:	40012c00 	.word	0x40012c00
    3d50:	40013400 	.word	0x40013400

00003d54 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
    3d54:	b480      	push	{r7}
    3d56:	b085      	sub	sp, #20
    3d58:	af00      	add	r7, sp, #0
    3d5a:	6078      	str	r0, [r7, #4]
    3d5c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
    3d5e:	2300      	movs	r3, #0
    3d60:	81bb      	strh	r3, [r7, #12]
    3d62:	2300      	movs	r3, #0
    3d64:	817b      	strh	r3, [r7, #10]
    3d66:	2300      	movs	r3, #0
    3d68:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
    3d6a:	687b      	ldr	r3, [r7, #4]
    3d6c:	8c1b      	ldrh	r3, [r3, #32]
    3d6e:	b29b      	uxth	r3, r3
    3d70:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    3d74:	b29a      	uxth	r2, r3
    3d76:	687b      	ldr	r3, [r7, #4]
    3d78:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
    3d7a:	687b      	ldr	r3, [r7, #4]
    3d7c:	8c1b      	ldrh	r3, [r3, #32]
    3d7e:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
    3d80:	687b      	ldr	r3, [r7, #4]
    3d82:	889b      	ldrh	r3, [r3, #4]
    3d84:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    3d86:	687b      	ldr	r3, [r7, #4]
    3d88:	8b9b      	ldrh	r3, [r3, #28]
    3d8a:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
    3d8c:	89bb      	ldrh	r3, [r7, #12]
    3d8e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
    3d92:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S));
    3d94:	89bb      	ldrh	r3, [r7, #12]
    3d96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    3d9a:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
    3d9c:	683b      	ldr	r3, [r7, #0]
    3d9e:	881b      	ldrh	r3, [r3, #0]
    3da0:	021b      	lsls	r3, r3, #8
    3da2:	b29a      	uxth	r2, r3
    3da4:	89bb      	ldrh	r3, [r7, #12]
    3da6:	4313      	orrs	r3, r2
    3da8:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
    3daa:	897b      	ldrh	r3, [r7, #10]
    3dac:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    3db0:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
    3db2:	683b      	ldr	r3, [r7, #0]
    3db4:	891b      	ldrh	r3, [r3, #8]
    3db6:	031b      	lsls	r3, r3, #12
    3db8:	b29a      	uxth	r2, r3
    3dba:	897b      	ldrh	r3, [r7, #10]
    3dbc:	4313      	orrs	r3, r2
    3dbe:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
    3dc0:	683b      	ldr	r3, [r7, #0]
    3dc2:	885b      	ldrh	r3, [r3, #2]
    3dc4:	031b      	lsls	r3, r3, #12
    3dc6:	b29a      	uxth	r2, r3
    3dc8:	897b      	ldrh	r3, [r7, #10]
    3dca:	4313      	orrs	r3, r2
    3dcc:	817b      	strh	r3, [r7, #10]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
    3dce:	687b      	ldr	r3, [r7, #4]
    3dd0:	4a12      	ldr	r2, [pc, #72]	; (3e1c <TIM_OC4Init+0xc8>)
    3dd2:	4293      	cmp	r3, r2
    3dd4:	d003      	beq.n	3dde <TIM_OC4Init+0x8a>
    3dd6:	687b      	ldr	r3, [r7, #4]
    3dd8:	4a11      	ldr	r2, [pc, #68]	; (3e20 <TIM_OC4Init+0xcc>)
    3dda:	4293      	cmp	r3, r2
    3ddc:	d10a      	bne.n	3df4 <TIM_OC4Init+0xa0>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS4));
    3dde:	89fb      	ldrh	r3, [r7, #14]
    3de0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    3de4:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
    3de6:	683b      	ldr	r3, [r7, #0]
    3de8:	899b      	ldrh	r3, [r3, #12]
    3dea:	019b      	lsls	r3, r3, #6
    3dec:	b29a      	uxth	r2, r3
    3dee:	89fb      	ldrh	r3, [r7, #14]
    3df0:	4313      	orrs	r3, r2
    3df2:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
    3df4:	687b      	ldr	r3, [r7, #4]
    3df6:	89fa      	ldrh	r2, [r7, #14]
    3df8:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
    3dfa:	687b      	ldr	r3, [r7, #4]
    3dfc:	89ba      	ldrh	r2, [r7, #12]
    3dfe:	839a      	strh	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
    3e00:	683b      	ldr	r3, [r7, #0]
    3e02:	88da      	ldrh	r2, [r3, #6]
    3e04:	687b      	ldr	r3, [r7, #4]
    3e06:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
    3e0a:	687b      	ldr	r3, [r7, #4]
    3e0c:	897a      	ldrh	r2, [r7, #10]
    3e0e:	841a      	strh	r2, [r3, #32]
}
    3e10:	bf00      	nop
    3e12:	3714      	adds	r7, #20
    3e14:	46bd      	mov	sp, r7
    3e16:	bc80      	pop	{r7}
    3e18:	4770      	bx	lr
    3e1a:	bf00      	nop
    3e1c:	40012c00 	.word	0x40012c00
    3e20:	40013400 	.word	0x40013400

00003e24 <TIM_ICInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
    3e24:	b580      	push	{r7, lr}
    3e26:	b082      	sub	sp, #8
    3e28:	af00      	add	r7, sp, #0
    3e2a:	6078      	str	r0, [r7, #4]
    3e2c:	6039      	str	r1, [r7, #0]
  }
  else
  {
    assert_param(IS_TIM_IC_POLARITY_LITE(TIM_ICInitStruct->TIM_ICPolarity));
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
    3e2e:	683b      	ldr	r3, [r7, #0]
    3e30:	881b      	ldrh	r3, [r3, #0]
    3e32:	2b00      	cmp	r3, #0
    3e34:	d10f      	bne.n	3e56 <TIM_ICInit+0x32>
  {
    assert_param(IS_TIM_LIST8_PERIPH(TIMx));
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
    3e36:	683b      	ldr	r3, [r7, #0]
    3e38:	8859      	ldrh	r1, [r3, #2]
    3e3a:	683b      	ldr	r3, [r7, #0]
    3e3c:	889a      	ldrh	r2, [r3, #4]
    3e3e:	683b      	ldr	r3, [r7, #0]
    3e40:	891b      	ldrh	r3, [r3, #8]
    3e42:	6878      	ldr	r0, [r7, #4]
    3e44:	f001 f946 	bl	50d4 <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    3e48:	683b      	ldr	r3, [r7, #0]
    3e4a:	88db      	ldrh	r3, [r3, #6]
    3e4c:	4619      	mov	r1, r3
    3e4e:	6878      	ldr	r0, [r7, #4]
    3e50:	f001 f808 	bl	4e64 <TIM_SetIC1Prescaler>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
    3e54:	e036      	b.n	3ec4 <TIM_ICInit+0xa0>
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
    3e56:	683b      	ldr	r3, [r7, #0]
    3e58:	881b      	ldrh	r3, [r3, #0]
    3e5a:	2b04      	cmp	r3, #4
    3e5c:	d10f      	bne.n	3e7e <TIM_ICInit+0x5a>
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
    3e5e:	683b      	ldr	r3, [r7, #0]
    3e60:	8859      	ldrh	r1, [r3, #2]
    3e62:	683b      	ldr	r3, [r7, #0]
    3e64:	889a      	ldrh	r2, [r3, #4]
    3e66:	683b      	ldr	r3, [r7, #0]
    3e68:	891b      	ldrh	r3, [r3, #8]
    3e6a:	6878      	ldr	r0, [r7, #4]
    3e6c:	f001 f9a2 	bl	51b4 <TI2_Config>
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    3e70:	683b      	ldr	r3, [r7, #0]
    3e72:	88db      	ldrh	r3, [r3, #6]
    3e74:	4619      	mov	r1, r3
    3e76:	6878      	ldr	r0, [r7, #4]
    3e78:	f001 f80f 	bl	4e9a <TIM_SetIC2Prescaler>
}
    3e7c:	e022      	b.n	3ec4 <TIM_ICInit+0xa0>
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
    3e7e:	683b      	ldr	r3, [r7, #0]
    3e80:	881b      	ldrh	r3, [r3, #0]
    3e82:	2b08      	cmp	r3, #8
    3e84:	d10f      	bne.n	3ea6 <TIM_ICInit+0x82>
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
    3e86:	683b      	ldr	r3, [r7, #0]
    3e88:	8859      	ldrh	r1, [r3, #2]
    3e8a:	683b      	ldr	r3, [r7, #0]
    3e8c:	889a      	ldrh	r2, [r3, #4]
    3e8e:	683b      	ldr	r3, [r7, #0]
    3e90:	891b      	ldrh	r3, [r3, #8]
    3e92:	6878      	ldr	r0, [r7, #4]
    3e94:	f001 fa08 	bl	52a8 <TI3_Config>
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    3e98:	683b      	ldr	r3, [r7, #0]
    3e9a:	88db      	ldrh	r3, [r3, #6]
    3e9c:	4619      	mov	r1, r3
    3e9e:	6878      	ldr	r0, [r7, #4]
    3ea0:	f001 f818 	bl	4ed4 <TIM_SetIC3Prescaler>
}
    3ea4:	e00e      	b.n	3ec4 <TIM_ICInit+0xa0>
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
    3ea6:	683b      	ldr	r3, [r7, #0]
    3ea8:	8859      	ldrh	r1, [r3, #2]
    3eaa:	683b      	ldr	r3, [r7, #0]
    3eac:	889a      	ldrh	r2, [r3, #4]
    3eae:	683b      	ldr	r3, [r7, #0]
    3eb0:	891b      	ldrh	r3, [r3, #8]
    3eb2:	6878      	ldr	r0, [r7, #4]
    3eb4:	f001 fa6e 	bl	5394 <TI4_Config>
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    3eb8:	683b      	ldr	r3, [r7, #0]
    3eba:	88db      	ldrh	r3, [r3, #6]
    3ebc:	4619      	mov	r1, r3
    3ebe:	6878      	ldr	r0, [r7, #4]
    3ec0:	f001 f823 	bl	4f0a <TIM_SetIC4Prescaler>
}
    3ec4:	bf00      	nop
    3ec6:	3708      	adds	r7, #8
    3ec8:	46bd      	mov	sp, r7
    3eca:	bd80      	pop	{r7, pc}

00003ecc <TIM_PWMIConfig>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
    3ecc:	b580      	push	{r7, lr}
    3ece:	b084      	sub	sp, #16
    3ed0:	af00      	add	r7, sp, #0
    3ed2:	6078      	str	r0, [r7, #4]
    3ed4:	6039      	str	r1, [r7, #0]
  uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
    3ed6:	2300      	movs	r3, #0
    3ed8:	81fb      	strh	r3, [r7, #14]
  uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
    3eda:	2301      	movs	r3, #1
    3edc:	81bb      	strh	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
    3ede:	683b      	ldr	r3, [r7, #0]
    3ee0:	885b      	ldrh	r3, [r3, #2]
    3ee2:	2b00      	cmp	r3, #0
    3ee4:	d102      	bne.n	3eec <TIM_PWMIConfig+0x20>
  {
    icoppositepolarity = TIM_ICPolarity_Falling;
    3ee6:	2302      	movs	r3, #2
    3ee8:	81fb      	strh	r3, [r7, #14]
    3eea:	e001      	b.n	3ef0 <TIM_PWMIConfig+0x24>
  }
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
    3eec:	2300      	movs	r3, #0
    3eee:	81fb      	strh	r3, [r7, #14]
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
    3ef0:	683b      	ldr	r3, [r7, #0]
    3ef2:	889b      	ldrh	r3, [r3, #4]
    3ef4:	2b01      	cmp	r3, #1
    3ef6:	d102      	bne.n	3efe <TIM_PWMIConfig+0x32>
  {
    icoppositeselection = TIM_ICSelection_IndirectTI;
    3ef8:	2302      	movs	r3, #2
    3efa:	81bb      	strh	r3, [r7, #12]
    3efc:	e001      	b.n	3f02 <TIM_PWMIConfig+0x36>
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
    3efe:	2301      	movs	r3, #1
    3f00:	81bb      	strh	r3, [r7, #12]
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
    3f02:	683b      	ldr	r3, [r7, #0]
    3f04:	881b      	ldrh	r3, [r3, #0]
    3f06:	2b00      	cmp	r3, #0
    3f08:	d11c      	bne.n	3f44 <TIM_PWMIConfig+0x78>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
    3f0a:	683b      	ldr	r3, [r7, #0]
    3f0c:	8859      	ldrh	r1, [r3, #2]
    3f0e:	683b      	ldr	r3, [r7, #0]
    3f10:	889a      	ldrh	r2, [r3, #4]
    3f12:	683b      	ldr	r3, [r7, #0]
    3f14:	891b      	ldrh	r3, [r3, #8]
    3f16:	6878      	ldr	r0, [r7, #4]
    3f18:	f001 f8dc 	bl	50d4 <TI1_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    3f1c:	683b      	ldr	r3, [r7, #0]
    3f1e:	88db      	ldrh	r3, [r3, #6]
    3f20:	4619      	mov	r1, r3
    3f22:	6878      	ldr	r0, [r7, #4]
    3f24:	f000 ff9e 	bl	4e64 <TIM_SetIC1Prescaler>
    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    3f28:	683b      	ldr	r3, [r7, #0]
    3f2a:	891b      	ldrh	r3, [r3, #8]
    3f2c:	89ba      	ldrh	r2, [r7, #12]
    3f2e:	89f9      	ldrh	r1, [r7, #14]
    3f30:	6878      	ldr	r0, [r7, #4]
    3f32:	f001 f93f 	bl	51b4 <TI2_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    3f36:	683b      	ldr	r3, [r7, #0]
    3f38:	88db      	ldrh	r3, [r3, #6]
    3f3a:	4619      	mov	r1, r3
    3f3c:	6878      	ldr	r0, [r7, #4]
    3f3e:	f000 ffac 	bl	4e9a <TIM_SetIC2Prescaler>
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
    3f42:	e01b      	b.n	3f7c <TIM_PWMIConfig+0xb0>
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
    3f44:	683b      	ldr	r3, [r7, #0]
    3f46:	8859      	ldrh	r1, [r3, #2]
    3f48:	683b      	ldr	r3, [r7, #0]
    3f4a:	889a      	ldrh	r2, [r3, #4]
    3f4c:	683b      	ldr	r3, [r7, #0]
    3f4e:	891b      	ldrh	r3, [r3, #8]
    3f50:	6878      	ldr	r0, [r7, #4]
    3f52:	f001 f92f 	bl	51b4 <TI2_Config>
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    3f56:	683b      	ldr	r3, [r7, #0]
    3f58:	88db      	ldrh	r3, [r3, #6]
    3f5a:	4619      	mov	r1, r3
    3f5c:	6878      	ldr	r0, [r7, #4]
    3f5e:	f000 ff9c 	bl	4e9a <TIM_SetIC2Prescaler>
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    3f62:	683b      	ldr	r3, [r7, #0]
    3f64:	891b      	ldrh	r3, [r3, #8]
    3f66:	89ba      	ldrh	r2, [r7, #12]
    3f68:	89f9      	ldrh	r1, [r7, #14]
    3f6a:	6878      	ldr	r0, [r7, #4]
    3f6c:	f001 f8b2 	bl	50d4 <TI1_Config>
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    3f70:	683b      	ldr	r3, [r7, #0]
    3f72:	88db      	ldrh	r3, [r3, #6]
    3f74:	4619      	mov	r1, r3
    3f76:	6878      	ldr	r0, [r7, #4]
    3f78:	f000 ff74 	bl	4e64 <TIM_SetIC1Prescaler>
}
    3f7c:	bf00      	nop
    3f7e:	3710      	adds	r7, #16
    3f80:	46bd      	mov	sp, r7
    3f82:	bd80      	pop	{r7, pc}

00003f84 <TIM_BDTRConfig>:
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval None
  */
void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
{
    3f84:	b480      	push	{r7}
    3f86:	b083      	sub	sp, #12
    3f88:	af00      	add	r7, sp, #0
    3f8a:	6078      	str	r0, [r7, #4]
    3f8c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
    3f8e:	683b      	ldr	r3, [r7, #0]
    3f90:	881a      	ldrh	r2, [r3, #0]
    3f92:	683b      	ldr	r3, [r7, #0]
    3f94:	885b      	ldrh	r3, [r3, #2]
    3f96:	4313      	orrs	r3, r2
    3f98:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
    3f9a:	683b      	ldr	r3, [r7, #0]
    3f9c:	889b      	ldrh	r3, [r3, #4]
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
    3f9e:	4313      	orrs	r3, r2
    3fa0:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
    3fa2:	683b      	ldr	r3, [r7, #0]
    3fa4:	88db      	ldrh	r3, [r3, #6]
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
    3fa6:	4313      	orrs	r3, r2
    3fa8:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
    3faa:	683b      	ldr	r3, [r7, #0]
    3fac:	891b      	ldrh	r3, [r3, #8]
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
    3fae:	4313      	orrs	r3, r2
    3fb0:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
    3fb2:	683b      	ldr	r3, [r7, #0]
    3fb4:	895b      	ldrh	r3, [r3, #10]
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
    3fb6:	4313      	orrs	r3, r2
    3fb8:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
    3fba:	683b      	ldr	r3, [r7, #0]
    3fbc:	899b      	ldrh	r3, [r3, #12]
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
    3fbe:	4313      	orrs	r3, r2
    3fc0:	b29a      	uxth	r2, r3
    3fc2:	687b      	ldr	r3, [r7, #4]
    3fc4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
}
    3fc8:	bf00      	nop
    3fca:	370c      	adds	r7, #12
    3fcc:	46bd      	mov	sp, r7
    3fce:	bc80      	pop	{r7}
    3fd0:	4770      	bx	lr

00003fd2 <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
    3fd2:	b480      	push	{r7}
    3fd4:	b083      	sub	sp, #12
    3fd6:	af00      	add	r7, sp, #0
    3fd8:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
    3fda:	687b      	ldr	r3, [r7, #4]
    3fdc:	f64f 72ff 	movw	r2, #65535	; 0xffff
    3fe0:	809a      	strh	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
    3fe2:	687b      	ldr	r3, [r7, #4]
    3fe4:	2200      	movs	r2, #0
    3fe6:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
    3fe8:	687b      	ldr	r3, [r7, #4]
    3fea:	2200      	movs	r2, #0
    3fec:	80da      	strh	r2, [r3, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
    3fee:	687b      	ldr	r3, [r7, #4]
    3ff0:	2200      	movs	r2, #0
    3ff2:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
    3ff4:	687b      	ldr	r3, [r7, #4]
    3ff6:	2200      	movs	r2, #0
    3ff8:	721a      	strb	r2, [r3, #8]
}
    3ffa:	bf00      	nop
    3ffc:	370c      	adds	r7, #12
    3ffe:	46bd      	mov	sp, r7
    4000:	bc80      	pop	{r7}
    4002:	4770      	bx	lr

00004004 <TIM_OCStructInit>:
  * @param  TIM_OCInitStruct : pointer to a TIM_OCInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
    4004:	b480      	push	{r7}
    4006:	b083      	sub	sp, #12
    4008:	af00      	add	r7, sp, #0
    400a:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
    400c:	687b      	ldr	r3, [r7, #4]
    400e:	2200      	movs	r2, #0
    4010:	801a      	strh	r2, [r3, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
    4012:	687b      	ldr	r3, [r7, #4]
    4014:	2200      	movs	r2, #0
    4016:	805a      	strh	r2, [r3, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
    4018:	687b      	ldr	r3, [r7, #4]
    401a:	2200      	movs	r2, #0
    401c:	809a      	strh	r2, [r3, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x0000;
    401e:	687b      	ldr	r3, [r7, #4]
    4020:	2200      	movs	r2, #0
    4022:	80da      	strh	r2, [r3, #6]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
    4024:	687b      	ldr	r3, [r7, #4]
    4026:	2200      	movs	r2, #0
    4028:	811a      	strh	r2, [r3, #8]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
    402a:	687b      	ldr	r3, [r7, #4]
    402c:	2200      	movs	r2, #0
    402e:	815a      	strh	r2, [r3, #10]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
    4030:	687b      	ldr	r3, [r7, #4]
    4032:	2200      	movs	r2, #0
    4034:	819a      	strh	r2, [r3, #12]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
    4036:	687b      	ldr	r3, [r7, #4]
    4038:	2200      	movs	r2, #0
    403a:	81da      	strh	r2, [r3, #14]
}
    403c:	bf00      	nop
    403e:	370c      	adds	r7, #12
    4040:	46bd      	mov	sp, r7
    4042:	bc80      	pop	{r7}
    4044:	4770      	bx	lr

00004046 <TIM_ICStructInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
    4046:	b480      	push	{r7}
    4048:	b083      	sub	sp, #12
    404a:	af00      	add	r7, sp, #0
    404c:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
    404e:	687b      	ldr	r3, [r7, #4]
    4050:	2200      	movs	r2, #0
    4052:	801a      	strh	r2, [r3, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
    4054:	687b      	ldr	r3, [r7, #4]
    4056:	2200      	movs	r2, #0
    4058:	805a      	strh	r2, [r3, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
    405a:	687b      	ldr	r3, [r7, #4]
    405c:	2201      	movs	r2, #1
    405e:	809a      	strh	r2, [r3, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
    4060:	687b      	ldr	r3, [r7, #4]
    4062:	2200      	movs	r2, #0
    4064:	80da      	strh	r2, [r3, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
    4066:	687b      	ldr	r3, [r7, #4]
    4068:	2200      	movs	r2, #0
    406a:	811a      	strh	r2, [r3, #8]
}
    406c:	bf00      	nop
    406e:	370c      	adds	r7, #12
    4070:	46bd      	mov	sp, r7
    4072:	bc80      	pop	{r7}
    4074:	4770      	bx	lr

00004076 <TIM_BDTRStructInit>:
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure which
  *         will be initialized.
  * @retval None
  */
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
    4076:	b480      	push	{r7}
    4078:	b083      	sub	sp, #12
    407a:	af00      	add	r7, sp, #0
    407c:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
    407e:	687b      	ldr	r3, [r7, #4]
    4080:	2200      	movs	r2, #0
    4082:	801a      	strh	r2, [r3, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
    4084:	687b      	ldr	r3, [r7, #4]
    4086:	2200      	movs	r2, #0
    4088:	805a      	strh	r2, [r3, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
    408a:	687b      	ldr	r3, [r7, #4]
    408c:	2200      	movs	r2, #0
    408e:	809a      	strh	r2, [r3, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
    4090:	687b      	ldr	r3, [r7, #4]
    4092:	2200      	movs	r2, #0
    4094:	80da      	strh	r2, [r3, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
    4096:	687b      	ldr	r3, [r7, #4]
    4098:	2200      	movs	r2, #0
    409a:	811a      	strh	r2, [r3, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
    409c:	687b      	ldr	r3, [r7, #4]
    409e:	2200      	movs	r2, #0
    40a0:	815a      	strh	r2, [r3, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
    40a2:	687b      	ldr	r3, [r7, #4]
    40a4:	2200      	movs	r2, #0
    40a6:	819a      	strh	r2, [r3, #12]
}
    40a8:	bf00      	nop
    40aa:	370c      	adds	r7, #12
    40ac:	46bd      	mov	sp, r7
    40ae:	bc80      	pop	{r7}
    40b0:	4770      	bx	lr

000040b2 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
    40b2:	b480      	push	{r7}
    40b4:	b083      	sub	sp, #12
    40b6:	af00      	add	r7, sp, #0
    40b8:	6078      	str	r0, [r7, #4]
    40ba:	460b      	mov	r3, r1
    40bc:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    40be:	78fb      	ldrb	r3, [r7, #3]
    40c0:	2b00      	cmp	r3, #0
    40c2:	d008      	beq.n	40d6 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
    40c4:	687b      	ldr	r3, [r7, #4]
    40c6:	881b      	ldrh	r3, [r3, #0]
    40c8:	b29b      	uxth	r3, r3
    40ca:	f043 0301 	orr.w	r3, r3, #1
    40ce:	b29a      	uxth	r2, r3
    40d0:	687b      	ldr	r3, [r7, #4]
    40d2:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
    40d4:	e007      	b.n	40e6 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
    40d6:	687b      	ldr	r3, [r7, #4]
    40d8:	881b      	ldrh	r3, [r3, #0]
    40da:	b29b      	uxth	r3, r3
    40dc:	f023 0301 	bic.w	r3, r3, #1
    40e0:	b29a      	uxth	r2, r3
    40e2:	687b      	ldr	r3, [r7, #4]
    40e4:	801a      	strh	r2, [r3, #0]
}
    40e6:	bf00      	nop
    40e8:	370c      	adds	r7, #12
    40ea:	46bd      	mov	sp, r7
    40ec:	bc80      	pop	{r7}
    40ee:	4770      	bx	lr

000040f0 <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
    40f0:	b480      	push	{r7}
    40f2:	b083      	sub	sp, #12
    40f4:	af00      	add	r7, sp, #0
    40f6:	6078      	str	r0, [r7, #4]
    40f8:	460b      	mov	r3, r1
    40fa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    40fc:	78fb      	ldrb	r3, [r7, #3]
    40fe:	2b00      	cmp	r3, #0
    4100:	d00c      	beq.n	411c <TIM_CtrlPWMOutputs+0x2c>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
    4102:	687b      	ldr	r3, [r7, #4]
    4104:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    4108:	b29b      	uxth	r3, r3
    410a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
    410e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
    4112:	b29a      	uxth	r2, r3
    4114:	687b      	ldr	r3, [r7, #4]
    4116:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
  }  
}
    411a:	e009      	b.n	4130 <TIM_CtrlPWMOutputs+0x40>
    TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
    411c:	687b      	ldr	r3, [r7, #4]
    411e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    4122:	b29b      	uxth	r3, r3
    4124:	f3c3 030e 	ubfx	r3, r3, #0, #15
    4128:	b29a      	uxth	r2, r3
    412a:	687b      	ldr	r3, [r7, #4]
    412c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
}
    4130:	bf00      	nop
    4132:	370c      	adds	r7, #12
    4134:	46bd      	mov	sp, r7
    4136:	bc80      	pop	{r7}
    4138:	4770      	bx	lr

0000413a <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
    413a:	b480      	push	{r7}
    413c:	b083      	sub	sp, #12
    413e:	af00      	add	r7, sp, #0
    4140:	6078      	str	r0, [r7, #4]
    4142:	460b      	mov	r3, r1
    4144:	807b      	strh	r3, [r7, #2]
    4146:	4613      	mov	r3, r2
    4148:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    414a:	787b      	ldrb	r3, [r7, #1]
    414c:	2b00      	cmp	r3, #0
    414e:	d008      	beq.n	4162 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
    4150:	687b      	ldr	r3, [r7, #4]
    4152:	899b      	ldrh	r3, [r3, #12]
    4154:	b29a      	uxth	r2, r3
    4156:	887b      	ldrh	r3, [r7, #2]
    4158:	4313      	orrs	r3, r2
    415a:	b29a      	uxth	r2, r3
    415c:	687b      	ldr	r3, [r7, #4]
    415e:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
    4160:	e009      	b.n	4176 <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
    4162:	687b      	ldr	r3, [r7, #4]
    4164:	899b      	ldrh	r3, [r3, #12]
    4166:	b29a      	uxth	r2, r3
    4168:	887b      	ldrh	r3, [r7, #2]
    416a:	43db      	mvns	r3, r3
    416c:	b29b      	uxth	r3, r3
    416e:	4013      	ands	r3, r2
    4170:	b29a      	uxth	r2, r3
    4172:	687b      	ldr	r3, [r7, #4]
    4174:	819a      	strh	r2, [r3, #12]
}
    4176:	bf00      	nop
    4178:	370c      	adds	r7, #12
    417a:	46bd      	mov	sp, r7
    417c:	bc80      	pop	{r7}
    417e:	4770      	bx	lr

00004180 <TIM_GenerateEvent>:
  *   - TIM6 and TIM7 can only generate an update event. 
  *   - TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM1 and TIM8.      
  * @retval None
  */
void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)
{ 
    4180:	b480      	push	{r7}
    4182:	b083      	sub	sp, #12
    4184:	af00      	add	r7, sp, #0
    4186:	6078      	str	r0, [r7, #4]
    4188:	460b      	mov	r3, r1
    418a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
  
  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
    418c:	687b      	ldr	r3, [r7, #4]
    418e:	887a      	ldrh	r2, [r7, #2]
    4190:	829a      	strh	r2, [r3, #20]
}
    4192:	bf00      	nop
    4194:	370c      	adds	r7, #12
    4196:	46bd      	mov	sp, r7
    4198:	bc80      	pop	{r7}
    419a:	4770      	bx	lr

0000419c <TIM_DMAConfig>:
  *   This parameter can be one value between:
  *   TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers.
  * @retval None
  */
void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)
{
    419c:	b480      	push	{r7}
    419e:	b083      	sub	sp, #12
    41a0:	af00      	add	r7, sp, #0
    41a2:	6078      	str	r0, [r7, #4]
    41a4:	460b      	mov	r3, r1
    41a6:	807b      	strh	r3, [r7, #2]
    41a8:	4613      	mov	r3, r2
    41aa:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
    41ac:	887a      	ldrh	r2, [r7, #2]
    41ae:	883b      	ldrh	r3, [r7, #0]
    41b0:	4313      	orrs	r3, r2
    41b2:	b29a      	uxth	r2, r3
    41b4:	687b      	ldr	r3, [r7, #4]
    41b6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
}
    41ba:	bf00      	nop
    41bc:	370c      	adds	r7, #12
    41be:	46bd      	mov	sp, r7
    41c0:	bc80      	pop	{r7}
    41c2:	4770      	bx	lr

000041c4 <TIM_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
{ 
    41c4:	b480      	push	{r7}
    41c6:	b083      	sub	sp, #12
    41c8:	af00      	add	r7, sp, #0
    41ca:	6078      	str	r0, [r7, #4]
    41cc:	460b      	mov	r3, r1
    41ce:	807b      	strh	r3, [r7, #2]
    41d0:	4613      	mov	r3, r2
    41d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_LIST9_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    41d4:	787b      	ldrb	r3, [r7, #1]
    41d6:	2b00      	cmp	r3, #0
    41d8:	d008      	beq.n	41ec <TIM_DMACmd+0x28>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
    41da:	687b      	ldr	r3, [r7, #4]
    41dc:	899b      	ldrh	r3, [r3, #12]
    41de:	b29a      	uxth	r2, r3
    41e0:	887b      	ldrh	r3, [r7, #2]
    41e2:	4313      	orrs	r3, r2
    41e4:	b29a      	uxth	r2, r3
    41e6:	687b      	ldr	r3, [r7, #4]
    41e8:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
  }
}
    41ea:	e009      	b.n	4200 <TIM_DMACmd+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
    41ec:	687b      	ldr	r3, [r7, #4]
    41ee:	899b      	ldrh	r3, [r3, #12]
    41f0:	b29a      	uxth	r2, r3
    41f2:	887b      	ldrh	r3, [r7, #2]
    41f4:	43db      	mvns	r3, r3
    41f6:	b29b      	uxth	r3, r3
    41f8:	4013      	ands	r3, r2
    41fa:	b29a      	uxth	r2, r3
    41fc:	687b      	ldr	r3, [r7, #4]
    41fe:	819a      	strh	r2, [r3, #12]
}
    4200:	bf00      	nop
    4202:	370c      	adds	r7, #12
    4204:	46bd      	mov	sp, r7
    4206:	bc80      	pop	{r7}
    4208:	4770      	bx	lr

0000420a <TIM_InternalClockConfig>:
  * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15
  *         to select the TIM peripheral.
  * @retval None
  */
void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
{
    420a:	b480      	push	{r7}
    420c:	b083      	sub	sp, #12
    420e:	af00      	add	r7, sp, #0
    4210:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
    4212:	687b      	ldr	r3, [r7, #4]
    4214:	891b      	ldrh	r3, [r3, #8]
    4216:	b29b      	uxth	r3, r3
    4218:	f023 0307 	bic.w	r3, r3, #7
    421c:	b29a      	uxth	r2, r3
    421e:	687b      	ldr	r3, [r7, #4]
    4220:	811a      	strh	r2, [r3, #8]
}
    4222:	bf00      	nop
    4224:	370c      	adds	r7, #12
    4226:	46bd      	mov	sp, r7
    4228:	bc80      	pop	{r7}
    422a:	4770      	bx	lr

0000422c <TIM_ITRxExternalClockConfig>:
  * @param  TIM_TS_ITR2: Internal Trigger 2
  * @param  TIM_TS_ITR3: Internal Trigger 3
  * @retval None
  */
void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
    422c:	b580      	push	{r7, lr}
    422e:	b082      	sub	sp, #8
    4230:	af00      	add	r7, sp, #0
    4232:	6078      	str	r0, [r7, #4]
    4234:	460b      	mov	r3, r1
    4236:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
    4238:	887b      	ldrh	r3, [r7, #2]
    423a:	4619      	mov	r1, r3
    423c:	6878      	ldr	r0, [r7, #4]
    423e:	f000 f8df 	bl	4400 <TIM_SelectInputTrigger>
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
    4242:	687b      	ldr	r3, [r7, #4]
    4244:	891b      	ldrh	r3, [r3, #8]
    4246:	b29b      	uxth	r3, r3
    4248:	f043 0307 	orr.w	r3, r3, #7
    424c:	b29a      	uxth	r2, r3
    424e:	687b      	ldr	r3, [r7, #4]
    4250:	811a      	strh	r2, [r3, #8]
}
    4252:	bf00      	nop
    4254:	3708      	adds	r7, #8
    4256:	46bd      	mov	sp, r7
    4258:	bd80      	pop	{r7, pc}

0000425a <TIM_TIxExternalClockConfig>:
  *   This parameter must be a value between 0x0 and 0xF.
  * @retval None
  */
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
                                uint16_t TIM_ICPolarity, uint16_t ICFilter)
{
    425a:	b580      	push	{r7, lr}
    425c:	b084      	sub	sp, #16
    425e:	af00      	add	r7, sp, #0
    4260:	60f8      	str	r0, [r7, #12]
    4262:	4608      	mov	r0, r1
    4264:	4611      	mov	r1, r2
    4266:	461a      	mov	r2, r3
    4268:	4603      	mov	r3, r0
    426a:	817b      	strh	r3, [r7, #10]
    426c:	460b      	mov	r3, r1
    426e:	813b      	strh	r3, [r7, #8]
    4270:	4613      	mov	r3, r2
    4272:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));
  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
    4274:	897b      	ldrh	r3, [r7, #10]
    4276:	2b60      	cmp	r3, #96	; 0x60
    4278:	d106      	bne.n	4288 <TIM_TIxExternalClockConfig+0x2e>
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
    427a:	88fb      	ldrh	r3, [r7, #6]
    427c:	8939      	ldrh	r1, [r7, #8]
    427e:	2201      	movs	r2, #1
    4280:	68f8      	ldr	r0, [r7, #12]
    4282:	f000 ff97 	bl	51b4 <TI2_Config>
    4286:	e005      	b.n	4294 <TIM_TIxExternalClockConfig+0x3a>
  }
  else
  {
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
    4288:	88fb      	ldrh	r3, [r7, #6]
    428a:	8939      	ldrh	r1, [r7, #8]
    428c:	2201      	movs	r2, #1
    428e:	68f8      	ldr	r0, [r7, #12]
    4290:	f000 ff20 	bl	50d4 <TI1_Config>
  }
  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
    4294:	897b      	ldrh	r3, [r7, #10]
    4296:	4619      	mov	r1, r3
    4298:	68f8      	ldr	r0, [r7, #12]
    429a:	f000 f8b1 	bl	4400 <TIM_SelectInputTrigger>
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
    429e:	68fb      	ldr	r3, [r7, #12]
    42a0:	891b      	ldrh	r3, [r3, #8]
    42a2:	b29b      	uxth	r3, r3
    42a4:	f043 0307 	orr.w	r3, r3, #7
    42a8:	b29a      	uxth	r2, r3
    42aa:	68fb      	ldr	r3, [r7, #12]
    42ac:	811a      	strh	r2, [r3, #8]
}
    42ae:	bf00      	nop
    42b0:	3710      	adds	r7, #16
    42b2:	46bd      	mov	sp, r7
    42b4:	bd80      	pop	{r7, pc}

000042b6 <TIM_ETRClockMode1Config>:
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
                             uint16_t ExtTRGFilter)
{
    42b6:	b580      	push	{r7, lr}
    42b8:	b086      	sub	sp, #24
    42ba:	af00      	add	r7, sp, #0
    42bc:	60f8      	str	r0, [r7, #12]
    42be:	4608      	mov	r0, r1
    42c0:	4611      	mov	r1, r2
    42c2:	461a      	mov	r2, r3
    42c4:	4603      	mov	r3, r0
    42c6:	817b      	strh	r3, [r7, #10]
    42c8:	460b      	mov	r3, r1
    42ca:	813b      	strh	r3, [r7, #8]
    42cc:	4613      	mov	r3, r2
    42ce:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
    42d0:	2300      	movs	r3, #0
    42d2:	82fb      	strh	r3, [r7, #22]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
    42d4:	88fb      	ldrh	r3, [r7, #6]
    42d6:	893a      	ldrh	r2, [r7, #8]
    42d8:	8979      	ldrh	r1, [r7, #10]
    42da:	68f8      	ldr	r0, [r7, #12]
    42dc:	f000 f839 	bl	4352 <TIM_ETRConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
    42e0:	68fb      	ldr	r3, [r7, #12]
    42e2:	891b      	ldrh	r3, [r3, #8]
    42e4:	82fb      	strh	r3, [r7, #22]
  /* Reset the SMS Bits */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
    42e6:	8afb      	ldrh	r3, [r7, #22]
    42e8:	f023 0307 	bic.w	r3, r3, #7
    42ec:	82fb      	strh	r3, [r7, #22]
  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
    42ee:	8afb      	ldrh	r3, [r7, #22]
    42f0:	f043 0307 	orr.w	r3, r3, #7
    42f4:	82fb      	strh	r3, [r7, #22]
  /* Select the Trigger selection : ETRF */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
    42f6:	8afb      	ldrh	r3, [r7, #22]
    42f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    42fc:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_TS_ETRF;
    42fe:	8afb      	ldrh	r3, [r7, #22]
    4300:	f043 0370 	orr.w	r3, r3, #112	; 0x70
    4304:	82fb      	strh	r3, [r7, #22]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
    4306:	68fb      	ldr	r3, [r7, #12]
    4308:	8afa      	ldrh	r2, [r7, #22]
    430a:	811a      	strh	r2, [r3, #8]
}
    430c:	bf00      	nop
    430e:	3718      	adds	r7, #24
    4310:	46bd      	mov	sp, r7
    4312:	bd80      	pop	{r7, pc}

00004314 <TIM_ETRClockMode2Config>:
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
    4314:	b580      	push	{r7, lr}
    4316:	b084      	sub	sp, #16
    4318:	af00      	add	r7, sp, #0
    431a:	60f8      	str	r0, [r7, #12]
    431c:	4608      	mov	r0, r1
    431e:	4611      	mov	r1, r2
    4320:	461a      	mov	r2, r3
    4322:	4603      	mov	r3, r0
    4324:	817b      	strh	r3, [r7, #10]
    4326:	460b      	mov	r3, r1
    4328:	813b      	strh	r3, [r7, #8]
    432a:	4613      	mov	r3, r2
    432c:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
    432e:	88fb      	ldrh	r3, [r7, #6]
    4330:	893a      	ldrh	r2, [r7, #8]
    4332:	8979      	ldrh	r1, [r7, #10]
    4334:	68f8      	ldr	r0, [r7, #12]
    4336:	f000 f80c 	bl	4352 <TIM_ETRConfig>
  /* Enable the External clock mode2 */
  TIMx->SMCR |= TIM_SMCR_ECE;
    433a:	68fb      	ldr	r3, [r7, #12]
    433c:	891b      	ldrh	r3, [r3, #8]
    433e:	b29b      	uxth	r3, r3
    4340:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    4344:	b29a      	uxth	r2, r3
    4346:	68fb      	ldr	r3, [r7, #12]
    4348:	811a      	strh	r2, [r3, #8]
}
    434a:	bf00      	nop
    434c:	3710      	adds	r7, #16
    434e:	46bd      	mov	sp, r7
    4350:	bd80      	pop	{r7, pc}

00004352 <TIM_ETRConfig>:
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
                   uint16_t ExtTRGFilter)
{
    4352:	b480      	push	{r7}
    4354:	b087      	sub	sp, #28
    4356:	af00      	add	r7, sp, #0
    4358:	60f8      	str	r0, [r7, #12]
    435a:	4608      	mov	r0, r1
    435c:	4611      	mov	r1, r2
    435e:	461a      	mov	r2, r3
    4360:	4603      	mov	r3, r0
    4362:	817b      	strh	r3, [r7, #10]
    4364:	460b      	mov	r3, r1
    4366:	813b      	strh	r3, [r7, #8]
    4368:	4613      	mov	r3, r2
    436a:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
    436c:	2300      	movs	r3, #0
    436e:	82fb      	strh	r3, [r7, #22]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  tmpsmcr = TIMx->SMCR;
    4370:	68fb      	ldr	r3, [r7, #12]
    4372:	891b      	ldrh	r3, [r3, #8]
    4374:	82fb      	strh	r3, [r7, #22]
  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
    4376:	8afb      	ldrh	r3, [r7, #22]
    4378:	b2db      	uxtb	r3, r3
    437a:	82fb      	strh	r3, [r7, #22]
  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << (uint16_t)8)));
    437c:	88fb      	ldrh	r3, [r7, #6]
    437e:	021b      	lsls	r3, r3, #8
    4380:	b29a      	uxth	r2, r3
    4382:	893b      	ldrh	r3, [r7, #8]
    4384:	4313      	orrs	r3, r2
    4386:	b29a      	uxth	r2, r3
    4388:	897b      	ldrh	r3, [r7, #10]
    438a:	4313      	orrs	r3, r2
    438c:	b29a      	uxth	r2, r3
    438e:	8afb      	ldrh	r3, [r7, #22]
    4390:	4313      	orrs	r3, r2
    4392:	82fb      	strh	r3, [r7, #22]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
    4394:	68fb      	ldr	r3, [r7, #12]
    4396:	8afa      	ldrh	r2, [r7, #22]
    4398:	811a      	strh	r2, [r3, #8]
}
    439a:	bf00      	nop
    439c:	371c      	adds	r7, #28
    439e:	46bd      	mov	sp, r7
    43a0:	bc80      	pop	{r7}
    43a2:	4770      	bx	lr

000043a4 <TIM_PrescalerConfig>:
  *     @arg TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event.
  *     @arg TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediately.
  * @retval None
  */
void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)
{
    43a4:	b480      	push	{r7}
    43a6:	b083      	sub	sp, #12
    43a8:	af00      	add	r7, sp, #0
    43aa:	6078      	str	r0, [r7, #4]
    43ac:	460b      	mov	r3, r1
    43ae:	807b      	strh	r3, [r7, #2]
    43b0:	4613      	mov	r3, r2
    43b2:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
    43b4:	687b      	ldr	r3, [r7, #4]
    43b6:	887a      	ldrh	r2, [r7, #2]
    43b8:	851a      	strh	r2, [r3, #40]	; 0x28
  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
    43ba:	687b      	ldr	r3, [r7, #4]
    43bc:	883a      	ldrh	r2, [r7, #0]
    43be:	829a      	strh	r2, [r3, #20]
}
    43c0:	bf00      	nop
    43c2:	370c      	adds	r7, #12
    43c4:	46bd      	mov	sp, r7
    43c6:	bc80      	pop	{r7}
    43c8:	4770      	bx	lr

000043ca <TIM_CounterModeConfig>:
  *     @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
  *     @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
  * @retval None
  */
void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
{
    43ca:	b480      	push	{r7}
    43cc:	b085      	sub	sp, #20
    43ce:	af00      	add	r7, sp, #0
    43d0:	6078      	str	r0, [r7, #4]
    43d2:	460b      	mov	r3, r1
    43d4:	807b      	strh	r3, [r7, #2]
  uint16_t tmpcr1 = 0;
    43d6:	2300      	movs	r3, #0
    43d8:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
  tmpcr1 = TIMx->CR1;
    43da:	687b      	ldr	r3, [r7, #4]
    43dc:	881b      	ldrh	r3, [r3, #0]
    43de:	81fb      	strh	r3, [r7, #14]
  /* Reset the CMS and DIR Bits */
  tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
    43e0:	89fb      	ldrh	r3, [r7, #14]
    43e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    43e6:	81fb      	strh	r3, [r7, #14]
  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
    43e8:	89fa      	ldrh	r2, [r7, #14]
    43ea:	887b      	ldrh	r3, [r7, #2]
    43ec:	4313      	orrs	r3, r2
    43ee:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
    43f0:	687b      	ldr	r3, [r7, #4]
    43f2:	89fa      	ldrh	r2, [r7, #14]
    43f4:	801a      	strh	r2, [r3, #0]
}
    43f6:	bf00      	nop
    43f8:	3714      	adds	r7, #20
    43fa:	46bd      	mov	sp, r7
    43fc:	bc80      	pop	{r7}
    43fe:	4770      	bx	lr

00004400 <TIM_SelectInputTrigger>:
  *     @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *     @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
    4400:	b480      	push	{r7}
    4402:	b085      	sub	sp, #20
    4404:	af00      	add	r7, sp, #0
    4406:	6078      	str	r0, [r7, #4]
    4408:	460b      	mov	r3, r1
    440a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpsmcr = 0;
    440c:	2300      	movs	r3, #0
    440e:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
    4410:	687b      	ldr	r3, [r7, #4]
    4412:	891b      	ldrh	r3, [r3, #8]
    4414:	81fb      	strh	r3, [r7, #14]
  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
    4416:	89fb      	ldrh	r3, [r7, #14]
    4418:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    441c:	81fb      	strh	r3, [r7, #14]
  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
    441e:	89fa      	ldrh	r2, [r7, #14]
    4420:	887b      	ldrh	r3, [r7, #2]
    4422:	4313      	orrs	r3, r2
    4424:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
    4426:	687b      	ldr	r3, [r7, #4]
    4428:	89fa      	ldrh	r2, [r7, #14]
    442a:	811a      	strh	r2, [r3, #8]
}
    442c:	bf00      	nop
    442e:	3714      	adds	r7, #20
    4430:	46bd      	mov	sp, r7
    4432:	bc80      	pop	{r7}
    4434:	4770      	bx	lr

00004436 <TIM_EncoderInterfaceConfig>:
  *     @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
    4436:	b480      	push	{r7}
    4438:	b087      	sub	sp, #28
    443a:	af00      	add	r7, sp, #0
    443c:	60f8      	str	r0, [r7, #12]
    443e:	4608      	mov	r0, r1
    4440:	4611      	mov	r1, r2
    4442:	461a      	mov	r2, r3
    4444:	4603      	mov	r3, r0
    4446:	817b      	strh	r3, [r7, #10]
    4448:	460b      	mov	r3, r1
    444a:	813b      	strh	r3, [r7, #8]
    444c:	4613      	mov	r3, r2
    444e:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
    4450:	2300      	movs	r3, #0
    4452:	82fb      	strh	r3, [r7, #22]
  uint16_t tmpccmr1 = 0;
    4454:	2300      	movs	r3, #0
    4456:	82bb      	strh	r3, [r7, #20]
  uint16_t tmpccer = 0;
    4458:	2300      	movs	r3, #0
    445a:	827b      	strh	r3, [r7, #18]
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
    445c:	68fb      	ldr	r3, [r7, #12]
    445e:	891b      	ldrh	r3, [r3, #8]
    4460:	82fb      	strh	r3, [r7, #22]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
    4462:	68fb      	ldr	r3, [r7, #12]
    4464:	8b1b      	ldrh	r3, [r3, #24]
    4466:	82bb      	strh	r3, [r7, #20]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
    4468:	68fb      	ldr	r3, [r7, #12]
    446a:	8c1b      	ldrh	r3, [r3, #32]
    446c:	827b      	strh	r3, [r7, #18]
  
  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
    446e:	8afb      	ldrh	r3, [r7, #22]
    4470:	f023 0307 	bic.w	r3, r3, #7
    4474:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_EncoderMode;
    4476:	8afa      	ldrh	r2, [r7, #22]
    4478:	897b      	ldrh	r3, [r7, #10]
    447a:	4313      	orrs	r3, r2
    447c:	82fb      	strh	r3, [r7, #22]
  
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S)));
    447e:	8abb      	ldrh	r3, [r7, #20]
    4480:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    4484:	f023 0303 	bic.w	r3, r3, #3
    4488:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
    448a:	8abb      	ldrh	r3, [r7, #20]
    448c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    4490:	f043 0301 	orr.w	r3, r3, #1
    4494:	82bb      	strh	r3, [r7, #20]
  
  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCER_CC1P)) & ((uint16_t)~((uint16_t)TIM_CCER_CC2P)));
    4496:	8a7b      	ldrh	r3, [r7, #18]
    4498:	f023 0322 	bic.w	r3, r3, #34	; 0x22
    449c:	827b      	strh	r3, [r7, #18]
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
    449e:	88fb      	ldrh	r3, [r7, #6]
    44a0:	011b      	lsls	r3, r3, #4
    44a2:	b29a      	uxth	r2, r3
    44a4:	893b      	ldrh	r3, [r7, #8]
    44a6:	4313      	orrs	r3, r2
    44a8:	b29a      	uxth	r2, r3
    44aa:	8a7b      	ldrh	r3, [r7, #18]
    44ac:	4313      	orrs	r3, r2
    44ae:	827b      	strh	r3, [r7, #18]
  
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
    44b0:	68fb      	ldr	r3, [r7, #12]
    44b2:	8afa      	ldrh	r2, [r7, #22]
    44b4:	811a      	strh	r2, [r3, #8]
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
    44b6:	68fb      	ldr	r3, [r7, #12]
    44b8:	8aba      	ldrh	r2, [r7, #20]
    44ba:	831a      	strh	r2, [r3, #24]
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
    44bc:	68fb      	ldr	r3, [r7, #12]
    44be:	8a7a      	ldrh	r2, [r7, #18]
    44c0:	841a      	strh	r2, [r3, #32]
}
    44c2:	bf00      	nop
    44c4:	371c      	adds	r7, #28
    44c6:	46bd      	mov	sp, r7
    44c8:	bc80      	pop	{r7}
    44ca:	4770      	bx	lr

000044cc <TIM_ForcedOC1Config>:
  *     @arg TIM_ForcedAction_Active: Force active level on OC1REF
  *     @arg TIM_ForcedAction_InActive: Force inactive level on OC1REF.
  * @retval None
  */
void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
    44cc:	b480      	push	{r7}
    44ce:	b085      	sub	sp, #20
    44d0:	af00      	add	r7, sp, #0
    44d2:	6078      	str	r0, [r7, #4]
    44d4:	460b      	mov	r3, r1
    44d6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
    44d8:	2300      	movs	r3, #0
    44da:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
    44dc:	687b      	ldr	r3, [r7, #4]
    44de:	8b1b      	ldrh	r3, [r3, #24]
    44e0:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1M Bits */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1M);
    44e2:	89fb      	ldrh	r3, [r7, #14]
    44e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    44e8:	81fb      	strh	r3, [r7, #14]
  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
    44ea:	89fa      	ldrh	r2, [r7, #14]
    44ec:	887b      	ldrh	r3, [r7, #2]
    44ee:	4313      	orrs	r3, r2
    44f0:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
    44f2:	687b      	ldr	r3, [r7, #4]
    44f4:	89fa      	ldrh	r2, [r7, #14]
    44f6:	831a      	strh	r2, [r3, #24]
}
    44f8:	bf00      	nop
    44fa:	3714      	adds	r7, #20
    44fc:	46bd      	mov	sp, r7
    44fe:	bc80      	pop	{r7}
    4500:	4770      	bx	lr

00004502 <TIM_ForcedOC2Config>:
  *     @arg TIM_ForcedAction_Active: Force active level on OC2REF
  *     @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF.
  * @retval None
  */
void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
    4502:	b480      	push	{r7}
    4504:	b085      	sub	sp, #20
    4506:	af00      	add	r7, sp, #0
    4508:	6078      	str	r0, [r7, #4]
    450a:	460b      	mov	r3, r1
    450c:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
    450e:	2300      	movs	r3, #0
    4510:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
    4512:	687b      	ldr	r3, [r7, #4]
    4514:	8b1b      	ldrh	r3, [r3, #24]
    4516:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2M Bits */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2M);
    4518:	89fb      	ldrh	r3, [r7, #14]
    451a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
    451e:	81fb      	strh	r3, [r7, #14]
  /* Configure The Forced output Mode */
  tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
    4520:	887b      	ldrh	r3, [r7, #2]
    4522:	021b      	lsls	r3, r3, #8
    4524:	b29a      	uxth	r2, r3
    4526:	89fb      	ldrh	r3, [r7, #14]
    4528:	4313      	orrs	r3, r2
    452a:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
    452c:	687b      	ldr	r3, [r7, #4]
    452e:	89fa      	ldrh	r2, [r7, #14]
    4530:	831a      	strh	r2, [r3, #24]
}
    4532:	bf00      	nop
    4534:	3714      	adds	r7, #20
    4536:	46bd      	mov	sp, r7
    4538:	bc80      	pop	{r7}
    453a:	4770      	bx	lr

0000453c <TIM_ForcedOC3Config>:
  *     @arg TIM_ForcedAction_Active: Force active level on OC3REF
  *     @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF.
  * @retval None
  */
void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
    453c:	b480      	push	{r7}
    453e:	b085      	sub	sp, #20
    4540:	af00      	add	r7, sp, #0
    4542:	6078      	str	r0, [r7, #4]
    4544:	460b      	mov	r3, r1
    4546:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
    4548:	2300      	movs	r3, #0
    454a:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
    454c:	687b      	ldr	r3, [r7, #4]
    454e:	8b9b      	ldrh	r3, [r3, #28]
    4550:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1M Bits */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3M);
    4552:	89fb      	ldrh	r3, [r7, #14]
    4554:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    4558:	81fb      	strh	r3, [r7, #14]
  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
    455a:	89fa      	ldrh	r2, [r7, #14]
    455c:	887b      	ldrh	r3, [r7, #2]
    455e:	4313      	orrs	r3, r2
    4560:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
    4562:	687b      	ldr	r3, [r7, #4]
    4564:	89fa      	ldrh	r2, [r7, #14]
    4566:	839a      	strh	r2, [r3, #28]
}
    4568:	bf00      	nop
    456a:	3714      	adds	r7, #20
    456c:	46bd      	mov	sp, r7
    456e:	bc80      	pop	{r7}
    4570:	4770      	bx	lr

00004572 <TIM_ForcedOC4Config>:
  *     @arg TIM_ForcedAction_Active: Force active level on OC4REF
  *     @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF.
  * @retval None
  */
void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
    4572:	b480      	push	{r7}
    4574:	b085      	sub	sp, #20
    4576:	af00      	add	r7, sp, #0
    4578:	6078      	str	r0, [r7, #4]
    457a:	460b      	mov	r3, r1
    457c:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
    457e:	2300      	movs	r3, #0
    4580:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
    4582:	687b      	ldr	r3, [r7, #4]
    4584:	8b9b      	ldrh	r3, [r3, #28]
    4586:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2M Bits */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4M);
    4588:	89fb      	ldrh	r3, [r7, #14]
    458a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
    458e:	81fb      	strh	r3, [r7, #14]
  /* Configure The Forced output Mode */
  tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
    4590:	887b      	ldrh	r3, [r7, #2]
    4592:	021b      	lsls	r3, r3, #8
    4594:	b29a      	uxth	r2, r3
    4596:	89fb      	ldrh	r3, [r7, #14]
    4598:	4313      	orrs	r3, r2
    459a:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
    459c:	687b      	ldr	r3, [r7, #4]
    459e:	89fa      	ldrh	r2, [r7, #14]
    45a0:	839a      	strh	r2, [r3, #28]
}
    45a2:	bf00      	nop
    45a4:	3714      	adds	r7, #20
    45a6:	46bd      	mov	sp, r7
    45a8:	bc80      	pop	{r7}
    45aa:	4770      	bx	lr

000045ac <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
    45ac:	b480      	push	{r7}
    45ae:	b083      	sub	sp, #12
    45b0:	af00      	add	r7, sp, #0
    45b2:	6078      	str	r0, [r7, #4]
    45b4:	460b      	mov	r3, r1
    45b6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    45b8:	78fb      	ldrb	r3, [r7, #3]
    45ba:	2b00      	cmp	r3, #0
    45bc:	d008      	beq.n	45d0 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
    45be:	687b      	ldr	r3, [r7, #4]
    45c0:	881b      	ldrh	r3, [r3, #0]
    45c2:	b29b      	uxth	r3, r3
    45c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    45c8:	b29a      	uxth	r2, r3
    45ca:	687b      	ldr	r3, [r7, #4]
    45cc:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
  }
}
    45ce:	e007      	b.n	45e0 <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
    45d0:	687b      	ldr	r3, [r7, #4]
    45d2:	881b      	ldrh	r3, [r3, #0]
    45d4:	b29b      	uxth	r3, r3
    45d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    45da:	b29a      	uxth	r2, r3
    45dc:	687b      	ldr	r3, [r7, #4]
    45de:	801a      	strh	r2, [r3, #0]
}
    45e0:	bf00      	nop
    45e2:	370c      	adds	r7, #12
    45e4:	46bd      	mov	sp, r7
    45e6:	bc80      	pop	{r7}
    45e8:	4770      	bx	lr

000045ea <TIM_SelectCOM>:
  * @param  NewState: new state of the Commutation event.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
{
    45ea:	b480      	push	{r7}
    45ec:	b083      	sub	sp, #12
    45ee:	af00      	add	r7, sp, #0
    45f0:	6078      	str	r0, [r7, #4]
    45f2:	460b      	mov	r3, r1
    45f4:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    45f6:	78fb      	ldrb	r3, [r7, #3]
    45f8:	2b00      	cmp	r3, #0
    45fa:	d008      	beq.n	460e <TIM_SelectCOM+0x24>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= TIM_CR2_CCUS;
    45fc:	687b      	ldr	r3, [r7, #4]
    45fe:	889b      	ldrh	r3, [r3, #4]
    4600:	b29b      	uxth	r3, r3
    4602:	f043 0304 	orr.w	r3, r3, #4
    4606:	b29a      	uxth	r2, r3
    4608:	687b      	ldr	r3, [r7, #4]
    460a:	809a      	strh	r2, [r3, #4]
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCUS);
  }
}
    460c:	e007      	b.n	461e <TIM_SelectCOM+0x34>
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCUS);
    460e:	687b      	ldr	r3, [r7, #4]
    4610:	889b      	ldrh	r3, [r3, #4]
    4612:	b29b      	uxth	r3, r3
    4614:	f023 0304 	bic.w	r3, r3, #4
    4618:	b29a      	uxth	r2, r3
    461a:	687b      	ldr	r3, [r7, #4]
    461c:	809a      	strh	r2, [r3, #4]
}
    461e:	bf00      	nop
    4620:	370c      	adds	r7, #12
    4622:	46bd      	mov	sp, r7
    4624:	bc80      	pop	{r7}
    4626:	4770      	bx	lr

00004628 <TIM_SelectCCDMA>:
  * @param  NewState: new state of the Capture Compare DMA source
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
{
    4628:	b480      	push	{r7}
    462a:	b083      	sub	sp, #12
    462c:	af00      	add	r7, sp, #0
    462e:	6078      	str	r0, [r7, #4]
    4630:	460b      	mov	r3, r1
    4632:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    4634:	78fb      	ldrb	r3, [r7, #3]
    4636:	2b00      	cmp	r3, #0
    4638:	d008      	beq.n	464c <TIM_SelectCCDMA+0x24>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= TIM_CR2_CCDS;
    463a:	687b      	ldr	r3, [r7, #4]
    463c:	889b      	ldrh	r3, [r3, #4]
    463e:	b29b      	uxth	r3, r3
    4640:	f043 0308 	orr.w	r3, r3, #8
    4644:	b29a      	uxth	r2, r3
    4646:	687b      	ldr	r3, [r7, #4]
    4648:	809a      	strh	r2, [r3, #4]
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCDS);
  }
}
    464a:	e007      	b.n	465c <TIM_SelectCCDMA+0x34>
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCDS);
    464c:	687b      	ldr	r3, [r7, #4]
    464e:	889b      	ldrh	r3, [r3, #4]
    4650:	b29b      	uxth	r3, r3
    4652:	f023 0308 	bic.w	r3, r3, #8
    4656:	b29a      	uxth	r2, r3
    4658:	687b      	ldr	r3, [r7, #4]
    465a:	809a      	strh	r2, [r3, #4]
}
    465c:	bf00      	nop
    465e:	370c      	adds	r7, #12
    4660:	46bd      	mov	sp, r7
    4662:	bc80      	pop	{r7}
    4664:	4770      	bx	lr

00004666 <TIM_CCPreloadControl>:
  * @param  NewState: new state of the Capture Compare Preload Control bit
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
{ 
    4666:	b480      	push	{r7}
    4668:	b083      	sub	sp, #12
    466a:	af00      	add	r7, sp, #0
    466c:	6078      	str	r0, [r7, #4]
    466e:	460b      	mov	r3, r1
    4670:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    4672:	78fb      	ldrb	r3, [r7, #3]
    4674:	2b00      	cmp	r3, #0
    4676:	d008      	beq.n	468a <TIM_CCPreloadControl+0x24>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= TIM_CR2_CCPC;
    4678:	687b      	ldr	r3, [r7, #4]
    467a:	889b      	ldrh	r3, [r3, #4]
    467c:	b29b      	uxth	r3, r3
    467e:	f043 0301 	orr.w	r3, r3, #1
    4682:	b29a      	uxth	r2, r3
    4684:	687b      	ldr	r3, [r7, #4]
    4686:	809a      	strh	r2, [r3, #4]
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCPC);
  }
}
    4688:	e007      	b.n	469a <TIM_CCPreloadControl+0x34>
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCPC);
    468a:	687b      	ldr	r3, [r7, #4]
    468c:	889b      	ldrh	r3, [r3, #4]
    468e:	b29b      	uxth	r3, r3
    4690:	f023 0301 	bic.w	r3, r3, #1
    4694:	b29a      	uxth	r2, r3
    4696:	687b      	ldr	r3, [r7, #4]
    4698:	809a      	strh	r2, [r3, #4]
}
    469a:	bf00      	nop
    469c:	370c      	adds	r7, #12
    469e:	46bd      	mov	sp, r7
    46a0:	bc80      	pop	{r7}
    46a2:	4770      	bx	lr

000046a4 <TIM_OC1PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
    46a4:	b480      	push	{r7}
    46a6:	b085      	sub	sp, #20
    46a8:	af00      	add	r7, sp, #0
    46aa:	6078      	str	r0, [r7, #4]
    46ac:	460b      	mov	r3, r1
    46ae:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
    46b0:	2300      	movs	r3, #0
    46b2:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
    46b4:	687b      	ldr	r3, [r7, #4]
    46b6:	8b1b      	ldrh	r3, [r3, #24]
    46b8:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
    46ba:	89fb      	ldrh	r3, [r7, #14]
    46bc:	f023 0308 	bic.w	r3, r3, #8
    46c0:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
    46c2:	89fa      	ldrh	r2, [r7, #14]
    46c4:	887b      	ldrh	r3, [r7, #2]
    46c6:	4313      	orrs	r3, r2
    46c8:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
    46ca:	687b      	ldr	r3, [r7, #4]
    46cc:	89fa      	ldrh	r2, [r7, #14]
    46ce:	831a      	strh	r2, [r3, #24]
}
    46d0:	bf00      	nop
    46d2:	3714      	adds	r7, #20
    46d4:	46bd      	mov	sp, r7
    46d6:	bc80      	pop	{r7}
    46d8:	4770      	bx	lr

000046da <TIM_OC2PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
    46da:	b480      	push	{r7}
    46dc:	b085      	sub	sp, #20
    46de:	af00      	add	r7, sp, #0
    46e0:	6078      	str	r0, [r7, #4]
    46e2:	460b      	mov	r3, r1
    46e4:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
    46e6:	2300      	movs	r3, #0
    46e8:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
    46ea:	687b      	ldr	r3, [r7, #4]
    46ec:	8b1b      	ldrh	r3, [r3, #24]
    46ee:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2PE);
    46f0:	89fb      	ldrh	r3, [r7, #14]
    46f2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    46f6:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
    46f8:	887b      	ldrh	r3, [r7, #2]
    46fa:	021b      	lsls	r3, r3, #8
    46fc:	b29a      	uxth	r2, r3
    46fe:	89fb      	ldrh	r3, [r7, #14]
    4700:	4313      	orrs	r3, r2
    4702:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
    4704:	687b      	ldr	r3, [r7, #4]
    4706:	89fa      	ldrh	r2, [r7, #14]
    4708:	831a      	strh	r2, [r3, #24]
}
    470a:	bf00      	nop
    470c:	3714      	adds	r7, #20
    470e:	46bd      	mov	sp, r7
    4710:	bc80      	pop	{r7}
    4712:	4770      	bx	lr

00004714 <TIM_OC3PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
    4714:	b480      	push	{r7}
    4716:	b085      	sub	sp, #20
    4718:	af00      	add	r7, sp, #0
    471a:	6078      	str	r0, [r7, #4]
    471c:	460b      	mov	r3, r1
    471e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
    4720:	2300      	movs	r3, #0
    4722:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
    4724:	687b      	ldr	r3, [r7, #4]
    4726:	8b9b      	ldrh	r3, [r3, #28]
    4728:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3PE);
    472a:	89fb      	ldrh	r3, [r7, #14]
    472c:	f023 0308 	bic.w	r3, r3, #8
    4730:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
    4732:	89fa      	ldrh	r2, [r7, #14]
    4734:	887b      	ldrh	r3, [r7, #2]
    4736:	4313      	orrs	r3, r2
    4738:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
    473a:	687b      	ldr	r3, [r7, #4]
    473c:	89fa      	ldrh	r2, [r7, #14]
    473e:	839a      	strh	r2, [r3, #28]
}
    4740:	bf00      	nop
    4742:	3714      	adds	r7, #20
    4744:	46bd      	mov	sp, r7
    4746:	bc80      	pop	{r7}
    4748:	4770      	bx	lr

0000474a <TIM_OC4PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
    474a:	b480      	push	{r7}
    474c:	b085      	sub	sp, #20
    474e:	af00      	add	r7, sp, #0
    4750:	6078      	str	r0, [r7, #4]
    4752:	460b      	mov	r3, r1
    4754:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
    4756:	2300      	movs	r3, #0
    4758:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
    475a:	687b      	ldr	r3, [r7, #4]
    475c:	8b9b      	ldrh	r3, [r3, #28]
    475e:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4PE);
    4760:	89fb      	ldrh	r3, [r7, #14]
    4762:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    4766:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
    4768:	887b      	ldrh	r3, [r7, #2]
    476a:	021b      	lsls	r3, r3, #8
    476c:	b29a      	uxth	r2, r3
    476e:	89fb      	ldrh	r3, [r7, #14]
    4770:	4313      	orrs	r3, r2
    4772:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
    4774:	687b      	ldr	r3, [r7, #4]
    4776:	89fa      	ldrh	r2, [r7, #14]
    4778:	839a      	strh	r2, [r3, #28]
}
    477a:	bf00      	nop
    477c:	3714      	adds	r7, #20
    477e:	46bd      	mov	sp, r7
    4780:	bc80      	pop	{r7}
    4782:	4770      	bx	lr

00004784 <TIM_OC1FastConfig>:
  *     @arg TIM_OCFast_Enable: TIM output compare fast enable
  *     @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
    4784:	b480      	push	{r7}
    4786:	b085      	sub	sp, #20
    4788:	af00      	add	r7, sp, #0
    478a:	6078      	str	r0, [r7, #4]
    478c:	460b      	mov	r3, r1
    478e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
    4790:	2300      	movs	r3, #0
    4792:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
    4794:	687b      	ldr	r3, [r7, #4]
    4796:	8b1b      	ldrh	r3, [r3, #24]
    4798:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1FE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1FE);
    479a:	89fb      	ldrh	r3, [r7, #14]
    479c:	f023 0304 	bic.w	r3, r3, #4
    47a0:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
    47a2:	89fa      	ldrh	r2, [r7, #14]
    47a4:	887b      	ldrh	r3, [r7, #2]
    47a6:	4313      	orrs	r3, r2
    47a8:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
    47aa:	687b      	ldr	r3, [r7, #4]
    47ac:	89fa      	ldrh	r2, [r7, #14]
    47ae:	831a      	strh	r2, [r3, #24]
}
    47b0:	bf00      	nop
    47b2:	3714      	adds	r7, #20
    47b4:	46bd      	mov	sp, r7
    47b6:	bc80      	pop	{r7}
    47b8:	4770      	bx	lr

000047ba <TIM_OC2FastConfig>:
  *     @arg TIM_OCFast_Enable: TIM output compare fast enable
  *     @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
    47ba:	b480      	push	{r7}
    47bc:	b085      	sub	sp, #20
    47be:	af00      	add	r7, sp, #0
    47c0:	6078      	str	r0, [r7, #4]
    47c2:	460b      	mov	r3, r1
    47c4:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
    47c6:	2300      	movs	r3, #0
    47c8:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
    47ca:	687b      	ldr	r3, [r7, #4]
    47cc:	8b1b      	ldrh	r3, [r3, #24]
    47ce:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2FE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2FE);
    47d0:	89fb      	ldrh	r3, [r7, #14]
    47d2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    47d6:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
    47d8:	887b      	ldrh	r3, [r7, #2]
    47da:	021b      	lsls	r3, r3, #8
    47dc:	b29a      	uxth	r2, r3
    47de:	89fb      	ldrh	r3, [r7, #14]
    47e0:	4313      	orrs	r3, r2
    47e2:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
    47e4:	687b      	ldr	r3, [r7, #4]
    47e6:	89fa      	ldrh	r2, [r7, #14]
    47e8:	831a      	strh	r2, [r3, #24]
}
    47ea:	bf00      	nop
    47ec:	3714      	adds	r7, #20
    47ee:	46bd      	mov	sp, r7
    47f0:	bc80      	pop	{r7}
    47f2:	4770      	bx	lr

000047f4 <TIM_OC3FastConfig>:
  *     @arg TIM_OCFast_Enable: TIM output compare fast enable
  *     @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
    47f4:	b480      	push	{r7}
    47f6:	b085      	sub	sp, #20
    47f8:	af00      	add	r7, sp, #0
    47fa:	6078      	str	r0, [r7, #4]
    47fc:	460b      	mov	r3, r1
    47fe:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
    4800:	2300      	movs	r3, #0
    4802:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
    4804:	687b      	ldr	r3, [r7, #4]
    4806:	8b9b      	ldrh	r3, [r3, #28]
    4808:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC3FE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3FE);
    480a:	89fb      	ldrh	r3, [r7, #14]
    480c:	f023 0304 	bic.w	r3, r3, #4
    4810:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
    4812:	89fa      	ldrh	r2, [r7, #14]
    4814:	887b      	ldrh	r3, [r7, #2]
    4816:	4313      	orrs	r3, r2
    4818:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
    481a:	687b      	ldr	r3, [r7, #4]
    481c:	89fa      	ldrh	r2, [r7, #14]
    481e:	839a      	strh	r2, [r3, #28]
}
    4820:	bf00      	nop
    4822:	3714      	adds	r7, #20
    4824:	46bd      	mov	sp, r7
    4826:	bc80      	pop	{r7}
    4828:	4770      	bx	lr

0000482a <TIM_OC4FastConfig>:
  *     @arg TIM_OCFast_Enable: TIM output compare fast enable
  *     @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
    482a:	b480      	push	{r7}
    482c:	b085      	sub	sp, #20
    482e:	af00      	add	r7, sp, #0
    4830:	6078      	str	r0, [r7, #4]
    4832:	460b      	mov	r3, r1
    4834:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
    4836:	2300      	movs	r3, #0
    4838:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
    483a:	687b      	ldr	r3, [r7, #4]
    483c:	8b9b      	ldrh	r3, [r3, #28]
    483e:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC4FE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4FE);
    4840:	89fb      	ldrh	r3, [r7, #14]
    4842:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    4846:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
    4848:	887b      	ldrh	r3, [r7, #2]
    484a:	021b      	lsls	r3, r3, #8
    484c:	b29a      	uxth	r2, r3
    484e:	89fb      	ldrh	r3, [r7, #14]
    4850:	4313      	orrs	r3, r2
    4852:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
    4854:	687b      	ldr	r3, [r7, #4]
    4856:	89fa      	ldrh	r2, [r7, #14]
    4858:	839a      	strh	r2, [r3, #28]
}
    485a:	bf00      	nop
    485c:	3714      	adds	r7, #20
    485e:	46bd      	mov	sp, r7
    4860:	bc80      	pop	{r7}
    4862:	4770      	bx	lr

00004864 <TIM_ClearOC1Ref>:
  *     @arg TIM_OCClear_Enable: TIM Output clear enable
  *     @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
    4864:	b480      	push	{r7}
    4866:	b085      	sub	sp, #20
    4868:	af00      	add	r7, sp, #0
    486a:	6078      	str	r0, [r7, #4]
    486c:	460b      	mov	r3, r1
    486e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
    4870:	2300      	movs	r3, #0
    4872:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
    4874:	687b      	ldr	r3, [r7, #4]
    4876:	8b1b      	ldrh	r3, [r3, #24]
    4878:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1CE);
    487a:	89fb      	ldrh	r3, [r7, #14]
    487c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    4880:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
    4882:	89fa      	ldrh	r2, [r7, #14]
    4884:	887b      	ldrh	r3, [r7, #2]
    4886:	4313      	orrs	r3, r2
    4888:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
    488a:	687b      	ldr	r3, [r7, #4]
    488c:	89fa      	ldrh	r2, [r7, #14]
    488e:	831a      	strh	r2, [r3, #24]
}
    4890:	bf00      	nop
    4892:	3714      	adds	r7, #20
    4894:	46bd      	mov	sp, r7
    4896:	bc80      	pop	{r7}
    4898:	4770      	bx	lr

0000489a <TIM_ClearOC2Ref>:
  *     @arg TIM_OCClear_Enable: TIM Output clear enable
  *     @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
    489a:	b480      	push	{r7}
    489c:	b085      	sub	sp, #20
    489e:	af00      	add	r7, sp, #0
    48a0:	6078      	str	r0, [r7, #4]
    48a2:	460b      	mov	r3, r1
    48a4:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
    48a6:	2300      	movs	r3, #0
    48a8:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr1 = TIMx->CCMR1;
    48aa:	687b      	ldr	r3, [r7, #4]
    48ac:	8b1b      	ldrh	r3, [r3, #24]
    48ae:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2CE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2CE);
    48b0:	89fb      	ldrh	r3, [r7, #14]
    48b2:	f3c3 030e 	ubfx	r3, r3, #0, #15
    48b6:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
    48b8:	887b      	ldrh	r3, [r7, #2]
    48ba:	021b      	lsls	r3, r3, #8
    48bc:	b29a      	uxth	r2, r3
    48be:	89fb      	ldrh	r3, [r7, #14]
    48c0:	4313      	orrs	r3, r2
    48c2:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
    48c4:	687b      	ldr	r3, [r7, #4]
    48c6:	89fa      	ldrh	r2, [r7, #14]
    48c8:	831a      	strh	r2, [r3, #24]
}
    48ca:	bf00      	nop
    48cc:	3714      	adds	r7, #20
    48ce:	46bd      	mov	sp, r7
    48d0:	bc80      	pop	{r7}
    48d2:	4770      	bx	lr

000048d4 <TIM_ClearOC3Ref>:
  *     @arg TIM_OCClear_Enable: TIM Output clear enable
  *     @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
    48d4:	b480      	push	{r7}
    48d6:	b085      	sub	sp, #20
    48d8:	af00      	add	r7, sp, #0
    48da:	6078      	str	r0, [r7, #4]
    48dc:	460b      	mov	r3, r1
    48de:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
    48e0:	2300      	movs	r3, #0
    48e2:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr2 = TIMx->CCMR2;
    48e4:	687b      	ldr	r3, [r7, #4]
    48e6:	8b9b      	ldrh	r3, [r3, #28]
    48e8:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC3CE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3CE);
    48ea:	89fb      	ldrh	r3, [r7, #14]
    48ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    48f0:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
    48f2:	89fa      	ldrh	r2, [r7, #14]
    48f4:	887b      	ldrh	r3, [r7, #2]
    48f6:	4313      	orrs	r3, r2
    48f8:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
    48fa:	687b      	ldr	r3, [r7, #4]
    48fc:	89fa      	ldrh	r2, [r7, #14]
    48fe:	839a      	strh	r2, [r3, #28]
}
    4900:	bf00      	nop
    4902:	3714      	adds	r7, #20
    4904:	46bd      	mov	sp, r7
    4906:	bc80      	pop	{r7}
    4908:	4770      	bx	lr

0000490a <TIM_ClearOC4Ref>:
  *     @arg TIM_OCClear_Enable: TIM Output clear enable
  *     @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
    490a:	b480      	push	{r7}
    490c:	b085      	sub	sp, #20
    490e:	af00      	add	r7, sp, #0
    4910:	6078      	str	r0, [r7, #4]
    4912:	460b      	mov	r3, r1
    4914:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
    4916:	2300      	movs	r3, #0
    4918:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr2 = TIMx->CCMR2;
    491a:	687b      	ldr	r3, [r7, #4]
    491c:	8b9b      	ldrh	r3, [r3, #28]
    491e:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC4CE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4CE);
    4920:	89fb      	ldrh	r3, [r7, #14]
    4922:	f3c3 030e 	ubfx	r3, r3, #0, #15
    4926:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
    4928:	887b      	ldrh	r3, [r7, #2]
    492a:	021b      	lsls	r3, r3, #8
    492c:	b29a      	uxth	r2, r3
    492e:	89fb      	ldrh	r3, [r7, #14]
    4930:	4313      	orrs	r3, r2
    4932:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
    4934:	687b      	ldr	r3, [r7, #4]
    4936:	89fa      	ldrh	r2, [r7, #14]
    4938:	839a      	strh	r2, [r3, #28]
}
    493a:	bf00      	nop
    493c:	3714      	adds	r7, #20
    493e:	46bd      	mov	sp, r7
    4940:	bc80      	pop	{r7}
    4942:	4770      	bx	lr

00004944 <TIM_OC1PolarityConfig>:
  *     @arg TIM_OCPolarity_High: Output Compare active high
  *     @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
    4944:	b480      	push	{r7}
    4946:	b085      	sub	sp, #20
    4948:	af00      	add	r7, sp, #0
    494a:	6078      	str	r0, [r7, #4]
    494c:	460b      	mov	r3, r1
    494e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
    4950:	2300      	movs	r3, #0
    4952:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
    4954:	687b      	ldr	r3, [r7, #4]
    4956:	8c1b      	ldrh	r3, [r3, #32]
    4958:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC1P Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1P);
    495a:	89fb      	ldrh	r3, [r7, #14]
    495c:	f023 0302 	bic.w	r3, r3, #2
    4960:	81fb      	strh	r3, [r7, #14]
  tmpccer |= TIM_OCPolarity;
    4962:	89fa      	ldrh	r2, [r7, #14]
    4964:	887b      	ldrh	r3, [r7, #2]
    4966:	4313      	orrs	r3, r2
    4968:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
    496a:	687b      	ldr	r3, [r7, #4]
    496c:	89fa      	ldrh	r2, [r7, #14]
    496e:	841a      	strh	r2, [r3, #32]
}
    4970:	bf00      	nop
    4972:	3714      	adds	r7, #20
    4974:	46bd      	mov	sp, r7
    4976:	bc80      	pop	{r7}
    4978:	4770      	bx	lr

0000497a <TIM_OC1NPolarityConfig>:
  *     @arg TIM_OCNPolarity_High: Output Compare active high
  *     @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
    497a:	b480      	push	{r7}
    497c:	b085      	sub	sp, #20
    497e:	af00      	add	r7, sp, #0
    4980:	6078      	str	r0, [r7, #4]
    4982:	460b      	mov	r3, r1
    4984:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
    4986:	2300      	movs	r3, #0
    4988:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
    498a:	687b      	ldr	r3, [r7, #4]
    498c:	8c1b      	ldrh	r3, [r3, #32]
    498e:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC1NP Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1NP);
    4990:	89fb      	ldrh	r3, [r7, #14]
    4992:	f023 0308 	bic.w	r3, r3, #8
    4996:	81fb      	strh	r3, [r7, #14]
  tmpccer |= TIM_OCNPolarity;
    4998:	89fa      	ldrh	r2, [r7, #14]
    499a:	887b      	ldrh	r3, [r7, #2]
    499c:	4313      	orrs	r3, r2
    499e:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
    49a0:	687b      	ldr	r3, [r7, #4]
    49a2:	89fa      	ldrh	r2, [r7, #14]
    49a4:	841a      	strh	r2, [r3, #32]
}
    49a6:	bf00      	nop
    49a8:	3714      	adds	r7, #20
    49aa:	46bd      	mov	sp, r7
    49ac:	bc80      	pop	{r7}
    49ae:	4770      	bx	lr

000049b0 <TIM_OC2PolarityConfig>:
  *     @arg TIM_OCPolarity_High: Output Compare active high
  *     @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
    49b0:	b480      	push	{r7}
    49b2:	b085      	sub	sp, #20
    49b4:	af00      	add	r7, sp, #0
    49b6:	6078      	str	r0, [r7, #4]
    49b8:	460b      	mov	r3, r1
    49ba:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
    49bc:	2300      	movs	r3, #0
    49be:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
    49c0:	687b      	ldr	r3, [r7, #4]
    49c2:	8c1b      	ldrh	r3, [r3, #32]
    49c4:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC2P Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2P);
    49c6:	89fb      	ldrh	r3, [r7, #14]
    49c8:	f023 0320 	bic.w	r3, r3, #32
    49cc:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
    49ce:	887b      	ldrh	r3, [r7, #2]
    49d0:	011b      	lsls	r3, r3, #4
    49d2:	b29a      	uxth	r2, r3
    49d4:	89fb      	ldrh	r3, [r7, #14]
    49d6:	4313      	orrs	r3, r2
    49d8:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
    49da:	687b      	ldr	r3, [r7, #4]
    49dc:	89fa      	ldrh	r2, [r7, #14]
    49de:	841a      	strh	r2, [r3, #32]
}
    49e0:	bf00      	nop
    49e2:	3714      	adds	r7, #20
    49e4:	46bd      	mov	sp, r7
    49e6:	bc80      	pop	{r7}
    49e8:	4770      	bx	lr

000049ea <TIM_OC2NPolarityConfig>:
  *     @arg TIM_OCNPolarity_High: Output Compare active high
  *     @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
    49ea:	b480      	push	{r7}
    49ec:	b085      	sub	sp, #20
    49ee:	af00      	add	r7, sp, #0
    49f0:	6078      	str	r0, [r7, #4]
    49f2:	460b      	mov	r3, r1
    49f4:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
    49f6:	2300      	movs	r3, #0
    49f8:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
    49fa:	687b      	ldr	r3, [r7, #4]
    49fc:	8c1b      	ldrh	r3, [r3, #32]
    49fe:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC2NP Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2NP);
    4a00:	89fb      	ldrh	r3, [r7, #14]
    4a02:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    4a06:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
    4a08:	887b      	ldrh	r3, [r7, #2]
    4a0a:	011b      	lsls	r3, r3, #4
    4a0c:	b29a      	uxth	r2, r3
    4a0e:	89fb      	ldrh	r3, [r7, #14]
    4a10:	4313      	orrs	r3, r2
    4a12:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
    4a14:	687b      	ldr	r3, [r7, #4]
    4a16:	89fa      	ldrh	r2, [r7, #14]
    4a18:	841a      	strh	r2, [r3, #32]
}
    4a1a:	bf00      	nop
    4a1c:	3714      	adds	r7, #20
    4a1e:	46bd      	mov	sp, r7
    4a20:	bc80      	pop	{r7}
    4a22:	4770      	bx	lr

00004a24 <TIM_OC3PolarityConfig>:
  *     @arg TIM_OCPolarity_High: Output Compare active high
  *     @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
    4a24:	b480      	push	{r7}
    4a26:	b085      	sub	sp, #20
    4a28:	af00      	add	r7, sp, #0
    4a2a:	6078      	str	r0, [r7, #4]
    4a2c:	460b      	mov	r3, r1
    4a2e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
    4a30:	2300      	movs	r3, #0
    4a32:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
    4a34:	687b      	ldr	r3, [r7, #4]
    4a36:	8c1b      	ldrh	r3, [r3, #32]
    4a38:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC3P Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3P);
    4a3a:	89fb      	ldrh	r3, [r7, #14]
    4a3c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    4a40:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
    4a42:	887b      	ldrh	r3, [r7, #2]
    4a44:	021b      	lsls	r3, r3, #8
    4a46:	b29a      	uxth	r2, r3
    4a48:	89fb      	ldrh	r3, [r7, #14]
    4a4a:	4313      	orrs	r3, r2
    4a4c:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
    4a4e:	687b      	ldr	r3, [r7, #4]
    4a50:	89fa      	ldrh	r2, [r7, #14]
    4a52:	841a      	strh	r2, [r3, #32]
}
    4a54:	bf00      	nop
    4a56:	3714      	adds	r7, #20
    4a58:	46bd      	mov	sp, r7
    4a5a:	bc80      	pop	{r7}
    4a5c:	4770      	bx	lr

00004a5e <TIM_OC3NPolarityConfig>:
  *     @arg TIM_OCNPolarity_High: Output Compare active high
  *     @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
    4a5e:	b480      	push	{r7}
    4a60:	b085      	sub	sp, #20
    4a62:	af00      	add	r7, sp, #0
    4a64:	6078      	str	r0, [r7, #4]
    4a66:	460b      	mov	r3, r1
    4a68:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
    4a6a:	2300      	movs	r3, #0
    4a6c:	81fb      	strh	r3, [r7, #14]
 
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
    4a6e:	687b      	ldr	r3, [r7, #4]
    4a70:	8c1b      	ldrh	r3, [r3, #32]
    4a72:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC3NP Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3NP);
    4a74:	89fb      	ldrh	r3, [r7, #14]
    4a76:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    4a7a:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
    4a7c:	887b      	ldrh	r3, [r7, #2]
    4a7e:	021b      	lsls	r3, r3, #8
    4a80:	b29a      	uxth	r2, r3
    4a82:	89fb      	ldrh	r3, [r7, #14]
    4a84:	4313      	orrs	r3, r2
    4a86:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
    4a88:	687b      	ldr	r3, [r7, #4]
    4a8a:	89fa      	ldrh	r2, [r7, #14]
    4a8c:	841a      	strh	r2, [r3, #32]
}
    4a8e:	bf00      	nop
    4a90:	3714      	adds	r7, #20
    4a92:	46bd      	mov	sp, r7
    4a94:	bc80      	pop	{r7}
    4a96:	4770      	bx	lr

00004a98 <TIM_OC4PolarityConfig>:
  *     @arg TIM_OCPolarity_High: Output Compare active high
  *     @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
    4a98:	b480      	push	{r7}
    4a9a:	b085      	sub	sp, #20
    4a9c:	af00      	add	r7, sp, #0
    4a9e:	6078      	str	r0, [r7, #4]
    4aa0:	460b      	mov	r3, r1
    4aa2:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
    4aa4:	2300      	movs	r3, #0
    4aa6:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
    4aa8:	687b      	ldr	r3, [r7, #4]
    4aaa:	8c1b      	ldrh	r3, [r3, #32]
    4aac:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC4P Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC4P);
    4aae:	89fb      	ldrh	r3, [r7, #14]
    4ab0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    4ab4:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
    4ab6:	887b      	ldrh	r3, [r7, #2]
    4ab8:	031b      	lsls	r3, r3, #12
    4aba:	b29a      	uxth	r2, r3
    4abc:	89fb      	ldrh	r3, [r7, #14]
    4abe:	4313      	orrs	r3, r2
    4ac0:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
    4ac2:	687b      	ldr	r3, [r7, #4]
    4ac4:	89fa      	ldrh	r2, [r7, #14]
    4ac6:	841a      	strh	r2, [r3, #32]
}
    4ac8:	bf00      	nop
    4aca:	3714      	adds	r7, #20
    4acc:	46bd      	mov	sp, r7
    4ace:	bc80      	pop	{r7}
    4ad0:	4770      	bx	lr

00004ad2 <TIM_CCxCmd>:
  * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
  *   This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
{
    4ad2:	b480      	push	{r7}
    4ad4:	b085      	sub	sp, #20
    4ad6:	af00      	add	r7, sp, #0
    4ad8:	6078      	str	r0, [r7, #4]
    4ada:	460b      	mov	r3, r1
    4adc:	807b      	strh	r3, [r7, #2]
    4ade:	4613      	mov	r3, r2
    4ae0:	803b      	strh	r3, [r7, #0]
  uint16_t tmp = 0;
    4ae2:	2300      	movs	r3, #0
    4ae4:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_Set << TIM_Channel;
    4ae6:	887b      	ldrh	r3, [r7, #2]
    4ae8:	2201      	movs	r2, #1
    4aea:	fa02 f303 	lsl.w	r3, r2, r3
    4aee:	81fb      	strh	r3, [r7, #14]

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
    4af0:	687b      	ldr	r3, [r7, #4]
    4af2:	8c1b      	ldrh	r3, [r3, #32]
    4af4:	b29a      	uxth	r2, r3
    4af6:	89fb      	ldrh	r3, [r7, #14]
    4af8:	43db      	mvns	r3, r3
    4afa:	b29b      	uxth	r3, r3
    4afc:	4013      	ands	r3, r2
    4afe:	b29a      	uxth	r2, r3
    4b00:	687b      	ldr	r3, [r7, #4]
    4b02:	841a      	strh	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
    4b04:	687b      	ldr	r3, [r7, #4]
    4b06:	8c1b      	ldrh	r3, [r3, #32]
    4b08:	b29a      	uxth	r2, r3
    4b0a:	8839      	ldrh	r1, [r7, #0]
    4b0c:	887b      	ldrh	r3, [r7, #2]
    4b0e:	fa01 f303 	lsl.w	r3, r1, r3
    4b12:	b29b      	uxth	r3, r3
    4b14:	4313      	orrs	r3, r2
    4b16:	b29a      	uxth	r2, r3
    4b18:	687b      	ldr	r3, [r7, #4]
    4b1a:	841a      	strh	r2, [r3, #32]
}
    4b1c:	bf00      	nop
    4b1e:	3714      	adds	r7, #20
    4b20:	46bd      	mov	sp, r7
    4b22:	bc80      	pop	{r7}
    4b24:	4770      	bx	lr

00004b26 <TIM_CCxNCmd>:
  * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
  *   This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
  * @retval None
  */
void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
{
    4b26:	b480      	push	{r7}
    4b28:	b085      	sub	sp, #20
    4b2a:	af00      	add	r7, sp, #0
    4b2c:	6078      	str	r0, [r7, #4]
    4b2e:	460b      	mov	r3, r1
    4b30:	807b      	strh	r3, [r7, #2]
    4b32:	4613      	mov	r3, r2
    4b34:	803b      	strh	r3, [r7, #0]
  uint16_t tmp = 0;
    4b36:	2300      	movs	r3, #0
    4b38:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  tmp = CCER_CCNE_Set << TIM_Channel;
    4b3a:	887b      	ldrh	r3, [r7, #2]
    4b3c:	2204      	movs	r2, #4
    4b3e:	fa02 f303 	lsl.w	r3, r2, r3
    4b42:	81fb      	strh	r3, [r7, #14]

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t) ~tmp;
    4b44:	687b      	ldr	r3, [r7, #4]
    4b46:	8c1b      	ldrh	r3, [r3, #32]
    4b48:	b29a      	uxth	r2, r3
    4b4a:	89fb      	ldrh	r3, [r7, #14]
    4b4c:	43db      	mvns	r3, r3
    4b4e:	b29b      	uxth	r3, r3
    4b50:	4013      	ands	r3, r2
    4b52:	b29a      	uxth	r2, r3
    4b54:	687b      	ldr	r3, [r7, #4]
    4b56:	841a      	strh	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
    4b58:	687b      	ldr	r3, [r7, #4]
    4b5a:	8c1b      	ldrh	r3, [r3, #32]
    4b5c:	b29a      	uxth	r2, r3
    4b5e:	8839      	ldrh	r1, [r7, #0]
    4b60:	887b      	ldrh	r3, [r7, #2]
    4b62:	fa01 f303 	lsl.w	r3, r1, r3
    4b66:	b29b      	uxth	r3, r3
    4b68:	4313      	orrs	r3, r2
    4b6a:	b29a      	uxth	r2, r3
    4b6c:	687b      	ldr	r3, [r7, #4]
    4b6e:	841a      	strh	r2, [r3, #32]
}
    4b70:	bf00      	nop
    4b72:	3714      	adds	r7, #20
    4b74:	46bd      	mov	sp, r7
    4b76:	bc80      	pop	{r7}
    4b78:	4770      	bx	lr

00004b7a <TIM_SelectOCxM>:
  *     @arg TIM_ForcedAction_Active
  *     @arg TIM_ForcedAction_InActive
  * @retval None
  */
void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
{
    4b7a:	b480      	push	{r7}
    4b7c:	b085      	sub	sp, #20
    4b7e:	af00      	add	r7, sp, #0
    4b80:	6078      	str	r0, [r7, #4]
    4b82:	460b      	mov	r3, r1
    4b84:	807b      	strh	r3, [r7, #2]
    4b86:	4613      	mov	r3, r2
    4b88:	803b      	strh	r3, [r7, #0]
  uint32_t tmp = 0;
    4b8a:	2300      	movs	r3, #0
    4b8c:	60fb      	str	r3, [r7, #12]
  uint16_t tmp1 = 0;
    4b8e:	2300      	movs	r3, #0
    4b90:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));

  tmp = (uint32_t) TIMx;
    4b92:	687b      	ldr	r3, [r7, #4]
    4b94:	60fb      	str	r3, [r7, #12]
  tmp += CCMR_Offset;
    4b96:	68fb      	ldr	r3, [r7, #12]
    4b98:	3318      	adds	r3, #24
    4b9a:	60fb      	str	r3, [r7, #12]

  tmp1 = CCER_CCE_Set << (uint16_t)TIM_Channel;
    4b9c:	887b      	ldrh	r3, [r7, #2]
    4b9e:	2201      	movs	r2, #1
    4ba0:	fa02 f303 	lsl.w	r3, r2, r3
    4ba4:	817b      	strh	r3, [r7, #10]

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
    4ba6:	687b      	ldr	r3, [r7, #4]
    4ba8:	8c1b      	ldrh	r3, [r3, #32]
    4baa:	b29a      	uxth	r2, r3
    4bac:	897b      	ldrh	r3, [r7, #10]
    4bae:	43db      	mvns	r3, r3
    4bb0:	b29b      	uxth	r3, r3
    4bb2:	4013      	ands	r3, r2
    4bb4:	b29a      	uxth	r2, r3
    4bb6:	687b      	ldr	r3, [r7, #4]
    4bb8:	841a      	strh	r2, [r3, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
    4bba:	887b      	ldrh	r3, [r7, #2]
    4bbc:	2b00      	cmp	r3, #0
    4bbe:	d002      	beq.n	4bc6 <TIM_SelectOCxM+0x4c>
    4bc0:	887b      	ldrh	r3, [r7, #2]
    4bc2:	2b08      	cmp	r3, #8
    4bc4:	d113      	bne.n	4bee <TIM_SelectOCxM+0x74>
  {
    tmp += (TIM_Channel>>1);
    4bc6:	887b      	ldrh	r3, [r7, #2]
    4bc8:	085b      	lsrs	r3, r3, #1
    4bca:	b29b      	uxth	r3, r3
    4bcc:	461a      	mov	r2, r3
    4bce:	68fb      	ldr	r3, [r7, #12]
    4bd0:	4413      	add	r3, r2
    4bd2:	60fb      	str	r3, [r7, #12]

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC1M);
    4bd4:	68fb      	ldr	r3, [r7, #12]
    4bd6:	681a      	ldr	r2, [r3, #0]
    4bd8:	68fb      	ldr	r3, [r7, #12]
    4bda:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    4bde:	601a      	str	r2, [r3, #0]
   
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= TIM_OCMode;
    4be0:	68fb      	ldr	r3, [r7, #12]
    4be2:	6819      	ldr	r1, [r3, #0]
    4be4:	883a      	ldrh	r2, [r7, #0]
    4be6:	68fb      	ldr	r3, [r7, #12]
    4be8:	430a      	orrs	r2, r1
    4bea:	601a      	str	r2, [r3, #0]
    4bec:	e017      	b.n	4c1e <TIM_SelectOCxM+0xa4>
  }
  else
  {
    tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;
    4bee:	887b      	ldrh	r3, [r7, #2]
    4bf0:	3b04      	subs	r3, #4
    4bf2:	b29b      	uxth	r3, r3
    4bf4:	085b      	lsrs	r3, r3, #1
    4bf6:	b29b      	uxth	r3, r3
    4bf8:	461a      	mov	r2, r3
    4bfa:	68fb      	ldr	r3, [r7, #12]
    4bfc:	4413      	add	r3, r2
    4bfe:	60fb      	str	r3, [r7, #12]

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC2M);
    4c00:	68fb      	ldr	r3, [r7, #12]
    4c02:	681a      	ldr	r2, [r3, #0]
    4c04:	68fb      	ldr	r3, [r7, #12]
    4c06:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
    4c0a:	601a      	str	r2, [r3, #0]
    
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
    4c0c:	68fb      	ldr	r3, [r7, #12]
    4c0e:	681a      	ldr	r2, [r3, #0]
    4c10:	883b      	ldrh	r3, [r7, #0]
    4c12:	021b      	lsls	r3, r3, #8
    4c14:	b29b      	uxth	r3, r3
    4c16:	4619      	mov	r1, r3
    4c18:	68fb      	ldr	r3, [r7, #12]
    4c1a:	430a      	orrs	r2, r1
    4c1c:	601a      	str	r2, [r3, #0]
  }
}
    4c1e:	bf00      	nop
    4c20:	3714      	adds	r7, #20
    4c22:	46bd      	mov	sp, r7
    4c24:	bc80      	pop	{r7}
    4c26:	4770      	bx	lr

00004c28 <TIM_UpdateDisableConfig>:
  * @param  NewState: new state of the TIMx UDIS bit
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
    4c28:	b480      	push	{r7}
    4c2a:	b083      	sub	sp, #12
    4c2c:	af00      	add	r7, sp, #0
    4c2e:	6078      	str	r0, [r7, #4]
    4c30:	460b      	mov	r3, r1
    4c32:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    4c34:	78fb      	ldrb	r3, [r7, #3]
    4c36:	2b00      	cmp	r3, #0
    4c38:	d008      	beq.n	4c4c <TIM_UpdateDisableConfig+0x24>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= TIM_CR1_UDIS;
    4c3a:	687b      	ldr	r3, [r7, #4]
    4c3c:	881b      	ldrh	r3, [r3, #0]
    4c3e:	b29b      	uxth	r3, r3
    4c40:	f043 0302 	orr.w	r3, r3, #2
    4c44:	b29a      	uxth	r2, r3
    4c46:	687b      	ldr	r3, [r7, #4]
    4c48:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_UDIS);
  }
}
    4c4a:	e007      	b.n	4c5c <TIM_UpdateDisableConfig+0x34>
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_UDIS);
    4c4c:	687b      	ldr	r3, [r7, #4]
    4c4e:	881b      	ldrh	r3, [r3, #0]
    4c50:	b29b      	uxth	r3, r3
    4c52:	f023 0302 	bic.w	r3, r3, #2
    4c56:	b29a      	uxth	r2, r3
    4c58:	687b      	ldr	r3, [r7, #4]
    4c5a:	801a      	strh	r2, [r3, #0]
}
    4c5c:	bf00      	nop
    4c5e:	370c      	adds	r7, #12
    4c60:	46bd      	mov	sp, r7
    4c62:	bc80      	pop	{r7}
    4c64:	4770      	bx	lr

00004c66 <TIM_UpdateRequestConfig>:
                                       through the slave mode controller.
  *     @arg TIM_UpdateSource_Global: Source of update is counter overflow/underflow.
  * @retval None
  */
void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
{
    4c66:	b480      	push	{r7}
    4c68:	b083      	sub	sp, #12
    4c6a:	af00      	add	r7, sp, #0
    4c6c:	6078      	str	r0, [r7, #4]
    4c6e:	460b      	mov	r3, r1
    4c70:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
  if (TIM_UpdateSource != TIM_UpdateSource_Global)
    4c72:	887b      	ldrh	r3, [r7, #2]
    4c74:	2b00      	cmp	r3, #0
    4c76:	d008      	beq.n	4c8a <TIM_UpdateRequestConfig+0x24>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= TIM_CR1_URS;
    4c78:	687b      	ldr	r3, [r7, #4]
    4c7a:	881b      	ldrh	r3, [r3, #0]
    4c7c:	b29b      	uxth	r3, r3
    4c7e:	f043 0304 	orr.w	r3, r3, #4
    4c82:	b29a      	uxth	r2, r3
    4c84:	687b      	ldr	r3, [r7, #4]
    4c86:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_URS);
  }
}
    4c88:	e007      	b.n	4c9a <TIM_UpdateRequestConfig+0x34>
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_URS);
    4c8a:	687b      	ldr	r3, [r7, #4]
    4c8c:	881b      	ldrh	r3, [r3, #0]
    4c8e:	b29b      	uxth	r3, r3
    4c90:	f023 0304 	bic.w	r3, r3, #4
    4c94:	b29a      	uxth	r2, r3
    4c96:	687b      	ldr	r3, [r7, #4]
    4c98:	801a      	strh	r2, [r3, #0]
}
    4c9a:	bf00      	nop
    4c9c:	370c      	adds	r7, #12
    4c9e:	46bd      	mov	sp, r7
    4ca0:	bc80      	pop	{r7}
    4ca2:	4770      	bx	lr

00004ca4 <TIM_SelectHallSensor>:
  * @param  NewState: new state of the TIMx Hall sensor interface.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
{
    4ca4:	b480      	push	{r7}
    4ca6:	b083      	sub	sp, #12
    4ca8:	af00      	add	r7, sp, #0
    4caa:	6078      	str	r0, [r7, #4]
    4cac:	460b      	mov	r3, r1
    4cae:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    4cb0:	78fb      	ldrb	r3, [r7, #3]
    4cb2:	2b00      	cmp	r3, #0
    4cb4:	d008      	beq.n	4cc8 <TIM_SelectHallSensor+0x24>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= TIM_CR2_TI1S;
    4cb6:	687b      	ldr	r3, [r7, #4]
    4cb8:	889b      	ldrh	r3, [r3, #4]
    4cba:	b29b      	uxth	r3, r3
    4cbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    4cc0:	b29a      	uxth	r2, r3
    4cc2:	687b      	ldr	r3, [r7, #4]
    4cc4:	809a      	strh	r2, [r3, #4]
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_TI1S);
  }
}
    4cc6:	e007      	b.n	4cd8 <TIM_SelectHallSensor+0x34>
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_TI1S);
    4cc8:	687b      	ldr	r3, [r7, #4]
    4cca:	889b      	ldrh	r3, [r3, #4]
    4ccc:	b29b      	uxth	r3, r3
    4cce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    4cd2:	b29a      	uxth	r2, r3
    4cd4:	687b      	ldr	r3, [r7, #4]
    4cd6:	809a      	strh	r2, [r3, #4]
}
    4cd8:	bf00      	nop
    4cda:	370c      	adds	r7, #12
    4cdc:	46bd      	mov	sp, r7
    4cde:	bc80      	pop	{r7}
    4ce0:	4770      	bx	lr

00004ce2 <TIM_SelectOnePulseMode>:
  *     @arg TIM_OPMode_Single
  *     @arg TIM_OPMode_Repetitive
  * @retval None
  */
void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)
{
    4ce2:	b480      	push	{r7}
    4ce4:	b083      	sub	sp, #12
    4ce6:	af00      	add	r7, sp, #0
    4ce8:	6078      	str	r0, [r7, #4]
    4cea:	460b      	mov	r3, r1
    4cec:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
  /* Reset the OPM Bit */
  TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_OPM);
    4cee:	687b      	ldr	r3, [r7, #4]
    4cf0:	881b      	ldrh	r3, [r3, #0]
    4cf2:	b29b      	uxth	r3, r3
    4cf4:	f023 0308 	bic.w	r3, r3, #8
    4cf8:	b29a      	uxth	r2, r3
    4cfa:	687b      	ldr	r3, [r7, #4]
    4cfc:	801a      	strh	r2, [r3, #0]
  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
    4cfe:	687b      	ldr	r3, [r7, #4]
    4d00:	881b      	ldrh	r3, [r3, #0]
    4d02:	b29a      	uxth	r2, r3
    4d04:	887b      	ldrh	r3, [r7, #2]
    4d06:	4313      	orrs	r3, r2
    4d08:	b29a      	uxth	r2, r3
    4d0a:	687b      	ldr	r3, [r7, #4]
    4d0c:	801a      	strh	r2, [r3, #0]
}
    4d0e:	bf00      	nop
    4d10:	370c      	adds	r7, #12
    4d12:	46bd      	mov	sp, r7
    4d14:	bc80      	pop	{r7}
    4d16:	4770      	bx	lr

00004d18 <TIM_SelectOutputTrigger>:
  *     @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output (TRGO).
  *
  * @retval None
  */
void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
{
    4d18:	b480      	push	{r7}
    4d1a:	b083      	sub	sp, #12
    4d1c:	af00      	add	r7, sp, #0
    4d1e:	6078      	str	r0, [r7, #4]
    4d20:	460b      	mov	r3, r1
    4d22:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST7_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_MMS);
    4d24:	687b      	ldr	r3, [r7, #4]
    4d26:	889b      	ldrh	r3, [r3, #4]
    4d28:	b29b      	uxth	r3, r3
    4d2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    4d2e:	b29a      	uxth	r2, r3
    4d30:	687b      	ldr	r3, [r7, #4]
    4d32:	809a      	strh	r2, [r3, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
    4d34:	687b      	ldr	r3, [r7, #4]
    4d36:	889b      	ldrh	r3, [r3, #4]
    4d38:	b29a      	uxth	r2, r3
    4d3a:	887b      	ldrh	r3, [r7, #2]
    4d3c:	4313      	orrs	r3, r2
    4d3e:	b29a      	uxth	r2, r3
    4d40:	687b      	ldr	r3, [r7, #4]
    4d42:	809a      	strh	r2, [r3, #4]
}
    4d44:	bf00      	nop
    4d46:	370c      	adds	r7, #12
    4d48:	46bd      	mov	sp, r7
    4d4a:	bc80      	pop	{r7}
    4d4c:	4770      	bx	lr

00004d4e <TIM_SelectSlaveMode>:
  *     @arg TIM_SlaveMode_Trigger:   The counter starts at a rising edge of the trigger TRGI.
  *     @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the counter.
  * @retval None
  */
void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)
{
    4d4e:	b480      	push	{r7}
    4d50:	b083      	sub	sp, #12
    4d52:	af00      	add	r7, sp, #0
    4d54:	6078      	str	r0, [r7, #4]
    4d56:	460b      	mov	r3, r1
    4d58:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
 /* Reset the SMS Bits */
  TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_SMS);
    4d5a:	687b      	ldr	r3, [r7, #4]
    4d5c:	891b      	ldrh	r3, [r3, #8]
    4d5e:	b29b      	uxth	r3, r3
    4d60:	f023 0307 	bic.w	r3, r3, #7
    4d64:	b29a      	uxth	r2, r3
    4d66:	687b      	ldr	r3, [r7, #4]
    4d68:	811a      	strh	r2, [r3, #8]
  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
    4d6a:	687b      	ldr	r3, [r7, #4]
    4d6c:	891b      	ldrh	r3, [r3, #8]
    4d6e:	b29a      	uxth	r2, r3
    4d70:	887b      	ldrh	r3, [r7, #2]
    4d72:	4313      	orrs	r3, r2
    4d74:	b29a      	uxth	r2, r3
    4d76:	687b      	ldr	r3, [r7, #4]
    4d78:	811a      	strh	r2, [r3, #8]
}
    4d7a:	bf00      	nop
    4d7c:	370c      	adds	r7, #12
    4d7e:	46bd      	mov	sp, r7
    4d80:	bc80      	pop	{r7}
    4d82:	4770      	bx	lr

00004d84 <TIM_SelectMasterSlaveMode>:
  *                                      and its slaves (through TRGO).
  *     @arg TIM_MasterSlaveMode_Disable: No action
  * @retval None
  */
void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
{
    4d84:	b480      	push	{r7}
    4d86:	b083      	sub	sp, #12
    4d88:	af00      	add	r7, sp, #0
    4d8a:	6078      	str	r0, [r7, #4]
    4d8c:	460b      	mov	r3, r1
    4d8e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
  /* Reset the MSM Bit */
  TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_MSM);
    4d90:	687b      	ldr	r3, [r7, #4]
    4d92:	891b      	ldrh	r3, [r3, #8]
    4d94:	b29b      	uxth	r3, r3
    4d96:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    4d9a:	b29a      	uxth	r2, r3
    4d9c:	687b      	ldr	r3, [r7, #4]
    4d9e:	811a      	strh	r2, [r3, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
    4da0:	687b      	ldr	r3, [r7, #4]
    4da2:	891b      	ldrh	r3, [r3, #8]
    4da4:	b29a      	uxth	r2, r3
    4da6:	887b      	ldrh	r3, [r7, #2]
    4da8:	4313      	orrs	r3, r2
    4daa:	b29a      	uxth	r2, r3
    4dac:	687b      	ldr	r3, [r7, #4]
    4dae:	811a      	strh	r2, [r3, #8]
}
    4db0:	bf00      	nop
    4db2:	370c      	adds	r7, #12
    4db4:	46bd      	mov	sp, r7
    4db6:	bc80      	pop	{r7}
    4db8:	4770      	bx	lr

00004dba <TIM_SetCounter>:
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @param  Counter: specifies the Counter register new value.
  * @retval None
  */
void TIM_SetCounter(TIM_TypeDef* TIMx, uint16_t Counter)
{
    4dba:	b480      	push	{r7}
    4dbc:	b083      	sub	sp, #12
    4dbe:	af00      	add	r7, sp, #0
    4dc0:	6078      	str	r0, [r7, #4]
    4dc2:	460b      	mov	r3, r1
    4dc4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Set the Counter Register value */
  TIMx->CNT = Counter;
    4dc6:	687b      	ldr	r3, [r7, #4]
    4dc8:	887a      	ldrh	r2, [r7, #2]
    4dca:	849a      	strh	r2, [r3, #36]	; 0x24
}
    4dcc:	bf00      	nop
    4dce:	370c      	adds	r7, #12
    4dd0:	46bd      	mov	sp, r7
    4dd2:	bc80      	pop	{r7}
    4dd4:	4770      	bx	lr

00004dd6 <TIM_SetAutoreload>:
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @param  Autoreload: specifies the Autoreload register new value.
  * @retval None
  */
void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint16_t Autoreload)
{
    4dd6:	b480      	push	{r7}
    4dd8:	b083      	sub	sp, #12
    4dda:	af00      	add	r7, sp, #0
    4ddc:	6078      	str	r0, [r7, #4]
    4dde:	460b      	mov	r3, r1
    4de0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
    4de2:	687b      	ldr	r3, [r7, #4]
    4de4:	887a      	ldrh	r2, [r7, #2]
    4de6:	859a      	strh	r2, [r3, #44]	; 0x2c
}
    4de8:	bf00      	nop
    4dea:	370c      	adds	r7, #12
    4dec:	46bd      	mov	sp, r7
    4dee:	bc80      	pop	{r7}
    4df0:	4770      	bx	lr

00004df2 <TIM_SetCompare1>:
  * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
  * @param  Compare1: specifies the Capture Compare1 register new value.
  * @retval None
  */
void TIM_SetCompare1(TIM_TypeDef* TIMx, uint16_t Compare1)
{
    4df2:	b480      	push	{r7}
    4df4:	b083      	sub	sp, #12
    4df6:	af00      	add	r7, sp, #0
    4df8:	6078      	str	r0, [r7, #4]
    4dfa:	460b      	mov	r3, r1
    4dfc:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
    4dfe:	687b      	ldr	r3, [r7, #4]
    4e00:	887a      	ldrh	r2, [r7, #2]
    4e02:	869a      	strh	r2, [r3, #52]	; 0x34
}
    4e04:	bf00      	nop
    4e06:	370c      	adds	r7, #12
    4e08:	46bd      	mov	sp, r7
    4e0a:	bc80      	pop	{r7}
    4e0c:	4770      	bx	lr

00004e0e <TIM_SetCompare2>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
  * @param  Compare2: specifies the Capture Compare2 register new value.
  * @retval None
  */
void TIM_SetCompare2(TIM_TypeDef* TIMx, uint16_t Compare2)
{
    4e0e:	b480      	push	{r7}
    4e10:	b083      	sub	sp, #12
    4e12:	af00      	add	r7, sp, #0
    4e14:	6078      	str	r0, [r7, #4]
    4e16:	460b      	mov	r3, r1
    4e18:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
    4e1a:	687b      	ldr	r3, [r7, #4]
    4e1c:	887a      	ldrh	r2, [r7, #2]
    4e1e:	871a      	strh	r2, [r3, #56]	; 0x38
}
    4e20:	bf00      	nop
    4e22:	370c      	adds	r7, #12
    4e24:	46bd      	mov	sp, r7
    4e26:	bc80      	pop	{r7}
    4e28:	4770      	bx	lr

00004e2a <TIM_SetCompare3>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare3: specifies the Capture Compare3 register new value.
  * @retval None
  */
void TIM_SetCompare3(TIM_TypeDef* TIMx, uint16_t Compare3)
{
    4e2a:	b480      	push	{r7}
    4e2c:	b083      	sub	sp, #12
    4e2e:	af00      	add	r7, sp, #0
    4e30:	6078      	str	r0, [r7, #4]
    4e32:	460b      	mov	r3, r1
    4e34:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
    4e36:	687b      	ldr	r3, [r7, #4]
    4e38:	887a      	ldrh	r2, [r7, #2]
    4e3a:	879a      	strh	r2, [r3, #60]	; 0x3c
}
    4e3c:	bf00      	nop
    4e3e:	370c      	adds	r7, #12
    4e40:	46bd      	mov	sp, r7
    4e42:	bc80      	pop	{r7}
    4e44:	4770      	bx	lr

00004e46 <TIM_SetCompare4>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare4: specifies the Capture Compare4 register new value.
  * @retval None
  */
void TIM_SetCompare4(TIM_TypeDef* TIMx, uint16_t Compare4)
{
    4e46:	b480      	push	{r7}
    4e48:	b083      	sub	sp, #12
    4e4a:	af00      	add	r7, sp, #0
    4e4c:	6078      	str	r0, [r7, #4]
    4e4e:	460b      	mov	r3, r1
    4e50:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
    4e52:	687b      	ldr	r3, [r7, #4]
    4e54:	887a      	ldrh	r2, [r7, #2]
    4e56:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
}
    4e5a:	bf00      	nop
    4e5c:	370c      	adds	r7, #12
    4e5e:	46bd      	mov	sp, r7
    4e60:	bc80      	pop	{r7}
    4e62:	4770      	bx	lr

00004e64 <TIM_SetIC1Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
    4e64:	b480      	push	{r7}
    4e66:	b083      	sub	sp, #12
    4e68:	af00      	add	r7, sp, #0
    4e6a:	6078      	str	r0, [r7, #4]
    4e6c:	460b      	mov	r3, r1
    4e6e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC1PSC);
    4e70:	687b      	ldr	r3, [r7, #4]
    4e72:	8b1b      	ldrh	r3, [r3, #24]
    4e74:	b29b      	uxth	r3, r3
    4e76:	f023 030c 	bic.w	r3, r3, #12
    4e7a:	b29a      	uxth	r2, r3
    4e7c:	687b      	ldr	r3, [r7, #4]
    4e7e:	831a      	strh	r2, [r3, #24]
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
    4e80:	687b      	ldr	r3, [r7, #4]
    4e82:	8b1b      	ldrh	r3, [r3, #24]
    4e84:	b29a      	uxth	r2, r3
    4e86:	887b      	ldrh	r3, [r7, #2]
    4e88:	4313      	orrs	r3, r2
    4e8a:	b29a      	uxth	r2, r3
    4e8c:	687b      	ldr	r3, [r7, #4]
    4e8e:	831a      	strh	r2, [r3, #24]
}
    4e90:	bf00      	nop
    4e92:	370c      	adds	r7, #12
    4e94:	46bd      	mov	sp, r7
    4e96:	bc80      	pop	{r7}
    4e98:	4770      	bx	lr

00004e9a <TIM_SetIC2Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
    4e9a:	b480      	push	{r7}
    4e9c:	b083      	sub	sp, #12
    4e9e:	af00      	add	r7, sp, #0
    4ea0:	6078      	str	r0, [r7, #4]
    4ea2:	460b      	mov	r3, r1
    4ea4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC2PSC);
    4ea6:	687b      	ldr	r3, [r7, #4]
    4ea8:	8b1b      	ldrh	r3, [r3, #24]
    4eaa:	b29b      	uxth	r3, r3
    4eac:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
    4eb0:	b29a      	uxth	r2, r3
    4eb2:	687b      	ldr	r3, [r7, #4]
    4eb4:	831a      	strh	r2, [r3, #24]
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
    4eb6:	687b      	ldr	r3, [r7, #4]
    4eb8:	8b1b      	ldrh	r3, [r3, #24]
    4eba:	b29a      	uxth	r2, r3
    4ebc:	887b      	ldrh	r3, [r7, #2]
    4ebe:	021b      	lsls	r3, r3, #8
    4ec0:	b29b      	uxth	r3, r3
    4ec2:	4313      	orrs	r3, r2
    4ec4:	b29a      	uxth	r2, r3
    4ec6:	687b      	ldr	r3, [r7, #4]
    4ec8:	831a      	strh	r2, [r3, #24]
}
    4eca:	bf00      	nop
    4ecc:	370c      	adds	r7, #12
    4ece:	46bd      	mov	sp, r7
    4ed0:	bc80      	pop	{r7}
    4ed2:	4770      	bx	lr

00004ed4 <TIM_SetIC3Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
    4ed4:	b480      	push	{r7}
    4ed6:	b083      	sub	sp, #12
    4ed8:	af00      	add	r7, sp, #0
    4eda:	6078      	str	r0, [r7, #4]
    4edc:	460b      	mov	r3, r1
    4ede:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC3PSC);
    4ee0:	687b      	ldr	r3, [r7, #4]
    4ee2:	8b9b      	ldrh	r3, [r3, #28]
    4ee4:	b29b      	uxth	r3, r3
    4ee6:	f023 030c 	bic.w	r3, r3, #12
    4eea:	b29a      	uxth	r2, r3
    4eec:	687b      	ldr	r3, [r7, #4]
    4eee:	839a      	strh	r2, [r3, #28]
  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
    4ef0:	687b      	ldr	r3, [r7, #4]
    4ef2:	8b9b      	ldrh	r3, [r3, #28]
    4ef4:	b29a      	uxth	r2, r3
    4ef6:	887b      	ldrh	r3, [r7, #2]
    4ef8:	4313      	orrs	r3, r2
    4efa:	b29a      	uxth	r2, r3
    4efc:	687b      	ldr	r3, [r7, #4]
    4efe:	839a      	strh	r2, [r3, #28]
}
    4f00:	bf00      	nop
    4f02:	370c      	adds	r7, #12
    4f04:	46bd      	mov	sp, r7
    4f06:	bc80      	pop	{r7}
    4f08:	4770      	bx	lr

00004f0a <TIM_SetIC4Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{  
    4f0a:	b480      	push	{r7}
    4f0c:	b083      	sub	sp, #12
    4f0e:	af00      	add	r7, sp, #0
    4f10:	6078      	str	r0, [r7, #4]
    4f12:	460b      	mov	r3, r1
    4f14:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC4PSC);
    4f16:	687b      	ldr	r3, [r7, #4]
    4f18:	8b9b      	ldrh	r3, [r3, #28]
    4f1a:	b29b      	uxth	r3, r3
    4f1c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
    4f20:	b29a      	uxth	r2, r3
    4f22:	687b      	ldr	r3, [r7, #4]
    4f24:	839a      	strh	r2, [r3, #28]
  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
    4f26:	687b      	ldr	r3, [r7, #4]
    4f28:	8b9b      	ldrh	r3, [r3, #28]
    4f2a:	b29a      	uxth	r2, r3
    4f2c:	887b      	ldrh	r3, [r7, #2]
    4f2e:	021b      	lsls	r3, r3, #8
    4f30:	b29b      	uxth	r3, r3
    4f32:	4313      	orrs	r3, r2
    4f34:	b29a      	uxth	r2, r3
    4f36:	687b      	ldr	r3, [r7, #4]
    4f38:	839a      	strh	r2, [r3, #28]
}
    4f3a:	bf00      	nop
    4f3c:	370c      	adds	r7, #12
    4f3e:	46bd      	mov	sp, r7
    4f40:	bc80      	pop	{r7}
    4f42:	4770      	bx	lr

00004f44 <TIM_SetClockDivision>:
  *     @arg TIM_CKD_DIV2: TDTS = 2*Tck_tim
  *     @arg TIM_CKD_DIV4: TDTS = 4*Tck_tim
  * @retval None
  */
void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)
{
    4f44:	b480      	push	{r7}
    4f46:	b083      	sub	sp, #12
    4f48:	af00      	add	r7, sp, #0
    4f4a:	6078      	str	r0, [r7, #4]
    4f4c:	460b      	mov	r3, r1
    4f4e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));
  /* Reset the CKD Bits */
  TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_CKD);
    4f50:	687b      	ldr	r3, [r7, #4]
    4f52:	881b      	ldrh	r3, [r3, #0]
    4f54:	b29b      	uxth	r3, r3
    4f56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    4f5a:	b29a      	uxth	r2, r3
    4f5c:	687b      	ldr	r3, [r7, #4]
    4f5e:	801a      	strh	r2, [r3, #0]
  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
    4f60:	687b      	ldr	r3, [r7, #4]
    4f62:	881b      	ldrh	r3, [r3, #0]
    4f64:	b29a      	uxth	r2, r3
    4f66:	887b      	ldrh	r3, [r7, #2]
    4f68:	4313      	orrs	r3, r2
    4f6a:	b29a      	uxth	r2, r3
    4f6c:	687b      	ldr	r3, [r7, #4]
    4f6e:	801a      	strh	r2, [r3, #0]
}
    4f70:	bf00      	nop
    4f72:	370c      	adds	r7, #12
    4f74:	46bd      	mov	sp, r7
    4f76:	bc80      	pop	{r7}
    4f78:	4770      	bx	lr

00004f7a <TIM_GetCapture1>:
  * @brief  Gets the TIMx Input Capture 1 value.
  * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
  * @retval Capture Compare 1 Register value.
  */
uint16_t TIM_GetCapture1(TIM_TypeDef* TIMx)
{
    4f7a:	b480      	push	{r7}
    4f7c:	b083      	sub	sp, #12
    4f7e:	af00      	add	r7, sp, #0
    4f80:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
    4f82:	687b      	ldr	r3, [r7, #4]
    4f84:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
    4f86:	b29b      	uxth	r3, r3
}
    4f88:	4618      	mov	r0, r3
    4f8a:	370c      	adds	r7, #12
    4f8c:	46bd      	mov	sp, r7
    4f8e:	bc80      	pop	{r7}
    4f90:	4770      	bx	lr

00004f92 <TIM_GetCapture2>:
  * @brief  Gets the TIMx Input Capture 2 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
  * @retval Capture Compare 2 Register value.
  */
uint16_t TIM_GetCapture2(TIM_TypeDef* TIMx)
{
    4f92:	b480      	push	{r7}
    4f94:	b083      	sub	sp, #12
    4f96:	af00      	add	r7, sp, #0
    4f98:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
    4f9a:	687b      	ldr	r3, [r7, #4]
    4f9c:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
    4f9e:	b29b      	uxth	r3, r3
}
    4fa0:	4618      	mov	r0, r3
    4fa2:	370c      	adds	r7, #12
    4fa4:	46bd      	mov	sp, r7
    4fa6:	bc80      	pop	{r7}
    4fa8:	4770      	bx	lr

00004faa <TIM_GetCapture3>:
  * @brief  Gets the TIMx Input Capture 3 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 3 Register value.
  */
uint16_t TIM_GetCapture3(TIM_TypeDef* TIMx)
{
    4faa:	b480      	push	{r7}
    4fac:	b083      	sub	sp, #12
    4fae:	af00      	add	r7, sp, #0
    4fb0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
    4fb2:	687b      	ldr	r3, [r7, #4]
    4fb4:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
    4fb6:	b29b      	uxth	r3, r3
}
    4fb8:	4618      	mov	r0, r3
    4fba:	370c      	adds	r7, #12
    4fbc:	46bd      	mov	sp, r7
    4fbe:	bc80      	pop	{r7}
    4fc0:	4770      	bx	lr

00004fc2 <TIM_GetCapture4>:
  * @brief  Gets the TIMx Input Capture 4 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 4 Register value.
  */
uint16_t TIM_GetCapture4(TIM_TypeDef* TIMx)
{
    4fc2:	b480      	push	{r7}
    4fc4:	b083      	sub	sp, #12
    4fc6:	af00      	add	r7, sp, #0
    4fc8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
    4fca:	687b      	ldr	r3, [r7, #4]
    4fcc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
    4fd0:	b29b      	uxth	r3, r3
}
    4fd2:	4618      	mov	r0, r3
    4fd4:	370c      	adds	r7, #12
    4fd6:	46bd      	mov	sp, r7
    4fd8:	bc80      	pop	{r7}
    4fda:	4770      	bx	lr

00004fdc <TIM_GetCounter>:
  * @brief  Gets the TIMx Counter value.
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @retval Counter Register value.
  */
uint16_t TIM_GetCounter(TIM_TypeDef* TIMx)
{
    4fdc:	b480      	push	{r7}
    4fde:	b083      	sub	sp, #12
    4fe0:	af00      	add	r7, sp, #0
    4fe2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Get the Counter Register value */
  return TIMx->CNT;
    4fe4:	687b      	ldr	r3, [r7, #4]
    4fe6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    4fe8:	b29b      	uxth	r3, r3
}
    4fea:	4618      	mov	r0, r3
    4fec:	370c      	adds	r7, #12
    4fee:	46bd      	mov	sp, r7
    4ff0:	bc80      	pop	{r7}
    4ff2:	4770      	bx	lr

00004ff4 <TIM_GetPrescaler>:
  * @brief  Gets the TIMx Prescaler value.
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @retval Prescaler Register value.
  */
uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
{
    4ff4:	b480      	push	{r7}
    4ff6:	b083      	sub	sp, #12
    4ff8:	af00      	add	r7, sp, #0
    4ffa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Get the Prescaler Register value */
  return TIMx->PSC;
    4ffc:	687b      	ldr	r3, [r7, #4]
    4ffe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    5000:	b29b      	uxth	r3, r3
}
    5002:	4618      	mov	r0, r3
    5004:	370c      	adds	r7, #12
    5006:	46bd      	mov	sp, r7
    5008:	bc80      	pop	{r7}
    500a:	4770      	bx	lr

0000500c <TIM_GetFlagStatus>:
  *   - TIM_FLAG_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_FLAG_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
  * @retval The new state of TIM_FLAG (SET or RESET).
  */
FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{ 
    500c:	b480      	push	{r7}
    500e:	b085      	sub	sp, #20
    5010:	af00      	add	r7, sp, #0
    5012:	6078      	str	r0, [r7, #4]
    5014:	460b      	mov	r3, r1
    5016:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
    5018:	2300      	movs	r3, #0
    501a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
  
  if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
    501c:	687b      	ldr	r3, [r7, #4]
    501e:	8a1b      	ldrh	r3, [r3, #16]
    5020:	b29a      	uxth	r2, r3
    5022:	887b      	ldrh	r3, [r7, #2]
    5024:	4013      	ands	r3, r2
    5026:	b29b      	uxth	r3, r3
    5028:	2b00      	cmp	r3, #0
    502a:	d002      	beq.n	5032 <TIM_GetFlagStatus+0x26>
  {
    bitstatus = SET;
    502c:	2301      	movs	r3, #1
    502e:	73fb      	strb	r3, [r7, #15]
    5030:	e001      	b.n	5036 <TIM_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
    5032:	2300      	movs	r3, #0
    5034:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    5036:	7bfb      	ldrb	r3, [r7, #15]
}
    5038:	4618      	mov	r0, r3
    503a:	3714      	adds	r7, #20
    503c:	46bd      	mov	sp, r7
    503e:	bc80      	pop	{r7}
    5040:	4770      	bx	lr

00005042 <TIM_ClearFlag>:
  *   - TIM_FLAG_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_FLAG_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.   
  * @retval None
  */
void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{  
    5042:	b480      	push	{r7}
    5044:	b083      	sub	sp, #12
    5046:	af00      	add	r7, sp, #0
    5048:	6078      	str	r0, [r7, #4]
    504a:	460b      	mov	r3, r1
    504c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (uint16_t)~TIM_FLAG;
    504e:	887b      	ldrh	r3, [r7, #2]
    5050:	43db      	mvns	r3, r3
    5052:	b29a      	uxth	r2, r3
    5054:	687b      	ldr	r3, [r7, #4]
    5056:	821a      	strh	r2, [r3, #16]
}
    5058:	bf00      	nop
    505a:	370c      	adds	r7, #12
    505c:	46bd      	mov	sp, r7
    505e:	bc80      	pop	{r7}
    5060:	4770      	bx	lr

00005062 <TIM_GetITStatus>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.  
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
    5062:	b480      	push	{r7}
    5064:	b085      	sub	sp, #20
    5066:	af00      	add	r7, sp, #0
    5068:	6078      	str	r0, [r7, #4]
    506a:	460b      	mov	r3, r1
    506c:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
    506e:	2300      	movs	r3, #0
    5070:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
    5072:	2300      	movs	r3, #0
    5074:	81bb      	strh	r3, [r7, #12]
    5076:	2300      	movs	r3, #0
    5078:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
    507a:	687b      	ldr	r3, [r7, #4]
    507c:	8a1b      	ldrh	r3, [r3, #16]
    507e:	b29a      	uxth	r2, r3
    5080:	887b      	ldrh	r3, [r7, #2]
    5082:	4013      	ands	r3, r2
    5084:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
    5086:	687b      	ldr	r3, [r7, #4]
    5088:	899b      	ldrh	r3, [r3, #12]
    508a:	b29a      	uxth	r2, r3
    508c:	887b      	ldrh	r3, [r7, #2]
    508e:	4013      	ands	r3, r2
    5090:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
    5092:	89bb      	ldrh	r3, [r7, #12]
    5094:	2b00      	cmp	r3, #0
    5096:	d005      	beq.n	50a4 <TIM_GetITStatus+0x42>
    5098:	897b      	ldrh	r3, [r7, #10]
    509a:	2b00      	cmp	r3, #0
    509c:	d002      	beq.n	50a4 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
    509e:	2301      	movs	r3, #1
    50a0:	73fb      	strb	r3, [r7, #15]
    50a2:	e001      	b.n	50a8 <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
    50a4:	2300      	movs	r3, #0
    50a6:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    50a8:	7bfb      	ldrb	r3, [r7, #15]
}
    50aa:	4618      	mov	r0, r3
    50ac:	3714      	adds	r7, #20
    50ae:	46bd      	mov	sp, r7
    50b0:	bc80      	pop	{r7}
    50b2:	4770      	bx	lr

000050b4 <TIM_ClearITPendingBit>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
    50b4:	b480      	push	{r7}
    50b6:	b083      	sub	sp, #12
    50b8:	af00      	add	r7, sp, #0
    50ba:	6078      	str	r0, [r7, #4]
    50bc:	460b      	mov	r3, r1
    50be:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
    50c0:	887b      	ldrh	r3, [r7, #2]
    50c2:	43db      	mvns	r3, r3
    50c4:	b29a      	uxth	r2, r3
    50c6:	687b      	ldr	r3, [r7, #4]
    50c8:	821a      	strh	r2, [r3, #16]
}
    50ca:	bf00      	nop
    50cc:	370c      	adds	r7, #12
    50ce:	46bd      	mov	sp, r7
    50d0:	bc80      	pop	{r7}
    50d2:	4770      	bx	lr

000050d4 <TI1_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
    50d4:	b480      	push	{r7}
    50d6:	b087      	sub	sp, #28
    50d8:	af00      	add	r7, sp, #0
    50da:	60f8      	str	r0, [r7, #12]
    50dc:	4608      	mov	r0, r1
    50de:	4611      	mov	r1, r2
    50e0:	461a      	mov	r2, r3
    50e2:	4603      	mov	r3, r0
    50e4:	817b      	strh	r3, [r7, #10]
    50e6:	460b      	mov	r3, r1
    50e8:	813b      	strh	r3, [r7, #8]
    50ea:	4613      	mov	r3, r2
    50ec:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0;
    50ee:	2300      	movs	r3, #0
    50f0:	82bb      	strh	r3, [r7, #20]
    50f2:	2300      	movs	r3, #0
    50f4:	82fb      	strh	r3, [r7, #22]
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E);
    50f6:	68fb      	ldr	r3, [r7, #12]
    50f8:	8c1b      	ldrh	r3, [r3, #32]
    50fa:	b29b      	uxth	r3, r3
    50fc:	f023 0301 	bic.w	r3, r3, #1
    5100:	b29a      	uxth	r2, r3
    5102:	68fb      	ldr	r3, [r7, #12]
    5104:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
    5106:	68fb      	ldr	r3, [r7, #12]
    5108:	8b1b      	ldrh	r3, [r3, #24]
    510a:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
    510c:	68fb      	ldr	r3, [r7, #12]
    510e:	8c1b      	ldrh	r3, [r3, #32]
    5110:	82fb      	strh	r3, [r7, #22]
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC1F)));
    5112:	8abb      	ldrh	r3, [r7, #20]
    5114:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
    5118:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
    511a:	88fb      	ldrh	r3, [r7, #6]
    511c:	011b      	lsls	r3, r3, #4
    511e:	b29a      	uxth	r2, r3
    5120:	893b      	ldrh	r3, [r7, #8]
    5122:	4313      	orrs	r3, r2
    5124:	b29a      	uxth	r2, r3
    5126:	8abb      	ldrh	r3, [r7, #20]
    5128:	4313      	orrs	r3, r2
    512a:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
    512c:	68fb      	ldr	r3, [r7, #12]
    512e:	4a1c      	ldr	r2, [pc, #112]	; (51a0 <TI1_Config+0xcc>)
    5130:	4293      	cmp	r3, r2
    5132:	d013      	beq.n	515c <TI1_Config+0x88>
    5134:	68fb      	ldr	r3, [r7, #12]
    5136:	4a1b      	ldr	r2, [pc, #108]	; (51a4 <TI1_Config+0xd0>)
    5138:	4293      	cmp	r3, r2
    513a:	d00f      	beq.n	515c <TI1_Config+0x88>
    513c:	68fb      	ldr	r3, [r7, #12]
    513e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
    5142:	d00b      	beq.n	515c <TI1_Config+0x88>
    5144:	68fb      	ldr	r3, [r7, #12]
    5146:	4a18      	ldr	r2, [pc, #96]	; (51a8 <TI1_Config+0xd4>)
    5148:	4293      	cmp	r3, r2
    514a:	d007      	beq.n	515c <TI1_Config+0x88>
    514c:	68fb      	ldr	r3, [r7, #12]
    514e:	4a17      	ldr	r2, [pc, #92]	; (51ac <TI1_Config+0xd8>)
    5150:	4293      	cmp	r3, r2
    5152:	d003      	beq.n	515c <TI1_Config+0x88>
     (TIMx == TIM4) ||(TIMx == TIM5))
    5154:	68fb      	ldr	r3, [r7, #12]
    5156:	4a16      	ldr	r2, [pc, #88]	; (51b0 <TI1_Config+0xdc>)
    5158:	4293      	cmp	r3, r2
    515a:	d10b      	bne.n	5174 <TI1_Config+0xa0>
  {
    /* Select the Polarity and set the CC1E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P));
    515c:	8afb      	ldrh	r3, [r7, #22]
    515e:	f023 0302 	bic.w	r3, r3, #2
    5162:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
    5164:	897a      	ldrh	r2, [r7, #10]
    5166:	8afb      	ldrh	r3, [r7, #22]
    5168:	4313      	orrs	r3, r2
    516a:	b29b      	uxth	r3, r3
    516c:	f043 0301 	orr.w	r3, r3, #1
    5170:	82fb      	strh	r3, [r7, #22]
    5172:	e00a      	b.n	518a <TI1_Config+0xb6>
  }
  else
  {
    /* Select the Polarity and set the CC1E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP));
    5174:	8afb      	ldrh	r3, [r7, #22]
    5176:	f023 030a 	bic.w	r3, r3, #10
    517a:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
    517c:	897a      	ldrh	r2, [r7, #10]
    517e:	8afb      	ldrh	r3, [r7, #22]
    5180:	4313      	orrs	r3, r2
    5182:	b29b      	uxth	r3, r3
    5184:	f043 0301 	orr.w	r3, r3, #1
    5188:	82fb      	strh	r3, [r7, #22]
  }

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
    518a:	68fb      	ldr	r3, [r7, #12]
    518c:	8aba      	ldrh	r2, [r7, #20]
    518e:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
    5190:	68fb      	ldr	r3, [r7, #12]
    5192:	8afa      	ldrh	r2, [r7, #22]
    5194:	841a      	strh	r2, [r3, #32]
}
    5196:	bf00      	nop
    5198:	371c      	adds	r7, #28
    519a:	46bd      	mov	sp, r7
    519c:	bc80      	pop	{r7}
    519e:	4770      	bx	lr
    51a0:	40012c00 	.word	0x40012c00
    51a4:	40013400 	.word	0x40013400
    51a8:	40000400 	.word	0x40000400
    51ac:	40000800 	.word	0x40000800
    51b0:	40000c00 	.word	0x40000c00

000051b4 <TI2_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
    51b4:	b480      	push	{r7}
    51b6:	b087      	sub	sp, #28
    51b8:	af00      	add	r7, sp, #0
    51ba:	60f8      	str	r0, [r7, #12]
    51bc:	4608      	mov	r0, r1
    51be:	4611      	mov	r1, r2
    51c0:	461a      	mov	r2, r3
    51c2:	4603      	mov	r3, r0
    51c4:	817b      	strh	r3, [r7, #10]
    51c6:	460b      	mov	r3, r1
    51c8:	813b      	strh	r3, [r7, #8]
    51ca:	4613      	mov	r3, r2
    51cc:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
    51ce:	2300      	movs	r3, #0
    51d0:	82bb      	strh	r3, [r7, #20]
    51d2:	2300      	movs	r3, #0
    51d4:	82fb      	strh	r3, [r7, #22]
    51d6:	2300      	movs	r3, #0
    51d8:	827b      	strh	r3, [r7, #18]
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC2E);
    51da:	68fb      	ldr	r3, [r7, #12]
    51dc:	8c1b      	ldrh	r3, [r3, #32]
    51de:	b29b      	uxth	r3, r3
    51e0:	f023 0310 	bic.w	r3, r3, #16
    51e4:	b29a      	uxth	r2, r3
    51e6:	68fb      	ldr	r3, [r7, #12]
    51e8:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
    51ea:	68fb      	ldr	r3, [r7, #12]
    51ec:	8b1b      	ldrh	r3, [r3, #24]
    51ee:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
    51f0:	68fb      	ldr	r3, [r7, #12]
    51f2:	8c1b      	ldrh	r3, [r3, #32]
    51f4:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
    51f6:	897b      	ldrh	r3, [r7, #10]
    51f8:	011b      	lsls	r3, r3, #4
    51fa:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC2F)));
    51fc:	8abb      	ldrh	r3, [r7, #20]
    51fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    5202:	051b      	lsls	r3, r3, #20
    5204:	0d1b      	lsrs	r3, r3, #20
    5206:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
    5208:	88fb      	ldrh	r3, [r7, #6]
    520a:	031b      	lsls	r3, r3, #12
    520c:	b29a      	uxth	r2, r3
    520e:	8abb      	ldrh	r3, [r7, #20]
    5210:	4313      	orrs	r3, r2
    5212:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
    5214:	893b      	ldrh	r3, [r7, #8]
    5216:	021b      	lsls	r3, r3, #8
    5218:	b29a      	uxth	r2, r3
    521a:	8abb      	ldrh	r3, [r7, #20]
    521c:	4313      	orrs	r3, r2
    521e:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
    5220:	68fb      	ldr	r3, [r7, #12]
    5222:	4a1c      	ldr	r2, [pc, #112]	; (5294 <TI2_Config+0xe0>)
    5224:	4293      	cmp	r3, r2
    5226:	d013      	beq.n	5250 <TI2_Config+0x9c>
    5228:	68fb      	ldr	r3, [r7, #12]
    522a:	4a1b      	ldr	r2, [pc, #108]	; (5298 <TI2_Config+0xe4>)
    522c:	4293      	cmp	r3, r2
    522e:	d00f      	beq.n	5250 <TI2_Config+0x9c>
    5230:	68fb      	ldr	r3, [r7, #12]
    5232:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
    5236:	d00b      	beq.n	5250 <TI2_Config+0x9c>
    5238:	68fb      	ldr	r3, [r7, #12]
    523a:	4a18      	ldr	r2, [pc, #96]	; (529c <TI2_Config+0xe8>)
    523c:	4293      	cmp	r3, r2
    523e:	d007      	beq.n	5250 <TI2_Config+0x9c>
    5240:	68fb      	ldr	r3, [r7, #12]
    5242:	4a17      	ldr	r2, [pc, #92]	; (52a0 <TI2_Config+0xec>)
    5244:	4293      	cmp	r3, r2
    5246:	d003      	beq.n	5250 <TI2_Config+0x9c>
     (TIMx == TIM4) ||(TIMx == TIM5))
    5248:	68fb      	ldr	r3, [r7, #12]
    524a:	4a16      	ldr	r2, [pc, #88]	; (52a4 <TI2_Config+0xf0>)
    524c:	4293      	cmp	r3, r2
    524e:	d10b      	bne.n	5268 <TI2_Config+0xb4>
  {
    /* Select the Polarity and set the CC2E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P));
    5250:	8afb      	ldrh	r3, [r7, #22]
    5252:	f023 0320 	bic.w	r3, r3, #32
    5256:	82fb      	strh	r3, [r7, #22]
    tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
    5258:	8a7a      	ldrh	r2, [r7, #18]
    525a:	8afb      	ldrh	r3, [r7, #22]
    525c:	4313      	orrs	r3, r2
    525e:	b29b      	uxth	r3, r3
    5260:	f043 0310 	orr.w	r3, r3, #16
    5264:	82fb      	strh	r3, [r7, #22]
    5266:	e00a      	b.n	527e <TI2_Config+0xca>
  }
  else
  {
    /* Select the Polarity and set the CC2E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP));
    5268:	8afb      	ldrh	r3, [r7, #22]
    526a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
    526e:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC2E);
    5270:	897a      	ldrh	r2, [r7, #10]
    5272:	8afb      	ldrh	r3, [r7, #22]
    5274:	4313      	orrs	r3, r2
    5276:	b29b      	uxth	r3, r3
    5278:	f043 0310 	orr.w	r3, r3, #16
    527c:	82fb      	strh	r3, [r7, #22]
  }
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
    527e:	68fb      	ldr	r3, [r7, #12]
    5280:	8aba      	ldrh	r2, [r7, #20]
    5282:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
    5284:	68fb      	ldr	r3, [r7, #12]
    5286:	8afa      	ldrh	r2, [r7, #22]
    5288:	841a      	strh	r2, [r3, #32]
}
    528a:	bf00      	nop
    528c:	371c      	adds	r7, #28
    528e:	46bd      	mov	sp, r7
    5290:	bc80      	pop	{r7}
    5292:	4770      	bx	lr
    5294:	40012c00 	.word	0x40012c00
    5298:	40013400 	.word	0x40013400
    529c:	40000400 	.word	0x40000400
    52a0:	40000800 	.word	0x40000800
    52a4:	40000c00 	.word	0x40000c00

000052a8 <TI3_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
    52a8:	b480      	push	{r7}
    52aa:	b087      	sub	sp, #28
    52ac:	af00      	add	r7, sp, #0
    52ae:	60f8      	str	r0, [r7, #12]
    52b0:	4608      	mov	r0, r1
    52b2:	4611      	mov	r1, r2
    52b4:	461a      	mov	r2, r3
    52b6:	4603      	mov	r3, r0
    52b8:	817b      	strh	r3, [r7, #10]
    52ba:	460b      	mov	r3, r1
    52bc:	813b      	strh	r3, [r7, #8]
    52be:	4613      	mov	r3, r2
    52c0:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
    52c2:	2300      	movs	r3, #0
    52c4:	82bb      	strh	r3, [r7, #20]
    52c6:	2300      	movs	r3, #0
    52c8:	82fb      	strh	r3, [r7, #22]
    52ca:	2300      	movs	r3, #0
    52cc:	827b      	strh	r3, [r7, #18]
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC3E);
    52ce:	68fb      	ldr	r3, [r7, #12]
    52d0:	8c1b      	ldrh	r3, [r3, #32]
    52d2:	b29b      	uxth	r3, r3
    52d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    52d8:	b29a      	uxth	r2, r3
    52da:	68fb      	ldr	r3, [r7, #12]
    52dc:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
    52de:	68fb      	ldr	r3, [r7, #12]
    52e0:	8b9b      	ldrh	r3, [r3, #28]
    52e2:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
    52e4:	68fb      	ldr	r3, [r7, #12]
    52e6:	8c1b      	ldrh	r3, [r3, #32]
    52e8:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 8);
    52ea:	897b      	ldrh	r3, [r7, #10]
    52ec:	021b      	lsls	r3, r3, #8
    52ee:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR2_CC3S)) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC3F)));
    52f0:	8abb      	ldrh	r3, [r7, #20]
    52f2:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
    52f6:	82bb      	strh	r3, [r7, #20]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
    52f8:	88fb      	ldrh	r3, [r7, #6]
    52fa:	011b      	lsls	r3, r3, #4
    52fc:	b29a      	uxth	r2, r3
    52fe:	893b      	ldrh	r3, [r7, #8]
    5300:	4313      	orrs	r3, r2
    5302:	b29a      	uxth	r2, r3
    5304:	8abb      	ldrh	r3, [r7, #20]
    5306:	4313      	orrs	r3, r2
    5308:	82bb      	strh	r3, [r7, #20]
    
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
    530a:	68fb      	ldr	r3, [r7, #12]
    530c:	4a1c      	ldr	r2, [pc, #112]	; (5380 <TI3_Config+0xd8>)
    530e:	4293      	cmp	r3, r2
    5310:	d013      	beq.n	533a <TI3_Config+0x92>
    5312:	68fb      	ldr	r3, [r7, #12]
    5314:	4a1b      	ldr	r2, [pc, #108]	; (5384 <TI3_Config+0xdc>)
    5316:	4293      	cmp	r3, r2
    5318:	d00f      	beq.n	533a <TI3_Config+0x92>
    531a:	68fb      	ldr	r3, [r7, #12]
    531c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
    5320:	d00b      	beq.n	533a <TI3_Config+0x92>
    5322:	68fb      	ldr	r3, [r7, #12]
    5324:	4a18      	ldr	r2, [pc, #96]	; (5388 <TI3_Config+0xe0>)
    5326:	4293      	cmp	r3, r2
    5328:	d007      	beq.n	533a <TI3_Config+0x92>
    532a:	68fb      	ldr	r3, [r7, #12]
    532c:	4a17      	ldr	r2, [pc, #92]	; (538c <TI3_Config+0xe4>)
    532e:	4293      	cmp	r3, r2
    5330:	d003      	beq.n	533a <TI3_Config+0x92>
     (TIMx == TIM4) ||(TIMx == TIM5))
    5332:	68fb      	ldr	r3, [r7, #12]
    5334:	4a16      	ldr	r2, [pc, #88]	; (5390 <TI3_Config+0xe8>)
    5336:	4293      	cmp	r3, r2
    5338:	d10b      	bne.n	5352 <TI3_Config+0xaa>
  {
    /* Select the Polarity and set the CC3E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P));
    533a:	8afb      	ldrh	r3, [r7, #22]
    533c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    5340:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
    5342:	8a7a      	ldrh	r2, [r7, #18]
    5344:	8afb      	ldrh	r3, [r7, #22]
    5346:	4313      	orrs	r3, r2
    5348:	b29b      	uxth	r3, r3
    534a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    534e:	82fb      	strh	r3, [r7, #22]
    5350:	e00a      	b.n	5368 <TI3_Config+0xc0>
  }
  else
  {
    /* Select the Polarity and set the CC3E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC3NP));
    5352:	8afb      	ldrh	r3, [r7, #22]
    5354:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
    5358:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC3E);
    535a:	897a      	ldrh	r2, [r7, #10]
    535c:	8afb      	ldrh	r3, [r7, #22]
    535e:	4313      	orrs	r3, r2
    5360:	b29b      	uxth	r3, r3
    5362:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    5366:	82fb      	strh	r3, [r7, #22]
  }
  
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
    5368:	68fb      	ldr	r3, [r7, #12]
    536a:	8aba      	ldrh	r2, [r7, #20]
    536c:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer;
    536e:	68fb      	ldr	r3, [r7, #12]
    5370:	8afa      	ldrh	r2, [r7, #22]
    5372:	841a      	strh	r2, [r3, #32]
}
    5374:	bf00      	nop
    5376:	371c      	adds	r7, #28
    5378:	46bd      	mov	sp, r7
    537a:	bc80      	pop	{r7}
    537c:	4770      	bx	lr
    537e:	bf00      	nop
    5380:	40012c00 	.word	0x40012c00
    5384:	40013400 	.word	0x40013400
    5388:	40000400 	.word	0x40000400
    538c:	40000800 	.word	0x40000800
    5390:	40000c00 	.word	0x40000c00

00005394 <TI4_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
    5394:	b480      	push	{r7}
    5396:	b087      	sub	sp, #28
    5398:	af00      	add	r7, sp, #0
    539a:	60f8      	str	r0, [r7, #12]
    539c:	4608      	mov	r0, r1
    539e:	4611      	mov	r1, r2
    53a0:	461a      	mov	r2, r3
    53a2:	4603      	mov	r3, r0
    53a4:	817b      	strh	r3, [r7, #10]
    53a6:	460b      	mov	r3, r1
    53a8:	813b      	strh	r3, [r7, #8]
    53aa:	4613      	mov	r3, r2
    53ac:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
    53ae:	2300      	movs	r3, #0
    53b0:	82bb      	strh	r3, [r7, #20]
    53b2:	2300      	movs	r3, #0
    53b4:	82fb      	strh	r3, [r7, #22]
    53b6:	2300      	movs	r3, #0
    53b8:	827b      	strh	r3, [r7, #18]

   /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC4E);
    53ba:	68fb      	ldr	r3, [r7, #12]
    53bc:	8c1b      	ldrh	r3, [r3, #32]
    53be:	b29b      	uxth	r3, r3
    53c0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    53c4:	b29a      	uxth	r2, r3
    53c6:	68fb      	ldr	r3, [r7, #12]
    53c8:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
    53ca:	68fb      	ldr	r3, [r7, #12]
    53cc:	8b9b      	ldrh	r3, [r3, #28]
    53ce:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
    53d0:	68fb      	ldr	r3, [r7, #12]
    53d2:	8c1b      	ldrh	r3, [r3, #32]
    53d4:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 12);
    53d6:	897b      	ldrh	r3, [r7, #10]
    53d8:	031b      	lsls	r3, r3, #12
    53da:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC4F)));
    53dc:	8abb      	ldrh	r3, [r7, #20]
    53de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    53e2:	051b      	lsls	r3, r3, #20
    53e4:	0d1b      	lsrs	r3, r3, #20
    53e6:	82bb      	strh	r3, [r7, #20]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
    53e8:	893b      	ldrh	r3, [r7, #8]
    53ea:	021b      	lsls	r3, r3, #8
    53ec:	b29a      	uxth	r2, r3
    53ee:	8abb      	ldrh	r3, [r7, #20]
    53f0:	4313      	orrs	r3, r2
    53f2:	82bb      	strh	r3, [r7, #20]
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
    53f4:	88fb      	ldrh	r3, [r7, #6]
    53f6:	031b      	lsls	r3, r3, #12
    53f8:	b29a      	uxth	r2, r3
    53fa:	8abb      	ldrh	r3, [r7, #20]
    53fc:	4313      	orrs	r3, r2
    53fe:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
    5400:	68fb      	ldr	r3, [r7, #12]
    5402:	4a1d      	ldr	r2, [pc, #116]	; (5478 <TI4_Config+0xe4>)
    5404:	4293      	cmp	r3, r2
    5406:	d013      	beq.n	5430 <TI4_Config+0x9c>
    5408:	68fb      	ldr	r3, [r7, #12]
    540a:	4a1c      	ldr	r2, [pc, #112]	; (547c <TI4_Config+0xe8>)
    540c:	4293      	cmp	r3, r2
    540e:	d00f      	beq.n	5430 <TI4_Config+0x9c>
    5410:	68fb      	ldr	r3, [r7, #12]
    5412:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
    5416:	d00b      	beq.n	5430 <TI4_Config+0x9c>
    5418:	68fb      	ldr	r3, [r7, #12]
    541a:	4a19      	ldr	r2, [pc, #100]	; (5480 <TI4_Config+0xec>)
    541c:	4293      	cmp	r3, r2
    541e:	d007      	beq.n	5430 <TI4_Config+0x9c>
    5420:	68fb      	ldr	r3, [r7, #12]
    5422:	4a18      	ldr	r2, [pc, #96]	; (5484 <TI4_Config+0xf0>)
    5424:	4293      	cmp	r3, r2
    5426:	d003      	beq.n	5430 <TI4_Config+0x9c>
     (TIMx == TIM4) ||(TIMx == TIM5))
    5428:	68fb      	ldr	r3, [r7, #12]
    542a:	4a17      	ldr	r2, [pc, #92]	; (5488 <TI4_Config+0xf4>)
    542c:	4293      	cmp	r3, r2
    542e:	d10b      	bne.n	5448 <TI4_Config+0xb4>
  {
    /* Select the Polarity and set the CC4E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC4P));
    5430:	8afb      	ldrh	r3, [r7, #22]
    5432:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    5436:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
    5438:	8a7a      	ldrh	r2, [r7, #18]
    543a:	8afb      	ldrh	r3, [r7, #22]
    543c:	4313      	orrs	r3, r2
    543e:	b29b      	uxth	r3, r3
    5440:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    5444:	82fb      	strh	r3, [r7, #22]
    5446:	e00c      	b.n	5462 <TI4_Config+0xce>
  }
  else
  {
    /* Select the Polarity and set the CC4E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC4NP));
    5448:	8afb      	ldrh	r3, [r7, #22]
    544a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    544e:	045b      	lsls	r3, r3, #17
    5450:	0c5b      	lsrs	r3, r3, #17
    5452:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC4E);
    5454:	897a      	ldrh	r2, [r7, #10]
    5456:	8afb      	ldrh	r3, [r7, #22]
    5458:	4313      	orrs	r3, r2
    545a:	b29b      	uxth	r3, r3
    545c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    5460:	82fb      	strh	r3, [r7, #22]
  }
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
    5462:	68fb      	ldr	r3, [r7, #12]
    5464:	8aba      	ldrh	r2, [r7, #20]
    5466:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer;
    5468:	68fb      	ldr	r3, [r7, #12]
    546a:	8afa      	ldrh	r2, [r7, #22]
    546c:	841a      	strh	r2, [r3, #32]
}
    546e:	bf00      	nop
    5470:	371c      	adds	r7, #28
    5472:	46bd      	mov	sp, r7
    5474:	bc80      	pop	{r7}
    5476:	4770      	bx	lr
    5478:	40012c00 	.word	0x40012c00
    547c:	40013400 	.word	0x40013400
    5480:	40000400 	.word	0x40000400
    5484:	40000800 	.word	0x40000800
    5488:	40000c00 	.word	0x40000c00

0000548c <RTC_ITConfig>:
  * @param  NewState: new state of the specified RTC interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RTC_ITConfig(uint16_t RTC_IT, FunctionalState NewState)
{
    548c:	b480      	push	{r7}
    548e:	b083      	sub	sp, #12
    5490:	af00      	add	r7, sp, #0
    5492:	4603      	mov	r3, r0
    5494:	460a      	mov	r2, r1
    5496:	80fb      	strh	r3, [r7, #6]
    5498:	4613      	mov	r3, r2
    549a:	717b      	strb	r3, [r7, #5]
  /* Check the parameters */
  assert_param(IS_RTC_IT(RTC_IT));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    549c:	797b      	ldrb	r3, [r7, #5]
    549e:	2b00      	cmp	r3, #0
    54a0:	d008      	beq.n	54b4 <RTC_ITConfig+0x28>
  {
    RTC->CRH |= RTC_IT;
    54a2:	4b0c      	ldr	r3, [pc, #48]	; (54d4 <RTC_ITConfig+0x48>)
    54a4:	881b      	ldrh	r3, [r3, #0]
    54a6:	b29a      	uxth	r2, r3
    54a8:	490a      	ldr	r1, [pc, #40]	; (54d4 <RTC_ITConfig+0x48>)
    54aa:	88fb      	ldrh	r3, [r7, #6]
    54ac:	4313      	orrs	r3, r2
    54ae:	b29b      	uxth	r3, r3
    54b0:	800b      	strh	r3, [r1, #0]
  }
  else
  {
    RTC->CRH &= (uint16_t)~RTC_IT;
  }
}
    54b2:	e009      	b.n	54c8 <RTC_ITConfig+0x3c>
    RTC->CRH &= (uint16_t)~RTC_IT;
    54b4:	4b07      	ldr	r3, [pc, #28]	; (54d4 <RTC_ITConfig+0x48>)
    54b6:	881b      	ldrh	r3, [r3, #0]
    54b8:	b29a      	uxth	r2, r3
    54ba:	88fb      	ldrh	r3, [r7, #6]
    54bc:	43db      	mvns	r3, r3
    54be:	b29b      	uxth	r3, r3
    54c0:	4904      	ldr	r1, [pc, #16]	; (54d4 <RTC_ITConfig+0x48>)
    54c2:	4013      	ands	r3, r2
    54c4:	b29b      	uxth	r3, r3
    54c6:	800b      	strh	r3, [r1, #0]
}
    54c8:	bf00      	nop
    54ca:	370c      	adds	r7, #12
    54cc:	46bd      	mov	sp, r7
    54ce:	bc80      	pop	{r7}
    54d0:	4770      	bx	lr
    54d2:	bf00      	nop
    54d4:	40002800 	.word	0x40002800

000054d8 <RTC_EnterConfigMode>:
  * @brief  Enters the RTC configuration mode.
  * @param  None
  * @retval None
  */
void RTC_EnterConfigMode(void)
{
    54d8:	b480      	push	{r7}
    54da:	af00      	add	r7, sp, #0
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= RTC_CRL_CNF;
    54dc:	4b05      	ldr	r3, [pc, #20]	; (54f4 <RTC_EnterConfigMode+0x1c>)
    54de:	889b      	ldrh	r3, [r3, #4]
    54e0:	b29b      	uxth	r3, r3
    54e2:	4a04      	ldr	r2, [pc, #16]	; (54f4 <RTC_EnterConfigMode+0x1c>)
    54e4:	f043 0310 	orr.w	r3, r3, #16
    54e8:	b29b      	uxth	r3, r3
    54ea:	8093      	strh	r3, [r2, #4]
}
    54ec:	bf00      	nop
    54ee:	46bd      	mov	sp, r7
    54f0:	bc80      	pop	{r7}
    54f2:	4770      	bx	lr
    54f4:	40002800 	.word	0x40002800

000054f8 <RTC_ExitConfigMode>:
  * @brief  Exits from the RTC configuration mode.
  * @param  None
  * @retval None
  */
void RTC_ExitConfigMode(void)
{
    54f8:	b480      	push	{r7}
    54fa:	af00      	add	r7, sp, #0
  /* Reset the CNF flag to exit from the Configuration Mode */
  RTC->CRL &= (uint16_t)~((uint16_t)RTC_CRL_CNF); 
    54fc:	4b05      	ldr	r3, [pc, #20]	; (5514 <RTC_ExitConfigMode+0x1c>)
    54fe:	889b      	ldrh	r3, [r3, #4]
    5500:	b29b      	uxth	r3, r3
    5502:	4a04      	ldr	r2, [pc, #16]	; (5514 <RTC_ExitConfigMode+0x1c>)
    5504:	f023 0310 	bic.w	r3, r3, #16
    5508:	b29b      	uxth	r3, r3
    550a:	8093      	strh	r3, [r2, #4]
}
    550c:	bf00      	nop
    550e:	46bd      	mov	sp, r7
    5510:	bc80      	pop	{r7}
    5512:	4770      	bx	lr
    5514:	40002800 	.word	0x40002800

00005518 <RTC_GetCounter>:
  * @brief  Gets the RTC counter value.
  * @param  None
  * @retval RTC counter value.
  */
uint32_t RTC_GetCounter(void)
{
    5518:	b480      	push	{r7}
    551a:	b083      	sub	sp, #12
    551c:	af00      	add	r7, sp, #0
  uint16_t tmp = 0;
    551e:	2300      	movs	r3, #0
    5520:	80fb      	strh	r3, [r7, #6]
  tmp = RTC->CNTL;
    5522:	4b07      	ldr	r3, [pc, #28]	; (5540 <RTC_GetCounter+0x28>)
    5524:	8b9b      	ldrh	r3, [r3, #28]
    5526:	80fb      	strh	r3, [r7, #6]
  return (((uint32_t)RTC->CNTH << 16 ) | tmp) ;
    5528:	4b05      	ldr	r3, [pc, #20]	; (5540 <RTC_GetCounter+0x28>)
    552a:	8b1b      	ldrh	r3, [r3, #24]
    552c:	b29b      	uxth	r3, r3
    552e:	041a      	lsls	r2, r3, #16
    5530:	88fb      	ldrh	r3, [r7, #6]
    5532:	4313      	orrs	r3, r2
}
    5534:	4618      	mov	r0, r3
    5536:	370c      	adds	r7, #12
    5538:	46bd      	mov	sp, r7
    553a:	bc80      	pop	{r7}
    553c:	4770      	bx	lr
    553e:	bf00      	nop
    5540:	40002800 	.word	0x40002800

00005544 <RTC_SetCounter>:
  * @brief  Sets the RTC counter value.
  * @param  CounterValue: RTC counter new value.
  * @retval None
  */
void RTC_SetCounter(uint32_t CounterValue)
{ 
    5544:	b580      	push	{r7, lr}
    5546:	b082      	sub	sp, #8
    5548:	af00      	add	r7, sp, #0
    554a:	6078      	str	r0, [r7, #4]
  RTC_EnterConfigMode();
    554c:	f7ff ffc4 	bl	54d8 <RTC_EnterConfigMode>
  /* Set RTC COUNTER MSB word */
  RTC->CNTH = CounterValue >> 16;
    5550:	687b      	ldr	r3, [r7, #4]
    5552:	0c1a      	lsrs	r2, r3, #16
    5554:	4b06      	ldr	r3, [pc, #24]	; (5570 <RTC_SetCounter+0x2c>)
    5556:	b292      	uxth	r2, r2
    5558:	831a      	strh	r2, [r3, #24]
  /* Set RTC COUNTER LSB word */
  RTC->CNTL = (CounterValue & RTC_LSB_MASK);
    555a:	4b05      	ldr	r3, [pc, #20]	; (5570 <RTC_SetCounter+0x2c>)
    555c:	687a      	ldr	r2, [r7, #4]
    555e:	b292      	uxth	r2, r2
    5560:	839a      	strh	r2, [r3, #28]
  RTC_ExitConfigMode();
    5562:	f7ff ffc9 	bl	54f8 <RTC_ExitConfigMode>
}
    5566:	bf00      	nop
    5568:	3708      	adds	r7, #8
    556a:	46bd      	mov	sp, r7
    556c:	bd80      	pop	{r7, pc}
    556e:	bf00      	nop
    5570:	40002800 	.word	0x40002800

00005574 <RTC_SetPrescaler>:
  * @brief  Sets the RTC prescaler value.
  * @param  PrescalerValue: RTC prescaler new value.
  * @retval None
  */
void RTC_SetPrescaler(uint32_t PrescalerValue)
{
    5574:	b580      	push	{r7, lr}
    5576:	b082      	sub	sp, #8
    5578:	af00      	add	r7, sp, #0
    557a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_PRESCALER(PrescalerValue));
  
  RTC_EnterConfigMode();
    557c:	f7ff ffac 	bl	54d8 <RTC_EnterConfigMode>
  /* Set RTC PRESCALER MSB word */
  RTC->PRLH = (PrescalerValue & PRLH_MSB_MASK) >> 16;
    5580:	687b      	ldr	r3, [r7, #4]
    5582:	0c1b      	lsrs	r3, r3, #16
    5584:	b29b      	uxth	r3, r3
    5586:	4a07      	ldr	r2, [pc, #28]	; (55a4 <RTC_SetPrescaler+0x30>)
    5588:	f003 030f 	and.w	r3, r3, #15
    558c:	b29b      	uxth	r3, r3
    558e:	8113      	strh	r3, [r2, #8]
  /* Set RTC PRESCALER LSB word */
  RTC->PRLL = (PrescalerValue & RTC_LSB_MASK);
    5590:	4b04      	ldr	r3, [pc, #16]	; (55a4 <RTC_SetPrescaler+0x30>)
    5592:	687a      	ldr	r2, [r7, #4]
    5594:	b292      	uxth	r2, r2
    5596:	819a      	strh	r2, [r3, #12]
  RTC_ExitConfigMode();
    5598:	f7ff ffae 	bl	54f8 <RTC_ExitConfigMode>
}
    559c:	bf00      	nop
    559e:	3708      	adds	r7, #8
    55a0:	46bd      	mov	sp, r7
    55a2:	bd80      	pop	{r7, pc}
    55a4:	40002800 	.word	0x40002800

000055a8 <RTC_SetAlarm>:
  * @brief  Sets the RTC alarm value.
  * @param  AlarmValue: RTC alarm new value.
  * @retval None
  */
void RTC_SetAlarm(uint32_t AlarmValue)
{  
    55a8:	b580      	push	{r7, lr}
    55aa:	b082      	sub	sp, #8
    55ac:	af00      	add	r7, sp, #0
    55ae:	6078      	str	r0, [r7, #4]
  RTC_EnterConfigMode();
    55b0:	f7ff ff92 	bl	54d8 <RTC_EnterConfigMode>
  /* Set the ALARM MSB word */
  RTC->ALRH = AlarmValue >> 16;
    55b4:	687b      	ldr	r3, [r7, #4]
    55b6:	0c1a      	lsrs	r2, r3, #16
    55b8:	4b06      	ldr	r3, [pc, #24]	; (55d4 <RTC_SetAlarm+0x2c>)
    55ba:	b292      	uxth	r2, r2
    55bc:	841a      	strh	r2, [r3, #32]
  /* Set the ALARM LSB word */
  RTC->ALRL = (AlarmValue & RTC_LSB_MASK);
    55be:	4b05      	ldr	r3, [pc, #20]	; (55d4 <RTC_SetAlarm+0x2c>)
    55c0:	687a      	ldr	r2, [r7, #4]
    55c2:	b292      	uxth	r2, r2
    55c4:	849a      	strh	r2, [r3, #36]	; 0x24
  RTC_ExitConfigMode();
    55c6:	f7ff ff97 	bl	54f8 <RTC_ExitConfigMode>
}
    55ca:	bf00      	nop
    55cc:	3708      	adds	r7, #8
    55ce:	46bd      	mov	sp, r7
    55d0:	bd80      	pop	{r7, pc}
    55d2:	bf00      	nop
    55d4:	40002800 	.word	0x40002800

000055d8 <RTC_GetDivider>:
  * @brief  Gets the RTC divider value.
  * @param  None
  * @retval RTC Divider value.
  */
uint32_t RTC_GetDivider(void)
{
    55d8:	b480      	push	{r7}
    55da:	b083      	sub	sp, #12
    55dc:	af00      	add	r7, sp, #0
  uint32_t tmp = 0x00;
    55de:	2300      	movs	r3, #0
    55e0:	607b      	str	r3, [r7, #4]
  tmp = ((uint32_t)RTC->DIVH & (uint32_t)0x000F) << 16;
    55e2:	4b0a      	ldr	r3, [pc, #40]	; (560c <RTC_GetDivider+0x34>)
    55e4:	8a1b      	ldrh	r3, [r3, #16]
    55e6:	b29b      	uxth	r3, r3
    55e8:	041b      	lsls	r3, r3, #16
    55ea:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    55ee:	607b      	str	r3, [r7, #4]
  tmp |= RTC->DIVL;
    55f0:	4b06      	ldr	r3, [pc, #24]	; (560c <RTC_GetDivider+0x34>)
    55f2:	8a9b      	ldrh	r3, [r3, #20]
    55f4:	b29b      	uxth	r3, r3
    55f6:	461a      	mov	r2, r3
    55f8:	687b      	ldr	r3, [r7, #4]
    55fa:	4313      	orrs	r3, r2
    55fc:	607b      	str	r3, [r7, #4]
  return tmp;
    55fe:	687b      	ldr	r3, [r7, #4]
}
    5600:	4618      	mov	r0, r3
    5602:	370c      	adds	r7, #12
    5604:	46bd      	mov	sp, r7
    5606:	bc80      	pop	{r7}
    5608:	4770      	bx	lr
    560a:	bf00      	nop
    560c:	40002800 	.word	0x40002800

00005610 <RTC_WaitForLastTask>:
  * @note   This function must be called before any write to RTC registers.
  * @param  None
  * @retval None
  */
void RTC_WaitForLastTask(void)
{
    5610:	b480      	push	{r7}
    5612:	af00      	add	r7, sp, #0
  /* Loop until RTOFF flag is set */
  while ((RTC->CRL & RTC_FLAG_RTOFF) == (uint16_t)RESET)
    5614:	bf00      	nop
    5616:	4b05      	ldr	r3, [pc, #20]	; (562c <RTC_WaitForLastTask+0x1c>)
    5618:	889b      	ldrh	r3, [r3, #4]
    561a:	b29b      	uxth	r3, r3
    561c:	f003 0320 	and.w	r3, r3, #32
    5620:	2b00      	cmp	r3, #0
    5622:	d0f8      	beq.n	5616 <RTC_WaitForLastTask+0x6>
  {
  }
}
    5624:	bf00      	nop
    5626:	46bd      	mov	sp, r7
    5628:	bc80      	pop	{r7}
    562a:	4770      	bx	lr
    562c:	40002800 	.word	0x40002800

00005630 <RTC_WaitForSynchro>:
  *   or an APB clock stop.
  * @param  None
  * @retval None
  */
void RTC_WaitForSynchro(void)
{
    5630:	b480      	push	{r7}
    5632:	af00      	add	r7, sp, #0
  /* Clear RSF flag */
  RTC->CRL &= (uint16_t)~RTC_FLAG_RSF;
    5634:	4b09      	ldr	r3, [pc, #36]	; (565c <RTC_WaitForSynchro+0x2c>)
    5636:	889b      	ldrh	r3, [r3, #4]
    5638:	b29b      	uxth	r3, r3
    563a:	4a08      	ldr	r2, [pc, #32]	; (565c <RTC_WaitForSynchro+0x2c>)
    563c:	f023 0308 	bic.w	r3, r3, #8
    5640:	b29b      	uxth	r3, r3
    5642:	8093      	strh	r3, [r2, #4]
  /* Loop until RSF flag is set */
  while ((RTC->CRL & RTC_FLAG_RSF) == (uint16_t)RESET)
    5644:	bf00      	nop
    5646:	4b05      	ldr	r3, [pc, #20]	; (565c <RTC_WaitForSynchro+0x2c>)
    5648:	889b      	ldrh	r3, [r3, #4]
    564a:	b29b      	uxth	r3, r3
    564c:	f003 0308 	and.w	r3, r3, #8
    5650:	2b00      	cmp	r3, #0
    5652:	d0f8      	beq.n	5646 <RTC_WaitForSynchro+0x16>
  {
  }
}
    5654:	bf00      	nop
    5656:	46bd      	mov	sp, r7
    5658:	bc80      	pop	{r7}
    565a:	4770      	bx	lr
    565c:	40002800 	.word	0x40002800

00005660 <RTC_GetFlagStatus>:
  *     @arg RTC_FLAG_ALR: Alarm flag
  *     @arg RTC_FLAG_SEC: Second flag
  * @retval The new state of RTC_FLAG (SET or RESET).
  */
FlagStatus RTC_GetFlagStatus(uint16_t RTC_FLAG)
{
    5660:	b480      	push	{r7}
    5662:	b085      	sub	sp, #20
    5664:	af00      	add	r7, sp, #0
    5666:	4603      	mov	r3, r0
    5668:	80fb      	strh	r3, [r7, #6]
  FlagStatus bitstatus = RESET;
    566a:	2300      	movs	r3, #0
    566c:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_RTC_GET_FLAG(RTC_FLAG)); 
  
  if ((RTC->CRL & RTC_FLAG) != (uint16_t)RESET)
    566e:	4b09      	ldr	r3, [pc, #36]	; (5694 <RTC_GetFlagStatus+0x34>)
    5670:	889b      	ldrh	r3, [r3, #4]
    5672:	b29a      	uxth	r2, r3
    5674:	88fb      	ldrh	r3, [r7, #6]
    5676:	4013      	ands	r3, r2
    5678:	b29b      	uxth	r3, r3
    567a:	2b00      	cmp	r3, #0
    567c:	d002      	beq.n	5684 <RTC_GetFlagStatus+0x24>
  {
    bitstatus = SET;
    567e:	2301      	movs	r3, #1
    5680:	73fb      	strb	r3, [r7, #15]
    5682:	e001      	b.n	5688 <RTC_GetFlagStatus+0x28>
  }
  else
  {
    bitstatus = RESET;
    5684:	2300      	movs	r3, #0
    5686:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    5688:	7bfb      	ldrb	r3, [r7, #15]
}
    568a:	4618      	mov	r0, r3
    568c:	3714      	adds	r7, #20
    568e:	46bd      	mov	sp, r7
    5690:	bc80      	pop	{r7}
    5692:	4770      	bx	lr
    5694:	40002800 	.word	0x40002800

00005698 <RTC_ClearFlag>:
  *     @arg RTC_FLAG_ALR: Alarm flag
  *     @arg RTC_FLAG_SEC: Second flag
  * @retval None
  */
void RTC_ClearFlag(uint16_t RTC_FLAG)
{
    5698:	b480      	push	{r7}
    569a:	b083      	sub	sp, #12
    569c:	af00      	add	r7, sp, #0
    569e:	4603      	mov	r3, r0
    56a0:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_RTC_CLEAR_FLAG(RTC_FLAG)); 
    
  /* Clear the corresponding RTC flag */
  RTC->CRL &= (uint16_t)~RTC_FLAG;
    56a2:	4b07      	ldr	r3, [pc, #28]	; (56c0 <RTC_ClearFlag+0x28>)
    56a4:	889b      	ldrh	r3, [r3, #4]
    56a6:	b29a      	uxth	r2, r3
    56a8:	88fb      	ldrh	r3, [r7, #6]
    56aa:	43db      	mvns	r3, r3
    56ac:	b29b      	uxth	r3, r3
    56ae:	4904      	ldr	r1, [pc, #16]	; (56c0 <RTC_ClearFlag+0x28>)
    56b0:	4013      	ands	r3, r2
    56b2:	b29b      	uxth	r3, r3
    56b4:	808b      	strh	r3, [r1, #4]
}
    56b6:	bf00      	nop
    56b8:	370c      	adds	r7, #12
    56ba:	46bd      	mov	sp, r7
    56bc:	bc80      	pop	{r7}
    56be:	4770      	bx	lr
    56c0:	40002800 	.word	0x40002800

000056c4 <RTC_GetITStatus>:
  *     @arg RTC_IT_ALR: Alarm interrupt
  *     @arg RTC_IT_SEC: Second interrupt
  * @retval The new state of the RTC_IT (SET or RESET).
  */
ITStatus RTC_GetITStatus(uint16_t RTC_IT)
{
    56c4:	b480      	push	{r7}
    56c6:	b085      	sub	sp, #20
    56c8:	af00      	add	r7, sp, #0
    56ca:	4603      	mov	r3, r0
    56cc:	80fb      	strh	r3, [r7, #6]
  ITStatus bitstatus = RESET;
    56ce:	2300      	movs	r3, #0
    56d0:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_RTC_GET_IT(RTC_IT)); 
  
  bitstatus = (ITStatus)(RTC->CRL & RTC_IT);
    56d2:	4b0f      	ldr	r3, [pc, #60]	; (5710 <RTC_GetITStatus+0x4c>)
    56d4:	889b      	ldrh	r3, [r3, #4]
    56d6:	b29b      	uxth	r3, r3
    56d8:	b2da      	uxtb	r2, r3
    56da:	88fb      	ldrh	r3, [r7, #6]
    56dc:	b2db      	uxtb	r3, r3
    56de:	4013      	ands	r3, r2
    56e0:	73fb      	strb	r3, [r7, #15]
  if (((RTC->CRH & RTC_IT) != (uint16_t)RESET) && (bitstatus != (uint16_t)RESET))
    56e2:	4b0b      	ldr	r3, [pc, #44]	; (5710 <RTC_GetITStatus+0x4c>)
    56e4:	881b      	ldrh	r3, [r3, #0]
    56e6:	b29a      	uxth	r2, r3
    56e8:	88fb      	ldrh	r3, [r7, #6]
    56ea:	4013      	ands	r3, r2
    56ec:	b29b      	uxth	r3, r3
    56ee:	2b00      	cmp	r3, #0
    56f0:	d005      	beq.n	56fe <RTC_GetITStatus+0x3a>
    56f2:	7bfb      	ldrb	r3, [r7, #15]
    56f4:	2b00      	cmp	r3, #0
    56f6:	d002      	beq.n	56fe <RTC_GetITStatus+0x3a>
  {
    bitstatus = SET;
    56f8:	2301      	movs	r3, #1
    56fa:	73fb      	strb	r3, [r7, #15]
    56fc:	e001      	b.n	5702 <RTC_GetITStatus+0x3e>
  }
  else
  {
    bitstatus = RESET;
    56fe:	2300      	movs	r3, #0
    5700:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    5702:	7bfb      	ldrb	r3, [r7, #15]
}
    5704:	4618      	mov	r0, r3
    5706:	3714      	adds	r7, #20
    5708:	46bd      	mov	sp, r7
    570a:	bc80      	pop	{r7}
    570c:	4770      	bx	lr
    570e:	bf00      	nop
    5710:	40002800 	.word	0x40002800

00005714 <RTC_ClearITPendingBit>:
  *     @arg RTC_IT_ALR: Alarm interrupt
  *     @arg RTC_IT_SEC: Second interrupt
  * @retval None
  */
void RTC_ClearITPendingBit(uint16_t RTC_IT)
{
    5714:	b480      	push	{r7}
    5716:	b083      	sub	sp, #12
    5718:	af00      	add	r7, sp, #0
    571a:	4603      	mov	r3, r0
    571c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_RTC_IT(RTC_IT));  
  
  /* Clear the corresponding RTC pending bit */
  RTC->CRL &= (uint16_t)~RTC_IT;
    571e:	4b07      	ldr	r3, [pc, #28]	; (573c <RTC_ClearITPendingBit+0x28>)
    5720:	889b      	ldrh	r3, [r3, #4]
    5722:	b29a      	uxth	r2, r3
    5724:	88fb      	ldrh	r3, [r7, #6]
    5726:	43db      	mvns	r3, r3
    5728:	b29b      	uxth	r3, r3
    572a:	4904      	ldr	r1, [pc, #16]	; (573c <RTC_ClearITPendingBit+0x28>)
    572c:	4013      	ands	r3, r2
    572e:	b29b      	uxth	r3, r3
    5730:	808b      	strh	r3, [r1, #4]
}
    5732:	bf00      	nop
    5734:	370c      	adds	r7, #12
    5736:	46bd      	mov	sp, r7
    5738:	bc80      	pop	{r7}
    573a:	4770      	bx	lr
    573c:	40002800 	.word	0x40002800

00005740 <DAC_DeInit>:
  * @brief  Deinitializes the DAC peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void DAC_DeInit(void)
{
    5740:	b580      	push	{r7, lr}
    5742:	af00      	add	r7, sp, #0
  /* Enable DAC reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, ENABLE);
    5744:	2101      	movs	r1, #1
    5746:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
    574a:	f7fc f9b1 	bl	1ab0 <RCC_APB1PeriphResetCmd>
  /* Release DAC from reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, DISABLE);
    574e:	2100      	movs	r1, #0
    5750:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
    5754:	f7fc f9ac 	bl	1ab0 <RCC_APB1PeriphResetCmd>
}
    5758:	bf00      	nop
    575a:	bd80      	pop	{r7, pc}

0000575c <DAC_Init>:
  * @param  DAC_InitStruct: pointer to a DAC_InitTypeDef structure that
  *        contains the configuration information for the specified DAC channel.
  * @retval None
  */
void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)
{
    575c:	b480      	push	{r7}
    575e:	b085      	sub	sp, #20
    5760:	af00      	add	r7, sp, #0
    5762:	6078      	str	r0, [r7, #4]
    5764:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
    5766:	2300      	movs	r3, #0
    5768:	60fb      	str	r3, [r7, #12]
    576a:	2300      	movs	r3, #0
    576c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_DAC_GENERATE_WAVE(DAC_InitStruct->DAC_WaveGeneration));
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));
/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
    576e:	4b13      	ldr	r3, [pc, #76]	; (57bc <DAC_Init+0x60>)
    5770:	681b      	ldr	r3, [r3, #0]
    5772:	60fb      	str	r3, [r7, #12]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel);
    5774:	f640 72fe 	movw	r2, #4094	; 0xffe
    5778:	687b      	ldr	r3, [r7, #4]
    577a:	fa02 f303 	lsl.w	r3, r2, r3
    577e:	43db      	mvns	r3, r3
    5780:	68fa      	ldr	r2, [r7, #12]
    5782:	4013      	ands	r3, r2
    5784:	60fb      	str	r3, [r7, #12]
     mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
    5786:	683b      	ldr	r3, [r7, #0]
    5788:	681a      	ldr	r2, [r3, #0]
    578a:	683b      	ldr	r3, [r7, #0]
    578c:	685b      	ldr	r3, [r3, #4]
    578e:	431a      	orrs	r2, r3
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | DAC_InitStruct->DAC_OutputBuffer);
    5790:	683b      	ldr	r3, [r7, #0]
    5792:	689b      	ldr	r3, [r3, #8]
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
    5794:	431a      	orrs	r2, r3
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | DAC_InitStruct->DAC_OutputBuffer);
    5796:	683b      	ldr	r3, [r7, #0]
    5798:	68db      	ldr	r3, [r3, #12]
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
    579a:	4313      	orrs	r3, r2
    579c:	60bb      	str	r3, [r7, #8]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << DAC_Channel;
    579e:	68ba      	ldr	r2, [r7, #8]
    57a0:	687b      	ldr	r3, [r7, #4]
    57a2:	fa02 f303 	lsl.w	r3, r2, r3
    57a6:	68fa      	ldr	r2, [r7, #12]
    57a8:	4313      	orrs	r3, r2
    57aa:	60fb      	str	r3, [r7, #12]
  /* Write to DAC CR */
  DAC->CR = tmpreg1;
    57ac:	4a03      	ldr	r2, [pc, #12]	; (57bc <DAC_Init+0x60>)
    57ae:	68fb      	ldr	r3, [r7, #12]
    57b0:	6013      	str	r3, [r2, #0]
}
    57b2:	bf00      	nop
    57b4:	3714      	adds	r7, #20
    57b6:	46bd      	mov	sp, r7
    57b8:	bc80      	pop	{r7}
    57ba:	4770      	bx	lr
    57bc:	40007400 	.word	0x40007400

000057c0 <DAC_StructInit>:
  * @param  DAC_InitStruct : pointer to a DAC_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct)
{
    57c0:	b480      	push	{r7}
    57c2:	b083      	sub	sp, #12
    57c4:	af00      	add	r7, sp, #0
    57c6:	6078      	str	r0, [r7, #4]
/*--------------- Reset DAC init structure parameters values -----------------*/
  /* Initialize the DAC_Trigger member */
  DAC_InitStruct->DAC_Trigger = DAC_Trigger_None;
    57c8:	687b      	ldr	r3, [r7, #4]
    57ca:	2200      	movs	r2, #0
    57cc:	601a      	str	r2, [r3, #0]
  /* Initialize the DAC_WaveGeneration member */
  DAC_InitStruct->DAC_WaveGeneration = DAC_WaveGeneration_None;
    57ce:	687b      	ldr	r3, [r7, #4]
    57d0:	2200      	movs	r2, #0
    57d2:	605a      	str	r2, [r3, #4]
  /* Initialize the DAC_LFSRUnmask_TriangleAmplitude member */
  DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude = DAC_LFSRUnmask_Bit0;
    57d4:	687b      	ldr	r3, [r7, #4]
    57d6:	2200      	movs	r2, #0
    57d8:	609a      	str	r2, [r3, #8]
  /* Initialize the DAC_OutputBuffer member */
  DAC_InitStruct->DAC_OutputBuffer = DAC_OutputBuffer_Enable;
    57da:	687b      	ldr	r3, [r7, #4]
    57dc:	2200      	movs	r2, #0
    57de:	60da      	str	r2, [r3, #12]
}
    57e0:	bf00      	nop
    57e2:	370c      	adds	r7, #12
    57e4:	46bd      	mov	sp, r7
    57e6:	bc80      	pop	{r7}
    57e8:	4770      	bx	lr

000057ea <DAC_Cmd>:
  * @param  NewState: new state of the DAC channel. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState)
{
    57ea:	b480      	push	{r7}
    57ec:	b083      	sub	sp, #12
    57ee:	af00      	add	r7, sp, #0
    57f0:	6078      	str	r0, [r7, #4]
    57f2:	460b      	mov	r3, r1
    57f4:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    57f6:	78fb      	ldrb	r3, [r7, #3]
    57f8:	2b00      	cmp	r3, #0
    57fa:	d009      	beq.n	5810 <DAC_Cmd+0x26>
  {
    /* Enable the selected DAC channel */
    DAC->CR |= (DAC_CR_EN1 << DAC_Channel);
    57fc:	4b0c      	ldr	r3, [pc, #48]	; (5830 <DAC_Cmd+0x46>)
    57fe:	681a      	ldr	r2, [r3, #0]
    5800:	2101      	movs	r1, #1
    5802:	687b      	ldr	r3, [r7, #4]
    5804:	fa01 f303 	lsl.w	r3, r1, r3
    5808:	4909      	ldr	r1, [pc, #36]	; (5830 <DAC_Cmd+0x46>)
    580a:	4313      	orrs	r3, r2
    580c:	600b      	str	r3, [r1, #0]
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= ~(DAC_CR_EN1 << DAC_Channel);
  }
}
    580e:	e009      	b.n	5824 <DAC_Cmd+0x3a>
    DAC->CR &= ~(DAC_CR_EN1 << DAC_Channel);
    5810:	4b07      	ldr	r3, [pc, #28]	; (5830 <DAC_Cmd+0x46>)
    5812:	681a      	ldr	r2, [r3, #0]
    5814:	2101      	movs	r1, #1
    5816:	687b      	ldr	r3, [r7, #4]
    5818:	fa01 f303 	lsl.w	r3, r1, r3
    581c:	43db      	mvns	r3, r3
    581e:	4904      	ldr	r1, [pc, #16]	; (5830 <DAC_Cmd+0x46>)
    5820:	4013      	ands	r3, r2
    5822:	600b      	str	r3, [r1, #0]
}
    5824:	bf00      	nop
    5826:	370c      	adds	r7, #12
    5828:	46bd      	mov	sp, r7
    582a:	bc80      	pop	{r7}
    582c:	4770      	bx	lr
    582e:	bf00      	nop
    5830:	40007400 	.word	0x40007400

00005834 <DAC_DMACmd>:
  * @param  NewState: new state of the selected DAC channel DMA request.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_DMACmd(uint32_t DAC_Channel, FunctionalState NewState)
{
    5834:	b480      	push	{r7}
    5836:	b083      	sub	sp, #12
    5838:	af00      	add	r7, sp, #0
    583a:	6078      	str	r0, [r7, #4]
    583c:	460b      	mov	r3, r1
    583e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    5840:	78fb      	ldrb	r3, [r7, #3]
    5842:	2b00      	cmp	r3, #0
    5844:	d00a      	beq.n	585c <DAC_DMACmd+0x28>
  {
    /* Enable the selected DAC channel DMA request */
    DAC->CR |= (DAC_CR_DMAEN1 << DAC_Channel);
    5846:	4b0d      	ldr	r3, [pc, #52]	; (587c <DAC_DMACmd+0x48>)
    5848:	681a      	ldr	r2, [r3, #0]
    584a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    584e:	687b      	ldr	r3, [r7, #4]
    5850:	fa01 f303 	lsl.w	r3, r1, r3
    5854:	4909      	ldr	r1, [pc, #36]	; (587c <DAC_DMACmd+0x48>)
    5856:	4313      	orrs	r3, r2
    5858:	600b      	str	r3, [r1, #0]
  else
  {
    /* Disable the selected DAC channel DMA request */
    DAC->CR &= ~(DAC_CR_DMAEN1 << DAC_Channel);
  }
}
    585a:	e00a      	b.n	5872 <DAC_DMACmd+0x3e>
    DAC->CR &= ~(DAC_CR_DMAEN1 << DAC_Channel);
    585c:	4b07      	ldr	r3, [pc, #28]	; (587c <DAC_DMACmd+0x48>)
    585e:	681a      	ldr	r2, [r3, #0]
    5860:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    5864:	687b      	ldr	r3, [r7, #4]
    5866:	fa01 f303 	lsl.w	r3, r1, r3
    586a:	43db      	mvns	r3, r3
    586c:	4903      	ldr	r1, [pc, #12]	; (587c <DAC_DMACmd+0x48>)
    586e:	4013      	ands	r3, r2
    5870:	600b      	str	r3, [r1, #0]
}
    5872:	bf00      	nop
    5874:	370c      	adds	r7, #12
    5876:	46bd      	mov	sp, r7
    5878:	bc80      	pop	{r7}
    587a:	4770      	bx	lr
    587c:	40007400 	.word	0x40007400

00005880 <DAC_SoftwareTriggerCmd>:
  * @param  NewState: new state of the selected DAC channel software trigger.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_SoftwareTriggerCmd(uint32_t DAC_Channel, FunctionalState NewState)
{
    5880:	b480      	push	{r7}
    5882:	b083      	sub	sp, #12
    5884:	af00      	add	r7, sp, #0
    5886:	6078      	str	r0, [r7, #4]
    5888:	460b      	mov	r3, r1
    588a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    588c:	78fb      	ldrb	r3, [r7, #3]
    588e:	2b00      	cmp	r3, #0
    5890:	d00a      	beq.n	58a8 <DAC_SoftwareTriggerCmd+0x28>
  {
    /* Enable software trigger for the selected DAC channel */
    DAC->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG1 << (DAC_Channel >> 4);
    5892:	4b0d      	ldr	r3, [pc, #52]	; (58c8 <DAC_SoftwareTriggerCmd+0x48>)
    5894:	685a      	ldr	r2, [r3, #4]
    5896:	687b      	ldr	r3, [r7, #4]
    5898:	091b      	lsrs	r3, r3, #4
    589a:	2101      	movs	r1, #1
    589c:	fa01 f303 	lsl.w	r3, r1, r3
    58a0:	4909      	ldr	r1, [pc, #36]	; (58c8 <DAC_SoftwareTriggerCmd+0x48>)
    58a2:	4313      	orrs	r3, r2
    58a4:	604b      	str	r3, [r1, #4]
  else
  {
    /* Disable software trigger for the selected DAC channel */
    DAC->SWTRIGR &= ~((uint32_t)DAC_SWTRIGR_SWTRIG1 << (DAC_Channel >> 4));
  }
}
    58a6:	e00a      	b.n	58be <DAC_SoftwareTriggerCmd+0x3e>
    DAC->SWTRIGR &= ~((uint32_t)DAC_SWTRIGR_SWTRIG1 << (DAC_Channel >> 4));
    58a8:	4b07      	ldr	r3, [pc, #28]	; (58c8 <DAC_SoftwareTriggerCmd+0x48>)
    58aa:	685a      	ldr	r2, [r3, #4]
    58ac:	687b      	ldr	r3, [r7, #4]
    58ae:	091b      	lsrs	r3, r3, #4
    58b0:	2101      	movs	r1, #1
    58b2:	fa01 f303 	lsl.w	r3, r1, r3
    58b6:	43db      	mvns	r3, r3
    58b8:	4903      	ldr	r1, [pc, #12]	; (58c8 <DAC_SoftwareTriggerCmd+0x48>)
    58ba:	4013      	ands	r3, r2
    58bc:	604b      	str	r3, [r1, #4]
}
    58be:	bf00      	nop
    58c0:	370c      	adds	r7, #12
    58c2:	46bd      	mov	sp, r7
    58c4:	bc80      	pop	{r7}
    58c6:	4770      	bx	lr
    58c8:	40007400 	.word	0x40007400

000058cc <DAC_DualSoftwareTriggerCmd>:
  * @param  NewState: new state of the DAC channels software triggers.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_DualSoftwareTriggerCmd(FunctionalState NewState)
{
    58cc:	b480      	push	{r7}
    58ce:	b083      	sub	sp, #12
    58d0:	af00      	add	r7, sp, #0
    58d2:	4603      	mov	r3, r0
    58d4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    58d6:	79fb      	ldrb	r3, [r7, #7]
    58d8:	2b00      	cmp	r3, #0
    58da:	d006      	beq.n	58ea <DAC_DualSoftwareTriggerCmd+0x1e>
  {
    /* Enable software trigger for both DAC channels */
    DAC->SWTRIGR |= DUAL_SWTRIG_SET ;
    58dc:	4b08      	ldr	r3, [pc, #32]	; (5900 <DAC_DualSoftwareTriggerCmd+0x34>)
    58de:	685b      	ldr	r3, [r3, #4]
    58e0:	4a07      	ldr	r2, [pc, #28]	; (5900 <DAC_DualSoftwareTriggerCmd+0x34>)
    58e2:	f043 0303 	orr.w	r3, r3, #3
    58e6:	6053      	str	r3, [r2, #4]
  else
  {
    /* Disable software trigger for both DAC channels */
    DAC->SWTRIGR &= DUAL_SWTRIG_RESET;
  }
}
    58e8:	e005      	b.n	58f6 <DAC_DualSoftwareTriggerCmd+0x2a>
    DAC->SWTRIGR &= DUAL_SWTRIG_RESET;
    58ea:	4b05      	ldr	r3, [pc, #20]	; (5900 <DAC_DualSoftwareTriggerCmd+0x34>)
    58ec:	685b      	ldr	r3, [r3, #4]
    58ee:	4a04      	ldr	r2, [pc, #16]	; (5900 <DAC_DualSoftwareTriggerCmd+0x34>)
    58f0:	f023 0303 	bic.w	r3, r3, #3
    58f4:	6053      	str	r3, [r2, #4]
}
    58f6:	bf00      	nop
    58f8:	370c      	adds	r7, #12
    58fa:	46bd      	mov	sp, r7
    58fc:	bc80      	pop	{r7}
    58fe:	4770      	bx	lr
    5900:	40007400 	.word	0x40007400

00005904 <DAC_WaveGenerationCmd>:
  * @param  NewState: new state of the selected DAC channel wave generation.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_WaveGenerationCmd(uint32_t DAC_Channel, uint32_t DAC_Wave, FunctionalState NewState)
{
    5904:	b480      	push	{r7}
    5906:	b085      	sub	sp, #20
    5908:	af00      	add	r7, sp, #0
    590a:	60f8      	str	r0, [r7, #12]
    590c:	60b9      	str	r1, [r7, #8]
    590e:	4613      	mov	r3, r2
    5910:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_DAC_WAVE(DAC_Wave)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    5912:	79fb      	ldrb	r3, [r7, #7]
    5914:	2b00      	cmp	r3, #0
    5916:	d009      	beq.n	592c <DAC_WaveGenerationCmd+0x28>
  {
    /* Enable the selected wave generation for the selected DAC channel */
    DAC->CR |= DAC_Wave << DAC_Channel;
    5918:	4b0c      	ldr	r3, [pc, #48]	; (594c <DAC_WaveGenerationCmd+0x48>)
    591a:	681a      	ldr	r2, [r3, #0]
    591c:	68b9      	ldr	r1, [r7, #8]
    591e:	68fb      	ldr	r3, [r7, #12]
    5920:	fa01 f303 	lsl.w	r3, r1, r3
    5924:	4909      	ldr	r1, [pc, #36]	; (594c <DAC_WaveGenerationCmd+0x48>)
    5926:	4313      	orrs	r3, r2
    5928:	600b      	str	r3, [r1, #0]
  else
  {
    /* Disable the selected wave generation for the selected DAC channel */
    DAC->CR &= ~(DAC_Wave << DAC_Channel);
  }
}
    592a:	e009      	b.n	5940 <DAC_WaveGenerationCmd+0x3c>
    DAC->CR &= ~(DAC_Wave << DAC_Channel);
    592c:	4b07      	ldr	r3, [pc, #28]	; (594c <DAC_WaveGenerationCmd+0x48>)
    592e:	681a      	ldr	r2, [r3, #0]
    5930:	68b9      	ldr	r1, [r7, #8]
    5932:	68fb      	ldr	r3, [r7, #12]
    5934:	fa01 f303 	lsl.w	r3, r1, r3
    5938:	43db      	mvns	r3, r3
    593a:	4904      	ldr	r1, [pc, #16]	; (594c <DAC_WaveGenerationCmd+0x48>)
    593c:	4013      	ands	r3, r2
    593e:	600b      	str	r3, [r1, #0]
}
    5940:	bf00      	nop
    5942:	3714      	adds	r7, #20
    5944:	46bd      	mov	sp, r7
    5946:	bc80      	pop	{r7}
    5948:	4770      	bx	lr
    594a:	bf00      	nop
    594c:	40007400 	.word	0x40007400

00005950 <DAC_SetChannel1Data>:
  *     @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data : Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
    5950:	b480      	push	{r7}
    5952:	b085      	sub	sp, #20
    5954:	af00      	add	r7, sp, #0
    5956:	6078      	str	r0, [r7, #4]
    5958:	460b      	mov	r3, r1
    595a:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
    595c:	2300      	movs	r3, #0
    595e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
    5960:	4b07      	ldr	r3, [pc, #28]	; (5980 <DAC_SetChannel1Data+0x30>)
    5962:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
    5964:	68fa      	ldr	r2, [r7, #12]
    5966:	687b      	ldr	r3, [r7, #4]
    5968:	4413      	add	r3, r2
    596a:	3308      	adds	r3, #8
    596c:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
    596e:	68fb      	ldr	r3, [r7, #12]
    5970:	461a      	mov	r2, r3
    5972:	887b      	ldrh	r3, [r7, #2]
    5974:	6013      	str	r3, [r2, #0]
}
    5976:	bf00      	nop
    5978:	3714      	adds	r7, #20
    597a:	46bd      	mov	sp, r7
    597c:	bc80      	pop	{r7}
    597e:	4770      	bx	lr
    5980:	40007400 	.word	0x40007400

00005984 <DAC_SetChannel2Data>:
  *     @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data : Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel2Data(uint32_t DAC_Align, uint16_t Data)
{
    5984:	b480      	push	{r7}
    5986:	b085      	sub	sp, #20
    5988:	af00      	add	r7, sp, #0
    598a:	6078      	str	r0, [r7, #4]
    598c:	460b      	mov	r3, r1
    598e:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
    5990:	2300      	movs	r3, #0
    5992:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE;
    5994:	4b07      	ldr	r3, [pc, #28]	; (59b4 <DAC_SetChannel2Data+0x30>)
    5996:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R2_OFFSET + DAC_Align;
    5998:	68fa      	ldr	r2, [r7, #12]
    599a:	687b      	ldr	r3, [r7, #4]
    599c:	4413      	add	r3, r2
    599e:	3314      	adds	r3, #20
    59a0:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel2 selected data holding register */
  *(__IO uint32_t *)tmp = Data;
    59a2:	68fb      	ldr	r3, [r7, #12]
    59a4:	461a      	mov	r2, r3
    59a6:	887b      	ldrh	r3, [r7, #2]
    59a8:	6013      	str	r3, [r2, #0]
}
    59aa:	bf00      	nop
    59ac:	3714      	adds	r7, #20
    59ae:	46bd      	mov	sp, r7
    59b0:	bc80      	pop	{r7}
    59b2:	4770      	bx	lr
    59b4:	40007400 	.word	0x40007400

000059b8 <DAC_SetDualChannelData>:
  * @param  Data1: Data for DAC Channel1 to be loaded in the selected data 
  *   holding register.
  * @retval None
  */
void DAC_SetDualChannelData(uint32_t DAC_Align, uint16_t Data2, uint16_t Data1)
{
    59b8:	b480      	push	{r7}
    59ba:	b085      	sub	sp, #20
    59bc:	af00      	add	r7, sp, #0
    59be:	6078      	str	r0, [r7, #4]
    59c0:	460b      	mov	r3, r1
    59c2:	807b      	strh	r3, [r7, #2]
    59c4:	4613      	mov	r3, r2
    59c6:	803b      	strh	r3, [r7, #0]
  uint32_t data = 0, tmp = 0;
    59c8:	2300      	movs	r3, #0
    59ca:	60fb      	str	r3, [r7, #12]
    59cc:	2300      	movs	r3, #0
    59ce:	60bb      	str	r3, [r7, #8]
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data1));
  assert_param(IS_DAC_DATA(Data2));
  
  /* Calculate and set dual DAC data holding register value */
  if (DAC_Align == DAC_Align_8b_R)
    59d0:	687b      	ldr	r3, [r7, #4]
    59d2:	2b08      	cmp	r3, #8
    59d4:	d105      	bne.n	59e2 <DAC_SetDualChannelData+0x2a>
  {
    data = ((uint32_t)Data2 << 8) | Data1; 
    59d6:	887b      	ldrh	r3, [r7, #2]
    59d8:	021a      	lsls	r2, r3, #8
    59da:	883b      	ldrh	r3, [r7, #0]
    59dc:	4313      	orrs	r3, r2
    59de:	60fb      	str	r3, [r7, #12]
    59e0:	e004      	b.n	59ec <DAC_SetDualChannelData+0x34>
  }
  else
  {
    data = ((uint32_t)Data2 << 16) | Data1;
    59e2:	887b      	ldrh	r3, [r7, #2]
    59e4:	041a      	lsls	r2, r3, #16
    59e6:	883b      	ldrh	r3, [r7, #0]
    59e8:	4313      	orrs	r3, r2
    59ea:	60fb      	str	r3, [r7, #12]
  }
  
  tmp = (uint32_t)DAC_BASE;
    59ec:	4b07      	ldr	r3, [pc, #28]	; (5a0c <DAC_SetDualChannelData+0x54>)
    59ee:	60bb      	str	r3, [r7, #8]
  tmp += DHR12RD_OFFSET + DAC_Align;
    59f0:	687a      	ldr	r2, [r7, #4]
    59f2:	68bb      	ldr	r3, [r7, #8]
    59f4:	4413      	add	r3, r2
    59f6:	3320      	adds	r3, #32
    59f8:	60bb      	str	r3, [r7, #8]

  /* Set the dual DAC selected data holding register */
  *(__IO uint32_t *)tmp = data;
    59fa:	68bb      	ldr	r3, [r7, #8]
    59fc:	68fa      	ldr	r2, [r7, #12]
    59fe:	601a      	str	r2, [r3, #0]
}
    5a00:	bf00      	nop
    5a02:	3714      	adds	r7, #20
    5a04:	46bd      	mov	sp, r7
    5a06:	bc80      	pop	{r7}
    5a08:	4770      	bx	lr
    5a0a:	bf00      	nop
    5a0c:	40007400 	.word	0x40007400

00005a10 <DAC_GetDataOutputValue>:
  *     @arg DAC_Channel_1: DAC Channel1 selected
  *     @arg DAC_Channel_2: DAC Channel2 selected
  * @retval The selected DAC channel data output value.
  */
uint16_t DAC_GetDataOutputValue(uint32_t DAC_Channel)
{
    5a10:	b480      	push	{r7}
    5a12:	b085      	sub	sp, #20
    5a14:	af00      	add	r7, sp, #0
    5a16:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmp = 0;
    5a18:	2300      	movs	r3, #0
    5a1a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  
  tmp = (uint32_t) DAC_BASE ;
    5a1c:	4b07      	ldr	r3, [pc, #28]	; (5a3c <DAC_GetDataOutputValue+0x2c>)
    5a1e:	60fb      	str	r3, [r7, #12]
  tmp += DOR_OFFSET + ((uint32_t)DAC_Channel >> 2);
    5a20:	687b      	ldr	r3, [r7, #4]
    5a22:	089a      	lsrs	r2, r3, #2
    5a24:	68fb      	ldr	r3, [r7, #12]
    5a26:	4413      	add	r3, r2
    5a28:	332c      	adds	r3, #44	; 0x2c
    5a2a:	60fb      	str	r3, [r7, #12]
  
  /* Returns the DAC channel data output register value */
  return (uint16_t) (*(__IO uint32_t*) tmp);
    5a2c:	68fb      	ldr	r3, [r7, #12]
    5a2e:	681b      	ldr	r3, [r3, #0]
    5a30:	b29b      	uxth	r3, r3
}
    5a32:	4618      	mov	r0, r3
    5a34:	3714      	adds	r7, #20
    5a36:	46bd      	mov	sp, r7
    5a38:	bc80      	pop	{r7}
    5a3a:	4770      	bx	lr
    5a3c:	40007400 	.word	0x40007400

00005a40 <NVIC_PriorityGroupConfig>:
  *     @arg NVIC_PriorityGroup_4: 4 bits for pre-emption priority
  *                                0 bits for subpriority
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
    5a40:	b480      	push	{r7}
    5a42:	b083      	sub	sp, #12
    5a44:	af00      	add	r7, sp, #0
    5a46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
    5a48:	4a05      	ldr	r2, [pc, #20]	; (5a60 <NVIC_PriorityGroupConfig+0x20>)
    5a4a:	687b      	ldr	r3, [r7, #4]
    5a4c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
    5a50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    5a54:	60d3      	str	r3, [r2, #12]
}
    5a56:	bf00      	nop
    5a58:	370c      	adds	r7, #12
    5a5a:	46bd      	mov	sp, r7
    5a5c:	bc80      	pop	{r7}
    5a5e:	4770      	bx	lr
    5a60:	e000ed00 	.word	0xe000ed00

00005a64 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
    5a64:	b480      	push	{r7}
    5a66:	b087      	sub	sp, #28
    5a68:	af00      	add	r7, sp, #0
    5a6a:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
    5a6c:	2300      	movs	r3, #0
    5a6e:	617b      	str	r3, [r7, #20]
    5a70:	2300      	movs	r3, #0
    5a72:	613b      	str	r3, [r7, #16]
    5a74:	230f      	movs	r3, #15
    5a76:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
    5a78:	687b      	ldr	r3, [r7, #4]
    5a7a:	78db      	ldrb	r3, [r3, #3]
    5a7c:	2b00      	cmp	r3, #0
    5a7e:	d03a      	beq.n	5af6 <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    5a80:	4b27      	ldr	r3, [pc, #156]	; (5b20 <NVIC_Init+0xbc>)
    5a82:	68db      	ldr	r3, [r3, #12]
    5a84:	43db      	mvns	r3, r3
    5a86:	0a1b      	lsrs	r3, r3, #8
    5a88:	f003 0307 	and.w	r3, r3, #7
    5a8c:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
    5a8e:	697b      	ldr	r3, [r7, #20]
    5a90:	f1c3 0304 	rsb	r3, r3, #4
    5a94:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
    5a96:	68fa      	ldr	r2, [r7, #12]
    5a98:	697b      	ldr	r3, [r7, #20]
    5a9a:	fa22 f303 	lsr.w	r3, r2, r3
    5a9e:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    5aa0:	687b      	ldr	r3, [r7, #4]
    5aa2:	785b      	ldrb	r3, [r3, #1]
    5aa4:	461a      	mov	r2, r3
    5aa6:	693b      	ldr	r3, [r7, #16]
    5aa8:	fa02 f303 	lsl.w	r3, r2, r3
    5aac:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
    5aae:	687b      	ldr	r3, [r7, #4]
    5ab0:	789b      	ldrb	r3, [r3, #2]
    5ab2:	461a      	mov	r2, r3
    5ab4:	68fb      	ldr	r3, [r7, #12]
    5ab6:	4013      	ands	r3, r2
    5ab8:	697a      	ldr	r2, [r7, #20]
    5aba:	4313      	orrs	r3, r2
    5abc:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
    5abe:	697b      	ldr	r3, [r7, #20]
    5ac0:	011b      	lsls	r3, r3, #4
    5ac2:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    5ac4:	4a17      	ldr	r2, [pc, #92]	; (5b24 <NVIC_Init+0xc0>)
    5ac6:	687b      	ldr	r3, [r7, #4]
    5ac8:	781b      	ldrb	r3, [r3, #0]
    5aca:	6979      	ldr	r1, [r7, #20]
    5acc:	b2c9      	uxtb	r1, r1
    5ace:	4413      	add	r3, r2
    5ad0:	460a      	mov	r2, r1
    5ad2:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
    5ad6:	687b      	ldr	r3, [r7, #4]
    5ad8:	781b      	ldrb	r3, [r3, #0]
    5ada:	f003 031f 	and.w	r3, r3, #31
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
    5ade:	4911      	ldr	r1, [pc, #68]	; (5b24 <NVIC_Init+0xc0>)
    5ae0:	687a      	ldr	r2, [r7, #4]
    5ae2:	7812      	ldrb	r2, [r2, #0]
    5ae4:	0952      	lsrs	r2, r2, #5
    5ae6:	b2d2      	uxtb	r2, r2
    5ae8:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
    5aea:	2201      	movs	r2, #1
    5aec:	fa02 f303 	lsl.w	r3, r2, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
    5af0:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
    5af4:	e00f      	b.n	5b16 <NVIC_Init+0xb2>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
    5af6:	687b      	ldr	r3, [r7, #4]
    5af8:	781b      	ldrb	r3, [r3, #0]
    5afa:	f003 031f 	and.w	r3, r3, #31
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
    5afe:	4909      	ldr	r1, [pc, #36]	; (5b24 <NVIC_Init+0xc0>)
    5b00:	687a      	ldr	r2, [r7, #4]
    5b02:	7812      	ldrb	r2, [r2, #0]
    5b04:	0952      	lsrs	r2, r2, #5
    5b06:	b2d2      	uxtb	r2, r2
    5b08:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
    5b0a:	2201      	movs	r2, #1
    5b0c:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
    5b0e:	f100 0320 	add.w	r3, r0, #32
    5b12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    5b16:	bf00      	nop
    5b18:	371c      	adds	r7, #28
    5b1a:	46bd      	mov	sp, r7
    5b1c:	bc80      	pop	{r7}
    5b1e:	4770      	bx	lr
    5b20:	e000ed00 	.word	0xe000ed00
    5b24:	e000e100 	.word	0xe000e100

00005b28 <NVIC_SetVectorTable>:
  * @param  Offset: Vector Table base offset field. This value must be a multiple 
  *         of 0x200.
  * @retval None
  */
void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)
{ 
    5b28:	b480      	push	{r7}
    5b2a:	b083      	sub	sp, #12
    5b2c:	af00      	add	r7, sp, #0
    5b2e:	6078      	str	r0, [r7, #4]
    5b30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
    5b32:	683b      	ldr	r3, [r7, #0]
    5b34:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
    5b38:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
    5b3c:	4904      	ldr	r1, [pc, #16]	; (5b50 <NVIC_SetVectorTable+0x28>)
    5b3e:	687a      	ldr	r2, [r7, #4]
    5b40:	4313      	orrs	r3, r2
    5b42:	608b      	str	r3, [r1, #8]
}
    5b44:	bf00      	nop
    5b46:	370c      	adds	r7, #12
    5b48:	46bd      	mov	sp, r7
    5b4a:	bc80      	pop	{r7}
    5b4c:	4770      	bx	lr
    5b4e:	bf00      	nop
    5b50:	e000ed00 	.word	0xe000ed00

00005b54 <NVIC_SystemLPConfig>:
  *     @arg NVIC_LP_SLEEPONEXIT
  * @param  NewState: new state of LP condition. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
{
    5b54:	b480      	push	{r7}
    5b56:	b083      	sub	sp, #12
    5b58:	af00      	add	r7, sp, #0
    5b5a:	4603      	mov	r3, r0
    5b5c:	460a      	mov	r2, r1
    5b5e:	71fb      	strb	r3, [r7, #7]
    5b60:	4613      	mov	r3, r2
    5b62:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
    5b64:	79bb      	ldrb	r3, [r7, #6]
    5b66:	2b00      	cmp	r3, #0
    5b68:	d006      	beq.n	5b78 <NVIC_SystemLPConfig+0x24>
  {
    SCB->SCR |= LowPowerMode;
    5b6a:	4b09      	ldr	r3, [pc, #36]	; (5b90 <NVIC_SystemLPConfig+0x3c>)
    5b6c:	691a      	ldr	r2, [r3, #16]
    5b6e:	79fb      	ldrb	r3, [r7, #7]
    5b70:	4907      	ldr	r1, [pc, #28]	; (5b90 <NVIC_SystemLPConfig+0x3c>)
    5b72:	4313      	orrs	r3, r2
    5b74:	610b      	str	r3, [r1, #16]
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
  }
}
    5b76:	e006      	b.n	5b86 <NVIC_SystemLPConfig+0x32>
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
    5b78:	4b05      	ldr	r3, [pc, #20]	; (5b90 <NVIC_SystemLPConfig+0x3c>)
    5b7a:	691a      	ldr	r2, [r3, #16]
    5b7c:	79fb      	ldrb	r3, [r7, #7]
    5b7e:	43db      	mvns	r3, r3
    5b80:	4903      	ldr	r1, [pc, #12]	; (5b90 <NVIC_SystemLPConfig+0x3c>)
    5b82:	4013      	ands	r3, r2
    5b84:	610b      	str	r3, [r1, #16]
}
    5b86:	bf00      	nop
    5b88:	370c      	adds	r7, #12
    5b8a:	46bd      	mov	sp, r7
    5b8c:	bc80      	pop	{r7}
    5b8e:	4770      	bx	lr
    5b90:	e000ed00 	.word	0xe000ed00

00005b94 <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
    5b94:	b480      	push	{r7}
    5b96:	b083      	sub	sp, #12
    5b98:	af00      	add	r7, sp, #0
    5b9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
    5b9c:	687b      	ldr	r3, [r7, #4]
    5b9e:	2b04      	cmp	r3, #4
    5ba0:	d106      	bne.n	5bb0 <SysTick_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
    5ba2:	4b09      	ldr	r3, [pc, #36]	; (5bc8 <SysTick_CLKSourceConfig+0x34>)
    5ba4:	681b      	ldr	r3, [r3, #0]
    5ba6:	4a08      	ldr	r2, [pc, #32]	; (5bc8 <SysTick_CLKSourceConfig+0x34>)
    5ba8:	f043 0304 	orr.w	r3, r3, #4
    5bac:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
  }
}
    5bae:	e005      	b.n	5bbc <SysTick_CLKSourceConfig+0x28>
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
    5bb0:	4b05      	ldr	r3, [pc, #20]	; (5bc8 <SysTick_CLKSourceConfig+0x34>)
    5bb2:	681b      	ldr	r3, [r3, #0]
    5bb4:	4a04      	ldr	r2, [pc, #16]	; (5bc8 <SysTick_CLKSourceConfig+0x34>)
    5bb6:	f023 0304 	bic.w	r3, r3, #4
    5bba:	6013      	str	r3, [r2, #0]
}
    5bbc:	bf00      	nop
    5bbe:	370c      	adds	r7, #12
    5bc0:	46bd      	mov	sp, r7
    5bc2:	bc80      	pop	{r7}
    5bc4:	4770      	bx	lr
    5bc6:	bf00      	nop
    5bc8:	e000e010 	.word	0xe000e010

00005bcc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    5bcc:	b480      	push	{r7}
    5bce:	b083      	sub	sp, #12
    5bd0:	af00      	add	r7, sp, #0
    5bd2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    5bd4:	687b      	ldr	r3, [r7, #4]
    5bd6:	f103 0208 	add.w	r2, r3, #8
    5bda:	687b      	ldr	r3, [r7, #4]
    5bdc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    5bde:	687b      	ldr	r3, [r7, #4]
    5be0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    5be4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    5be6:	687b      	ldr	r3, [r7, #4]
    5be8:	f103 0208 	add.w	r2, r3, #8
    5bec:	687b      	ldr	r3, [r7, #4]
    5bee:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    5bf0:	687b      	ldr	r3, [r7, #4]
    5bf2:	f103 0208 	add.w	r2, r3, #8
    5bf6:	687b      	ldr	r3, [r7, #4]
    5bf8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    5bfa:	687b      	ldr	r3, [r7, #4]
    5bfc:	2200      	movs	r2, #0
    5bfe:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    5c00:	bf00      	nop
    5c02:	370c      	adds	r7, #12
    5c04:	46bd      	mov	sp, r7
    5c06:	bc80      	pop	{r7}
    5c08:	4770      	bx	lr

00005c0a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    5c0a:	b480      	push	{r7}
    5c0c:	b083      	sub	sp, #12
    5c0e:	af00      	add	r7, sp, #0
    5c10:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    5c12:	687b      	ldr	r3, [r7, #4]
    5c14:	2200      	movs	r2, #0
    5c16:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    5c18:	bf00      	nop
    5c1a:	370c      	adds	r7, #12
    5c1c:	46bd      	mov	sp, r7
    5c1e:	bc80      	pop	{r7}
    5c20:	4770      	bx	lr

00005c22 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    5c22:	b480      	push	{r7}
    5c24:	b085      	sub	sp, #20
    5c26:	af00      	add	r7, sp, #0
    5c28:	6078      	str	r0, [r7, #4]
    5c2a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
    5c2c:	687b      	ldr	r3, [r7, #4]
    5c2e:	685b      	ldr	r3, [r3, #4]
    5c30:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    5c32:	683b      	ldr	r3, [r7, #0]
    5c34:	68fa      	ldr	r2, [r7, #12]
    5c36:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    5c38:	68fb      	ldr	r3, [r7, #12]
    5c3a:	689a      	ldr	r2, [r3, #8]
    5c3c:	683b      	ldr	r3, [r7, #0]
    5c3e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
    5c40:	68fb      	ldr	r3, [r7, #12]
    5c42:	689b      	ldr	r3, [r3, #8]
    5c44:	683a      	ldr	r2, [r7, #0]
    5c46:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
    5c48:	68fb      	ldr	r3, [r7, #12]
    5c4a:	683a      	ldr	r2, [r7, #0]
    5c4c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    5c4e:	683b      	ldr	r3, [r7, #0]
    5c50:	687a      	ldr	r2, [r7, #4]
    5c52:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
    5c54:	687b      	ldr	r3, [r7, #4]
    5c56:	681b      	ldr	r3, [r3, #0]
    5c58:	1c5a      	adds	r2, r3, #1
    5c5a:	687b      	ldr	r3, [r7, #4]
    5c5c:	601a      	str	r2, [r3, #0]
}
    5c5e:	bf00      	nop
    5c60:	3714      	adds	r7, #20
    5c62:	46bd      	mov	sp, r7
    5c64:	bc80      	pop	{r7}
    5c66:	4770      	bx	lr

00005c68 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    5c68:	b480      	push	{r7}
    5c6a:	b085      	sub	sp, #20
    5c6c:	af00      	add	r7, sp, #0
    5c6e:	6078      	str	r0, [r7, #4]
    5c70:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    5c72:	683b      	ldr	r3, [r7, #0]
    5c74:	681b      	ldr	r3, [r3, #0]
    5c76:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    5c78:	68bb      	ldr	r3, [r7, #8]
    5c7a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    5c7e:	d103      	bne.n	5c88 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    5c80:	687b      	ldr	r3, [r7, #4]
    5c82:	691b      	ldr	r3, [r3, #16]
    5c84:	60fb      	str	r3, [r7, #12]
    5c86:	e00c      	b.n	5ca2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    5c88:	687b      	ldr	r3, [r7, #4]
    5c8a:	3308      	adds	r3, #8
    5c8c:	60fb      	str	r3, [r7, #12]
    5c8e:	e002      	b.n	5c96 <vListInsert+0x2e>
    5c90:	68fb      	ldr	r3, [r7, #12]
    5c92:	685b      	ldr	r3, [r3, #4]
    5c94:	60fb      	str	r3, [r7, #12]
    5c96:	68fb      	ldr	r3, [r7, #12]
    5c98:	685b      	ldr	r3, [r3, #4]
    5c9a:	681b      	ldr	r3, [r3, #0]
    5c9c:	68ba      	ldr	r2, [r7, #8]
    5c9e:	429a      	cmp	r2, r3
    5ca0:	d2f6      	bcs.n	5c90 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    5ca2:	68fb      	ldr	r3, [r7, #12]
    5ca4:	685a      	ldr	r2, [r3, #4]
    5ca6:	683b      	ldr	r3, [r7, #0]
    5ca8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    5caa:	683b      	ldr	r3, [r7, #0]
    5cac:	685b      	ldr	r3, [r3, #4]
    5cae:	683a      	ldr	r2, [r7, #0]
    5cb0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
    5cb2:	683b      	ldr	r3, [r7, #0]
    5cb4:	68fa      	ldr	r2, [r7, #12]
    5cb6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
    5cb8:	68fb      	ldr	r3, [r7, #12]
    5cba:	683a      	ldr	r2, [r7, #0]
    5cbc:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    5cbe:	683b      	ldr	r3, [r7, #0]
    5cc0:	687a      	ldr	r2, [r7, #4]
    5cc2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
    5cc4:	687b      	ldr	r3, [r7, #4]
    5cc6:	681b      	ldr	r3, [r3, #0]
    5cc8:	1c5a      	adds	r2, r3, #1
    5cca:	687b      	ldr	r3, [r7, #4]
    5ccc:	601a      	str	r2, [r3, #0]
}
    5cce:	bf00      	nop
    5cd0:	3714      	adds	r7, #20
    5cd2:	46bd      	mov	sp, r7
    5cd4:	bc80      	pop	{r7}
    5cd6:	4770      	bx	lr

00005cd8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    5cd8:	b480      	push	{r7}
    5cda:	b085      	sub	sp, #20
    5cdc:	af00      	add	r7, sp, #0
    5cde:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    5ce0:	687b      	ldr	r3, [r7, #4]
    5ce2:	691b      	ldr	r3, [r3, #16]
    5ce4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    5ce6:	687b      	ldr	r3, [r7, #4]
    5ce8:	685b      	ldr	r3, [r3, #4]
    5cea:	687a      	ldr	r2, [r7, #4]
    5cec:	6892      	ldr	r2, [r2, #8]
    5cee:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    5cf0:	687b      	ldr	r3, [r7, #4]
    5cf2:	689b      	ldr	r3, [r3, #8]
    5cf4:	687a      	ldr	r2, [r7, #4]
    5cf6:	6852      	ldr	r2, [r2, #4]
    5cf8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    5cfa:	68fb      	ldr	r3, [r7, #12]
    5cfc:	685b      	ldr	r3, [r3, #4]
    5cfe:	687a      	ldr	r2, [r7, #4]
    5d00:	429a      	cmp	r2, r3
    5d02:	d103      	bne.n	5d0c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    5d04:	687b      	ldr	r3, [r7, #4]
    5d06:	689a      	ldr	r2, [r3, #8]
    5d08:	68fb      	ldr	r3, [r7, #12]
    5d0a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    5d0c:	687b      	ldr	r3, [r7, #4]
    5d0e:	2200      	movs	r2, #0
    5d10:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
    5d12:	68fb      	ldr	r3, [r7, #12]
    5d14:	681b      	ldr	r3, [r3, #0]
    5d16:	1e5a      	subs	r2, r3, #1
    5d18:	68fb      	ldr	r3, [r7, #12]
    5d1a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
    5d1c:	68fb      	ldr	r3, [r7, #12]
    5d1e:	681b      	ldr	r3, [r3, #0]
}
    5d20:	4618      	mov	r0, r3
    5d22:	3714      	adds	r7, #20
    5d24:	46bd      	mov	sp, r7
    5d26:	bc80      	pop	{r7}
    5d28:	4770      	bx	lr
	...

00005d2c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    5d2c:	b580      	push	{r7, lr}
    5d2e:	b084      	sub	sp, #16
    5d30:	af00      	add	r7, sp, #0
    5d32:	6078      	str	r0, [r7, #4]
    5d34:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    5d36:	687b      	ldr	r3, [r7, #4]
    5d38:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    5d3a:	f002 ffe9 	bl	8d10 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
    5d3e:	68fb      	ldr	r3, [r7, #12]
    5d40:	681a      	ldr	r2, [r3, #0]
    5d42:	68fb      	ldr	r3, [r7, #12]
    5d44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    5d46:	68f9      	ldr	r1, [r7, #12]
    5d48:	6c09      	ldr	r1, [r1, #64]	; 0x40
    5d4a:	fb01 f303 	mul.w	r3, r1, r3
    5d4e:	441a      	add	r2, r3
    5d50:	68fb      	ldr	r3, [r7, #12]
    5d52:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    5d54:	68fb      	ldr	r3, [r7, #12]
    5d56:	2200      	movs	r2, #0
    5d58:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
    5d5a:	68fb      	ldr	r3, [r7, #12]
    5d5c:	681a      	ldr	r2, [r3, #0]
    5d5e:	68fb      	ldr	r3, [r7, #12]
    5d60:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
    5d62:	68fb      	ldr	r3, [r7, #12]
    5d64:	681a      	ldr	r2, [r3, #0]
    5d66:	68fb      	ldr	r3, [r7, #12]
    5d68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    5d6a:	3b01      	subs	r3, #1
    5d6c:	68f9      	ldr	r1, [r7, #12]
    5d6e:	6c09      	ldr	r1, [r1, #64]	; 0x40
    5d70:	fb01 f303 	mul.w	r3, r1, r3
    5d74:	441a      	add	r2, r3
    5d76:	68fb      	ldr	r3, [r7, #12]
    5d78:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
    5d7a:	68fb      	ldr	r3, [r7, #12]
    5d7c:	22ff      	movs	r2, #255	; 0xff
    5d7e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
    5d82:	68fb      	ldr	r3, [r7, #12]
    5d84:	22ff      	movs	r2, #255	; 0xff
    5d86:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
    5d8a:	683b      	ldr	r3, [r7, #0]
    5d8c:	2b00      	cmp	r3, #0
    5d8e:	d114      	bne.n	5dba <xQueueGenericReset+0x8e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    5d90:	68fb      	ldr	r3, [r7, #12]
    5d92:	691b      	ldr	r3, [r3, #16]
    5d94:	2b00      	cmp	r3, #0
    5d96:	d01a      	beq.n	5dce <xQueueGenericReset+0xa2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    5d98:	68fb      	ldr	r3, [r7, #12]
    5d9a:	3310      	adds	r3, #16
    5d9c:	4618      	mov	r0, r3
    5d9e:	f001 fcbd 	bl	771c <xTaskRemoveFromEventList>
    5da2:	4603      	mov	r3, r0
    5da4:	2b00      	cmp	r3, #0
    5da6:	d012      	beq.n	5dce <xQueueGenericReset+0xa2>
				{
					queueYIELD_IF_USING_PREEMPTION();
    5da8:	4b0c      	ldr	r3, [pc, #48]	; (5ddc <xQueueGenericReset+0xb0>)
    5daa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    5dae:	601a      	str	r2, [r3, #0]
    5db0:	f3bf 8f4f 	dsb	sy
    5db4:	f3bf 8f6f 	isb	sy
    5db8:	e009      	b.n	5dce <xQueueGenericReset+0xa2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    5dba:	68fb      	ldr	r3, [r7, #12]
    5dbc:	3310      	adds	r3, #16
    5dbe:	4618      	mov	r0, r3
    5dc0:	f7ff ff04 	bl	5bcc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    5dc4:	68fb      	ldr	r3, [r7, #12]
    5dc6:	3324      	adds	r3, #36	; 0x24
    5dc8:	4618      	mov	r0, r3
    5dca:	f7ff feff 	bl	5bcc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
    5dce:	f002 ffb7 	bl	8d40 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    5dd2:	2301      	movs	r3, #1
}
    5dd4:	4618      	mov	r0, r3
    5dd6:	3710      	adds	r7, #16
    5dd8:	46bd      	mov	sp, r7
    5dda:	bd80      	pop	{r7, pc}
    5ddc:	e000ed04 	.word	0xe000ed04

00005de0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
    5de0:	b580      	push	{r7, lr}
    5de2:	b08a      	sub	sp, #40	; 0x28
    5de4:	af02      	add	r7, sp, #8
    5de6:	60f8      	str	r0, [r7, #12]
    5de8:	60b9      	str	r1, [r7, #8]
    5dea:	4613      	mov	r3, r2
    5dec:	71fb      	strb	r3, [r7, #7]
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

		if( uxItemSize == ( UBaseType_t ) 0 )
    5dee:	68bb      	ldr	r3, [r7, #8]
    5df0:	2b00      	cmp	r3, #0
    5df2:	d102      	bne.n	5dfa <xQueueGenericCreate+0x1a>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
    5df4:	2300      	movs	r3, #0
    5df6:	61fb      	str	r3, [r7, #28]
    5df8:	e004      	b.n	5e04 <xQueueGenericCreate+0x24>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    5dfa:	68fb      	ldr	r3, [r7, #12]
    5dfc:	68ba      	ldr	r2, [r7, #8]
    5dfe:	fb02 f303 	mul.w	r3, r2, r3
    5e02:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
    5e04:	69fb      	ldr	r3, [r7, #28]
    5e06:	3348      	adds	r3, #72	; 0x48
    5e08:	4618      	mov	r0, r3
    5e0a:	f7fa f97f 	bl	10c <pvPortMalloc>
    5e0e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
    5e10:	69bb      	ldr	r3, [r7, #24]
    5e12:	2b00      	cmp	r3, #0
    5e14:	d00b      	beq.n	5e2e <xQueueGenericCreate+0x4e>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
    5e16:	69bb      	ldr	r3, [r7, #24]
    5e18:	3348      	adds	r3, #72	; 0x48
    5e1a:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
    5e1c:	79fa      	ldrb	r2, [r7, #7]
    5e1e:	69bb      	ldr	r3, [r7, #24]
    5e20:	9300      	str	r3, [sp, #0]
    5e22:	4613      	mov	r3, r2
    5e24:	697a      	ldr	r2, [r7, #20]
    5e26:	68b9      	ldr	r1, [r7, #8]
    5e28:	68f8      	ldr	r0, [r7, #12]
    5e2a:	f000 f805 	bl	5e38 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
    5e2e:	69bb      	ldr	r3, [r7, #24]
	}
    5e30:	4618      	mov	r0, r3
    5e32:	3720      	adds	r7, #32
    5e34:	46bd      	mov	sp, r7
    5e36:	bd80      	pop	{r7, pc}

00005e38 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
    5e38:	b580      	push	{r7, lr}
    5e3a:	b084      	sub	sp, #16
    5e3c:	af00      	add	r7, sp, #0
    5e3e:	60f8      	str	r0, [r7, #12]
    5e40:	60b9      	str	r1, [r7, #8]
    5e42:	607a      	str	r2, [r7, #4]
    5e44:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
    5e46:	68bb      	ldr	r3, [r7, #8]
    5e48:	2b00      	cmp	r3, #0
    5e4a:	d103      	bne.n	5e54 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    5e4c:	69bb      	ldr	r3, [r7, #24]
    5e4e:	69ba      	ldr	r2, [r7, #24]
    5e50:	601a      	str	r2, [r3, #0]
    5e52:	e002      	b.n	5e5a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
    5e54:	69bb      	ldr	r3, [r7, #24]
    5e56:	687a      	ldr	r2, [r7, #4]
    5e58:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
    5e5a:	69bb      	ldr	r3, [r7, #24]
    5e5c:	68fa      	ldr	r2, [r7, #12]
    5e5e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
    5e60:	69bb      	ldr	r3, [r7, #24]
    5e62:	68ba      	ldr	r2, [r7, #8]
    5e64:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    5e66:	2101      	movs	r1, #1
    5e68:	69b8      	ldr	r0, [r7, #24]
    5e6a:	f7ff ff5f 	bl	5d2c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
    5e6e:	bf00      	nop
    5e70:	3710      	adds	r7, #16
    5e72:	46bd      	mov	sp, r7
    5e74:	bd80      	pop	{r7, pc}

00005e76 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
    5e76:	b580      	push	{r7, lr}
    5e78:	b082      	sub	sp, #8
    5e7a:	af00      	add	r7, sp, #0
    5e7c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
    5e7e:	687b      	ldr	r3, [r7, #4]
    5e80:	2b00      	cmp	r3, #0
    5e82:	d00e      	beq.n	5ea2 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
    5e84:	687b      	ldr	r3, [r7, #4]
    5e86:	2200      	movs	r2, #0
    5e88:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    5e8a:	687b      	ldr	r3, [r7, #4]
    5e8c:	2200      	movs	r2, #0
    5e8e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
    5e90:	687b      	ldr	r3, [r7, #4]
    5e92:	2200      	movs	r2, #0
    5e94:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
    5e96:	2300      	movs	r3, #0
    5e98:	2200      	movs	r2, #0
    5e9a:	2100      	movs	r1, #0
    5e9c:	6878      	ldr	r0, [r7, #4]
    5e9e:	f000 f81c 	bl	5eda <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
    5ea2:	bf00      	nop
    5ea4:	3708      	adds	r7, #8
    5ea6:	46bd      	mov	sp, r7
    5ea8:	bd80      	pop	{r7, pc}

00005eaa <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
    5eaa:	b580      	push	{r7, lr}
    5eac:	b086      	sub	sp, #24
    5eae:	af00      	add	r7, sp, #0
    5eb0:	4603      	mov	r3, r0
    5eb2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
    5eb4:	2301      	movs	r3, #1
    5eb6:	617b      	str	r3, [r7, #20]
    5eb8:	2300      	movs	r3, #0
    5eba:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
    5ebc:	79fb      	ldrb	r3, [r7, #7]
    5ebe:	461a      	mov	r2, r3
    5ec0:	6939      	ldr	r1, [r7, #16]
    5ec2:	6978      	ldr	r0, [r7, #20]
    5ec4:	f7ff ff8c 	bl	5de0 <xQueueGenericCreate>
    5ec8:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
    5eca:	68f8      	ldr	r0, [r7, #12]
    5ecc:	f7ff ffd3 	bl	5e76 <prvInitialiseMutex>

		return pxNewQueue;
    5ed0:	68fb      	ldr	r3, [r7, #12]
	}
    5ed2:	4618      	mov	r0, r3
    5ed4:	3718      	adds	r7, #24
    5ed6:	46bd      	mov	sp, r7
    5ed8:	bd80      	pop	{r7, pc}

00005eda <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    5eda:	b580      	push	{r7, lr}
    5edc:	b08a      	sub	sp, #40	; 0x28
    5ede:	af00      	add	r7, sp, #0
    5ee0:	60f8      	str	r0, [r7, #12]
    5ee2:	60b9      	str	r1, [r7, #8]
    5ee4:	607a      	str	r2, [r7, #4]
    5ee6:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    5ee8:	2300      	movs	r3, #0
    5eea:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    5eec:	68fb      	ldr	r3, [r7, #12]
    5eee:	623b      	str	r3, [r7, #32]
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    5ef0:	f002 ff0e 	bl	8d10 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    5ef4:	6a3b      	ldr	r3, [r7, #32]
    5ef6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    5ef8:	6a3b      	ldr	r3, [r7, #32]
    5efa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    5efc:	429a      	cmp	r2, r3
    5efe:	d302      	bcc.n	5f06 <xQueueGenericSend+0x2c>
    5f00:	683b      	ldr	r3, [r7, #0]
    5f02:	2b02      	cmp	r3, #2
    5f04:	d129      	bne.n	5f5a <xQueueGenericSend+0x80>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    5f06:	683a      	ldr	r2, [r7, #0]
    5f08:	68b9      	ldr	r1, [r7, #8]
    5f0a:	6a38      	ldr	r0, [r7, #32]
    5f0c:	f000 fc28 	bl	6760 <prvCopyDataToQueue>
    5f10:	61f8      	str	r0, [r7, #28]
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    5f12:	6a3b      	ldr	r3, [r7, #32]
    5f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    5f16:	2b00      	cmp	r3, #0
    5f18:	d010      	beq.n	5f3c <xQueueGenericSend+0x62>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    5f1a:	6a3b      	ldr	r3, [r7, #32]
    5f1c:	3324      	adds	r3, #36	; 0x24
    5f1e:	4618      	mov	r0, r3
    5f20:	f001 fbfc 	bl	771c <xTaskRemoveFromEventList>
    5f24:	4603      	mov	r3, r0
    5f26:	2b00      	cmp	r3, #0
    5f28:	d013      	beq.n	5f52 <xQueueGenericSend+0x78>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    5f2a:	4b40      	ldr	r3, [pc, #256]	; (602c <xQueueGenericSend+0x152>)
    5f2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    5f30:	601a      	str	r2, [r3, #0]
    5f32:	f3bf 8f4f 	dsb	sy
    5f36:	f3bf 8f6f 	isb	sy
    5f3a:	e00a      	b.n	5f52 <xQueueGenericSend+0x78>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
    5f3c:	69fb      	ldr	r3, [r7, #28]
    5f3e:	2b00      	cmp	r3, #0
    5f40:	d007      	beq.n	5f52 <xQueueGenericSend+0x78>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
    5f42:	4b3a      	ldr	r3, [pc, #232]	; (602c <xQueueGenericSend+0x152>)
    5f44:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    5f48:	601a      	str	r2, [r3, #0]
    5f4a:	f3bf 8f4f 	dsb	sy
    5f4e:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    5f52:	f002 fef5 	bl	8d40 <vPortExitCritical>
				return pdPASS;
    5f56:	2301      	movs	r3, #1
    5f58:	e063      	b.n	6022 <xQueueGenericSend+0x148>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    5f5a:	687b      	ldr	r3, [r7, #4]
    5f5c:	2b00      	cmp	r3, #0
    5f5e:	d103      	bne.n	5f68 <xQueueGenericSend+0x8e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    5f60:	f002 feee 	bl	8d40 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    5f64:	2300      	movs	r3, #0
    5f66:	e05c      	b.n	6022 <xQueueGenericSend+0x148>
				}
				else if( xEntryTimeSet == pdFALSE )
    5f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    5f6a:	2b00      	cmp	r3, #0
    5f6c:	d106      	bne.n	5f7c <xQueueGenericSend+0xa2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    5f6e:	f107 0314 	add.w	r3, r7, #20
    5f72:	4618      	mov	r0, r3
    5f74:	f001 fc80 	bl	7878 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    5f78:	2301      	movs	r3, #1
    5f7a:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    5f7c:	f002 fee0 	bl	8d40 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    5f80:	f001 f9c2 	bl	7308 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    5f84:	f002 fec4 	bl	8d10 <vPortEnterCritical>
    5f88:	6a3b      	ldr	r3, [r7, #32]
    5f8a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    5f8e:	b25b      	sxtb	r3, r3
    5f90:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    5f94:	d103      	bne.n	5f9e <xQueueGenericSend+0xc4>
    5f96:	6a3b      	ldr	r3, [r7, #32]
    5f98:	2200      	movs	r2, #0
    5f9a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    5f9e:	6a3b      	ldr	r3, [r7, #32]
    5fa0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    5fa4:	b25b      	sxtb	r3, r3
    5fa6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    5faa:	d103      	bne.n	5fb4 <xQueueGenericSend+0xda>
    5fac:	6a3b      	ldr	r3, [r7, #32]
    5fae:	2200      	movs	r2, #0
    5fb0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    5fb4:	f002 fec4 	bl	8d40 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    5fb8:	1d3a      	adds	r2, r7, #4
    5fba:	f107 0314 	add.w	r3, r7, #20
    5fbe:	4611      	mov	r1, r2
    5fc0:	4618      	mov	r0, r3
    5fc2:	f001 fc6f 	bl	78a4 <xTaskCheckForTimeOut>
    5fc6:	4603      	mov	r3, r0
    5fc8:	2b00      	cmp	r3, #0
    5fca:	d124      	bne.n	6016 <xQueueGenericSend+0x13c>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    5fcc:	6a38      	ldr	r0, [r7, #32]
    5fce:	f000 fcd2 	bl	6976 <prvIsQueueFull>
    5fd2:	4603      	mov	r3, r0
    5fd4:	2b00      	cmp	r3, #0
    5fd6:	d018      	beq.n	600a <xQueueGenericSend+0x130>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    5fd8:	6a3b      	ldr	r3, [r7, #32]
    5fda:	3310      	adds	r3, #16
    5fdc:	687a      	ldr	r2, [r7, #4]
    5fde:	4611      	mov	r1, r2
    5fe0:	4618      	mov	r0, r3
    5fe2:	f001 fb67 	bl	76b4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    5fe6:	6a38      	ldr	r0, [r7, #32]
    5fe8:	f000 fc4a 	bl	6880 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    5fec:	f001 f99a 	bl	7324 <xTaskResumeAll>
    5ff0:	4603      	mov	r3, r0
    5ff2:	2b00      	cmp	r3, #0
    5ff4:	f47f af7c 	bne.w	5ef0 <xQueueGenericSend+0x16>
				{
					portYIELD_WITHIN_API();
    5ff8:	4b0c      	ldr	r3, [pc, #48]	; (602c <xQueueGenericSend+0x152>)
    5ffa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    5ffe:	601a      	str	r2, [r3, #0]
    6000:	f3bf 8f4f 	dsb	sy
    6004:	f3bf 8f6f 	isb	sy
    6008:	e772      	b.n	5ef0 <xQueueGenericSend+0x16>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    600a:	6a38      	ldr	r0, [r7, #32]
    600c:	f000 fc38 	bl	6880 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    6010:	f001 f988 	bl	7324 <xTaskResumeAll>
    6014:	e76c      	b.n	5ef0 <xQueueGenericSend+0x16>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    6016:	6a38      	ldr	r0, [r7, #32]
    6018:	f000 fc32 	bl	6880 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    601c:	f001 f982 	bl	7324 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    6020:	2300      	movs	r3, #0
		}
	}
}
    6022:	4618      	mov	r0, r3
    6024:	3728      	adds	r7, #40	; 0x28
    6026:	46bd      	mov	sp, r7
    6028:	bd80      	pop	{r7, pc}
    602a:	bf00      	nop
    602c:	e000ed04 	.word	0xe000ed04

00006030 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    6030:	b580      	push	{r7, lr}
    6032:	b08c      	sub	sp, #48	; 0x30
    6034:	af00      	add	r7, sp, #0
    6036:	60f8      	str	r0, [r7, #12]
    6038:	60b9      	str	r1, [r7, #8]
    603a:	607a      	str	r2, [r7, #4]
    603c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    603e:	68fb      	ldr	r3, [r7, #12]
    6040:	62bb      	str	r3, [r7, #40]	; 0x28

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
    6042:	f3ef 8211 	mrs	r2, BASEPRI
    6046:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    604a:	f383 8811 	msr	BASEPRI, r3
    604e:	f3bf 8f6f 	isb	sy
    6052:	f3bf 8f4f 	dsb	sy
    6056:	61fa      	str	r2, [r7, #28]
    6058:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
    605a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    605c:	627b      	str	r3, [r7, #36]	; 0x24
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    605e:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6060:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    6062:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6064:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    6066:	429a      	cmp	r2, r3
    6068:	d302      	bcc.n	6070 <xQueueGenericSendFromISR+0x40>
    606a:	683b      	ldr	r3, [r7, #0]
    606c:	2b02      	cmp	r3, #2
    606e:	d12c      	bne.n	60ca <xQueueGenericSendFromISR+0x9a>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
    6070:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6072:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    6076:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    607a:	683a      	ldr	r2, [r7, #0]
    607c:	68b9      	ldr	r1, [r7, #8]
    607e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
    6080:	f000 fb6e 	bl	6760 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
    6084:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
    6088:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    608c:	d112      	bne.n	60b4 <xQueueGenericSendFromISR+0x84>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    608e:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    6092:	2b00      	cmp	r3, #0
    6094:	d016      	beq.n	60c4 <xQueueGenericSendFromISR+0x94>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    6096:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6098:	3324      	adds	r3, #36	; 0x24
    609a:	4618      	mov	r0, r3
    609c:	f001 fb3e 	bl	771c <xTaskRemoveFromEventList>
    60a0:	4603      	mov	r3, r0
    60a2:	2b00      	cmp	r3, #0
    60a4:	d00e      	beq.n	60c4 <xQueueGenericSendFromISR+0x94>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    60a6:	687b      	ldr	r3, [r7, #4]
    60a8:	2b00      	cmp	r3, #0
    60aa:	d00b      	beq.n	60c4 <xQueueGenericSendFromISR+0x94>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    60ac:	687b      	ldr	r3, [r7, #4]
    60ae:	2201      	movs	r2, #1
    60b0:	601a      	str	r2, [r3, #0]
    60b2:	e007      	b.n	60c4 <xQueueGenericSendFromISR+0x94>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
    60b4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
    60b8:	3301      	adds	r3, #1
    60ba:	b2db      	uxtb	r3, r3
    60bc:	b25a      	sxtb	r2, r3
    60be:	6abb      	ldr	r3, [r7, #40]	; 0x28
    60c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
    60c4:	2301      	movs	r3, #1
    60c6:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
    60c8:	e001      	b.n	60ce <xQueueGenericSendFromISR+0x9e>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    60ca:	2300      	movs	r3, #0
    60cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    60ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    60d0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
    60d2:	697b      	ldr	r3, [r7, #20]
    60d4:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    60d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
    60da:	4618      	mov	r0, r3
    60dc:	3730      	adds	r7, #48	; 0x30
    60de:	46bd      	mov	sp, r7
    60e0:	bd80      	pop	{r7, pc}

000060e2 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
    60e2:	b580      	push	{r7, lr}
    60e4:	b08a      	sub	sp, #40	; 0x28
    60e6:	af00      	add	r7, sp, #0
    60e8:	6078      	str	r0, [r7, #4]
    60ea:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    60ec:	687b      	ldr	r3, [r7, #4]
    60ee:	623b      	str	r3, [r7, #32]
	__asm volatile
    60f0:	f3ef 8211 	mrs	r2, BASEPRI
    60f4:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    60f8:	f383 8811 	msr	BASEPRI, r3
    60fc:	f3bf 8f6f 	isb	sy
    6100:	f3bf 8f4f 	dsb	sy
    6104:	613a      	str	r2, [r7, #16]
    6106:	60fb      	str	r3, [r7, #12]
	return ulOriginalBASEPRI;
    6108:	693b      	ldr	r3, [r7, #16]
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    610a:	61fb      	str	r3, [r7, #28]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    610c:	6a3b      	ldr	r3, [r7, #32]
    610e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    6110:	61bb      	str	r3, [r7, #24]

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
    6112:	6a3b      	ldr	r3, [r7, #32]
    6114:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    6116:	69ba      	ldr	r2, [r7, #24]
    6118:	429a      	cmp	r2, r3
    611a:	d229      	bcs.n	6170 <xQueueGiveFromISR+0x8e>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
    611c:	6a3b      	ldr	r3, [r7, #32]
    611e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    6122:	75fb      	strb	r3, [r7, #23]
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
    6124:	69bb      	ldr	r3, [r7, #24]
    6126:	1c5a      	adds	r2, r3, #1
    6128:	6a3b      	ldr	r3, [r7, #32]
    612a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
    612c:	f997 3017 	ldrsb.w	r3, [r7, #23]
    6130:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    6134:	d112      	bne.n	615c <xQueueGiveFromISR+0x7a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    6136:	6a3b      	ldr	r3, [r7, #32]
    6138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    613a:	2b00      	cmp	r3, #0
    613c:	d015      	beq.n	616a <xQueueGiveFromISR+0x88>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    613e:	6a3b      	ldr	r3, [r7, #32]
    6140:	3324      	adds	r3, #36	; 0x24
    6142:	4618      	mov	r0, r3
    6144:	f001 faea 	bl	771c <xTaskRemoveFromEventList>
    6148:	4603      	mov	r3, r0
    614a:	2b00      	cmp	r3, #0
    614c:	d00d      	beq.n	616a <xQueueGiveFromISR+0x88>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    614e:	683b      	ldr	r3, [r7, #0]
    6150:	2b00      	cmp	r3, #0
    6152:	d00a      	beq.n	616a <xQueueGiveFromISR+0x88>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    6154:	683b      	ldr	r3, [r7, #0]
    6156:	2201      	movs	r2, #1
    6158:	601a      	str	r2, [r3, #0]
    615a:	e006      	b.n	616a <xQueueGiveFromISR+0x88>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
    615c:	7dfb      	ldrb	r3, [r7, #23]
    615e:	3301      	adds	r3, #1
    6160:	b2db      	uxtb	r3, r3
    6162:	b25a      	sxtb	r2, r3
    6164:	6a3b      	ldr	r3, [r7, #32]
    6166:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
    616a:	2301      	movs	r3, #1
    616c:	627b      	str	r3, [r7, #36]	; 0x24
    616e:	e001      	b.n	6174 <xQueueGiveFromISR+0x92>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    6170:	2300      	movs	r3, #0
    6172:	627b      	str	r3, [r7, #36]	; 0x24
    6174:	69fb      	ldr	r3, [r7, #28]
    6176:	60bb      	str	r3, [r7, #8]
	__asm volatile
    6178:	68bb      	ldr	r3, [r7, #8]
    617a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    617e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
    6180:	4618      	mov	r0, r3
    6182:	3728      	adds	r7, #40	; 0x28
    6184:	46bd      	mov	sp, r7
    6186:	bd80      	pop	{r7, pc}

00006188 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
    6188:	b580      	push	{r7, lr}
    618a:	b08a      	sub	sp, #40	; 0x28
    618c:	af00      	add	r7, sp, #0
    618e:	60f8      	str	r0, [r7, #12]
    6190:	60b9      	str	r1, [r7, #8]
    6192:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
    6194:	2300      	movs	r3, #0
    6196:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    6198:	68fb      	ldr	r3, [r7, #12]
    619a:	623b      	str	r3, [r7, #32]
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    619c:	f002 fdb8 	bl	8d10 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    61a0:	6a3b      	ldr	r3, [r7, #32]
    61a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    61a4:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    61a6:	69fb      	ldr	r3, [r7, #28]
    61a8:	2b00      	cmp	r3, #0
    61aa:	d01f      	beq.n	61ec <xQueueReceive+0x64>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
    61ac:	68b9      	ldr	r1, [r7, #8]
    61ae:	6a38      	ldr	r0, [r7, #32]
    61b0:	f000 fb40 	bl	6834 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
    61b4:	69fb      	ldr	r3, [r7, #28]
    61b6:	1e5a      	subs	r2, r3, #1
    61b8:	6a3b      	ldr	r3, [r7, #32]
    61ba:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    61bc:	6a3b      	ldr	r3, [r7, #32]
    61be:	691b      	ldr	r3, [r3, #16]
    61c0:	2b00      	cmp	r3, #0
    61c2:	d00f      	beq.n	61e4 <xQueueReceive+0x5c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    61c4:	6a3b      	ldr	r3, [r7, #32]
    61c6:	3310      	adds	r3, #16
    61c8:	4618      	mov	r0, r3
    61ca:	f001 faa7 	bl	771c <xTaskRemoveFromEventList>
    61ce:	4603      	mov	r3, r0
    61d0:	2b00      	cmp	r3, #0
    61d2:	d007      	beq.n	61e4 <xQueueReceive+0x5c>
					{
						queueYIELD_IF_USING_PREEMPTION();
    61d4:	4b3c      	ldr	r3, [pc, #240]	; (62c8 <xQueueReceive+0x140>)
    61d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    61da:	601a      	str	r2, [r3, #0]
    61dc:	f3bf 8f4f 	dsb	sy
    61e0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
    61e4:	f002 fdac 	bl	8d40 <vPortExitCritical>
				return pdPASS;
    61e8:	2301      	movs	r3, #1
    61ea:	e069      	b.n	62c0 <xQueueReceive+0x138>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    61ec:	687b      	ldr	r3, [r7, #4]
    61ee:	2b00      	cmp	r3, #0
    61f0:	d103      	bne.n	61fa <xQueueReceive+0x72>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    61f2:	f002 fda5 	bl	8d40 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    61f6:	2300      	movs	r3, #0
    61f8:	e062      	b.n	62c0 <xQueueReceive+0x138>
				}
				else if( xEntryTimeSet == pdFALSE )
    61fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    61fc:	2b00      	cmp	r3, #0
    61fe:	d106      	bne.n	620e <xQueueReceive+0x86>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    6200:	f107 0314 	add.w	r3, r7, #20
    6204:	4618      	mov	r0, r3
    6206:	f001 fb37 	bl	7878 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    620a:	2301      	movs	r3, #1
    620c:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    620e:	f002 fd97 	bl	8d40 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    6212:	f001 f879 	bl	7308 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    6216:	f002 fd7b 	bl	8d10 <vPortEnterCritical>
    621a:	6a3b      	ldr	r3, [r7, #32]
    621c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    6220:	b25b      	sxtb	r3, r3
    6222:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    6226:	d103      	bne.n	6230 <xQueueReceive+0xa8>
    6228:	6a3b      	ldr	r3, [r7, #32]
    622a:	2200      	movs	r2, #0
    622c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    6230:	6a3b      	ldr	r3, [r7, #32]
    6232:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    6236:	b25b      	sxtb	r3, r3
    6238:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    623c:	d103      	bne.n	6246 <xQueueReceive+0xbe>
    623e:	6a3b      	ldr	r3, [r7, #32]
    6240:	2200      	movs	r2, #0
    6242:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    6246:	f002 fd7b 	bl	8d40 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    624a:	1d3a      	adds	r2, r7, #4
    624c:	f107 0314 	add.w	r3, r7, #20
    6250:	4611      	mov	r1, r2
    6252:	4618      	mov	r0, r3
    6254:	f001 fb26 	bl	78a4 <xTaskCheckForTimeOut>
    6258:	4603      	mov	r3, r0
    625a:	2b00      	cmp	r3, #0
    625c:	d123      	bne.n	62a6 <xQueueReceive+0x11e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    625e:	6a38      	ldr	r0, [r7, #32]
    6260:	f000 fb60 	bl	6924 <prvIsQueueEmpty>
    6264:	4603      	mov	r3, r0
    6266:	2b00      	cmp	r3, #0
    6268:	d017      	beq.n	629a <xQueueReceive+0x112>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    626a:	6a3b      	ldr	r3, [r7, #32]
    626c:	3324      	adds	r3, #36	; 0x24
    626e:	687a      	ldr	r2, [r7, #4]
    6270:	4611      	mov	r1, r2
    6272:	4618      	mov	r0, r3
    6274:	f001 fa1e 	bl	76b4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    6278:	6a38      	ldr	r0, [r7, #32]
    627a:	f000 fb01 	bl	6880 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    627e:	f001 f851 	bl	7324 <xTaskResumeAll>
    6282:	4603      	mov	r3, r0
    6284:	2b00      	cmp	r3, #0
    6286:	d189      	bne.n	619c <xQueueReceive+0x14>
				{
					portYIELD_WITHIN_API();
    6288:	4b0f      	ldr	r3, [pc, #60]	; (62c8 <xQueueReceive+0x140>)
    628a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    628e:	601a      	str	r2, [r3, #0]
    6290:	f3bf 8f4f 	dsb	sy
    6294:	f3bf 8f6f 	isb	sy
    6298:	e780      	b.n	619c <xQueueReceive+0x14>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
    629a:	6a38      	ldr	r0, [r7, #32]
    629c:	f000 faf0 	bl	6880 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    62a0:	f001 f840 	bl	7324 <xTaskResumeAll>
    62a4:	e77a      	b.n	619c <xQueueReceive+0x14>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
    62a6:	6a38      	ldr	r0, [r7, #32]
    62a8:	f000 faea 	bl	6880 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    62ac:	f001 f83a 	bl	7324 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    62b0:	6a38      	ldr	r0, [r7, #32]
    62b2:	f000 fb37 	bl	6924 <prvIsQueueEmpty>
    62b6:	4603      	mov	r3, r0
    62b8:	2b00      	cmp	r3, #0
    62ba:	f43f af6f 	beq.w	619c <xQueueReceive+0x14>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
    62be:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
    62c0:	4618      	mov	r0, r3
    62c2:	3728      	adds	r7, #40	; 0x28
    62c4:	46bd      	mov	sp, r7
    62c6:	bd80      	pop	{r7, pc}
    62c8:	e000ed04 	.word	0xe000ed04

000062cc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
    62cc:	b580      	push	{r7, lr}
    62ce:	b08a      	sub	sp, #40	; 0x28
    62d0:	af00      	add	r7, sp, #0
    62d2:	6078      	str	r0, [r7, #4]
    62d4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
    62d6:	2300      	movs	r3, #0
    62d8:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    62da:	687b      	ldr	r3, [r7, #4]
    62dc:	61fb      	str	r3, [r7, #28]

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
    62de:	2300      	movs	r3, #0
    62e0:	623b      	str	r3, [r7, #32]
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    62e2:	f002 fd15 	bl	8d10 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
    62e6:	69fb      	ldr	r3, [r7, #28]
    62e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    62ea:	61bb      	str	r3, [r7, #24]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
    62ec:	69bb      	ldr	r3, [r7, #24]
    62ee:	2b00      	cmp	r3, #0
    62f0:	d024      	beq.n	633c <xQueueSemaphoreTake+0x70>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
    62f2:	69bb      	ldr	r3, [r7, #24]
    62f4:	1e5a      	subs	r2, r3, #1
    62f6:	69fb      	ldr	r3, [r7, #28]
    62f8:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    62fa:	69fb      	ldr	r3, [r7, #28]
    62fc:	681b      	ldr	r3, [r3, #0]
    62fe:	2b00      	cmp	r3, #0
    6300:	d104      	bne.n	630c <xQueueSemaphoreTake+0x40>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    6302:	f001 fd67 	bl	7dd4 <pvTaskIncrementMutexHeldCount>
    6306:	4602      	mov	r2, r0
    6308:	69fb      	ldr	r3, [r7, #28]
    630a:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    630c:	69fb      	ldr	r3, [r7, #28]
    630e:	691b      	ldr	r3, [r3, #16]
    6310:	2b00      	cmp	r3, #0
    6312:	d00f      	beq.n	6334 <xQueueSemaphoreTake+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    6314:	69fb      	ldr	r3, [r7, #28]
    6316:	3310      	adds	r3, #16
    6318:	4618      	mov	r0, r3
    631a:	f001 f9ff 	bl	771c <xTaskRemoveFromEventList>
    631e:	4603      	mov	r3, r0
    6320:	2b00      	cmp	r3, #0
    6322:	d007      	beq.n	6334 <xQueueSemaphoreTake+0x68>
					{
						queueYIELD_IF_USING_PREEMPTION();
    6324:	4b4c      	ldr	r3, [pc, #304]	; (6458 <xQueueSemaphoreTake+0x18c>)
    6326:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    632a:	601a      	str	r2, [r3, #0]
    632c:	f3bf 8f4f 	dsb	sy
    6330:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
    6334:	f002 fd04 	bl	8d40 <vPortExitCritical>
				return pdPASS;
    6338:	2301      	movs	r3, #1
    633a:	e089      	b.n	6450 <xQueueSemaphoreTake+0x184>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    633c:	683b      	ldr	r3, [r7, #0]
    633e:	2b00      	cmp	r3, #0
    6340:	d103      	bne.n	634a <xQueueSemaphoreTake+0x7e>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
    6342:	f002 fcfd 	bl	8d40 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    6346:	2300      	movs	r3, #0
    6348:	e082      	b.n	6450 <xQueueSemaphoreTake+0x184>
				}
				else if( xEntryTimeSet == pdFALSE )
    634a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    634c:	2b00      	cmp	r3, #0
    634e:	d106      	bne.n	635e <xQueueSemaphoreTake+0x92>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    6350:	f107 030c 	add.w	r3, r7, #12
    6354:	4618      	mov	r0, r3
    6356:	f001 fa8f 	bl	7878 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    635a:	2301      	movs	r3, #1
    635c:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    635e:	f002 fcef 	bl	8d40 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
    6362:	f000 ffd1 	bl	7308 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    6366:	f002 fcd3 	bl	8d10 <vPortEnterCritical>
    636a:	69fb      	ldr	r3, [r7, #28]
    636c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    6370:	b25b      	sxtb	r3, r3
    6372:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    6376:	d103      	bne.n	6380 <xQueueSemaphoreTake+0xb4>
    6378:	69fb      	ldr	r3, [r7, #28]
    637a:	2200      	movs	r2, #0
    637c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    6380:	69fb      	ldr	r3, [r7, #28]
    6382:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    6386:	b25b      	sxtb	r3, r3
    6388:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    638c:	d103      	bne.n	6396 <xQueueSemaphoreTake+0xca>
    638e:	69fb      	ldr	r3, [r7, #28]
    6390:	2200      	movs	r2, #0
    6392:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    6396:	f002 fcd3 	bl	8d40 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    639a:	463a      	mov	r2, r7
    639c:	f107 030c 	add.w	r3, r7, #12
    63a0:	4611      	mov	r1, r2
    63a2:	4618      	mov	r0, r3
    63a4:	f001 fa7e 	bl	78a4 <xTaskCheckForTimeOut>
    63a8:	4603      	mov	r3, r0
    63aa:	2b00      	cmp	r3, #0
    63ac:	d132      	bne.n	6414 <xQueueSemaphoreTake+0x148>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    63ae:	69f8      	ldr	r0, [r7, #28]
    63b0:	f000 fab8 	bl	6924 <prvIsQueueEmpty>
    63b4:	4603      	mov	r3, r0
    63b6:	2b00      	cmp	r3, #0
    63b8:	d026      	beq.n	6408 <xQueueSemaphoreTake+0x13c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    63ba:	69fb      	ldr	r3, [r7, #28]
    63bc:	681b      	ldr	r3, [r3, #0]
    63be:	2b00      	cmp	r3, #0
    63c0:	d109      	bne.n	63d6 <xQueueSemaphoreTake+0x10a>
					{
						taskENTER_CRITICAL();
    63c2:	f002 fca5 	bl	8d10 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
    63c6:	69fb      	ldr	r3, [r7, #28]
    63c8:	685b      	ldr	r3, [r3, #4]
    63ca:	4618      	mov	r0, r3
    63cc:	f001 fb82 	bl	7ad4 <xTaskPriorityInherit>
    63d0:	6238      	str	r0, [r7, #32]
						}
						taskEXIT_CRITICAL();
    63d2:	f002 fcb5 	bl	8d40 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    63d6:	69fb      	ldr	r3, [r7, #28]
    63d8:	3324      	adds	r3, #36	; 0x24
    63da:	683a      	ldr	r2, [r7, #0]
    63dc:	4611      	mov	r1, r2
    63de:	4618      	mov	r0, r3
    63e0:	f001 f968 	bl	76b4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    63e4:	69f8      	ldr	r0, [r7, #28]
    63e6:	f000 fa4b 	bl	6880 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    63ea:	f000 ff9b 	bl	7324 <xTaskResumeAll>
    63ee:	4603      	mov	r3, r0
    63f0:	2b00      	cmp	r3, #0
    63f2:	f47f af76 	bne.w	62e2 <xQueueSemaphoreTake+0x16>
				{
					portYIELD_WITHIN_API();
    63f6:	4b18      	ldr	r3, [pc, #96]	; (6458 <xQueueSemaphoreTake+0x18c>)
    63f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    63fc:	601a      	str	r2, [r3, #0]
    63fe:	f3bf 8f4f 	dsb	sy
    6402:	f3bf 8f6f 	isb	sy
    6406:	e76c      	b.n	62e2 <xQueueSemaphoreTake+0x16>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
    6408:	69f8      	ldr	r0, [r7, #28]
    640a:	f000 fa39 	bl	6880 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    640e:	f000 ff89 	bl	7324 <xTaskResumeAll>
    6412:	e766      	b.n	62e2 <xQueueSemaphoreTake+0x16>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
    6414:	69f8      	ldr	r0, [r7, #28]
    6416:	f000 fa33 	bl	6880 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    641a:	f000 ff83 	bl	7324 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    641e:	69f8      	ldr	r0, [r7, #28]
    6420:	f000 fa80 	bl	6924 <prvIsQueueEmpty>
    6424:	4603      	mov	r3, r0
    6426:	2b00      	cmp	r3, #0
    6428:	f43f af5b 	beq.w	62e2 <xQueueSemaphoreTake+0x16>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
    642c:	6a3b      	ldr	r3, [r7, #32]
    642e:	2b00      	cmp	r3, #0
    6430:	d00d      	beq.n	644e <xQueueSemaphoreTake+0x182>
					{
						taskENTER_CRITICAL();
    6432:	f002 fc6d 	bl	8d10 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
    6436:	69f8      	ldr	r0, [r7, #28]
    6438:	f000 f97b 	bl	6732 <prvGetDisinheritPriorityAfterTimeout>
    643c:	6178      	str	r0, [r7, #20]
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
    643e:	69fb      	ldr	r3, [r7, #28]
    6440:	685b      	ldr	r3, [r3, #4]
    6442:	6979      	ldr	r1, [r7, #20]
    6444:	4618      	mov	r0, r3
    6446:	f001 fc2f 	bl	7ca8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
    644a:	f002 fc79 	bl	8d40 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
    644e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
    6450:	4618      	mov	r0, r3
    6452:	3728      	adds	r7, #40	; 0x28
    6454:	46bd      	mov	sp, r7
    6456:	bd80      	pop	{r7, pc}
    6458:	e000ed04 	.word	0xe000ed04

0000645c <xQueuePeek>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeek( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
    645c:	b580      	push	{r7, lr}
    645e:	b08a      	sub	sp, #40	; 0x28
    6460:	af00      	add	r7, sp, #0
    6462:	60f8      	str	r0, [r7, #12]
    6464:	60b9      	str	r1, [r7, #8]
    6466:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
    6468:	2300      	movs	r3, #0
    646a:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    646c:	68fb      	ldr	r3, [r7, #12]
    646e:	623b      	str	r3, [r7, #32]
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    6470:	f002 fc4e 	bl	8d10 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    6474:	6a3b      	ldr	r3, [r7, #32]
    6476:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    6478:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    647a:	69fb      	ldr	r3, [r7, #28]
    647c:	2b00      	cmp	r3, #0
    647e:	d021      	beq.n	64c4 <xQueuePeek+0x68>
			{
				/* Remember the read position so it can be reset after the data
				is read from the queue as this function is only peeking the
				data, not removing it. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    6480:	6a3b      	ldr	r3, [r7, #32]
    6482:	68db      	ldr	r3, [r3, #12]
    6484:	61bb      	str	r3, [r7, #24]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    6486:	68b9      	ldr	r1, [r7, #8]
    6488:	6a38      	ldr	r0, [r7, #32]
    648a:	f000 f9d3 	bl	6834 <prvCopyDataFromQueue>
				traceQUEUE_PEEK( pxQueue );

				/* The data is not being removed, so reset the read pointer. */
				pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    648e:	6a3b      	ldr	r3, [r7, #32]
    6490:	69ba      	ldr	r2, [r7, #24]
    6492:	60da      	str	r2, [r3, #12]

				/* The data is being left in the queue, so see if there are
				any other tasks waiting for the data. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    6494:	6a3b      	ldr	r3, [r7, #32]
    6496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    6498:	2b00      	cmp	r3, #0
    649a:	d00f      	beq.n	64bc <xQueuePeek+0x60>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    649c:	6a3b      	ldr	r3, [r7, #32]
    649e:	3324      	adds	r3, #36	; 0x24
    64a0:	4618      	mov	r0, r3
    64a2:	f001 f93b 	bl	771c <xTaskRemoveFromEventList>
    64a6:	4603      	mov	r3, r0
    64a8:	2b00      	cmp	r3, #0
    64aa:	d007      	beq.n	64bc <xQueuePeek+0x60>
					{
						/* The task waiting has a higher priority than this task. */
						queueYIELD_IF_USING_PREEMPTION();
    64ac:	4b3c      	ldr	r3, [pc, #240]	; (65a0 <xQueuePeek+0x144>)
    64ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    64b2:	601a      	str	r2, [r3, #0]
    64b4:	f3bf 8f4f 	dsb	sy
    64b8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
    64bc:	f002 fc40 	bl	8d40 <vPortExitCritical>
				return pdPASS;
    64c0:	2301      	movs	r3, #1
    64c2:	e069      	b.n	6598 <xQueuePeek+0x13c>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    64c4:	687b      	ldr	r3, [r7, #4]
    64c6:	2b00      	cmp	r3, #0
    64c8:	d103      	bne.n	64d2 <xQueuePeek+0x76>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    64ca:	f002 fc39 	bl	8d40 <vPortExitCritical>
					traceQUEUE_PEEK_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    64ce:	2300      	movs	r3, #0
    64d0:	e062      	b.n	6598 <xQueuePeek+0x13c>
				}
				else if( xEntryTimeSet == pdFALSE )
    64d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    64d4:	2b00      	cmp	r3, #0
    64d6:	d106      	bne.n	64e6 <xQueuePeek+0x8a>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure ready to enter the blocked
					state. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    64d8:	f107 0310 	add.w	r3, r7, #16
    64dc:	4618      	mov	r0, r3
    64de:	f001 f9cb 	bl	7878 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    64e2:	2301      	movs	r3, #1
    64e4:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    64e6:	f002 fc2b 	bl	8d40 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    64ea:	f000 ff0d 	bl	7308 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    64ee:	f002 fc0f 	bl	8d10 <vPortEnterCritical>
    64f2:	6a3b      	ldr	r3, [r7, #32]
    64f4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    64f8:	b25b      	sxtb	r3, r3
    64fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    64fe:	d103      	bne.n	6508 <xQueuePeek+0xac>
    6500:	6a3b      	ldr	r3, [r7, #32]
    6502:	2200      	movs	r2, #0
    6504:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    6508:	6a3b      	ldr	r3, [r7, #32]
    650a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    650e:	b25b      	sxtb	r3, r3
    6510:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    6514:	d103      	bne.n	651e <xQueuePeek+0xc2>
    6516:	6a3b      	ldr	r3, [r7, #32]
    6518:	2200      	movs	r2, #0
    651a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    651e:	f002 fc0f 	bl	8d40 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    6522:	1d3a      	adds	r2, r7, #4
    6524:	f107 0310 	add.w	r3, r7, #16
    6528:	4611      	mov	r1, r2
    652a:	4618      	mov	r0, r3
    652c:	f001 f9ba 	bl	78a4 <xTaskCheckForTimeOut>
    6530:	4603      	mov	r3, r0
    6532:	2b00      	cmp	r3, #0
    6534:	d123      	bne.n	657e <xQueuePeek+0x122>
		{
			/* Timeout has not expired yet, check to see if there is data in the
			queue now, and if not enter the Blocked state to wait for data. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    6536:	6a38      	ldr	r0, [r7, #32]
    6538:	f000 f9f4 	bl	6924 <prvIsQueueEmpty>
    653c:	4603      	mov	r3, r0
    653e:	2b00      	cmp	r3, #0
    6540:	d017      	beq.n	6572 <xQueuePeek+0x116>
			{
				traceBLOCKING_ON_QUEUE_PEEK( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    6542:	6a3b      	ldr	r3, [r7, #32]
    6544:	3324      	adds	r3, #36	; 0x24
    6546:	687a      	ldr	r2, [r7, #4]
    6548:	4611      	mov	r1, r2
    654a:	4618      	mov	r0, r3
    654c:	f001 f8b2 	bl	76b4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    6550:	6a38      	ldr	r0, [r7, #32]
    6552:	f000 f995 	bl	6880 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    6556:	f000 fee5 	bl	7324 <xTaskResumeAll>
    655a:	4603      	mov	r3, r0
    655c:	2b00      	cmp	r3, #0
    655e:	d187      	bne.n	6470 <xQueuePeek+0x14>
				{
					portYIELD_WITHIN_API();
    6560:	4b0f      	ldr	r3, [pc, #60]	; (65a0 <xQueuePeek+0x144>)
    6562:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    6566:	601a      	str	r2, [r3, #0]
    6568:	f3bf 8f4f 	dsb	sy
    656c:	f3bf 8f6f 	isb	sy
    6570:	e77e      	b.n	6470 <xQueuePeek+0x14>
			}
			else
			{
				/* There is data in the queue now, so don't enter the blocked
				state, instead return to try and obtain the data. */
				prvUnlockQueue( pxQueue );
    6572:	6a38      	ldr	r0, [r7, #32]
    6574:	f000 f984 	bl	6880 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    6578:	f000 fed4 	bl	7324 <xTaskResumeAll>
    657c:	e778      	b.n	6470 <xQueuePeek+0x14>
		}
		else
		{
			/* The timeout has expired.  If there is still no data in the queue
			exit, otherwise go back and try to read the data again. */
			prvUnlockQueue( pxQueue );
    657e:	6a38      	ldr	r0, [r7, #32]
    6580:	f000 f97e 	bl	6880 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    6584:	f000 fece 	bl	7324 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    6588:	6a38      	ldr	r0, [r7, #32]
    658a:	f000 f9cb 	bl	6924 <prvIsQueueEmpty>
    658e:	4603      	mov	r3, r0
    6590:	2b00      	cmp	r3, #0
    6592:	f43f af6d 	beq.w	6470 <xQueuePeek+0x14>
			{
				traceQUEUE_PEEK_FAILED( pxQueue );
				return errQUEUE_EMPTY;
    6596:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
    6598:	4618      	mov	r0, r3
    659a:	3728      	adds	r7, #40	; 0x28
    659c:	46bd      	mov	sp, r7
    659e:	bd80      	pop	{r7, pc}
    65a0:	e000ed04 	.word	0xe000ed04

000065a4 <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
    65a4:	b580      	push	{r7, lr}
    65a6:	b08c      	sub	sp, #48	; 0x30
    65a8:	af00      	add	r7, sp, #0
    65aa:	60f8      	str	r0, [r7, #12]
    65ac:	60b9      	str	r1, [r7, #8]
    65ae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    65b0:	68fb      	ldr	r3, [r7, #12]
    65b2:	62bb      	str	r3, [r7, #40]	; 0x28
	__asm volatile
    65b4:	f3ef 8211 	mrs	r2, BASEPRI
    65b8:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    65bc:	f383 8811 	msr	BASEPRI, r3
    65c0:	f3bf 8f6f 	isb	sy
    65c4:	f3bf 8f4f 	dsb	sy
    65c8:	61ba      	str	r2, [r7, #24]
    65ca:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
    65cc:	69bb      	ldr	r3, [r7, #24]
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    65ce:	627b      	str	r3, [r7, #36]	; 0x24
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    65d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
    65d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    65d4:	623b      	str	r3, [r7, #32]

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    65d6:	6a3b      	ldr	r3, [r7, #32]
    65d8:	2b00      	cmp	r3, #0
    65da:	d02d      	beq.n	6638 <xQueueReceiveFromISR+0x94>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
    65dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
    65de:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    65e2:	77fb      	strb	r3, [r7, #31]

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
    65e4:	68b9      	ldr	r1, [r7, #8]
    65e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
    65e8:	f000 f924 	bl	6834 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
    65ec:	6a3b      	ldr	r3, [r7, #32]
    65ee:	1e5a      	subs	r2, r3, #1
    65f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
    65f2:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
    65f4:	f997 301f 	ldrsb.w	r3, [r7, #31]
    65f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    65fc:	d112      	bne.n	6624 <xQueueReceiveFromISR+0x80>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    65fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6600:	691b      	ldr	r3, [r3, #16]
    6602:	2b00      	cmp	r3, #0
    6604:	d015      	beq.n	6632 <xQueueReceiveFromISR+0x8e>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    6606:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6608:	3310      	adds	r3, #16
    660a:	4618      	mov	r0, r3
    660c:	f001 f886 	bl	771c <xTaskRemoveFromEventList>
    6610:	4603      	mov	r3, r0
    6612:	2b00      	cmp	r3, #0
    6614:	d00d      	beq.n	6632 <xQueueReceiveFromISR+0x8e>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
    6616:	687b      	ldr	r3, [r7, #4]
    6618:	2b00      	cmp	r3, #0
    661a:	d00a      	beq.n	6632 <xQueueReceiveFromISR+0x8e>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
    661c:	687b      	ldr	r3, [r7, #4]
    661e:	2201      	movs	r2, #1
    6620:	601a      	str	r2, [r3, #0]
    6622:	e006      	b.n	6632 <xQueueReceiveFromISR+0x8e>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
    6624:	7ffb      	ldrb	r3, [r7, #31]
    6626:	3301      	adds	r3, #1
    6628:	b2db      	uxtb	r3, r3
    662a:	b25a      	sxtb	r2, r3
    662c:	6abb      	ldr	r3, [r7, #40]	; 0x28
    662e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
    6632:	2301      	movs	r3, #1
    6634:	62fb      	str	r3, [r7, #44]	; 0x2c
    6636:	e001      	b.n	663c <xQueueReceiveFromISR+0x98>
		}
		else
		{
			xReturn = pdFAIL;
    6638:	2300      	movs	r3, #0
    663a:	62fb      	str	r3, [r7, #44]	; 0x2c
    663c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    663e:	613b      	str	r3, [r7, #16]
	__asm volatile
    6640:	693b      	ldr	r3, [r7, #16]
    6642:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    6646:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
    6648:	4618      	mov	r0, r3
    664a:	3730      	adds	r7, #48	; 0x30
    664c:	46bd      	mov	sp, r7
    664e:	bd80      	pop	{r7, pc}

00006650 <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
    6650:	b580      	push	{r7, lr}
    6652:	b08a      	sub	sp, #40	; 0x28
    6654:	af00      	add	r7, sp, #0
    6656:	6078      	str	r0, [r7, #4]
    6658:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    665a:	687b      	ldr	r3, [r7, #4]
    665c:	623b      	str	r3, [r7, #32]
	__asm volatile
    665e:	f3ef 8211 	mrs	r2, BASEPRI
    6662:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    6666:	f383 8811 	msr	BASEPRI, r3
    666a:	f3bf 8f6f 	isb	sy
    666e:	f3bf 8f4f 	dsb	sy
    6672:	617a      	str	r2, [r7, #20]
    6674:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
    6676:	697b      	ldr	r3, [r7, #20]
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    6678:	61fb      	str	r3, [r7, #28]
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    667a:	6a3b      	ldr	r3, [r7, #32]
    667c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    667e:	2b00      	cmp	r3, #0
    6680:	d00c      	beq.n	669c <xQueuePeekFromISR+0x4c>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    6682:	6a3b      	ldr	r3, [r7, #32]
    6684:	68db      	ldr	r3, [r3, #12]
    6686:	61bb      	str	r3, [r7, #24]
			prvCopyDataFromQueue( pxQueue, pvBuffer );
    6688:	6839      	ldr	r1, [r7, #0]
    668a:	6a38      	ldr	r0, [r7, #32]
    668c:	f000 f8d2 	bl	6834 <prvCopyDataFromQueue>
			pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    6690:	6a3b      	ldr	r3, [r7, #32]
    6692:	69ba      	ldr	r2, [r7, #24]
    6694:	60da      	str	r2, [r3, #12]

			xReturn = pdPASS;
    6696:	2301      	movs	r3, #1
    6698:	627b      	str	r3, [r7, #36]	; 0x24
    669a:	e001      	b.n	66a0 <xQueuePeekFromISR+0x50>
		}
		else
		{
			xReturn = pdFAIL;
    669c:	2300      	movs	r3, #0
    669e:	627b      	str	r3, [r7, #36]	; 0x24
    66a0:	69fb      	ldr	r3, [r7, #28]
    66a2:	60fb      	str	r3, [r7, #12]
	__asm volatile
    66a4:	68fb      	ldr	r3, [r7, #12]
    66a6:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    66aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
    66ac:	4618      	mov	r0, r3
    66ae:	3728      	adds	r7, #40	; 0x28
    66b0:	46bd      	mov	sp, r7
    66b2:	bd80      	pop	{r7, pc}

000066b4 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
    66b4:	b580      	push	{r7, lr}
    66b6:	b084      	sub	sp, #16
    66b8:	af00      	add	r7, sp, #0
    66ba:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );

	taskENTER_CRITICAL();
    66bc:	f002 fb28 	bl	8d10 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    66c0:	687b      	ldr	r3, [r7, #4]
    66c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    66c4:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
    66c6:	f002 fb3b 	bl	8d40 <vPortExitCritical>

	return uxReturn;
    66ca:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    66cc:	4618      	mov	r0, r3
    66ce:	3710      	adds	r7, #16
    66d0:	46bd      	mov	sp, r7
    66d2:	bd80      	pop	{r7, pc}

000066d4 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
    66d4:	b580      	push	{r7, lr}
    66d6:	b084      	sub	sp, #16
    66d8:	af00      	add	r7, sp, #0
    66da:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t *pxQueue;

	pxQueue = ( Queue_t * ) xQueue;
    66dc:	687b      	ldr	r3, [r7, #4]
    66de:	60fb      	str	r3, [r7, #12]
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    66e0:	f002 fb16 	bl	8d10 <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
    66e4:	68fb      	ldr	r3, [r7, #12]
    66e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    66e8:	68fb      	ldr	r3, [r7, #12]
    66ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    66ec:	1ad3      	subs	r3, r2, r3
    66ee:	60bb      	str	r3, [r7, #8]
	}
	taskEXIT_CRITICAL();
    66f0:	f002 fb26 	bl	8d40 <vPortExitCritical>

	return uxReturn;
    66f4:	68bb      	ldr	r3, [r7, #8]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    66f6:	4618      	mov	r0, r3
    66f8:	3710      	adds	r7, #16
    66fa:	46bd      	mov	sp, r7
    66fc:	bd80      	pop	{r7, pc}

000066fe <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
    66fe:	b480      	push	{r7}
    6700:	b085      	sub	sp, #20
    6702:	af00      	add	r7, sp, #0
    6704:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    6706:	687b      	ldr	r3, [r7, #4]
    6708:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    670a:	60fb      	str	r3, [r7, #12]

	return uxReturn;
    670c:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    670e:	4618      	mov	r0, r3
    6710:	3714      	adds	r7, #20
    6712:	46bd      	mov	sp, r7
    6714:	bc80      	pop	{r7}
    6716:	4770      	bx	lr

00006718 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
    6718:	b580      	push	{r7, lr}
    671a:	b084      	sub	sp, #16
    671c:	af00      	add	r7, sp, #0
    671e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    6720:	687b      	ldr	r3, [r7, #4]
    6722:	60fb      	str	r3, [r7, #12]

	#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
	{
		/* The queue can only have been allocated dynamically - free it
		again. */
		vPortFree( pxQueue );
    6724:	68f8      	ldr	r0, [r7, #12]
    6726:	f7f9 fd37 	bl	198 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
    672a:	bf00      	nop
    672c:	3710      	adds	r7, #16
    672e:	46bd      	mov	sp, r7
    6730:	bd80      	pop	{r7, pc}

00006732 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
    6732:	b480      	push	{r7}
    6734:	b085      	sub	sp, #20
    6736:	af00      	add	r7, sp, #0
    6738:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
    673a:	687b      	ldr	r3, [r7, #4]
    673c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    673e:	2b00      	cmp	r3, #0
    6740:	d006      	beq.n	6750 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
    6742:	687b      	ldr	r3, [r7, #4]
    6744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    6746:	681b      	ldr	r3, [r3, #0]
    6748:	f1c3 0305 	rsb	r3, r3, #5
    674c:	60fb      	str	r3, [r7, #12]
    674e:	e001      	b.n	6754 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
    6750:	2300      	movs	r3, #0
    6752:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
    6754:	68fb      	ldr	r3, [r7, #12]
	}
    6756:	4618      	mov	r0, r3
    6758:	3714      	adds	r7, #20
    675a:	46bd      	mov	sp, r7
    675c:	bc80      	pop	{r7}
    675e:	4770      	bx	lr

00006760 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
    6760:	b580      	push	{r7, lr}
    6762:	b086      	sub	sp, #24
    6764:	af00      	add	r7, sp, #0
    6766:	60f8      	str	r0, [r7, #12]
    6768:	60b9      	str	r1, [r7, #8]
    676a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
    676c:	2300      	movs	r3, #0
    676e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    6770:	68fb      	ldr	r3, [r7, #12]
    6772:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    6774:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
    6776:	68fb      	ldr	r3, [r7, #12]
    6778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    677a:	2b00      	cmp	r3, #0
    677c:	d10d      	bne.n	679a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    677e:	68fb      	ldr	r3, [r7, #12]
    6780:	681b      	ldr	r3, [r3, #0]
    6782:	2b00      	cmp	r3, #0
    6784:	d14d      	bne.n	6822 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    6786:	68fb      	ldr	r3, [r7, #12]
    6788:	685b      	ldr	r3, [r3, #4]
    678a:	4618      	mov	r0, r3
    678c:	f001 fa28 	bl	7be0 <xTaskPriorityDisinherit>
    6790:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
    6792:	68fb      	ldr	r3, [r7, #12]
    6794:	2200      	movs	r2, #0
    6796:	605a      	str	r2, [r3, #4]
    6798:	e043      	b.n	6822 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
    679a:	687b      	ldr	r3, [r7, #4]
    679c:	2b00      	cmp	r3, #0
    679e:	d119      	bne.n	67d4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
    67a0:	68fb      	ldr	r3, [r7, #12]
    67a2:	6898      	ldr	r0, [r3, #8]
    67a4:	68fb      	ldr	r3, [r7, #12]
    67a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    67a8:	461a      	mov	r2, r3
    67aa:	68b9      	ldr	r1, [r7, #8]
    67ac:	f002 fb40 	bl	8e30 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    67b0:	68fb      	ldr	r3, [r7, #12]
    67b2:	689a      	ldr	r2, [r3, #8]
    67b4:	68fb      	ldr	r3, [r7, #12]
    67b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    67b8:	441a      	add	r2, r3
    67ba:	68fb      	ldr	r3, [r7, #12]
    67bc:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    67be:	68fb      	ldr	r3, [r7, #12]
    67c0:	689a      	ldr	r2, [r3, #8]
    67c2:	68fb      	ldr	r3, [r7, #12]
    67c4:	685b      	ldr	r3, [r3, #4]
    67c6:	429a      	cmp	r2, r3
    67c8:	d32b      	bcc.n	6822 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
    67ca:	68fb      	ldr	r3, [r7, #12]
    67cc:	681a      	ldr	r2, [r3, #0]
    67ce:	68fb      	ldr	r3, [r7, #12]
    67d0:	609a      	str	r2, [r3, #8]
    67d2:	e026      	b.n	6822 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    67d4:	68fb      	ldr	r3, [r7, #12]
    67d6:	68d8      	ldr	r0, [r3, #12]
    67d8:	68fb      	ldr	r3, [r7, #12]
    67da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    67dc:	461a      	mov	r2, r3
    67de:	68b9      	ldr	r1, [r7, #8]
    67e0:	f002 fb26 	bl	8e30 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    67e4:	68fb      	ldr	r3, [r7, #12]
    67e6:	68da      	ldr	r2, [r3, #12]
    67e8:	68fb      	ldr	r3, [r7, #12]
    67ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    67ec:	425b      	negs	r3, r3
    67ee:	441a      	add	r2, r3
    67f0:	68fb      	ldr	r3, [r7, #12]
    67f2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    67f4:	68fb      	ldr	r3, [r7, #12]
    67f6:	68da      	ldr	r2, [r3, #12]
    67f8:	68fb      	ldr	r3, [r7, #12]
    67fa:	681b      	ldr	r3, [r3, #0]
    67fc:	429a      	cmp	r2, r3
    67fe:	d207      	bcs.n	6810 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    6800:	68fb      	ldr	r3, [r7, #12]
    6802:	685a      	ldr	r2, [r3, #4]
    6804:	68fb      	ldr	r3, [r7, #12]
    6806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    6808:	425b      	negs	r3, r3
    680a:	441a      	add	r2, r3
    680c:	68fb      	ldr	r3, [r7, #12]
    680e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
    6810:	687b      	ldr	r3, [r7, #4]
    6812:	2b02      	cmp	r3, #2
    6814:	d105      	bne.n	6822 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    6816:	693b      	ldr	r3, [r7, #16]
    6818:	2b00      	cmp	r3, #0
    681a:	d002      	beq.n	6822 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
    681c:	693b      	ldr	r3, [r7, #16]
    681e:	3b01      	subs	r3, #1
    6820:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
    6822:	693b      	ldr	r3, [r7, #16]
    6824:	1c5a      	adds	r2, r3, #1
    6826:	68fb      	ldr	r3, [r7, #12]
    6828:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
    682a:	697b      	ldr	r3, [r7, #20]
}
    682c:	4618      	mov	r0, r3
    682e:	3718      	adds	r7, #24
    6830:	46bd      	mov	sp, r7
    6832:	bd80      	pop	{r7, pc}

00006834 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
    6834:	b580      	push	{r7, lr}
    6836:	b082      	sub	sp, #8
    6838:	af00      	add	r7, sp, #0
    683a:	6078      	str	r0, [r7, #4]
    683c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
    683e:	687b      	ldr	r3, [r7, #4]
    6840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    6842:	2b00      	cmp	r3, #0
    6844:	d018      	beq.n	6878 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    6846:	687b      	ldr	r3, [r7, #4]
    6848:	68da      	ldr	r2, [r3, #12]
    684a:	687b      	ldr	r3, [r7, #4]
    684c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    684e:	441a      	add	r2, r3
    6850:	687b      	ldr	r3, [r7, #4]
    6852:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
    6854:	687b      	ldr	r3, [r7, #4]
    6856:	68da      	ldr	r2, [r3, #12]
    6858:	687b      	ldr	r3, [r7, #4]
    685a:	685b      	ldr	r3, [r3, #4]
    685c:	429a      	cmp	r2, r3
    685e:	d303      	bcc.n	6868 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    6860:	687b      	ldr	r3, [r7, #4]
    6862:	681a      	ldr	r2, [r3, #0]
    6864:	687b      	ldr	r3, [r7, #4]
    6866:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
    6868:	687b      	ldr	r3, [r7, #4]
    686a:	68d9      	ldr	r1, [r3, #12]
    686c:	687b      	ldr	r3, [r7, #4]
    686e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    6870:	461a      	mov	r2, r3
    6872:	6838      	ldr	r0, [r7, #0]
    6874:	f002 fadc 	bl	8e30 <memcpy>
	}
}
    6878:	bf00      	nop
    687a:	3708      	adds	r7, #8
    687c:	46bd      	mov	sp, r7
    687e:	bd80      	pop	{r7, pc}

00006880 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
    6880:	b580      	push	{r7, lr}
    6882:	b084      	sub	sp, #16
    6884:	af00      	add	r7, sp, #0
    6886:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
    6888:	f002 fa42 	bl	8d10 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
    688c:	687b      	ldr	r3, [r7, #4]
    688e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    6892:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
    6894:	e011      	b.n	68ba <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    6896:	687b      	ldr	r3, [r7, #4]
    6898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    689a:	2b00      	cmp	r3, #0
    689c:	d012      	beq.n	68c4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    689e:	687b      	ldr	r3, [r7, #4]
    68a0:	3324      	adds	r3, #36	; 0x24
    68a2:	4618      	mov	r0, r3
    68a4:	f000 ff3a 	bl	771c <xTaskRemoveFromEventList>
    68a8:	4603      	mov	r3, r0
    68aa:	2b00      	cmp	r3, #0
    68ac:	d001      	beq.n	68b2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
    68ae:	f001 f83f 	bl	7930 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
    68b2:	7bfb      	ldrb	r3, [r7, #15]
    68b4:	3b01      	subs	r3, #1
    68b6:	b2db      	uxtb	r3, r3
    68b8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
    68ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
    68be:	2b00      	cmp	r3, #0
    68c0:	dce9      	bgt.n	6896 <prvUnlockQueue+0x16>
    68c2:	e000      	b.n	68c6 <prvUnlockQueue+0x46>
					break;
    68c4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
    68c6:	687b      	ldr	r3, [r7, #4]
    68c8:	22ff      	movs	r2, #255	; 0xff
    68ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
    68ce:	f002 fa37 	bl	8d40 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
    68d2:	f002 fa1d 	bl	8d10 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
    68d6:	687b      	ldr	r3, [r7, #4]
    68d8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    68dc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
    68de:	e011      	b.n	6904 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    68e0:	687b      	ldr	r3, [r7, #4]
    68e2:	691b      	ldr	r3, [r3, #16]
    68e4:	2b00      	cmp	r3, #0
    68e6:	d012      	beq.n	690e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    68e8:	687b      	ldr	r3, [r7, #4]
    68ea:	3310      	adds	r3, #16
    68ec:	4618      	mov	r0, r3
    68ee:	f000 ff15 	bl	771c <xTaskRemoveFromEventList>
    68f2:	4603      	mov	r3, r0
    68f4:	2b00      	cmp	r3, #0
    68f6:	d001      	beq.n	68fc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
    68f8:	f001 f81a 	bl	7930 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
    68fc:	7bbb      	ldrb	r3, [r7, #14]
    68fe:	3b01      	subs	r3, #1
    6900:	b2db      	uxtb	r3, r3
    6902:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
    6904:	f997 300e 	ldrsb.w	r3, [r7, #14]
    6908:	2b00      	cmp	r3, #0
    690a:	dce9      	bgt.n	68e0 <prvUnlockQueue+0x60>
    690c:	e000      	b.n	6910 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
    690e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
    6910:	687b      	ldr	r3, [r7, #4]
    6912:	22ff      	movs	r2, #255	; 0xff
    6914:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
    6918:	f002 fa12 	bl	8d40 <vPortExitCritical>
}
    691c:	bf00      	nop
    691e:	3710      	adds	r7, #16
    6920:	46bd      	mov	sp, r7
    6922:	bd80      	pop	{r7, pc}

00006924 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
    6924:	b580      	push	{r7, lr}
    6926:	b084      	sub	sp, #16
    6928:	af00      	add	r7, sp, #0
    692a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
    692c:	f002 f9f0 	bl	8d10 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    6930:	687b      	ldr	r3, [r7, #4]
    6932:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    6934:	2b00      	cmp	r3, #0
    6936:	d102      	bne.n	693e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
    6938:	2301      	movs	r3, #1
    693a:	60fb      	str	r3, [r7, #12]
    693c:	e001      	b.n	6942 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
    693e:	2300      	movs	r3, #0
    6940:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
    6942:	f002 f9fd 	bl	8d40 <vPortExitCritical>

	return xReturn;
    6946:	68fb      	ldr	r3, [r7, #12]
}
    6948:	4618      	mov	r0, r3
    694a:	3710      	adds	r7, #16
    694c:	46bd      	mov	sp, r7
    694e:	bd80      	pop	{r7, pc}

00006950 <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
    6950:	b480      	push	{r7}
    6952:	b085      	sub	sp, #20
    6954:	af00      	add	r7, sp, #0
    6956:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( UBaseType_t ) 0 )
    6958:	687b      	ldr	r3, [r7, #4]
    695a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    695c:	2b00      	cmp	r3, #0
    695e:	d102      	bne.n	6966 <xQueueIsQueueEmptyFromISR+0x16>
	{
		xReturn = pdTRUE;
    6960:	2301      	movs	r3, #1
    6962:	60fb      	str	r3, [r7, #12]
    6964:	e001      	b.n	696a <xQueueIsQueueEmptyFromISR+0x1a>
	}
	else
	{
		xReturn = pdFALSE;
    6966:	2300      	movs	r3, #0
    6968:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
    696a:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    696c:	4618      	mov	r0, r3
    696e:	3714      	adds	r7, #20
    6970:	46bd      	mov	sp, r7
    6972:	bc80      	pop	{r7}
    6974:	4770      	bx	lr

00006976 <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
    6976:	b580      	push	{r7, lr}
    6978:	b084      	sub	sp, #16
    697a:	af00      	add	r7, sp, #0
    697c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
    697e:	f002 f9c7 	bl	8d10 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
    6982:	687b      	ldr	r3, [r7, #4]
    6984:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    6986:	687b      	ldr	r3, [r7, #4]
    6988:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    698a:	429a      	cmp	r2, r3
    698c:	d102      	bne.n	6994 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
    698e:	2301      	movs	r3, #1
    6990:	60fb      	str	r3, [r7, #12]
    6992:	e001      	b.n	6998 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
    6994:	2300      	movs	r3, #0
    6996:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
    6998:	f002 f9d2 	bl	8d40 <vPortExitCritical>

	return xReturn;
    699c:	68fb      	ldr	r3, [r7, #12]
}
    699e:	4618      	mov	r0, r3
    69a0:	3710      	adds	r7, #16
    69a2:	46bd      	mov	sp, r7
    69a4:	bd80      	pop	{r7, pc}

000069a6 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
    69a6:	b480      	push	{r7}
    69a8:	b085      	sub	sp, #20
    69aa:	af00      	add	r7, sp, #0
    69ac:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( ( Queue_t * ) xQueue )->uxLength )
    69ae:	687b      	ldr	r3, [r7, #4]
    69b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    69b2:	687b      	ldr	r3, [r7, #4]
    69b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    69b6:	429a      	cmp	r2, r3
    69b8:	d102      	bne.n	69c0 <xQueueIsQueueFullFromISR+0x1a>
	{
		xReturn = pdTRUE;
    69ba:	2301      	movs	r3, #1
    69bc:	60fb      	str	r3, [r7, #12]
    69be:	e001      	b.n	69c4 <xQueueIsQueueFullFromISR+0x1e>
	}
	else
	{
		xReturn = pdFALSE;
    69c0:	2300      	movs	r3, #0
    69c2:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
    69c4:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    69c6:	4618      	mov	r0, r3
    69c8:	3714      	adds	r7, #20
    69ca:	46bd      	mov	sp, r7
    69cc:	bc80      	pop	{r7}
    69ce:	4770      	bx	lr

000069d0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
    69d0:	b580      	push	{r7, lr}
    69d2:	b08c      	sub	sp, #48	; 0x30
    69d4:	af04      	add	r7, sp, #16
    69d6:	60f8      	str	r0, [r7, #12]
    69d8:	60b9      	str	r1, [r7, #8]
    69da:	603b      	str	r3, [r7, #0]
    69dc:	4613      	mov	r3, r2
    69de:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    69e0:	88fb      	ldrh	r3, [r7, #6]
    69e2:	009b      	lsls	r3, r3, #2
    69e4:	4618      	mov	r0, r3
    69e6:	f7f9 fb91 	bl	10c <pvPortMalloc>
    69ea:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
    69ec:	697b      	ldr	r3, [r7, #20]
    69ee:	2b00      	cmp	r3, #0
    69f0:	d00e      	beq.n	6a10 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
    69f2:	2054      	movs	r0, #84	; 0x54
    69f4:	f7f9 fb8a 	bl	10c <pvPortMalloc>
    69f8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
    69fa:	69fb      	ldr	r3, [r7, #28]
    69fc:	2b00      	cmp	r3, #0
    69fe:	d003      	beq.n	6a08 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
    6a00:	69fb      	ldr	r3, [r7, #28]
    6a02:	697a      	ldr	r2, [r7, #20]
    6a04:	631a      	str	r2, [r3, #48]	; 0x30
    6a06:	e005      	b.n	6a14 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
    6a08:	6978      	ldr	r0, [r7, #20]
    6a0a:	f7f9 fbc5 	bl	198 <vPortFree>
    6a0e:	e001      	b.n	6a14 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
    6a10:	2300      	movs	r3, #0
    6a12:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
    6a14:	69fb      	ldr	r3, [r7, #28]
    6a16:	2b00      	cmp	r3, #0
    6a18:	d013      	beq.n	6a42 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
    6a1a:	88fa      	ldrh	r2, [r7, #6]
    6a1c:	2300      	movs	r3, #0
    6a1e:	9303      	str	r3, [sp, #12]
    6a20:	69fb      	ldr	r3, [r7, #28]
    6a22:	9302      	str	r3, [sp, #8]
    6a24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    6a26:	9301      	str	r3, [sp, #4]
    6a28:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6a2a:	9300      	str	r3, [sp, #0]
    6a2c:	683b      	ldr	r3, [r7, #0]
    6a2e:	68b9      	ldr	r1, [r7, #8]
    6a30:	68f8      	ldr	r0, [r7, #12]
    6a32:	f000 f80e 	bl	6a52 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
    6a36:	69f8      	ldr	r0, [r7, #28]
    6a38:	f000 f87a 	bl	6b30 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
    6a3c:	2301      	movs	r3, #1
    6a3e:	61bb      	str	r3, [r7, #24]
    6a40:	e002      	b.n	6a48 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    6a42:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    6a46:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
    6a48:	69bb      	ldr	r3, [r7, #24]
	}
    6a4a:	4618      	mov	r0, r3
    6a4c:	3720      	adds	r7, #32
    6a4e:	46bd      	mov	sp, r7
    6a50:	bd80      	pop	{r7, pc}

00006a52 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
    6a52:	b580      	push	{r7, lr}
    6a54:	b086      	sub	sp, #24
    6a56:	af00      	add	r7, sp, #0
    6a58:	60f8      	str	r0, [r7, #12]
    6a5a:	60b9      	str	r1, [r7, #8]
    6a5c:	607a      	str	r2, [r7, #4]
    6a5e:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    6a60:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6a62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    6a64:	687b      	ldr	r3, [r7, #4]
    6a66:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    6a6a:	3b01      	subs	r3, #1
    6a6c:	009b      	lsls	r3, r3, #2
    6a6e:	4413      	add	r3, r2
    6a70:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
    6a72:	693b      	ldr	r3, [r7, #16]
    6a74:	f023 0307 	bic.w	r3, r3, #7
    6a78:	613b      	str	r3, [r7, #16]
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    6a7a:	2300      	movs	r3, #0
    6a7c:	617b      	str	r3, [r7, #20]
    6a7e:	e012      	b.n	6aa6 <prvInitialiseNewTask+0x54>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
    6a80:	68ba      	ldr	r2, [r7, #8]
    6a82:	697b      	ldr	r3, [r7, #20]
    6a84:	4413      	add	r3, r2
    6a86:	7819      	ldrb	r1, [r3, #0]
    6a88:	6aba      	ldr	r2, [r7, #40]	; 0x28
    6a8a:	697b      	ldr	r3, [r7, #20]
    6a8c:	4413      	add	r3, r2
    6a8e:	3334      	adds	r3, #52	; 0x34
    6a90:	460a      	mov	r2, r1
    6a92:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
    6a94:	68ba      	ldr	r2, [r7, #8]
    6a96:	697b      	ldr	r3, [r7, #20]
    6a98:	4413      	add	r3, r2
    6a9a:	781b      	ldrb	r3, [r3, #0]
    6a9c:	2b00      	cmp	r3, #0
    6a9e:	d006      	beq.n	6aae <prvInitialiseNewTask+0x5c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    6aa0:	697b      	ldr	r3, [r7, #20]
    6aa2:	3301      	adds	r3, #1
    6aa4:	617b      	str	r3, [r7, #20]
    6aa6:	697b      	ldr	r3, [r7, #20]
    6aa8:	2b0f      	cmp	r3, #15
    6aaa:	d9e9      	bls.n	6a80 <prvInitialiseNewTask+0x2e>
    6aac:	e000      	b.n	6ab0 <prvInitialiseNewTask+0x5e>
		{
			break;
    6aae:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
    6ab0:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6ab2:	2200      	movs	r2, #0
    6ab4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
    6ab8:	6a3b      	ldr	r3, [r7, #32]
    6aba:	2b04      	cmp	r3, #4
    6abc:	d901      	bls.n	6ac2 <prvInitialiseNewTask+0x70>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
    6abe:	2304      	movs	r3, #4
    6ac0:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
    6ac2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6ac4:	6a3a      	ldr	r2, [r7, #32]
    6ac6:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
    6ac8:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6aca:	6a3a      	ldr	r2, [r7, #32]
    6acc:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
    6ace:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6ad0:	2200      	movs	r2, #0
    6ad2:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
    6ad4:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6ad6:	3304      	adds	r3, #4
    6ad8:	4618      	mov	r0, r3
    6ada:	f7ff f896 	bl	5c0a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
    6ade:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6ae0:	3318      	adds	r3, #24
    6ae2:	4618      	mov	r0, r3
    6ae4:	f7ff f891 	bl	5c0a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
    6ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6aea:	6aba      	ldr	r2, [r7, #40]	; 0x28
    6aec:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    6aee:	6a3b      	ldr	r3, [r7, #32]
    6af0:	f1c3 0205 	rsb	r2, r3, #5
    6af4:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6af6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
    6af8:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6afa:	6aba      	ldr	r2, [r7, #40]	; 0x28
    6afc:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
    6afe:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6b00:	2200      	movs	r2, #0
    6b02:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
    6b04:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6b06:	2200      	movs	r2, #0
    6b08:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    6b0c:	683a      	ldr	r2, [r7, #0]
    6b0e:	68f9      	ldr	r1, [r7, #12]
    6b10:	6938      	ldr	r0, [r7, #16]
    6b12:	f002 f86d 	bl	8bf0 <pxPortInitialiseStack>
    6b16:	4602      	mov	r2, r0
    6b18:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6b1a:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
    6b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6b1e:	2b00      	cmp	r3, #0
    6b20:	d002      	beq.n	6b28 <prvInitialiseNewTask+0xd6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
    6b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6b24:	6aba      	ldr	r2, [r7, #40]	; 0x28
    6b26:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
    6b28:	bf00      	nop
    6b2a:	3718      	adds	r7, #24
    6b2c:	46bd      	mov	sp, r7
    6b2e:	bd80      	pop	{r7, pc}

00006b30 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
    6b30:	b580      	push	{r7, lr}
    6b32:	b082      	sub	sp, #8
    6b34:	af00      	add	r7, sp, #0
    6b36:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
    6b38:	f002 f8ea 	bl	8d10 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
    6b3c:	4b2a      	ldr	r3, [pc, #168]	; (6be8 <prvAddNewTaskToReadyList+0xb8>)
    6b3e:	681b      	ldr	r3, [r3, #0]
    6b40:	3301      	adds	r3, #1
    6b42:	4a29      	ldr	r2, [pc, #164]	; (6be8 <prvAddNewTaskToReadyList+0xb8>)
    6b44:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
    6b46:	4b29      	ldr	r3, [pc, #164]	; (6bec <prvAddNewTaskToReadyList+0xbc>)
    6b48:	681b      	ldr	r3, [r3, #0]
    6b4a:	2b00      	cmp	r3, #0
    6b4c:	d109      	bne.n	6b62 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
    6b4e:	4a27      	ldr	r2, [pc, #156]	; (6bec <prvAddNewTaskToReadyList+0xbc>)
    6b50:	687b      	ldr	r3, [r7, #4]
    6b52:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
    6b54:	4b24      	ldr	r3, [pc, #144]	; (6be8 <prvAddNewTaskToReadyList+0xb8>)
    6b56:	681b      	ldr	r3, [r3, #0]
    6b58:	2b01      	cmp	r3, #1
    6b5a:	d110      	bne.n	6b7e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
    6b5c:	f000 ff0c 	bl	7978 <prvInitialiseTaskLists>
    6b60:	e00d      	b.n	6b7e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
    6b62:	4b23      	ldr	r3, [pc, #140]	; (6bf0 <prvAddNewTaskToReadyList+0xc0>)
    6b64:	681b      	ldr	r3, [r3, #0]
    6b66:	2b00      	cmp	r3, #0
    6b68:	d109      	bne.n	6b7e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
    6b6a:	4b20      	ldr	r3, [pc, #128]	; (6bec <prvAddNewTaskToReadyList+0xbc>)
    6b6c:	681b      	ldr	r3, [r3, #0]
    6b6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6b70:	687b      	ldr	r3, [r7, #4]
    6b72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6b74:	429a      	cmp	r2, r3
    6b76:	d802      	bhi.n	6b7e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
    6b78:	4a1c      	ldr	r2, [pc, #112]	; (6bec <prvAddNewTaskToReadyList+0xbc>)
    6b7a:	687b      	ldr	r3, [r7, #4]
    6b7c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
    6b7e:	4b1d      	ldr	r3, [pc, #116]	; (6bf4 <prvAddNewTaskToReadyList+0xc4>)
    6b80:	681b      	ldr	r3, [r3, #0]
    6b82:	3301      	adds	r3, #1
    6b84:	4a1b      	ldr	r2, [pc, #108]	; (6bf4 <prvAddNewTaskToReadyList+0xc4>)
    6b86:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
    6b88:	687b      	ldr	r3, [r7, #4]
    6b8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6b8c:	2201      	movs	r2, #1
    6b8e:	409a      	lsls	r2, r3
    6b90:	4b19      	ldr	r3, [pc, #100]	; (6bf8 <prvAddNewTaskToReadyList+0xc8>)
    6b92:	681b      	ldr	r3, [r3, #0]
    6b94:	4313      	orrs	r3, r2
    6b96:	4a18      	ldr	r2, [pc, #96]	; (6bf8 <prvAddNewTaskToReadyList+0xc8>)
    6b98:	6013      	str	r3, [r2, #0]
    6b9a:	687b      	ldr	r3, [r7, #4]
    6b9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6b9e:	4613      	mov	r3, r2
    6ba0:	009b      	lsls	r3, r3, #2
    6ba2:	4413      	add	r3, r2
    6ba4:	009b      	lsls	r3, r3, #2
    6ba6:	4a15      	ldr	r2, [pc, #84]	; (6bfc <prvAddNewTaskToReadyList+0xcc>)
    6ba8:	441a      	add	r2, r3
    6baa:	687b      	ldr	r3, [r7, #4]
    6bac:	3304      	adds	r3, #4
    6bae:	4619      	mov	r1, r3
    6bb0:	4610      	mov	r0, r2
    6bb2:	f7ff f836 	bl	5c22 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
    6bb6:	f002 f8c3 	bl	8d40 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
    6bba:	4b0d      	ldr	r3, [pc, #52]	; (6bf0 <prvAddNewTaskToReadyList+0xc0>)
    6bbc:	681b      	ldr	r3, [r3, #0]
    6bbe:	2b00      	cmp	r3, #0
    6bc0:	d00e      	beq.n	6be0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
    6bc2:	4b0a      	ldr	r3, [pc, #40]	; (6bec <prvAddNewTaskToReadyList+0xbc>)
    6bc4:	681b      	ldr	r3, [r3, #0]
    6bc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6bc8:	687b      	ldr	r3, [r7, #4]
    6bca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6bcc:	429a      	cmp	r2, r3
    6bce:	d207      	bcs.n	6be0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
    6bd0:	4b0b      	ldr	r3, [pc, #44]	; (6c00 <prvAddNewTaskToReadyList+0xd0>)
    6bd2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    6bd6:	601a      	str	r2, [r3, #0]
    6bd8:	f3bf 8f4f 	dsb	sy
    6bdc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
    6be0:	bf00      	nop
    6be2:	3708      	adds	r7, #8
    6be4:	46bd      	mov	sp, r7
    6be6:	bd80      	pop	{r7, pc}
    6be8:	20004510 	.word	0x20004510
    6bec:	20004438 	.word	0x20004438
    6bf0:	2000451c 	.word	0x2000451c
    6bf4:	2000452c 	.word	0x2000452c
    6bf8:	20004518 	.word	0x20004518
    6bfc:	2000443c 	.word	0x2000443c
    6c00:	e000ed04 	.word	0xe000ed04

00006c04 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
    6c04:	b580      	push	{r7, lr}
    6c06:	b084      	sub	sp, #16
    6c08:	af00      	add	r7, sp, #0
    6c0a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
    6c0c:	f002 f880 	bl	8d10 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
    6c10:	687b      	ldr	r3, [r7, #4]
    6c12:	2b00      	cmp	r3, #0
    6c14:	d102      	bne.n	6c1c <vTaskDelete+0x18>
    6c16:	4b31      	ldr	r3, [pc, #196]	; (6cdc <vTaskDelete+0xd8>)
    6c18:	681b      	ldr	r3, [r3, #0]
    6c1a:	e000      	b.n	6c1e <vTaskDelete+0x1a>
    6c1c:	687b      	ldr	r3, [r7, #4]
    6c1e:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    6c20:	68fb      	ldr	r3, [r7, #12]
    6c22:	3304      	adds	r3, #4
    6c24:	4618      	mov	r0, r3
    6c26:	f7ff f857 	bl	5cd8 <uxListRemove>
    6c2a:	4603      	mov	r3, r0
    6c2c:	2b00      	cmp	r3, #0
    6c2e:	d115      	bne.n	6c5c <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
    6c30:	68fb      	ldr	r3, [r7, #12]
    6c32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6c34:	492a      	ldr	r1, [pc, #168]	; (6ce0 <vTaskDelete+0xdc>)
    6c36:	4613      	mov	r3, r2
    6c38:	009b      	lsls	r3, r3, #2
    6c3a:	4413      	add	r3, r2
    6c3c:	009b      	lsls	r3, r3, #2
    6c3e:	440b      	add	r3, r1
    6c40:	681b      	ldr	r3, [r3, #0]
    6c42:	2b00      	cmp	r3, #0
    6c44:	d10a      	bne.n	6c5c <vTaskDelete+0x58>
    6c46:	68fb      	ldr	r3, [r7, #12]
    6c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6c4a:	2201      	movs	r2, #1
    6c4c:	fa02 f303 	lsl.w	r3, r2, r3
    6c50:	43da      	mvns	r2, r3
    6c52:	4b24      	ldr	r3, [pc, #144]	; (6ce4 <vTaskDelete+0xe0>)
    6c54:	681b      	ldr	r3, [r3, #0]
    6c56:	4013      	ands	r3, r2
    6c58:	4a22      	ldr	r2, [pc, #136]	; (6ce4 <vTaskDelete+0xe0>)
    6c5a:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    6c5c:	68fb      	ldr	r3, [r7, #12]
    6c5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6c60:	2b00      	cmp	r3, #0
    6c62:	d004      	beq.n	6c6e <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    6c64:	68fb      	ldr	r3, [r7, #12]
    6c66:	3318      	adds	r3, #24
    6c68:	4618      	mov	r0, r3
    6c6a:	f7ff f835 	bl	5cd8 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
    6c6e:	4b1e      	ldr	r3, [pc, #120]	; (6ce8 <vTaskDelete+0xe4>)
    6c70:	681b      	ldr	r3, [r3, #0]
    6c72:	3301      	adds	r3, #1
    6c74:	4a1c      	ldr	r2, [pc, #112]	; (6ce8 <vTaskDelete+0xe4>)
    6c76:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
    6c78:	4b18      	ldr	r3, [pc, #96]	; (6cdc <vTaskDelete+0xd8>)
    6c7a:	681b      	ldr	r3, [r3, #0]
    6c7c:	68fa      	ldr	r2, [r7, #12]
    6c7e:	429a      	cmp	r2, r3
    6c80:	d10b      	bne.n	6c9a <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
    6c82:	68fb      	ldr	r3, [r7, #12]
    6c84:	3304      	adds	r3, #4
    6c86:	4619      	mov	r1, r3
    6c88:	4818      	ldr	r0, [pc, #96]	; (6cec <vTaskDelete+0xe8>)
    6c8a:	f7fe ffca 	bl	5c22 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
    6c8e:	4b18      	ldr	r3, [pc, #96]	; (6cf0 <vTaskDelete+0xec>)
    6c90:	681b      	ldr	r3, [r3, #0]
    6c92:	3301      	adds	r3, #1
    6c94:	4a16      	ldr	r2, [pc, #88]	; (6cf0 <vTaskDelete+0xec>)
    6c96:	6013      	str	r3, [r2, #0]
    6c98:	e009      	b.n	6cae <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
    6c9a:	4b16      	ldr	r3, [pc, #88]	; (6cf4 <vTaskDelete+0xf0>)
    6c9c:	681b      	ldr	r3, [r3, #0]
    6c9e:	3b01      	subs	r3, #1
    6ca0:	4a14      	ldr	r2, [pc, #80]	; (6cf4 <vTaskDelete+0xf0>)
    6ca2:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
    6ca4:	68f8      	ldr	r0, [r7, #12]
    6ca6:	f000 fed3 	bl	7a50 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
    6caa:	f000 fee1 	bl	7a70 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
    6cae:	f002 f847 	bl	8d40 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
    6cb2:	4b11      	ldr	r3, [pc, #68]	; (6cf8 <vTaskDelete+0xf4>)
    6cb4:	681b      	ldr	r3, [r3, #0]
    6cb6:	2b00      	cmp	r3, #0
    6cb8:	d00c      	beq.n	6cd4 <vTaskDelete+0xd0>
		{
			if( pxTCB == pxCurrentTCB )
    6cba:	4b08      	ldr	r3, [pc, #32]	; (6cdc <vTaskDelete+0xd8>)
    6cbc:	681b      	ldr	r3, [r3, #0]
    6cbe:	68fa      	ldr	r2, [r7, #12]
    6cc0:	429a      	cmp	r2, r3
    6cc2:	d107      	bne.n	6cd4 <vTaskDelete+0xd0>
			{
				configASSERT( uxSchedulerSuspended == 0 );
				portYIELD_WITHIN_API();
    6cc4:	4b0d      	ldr	r3, [pc, #52]	; (6cfc <vTaskDelete+0xf8>)
    6cc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    6cca:	601a      	str	r2, [r3, #0]
    6ccc:	f3bf 8f4f 	dsb	sy
    6cd0:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
    6cd4:	bf00      	nop
    6cd6:	3710      	adds	r7, #16
    6cd8:	46bd      	mov	sp, r7
    6cda:	bd80      	pop	{r7, pc}
    6cdc:	20004438 	.word	0x20004438
    6ce0:	2000443c 	.word	0x2000443c
    6ce4:	20004518 	.word	0x20004518
    6ce8:	2000452c 	.word	0x2000452c
    6cec:	200044e4 	.word	0x200044e4
    6cf0:	200044f8 	.word	0x200044f8
    6cf4:	20004510 	.word	0x20004510
    6cf8:	2000451c 	.word	0x2000451c
    6cfc:	e000ed04 	.word	0xe000ed04

00006d00 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
    6d00:	b580      	push	{r7, lr}
    6d02:	b086      	sub	sp, #24
    6d04:	af00      	add	r7, sp, #0
    6d06:	6078      	str	r0, [r7, #4]
    6d08:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
    6d0a:	2300      	movs	r3, #0
    6d0c:	617b      	str	r3, [r7, #20]

		configASSERT( pxPreviousWakeTime );
		configASSERT( ( xTimeIncrement > 0U ) );
		configASSERT( uxSchedulerSuspended == 0 );

		vTaskSuspendAll();
    6d0e:	f000 fafb 	bl	7308 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
    6d12:	4b21      	ldr	r3, [pc, #132]	; (6d98 <vTaskDelayUntil+0x98>)
    6d14:	681b      	ldr	r3, [r3, #0]
    6d16:	613b      	str	r3, [r7, #16]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
    6d18:	687b      	ldr	r3, [r7, #4]
    6d1a:	681b      	ldr	r3, [r3, #0]
    6d1c:	683a      	ldr	r2, [r7, #0]
    6d1e:	4413      	add	r3, r2
    6d20:	60fb      	str	r3, [r7, #12]

			if( xConstTickCount < *pxPreviousWakeTime )
    6d22:	687b      	ldr	r3, [r7, #4]
    6d24:	681b      	ldr	r3, [r3, #0]
    6d26:	693a      	ldr	r2, [r7, #16]
    6d28:	429a      	cmp	r2, r3
    6d2a:	d20b      	bcs.n	6d44 <vTaskDelayUntil+0x44>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
    6d2c:	687b      	ldr	r3, [r7, #4]
    6d2e:	681b      	ldr	r3, [r3, #0]
    6d30:	68fa      	ldr	r2, [r7, #12]
    6d32:	429a      	cmp	r2, r3
    6d34:	d211      	bcs.n	6d5a <vTaskDelayUntil+0x5a>
    6d36:	68fa      	ldr	r2, [r7, #12]
    6d38:	693b      	ldr	r3, [r7, #16]
    6d3a:	429a      	cmp	r2, r3
    6d3c:	d90d      	bls.n	6d5a <vTaskDelayUntil+0x5a>
				{
					xShouldDelay = pdTRUE;
    6d3e:	2301      	movs	r3, #1
    6d40:	617b      	str	r3, [r7, #20]
    6d42:	e00a      	b.n	6d5a <vTaskDelayUntil+0x5a>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
    6d44:	687b      	ldr	r3, [r7, #4]
    6d46:	681b      	ldr	r3, [r3, #0]
    6d48:	68fa      	ldr	r2, [r7, #12]
    6d4a:	429a      	cmp	r2, r3
    6d4c:	d303      	bcc.n	6d56 <vTaskDelayUntil+0x56>
    6d4e:	68fa      	ldr	r2, [r7, #12]
    6d50:	693b      	ldr	r3, [r7, #16]
    6d52:	429a      	cmp	r2, r3
    6d54:	d901      	bls.n	6d5a <vTaskDelayUntil+0x5a>
				{
					xShouldDelay = pdTRUE;
    6d56:	2301      	movs	r3, #1
    6d58:	617b      	str	r3, [r7, #20]
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
    6d5a:	687b      	ldr	r3, [r7, #4]
    6d5c:	68fa      	ldr	r2, [r7, #12]
    6d5e:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
    6d60:	697b      	ldr	r3, [r7, #20]
    6d62:	2b00      	cmp	r3, #0
    6d64:	d006      	beq.n	6d74 <vTaskDelayUntil+0x74>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
    6d66:	68fa      	ldr	r2, [r7, #12]
    6d68:	693b      	ldr	r3, [r7, #16]
    6d6a:	1ad3      	subs	r3, r2, r3
    6d6c:	2100      	movs	r1, #0
    6d6e:	4618      	mov	r0, r3
    6d70:	f001 faac 	bl	82cc <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
    6d74:	f000 fad6 	bl	7324 <xTaskResumeAll>
    6d78:	60b8      	str	r0, [r7, #8]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    6d7a:	68bb      	ldr	r3, [r7, #8]
    6d7c:	2b00      	cmp	r3, #0
    6d7e:	d107      	bne.n	6d90 <vTaskDelayUntil+0x90>
		{
			portYIELD_WITHIN_API();
    6d80:	4b06      	ldr	r3, [pc, #24]	; (6d9c <vTaskDelayUntil+0x9c>)
    6d82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    6d86:	601a      	str	r2, [r3, #0]
    6d88:	f3bf 8f4f 	dsb	sy
    6d8c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    6d90:	bf00      	nop
    6d92:	3718      	adds	r7, #24
    6d94:	46bd      	mov	sp, r7
    6d96:	bd80      	pop	{r7, pc}
    6d98:	20004514 	.word	0x20004514
    6d9c:	e000ed04 	.word	0xe000ed04

00006da0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
    6da0:	b580      	push	{r7, lr}
    6da2:	b084      	sub	sp, #16
    6da4:	af00      	add	r7, sp, #0
    6da6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
    6da8:	2300      	movs	r3, #0
    6daa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
    6dac:	687b      	ldr	r3, [r7, #4]
    6dae:	2b00      	cmp	r3, #0
    6db0:	d008      	beq.n	6dc4 <vTaskDelay+0x24>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
    6db2:	f000 faa9 	bl	7308 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
    6db6:	2100      	movs	r1, #0
    6db8:	6878      	ldr	r0, [r7, #4]
    6dba:	f001 fa87 	bl	82cc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
    6dbe:	f000 fab1 	bl	7324 <xTaskResumeAll>
    6dc2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    6dc4:	68fb      	ldr	r3, [r7, #12]
    6dc6:	2b00      	cmp	r3, #0
    6dc8:	d107      	bne.n	6dda <vTaskDelay+0x3a>
		{
			portYIELD_WITHIN_API();
    6dca:	4b06      	ldr	r3, [pc, #24]	; (6de4 <vTaskDelay+0x44>)
    6dcc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    6dd0:	601a      	str	r2, [r3, #0]
    6dd2:	f3bf 8f4f 	dsb	sy
    6dd6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    6dda:	bf00      	nop
    6ddc:	3710      	adds	r7, #16
    6dde:	46bd      	mov	sp, r7
    6de0:	bd80      	pop	{r7, pc}
    6de2:	bf00      	nop
    6de4:	e000ed04 	.word	0xe000ed04

00006de8 <uxTaskPriorityGet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGet( TaskHandle_t xTask )
	{
    6de8:	b580      	push	{r7, lr}
    6dea:	b084      	sub	sp, #16
    6dec:	af00      	add	r7, sp, #0
    6dee:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	UBaseType_t uxReturn;

		taskENTER_CRITICAL();
    6df0:	f001 ff8e 	bl	8d10 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the that
			called uxTaskPriorityGet() that is being queried. */
			pxTCB = prvGetTCBFromHandle( xTask );
    6df4:	687b      	ldr	r3, [r7, #4]
    6df6:	2b00      	cmp	r3, #0
    6df8:	d102      	bne.n	6e00 <uxTaskPriorityGet+0x18>
    6dfa:	4b07      	ldr	r3, [pc, #28]	; (6e18 <uxTaskPriorityGet+0x30>)
    6dfc:	681b      	ldr	r3, [r3, #0]
    6dfe:	e000      	b.n	6e02 <uxTaskPriorityGet+0x1a>
    6e00:	687b      	ldr	r3, [r7, #4]
    6e02:	60fb      	str	r3, [r7, #12]
			uxReturn = pxTCB->uxPriority;
    6e04:	68fb      	ldr	r3, [r7, #12]
    6e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6e08:	60bb      	str	r3, [r7, #8]
		}
		taskEXIT_CRITICAL();
    6e0a:	f001 ff99 	bl	8d40 <vPortExitCritical>

		return uxReturn;
    6e0e:	68bb      	ldr	r3, [r7, #8]
	}
    6e10:	4618      	mov	r0, r3
    6e12:	3710      	adds	r7, #16
    6e14:	46bd      	mov	sp, r7
    6e16:	bd80      	pop	{r7, pc}
    6e18:	20004438 	.word	0x20004438

00006e1c <uxTaskPriorityGetFromISR>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGetFromISR( TaskHandle_t xTask )
	{
    6e1c:	b480      	push	{r7}
    6e1e:	b089      	sub	sp, #36	; 0x24
    6e20:	af00      	add	r7, sp, #0
    6e22:	6078      	str	r0, [r7, #4]
	__asm volatile
    6e24:	f3ef 8211 	mrs	r2, BASEPRI
    6e28:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    6e2c:	f383 8811 	msr	BASEPRI, r3
    6e30:	f3bf 8f6f 	isb	sy
    6e34:	f3bf 8f4f 	dsb	sy
    6e38:	613a      	str	r2, [r7, #16]
    6e3a:	60fb      	str	r3, [r7, #12]
	return ulOriginalBASEPRI;
    6e3c:	693b      	ldr	r3, [r7, #16]
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		uxSavedInterruptState = portSET_INTERRUPT_MASK_FROM_ISR();
    6e3e:	61fb      	str	r3, [r7, #28]
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being queried. */
			pxTCB = prvGetTCBFromHandle( xTask );
    6e40:	687b      	ldr	r3, [r7, #4]
    6e42:	2b00      	cmp	r3, #0
    6e44:	d102      	bne.n	6e4c <uxTaskPriorityGetFromISR+0x30>
    6e46:	4b09      	ldr	r3, [pc, #36]	; (6e6c <uxTaskPriorityGetFromISR+0x50>)
    6e48:	681b      	ldr	r3, [r3, #0]
    6e4a:	e000      	b.n	6e4e <uxTaskPriorityGetFromISR+0x32>
    6e4c:	687b      	ldr	r3, [r7, #4]
    6e4e:	61bb      	str	r3, [r7, #24]
			uxReturn = pxTCB->uxPriority;
    6e50:	69bb      	ldr	r3, [r7, #24]
    6e52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6e54:	617b      	str	r3, [r7, #20]
    6e56:	69fb      	ldr	r3, [r7, #28]
    6e58:	60bb      	str	r3, [r7, #8]
	__asm volatile
    6e5a:	68bb      	ldr	r3, [r7, #8]
    6e5c:	f383 8811 	msr	BASEPRI, r3
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptState );

		return uxReturn;
    6e60:	697b      	ldr	r3, [r7, #20]
	}
    6e62:	4618      	mov	r0, r3
    6e64:	3724      	adds	r7, #36	; 0x24
    6e66:	46bd      	mov	sp, r7
    6e68:	bc80      	pop	{r7}
    6e6a:	4770      	bx	lr
    6e6c:	20004438 	.word	0x20004438

00006e70 <vTaskPrioritySet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskPrioritySet == 1 )

	void vTaskPrioritySet( TaskHandle_t xTask, UBaseType_t uxNewPriority )
	{
    6e70:	b580      	push	{r7, lr}
    6e72:	b086      	sub	sp, #24
    6e74:	af00      	add	r7, sp, #0
    6e76:	6078      	str	r0, [r7, #4]
    6e78:	6039      	str	r1, [r7, #0]
	TCB_t *pxTCB;
	UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
	BaseType_t xYieldRequired = pdFALSE;
    6e7a:	2300      	movs	r3, #0
    6e7c:	617b      	str	r3, [r7, #20]

		configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );

		/* Ensure the new priority is valid. */
		if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
    6e7e:	683b      	ldr	r3, [r7, #0]
    6e80:	2b04      	cmp	r3, #4
    6e82:	d901      	bls.n	6e88 <vTaskPrioritySet+0x18>
		{
			uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
    6e84:	2304      	movs	r3, #4
    6e86:	603b      	str	r3, [r7, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		taskENTER_CRITICAL();
    6e88:	f001 ff42 	bl	8d10 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being changed. */
			pxTCB = prvGetTCBFromHandle( xTask );
    6e8c:	687b      	ldr	r3, [r7, #4]
    6e8e:	2b00      	cmp	r3, #0
    6e90:	d102      	bne.n	6e98 <vTaskPrioritySet+0x28>
    6e92:	4b43      	ldr	r3, [pc, #268]	; (6fa0 <vTaskPrioritySet+0x130>)
    6e94:	681b      	ldr	r3, [r3, #0]
    6e96:	e000      	b.n	6e9a <vTaskPrioritySet+0x2a>
    6e98:	687b      	ldr	r3, [r7, #4]
    6e9a:	613b      	str	r3, [r7, #16]

			traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );

			#if ( configUSE_MUTEXES == 1 )
			{
				uxCurrentBasePriority = pxTCB->uxBasePriority;
    6e9c:	693b      	ldr	r3, [r7, #16]
    6e9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    6ea0:	60fb      	str	r3, [r7, #12]
			{
				uxCurrentBasePriority = pxTCB->uxPriority;
			}
			#endif

			if( uxCurrentBasePriority != uxNewPriority )
    6ea2:	68fa      	ldr	r2, [r7, #12]
    6ea4:	683b      	ldr	r3, [r7, #0]
    6ea6:	429a      	cmp	r2, r3
    6ea8:	d074      	beq.n	6f94 <vTaskPrioritySet+0x124>
			{
				/* The priority change may have readied a task of higher
				priority than the calling task. */
				if( uxNewPriority > uxCurrentBasePriority )
    6eaa:	683a      	ldr	r2, [r7, #0]
    6eac:	68fb      	ldr	r3, [r7, #12]
    6eae:	429a      	cmp	r2, r3
    6eb0:	d90d      	bls.n	6ece <vTaskPrioritySet+0x5e>
				{
					if( pxTCB != pxCurrentTCB )
    6eb2:	4b3b      	ldr	r3, [pc, #236]	; (6fa0 <vTaskPrioritySet+0x130>)
    6eb4:	681b      	ldr	r3, [r3, #0]
    6eb6:	693a      	ldr	r2, [r7, #16]
    6eb8:	429a      	cmp	r2, r3
    6eba:	d00f      	beq.n	6edc <vTaskPrioritySet+0x6c>
					{
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
    6ebc:	4b38      	ldr	r3, [pc, #224]	; (6fa0 <vTaskPrioritySet+0x130>)
    6ebe:	681b      	ldr	r3, [r3, #0]
    6ec0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6ec2:	683a      	ldr	r2, [r7, #0]
    6ec4:	429a      	cmp	r2, r3
    6ec6:	d309      	bcc.n	6edc <vTaskPrioritySet+0x6c>
						{
							xYieldRequired = pdTRUE;
    6ec8:	2301      	movs	r3, #1
    6eca:	617b      	str	r3, [r7, #20]
    6ecc:	e006      	b.n	6edc <vTaskPrioritySet+0x6c>
						/* The priority of the running task is being raised,
						but the running task must already be the highest
						priority task able to run so no yield is required. */
					}
				}
				else if( pxTCB == pxCurrentTCB )
    6ece:	4b34      	ldr	r3, [pc, #208]	; (6fa0 <vTaskPrioritySet+0x130>)
    6ed0:	681b      	ldr	r3, [r3, #0]
    6ed2:	693a      	ldr	r2, [r7, #16]
    6ed4:	429a      	cmp	r2, r3
    6ed6:	d101      	bne.n	6edc <vTaskPrioritySet+0x6c>
				{
					/* Setting the priority of the running task down means
					there may now be another task of higher priority that
					is ready to execute. */
					xYieldRequired = pdTRUE;
    6ed8:	2301      	movs	r3, #1
    6eda:	617b      	str	r3, [r7, #20]
				}

				/* Remember the ready list the task might be referenced from
				before its uxPriority member is changed so the
				taskRESET_READY_PRIORITY() macro can function correctly. */
				uxPriorityUsedOnEntry = pxTCB->uxPriority;
    6edc:	693b      	ldr	r3, [r7, #16]
    6ede:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6ee0:	60bb      	str	r3, [r7, #8]

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
    6ee2:	693b      	ldr	r3, [r7, #16]
    6ee4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    6ee6:	693b      	ldr	r3, [r7, #16]
    6ee8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6eea:	429a      	cmp	r2, r3
    6eec:	d102      	bne.n	6ef4 <vTaskPrioritySet+0x84>
					{
						pxTCB->uxPriority = uxNewPriority;
    6eee:	693b      	ldr	r3, [r7, #16]
    6ef0:	683a      	ldr	r2, [r7, #0]
    6ef2:	62da      	str	r2, [r3, #44]	; 0x2c
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* The base priority gets set whatever. */
					pxTCB->uxBasePriority = uxNewPriority;
    6ef4:	693b      	ldr	r3, [r7, #16]
    6ef6:	683a      	ldr	r2, [r7, #0]
    6ef8:	645a      	str	r2, [r3, #68]	; 0x44
				}
				#endif

				/* Only reset the event list item value if the value is not
				being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    6efa:	693b      	ldr	r3, [r7, #16]
    6efc:	699b      	ldr	r3, [r3, #24]
    6efe:	2b00      	cmp	r3, #0
    6f00:	db04      	blt.n	6f0c <vTaskPrioritySet+0x9c>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    6f02:	683b      	ldr	r3, [r7, #0]
    6f04:	f1c3 0205 	rsb	r2, r3, #5
    6f08:	693b      	ldr	r3, [r7, #16]
    6f0a:	619a      	str	r2, [r3, #24]

				/* If the task is in the blocked or suspended list we need do
				nothing more than change its priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the list appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
    6f0c:	693b      	ldr	r3, [r7, #16]
    6f0e:	6959      	ldr	r1, [r3, #20]
    6f10:	68ba      	ldr	r2, [r7, #8]
    6f12:	4613      	mov	r3, r2
    6f14:	009b      	lsls	r3, r3, #2
    6f16:	4413      	add	r3, r2
    6f18:	009b      	lsls	r3, r3, #2
    6f1a:	4a22      	ldr	r2, [pc, #136]	; (6fa4 <vTaskPrioritySet+0x134>)
    6f1c:	4413      	add	r3, r2
    6f1e:	4299      	cmp	r1, r3
    6f20:	d101      	bne.n	6f26 <vTaskPrioritySet+0xb6>
    6f22:	2301      	movs	r3, #1
    6f24:	e000      	b.n	6f28 <vTaskPrioritySet+0xb8>
    6f26:	2300      	movs	r3, #0
    6f28:	2b00      	cmp	r3, #0
    6f2a:	d028      	beq.n	6f7e <vTaskPrioritySet+0x10e>
				{
					/* The task is currently in its ready list - remove before
					adding it to it's new ready list.  As we are in a critical
					section we can do this even if the scheduler is suspended. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    6f2c:	693b      	ldr	r3, [r7, #16]
    6f2e:	3304      	adds	r3, #4
    6f30:	4618      	mov	r0, r3
    6f32:	f7fe fed1 	bl	5cd8 <uxListRemove>
    6f36:	4603      	mov	r3, r0
    6f38:	2b00      	cmp	r3, #0
    6f3a:	d109      	bne.n	6f50 <vTaskPrioritySet+0xe0>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( uxPriorityUsedOnEntry, uxTopReadyPriority );
    6f3c:	2201      	movs	r2, #1
    6f3e:	68bb      	ldr	r3, [r7, #8]
    6f40:	fa02 f303 	lsl.w	r3, r2, r3
    6f44:	43da      	mvns	r2, r3
    6f46:	4b18      	ldr	r3, [pc, #96]	; (6fa8 <vTaskPrioritySet+0x138>)
    6f48:	681b      	ldr	r3, [r3, #0]
    6f4a:	4013      	ands	r3, r2
    6f4c:	4a16      	ldr	r2, [pc, #88]	; (6fa8 <vTaskPrioritySet+0x138>)
    6f4e:	6013      	str	r3, [r2, #0]
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					prvAddTaskToReadyList( pxTCB );
    6f50:	693b      	ldr	r3, [r7, #16]
    6f52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6f54:	2201      	movs	r2, #1
    6f56:	409a      	lsls	r2, r3
    6f58:	4b13      	ldr	r3, [pc, #76]	; (6fa8 <vTaskPrioritySet+0x138>)
    6f5a:	681b      	ldr	r3, [r3, #0]
    6f5c:	4313      	orrs	r3, r2
    6f5e:	4a12      	ldr	r2, [pc, #72]	; (6fa8 <vTaskPrioritySet+0x138>)
    6f60:	6013      	str	r3, [r2, #0]
    6f62:	693b      	ldr	r3, [r7, #16]
    6f64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6f66:	4613      	mov	r3, r2
    6f68:	009b      	lsls	r3, r3, #2
    6f6a:	4413      	add	r3, r2
    6f6c:	009b      	lsls	r3, r3, #2
    6f6e:	4a0d      	ldr	r2, [pc, #52]	; (6fa4 <vTaskPrioritySet+0x134>)
    6f70:	441a      	add	r2, r3
    6f72:	693b      	ldr	r3, [r7, #16]
    6f74:	3304      	adds	r3, #4
    6f76:	4619      	mov	r1, r3
    6f78:	4610      	mov	r0, r2
    6f7a:	f7fe fe52 	bl	5c22 <vListInsertEnd>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldRequired != pdFALSE )
    6f7e:	697b      	ldr	r3, [r7, #20]
    6f80:	2b00      	cmp	r3, #0
    6f82:	d007      	beq.n	6f94 <vTaskPrioritySet+0x124>
				{
					taskYIELD_IF_USING_PREEMPTION();
    6f84:	4b09      	ldr	r3, [pc, #36]	; (6fac <vTaskPrioritySet+0x13c>)
    6f86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    6f8a:	601a      	str	r2, [r3, #0]
    6f8c:	f3bf 8f4f 	dsb	sy
    6f90:	f3bf 8f6f 	isb	sy
				/* Remove compiler warning about unused variables when the port
				optimised task selection is not being used. */
				( void ) uxPriorityUsedOnEntry;
			}
		}
		taskEXIT_CRITICAL();
    6f94:	f001 fed4 	bl	8d40 <vPortExitCritical>
	}
    6f98:	bf00      	nop
    6f9a:	3718      	adds	r7, #24
    6f9c:	46bd      	mov	sp, r7
    6f9e:	bd80      	pop	{r7, pc}
    6fa0:	20004438 	.word	0x20004438
    6fa4:	2000443c 	.word	0x2000443c
    6fa8:	20004518 	.word	0x20004518
    6fac:	e000ed04 	.word	0xe000ed04

00006fb0 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
    6fb0:	b580      	push	{r7, lr}
    6fb2:	b084      	sub	sp, #16
    6fb4:	af00      	add	r7, sp, #0
    6fb6:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
    6fb8:	f001 feaa 	bl	8d10 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
    6fbc:	687b      	ldr	r3, [r7, #4]
    6fbe:	2b00      	cmp	r3, #0
    6fc0:	d102      	bne.n	6fc8 <vTaskSuspend+0x18>
    6fc2:	4b35      	ldr	r3, [pc, #212]	; (7098 <vTaskSuspend+0xe8>)
    6fc4:	681b      	ldr	r3, [r3, #0]
    6fc6:	e000      	b.n	6fca <vTaskSuspend+0x1a>
    6fc8:	687b      	ldr	r3, [r7, #4]
    6fca:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    6fcc:	68fb      	ldr	r3, [r7, #12]
    6fce:	3304      	adds	r3, #4
    6fd0:	4618      	mov	r0, r3
    6fd2:	f7fe fe81 	bl	5cd8 <uxListRemove>
    6fd6:	4603      	mov	r3, r0
    6fd8:	2b00      	cmp	r3, #0
    6fda:	d115      	bne.n	7008 <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
    6fdc:	68fb      	ldr	r3, [r7, #12]
    6fde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6fe0:	492e      	ldr	r1, [pc, #184]	; (709c <vTaskSuspend+0xec>)
    6fe2:	4613      	mov	r3, r2
    6fe4:	009b      	lsls	r3, r3, #2
    6fe6:	4413      	add	r3, r2
    6fe8:	009b      	lsls	r3, r3, #2
    6fea:	440b      	add	r3, r1
    6fec:	681b      	ldr	r3, [r3, #0]
    6fee:	2b00      	cmp	r3, #0
    6ff0:	d10a      	bne.n	7008 <vTaskSuspend+0x58>
    6ff2:	68fb      	ldr	r3, [r7, #12]
    6ff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6ff6:	2201      	movs	r2, #1
    6ff8:	fa02 f303 	lsl.w	r3, r2, r3
    6ffc:	43da      	mvns	r2, r3
    6ffe:	4b28      	ldr	r3, [pc, #160]	; (70a0 <vTaskSuspend+0xf0>)
    7000:	681b      	ldr	r3, [r3, #0]
    7002:	4013      	ands	r3, r2
    7004:	4a26      	ldr	r2, [pc, #152]	; (70a0 <vTaskSuspend+0xf0>)
    7006:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    7008:	68fb      	ldr	r3, [r7, #12]
    700a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    700c:	2b00      	cmp	r3, #0
    700e:	d004      	beq.n	701a <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    7010:	68fb      	ldr	r3, [r7, #12]
    7012:	3318      	adds	r3, #24
    7014:	4618      	mov	r0, r3
    7016:	f7fe fe5f 	bl	5cd8 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
    701a:	68fb      	ldr	r3, [r7, #12]
    701c:	3304      	adds	r3, #4
    701e:	4619      	mov	r1, r3
    7020:	4820      	ldr	r0, [pc, #128]	; (70a4 <vTaskSuspend+0xf4>)
    7022:	f7fe fdfe 	bl	5c22 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
    7026:	68fb      	ldr	r3, [r7, #12]
    7028:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    702c:	b2db      	uxtb	r3, r3
    702e:	2b01      	cmp	r3, #1
    7030:	d103      	bne.n	703a <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
    7032:	68fb      	ldr	r3, [r7, #12]
    7034:	2200      	movs	r2, #0
    7036:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
    703a:	f001 fe81 	bl	8d40 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
    703e:	4b1a      	ldr	r3, [pc, #104]	; (70a8 <vTaskSuspend+0xf8>)
    7040:	681b      	ldr	r3, [r3, #0]
    7042:	2b00      	cmp	r3, #0
    7044:	d005      	beq.n	7052 <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
    7046:	f001 fe63 	bl	8d10 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
    704a:	f000 fd11 	bl	7a70 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
    704e:	f001 fe77 	bl	8d40 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
    7052:	4b11      	ldr	r3, [pc, #68]	; (7098 <vTaskSuspend+0xe8>)
    7054:	681b      	ldr	r3, [r3, #0]
    7056:	68fa      	ldr	r2, [r7, #12]
    7058:	429a      	cmp	r2, r3
    705a:	d118      	bne.n	708e <vTaskSuspend+0xde>
		{
			if( xSchedulerRunning != pdFALSE )
    705c:	4b12      	ldr	r3, [pc, #72]	; (70a8 <vTaskSuspend+0xf8>)
    705e:	681b      	ldr	r3, [r3, #0]
    7060:	2b00      	cmp	r3, #0
    7062:	d008      	beq.n	7076 <vTaskSuspend+0xc6>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
				portYIELD_WITHIN_API();
    7064:	4b11      	ldr	r3, [pc, #68]	; (70ac <vTaskSuspend+0xfc>)
    7066:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    706a:	601a      	str	r2, [r3, #0]
    706c:	f3bf 8f4f 	dsb	sy
    7070:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    7074:	e00b      	b.n	708e <vTaskSuspend+0xde>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
    7076:	4b0b      	ldr	r3, [pc, #44]	; (70a4 <vTaskSuspend+0xf4>)
    7078:	681a      	ldr	r2, [r3, #0]
    707a:	4b0d      	ldr	r3, [pc, #52]	; (70b0 <vTaskSuspend+0x100>)
    707c:	681b      	ldr	r3, [r3, #0]
    707e:	429a      	cmp	r2, r3
    7080:	d103      	bne.n	708a <vTaskSuspend+0xda>
					pxCurrentTCB = NULL;
    7082:	4b05      	ldr	r3, [pc, #20]	; (7098 <vTaskSuspend+0xe8>)
    7084:	2200      	movs	r2, #0
    7086:	601a      	str	r2, [r3, #0]
	}
    7088:	e001      	b.n	708e <vTaskSuspend+0xde>
					vTaskSwitchContext();
    708a:	f000 facd 	bl	7628 <vTaskSwitchContext>
	}
    708e:	bf00      	nop
    7090:	3710      	adds	r7, #16
    7092:	46bd      	mov	sp, r7
    7094:	bd80      	pop	{r7, pc}
    7096:	bf00      	nop
    7098:	20004438 	.word	0x20004438
    709c:	2000443c 	.word	0x2000443c
    70a0:	20004518 	.word	0x20004518
    70a4:	200044fc 	.word	0x200044fc
    70a8:	2000451c 	.word	0x2000451c
    70ac:	e000ed04 	.word	0xe000ed04
    70b0:	20004510 	.word	0x20004510

000070b4 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
    70b4:	b480      	push	{r7}
    70b6:	b085      	sub	sp, #20
    70b8:	af00      	add	r7, sp, #0
    70ba:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
    70bc:	2300      	movs	r3, #0
    70be:	60fb      	str	r3, [r7, #12]
	const TCB_t * const pxTCB = ( TCB_t * ) xTask;
    70c0:	687b      	ldr	r3, [r7, #4]
    70c2:	60bb      	str	r3, [r7, #8]

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
    70c4:	68bb      	ldr	r3, [r7, #8]
    70c6:	695b      	ldr	r3, [r3, #20]
    70c8:	4a0e      	ldr	r2, [pc, #56]	; (7104 <prvTaskIsTaskSuspended+0x50>)
    70ca:	4293      	cmp	r3, r2
    70cc:	d101      	bne.n	70d2 <prvTaskIsTaskSuspended+0x1e>
    70ce:	2301      	movs	r3, #1
    70d0:	e000      	b.n	70d4 <prvTaskIsTaskSuspended+0x20>
    70d2:	2300      	movs	r3, #0
    70d4:	2b00      	cmp	r3, #0
    70d6:	d00f      	beq.n	70f8 <prvTaskIsTaskSuspended+0x44>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
    70d8:	68bb      	ldr	r3, [r7, #8]
    70da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    70dc:	4a0a      	ldr	r2, [pc, #40]	; (7108 <prvTaskIsTaskSuspended+0x54>)
    70de:	4293      	cmp	r3, r2
    70e0:	d00a      	beq.n	70f8 <prvTaskIsTaskSuspended+0x44>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
    70e2:	68bb      	ldr	r3, [r7, #8]
    70e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    70e6:	2b00      	cmp	r3, #0
    70e8:	d101      	bne.n	70ee <prvTaskIsTaskSuspended+0x3a>
    70ea:	2301      	movs	r3, #1
    70ec:	e000      	b.n	70f0 <prvTaskIsTaskSuspended+0x3c>
    70ee:	2300      	movs	r3, #0
    70f0:	2b00      	cmp	r3, #0
    70f2:	d001      	beq.n	70f8 <prvTaskIsTaskSuspended+0x44>
				{
					xReturn = pdTRUE;
    70f4:	2301      	movs	r3, #1
    70f6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    70f8:	68fb      	ldr	r3, [r7, #12]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
    70fa:	4618      	mov	r0, r3
    70fc:	3714      	adds	r7, #20
    70fe:	46bd      	mov	sp, r7
    7100:	bc80      	pop	{r7}
    7102:	4770      	bx	lr
    7104:	200044fc 	.word	0x200044fc
    7108:	200044d0 	.word	0x200044d0

0000710c <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
    710c:	b580      	push	{r7, lr}
    710e:	b084      	sub	sp, #16
    7110:	af00      	add	r7, sp, #0
    7112:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
    7114:	687b      	ldr	r3, [r7, #4]
    7116:	60fb      	str	r3, [r7, #12]
		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
    7118:	68fb      	ldr	r3, [r7, #12]
    711a:	2b00      	cmp	r3, #0
    711c:	d039      	beq.n	7192 <vTaskResume+0x86>
    711e:	4b1f      	ldr	r3, [pc, #124]	; (719c <vTaskResume+0x90>)
    7120:	681b      	ldr	r3, [r3, #0]
    7122:	68fa      	ldr	r2, [r7, #12]
    7124:	429a      	cmp	r2, r3
    7126:	d034      	beq.n	7192 <vTaskResume+0x86>
		{
			taskENTER_CRITICAL();
    7128:	f001 fdf2 	bl	8d10 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
    712c:	68f8      	ldr	r0, [r7, #12]
    712e:	f7ff ffc1 	bl	70b4 <prvTaskIsTaskSuspended>
    7132:	4603      	mov	r3, r0
    7134:	2b00      	cmp	r3, #0
    7136:	d02a      	beq.n	718e <vTaskResume+0x82>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
    7138:	68fb      	ldr	r3, [r7, #12]
    713a:	3304      	adds	r3, #4
    713c:	4618      	mov	r0, r3
    713e:	f7fe fdcb 	bl	5cd8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    7142:	68fb      	ldr	r3, [r7, #12]
    7144:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7146:	2201      	movs	r2, #1
    7148:	409a      	lsls	r2, r3
    714a:	4b15      	ldr	r3, [pc, #84]	; (71a0 <vTaskResume+0x94>)
    714c:	681b      	ldr	r3, [r3, #0]
    714e:	4313      	orrs	r3, r2
    7150:	4a13      	ldr	r2, [pc, #76]	; (71a0 <vTaskResume+0x94>)
    7152:	6013      	str	r3, [r2, #0]
    7154:	68fb      	ldr	r3, [r7, #12]
    7156:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7158:	4613      	mov	r3, r2
    715a:	009b      	lsls	r3, r3, #2
    715c:	4413      	add	r3, r2
    715e:	009b      	lsls	r3, r3, #2
    7160:	4a10      	ldr	r2, [pc, #64]	; (71a4 <vTaskResume+0x98>)
    7162:	441a      	add	r2, r3
    7164:	68fb      	ldr	r3, [r7, #12]
    7166:	3304      	adds	r3, #4
    7168:	4619      	mov	r1, r3
    716a:	4610      	mov	r0, r2
    716c:	f7fe fd59 	bl	5c22 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    7170:	68fb      	ldr	r3, [r7, #12]
    7172:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7174:	4b09      	ldr	r3, [pc, #36]	; (719c <vTaskResume+0x90>)
    7176:	681b      	ldr	r3, [r3, #0]
    7178:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    717a:	429a      	cmp	r2, r3
    717c:	d307      	bcc.n	718e <vTaskResume+0x82>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
    717e:	4b0a      	ldr	r3, [pc, #40]	; (71a8 <vTaskResume+0x9c>)
    7180:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    7184:	601a      	str	r2, [r3, #0]
    7186:	f3bf 8f4f 	dsb	sy
    718a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
    718e:	f001 fdd7 	bl	8d40 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    7192:	bf00      	nop
    7194:	3710      	adds	r7, #16
    7196:	46bd      	mov	sp, r7
    7198:	bd80      	pop	{r7, pc}
    719a:	bf00      	nop
    719c:	20004438 	.word	0x20004438
    71a0:	20004518 	.word	0x20004518
    71a4:	2000443c 	.word	0x2000443c
    71a8:	e000ed04 	.word	0xe000ed04

000071ac <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
    71ac:	b580      	push	{r7, lr}
    71ae:	b088      	sub	sp, #32
    71b0:	af00      	add	r7, sp, #0
    71b2:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
    71b4:	2300      	movs	r3, #0
    71b6:	61fb      	str	r3, [r7, #28]
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
    71b8:	687b      	ldr	r3, [r7, #4]
    71ba:	61bb      	str	r3, [r7, #24]
	__asm volatile
    71bc:	f3ef 8211 	mrs	r2, BASEPRI
    71c0:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    71c4:	f383 8811 	msr	BASEPRI, r3
    71c8:	f3bf 8f6f 	isb	sy
    71cc:	f3bf 8f4f 	dsb	sy
    71d0:	613a      	str	r2, [r7, #16]
    71d2:	60fb      	str	r3, [r7, #12]
	return ulOriginalBASEPRI;
    71d4:	693b      	ldr	r3, [r7, #16]
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    71d6:	617b      	str	r3, [r7, #20]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
    71d8:	69b8      	ldr	r0, [r7, #24]
    71da:	f7ff ff6b 	bl	70b4 <prvTaskIsTaskSuspended>
    71de:	4603      	mov	r3, r0
    71e0:	2b00      	cmp	r3, #0
    71e2:	d02f      	beq.n	7244 <xTaskResumeFromISR+0x98>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    71e4:	4b1c      	ldr	r3, [pc, #112]	; (7258 <xTaskResumeFromISR+0xac>)
    71e6:	681b      	ldr	r3, [r3, #0]
    71e8:	2b00      	cmp	r3, #0
    71ea:	d125      	bne.n	7238 <xTaskResumeFromISR+0x8c>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    71ec:	69bb      	ldr	r3, [r7, #24]
    71ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    71f0:	4b1a      	ldr	r3, [pc, #104]	; (725c <xTaskResumeFromISR+0xb0>)
    71f2:	681b      	ldr	r3, [r3, #0]
    71f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    71f6:	429a      	cmp	r2, r3
    71f8:	d301      	bcc.n	71fe <xTaskResumeFromISR+0x52>
					{
						xYieldRequired = pdTRUE;
    71fa:	2301      	movs	r3, #1
    71fc:	61fb      	str	r3, [r7, #28]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    71fe:	69bb      	ldr	r3, [r7, #24]
    7200:	3304      	adds	r3, #4
    7202:	4618      	mov	r0, r3
    7204:	f7fe fd68 	bl	5cd8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    7208:	69bb      	ldr	r3, [r7, #24]
    720a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    720c:	2201      	movs	r2, #1
    720e:	409a      	lsls	r2, r3
    7210:	4b13      	ldr	r3, [pc, #76]	; (7260 <xTaskResumeFromISR+0xb4>)
    7212:	681b      	ldr	r3, [r3, #0]
    7214:	4313      	orrs	r3, r2
    7216:	4a12      	ldr	r2, [pc, #72]	; (7260 <xTaskResumeFromISR+0xb4>)
    7218:	6013      	str	r3, [r2, #0]
    721a:	69bb      	ldr	r3, [r7, #24]
    721c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    721e:	4613      	mov	r3, r2
    7220:	009b      	lsls	r3, r3, #2
    7222:	4413      	add	r3, r2
    7224:	009b      	lsls	r3, r3, #2
    7226:	4a0f      	ldr	r2, [pc, #60]	; (7264 <xTaskResumeFromISR+0xb8>)
    7228:	441a      	add	r2, r3
    722a:	69bb      	ldr	r3, [r7, #24]
    722c:	3304      	adds	r3, #4
    722e:	4619      	mov	r1, r3
    7230:	4610      	mov	r0, r2
    7232:	f7fe fcf6 	bl	5c22 <vListInsertEnd>
    7236:	e005      	b.n	7244 <xTaskResumeFromISR+0x98>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    7238:	69bb      	ldr	r3, [r7, #24]
    723a:	3318      	adds	r3, #24
    723c:	4619      	mov	r1, r3
    723e:	480a      	ldr	r0, [pc, #40]	; (7268 <xTaskResumeFromISR+0xbc>)
    7240:	f7fe fcef 	bl	5c22 <vListInsertEnd>
    7244:	697b      	ldr	r3, [r7, #20]
    7246:	60bb      	str	r3, [r7, #8]
	__asm volatile
    7248:	68bb      	ldr	r3, [r7, #8]
    724a:	f383 8811 	msr	BASEPRI, r3
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
    724e:	69fb      	ldr	r3, [r7, #28]
	}
    7250:	4618      	mov	r0, r3
    7252:	3720      	adds	r7, #32
    7254:	46bd      	mov	sp, r7
    7256:	bd80      	pop	{r7, pc}
    7258:	20004538 	.word	0x20004538
    725c:	20004438 	.word	0x20004438
    7260:	20004518 	.word	0x20004518
    7264:	2000443c 	.word	0x2000443c
    7268:	200044d0 	.word	0x200044d0

0000726c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
    726c:	b580      	push	{r7, lr}
    726e:	b084      	sub	sp, #16
    7270:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
    7272:	4b13      	ldr	r3, [pc, #76]	; (72c0 <vTaskStartScheduler+0x54>)
    7274:	9301      	str	r3, [sp, #4]
    7276:	2300      	movs	r3, #0
    7278:	9300      	str	r3, [sp, #0]
    727a:	2300      	movs	r3, #0
    727c:	2280      	movs	r2, #128	; 0x80
    727e:	4911      	ldr	r1, [pc, #68]	; (72c4 <vTaskStartScheduler+0x58>)
    7280:	4811      	ldr	r0, [pc, #68]	; (72c8 <vTaskStartScheduler+0x5c>)
    7282:	f7ff fba5 	bl	69d0 <xTaskCreate>
    7286:	6078      	str	r0, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
    7288:	687b      	ldr	r3, [r7, #4]
    728a:	2b01      	cmp	r3, #1
    728c:	d114      	bne.n	72b8 <vTaskStartScheduler+0x4c>
	__asm volatile
    728e:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    7292:	f383 8811 	msr	BASEPRI, r3
    7296:	f3bf 8f6f 	isb	sy
    729a:	f3bf 8f4f 	dsb	sy
    729e:	603b      	str	r3, [r7, #0]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
    72a0:	4b0a      	ldr	r3, [pc, #40]	; (72cc <vTaskStartScheduler+0x60>)
    72a2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    72a6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
    72a8:	4b09      	ldr	r3, [pc, #36]	; (72d0 <vTaskStartScheduler+0x64>)
    72aa:	2201      	movs	r2, #1
    72ac:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
    72ae:	4b09      	ldr	r3, [pc, #36]	; (72d4 <vTaskStartScheduler+0x68>)
    72b0:	2200      	movs	r2, #0
    72b2:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
    72b4:	f001 fd05 	bl	8cc2 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
    72b8:	bf00      	nop
    72ba:	3708      	adds	r7, #8
    72bc:	46bd      	mov	sp, r7
    72be:	bd80      	pop	{r7, pc}
    72c0:	20004534 	.word	0x20004534
    72c4:	0000909c 	.word	0x0000909c
    72c8:	00007949 	.word	0x00007949
    72cc:	20004530 	.word	0x20004530
    72d0:	2000451c 	.word	0x2000451c
    72d4:	20004514 	.word	0x20004514

000072d8 <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
    72d8:	b580      	push	{r7, lr}
    72da:	b082      	sub	sp, #8
    72dc:	af00      	add	r7, sp, #0
    72de:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    72e2:	f383 8811 	msr	BASEPRI, r3
    72e6:	f3bf 8f6f 	isb	sy
    72ea:	f3bf 8f4f 	dsb	sy
    72ee:	607b      	str	r3, [r7, #4]
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
    72f0:	4b04      	ldr	r3, [pc, #16]	; (7304 <vTaskEndScheduler+0x2c>)
    72f2:	2200      	movs	r2, #0
    72f4:	601a      	str	r2, [r3, #0]
	vPortEndScheduler();
    72f6:	f001 fd05 	bl	8d04 <vPortEndScheduler>
}
    72fa:	bf00      	nop
    72fc:	3708      	adds	r7, #8
    72fe:	46bd      	mov	sp, r7
    7300:	bd80      	pop	{r7, pc}
    7302:	bf00      	nop
    7304:	2000451c 	.word	0x2000451c

00007308 <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
    7308:	b480      	push	{r7}
    730a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
    730c:	4b04      	ldr	r3, [pc, #16]	; (7320 <vTaskSuspendAll+0x18>)
    730e:	681b      	ldr	r3, [r3, #0]
    7310:	3301      	adds	r3, #1
    7312:	4a03      	ldr	r2, [pc, #12]	; (7320 <vTaskSuspendAll+0x18>)
    7314:	6013      	str	r3, [r2, #0]
}
    7316:	bf00      	nop
    7318:	46bd      	mov	sp, r7
    731a:	bc80      	pop	{r7}
    731c:	4770      	bx	lr
    731e:	bf00      	nop
    7320:	20004538 	.word	0x20004538

00007324 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
    7324:	b580      	push	{r7, lr}
    7326:	b084      	sub	sp, #16
    7328:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
    732a:	2300      	movs	r3, #0
    732c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
    732e:	2300      	movs	r3, #0
    7330:	60bb      	str	r3, [r7, #8]
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
    7332:	f001 fced 	bl	8d10 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
    7336:	4b39      	ldr	r3, [pc, #228]	; (741c <xTaskResumeAll+0xf8>)
    7338:	681b      	ldr	r3, [r3, #0]
    733a:	3b01      	subs	r3, #1
    733c:	4a37      	ldr	r2, [pc, #220]	; (741c <xTaskResumeAll+0xf8>)
    733e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    7340:	4b36      	ldr	r3, [pc, #216]	; (741c <xTaskResumeAll+0xf8>)
    7342:	681b      	ldr	r3, [r3, #0]
    7344:	2b00      	cmp	r3, #0
    7346:	d161      	bne.n	740c <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
    7348:	4b35      	ldr	r3, [pc, #212]	; (7420 <xTaskResumeAll+0xfc>)
    734a:	681b      	ldr	r3, [r3, #0]
    734c:	2b00      	cmp	r3, #0
    734e:	d05d      	beq.n	740c <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    7350:	e02e      	b.n	73b0 <xTaskResumeAll+0x8c>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    7352:	4b34      	ldr	r3, [pc, #208]	; (7424 <xTaskResumeAll+0x100>)
    7354:	68db      	ldr	r3, [r3, #12]
    7356:	68db      	ldr	r3, [r3, #12]
    7358:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    735a:	68fb      	ldr	r3, [r7, #12]
    735c:	3318      	adds	r3, #24
    735e:	4618      	mov	r0, r3
    7360:	f7fe fcba 	bl	5cd8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    7364:	68fb      	ldr	r3, [r7, #12]
    7366:	3304      	adds	r3, #4
    7368:	4618      	mov	r0, r3
    736a:	f7fe fcb5 	bl	5cd8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    736e:	68fb      	ldr	r3, [r7, #12]
    7370:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7372:	2201      	movs	r2, #1
    7374:	409a      	lsls	r2, r3
    7376:	4b2c      	ldr	r3, [pc, #176]	; (7428 <xTaskResumeAll+0x104>)
    7378:	681b      	ldr	r3, [r3, #0]
    737a:	4313      	orrs	r3, r2
    737c:	4a2a      	ldr	r2, [pc, #168]	; (7428 <xTaskResumeAll+0x104>)
    737e:	6013      	str	r3, [r2, #0]
    7380:	68fb      	ldr	r3, [r7, #12]
    7382:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7384:	4613      	mov	r3, r2
    7386:	009b      	lsls	r3, r3, #2
    7388:	4413      	add	r3, r2
    738a:	009b      	lsls	r3, r3, #2
    738c:	4a27      	ldr	r2, [pc, #156]	; (742c <xTaskResumeAll+0x108>)
    738e:	441a      	add	r2, r3
    7390:	68fb      	ldr	r3, [r7, #12]
    7392:	3304      	adds	r3, #4
    7394:	4619      	mov	r1, r3
    7396:	4610      	mov	r0, r2
    7398:	f7fe fc43 	bl	5c22 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    739c:	68fb      	ldr	r3, [r7, #12]
    739e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    73a0:	4b23      	ldr	r3, [pc, #140]	; (7430 <xTaskResumeAll+0x10c>)
    73a2:	681b      	ldr	r3, [r3, #0]
    73a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    73a6:	429a      	cmp	r2, r3
    73a8:	d302      	bcc.n	73b0 <xTaskResumeAll+0x8c>
					{
						xYieldPending = pdTRUE;
    73aa:	4b22      	ldr	r3, [pc, #136]	; (7434 <xTaskResumeAll+0x110>)
    73ac:	2201      	movs	r2, #1
    73ae:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    73b0:	4b1c      	ldr	r3, [pc, #112]	; (7424 <xTaskResumeAll+0x100>)
    73b2:	681b      	ldr	r3, [r3, #0]
    73b4:	2b00      	cmp	r3, #0
    73b6:	d1cc      	bne.n	7352 <xTaskResumeAll+0x2e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
    73b8:	68fb      	ldr	r3, [r7, #12]
    73ba:	2b00      	cmp	r3, #0
    73bc:	d001      	beq.n	73c2 <xTaskResumeAll+0x9e>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
    73be:	f000 fb57 	bl	7a70 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
    73c2:	4b1d      	ldr	r3, [pc, #116]	; (7438 <xTaskResumeAll+0x114>)
    73c4:	681b      	ldr	r3, [r3, #0]
    73c6:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
    73c8:	687b      	ldr	r3, [r7, #4]
    73ca:	2b00      	cmp	r3, #0
    73cc:	d010      	beq.n	73f0 <xTaskResumeAll+0xcc>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
    73ce:	f000 f875 	bl	74bc <xTaskIncrementTick>
    73d2:	4603      	mov	r3, r0
    73d4:	2b00      	cmp	r3, #0
    73d6:	d002      	beq.n	73de <xTaskResumeAll+0xba>
							{
								xYieldPending = pdTRUE;
    73d8:	4b16      	ldr	r3, [pc, #88]	; (7434 <xTaskResumeAll+0x110>)
    73da:	2201      	movs	r2, #1
    73dc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
    73de:	687b      	ldr	r3, [r7, #4]
    73e0:	3b01      	subs	r3, #1
    73e2:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
    73e4:	687b      	ldr	r3, [r7, #4]
    73e6:	2b00      	cmp	r3, #0
    73e8:	d1f1      	bne.n	73ce <xTaskResumeAll+0xaa>

						uxPendedTicks = 0;
    73ea:	4b13      	ldr	r3, [pc, #76]	; (7438 <xTaskResumeAll+0x114>)
    73ec:	2200      	movs	r2, #0
    73ee:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
    73f0:	4b10      	ldr	r3, [pc, #64]	; (7434 <xTaskResumeAll+0x110>)
    73f2:	681b      	ldr	r3, [r3, #0]
    73f4:	2b00      	cmp	r3, #0
    73f6:	d009      	beq.n	740c <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
    73f8:	2301      	movs	r3, #1
    73fa:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
    73fc:	4b0f      	ldr	r3, [pc, #60]	; (743c <xTaskResumeAll+0x118>)
    73fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    7402:	601a      	str	r2, [r3, #0]
    7404:	f3bf 8f4f 	dsb	sy
    7408:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    740c:	f001 fc98 	bl	8d40 <vPortExitCritical>

	return xAlreadyYielded;
    7410:	68bb      	ldr	r3, [r7, #8]
}
    7412:	4618      	mov	r0, r3
    7414:	3710      	adds	r7, #16
    7416:	46bd      	mov	sp, r7
    7418:	bd80      	pop	{r7, pc}
    741a:	bf00      	nop
    741c:	20004538 	.word	0x20004538
    7420:	20004510 	.word	0x20004510
    7424:	200044d0 	.word	0x200044d0
    7428:	20004518 	.word	0x20004518
    742c:	2000443c 	.word	0x2000443c
    7430:	20004438 	.word	0x20004438
    7434:	20004524 	.word	0x20004524
    7438:	20004520 	.word	0x20004520
    743c:	e000ed04 	.word	0xe000ed04

00007440 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
    7440:	b480      	push	{r7}
    7442:	b083      	sub	sp, #12
    7444:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
    7446:	4b04      	ldr	r3, [pc, #16]	; (7458 <xTaskGetTickCount+0x18>)
    7448:	681b      	ldr	r3, [r3, #0]
    744a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
    744c:	687b      	ldr	r3, [r7, #4]
}
    744e:	4618      	mov	r0, r3
    7450:	370c      	adds	r7, #12
    7452:	46bd      	mov	sp, r7
    7454:	bc80      	pop	{r7}
    7456:	4770      	bx	lr
    7458:	20004514 	.word	0x20004514

0000745c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
    745c:	b480      	push	{r7}
    745e:	b083      	sub	sp, #12
    7460:	af00      	add	r7, sp, #0
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
    7462:	2300      	movs	r3, #0
    7464:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
    7466:	4b04      	ldr	r3, [pc, #16]	; (7478 <xTaskGetTickCountFromISR+0x1c>)
    7468:	681b      	ldr	r3, [r3, #0]
    746a:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    746c:	683b      	ldr	r3, [r7, #0]
}
    746e:	4618      	mov	r0, r3
    7470:	370c      	adds	r7, #12
    7472:	46bd      	mov	sp, r7
    7474:	bc80      	pop	{r7}
    7476:	4770      	bx	lr
    7478:	20004514 	.word	0x20004514

0000747c <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
    747c:	b480      	push	{r7}
    747e:	af00      	add	r7, sp, #0
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
    7480:	4b02      	ldr	r3, [pc, #8]	; (748c <uxTaskGetNumberOfTasks+0x10>)
    7482:	681b      	ldr	r3, [r3, #0]
}
    7484:	4618      	mov	r0, r3
    7486:	46bd      	mov	sp, r7
    7488:	bc80      	pop	{r7}
    748a:	4770      	bx	lr
    748c:	20004510 	.word	0x20004510

00007490 <pcTaskGetName>:
/*-----------------------------------------------------------*/

char *pcTaskGetName( TaskHandle_t xTaskToQuery ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    7490:	b480      	push	{r7}
    7492:	b085      	sub	sp, #20
    7494:	af00      	add	r7, sp, #0
    7496:	6078      	str	r0, [r7, #4]
TCB_t *pxTCB;

	/* If null is passed in here then the name of the calling task is being
	queried. */
	pxTCB = prvGetTCBFromHandle( xTaskToQuery );
    7498:	687b      	ldr	r3, [r7, #4]
    749a:	2b00      	cmp	r3, #0
    749c:	d102      	bne.n	74a4 <pcTaskGetName+0x14>
    749e:	4b06      	ldr	r3, [pc, #24]	; (74b8 <pcTaskGetName+0x28>)
    74a0:	681b      	ldr	r3, [r3, #0]
    74a2:	e000      	b.n	74a6 <pcTaskGetName+0x16>
    74a4:	687b      	ldr	r3, [r7, #4]
    74a6:	60fb      	str	r3, [r7, #12]
	configASSERT( pxTCB );
	return &( pxTCB->pcTaskName[ 0 ] );
    74a8:	68fb      	ldr	r3, [r7, #12]
    74aa:	3334      	adds	r3, #52	; 0x34
}
    74ac:	4618      	mov	r0, r3
    74ae:	3714      	adds	r7, #20
    74b0:	46bd      	mov	sp, r7
    74b2:	bc80      	pop	{r7}
    74b4:	4770      	bx	lr
    74b6:	bf00      	nop
    74b8:	20004438 	.word	0x20004438

000074bc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
    74bc:	b580      	push	{r7, lr}
    74be:	b086      	sub	sp, #24
    74c0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
    74c2:	2300      	movs	r3, #0
    74c4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    74c6:	4b4d      	ldr	r3, [pc, #308]	; (75fc <xTaskIncrementTick+0x140>)
    74c8:	681b      	ldr	r3, [r3, #0]
    74ca:	2b00      	cmp	r3, #0
    74cc:	f040 8083 	bne.w	75d6 <xTaskIncrementTick+0x11a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
    74d0:	4b4b      	ldr	r3, [pc, #300]	; (7600 <xTaskIncrementTick+0x144>)
    74d2:	681b      	ldr	r3, [r3, #0]
    74d4:	3301      	adds	r3, #1
    74d6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
    74d8:	4a49      	ldr	r2, [pc, #292]	; (7600 <xTaskIncrementTick+0x144>)
    74da:	693b      	ldr	r3, [r7, #16]
    74dc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
    74de:	693b      	ldr	r3, [r7, #16]
    74e0:	2b00      	cmp	r3, #0
    74e2:	d110      	bne.n	7506 <xTaskIncrementTick+0x4a>
		{
			taskSWITCH_DELAYED_LISTS();
    74e4:	4b47      	ldr	r3, [pc, #284]	; (7604 <xTaskIncrementTick+0x148>)
    74e6:	681b      	ldr	r3, [r3, #0]
    74e8:	60fb      	str	r3, [r7, #12]
    74ea:	4b47      	ldr	r3, [pc, #284]	; (7608 <xTaskIncrementTick+0x14c>)
    74ec:	681b      	ldr	r3, [r3, #0]
    74ee:	4a45      	ldr	r2, [pc, #276]	; (7604 <xTaskIncrementTick+0x148>)
    74f0:	6013      	str	r3, [r2, #0]
    74f2:	4a45      	ldr	r2, [pc, #276]	; (7608 <xTaskIncrementTick+0x14c>)
    74f4:	68fb      	ldr	r3, [r7, #12]
    74f6:	6013      	str	r3, [r2, #0]
    74f8:	4b44      	ldr	r3, [pc, #272]	; (760c <xTaskIncrementTick+0x150>)
    74fa:	681b      	ldr	r3, [r3, #0]
    74fc:	3301      	adds	r3, #1
    74fe:	4a43      	ldr	r2, [pc, #268]	; (760c <xTaskIncrementTick+0x150>)
    7500:	6013      	str	r3, [r2, #0]
    7502:	f000 fab5 	bl	7a70 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
    7506:	4b42      	ldr	r3, [pc, #264]	; (7610 <xTaskIncrementTick+0x154>)
    7508:	681b      	ldr	r3, [r3, #0]
    750a:	693a      	ldr	r2, [r7, #16]
    750c:	429a      	cmp	r2, r3
    750e:	d34d      	bcc.n	75ac <xTaskIncrementTick+0xf0>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    7510:	4b3c      	ldr	r3, [pc, #240]	; (7604 <xTaskIncrementTick+0x148>)
    7512:	681b      	ldr	r3, [r3, #0]
    7514:	681b      	ldr	r3, [r3, #0]
    7516:	2b00      	cmp	r3, #0
    7518:	d101      	bne.n	751e <xTaskIncrementTick+0x62>
    751a:	2301      	movs	r3, #1
    751c:	e000      	b.n	7520 <xTaskIncrementTick+0x64>
    751e:	2300      	movs	r3, #0
    7520:	2b00      	cmp	r3, #0
    7522:	d004      	beq.n	752e <xTaskIncrementTick+0x72>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    7524:	4b3a      	ldr	r3, [pc, #232]	; (7610 <xTaskIncrementTick+0x154>)
    7526:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    752a:	601a      	str	r2, [r3, #0]
					break;
    752c:	e03e      	b.n	75ac <xTaskIncrementTick+0xf0>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    752e:	4b35      	ldr	r3, [pc, #212]	; (7604 <xTaskIncrementTick+0x148>)
    7530:	681b      	ldr	r3, [r3, #0]
    7532:	68db      	ldr	r3, [r3, #12]
    7534:	68db      	ldr	r3, [r3, #12]
    7536:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
    7538:	68bb      	ldr	r3, [r7, #8]
    753a:	685b      	ldr	r3, [r3, #4]
    753c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
    753e:	693a      	ldr	r2, [r7, #16]
    7540:	687b      	ldr	r3, [r7, #4]
    7542:	429a      	cmp	r2, r3
    7544:	d203      	bcs.n	754e <xTaskIncrementTick+0x92>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
    7546:	4a32      	ldr	r2, [pc, #200]	; (7610 <xTaskIncrementTick+0x154>)
    7548:	687b      	ldr	r3, [r7, #4]
    754a:	6013      	str	r3, [r2, #0]
						break;
    754c:	e02e      	b.n	75ac <xTaskIncrementTick+0xf0>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    754e:	68bb      	ldr	r3, [r7, #8]
    7550:	3304      	adds	r3, #4
    7552:	4618      	mov	r0, r3
    7554:	f7fe fbc0 	bl	5cd8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    7558:	68bb      	ldr	r3, [r7, #8]
    755a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    755c:	2b00      	cmp	r3, #0
    755e:	d004      	beq.n	756a <xTaskIncrementTick+0xae>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    7560:	68bb      	ldr	r3, [r7, #8]
    7562:	3318      	adds	r3, #24
    7564:	4618      	mov	r0, r3
    7566:	f7fe fbb7 	bl	5cd8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
    756a:	68bb      	ldr	r3, [r7, #8]
    756c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    756e:	2201      	movs	r2, #1
    7570:	409a      	lsls	r2, r3
    7572:	4b28      	ldr	r3, [pc, #160]	; (7614 <xTaskIncrementTick+0x158>)
    7574:	681b      	ldr	r3, [r3, #0]
    7576:	4313      	orrs	r3, r2
    7578:	4a26      	ldr	r2, [pc, #152]	; (7614 <xTaskIncrementTick+0x158>)
    757a:	6013      	str	r3, [r2, #0]
    757c:	68bb      	ldr	r3, [r7, #8]
    757e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7580:	4613      	mov	r3, r2
    7582:	009b      	lsls	r3, r3, #2
    7584:	4413      	add	r3, r2
    7586:	009b      	lsls	r3, r3, #2
    7588:	4a23      	ldr	r2, [pc, #140]	; (7618 <xTaskIncrementTick+0x15c>)
    758a:	441a      	add	r2, r3
    758c:	68bb      	ldr	r3, [r7, #8]
    758e:	3304      	adds	r3, #4
    7590:	4619      	mov	r1, r3
    7592:	4610      	mov	r0, r2
    7594:	f7fe fb45 	bl	5c22 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    7598:	68bb      	ldr	r3, [r7, #8]
    759a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    759c:	4b1f      	ldr	r3, [pc, #124]	; (761c <xTaskIncrementTick+0x160>)
    759e:	681b      	ldr	r3, [r3, #0]
    75a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    75a2:	429a      	cmp	r2, r3
    75a4:	d3b4      	bcc.n	7510 <xTaskIncrementTick+0x54>
						{
							xSwitchRequired = pdTRUE;
    75a6:	2301      	movs	r3, #1
    75a8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    75aa:	e7b1      	b.n	7510 <xTaskIncrementTick+0x54>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    75ac:	4b1b      	ldr	r3, [pc, #108]	; (761c <xTaskIncrementTick+0x160>)
    75ae:	681b      	ldr	r3, [r3, #0]
    75b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    75b2:	4919      	ldr	r1, [pc, #100]	; (7618 <xTaskIncrementTick+0x15c>)
    75b4:	4613      	mov	r3, r2
    75b6:	009b      	lsls	r3, r3, #2
    75b8:	4413      	add	r3, r2
    75ba:	009b      	lsls	r3, r3, #2
    75bc:	440b      	add	r3, r1
    75be:	681b      	ldr	r3, [r3, #0]
    75c0:	2b01      	cmp	r3, #1
    75c2:	d901      	bls.n	75c8 <xTaskIncrementTick+0x10c>
			{
				xSwitchRequired = pdTRUE;
    75c4:	2301      	movs	r3, #1
    75c6:	617b      	str	r3, [r7, #20]

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( uxPendedTicks == ( UBaseType_t ) 0U )
    75c8:	4b15      	ldr	r3, [pc, #84]	; (7620 <xTaskIncrementTick+0x164>)
    75ca:	681b      	ldr	r3, [r3, #0]
    75cc:	2b00      	cmp	r3, #0
    75ce:	d109      	bne.n	75e4 <xTaskIncrementTick+0x128>
			{
				vApplicationTickHook();
    75d0:	f7f8 fe74 	bl	2bc <vApplicationTickHook>
    75d4:	e006      	b.n	75e4 <xTaskIncrementTick+0x128>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
    75d6:	4b12      	ldr	r3, [pc, #72]	; (7620 <xTaskIncrementTick+0x164>)
    75d8:	681b      	ldr	r3, [r3, #0]
    75da:	3301      	adds	r3, #1
    75dc:	4a10      	ldr	r2, [pc, #64]	; (7620 <xTaskIncrementTick+0x164>)
    75de:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
    75e0:	f7f8 fe6c 	bl	2bc <vApplicationTickHook>
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
    75e4:	4b0f      	ldr	r3, [pc, #60]	; (7624 <xTaskIncrementTick+0x168>)
    75e6:	681b      	ldr	r3, [r3, #0]
    75e8:	2b00      	cmp	r3, #0
    75ea:	d001      	beq.n	75f0 <xTaskIncrementTick+0x134>
		{
			xSwitchRequired = pdTRUE;
    75ec:	2301      	movs	r3, #1
    75ee:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
    75f0:	697b      	ldr	r3, [r7, #20]
}
    75f2:	4618      	mov	r0, r3
    75f4:	3718      	adds	r7, #24
    75f6:	46bd      	mov	sp, r7
    75f8:	bd80      	pop	{r7, pc}
    75fa:	bf00      	nop
    75fc:	20004538 	.word	0x20004538
    7600:	20004514 	.word	0x20004514
    7604:	200044c8 	.word	0x200044c8
    7608:	200044cc 	.word	0x200044cc
    760c:	20004528 	.word	0x20004528
    7610:	20004530 	.word	0x20004530
    7614:	20004518 	.word	0x20004518
    7618:	2000443c 	.word	0x2000443c
    761c:	20004438 	.word	0x20004438
    7620:	20004520 	.word	0x20004520
    7624:	20004524 	.word	0x20004524

00007628 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    7628:	b480      	push	{r7}
    762a:	b085      	sub	sp, #20
    762c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    762e:	4b1c      	ldr	r3, [pc, #112]	; (76a0 <vTaskSwitchContext+0x78>)
    7630:	681b      	ldr	r3, [r3, #0]
    7632:	2b00      	cmp	r3, #0
    7634:	d003      	beq.n	763e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
    7636:	4b1b      	ldr	r3, [pc, #108]	; (76a4 <vTaskSwitchContext+0x7c>)
    7638:	2201      	movs	r2, #1
    763a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    763c:	e02a      	b.n	7694 <vTaskSwitchContext+0x6c>
		xYieldPending = pdFALSE;
    763e:	4b19      	ldr	r3, [pc, #100]	; (76a4 <vTaskSwitchContext+0x7c>)
    7640:	2200      	movs	r2, #0
    7642:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
    7644:	4b18      	ldr	r3, [pc, #96]	; (76a8 <vTaskSwitchContext+0x80>)
    7646:	681b      	ldr	r3, [r3, #0]
    7648:	607b      	str	r3, [r7, #4]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
    764a:	687b      	ldr	r3, [r7, #4]
    764c:	fab3 f383 	clz	r3, r3
    7650:	70fb      	strb	r3, [r7, #3]
		return ucReturn;
    7652:	78fb      	ldrb	r3, [r7, #3]
    7654:	f1c3 031f 	rsb	r3, r3, #31
    7658:	60fb      	str	r3, [r7, #12]
    765a:	68fa      	ldr	r2, [r7, #12]
    765c:	4613      	mov	r3, r2
    765e:	009b      	lsls	r3, r3, #2
    7660:	4413      	add	r3, r2
    7662:	009b      	lsls	r3, r3, #2
    7664:	4a11      	ldr	r2, [pc, #68]	; (76ac <vTaskSwitchContext+0x84>)
    7666:	4413      	add	r3, r2
    7668:	60bb      	str	r3, [r7, #8]
    766a:	68bb      	ldr	r3, [r7, #8]
    766c:	685b      	ldr	r3, [r3, #4]
    766e:	685a      	ldr	r2, [r3, #4]
    7670:	68bb      	ldr	r3, [r7, #8]
    7672:	605a      	str	r2, [r3, #4]
    7674:	68bb      	ldr	r3, [r7, #8]
    7676:	685a      	ldr	r2, [r3, #4]
    7678:	68bb      	ldr	r3, [r7, #8]
    767a:	3308      	adds	r3, #8
    767c:	429a      	cmp	r2, r3
    767e:	d104      	bne.n	768a <vTaskSwitchContext+0x62>
    7680:	68bb      	ldr	r3, [r7, #8]
    7682:	685b      	ldr	r3, [r3, #4]
    7684:	685a      	ldr	r2, [r3, #4]
    7686:	68bb      	ldr	r3, [r7, #8]
    7688:	605a      	str	r2, [r3, #4]
    768a:	68bb      	ldr	r3, [r7, #8]
    768c:	685b      	ldr	r3, [r3, #4]
    768e:	68db      	ldr	r3, [r3, #12]
    7690:	4a07      	ldr	r2, [pc, #28]	; (76b0 <vTaskSwitchContext+0x88>)
    7692:	6013      	str	r3, [r2, #0]
}
    7694:	bf00      	nop
    7696:	3714      	adds	r7, #20
    7698:	46bd      	mov	sp, r7
    769a:	bc80      	pop	{r7}
    769c:	4770      	bx	lr
    769e:	bf00      	nop
    76a0:	20004538 	.word	0x20004538
    76a4:	20004524 	.word	0x20004524
    76a8:	20004518 	.word	0x20004518
    76ac:	2000443c 	.word	0x2000443c
    76b0:	20004438 	.word	0x20004438

000076b4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
    76b4:	b580      	push	{r7, lr}
    76b6:	b082      	sub	sp, #8
    76b8:	af00      	add	r7, sp, #0
    76ba:	6078      	str	r0, [r7, #4]
    76bc:	6039      	str	r1, [r7, #0]

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    76be:	4b07      	ldr	r3, [pc, #28]	; (76dc <vTaskPlaceOnEventList+0x28>)
    76c0:	681b      	ldr	r3, [r3, #0]
    76c2:	3318      	adds	r3, #24
    76c4:	4619      	mov	r1, r3
    76c6:	6878      	ldr	r0, [r7, #4]
    76c8:	f7fe face 	bl	5c68 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
    76cc:	2101      	movs	r1, #1
    76ce:	6838      	ldr	r0, [r7, #0]
    76d0:	f000 fdfc 	bl	82cc <prvAddCurrentTaskToDelayedList>
}
    76d4:	bf00      	nop
    76d6:	3708      	adds	r7, #8
    76d8:	46bd      	mov	sp, r7
    76da:	bd80      	pop	{r7, pc}
    76dc:	20004438 	.word	0x20004438

000076e0 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
    76e0:	b580      	push	{r7, lr}
    76e2:	b084      	sub	sp, #16
    76e4:	af00      	add	r7, sp, #0
    76e6:	60f8      	str	r0, [r7, #12]
    76e8:	60b9      	str	r1, [r7, #8]
    76ea:	607a      	str	r2, [r7, #4]
	configASSERT( uxSchedulerSuspended != 0 );

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    76ec:	4b0a      	ldr	r3, [pc, #40]	; (7718 <vTaskPlaceOnUnorderedEventList+0x38>)
    76ee:	681b      	ldr	r3, [r3, #0]
    76f0:	68ba      	ldr	r2, [r7, #8]
    76f2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
    76f6:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    76f8:	4b07      	ldr	r3, [pc, #28]	; (7718 <vTaskPlaceOnUnorderedEventList+0x38>)
    76fa:	681b      	ldr	r3, [r3, #0]
    76fc:	3318      	adds	r3, #24
    76fe:	4619      	mov	r1, r3
    7700:	68f8      	ldr	r0, [r7, #12]
    7702:	f7fe fa8e 	bl	5c22 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
    7706:	2101      	movs	r1, #1
    7708:	6878      	ldr	r0, [r7, #4]
    770a:	f000 fddf 	bl	82cc <prvAddCurrentTaskToDelayedList>
}
    770e:	bf00      	nop
    7710:	3710      	adds	r7, #16
    7712:	46bd      	mov	sp, r7
    7714:	bd80      	pop	{r7, pc}
    7716:	bf00      	nop
    7718:	20004438 	.word	0x20004438

0000771c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
    771c:	b580      	push	{r7, lr}
    771e:	b084      	sub	sp, #16
    7720:	af00      	add	r7, sp, #0
    7722:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    7724:	687b      	ldr	r3, [r7, #4]
    7726:	68db      	ldr	r3, [r3, #12]
    7728:	68db      	ldr	r3, [r3, #12]
    772a:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
    772c:	68bb      	ldr	r3, [r7, #8]
    772e:	3318      	adds	r3, #24
    7730:	4618      	mov	r0, r3
    7732:	f7fe fad1 	bl	5cd8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    7736:	4b1d      	ldr	r3, [pc, #116]	; (77ac <xTaskRemoveFromEventList+0x90>)
    7738:	681b      	ldr	r3, [r3, #0]
    773a:	2b00      	cmp	r3, #0
    773c:	d11c      	bne.n	7778 <xTaskRemoveFromEventList+0x5c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
    773e:	68bb      	ldr	r3, [r7, #8]
    7740:	3304      	adds	r3, #4
    7742:	4618      	mov	r0, r3
    7744:	f7fe fac8 	bl	5cd8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
    7748:	68bb      	ldr	r3, [r7, #8]
    774a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    774c:	2201      	movs	r2, #1
    774e:	409a      	lsls	r2, r3
    7750:	4b17      	ldr	r3, [pc, #92]	; (77b0 <xTaskRemoveFromEventList+0x94>)
    7752:	681b      	ldr	r3, [r3, #0]
    7754:	4313      	orrs	r3, r2
    7756:	4a16      	ldr	r2, [pc, #88]	; (77b0 <xTaskRemoveFromEventList+0x94>)
    7758:	6013      	str	r3, [r2, #0]
    775a:	68bb      	ldr	r3, [r7, #8]
    775c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    775e:	4613      	mov	r3, r2
    7760:	009b      	lsls	r3, r3, #2
    7762:	4413      	add	r3, r2
    7764:	009b      	lsls	r3, r3, #2
    7766:	4a13      	ldr	r2, [pc, #76]	; (77b4 <xTaskRemoveFromEventList+0x98>)
    7768:	441a      	add	r2, r3
    776a:	68bb      	ldr	r3, [r7, #8]
    776c:	3304      	adds	r3, #4
    776e:	4619      	mov	r1, r3
    7770:	4610      	mov	r0, r2
    7772:	f7fe fa56 	bl	5c22 <vListInsertEnd>
    7776:	e005      	b.n	7784 <xTaskRemoveFromEventList+0x68>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    7778:	68bb      	ldr	r3, [r7, #8]
    777a:	3318      	adds	r3, #24
    777c:	4619      	mov	r1, r3
    777e:	480e      	ldr	r0, [pc, #56]	; (77b8 <xTaskRemoveFromEventList+0x9c>)
    7780:	f7fe fa4f 	bl	5c22 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    7784:	68bb      	ldr	r3, [r7, #8]
    7786:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7788:	4b0c      	ldr	r3, [pc, #48]	; (77bc <xTaskRemoveFromEventList+0xa0>)
    778a:	681b      	ldr	r3, [r3, #0]
    778c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    778e:	429a      	cmp	r2, r3
    7790:	d905      	bls.n	779e <xTaskRemoveFromEventList+0x82>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
    7792:	2301      	movs	r3, #1
    7794:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    7796:	4b0a      	ldr	r3, [pc, #40]	; (77c0 <xTaskRemoveFromEventList+0xa4>)
    7798:	2201      	movs	r2, #1
    779a:	601a      	str	r2, [r3, #0]
    779c:	e001      	b.n	77a2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		xReturn = pdFALSE;
    779e:	2300      	movs	r3, #0
    77a0:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
    77a2:	68fb      	ldr	r3, [r7, #12]
}
    77a4:	4618      	mov	r0, r3
    77a6:	3710      	adds	r7, #16
    77a8:	46bd      	mov	sp, r7
    77aa:	bd80      	pop	{r7, pc}
    77ac:	20004538 	.word	0x20004538
    77b0:	20004518 	.word	0x20004518
    77b4:	2000443c 	.word	0x2000443c
    77b8:	200044d0 	.word	0x200044d0
    77bc:	20004438 	.word	0x20004438
    77c0:	20004524 	.word	0x20004524

000077c4 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
    77c4:	b580      	push	{r7, lr}
    77c6:	b084      	sub	sp, #16
    77c8:	af00      	add	r7, sp, #0
    77ca:	6078      	str	r0, [r7, #4]
    77cc:	6039      	str	r1, [r7, #0]
	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    77ce:	683b      	ldr	r3, [r7, #0]
    77d0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
    77d4:	687b      	ldr	r3, [r7, #4]
    77d6:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
    77d8:	687b      	ldr	r3, [r7, #4]
    77da:	68db      	ldr	r3, [r3, #12]
    77dc:	60fb      	str	r3, [r7, #12]
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( pxEventListItem );
    77de:	6878      	ldr	r0, [r7, #4]
    77e0:	f7fe fa7a 	bl	5cd8 <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
    77e4:	68fb      	ldr	r3, [r7, #12]
    77e6:	3304      	adds	r3, #4
    77e8:	4618      	mov	r0, r3
    77ea:	f7fe fa75 	bl	5cd8 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
    77ee:	68fb      	ldr	r3, [r7, #12]
    77f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    77f2:	2201      	movs	r2, #1
    77f4:	409a      	lsls	r2, r3
    77f6:	4b10      	ldr	r3, [pc, #64]	; (7838 <vTaskRemoveFromUnorderedEventList+0x74>)
    77f8:	681b      	ldr	r3, [r3, #0]
    77fa:	4313      	orrs	r3, r2
    77fc:	4a0e      	ldr	r2, [pc, #56]	; (7838 <vTaskRemoveFromUnorderedEventList+0x74>)
    77fe:	6013      	str	r3, [r2, #0]
    7800:	68fb      	ldr	r3, [r7, #12]
    7802:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7804:	4613      	mov	r3, r2
    7806:	009b      	lsls	r3, r3, #2
    7808:	4413      	add	r3, r2
    780a:	009b      	lsls	r3, r3, #2
    780c:	4a0b      	ldr	r2, [pc, #44]	; (783c <vTaskRemoveFromUnorderedEventList+0x78>)
    780e:	441a      	add	r2, r3
    7810:	68fb      	ldr	r3, [r7, #12]
    7812:	3304      	adds	r3, #4
    7814:	4619      	mov	r1, r3
    7816:	4610      	mov	r0, r2
    7818:	f7fe fa03 	bl	5c22 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    781c:	68fb      	ldr	r3, [r7, #12]
    781e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7820:	4b07      	ldr	r3, [pc, #28]	; (7840 <vTaskRemoveFromUnorderedEventList+0x7c>)
    7822:	681b      	ldr	r3, [r3, #0]
    7824:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7826:	429a      	cmp	r2, r3
    7828:	d902      	bls.n	7830 <vTaskRemoveFromUnorderedEventList+0x6c>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
    782a:	4b06      	ldr	r3, [pc, #24]	; (7844 <vTaskRemoveFromUnorderedEventList+0x80>)
    782c:	2201      	movs	r2, #1
    782e:	601a      	str	r2, [r3, #0]
	}
}
    7830:	bf00      	nop
    7832:	3710      	adds	r7, #16
    7834:	46bd      	mov	sp, r7
    7836:	bd80      	pop	{r7, pc}
    7838:	20004518 	.word	0x20004518
    783c:	2000443c 	.word	0x2000443c
    7840:	20004438 	.word	0x20004438
    7844:	20004524 	.word	0x20004524

00007848 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
    7848:	b580      	push	{r7, lr}
    784a:	b082      	sub	sp, #8
    784c:	af00      	add	r7, sp, #0
    784e:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
	taskENTER_CRITICAL();
    7850:	f001 fa5e 	bl	8d10 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
    7854:	4b06      	ldr	r3, [pc, #24]	; (7870 <vTaskSetTimeOutState+0x28>)
    7856:	681a      	ldr	r2, [r3, #0]
    7858:	687b      	ldr	r3, [r7, #4]
    785a:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
    785c:	4b05      	ldr	r3, [pc, #20]	; (7874 <vTaskSetTimeOutState+0x2c>)
    785e:	681a      	ldr	r2, [r3, #0]
    7860:	687b      	ldr	r3, [r7, #4]
    7862:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
    7864:	f001 fa6c 	bl	8d40 <vPortExitCritical>
}
    7868:	bf00      	nop
    786a:	3708      	adds	r7, #8
    786c:	46bd      	mov	sp, r7
    786e:	bd80      	pop	{r7, pc}
    7870:	20004528 	.word	0x20004528
    7874:	20004514 	.word	0x20004514

00007878 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
    7878:	b480      	push	{r7}
    787a:	b083      	sub	sp, #12
    787c:	af00      	add	r7, sp, #0
    787e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    7880:	4b06      	ldr	r3, [pc, #24]	; (789c <vTaskInternalSetTimeOutState+0x24>)
    7882:	681a      	ldr	r2, [r3, #0]
    7884:	687b      	ldr	r3, [r7, #4]
    7886:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
    7888:	4b05      	ldr	r3, [pc, #20]	; (78a0 <vTaskInternalSetTimeOutState+0x28>)
    788a:	681a      	ldr	r2, [r3, #0]
    788c:	687b      	ldr	r3, [r7, #4]
    788e:	605a      	str	r2, [r3, #4]
}
    7890:	bf00      	nop
    7892:	370c      	adds	r7, #12
    7894:	46bd      	mov	sp, r7
    7896:	bc80      	pop	{r7}
    7898:	4770      	bx	lr
    789a:	bf00      	nop
    789c:	20004528 	.word	0x20004528
    78a0:	20004514 	.word	0x20004514

000078a4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
    78a4:	b580      	push	{r7, lr}
    78a6:	b086      	sub	sp, #24
    78a8:	af00      	add	r7, sp, #0
    78aa:	6078      	str	r0, [r7, #4]
    78ac:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
    78ae:	f001 fa2f 	bl	8d10 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
    78b2:	4b1d      	ldr	r3, [pc, #116]	; (7928 <xTaskCheckForTimeOut+0x84>)
    78b4:	681b      	ldr	r3, [r3, #0]
    78b6:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
    78b8:	687b      	ldr	r3, [r7, #4]
    78ba:	685b      	ldr	r3, [r3, #4]
    78bc:	693a      	ldr	r2, [r7, #16]
    78be:	1ad3      	subs	r3, r2, r3
    78c0:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
    78c2:	683b      	ldr	r3, [r7, #0]
    78c4:	681b      	ldr	r3, [r3, #0]
    78c6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    78ca:	d102      	bne.n	78d2 <xTaskCheckForTimeOut+0x2e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
    78cc:	2300      	movs	r3, #0
    78ce:	617b      	str	r3, [r7, #20]
    78d0:	e023      	b.n	791a <xTaskCheckForTimeOut+0x76>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    78d2:	687b      	ldr	r3, [r7, #4]
    78d4:	681a      	ldr	r2, [r3, #0]
    78d6:	4b15      	ldr	r3, [pc, #84]	; (792c <xTaskCheckForTimeOut+0x88>)
    78d8:	681b      	ldr	r3, [r3, #0]
    78da:	429a      	cmp	r2, r3
    78dc:	d007      	beq.n	78ee <xTaskCheckForTimeOut+0x4a>
    78de:	687b      	ldr	r3, [r7, #4]
    78e0:	685b      	ldr	r3, [r3, #4]
    78e2:	693a      	ldr	r2, [r7, #16]
    78e4:	429a      	cmp	r2, r3
    78e6:	d302      	bcc.n	78ee <xTaskCheckForTimeOut+0x4a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
    78e8:	2301      	movs	r3, #1
    78ea:	617b      	str	r3, [r7, #20]
    78ec:	e015      	b.n	791a <xTaskCheckForTimeOut+0x76>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
    78ee:	683b      	ldr	r3, [r7, #0]
    78f0:	681b      	ldr	r3, [r3, #0]
    78f2:	68fa      	ldr	r2, [r7, #12]
    78f4:	429a      	cmp	r2, r3
    78f6:	d20b      	bcs.n	7910 <xTaskCheckForTimeOut+0x6c>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
    78f8:	683b      	ldr	r3, [r7, #0]
    78fa:	681a      	ldr	r2, [r3, #0]
    78fc:	68fb      	ldr	r3, [r7, #12]
    78fe:	1ad2      	subs	r2, r2, r3
    7900:	683b      	ldr	r3, [r7, #0]
    7902:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
    7904:	6878      	ldr	r0, [r7, #4]
    7906:	f7ff ffb7 	bl	7878 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
    790a:	2300      	movs	r3, #0
    790c:	617b      	str	r3, [r7, #20]
    790e:	e004      	b.n	791a <xTaskCheckForTimeOut+0x76>
		}
		else
		{
			*pxTicksToWait = 0;
    7910:	683b      	ldr	r3, [r7, #0]
    7912:	2200      	movs	r2, #0
    7914:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
    7916:	2301      	movs	r3, #1
    7918:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
    791a:	f001 fa11 	bl	8d40 <vPortExitCritical>

	return xReturn;
    791e:	697b      	ldr	r3, [r7, #20]
}
    7920:	4618      	mov	r0, r3
    7922:	3718      	adds	r7, #24
    7924:	46bd      	mov	sp, r7
    7926:	bd80      	pop	{r7, pc}
    7928:	20004514 	.word	0x20004514
    792c:	20004528 	.word	0x20004528

00007930 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
    7930:	b480      	push	{r7}
    7932:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
    7934:	4b03      	ldr	r3, [pc, #12]	; (7944 <vTaskMissedYield+0x14>)
    7936:	2201      	movs	r2, #1
    7938:	601a      	str	r2, [r3, #0]
}
    793a:	bf00      	nop
    793c:	46bd      	mov	sp, r7
    793e:	bc80      	pop	{r7}
    7940:	4770      	bx	lr
    7942:	bf00      	nop
    7944:	20004524 	.word	0x20004524

00007948 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    7948:	b580      	push	{r7, lr}
    794a:	b082      	sub	sp, #8
    794c:	af00      	add	r7, sp, #0
    794e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
    7950:	f000 f852 	bl	79f8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
    7954:	4b06      	ldr	r3, [pc, #24]	; (7970 <prvIdleTask+0x28>)
    7956:	681b      	ldr	r3, [r3, #0]
    7958:	2b01      	cmp	r3, #1
    795a:	d9f9      	bls.n	7950 <prvIdleTask+0x8>
			{
				taskYIELD();
    795c:	4b05      	ldr	r3, [pc, #20]	; (7974 <prvIdleTask+0x2c>)
    795e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    7962:	601a      	str	r2, [r3, #0]
    7964:	f3bf 8f4f 	dsb	sy
    7968:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
    796c:	e7f0      	b.n	7950 <prvIdleTask+0x8>
    796e:	bf00      	nop
    7970:	2000443c 	.word	0x2000443c
    7974:	e000ed04 	.word	0xe000ed04

00007978 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
    7978:	b580      	push	{r7, lr}
    797a:	b082      	sub	sp, #8
    797c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    797e:	2300      	movs	r3, #0
    7980:	607b      	str	r3, [r7, #4]
    7982:	e00c      	b.n	799e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
    7984:	687a      	ldr	r2, [r7, #4]
    7986:	4613      	mov	r3, r2
    7988:	009b      	lsls	r3, r3, #2
    798a:	4413      	add	r3, r2
    798c:	009b      	lsls	r3, r3, #2
    798e:	4a12      	ldr	r2, [pc, #72]	; (79d8 <prvInitialiseTaskLists+0x60>)
    7990:	4413      	add	r3, r2
    7992:	4618      	mov	r0, r3
    7994:	f7fe f91a 	bl	5bcc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    7998:	687b      	ldr	r3, [r7, #4]
    799a:	3301      	adds	r3, #1
    799c:	607b      	str	r3, [r7, #4]
    799e:	687b      	ldr	r3, [r7, #4]
    79a0:	2b04      	cmp	r3, #4
    79a2:	d9ef      	bls.n	7984 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
    79a4:	480d      	ldr	r0, [pc, #52]	; (79dc <prvInitialiseTaskLists+0x64>)
    79a6:	f7fe f911 	bl	5bcc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
    79aa:	480d      	ldr	r0, [pc, #52]	; (79e0 <prvInitialiseTaskLists+0x68>)
    79ac:	f7fe f90e 	bl	5bcc <vListInitialise>
	vListInitialise( &xPendingReadyList );
    79b0:	480c      	ldr	r0, [pc, #48]	; (79e4 <prvInitialiseTaskLists+0x6c>)
    79b2:	f7fe f90b 	bl	5bcc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
    79b6:	480c      	ldr	r0, [pc, #48]	; (79e8 <prvInitialiseTaskLists+0x70>)
    79b8:	f7fe f908 	bl	5bcc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
    79bc:	480b      	ldr	r0, [pc, #44]	; (79ec <prvInitialiseTaskLists+0x74>)
    79be:	f7fe f905 	bl	5bcc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    79c2:	4b0b      	ldr	r3, [pc, #44]	; (79f0 <prvInitialiseTaskLists+0x78>)
    79c4:	4a05      	ldr	r2, [pc, #20]	; (79dc <prvInitialiseTaskLists+0x64>)
    79c6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    79c8:	4b0a      	ldr	r3, [pc, #40]	; (79f4 <prvInitialiseTaskLists+0x7c>)
    79ca:	4a05      	ldr	r2, [pc, #20]	; (79e0 <prvInitialiseTaskLists+0x68>)
    79cc:	601a      	str	r2, [r3, #0]
}
    79ce:	bf00      	nop
    79d0:	3708      	adds	r7, #8
    79d2:	46bd      	mov	sp, r7
    79d4:	bd80      	pop	{r7, pc}
    79d6:	bf00      	nop
    79d8:	2000443c 	.word	0x2000443c
    79dc:	200044a0 	.word	0x200044a0
    79e0:	200044b4 	.word	0x200044b4
    79e4:	200044d0 	.word	0x200044d0
    79e8:	200044e4 	.word	0x200044e4
    79ec:	200044fc 	.word	0x200044fc
    79f0:	200044c8 	.word	0x200044c8
    79f4:	200044cc 	.word	0x200044cc

000079f8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
    79f8:	b580      	push	{r7, lr}
    79fa:	b082      	sub	sp, #8
    79fc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
    79fe:	e019      	b.n	7a34 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
    7a00:	f001 f986 	bl	8d10 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    7a04:	4b0f      	ldr	r3, [pc, #60]	; (7a44 <prvCheckTasksWaitingTermination+0x4c>)
    7a06:	68db      	ldr	r3, [r3, #12]
    7a08:	68db      	ldr	r3, [r3, #12]
    7a0a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    7a0c:	687b      	ldr	r3, [r7, #4]
    7a0e:	3304      	adds	r3, #4
    7a10:	4618      	mov	r0, r3
    7a12:	f7fe f961 	bl	5cd8 <uxListRemove>
				--uxCurrentNumberOfTasks;
    7a16:	4b0c      	ldr	r3, [pc, #48]	; (7a48 <prvCheckTasksWaitingTermination+0x50>)
    7a18:	681b      	ldr	r3, [r3, #0]
    7a1a:	3b01      	subs	r3, #1
    7a1c:	4a0a      	ldr	r2, [pc, #40]	; (7a48 <prvCheckTasksWaitingTermination+0x50>)
    7a1e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
    7a20:	4b0a      	ldr	r3, [pc, #40]	; (7a4c <prvCheckTasksWaitingTermination+0x54>)
    7a22:	681b      	ldr	r3, [r3, #0]
    7a24:	3b01      	subs	r3, #1
    7a26:	4a09      	ldr	r2, [pc, #36]	; (7a4c <prvCheckTasksWaitingTermination+0x54>)
    7a28:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
    7a2a:	f001 f989 	bl	8d40 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
    7a2e:	6878      	ldr	r0, [r7, #4]
    7a30:	f000 f80e 	bl	7a50 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
    7a34:	4b05      	ldr	r3, [pc, #20]	; (7a4c <prvCheckTasksWaitingTermination+0x54>)
    7a36:	681b      	ldr	r3, [r3, #0]
    7a38:	2b00      	cmp	r3, #0
    7a3a:	d1e1      	bne.n	7a00 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
    7a3c:	bf00      	nop
    7a3e:	3708      	adds	r7, #8
    7a40:	46bd      	mov	sp, r7
    7a42:	bd80      	pop	{r7, pc}
    7a44:	200044e4 	.word	0x200044e4
    7a48:	20004510 	.word	0x20004510
    7a4c:	200044f8 	.word	0x200044f8

00007a50 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
    7a50:	b580      	push	{r7, lr}
    7a52:	b082      	sub	sp, #8
    7a54:	af00      	add	r7, sp, #0
    7a56:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
    7a58:	687b      	ldr	r3, [r7, #4]
    7a5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    7a5c:	4618      	mov	r0, r3
    7a5e:	f7f8 fb9b 	bl	198 <vPortFree>
			vPortFree( pxTCB );
    7a62:	6878      	ldr	r0, [r7, #4]
    7a64:	f7f8 fb98 	bl	198 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
    7a68:	bf00      	nop
    7a6a:	3708      	adds	r7, #8
    7a6c:	46bd      	mov	sp, r7
    7a6e:	bd80      	pop	{r7, pc}

00007a70 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
    7a70:	b480      	push	{r7}
    7a72:	b083      	sub	sp, #12
    7a74:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    7a76:	4b0e      	ldr	r3, [pc, #56]	; (7ab0 <prvResetNextTaskUnblockTime+0x40>)
    7a78:	681b      	ldr	r3, [r3, #0]
    7a7a:	681b      	ldr	r3, [r3, #0]
    7a7c:	2b00      	cmp	r3, #0
    7a7e:	d101      	bne.n	7a84 <prvResetNextTaskUnblockTime+0x14>
    7a80:	2301      	movs	r3, #1
    7a82:	e000      	b.n	7a86 <prvResetNextTaskUnblockTime+0x16>
    7a84:	2300      	movs	r3, #0
    7a86:	2b00      	cmp	r3, #0
    7a88:	d004      	beq.n	7a94 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
    7a8a:	4b0a      	ldr	r3, [pc, #40]	; (7ab4 <prvResetNextTaskUnblockTime+0x44>)
    7a8c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    7a90:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
    7a92:	e008      	b.n	7aa6 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    7a94:	4b06      	ldr	r3, [pc, #24]	; (7ab0 <prvResetNextTaskUnblockTime+0x40>)
    7a96:	681b      	ldr	r3, [r3, #0]
    7a98:	68db      	ldr	r3, [r3, #12]
    7a9a:	68db      	ldr	r3, [r3, #12]
    7a9c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
    7a9e:	687b      	ldr	r3, [r7, #4]
    7aa0:	685b      	ldr	r3, [r3, #4]
    7aa2:	4a04      	ldr	r2, [pc, #16]	; (7ab4 <prvResetNextTaskUnblockTime+0x44>)
    7aa4:	6013      	str	r3, [r2, #0]
}
    7aa6:	bf00      	nop
    7aa8:	370c      	adds	r7, #12
    7aaa:	46bd      	mov	sp, r7
    7aac:	bc80      	pop	{r7}
    7aae:	4770      	bx	lr
    7ab0:	200044c8 	.word	0x200044c8
    7ab4:	20004530 	.word	0x20004530

00007ab8 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
    7ab8:	b480      	push	{r7}
    7aba:	b083      	sub	sp, #12
    7abc:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
    7abe:	4b04      	ldr	r3, [pc, #16]	; (7ad0 <xTaskGetCurrentTaskHandle+0x18>)
    7ac0:	681b      	ldr	r3, [r3, #0]
    7ac2:	607b      	str	r3, [r7, #4]

		return xReturn;
    7ac4:	687b      	ldr	r3, [r7, #4]
	}
    7ac6:	4618      	mov	r0, r3
    7ac8:	370c      	adds	r7, #12
    7aca:	46bd      	mov	sp, r7
    7acc:	bc80      	pop	{r7}
    7ace:	4770      	bx	lr
    7ad0:	20004438 	.word	0x20004438

00007ad4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
    7ad4:	b580      	push	{r7, lr}
    7ad6:	b084      	sub	sp, #16
    7ad8:	af00      	add	r7, sp, #0
    7ada:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
    7adc:	687b      	ldr	r3, [r7, #4]
    7ade:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
    7ae0:	2300      	movs	r3, #0
    7ae2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
    7ae4:	687b      	ldr	r3, [r7, #4]
    7ae6:	2b00      	cmp	r3, #0
    7ae8:	d06e      	beq.n	7bc8 <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
    7aea:	68bb      	ldr	r3, [r7, #8]
    7aec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7aee:	4b39      	ldr	r3, [pc, #228]	; (7bd4 <xTaskPriorityInherit+0x100>)
    7af0:	681b      	ldr	r3, [r3, #0]
    7af2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7af4:	429a      	cmp	r2, r3
    7af6:	d25e      	bcs.n	7bb6 <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    7af8:	68bb      	ldr	r3, [r7, #8]
    7afa:	699b      	ldr	r3, [r3, #24]
    7afc:	2b00      	cmp	r3, #0
    7afe:	db06      	blt.n	7b0e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    7b00:	4b34      	ldr	r3, [pc, #208]	; (7bd4 <xTaskPriorityInherit+0x100>)
    7b02:	681b      	ldr	r3, [r3, #0]
    7b04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7b06:	f1c3 0205 	rsb	r2, r3, #5
    7b0a:	68bb      	ldr	r3, [r7, #8]
    7b0c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
    7b0e:	68bb      	ldr	r3, [r7, #8]
    7b10:	6959      	ldr	r1, [r3, #20]
    7b12:	68bb      	ldr	r3, [r7, #8]
    7b14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7b16:	4613      	mov	r3, r2
    7b18:	009b      	lsls	r3, r3, #2
    7b1a:	4413      	add	r3, r2
    7b1c:	009b      	lsls	r3, r3, #2
    7b1e:	4a2e      	ldr	r2, [pc, #184]	; (7bd8 <xTaskPriorityInherit+0x104>)
    7b20:	4413      	add	r3, r2
    7b22:	4299      	cmp	r1, r3
    7b24:	d101      	bne.n	7b2a <xTaskPriorityInherit+0x56>
    7b26:	2301      	movs	r3, #1
    7b28:	e000      	b.n	7b2c <xTaskPriorityInherit+0x58>
    7b2a:	2300      	movs	r3, #0
    7b2c:	2b00      	cmp	r3, #0
    7b2e:	d03a      	beq.n	7ba6 <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    7b30:	68bb      	ldr	r3, [r7, #8]
    7b32:	3304      	adds	r3, #4
    7b34:	4618      	mov	r0, r3
    7b36:	f7fe f8cf 	bl	5cd8 <uxListRemove>
    7b3a:	4603      	mov	r3, r0
    7b3c:	2b00      	cmp	r3, #0
    7b3e:	d115      	bne.n	7b6c <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
    7b40:	68bb      	ldr	r3, [r7, #8]
    7b42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7b44:	4924      	ldr	r1, [pc, #144]	; (7bd8 <xTaskPriorityInherit+0x104>)
    7b46:	4613      	mov	r3, r2
    7b48:	009b      	lsls	r3, r3, #2
    7b4a:	4413      	add	r3, r2
    7b4c:	009b      	lsls	r3, r3, #2
    7b4e:	440b      	add	r3, r1
    7b50:	681b      	ldr	r3, [r3, #0]
    7b52:	2b00      	cmp	r3, #0
    7b54:	d10a      	bne.n	7b6c <xTaskPriorityInherit+0x98>
    7b56:	68bb      	ldr	r3, [r7, #8]
    7b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7b5a:	2201      	movs	r2, #1
    7b5c:	fa02 f303 	lsl.w	r3, r2, r3
    7b60:	43da      	mvns	r2, r3
    7b62:	4b1e      	ldr	r3, [pc, #120]	; (7bdc <xTaskPriorityInherit+0x108>)
    7b64:	681b      	ldr	r3, [r3, #0]
    7b66:	4013      	ands	r3, r2
    7b68:	4a1c      	ldr	r2, [pc, #112]	; (7bdc <xTaskPriorityInherit+0x108>)
    7b6a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
    7b6c:	4b19      	ldr	r3, [pc, #100]	; (7bd4 <xTaskPriorityInherit+0x100>)
    7b6e:	681b      	ldr	r3, [r3, #0]
    7b70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7b72:	68bb      	ldr	r3, [r7, #8]
    7b74:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
    7b76:	68bb      	ldr	r3, [r7, #8]
    7b78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7b7a:	2201      	movs	r2, #1
    7b7c:	409a      	lsls	r2, r3
    7b7e:	4b17      	ldr	r3, [pc, #92]	; (7bdc <xTaskPriorityInherit+0x108>)
    7b80:	681b      	ldr	r3, [r3, #0]
    7b82:	4313      	orrs	r3, r2
    7b84:	4a15      	ldr	r2, [pc, #84]	; (7bdc <xTaskPriorityInherit+0x108>)
    7b86:	6013      	str	r3, [r2, #0]
    7b88:	68bb      	ldr	r3, [r7, #8]
    7b8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7b8c:	4613      	mov	r3, r2
    7b8e:	009b      	lsls	r3, r3, #2
    7b90:	4413      	add	r3, r2
    7b92:	009b      	lsls	r3, r3, #2
    7b94:	4a10      	ldr	r2, [pc, #64]	; (7bd8 <xTaskPriorityInherit+0x104>)
    7b96:	441a      	add	r2, r3
    7b98:	68bb      	ldr	r3, [r7, #8]
    7b9a:	3304      	adds	r3, #4
    7b9c:	4619      	mov	r1, r3
    7b9e:	4610      	mov	r0, r2
    7ba0:	f7fe f83f 	bl	5c22 <vListInsertEnd>
    7ba4:	e004      	b.n	7bb0 <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
    7ba6:	4b0b      	ldr	r3, [pc, #44]	; (7bd4 <xTaskPriorityInherit+0x100>)
    7ba8:	681b      	ldr	r3, [r3, #0]
    7baa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7bac:	68bb      	ldr	r3, [r7, #8]
    7bae:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
    7bb0:	2301      	movs	r3, #1
    7bb2:	60fb      	str	r3, [r7, #12]
    7bb4:	e008      	b.n	7bc8 <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
    7bb6:	68bb      	ldr	r3, [r7, #8]
    7bb8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    7bba:	4b06      	ldr	r3, [pc, #24]	; (7bd4 <xTaskPriorityInherit+0x100>)
    7bbc:	681b      	ldr	r3, [r3, #0]
    7bbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7bc0:	429a      	cmp	r2, r3
    7bc2:	d201      	bcs.n	7bc8 <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
    7bc4:	2301      	movs	r3, #1
    7bc6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    7bc8:	68fb      	ldr	r3, [r7, #12]
	}
    7bca:	4618      	mov	r0, r3
    7bcc:	3710      	adds	r7, #16
    7bce:	46bd      	mov	sp, r7
    7bd0:	bd80      	pop	{r7, pc}
    7bd2:	bf00      	nop
    7bd4:	20004438 	.word	0x20004438
    7bd8:	2000443c 	.word	0x2000443c
    7bdc:	20004518 	.word	0x20004518

00007be0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
    7be0:	b580      	push	{r7, lr}
    7be2:	b084      	sub	sp, #16
    7be4:	af00      	add	r7, sp, #0
    7be6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    7be8:	687b      	ldr	r3, [r7, #4]
    7bea:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
    7bec:	2300      	movs	r3, #0
    7bee:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
    7bf0:	687b      	ldr	r3, [r7, #4]
    7bf2:	2b00      	cmp	r3, #0
    7bf4:	d04f      	beq.n	7c96 <xTaskPriorityDisinherit+0xb6>
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
    7bf6:	68bb      	ldr	r3, [r7, #8]
    7bf8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    7bfa:	1e5a      	subs	r2, r3, #1
    7bfc:	68bb      	ldr	r3, [r7, #8]
    7bfe:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    7c00:	68bb      	ldr	r3, [r7, #8]
    7c02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7c04:	68bb      	ldr	r3, [r7, #8]
    7c06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    7c08:	429a      	cmp	r2, r3
    7c0a:	d044      	beq.n	7c96 <xTaskPriorityDisinherit+0xb6>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
    7c0c:	68bb      	ldr	r3, [r7, #8]
    7c0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    7c10:	2b00      	cmp	r3, #0
    7c12:	d140      	bne.n	7c96 <xTaskPriorityDisinherit+0xb6>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    7c14:	68bb      	ldr	r3, [r7, #8]
    7c16:	3304      	adds	r3, #4
    7c18:	4618      	mov	r0, r3
    7c1a:	f7fe f85d 	bl	5cd8 <uxListRemove>
    7c1e:	4603      	mov	r3, r0
    7c20:	2b00      	cmp	r3, #0
    7c22:	d115      	bne.n	7c50 <xTaskPriorityDisinherit+0x70>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
    7c24:	68bb      	ldr	r3, [r7, #8]
    7c26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7c28:	491d      	ldr	r1, [pc, #116]	; (7ca0 <xTaskPriorityDisinherit+0xc0>)
    7c2a:	4613      	mov	r3, r2
    7c2c:	009b      	lsls	r3, r3, #2
    7c2e:	4413      	add	r3, r2
    7c30:	009b      	lsls	r3, r3, #2
    7c32:	440b      	add	r3, r1
    7c34:	681b      	ldr	r3, [r3, #0]
    7c36:	2b00      	cmp	r3, #0
    7c38:	d10a      	bne.n	7c50 <xTaskPriorityDisinherit+0x70>
    7c3a:	68bb      	ldr	r3, [r7, #8]
    7c3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7c3e:	2201      	movs	r2, #1
    7c40:	fa02 f303 	lsl.w	r3, r2, r3
    7c44:	43da      	mvns	r2, r3
    7c46:	4b17      	ldr	r3, [pc, #92]	; (7ca4 <xTaskPriorityDisinherit+0xc4>)
    7c48:	681b      	ldr	r3, [r3, #0]
    7c4a:	4013      	ands	r3, r2
    7c4c:	4a15      	ldr	r2, [pc, #84]	; (7ca4 <xTaskPriorityDisinherit+0xc4>)
    7c4e:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
    7c50:	68bb      	ldr	r3, [r7, #8]
    7c52:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    7c54:	68bb      	ldr	r3, [r7, #8]
    7c56:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    7c58:	68bb      	ldr	r3, [r7, #8]
    7c5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7c5c:	f1c3 0205 	rsb	r2, r3, #5
    7c60:	68bb      	ldr	r3, [r7, #8]
    7c62:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
    7c64:	68bb      	ldr	r3, [r7, #8]
    7c66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7c68:	2201      	movs	r2, #1
    7c6a:	409a      	lsls	r2, r3
    7c6c:	4b0d      	ldr	r3, [pc, #52]	; (7ca4 <xTaskPriorityDisinherit+0xc4>)
    7c6e:	681b      	ldr	r3, [r3, #0]
    7c70:	4313      	orrs	r3, r2
    7c72:	4a0c      	ldr	r2, [pc, #48]	; (7ca4 <xTaskPriorityDisinherit+0xc4>)
    7c74:	6013      	str	r3, [r2, #0]
    7c76:	68bb      	ldr	r3, [r7, #8]
    7c78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7c7a:	4613      	mov	r3, r2
    7c7c:	009b      	lsls	r3, r3, #2
    7c7e:	4413      	add	r3, r2
    7c80:	009b      	lsls	r3, r3, #2
    7c82:	4a07      	ldr	r2, [pc, #28]	; (7ca0 <xTaskPriorityDisinherit+0xc0>)
    7c84:	441a      	add	r2, r3
    7c86:	68bb      	ldr	r3, [r7, #8]
    7c88:	3304      	adds	r3, #4
    7c8a:	4619      	mov	r1, r3
    7c8c:	4610      	mov	r0, r2
    7c8e:	f7fd ffc8 	bl	5c22 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
    7c92:	2301      	movs	r3, #1
    7c94:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    7c96:	68fb      	ldr	r3, [r7, #12]
	}
    7c98:	4618      	mov	r0, r3
    7c9a:	3710      	adds	r7, #16
    7c9c:	46bd      	mov	sp, r7
    7c9e:	bd80      	pop	{r7, pc}
    7ca0:	2000443c 	.word	0x2000443c
    7ca4:	20004518 	.word	0x20004518

00007ca8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
    7ca8:	b580      	push	{r7, lr}
    7caa:	b086      	sub	sp, #24
    7cac:	af00      	add	r7, sp, #0
    7cae:	6078      	str	r0, [r7, #4]
    7cb0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    7cb2:	687b      	ldr	r3, [r7, #4]
    7cb4:	613b      	str	r3, [r7, #16]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
    7cb6:	2301      	movs	r3, #1
    7cb8:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
    7cba:	687b      	ldr	r3, [r7, #4]
    7cbc:	2b00      	cmp	r3, #0
    7cbe:	d068      	beq.n	7d92 <vTaskPriorityDisinheritAfterTimeout+0xea>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
    7cc0:	693b      	ldr	r3, [r7, #16]
    7cc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    7cc4:	683a      	ldr	r2, [r7, #0]
    7cc6:	429a      	cmp	r2, r3
    7cc8:	d902      	bls.n	7cd0 <vTaskPriorityDisinheritAfterTimeout+0x28>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
    7cca:	683b      	ldr	r3, [r7, #0]
    7ccc:	617b      	str	r3, [r7, #20]
    7cce:	e002      	b.n	7cd6 <vTaskPriorityDisinheritAfterTimeout+0x2e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
    7cd0:	693b      	ldr	r3, [r7, #16]
    7cd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    7cd4:	617b      	str	r3, [r7, #20]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
    7cd6:	693b      	ldr	r3, [r7, #16]
    7cd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7cda:	697a      	ldr	r2, [r7, #20]
    7cdc:	429a      	cmp	r2, r3
    7cde:	d058      	beq.n	7d92 <vTaskPriorityDisinheritAfterTimeout+0xea>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
    7ce0:	693b      	ldr	r3, [r7, #16]
    7ce2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    7ce4:	68fa      	ldr	r2, [r7, #12]
    7ce6:	429a      	cmp	r2, r3
    7ce8:	d153      	bne.n	7d92 <vTaskPriorityDisinheritAfterTimeout+0xea>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
    7cea:	693b      	ldr	r3, [r7, #16]
    7cec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7cee:	60bb      	str	r3, [r7, #8]
					pxTCB->uxPriority = uxPriorityToUse;
    7cf0:	693b      	ldr	r3, [r7, #16]
    7cf2:	697a      	ldr	r2, [r7, #20]
    7cf4:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    7cf6:	693b      	ldr	r3, [r7, #16]
    7cf8:	699b      	ldr	r3, [r3, #24]
    7cfa:	2b00      	cmp	r3, #0
    7cfc:	db04      	blt.n	7d08 <vTaskPriorityDisinheritAfterTimeout+0x60>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    7cfe:	697b      	ldr	r3, [r7, #20]
    7d00:	f1c3 0205 	rsb	r2, r3, #5
    7d04:	693b      	ldr	r3, [r7, #16]
    7d06:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
    7d08:	693b      	ldr	r3, [r7, #16]
    7d0a:	6959      	ldr	r1, [r3, #20]
    7d0c:	68ba      	ldr	r2, [r7, #8]
    7d0e:	4613      	mov	r3, r2
    7d10:	009b      	lsls	r3, r3, #2
    7d12:	4413      	add	r3, r2
    7d14:	009b      	lsls	r3, r3, #2
    7d16:	4a21      	ldr	r2, [pc, #132]	; (7d9c <vTaskPriorityDisinheritAfterTimeout+0xf4>)
    7d18:	4413      	add	r3, r2
    7d1a:	4299      	cmp	r1, r3
    7d1c:	d101      	bne.n	7d22 <vTaskPriorityDisinheritAfterTimeout+0x7a>
    7d1e:	2301      	movs	r3, #1
    7d20:	e000      	b.n	7d24 <vTaskPriorityDisinheritAfterTimeout+0x7c>
    7d22:	2300      	movs	r3, #0
    7d24:	2b00      	cmp	r3, #0
    7d26:	d034      	beq.n	7d92 <vTaskPriorityDisinheritAfterTimeout+0xea>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    7d28:	693b      	ldr	r3, [r7, #16]
    7d2a:	3304      	adds	r3, #4
    7d2c:	4618      	mov	r0, r3
    7d2e:	f7fd ffd3 	bl	5cd8 <uxListRemove>
    7d32:	4603      	mov	r3, r0
    7d34:	2b00      	cmp	r3, #0
    7d36:	d115      	bne.n	7d64 <vTaskPriorityDisinheritAfterTimeout+0xbc>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
    7d38:	693b      	ldr	r3, [r7, #16]
    7d3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7d3c:	4917      	ldr	r1, [pc, #92]	; (7d9c <vTaskPriorityDisinheritAfterTimeout+0xf4>)
    7d3e:	4613      	mov	r3, r2
    7d40:	009b      	lsls	r3, r3, #2
    7d42:	4413      	add	r3, r2
    7d44:	009b      	lsls	r3, r3, #2
    7d46:	440b      	add	r3, r1
    7d48:	681b      	ldr	r3, [r3, #0]
    7d4a:	2b00      	cmp	r3, #0
    7d4c:	d10a      	bne.n	7d64 <vTaskPriorityDisinheritAfterTimeout+0xbc>
    7d4e:	693b      	ldr	r3, [r7, #16]
    7d50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7d52:	2201      	movs	r2, #1
    7d54:	fa02 f303 	lsl.w	r3, r2, r3
    7d58:	43da      	mvns	r2, r3
    7d5a:	4b11      	ldr	r3, [pc, #68]	; (7da0 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
    7d5c:	681b      	ldr	r3, [r3, #0]
    7d5e:	4013      	ands	r3, r2
    7d60:	4a0f      	ldr	r2, [pc, #60]	; (7da0 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
    7d62:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
    7d64:	693b      	ldr	r3, [r7, #16]
    7d66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7d68:	2201      	movs	r2, #1
    7d6a:	409a      	lsls	r2, r3
    7d6c:	4b0c      	ldr	r3, [pc, #48]	; (7da0 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
    7d6e:	681b      	ldr	r3, [r3, #0]
    7d70:	4313      	orrs	r3, r2
    7d72:	4a0b      	ldr	r2, [pc, #44]	; (7da0 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
    7d74:	6013      	str	r3, [r2, #0]
    7d76:	693b      	ldr	r3, [r7, #16]
    7d78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7d7a:	4613      	mov	r3, r2
    7d7c:	009b      	lsls	r3, r3, #2
    7d7e:	4413      	add	r3, r2
    7d80:	009b      	lsls	r3, r3, #2
    7d82:	4a06      	ldr	r2, [pc, #24]	; (7d9c <vTaskPriorityDisinheritAfterTimeout+0xf4>)
    7d84:	441a      	add	r2, r3
    7d86:	693b      	ldr	r3, [r7, #16]
    7d88:	3304      	adds	r3, #4
    7d8a:	4619      	mov	r1, r3
    7d8c:	4610      	mov	r0, r2
    7d8e:	f7fd ff48 	bl	5c22 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    7d92:	bf00      	nop
    7d94:	3718      	adds	r7, #24
    7d96:	46bd      	mov	sp, r7
    7d98:	bd80      	pop	{r7, pc}
    7d9a:	bf00      	nop
    7d9c:	2000443c 	.word	0x2000443c
    7da0:	20004518 	.word	0x20004518

00007da4 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
    7da4:	b480      	push	{r7}
    7da6:	b083      	sub	sp, #12
    7da8:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
    7daa:	4b09      	ldr	r3, [pc, #36]	; (7dd0 <uxTaskResetEventItemValue+0x2c>)
    7dac:	681b      	ldr	r3, [r3, #0]
    7dae:	699b      	ldr	r3, [r3, #24]
    7db0:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    7db2:	4b07      	ldr	r3, [pc, #28]	; (7dd0 <uxTaskResetEventItemValue+0x2c>)
    7db4:	681b      	ldr	r3, [r3, #0]
    7db6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7db8:	4b05      	ldr	r3, [pc, #20]	; (7dd0 <uxTaskResetEventItemValue+0x2c>)
    7dba:	681b      	ldr	r3, [r3, #0]
    7dbc:	f1c2 0205 	rsb	r2, r2, #5
    7dc0:	619a      	str	r2, [r3, #24]

	return uxReturn;
    7dc2:	687b      	ldr	r3, [r7, #4]
}
    7dc4:	4618      	mov	r0, r3
    7dc6:	370c      	adds	r7, #12
    7dc8:	46bd      	mov	sp, r7
    7dca:	bc80      	pop	{r7}
    7dcc:	4770      	bx	lr
    7dce:	bf00      	nop
    7dd0:	20004438 	.word	0x20004438

00007dd4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
    7dd4:	b480      	push	{r7}
    7dd6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
    7dd8:	4b07      	ldr	r3, [pc, #28]	; (7df8 <pvTaskIncrementMutexHeldCount+0x24>)
    7dda:	681b      	ldr	r3, [r3, #0]
    7ddc:	2b00      	cmp	r3, #0
    7dde:	d004      	beq.n	7dea <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
    7de0:	4b05      	ldr	r3, [pc, #20]	; (7df8 <pvTaskIncrementMutexHeldCount+0x24>)
    7de2:	681b      	ldr	r3, [r3, #0]
    7de4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    7de6:	3201      	adds	r2, #1
    7de8:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
    7dea:	4b03      	ldr	r3, [pc, #12]	; (7df8 <pvTaskIncrementMutexHeldCount+0x24>)
    7dec:	681b      	ldr	r3, [r3, #0]
	}
    7dee:	4618      	mov	r0, r3
    7df0:	46bd      	mov	sp, r7
    7df2:	bc80      	pop	{r7}
    7df4:	4770      	bx	lr
    7df6:	bf00      	nop
    7df8:	20004438 	.word	0x20004438

00007dfc <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
    7dfc:	b580      	push	{r7, lr}
    7dfe:	b084      	sub	sp, #16
    7e00:	af00      	add	r7, sp, #0
    7e02:	6078      	str	r0, [r7, #4]
    7e04:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
    7e06:	f000 ff83 	bl	8d10 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
    7e0a:	4b1e      	ldr	r3, [pc, #120]	; (7e84 <ulTaskNotifyTake+0x88>)
    7e0c:	681b      	ldr	r3, [r3, #0]
    7e0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    7e10:	2b00      	cmp	r3, #0
    7e12:	d113      	bne.n	7e3c <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
    7e14:	4b1b      	ldr	r3, [pc, #108]	; (7e84 <ulTaskNotifyTake+0x88>)
    7e16:	681b      	ldr	r3, [r3, #0]
    7e18:	2201      	movs	r2, #1
    7e1a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
    7e1e:	683b      	ldr	r3, [r7, #0]
    7e20:	2b00      	cmp	r3, #0
    7e22:	d00b      	beq.n	7e3c <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
    7e24:	2101      	movs	r1, #1
    7e26:	6838      	ldr	r0, [r7, #0]
    7e28:	f000 fa50 	bl	82cc <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    7e2c:	4b16      	ldr	r3, [pc, #88]	; (7e88 <ulTaskNotifyTake+0x8c>)
    7e2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    7e32:	601a      	str	r2, [r3, #0]
    7e34:	f3bf 8f4f 	dsb	sy
    7e38:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    7e3c:	f000 ff80 	bl	8d40 <vPortExitCritical>

		taskENTER_CRITICAL();
    7e40:	f000 ff66 	bl	8d10 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
    7e44:	4b0f      	ldr	r3, [pc, #60]	; (7e84 <ulTaskNotifyTake+0x88>)
    7e46:	681b      	ldr	r3, [r3, #0]
    7e48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    7e4a:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
    7e4c:	68fb      	ldr	r3, [r7, #12]
    7e4e:	2b00      	cmp	r3, #0
    7e50:	d00c      	beq.n	7e6c <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
    7e52:	687b      	ldr	r3, [r7, #4]
    7e54:	2b00      	cmp	r3, #0
    7e56:	d004      	beq.n	7e62 <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
    7e58:	4b0a      	ldr	r3, [pc, #40]	; (7e84 <ulTaskNotifyTake+0x88>)
    7e5a:	681b      	ldr	r3, [r3, #0]
    7e5c:	2200      	movs	r2, #0
    7e5e:	64da      	str	r2, [r3, #76]	; 0x4c
    7e60:	e004      	b.n	7e6c <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
    7e62:	4b08      	ldr	r3, [pc, #32]	; (7e84 <ulTaskNotifyTake+0x88>)
    7e64:	681b      	ldr	r3, [r3, #0]
    7e66:	68fa      	ldr	r2, [r7, #12]
    7e68:	3a01      	subs	r2, #1
    7e6a:	64da      	str	r2, [r3, #76]	; 0x4c
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
    7e6c:	4b05      	ldr	r3, [pc, #20]	; (7e84 <ulTaskNotifyTake+0x88>)
    7e6e:	681b      	ldr	r3, [r3, #0]
    7e70:	2200      	movs	r2, #0
    7e72:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		}
		taskEXIT_CRITICAL();
    7e76:	f000 ff63 	bl	8d40 <vPortExitCritical>

		return ulReturn;
    7e7a:	68fb      	ldr	r3, [r7, #12]
	}
    7e7c:	4618      	mov	r0, r3
    7e7e:	3710      	adds	r7, #16
    7e80:	46bd      	mov	sp, r7
    7e82:	bd80      	pop	{r7, pc}
    7e84:	20004438 	.word	0x20004438
    7e88:	e000ed04 	.word	0xe000ed04

00007e8c <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
    7e8c:	b580      	push	{r7, lr}
    7e8e:	b086      	sub	sp, #24
    7e90:	af00      	add	r7, sp, #0
    7e92:	60f8      	str	r0, [r7, #12]
    7e94:	60b9      	str	r1, [r7, #8]
    7e96:	607a      	str	r2, [r7, #4]
    7e98:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
    7e9a:	f000 ff39 	bl	8d10 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
    7e9e:	4b26      	ldr	r3, [pc, #152]	; (7f38 <xTaskNotifyWait+0xac>)
    7ea0:	681b      	ldr	r3, [r3, #0]
    7ea2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    7ea6:	b2db      	uxtb	r3, r3
    7ea8:	2b02      	cmp	r3, #2
    7eaa:	d01a      	beq.n	7ee2 <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
    7eac:	4b22      	ldr	r3, [pc, #136]	; (7f38 <xTaskNotifyWait+0xac>)
    7eae:	681b      	ldr	r3, [r3, #0]
    7eb0:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
    7eb2:	68fa      	ldr	r2, [r7, #12]
    7eb4:	43d2      	mvns	r2, r2
    7eb6:	400a      	ands	r2, r1
    7eb8:	64da      	str	r2, [r3, #76]	; 0x4c

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
    7eba:	4b1f      	ldr	r3, [pc, #124]	; (7f38 <xTaskNotifyWait+0xac>)
    7ebc:	681b      	ldr	r3, [r3, #0]
    7ebe:	2201      	movs	r2, #1
    7ec0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
    7ec4:	683b      	ldr	r3, [r7, #0]
    7ec6:	2b00      	cmp	r3, #0
    7ec8:	d00b      	beq.n	7ee2 <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
    7eca:	2101      	movs	r1, #1
    7ecc:	6838      	ldr	r0, [r7, #0]
    7ece:	f000 f9fd 	bl	82cc <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    7ed2:	4b1a      	ldr	r3, [pc, #104]	; (7f3c <xTaskNotifyWait+0xb0>)
    7ed4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    7ed8:	601a      	str	r2, [r3, #0]
    7eda:	f3bf 8f4f 	dsb	sy
    7ede:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    7ee2:	f000 ff2d 	bl	8d40 <vPortExitCritical>

		taskENTER_CRITICAL();
    7ee6:	f000 ff13 	bl	8d10 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
    7eea:	687b      	ldr	r3, [r7, #4]
    7eec:	2b00      	cmp	r3, #0
    7eee:	d004      	beq.n	7efa <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
    7ef0:	4b11      	ldr	r3, [pc, #68]	; (7f38 <xTaskNotifyWait+0xac>)
    7ef2:	681b      	ldr	r3, [r3, #0]
    7ef4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    7ef6:	687b      	ldr	r3, [r7, #4]
    7ef8:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
    7efa:	4b0f      	ldr	r3, [pc, #60]	; (7f38 <xTaskNotifyWait+0xac>)
    7efc:	681b      	ldr	r3, [r3, #0]
    7efe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    7f02:	b2db      	uxtb	r3, r3
    7f04:	2b02      	cmp	r3, #2
    7f06:	d002      	beq.n	7f0e <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
    7f08:	2300      	movs	r3, #0
    7f0a:	617b      	str	r3, [r7, #20]
    7f0c:	e008      	b.n	7f20 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
    7f0e:	4b0a      	ldr	r3, [pc, #40]	; (7f38 <xTaskNotifyWait+0xac>)
    7f10:	681b      	ldr	r3, [r3, #0]
    7f12:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
    7f14:	68ba      	ldr	r2, [r7, #8]
    7f16:	43d2      	mvns	r2, r2
    7f18:	400a      	ands	r2, r1
    7f1a:	64da      	str	r2, [r3, #76]	; 0x4c
				xReturn = pdTRUE;
    7f1c:	2301      	movs	r3, #1
    7f1e:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
    7f20:	4b05      	ldr	r3, [pc, #20]	; (7f38 <xTaskNotifyWait+0xac>)
    7f22:	681b      	ldr	r3, [r3, #0]
    7f24:	2200      	movs	r2, #0
    7f26:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		}
		taskEXIT_CRITICAL();
    7f2a:	f000 ff09 	bl	8d40 <vPortExitCritical>

		return xReturn;
    7f2e:	697b      	ldr	r3, [r7, #20]
	}
    7f30:	4618      	mov	r0, r3
    7f32:	3718      	adds	r7, #24
    7f34:	46bd      	mov	sp, r7
    7f36:	bd80      	pop	{r7, pc}
    7f38:	20004438 	.word	0x20004438
    7f3c:	e000ed04 	.word	0xe000ed04

00007f40 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
    7f40:	b580      	push	{r7, lr}
    7f42:	b088      	sub	sp, #32
    7f44:	af00      	add	r7, sp, #0
    7f46:	60f8      	str	r0, [r7, #12]
    7f48:	60b9      	str	r1, [r7, #8]
    7f4a:	603b      	str	r3, [r7, #0]
    7f4c:	4613      	mov	r3, r2
    7f4e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
    7f50:	2301      	movs	r3, #1
    7f52:	61fb      	str	r3, [r7, #28]
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
		pxTCB = ( TCB_t * ) xTaskToNotify;
    7f54:	68fb      	ldr	r3, [r7, #12]
    7f56:	61bb      	str	r3, [r7, #24]

		taskENTER_CRITICAL();
    7f58:	f000 feda 	bl	8d10 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
    7f5c:	683b      	ldr	r3, [r7, #0]
    7f5e:	2b00      	cmp	r3, #0
    7f60:	d003      	beq.n	7f6a <xTaskGenericNotify+0x2a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
    7f62:	69bb      	ldr	r3, [r7, #24]
    7f64:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    7f66:	683b      	ldr	r3, [r7, #0]
    7f68:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
    7f6a:	69bb      	ldr	r3, [r7, #24]
    7f6c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    7f70:	75fb      	strb	r3, [r7, #23]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
    7f72:	69bb      	ldr	r3, [r7, #24]
    7f74:	2202      	movs	r2, #2
    7f76:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			switch( eAction )
    7f7a:	79fb      	ldrb	r3, [r7, #7]
    7f7c:	2b04      	cmp	r3, #4
    7f7e:	d828      	bhi.n	7fd2 <xTaskGenericNotify+0x92>
    7f80:	a201      	add	r2, pc, #4	; (adr r2, 7f88 <xTaskGenericNotify+0x48>)
    7f82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    7f86:	bf00      	nop
    7f88:	00007fd3 	.word	0x00007fd3
    7f8c:	00007f9d 	.word	0x00007f9d
    7f90:	00007fab 	.word	0x00007fab
    7f94:	00007fb7 	.word	0x00007fb7
    7f98:	00007fbf 	.word	0x00007fbf
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    7f9c:	69bb      	ldr	r3, [r7, #24]
    7f9e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    7fa0:	68bb      	ldr	r3, [r7, #8]
    7fa2:	431a      	orrs	r2, r3
    7fa4:	69bb      	ldr	r3, [r7, #24]
    7fa6:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
    7fa8:	e013      	b.n	7fd2 <xTaskGenericNotify+0x92>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    7faa:	69bb      	ldr	r3, [r7, #24]
    7fac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    7fae:	1c5a      	adds	r2, r3, #1
    7fb0:	69bb      	ldr	r3, [r7, #24]
    7fb2:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
    7fb4:	e00d      	b.n	7fd2 <xTaskGenericNotify+0x92>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    7fb6:	69bb      	ldr	r3, [r7, #24]
    7fb8:	68ba      	ldr	r2, [r7, #8]
    7fba:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
    7fbc:	e009      	b.n	7fd2 <xTaskGenericNotify+0x92>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
    7fbe:	7dfb      	ldrb	r3, [r7, #23]
    7fc0:	2b02      	cmp	r3, #2
    7fc2:	d003      	beq.n	7fcc <xTaskGenericNotify+0x8c>
					{
						pxTCB->ulNotifiedValue = ulValue;
    7fc4:	69bb      	ldr	r3, [r7, #24]
    7fc6:	68ba      	ldr	r2, [r7, #8]
    7fc8:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    7fca:	e001      	b.n	7fd0 <xTaskGenericNotify+0x90>
						xReturn = pdFAIL;
    7fcc:	2300      	movs	r3, #0
    7fce:	61fb      	str	r3, [r7, #28]
					break;
    7fd0:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
    7fd2:	7dfb      	ldrb	r3, [r7, #23]
    7fd4:	2b01      	cmp	r3, #1
    7fd6:	d12a      	bne.n	802e <xTaskGenericNotify+0xee>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    7fd8:	69bb      	ldr	r3, [r7, #24]
    7fda:	3304      	adds	r3, #4
    7fdc:	4618      	mov	r0, r3
    7fde:	f7fd fe7b 	bl	5cd8 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
    7fe2:	69bb      	ldr	r3, [r7, #24]
    7fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7fe6:	2201      	movs	r2, #1
    7fe8:	409a      	lsls	r2, r3
    7fea:	4b14      	ldr	r3, [pc, #80]	; (803c <xTaskGenericNotify+0xfc>)
    7fec:	681b      	ldr	r3, [r3, #0]
    7fee:	4313      	orrs	r3, r2
    7ff0:	4a12      	ldr	r2, [pc, #72]	; (803c <xTaskGenericNotify+0xfc>)
    7ff2:	6013      	str	r3, [r2, #0]
    7ff4:	69bb      	ldr	r3, [r7, #24]
    7ff6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7ff8:	4613      	mov	r3, r2
    7ffa:	009b      	lsls	r3, r3, #2
    7ffc:	4413      	add	r3, r2
    7ffe:	009b      	lsls	r3, r3, #2
    8000:	4a0f      	ldr	r2, [pc, #60]	; (8040 <xTaskGenericNotify+0x100>)
    8002:	441a      	add	r2, r3
    8004:	69bb      	ldr	r3, [r7, #24]
    8006:	3304      	adds	r3, #4
    8008:	4619      	mov	r1, r3
    800a:	4610      	mov	r0, r2
    800c:	f7fd fe09 	bl	5c22 <vListInsertEnd>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    8010:	69bb      	ldr	r3, [r7, #24]
    8012:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    8014:	4b0b      	ldr	r3, [pc, #44]	; (8044 <xTaskGenericNotify+0x104>)
    8016:	681b      	ldr	r3, [r3, #0]
    8018:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    801a:	429a      	cmp	r2, r3
    801c:	d907      	bls.n	802e <xTaskGenericNotify+0xee>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
    801e:	4b0a      	ldr	r3, [pc, #40]	; (8048 <xTaskGenericNotify+0x108>)
    8020:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    8024:	601a      	str	r2, [r3, #0]
    8026:	f3bf 8f4f 	dsb	sy
    802a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    802e:	f000 fe87 	bl	8d40 <vPortExitCritical>

		return xReturn;
    8032:	69fb      	ldr	r3, [r7, #28]
	}
    8034:	4618      	mov	r0, r3
    8036:	3720      	adds	r7, #32
    8038:	46bd      	mov	sp, r7
    803a:	bd80      	pop	{r7, pc}
    803c:	20004518 	.word	0x20004518
    8040:	2000443c 	.word	0x2000443c
    8044:	20004438 	.word	0x20004438
    8048:	e000ed04 	.word	0xe000ed04

0000804c <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
    804c:	b580      	push	{r7, lr}
    804e:	b08c      	sub	sp, #48	; 0x30
    8050:	af00      	add	r7, sp, #0
    8052:	60f8      	str	r0, [r7, #12]
    8054:	60b9      	str	r1, [r7, #8]
    8056:	603b      	str	r3, [r7, #0]
    8058:	4613      	mov	r3, r2
    805a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    805c:	2301      	movs	r3, #1
    805e:	62fb      	str	r3, [r7, #44]	; 0x2c
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    8060:	68fb      	ldr	r3, [r7, #12]
    8062:	62bb      	str	r3, [r7, #40]	; 0x28
	__asm volatile
    8064:	f3ef 8211 	mrs	r2, BASEPRI
    8068:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    806c:	f383 8811 	msr	BASEPRI, r3
    8070:	f3bf 8f6f 	isb	sy
    8074:	f3bf 8f4f 	dsb	sy
    8078:	61fa      	str	r2, [r7, #28]
    807a:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
    807c:	69fb      	ldr	r3, [r7, #28]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    807e:	627b      	str	r3, [r7, #36]	; 0x24
		{
			if( pulPreviousNotificationValue != NULL )
    8080:	683b      	ldr	r3, [r7, #0]
    8082:	2b00      	cmp	r3, #0
    8084:	d003      	beq.n	808e <xTaskGenericNotifyFromISR+0x42>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
    8086:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8088:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    808a:	683b      	ldr	r3, [r7, #0]
    808c:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
    808e:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8090:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    8094:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
    8098:	6abb      	ldr	r3, [r7, #40]	; 0x28
    809a:	2202      	movs	r2, #2
    809c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			switch( eAction )
    80a0:	79fb      	ldrb	r3, [r7, #7]
    80a2:	2b04      	cmp	r3, #4
    80a4:	d828      	bhi.n	80f8 <xTaskGenericNotifyFromISR+0xac>
    80a6:	a201      	add	r2, pc, #4	; (adr r2, 80ac <xTaskGenericNotifyFromISR+0x60>)
    80a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    80ac:	000080f9 	.word	0x000080f9
    80b0:	000080c1 	.word	0x000080c1
    80b4:	000080cf 	.word	0x000080cf
    80b8:	000080db 	.word	0x000080db
    80bc:	000080e3 	.word	0x000080e3
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    80c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
    80c2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    80c4:	68bb      	ldr	r3, [r7, #8]
    80c6:	431a      	orrs	r2, r3
    80c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
    80ca:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
    80cc:	e014      	b.n	80f8 <xTaskGenericNotifyFromISR+0xac>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    80ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
    80d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    80d2:	1c5a      	adds	r2, r3, #1
    80d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
    80d6:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
    80d8:	e00e      	b.n	80f8 <xTaskGenericNotifyFromISR+0xac>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    80da:	6abb      	ldr	r3, [r7, #40]	; 0x28
    80dc:	68ba      	ldr	r2, [r7, #8]
    80de:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
    80e0:	e00a      	b.n	80f8 <xTaskGenericNotifyFromISR+0xac>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
    80e2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
    80e6:	2b02      	cmp	r3, #2
    80e8:	d003      	beq.n	80f2 <xTaskGenericNotifyFromISR+0xa6>
					{
						pxTCB->ulNotifiedValue = ulValue;
    80ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
    80ec:	68ba      	ldr	r2, [r7, #8]
    80ee:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    80f0:	e001      	b.n	80f6 <xTaskGenericNotifyFromISR+0xaa>
						xReturn = pdFAIL;
    80f2:	2300      	movs	r3, #0
    80f4:	62fb      	str	r3, [r7, #44]	; 0x2c
					break;
    80f6:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
    80f8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
    80fc:	2b01      	cmp	r3, #1
    80fe:	d137      	bne.n	8170 <xTaskGenericNotifyFromISR+0x124>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    8100:	4b20      	ldr	r3, [pc, #128]	; (8184 <xTaskGenericNotifyFromISR+0x138>)
    8102:	681b      	ldr	r3, [r3, #0]
    8104:	2b00      	cmp	r3, #0
    8106:	d11c      	bne.n	8142 <xTaskGenericNotifyFromISR+0xf6>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    8108:	6abb      	ldr	r3, [r7, #40]	; 0x28
    810a:	3304      	adds	r3, #4
    810c:	4618      	mov	r0, r3
    810e:	f7fd fde3 	bl	5cd8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    8112:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8114:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    8116:	2201      	movs	r2, #1
    8118:	409a      	lsls	r2, r3
    811a:	4b1b      	ldr	r3, [pc, #108]	; (8188 <xTaskGenericNotifyFromISR+0x13c>)
    811c:	681b      	ldr	r3, [r3, #0]
    811e:	4313      	orrs	r3, r2
    8120:	4a19      	ldr	r2, [pc, #100]	; (8188 <xTaskGenericNotifyFromISR+0x13c>)
    8122:	6013      	str	r3, [r2, #0]
    8124:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8126:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    8128:	4613      	mov	r3, r2
    812a:	009b      	lsls	r3, r3, #2
    812c:	4413      	add	r3, r2
    812e:	009b      	lsls	r3, r3, #2
    8130:	4a16      	ldr	r2, [pc, #88]	; (818c <xTaskGenericNotifyFromISR+0x140>)
    8132:	441a      	add	r2, r3
    8134:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8136:	3304      	adds	r3, #4
    8138:	4619      	mov	r1, r3
    813a:	4610      	mov	r0, r2
    813c:	f7fd fd71 	bl	5c22 <vListInsertEnd>
    8140:	e005      	b.n	814e <xTaskGenericNotifyFromISR+0x102>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    8142:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8144:	3318      	adds	r3, #24
    8146:	4619      	mov	r1, r3
    8148:	4811      	ldr	r0, [pc, #68]	; (8190 <xTaskGenericNotifyFromISR+0x144>)
    814a:	f7fd fd6a 	bl	5c22 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    814e:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8150:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    8152:	4b10      	ldr	r3, [pc, #64]	; (8194 <xTaskGenericNotifyFromISR+0x148>)
    8154:	681b      	ldr	r3, [r3, #0]
    8156:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    8158:	429a      	cmp	r2, r3
    815a:	d909      	bls.n	8170 <xTaskGenericNotifyFromISR+0x124>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    815c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    815e:	2b00      	cmp	r3, #0
    8160:	d003      	beq.n	816a <xTaskGenericNotifyFromISR+0x11e>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    8162:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    8164:	2201      	movs	r2, #1
    8166:	601a      	str	r2, [r3, #0]
    8168:	e002      	b.n	8170 <xTaskGenericNotifyFromISR+0x124>
					else
					{
						/* Mark that a yield is pending in case the user is not
						using the "xHigherPriorityTaskWoken" parameter to an ISR
						safe FreeRTOS function. */
						xYieldPending = pdTRUE;
    816a:	4b0b      	ldr	r3, [pc, #44]	; (8198 <xTaskGenericNotifyFromISR+0x14c>)
    816c:	2201      	movs	r2, #1
    816e:	601a      	str	r2, [r3, #0]
    8170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8172:	617b      	str	r3, [r7, #20]
	__asm volatile
    8174:	697b      	ldr	r3, [r7, #20]
    8176:	f383 8811 	msr	BASEPRI, r3
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
    817a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
    817c:	4618      	mov	r0, r3
    817e:	3730      	adds	r7, #48	; 0x30
    8180:	46bd      	mov	sp, r7
    8182:	bd80      	pop	{r7, pc}
    8184:	20004538 	.word	0x20004538
    8188:	20004518 	.word	0x20004518
    818c:	2000443c 	.word	0x2000443c
    8190:	200044d0 	.word	0x200044d0
    8194:	20004438 	.word	0x20004438
    8198:	20004524 	.word	0x20004524

0000819c <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
    819c:	b580      	push	{r7, lr}
    819e:	b088      	sub	sp, #32
    81a0:	af00      	add	r7, sp, #0
    81a2:	6078      	str	r0, [r7, #4]
    81a4:	6039      	str	r1, [r7, #0]
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    81a6:	687b      	ldr	r3, [r7, #4]
    81a8:	61fb      	str	r3, [r7, #28]
	__asm volatile
    81aa:	f3ef 8211 	mrs	r2, BASEPRI
    81ae:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    81b2:	f383 8811 	msr	BASEPRI, r3
    81b6:	f3bf 8f6f 	isb	sy
    81ba:	f3bf 8f4f 	dsb	sy
    81be:	613a      	str	r2, [r7, #16]
    81c0:	60fb      	str	r3, [r7, #12]
	return ulOriginalBASEPRI;
    81c2:	693b      	ldr	r3, [r7, #16]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    81c4:	61bb      	str	r3, [r7, #24]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
    81c6:	69fb      	ldr	r3, [r7, #28]
    81c8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    81cc:	75fb      	strb	r3, [r7, #23]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
    81ce:	69fb      	ldr	r3, [r7, #28]
    81d0:	2202      	movs	r2, #2
    81d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
    81d6:	69fb      	ldr	r3, [r7, #28]
    81d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    81da:	1c5a      	adds	r2, r3, #1
    81dc:	69fb      	ldr	r3, [r7, #28]
    81de:	64da      	str	r2, [r3, #76]	; 0x4c

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
    81e0:	7dfb      	ldrb	r3, [r7, #23]
    81e2:	2b01      	cmp	r3, #1
    81e4:	d137      	bne.n	8256 <vTaskNotifyGiveFromISR+0xba>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    81e6:	4b20      	ldr	r3, [pc, #128]	; (8268 <vTaskNotifyGiveFromISR+0xcc>)
    81e8:	681b      	ldr	r3, [r3, #0]
    81ea:	2b00      	cmp	r3, #0
    81ec:	d11c      	bne.n	8228 <vTaskNotifyGiveFromISR+0x8c>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    81ee:	69fb      	ldr	r3, [r7, #28]
    81f0:	3304      	adds	r3, #4
    81f2:	4618      	mov	r0, r3
    81f4:	f7fd fd70 	bl	5cd8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    81f8:	69fb      	ldr	r3, [r7, #28]
    81fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    81fc:	2201      	movs	r2, #1
    81fe:	409a      	lsls	r2, r3
    8200:	4b1a      	ldr	r3, [pc, #104]	; (826c <vTaskNotifyGiveFromISR+0xd0>)
    8202:	681b      	ldr	r3, [r3, #0]
    8204:	4313      	orrs	r3, r2
    8206:	4a19      	ldr	r2, [pc, #100]	; (826c <vTaskNotifyGiveFromISR+0xd0>)
    8208:	6013      	str	r3, [r2, #0]
    820a:	69fb      	ldr	r3, [r7, #28]
    820c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    820e:	4613      	mov	r3, r2
    8210:	009b      	lsls	r3, r3, #2
    8212:	4413      	add	r3, r2
    8214:	009b      	lsls	r3, r3, #2
    8216:	4a16      	ldr	r2, [pc, #88]	; (8270 <vTaskNotifyGiveFromISR+0xd4>)
    8218:	441a      	add	r2, r3
    821a:	69fb      	ldr	r3, [r7, #28]
    821c:	3304      	adds	r3, #4
    821e:	4619      	mov	r1, r3
    8220:	4610      	mov	r0, r2
    8222:	f7fd fcfe 	bl	5c22 <vListInsertEnd>
    8226:	e005      	b.n	8234 <vTaskNotifyGiveFromISR+0x98>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    8228:	69fb      	ldr	r3, [r7, #28]
    822a:	3318      	adds	r3, #24
    822c:	4619      	mov	r1, r3
    822e:	4811      	ldr	r0, [pc, #68]	; (8274 <vTaskNotifyGiveFromISR+0xd8>)
    8230:	f7fd fcf7 	bl	5c22 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    8234:	69fb      	ldr	r3, [r7, #28]
    8236:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    8238:	4b0f      	ldr	r3, [pc, #60]	; (8278 <vTaskNotifyGiveFromISR+0xdc>)
    823a:	681b      	ldr	r3, [r3, #0]
    823c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    823e:	429a      	cmp	r2, r3
    8240:	d909      	bls.n	8256 <vTaskNotifyGiveFromISR+0xba>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    8242:	683b      	ldr	r3, [r7, #0]
    8244:	2b00      	cmp	r3, #0
    8246:	d003      	beq.n	8250 <vTaskNotifyGiveFromISR+0xb4>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    8248:	683b      	ldr	r3, [r7, #0]
    824a:	2201      	movs	r2, #1
    824c:	601a      	str	r2, [r3, #0]
    824e:	e002      	b.n	8256 <vTaskNotifyGiveFromISR+0xba>
					else
					{
						/* Mark that a yield is pending in case the user is not
						using the "xHigherPriorityTaskWoken" parameter in an ISR
						safe FreeRTOS function. */
						xYieldPending = pdTRUE;
    8250:	4b0a      	ldr	r3, [pc, #40]	; (827c <vTaskNotifyGiveFromISR+0xe0>)
    8252:	2201      	movs	r2, #1
    8254:	601a      	str	r2, [r3, #0]
    8256:	69bb      	ldr	r3, [r7, #24]
    8258:	60bb      	str	r3, [r7, #8]
	__asm volatile
    825a:	68bb      	ldr	r3, [r7, #8]
    825c:	f383 8811 	msr	BASEPRI, r3
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
    8260:	bf00      	nop
    8262:	3720      	adds	r7, #32
    8264:	46bd      	mov	sp, r7
    8266:	bd80      	pop	{r7, pc}
    8268:	20004538 	.word	0x20004538
    826c:	20004518 	.word	0x20004518
    8270:	2000443c 	.word	0x2000443c
    8274:	200044d0 	.word	0x200044d0
    8278:	20004438 	.word	0x20004438
    827c:	20004524 	.word	0x20004524

00008280 <xTaskNotifyStateClear>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyStateClear( TaskHandle_t xTask )
	{
    8280:	b580      	push	{r7, lr}
    8282:	b084      	sub	sp, #16
    8284:	af00      	add	r7, sp, #0
    8286:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	BaseType_t xReturn;

		/* If null is passed in here then it is the calling task that is having
		its notification state cleared. */
		pxTCB = prvGetTCBFromHandle( xTask );
    8288:	687b      	ldr	r3, [r7, #4]
    828a:	2b00      	cmp	r3, #0
    828c:	d102      	bne.n	8294 <xTaskNotifyStateClear+0x14>
    828e:	4b0e      	ldr	r3, [pc, #56]	; (82c8 <xTaskNotifyStateClear+0x48>)
    8290:	681b      	ldr	r3, [r3, #0]
    8292:	e000      	b.n	8296 <xTaskNotifyStateClear+0x16>
    8294:	687b      	ldr	r3, [r7, #4]
    8296:	60bb      	str	r3, [r7, #8]

		taskENTER_CRITICAL();
    8298:	f000 fd3a 	bl	8d10 <vPortEnterCritical>
		{
			if( pxTCB->ucNotifyState == taskNOTIFICATION_RECEIVED )
    829c:	68bb      	ldr	r3, [r7, #8]
    829e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    82a2:	b2db      	uxtb	r3, r3
    82a4:	2b02      	cmp	r3, #2
    82a6:	d106      	bne.n	82b6 <xTaskNotifyStateClear+0x36>
			{
				pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
    82a8:	68bb      	ldr	r3, [r7, #8]
    82aa:	2200      	movs	r2, #0
    82ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
				xReturn = pdPASS;
    82b0:	2301      	movs	r3, #1
    82b2:	60fb      	str	r3, [r7, #12]
    82b4:	e001      	b.n	82ba <xTaskNotifyStateClear+0x3a>
			}
			else
			{
				xReturn = pdFAIL;
    82b6:	2300      	movs	r3, #0
    82b8:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
    82ba:	f000 fd41 	bl	8d40 <vPortExitCritical>

		return xReturn;
    82be:	68fb      	ldr	r3, [r7, #12]
	}
    82c0:	4618      	mov	r0, r3
    82c2:	3710      	adds	r7, #16
    82c4:	46bd      	mov	sp, r7
    82c6:	bd80      	pop	{r7, pc}
    82c8:	20004438 	.word	0x20004438

000082cc <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
    82cc:	b580      	push	{r7, lr}
    82ce:	b084      	sub	sp, #16
    82d0:	af00      	add	r7, sp, #0
    82d2:	6078      	str	r0, [r7, #4]
    82d4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
    82d6:	4b29      	ldr	r3, [pc, #164]	; (837c <prvAddCurrentTaskToDelayedList+0xb0>)
    82d8:	681b      	ldr	r3, [r3, #0]
    82da:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    82dc:	4b28      	ldr	r3, [pc, #160]	; (8380 <prvAddCurrentTaskToDelayedList+0xb4>)
    82de:	681b      	ldr	r3, [r3, #0]
    82e0:	3304      	adds	r3, #4
    82e2:	4618      	mov	r0, r3
    82e4:	f7fd fcf8 	bl	5cd8 <uxListRemove>
    82e8:	4603      	mov	r3, r0
    82ea:	2b00      	cmp	r3, #0
    82ec:	d10b      	bne.n	8306 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
    82ee:	4b24      	ldr	r3, [pc, #144]	; (8380 <prvAddCurrentTaskToDelayedList+0xb4>)
    82f0:	681b      	ldr	r3, [r3, #0]
    82f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    82f4:	2201      	movs	r2, #1
    82f6:	fa02 f303 	lsl.w	r3, r2, r3
    82fa:	43da      	mvns	r2, r3
    82fc:	4b21      	ldr	r3, [pc, #132]	; (8384 <prvAddCurrentTaskToDelayedList+0xb8>)
    82fe:	681b      	ldr	r3, [r3, #0]
    8300:	4013      	ands	r3, r2
    8302:	4a20      	ldr	r2, [pc, #128]	; (8384 <prvAddCurrentTaskToDelayedList+0xb8>)
    8304:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
    8306:	687b      	ldr	r3, [r7, #4]
    8308:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    830c:	d10a      	bne.n	8324 <prvAddCurrentTaskToDelayedList+0x58>
    830e:	683b      	ldr	r3, [r7, #0]
    8310:	2b00      	cmp	r3, #0
    8312:	d007      	beq.n	8324 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
    8314:	4b1a      	ldr	r3, [pc, #104]	; (8380 <prvAddCurrentTaskToDelayedList+0xb4>)
    8316:	681b      	ldr	r3, [r3, #0]
    8318:	3304      	adds	r3, #4
    831a:	4619      	mov	r1, r3
    831c:	481a      	ldr	r0, [pc, #104]	; (8388 <prvAddCurrentTaskToDelayedList+0xbc>)
    831e:	f7fd fc80 	bl	5c22 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    8322:	e026      	b.n	8372 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
    8324:	68fa      	ldr	r2, [r7, #12]
    8326:	687b      	ldr	r3, [r7, #4]
    8328:	4413      	add	r3, r2
    832a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
    832c:	4b14      	ldr	r3, [pc, #80]	; (8380 <prvAddCurrentTaskToDelayedList+0xb4>)
    832e:	681b      	ldr	r3, [r3, #0]
    8330:	68ba      	ldr	r2, [r7, #8]
    8332:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
    8334:	68ba      	ldr	r2, [r7, #8]
    8336:	68fb      	ldr	r3, [r7, #12]
    8338:	429a      	cmp	r2, r3
    833a:	d209      	bcs.n	8350 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
    833c:	4b13      	ldr	r3, [pc, #76]	; (838c <prvAddCurrentTaskToDelayedList+0xc0>)
    833e:	681a      	ldr	r2, [r3, #0]
    8340:	4b0f      	ldr	r3, [pc, #60]	; (8380 <prvAddCurrentTaskToDelayedList+0xb4>)
    8342:	681b      	ldr	r3, [r3, #0]
    8344:	3304      	adds	r3, #4
    8346:	4619      	mov	r1, r3
    8348:	4610      	mov	r0, r2
    834a:	f7fd fc8d 	bl	5c68 <vListInsert>
}
    834e:	e010      	b.n	8372 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
    8350:	4b0f      	ldr	r3, [pc, #60]	; (8390 <prvAddCurrentTaskToDelayedList+0xc4>)
    8352:	681a      	ldr	r2, [r3, #0]
    8354:	4b0a      	ldr	r3, [pc, #40]	; (8380 <prvAddCurrentTaskToDelayedList+0xb4>)
    8356:	681b      	ldr	r3, [r3, #0]
    8358:	3304      	adds	r3, #4
    835a:	4619      	mov	r1, r3
    835c:	4610      	mov	r0, r2
    835e:	f7fd fc83 	bl	5c68 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
    8362:	4b0c      	ldr	r3, [pc, #48]	; (8394 <prvAddCurrentTaskToDelayedList+0xc8>)
    8364:	681b      	ldr	r3, [r3, #0]
    8366:	68ba      	ldr	r2, [r7, #8]
    8368:	429a      	cmp	r2, r3
    836a:	d202      	bcs.n	8372 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
    836c:	4a09      	ldr	r2, [pc, #36]	; (8394 <prvAddCurrentTaskToDelayedList+0xc8>)
    836e:	68bb      	ldr	r3, [r7, #8]
    8370:	6013      	str	r3, [r2, #0]
}
    8372:	bf00      	nop
    8374:	3710      	adds	r7, #16
    8376:	46bd      	mov	sp, r7
    8378:	bd80      	pop	{r7, pc}
    837a:	bf00      	nop
    837c:	20004514 	.word	0x20004514
    8380:	20004438 	.word	0x20004438
    8384:	20004518 	.word	0x20004518
    8388:	200044fc 	.word	0x200044fc
    838c:	200044cc 	.word	0x200044cc
    8390:	200044c8 	.word	0x200044c8
    8394:	20004530 	.word	0x20004530

00008398 <xStreamBufferGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	StreamBufferHandle_t xStreamBufferGenericCreate( size_t xBufferSizeBytes, size_t xTriggerLevelBytes, BaseType_t xIsMessageBuffer )
	{
    8398:	b580      	push	{r7, lr}
    839a:	b088      	sub	sp, #32
    839c:	af02      	add	r7, sp, #8
    839e:	60f8      	str	r0, [r7, #12]
    83a0:	60b9      	str	r1, [r7, #8]
    83a2:	607a      	str	r2, [r7, #4]
		configASSERT( xBufferSizeBytes > sbBYTES_TO_STORE_MESSAGE_LENGTH );
		configASSERT( xTriggerLevelBytes <= xBufferSizeBytes );

		/* A trigger level of 0 would cause a waiting task to unblock even when
		the buffer was empty. */
		if( xTriggerLevelBytes == ( size_t ) 0 )
    83a4:	68bb      	ldr	r3, [r7, #8]
    83a6:	2b00      	cmp	r3, #0
    83a8:	d101      	bne.n	83ae <xStreamBufferGenericCreate+0x16>
		{
			xTriggerLevelBytes = ( size_t ) 1; /*lint !e9044 Parameter modified to ensure it doesn't have a dangerous value. */
    83aa:	2301      	movs	r3, #1
    83ac:	60bb      	str	r3, [r7, #8]
		and the buffer follows immediately after.  The requested size is
		incremented so the free space is returned as the user would expect -
		this is a quirk of the implementation that means otherwise the free
		space would be reported as one byte smaller than would be logically
		expected. */
		xBufferSizeBytes++;
    83ae:	68fb      	ldr	r3, [r7, #12]
    83b0:	3301      	adds	r3, #1
    83b2:	60fb      	str	r3, [r7, #12]
		pucAllocatedMemory = ( uint8_t * ) pvPortMalloc( xBufferSizeBytes + sizeof( StreamBuffer_t ) ); /*lint !e9079 malloc() only returns void*. */
    83b4:	68fb      	ldr	r3, [r7, #12]
    83b6:	3320      	adds	r3, #32
    83b8:	4618      	mov	r0, r3
    83ba:	f7f7 fea7 	bl	10c <pvPortMalloc>
    83be:	6178      	str	r0, [r7, #20]

		if( pucAllocatedMemory != NULL )
    83c0:	697b      	ldr	r3, [r7, #20]
    83c2:	2b00      	cmp	r3, #0
    83c4:	d009      	beq.n	83da <xStreamBufferGenericCreate+0x42>
		{
			prvInitialiseNewStreamBuffer( ( StreamBuffer_t * ) pucAllocatedMemory, /* Structure at the start of the allocated memory. */ /*lint !e9087 Safe cast as allocated memory is aligned. */ /*lint !e826 Area is not too small and alignment is guaranteed provided malloc() behaves as expected and returns aligned buffer. */
    83c6:	697b      	ldr	r3, [r7, #20]
    83c8:	f103 0120 	add.w	r1, r3, #32
    83cc:	687b      	ldr	r3, [r7, #4]
    83ce:	9300      	str	r3, [sp, #0]
    83d0:	68bb      	ldr	r3, [r7, #8]
    83d2:	68fa      	ldr	r2, [r7, #12]
    83d4:	6978      	ldr	r0, [r7, #20]
    83d6:	f000 fbe4 	bl	8ba2 <prvInitialiseNewStreamBuffer>
		else
		{
			traceSTREAM_BUFFER_CREATE_FAILED( xIsMessageBuffer );
		}

		return ( StreamBufferHandle_t * ) pucAllocatedMemory; /*lint !e9087 !e826 Safe cast as allocated memory is aligned. */
    83da:	697b      	ldr	r3, [r7, #20]
	}
    83dc:	4618      	mov	r0, r3
    83de:	3718      	adds	r7, #24
    83e0:	46bd      	mov	sp, r7
    83e2:	bd80      	pop	{r7, pc}

000083e4 <vStreamBufferDelete>:

#endif /* ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
/*-----------------------------------------------------------*/

void vStreamBufferDelete( StreamBufferHandle_t xStreamBuffer )
{
    83e4:	b580      	push	{r7, lr}
    83e6:	b084      	sub	sp, #16
    83e8:	af00      	add	r7, sp, #0
    83ea:	6078      	str	r0, [r7, #4]
StreamBuffer_t * pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    83ec:	687b      	ldr	r3, [r7, #4]
    83ee:	60fb      	str	r3, [r7, #12]

	configASSERT( pxStreamBuffer );

	traceSTREAM_BUFFER_DELETE( xStreamBuffer );

	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) pdFALSE )
    83f0:	68fb      	ldr	r3, [r7, #12]
    83f2:	7f1b      	ldrb	r3, [r3, #28]
    83f4:	f003 0302 	and.w	r3, r3, #2
    83f8:	2b00      	cmp	r3, #0
    83fa:	d103      	bne.n	8404 <vStreamBufferDelete+0x20>
	{
		#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
		{
			/* Both the structure and the buffer were allocated using a single call
			to pvPortMalloc(), hence only one call to vPortFree() is required. */
			vPortFree( ( void * ) pxStreamBuffer ); /*lint !e9087 Standard free() semantics require void *, plus pxStreamBuffer was allocated by pvPortMalloc(). */
    83fc:	68f8      	ldr	r0, [r7, #12]
    83fe:	f7f7 fecb 	bl	198 <vPortFree>
	{
		/* The structure and buffer were not allocated dynamically and cannot be
		freed - just scrub the structure so future use will assert. */
		memset( pxStreamBuffer, 0x00, sizeof( StreamBuffer_t ) );
	}
}
    8402:	e004      	b.n	840e <vStreamBufferDelete+0x2a>
		memset( pxStreamBuffer, 0x00, sizeof( StreamBuffer_t ) );
    8404:	2220      	movs	r2, #32
    8406:	2100      	movs	r1, #0
    8408:	68f8      	ldr	r0, [r7, #12]
    840a:	f000 fd87 	bl	8f1c <memset>
}
    840e:	bf00      	nop
    8410:	3710      	adds	r7, #16
    8412:	46bd      	mov	sp, r7
    8414:	bd80      	pop	{r7, pc}

00008416 <xStreamBufferReset>:
/*-----------------------------------------------------------*/

BaseType_t xStreamBufferReset( StreamBufferHandle_t xStreamBuffer )
{
    8416:	b580      	push	{r7, lr}
    8418:	b088      	sub	sp, #32
    841a:	af02      	add	r7, sp, #8
    841c:	6078      	str	r0, [r7, #4]
StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    841e:	687b      	ldr	r3, [r7, #4]
    8420:	60fb      	str	r3, [r7, #12]
BaseType_t xReturn = pdFAIL, xIsMessageBuffer;
    8422:	2300      	movs	r3, #0
    8424:	617b      	str	r3, [r7, #20]
		uxStreamBufferNumber = pxStreamBuffer->uxStreamBufferNumber;
	}
	#endif

	/* Can only reset a message buffer if there are no tasks blocked on it. */
	if( pxStreamBuffer->xTaskWaitingToReceive == NULL )
    8426:	68fb      	ldr	r3, [r7, #12]
    8428:	691b      	ldr	r3, [r3, #16]
    842a:	2b00      	cmp	r3, #0
    842c:	d11c      	bne.n	8468 <xStreamBufferReset+0x52>
	{
		if( pxStreamBuffer->xTaskWaitingToSend == NULL )
    842e:	68fb      	ldr	r3, [r7, #12]
    8430:	695b      	ldr	r3, [r3, #20]
    8432:	2b00      	cmp	r3, #0
    8434:	d118      	bne.n	8468 <xStreamBufferReset+0x52>
		{
			if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
    8436:	68fb      	ldr	r3, [r7, #12]
    8438:	7f1b      	ldrb	r3, [r3, #28]
    843a:	f003 0301 	and.w	r3, r3, #1
    843e:	2b00      	cmp	r3, #0
    8440:	d002      	beq.n	8448 <xStreamBufferReset+0x32>
			{
				xIsMessageBuffer = pdTRUE;
    8442:	2301      	movs	r3, #1
    8444:	613b      	str	r3, [r7, #16]
    8446:	e001      	b.n	844c <xStreamBufferReset+0x36>
			}
			else
			{
				xIsMessageBuffer = pdFALSE;
    8448:	2300      	movs	r3, #0
    844a:	613b      	str	r3, [r7, #16]
			}

			prvInitialiseNewStreamBuffer( pxStreamBuffer,
    844c:	68fb      	ldr	r3, [r7, #12]
    844e:	6999      	ldr	r1, [r3, #24]
    8450:	68fb      	ldr	r3, [r7, #12]
    8452:	689a      	ldr	r2, [r3, #8]
    8454:	68fb      	ldr	r3, [r7, #12]
    8456:	68d8      	ldr	r0, [r3, #12]
    8458:	693b      	ldr	r3, [r7, #16]
    845a:	9300      	str	r3, [sp, #0]
    845c:	4603      	mov	r3, r0
    845e:	68f8      	ldr	r0, [r7, #12]
    8460:	f000 fb9f 	bl	8ba2 <prvInitialiseNewStreamBuffer>
										  pxStreamBuffer->pucBuffer,
										  pxStreamBuffer->xLength,
										  pxStreamBuffer->xTriggerLevelBytes,
										  xIsMessageBuffer );
			xReturn = pdPASS;
    8464:	2301      	movs	r3, #1
    8466:	617b      	str	r3, [r7, #20]

			traceSTREAM_BUFFER_RESET( xStreamBuffer );
		}
	}

	return xReturn;
    8468:	697b      	ldr	r3, [r7, #20]
}
    846a:	4618      	mov	r0, r3
    846c:	3718      	adds	r7, #24
    846e:	46bd      	mov	sp, r7
    8470:	bd80      	pop	{r7, pc}

00008472 <xStreamBufferSetTriggerLevel>:
/*-----------------------------------------------------------*/

BaseType_t xStreamBufferSetTriggerLevel( StreamBufferHandle_t xStreamBuffer, size_t xTriggerLevel )
{
    8472:	b480      	push	{r7}
    8474:	b085      	sub	sp, #20
    8476:	af00      	add	r7, sp, #0
    8478:	6078      	str	r0, [r7, #4]
    847a:	6039      	str	r1, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    847c:	687b      	ldr	r3, [r7, #4]
    847e:	60bb      	str	r3, [r7, #8]
BaseType_t xReturn;

	configASSERT( pxStreamBuffer );

	/* It is not valid for the trigger level to be 0. */
	if( xTriggerLevel == ( size_t ) 0 )
    8480:	683b      	ldr	r3, [r7, #0]
    8482:	2b00      	cmp	r3, #0
    8484:	d101      	bne.n	848a <xStreamBufferSetTriggerLevel+0x18>
	{
		xTriggerLevel = ( size_t ) 1; /*lint !e9044 Parameter modified to ensure it doesn't have a dangerous value. */
    8486:	2301      	movs	r3, #1
    8488:	603b      	str	r3, [r7, #0]
	}

	/* The trigger level is the number of bytes that must be in the stream
	buffer before a task that is waiting for data is unblocked. */
	if( xTriggerLevel <= pxStreamBuffer->xLength )
    848a:	68bb      	ldr	r3, [r7, #8]
    848c:	689b      	ldr	r3, [r3, #8]
    848e:	683a      	ldr	r2, [r7, #0]
    8490:	429a      	cmp	r2, r3
    8492:	d805      	bhi.n	84a0 <xStreamBufferSetTriggerLevel+0x2e>
	{
		pxStreamBuffer->xTriggerLevelBytes = xTriggerLevel;
    8494:	68bb      	ldr	r3, [r7, #8]
    8496:	683a      	ldr	r2, [r7, #0]
    8498:	60da      	str	r2, [r3, #12]
		xReturn = pdPASS;
    849a:	2301      	movs	r3, #1
    849c:	60fb      	str	r3, [r7, #12]
    849e:	e001      	b.n	84a4 <xStreamBufferSetTriggerLevel+0x32>
	}
	else
	{
		xReturn = pdFALSE;
    84a0:	2300      	movs	r3, #0
    84a2:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
    84a4:	68fb      	ldr	r3, [r7, #12]
}
    84a6:	4618      	mov	r0, r3
    84a8:	3714      	adds	r7, #20
    84aa:	46bd      	mov	sp, r7
    84ac:	bc80      	pop	{r7}
    84ae:	4770      	bx	lr

000084b0 <xStreamBufferSpacesAvailable>:
/*-----------------------------------------------------------*/

size_t xStreamBufferSpacesAvailable( StreamBufferHandle_t xStreamBuffer )
{
    84b0:	b480      	push	{r7}
    84b2:	b085      	sub	sp, #20
    84b4:	af00      	add	r7, sp, #0
    84b6:	6078      	str	r0, [r7, #4]
const StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    84b8:	687b      	ldr	r3, [r7, #4]
    84ba:	60bb      	str	r3, [r7, #8]
size_t xSpace;

	configASSERT( pxStreamBuffer );

	xSpace = pxStreamBuffer->xLength + pxStreamBuffer->xTail;
    84bc:	68bb      	ldr	r3, [r7, #8]
    84be:	689a      	ldr	r2, [r3, #8]
    84c0:	68bb      	ldr	r3, [r7, #8]
    84c2:	681b      	ldr	r3, [r3, #0]
    84c4:	4413      	add	r3, r2
    84c6:	60fb      	str	r3, [r7, #12]
	xSpace -= pxStreamBuffer->xHead;
    84c8:	68bb      	ldr	r3, [r7, #8]
    84ca:	685b      	ldr	r3, [r3, #4]
    84cc:	68fa      	ldr	r2, [r7, #12]
    84ce:	1ad3      	subs	r3, r2, r3
    84d0:	60fb      	str	r3, [r7, #12]
	xSpace -= ( size_t ) 1;
    84d2:	68fb      	ldr	r3, [r7, #12]
    84d4:	3b01      	subs	r3, #1
    84d6:	60fb      	str	r3, [r7, #12]

	if( xSpace >= pxStreamBuffer->xLength )
    84d8:	68bb      	ldr	r3, [r7, #8]
    84da:	689b      	ldr	r3, [r3, #8]
    84dc:	68fa      	ldr	r2, [r7, #12]
    84de:	429a      	cmp	r2, r3
    84e0:	d304      	bcc.n	84ec <xStreamBufferSpacesAvailable+0x3c>
	{
		xSpace -= pxStreamBuffer->xLength;
    84e2:	68bb      	ldr	r3, [r7, #8]
    84e4:	689b      	ldr	r3, [r3, #8]
    84e6:	68fa      	ldr	r2, [r7, #12]
    84e8:	1ad3      	subs	r3, r2, r3
    84ea:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xSpace;
    84ec:	68fb      	ldr	r3, [r7, #12]
}
    84ee:	4618      	mov	r0, r3
    84f0:	3714      	adds	r7, #20
    84f2:	46bd      	mov	sp, r7
    84f4:	bc80      	pop	{r7}
    84f6:	4770      	bx	lr

000084f8 <xStreamBufferBytesAvailable>:
/*-----------------------------------------------------------*/

size_t xStreamBufferBytesAvailable( StreamBufferHandle_t xStreamBuffer )
{
    84f8:	b580      	push	{r7, lr}
    84fa:	b084      	sub	sp, #16
    84fc:	af00      	add	r7, sp, #0
    84fe:	6078      	str	r0, [r7, #4]
const StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    8500:	687b      	ldr	r3, [r7, #4]
    8502:	60fb      	str	r3, [r7, #12]
size_t xReturn;

	configASSERT( pxStreamBuffer );

	xReturn = prvBytesInBuffer( pxStreamBuffer );
    8504:	68f8      	ldr	r0, [r7, #12]
    8506:	f000 fb2d 	bl	8b64 <prvBytesInBuffer>
    850a:	60b8      	str	r0, [r7, #8]
	return xReturn;
    850c:	68bb      	ldr	r3, [r7, #8]
}
    850e:	4618      	mov	r0, r3
    8510:	3710      	adds	r7, #16
    8512:	46bd      	mov	sp, r7
    8514:	bd80      	pop	{r7, pc}

00008516 <xStreamBufferSend>:

size_t xStreamBufferSend( StreamBufferHandle_t xStreamBuffer,
						  const void *pvTxData,
						  size_t xDataLengthBytes,
						  TickType_t xTicksToWait )
{
    8516:	b580      	push	{r7, lr}
    8518:	b08c      	sub	sp, #48	; 0x30
    851a:	af02      	add	r7, sp, #8
    851c:	60f8      	str	r0, [r7, #12]
    851e:	60b9      	str	r1, [r7, #8]
    8520:	607a      	str	r2, [r7, #4]
    8522:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    8524:	68fb      	ldr	r3, [r7, #12]
    8526:	61fb      	str	r3, [r7, #28]
size_t xReturn, xSpace = 0;
    8528:	2300      	movs	r3, #0
    852a:	627b      	str	r3, [r7, #36]	; 0x24
size_t xRequiredSpace = xDataLengthBytes;
    852c:	687b      	ldr	r3, [r7, #4]
    852e:	623b      	str	r3, [r7, #32]

	/* This send function is used to write to both message buffers and stream
	buffers.  If this is a message buffer then the space needed must be
	increased by the amount of bytes needed to store the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
    8530:	69fb      	ldr	r3, [r7, #28]
    8532:	7f1b      	ldrb	r3, [r3, #28]
    8534:	f003 0301 	and.w	r3, r3, #1
    8538:	2b00      	cmp	r3, #0
    853a:	d002      	beq.n	8542 <xStreamBufferSend+0x2c>
	{
		xRequiredSpace += sbBYTES_TO_STORE_MESSAGE_LENGTH;
    853c:	6a3b      	ldr	r3, [r7, #32]
    853e:	3304      	adds	r3, #4
    8540:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	if( xTicksToWait != ( TickType_t ) 0 )
    8542:	683b      	ldr	r3, [r7, #0]
    8544:	2b00      	cmp	r3, #0
    8546:	d030      	beq.n	85aa <xStreamBufferSend+0x94>
	{
		vTaskSetTimeOutState( &xTimeOut );
    8548:	f107 0310 	add.w	r3, r7, #16
    854c:	4618      	mov	r0, r3
    854e:	f7ff f97b 	bl	7848 <vTaskSetTimeOutState>

		do
		{
			/* Wait until the required number of bytes are free in the message
			buffer. */
			taskENTER_CRITICAL();
    8552:	f000 fbdd 	bl	8d10 <vPortEnterCritical>
			{
				xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
    8556:	69f8      	ldr	r0, [r7, #28]
    8558:	f7ff ffaa 	bl	84b0 <xStreamBufferSpacesAvailable>
    855c:	6278      	str	r0, [r7, #36]	; 0x24

				if( xSpace < xRequiredSpace )
    855e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    8560:	6a3b      	ldr	r3, [r7, #32]
    8562:	429a      	cmp	r2, r3
    8564:	d208      	bcs.n	8578 <xStreamBufferSend+0x62>
				{
					/* Clear notification state as going to wait for space. */
					( void ) xTaskNotifyStateClear( NULL );
    8566:	2000      	movs	r0, #0
    8568:	f7ff fe8a 	bl	8280 <xTaskNotifyStateClear>

					/* Should only be one writer. */
					configASSERT( pxStreamBuffer->xTaskWaitingToSend == NULL );
					pxStreamBuffer->xTaskWaitingToSend = xTaskGetCurrentTaskHandle();
    856c:	f7ff faa4 	bl	7ab8 <xTaskGetCurrentTaskHandle>
    8570:	4602      	mov	r2, r0
    8572:	69fb      	ldr	r3, [r7, #28]
    8574:	615a      	str	r2, [r3, #20]
    8576:	e002      	b.n	857e <xStreamBufferSend+0x68>
				}
				else
				{
					taskEXIT_CRITICAL();
    8578:	f000 fbe2 	bl	8d40 <vPortExitCritical>
					break;
    857c:	e015      	b.n	85aa <xStreamBufferSend+0x94>
				}
			}
			taskEXIT_CRITICAL();
    857e:	f000 fbdf 	bl	8d40 <vPortExitCritical>

			traceBLOCKING_ON_STREAM_BUFFER_SEND( xStreamBuffer );
			( void ) xTaskNotifyWait( ( uint32_t ) 0, UINT32_MAX, NULL, xTicksToWait );
    8582:	683b      	ldr	r3, [r7, #0]
    8584:	2200      	movs	r2, #0
    8586:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    858a:	2000      	movs	r0, #0
    858c:	f7ff fc7e 	bl	7e8c <xTaskNotifyWait>
			pxStreamBuffer->xTaskWaitingToSend = NULL;
    8590:	69fb      	ldr	r3, [r7, #28]
    8592:	2200      	movs	r2, #0
    8594:	615a      	str	r2, [r3, #20]

		} while( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE );
    8596:	463a      	mov	r2, r7
    8598:	f107 0310 	add.w	r3, r7, #16
    859c:	4611      	mov	r1, r2
    859e:	4618      	mov	r0, r3
    85a0:	f7ff f980 	bl	78a4 <xTaskCheckForTimeOut>
    85a4:	4603      	mov	r3, r0
    85a6:	2b00      	cmp	r3, #0
    85a8:	d0d3      	beq.n	8552 <xStreamBufferSend+0x3c>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	if( xSpace == ( size_t ) 0 )
    85aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    85ac:	2b00      	cmp	r3, #0
    85ae:	d103      	bne.n	85b8 <xStreamBufferSend+0xa2>
	{
		xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
    85b0:	69f8      	ldr	r0, [r7, #28]
    85b2:	f7ff ff7d 	bl	84b0 <xStreamBufferSpacesAvailable>
    85b6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xReturn = prvWriteMessageToBuffer( pxStreamBuffer, pvTxData, xDataLengthBytes, xSpace, xRequiredSpace );
    85b8:	6a3b      	ldr	r3, [r7, #32]
    85ba:	9300      	str	r3, [sp, #0]
    85bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    85be:	687a      	ldr	r2, [r7, #4]
    85c0:	68b9      	ldr	r1, [r7, #8]
    85c2:	69f8      	ldr	r0, [r7, #28]
    85c4:	f000 f877 	bl	86b6 <prvWriteMessageToBuffer>
    85c8:	61b8      	str	r0, [r7, #24]

	if( xReturn > ( size_t ) 0 )
    85ca:	69bb      	ldr	r3, [r7, #24]
    85cc:	2b00      	cmp	r3, #0
    85ce:	d019      	beq.n	8604 <xStreamBufferSend+0xee>
	{
		traceSTREAM_BUFFER_SEND( xStreamBuffer, xReturn );

		/* Was a task waiting for the data? */
		if( prvBytesInBuffer( pxStreamBuffer ) >= pxStreamBuffer->xTriggerLevelBytes )
    85d0:	69f8      	ldr	r0, [r7, #28]
    85d2:	f000 fac7 	bl	8b64 <prvBytesInBuffer>
    85d6:	4602      	mov	r2, r0
    85d8:	69fb      	ldr	r3, [r7, #28]
    85da:	68db      	ldr	r3, [r3, #12]
    85dc:	429a      	cmp	r2, r3
    85de:	d311      	bcc.n	8604 <xStreamBufferSend+0xee>
		{
			sbSEND_COMPLETED( pxStreamBuffer );
    85e0:	f7fe fe92 	bl	7308 <vTaskSuspendAll>
    85e4:	69fb      	ldr	r3, [r7, #28]
    85e6:	691b      	ldr	r3, [r3, #16]
    85e8:	2b00      	cmp	r3, #0
    85ea:	d009      	beq.n	8600 <xStreamBufferSend+0xea>
    85ec:	69fb      	ldr	r3, [r7, #28]
    85ee:	6918      	ldr	r0, [r3, #16]
    85f0:	2300      	movs	r3, #0
    85f2:	2200      	movs	r2, #0
    85f4:	2100      	movs	r1, #0
    85f6:	f7ff fca3 	bl	7f40 <xTaskGenericNotify>
    85fa:	69fb      	ldr	r3, [r7, #28]
    85fc:	2200      	movs	r2, #0
    85fe:	611a      	str	r2, [r3, #16]
    8600:	f7fe fe90 	bl	7324 <xTaskResumeAll>
	{
		mtCOVERAGE_TEST_MARKER();
		traceSTREAM_BUFFER_SEND_FAILED( xStreamBuffer );
	}

	return xReturn;
    8604:	69bb      	ldr	r3, [r7, #24]
}
    8606:	4618      	mov	r0, r3
    8608:	3728      	adds	r7, #40	; 0x28
    860a:	46bd      	mov	sp, r7
    860c:	bd80      	pop	{r7, pc}

0000860e <xStreamBufferSendFromISR>:

size_t xStreamBufferSendFromISR( StreamBufferHandle_t xStreamBuffer,
								 const void *pvTxData,
								 size_t xDataLengthBytes,
								 BaseType_t * const pxHigherPriorityTaskWoken )
{
    860e:	b580      	push	{r7, lr}
    8610:	b08e      	sub	sp, #56	; 0x38
    8612:	af02      	add	r7, sp, #8
    8614:	60f8      	str	r0, [r7, #12]
    8616:	60b9      	str	r1, [r7, #8]
    8618:	607a      	str	r2, [r7, #4]
    861a:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    861c:	68fb      	ldr	r3, [r7, #12]
    861e:	62bb      	str	r3, [r7, #40]	; 0x28
size_t xReturn, xSpace;
size_t xRequiredSpace = xDataLengthBytes;
    8620:	687b      	ldr	r3, [r7, #4]
    8622:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* This send function is used to write to both message buffers and stream
	buffers.  If this is a message buffer then the space needed must be
	increased by the amount of bytes needed to store the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
    8624:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8626:	7f1b      	ldrb	r3, [r3, #28]
    8628:	f003 0301 	and.w	r3, r3, #1
    862c:	2b00      	cmp	r3, #0
    862e:	d002      	beq.n	8636 <xStreamBufferSendFromISR+0x28>
	{
		xRequiredSpace += sbBYTES_TO_STORE_MESSAGE_LENGTH;
    8630:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    8632:	3304      	adds	r3, #4
    8634:	62fb      	str	r3, [r7, #44]	; 0x2c
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
    8636:	6ab8      	ldr	r0, [r7, #40]	; 0x28
    8638:	f7ff ff3a 	bl	84b0 <xStreamBufferSpacesAvailable>
    863c:	6278      	str	r0, [r7, #36]	; 0x24
	xReturn = prvWriteMessageToBuffer( pxStreamBuffer, pvTxData, xDataLengthBytes, xSpace, xRequiredSpace );
    863e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    8640:	9300      	str	r3, [sp, #0]
    8642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8644:	687a      	ldr	r2, [r7, #4]
    8646:	68b9      	ldr	r1, [r7, #8]
    8648:	6ab8      	ldr	r0, [r7, #40]	; 0x28
    864a:	f000 f834 	bl	86b6 <prvWriteMessageToBuffer>
    864e:	6238      	str	r0, [r7, #32]

	if( xReturn > ( size_t ) 0 )
    8650:	6a3b      	ldr	r3, [r7, #32]
    8652:	2b00      	cmp	r3, #0
    8654:	d02a      	beq.n	86ac <xStreamBufferSendFromISR+0x9e>
	{
		/* Was a task waiting for the data? */
		if( prvBytesInBuffer( pxStreamBuffer ) >= pxStreamBuffer->xTriggerLevelBytes )
    8656:	6ab8      	ldr	r0, [r7, #40]	; 0x28
    8658:	f000 fa84 	bl	8b64 <prvBytesInBuffer>
    865c:	4602      	mov	r2, r0
    865e:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8660:	68db      	ldr	r3, [r3, #12]
    8662:	429a      	cmp	r2, r3
    8664:	d322      	bcc.n	86ac <xStreamBufferSendFromISR+0x9e>
	__asm volatile
    8666:	f3ef 8211 	mrs	r2, BASEPRI
    866a:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    866e:	f383 8811 	msr	BASEPRI, r3
    8672:	f3bf 8f6f 	isb	sy
    8676:	f3bf 8f4f 	dsb	sy
    867a:	61ba      	str	r2, [r7, #24]
    867c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
    867e:	69bb      	ldr	r3, [r7, #24]
		{
			sbSEND_COMPLETE_FROM_ISR( pxStreamBuffer, pxHigherPriorityTaskWoken );
    8680:	61fb      	str	r3, [r7, #28]
    8682:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8684:	691b      	ldr	r3, [r3, #16]
    8686:	2b00      	cmp	r3, #0
    8688:	d00b      	beq.n	86a2 <xStreamBufferSendFromISR+0x94>
    868a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    868c:	6918      	ldr	r0, [r3, #16]
    868e:	683b      	ldr	r3, [r7, #0]
    8690:	9300      	str	r3, [sp, #0]
    8692:	2300      	movs	r3, #0
    8694:	2200      	movs	r2, #0
    8696:	2100      	movs	r1, #0
    8698:	f7ff fcd8 	bl	804c <xTaskGenericNotifyFromISR>
    869c:	6abb      	ldr	r3, [r7, #40]	; 0x28
    869e:	2200      	movs	r2, #0
    86a0:	611a      	str	r2, [r3, #16]
    86a2:	69fb      	ldr	r3, [r7, #28]
    86a4:	613b      	str	r3, [r7, #16]
	__asm volatile
    86a6:	693b      	ldr	r3, [r7, #16]
    86a8:	f383 8811 	msr	BASEPRI, r3
		mtCOVERAGE_TEST_MARKER();
	}

	traceSTREAM_BUFFER_SEND_FROM_ISR( xStreamBuffer, xReturn );

	return xReturn;
    86ac:	6a3b      	ldr	r3, [r7, #32]
}
    86ae:	4618      	mov	r0, r3
    86b0:	3730      	adds	r7, #48	; 0x30
    86b2:	46bd      	mov	sp, r7
    86b4:	bd80      	pop	{r7, pc}

000086b6 <prvWriteMessageToBuffer>:
static size_t prvWriteMessageToBuffer( StreamBuffer_t * const pxStreamBuffer,
									   const void * pvTxData,
									   size_t xDataLengthBytes,
									   size_t xSpace,
									   size_t xRequiredSpace )
{
    86b6:	b580      	push	{r7, lr}
    86b8:	b086      	sub	sp, #24
    86ba:	af00      	add	r7, sp, #0
    86bc:	60f8      	str	r0, [r7, #12]
    86be:	60b9      	str	r1, [r7, #8]
    86c0:	607a      	str	r2, [r7, #4]
    86c2:	603b      	str	r3, [r7, #0]
	BaseType_t xShouldWrite;
	size_t xReturn;

	if( xSpace == ( size_t ) 0 )
    86c4:	683b      	ldr	r3, [r7, #0]
    86c6:	2b00      	cmp	r3, #0
    86c8:	d102      	bne.n	86d0 <prvWriteMessageToBuffer+0x1a>
	{
		/* Doesn't matter if this is a stream buffer or a message buffer, there
		is no space to write. */
		xShouldWrite = pdFALSE;
    86ca:	2300      	movs	r3, #0
    86cc:	617b      	str	r3, [r7, #20]
    86ce:	e01d      	b.n	870c <prvWriteMessageToBuffer+0x56>
	}
	else if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) == ( uint8_t ) 0 )
    86d0:	68fb      	ldr	r3, [r7, #12]
    86d2:	7f1b      	ldrb	r3, [r3, #28]
    86d4:	f003 0301 	and.w	r3, r3, #1
    86d8:	2b00      	cmp	r3, #0
    86da:	d108      	bne.n	86ee <prvWriteMessageToBuffer+0x38>
	{
		/* This is a stream buffer, as opposed to a message buffer, so writing a
		stream of bytes rather than discrete messages.  Write as many bytes as
		possible. */
		xShouldWrite = pdTRUE;
    86dc:	2301      	movs	r3, #1
    86de:	617b      	str	r3, [r7, #20]
		xDataLengthBytes = configMIN( xDataLengthBytes, xSpace ); /*lint !e9044 Function parameter modified to ensure it is capped to available space. */
    86e0:	687a      	ldr	r2, [r7, #4]
    86e2:	683b      	ldr	r3, [r7, #0]
    86e4:	4293      	cmp	r3, r2
    86e6:	bf28      	it	cs
    86e8:	4613      	movcs	r3, r2
    86ea:	607b      	str	r3, [r7, #4]
    86ec:	e00e      	b.n	870c <prvWriteMessageToBuffer+0x56>
	}
	else if( xSpace >= xRequiredSpace )
    86ee:	683a      	ldr	r2, [r7, #0]
    86f0:	6a3b      	ldr	r3, [r7, #32]
    86f2:	429a      	cmp	r2, r3
    86f4:	d308      	bcc.n	8708 <prvWriteMessageToBuffer+0x52>
	{
		/* This is a message buffer, as opposed to a stream buffer, and there
		is enough space to write both the message length and the message itself
		into the buffer.  Start by writing the length of the data, the data
		itself will be written later in this function. */
		xShouldWrite = pdTRUE;
    86f6:	2301      	movs	r3, #1
    86f8:	617b      	str	r3, [r7, #20]
		( void ) prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) &( xDataLengthBytes ), sbBYTES_TO_STORE_MESSAGE_LENGTH );
    86fa:	1d3b      	adds	r3, r7, #4
    86fc:	2204      	movs	r2, #4
    86fe:	4619      	mov	r1, r3
    8700:	68f8      	ldr	r0, [r7, #12]
    8702:	f000 f9a5 	bl	8a50 <prvWriteBytesToBuffer>
    8706:	e001      	b.n	870c <prvWriteMessageToBuffer+0x56>
	}
	else
	{
		/* There is space available, but not enough space. */
		xShouldWrite = pdFALSE;
    8708:	2300      	movs	r3, #0
    870a:	617b      	str	r3, [r7, #20]
	}

	if( xShouldWrite != pdFALSE )
    870c:	697b      	ldr	r3, [r7, #20]
    870e:	2b00      	cmp	r3, #0
    8710:	d007      	beq.n	8722 <prvWriteMessageToBuffer+0x6c>
	{
		/* Writes the data itself. */
		xReturn = prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) pvTxData, xDataLengthBytes ); /*lint !e9079 Storage buffer is implemented as uint8_t for ease of sizing, alighment and access. */
    8712:	687b      	ldr	r3, [r7, #4]
    8714:	461a      	mov	r2, r3
    8716:	68b9      	ldr	r1, [r7, #8]
    8718:	68f8      	ldr	r0, [r7, #12]
    871a:	f000 f999 	bl	8a50 <prvWriteBytesToBuffer>
    871e:	6138      	str	r0, [r7, #16]
    8720:	e001      	b.n	8726 <prvWriteMessageToBuffer+0x70>
	}
	else
	{
		xReturn = 0;
    8722:	2300      	movs	r3, #0
    8724:	613b      	str	r3, [r7, #16]
	}

	return xReturn;
    8726:	693b      	ldr	r3, [r7, #16]
}
    8728:	4618      	mov	r0, r3
    872a:	3718      	adds	r7, #24
    872c:	46bd      	mov	sp, r7
    872e:	bd80      	pop	{r7, pc}

00008730 <xStreamBufferReceive>:

size_t xStreamBufferReceive( StreamBufferHandle_t xStreamBuffer,
							 void *pvRxData,
							 size_t xBufferLengthBytes,
							 TickType_t xTicksToWait )
{
    8730:	b580      	push	{r7, lr}
    8732:	b08a      	sub	sp, #40	; 0x28
    8734:	af02      	add	r7, sp, #8
    8736:	60f8      	str	r0, [r7, #12]
    8738:	60b9      	str	r1, [r7, #8]
    873a:	607a      	str	r2, [r7, #4]
    873c:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    873e:	68fb      	ldr	r3, [r7, #12]
    8740:	613b      	str	r3, [r7, #16]
size_t xReceivedLength = 0, xBytesAvailable, xBytesToStoreMessageLength;
    8742:	2300      	movs	r3, #0
    8744:	61fb      	str	r3, [r7, #28]
	/* This receive function is used by both message buffers, which store
	discrete messages, and stream buffers, which store a continuous stream of
	bytes.  Discrete messages include an additional
	sbBYTES_TO_STORE_MESSAGE_LENGTH bytes that hold the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
    8746:	693b      	ldr	r3, [r7, #16]
    8748:	7f1b      	ldrb	r3, [r3, #28]
    874a:	f003 0301 	and.w	r3, r3, #1
    874e:	2b00      	cmp	r3, #0
    8750:	d002      	beq.n	8758 <xStreamBufferReceive+0x28>
	{
		xBytesToStoreMessageLength = sbBYTES_TO_STORE_MESSAGE_LENGTH;
    8752:	2304      	movs	r3, #4
    8754:	617b      	str	r3, [r7, #20]
    8756:	e001      	b.n	875c <xStreamBufferReceive+0x2c>
	}
	else
	{
		xBytesToStoreMessageLength = 0;
    8758:	2300      	movs	r3, #0
    875a:	617b      	str	r3, [r7, #20]
	}

	if( xTicksToWait != ( TickType_t ) 0 )
    875c:	683b      	ldr	r3, [r7, #0]
    875e:	2b00      	cmp	r3, #0
    8760:	d026      	beq.n	87b0 <xStreamBufferReceive+0x80>
	{
		/* Checking if there is data and clearing the notification state must be
		performed atomically. */
		taskENTER_CRITICAL();
    8762:	f000 fad5 	bl	8d10 <vPortEnterCritical>
		{
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
    8766:	6938      	ldr	r0, [r7, #16]
    8768:	f000 f9fc 	bl	8b64 <prvBytesInBuffer>
    876c:	61b8      	str	r0, [r7, #24]
			/* If this function was invoked by a message buffer read then
			xBytesToStoreMessageLength holds the number of bytes used to hold
			the length of the next discrete message.  If this function was
			invoked by a stream buffer read then xBytesToStoreMessageLength will
			be 0. */
			if( xBytesAvailable <= xBytesToStoreMessageLength )
    876e:	69ba      	ldr	r2, [r7, #24]
    8770:	697b      	ldr	r3, [r7, #20]
    8772:	429a      	cmp	r2, r3
    8774:	d807      	bhi.n	8786 <xStreamBufferReceive+0x56>
			{
				/* Clear notification state as going to wait for data. */
				( void ) xTaskNotifyStateClear( NULL );
    8776:	2000      	movs	r0, #0
    8778:	f7ff fd82 	bl	8280 <xTaskNotifyStateClear>

				/* Should only be one reader. */
				configASSERT( pxStreamBuffer->xTaskWaitingToReceive == NULL );
				pxStreamBuffer->xTaskWaitingToReceive = xTaskGetCurrentTaskHandle();
    877c:	f7ff f99c 	bl	7ab8 <xTaskGetCurrentTaskHandle>
    8780:	4602      	mov	r2, r0
    8782:	693b      	ldr	r3, [r7, #16]
    8784:	611a      	str	r2, [r3, #16]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    8786:	f000 fadb 	bl	8d40 <vPortExitCritical>

		if( xBytesAvailable <= xBytesToStoreMessageLength )
    878a:	69ba      	ldr	r2, [r7, #24]
    878c:	697b      	ldr	r3, [r7, #20]
    878e:	429a      	cmp	r2, r3
    8790:	d812      	bhi.n	87b8 <xStreamBufferReceive+0x88>
		{
			/* Wait for data to be available. */
			traceBLOCKING_ON_STREAM_BUFFER_RECEIVE( xStreamBuffer );
			( void ) xTaskNotifyWait( ( uint32_t ) 0, UINT32_MAX, NULL, xTicksToWait );
    8792:	683b      	ldr	r3, [r7, #0]
    8794:	2200      	movs	r2, #0
    8796:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    879a:	2000      	movs	r0, #0
    879c:	f7ff fb76 	bl	7e8c <xTaskNotifyWait>
			pxStreamBuffer->xTaskWaitingToReceive = NULL;
    87a0:	693b      	ldr	r3, [r7, #16]
    87a2:	2200      	movs	r2, #0
    87a4:	611a      	str	r2, [r3, #16]

			/* Recheck the data available after blocking. */
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
    87a6:	6938      	ldr	r0, [r7, #16]
    87a8:	f000 f9dc 	bl	8b64 <prvBytesInBuffer>
    87ac:	61b8      	str	r0, [r7, #24]
    87ae:	e003      	b.n	87b8 <xStreamBufferReceive+0x88>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
    87b0:	6938      	ldr	r0, [r7, #16]
    87b2:	f000 f9d7 	bl	8b64 <prvBytesInBuffer>
    87b6:	61b8      	str	r0, [r7, #24]
	/* Whether receiving a discrete message (where xBytesToStoreMessageLength
	holds the number of bytes used to store the message length) or a stream of
	bytes (where xBytesToStoreMessageLength is zero), the number of bytes
	available must be greater than xBytesToStoreMessageLength to be able to
	read bytes from the buffer. */
	if( xBytesAvailable > xBytesToStoreMessageLength )
    87b8:	69ba      	ldr	r2, [r7, #24]
    87ba:	697b      	ldr	r3, [r7, #20]
    87bc:	429a      	cmp	r2, r3
    87be:	d91d      	bls.n	87fc <xStreamBufferReceive+0xcc>
	{
		xReceivedLength = prvReadMessageFromBuffer( pxStreamBuffer, pvRxData, xBufferLengthBytes, xBytesAvailable, xBytesToStoreMessageLength );
    87c0:	697b      	ldr	r3, [r7, #20]
    87c2:	9300      	str	r3, [sp, #0]
    87c4:	69bb      	ldr	r3, [r7, #24]
    87c6:	687a      	ldr	r2, [r7, #4]
    87c8:	68b9      	ldr	r1, [r7, #8]
    87ca:	6938      	ldr	r0, [r7, #16]
    87cc:	f000 f86d 	bl	88aa <prvReadMessageFromBuffer>
    87d0:	61f8      	str	r0, [r7, #28]

		/* Was a task waiting for space in the buffer? */
		if( xReceivedLength != ( size_t ) 0 )
    87d2:	69fb      	ldr	r3, [r7, #28]
    87d4:	2b00      	cmp	r3, #0
    87d6:	d011      	beq.n	87fc <xStreamBufferReceive+0xcc>
		{
			traceSTREAM_BUFFER_RECEIVE( xStreamBuffer, xReceivedLength );
			sbRECEIVE_COMPLETED( pxStreamBuffer );
    87d8:	f7fe fd96 	bl	7308 <vTaskSuspendAll>
    87dc:	693b      	ldr	r3, [r7, #16]
    87de:	695b      	ldr	r3, [r3, #20]
    87e0:	2b00      	cmp	r3, #0
    87e2:	d009      	beq.n	87f8 <xStreamBufferReceive+0xc8>
    87e4:	693b      	ldr	r3, [r7, #16]
    87e6:	6958      	ldr	r0, [r3, #20]
    87e8:	2300      	movs	r3, #0
    87ea:	2200      	movs	r2, #0
    87ec:	2100      	movs	r1, #0
    87ee:	f7ff fba7 	bl	7f40 <xTaskGenericNotify>
    87f2:	693b      	ldr	r3, [r7, #16]
    87f4:	2200      	movs	r2, #0
    87f6:	615a      	str	r2, [r3, #20]
    87f8:	f7fe fd94 	bl	7324 <xTaskResumeAll>
	{
		traceSTREAM_BUFFER_RECEIVE_FAILED( xStreamBuffer );
		mtCOVERAGE_TEST_MARKER();
	}

	return xReceivedLength;
    87fc:	69fb      	ldr	r3, [r7, #28]
}
    87fe:	4618      	mov	r0, r3
    8800:	3720      	adds	r7, #32
    8802:	46bd      	mov	sp, r7
    8804:	bd80      	pop	{r7, pc}

00008806 <xStreamBufferReceiveFromISR>:

size_t xStreamBufferReceiveFromISR( StreamBufferHandle_t xStreamBuffer,
									void *pvRxData,
									size_t xBufferLengthBytes,
									BaseType_t * const pxHigherPriorityTaskWoken )
{
    8806:	b580      	push	{r7, lr}
    8808:	b08e      	sub	sp, #56	; 0x38
    880a:	af02      	add	r7, sp, #8
    880c:	60f8      	str	r0, [r7, #12]
    880e:	60b9      	str	r1, [r7, #8]
    8810:	607a      	str	r2, [r7, #4]
    8812:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    8814:	68fb      	ldr	r3, [r7, #12]
    8816:	627b      	str	r3, [r7, #36]	; 0x24
size_t xReceivedLength = 0, xBytesAvailable, xBytesToStoreMessageLength;
    8818:	2300      	movs	r3, #0
    881a:	62fb      	str	r3, [r7, #44]	; 0x2c
	/* This receive function is used by both message buffers, which store
	discrete messages, and stream buffers, which store a continuous stream of
	bytes.  Discrete messages include an additional
	sbBYTES_TO_STORE_MESSAGE_LENGTH bytes that hold the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
    881c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    881e:	7f1b      	ldrb	r3, [r3, #28]
    8820:	f003 0301 	and.w	r3, r3, #1
    8824:	2b00      	cmp	r3, #0
    8826:	d002      	beq.n	882e <xStreamBufferReceiveFromISR+0x28>
	{
		xBytesToStoreMessageLength = sbBYTES_TO_STORE_MESSAGE_LENGTH;
    8828:	2304      	movs	r3, #4
    882a:	62bb      	str	r3, [r7, #40]	; 0x28
    882c:	e001      	b.n	8832 <xStreamBufferReceiveFromISR+0x2c>
	}
	else
	{
		xBytesToStoreMessageLength = 0;
    882e:	2300      	movs	r3, #0
    8830:	62bb      	str	r3, [r7, #40]	; 0x28
	}

	xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
    8832:	6a78      	ldr	r0, [r7, #36]	; 0x24
    8834:	f000 f996 	bl	8b64 <prvBytesInBuffer>
    8838:	6238      	str	r0, [r7, #32]
	/* Whether receiving a discrete message (where xBytesToStoreMessageLength
	holds the number of bytes used to store the message length) or a stream of
	bytes (where xBytesToStoreMessageLength is zero), the number of bytes
	available must be greater than xBytesToStoreMessageLength to be able to
	read bytes from the buffer. */
	if( xBytesAvailable > xBytesToStoreMessageLength )
    883a:	6a3a      	ldr	r2, [r7, #32]
    883c:	6abb      	ldr	r3, [r7, #40]	; 0x28
    883e:	429a      	cmp	r2, r3
    8840:	d92e      	bls.n	88a0 <xStreamBufferReceiveFromISR+0x9a>
	{
		xReceivedLength = prvReadMessageFromBuffer( pxStreamBuffer, pvRxData, xBufferLengthBytes, xBytesAvailable, xBytesToStoreMessageLength );
    8842:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8844:	9300      	str	r3, [sp, #0]
    8846:	6a3b      	ldr	r3, [r7, #32]
    8848:	687a      	ldr	r2, [r7, #4]
    884a:	68b9      	ldr	r1, [r7, #8]
    884c:	6a78      	ldr	r0, [r7, #36]	; 0x24
    884e:	f000 f82c 	bl	88aa <prvReadMessageFromBuffer>
    8852:	62f8      	str	r0, [r7, #44]	; 0x2c

		/* Was a task waiting for space in the buffer? */
		if( xReceivedLength != ( size_t ) 0 )
    8854:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    8856:	2b00      	cmp	r3, #0
    8858:	d022      	beq.n	88a0 <xStreamBufferReceiveFromISR+0x9a>
	__asm volatile
    885a:	f3ef 8211 	mrs	r2, BASEPRI
    885e:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    8862:	f383 8811 	msr	BASEPRI, r3
    8866:	f3bf 8f6f 	isb	sy
    886a:	f3bf 8f4f 	dsb	sy
    886e:	61ba      	str	r2, [r7, #24]
    8870:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
    8872:	69bb      	ldr	r3, [r7, #24]
		{
			sbRECEIVE_COMPLETED_FROM_ISR( pxStreamBuffer, pxHigherPriorityTaskWoken );
    8874:	61fb      	str	r3, [r7, #28]
    8876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8878:	695b      	ldr	r3, [r3, #20]
    887a:	2b00      	cmp	r3, #0
    887c:	d00b      	beq.n	8896 <xStreamBufferReceiveFromISR+0x90>
    887e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8880:	6958      	ldr	r0, [r3, #20]
    8882:	683b      	ldr	r3, [r7, #0]
    8884:	9300      	str	r3, [sp, #0]
    8886:	2300      	movs	r3, #0
    8888:	2200      	movs	r2, #0
    888a:	2100      	movs	r1, #0
    888c:	f7ff fbde 	bl	804c <xTaskGenericNotifyFromISR>
    8890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8892:	2200      	movs	r2, #0
    8894:	615a      	str	r2, [r3, #20]
    8896:	69fb      	ldr	r3, [r7, #28]
    8898:	613b      	str	r3, [r7, #16]
	__asm volatile
    889a:	693b      	ldr	r3, [r7, #16]
    889c:	f383 8811 	msr	BASEPRI, r3
		mtCOVERAGE_TEST_MARKER();
	}

	traceSTREAM_BUFFER_RECEIVE_FROM_ISR( xStreamBuffer, xReceivedLength );

	return xReceivedLength;
    88a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
    88a2:	4618      	mov	r0, r3
    88a4:	3730      	adds	r7, #48	; 0x30
    88a6:	46bd      	mov	sp, r7
    88a8:	bd80      	pop	{r7, pc}

000088aa <prvReadMessageFromBuffer>:
static size_t prvReadMessageFromBuffer( StreamBuffer_t *pxStreamBuffer,
										void *pvRxData,
										size_t xBufferLengthBytes,
										size_t xBytesAvailable,
										size_t xBytesToStoreMessageLength )
{
    88aa:	b580      	push	{r7, lr}
    88ac:	b088      	sub	sp, #32
    88ae:	af00      	add	r7, sp, #0
    88b0:	60f8      	str	r0, [r7, #12]
    88b2:	60b9      	str	r1, [r7, #8]
    88b4:	607a      	str	r2, [r7, #4]
    88b6:	603b      	str	r3, [r7, #0]
size_t xOriginalTail, xReceivedLength, xNextMessageLength;

	if( xBytesToStoreMessageLength != ( size_t ) 0 )
    88b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
    88ba:	2b00      	cmp	r3, #0
    88bc:	d017      	beq.n	88ee <prvReadMessageFromBuffer+0x44>
	{
		/* A discrete message is being received.  First receive the length
		of the message.  A copy of the tail is stored so the buffer can be
		returned to its prior state if the length of the message is too
		large for the provided buffer. */
		xOriginalTail = pxStreamBuffer->xTail;
    88be:	68fb      	ldr	r3, [r7, #12]
    88c0:	681b      	ldr	r3, [r3, #0]
    88c2:	61fb      	str	r3, [r7, #28]
		( void ) prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) &xNextMessageLength, xBytesToStoreMessageLength, xBytesAvailable );
    88c4:	f107 0114 	add.w	r1, r7, #20
    88c8:	683b      	ldr	r3, [r7, #0]
    88ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
    88cc:	68f8      	ldr	r0, [r7, #12]
    88ce:	f000 f8ff 	bl	8ad0 <prvReadBytesFromBuffer>

		/* Reduce the number of bytes available by the number of bytes just
		read out. */
		xBytesAvailable -= xBytesToStoreMessageLength;
    88d2:	683a      	ldr	r2, [r7, #0]
    88d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
    88d6:	1ad3      	subs	r3, r2, r3
    88d8:	603b      	str	r3, [r7, #0]

		/* Check there is enough space in the buffer provided by the
		user. */
		if( xNextMessageLength > xBufferLengthBytes )
    88da:	697b      	ldr	r3, [r7, #20]
    88dc:	687a      	ldr	r2, [r7, #4]
    88de:	429a      	cmp	r2, r3
    88e0:	d207      	bcs.n	88f2 <prvReadMessageFromBuffer+0x48>
		{
			/* The user has provided insufficient space to read the message
			so return the buffer to its previous state (so the length of
			the message is in the buffer again). */
			pxStreamBuffer->xTail = xOriginalTail;
    88e2:	68fb      	ldr	r3, [r7, #12]
    88e4:	69fa      	ldr	r2, [r7, #28]
    88e6:	601a      	str	r2, [r3, #0]
			xNextMessageLength = 0;
    88e8:	2300      	movs	r3, #0
    88ea:	617b      	str	r3, [r7, #20]
    88ec:	e001      	b.n	88f2 <prvReadMessageFromBuffer+0x48>
	}
	else
	{
		/* A stream of bytes is being received (as opposed to a discrete
		message), so read as many bytes as possible. */
		xNextMessageLength = xBufferLengthBytes;
    88ee:	687b      	ldr	r3, [r7, #4]
    88f0:	617b      	str	r3, [r7, #20]
	}

	/* Read the actual data. */
	xReceivedLength = prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) pvRxData, xNextMessageLength, xBytesAvailable ); /*lint !e9079 Data storage area is implemented as uint8_t array for ease of sizing, indexing and alignment. */
    88f2:	697a      	ldr	r2, [r7, #20]
    88f4:	683b      	ldr	r3, [r7, #0]
    88f6:	68b9      	ldr	r1, [r7, #8]
    88f8:	68f8      	ldr	r0, [r7, #12]
    88fa:	f000 f8e9 	bl	8ad0 <prvReadBytesFromBuffer>
    88fe:	61b8      	str	r0, [r7, #24]

	return xReceivedLength;
    8900:	69bb      	ldr	r3, [r7, #24]
}
    8902:	4618      	mov	r0, r3
    8904:	3720      	adds	r7, #32
    8906:	46bd      	mov	sp, r7
    8908:	bd80      	pop	{r7, pc}

0000890a <xStreamBufferIsEmpty>:
/*-----------------------------------------------------------*/

BaseType_t xStreamBufferIsEmpty( StreamBufferHandle_t xStreamBuffer )
{
    890a:	b480      	push	{r7}
    890c:	b087      	sub	sp, #28
    890e:	af00      	add	r7, sp, #0
    8910:	6078      	str	r0, [r7, #4]
const StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    8912:	687b      	ldr	r3, [r7, #4]
    8914:	613b      	str	r3, [r7, #16]
size_t xTail;

	configASSERT( pxStreamBuffer );

	/* True if no bytes are available. */
	xTail = pxStreamBuffer->xTail;
    8916:	693b      	ldr	r3, [r7, #16]
    8918:	681b      	ldr	r3, [r3, #0]
    891a:	60fb      	str	r3, [r7, #12]
	if( pxStreamBuffer->xHead == xTail )
    891c:	693b      	ldr	r3, [r7, #16]
    891e:	685b      	ldr	r3, [r3, #4]
    8920:	68fa      	ldr	r2, [r7, #12]
    8922:	429a      	cmp	r2, r3
    8924:	d102      	bne.n	892c <xStreamBufferIsEmpty+0x22>
	{
		xReturn = pdTRUE;
    8926:	2301      	movs	r3, #1
    8928:	617b      	str	r3, [r7, #20]
    892a:	e001      	b.n	8930 <xStreamBufferIsEmpty+0x26>
	}
	else
	{
		xReturn = pdFALSE;
    892c:	2300      	movs	r3, #0
    892e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
    8930:	697b      	ldr	r3, [r7, #20]
}
    8932:	4618      	mov	r0, r3
    8934:	371c      	adds	r7, #28
    8936:	46bd      	mov	sp, r7
    8938:	bc80      	pop	{r7}
    893a:	4770      	bx	lr

0000893c <xStreamBufferIsFull>:
/*-----------------------------------------------------------*/

BaseType_t xStreamBufferIsFull( StreamBufferHandle_t xStreamBuffer )
{
    893c:	b580      	push	{r7, lr}
    893e:	b086      	sub	sp, #24
    8940:	af00      	add	r7, sp, #0
    8942:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
size_t xBytesToStoreMessageLength;
const StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    8944:	687b      	ldr	r3, [r7, #4]
    8946:	60fb      	str	r3, [r7, #12]

	/* This generic version of the receive function is used by both message
	buffers, which store discrete messages, and stream buffers, which store a
	continuous stream of bytes.  Discrete messages include an additional
	sbBYTES_TO_STORE_MESSAGE_LENGTH bytes that hold the length of the message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
    8948:	68fb      	ldr	r3, [r7, #12]
    894a:	7f1b      	ldrb	r3, [r3, #28]
    894c:	f003 0301 	and.w	r3, r3, #1
    8950:	2b00      	cmp	r3, #0
    8952:	d002      	beq.n	895a <xStreamBufferIsFull+0x1e>
	{
		xBytesToStoreMessageLength = sbBYTES_TO_STORE_MESSAGE_LENGTH;
    8954:	2304      	movs	r3, #4
    8956:	613b      	str	r3, [r7, #16]
    8958:	e001      	b.n	895e <xStreamBufferIsFull+0x22>
	}
	else
	{
		xBytesToStoreMessageLength = 0;
    895a:	2300      	movs	r3, #0
    895c:	613b      	str	r3, [r7, #16]
	}

	/* True if the available space equals zero. */
	if( xStreamBufferSpacesAvailable( xStreamBuffer ) <= xBytesToStoreMessageLength )
    895e:	6878      	ldr	r0, [r7, #4]
    8960:	f7ff fda6 	bl	84b0 <xStreamBufferSpacesAvailable>
    8964:	4602      	mov	r2, r0
    8966:	693b      	ldr	r3, [r7, #16]
    8968:	4293      	cmp	r3, r2
    896a:	d302      	bcc.n	8972 <xStreamBufferIsFull+0x36>
	{
		xReturn = pdTRUE;
    896c:	2301      	movs	r3, #1
    896e:	617b      	str	r3, [r7, #20]
    8970:	e001      	b.n	8976 <xStreamBufferIsFull+0x3a>
	}
	else
	{
		xReturn = pdFALSE;
    8972:	2300      	movs	r3, #0
    8974:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
    8976:	697b      	ldr	r3, [r7, #20]
}
    8978:	4618      	mov	r0, r3
    897a:	3718      	adds	r7, #24
    897c:	46bd      	mov	sp, r7
    897e:	bd80      	pop	{r7, pc}

00008980 <xStreamBufferSendCompletedFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xStreamBufferSendCompletedFromISR( StreamBufferHandle_t xStreamBuffer, BaseType_t *pxHigherPriorityTaskWoken )
{
    8980:	b580      	push	{r7, lr}
    8982:	b08a      	sub	sp, #40	; 0x28
    8984:	af02      	add	r7, sp, #8
    8986:	6078      	str	r0, [r7, #4]
    8988:	6039      	str	r1, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    898a:	687b      	ldr	r3, [r7, #4]
    898c:	61bb      	str	r3, [r7, #24]
	__asm volatile
    898e:	f3ef 8211 	mrs	r2, BASEPRI
    8992:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    8996:	f383 8811 	msr	BASEPRI, r3
    899a:	f3bf 8f6f 	isb	sy
    899e:	f3bf 8f4f 	dsb	sy
    89a2:	613a      	str	r2, [r7, #16]
    89a4:	60fb      	str	r3, [r7, #12]
	return ulOriginalBASEPRI;
    89a6:	693b      	ldr	r3, [r7, #16]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;

	configASSERT( pxStreamBuffer );

	uxSavedInterruptStatus = ( UBaseType_t ) portSET_INTERRUPT_MASK_FROM_ISR();
    89a8:	617b      	str	r3, [r7, #20]
	{
		if( ( pxStreamBuffer )->xTaskWaitingToReceive != NULL )
    89aa:	69bb      	ldr	r3, [r7, #24]
    89ac:	691b      	ldr	r3, [r3, #16]
    89ae:	2b00      	cmp	r3, #0
    89b0:	d00e      	beq.n	89d0 <xStreamBufferSendCompletedFromISR+0x50>
		{
			( void ) xTaskNotifyFromISR( ( pxStreamBuffer )->xTaskWaitingToReceive,
    89b2:	69bb      	ldr	r3, [r7, #24]
    89b4:	6918      	ldr	r0, [r3, #16]
    89b6:	683b      	ldr	r3, [r7, #0]
    89b8:	9300      	str	r3, [sp, #0]
    89ba:	2300      	movs	r3, #0
    89bc:	2200      	movs	r2, #0
    89be:	2100      	movs	r1, #0
    89c0:	f7ff fb44 	bl	804c <xTaskGenericNotifyFromISR>
										 ( uint32_t ) 0,
										 eNoAction,
										 pxHigherPriorityTaskWoken );
			( pxStreamBuffer )->xTaskWaitingToReceive = NULL;
    89c4:	69bb      	ldr	r3, [r7, #24]
    89c6:	2200      	movs	r2, #0
    89c8:	611a      	str	r2, [r3, #16]
			xReturn = pdTRUE;
    89ca:	2301      	movs	r3, #1
    89cc:	61fb      	str	r3, [r7, #28]
    89ce:	e001      	b.n	89d4 <xStreamBufferSendCompletedFromISR+0x54>
		}
		else
		{
			xReturn = pdFALSE;
    89d0:	2300      	movs	r3, #0
    89d2:	61fb      	str	r3, [r7, #28]
    89d4:	697b      	ldr	r3, [r7, #20]
    89d6:	60bb      	str	r3, [r7, #8]
	__asm volatile
    89d8:	68bb      	ldr	r3, [r7, #8]
    89da:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    89de:	69fb      	ldr	r3, [r7, #28]
}
    89e0:	4618      	mov	r0, r3
    89e2:	3720      	adds	r7, #32
    89e4:	46bd      	mov	sp, r7
    89e6:	bd80      	pop	{r7, pc}

000089e8 <xStreamBufferReceiveCompletedFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xStreamBufferReceiveCompletedFromISR( StreamBufferHandle_t xStreamBuffer, BaseType_t *pxHigherPriorityTaskWoken )
{
    89e8:	b580      	push	{r7, lr}
    89ea:	b08a      	sub	sp, #40	; 0x28
    89ec:	af02      	add	r7, sp, #8
    89ee:	6078      	str	r0, [r7, #4]
    89f0:	6039      	str	r1, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    89f2:	687b      	ldr	r3, [r7, #4]
    89f4:	61bb      	str	r3, [r7, #24]
	__asm volatile
    89f6:	f3ef 8211 	mrs	r2, BASEPRI
    89fa:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    89fe:	f383 8811 	msr	BASEPRI, r3
    8a02:	f3bf 8f6f 	isb	sy
    8a06:	f3bf 8f4f 	dsb	sy
    8a0a:	613a      	str	r2, [r7, #16]
    8a0c:	60fb      	str	r3, [r7, #12]
	return ulOriginalBASEPRI;
    8a0e:	693b      	ldr	r3, [r7, #16]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;

	configASSERT( pxStreamBuffer );

	uxSavedInterruptStatus = ( UBaseType_t ) portSET_INTERRUPT_MASK_FROM_ISR();
    8a10:	617b      	str	r3, [r7, #20]
	{
		if( ( pxStreamBuffer )->xTaskWaitingToSend != NULL )
    8a12:	69bb      	ldr	r3, [r7, #24]
    8a14:	695b      	ldr	r3, [r3, #20]
    8a16:	2b00      	cmp	r3, #0
    8a18:	d00e      	beq.n	8a38 <xStreamBufferReceiveCompletedFromISR+0x50>
		{
			( void ) xTaskNotifyFromISR( ( pxStreamBuffer )->xTaskWaitingToSend,
    8a1a:	69bb      	ldr	r3, [r7, #24]
    8a1c:	6958      	ldr	r0, [r3, #20]
    8a1e:	683b      	ldr	r3, [r7, #0]
    8a20:	9300      	str	r3, [sp, #0]
    8a22:	2300      	movs	r3, #0
    8a24:	2200      	movs	r2, #0
    8a26:	2100      	movs	r1, #0
    8a28:	f7ff fb10 	bl	804c <xTaskGenericNotifyFromISR>
										 ( uint32_t ) 0,
										 eNoAction,
										 pxHigherPriorityTaskWoken );
			( pxStreamBuffer )->xTaskWaitingToSend = NULL;
    8a2c:	69bb      	ldr	r3, [r7, #24]
    8a2e:	2200      	movs	r2, #0
    8a30:	615a      	str	r2, [r3, #20]
			xReturn = pdTRUE;
    8a32:	2301      	movs	r3, #1
    8a34:	61fb      	str	r3, [r7, #28]
    8a36:	e001      	b.n	8a3c <xStreamBufferReceiveCompletedFromISR+0x54>
		}
		else
		{
			xReturn = pdFALSE;
    8a38:	2300      	movs	r3, #0
    8a3a:	61fb      	str	r3, [r7, #28]
    8a3c:	697b      	ldr	r3, [r7, #20]
    8a3e:	60bb      	str	r3, [r7, #8]
	__asm volatile
    8a40:	68bb      	ldr	r3, [r7, #8]
    8a42:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    8a46:	69fb      	ldr	r3, [r7, #28]
}
    8a48:	4618      	mov	r0, r3
    8a4a:	3720      	adds	r7, #32
    8a4c:	46bd      	mov	sp, r7
    8a4e:	bd80      	pop	{r7, pc}

00008a50 <prvWriteBytesToBuffer>:
/*-----------------------------------------------------------*/

static size_t prvWriteBytesToBuffer( StreamBuffer_t * const pxStreamBuffer, const uint8_t *pucData, size_t xCount )
{
    8a50:	b580      	push	{r7, lr}
    8a52:	b086      	sub	sp, #24
    8a54:	af00      	add	r7, sp, #0
    8a56:	60f8      	str	r0, [r7, #12]
    8a58:	60b9      	str	r1, [r7, #8]
    8a5a:	607a      	str	r2, [r7, #4]
size_t xNextHead, xFirstLength;

	configASSERT( xCount > ( size_t ) 0 );

	xNextHead = pxStreamBuffer->xHead;
    8a5c:	68fb      	ldr	r3, [r7, #12]
    8a5e:	685b      	ldr	r3, [r3, #4]
    8a60:	617b      	str	r3, [r7, #20]

	/* Calculate the number of bytes that can be added in the first write -
	which may be less than the total number of bytes that need to be added if
	the buffer will wrap back to the beginning. */
	xFirstLength = configMIN( pxStreamBuffer->xLength - xNextHead, xCount );
    8a62:	68fb      	ldr	r3, [r7, #12]
    8a64:	689a      	ldr	r2, [r3, #8]
    8a66:	697b      	ldr	r3, [r7, #20]
    8a68:	1ad3      	subs	r3, r2, r3
    8a6a:	687a      	ldr	r2, [r7, #4]
    8a6c:	4293      	cmp	r3, r2
    8a6e:	bf28      	it	cs
    8a70:	4613      	movcs	r3, r2
    8a72:	613b      	str	r3, [r7, #16]

	/* Write as many bytes as can be written in the first write. */
	configASSERT( ( xNextHead + xFirstLength ) <= pxStreamBuffer->xLength );
	memcpy( ( void* ) ( &( pxStreamBuffer->pucBuffer[ xNextHead ] ) ), ( const void * ) pucData, xFirstLength ); /*lint !e9087 memcpy() requires void *. */
    8a74:	68fb      	ldr	r3, [r7, #12]
    8a76:	699a      	ldr	r2, [r3, #24]
    8a78:	697b      	ldr	r3, [r7, #20]
    8a7a:	4413      	add	r3, r2
    8a7c:	693a      	ldr	r2, [r7, #16]
    8a7e:	68b9      	ldr	r1, [r7, #8]
    8a80:	4618      	mov	r0, r3
    8a82:	f000 f9d5 	bl	8e30 <memcpy>

	/* If the number of bytes written was less than the number that could be
	written in the first write... */
	if( xCount > xFirstLength )
    8a86:	687a      	ldr	r2, [r7, #4]
    8a88:	693b      	ldr	r3, [r7, #16]
    8a8a:	429a      	cmp	r2, r3
    8a8c:	d90a      	bls.n	8aa4 <prvWriteBytesToBuffer+0x54>
	{
		/* ...then write the remaining bytes to the start of the buffer. */
		configASSERT( ( xCount - xFirstLength ) <= pxStreamBuffer->xLength );
		memcpy( ( void * ) pxStreamBuffer->pucBuffer, ( const void * ) &( pucData[ xFirstLength ] ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
    8a8e:	68fb      	ldr	r3, [r7, #12]
    8a90:	6998      	ldr	r0, [r3, #24]
    8a92:	68ba      	ldr	r2, [r7, #8]
    8a94:	693b      	ldr	r3, [r7, #16]
    8a96:	18d1      	adds	r1, r2, r3
    8a98:	687a      	ldr	r2, [r7, #4]
    8a9a:	693b      	ldr	r3, [r7, #16]
    8a9c:	1ad3      	subs	r3, r2, r3
    8a9e:	461a      	mov	r2, r3
    8aa0:	f000 f9c6 	bl	8e30 <memcpy>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xNextHead += xCount;
    8aa4:	697a      	ldr	r2, [r7, #20]
    8aa6:	687b      	ldr	r3, [r7, #4]
    8aa8:	4413      	add	r3, r2
    8aaa:	617b      	str	r3, [r7, #20]
	if( xNextHead >= pxStreamBuffer->xLength )
    8aac:	68fb      	ldr	r3, [r7, #12]
    8aae:	689b      	ldr	r3, [r3, #8]
    8ab0:	697a      	ldr	r2, [r7, #20]
    8ab2:	429a      	cmp	r2, r3
    8ab4:	d304      	bcc.n	8ac0 <prvWriteBytesToBuffer+0x70>
	{
		xNextHead -= pxStreamBuffer->xLength;
    8ab6:	68fb      	ldr	r3, [r7, #12]
    8ab8:	689b      	ldr	r3, [r3, #8]
    8aba:	697a      	ldr	r2, [r7, #20]
    8abc:	1ad3      	subs	r3, r2, r3
    8abe:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxStreamBuffer->xHead = xNextHead;
    8ac0:	68fb      	ldr	r3, [r7, #12]
    8ac2:	697a      	ldr	r2, [r7, #20]
    8ac4:	605a      	str	r2, [r3, #4]

	return xCount;
    8ac6:	687b      	ldr	r3, [r7, #4]
}
    8ac8:	4618      	mov	r0, r3
    8aca:	3718      	adds	r7, #24
    8acc:	46bd      	mov	sp, r7
    8ace:	bd80      	pop	{r7, pc}

00008ad0 <prvReadBytesFromBuffer>:
/*-----------------------------------------------------------*/

static size_t prvReadBytesFromBuffer( StreamBuffer_t *pxStreamBuffer, uint8_t *pucData, size_t xMaxCount, size_t xBytesAvailable )
{
    8ad0:	b580      	push	{r7, lr}
    8ad2:	b088      	sub	sp, #32
    8ad4:	af00      	add	r7, sp, #0
    8ad6:	60f8      	str	r0, [r7, #12]
    8ad8:	60b9      	str	r1, [r7, #8]
    8ada:	607a      	str	r2, [r7, #4]
    8adc:	603b      	str	r3, [r7, #0]
size_t xCount, xFirstLength, xNextTail;

	/* Use the minimum of the wanted bytes and the available bytes. */
	xCount = configMIN( xBytesAvailable, xMaxCount );
    8ade:	687a      	ldr	r2, [r7, #4]
    8ae0:	683b      	ldr	r3, [r7, #0]
    8ae2:	4293      	cmp	r3, r2
    8ae4:	bf28      	it	cs
    8ae6:	4613      	movcs	r3, r2
    8ae8:	61bb      	str	r3, [r7, #24]

	if( xCount > ( size_t ) 0 )
    8aea:	69bb      	ldr	r3, [r7, #24]
    8aec:	2b00      	cmp	r3, #0
    8aee:	d034      	beq.n	8b5a <prvReadBytesFromBuffer+0x8a>
	{
		xNextTail = pxStreamBuffer->xTail;
    8af0:	68fb      	ldr	r3, [r7, #12]
    8af2:	681b      	ldr	r3, [r3, #0]
    8af4:	61fb      	str	r3, [r7, #28]

		/* Calculate the number of bytes that can be read - which may be
		less than the number wanted if the data wraps around to the start of
		the buffer. */
		xFirstLength = configMIN( pxStreamBuffer->xLength - xNextTail, xCount );
    8af6:	68fb      	ldr	r3, [r7, #12]
    8af8:	689a      	ldr	r2, [r3, #8]
    8afa:	69fb      	ldr	r3, [r7, #28]
    8afc:	1ad3      	subs	r3, r2, r3
    8afe:	69ba      	ldr	r2, [r7, #24]
    8b00:	4293      	cmp	r3, r2
    8b02:	bf28      	it	cs
    8b04:	4613      	movcs	r3, r2
    8b06:	617b      	str	r3, [r7, #20]

		/* Obtain the number of bytes it is possible to obtain in the first
		read.  Asserts check bounds of read and write. */
		configASSERT( xFirstLength <= xMaxCount );
		configASSERT( ( xNextTail + xFirstLength ) <= pxStreamBuffer->xLength );
		memcpy( ( void * ) pucData, ( const void * ) &( pxStreamBuffer->pucBuffer[ xNextTail ] ), xFirstLength ); /*lint !e9087 memcpy() requires void *. */
    8b08:	68fb      	ldr	r3, [r7, #12]
    8b0a:	699a      	ldr	r2, [r3, #24]
    8b0c:	69fb      	ldr	r3, [r7, #28]
    8b0e:	4413      	add	r3, r2
    8b10:	697a      	ldr	r2, [r7, #20]
    8b12:	4619      	mov	r1, r3
    8b14:	68b8      	ldr	r0, [r7, #8]
    8b16:	f000 f98b 	bl	8e30 <memcpy>

		/* If the total number of wanted bytes is greater than the number
		that could be read in the first read... */
		if( xCount > xFirstLength )
    8b1a:	69ba      	ldr	r2, [r7, #24]
    8b1c:	697b      	ldr	r3, [r7, #20]
    8b1e:	429a      	cmp	r2, r3
    8b20:	d90a      	bls.n	8b38 <prvReadBytesFromBuffer+0x68>
		{
			/*...then read the remaining bytes from the start of the buffer. */
			configASSERT( xCount <= xMaxCount );
			memcpy( ( void * ) &( pucData[ xFirstLength ] ), ( void * ) ( pxStreamBuffer->pucBuffer ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
    8b22:	68ba      	ldr	r2, [r7, #8]
    8b24:	697b      	ldr	r3, [r7, #20]
    8b26:	18d0      	adds	r0, r2, r3
    8b28:	68fb      	ldr	r3, [r7, #12]
    8b2a:	6999      	ldr	r1, [r3, #24]
    8b2c:	69ba      	ldr	r2, [r7, #24]
    8b2e:	697b      	ldr	r3, [r7, #20]
    8b30:	1ad3      	subs	r3, r2, r3
    8b32:	461a      	mov	r2, r3
    8b34:	f000 f97c 	bl	8e30 <memcpy>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Move the tail pointer to effectively remove the data read from
		the buffer. */
		xNextTail += xCount;
    8b38:	69fa      	ldr	r2, [r7, #28]
    8b3a:	69bb      	ldr	r3, [r7, #24]
    8b3c:	4413      	add	r3, r2
    8b3e:	61fb      	str	r3, [r7, #28]

		if( xNextTail >= pxStreamBuffer->xLength )
    8b40:	68fb      	ldr	r3, [r7, #12]
    8b42:	689b      	ldr	r3, [r3, #8]
    8b44:	69fa      	ldr	r2, [r7, #28]
    8b46:	429a      	cmp	r2, r3
    8b48:	d304      	bcc.n	8b54 <prvReadBytesFromBuffer+0x84>
		{
			xNextTail -= pxStreamBuffer->xLength;
    8b4a:	68fb      	ldr	r3, [r7, #12]
    8b4c:	689b      	ldr	r3, [r3, #8]
    8b4e:	69fa      	ldr	r2, [r7, #28]
    8b50:	1ad3      	subs	r3, r2, r3
    8b52:	61fb      	str	r3, [r7, #28]
		}

		pxStreamBuffer->xTail = xNextTail;
    8b54:	68fb      	ldr	r3, [r7, #12]
    8b56:	69fa      	ldr	r2, [r7, #28]
    8b58:	601a      	str	r2, [r3, #0]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
    8b5a:	69bb      	ldr	r3, [r7, #24]
}
    8b5c:	4618      	mov	r0, r3
    8b5e:	3720      	adds	r7, #32
    8b60:	46bd      	mov	sp, r7
    8b62:	bd80      	pop	{r7, pc}

00008b64 <prvBytesInBuffer>:
/*-----------------------------------------------------------*/

static size_t prvBytesInBuffer( const StreamBuffer_t * const pxStreamBuffer )
{
    8b64:	b480      	push	{r7}
    8b66:	b085      	sub	sp, #20
    8b68:	af00      	add	r7, sp, #0
    8b6a:	6078      	str	r0, [r7, #4]
/* Returns the distance between xTail and xHead. */
size_t xCount;

	xCount = pxStreamBuffer->xLength + pxStreamBuffer->xHead;
    8b6c:	687b      	ldr	r3, [r7, #4]
    8b6e:	689a      	ldr	r2, [r3, #8]
    8b70:	687b      	ldr	r3, [r7, #4]
    8b72:	685b      	ldr	r3, [r3, #4]
    8b74:	4413      	add	r3, r2
    8b76:	60fb      	str	r3, [r7, #12]
	xCount -= pxStreamBuffer->xTail;
    8b78:	687b      	ldr	r3, [r7, #4]
    8b7a:	681b      	ldr	r3, [r3, #0]
    8b7c:	68fa      	ldr	r2, [r7, #12]
    8b7e:	1ad3      	subs	r3, r2, r3
    8b80:	60fb      	str	r3, [r7, #12]
	if ( xCount >= pxStreamBuffer->xLength )
    8b82:	687b      	ldr	r3, [r7, #4]
    8b84:	689b      	ldr	r3, [r3, #8]
    8b86:	68fa      	ldr	r2, [r7, #12]
    8b88:	429a      	cmp	r2, r3
    8b8a:	d304      	bcc.n	8b96 <prvBytesInBuffer+0x32>
	{
		xCount -= pxStreamBuffer->xLength;
    8b8c:	687b      	ldr	r3, [r7, #4]
    8b8e:	689b      	ldr	r3, [r3, #8]
    8b90:	68fa      	ldr	r2, [r7, #12]
    8b92:	1ad3      	subs	r3, r2, r3
    8b94:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
    8b96:	68fb      	ldr	r3, [r7, #12]
}
    8b98:	4618      	mov	r0, r3
    8b9a:	3714      	adds	r7, #20
    8b9c:	46bd      	mov	sp, r7
    8b9e:	bc80      	pop	{r7}
    8ba0:	4770      	bx	lr

00008ba2 <prvInitialiseNewStreamBuffer>:
static void prvInitialiseNewStreamBuffer( StreamBuffer_t * const pxStreamBuffer,
										  uint8_t * const pucBuffer,
										  size_t xBufferSizeBytes,
										  size_t xTriggerLevelBytes,
										  BaseType_t xIsMessageBuffer )
{
    8ba2:	b580      	push	{r7, lr}
    8ba4:	b084      	sub	sp, #16
    8ba6:	af00      	add	r7, sp, #0
    8ba8:	60f8      	str	r0, [r7, #12]
    8baa:	60b9      	str	r1, [r7, #8]
    8bac:	607a      	str	r2, [r7, #4]
    8bae:	603b      	str	r3, [r7, #0]
		const BaseType_t xWriteValue = 0x55;
		configASSERT( memset( pucBuffer, ( int ) xWriteValue, xBufferSizeBytes ) == pucBuffer );
	}
	#endif

	memset( ( void * ) pxStreamBuffer, 0x00, sizeof( StreamBuffer_t ) ); /*lint !e9087 memset() requires void *. */
    8bb0:	2220      	movs	r2, #32
    8bb2:	2100      	movs	r1, #0
    8bb4:	68f8      	ldr	r0, [r7, #12]
    8bb6:	f000 f9b1 	bl	8f1c <memset>
	pxStreamBuffer->pucBuffer = pucBuffer;
    8bba:	68fb      	ldr	r3, [r7, #12]
    8bbc:	68ba      	ldr	r2, [r7, #8]
    8bbe:	619a      	str	r2, [r3, #24]
	pxStreamBuffer->xLength = xBufferSizeBytes;
    8bc0:	68fb      	ldr	r3, [r7, #12]
    8bc2:	687a      	ldr	r2, [r7, #4]
    8bc4:	609a      	str	r2, [r3, #8]
	pxStreamBuffer->xTriggerLevelBytes = xTriggerLevelBytes;
    8bc6:	68fb      	ldr	r3, [r7, #12]
    8bc8:	683a      	ldr	r2, [r7, #0]
    8bca:	60da      	str	r2, [r3, #12]

	if( xIsMessageBuffer != pdFALSE )
    8bcc:	69bb      	ldr	r3, [r7, #24]
    8bce:	2b00      	cmp	r3, #0
    8bd0:	d006      	beq.n	8be0 <prvInitialiseNewStreamBuffer+0x3e>
	{
		pxStreamBuffer->ucFlags |= sbFLAGS_IS_MESSAGE_BUFFER;
    8bd2:	68fb      	ldr	r3, [r7, #12]
    8bd4:	7f1b      	ldrb	r3, [r3, #28]
    8bd6:	f043 0301 	orr.w	r3, r3, #1
    8bda:	b2da      	uxtb	r2, r3
    8bdc:	68fb      	ldr	r3, [r7, #12]
    8bde:	771a      	strb	r2, [r3, #28]
	}
}
    8be0:	bf00      	nop
    8be2:	3710      	adds	r7, #16
    8be4:	46bd      	mov	sp, r7
    8be6:	bd80      	pop	{r7, pc}
	...

00008bf0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
    8bf0:	b480      	push	{r7}
    8bf2:	b085      	sub	sp, #20
    8bf4:	af00      	add	r7, sp, #0
    8bf6:	60f8      	str	r0, [r7, #12]
    8bf8:	60b9      	str	r1, [r7, #8]
    8bfa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
    8bfc:	68fb      	ldr	r3, [r7, #12]
    8bfe:	3b04      	subs	r3, #4
    8c00:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
    8c02:	68fb      	ldr	r3, [r7, #12]
    8c04:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    8c08:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
    8c0a:	68fb      	ldr	r3, [r7, #12]
    8c0c:	3b04      	subs	r3, #4
    8c0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
    8c10:	68bb      	ldr	r3, [r7, #8]
    8c12:	f023 0201 	bic.w	r2, r3, #1
    8c16:	68fb      	ldr	r3, [r7, #12]
    8c18:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
    8c1a:	68fb      	ldr	r3, [r7, #12]
    8c1c:	3b04      	subs	r3, #4
    8c1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
    8c20:	4a08      	ldr	r2, [pc, #32]	; (8c44 <pxPortInitialiseStack+0x54>)
    8c22:	68fb      	ldr	r3, [r7, #12]
    8c24:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
    8c26:	68fb      	ldr	r3, [r7, #12]
    8c28:	3b14      	subs	r3, #20
    8c2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
    8c2c:	687a      	ldr	r2, [r7, #4]
    8c2e:	68fb      	ldr	r3, [r7, #12]
    8c30:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
    8c32:	68fb      	ldr	r3, [r7, #12]
    8c34:	3b20      	subs	r3, #32
    8c36:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
    8c38:	68fb      	ldr	r3, [r7, #12]
}
    8c3a:	4618      	mov	r0, r3
    8c3c:	3714      	adds	r7, #20
    8c3e:	46bd      	mov	sp, r7
    8c40:	bc80      	pop	{r7}
    8c42:	4770      	bx	lr
    8c44:	00008c49 	.word	0x00008c49

00008c48 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
    8c48:	b480      	push	{r7}
    8c4a:	b083      	sub	sp, #12
    8c4c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
    8c4e:	2300      	movs	r3, #0
    8c50:	603b      	str	r3, [r7, #0]
	__asm volatile
    8c52:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    8c56:	f383 8811 	msr	BASEPRI, r3
    8c5a:	f3bf 8f6f 	isb	sy
    8c5e:	f3bf 8f4f 	dsb	sy
    8c62:	607b      	str	r3, [r7, #4]

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
    8c64:	bf00      	nop
    8c66:	683b      	ldr	r3, [r7, #0]
    8c68:	2b00      	cmp	r3, #0
    8c6a:	d0fc      	beq.n	8c66 <prvTaskExitError+0x1e>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
    8c6c:	bf00      	nop
    8c6e:	370c      	adds	r7, #12
    8c70:	46bd      	mov	sp, r7
    8c72:	bc80      	pop	{r7}
    8c74:	4770      	bx	lr

00008c76 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
    8c76:	4b0a      	ldr	r3, [pc, #40]	; (8ca0 <pxCurrentTCBConst2>)
    8c78:	6819      	ldr	r1, [r3, #0]
    8c7a:	6808      	ldr	r0, [r1, #0]
    8c7c:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
    8c80:	f380 8809 	msr	PSP, r0
    8c84:	f3bf 8f6f 	isb	sy
    8c88:	f04f 0000 	mov.w	r0, #0
    8c8c:	f380 8811 	msr	BASEPRI, r0
    8c90:	f04e 0e0d 	orr.w	lr, lr, #13
    8c94:	4770      	bx	lr
    8c96:	bf00      	nop
    8c98:	f3af 8000 	nop.w
    8c9c:	f3af 8000 	nop.w

00008ca0 <pxCurrentTCBConst2>:
    8ca0:	20004438 	.word	0x20004438
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
    8ca4:	bf00      	nop

00008ca6 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
    8ca6:	4861      	ldr	r0, [pc, #388]	; (8e2c <vPortSetupTimerInterrupt+0x34>)
    8ca8:	6800      	ldr	r0, [r0, #0]
    8caa:	6800      	ldr	r0, [r0, #0]
    8cac:	f380 8808 	msr	MSP, r0
    8cb0:	b662      	cpsie	i
    8cb2:	b661      	cpsie	f
    8cb4:	f3bf 8f4f 	dsb	sy
    8cb8:	f3bf 8f6f 	isb	sy
    8cbc:	df00      	svc	0
    8cbe:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
    8cc0:	bf00      	nop

00008cc2 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
    8cc2:	b580      	push	{r7, lr}
    8cc4:	af00      	add	r7, sp, #0
		*pucFirstUserPriorityRegister = ulOriginalPriority;
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
    8cc6:	4b0d      	ldr	r3, [pc, #52]	; (8cfc <xPortStartScheduler+0x3a>)
    8cc8:	681b      	ldr	r3, [r3, #0]
    8cca:	4a0c      	ldr	r2, [pc, #48]	; (8cfc <xPortStartScheduler+0x3a>)
    8ccc:	f443 03fe 	orr.w	r3, r3, #8323072	; 0x7f0000
    8cd0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
    8cd2:	4b0a      	ldr	r3, [pc, #40]	; (8cfc <xPortStartScheduler+0x3a>)
    8cd4:	681b      	ldr	r3, [r3, #0]
    8cd6:	4a09      	ldr	r2, [pc, #36]	; (8cfc <xPortStartScheduler+0x3a>)
    8cd8:	f043 43fe 	orr.w	r3, r3, #2130706432	; 0x7f000000
    8cdc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
    8cde:	f000 f88b 	bl	8df8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
    8ce2:	4b07      	ldr	r3, [pc, #28]	; (8d00 <xPortStartScheduler+0x3e>)
    8ce4:	2200      	movs	r2, #0
    8ce6:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
    8ce8:	f7ff ffdd 	bl	8ca6 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
    8cec:	f7fe fc9c 	bl	7628 <vTaskSwitchContext>
	prvTaskExitError();
    8cf0:	f7ff ffaa 	bl	8c48 <prvTaskExitError>

	/* Should not get here! */
	return 0;
    8cf4:	2300      	movs	r3, #0
}
    8cf6:	4618      	mov	r0, r3
    8cf8:	bd80      	pop	{r7, pc}
    8cfa:	bf00      	nop
    8cfc:	e000ed20 	.word	0xe000ed20
    8d00:	20000028 	.word	0x20000028

00008d04 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
    8d04:	b480      	push	{r7}
    8d06:	af00      	add	r7, sp, #0
	/* Not implemented in ports where there is nothing to return to.
	Artificially force an assert. */
	configASSERT( uxCriticalNesting == 1000UL );
}
    8d08:	bf00      	nop
    8d0a:	46bd      	mov	sp, r7
    8d0c:	bc80      	pop	{r7}
    8d0e:	4770      	bx	lr

00008d10 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
    8d10:	b480      	push	{r7}
    8d12:	b083      	sub	sp, #12
    8d14:	af00      	add	r7, sp, #0
    8d16:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    8d1a:	f383 8811 	msr	BASEPRI, r3
    8d1e:	f3bf 8f6f 	isb	sy
    8d22:	f3bf 8f4f 	dsb	sy
    8d26:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
    8d28:	4b04      	ldr	r3, [pc, #16]	; (8d3c <vPortEnterCritical+0x2c>)
    8d2a:	681b      	ldr	r3, [r3, #0]
    8d2c:	3301      	adds	r3, #1
    8d2e:	4a03      	ldr	r2, [pc, #12]	; (8d3c <vPortEnterCritical+0x2c>)
    8d30:	6013      	str	r3, [r2, #0]
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
	}
}
    8d32:	bf00      	nop
    8d34:	370c      	adds	r7, #12
    8d36:	46bd      	mov	sp, r7
    8d38:	bc80      	pop	{r7}
    8d3a:	4770      	bx	lr
    8d3c:	20000028 	.word	0x20000028

00008d40 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
    8d40:	b480      	push	{r7}
    8d42:	b083      	sub	sp, #12
    8d44:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
	uxCriticalNesting--;
    8d46:	4b09      	ldr	r3, [pc, #36]	; (8d6c <vPortExitCritical+0x2c>)
    8d48:	681b      	ldr	r3, [r3, #0]
    8d4a:	3b01      	subs	r3, #1
    8d4c:	4a07      	ldr	r2, [pc, #28]	; (8d6c <vPortExitCritical+0x2c>)
    8d4e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
    8d50:	4b06      	ldr	r3, [pc, #24]	; (8d6c <vPortExitCritical+0x2c>)
    8d52:	681b      	ldr	r3, [r3, #0]
    8d54:	2b00      	cmp	r3, #0
    8d56:	d104      	bne.n	8d62 <vPortExitCritical+0x22>
    8d58:	2300      	movs	r3, #0
    8d5a:	607b      	str	r3, [r7, #4]
	__asm volatile
    8d5c:	687b      	ldr	r3, [r7, #4]
    8d5e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
    8d62:	bf00      	nop
    8d64:	370c      	adds	r7, #12
    8d66:	46bd      	mov	sp, r7
    8d68:	bc80      	pop	{r7}
    8d6a:	4770      	bx	lr
    8d6c:	20000028 	.word	0x20000028

00008d70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
    8d70:	f3ef 8009 	mrs	r0, PSP
    8d74:	f3bf 8f6f 	isb	sy
    8d78:	4b0d      	ldr	r3, [pc, #52]	; (8db0 <pxCurrentTCBConst>)
    8d7a:	681a      	ldr	r2, [r3, #0]
    8d7c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
    8d80:	6010      	str	r0, [r2, #0]
    8d82:	e92d 4008 	stmdb	sp!, {r3, lr}
    8d86:	f04f 00bf 	mov.w	r0, #191	; 0xbf
    8d8a:	f380 8811 	msr	BASEPRI, r0
    8d8e:	f7fe fc4b 	bl	7628 <vTaskSwitchContext>
    8d92:	f04f 0000 	mov.w	r0, #0
    8d96:	f380 8811 	msr	BASEPRI, r0
    8d9a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    8d9e:	6819      	ldr	r1, [r3, #0]
    8da0:	6808      	ldr	r0, [r1, #0]
    8da2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
    8da6:	f380 8809 	msr	PSP, r0
    8daa:	f3bf 8f6f 	isb	sy
    8dae:	4770      	bx	lr

00008db0 <pxCurrentTCBConst>:
    8db0:	20004438 	.word	0x20004438
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
    8db4:	bf00      	nop

00008db6 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
    8db6:	b580      	push	{r7, lr}
    8db8:	b082      	sub	sp, #8
    8dba:	af00      	add	r7, sp, #0
	__asm volatile
    8dbc:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    8dc0:	f383 8811 	msr	BASEPRI, r3
    8dc4:	f3bf 8f6f 	isb	sy
    8dc8:	f3bf 8f4f 	dsb	sy
    8dcc:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
    8dce:	f7fe fb75 	bl	74bc <xTaskIncrementTick>
    8dd2:	4603      	mov	r3, r0
    8dd4:	2b00      	cmp	r3, #0
    8dd6:	d003      	beq.n	8de0 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
    8dd8:	4b06      	ldr	r3, [pc, #24]	; (8df4 <SysTick_Handler+0x3e>)
    8dda:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    8dde:	601a      	str	r2, [r3, #0]
    8de0:	2300      	movs	r3, #0
    8de2:	603b      	str	r3, [r7, #0]
	__asm volatile
    8de4:	683b      	ldr	r3, [r7, #0]
    8de6:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
    8dea:	bf00      	nop
    8dec:	3708      	adds	r7, #8
    8dee:	46bd      	mov	sp, r7
    8df0:	bd80      	pop	{r7, pc}
    8df2:	bf00      	nop
    8df4:	e000ed04 	.word	0xe000ed04

00008df8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
    8df8:	b480      	push	{r7}
    8dfa:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
    8dfc:	4b07      	ldr	r3, [pc, #28]	; (8e1c <vPortSetupTimerInterrupt+0x24>)
    8dfe:	2200      	movs	r2, #0
    8e00:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
    8e02:	4b07      	ldr	r3, [pc, #28]	; (8e20 <vPortSetupTimerInterrupt+0x28>)
    8e04:	2200      	movs	r2, #0
    8e06:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
    8e08:	4b06      	ldr	r3, [pc, #24]	; (8e24 <vPortSetupTimerInterrupt+0x2c>)
    8e0a:	4a07      	ldr	r2, [pc, #28]	; (8e28 <vPortSetupTimerInterrupt+0x30>)
    8e0c:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
    8e0e:	4b03      	ldr	r3, [pc, #12]	; (8e1c <vPortSetupTimerInterrupt+0x24>)
    8e10:	2207      	movs	r2, #7
    8e12:	601a      	str	r2, [r3, #0]
}
    8e14:	bf00      	nop
    8e16:	46bd      	mov	sp, r7
    8e18:	bc80      	pop	{r7}
    8e1a:	4770      	bx	lr
    8e1c:	e000e010 	.word	0xe000e010
    8e20:	e000e018 	.word	0xe000e018
    8e24:	e000e014 	.word	0xe000e014
    8e28:	000afc7f 	.word	0x000afc7f
    8e2c:	e000ed08 	.word	0xe000ed08

00008e30 <memcpy>:
    8e30:	4684      	mov	ip, r0
    8e32:	ea41 0300 	orr.w	r3, r1, r0
    8e36:	f013 0303 	ands.w	r3, r3, #3
    8e3a:	d149      	bne.n	8ed0 <memcpy+0xa0>
    8e3c:	3a40      	subs	r2, #64	; 0x40
    8e3e:	d323      	bcc.n	8e88 <memcpy+0x58>
    8e40:	680b      	ldr	r3, [r1, #0]
    8e42:	6003      	str	r3, [r0, #0]
    8e44:	684b      	ldr	r3, [r1, #4]
    8e46:	6043      	str	r3, [r0, #4]
    8e48:	688b      	ldr	r3, [r1, #8]
    8e4a:	6083      	str	r3, [r0, #8]
    8e4c:	68cb      	ldr	r3, [r1, #12]
    8e4e:	60c3      	str	r3, [r0, #12]
    8e50:	690b      	ldr	r3, [r1, #16]
    8e52:	6103      	str	r3, [r0, #16]
    8e54:	694b      	ldr	r3, [r1, #20]
    8e56:	6143      	str	r3, [r0, #20]
    8e58:	698b      	ldr	r3, [r1, #24]
    8e5a:	6183      	str	r3, [r0, #24]
    8e5c:	69cb      	ldr	r3, [r1, #28]
    8e5e:	61c3      	str	r3, [r0, #28]
    8e60:	6a0b      	ldr	r3, [r1, #32]
    8e62:	6203      	str	r3, [r0, #32]
    8e64:	6a4b      	ldr	r3, [r1, #36]	; 0x24
    8e66:	6243      	str	r3, [r0, #36]	; 0x24
    8e68:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    8e6a:	6283      	str	r3, [r0, #40]	; 0x28
    8e6c:	6acb      	ldr	r3, [r1, #44]	; 0x2c
    8e6e:	62c3      	str	r3, [r0, #44]	; 0x2c
    8e70:	6b0b      	ldr	r3, [r1, #48]	; 0x30
    8e72:	6303      	str	r3, [r0, #48]	; 0x30
    8e74:	6b4b      	ldr	r3, [r1, #52]	; 0x34
    8e76:	6343      	str	r3, [r0, #52]	; 0x34
    8e78:	6b8b      	ldr	r3, [r1, #56]	; 0x38
    8e7a:	6383      	str	r3, [r0, #56]	; 0x38
    8e7c:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
    8e7e:	63c3      	str	r3, [r0, #60]	; 0x3c
    8e80:	3040      	adds	r0, #64	; 0x40
    8e82:	3140      	adds	r1, #64	; 0x40
    8e84:	3a40      	subs	r2, #64	; 0x40
    8e86:	d2db      	bcs.n	8e40 <memcpy+0x10>
    8e88:	3230      	adds	r2, #48	; 0x30
    8e8a:	d30b      	bcc.n	8ea4 <memcpy+0x74>
    8e8c:	680b      	ldr	r3, [r1, #0]
    8e8e:	6003      	str	r3, [r0, #0]
    8e90:	684b      	ldr	r3, [r1, #4]
    8e92:	6043      	str	r3, [r0, #4]
    8e94:	688b      	ldr	r3, [r1, #8]
    8e96:	6083      	str	r3, [r0, #8]
    8e98:	68cb      	ldr	r3, [r1, #12]
    8e9a:	60c3      	str	r3, [r0, #12]
    8e9c:	3010      	adds	r0, #16
    8e9e:	3110      	adds	r1, #16
    8ea0:	3a10      	subs	r2, #16
    8ea2:	d2f3      	bcs.n	8e8c <memcpy+0x5c>
    8ea4:	320c      	adds	r2, #12
    8ea6:	d305      	bcc.n	8eb4 <memcpy+0x84>
    8ea8:	f851 3b04 	ldr.w	r3, [r1], #4
    8eac:	f840 3b04 	str.w	r3, [r0], #4
    8eb0:	3a04      	subs	r2, #4
    8eb2:	d2f9      	bcs.n	8ea8 <memcpy+0x78>
    8eb4:	3204      	adds	r2, #4
    8eb6:	d008      	beq.n	8eca <memcpy+0x9a>
    8eb8:	07d2      	lsls	r2, r2, #31
    8eba:	bf1c      	itt	ne
    8ebc:	f811 3b01 	ldrbne.w	r3, [r1], #1
    8ec0:	f800 3b01 	strbne.w	r3, [r0], #1
    8ec4:	d301      	bcc.n	8eca <memcpy+0x9a>
    8ec6:	880b      	ldrh	r3, [r1, #0]
    8ec8:	8003      	strh	r3, [r0, #0]
    8eca:	4660      	mov	r0, ip
    8ecc:	4770      	bx	lr
    8ece:	bf00      	nop
    8ed0:	2a08      	cmp	r2, #8
    8ed2:	d313      	bcc.n	8efc <memcpy+0xcc>
    8ed4:	078b      	lsls	r3, r1, #30
    8ed6:	d0b1      	beq.n	8e3c <memcpy+0xc>
    8ed8:	f010 0303 	ands.w	r3, r0, #3
    8edc:	d0ae      	beq.n	8e3c <memcpy+0xc>
    8ede:	f1c3 0304 	rsb	r3, r3, #4
    8ee2:	1ad2      	subs	r2, r2, r3
    8ee4:	07db      	lsls	r3, r3, #31
    8ee6:	bf1c      	itt	ne
    8ee8:	f811 3b01 	ldrbne.w	r3, [r1], #1
    8eec:	f800 3b01 	strbne.w	r3, [r0], #1
    8ef0:	d3a4      	bcc.n	8e3c <memcpy+0xc>
    8ef2:	f831 3b02 	ldrh.w	r3, [r1], #2
    8ef6:	f820 3b02 	strh.w	r3, [r0], #2
    8efa:	e79f      	b.n	8e3c <memcpy+0xc>
    8efc:	3a04      	subs	r2, #4
    8efe:	d3d9      	bcc.n	8eb4 <memcpy+0x84>
    8f00:	3a01      	subs	r2, #1
    8f02:	f811 3b01 	ldrb.w	r3, [r1], #1
    8f06:	f800 3b01 	strb.w	r3, [r0], #1
    8f0a:	d2f9      	bcs.n	8f00 <memcpy+0xd0>
    8f0c:	780b      	ldrb	r3, [r1, #0]
    8f0e:	7003      	strb	r3, [r0, #0]
    8f10:	784b      	ldrb	r3, [r1, #1]
    8f12:	7043      	strb	r3, [r0, #1]
    8f14:	788b      	ldrb	r3, [r1, #2]
    8f16:	7083      	strb	r3, [r0, #2]
    8f18:	4660      	mov	r0, ip
    8f1a:	4770      	bx	lr

00008f1c <memset>:
    8f1c:	b4f0      	push	{r4, r5, r6, r7}
    8f1e:	0786      	lsls	r6, r0, #30
    8f20:	d043      	beq.n	8faa <memset+0x8e>
    8f22:	1e54      	subs	r4, r2, #1
    8f24:	2a00      	cmp	r2, #0
    8f26:	d03e      	beq.n	8fa6 <memset+0x8a>
    8f28:	b2ca      	uxtb	r2, r1
    8f2a:	4603      	mov	r3, r0
    8f2c:	e002      	b.n	8f34 <memset+0x18>
    8f2e:	f114 34ff 	adds.w	r4, r4, #4294967295	; 0xffffffff
    8f32:	d338      	bcc.n	8fa6 <memset+0x8a>
    8f34:	f803 2b01 	strb.w	r2, [r3], #1
    8f38:	079d      	lsls	r5, r3, #30
    8f3a:	d1f8      	bne.n	8f2e <memset+0x12>
    8f3c:	2c03      	cmp	r4, #3
    8f3e:	d92b      	bls.n	8f98 <memset+0x7c>
    8f40:	b2cd      	uxtb	r5, r1
    8f42:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
    8f46:	2c0f      	cmp	r4, #15
    8f48:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
    8f4c:	d916      	bls.n	8f7c <memset+0x60>
    8f4e:	f1a4 0710 	sub.w	r7, r4, #16
    8f52:	093f      	lsrs	r7, r7, #4
    8f54:	f103 0620 	add.w	r6, r3, #32
    8f58:	eb06 1607 	add.w	r6, r6, r7, lsl #4
    8f5c:	f103 0210 	add.w	r2, r3, #16
    8f60:	e942 5504 	strd	r5, r5, [r2, #-16]
    8f64:	e942 5502 	strd	r5, r5, [r2, #-8]
    8f68:	3210      	adds	r2, #16
    8f6a:	42b2      	cmp	r2, r6
    8f6c:	d1f8      	bne.n	8f60 <memset+0x44>
    8f6e:	f004 040f 	and.w	r4, r4, #15
    8f72:	3701      	adds	r7, #1
    8f74:	2c03      	cmp	r4, #3
    8f76:	eb03 1307 	add.w	r3, r3, r7, lsl #4
    8f7a:	d90d      	bls.n	8f98 <memset+0x7c>
    8f7c:	461e      	mov	r6, r3
    8f7e:	4622      	mov	r2, r4
    8f80:	3a04      	subs	r2, #4
    8f82:	2a03      	cmp	r2, #3
    8f84:	f846 5b04 	str.w	r5, [r6], #4
    8f88:	d8fa      	bhi.n	8f80 <memset+0x64>
    8f8a:	1f22      	subs	r2, r4, #4
    8f8c:	f022 0203 	bic.w	r2, r2, #3
    8f90:	3204      	adds	r2, #4
    8f92:	4413      	add	r3, r2
    8f94:	f004 0403 	and.w	r4, r4, #3
    8f98:	b12c      	cbz	r4, 8fa6 <memset+0x8a>
    8f9a:	b2c9      	uxtb	r1, r1
    8f9c:	441c      	add	r4, r3
    8f9e:	f803 1b01 	strb.w	r1, [r3], #1
    8fa2:	429c      	cmp	r4, r3
    8fa4:	d1fb      	bne.n	8f9e <memset+0x82>
    8fa6:	bcf0      	pop	{r4, r5, r6, r7}
    8fa8:	4770      	bx	lr
    8faa:	4614      	mov	r4, r2
    8fac:	4603      	mov	r3, r0
    8fae:	e7c5      	b.n	8f3c <memset+0x20>

00008fb0 <Reset_Handler>:
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:	

/* Copy the data segment initializers from flash to SRAM */  
  movs	r1, #0
    8fb0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
    8fb2:	e003      	b.n	8fbc <LoopCopyDataInit>

00008fb4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
    8fb4:	4b0a      	ldr	r3, [pc, #40]	; (8fe0 <LoopFillZerobss+0x10>)
	ldr	r3, [r3, r1]
    8fb6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
    8fb8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
    8fba:	3104      	adds	r1, #4

00008fbc <LoopCopyDataInit>:
    
LoopCopyDataInit:
	ldr	r0, =_sdata
    8fbc:	4809      	ldr	r0, [pc, #36]	; (8fe4 <LoopFillZerobss+0x14>)
	ldr	r3, =_edata
    8fbe:	4b0a      	ldr	r3, [pc, #40]	; (8fe8 <LoopFillZerobss+0x18>)
	adds	r2, r0, r1
    8fc0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
    8fc2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
    8fc4:	d3f6      	bcc.n	8fb4 <CopyDataInit>
	ldr	r2, =_sbss
    8fc6:	4a09      	ldr	r2, [pc, #36]	; (8fec <LoopFillZerobss+0x1c>)
	b	LoopFillZerobss
    8fc8:	e002      	b.n	8fd0 <LoopFillZerobss>

00008fca <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
	movs	r3, #0
    8fca:	2300      	movs	r3, #0
	str	r3, [r2], #4
    8fcc:	f842 3b04 	str.w	r3, [r2], #4

00008fd0 <LoopFillZerobss>:
    
LoopFillZerobss:
	ldr	r3, = _ebss
    8fd0:	4b07      	ldr	r3, [pc, #28]	; (8ff0 <LoopFillZerobss+0x20>)
	cmp	r2, r3
    8fd2:	429a      	cmp	r2, r3
	bcc	FillZerobss
    8fd4:	d3f9      	bcc.n	8fca <FillZerobss>
/* Call the clock system intitialization function.*/
  bl  SystemInit 	
    8fd6:	f7f7 faa1 	bl	51c <SystemInit>
/* Call the application's entry point.*/
	bl	main
    8fda:	f7f7 f935 	bl	248 <main>
	bx	lr    
    8fde:	4770      	bx	lr
	ldr	r3, =_sidata
    8fe0:	000090a1 	.word	0x000090a1
	ldr	r0, =_sdata
    8fe4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
    8fe8:	2000002c 	.word	0x2000002c
	ldr	r2, =_sbss
    8fec:	2000002c 	.word	0x2000002c
	ldr	r3, = _ebss
    8ff0:	2000453c 	.word	0x2000453c

00008ff4 <ADC1_2_IRQHandler>:
 * @retval None       
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
    8ff4:	e7fe      	b.n	8ff4 <ADC1_2_IRQHandler>
    8ff6:	0000      	movs	r0, r0
    8ff8:	4b534154 	.word	0x4b534154
    8ffc:	69672031 	.word	0x69672031
    9000:	0a206576 	.word	0x0a206576
    9004:	00000000 	.word	0x00000000
    9008:	4b534154 	.word	0x4b534154
    900c:	65672032 	.word	0x65672032
    9010:	69622074 	.word	0x69622074
    9014:	65735f6e 	.word	0x65735f6e
    9018:	20315f6d 	.word	0x20315f6d
    901c:	0000000a 	.word	0x0000000a
    9020:	4b534154 	.word	0x4b534154
    9024:	6f6e2032 	.word	0x6f6e2032
    9028:	65672074 	.word	0x65672074
    902c:	69622074 	.word	0x69622074
    9030:	65735f6e 	.word	0x65735f6e
    9034:	0a315f6d 	.word	0x0a315f6d
    9038:	00000000 	.word	0x00000000
    903c:	00000056 	.word	0x00000056
    9040:	00000050 	.word	0x00000050
    9044:	33323130 	.word	0x33323130
    9048:	37363534 	.word	0x37363534
    904c:	62613938 	.word	0x62613938
    9050:	66656463 	.word	0x66656463
    9054:	6a696867 	.word	0x6a696867
    9058:	6e6d6c6b 	.word	0x6e6d6c6b
    905c:	7271706f 	.word	0x7271706f
    9060:	76757473 	.word	0x76757473
    9064:	7a797877 	.word	0x7a797877
    9068:	00000000 	.word	0x00000000
    906c:	33323130 	.word	0x33323130
    9070:	37363534 	.word	0x37363534
    9074:	42413938 	.word	0x42413938
    9078:	46454443 	.word	0x46454443
    907c:	4a494847 	.word	0x4a494847
    9080:	4e4d4c4b 	.word	0x4e4d4c4b
    9084:	5251504f 	.word	0x5251504f
    9088:	56555453 	.word	0x56555453
    908c:	5a595857 	.word	0x5a595857
    9090:	00000000 	.word	0x00000000
    9094:	4c554e3c 	.word	0x4c554e3c
    9098:	00003e4c 	.word	0x00003e4c
    909c:	454c4449 	.word	0x454c4449
	...
