<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Compile Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v11.8 SP3 (Version 11.8.3.6)</text>
<text>Date: Fri Apr 05 23:01:23 2019
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>M2S060T</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>325 FCSBGA</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Temp</cell>
 <cell>0:25:85</cell>
</row>
<row>
 <cell>Voltage</cell>
 <cell>1.26:1.20:1.14</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.2V</cell>
</row>
<row>
 <cell>Ramp Rate</cell>
 <cell>100ms Minimum</cell>
</row>
<row>
 <cell>System Controller Suspend Mode</cell>
 <cell>No</cell>
</row>
<row>
 <cell>PLL Supply Voltage</cell>
 <cell>2.5V</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 3.3V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>Yes</cell>
</row>
<row>
 <cell>Restrict SPI Pins</cell>
 <cell>No</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>Mario_Libero</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>EDIF</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.edn</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\constraint\io\Mario_Libero.io.pdc</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\constraint\fp\Mario_Libero.fp.pdc</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Merge User SDC file(s) with Existing Timing Constraints</cell>
 <cell>true</cell>
</row>
<row>
 <cell>Abort Compile if errors are found in PDC file(s)</cell>
 <cell>true</cell>
</row>
<row>
 <cell>Enable Single Event Transient mitigation</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Enable Design Separation Methodology</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>46305</cell>
 <cell>56520</cell>
 <cell>81.93</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>48342</cell>
 <cell>56520</cell>
 <cell>85.53</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>594</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>15</cell>
 <cell>198</cell>
 <cell>7.58</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>15</cell>
 <cell>198</cell>
 <cell>7.58</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>99</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM64x18</cell>
 <cell>10</cell>
 <cell>72</cell>
 <cell>13.89</cell>
</row>
<row>
 <cell>RAM1K18</cell>
 <cell>28</cell>
 <cell>69</cell>
 <cell>40.58</cell>
</row>
<row>
 <cell>MACC</cell>
 <cell>0</cell>
 <cell>72</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Chip Globals</cell>
 <cell>7</cell>
 <cell>16</cell>
 <cell>43.75</cell>
</row>
<row>
 <cell>CCC</cell>
 <cell>1</cell>
 <cell>6</cell>
 <cell>16.67</cell>
</row>
<row>
 <cell>RCOSC_25_50MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RCOSC_1MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>XTLOSC</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>SERDESIF Blocks</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>-- SERDESIF Lanes</cell>
 <cell>0</cell>
 <cell>2</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MSS</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>44937</cell>
 <cell>46974</cell>
</row>
<row>
 <cell>RAM64x18 Interface Logic</cell>
 <cell>360</cell>
 <cell>360</cell>
</row>
<row>
 <cell>RAM1K18 Interface Logic</cell>
 <cell>1008</cell>
 <cell>1008</cell>
</row>
<row>
 <cell>MACC Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>46305</cell>
 <cell>48342</cell>
</row>
</table>
<section><name>MSS Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Cortex-M3*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eNVM (256KB)*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eSRAM*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>TIMER*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>CAN</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SPI</cell>
 <cell>1</cell>
 <cell>2</cell>
</row>
<row>
 <cell>I2C</cell>
 <cell>0</cell>
 <cell>2</cell>
</row>
<row>
 <cell>UART</cell>
 <cell>1</cell>
 <cell>2</cell>
</row>
<row>
 <cell>USB</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAC</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MDDR</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HPDMA</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PDMA</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
</table>
<text>* These resources are always marked as used when you are using the MSS</text>
<text></text>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>2</cell>
 <cell>16</cell>
</row>
<row>
 <cell>5</cell>
 <cell>126</cell>
</row>
<row>
 <cell>6</cell>
 <cell>4</cell>
</row>
<row>
 <cell>7</cell>
 <cell>1008</cell>
</row>
<row>
 <cell>8</cell>
 <cell>2</cell>
</row>
<row>
 <cell>9</cell>
 <cell>3</cell>
</row>
<row>
 <cell>11</cell>
 <cell>1</cell>
</row>
<row>
 <cell>12</cell>
 <cell>1</cell>
</row>
<row>
 <cell>14</cell>
 <cell>125</cell>
</row>
<row>
 <cell>15</cell>
 <cell>64</cell>
</row>
<row>
 <cell>16</cell>
 <cell>64</cell>
</row>
<row>
 <cell>17</cell>
 <cell>1</cell>
</row>
<row>
 <cell>20</cell>
 <cell>128</cell>
</row>
<row>
 <cell>22</cell>
 <cell>12</cell>
</row>
<row>
 <cell>46</cell>
 <cell>16</cell>
</row>
<row>
 <cell>65</cell>
 <cell>64</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>1635</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>3</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>12</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>I/O Technology</name></section>
<table>
<header>
 <cell>I/O Standard</cell>
 <cell>Vddi</cell>
 <cell>Vref</cell>
 <cell>Input</cell>
 <cell>Output</cell>
 <cell>Bidirectional</cell>
</header>
<row>
 <cell>LVCMOS33</cell>
 <cell> 3.30v</cell>
 <cell> N/A</cell>
 <cell> 1</cell>
 <cell> 2</cell>
 <cell> 0</cell>
</row>
<row>
 <cell>LVCMOS12</cell>
 <cell> 1.20v</cell>
 <cell> N/A</cell>
 <cell> 1</cell>
 <cell> 2</cell>
 <cell> 0</cell>
</row>
<row>
 <cell>LVCMOS18</cell>
 <cell> 1.80v</cell>
 <cell> N/A</cell>
 <cell> 1</cell>
 <cell> 8</cell>
 <cell> 0</cell>
</row>
</table>
<section><name>I/O Placement</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Count</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>Locked</cell>
 <cell> 14</cell>
 <cell>93.33%</cell>
</row>
<row>
 <cell>Placed</cell>
 <cell> 0</cell>
 <cell>0.00%</cell>
</row>
<row>
 <cell>UnPlaced</cell>
 <cell> 1</cell>
 <cell>6.67%</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>46622</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Mario_Libero_MSS_0_MSS_RESET_N_M2F</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Mario_Libero_MSS_0/MSS_ADLIB_INST_RNIERND/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>44528</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FCCC_0_GL1_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FCCC_0/GL1_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>21105</cell>
 <cell>INT_NET</cell>
 <cell>Net   : cm_top_0/nm_if_0/nm_channel_0/adc_datapath_0/hdc_top_0/associative_memory/QueryHypervectorEN_S_1_sqmuxa_1_a2_0_a2_RNIJDE12_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: cm_top_0/nm_if_0/nm_channel_0/adc_datapath_0/hdc_top_0/associative_memory/QueryHypervectorEN_S_1_sqmuxa_1_a2_0_a2_RNIJDE12_0/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>6999</cell>
 <cell>INT_NET</cell>
 <cell>Net   : cm_top_0/nm_if_0/nm_channel_0/adc_datapath_0/hdc_top_0/temporal_encoder/TemporalAccum/BundleCounter_DP[999]_0_sqmuxa_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: cm_top_0/nm_if_0/nm_channel_0/adc_datapath_0/hdc_top_0/temporal_encoder/TemporalAccum/BundleCounter_DP[0]6_RNIN667_0/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>5440</cell>
 <cell>INT_NET</cell>
 <cell>Net   : cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.feature_encoder.N_970_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: I_22080/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>2518</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FCCC_0_GL0_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FCCC_0/GL0_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>47</cell>
 <cell>INT_NET</cell>
 <cell>Net   : cm_top_0.nm_if_0.pdma_if_0.un1_rstb_i_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: I_22082/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>4801</cell>
 <cell>INT_NET</cell>
 <cell>Net   : cm_top_0/nm_if_0/nm_channel_0/adc_datapath_0/hdc_top_0/feature_encoder/FeatureCntr19</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: cm_top_0/nm_if_0/nm_channel_0/adc_datapath_0/hdc_top_0/feature_encoder/SampleBuffer/un1_rd_ptr_1.FeatureCntr19_0_a2_3_a2_0_a3</cell>
</row>
<row>
 <cell>4160</cell>
 <cell>INT_NET</cell>
 <cell>Net   : cm_top_0/nm_if_0/nm_channel_0/adc_datapath_0/hdc_top_0/feature_encoder/N_973_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: cm_top_0/nm_if_0/nm_channel_0/adc_datapath_0/hdc_top_0/feature_encoder/SampleBuffer/un1_rd_ptr_1.FeatureCntr20_i_a2_1_a2_1</cell>
</row>
<row>
 <cell>4007</cell>
 <cell>INT_NET</cell>
 <cell>Net   : cm_top_0/nm_if_0/nm_channel_0/adc_datapath_0/hdc_top_0/temporal_encoder/prev_state_RNIJCNO7[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: cm_top_0/nm_if_0/nm_channel_0/adc_datapath_0/hdc_top_0/temporal_encoder/prev_state_RNIJCNO7[1]</cell>
</row>
<row>
 <cell>1927</cell>
 <cell>INT_NET</cell>
 <cell>Net   : cm_top_0/nm_if_0/nm_channel_0/adc_datapath_0/hdc_top_0/feature_encoder/un4_next_state_0_sqmuxa_or</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: cm_top_0/nm_if_0/nm_channel_0/adc_datapath_0/hdc_top_0/feature_encoder/SampleBuffer/un1_rst_0_0_0</cell>
</row>
<row>
 <cell>1634</cell>
 <cell>INT_NET</cell>
 <cell>Net   : cm_top_0/nm_if_0/nm_channel_0/adc_datapath_0/hdc_top_0/spatial_encoder/Spat_Accum/N_6354</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: cm_top_0/nm_if_0/nm_channel_0/adc_datapath_0/hdc_top_0/spatial_encoder/Spat_Accum/Accumulator_DP[120]_3_iv_0_0_o4[6]</cell>
</row>
<row>
 <cell>1024</cell>
 <cell>INT_NET</cell>
 <cell>Net   : cm_top_0/nm_if_0/nm_channel_0/start_i_2</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: cm_top_0/nm_if_0/nm_channel_0/nmic_rx_0/current_state_RNIH033[3]</cell>
</row>
<row>
 <cell>1024</cell>
 <cell>INT_NET</cell>
 <cell>Net   : cm_top_0/nm_if_0/nm_channel_0/adc_datapath_0/adc_frame_buffer_0/un1_rx_bit_valid</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: cm_top_0/nm_if_0/nm_channel_0/adc_datapath_0/adc_frame_buffer_0/un1_rx_bit_valid</cell>
</row>
<row>
 <cell>1011</cell>
 <cell>INT_NET</cell>
 <cell>Net   : cm_top_0/nm_if_0/nm_channel_0/N_363_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: cm_top_0/nm_if_0/nm_channel_0/nmic_rx_0/adc_done_i_o2_i</cell>
</row>
<row>
 <cell>1009</cell>
 <cell>INT_NET</cell>
 <cell>Net   : cm_top_0/nm_if_0/nm_channel_0/adc_datapath_0/hdc_top_0/spatial_encoder/CycleCntr_SP4</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: cm_top_0/nm_if_0/nm_channel_0/adc_datapath_0/hdc_top_0/spatial_encoder/CycleCntr_SP4</cell>
</row>
<row>
 <cell>1002</cell>
 <cell>INT_NET</cell>
 <cell>Net   : cm_top_0/nm_if_0/nm_channel_0/adc_datapath_0/hdc_top_0/temporal_encoder/TemporalAccum/BundleCounter_DP[0]6</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: cm_top_0/nm_if_0/nm_channel_0/adc_datapath_0/hdc_top_0/temporal_encoder/TemporalAccum/BundleCounter_DP[0]6</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>4801</cell>
 <cell>INT_NET</cell>
 <cell>Net   : cm_top_0/nm_if_0/nm_channel_0/adc_datapath_0/hdc_top_0/feature_encoder/FeatureCntr19</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: cm_top_0/nm_if_0/nm_channel_0/adc_datapath_0/hdc_top_0/feature_encoder/SampleBuffer/un1_rd_ptr_1.FeatureCntr19_0_a2_3_a2_0_a3</cell>
</row>
<row>
 <cell>4160</cell>
 <cell>INT_NET</cell>
 <cell>Net   : cm_top_0/nm_if_0/nm_channel_0/adc_datapath_0/hdc_top_0/feature_encoder/N_973_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: cm_top_0/nm_if_0/nm_channel_0/adc_datapath_0/hdc_top_0/feature_encoder/SampleBuffer/un1_rd_ptr_1.FeatureCntr20_i_a2_1_a2_1</cell>
</row>
<row>
 <cell>4007</cell>
 <cell>INT_NET</cell>
 <cell>Net   : cm_top_0/nm_if_0/nm_channel_0/adc_datapath_0/hdc_top_0/temporal_encoder/prev_state_RNIJCNO7[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: cm_top_0/nm_if_0/nm_channel_0/adc_datapath_0/hdc_top_0/temporal_encoder/prev_state_RNIJCNO7[1]</cell>
</row>
<row>
 <cell>1927</cell>
 <cell>INT_NET</cell>
 <cell>Net   : cm_top_0/nm_if_0/nm_channel_0/adc_datapath_0/hdc_top_0/feature_encoder/un4_next_state_0_sqmuxa_or</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: cm_top_0/nm_if_0/nm_channel_0/adc_datapath_0/hdc_top_0/feature_encoder/SampleBuffer/un1_rst_0_0_0</cell>
</row>
<row>
 <cell>1634</cell>
 <cell>INT_NET</cell>
 <cell>Net   : cm_top_0/nm_if_0/nm_channel_0/adc_datapath_0/hdc_top_0/spatial_encoder/Spat_Accum/N_6354</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: cm_top_0/nm_if_0/nm_channel_0/adc_datapath_0/hdc_top_0/spatial_encoder/Spat_Accum/Accumulator_DP[120]_3_iv_0_0_o4[6]</cell>
</row>
<row>
 <cell>1024</cell>
 <cell>INT_NET</cell>
 <cell>Net   : cm_top_0/nm_if_0/nm_channel_0/start_i_2</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: cm_top_0/nm_if_0/nm_channel_0/nmic_rx_0/current_state_RNIH033[3]</cell>
</row>
<row>
 <cell>1024</cell>
 <cell>INT_NET</cell>
 <cell>Net   : cm_top_0/nm_if_0/nm_channel_0/adc_datapath_0/adc_frame_buffer_0/un1_rx_bit_valid</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: cm_top_0/nm_if_0/nm_channel_0/adc_datapath_0/adc_frame_buffer_0/un1_rx_bit_valid</cell>
</row>
<row>
 <cell>1011</cell>
 <cell>INT_NET</cell>
 <cell>Net   : cm_top_0/nm_if_0/nm_channel_0/N_363_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: cm_top_0/nm_if_0/nm_channel_0/nmic_rx_0/adc_done_i_o2_i</cell>
</row>
<row>
 <cell>1009</cell>
 <cell>INT_NET</cell>
 <cell>Net   : cm_top_0/nm_if_0/nm_channel_0/adc_datapath_0/hdc_top_0/spatial_encoder/CycleCntr_SP4</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: cm_top_0/nm_if_0/nm_channel_0/adc_datapath_0/hdc_top_0/spatial_encoder/CycleCntr_SP4</cell>
</row>
<row>
 <cell>1002</cell>
 <cell>INT_NET</cell>
 <cell>Net   : cm_top_0/nm_if_0/nm_channel_0/adc_datapath_0/hdc_top_0/temporal_encoder/TemporalAccum/BundleCounter_DP[0]6</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: cm_top_0/nm_if_0/nm_channel_0/adc_datapath_0/hdc_top_0/temporal_encoder/TemporalAccum/BundleCounter_DP[0]6</cell>
</row>
</table>
</doc>
