

#ifndef CRC_CFG_H
#define CRC_CFG_H

#define CRC_16_TABLE 0
#define CRC_16_RUNTIME 1
#define CRC_16_HARDWARE 2

#define CRC_16_MODE         CRC_16_TABLE

#define CRC_32_TABLE 0
#define CRC_32_RUNTIME 1
#define CRC_32_HARDWARE 2

#define CRC_32_MODE         CRC_32_TABLE

#define CRC_32P4_TABLE 0
#define CRC_32P4_RUNTIME 1
#define CRC_32P4_HARDWARE 2

#define CRC_32P4_MODE         CRC_32P4_TABLE

#define CRC_HW_RH850_R1X        0
#define CRC_HW_RH850_P1X        0
#define CRC_SUPPORTED_HW_IFX    0
#define CRC_SUPPORTED_HW_JDP    0
#define CRC_SUPPORT_REFL_HW_JDP 0

#define CRC_AR_RELEASE_REVISION_VERSION  2

#endif

