
Imp_catch_V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006458  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000040c  08006568  08006568  00016568  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006974  08006974  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08006974  08006974  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006974  08006974  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006974  08006974  00016974  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006978  08006978  00016978  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800697c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000184  200001e0  08006b58  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000364  08006b58  00020364  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a686  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a73  00000000  00000000  0002a88b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c30  00000000  00000000  0002c300  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b88  00000000  00000000  0002cf30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000183df  00000000  00000000  0002dab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000be51  00000000  00000000  00045e97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b727  00000000  00000000  00051ce8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000dd40f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000044b0  00000000  00000000  000dd460  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	08006550 	.word	0x08006550

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	08006550 	.word	0x08006550

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <HAL_TIM_PeriodElapsedCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) // переполнение таймеров
{
 8000b28:	b5b0      	push	{r4, r5, r7, lr}
 8000b2a:	b084      	sub	sp, #16
 8000b2c:	af02      	add	r7, sp, #8
 8000b2e:	6078      	str	r0, [r7, #4]
        if(htim->Instance == TIM2)
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000b38:	d104      	bne.n	8000b44 <HAL_TIM_PeriodElapsedCallback+0x1c>
        {
                count_overflow++;
 8000b3a:	4b2f      	ldr	r3, [pc, #188]	; (8000bf8 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	3301      	adds	r3, #1
 8000b40:	4a2d      	ldr	r2, [pc, #180]	; (8000bf8 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8000b42:	6013      	str	r3, [r2, #0]
        }

        if(htim == &htim1)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	4a2d      	ldr	r2, [pc, #180]	; (8000bfc <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8000b48:	4293      	cmp	r3, r2
 8000b4a:	d14b      	bne.n	8000be4 <HAL_TIM_PeriodElapsedCallback+0xbc>
        {
        	    F_average = (72000000.0) / ((long double)Ti / (long double)N) ;
 8000b4c:	4b2c      	ldr	r3, [pc, #176]	; (8000c00 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	4618      	mov	r0, r3
 8000b52:	f7ff fc47 	bl	80003e4 <__aeabi_ui2d>
 8000b56:	4604      	mov	r4, r0
 8000b58:	460d      	mov	r5, r1
 8000b5a:	4b2a      	ldr	r3, [pc, #168]	; (8000c04 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	4618      	mov	r0, r3
 8000b60:	f7ff fc40 	bl	80003e4 <__aeabi_ui2d>
 8000b64:	4602      	mov	r2, r0
 8000b66:	460b      	mov	r3, r1
 8000b68:	4620      	mov	r0, r4
 8000b6a:	4629      	mov	r1, r5
 8000b6c:	f7ff fdde 	bl	800072c <__aeabi_ddiv>
 8000b70:	4602      	mov	r2, r0
 8000b72:	460b      	mov	r3, r1
 8000b74:	a11e      	add	r1, pc, #120	; (adr r1, 8000bf0 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8000b76:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000b7a:	f7ff fdd7 	bl	800072c <__aeabi_ddiv>
 8000b7e:	4602      	mov	r2, r0
 8000b80:	460b      	mov	r3, r1
 8000b82:	4921      	ldr	r1, [pc, #132]	; (8000c08 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8000b84:	e9c1 2300 	strd	r2, r3, [r1]

                snprintf(trans_str, 96, "Freq %f Hz\n", (float)F_average);
 8000b88:	4b1f      	ldr	r3, [pc, #124]	; (8000c08 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8000b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b8e:	4610      	mov	r0, r2
 8000b90:	4619      	mov	r1, r3
 8000b92:	f7ff ff79 	bl	8000a88 <__aeabi_d2f>
 8000b96:	4603      	mov	r3, r0
 8000b98:	4618      	mov	r0, r3
 8000b9a:	f7ff fc45 	bl	8000428 <__aeabi_f2d>
 8000b9e:	4602      	mov	r2, r0
 8000ba0:	460b      	mov	r3, r1
 8000ba2:	e9cd 2300 	strd	r2, r3, [sp]
 8000ba6:	4a19      	ldr	r2, [pc, #100]	; (8000c0c <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8000ba8:	2160      	movs	r1, #96	; 0x60
 8000baa:	4819      	ldr	r0, [pc, #100]	; (8000c10 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8000bac:	f003 fa44 	bl	8004038 <sniprintf>
                HAL_UART_Transmit(&huart1, (uint8_t*)trans_str, strlen(trans_str), 1000);
 8000bb0:	4817      	ldr	r0, [pc, #92]	; (8000c10 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8000bb2:	f7ff facd 	bl	8000150 <strlen>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	b29a      	uxth	r2, r3
 8000bba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bbe:	4914      	ldr	r1, [pc, #80]	; (8000c10 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8000bc0:	4814      	ldr	r0, [pc, #80]	; (8000c14 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8000bc2:	f002 fc3c 	bl	800343e <HAL_UART_Transmit>

                Ti = 0;
 8000bc6:	4b0e      	ldr	r3, [pc, #56]	; (8000c00 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	601a      	str	r2, [r3, #0]
                N = 0;
 8000bcc:	4b0d      	ldr	r3, [pc, #52]	; (8000c04 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	601a      	str	r2, [r3, #0]
        		count_overflow = 0;
 8000bd2:	4b09      	ldr	r3, [pc, #36]	; (8000bf8 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	601a      	str	r2, [r3, #0]

                HAL_TIM_Base_Stop_IT(&htim1);
 8000bd8:	4808      	ldr	r0, [pc, #32]	; (8000bfc <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8000bda:	f001 fc19 	bl	8002410 <HAL_TIM_Base_Stop_IT>
                HAL_TIM_Base_Start_IT(&htim1);
 8000bde:	4807      	ldr	r0, [pc, #28]	; (8000bfc <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8000be0:	f001 fbc4 	bl	800236c <HAL_TIM_Base_Start_IT>
        }
}
 8000be4:	bf00      	nop
 8000be6:	3708      	adds	r7, #8
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bdb0      	pop	{r4, r5, r7, pc}
 8000bec:	f3af 8000 	nop.w
 8000bf0:	00000000 	.word	0x00000000
 8000bf4:	41912a88 	.word	0x41912a88
 8000bf8:	20000348 	.word	0x20000348
 8000bfc:	200001fc 	.word	0x200001fc
 8000c00:	20000334 	.word	0x20000334
 8000c04:	20000338 	.word	0x20000338
 8000c08:	20000340 	.word	0x20000340
 8000c0c:	08006568 	.word	0x08006568
 8000c10:	200002d4 	.word	0x200002d4
 8000c14:	2000028c 	.word	0x2000028c

08000c18 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) // таймер захвата импульсов
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b083      	sub	sp, #12
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
    if(htim->Instance == TIM2)
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000c28:	d11f      	bne.n	8000c6a <HAL_TIM_IC_CaptureCallback+0x52>
    {
            if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) // RISING с LOW на HIGH
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	7f1b      	ldrb	r3, [r3, #28]
 8000c2e:	2b01      	cmp	r3, #1
 8000c30:	d11b      	bne.n	8000c6a <HAL_TIM_IC_CaptureCallback+0x52>
            {
            		TIM2->CNT = 0;
 8000c32:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000c36:	2200      	movs	r2, #0
 8000c38:	625a      	str	r2, [r3, #36]	; 0x24
            		period = TIM2->CCR1 + (65536 * count_overflow);//период
 8000c3a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000c3e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c40:	4b0c      	ldr	r3, [pc, #48]	; (8000c74 <HAL_TIM_IC_CaptureCallback+0x5c>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	041b      	lsls	r3, r3, #16
 8000c46:	4413      	add	r3, r2
 8000c48:	4a0b      	ldr	r2, [pc, #44]	; (8000c78 <HAL_TIM_IC_CaptureCallback+0x60>)
 8000c4a:	6013      	str	r3, [r2, #0]
            		count_overflow = 0;
 8000c4c:	4b09      	ldr	r3, [pc, #36]	; (8000c74 <HAL_TIM_IC_CaptureCallback+0x5c>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	601a      	str	r2, [r3, #0]
            		Ti = Ti + period;
 8000c52:	4b0a      	ldr	r3, [pc, #40]	; (8000c7c <HAL_TIM_IC_CaptureCallback+0x64>)
 8000c54:	681a      	ldr	r2, [r3, #0]
 8000c56:	4b08      	ldr	r3, [pc, #32]	; (8000c78 <HAL_TIM_IC_CaptureCallback+0x60>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	4413      	add	r3, r2
 8000c5c:	4a07      	ldr	r2, [pc, #28]	; (8000c7c <HAL_TIM_IC_CaptureCallback+0x64>)
 8000c5e:	6013      	str	r3, [r2, #0]
                    N++;
 8000c60:	4b07      	ldr	r3, [pc, #28]	; (8000c80 <HAL_TIM_IC_CaptureCallback+0x68>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	3301      	adds	r3, #1
 8000c66:	4a06      	ldr	r2, [pc, #24]	; (8000c80 <HAL_TIM_IC_CaptureCallback+0x68>)
 8000c68:	6013      	str	r3, [r2, #0]
            }
    }
}
 8000c6a:	bf00      	nop
 8000c6c:	370c      	adds	r7, #12
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bc80      	pop	{r7}
 8000c72:	4770      	bx	lr
 8000c74:	20000348 	.word	0x20000348
 8000c78:	200002d0 	.word	0x200002d0
 8000c7c:	20000334 	.word	0x20000334
 8000c80:	20000338 	.word	0x20000338

08000c84 <main>:
  * @brief  The application entry point.
  * @retval int
  */

int main(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c88:	f000 fbda 	bl	8001440 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c8c:	f000 f81c 	bl	8000cc8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c90:	f000 f980 	bl	8000f94 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000c94:	f000 f954 	bl	8000f40 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000c98:	f000 f8bc 	bl	8000e14 <MX_TIM2_Init>
  MX_TIM1_Init();
 8000c9c:	f000 f860 	bl	8000d60 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 8000ca0:	4807      	ldr	r0, [pc, #28]	; (8000cc0 <main+0x3c>)
 8000ca2:	f001 fb63 	bl	800236c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 8000ca6:	4807      	ldr	r0, [pc, #28]	; (8000cc4 <main+0x40>)
 8000ca8:	f001 fb60 	bl	800236c <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8000cac:	2100      	movs	r1, #0
 8000cae:	4805      	ldr	r0, [pc, #20]	; (8000cc4 <main+0x40>)
 8000cb0:	f001 fc34 	bl	800251c <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 8000cb4:	2104      	movs	r1, #4
 8000cb6:	4803      	ldr	r0, [pc, #12]	; (8000cc4 <main+0x40>)
 8000cb8:	f001 fc30 	bl	800251c <HAL_TIM_IC_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000cbc:	e7fe      	b.n	8000cbc <main+0x38>
 8000cbe:	bf00      	nop
 8000cc0:	200001fc 	.word	0x200001fc
 8000cc4:	20000244 	.word	0x20000244

08000cc8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b090      	sub	sp, #64	; 0x40
 8000ccc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cce:	f107 0318 	add.w	r3, r7, #24
 8000cd2:	2228      	movs	r2, #40	; 0x28
 8000cd4:	2100      	movs	r1, #0
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f002 fd46 	bl	8003768 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cdc:	1d3b      	adds	r3, r7, #4
 8000cde:	2200      	movs	r2, #0
 8000ce0:	601a      	str	r2, [r3, #0]
 8000ce2:	605a      	str	r2, [r3, #4]
 8000ce4:	609a      	str	r2, [r3, #8]
 8000ce6:	60da      	str	r2, [r3, #12]
 8000ce8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000cea:	2301      	movs	r3, #1
 8000cec:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000cee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000cf2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000cf8:	2301      	movs	r3, #1
 8000cfa:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cfc:	2302      	movs	r3, #2
 8000cfe:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d00:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d04:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000d06:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000d0a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d0c:	f107 0318 	add.w	r3, r7, #24
 8000d10:	4618      	mov	r0, r3
 8000d12:	f000 fe89 	bl	8001a28 <HAL_RCC_OscConfig>
 8000d16:	4603      	mov	r3, r0
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d001      	beq.n	8000d20 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000d1c:	f000 f972 	bl	8001004 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d20:	230f      	movs	r3, #15
 8000d22:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d24:	2302      	movs	r3, #2
 8000d26:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000d2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d30:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d32:	2300      	movs	r3, #0
 8000d34:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000d36:	1d3b      	adds	r3, r7, #4
 8000d38:	2102      	movs	r1, #2
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f001 f8f6 	bl	8001f2c <HAL_RCC_ClockConfig>
 8000d40:	4603      	mov	r3, r0
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d001      	beq.n	8000d4a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000d46:	f000 f95d 	bl	8001004 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO, RCC_MCO1SOURCE_HSE, RCC_MCODIV_1);
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	f04f 61c0 	mov.w	r1, #100663296	; 0x6000000
 8000d50:	2000      	movs	r0, #0
 8000d52:	f001 f9d5 	bl	8002100 <HAL_RCC_MCOConfig>
}
 8000d56:	bf00      	nop
 8000d58:	3740      	adds	r7, #64	; 0x40
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
	...

08000d60 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b086      	sub	sp, #24
 8000d64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d66:	f107 0308 	add.w	r3, r7, #8
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	601a      	str	r2, [r3, #0]
 8000d6e:	605a      	str	r2, [r3, #4]
 8000d70:	609a      	str	r2, [r3, #8]
 8000d72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d74:	463b      	mov	r3, r7
 8000d76:	2200      	movs	r2, #0
 8000d78:	601a      	str	r2, [r3, #0]
 8000d7a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000d7c:	4b23      	ldr	r3, [pc, #140]	; (8000e0c <MX_TIM1_Init+0xac>)
 8000d7e:	4a24      	ldr	r2, [pc, #144]	; (8000e10 <MX_TIM1_Init+0xb0>)
 8000d80:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7199;
 8000d82:	4b22      	ldr	r3, [pc, #136]	; (8000e0c <MX_TIM1_Init+0xac>)
 8000d84:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8000d88:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8000d8a:	4b20      	ldr	r3, [pc, #128]	; (8000e0c <MX_TIM1_Init+0xac>)
 8000d8c:	2210      	movs	r2, #16
 8000d8e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 8000d90:	4b1e      	ldr	r3, [pc, #120]	; (8000e0c <MX_TIM1_Init+0xac>)
 8000d92:	f242 720f 	movw	r2, #9999	; 0x270f
 8000d96:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d98:	4b1c      	ldr	r3, [pc, #112]	; (8000e0c <MX_TIM1_Init+0xac>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000d9e:	4b1b      	ldr	r3, [pc, #108]	; (8000e0c <MX_TIM1_Init+0xac>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000da4:	4b19      	ldr	r3, [pc, #100]	; (8000e0c <MX_TIM1_Init+0xac>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000daa:	4818      	ldr	r0, [pc, #96]	; (8000e0c <MX_TIM1_Init+0xac>)
 8000dac:	f001 fa8e 	bl	80022cc <HAL_TIM_Base_Init>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d001      	beq.n	8000dba <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000db6:	f000 f925 	bl	8001004 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000dba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000dbe:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000dc0:	f107 0308 	add.w	r3, r7, #8
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	4811      	ldr	r0, [pc, #68]	; (8000e0c <MX_TIM1_Init+0xac>)
 8000dc8:	f001 fea3 	bl	8002b12 <HAL_TIM_ConfigClockSource>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d001      	beq.n	8000dd6 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8000dd2:	f000 f917 	bl	8001004 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim1, TIM_OPMODE_SINGLE) != HAL_OK)
 8000dd6:	2108      	movs	r1, #8
 8000dd8:	480c      	ldr	r0, [pc, #48]	; (8000e0c <MX_TIM1_Init+0xac>)
 8000dda:	f001 fca5 	bl	8002728 <HAL_TIM_OnePulse_Init>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d001      	beq.n	8000de8 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 8000de4:	f000 f90e 	bl	8001004 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 8000de8:	2310      	movs	r3, #16
 8000dea:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8000dec:	2380      	movs	r3, #128	; 0x80
 8000dee:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000df0:	463b      	mov	r3, r7
 8000df2:	4619      	mov	r1, r3
 8000df4:	4805      	ldr	r0, [pc, #20]	; (8000e0c <MX_TIM1_Init+0xac>)
 8000df6:	f002 fa65 	bl	80032c4 <HAL_TIMEx_MasterConfigSynchronization>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d001      	beq.n	8000e04 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8000e00:	f000 f900 	bl	8001004 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000e04:	bf00      	nop
 8000e06:	3718      	adds	r7, #24
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}
 8000e0c:	200001fc 	.word	0x200001fc
 8000e10:	40012c00 	.word	0x40012c00

08000e14 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b090      	sub	sp, #64	; 0x40
 8000e18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e1a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000e1e:	2200      	movs	r2, #0
 8000e20:	601a      	str	r2, [r3, #0]
 8000e22:	605a      	str	r2, [r3, #4]
 8000e24:	609a      	str	r2, [r3, #8]
 8000e26:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000e28:	f107 031c 	add.w	r3, r7, #28
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	601a      	str	r2, [r3, #0]
 8000e30:	605a      	str	r2, [r3, #4]
 8000e32:	609a      	str	r2, [r3, #8]
 8000e34:	60da      	str	r2, [r3, #12]
 8000e36:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e38:	f107 0314 	add.w	r3, r7, #20
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	601a      	str	r2, [r3, #0]
 8000e40:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000e42:	1d3b      	adds	r3, r7, #4
 8000e44:	2200      	movs	r2, #0
 8000e46:	601a      	str	r2, [r3, #0]
 8000e48:	605a      	str	r2, [r3, #4]
 8000e4a:	609a      	str	r2, [r3, #8]
 8000e4c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000e4e:	4b3b      	ldr	r3, [pc, #236]	; (8000f3c <MX_TIM2_Init+0x128>)
 8000e50:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000e54:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000e56:	4b39      	ldr	r3, [pc, #228]	; (8000f3c <MX_TIM2_Init+0x128>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e5c:	4b37      	ldr	r3, [pc, #220]	; (8000f3c <MX_TIM2_Init+0x128>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000e62:	4b36      	ldr	r3, [pc, #216]	; (8000f3c <MX_TIM2_Init+0x128>)
 8000e64:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000e68:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e6a:	4b34      	ldr	r3, [pc, #208]	; (8000f3c <MX_TIM2_Init+0x128>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000e70:	4b32      	ldr	r3, [pc, #200]	; (8000f3c <MX_TIM2_Init+0x128>)
 8000e72:	2280      	movs	r2, #128	; 0x80
 8000e74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000e76:	4831      	ldr	r0, [pc, #196]	; (8000f3c <MX_TIM2_Init+0x128>)
 8000e78:	f001 fa28 	bl	80022cc <HAL_TIM_Base_Init>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d001      	beq.n	8000e86 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000e82:	f000 f8bf 	bl	8001004 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e86:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e8a:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000e8c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000e90:	4619      	mov	r1, r3
 8000e92:	482a      	ldr	r0, [pc, #168]	; (8000f3c <MX_TIM2_Init+0x128>)
 8000e94:	f001 fe3d 	bl	8002b12 <HAL_TIM_ConfigClockSource>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d001      	beq.n	8000ea2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000e9e:	f000 f8b1 	bl	8001004 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000ea2:	4826      	ldr	r0, [pc, #152]	; (8000f3c <MX_TIM2_Init+0x128>)
 8000ea4:	f001 fae2 	bl	800246c <HAL_TIM_IC_Init>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d001      	beq.n	8000eb2 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8000eae:	f000 f8a9 	bl	8001004 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 8000eb2:	2305      	movs	r3, #5
 8000eb4:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8000eba:	f107 031c 	add.w	r3, r7, #28
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	481e      	ldr	r0, [pc, #120]	; (8000f3c <MX_TIM2_Init+0x128>)
 8000ec2:	f001 feea 	bl	8002c9a <HAL_TIM_SlaveConfigSynchro>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d001      	beq.n	8000ed0 <MX_TIM2_Init+0xbc>
  {
    Error_Handler();
 8000ecc:	f000 f89a 	bl	8001004 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000ed8:	f107 0314 	add.w	r3, r7, #20
 8000edc:	4619      	mov	r1, r3
 8000ede:	4817      	ldr	r0, [pc, #92]	; (8000f3c <MX_TIM2_Init+0x128>)
 8000ee0:	f002 f9f0 	bl	80032c4 <HAL_TIMEx_MasterConfigSynchronization>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d001      	beq.n	8000eee <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8000eea:	f000 f88b 	bl	8001004 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8000efa:	2300      	movs	r3, #0
 8000efc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000efe:	1d3b      	adds	r3, r7, #4
 8000f00:	2200      	movs	r2, #0
 8000f02:	4619      	mov	r1, r3
 8000f04:	480d      	ldr	r0, [pc, #52]	; (8000f3c <MX_TIM2_Init+0x128>)
 8000f06:	f001 fd70 	bl	80029ea <HAL_TIM_IC_ConfigChannel>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d001      	beq.n	8000f14 <MX_TIM2_Init+0x100>
  {
    Error_Handler();
 8000f10:	f000 f878 	bl	8001004 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8000f14:	2302      	movs	r3, #2
 8000f16:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8000f18:	2302      	movs	r3, #2
 8000f1a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000f1c:	1d3b      	adds	r3, r7, #4
 8000f1e:	2204      	movs	r2, #4
 8000f20:	4619      	mov	r1, r3
 8000f22:	4806      	ldr	r0, [pc, #24]	; (8000f3c <MX_TIM2_Init+0x128>)
 8000f24:	f001 fd61 	bl	80029ea <HAL_TIM_IC_ConfigChannel>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <MX_TIM2_Init+0x11e>
  {
    Error_Handler();
 8000f2e:	f000 f869 	bl	8001004 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000f32:	bf00      	nop
 8000f34:	3740      	adds	r7, #64	; 0x40
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	20000244 	.word	0x20000244

08000f40 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000f44:	4b11      	ldr	r3, [pc, #68]	; (8000f8c <MX_USART1_UART_Init+0x4c>)
 8000f46:	4a12      	ldr	r2, [pc, #72]	; (8000f90 <MX_USART1_UART_Init+0x50>)
 8000f48:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000f4a:	4b10      	ldr	r3, [pc, #64]	; (8000f8c <MX_USART1_UART_Init+0x4c>)
 8000f4c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000f50:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000f52:	4b0e      	ldr	r3, [pc, #56]	; (8000f8c <MX_USART1_UART_Init+0x4c>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000f58:	4b0c      	ldr	r3, [pc, #48]	; (8000f8c <MX_USART1_UART_Init+0x4c>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000f5e:	4b0b      	ldr	r3, [pc, #44]	; (8000f8c <MX_USART1_UART_Init+0x4c>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000f64:	4b09      	ldr	r3, [pc, #36]	; (8000f8c <MX_USART1_UART_Init+0x4c>)
 8000f66:	220c      	movs	r2, #12
 8000f68:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f6a:	4b08      	ldr	r3, [pc, #32]	; (8000f8c <MX_USART1_UART_Init+0x4c>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f70:	4b06      	ldr	r3, [pc, #24]	; (8000f8c <MX_USART1_UART_Init+0x4c>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000f76:	4805      	ldr	r0, [pc, #20]	; (8000f8c <MX_USART1_UART_Init+0x4c>)
 8000f78:	f002 fa14 	bl	80033a4 <HAL_UART_Init>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000f82:	f000 f83f 	bl	8001004 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000f86:	bf00      	nop
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	2000028c 	.word	0x2000028c
 8000f90:	40013800 	.word	0x40013800

08000f94 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b086      	sub	sp, #24
 8000f98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f9a:	f107 0308 	add.w	r3, r7, #8
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	601a      	str	r2, [r3, #0]
 8000fa2:	605a      	str	r2, [r3, #4]
 8000fa4:	609a      	str	r2, [r3, #8]
 8000fa6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fa8:	4b14      	ldr	r3, [pc, #80]	; (8000ffc <MX_GPIO_Init+0x68>)
 8000faa:	699b      	ldr	r3, [r3, #24]
 8000fac:	4a13      	ldr	r2, [pc, #76]	; (8000ffc <MX_GPIO_Init+0x68>)
 8000fae:	f043 0320 	orr.w	r3, r3, #32
 8000fb2:	6193      	str	r3, [r2, #24]
 8000fb4:	4b11      	ldr	r3, [pc, #68]	; (8000ffc <MX_GPIO_Init+0x68>)
 8000fb6:	699b      	ldr	r3, [r3, #24]
 8000fb8:	f003 0320 	and.w	r3, r3, #32
 8000fbc:	607b      	str	r3, [r7, #4]
 8000fbe:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fc0:	4b0e      	ldr	r3, [pc, #56]	; (8000ffc <MX_GPIO_Init+0x68>)
 8000fc2:	699b      	ldr	r3, [r3, #24]
 8000fc4:	4a0d      	ldr	r2, [pc, #52]	; (8000ffc <MX_GPIO_Init+0x68>)
 8000fc6:	f043 0304 	orr.w	r3, r3, #4
 8000fca:	6193      	str	r3, [r2, #24]
 8000fcc:	4b0b      	ldr	r3, [pc, #44]	; (8000ffc <MX_GPIO_Init+0x68>)
 8000fce:	699b      	ldr	r3, [r3, #24]
 8000fd0:	f003 0304 	and.w	r3, r3, #4
 8000fd4:	603b      	str	r3, [r7, #0]
 8000fd6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000fd8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000fdc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fde:	2302      	movs	r3, #2
 8000fe0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fe2:	2303      	movs	r3, #3
 8000fe4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fe6:	f107 0308 	add.w	r3, r7, #8
 8000fea:	4619      	mov	r1, r3
 8000fec:	4804      	ldr	r0, [pc, #16]	; (8001000 <MX_GPIO_Init+0x6c>)
 8000fee:	f000 fb97 	bl	8001720 <HAL_GPIO_Init>

}
 8000ff2:	bf00      	nop
 8000ff4:	3718      	adds	r7, #24
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	40021000 	.word	0x40021000
 8001000:	40010800 	.word	0x40010800

08001004 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001008:	b672      	cpsid	i
}
 800100a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800100c:	e7fe      	b.n	800100c <Error_Handler+0x8>
	...

08001010 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001010:	b480      	push	{r7}
 8001012:	b085      	sub	sp, #20
 8001014:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001016:	4b15      	ldr	r3, [pc, #84]	; (800106c <HAL_MspInit+0x5c>)
 8001018:	699b      	ldr	r3, [r3, #24]
 800101a:	4a14      	ldr	r2, [pc, #80]	; (800106c <HAL_MspInit+0x5c>)
 800101c:	f043 0301 	orr.w	r3, r3, #1
 8001020:	6193      	str	r3, [r2, #24]
 8001022:	4b12      	ldr	r3, [pc, #72]	; (800106c <HAL_MspInit+0x5c>)
 8001024:	699b      	ldr	r3, [r3, #24]
 8001026:	f003 0301 	and.w	r3, r3, #1
 800102a:	60bb      	str	r3, [r7, #8]
 800102c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800102e:	4b0f      	ldr	r3, [pc, #60]	; (800106c <HAL_MspInit+0x5c>)
 8001030:	69db      	ldr	r3, [r3, #28]
 8001032:	4a0e      	ldr	r2, [pc, #56]	; (800106c <HAL_MspInit+0x5c>)
 8001034:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001038:	61d3      	str	r3, [r2, #28]
 800103a:	4b0c      	ldr	r3, [pc, #48]	; (800106c <HAL_MspInit+0x5c>)
 800103c:	69db      	ldr	r3, [r3, #28]
 800103e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001042:	607b      	str	r3, [r7, #4]
 8001044:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001046:	4b0a      	ldr	r3, [pc, #40]	; (8001070 <HAL_MspInit+0x60>)
 8001048:	685b      	ldr	r3, [r3, #4]
 800104a:	60fb      	str	r3, [r7, #12]
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001052:	60fb      	str	r3, [r7, #12]
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800105a:	60fb      	str	r3, [r7, #12]
 800105c:	4a04      	ldr	r2, [pc, #16]	; (8001070 <HAL_MspInit+0x60>)
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001062:	bf00      	nop
 8001064:	3714      	adds	r7, #20
 8001066:	46bd      	mov	sp, r7
 8001068:	bc80      	pop	{r7}
 800106a:	4770      	bx	lr
 800106c:	40021000 	.word	0x40021000
 8001070:	40010000 	.word	0x40010000

08001074 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b08a      	sub	sp, #40	; 0x28
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800107c:	f107 0318 	add.w	r3, r7, #24
 8001080:	2200      	movs	r2, #0
 8001082:	601a      	str	r2, [r3, #0]
 8001084:	605a      	str	r2, [r3, #4]
 8001086:	609a      	str	r2, [r3, #8]
 8001088:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM1)
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4a2a      	ldr	r2, [pc, #168]	; (8001138 <HAL_TIM_Base_MspInit+0xc4>)
 8001090:	4293      	cmp	r3, r2
 8001092:	d11c      	bne.n	80010ce <HAL_TIM_Base_MspInit+0x5a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001094:	4b29      	ldr	r3, [pc, #164]	; (800113c <HAL_TIM_Base_MspInit+0xc8>)
 8001096:	699b      	ldr	r3, [r3, #24]
 8001098:	4a28      	ldr	r2, [pc, #160]	; (800113c <HAL_TIM_Base_MspInit+0xc8>)
 800109a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800109e:	6193      	str	r3, [r2, #24]
 80010a0:	4b26      	ldr	r3, [pc, #152]	; (800113c <HAL_TIM_Base_MspInit+0xc8>)
 80010a2:	699b      	ldr	r3, [r3, #24]
 80010a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80010a8:	617b      	str	r3, [r7, #20]
 80010aa:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 80010ac:	2200      	movs	r2, #0
 80010ae:	2100      	movs	r1, #0
 80010b0:	2019      	movs	r0, #25
 80010b2:	f000 fafe 	bl	80016b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80010b6:	2019      	movs	r0, #25
 80010b8:	f000 fb17 	bl	80016ea <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80010bc:	2200      	movs	r2, #0
 80010be:	2100      	movs	r1, #0
 80010c0:	201b      	movs	r0, #27
 80010c2:	f000 faf6 	bl	80016b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80010c6:	201b      	movs	r0, #27
 80010c8:	f000 fb0f 	bl	80016ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80010cc:	e030      	b.n	8001130 <HAL_TIM_Base_MspInit+0xbc>
  else if(htim_base->Instance==TIM2)
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80010d6:	d12b      	bne.n	8001130 <HAL_TIM_Base_MspInit+0xbc>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80010d8:	4b18      	ldr	r3, [pc, #96]	; (800113c <HAL_TIM_Base_MspInit+0xc8>)
 80010da:	69db      	ldr	r3, [r3, #28]
 80010dc:	4a17      	ldr	r2, [pc, #92]	; (800113c <HAL_TIM_Base_MspInit+0xc8>)
 80010de:	f043 0301 	orr.w	r3, r3, #1
 80010e2:	61d3      	str	r3, [r2, #28]
 80010e4:	4b15      	ldr	r3, [pc, #84]	; (800113c <HAL_TIM_Base_MspInit+0xc8>)
 80010e6:	69db      	ldr	r3, [r3, #28]
 80010e8:	f003 0301 	and.w	r3, r3, #1
 80010ec:	613b      	str	r3, [r7, #16]
 80010ee:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010f0:	4b12      	ldr	r3, [pc, #72]	; (800113c <HAL_TIM_Base_MspInit+0xc8>)
 80010f2:	699b      	ldr	r3, [r3, #24]
 80010f4:	4a11      	ldr	r2, [pc, #68]	; (800113c <HAL_TIM_Base_MspInit+0xc8>)
 80010f6:	f043 0304 	orr.w	r3, r3, #4
 80010fa:	6193      	str	r3, [r2, #24]
 80010fc:	4b0f      	ldr	r3, [pc, #60]	; (800113c <HAL_TIM_Base_MspInit+0xc8>)
 80010fe:	699b      	ldr	r3, [r3, #24]
 8001100:	f003 0304 	and.w	r3, r3, #4
 8001104:	60fb      	str	r3, [r7, #12]
 8001106:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001108:	2301      	movs	r3, #1
 800110a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800110c:	2300      	movs	r3, #0
 800110e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001110:	2300      	movs	r3, #0
 8001112:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001114:	f107 0318 	add.w	r3, r7, #24
 8001118:	4619      	mov	r1, r3
 800111a:	4809      	ldr	r0, [pc, #36]	; (8001140 <HAL_TIM_Base_MspInit+0xcc>)
 800111c:	f000 fb00 	bl	8001720 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001120:	2200      	movs	r2, #0
 8001122:	2100      	movs	r1, #0
 8001124:	201c      	movs	r0, #28
 8001126:	f000 fac4 	bl	80016b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800112a:	201c      	movs	r0, #28
 800112c:	f000 fadd 	bl	80016ea <HAL_NVIC_EnableIRQ>
}
 8001130:	bf00      	nop
 8001132:	3728      	adds	r7, #40	; 0x28
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	40012c00 	.word	0x40012c00
 800113c:	40021000 	.word	0x40021000
 8001140:	40010800 	.word	0x40010800

08001144 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b088      	sub	sp, #32
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800114c:	f107 0310 	add.w	r3, r7, #16
 8001150:	2200      	movs	r2, #0
 8001152:	601a      	str	r2, [r3, #0]
 8001154:	605a      	str	r2, [r3, #4]
 8001156:	609a      	str	r2, [r3, #8]
 8001158:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	4a1c      	ldr	r2, [pc, #112]	; (80011d0 <HAL_UART_MspInit+0x8c>)
 8001160:	4293      	cmp	r3, r2
 8001162:	d131      	bne.n	80011c8 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001164:	4b1b      	ldr	r3, [pc, #108]	; (80011d4 <HAL_UART_MspInit+0x90>)
 8001166:	699b      	ldr	r3, [r3, #24]
 8001168:	4a1a      	ldr	r2, [pc, #104]	; (80011d4 <HAL_UART_MspInit+0x90>)
 800116a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800116e:	6193      	str	r3, [r2, #24]
 8001170:	4b18      	ldr	r3, [pc, #96]	; (80011d4 <HAL_UART_MspInit+0x90>)
 8001172:	699b      	ldr	r3, [r3, #24]
 8001174:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001178:	60fb      	str	r3, [r7, #12]
 800117a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800117c:	4b15      	ldr	r3, [pc, #84]	; (80011d4 <HAL_UART_MspInit+0x90>)
 800117e:	699b      	ldr	r3, [r3, #24]
 8001180:	4a14      	ldr	r2, [pc, #80]	; (80011d4 <HAL_UART_MspInit+0x90>)
 8001182:	f043 0304 	orr.w	r3, r3, #4
 8001186:	6193      	str	r3, [r2, #24]
 8001188:	4b12      	ldr	r3, [pc, #72]	; (80011d4 <HAL_UART_MspInit+0x90>)
 800118a:	699b      	ldr	r3, [r3, #24]
 800118c:	f003 0304 	and.w	r3, r3, #4
 8001190:	60bb      	str	r3, [r7, #8]
 8001192:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001194:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001198:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800119a:	2302      	movs	r3, #2
 800119c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800119e:	2303      	movs	r3, #3
 80011a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011a2:	f107 0310 	add.w	r3, r7, #16
 80011a6:	4619      	mov	r1, r3
 80011a8:	480b      	ldr	r0, [pc, #44]	; (80011d8 <HAL_UART_MspInit+0x94>)
 80011aa:	f000 fab9 	bl	8001720 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80011ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011b4:	2300      	movs	r3, #0
 80011b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b8:	2300      	movs	r3, #0
 80011ba:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011bc:	f107 0310 	add.w	r3, r7, #16
 80011c0:	4619      	mov	r1, r3
 80011c2:	4805      	ldr	r0, [pc, #20]	; (80011d8 <HAL_UART_MspInit+0x94>)
 80011c4:	f000 faac 	bl	8001720 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80011c8:	bf00      	nop
 80011ca:	3720      	adds	r7, #32
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	40013800 	.word	0x40013800
 80011d4:	40021000 	.word	0x40021000
 80011d8:	40010800 	.word	0x40010800

080011dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80011e0:	e7fe      	b.n	80011e0 <NMI_Handler+0x4>

080011e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011e2:	b480      	push	{r7}
 80011e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011e6:	e7fe      	b.n	80011e6 <HardFault_Handler+0x4>

080011e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011ec:	e7fe      	b.n	80011ec <MemManage_Handler+0x4>

080011ee <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011ee:	b480      	push	{r7}
 80011f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011f2:	e7fe      	b.n	80011f2 <BusFault_Handler+0x4>

080011f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011f8:	e7fe      	b.n	80011f8 <UsageFault_Handler+0x4>

080011fa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011fa:	b480      	push	{r7}
 80011fc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011fe:	bf00      	nop
 8001200:	46bd      	mov	sp, r7
 8001202:	bc80      	pop	{r7}
 8001204:	4770      	bx	lr

08001206 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001206:	b480      	push	{r7}
 8001208:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800120a:	bf00      	nop
 800120c:	46bd      	mov	sp, r7
 800120e:	bc80      	pop	{r7}
 8001210:	4770      	bx	lr

08001212 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001212:	b480      	push	{r7}
 8001214:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001216:	bf00      	nop
 8001218:	46bd      	mov	sp, r7
 800121a:	bc80      	pop	{r7}
 800121c:	4770      	bx	lr

0800121e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800121e:	b580      	push	{r7, lr}
 8001220:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001222:	f000 f953 	bl	80014cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001226:	bf00      	nop
 8001228:	bd80      	pop	{r7, pc}
	...

0800122c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001230:	4802      	ldr	r0, [pc, #8]	; (800123c <TIM1_UP_IRQHandler+0x10>)
 8001232:	f001 fad2 	bl	80027da <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001236:	bf00      	nop
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	200001fc 	.word	0x200001fc

08001240 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001244:	4802      	ldr	r0, [pc, #8]	; (8001250 <TIM1_CC_IRQHandler+0x10>)
 8001246:	f001 fac8 	bl	80027da <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800124a:	bf00      	nop
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	200001fc 	.word	0x200001fc

08001254 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001258:	4802      	ldr	r0, [pc, #8]	; (8001264 <TIM2_IRQHandler+0x10>)
 800125a:	f001 fabe 	bl	80027da <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800125e:	bf00      	nop
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	20000244 	.word	0x20000244

08001268 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001268:	b480      	push	{r7}
 800126a:	af00      	add	r7, sp, #0
	return 1;
 800126c:	2301      	movs	r3, #1
}
 800126e:	4618      	mov	r0, r3
 8001270:	46bd      	mov	sp, r7
 8001272:	bc80      	pop	{r7}
 8001274:	4770      	bx	lr

08001276 <_kill>:

int _kill(int pid, int sig)
{
 8001276:	b580      	push	{r7, lr}
 8001278:	b082      	sub	sp, #8
 800127a:	af00      	add	r7, sp, #0
 800127c:	6078      	str	r0, [r7, #4]
 800127e:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001280:	f002 fa48 	bl	8003714 <__errno>
 8001284:	4603      	mov	r3, r0
 8001286:	2216      	movs	r2, #22
 8001288:	601a      	str	r2, [r3, #0]
	return -1;
 800128a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800128e:	4618      	mov	r0, r3
 8001290:	3708      	adds	r7, #8
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}

08001296 <_exit>:

void _exit (int status)
{
 8001296:	b580      	push	{r7, lr}
 8001298:	b082      	sub	sp, #8
 800129a:	af00      	add	r7, sp, #0
 800129c:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800129e:	f04f 31ff 	mov.w	r1, #4294967295
 80012a2:	6878      	ldr	r0, [r7, #4]
 80012a4:	f7ff ffe7 	bl	8001276 <_kill>
	while (1) {}		/* Make sure we hang here */
 80012a8:	e7fe      	b.n	80012a8 <_exit+0x12>

080012aa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80012aa:	b580      	push	{r7, lr}
 80012ac:	b086      	sub	sp, #24
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	60f8      	str	r0, [r7, #12]
 80012b2:	60b9      	str	r1, [r7, #8]
 80012b4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012b6:	2300      	movs	r3, #0
 80012b8:	617b      	str	r3, [r7, #20]
 80012ba:	e00a      	b.n	80012d2 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80012bc:	f3af 8000 	nop.w
 80012c0:	4601      	mov	r1, r0
 80012c2:	68bb      	ldr	r3, [r7, #8]
 80012c4:	1c5a      	adds	r2, r3, #1
 80012c6:	60ba      	str	r2, [r7, #8]
 80012c8:	b2ca      	uxtb	r2, r1
 80012ca:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012cc:	697b      	ldr	r3, [r7, #20]
 80012ce:	3301      	adds	r3, #1
 80012d0:	617b      	str	r3, [r7, #20]
 80012d2:	697a      	ldr	r2, [r7, #20]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	429a      	cmp	r2, r3
 80012d8:	dbf0      	blt.n	80012bc <_read+0x12>
	}

return len;
 80012da:	687b      	ldr	r3, [r7, #4]
}
 80012dc:	4618      	mov	r0, r3
 80012de:	3718      	adds	r7, #24
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}

080012e4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b086      	sub	sp, #24
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	60f8      	str	r0, [r7, #12]
 80012ec:	60b9      	str	r1, [r7, #8]
 80012ee:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012f0:	2300      	movs	r3, #0
 80012f2:	617b      	str	r3, [r7, #20]
 80012f4:	e009      	b.n	800130a <_write+0x26>
	{
		__io_putchar(*ptr++);
 80012f6:	68bb      	ldr	r3, [r7, #8]
 80012f8:	1c5a      	adds	r2, r3, #1
 80012fa:	60ba      	str	r2, [r7, #8]
 80012fc:	781b      	ldrb	r3, [r3, #0]
 80012fe:	4618      	mov	r0, r3
 8001300:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001304:	697b      	ldr	r3, [r7, #20]
 8001306:	3301      	adds	r3, #1
 8001308:	617b      	str	r3, [r7, #20]
 800130a:	697a      	ldr	r2, [r7, #20]
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	429a      	cmp	r2, r3
 8001310:	dbf1      	blt.n	80012f6 <_write+0x12>
	}
	return len;
 8001312:	687b      	ldr	r3, [r7, #4]
}
 8001314:	4618      	mov	r0, r3
 8001316:	3718      	adds	r7, #24
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}

0800131c <_close>:

int _close(int file)
{
 800131c:	b480      	push	{r7}
 800131e:	b083      	sub	sp, #12
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
	return -1;
 8001324:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001328:	4618      	mov	r0, r3
 800132a:	370c      	adds	r7, #12
 800132c:	46bd      	mov	sp, r7
 800132e:	bc80      	pop	{r7}
 8001330:	4770      	bx	lr

08001332 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001332:	b480      	push	{r7}
 8001334:	b083      	sub	sp, #12
 8001336:	af00      	add	r7, sp, #0
 8001338:	6078      	str	r0, [r7, #4]
 800133a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001342:	605a      	str	r2, [r3, #4]
	return 0;
 8001344:	2300      	movs	r3, #0
}
 8001346:	4618      	mov	r0, r3
 8001348:	370c      	adds	r7, #12
 800134a:	46bd      	mov	sp, r7
 800134c:	bc80      	pop	{r7}
 800134e:	4770      	bx	lr

08001350 <_isatty>:

int _isatty(int file)
{
 8001350:	b480      	push	{r7}
 8001352:	b083      	sub	sp, #12
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
	return 1;
 8001358:	2301      	movs	r3, #1
}
 800135a:	4618      	mov	r0, r3
 800135c:	370c      	adds	r7, #12
 800135e:	46bd      	mov	sp, r7
 8001360:	bc80      	pop	{r7}
 8001362:	4770      	bx	lr

08001364 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001364:	b480      	push	{r7}
 8001366:	b085      	sub	sp, #20
 8001368:	af00      	add	r7, sp, #0
 800136a:	60f8      	str	r0, [r7, #12]
 800136c:	60b9      	str	r1, [r7, #8]
 800136e:	607a      	str	r2, [r7, #4]
	return 0;
 8001370:	2300      	movs	r3, #0
}
 8001372:	4618      	mov	r0, r3
 8001374:	3714      	adds	r7, #20
 8001376:	46bd      	mov	sp, r7
 8001378:	bc80      	pop	{r7}
 800137a:	4770      	bx	lr

0800137c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b086      	sub	sp, #24
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001384:	4a14      	ldr	r2, [pc, #80]	; (80013d8 <_sbrk+0x5c>)
 8001386:	4b15      	ldr	r3, [pc, #84]	; (80013dc <_sbrk+0x60>)
 8001388:	1ad3      	subs	r3, r2, r3
 800138a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800138c:	697b      	ldr	r3, [r7, #20]
 800138e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001390:	4b13      	ldr	r3, [pc, #76]	; (80013e0 <_sbrk+0x64>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d102      	bne.n	800139e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001398:	4b11      	ldr	r3, [pc, #68]	; (80013e0 <_sbrk+0x64>)
 800139a:	4a12      	ldr	r2, [pc, #72]	; (80013e4 <_sbrk+0x68>)
 800139c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800139e:	4b10      	ldr	r3, [pc, #64]	; (80013e0 <_sbrk+0x64>)
 80013a0:	681a      	ldr	r2, [r3, #0]
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	4413      	add	r3, r2
 80013a6:	693a      	ldr	r2, [r7, #16]
 80013a8:	429a      	cmp	r2, r3
 80013aa:	d207      	bcs.n	80013bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013ac:	f002 f9b2 	bl	8003714 <__errno>
 80013b0:	4603      	mov	r3, r0
 80013b2:	220c      	movs	r2, #12
 80013b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013b6:	f04f 33ff 	mov.w	r3, #4294967295
 80013ba:	e009      	b.n	80013d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013bc:	4b08      	ldr	r3, [pc, #32]	; (80013e0 <_sbrk+0x64>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013c2:	4b07      	ldr	r3, [pc, #28]	; (80013e0 <_sbrk+0x64>)
 80013c4:	681a      	ldr	r2, [r3, #0]
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	4413      	add	r3, r2
 80013ca:	4a05      	ldr	r2, [pc, #20]	; (80013e0 <_sbrk+0x64>)
 80013cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013ce:	68fb      	ldr	r3, [r7, #12]
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	3718      	adds	r7, #24
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	20005000 	.word	0x20005000
 80013dc:	00000400 	.word	0x00000400
 80013e0:	2000034c 	.word	0x2000034c
 80013e4:	20000368 	.word	0x20000368

080013e8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013ec:	bf00      	nop
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bc80      	pop	{r7}
 80013f2:	4770      	bx	lr

080013f4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013f4:	480c      	ldr	r0, [pc, #48]	; (8001428 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80013f6:	490d      	ldr	r1, [pc, #52]	; (800142c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80013f8:	4a0d      	ldr	r2, [pc, #52]	; (8001430 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80013fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013fc:	e002      	b.n	8001404 <LoopCopyDataInit>

080013fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001400:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001402:	3304      	adds	r3, #4

08001404 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001404:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001406:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001408:	d3f9      	bcc.n	80013fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800140a:	4a0a      	ldr	r2, [pc, #40]	; (8001434 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800140c:	4c0a      	ldr	r4, [pc, #40]	; (8001438 <LoopFillZerobss+0x22>)
  movs r3, #0
 800140e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001410:	e001      	b.n	8001416 <LoopFillZerobss>

08001412 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001412:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001414:	3204      	adds	r2, #4

08001416 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001416:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001418:	d3fb      	bcc.n	8001412 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800141a:	f7ff ffe5 	bl	80013e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800141e:	f002 f97f 	bl	8003720 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001422:	f7ff fc2f 	bl	8000c84 <main>
  bx lr
 8001426:	4770      	bx	lr
  ldr r0, =_sdata
 8001428:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800142c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001430:	0800697c 	.word	0x0800697c
  ldr r2, =_sbss
 8001434:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001438:	20000364 	.word	0x20000364

0800143c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800143c:	e7fe      	b.n	800143c <ADC1_2_IRQHandler>
	...

08001440 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001444:	4b08      	ldr	r3, [pc, #32]	; (8001468 <HAL_Init+0x28>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a07      	ldr	r2, [pc, #28]	; (8001468 <HAL_Init+0x28>)
 800144a:	f043 0310 	orr.w	r3, r3, #16
 800144e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001450:	2003      	movs	r0, #3
 8001452:	f000 f923 	bl	800169c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001456:	200f      	movs	r0, #15
 8001458:	f000 f808 	bl	800146c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800145c:	f7ff fdd8 	bl	8001010 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001460:	2300      	movs	r3, #0
}
 8001462:	4618      	mov	r0, r3
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	40022000 	.word	0x40022000

0800146c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001474:	4b12      	ldr	r3, [pc, #72]	; (80014c0 <HAL_InitTick+0x54>)
 8001476:	681a      	ldr	r2, [r3, #0]
 8001478:	4b12      	ldr	r3, [pc, #72]	; (80014c4 <HAL_InitTick+0x58>)
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	4619      	mov	r1, r3
 800147e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001482:	fbb3 f3f1 	udiv	r3, r3, r1
 8001486:	fbb2 f3f3 	udiv	r3, r2, r3
 800148a:	4618      	mov	r0, r3
 800148c:	f000 f93b 	bl	8001706 <HAL_SYSTICK_Config>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001496:	2301      	movs	r3, #1
 8001498:	e00e      	b.n	80014b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	2b0f      	cmp	r3, #15
 800149e:	d80a      	bhi.n	80014b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014a0:	2200      	movs	r2, #0
 80014a2:	6879      	ldr	r1, [r7, #4]
 80014a4:	f04f 30ff 	mov.w	r0, #4294967295
 80014a8:	f000 f903 	bl	80016b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014ac:	4a06      	ldr	r2, [pc, #24]	; (80014c8 <HAL_InitTick+0x5c>)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014b2:	2300      	movs	r3, #0
 80014b4:	e000      	b.n	80014b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014b6:	2301      	movs	r3, #1
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3708      	adds	r7, #8
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	20000000 	.word	0x20000000
 80014c4:	20000008 	.word	0x20000008
 80014c8:	20000004 	.word	0x20000004

080014cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014d0:	4b05      	ldr	r3, [pc, #20]	; (80014e8 <HAL_IncTick+0x1c>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	461a      	mov	r2, r3
 80014d6:	4b05      	ldr	r3, [pc, #20]	; (80014ec <HAL_IncTick+0x20>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	4413      	add	r3, r2
 80014dc:	4a03      	ldr	r2, [pc, #12]	; (80014ec <HAL_IncTick+0x20>)
 80014de:	6013      	str	r3, [r2, #0]
}
 80014e0:	bf00      	nop
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bc80      	pop	{r7}
 80014e6:	4770      	bx	lr
 80014e8:	20000008 	.word	0x20000008
 80014ec:	20000350 	.word	0x20000350

080014f0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
  return uwTick;
 80014f4:	4b02      	ldr	r3, [pc, #8]	; (8001500 <HAL_GetTick+0x10>)
 80014f6:	681b      	ldr	r3, [r3, #0]
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bc80      	pop	{r7}
 80014fe:	4770      	bx	lr
 8001500:	20000350 	.word	0x20000350

08001504 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001504:	b480      	push	{r7}
 8001506:	b085      	sub	sp, #20
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	f003 0307 	and.w	r3, r3, #7
 8001512:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001514:	4b0c      	ldr	r3, [pc, #48]	; (8001548 <__NVIC_SetPriorityGrouping+0x44>)
 8001516:	68db      	ldr	r3, [r3, #12]
 8001518:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800151a:	68ba      	ldr	r2, [r7, #8]
 800151c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001520:	4013      	ands	r3, r2
 8001522:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001528:	68bb      	ldr	r3, [r7, #8]
 800152a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800152c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001530:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001534:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001536:	4a04      	ldr	r2, [pc, #16]	; (8001548 <__NVIC_SetPriorityGrouping+0x44>)
 8001538:	68bb      	ldr	r3, [r7, #8]
 800153a:	60d3      	str	r3, [r2, #12]
}
 800153c:	bf00      	nop
 800153e:	3714      	adds	r7, #20
 8001540:	46bd      	mov	sp, r7
 8001542:	bc80      	pop	{r7}
 8001544:	4770      	bx	lr
 8001546:	bf00      	nop
 8001548:	e000ed00 	.word	0xe000ed00

0800154c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800154c:	b480      	push	{r7}
 800154e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001550:	4b04      	ldr	r3, [pc, #16]	; (8001564 <__NVIC_GetPriorityGrouping+0x18>)
 8001552:	68db      	ldr	r3, [r3, #12]
 8001554:	0a1b      	lsrs	r3, r3, #8
 8001556:	f003 0307 	and.w	r3, r3, #7
}
 800155a:	4618      	mov	r0, r3
 800155c:	46bd      	mov	sp, r7
 800155e:	bc80      	pop	{r7}
 8001560:	4770      	bx	lr
 8001562:	bf00      	nop
 8001564:	e000ed00 	.word	0xe000ed00

08001568 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
 800156e:	4603      	mov	r3, r0
 8001570:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001572:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001576:	2b00      	cmp	r3, #0
 8001578:	db0b      	blt.n	8001592 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800157a:	79fb      	ldrb	r3, [r7, #7]
 800157c:	f003 021f 	and.w	r2, r3, #31
 8001580:	4906      	ldr	r1, [pc, #24]	; (800159c <__NVIC_EnableIRQ+0x34>)
 8001582:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001586:	095b      	lsrs	r3, r3, #5
 8001588:	2001      	movs	r0, #1
 800158a:	fa00 f202 	lsl.w	r2, r0, r2
 800158e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001592:	bf00      	nop
 8001594:	370c      	adds	r7, #12
 8001596:	46bd      	mov	sp, r7
 8001598:	bc80      	pop	{r7}
 800159a:	4770      	bx	lr
 800159c:	e000e100 	.word	0xe000e100

080015a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b083      	sub	sp, #12
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	4603      	mov	r3, r0
 80015a8:	6039      	str	r1, [r7, #0]
 80015aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	db0a      	blt.n	80015ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	b2da      	uxtb	r2, r3
 80015b8:	490c      	ldr	r1, [pc, #48]	; (80015ec <__NVIC_SetPriority+0x4c>)
 80015ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015be:	0112      	lsls	r2, r2, #4
 80015c0:	b2d2      	uxtb	r2, r2
 80015c2:	440b      	add	r3, r1
 80015c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015c8:	e00a      	b.n	80015e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	b2da      	uxtb	r2, r3
 80015ce:	4908      	ldr	r1, [pc, #32]	; (80015f0 <__NVIC_SetPriority+0x50>)
 80015d0:	79fb      	ldrb	r3, [r7, #7]
 80015d2:	f003 030f 	and.w	r3, r3, #15
 80015d6:	3b04      	subs	r3, #4
 80015d8:	0112      	lsls	r2, r2, #4
 80015da:	b2d2      	uxtb	r2, r2
 80015dc:	440b      	add	r3, r1
 80015de:	761a      	strb	r2, [r3, #24]
}
 80015e0:	bf00      	nop
 80015e2:	370c      	adds	r7, #12
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bc80      	pop	{r7}
 80015e8:	4770      	bx	lr
 80015ea:	bf00      	nop
 80015ec:	e000e100 	.word	0xe000e100
 80015f0:	e000ed00 	.word	0xe000ed00

080015f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b089      	sub	sp, #36	; 0x24
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	60f8      	str	r0, [r7, #12]
 80015fc:	60b9      	str	r1, [r7, #8]
 80015fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	f003 0307 	and.w	r3, r3, #7
 8001606:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001608:	69fb      	ldr	r3, [r7, #28]
 800160a:	f1c3 0307 	rsb	r3, r3, #7
 800160e:	2b04      	cmp	r3, #4
 8001610:	bf28      	it	cs
 8001612:	2304      	movcs	r3, #4
 8001614:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001616:	69fb      	ldr	r3, [r7, #28]
 8001618:	3304      	adds	r3, #4
 800161a:	2b06      	cmp	r3, #6
 800161c:	d902      	bls.n	8001624 <NVIC_EncodePriority+0x30>
 800161e:	69fb      	ldr	r3, [r7, #28]
 8001620:	3b03      	subs	r3, #3
 8001622:	e000      	b.n	8001626 <NVIC_EncodePriority+0x32>
 8001624:	2300      	movs	r3, #0
 8001626:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001628:	f04f 32ff 	mov.w	r2, #4294967295
 800162c:	69bb      	ldr	r3, [r7, #24]
 800162e:	fa02 f303 	lsl.w	r3, r2, r3
 8001632:	43da      	mvns	r2, r3
 8001634:	68bb      	ldr	r3, [r7, #8]
 8001636:	401a      	ands	r2, r3
 8001638:	697b      	ldr	r3, [r7, #20]
 800163a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800163c:	f04f 31ff 	mov.w	r1, #4294967295
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	fa01 f303 	lsl.w	r3, r1, r3
 8001646:	43d9      	mvns	r1, r3
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800164c:	4313      	orrs	r3, r2
         );
}
 800164e:	4618      	mov	r0, r3
 8001650:	3724      	adds	r7, #36	; 0x24
 8001652:	46bd      	mov	sp, r7
 8001654:	bc80      	pop	{r7}
 8001656:	4770      	bx	lr

08001658 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	3b01      	subs	r3, #1
 8001664:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001668:	d301      	bcc.n	800166e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800166a:	2301      	movs	r3, #1
 800166c:	e00f      	b.n	800168e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800166e:	4a0a      	ldr	r2, [pc, #40]	; (8001698 <SysTick_Config+0x40>)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	3b01      	subs	r3, #1
 8001674:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001676:	210f      	movs	r1, #15
 8001678:	f04f 30ff 	mov.w	r0, #4294967295
 800167c:	f7ff ff90 	bl	80015a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001680:	4b05      	ldr	r3, [pc, #20]	; (8001698 <SysTick_Config+0x40>)
 8001682:	2200      	movs	r2, #0
 8001684:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001686:	4b04      	ldr	r3, [pc, #16]	; (8001698 <SysTick_Config+0x40>)
 8001688:	2207      	movs	r2, #7
 800168a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800168c:	2300      	movs	r3, #0
}
 800168e:	4618      	mov	r0, r3
 8001690:	3708      	adds	r7, #8
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	e000e010 	.word	0xe000e010

0800169c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b082      	sub	sp, #8
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016a4:	6878      	ldr	r0, [r7, #4]
 80016a6:	f7ff ff2d 	bl	8001504 <__NVIC_SetPriorityGrouping>
}
 80016aa:	bf00      	nop
 80016ac:	3708      	adds	r7, #8
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}

080016b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016b2:	b580      	push	{r7, lr}
 80016b4:	b086      	sub	sp, #24
 80016b6:	af00      	add	r7, sp, #0
 80016b8:	4603      	mov	r3, r0
 80016ba:	60b9      	str	r1, [r7, #8]
 80016bc:	607a      	str	r2, [r7, #4]
 80016be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016c0:	2300      	movs	r3, #0
 80016c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016c4:	f7ff ff42 	bl	800154c <__NVIC_GetPriorityGrouping>
 80016c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016ca:	687a      	ldr	r2, [r7, #4]
 80016cc:	68b9      	ldr	r1, [r7, #8]
 80016ce:	6978      	ldr	r0, [r7, #20]
 80016d0:	f7ff ff90 	bl	80015f4 <NVIC_EncodePriority>
 80016d4:	4602      	mov	r2, r0
 80016d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016da:	4611      	mov	r1, r2
 80016dc:	4618      	mov	r0, r3
 80016de:	f7ff ff5f 	bl	80015a0 <__NVIC_SetPriority>
}
 80016e2:	bf00      	nop
 80016e4:	3718      	adds	r7, #24
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}

080016ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016ea:	b580      	push	{r7, lr}
 80016ec:	b082      	sub	sp, #8
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	4603      	mov	r3, r0
 80016f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016f8:	4618      	mov	r0, r3
 80016fa:	f7ff ff35 	bl	8001568 <__NVIC_EnableIRQ>
}
 80016fe:	bf00      	nop
 8001700:	3708      	adds	r7, #8
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}

08001706 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001706:	b580      	push	{r7, lr}
 8001708:	b082      	sub	sp, #8
 800170a:	af00      	add	r7, sp, #0
 800170c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800170e:	6878      	ldr	r0, [r7, #4]
 8001710:	f7ff ffa2 	bl	8001658 <SysTick_Config>
 8001714:	4603      	mov	r3, r0
}
 8001716:	4618      	mov	r0, r3
 8001718:	3708      	adds	r7, #8
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
	...

08001720 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001720:	b480      	push	{r7}
 8001722:	b08b      	sub	sp, #44	; 0x2c
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
 8001728:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800172a:	2300      	movs	r3, #0
 800172c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800172e:	2300      	movs	r3, #0
 8001730:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001732:	e169      	b.n	8001a08 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001734:	2201      	movs	r2, #1
 8001736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001738:	fa02 f303 	lsl.w	r3, r2, r3
 800173c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	69fa      	ldr	r2, [r7, #28]
 8001744:	4013      	ands	r3, r2
 8001746:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001748:	69ba      	ldr	r2, [r7, #24]
 800174a:	69fb      	ldr	r3, [r7, #28]
 800174c:	429a      	cmp	r2, r3
 800174e:	f040 8158 	bne.w	8001a02 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	4a9a      	ldr	r2, [pc, #616]	; (80019c0 <HAL_GPIO_Init+0x2a0>)
 8001758:	4293      	cmp	r3, r2
 800175a:	d05e      	beq.n	800181a <HAL_GPIO_Init+0xfa>
 800175c:	4a98      	ldr	r2, [pc, #608]	; (80019c0 <HAL_GPIO_Init+0x2a0>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d875      	bhi.n	800184e <HAL_GPIO_Init+0x12e>
 8001762:	4a98      	ldr	r2, [pc, #608]	; (80019c4 <HAL_GPIO_Init+0x2a4>)
 8001764:	4293      	cmp	r3, r2
 8001766:	d058      	beq.n	800181a <HAL_GPIO_Init+0xfa>
 8001768:	4a96      	ldr	r2, [pc, #600]	; (80019c4 <HAL_GPIO_Init+0x2a4>)
 800176a:	4293      	cmp	r3, r2
 800176c:	d86f      	bhi.n	800184e <HAL_GPIO_Init+0x12e>
 800176e:	4a96      	ldr	r2, [pc, #600]	; (80019c8 <HAL_GPIO_Init+0x2a8>)
 8001770:	4293      	cmp	r3, r2
 8001772:	d052      	beq.n	800181a <HAL_GPIO_Init+0xfa>
 8001774:	4a94      	ldr	r2, [pc, #592]	; (80019c8 <HAL_GPIO_Init+0x2a8>)
 8001776:	4293      	cmp	r3, r2
 8001778:	d869      	bhi.n	800184e <HAL_GPIO_Init+0x12e>
 800177a:	4a94      	ldr	r2, [pc, #592]	; (80019cc <HAL_GPIO_Init+0x2ac>)
 800177c:	4293      	cmp	r3, r2
 800177e:	d04c      	beq.n	800181a <HAL_GPIO_Init+0xfa>
 8001780:	4a92      	ldr	r2, [pc, #584]	; (80019cc <HAL_GPIO_Init+0x2ac>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d863      	bhi.n	800184e <HAL_GPIO_Init+0x12e>
 8001786:	4a92      	ldr	r2, [pc, #584]	; (80019d0 <HAL_GPIO_Init+0x2b0>)
 8001788:	4293      	cmp	r3, r2
 800178a:	d046      	beq.n	800181a <HAL_GPIO_Init+0xfa>
 800178c:	4a90      	ldr	r2, [pc, #576]	; (80019d0 <HAL_GPIO_Init+0x2b0>)
 800178e:	4293      	cmp	r3, r2
 8001790:	d85d      	bhi.n	800184e <HAL_GPIO_Init+0x12e>
 8001792:	2b12      	cmp	r3, #18
 8001794:	d82a      	bhi.n	80017ec <HAL_GPIO_Init+0xcc>
 8001796:	2b12      	cmp	r3, #18
 8001798:	d859      	bhi.n	800184e <HAL_GPIO_Init+0x12e>
 800179a:	a201      	add	r2, pc, #4	; (adr r2, 80017a0 <HAL_GPIO_Init+0x80>)
 800179c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017a0:	0800181b 	.word	0x0800181b
 80017a4:	080017f5 	.word	0x080017f5
 80017a8:	08001807 	.word	0x08001807
 80017ac:	08001849 	.word	0x08001849
 80017b0:	0800184f 	.word	0x0800184f
 80017b4:	0800184f 	.word	0x0800184f
 80017b8:	0800184f 	.word	0x0800184f
 80017bc:	0800184f 	.word	0x0800184f
 80017c0:	0800184f 	.word	0x0800184f
 80017c4:	0800184f 	.word	0x0800184f
 80017c8:	0800184f 	.word	0x0800184f
 80017cc:	0800184f 	.word	0x0800184f
 80017d0:	0800184f 	.word	0x0800184f
 80017d4:	0800184f 	.word	0x0800184f
 80017d8:	0800184f 	.word	0x0800184f
 80017dc:	0800184f 	.word	0x0800184f
 80017e0:	0800184f 	.word	0x0800184f
 80017e4:	080017fd 	.word	0x080017fd
 80017e8:	08001811 	.word	0x08001811
 80017ec:	4a79      	ldr	r2, [pc, #484]	; (80019d4 <HAL_GPIO_Init+0x2b4>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d013      	beq.n	800181a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80017f2:	e02c      	b.n	800184e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	68db      	ldr	r3, [r3, #12]
 80017f8:	623b      	str	r3, [r7, #32]
          break;
 80017fa:	e029      	b.n	8001850 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	68db      	ldr	r3, [r3, #12]
 8001800:	3304      	adds	r3, #4
 8001802:	623b      	str	r3, [r7, #32]
          break;
 8001804:	e024      	b.n	8001850 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	68db      	ldr	r3, [r3, #12]
 800180a:	3308      	adds	r3, #8
 800180c:	623b      	str	r3, [r7, #32]
          break;
 800180e:	e01f      	b.n	8001850 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	68db      	ldr	r3, [r3, #12]
 8001814:	330c      	adds	r3, #12
 8001816:	623b      	str	r3, [r7, #32]
          break;
 8001818:	e01a      	b.n	8001850 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	689b      	ldr	r3, [r3, #8]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d102      	bne.n	8001828 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001822:	2304      	movs	r3, #4
 8001824:	623b      	str	r3, [r7, #32]
          break;
 8001826:	e013      	b.n	8001850 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	689b      	ldr	r3, [r3, #8]
 800182c:	2b01      	cmp	r3, #1
 800182e:	d105      	bne.n	800183c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001830:	2308      	movs	r3, #8
 8001832:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	69fa      	ldr	r2, [r7, #28]
 8001838:	611a      	str	r2, [r3, #16]
          break;
 800183a:	e009      	b.n	8001850 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800183c:	2308      	movs	r3, #8
 800183e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	69fa      	ldr	r2, [r7, #28]
 8001844:	615a      	str	r2, [r3, #20]
          break;
 8001846:	e003      	b.n	8001850 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001848:	2300      	movs	r3, #0
 800184a:	623b      	str	r3, [r7, #32]
          break;
 800184c:	e000      	b.n	8001850 <HAL_GPIO_Init+0x130>
          break;
 800184e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001850:	69bb      	ldr	r3, [r7, #24]
 8001852:	2bff      	cmp	r3, #255	; 0xff
 8001854:	d801      	bhi.n	800185a <HAL_GPIO_Init+0x13a>
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	e001      	b.n	800185e <HAL_GPIO_Init+0x13e>
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	3304      	adds	r3, #4
 800185e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001860:	69bb      	ldr	r3, [r7, #24]
 8001862:	2bff      	cmp	r3, #255	; 0xff
 8001864:	d802      	bhi.n	800186c <HAL_GPIO_Init+0x14c>
 8001866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001868:	009b      	lsls	r3, r3, #2
 800186a:	e002      	b.n	8001872 <HAL_GPIO_Init+0x152>
 800186c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800186e:	3b08      	subs	r3, #8
 8001870:	009b      	lsls	r3, r3, #2
 8001872:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	681a      	ldr	r2, [r3, #0]
 8001878:	210f      	movs	r1, #15
 800187a:	693b      	ldr	r3, [r7, #16]
 800187c:	fa01 f303 	lsl.w	r3, r1, r3
 8001880:	43db      	mvns	r3, r3
 8001882:	401a      	ands	r2, r3
 8001884:	6a39      	ldr	r1, [r7, #32]
 8001886:	693b      	ldr	r3, [r7, #16]
 8001888:	fa01 f303 	lsl.w	r3, r1, r3
 800188c:	431a      	orrs	r2, r3
 800188e:	697b      	ldr	r3, [r7, #20]
 8001890:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800189a:	2b00      	cmp	r3, #0
 800189c:	f000 80b1 	beq.w	8001a02 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80018a0:	4b4d      	ldr	r3, [pc, #308]	; (80019d8 <HAL_GPIO_Init+0x2b8>)
 80018a2:	699b      	ldr	r3, [r3, #24]
 80018a4:	4a4c      	ldr	r2, [pc, #304]	; (80019d8 <HAL_GPIO_Init+0x2b8>)
 80018a6:	f043 0301 	orr.w	r3, r3, #1
 80018aa:	6193      	str	r3, [r2, #24]
 80018ac:	4b4a      	ldr	r3, [pc, #296]	; (80019d8 <HAL_GPIO_Init+0x2b8>)
 80018ae:	699b      	ldr	r3, [r3, #24]
 80018b0:	f003 0301 	and.w	r3, r3, #1
 80018b4:	60bb      	str	r3, [r7, #8]
 80018b6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80018b8:	4a48      	ldr	r2, [pc, #288]	; (80019dc <HAL_GPIO_Init+0x2bc>)
 80018ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018bc:	089b      	lsrs	r3, r3, #2
 80018be:	3302      	adds	r3, #2
 80018c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018c4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80018c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018c8:	f003 0303 	and.w	r3, r3, #3
 80018cc:	009b      	lsls	r3, r3, #2
 80018ce:	220f      	movs	r2, #15
 80018d0:	fa02 f303 	lsl.w	r3, r2, r3
 80018d4:	43db      	mvns	r3, r3
 80018d6:	68fa      	ldr	r2, [r7, #12]
 80018d8:	4013      	ands	r3, r2
 80018da:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	4a40      	ldr	r2, [pc, #256]	; (80019e0 <HAL_GPIO_Init+0x2c0>)
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d013      	beq.n	800190c <HAL_GPIO_Init+0x1ec>
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	4a3f      	ldr	r2, [pc, #252]	; (80019e4 <HAL_GPIO_Init+0x2c4>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d00d      	beq.n	8001908 <HAL_GPIO_Init+0x1e8>
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	4a3e      	ldr	r2, [pc, #248]	; (80019e8 <HAL_GPIO_Init+0x2c8>)
 80018f0:	4293      	cmp	r3, r2
 80018f2:	d007      	beq.n	8001904 <HAL_GPIO_Init+0x1e4>
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	4a3d      	ldr	r2, [pc, #244]	; (80019ec <HAL_GPIO_Init+0x2cc>)
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d101      	bne.n	8001900 <HAL_GPIO_Init+0x1e0>
 80018fc:	2303      	movs	r3, #3
 80018fe:	e006      	b.n	800190e <HAL_GPIO_Init+0x1ee>
 8001900:	2304      	movs	r3, #4
 8001902:	e004      	b.n	800190e <HAL_GPIO_Init+0x1ee>
 8001904:	2302      	movs	r3, #2
 8001906:	e002      	b.n	800190e <HAL_GPIO_Init+0x1ee>
 8001908:	2301      	movs	r3, #1
 800190a:	e000      	b.n	800190e <HAL_GPIO_Init+0x1ee>
 800190c:	2300      	movs	r3, #0
 800190e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001910:	f002 0203 	and.w	r2, r2, #3
 8001914:	0092      	lsls	r2, r2, #2
 8001916:	4093      	lsls	r3, r2
 8001918:	68fa      	ldr	r2, [r7, #12]
 800191a:	4313      	orrs	r3, r2
 800191c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800191e:	492f      	ldr	r1, [pc, #188]	; (80019dc <HAL_GPIO_Init+0x2bc>)
 8001920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001922:	089b      	lsrs	r3, r3, #2
 8001924:	3302      	adds	r3, #2
 8001926:	68fa      	ldr	r2, [r7, #12]
 8001928:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001934:	2b00      	cmp	r3, #0
 8001936:	d006      	beq.n	8001946 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001938:	4b2d      	ldr	r3, [pc, #180]	; (80019f0 <HAL_GPIO_Init+0x2d0>)
 800193a:	681a      	ldr	r2, [r3, #0]
 800193c:	492c      	ldr	r1, [pc, #176]	; (80019f0 <HAL_GPIO_Init+0x2d0>)
 800193e:	69bb      	ldr	r3, [r7, #24]
 8001940:	4313      	orrs	r3, r2
 8001942:	600b      	str	r3, [r1, #0]
 8001944:	e006      	b.n	8001954 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001946:	4b2a      	ldr	r3, [pc, #168]	; (80019f0 <HAL_GPIO_Init+0x2d0>)
 8001948:	681a      	ldr	r2, [r3, #0]
 800194a:	69bb      	ldr	r3, [r7, #24]
 800194c:	43db      	mvns	r3, r3
 800194e:	4928      	ldr	r1, [pc, #160]	; (80019f0 <HAL_GPIO_Init+0x2d0>)
 8001950:	4013      	ands	r3, r2
 8001952:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800195c:	2b00      	cmp	r3, #0
 800195e:	d006      	beq.n	800196e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001960:	4b23      	ldr	r3, [pc, #140]	; (80019f0 <HAL_GPIO_Init+0x2d0>)
 8001962:	685a      	ldr	r2, [r3, #4]
 8001964:	4922      	ldr	r1, [pc, #136]	; (80019f0 <HAL_GPIO_Init+0x2d0>)
 8001966:	69bb      	ldr	r3, [r7, #24]
 8001968:	4313      	orrs	r3, r2
 800196a:	604b      	str	r3, [r1, #4]
 800196c:	e006      	b.n	800197c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800196e:	4b20      	ldr	r3, [pc, #128]	; (80019f0 <HAL_GPIO_Init+0x2d0>)
 8001970:	685a      	ldr	r2, [r3, #4]
 8001972:	69bb      	ldr	r3, [r7, #24]
 8001974:	43db      	mvns	r3, r3
 8001976:	491e      	ldr	r1, [pc, #120]	; (80019f0 <HAL_GPIO_Init+0x2d0>)
 8001978:	4013      	ands	r3, r2
 800197a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	685b      	ldr	r3, [r3, #4]
 8001980:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001984:	2b00      	cmp	r3, #0
 8001986:	d006      	beq.n	8001996 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001988:	4b19      	ldr	r3, [pc, #100]	; (80019f0 <HAL_GPIO_Init+0x2d0>)
 800198a:	689a      	ldr	r2, [r3, #8]
 800198c:	4918      	ldr	r1, [pc, #96]	; (80019f0 <HAL_GPIO_Init+0x2d0>)
 800198e:	69bb      	ldr	r3, [r7, #24]
 8001990:	4313      	orrs	r3, r2
 8001992:	608b      	str	r3, [r1, #8]
 8001994:	e006      	b.n	80019a4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001996:	4b16      	ldr	r3, [pc, #88]	; (80019f0 <HAL_GPIO_Init+0x2d0>)
 8001998:	689a      	ldr	r2, [r3, #8]
 800199a:	69bb      	ldr	r3, [r7, #24]
 800199c:	43db      	mvns	r3, r3
 800199e:	4914      	ldr	r1, [pc, #80]	; (80019f0 <HAL_GPIO_Init+0x2d0>)
 80019a0:	4013      	ands	r3, r2
 80019a2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d021      	beq.n	80019f4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80019b0:	4b0f      	ldr	r3, [pc, #60]	; (80019f0 <HAL_GPIO_Init+0x2d0>)
 80019b2:	68da      	ldr	r2, [r3, #12]
 80019b4:	490e      	ldr	r1, [pc, #56]	; (80019f0 <HAL_GPIO_Init+0x2d0>)
 80019b6:	69bb      	ldr	r3, [r7, #24]
 80019b8:	4313      	orrs	r3, r2
 80019ba:	60cb      	str	r3, [r1, #12]
 80019bc:	e021      	b.n	8001a02 <HAL_GPIO_Init+0x2e2>
 80019be:	bf00      	nop
 80019c0:	10320000 	.word	0x10320000
 80019c4:	10310000 	.word	0x10310000
 80019c8:	10220000 	.word	0x10220000
 80019cc:	10210000 	.word	0x10210000
 80019d0:	10120000 	.word	0x10120000
 80019d4:	10110000 	.word	0x10110000
 80019d8:	40021000 	.word	0x40021000
 80019dc:	40010000 	.word	0x40010000
 80019e0:	40010800 	.word	0x40010800
 80019e4:	40010c00 	.word	0x40010c00
 80019e8:	40011000 	.word	0x40011000
 80019ec:	40011400 	.word	0x40011400
 80019f0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80019f4:	4b0b      	ldr	r3, [pc, #44]	; (8001a24 <HAL_GPIO_Init+0x304>)
 80019f6:	68da      	ldr	r2, [r3, #12]
 80019f8:	69bb      	ldr	r3, [r7, #24]
 80019fa:	43db      	mvns	r3, r3
 80019fc:	4909      	ldr	r1, [pc, #36]	; (8001a24 <HAL_GPIO_Init+0x304>)
 80019fe:	4013      	ands	r3, r2
 8001a00:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a04:	3301      	adds	r3, #1
 8001a06:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	681a      	ldr	r2, [r3, #0]
 8001a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a0e:	fa22 f303 	lsr.w	r3, r2, r3
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	f47f ae8e 	bne.w	8001734 <HAL_GPIO_Init+0x14>
  }
}
 8001a18:	bf00      	nop
 8001a1a:	bf00      	nop
 8001a1c:	372c      	adds	r7, #44	; 0x2c
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bc80      	pop	{r7}
 8001a22:	4770      	bx	lr
 8001a24:	40010400 	.word	0x40010400

08001a28 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b086      	sub	sp, #24
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d101      	bne.n	8001a3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a36:	2301      	movs	r3, #1
 8001a38:	e272      	b.n	8001f20 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f003 0301 	and.w	r3, r3, #1
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	f000 8087 	beq.w	8001b56 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a48:	4b92      	ldr	r3, [pc, #584]	; (8001c94 <HAL_RCC_OscConfig+0x26c>)
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	f003 030c 	and.w	r3, r3, #12
 8001a50:	2b04      	cmp	r3, #4
 8001a52:	d00c      	beq.n	8001a6e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a54:	4b8f      	ldr	r3, [pc, #572]	; (8001c94 <HAL_RCC_OscConfig+0x26c>)
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	f003 030c 	and.w	r3, r3, #12
 8001a5c:	2b08      	cmp	r3, #8
 8001a5e:	d112      	bne.n	8001a86 <HAL_RCC_OscConfig+0x5e>
 8001a60:	4b8c      	ldr	r3, [pc, #560]	; (8001c94 <HAL_RCC_OscConfig+0x26c>)
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a6c:	d10b      	bne.n	8001a86 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a6e:	4b89      	ldr	r3, [pc, #548]	; (8001c94 <HAL_RCC_OscConfig+0x26c>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d06c      	beq.n	8001b54 <HAL_RCC_OscConfig+0x12c>
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d168      	bne.n	8001b54 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001a82:	2301      	movs	r3, #1
 8001a84:	e24c      	b.n	8001f20 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a8e:	d106      	bne.n	8001a9e <HAL_RCC_OscConfig+0x76>
 8001a90:	4b80      	ldr	r3, [pc, #512]	; (8001c94 <HAL_RCC_OscConfig+0x26c>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a7f      	ldr	r2, [pc, #508]	; (8001c94 <HAL_RCC_OscConfig+0x26c>)
 8001a96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a9a:	6013      	str	r3, [r2, #0]
 8001a9c:	e02e      	b.n	8001afc <HAL_RCC_OscConfig+0xd4>
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d10c      	bne.n	8001ac0 <HAL_RCC_OscConfig+0x98>
 8001aa6:	4b7b      	ldr	r3, [pc, #492]	; (8001c94 <HAL_RCC_OscConfig+0x26c>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a7a      	ldr	r2, [pc, #488]	; (8001c94 <HAL_RCC_OscConfig+0x26c>)
 8001aac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ab0:	6013      	str	r3, [r2, #0]
 8001ab2:	4b78      	ldr	r3, [pc, #480]	; (8001c94 <HAL_RCC_OscConfig+0x26c>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a77      	ldr	r2, [pc, #476]	; (8001c94 <HAL_RCC_OscConfig+0x26c>)
 8001ab8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001abc:	6013      	str	r3, [r2, #0]
 8001abe:	e01d      	b.n	8001afc <HAL_RCC_OscConfig+0xd4>
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ac8:	d10c      	bne.n	8001ae4 <HAL_RCC_OscConfig+0xbc>
 8001aca:	4b72      	ldr	r3, [pc, #456]	; (8001c94 <HAL_RCC_OscConfig+0x26c>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4a71      	ldr	r2, [pc, #452]	; (8001c94 <HAL_RCC_OscConfig+0x26c>)
 8001ad0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ad4:	6013      	str	r3, [r2, #0]
 8001ad6:	4b6f      	ldr	r3, [pc, #444]	; (8001c94 <HAL_RCC_OscConfig+0x26c>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4a6e      	ldr	r2, [pc, #440]	; (8001c94 <HAL_RCC_OscConfig+0x26c>)
 8001adc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ae0:	6013      	str	r3, [r2, #0]
 8001ae2:	e00b      	b.n	8001afc <HAL_RCC_OscConfig+0xd4>
 8001ae4:	4b6b      	ldr	r3, [pc, #428]	; (8001c94 <HAL_RCC_OscConfig+0x26c>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a6a      	ldr	r2, [pc, #424]	; (8001c94 <HAL_RCC_OscConfig+0x26c>)
 8001aea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001aee:	6013      	str	r3, [r2, #0]
 8001af0:	4b68      	ldr	r3, [pc, #416]	; (8001c94 <HAL_RCC_OscConfig+0x26c>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a67      	ldr	r2, [pc, #412]	; (8001c94 <HAL_RCC_OscConfig+0x26c>)
 8001af6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001afa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d013      	beq.n	8001b2c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b04:	f7ff fcf4 	bl	80014f0 <HAL_GetTick>
 8001b08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b0a:	e008      	b.n	8001b1e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b0c:	f7ff fcf0 	bl	80014f0 <HAL_GetTick>
 8001b10:	4602      	mov	r2, r0
 8001b12:	693b      	ldr	r3, [r7, #16]
 8001b14:	1ad3      	subs	r3, r2, r3
 8001b16:	2b64      	cmp	r3, #100	; 0x64
 8001b18:	d901      	bls.n	8001b1e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001b1a:	2303      	movs	r3, #3
 8001b1c:	e200      	b.n	8001f20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b1e:	4b5d      	ldr	r3, [pc, #372]	; (8001c94 <HAL_RCC_OscConfig+0x26c>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d0f0      	beq.n	8001b0c <HAL_RCC_OscConfig+0xe4>
 8001b2a:	e014      	b.n	8001b56 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b2c:	f7ff fce0 	bl	80014f0 <HAL_GetTick>
 8001b30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b32:	e008      	b.n	8001b46 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b34:	f7ff fcdc 	bl	80014f0 <HAL_GetTick>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	693b      	ldr	r3, [r7, #16]
 8001b3c:	1ad3      	subs	r3, r2, r3
 8001b3e:	2b64      	cmp	r3, #100	; 0x64
 8001b40:	d901      	bls.n	8001b46 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001b42:	2303      	movs	r3, #3
 8001b44:	e1ec      	b.n	8001f20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b46:	4b53      	ldr	r3, [pc, #332]	; (8001c94 <HAL_RCC_OscConfig+0x26c>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d1f0      	bne.n	8001b34 <HAL_RCC_OscConfig+0x10c>
 8001b52:	e000      	b.n	8001b56 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f003 0302 	and.w	r3, r3, #2
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d063      	beq.n	8001c2a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b62:	4b4c      	ldr	r3, [pc, #304]	; (8001c94 <HAL_RCC_OscConfig+0x26c>)
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	f003 030c 	and.w	r3, r3, #12
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d00b      	beq.n	8001b86 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001b6e:	4b49      	ldr	r3, [pc, #292]	; (8001c94 <HAL_RCC_OscConfig+0x26c>)
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	f003 030c 	and.w	r3, r3, #12
 8001b76:	2b08      	cmp	r3, #8
 8001b78:	d11c      	bne.n	8001bb4 <HAL_RCC_OscConfig+0x18c>
 8001b7a:	4b46      	ldr	r3, [pc, #280]	; (8001c94 <HAL_RCC_OscConfig+0x26c>)
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d116      	bne.n	8001bb4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b86:	4b43      	ldr	r3, [pc, #268]	; (8001c94 <HAL_RCC_OscConfig+0x26c>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f003 0302 	and.w	r3, r3, #2
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d005      	beq.n	8001b9e <HAL_RCC_OscConfig+0x176>
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	691b      	ldr	r3, [r3, #16]
 8001b96:	2b01      	cmp	r3, #1
 8001b98:	d001      	beq.n	8001b9e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	e1c0      	b.n	8001f20 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b9e:	4b3d      	ldr	r3, [pc, #244]	; (8001c94 <HAL_RCC_OscConfig+0x26c>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	695b      	ldr	r3, [r3, #20]
 8001baa:	00db      	lsls	r3, r3, #3
 8001bac:	4939      	ldr	r1, [pc, #228]	; (8001c94 <HAL_RCC_OscConfig+0x26c>)
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bb2:	e03a      	b.n	8001c2a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	691b      	ldr	r3, [r3, #16]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d020      	beq.n	8001bfe <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001bbc:	4b36      	ldr	r3, [pc, #216]	; (8001c98 <HAL_RCC_OscConfig+0x270>)
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bc2:	f7ff fc95 	bl	80014f0 <HAL_GetTick>
 8001bc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bc8:	e008      	b.n	8001bdc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bca:	f7ff fc91 	bl	80014f0 <HAL_GetTick>
 8001bce:	4602      	mov	r2, r0
 8001bd0:	693b      	ldr	r3, [r7, #16]
 8001bd2:	1ad3      	subs	r3, r2, r3
 8001bd4:	2b02      	cmp	r3, #2
 8001bd6:	d901      	bls.n	8001bdc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001bd8:	2303      	movs	r3, #3
 8001bda:	e1a1      	b.n	8001f20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bdc:	4b2d      	ldr	r3, [pc, #180]	; (8001c94 <HAL_RCC_OscConfig+0x26c>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f003 0302 	and.w	r3, r3, #2
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d0f0      	beq.n	8001bca <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001be8:	4b2a      	ldr	r3, [pc, #168]	; (8001c94 <HAL_RCC_OscConfig+0x26c>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	695b      	ldr	r3, [r3, #20]
 8001bf4:	00db      	lsls	r3, r3, #3
 8001bf6:	4927      	ldr	r1, [pc, #156]	; (8001c94 <HAL_RCC_OscConfig+0x26c>)
 8001bf8:	4313      	orrs	r3, r2
 8001bfa:	600b      	str	r3, [r1, #0]
 8001bfc:	e015      	b.n	8001c2a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001bfe:	4b26      	ldr	r3, [pc, #152]	; (8001c98 <HAL_RCC_OscConfig+0x270>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c04:	f7ff fc74 	bl	80014f0 <HAL_GetTick>
 8001c08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c0a:	e008      	b.n	8001c1e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c0c:	f7ff fc70 	bl	80014f0 <HAL_GetTick>
 8001c10:	4602      	mov	r2, r0
 8001c12:	693b      	ldr	r3, [r7, #16]
 8001c14:	1ad3      	subs	r3, r2, r3
 8001c16:	2b02      	cmp	r3, #2
 8001c18:	d901      	bls.n	8001c1e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001c1a:	2303      	movs	r3, #3
 8001c1c:	e180      	b.n	8001f20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c1e:	4b1d      	ldr	r3, [pc, #116]	; (8001c94 <HAL_RCC_OscConfig+0x26c>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f003 0302 	and.w	r3, r3, #2
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d1f0      	bne.n	8001c0c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f003 0308 	and.w	r3, r3, #8
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d03a      	beq.n	8001cac <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	699b      	ldr	r3, [r3, #24]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d019      	beq.n	8001c72 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c3e:	4b17      	ldr	r3, [pc, #92]	; (8001c9c <HAL_RCC_OscConfig+0x274>)
 8001c40:	2201      	movs	r2, #1
 8001c42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c44:	f7ff fc54 	bl	80014f0 <HAL_GetTick>
 8001c48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c4a:	e008      	b.n	8001c5e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c4c:	f7ff fc50 	bl	80014f0 <HAL_GetTick>
 8001c50:	4602      	mov	r2, r0
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	1ad3      	subs	r3, r2, r3
 8001c56:	2b02      	cmp	r3, #2
 8001c58:	d901      	bls.n	8001c5e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001c5a:	2303      	movs	r3, #3
 8001c5c:	e160      	b.n	8001f20 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c5e:	4b0d      	ldr	r3, [pc, #52]	; (8001c94 <HAL_RCC_OscConfig+0x26c>)
 8001c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c62:	f003 0302 	and.w	r3, r3, #2
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d0f0      	beq.n	8001c4c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001c6a:	2001      	movs	r0, #1
 8001c6c:	f000 fb10 	bl	8002290 <RCC_Delay>
 8001c70:	e01c      	b.n	8001cac <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c72:	4b0a      	ldr	r3, [pc, #40]	; (8001c9c <HAL_RCC_OscConfig+0x274>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c78:	f7ff fc3a 	bl	80014f0 <HAL_GetTick>
 8001c7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c7e:	e00f      	b.n	8001ca0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c80:	f7ff fc36 	bl	80014f0 <HAL_GetTick>
 8001c84:	4602      	mov	r2, r0
 8001c86:	693b      	ldr	r3, [r7, #16]
 8001c88:	1ad3      	subs	r3, r2, r3
 8001c8a:	2b02      	cmp	r3, #2
 8001c8c:	d908      	bls.n	8001ca0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001c8e:	2303      	movs	r3, #3
 8001c90:	e146      	b.n	8001f20 <HAL_RCC_OscConfig+0x4f8>
 8001c92:	bf00      	nop
 8001c94:	40021000 	.word	0x40021000
 8001c98:	42420000 	.word	0x42420000
 8001c9c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ca0:	4b92      	ldr	r3, [pc, #584]	; (8001eec <HAL_RCC_OscConfig+0x4c4>)
 8001ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ca4:	f003 0302 	and.w	r3, r3, #2
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d1e9      	bne.n	8001c80 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f003 0304 	and.w	r3, r3, #4
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	f000 80a6 	beq.w	8001e06 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cbe:	4b8b      	ldr	r3, [pc, #556]	; (8001eec <HAL_RCC_OscConfig+0x4c4>)
 8001cc0:	69db      	ldr	r3, [r3, #28]
 8001cc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d10d      	bne.n	8001ce6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cca:	4b88      	ldr	r3, [pc, #544]	; (8001eec <HAL_RCC_OscConfig+0x4c4>)
 8001ccc:	69db      	ldr	r3, [r3, #28]
 8001cce:	4a87      	ldr	r2, [pc, #540]	; (8001eec <HAL_RCC_OscConfig+0x4c4>)
 8001cd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cd4:	61d3      	str	r3, [r2, #28]
 8001cd6:	4b85      	ldr	r3, [pc, #532]	; (8001eec <HAL_RCC_OscConfig+0x4c4>)
 8001cd8:	69db      	ldr	r3, [r3, #28]
 8001cda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cde:	60bb      	str	r3, [r7, #8]
 8001ce0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ce6:	4b82      	ldr	r3, [pc, #520]	; (8001ef0 <HAL_RCC_OscConfig+0x4c8>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d118      	bne.n	8001d24 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001cf2:	4b7f      	ldr	r3, [pc, #508]	; (8001ef0 <HAL_RCC_OscConfig+0x4c8>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	4a7e      	ldr	r2, [pc, #504]	; (8001ef0 <HAL_RCC_OscConfig+0x4c8>)
 8001cf8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cfc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cfe:	f7ff fbf7 	bl	80014f0 <HAL_GetTick>
 8001d02:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d04:	e008      	b.n	8001d18 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d06:	f7ff fbf3 	bl	80014f0 <HAL_GetTick>
 8001d0a:	4602      	mov	r2, r0
 8001d0c:	693b      	ldr	r3, [r7, #16]
 8001d0e:	1ad3      	subs	r3, r2, r3
 8001d10:	2b64      	cmp	r3, #100	; 0x64
 8001d12:	d901      	bls.n	8001d18 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001d14:	2303      	movs	r3, #3
 8001d16:	e103      	b.n	8001f20 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d18:	4b75      	ldr	r3, [pc, #468]	; (8001ef0 <HAL_RCC_OscConfig+0x4c8>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d0f0      	beq.n	8001d06 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	68db      	ldr	r3, [r3, #12]
 8001d28:	2b01      	cmp	r3, #1
 8001d2a:	d106      	bne.n	8001d3a <HAL_RCC_OscConfig+0x312>
 8001d2c:	4b6f      	ldr	r3, [pc, #444]	; (8001eec <HAL_RCC_OscConfig+0x4c4>)
 8001d2e:	6a1b      	ldr	r3, [r3, #32]
 8001d30:	4a6e      	ldr	r2, [pc, #440]	; (8001eec <HAL_RCC_OscConfig+0x4c4>)
 8001d32:	f043 0301 	orr.w	r3, r3, #1
 8001d36:	6213      	str	r3, [r2, #32]
 8001d38:	e02d      	b.n	8001d96 <HAL_RCC_OscConfig+0x36e>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	68db      	ldr	r3, [r3, #12]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d10c      	bne.n	8001d5c <HAL_RCC_OscConfig+0x334>
 8001d42:	4b6a      	ldr	r3, [pc, #424]	; (8001eec <HAL_RCC_OscConfig+0x4c4>)
 8001d44:	6a1b      	ldr	r3, [r3, #32]
 8001d46:	4a69      	ldr	r2, [pc, #420]	; (8001eec <HAL_RCC_OscConfig+0x4c4>)
 8001d48:	f023 0301 	bic.w	r3, r3, #1
 8001d4c:	6213      	str	r3, [r2, #32]
 8001d4e:	4b67      	ldr	r3, [pc, #412]	; (8001eec <HAL_RCC_OscConfig+0x4c4>)
 8001d50:	6a1b      	ldr	r3, [r3, #32]
 8001d52:	4a66      	ldr	r2, [pc, #408]	; (8001eec <HAL_RCC_OscConfig+0x4c4>)
 8001d54:	f023 0304 	bic.w	r3, r3, #4
 8001d58:	6213      	str	r3, [r2, #32]
 8001d5a:	e01c      	b.n	8001d96 <HAL_RCC_OscConfig+0x36e>
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	68db      	ldr	r3, [r3, #12]
 8001d60:	2b05      	cmp	r3, #5
 8001d62:	d10c      	bne.n	8001d7e <HAL_RCC_OscConfig+0x356>
 8001d64:	4b61      	ldr	r3, [pc, #388]	; (8001eec <HAL_RCC_OscConfig+0x4c4>)
 8001d66:	6a1b      	ldr	r3, [r3, #32]
 8001d68:	4a60      	ldr	r2, [pc, #384]	; (8001eec <HAL_RCC_OscConfig+0x4c4>)
 8001d6a:	f043 0304 	orr.w	r3, r3, #4
 8001d6e:	6213      	str	r3, [r2, #32]
 8001d70:	4b5e      	ldr	r3, [pc, #376]	; (8001eec <HAL_RCC_OscConfig+0x4c4>)
 8001d72:	6a1b      	ldr	r3, [r3, #32]
 8001d74:	4a5d      	ldr	r2, [pc, #372]	; (8001eec <HAL_RCC_OscConfig+0x4c4>)
 8001d76:	f043 0301 	orr.w	r3, r3, #1
 8001d7a:	6213      	str	r3, [r2, #32]
 8001d7c:	e00b      	b.n	8001d96 <HAL_RCC_OscConfig+0x36e>
 8001d7e:	4b5b      	ldr	r3, [pc, #364]	; (8001eec <HAL_RCC_OscConfig+0x4c4>)
 8001d80:	6a1b      	ldr	r3, [r3, #32]
 8001d82:	4a5a      	ldr	r2, [pc, #360]	; (8001eec <HAL_RCC_OscConfig+0x4c4>)
 8001d84:	f023 0301 	bic.w	r3, r3, #1
 8001d88:	6213      	str	r3, [r2, #32]
 8001d8a:	4b58      	ldr	r3, [pc, #352]	; (8001eec <HAL_RCC_OscConfig+0x4c4>)
 8001d8c:	6a1b      	ldr	r3, [r3, #32]
 8001d8e:	4a57      	ldr	r2, [pc, #348]	; (8001eec <HAL_RCC_OscConfig+0x4c4>)
 8001d90:	f023 0304 	bic.w	r3, r3, #4
 8001d94:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	68db      	ldr	r3, [r3, #12]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d015      	beq.n	8001dca <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d9e:	f7ff fba7 	bl	80014f0 <HAL_GetTick>
 8001da2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001da4:	e00a      	b.n	8001dbc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001da6:	f7ff fba3 	bl	80014f0 <HAL_GetTick>
 8001daa:	4602      	mov	r2, r0
 8001dac:	693b      	ldr	r3, [r7, #16]
 8001dae:	1ad3      	subs	r3, r2, r3
 8001db0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d901      	bls.n	8001dbc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001db8:	2303      	movs	r3, #3
 8001dba:	e0b1      	b.n	8001f20 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001dbc:	4b4b      	ldr	r3, [pc, #300]	; (8001eec <HAL_RCC_OscConfig+0x4c4>)
 8001dbe:	6a1b      	ldr	r3, [r3, #32]
 8001dc0:	f003 0302 	and.w	r3, r3, #2
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d0ee      	beq.n	8001da6 <HAL_RCC_OscConfig+0x37e>
 8001dc8:	e014      	b.n	8001df4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dca:	f7ff fb91 	bl	80014f0 <HAL_GetTick>
 8001dce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dd0:	e00a      	b.n	8001de8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dd2:	f7ff fb8d 	bl	80014f0 <HAL_GetTick>
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	693b      	ldr	r3, [r7, #16]
 8001dda:	1ad3      	subs	r3, r2, r3
 8001ddc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d901      	bls.n	8001de8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001de4:	2303      	movs	r3, #3
 8001de6:	e09b      	b.n	8001f20 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001de8:	4b40      	ldr	r3, [pc, #256]	; (8001eec <HAL_RCC_OscConfig+0x4c4>)
 8001dea:	6a1b      	ldr	r3, [r3, #32]
 8001dec:	f003 0302 	and.w	r3, r3, #2
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d1ee      	bne.n	8001dd2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001df4:	7dfb      	ldrb	r3, [r7, #23]
 8001df6:	2b01      	cmp	r3, #1
 8001df8:	d105      	bne.n	8001e06 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001dfa:	4b3c      	ldr	r3, [pc, #240]	; (8001eec <HAL_RCC_OscConfig+0x4c4>)
 8001dfc:	69db      	ldr	r3, [r3, #28]
 8001dfe:	4a3b      	ldr	r2, [pc, #236]	; (8001eec <HAL_RCC_OscConfig+0x4c4>)
 8001e00:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e04:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	69db      	ldr	r3, [r3, #28]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	f000 8087 	beq.w	8001f1e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e10:	4b36      	ldr	r3, [pc, #216]	; (8001eec <HAL_RCC_OscConfig+0x4c4>)
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	f003 030c 	and.w	r3, r3, #12
 8001e18:	2b08      	cmp	r3, #8
 8001e1a:	d061      	beq.n	8001ee0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	69db      	ldr	r3, [r3, #28]
 8001e20:	2b02      	cmp	r3, #2
 8001e22:	d146      	bne.n	8001eb2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e24:	4b33      	ldr	r3, [pc, #204]	; (8001ef4 <HAL_RCC_OscConfig+0x4cc>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e2a:	f7ff fb61 	bl	80014f0 <HAL_GetTick>
 8001e2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e30:	e008      	b.n	8001e44 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e32:	f7ff fb5d 	bl	80014f0 <HAL_GetTick>
 8001e36:	4602      	mov	r2, r0
 8001e38:	693b      	ldr	r3, [r7, #16]
 8001e3a:	1ad3      	subs	r3, r2, r3
 8001e3c:	2b02      	cmp	r3, #2
 8001e3e:	d901      	bls.n	8001e44 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001e40:	2303      	movs	r3, #3
 8001e42:	e06d      	b.n	8001f20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e44:	4b29      	ldr	r3, [pc, #164]	; (8001eec <HAL_RCC_OscConfig+0x4c4>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d1f0      	bne.n	8001e32 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6a1b      	ldr	r3, [r3, #32]
 8001e54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e58:	d108      	bne.n	8001e6c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001e5a:	4b24      	ldr	r3, [pc, #144]	; (8001eec <HAL_RCC_OscConfig+0x4c4>)
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	4921      	ldr	r1, [pc, #132]	; (8001eec <HAL_RCC_OscConfig+0x4c4>)
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e6c:	4b1f      	ldr	r3, [pc, #124]	; (8001eec <HAL_RCC_OscConfig+0x4c4>)
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6a19      	ldr	r1, [r3, #32]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e7c:	430b      	orrs	r3, r1
 8001e7e:	491b      	ldr	r1, [pc, #108]	; (8001eec <HAL_RCC_OscConfig+0x4c4>)
 8001e80:	4313      	orrs	r3, r2
 8001e82:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e84:	4b1b      	ldr	r3, [pc, #108]	; (8001ef4 <HAL_RCC_OscConfig+0x4cc>)
 8001e86:	2201      	movs	r2, #1
 8001e88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e8a:	f7ff fb31 	bl	80014f0 <HAL_GetTick>
 8001e8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e90:	e008      	b.n	8001ea4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e92:	f7ff fb2d 	bl	80014f0 <HAL_GetTick>
 8001e96:	4602      	mov	r2, r0
 8001e98:	693b      	ldr	r3, [r7, #16]
 8001e9a:	1ad3      	subs	r3, r2, r3
 8001e9c:	2b02      	cmp	r3, #2
 8001e9e:	d901      	bls.n	8001ea4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001ea0:	2303      	movs	r3, #3
 8001ea2:	e03d      	b.n	8001f20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ea4:	4b11      	ldr	r3, [pc, #68]	; (8001eec <HAL_RCC_OscConfig+0x4c4>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d0f0      	beq.n	8001e92 <HAL_RCC_OscConfig+0x46a>
 8001eb0:	e035      	b.n	8001f1e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001eb2:	4b10      	ldr	r3, [pc, #64]	; (8001ef4 <HAL_RCC_OscConfig+0x4cc>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eb8:	f7ff fb1a 	bl	80014f0 <HAL_GetTick>
 8001ebc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ebe:	e008      	b.n	8001ed2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ec0:	f7ff fb16 	bl	80014f0 <HAL_GetTick>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	693b      	ldr	r3, [r7, #16]
 8001ec8:	1ad3      	subs	r3, r2, r3
 8001eca:	2b02      	cmp	r3, #2
 8001ecc:	d901      	bls.n	8001ed2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001ece:	2303      	movs	r3, #3
 8001ed0:	e026      	b.n	8001f20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ed2:	4b06      	ldr	r3, [pc, #24]	; (8001eec <HAL_RCC_OscConfig+0x4c4>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d1f0      	bne.n	8001ec0 <HAL_RCC_OscConfig+0x498>
 8001ede:	e01e      	b.n	8001f1e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	69db      	ldr	r3, [r3, #28]
 8001ee4:	2b01      	cmp	r3, #1
 8001ee6:	d107      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	e019      	b.n	8001f20 <HAL_RCC_OscConfig+0x4f8>
 8001eec:	40021000 	.word	0x40021000
 8001ef0:	40007000 	.word	0x40007000
 8001ef4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001ef8:	4b0b      	ldr	r3, [pc, #44]	; (8001f28 <HAL_RCC_OscConfig+0x500>)
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6a1b      	ldr	r3, [r3, #32]
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d106      	bne.n	8001f1a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f16:	429a      	cmp	r2, r3
 8001f18:	d001      	beq.n	8001f1e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e000      	b.n	8001f20 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001f1e:	2300      	movs	r3, #0
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	3718      	adds	r7, #24
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	40021000 	.word	0x40021000

08001f2c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b084      	sub	sp, #16
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
 8001f34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d101      	bne.n	8001f40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	e0d0      	b.n	80020e2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f40:	4b6a      	ldr	r3, [pc, #424]	; (80020ec <HAL_RCC_ClockConfig+0x1c0>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f003 0307 	and.w	r3, r3, #7
 8001f48:	683a      	ldr	r2, [r7, #0]
 8001f4a:	429a      	cmp	r2, r3
 8001f4c:	d910      	bls.n	8001f70 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f4e:	4b67      	ldr	r3, [pc, #412]	; (80020ec <HAL_RCC_ClockConfig+0x1c0>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f023 0207 	bic.w	r2, r3, #7
 8001f56:	4965      	ldr	r1, [pc, #404]	; (80020ec <HAL_RCC_ClockConfig+0x1c0>)
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f5e:	4b63      	ldr	r3, [pc, #396]	; (80020ec <HAL_RCC_ClockConfig+0x1c0>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f003 0307 	and.w	r3, r3, #7
 8001f66:	683a      	ldr	r2, [r7, #0]
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	d001      	beq.n	8001f70 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	e0b8      	b.n	80020e2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f003 0302 	and.w	r3, r3, #2
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d020      	beq.n	8001fbe <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f003 0304 	and.w	r3, r3, #4
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d005      	beq.n	8001f94 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f88:	4b59      	ldr	r3, [pc, #356]	; (80020f0 <HAL_RCC_ClockConfig+0x1c4>)
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	4a58      	ldr	r2, [pc, #352]	; (80020f0 <HAL_RCC_ClockConfig+0x1c4>)
 8001f8e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001f92:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f003 0308 	and.w	r3, r3, #8
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d005      	beq.n	8001fac <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001fa0:	4b53      	ldr	r3, [pc, #332]	; (80020f0 <HAL_RCC_ClockConfig+0x1c4>)
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	4a52      	ldr	r2, [pc, #328]	; (80020f0 <HAL_RCC_ClockConfig+0x1c4>)
 8001fa6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001faa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fac:	4b50      	ldr	r3, [pc, #320]	; (80020f0 <HAL_RCC_ClockConfig+0x1c4>)
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	689b      	ldr	r3, [r3, #8]
 8001fb8:	494d      	ldr	r1, [pc, #308]	; (80020f0 <HAL_RCC_ClockConfig+0x1c4>)
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f003 0301 	and.w	r3, r3, #1
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d040      	beq.n	800204c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	2b01      	cmp	r3, #1
 8001fd0:	d107      	bne.n	8001fe2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fd2:	4b47      	ldr	r3, [pc, #284]	; (80020f0 <HAL_RCC_ClockConfig+0x1c4>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d115      	bne.n	800200a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fde:	2301      	movs	r3, #1
 8001fe0:	e07f      	b.n	80020e2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	2b02      	cmp	r3, #2
 8001fe8:	d107      	bne.n	8001ffa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fea:	4b41      	ldr	r3, [pc, #260]	; (80020f0 <HAL_RCC_ClockConfig+0x1c4>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d109      	bne.n	800200a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e073      	b.n	80020e2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ffa:	4b3d      	ldr	r3, [pc, #244]	; (80020f0 <HAL_RCC_ClockConfig+0x1c4>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f003 0302 	and.w	r3, r3, #2
 8002002:	2b00      	cmp	r3, #0
 8002004:	d101      	bne.n	800200a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002006:	2301      	movs	r3, #1
 8002008:	e06b      	b.n	80020e2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800200a:	4b39      	ldr	r3, [pc, #228]	; (80020f0 <HAL_RCC_ClockConfig+0x1c4>)
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	f023 0203 	bic.w	r2, r3, #3
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	4936      	ldr	r1, [pc, #216]	; (80020f0 <HAL_RCC_ClockConfig+0x1c4>)
 8002018:	4313      	orrs	r3, r2
 800201a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800201c:	f7ff fa68 	bl	80014f0 <HAL_GetTick>
 8002020:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002022:	e00a      	b.n	800203a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002024:	f7ff fa64 	bl	80014f0 <HAL_GetTick>
 8002028:	4602      	mov	r2, r0
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	1ad3      	subs	r3, r2, r3
 800202e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002032:	4293      	cmp	r3, r2
 8002034:	d901      	bls.n	800203a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002036:	2303      	movs	r3, #3
 8002038:	e053      	b.n	80020e2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800203a:	4b2d      	ldr	r3, [pc, #180]	; (80020f0 <HAL_RCC_ClockConfig+0x1c4>)
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	f003 020c 	and.w	r2, r3, #12
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	429a      	cmp	r2, r3
 800204a:	d1eb      	bne.n	8002024 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800204c:	4b27      	ldr	r3, [pc, #156]	; (80020ec <HAL_RCC_ClockConfig+0x1c0>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f003 0307 	and.w	r3, r3, #7
 8002054:	683a      	ldr	r2, [r7, #0]
 8002056:	429a      	cmp	r2, r3
 8002058:	d210      	bcs.n	800207c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800205a:	4b24      	ldr	r3, [pc, #144]	; (80020ec <HAL_RCC_ClockConfig+0x1c0>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f023 0207 	bic.w	r2, r3, #7
 8002062:	4922      	ldr	r1, [pc, #136]	; (80020ec <HAL_RCC_ClockConfig+0x1c0>)
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	4313      	orrs	r3, r2
 8002068:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800206a:	4b20      	ldr	r3, [pc, #128]	; (80020ec <HAL_RCC_ClockConfig+0x1c0>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f003 0307 	and.w	r3, r3, #7
 8002072:	683a      	ldr	r2, [r7, #0]
 8002074:	429a      	cmp	r2, r3
 8002076:	d001      	beq.n	800207c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002078:	2301      	movs	r3, #1
 800207a:	e032      	b.n	80020e2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f003 0304 	and.w	r3, r3, #4
 8002084:	2b00      	cmp	r3, #0
 8002086:	d008      	beq.n	800209a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002088:	4b19      	ldr	r3, [pc, #100]	; (80020f0 <HAL_RCC_ClockConfig+0x1c4>)
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	68db      	ldr	r3, [r3, #12]
 8002094:	4916      	ldr	r1, [pc, #88]	; (80020f0 <HAL_RCC_ClockConfig+0x1c4>)
 8002096:	4313      	orrs	r3, r2
 8002098:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f003 0308 	and.w	r3, r3, #8
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d009      	beq.n	80020ba <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80020a6:	4b12      	ldr	r3, [pc, #72]	; (80020f0 <HAL_RCC_ClockConfig+0x1c4>)
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	691b      	ldr	r3, [r3, #16]
 80020b2:	00db      	lsls	r3, r3, #3
 80020b4:	490e      	ldr	r1, [pc, #56]	; (80020f0 <HAL_RCC_ClockConfig+0x1c4>)
 80020b6:	4313      	orrs	r3, r2
 80020b8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80020ba:	f000 f859 	bl	8002170 <HAL_RCC_GetSysClockFreq>
 80020be:	4602      	mov	r2, r0
 80020c0:	4b0b      	ldr	r3, [pc, #44]	; (80020f0 <HAL_RCC_ClockConfig+0x1c4>)
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	091b      	lsrs	r3, r3, #4
 80020c6:	f003 030f 	and.w	r3, r3, #15
 80020ca:	490a      	ldr	r1, [pc, #40]	; (80020f4 <HAL_RCC_ClockConfig+0x1c8>)
 80020cc:	5ccb      	ldrb	r3, [r1, r3]
 80020ce:	fa22 f303 	lsr.w	r3, r2, r3
 80020d2:	4a09      	ldr	r2, [pc, #36]	; (80020f8 <HAL_RCC_ClockConfig+0x1cc>)
 80020d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80020d6:	4b09      	ldr	r3, [pc, #36]	; (80020fc <HAL_RCC_ClockConfig+0x1d0>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4618      	mov	r0, r3
 80020dc:	f7ff f9c6 	bl	800146c <HAL_InitTick>

  return HAL_OK;
 80020e0:	2300      	movs	r3, #0
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	3710      	adds	r7, #16
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}
 80020ea:	bf00      	nop
 80020ec:	40022000 	.word	0x40022000
 80020f0:	40021000 	.word	0x40021000
 80020f4:	08006584 	.word	0x08006584
 80020f8:	20000000 	.word	0x20000000
 80020fc:	20000004 	.word	0x20000004

08002100 <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b08a      	sub	sp, #40	; 0x28
 8002104:	af00      	add	r7, sp, #0
 8002106:	60f8      	str	r0, [r7, #12]
 8002108:	60b9      	str	r1, [r7, #8]
 800210a:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef gpio = {0U};
 800210c:	f107 0318 	add.w	r3, r7, #24
 8002110:	2200      	movs	r2, #0
 8002112:	601a      	str	r2, [r3, #0]
 8002114:	605a      	str	r2, [r3, #4]
 8002116:	609a      	str	r2, [r3, #8]
 8002118:	60da      	str	r2, [r3, #12]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(RCC_MCOx);
  UNUSED(RCC_MCODiv);

  /* Configure the MCO1 pin in alternate function mode */
  gpio.Mode      = GPIO_MODE_AF_PP;
 800211a:	2302      	movs	r3, #2
 800211c:	61fb      	str	r3, [r7, #28]
  gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 800211e:	2303      	movs	r3, #3
 8002120:	627b      	str	r3, [r7, #36]	; 0x24
  gpio.Pull      = GPIO_NOPULL;
 8002122:	2300      	movs	r3, #0
 8002124:	623b      	str	r3, [r7, #32]
  gpio.Pin       = MCO1_PIN;
 8002126:	f44f 7380 	mov.w	r3, #256	; 0x100
 800212a:	61bb      	str	r3, [r7, #24]

  /* MCO1 Clock Enable */
  MCO1_CLK_ENABLE();
 800212c:	4b0e      	ldr	r3, [pc, #56]	; (8002168 <HAL_RCC_MCOConfig+0x68>)
 800212e:	699b      	ldr	r3, [r3, #24]
 8002130:	4a0d      	ldr	r2, [pc, #52]	; (8002168 <HAL_RCC_MCOConfig+0x68>)
 8002132:	f043 0304 	orr.w	r3, r3, #4
 8002136:	6193      	str	r3, [r2, #24]
 8002138:	4b0b      	ldr	r3, [pc, #44]	; (8002168 <HAL_RCC_MCOConfig+0x68>)
 800213a:	699b      	ldr	r3, [r3, #24]
 800213c:	f003 0304 	and.w	r3, r3, #4
 8002140:	617b      	str	r3, [r7, #20]
 8002142:	697b      	ldr	r3, [r7, #20]

  HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 8002144:	f107 0318 	add.w	r3, r7, #24
 8002148:	4619      	mov	r1, r3
 800214a:	4808      	ldr	r0, [pc, #32]	; (800216c <HAL_RCC_MCOConfig+0x6c>)
 800214c:	f7ff fae8 	bl	8001720 <HAL_GPIO_Init>

  /* Configure the MCO clock source */
  __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 8002150:	4b05      	ldr	r3, [pc, #20]	; (8002168 <HAL_RCC_MCOConfig+0x68>)
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8002158:	4903      	ldr	r1, [pc, #12]	; (8002168 <HAL_RCC_MCOConfig+0x68>)
 800215a:	68bb      	ldr	r3, [r7, #8]
 800215c:	4313      	orrs	r3, r2
 800215e:	604b      	str	r3, [r1, #4]
}
 8002160:	bf00      	nop
 8002162:	3728      	adds	r7, #40	; 0x28
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}
 8002168:	40021000 	.word	0x40021000
 800216c:	40010800 	.word	0x40010800

08002170 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002170:	b490      	push	{r4, r7}
 8002172:	b08a      	sub	sp, #40	; 0x28
 8002174:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002176:	4b29      	ldr	r3, [pc, #164]	; (800221c <HAL_RCC_GetSysClockFreq+0xac>)
 8002178:	1d3c      	adds	r4, r7, #4
 800217a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800217c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002180:	f240 2301 	movw	r3, #513	; 0x201
 8002184:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002186:	2300      	movs	r3, #0
 8002188:	61fb      	str	r3, [r7, #28]
 800218a:	2300      	movs	r3, #0
 800218c:	61bb      	str	r3, [r7, #24]
 800218e:	2300      	movs	r3, #0
 8002190:	627b      	str	r3, [r7, #36]	; 0x24
 8002192:	2300      	movs	r3, #0
 8002194:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002196:	2300      	movs	r3, #0
 8002198:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800219a:	4b21      	ldr	r3, [pc, #132]	; (8002220 <HAL_RCC_GetSysClockFreq+0xb0>)
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80021a0:	69fb      	ldr	r3, [r7, #28]
 80021a2:	f003 030c 	and.w	r3, r3, #12
 80021a6:	2b04      	cmp	r3, #4
 80021a8:	d002      	beq.n	80021b0 <HAL_RCC_GetSysClockFreq+0x40>
 80021aa:	2b08      	cmp	r3, #8
 80021ac:	d003      	beq.n	80021b6 <HAL_RCC_GetSysClockFreq+0x46>
 80021ae:	e02b      	b.n	8002208 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80021b0:	4b1c      	ldr	r3, [pc, #112]	; (8002224 <HAL_RCC_GetSysClockFreq+0xb4>)
 80021b2:	623b      	str	r3, [r7, #32]
      break;
 80021b4:	e02b      	b.n	800220e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	0c9b      	lsrs	r3, r3, #18
 80021ba:	f003 030f 	and.w	r3, r3, #15
 80021be:	3328      	adds	r3, #40	; 0x28
 80021c0:	443b      	add	r3, r7
 80021c2:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80021c6:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80021c8:	69fb      	ldr	r3, [r7, #28]
 80021ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d012      	beq.n	80021f8 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80021d2:	4b13      	ldr	r3, [pc, #76]	; (8002220 <HAL_RCC_GetSysClockFreq+0xb0>)
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	0c5b      	lsrs	r3, r3, #17
 80021d8:	f003 0301 	and.w	r3, r3, #1
 80021dc:	3328      	adds	r3, #40	; 0x28
 80021de:	443b      	add	r3, r7
 80021e0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80021e4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	4a0e      	ldr	r2, [pc, #56]	; (8002224 <HAL_RCC_GetSysClockFreq+0xb4>)
 80021ea:	fb03 f202 	mul.w	r2, r3, r2
 80021ee:	69bb      	ldr	r3, [r7, #24]
 80021f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80021f4:	627b      	str	r3, [r7, #36]	; 0x24
 80021f6:	e004      	b.n	8002202 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	4a0b      	ldr	r2, [pc, #44]	; (8002228 <HAL_RCC_GetSysClockFreq+0xb8>)
 80021fc:	fb02 f303 	mul.w	r3, r2, r3
 8002200:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002204:	623b      	str	r3, [r7, #32]
      break;
 8002206:	e002      	b.n	800220e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002208:	4b06      	ldr	r3, [pc, #24]	; (8002224 <HAL_RCC_GetSysClockFreq+0xb4>)
 800220a:	623b      	str	r3, [r7, #32]
      break;
 800220c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800220e:	6a3b      	ldr	r3, [r7, #32]
}
 8002210:	4618      	mov	r0, r3
 8002212:	3728      	adds	r7, #40	; 0x28
 8002214:	46bd      	mov	sp, r7
 8002216:	bc90      	pop	{r4, r7}
 8002218:	4770      	bx	lr
 800221a:	bf00      	nop
 800221c:	08006574 	.word	0x08006574
 8002220:	40021000 	.word	0x40021000
 8002224:	007a1200 	.word	0x007a1200
 8002228:	003d0900 	.word	0x003d0900

0800222c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800222c:	b480      	push	{r7}
 800222e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002230:	4b02      	ldr	r3, [pc, #8]	; (800223c <HAL_RCC_GetHCLKFreq+0x10>)
 8002232:	681b      	ldr	r3, [r3, #0]
}
 8002234:	4618      	mov	r0, r3
 8002236:	46bd      	mov	sp, r7
 8002238:	bc80      	pop	{r7}
 800223a:	4770      	bx	lr
 800223c:	20000000 	.word	0x20000000

08002240 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002244:	f7ff fff2 	bl	800222c <HAL_RCC_GetHCLKFreq>
 8002248:	4602      	mov	r2, r0
 800224a:	4b05      	ldr	r3, [pc, #20]	; (8002260 <HAL_RCC_GetPCLK1Freq+0x20>)
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	0a1b      	lsrs	r3, r3, #8
 8002250:	f003 0307 	and.w	r3, r3, #7
 8002254:	4903      	ldr	r1, [pc, #12]	; (8002264 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002256:	5ccb      	ldrb	r3, [r1, r3]
 8002258:	fa22 f303 	lsr.w	r3, r2, r3
}
 800225c:	4618      	mov	r0, r3
 800225e:	bd80      	pop	{r7, pc}
 8002260:	40021000 	.word	0x40021000
 8002264:	08006594 	.word	0x08006594

08002268 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800226c:	f7ff ffde 	bl	800222c <HAL_RCC_GetHCLKFreq>
 8002270:	4602      	mov	r2, r0
 8002272:	4b05      	ldr	r3, [pc, #20]	; (8002288 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	0adb      	lsrs	r3, r3, #11
 8002278:	f003 0307 	and.w	r3, r3, #7
 800227c:	4903      	ldr	r1, [pc, #12]	; (800228c <HAL_RCC_GetPCLK2Freq+0x24>)
 800227e:	5ccb      	ldrb	r3, [r1, r3]
 8002280:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002284:	4618      	mov	r0, r3
 8002286:	bd80      	pop	{r7, pc}
 8002288:	40021000 	.word	0x40021000
 800228c:	08006594 	.word	0x08006594

08002290 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002290:	b480      	push	{r7}
 8002292:	b085      	sub	sp, #20
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002298:	4b0a      	ldr	r3, [pc, #40]	; (80022c4 <RCC_Delay+0x34>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a0a      	ldr	r2, [pc, #40]	; (80022c8 <RCC_Delay+0x38>)
 800229e:	fba2 2303 	umull	r2, r3, r2, r3
 80022a2:	0a5b      	lsrs	r3, r3, #9
 80022a4:	687a      	ldr	r2, [r7, #4]
 80022a6:	fb02 f303 	mul.w	r3, r2, r3
 80022aa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80022ac:	bf00      	nop
  }
  while (Delay --);
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	1e5a      	subs	r2, r3, #1
 80022b2:	60fa      	str	r2, [r7, #12]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d1f9      	bne.n	80022ac <RCC_Delay+0x1c>
}
 80022b8:	bf00      	nop
 80022ba:	bf00      	nop
 80022bc:	3714      	adds	r7, #20
 80022be:	46bd      	mov	sp, r7
 80022c0:	bc80      	pop	{r7}
 80022c2:	4770      	bx	lr
 80022c4:	20000000 	.word	0x20000000
 80022c8:	10624dd3 	.word	0x10624dd3

080022cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b082      	sub	sp, #8
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d101      	bne.n	80022de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80022da:	2301      	movs	r3, #1
 80022dc:	e041      	b.n	8002362 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022e4:	b2db      	uxtb	r3, r3
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d106      	bne.n	80022f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2200      	movs	r2, #0
 80022ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80022f2:	6878      	ldr	r0, [r7, #4]
 80022f4:	f7fe febe 	bl	8001074 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2202      	movs	r2, #2
 80022fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681a      	ldr	r2, [r3, #0]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	3304      	adds	r3, #4
 8002308:	4619      	mov	r1, r3
 800230a:	4610      	mov	r0, r2
 800230c:	f000 fd22 	bl	8002d54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2201      	movs	r2, #1
 8002314:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2201      	movs	r2, #1
 800231c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2201      	movs	r2, #1
 8002324:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2201      	movs	r2, #1
 800232c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2201      	movs	r2, #1
 8002334:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2201      	movs	r2, #1
 800233c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2201      	movs	r2, #1
 8002344:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2201      	movs	r2, #1
 800234c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2201      	movs	r2, #1
 8002354:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2201      	movs	r2, #1
 800235c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002360:	2300      	movs	r3, #0
}
 8002362:	4618      	mov	r0, r3
 8002364:	3708      	adds	r7, #8
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
	...

0800236c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800236c:	b480      	push	{r7}
 800236e:	b085      	sub	sp, #20
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800237a:	b2db      	uxtb	r3, r3
 800237c:	2b01      	cmp	r3, #1
 800237e:	d001      	beq.n	8002384 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002380:	2301      	movs	r3, #1
 8002382:	e03a      	b.n	80023fa <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2202      	movs	r2, #2
 8002388:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	68da      	ldr	r2, [r3, #12]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f042 0201 	orr.w	r2, r2, #1
 800239a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a18      	ldr	r2, [pc, #96]	; (8002404 <HAL_TIM_Base_Start_IT+0x98>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d00e      	beq.n	80023c4 <HAL_TIM_Base_Start_IT+0x58>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023ae:	d009      	beq.n	80023c4 <HAL_TIM_Base_Start_IT+0x58>
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a14      	ldr	r2, [pc, #80]	; (8002408 <HAL_TIM_Base_Start_IT+0x9c>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d004      	beq.n	80023c4 <HAL_TIM_Base_Start_IT+0x58>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4a13      	ldr	r2, [pc, #76]	; (800240c <HAL_TIM_Base_Start_IT+0xa0>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d111      	bne.n	80023e8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	689b      	ldr	r3, [r3, #8]
 80023ca:	f003 0307 	and.w	r3, r3, #7
 80023ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	2b06      	cmp	r3, #6
 80023d4:	d010      	beq.n	80023f8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f042 0201 	orr.w	r2, r2, #1
 80023e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023e6:	e007      	b.n	80023f8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	681a      	ldr	r2, [r3, #0]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f042 0201 	orr.w	r2, r2, #1
 80023f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80023f8:	2300      	movs	r3, #0
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	3714      	adds	r7, #20
 80023fe:	46bd      	mov	sp, r7
 8002400:	bc80      	pop	{r7}
 8002402:	4770      	bx	lr
 8002404:	40012c00 	.word	0x40012c00
 8002408:	40000400 	.word	0x40000400
 800240c:	40000800 	.word	0x40000800

08002410 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8002410:	b480      	push	{r7}
 8002412:	b083      	sub	sp, #12
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	68da      	ldr	r2, [r3, #12]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f022 0201 	bic.w	r2, r2, #1
 8002426:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	6a1a      	ldr	r2, [r3, #32]
 800242e:	f241 1311 	movw	r3, #4369	; 0x1111
 8002432:	4013      	ands	r3, r2
 8002434:	2b00      	cmp	r3, #0
 8002436:	d10f      	bne.n	8002458 <HAL_TIM_Base_Stop_IT+0x48>
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	6a1a      	ldr	r2, [r3, #32]
 800243e:	f240 4344 	movw	r3, #1092	; 0x444
 8002442:	4013      	ands	r3, r2
 8002444:	2b00      	cmp	r3, #0
 8002446:	d107      	bne.n	8002458 <HAL_TIM_Base_Stop_IT+0x48>
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f022 0201 	bic.w	r2, r2, #1
 8002456:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2201      	movs	r2, #1
 800245c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8002460:	2300      	movs	r3, #0
}
 8002462:	4618      	mov	r0, r3
 8002464:	370c      	adds	r7, #12
 8002466:	46bd      	mov	sp, r7
 8002468:	bc80      	pop	{r7}
 800246a:	4770      	bx	lr

0800246c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b082      	sub	sp, #8
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d101      	bne.n	800247e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800247a:	2301      	movs	r3, #1
 800247c:	e041      	b.n	8002502 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002484:	b2db      	uxtb	r3, r3
 8002486:	2b00      	cmp	r3, #0
 8002488:	d106      	bne.n	8002498 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2200      	movs	r2, #0
 800248e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8002492:	6878      	ldr	r0, [r7, #4]
 8002494:	f000 f839 	bl	800250a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2202      	movs	r2, #2
 800249c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681a      	ldr	r2, [r3, #0]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	3304      	adds	r3, #4
 80024a8:	4619      	mov	r1, r3
 80024aa:	4610      	mov	r0, r2
 80024ac:	f000 fc52 	bl	8002d54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2201      	movs	r2, #1
 80024b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2201      	movs	r2, #1
 80024bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2201      	movs	r2, #1
 80024c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2201      	movs	r2, #1
 80024cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2201      	movs	r2, #1
 80024d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2201      	movs	r2, #1
 80024dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2201      	movs	r2, #1
 80024e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2201      	movs	r2, #1
 80024ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2201      	movs	r2, #1
 80024f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2201      	movs	r2, #1
 80024fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002500:	2300      	movs	r3, #0
}
 8002502:	4618      	mov	r0, r3
 8002504:	3708      	adds	r7, #8
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}

0800250a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800250a:	b480      	push	{r7}
 800250c:	b083      	sub	sp, #12
 800250e:	af00      	add	r7, sp, #0
 8002510:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8002512:	bf00      	nop
 8002514:	370c      	adds	r7, #12
 8002516:	46bd      	mov	sp, r7
 8002518:	bc80      	pop	{r7}
 800251a:	4770      	bx	lr

0800251c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b084      	sub	sp, #16
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
 8002524:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d104      	bne.n	8002536 <HAL_TIM_IC_Start_IT+0x1a>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002532:	b2db      	uxtb	r3, r3
 8002534:	e013      	b.n	800255e <HAL_TIM_IC_Start_IT+0x42>
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	2b04      	cmp	r3, #4
 800253a:	d104      	bne.n	8002546 <HAL_TIM_IC_Start_IT+0x2a>
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002542:	b2db      	uxtb	r3, r3
 8002544:	e00b      	b.n	800255e <HAL_TIM_IC_Start_IT+0x42>
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	2b08      	cmp	r3, #8
 800254a:	d104      	bne.n	8002556 <HAL_TIM_IC_Start_IT+0x3a>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002552:	b2db      	uxtb	r3, r3
 8002554:	e003      	b.n	800255e <HAL_TIM_IC_Start_IT+0x42>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800255c:	b2db      	uxtb	r3, r3
 800255e:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d104      	bne.n	8002570 <HAL_TIM_IC_Start_IT+0x54>
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800256c:	b2db      	uxtb	r3, r3
 800256e:	e013      	b.n	8002598 <HAL_TIM_IC_Start_IT+0x7c>
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	2b04      	cmp	r3, #4
 8002574:	d104      	bne.n	8002580 <HAL_TIM_IC_Start_IT+0x64>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800257c:	b2db      	uxtb	r3, r3
 800257e:	e00b      	b.n	8002598 <HAL_TIM_IC_Start_IT+0x7c>
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	2b08      	cmp	r3, #8
 8002584:	d104      	bne.n	8002590 <HAL_TIM_IC_Start_IT+0x74>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800258c:	b2db      	uxtb	r3, r3
 800258e:	e003      	b.n	8002598 <HAL_TIM_IC_Start_IT+0x7c>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002596:	b2db      	uxtb	r3, r3
 8002598:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800259a:	7bfb      	ldrb	r3, [r7, #15]
 800259c:	2b01      	cmp	r3, #1
 800259e:	d102      	bne.n	80025a6 <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80025a0:	7bbb      	ldrb	r3, [r7, #14]
 80025a2:	2b01      	cmp	r3, #1
 80025a4:	d001      	beq.n	80025aa <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
 80025a8:	e0b3      	b.n	8002712 <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d104      	bne.n	80025ba <HAL_TIM_IC_Start_IT+0x9e>
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2202      	movs	r2, #2
 80025b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80025b8:	e013      	b.n	80025e2 <HAL_TIM_IC_Start_IT+0xc6>
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	2b04      	cmp	r3, #4
 80025be:	d104      	bne.n	80025ca <HAL_TIM_IC_Start_IT+0xae>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2202      	movs	r2, #2
 80025c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80025c8:	e00b      	b.n	80025e2 <HAL_TIM_IC_Start_IT+0xc6>
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	2b08      	cmp	r3, #8
 80025ce:	d104      	bne.n	80025da <HAL_TIM_IC_Start_IT+0xbe>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2202      	movs	r2, #2
 80025d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80025d8:	e003      	b.n	80025e2 <HAL_TIM_IC_Start_IT+0xc6>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2202      	movs	r2, #2
 80025de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d104      	bne.n	80025f2 <HAL_TIM_IC_Start_IT+0xd6>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2202      	movs	r2, #2
 80025ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80025f0:	e013      	b.n	800261a <HAL_TIM_IC_Start_IT+0xfe>
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	2b04      	cmp	r3, #4
 80025f6:	d104      	bne.n	8002602 <HAL_TIM_IC_Start_IT+0xe6>
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2202      	movs	r2, #2
 80025fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002600:	e00b      	b.n	800261a <HAL_TIM_IC_Start_IT+0xfe>
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	2b08      	cmp	r3, #8
 8002606:	d104      	bne.n	8002612 <HAL_TIM_IC_Start_IT+0xf6>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2202      	movs	r2, #2
 800260c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002610:	e003      	b.n	800261a <HAL_TIM_IC_Start_IT+0xfe>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2202      	movs	r2, #2
 8002616:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	2b0c      	cmp	r3, #12
 800261e:	d841      	bhi.n	80026a4 <HAL_TIM_IC_Start_IT+0x188>
 8002620:	a201      	add	r2, pc, #4	; (adr r2, 8002628 <HAL_TIM_IC_Start_IT+0x10c>)
 8002622:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002626:	bf00      	nop
 8002628:	0800265d 	.word	0x0800265d
 800262c:	080026a5 	.word	0x080026a5
 8002630:	080026a5 	.word	0x080026a5
 8002634:	080026a5 	.word	0x080026a5
 8002638:	0800266f 	.word	0x0800266f
 800263c:	080026a5 	.word	0x080026a5
 8002640:	080026a5 	.word	0x080026a5
 8002644:	080026a5 	.word	0x080026a5
 8002648:	08002681 	.word	0x08002681
 800264c:	080026a5 	.word	0x080026a5
 8002650:	080026a5 	.word	0x080026a5
 8002654:	080026a5 	.word	0x080026a5
 8002658:	08002693 	.word	0x08002693
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	68da      	ldr	r2, [r3, #12]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f042 0202 	orr.w	r2, r2, #2
 800266a:	60da      	str	r2, [r3, #12]
      break;
 800266c:	e01b      	b.n	80026a6 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	68da      	ldr	r2, [r3, #12]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f042 0204 	orr.w	r2, r2, #4
 800267c:	60da      	str	r2, [r3, #12]
      break;
 800267e:	e012      	b.n	80026a6 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	68da      	ldr	r2, [r3, #12]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f042 0208 	orr.w	r2, r2, #8
 800268e:	60da      	str	r2, [r3, #12]
      break;
 8002690:	e009      	b.n	80026a6 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	68da      	ldr	r2, [r3, #12]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f042 0210 	orr.w	r2, r2, #16
 80026a0:	60da      	str	r2, [r3, #12]
      break;
 80026a2:	e000      	b.n	80026a6 <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 80026a4:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	2201      	movs	r2, #1
 80026ac:	6839      	ldr	r1, [r7, #0]
 80026ae:	4618      	mov	r0, r3
 80026b0:	f000 fde3 	bl	800327a <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a18      	ldr	r2, [pc, #96]	; (800271c <HAL_TIM_IC_Start_IT+0x200>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d00e      	beq.n	80026dc <HAL_TIM_IC_Start_IT+0x1c0>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026c6:	d009      	beq.n	80026dc <HAL_TIM_IC_Start_IT+0x1c0>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a14      	ldr	r2, [pc, #80]	; (8002720 <HAL_TIM_IC_Start_IT+0x204>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d004      	beq.n	80026dc <HAL_TIM_IC_Start_IT+0x1c0>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4a13      	ldr	r2, [pc, #76]	; (8002724 <HAL_TIM_IC_Start_IT+0x208>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d111      	bne.n	8002700 <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	689b      	ldr	r3, [r3, #8]
 80026e2:	f003 0307 	and.w	r3, r3, #7
 80026e6:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	2b06      	cmp	r3, #6
 80026ec:	d010      	beq.n	8002710 <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	681a      	ldr	r2, [r3, #0]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f042 0201 	orr.w	r2, r2, #1
 80026fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026fe:	e007      	b.n	8002710 <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f042 0201 	orr.w	r2, r2, #1
 800270e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002710:	2300      	movs	r3, #0
}
 8002712:	4618      	mov	r0, r3
 8002714:	3710      	adds	r7, #16
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}
 800271a:	bf00      	nop
 800271c:	40012c00 	.word	0x40012c00
 8002720:	40000400 	.word	0x40000400
 8002724:	40000800 	.word	0x40000800

08002728 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b082      	sub	sp, #8
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
 8002730:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d101      	bne.n	800273c <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	e041      	b.n	80027c0 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002742:	b2db      	uxtb	r3, r3
 8002744:	2b00      	cmp	r3, #0
 8002746:	d106      	bne.n	8002756 <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2200      	movs	r2, #0
 800274c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 8002750:	6878      	ldr	r0, [r7, #4]
 8002752:	f000 f839 	bl	80027c8 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2202      	movs	r2, #2
 800275a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	3304      	adds	r3, #4
 8002766:	4619      	mov	r1, r3
 8002768:	4610      	mov	r0, r2
 800276a:	f000 faf3 	bl	8002d54 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	681a      	ldr	r2, [r3, #0]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f022 0208 	bic.w	r2, r2, #8
 800277c:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	6819      	ldr	r1, [r3, #0]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	683a      	ldr	r2, [r7, #0]
 800278a:	430a      	orrs	r2, r1
 800278c:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2201      	movs	r2, #1
 8002792:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2201      	movs	r2, #1
 800279a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2201      	movs	r2, #1
 80027a2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2201      	movs	r2, #1
 80027aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	2201      	movs	r2, #1
 80027b2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2201      	movs	r2, #1
 80027ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80027be:	2300      	movs	r3, #0
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	3708      	adds	r7, #8
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}

080027c8 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 80027c8:	b480      	push	{r7}
 80027ca:	b083      	sub	sp, #12
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 80027d0:	bf00      	nop
 80027d2:	370c      	adds	r7, #12
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bc80      	pop	{r7}
 80027d8:	4770      	bx	lr

080027da <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80027da:	b580      	push	{r7, lr}
 80027dc:	b082      	sub	sp, #8
 80027de:	af00      	add	r7, sp, #0
 80027e0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	691b      	ldr	r3, [r3, #16]
 80027e8:	f003 0302 	and.w	r3, r3, #2
 80027ec:	2b02      	cmp	r3, #2
 80027ee:	d122      	bne.n	8002836 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	68db      	ldr	r3, [r3, #12]
 80027f6:	f003 0302 	and.w	r3, r3, #2
 80027fa:	2b02      	cmp	r3, #2
 80027fc:	d11b      	bne.n	8002836 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f06f 0202 	mvn.w	r2, #2
 8002806:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2201      	movs	r2, #1
 800280c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	699b      	ldr	r3, [r3, #24]
 8002814:	f003 0303 	and.w	r3, r3, #3
 8002818:	2b00      	cmp	r3, #0
 800281a:	d003      	beq.n	8002824 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800281c:	6878      	ldr	r0, [r7, #4]
 800281e:	f7fe f9fb 	bl	8000c18 <HAL_TIM_IC_CaptureCallback>
 8002822:	e005      	b.n	8002830 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002824:	6878      	ldr	r0, [r7, #4]
 8002826:	f000 fa7a 	bl	8002d1e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	f000 fa80 	bl	8002d30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2200      	movs	r2, #0
 8002834:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	691b      	ldr	r3, [r3, #16]
 800283c:	f003 0304 	and.w	r3, r3, #4
 8002840:	2b04      	cmp	r3, #4
 8002842:	d122      	bne.n	800288a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	68db      	ldr	r3, [r3, #12]
 800284a:	f003 0304 	and.w	r3, r3, #4
 800284e:	2b04      	cmp	r3, #4
 8002850:	d11b      	bne.n	800288a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f06f 0204 	mvn.w	r2, #4
 800285a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2202      	movs	r2, #2
 8002860:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	699b      	ldr	r3, [r3, #24]
 8002868:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800286c:	2b00      	cmp	r3, #0
 800286e:	d003      	beq.n	8002878 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002870:	6878      	ldr	r0, [r7, #4]
 8002872:	f7fe f9d1 	bl	8000c18 <HAL_TIM_IC_CaptureCallback>
 8002876:	e005      	b.n	8002884 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002878:	6878      	ldr	r0, [r7, #4]
 800287a:	f000 fa50 	bl	8002d1e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800287e:	6878      	ldr	r0, [r7, #4]
 8002880:	f000 fa56 	bl	8002d30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2200      	movs	r2, #0
 8002888:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	691b      	ldr	r3, [r3, #16]
 8002890:	f003 0308 	and.w	r3, r3, #8
 8002894:	2b08      	cmp	r3, #8
 8002896:	d122      	bne.n	80028de <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	68db      	ldr	r3, [r3, #12]
 800289e:	f003 0308 	and.w	r3, r3, #8
 80028a2:	2b08      	cmp	r3, #8
 80028a4:	d11b      	bne.n	80028de <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f06f 0208 	mvn.w	r2, #8
 80028ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2204      	movs	r2, #4
 80028b4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	69db      	ldr	r3, [r3, #28]
 80028bc:	f003 0303 	and.w	r3, r3, #3
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d003      	beq.n	80028cc <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028c4:	6878      	ldr	r0, [r7, #4]
 80028c6:	f7fe f9a7 	bl	8000c18 <HAL_TIM_IC_CaptureCallback>
 80028ca:	e005      	b.n	80028d8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028cc:	6878      	ldr	r0, [r7, #4]
 80028ce:	f000 fa26 	bl	8002d1e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028d2:	6878      	ldr	r0, [r7, #4]
 80028d4:	f000 fa2c 	bl	8002d30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2200      	movs	r2, #0
 80028dc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	691b      	ldr	r3, [r3, #16]
 80028e4:	f003 0310 	and.w	r3, r3, #16
 80028e8:	2b10      	cmp	r3, #16
 80028ea:	d122      	bne.n	8002932 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	68db      	ldr	r3, [r3, #12]
 80028f2:	f003 0310 	and.w	r3, r3, #16
 80028f6:	2b10      	cmp	r3, #16
 80028f8:	d11b      	bne.n	8002932 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f06f 0210 	mvn.w	r2, #16
 8002902:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2208      	movs	r2, #8
 8002908:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	69db      	ldr	r3, [r3, #28]
 8002910:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002914:	2b00      	cmp	r3, #0
 8002916:	d003      	beq.n	8002920 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002918:	6878      	ldr	r0, [r7, #4]
 800291a:	f7fe f97d 	bl	8000c18 <HAL_TIM_IC_CaptureCallback>
 800291e:	e005      	b.n	800292c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002920:	6878      	ldr	r0, [r7, #4]
 8002922:	f000 f9fc 	bl	8002d1e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002926:	6878      	ldr	r0, [r7, #4]
 8002928:	f000 fa02 	bl	8002d30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2200      	movs	r2, #0
 8002930:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	691b      	ldr	r3, [r3, #16]
 8002938:	f003 0301 	and.w	r3, r3, #1
 800293c:	2b01      	cmp	r3, #1
 800293e:	d10e      	bne.n	800295e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	68db      	ldr	r3, [r3, #12]
 8002946:	f003 0301 	and.w	r3, r3, #1
 800294a:	2b01      	cmp	r3, #1
 800294c:	d107      	bne.n	800295e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f06f 0201 	mvn.w	r2, #1
 8002956:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002958:	6878      	ldr	r0, [r7, #4]
 800295a:	f7fe f8e5 	bl	8000b28 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	691b      	ldr	r3, [r3, #16]
 8002964:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002968:	2b80      	cmp	r3, #128	; 0x80
 800296a:	d10e      	bne.n	800298a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	68db      	ldr	r3, [r3, #12]
 8002972:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002976:	2b80      	cmp	r3, #128	; 0x80
 8002978:	d107      	bne.n	800298a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002982:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002984:	6878      	ldr	r0, [r7, #4]
 8002986:	f000 fd04 	bl	8003392 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	691b      	ldr	r3, [r3, #16]
 8002990:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002994:	2b40      	cmp	r3, #64	; 0x40
 8002996:	d10e      	bne.n	80029b6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	68db      	ldr	r3, [r3, #12]
 800299e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029a2:	2b40      	cmp	r3, #64	; 0x40
 80029a4:	d107      	bne.n	80029b6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80029ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80029b0:	6878      	ldr	r0, [r7, #4]
 80029b2:	f000 f9c6 	bl	8002d42 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	691b      	ldr	r3, [r3, #16]
 80029bc:	f003 0320 	and.w	r3, r3, #32
 80029c0:	2b20      	cmp	r3, #32
 80029c2:	d10e      	bne.n	80029e2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	68db      	ldr	r3, [r3, #12]
 80029ca:	f003 0320 	and.w	r3, r3, #32
 80029ce:	2b20      	cmp	r3, #32
 80029d0:	d107      	bne.n	80029e2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f06f 0220 	mvn.w	r2, #32
 80029da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80029dc:	6878      	ldr	r0, [r7, #4]
 80029de:	f000 fccf 	bl	8003380 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80029e2:	bf00      	nop
 80029e4:	3708      	adds	r7, #8
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}

080029ea <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80029ea:	b580      	push	{r7, lr}
 80029ec:	b084      	sub	sp, #16
 80029ee:	af00      	add	r7, sp, #0
 80029f0:	60f8      	str	r0, [r7, #12]
 80029f2:	60b9      	str	r1, [r7, #8]
 80029f4:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029fc:	2b01      	cmp	r3, #1
 80029fe:	d101      	bne.n	8002a04 <HAL_TIM_IC_ConfigChannel+0x1a>
 8002a00:	2302      	movs	r3, #2
 8002a02:	e082      	b.n	8002b0a <HAL_TIM_IC_ConfigChannel+0x120>
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	2201      	movs	r2, #1
 8002a08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d11b      	bne.n	8002a4a <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	6818      	ldr	r0, [r3, #0]
 8002a16:	68bb      	ldr	r3, [r7, #8]
 8002a18:	6819      	ldr	r1, [r3, #0]
 8002a1a:	68bb      	ldr	r3, [r7, #8]
 8002a1c:	685a      	ldr	r2, [r3, #4]
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	68db      	ldr	r3, [r3, #12]
 8002a22:	f000 fa87 	bl	8002f34 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	699a      	ldr	r2, [r3, #24]
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f022 020c 	bic.w	r2, r2, #12
 8002a34:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	6999      	ldr	r1, [r3, #24]
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	689a      	ldr	r2, [r3, #8]
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	430a      	orrs	r2, r1
 8002a46:	619a      	str	r2, [r3, #24]
 8002a48:	e05a      	b.n	8002b00 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2b04      	cmp	r3, #4
 8002a4e:	d11c      	bne.n	8002a8a <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	6818      	ldr	r0, [r3, #0]
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	6819      	ldr	r1, [r3, #0]
 8002a58:	68bb      	ldr	r3, [r7, #8]
 8002a5a:	685a      	ldr	r2, [r3, #4]
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	68db      	ldr	r3, [r3, #12]
 8002a60:	f000 faf0 	bl	8003044 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	699a      	ldr	r2, [r3, #24]
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002a72:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	6999      	ldr	r1, [r3, #24]
 8002a7a:	68bb      	ldr	r3, [r7, #8]
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	021a      	lsls	r2, r3, #8
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	430a      	orrs	r2, r1
 8002a86:	619a      	str	r2, [r3, #24]
 8002a88:	e03a      	b.n	8002b00 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2b08      	cmp	r3, #8
 8002a8e:	d11b      	bne.n	8002ac8 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	6818      	ldr	r0, [r3, #0]
 8002a94:	68bb      	ldr	r3, [r7, #8]
 8002a96:	6819      	ldr	r1, [r3, #0]
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	685a      	ldr	r2, [r3, #4]
 8002a9c:	68bb      	ldr	r3, [r7, #8]
 8002a9e:	68db      	ldr	r3, [r3, #12]
 8002aa0:	f000 fb3b 	bl	800311a <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	69da      	ldr	r2, [r3, #28]
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f022 020c 	bic.w	r2, r2, #12
 8002ab2:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	69d9      	ldr	r1, [r3, #28]
 8002aba:	68bb      	ldr	r3, [r7, #8]
 8002abc:	689a      	ldr	r2, [r3, #8]
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	430a      	orrs	r2, r1
 8002ac4:	61da      	str	r2, [r3, #28]
 8002ac6:	e01b      	b.n	8002b00 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	6818      	ldr	r0, [r3, #0]
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	6819      	ldr	r1, [r3, #0]
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	685a      	ldr	r2, [r3, #4]
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	68db      	ldr	r3, [r3, #12]
 8002ad8:	f000 fb5a 	bl	8003190 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	69da      	ldr	r2, [r3, #28]
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002aea:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	69d9      	ldr	r1, [r3, #28]
 8002af2:	68bb      	ldr	r3, [r7, #8]
 8002af4:	689b      	ldr	r3, [r3, #8]
 8002af6:	021a      	lsls	r2, r3, #8
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	430a      	orrs	r2, r1
 8002afe:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	2200      	movs	r2, #0
 8002b04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002b08:	2300      	movs	r3, #0
}
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	3710      	adds	r7, #16
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}

08002b12 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002b12:	b580      	push	{r7, lr}
 8002b14:	b084      	sub	sp, #16
 8002b16:	af00      	add	r7, sp, #0
 8002b18:	6078      	str	r0, [r7, #4]
 8002b1a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b22:	2b01      	cmp	r3, #1
 8002b24:	d101      	bne.n	8002b2a <HAL_TIM_ConfigClockSource+0x18>
 8002b26:	2302      	movs	r3, #2
 8002b28:	e0b3      	b.n	8002c92 <HAL_TIM_ConfigClockSource+0x180>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2202      	movs	r2, #2
 8002b36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002b48:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002b50:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	68fa      	ldr	r2, [r7, #12]
 8002b58:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b62:	d03e      	beq.n	8002be2 <HAL_TIM_ConfigClockSource+0xd0>
 8002b64:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b68:	f200 8087 	bhi.w	8002c7a <HAL_TIM_ConfigClockSource+0x168>
 8002b6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b70:	f000 8085 	beq.w	8002c7e <HAL_TIM_ConfigClockSource+0x16c>
 8002b74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b78:	d87f      	bhi.n	8002c7a <HAL_TIM_ConfigClockSource+0x168>
 8002b7a:	2b70      	cmp	r3, #112	; 0x70
 8002b7c:	d01a      	beq.n	8002bb4 <HAL_TIM_ConfigClockSource+0xa2>
 8002b7e:	2b70      	cmp	r3, #112	; 0x70
 8002b80:	d87b      	bhi.n	8002c7a <HAL_TIM_ConfigClockSource+0x168>
 8002b82:	2b60      	cmp	r3, #96	; 0x60
 8002b84:	d050      	beq.n	8002c28 <HAL_TIM_ConfigClockSource+0x116>
 8002b86:	2b60      	cmp	r3, #96	; 0x60
 8002b88:	d877      	bhi.n	8002c7a <HAL_TIM_ConfigClockSource+0x168>
 8002b8a:	2b50      	cmp	r3, #80	; 0x50
 8002b8c:	d03c      	beq.n	8002c08 <HAL_TIM_ConfigClockSource+0xf6>
 8002b8e:	2b50      	cmp	r3, #80	; 0x50
 8002b90:	d873      	bhi.n	8002c7a <HAL_TIM_ConfigClockSource+0x168>
 8002b92:	2b40      	cmp	r3, #64	; 0x40
 8002b94:	d058      	beq.n	8002c48 <HAL_TIM_ConfigClockSource+0x136>
 8002b96:	2b40      	cmp	r3, #64	; 0x40
 8002b98:	d86f      	bhi.n	8002c7a <HAL_TIM_ConfigClockSource+0x168>
 8002b9a:	2b30      	cmp	r3, #48	; 0x30
 8002b9c:	d064      	beq.n	8002c68 <HAL_TIM_ConfigClockSource+0x156>
 8002b9e:	2b30      	cmp	r3, #48	; 0x30
 8002ba0:	d86b      	bhi.n	8002c7a <HAL_TIM_ConfigClockSource+0x168>
 8002ba2:	2b20      	cmp	r3, #32
 8002ba4:	d060      	beq.n	8002c68 <HAL_TIM_ConfigClockSource+0x156>
 8002ba6:	2b20      	cmp	r3, #32
 8002ba8:	d867      	bhi.n	8002c7a <HAL_TIM_ConfigClockSource+0x168>
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d05c      	beq.n	8002c68 <HAL_TIM_ConfigClockSource+0x156>
 8002bae:	2b10      	cmp	r3, #16
 8002bb0:	d05a      	beq.n	8002c68 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002bb2:	e062      	b.n	8002c7a <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6818      	ldr	r0, [r3, #0]
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	6899      	ldr	r1, [r3, #8]
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	685a      	ldr	r2, [r3, #4]
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	68db      	ldr	r3, [r3, #12]
 8002bc4:	f000 fb3a 	bl	800323c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	689b      	ldr	r3, [r3, #8]
 8002bce:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002bd6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	68fa      	ldr	r2, [r7, #12]
 8002bde:	609a      	str	r2, [r3, #8]
      break;
 8002be0:	e04e      	b.n	8002c80 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6818      	ldr	r0, [r3, #0]
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	6899      	ldr	r1, [r3, #8]
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	685a      	ldr	r2, [r3, #4]
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	68db      	ldr	r3, [r3, #12]
 8002bf2:	f000 fb23 	bl	800323c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	689a      	ldr	r2, [r3, #8]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002c04:	609a      	str	r2, [r3, #8]
      break;
 8002c06:	e03b      	b.n	8002c80 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6818      	ldr	r0, [r3, #0]
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	6859      	ldr	r1, [r3, #4]
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	68db      	ldr	r3, [r3, #12]
 8002c14:	461a      	mov	r2, r3
 8002c16:	f000 f9e7 	bl	8002fe8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	2150      	movs	r1, #80	; 0x50
 8002c20:	4618      	mov	r0, r3
 8002c22:	f000 faf1 	bl	8003208 <TIM_ITRx_SetConfig>
      break;
 8002c26:	e02b      	b.n	8002c80 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6818      	ldr	r0, [r3, #0]
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	6859      	ldr	r1, [r3, #4]
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	68db      	ldr	r3, [r3, #12]
 8002c34:	461a      	mov	r2, r3
 8002c36:	f000 fa41 	bl	80030bc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	2160      	movs	r1, #96	; 0x60
 8002c40:	4618      	mov	r0, r3
 8002c42:	f000 fae1 	bl	8003208 <TIM_ITRx_SetConfig>
      break;
 8002c46:	e01b      	b.n	8002c80 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6818      	ldr	r0, [r3, #0]
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	6859      	ldr	r1, [r3, #4]
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	68db      	ldr	r3, [r3, #12]
 8002c54:	461a      	mov	r2, r3
 8002c56:	f000 f9c7 	bl	8002fe8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	2140      	movs	r1, #64	; 0x40
 8002c60:	4618      	mov	r0, r3
 8002c62:	f000 fad1 	bl	8003208 <TIM_ITRx_SetConfig>
      break;
 8002c66:	e00b      	b.n	8002c80 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4619      	mov	r1, r3
 8002c72:	4610      	mov	r0, r2
 8002c74:	f000 fac8 	bl	8003208 <TIM_ITRx_SetConfig>
        break;
 8002c78:	e002      	b.n	8002c80 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002c7a:	bf00      	nop
 8002c7c:	e000      	b.n	8002c80 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002c7e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2201      	movs	r2, #1
 8002c84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002c90:	2300      	movs	r3, #0
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	3710      	adds	r7, #16
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}

08002c9a <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8002c9a:	b580      	push	{r7, lr}
 8002c9c:	b082      	sub	sp, #8
 8002c9e:	af00      	add	r7, sp, #0
 8002ca0:	6078      	str	r0, [r7, #4]
 8002ca2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d101      	bne.n	8002cb2 <HAL_TIM_SlaveConfigSynchro+0x18>
 8002cae:	2302      	movs	r3, #2
 8002cb0:	e031      	b.n	8002d16 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2201      	movs	r2, #1
 8002cb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2202      	movs	r2, #2
 8002cbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8002cc2:	6839      	ldr	r1, [r7, #0]
 8002cc4:	6878      	ldr	r0, [r7, #4]
 8002cc6:	f000 f8a7 	bl	8002e18 <TIM_SlaveTimer_SetConfig>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d009      	beq.n	8002ce4 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2200      	movs	r2, #0
 8002cdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	e018      	b.n	8002d16 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	68da      	ldr	r2, [r3, #12]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002cf2:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	68da      	ldr	r2, [r3, #12]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002d02:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2201      	movs	r2, #1
 8002d08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002d14:	2300      	movs	r3, #0
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	3708      	adds	r7, #8
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}

08002d1e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d1e:	b480      	push	{r7}
 8002d20:	b083      	sub	sp, #12
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002d26:	bf00      	nop
 8002d28:	370c      	adds	r7, #12
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bc80      	pop	{r7}
 8002d2e:	4770      	bx	lr

08002d30 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002d38:	bf00      	nop
 8002d3a:	370c      	adds	r7, #12
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bc80      	pop	{r7}
 8002d40:	4770      	bx	lr

08002d42 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002d42:	b480      	push	{r7}
 8002d44:	b083      	sub	sp, #12
 8002d46:	af00      	add	r7, sp, #0
 8002d48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002d4a:	bf00      	nop
 8002d4c:	370c      	adds	r7, #12
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bc80      	pop	{r7}
 8002d52:	4770      	bx	lr

08002d54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b085      	sub	sp, #20
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
 8002d5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	4a29      	ldr	r2, [pc, #164]	; (8002e0c <TIM_Base_SetConfig+0xb8>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d00b      	beq.n	8002d84 <TIM_Base_SetConfig+0x30>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d72:	d007      	beq.n	8002d84 <TIM_Base_SetConfig+0x30>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	4a26      	ldr	r2, [pc, #152]	; (8002e10 <TIM_Base_SetConfig+0xbc>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d003      	beq.n	8002d84 <TIM_Base_SetConfig+0x30>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	4a25      	ldr	r2, [pc, #148]	; (8002e14 <TIM_Base_SetConfig+0xc0>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d108      	bne.n	8002d96 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	68fa      	ldr	r2, [r7, #12]
 8002d92:	4313      	orrs	r3, r2
 8002d94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	4a1c      	ldr	r2, [pc, #112]	; (8002e0c <TIM_Base_SetConfig+0xb8>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d00b      	beq.n	8002db6 <TIM_Base_SetConfig+0x62>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002da4:	d007      	beq.n	8002db6 <TIM_Base_SetConfig+0x62>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	4a19      	ldr	r2, [pc, #100]	; (8002e10 <TIM_Base_SetConfig+0xbc>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d003      	beq.n	8002db6 <TIM_Base_SetConfig+0x62>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	4a18      	ldr	r2, [pc, #96]	; (8002e14 <TIM_Base_SetConfig+0xc0>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d108      	bne.n	8002dc8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002dbc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	68db      	ldr	r3, [r3, #12]
 8002dc2:	68fa      	ldr	r2, [r7, #12]
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	695b      	ldr	r3, [r3, #20]
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	68fa      	ldr	r2, [r7, #12]
 8002dda:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	689a      	ldr	r2, [r3, #8]
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	4a07      	ldr	r2, [pc, #28]	; (8002e0c <TIM_Base_SetConfig+0xb8>)
 8002df0:	4293      	cmp	r3, r2
 8002df2:	d103      	bne.n	8002dfc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	691a      	ldr	r2, [r3, #16]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2201      	movs	r2, #1
 8002e00:	615a      	str	r2, [r3, #20]
}
 8002e02:	bf00      	nop
 8002e04:	3714      	adds	r7, #20
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bc80      	pop	{r7}
 8002e0a:	4770      	bx	lr
 8002e0c:	40012c00 	.word	0x40012c00
 8002e10:	40000400 	.word	0x40000400
 8002e14:	40000800 	.word	0x40000800

08002e18 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b086      	sub	sp, #24
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
 8002e20:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	689b      	ldr	r3, [r3, #8]
 8002e28:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e30:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	685b      	ldr	r3, [r3, #4]
 8002e36:	697a      	ldr	r2, [r7, #20]
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8002e3c:	697b      	ldr	r3, [r7, #20]
 8002e3e:	f023 0307 	bic.w	r3, r3, #7
 8002e42:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	697a      	ldr	r2, [r7, #20]
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	697a      	ldr	r2, [r7, #20]
 8002e54:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	2b70      	cmp	r3, #112	; 0x70
 8002e5c:	d01a      	beq.n	8002e94 <TIM_SlaveTimer_SetConfig+0x7c>
 8002e5e:	2b70      	cmp	r3, #112	; 0x70
 8002e60:	d860      	bhi.n	8002f24 <TIM_SlaveTimer_SetConfig+0x10c>
 8002e62:	2b60      	cmp	r3, #96	; 0x60
 8002e64:	d054      	beq.n	8002f10 <TIM_SlaveTimer_SetConfig+0xf8>
 8002e66:	2b60      	cmp	r3, #96	; 0x60
 8002e68:	d85c      	bhi.n	8002f24 <TIM_SlaveTimer_SetConfig+0x10c>
 8002e6a:	2b50      	cmp	r3, #80	; 0x50
 8002e6c:	d046      	beq.n	8002efc <TIM_SlaveTimer_SetConfig+0xe4>
 8002e6e:	2b50      	cmp	r3, #80	; 0x50
 8002e70:	d858      	bhi.n	8002f24 <TIM_SlaveTimer_SetConfig+0x10c>
 8002e72:	2b40      	cmp	r3, #64	; 0x40
 8002e74:	d019      	beq.n	8002eaa <TIM_SlaveTimer_SetConfig+0x92>
 8002e76:	2b40      	cmp	r3, #64	; 0x40
 8002e78:	d854      	bhi.n	8002f24 <TIM_SlaveTimer_SetConfig+0x10c>
 8002e7a:	2b30      	cmp	r3, #48	; 0x30
 8002e7c:	d054      	beq.n	8002f28 <TIM_SlaveTimer_SetConfig+0x110>
 8002e7e:	2b30      	cmp	r3, #48	; 0x30
 8002e80:	d850      	bhi.n	8002f24 <TIM_SlaveTimer_SetConfig+0x10c>
 8002e82:	2b20      	cmp	r3, #32
 8002e84:	d050      	beq.n	8002f28 <TIM_SlaveTimer_SetConfig+0x110>
 8002e86:	2b20      	cmp	r3, #32
 8002e88:	d84c      	bhi.n	8002f24 <TIM_SlaveTimer_SetConfig+0x10c>
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d04c      	beq.n	8002f28 <TIM_SlaveTimer_SetConfig+0x110>
 8002e8e:	2b10      	cmp	r3, #16
 8002e90:	d04a      	beq.n	8002f28 <TIM_SlaveTimer_SetConfig+0x110>
        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
        break;
      }

    default:
      break;
 8002e92:	e047      	b.n	8002f24 <TIM_SlaveTimer_SetConfig+0x10c>
      TIM_ETR_SetConfig(htim->Instance,
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6818      	ldr	r0, [r3, #0]
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	68d9      	ldr	r1, [r3, #12]
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	689a      	ldr	r2, [r3, #8]
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	691b      	ldr	r3, [r3, #16]
 8002ea4:	f000 f9ca 	bl	800323c <TIM_ETR_SetConfig>
      break;
 8002ea8:	e03f      	b.n	8002f2a <TIM_SlaveTimer_SetConfig+0x112>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	2b05      	cmp	r3, #5
 8002eb0:	d101      	bne.n	8002eb6 <TIM_SlaveTimer_SetConfig+0x9e>
        return HAL_ERROR;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e03a      	b.n	8002f2c <TIM_SlaveTimer_SetConfig+0x114>
      tmpccer = htim->Instance->CCER;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	6a1b      	ldr	r3, [r3, #32]
 8002ebc:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	6a1a      	ldr	r2, [r3, #32]
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f022 0201 	bic.w	r2, r2, #1
 8002ecc:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	699b      	ldr	r3, [r3, #24]
 8002ed4:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002edc:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	691b      	ldr	r3, [r3, #16]
 8002ee2:	011b      	lsls	r3, r3, #4
 8002ee4:	68fa      	ldr	r2, [r7, #12]
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	68fa      	ldr	r2, [r7, #12]
 8002ef0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	693a      	ldr	r2, [r7, #16]
 8002ef8:	621a      	str	r2, [r3, #32]
      break;
 8002efa:	e016      	b.n	8002f2a <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6818      	ldr	r0, [r3, #0]
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	6899      	ldr	r1, [r3, #8]
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	691b      	ldr	r3, [r3, #16]
 8002f08:	461a      	mov	r2, r3
 8002f0a:	f000 f86d 	bl	8002fe8 <TIM_TI1_ConfigInputStage>
      break;
 8002f0e:	e00c      	b.n	8002f2a <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6818      	ldr	r0, [r3, #0]
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	6899      	ldr	r1, [r3, #8]
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	691b      	ldr	r3, [r3, #16]
 8002f1c:	461a      	mov	r2, r3
 8002f1e:	f000 f8cd 	bl	80030bc <TIM_TI2_ConfigInputStage>
      break;
 8002f22:	e002      	b.n	8002f2a <TIM_SlaveTimer_SetConfig+0x112>
      break;
 8002f24:	bf00      	nop
 8002f26:	e000      	b.n	8002f2a <TIM_SlaveTimer_SetConfig+0x112>
        break;
 8002f28:	bf00      	nop
  }
  return HAL_OK;
 8002f2a:	2300      	movs	r3, #0
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	3718      	adds	r7, #24
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}

08002f34 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8002f34:	b480      	push	{r7}
 8002f36:	b087      	sub	sp, #28
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	60f8      	str	r0, [r7, #12]
 8002f3c:	60b9      	str	r1, [r7, #8]
 8002f3e:	607a      	str	r2, [r7, #4]
 8002f40:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	6a1b      	ldr	r3, [r3, #32]
 8002f46:	f023 0201 	bic.w	r2, r3, #1
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	699b      	ldr	r3, [r3, #24]
 8002f52:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	6a1b      	ldr	r3, [r3, #32]
 8002f58:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	4a1f      	ldr	r2, [pc, #124]	; (8002fdc <TIM_TI1_SetConfig+0xa8>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d00b      	beq.n	8002f7a <TIM_TI1_SetConfig+0x46>
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f68:	d007      	beq.n	8002f7a <TIM_TI1_SetConfig+0x46>
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	4a1c      	ldr	r2, [pc, #112]	; (8002fe0 <TIM_TI1_SetConfig+0xac>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d003      	beq.n	8002f7a <TIM_TI1_SetConfig+0x46>
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	4a1b      	ldr	r2, [pc, #108]	; (8002fe4 <TIM_TI1_SetConfig+0xb0>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d101      	bne.n	8002f7e <TIM_TI1_SetConfig+0x4a>
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e000      	b.n	8002f80 <TIM_TI1_SetConfig+0x4c>
 8002f7e:	2300      	movs	r3, #0
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d008      	beq.n	8002f96 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8002f84:	697b      	ldr	r3, [r7, #20]
 8002f86:	f023 0303 	bic.w	r3, r3, #3
 8002f8a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8002f8c:	697a      	ldr	r2, [r7, #20]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	4313      	orrs	r3, r2
 8002f92:	617b      	str	r3, [r7, #20]
 8002f94:	e003      	b.n	8002f9e <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	f043 0301 	orr.w	r3, r3, #1
 8002f9c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002fa4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	011b      	lsls	r3, r3, #4
 8002faa:	b2db      	uxtb	r3, r3
 8002fac:	697a      	ldr	r2, [r7, #20]
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	f023 030a 	bic.w	r3, r3, #10
 8002fb8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8002fba:	68bb      	ldr	r3, [r7, #8]
 8002fbc:	f003 030a 	and.w	r3, r3, #10
 8002fc0:	693a      	ldr	r2, [r7, #16]
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	697a      	ldr	r2, [r7, #20]
 8002fca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	693a      	ldr	r2, [r7, #16]
 8002fd0:	621a      	str	r2, [r3, #32]
}
 8002fd2:	bf00      	nop
 8002fd4:	371c      	adds	r7, #28
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bc80      	pop	{r7}
 8002fda:	4770      	bx	lr
 8002fdc:	40012c00 	.word	0x40012c00
 8002fe0:	40000400 	.word	0x40000400
 8002fe4:	40000800 	.word	0x40000800

08002fe8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b087      	sub	sp, #28
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	60f8      	str	r0, [r7, #12]
 8002ff0:	60b9      	str	r1, [r7, #8]
 8002ff2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	6a1b      	ldr	r3, [r3, #32]
 8002ff8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	6a1b      	ldr	r3, [r3, #32]
 8002ffe:	f023 0201 	bic.w	r2, r3, #1
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	699b      	ldr	r3, [r3, #24]
 800300a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800300c:	693b      	ldr	r3, [r7, #16]
 800300e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003012:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	011b      	lsls	r3, r3, #4
 8003018:	693a      	ldr	r2, [r7, #16]
 800301a:	4313      	orrs	r3, r2
 800301c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	f023 030a 	bic.w	r3, r3, #10
 8003024:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003026:	697a      	ldr	r2, [r7, #20]
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	4313      	orrs	r3, r2
 800302c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	693a      	ldr	r2, [r7, #16]
 8003032:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	697a      	ldr	r2, [r7, #20]
 8003038:	621a      	str	r2, [r3, #32]
}
 800303a:	bf00      	nop
 800303c:	371c      	adds	r7, #28
 800303e:	46bd      	mov	sp, r7
 8003040:	bc80      	pop	{r7}
 8003042:	4770      	bx	lr

08003044 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003044:	b480      	push	{r7}
 8003046:	b087      	sub	sp, #28
 8003048:	af00      	add	r7, sp, #0
 800304a:	60f8      	str	r0, [r7, #12]
 800304c:	60b9      	str	r1, [r7, #8]
 800304e:	607a      	str	r2, [r7, #4]
 8003050:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	6a1b      	ldr	r3, [r3, #32]
 8003056:	f023 0210 	bic.w	r2, r3, #16
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	699b      	ldr	r3, [r3, #24]
 8003062:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	6a1b      	ldr	r3, [r3, #32]
 8003068:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800306a:	697b      	ldr	r3, [r7, #20]
 800306c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003070:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	021b      	lsls	r3, r3, #8
 8003076:	697a      	ldr	r2, [r7, #20]
 8003078:	4313      	orrs	r3, r2
 800307a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003082:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	031b      	lsls	r3, r3, #12
 8003088:	b29b      	uxth	r3, r3
 800308a:	697a      	ldr	r2, [r7, #20]
 800308c:	4313      	orrs	r3, r2
 800308e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003090:	693b      	ldr	r3, [r7, #16]
 8003092:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003096:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	011b      	lsls	r3, r3, #4
 800309c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80030a0:	693a      	ldr	r2, [r7, #16]
 80030a2:	4313      	orrs	r3, r2
 80030a4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	697a      	ldr	r2, [r7, #20]
 80030aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	693a      	ldr	r2, [r7, #16]
 80030b0:	621a      	str	r2, [r3, #32]
}
 80030b2:	bf00      	nop
 80030b4:	371c      	adds	r7, #28
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bc80      	pop	{r7}
 80030ba:	4770      	bx	lr

080030bc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80030bc:	b480      	push	{r7}
 80030be:	b087      	sub	sp, #28
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	60f8      	str	r0, [r7, #12]
 80030c4:	60b9      	str	r1, [r7, #8]
 80030c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	6a1b      	ldr	r3, [r3, #32]
 80030cc:	f023 0210 	bic.w	r2, r3, #16
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	699b      	ldr	r3, [r3, #24]
 80030d8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	6a1b      	ldr	r3, [r3, #32]
 80030de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80030e6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	031b      	lsls	r3, r3, #12
 80030ec:	697a      	ldr	r2, [r7, #20]
 80030ee:	4313      	orrs	r3, r2
 80030f0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80030f2:	693b      	ldr	r3, [r7, #16]
 80030f4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80030f8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	011b      	lsls	r3, r3, #4
 80030fe:	693a      	ldr	r2, [r7, #16]
 8003100:	4313      	orrs	r3, r2
 8003102:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	697a      	ldr	r2, [r7, #20]
 8003108:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	693a      	ldr	r2, [r7, #16]
 800310e:	621a      	str	r2, [r3, #32]
}
 8003110:	bf00      	nop
 8003112:	371c      	adds	r7, #28
 8003114:	46bd      	mov	sp, r7
 8003116:	bc80      	pop	{r7}
 8003118:	4770      	bx	lr

0800311a <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800311a:	b480      	push	{r7}
 800311c:	b087      	sub	sp, #28
 800311e:	af00      	add	r7, sp, #0
 8003120:	60f8      	str	r0, [r7, #12]
 8003122:	60b9      	str	r1, [r7, #8]
 8003124:	607a      	str	r2, [r7, #4]
 8003126:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	6a1b      	ldr	r3, [r3, #32]
 800312c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	69db      	ldr	r3, [r3, #28]
 8003138:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	6a1b      	ldr	r3, [r3, #32]
 800313e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	f023 0303 	bic.w	r3, r3, #3
 8003146:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8003148:	697a      	ldr	r2, [r7, #20]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	4313      	orrs	r3, r2
 800314e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003156:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	011b      	lsls	r3, r3, #4
 800315c:	b2db      	uxtb	r3, r3
 800315e:	697a      	ldr	r2, [r7, #20]
 8003160:	4313      	orrs	r3, r2
 8003162:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800316a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 800316c:	68bb      	ldr	r3, [r7, #8]
 800316e:	021b      	lsls	r3, r3, #8
 8003170:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003174:	693a      	ldr	r2, [r7, #16]
 8003176:	4313      	orrs	r3, r2
 8003178:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	697a      	ldr	r2, [r7, #20]
 800317e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	693a      	ldr	r2, [r7, #16]
 8003184:	621a      	str	r2, [r3, #32]
}
 8003186:	bf00      	nop
 8003188:	371c      	adds	r7, #28
 800318a:	46bd      	mov	sp, r7
 800318c:	bc80      	pop	{r7}
 800318e:	4770      	bx	lr

08003190 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003190:	b480      	push	{r7}
 8003192:	b087      	sub	sp, #28
 8003194:	af00      	add	r7, sp, #0
 8003196:	60f8      	str	r0, [r7, #12]
 8003198:	60b9      	str	r1, [r7, #8]
 800319a:	607a      	str	r2, [r7, #4]
 800319c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	6a1b      	ldr	r3, [r3, #32]
 80031a2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	69db      	ldr	r3, [r3, #28]
 80031ae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	6a1b      	ldr	r3, [r3, #32]
 80031b4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031bc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	021b      	lsls	r3, r3, #8
 80031c2:	697a      	ldr	r2, [r7, #20]
 80031c4:	4313      	orrs	r3, r2
 80031c6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80031c8:	697b      	ldr	r3, [r7, #20]
 80031ca:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80031ce:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	031b      	lsls	r3, r3, #12
 80031d4:	b29b      	uxth	r3, r3
 80031d6:	697a      	ldr	r2, [r7, #20]
 80031d8:	4313      	orrs	r3, r2
 80031da:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80031e2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	031b      	lsls	r3, r3, #12
 80031e8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80031ec:	693a      	ldr	r2, [r7, #16]
 80031ee:	4313      	orrs	r3, r2
 80031f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	697a      	ldr	r2, [r7, #20]
 80031f6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	693a      	ldr	r2, [r7, #16]
 80031fc:	621a      	str	r2, [r3, #32]
}
 80031fe:	bf00      	nop
 8003200:	371c      	adds	r7, #28
 8003202:	46bd      	mov	sp, r7
 8003204:	bc80      	pop	{r7}
 8003206:	4770      	bx	lr

08003208 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003208:	b480      	push	{r7}
 800320a:	b085      	sub	sp, #20
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
 8003210:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800321e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003220:	683a      	ldr	r2, [r7, #0]
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	4313      	orrs	r3, r2
 8003226:	f043 0307 	orr.w	r3, r3, #7
 800322a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	68fa      	ldr	r2, [r7, #12]
 8003230:	609a      	str	r2, [r3, #8]
}
 8003232:	bf00      	nop
 8003234:	3714      	adds	r7, #20
 8003236:	46bd      	mov	sp, r7
 8003238:	bc80      	pop	{r7}
 800323a:	4770      	bx	lr

0800323c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800323c:	b480      	push	{r7}
 800323e:	b087      	sub	sp, #28
 8003240:	af00      	add	r7, sp, #0
 8003242:	60f8      	str	r0, [r7, #12]
 8003244:	60b9      	str	r1, [r7, #8]
 8003246:	607a      	str	r2, [r7, #4]
 8003248:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003250:	697b      	ldr	r3, [r7, #20]
 8003252:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003256:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	021a      	lsls	r2, r3, #8
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	431a      	orrs	r2, r3
 8003260:	68bb      	ldr	r3, [r7, #8]
 8003262:	4313      	orrs	r3, r2
 8003264:	697a      	ldr	r2, [r7, #20]
 8003266:	4313      	orrs	r3, r2
 8003268:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	697a      	ldr	r2, [r7, #20]
 800326e:	609a      	str	r2, [r3, #8]
}
 8003270:	bf00      	nop
 8003272:	371c      	adds	r7, #28
 8003274:	46bd      	mov	sp, r7
 8003276:	bc80      	pop	{r7}
 8003278:	4770      	bx	lr

0800327a <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800327a:	b480      	push	{r7}
 800327c:	b087      	sub	sp, #28
 800327e:	af00      	add	r7, sp, #0
 8003280:	60f8      	str	r0, [r7, #12]
 8003282:	60b9      	str	r1, [r7, #8]
 8003284:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003286:	68bb      	ldr	r3, [r7, #8]
 8003288:	f003 031f 	and.w	r3, r3, #31
 800328c:	2201      	movs	r2, #1
 800328e:	fa02 f303 	lsl.w	r3, r2, r3
 8003292:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	6a1a      	ldr	r2, [r3, #32]
 8003298:	697b      	ldr	r3, [r7, #20]
 800329a:	43db      	mvns	r3, r3
 800329c:	401a      	ands	r2, r3
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	6a1a      	ldr	r2, [r3, #32]
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	f003 031f 	and.w	r3, r3, #31
 80032ac:	6879      	ldr	r1, [r7, #4]
 80032ae:	fa01 f303 	lsl.w	r3, r1, r3
 80032b2:	431a      	orrs	r2, r3
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	621a      	str	r2, [r3, #32]
}
 80032b8:	bf00      	nop
 80032ba:	371c      	adds	r7, #28
 80032bc:	46bd      	mov	sp, r7
 80032be:	bc80      	pop	{r7}
 80032c0:	4770      	bx	lr
	...

080032c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b085      	sub	sp, #20
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
 80032cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032d4:	2b01      	cmp	r3, #1
 80032d6:	d101      	bne.n	80032dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80032d8:	2302      	movs	r3, #2
 80032da:	e046      	b.n	800336a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2201      	movs	r2, #1
 80032e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2202      	movs	r2, #2
 80032e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	689b      	ldr	r3, [r3, #8]
 80032fa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003302:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	68fa      	ldr	r2, [r7, #12]
 800330a:	4313      	orrs	r3, r2
 800330c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	68fa      	ldr	r2, [r7, #12]
 8003314:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a16      	ldr	r2, [pc, #88]	; (8003374 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d00e      	beq.n	800333e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003328:	d009      	beq.n	800333e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a12      	ldr	r2, [pc, #72]	; (8003378 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d004      	beq.n	800333e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a10      	ldr	r2, [pc, #64]	; (800337c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d10c      	bne.n	8003358 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800333e:	68bb      	ldr	r3, [r7, #8]
 8003340:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003344:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	68ba      	ldr	r2, [r7, #8]
 800334c:	4313      	orrs	r3, r2
 800334e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	68ba      	ldr	r2, [r7, #8]
 8003356:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2201      	movs	r2, #1
 800335c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2200      	movs	r2, #0
 8003364:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003368:	2300      	movs	r3, #0
}
 800336a:	4618      	mov	r0, r3
 800336c:	3714      	adds	r7, #20
 800336e:	46bd      	mov	sp, r7
 8003370:	bc80      	pop	{r7}
 8003372:	4770      	bx	lr
 8003374:	40012c00 	.word	0x40012c00
 8003378:	40000400 	.word	0x40000400
 800337c:	40000800 	.word	0x40000800

08003380 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003380:	b480      	push	{r7}
 8003382:	b083      	sub	sp, #12
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003388:	bf00      	nop
 800338a:	370c      	adds	r7, #12
 800338c:	46bd      	mov	sp, r7
 800338e:	bc80      	pop	{r7}
 8003390:	4770      	bx	lr

08003392 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003392:	b480      	push	{r7}
 8003394:	b083      	sub	sp, #12
 8003396:	af00      	add	r7, sp, #0
 8003398:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800339a:	bf00      	nop
 800339c:	370c      	adds	r7, #12
 800339e:	46bd      	mov	sp, r7
 80033a0:	bc80      	pop	{r7}
 80033a2:	4770      	bx	lr

080033a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b082      	sub	sp, #8
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d101      	bne.n	80033b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80033b2:	2301      	movs	r3, #1
 80033b4:	e03f      	b.n	8003436 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033bc:	b2db      	uxtb	r3, r3
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d106      	bne.n	80033d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2200      	movs	r2, #0
 80033c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80033ca:	6878      	ldr	r0, [r7, #4]
 80033cc:	f7fd feba 	bl	8001144 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2224      	movs	r2, #36	; 0x24
 80033d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	68da      	ldr	r2, [r3, #12]
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80033e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80033e8:	6878      	ldr	r0, [r7, #4]
 80033ea:	f000 f905 	bl	80035f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	691a      	ldr	r2, [r3, #16]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80033fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	695a      	ldr	r2, [r3, #20]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800340c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	68da      	ldr	r2, [r3, #12]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800341c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2200      	movs	r2, #0
 8003422:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2220      	movs	r2, #32
 8003428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2220      	movs	r2, #32
 8003430:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003434:	2300      	movs	r3, #0
}
 8003436:	4618      	mov	r0, r3
 8003438:	3708      	adds	r7, #8
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}

0800343e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800343e:	b580      	push	{r7, lr}
 8003440:	b08a      	sub	sp, #40	; 0x28
 8003442:	af02      	add	r7, sp, #8
 8003444:	60f8      	str	r0, [r7, #12]
 8003446:	60b9      	str	r1, [r7, #8]
 8003448:	603b      	str	r3, [r7, #0]
 800344a:	4613      	mov	r3, r2
 800344c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800344e:	2300      	movs	r3, #0
 8003450:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003458:	b2db      	uxtb	r3, r3
 800345a:	2b20      	cmp	r3, #32
 800345c:	d17c      	bne.n	8003558 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800345e:	68bb      	ldr	r3, [r7, #8]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d002      	beq.n	800346a <HAL_UART_Transmit+0x2c>
 8003464:	88fb      	ldrh	r3, [r7, #6]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d101      	bne.n	800346e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800346a:	2301      	movs	r3, #1
 800346c:	e075      	b.n	800355a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003474:	2b01      	cmp	r3, #1
 8003476:	d101      	bne.n	800347c <HAL_UART_Transmit+0x3e>
 8003478:	2302      	movs	r3, #2
 800347a:	e06e      	b.n	800355a <HAL_UART_Transmit+0x11c>
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2201      	movs	r2, #1
 8003480:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	2200      	movs	r2, #0
 8003488:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2221      	movs	r2, #33	; 0x21
 800348e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003492:	f7fe f82d 	bl	80014f0 <HAL_GetTick>
 8003496:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	88fa      	ldrh	r2, [r7, #6]
 800349c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	88fa      	ldrh	r2, [r7, #6]
 80034a2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034ac:	d108      	bne.n	80034c0 <HAL_UART_Transmit+0x82>
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	691b      	ldr	r3, [r3, #16]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d104      	bne.n	80034c0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80034b6:	2300      	movs	r3, #0
 80034b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80034ba:	68bb      	ldr	r3, [r7, #8]
 80034bc:	61bb      	str	r3, [r7, #24]
 80034be:	e003      	b.n	80034c8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80034c0:	68bb      	ldr	r3, [r7, #8]
 80034c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80034c4:	2300      	movs	r3, #0
 80034c6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	2200      	movs	r2, #0
 80034cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80034d0:	e02a      	b.n	8003528 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	9300      	str	r3, [sp, #0]
 80034d6:	697b      	ldr	r3, [r7, #20]
 80034d8:	2200      	movs	r2, #0
 80034da:	2180      	movs	r1, #128	; 0x80
 80034dc:	68f8      	ldr	r0, [r7, #12]
 80034de:	f000 f840 	bl	8003562 <UART_WaitOnFlagUntilTimeout>
 80034e2:	4603      	mov	r3, r0
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d001      	beq.n	80034ec <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80034e8:	2303      	movs	r3, #3
 80034ea:	e036      	b.n	800355a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80034ec:	69fb      	ldr	r3, [r7, #28]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d10b      	bne.n	800350a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80034f2:	69bb      	ldr	r3, [r7, #24]
 80034f4:	881b      	ldrh	r3, [r3, #0]
 80034f6:	461a      	mov	r2, r3
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003500:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003502:	69bb      	ldr	r3, [r7, #24]
 8003504:	3302      	adds	r3, #2
 8003506:	61bb      	str	r3, [r7, #24]
 8003508:	e007      	b.n	800351a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800350a:	69fb      	ldr	r3, [r7, #28]
 800350c:	781a      	ldrb	r2, [r3, #0]
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003514:	69fb      	ldr	r3, [r7, #28]
 8003516:	3301      	adds	r3, #1
 8003518:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800351e:	b29b      	uxth	r3, r3
 8003520:	3b01      	subs	r3, #1
 8003522:	b29a      	uxth	r2, r3
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800352c:	b29b      	uxth	r3, r3
 800352e:	2b00      	cmp	r3, #0
 8003530:	d1cf      	bne.n	80034d2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	9300      	str	r3, [sp, #0]
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	2200      	movs	r2, #0
 800353a:	2140      	movs	r1, #64	; 0x40
 800353c:	68f8      	ldr	r0, [r7, #12]
 800353e:	f000 f810 	bl	8003562 <UART_WaitOnFlagUntilTimeout>
 8003542:	4603      	mov	r3, r0
 8003544:	2b00      	cmp	r3, #0
 8003546:	d001      	beq.n	800354c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003548:	2303      	movs	r3, #3
 800354a:	e006      	b.n	800355a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	2220      	movs	r2, #32
 8003550:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003554:	2300      	movs	r3, #0
 8003556:	e000      	b.n	800355a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003558:	2302      	movs	r3, #2
  }
}
 800355a:	4618      	mov	r0, r3
 800355c:	3720      	adds	r7, #32
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}

08003562 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003562:	b580      	push	{r7, lr}
 8003564:	b084      	sub	sp, #16
 8003566:	af00      	add	r7, sp, #0
 8003568:	60f8      	str	r0, [r7, #12]
 800356a:	60b9      	str	r1, [r7, #8]
 800356c:	603b      	str	r3, [r7, #0]
 800356e:	4613      	mov	r3, r2
 8003570:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003572:	e02c      	b.n	80035ce <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003574:	69bb      	ldr	r3, [r7, #24]
 8003576:	f1b3 3fff 	cmp.w	r3, #4294967295
 800357a:	d028      	beq.n	80035ce <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800357c:	69bb      	ldr	r3, [r7, #24]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d007      	beq.n	8003592 <UART_WaitOnFlagUntilTimeout+0x30>
 8003582:	f7fd ffb5 	bl	80014f0 <HAL_GetTick>
 8003586:	4602      	mov	r2, r0
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	1ad3      	subs	r3, r2, r3
 800358c:	69ba      	ldr	r2, [r7, #24]
 800358e:	429a      	cmp	r2, r3
 8003590:	d21d      	bcs.n	80035ce <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	68da      	ldr	r2, [r3, #12]
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80035a0:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	695a      	ldr	r2, [r3, #20]
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f022 0201 	bic.w	r2, r2, #1
 80035b0:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	2220      	movs	r2, #32
 80035b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	2220      	movs	r2, #32
 80035be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2200      	movs	r2, #0
 80035c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80035ca:	2303      	movs	r3, #3
 80035cc:	e00f      	b.n	80035ee <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	681a      	ldr	r2, [r3, #0]
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	4013      	ands	r3, r2
 80035d8:	68ba      	ldr	r2, [r7, #8]
 80035da:	429a      	cmp	r2, r3
 80035dc:	bf0c      	ite	eq
 80035de:	2301      	moveq	r3, #1
 80035e0:	2300      	movne	r3, #0
 80035e2:	b2db      	uxtb	r3, r3
 80035e4:	461a      	mov	r2, r3
 80035e6:	79fb      	ldrb	r3, [r7, #7]
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d0c3      	beq.n	8003574 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80035ec:	2300      	movs	r3, #0
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	3710      	adds	r7, #16
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}
	...

080035f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b084      	sub	sp, #16
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	691b      	ldr	r3, [r3, #16]
 8003606:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	68da      	ldr	r2, [r3, #12]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	430a      	orrs	r2, r1
 8003614:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	689a      	ldr	r2, [r3, #8]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	691b      	ldr	r3, [r3, #16]
 800361e:	431a      	orrs	r2, r3
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	695b      	ldr	r3, [r3, #20]
 8003624:	4313      	orrs	r3, r2
 8003626:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	68db      	ldr	r3, [r3, #12]
 800362e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003632:	f023 030c 	bic.w	r3, r3, #12
 8003636:	687a      	ldr	r2, [r7, #4]
 8003638:	6812      	ldr	r2, [r2, #0]
 800363a:	68b9      	ldr	r1, [r7, #8]
 800363c:	430b      	orrs	r3, r1
 800363e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	695b      	ldr	r3, [r3, #20]
 8003646:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	699a      	ldr	r2, [r3, #24]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	430a      	orrs	r2, r1
 8003654:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a2c      	ldr	r2, [pc, #176]	; (800370c <UART_SetConfig+0x114>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d103      	bne.n	8003668 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003660:	f7fe fe02 	bl	8002268 <HAL_RCC_GetPCLK2Freq>
 8003664:	60f8      	str	r0, [r7, #12]
 8003666:	e002      	b.n	800366e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003668:	f7fe fdea 	bl	8002240 <HAL_RCC_GetPCLK1Freq>
 800366c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800366e:	68fa      	ldr	r2, [r7, #12]
 8003670:	4613      	mov	r3, r2
 8003672:	009b      	lsls	r3, r3, #2
 8003674:	4413      	add	r3, r2
 8003676:	009a      	lsls	r2, r3, #2
 8003678:	441a      	add	r2, r3
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	009b      	lsls	r3, r3, #2
 8003680:	fbb2 f3f3 	udiv	r3, r2, r3
 8003684:	4a22      	ldr	r2, [pc, #136]	; (8003710 <UART_SetConfig+0x118>)
 8003686:	fba2 2303 	umull	r2, r3, r2, r3
 800368a:	095b      	lsrs	r3, r3, #5
 800368c:	0119      	lsls	r1, r3, #4
 800368e:	68fa      	ldr	r2, [r7, #12]
 8003690:	4613      	mov	r3, r2
 8003692:	009b      	lsls	r3, r3, #2
 8003694:	4413      	add	r3, r2
 8003696:	009a      	lsls	r2, r3, #2
 8003698:	441a      	add	r2, r3
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	009b      	lsls	r3, r3, #2
 80036a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80036a4:	4b1a      	ldr	r3, [pc, #104]	; (8003710 <UART_SetConfig+0x118>)
 80036a6:	fba3 0302 	umull	r0, r3, r3, r2
 80036aa:	095b      	lsrs	r3, r3, #5
 80036ac:	2064      	movs	r0, #100	; 0x64
 80036ae:	fb00 f303 	mul.w	r3, r0, r3
 80036b2:	1ad3      	subs	r3, r2, r3
 80036b4:	011b      	lsls	r3, r3, #4
 80036b6:	3332      	adds	r3, #50	; 0x32
 80036b8:	4a15      	ldr	r2, [pc, #84]	; (8003710 <UART_SetConfig+0x118>)
 80036ba:	fba2 2303 	umull	r2, r3, r2, r3
 80036be:	095b      	lsrs	r3, r3, #5
 80036c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80036c4:	4419      	add	r1, r3
 80036c6:	68fa      	ldr	r2, [r7, #12]
 80036c8:	4613      	mov	r3, r2
 80036ca:	009b      	lsls	r3, r3, #2
 80036cc:	4413      	add	r3, r2
 80036ce:	009a      	lsls	r2, r3, #2
 80036d0:	441a      	add	r2, r3
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	009b      	lsls	r3, r3, #2
 80036d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80036dc:	4b0c      	ldr	r3, [pc, #48]	; (8003710 <UART_SetConfig+0x118>)
 80036de:	fba3 0302 	umull	r0, r3, r3, r2
 80036e2:	095b      	lsrs	r3, r3, #5
 80036e4:	2064      	movs	r0, #100	; 0x64
 80036e6:	fb00 f303 	mul.w	r3, r0, r3
 80036ea:	1ad3      	subs	r3, r2, r3
 80036ec:	011b      	lsls	r3, r3, #4
 80036ee:	3332      	adds	r3, #50	; 0x32
 80036f0:	4a07      	ldr	r2, [pc, #28]	; (8003710 <UART_SetConfig+0x118>)
 80036f2:	fba2 2303 	umull	r2, r3, r2, r3
 80036f6:	095b      	lsrs	r3, r3, #5
 80036f8:	f003 020f 	and.w	r2, r3, #15
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	440a      	add	r2, r1
 8003702:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003704:	bf00      	nop
 8003706:	3710      	adds	r7, #16
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}
 800370c:	40013800 	.word	0x40013800
 8003710:	51eb851f 	.word	0x51eb851f

08003714 <__errno>:
 8003714:	4b01      	ldr	r3, [pc, #4]	; (800371c <__errno+0x8>)
 8003716:	6818      	ldr	r0, [r3, #0]
 8003718:	4770      	bx	lr
 800371a:	bf00      	nop
 800371c:	2000000c 	.word	0x2000000c

08003720 <__libc_init_array>:
 8003720:	b570      	push	{r4, r5, r6, lr}
 8003722:	2600      	movs	r6, #0
 8003724:	4d0c      	ldr	r5, [pc, #48]	; (8003758 <__libc_init_array+0x38>)
 8003726:	4c0d      	ldr	r4, [pc, #52]	; (800375c <__libc_init_array+0x3c>)
 8003728:	1b64      	subs	r4, r4, r5
 800372a:	10a4      	asrs	r4, r4, #2
 800372c:	42a6      	cmp	r6, r4
 800372e:	d109      	bne.n	8003744 <__libc_init_array+0x24>
 8003730:	f002 ff0e 	bl	8006550 <_init>
 8003734:	2600      	movs	r6, #0
 8003736:	4d0a      	ldr	r5, [pc, #40]	; (8003760 <__libc_init_array+0x40>)
 8003738:	4c0a      	ldr	r4, [pc, #40]	; (8003764 <__libc_init_array+0x44>)
 800373a:	1b64      	subs	r4, r4, r5
 800373c:	10a4      	asrs	r4, r4, #2
 800373e:	42a6      	cmp	r6, r4
 8003740:	d105      	bne.n	800374e <__libc_init_array+0x2e>
 8003742:	bd70      	pop	{r4, r5, r6, pc}
 8003744:	f855 3b04 	ldr.w	r3, [r5], #4
 8003748:	4798      	blx	r3
 800374a:	3601      	adds	r6, #1
 800374c:	e7ee      	b.n	800372c <__libc_init_array+0xc>
 800374e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003752:	4798      	blx	r3
 8003754:	3601      	adds	r6, #1
 8003756:	e7f2      	b.n	800373e <__libc_init_array+0x1e>
 8003758:	08006974 	.word	0x08006974
 800375c:	08006974 	.word	0x08006974
 8003760:	08006974 	.word	0x08006974
 8003764:	08006978 	.word	0x08006978

08003768 <memset>:
 8003768:	4603      	mov	r3, r0
 800376a:	4402      	add	r2, r0
 800376c:	4293      	cmp	r3, r2
 800376e:	d100      	bne.n	8003772 <memset+0xa>
 8003770:	4770      	bx	lr
 8003772:	f803 1b01 	strb.w	r1, [r3], #1
 8003776:	e7f9      	b.n	800376c <memset+0x4>

08003778 <__cvt>:
 8003778:	2b00      	cmp	r3, #0
 800377a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800377e:	461f      	mov	r7, r3
 8003780:	bfbb      	ittet	lt
 8003782:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8003786:	461f      	movlt	r7, r3
 8003788:	2300      	movge	r3, #0
 800378a:	232d      	movlt	r3, #45	; 0x2d
 800378c:	b088      	sub	sp, #32
 800378e:	4614      	mov	r4, r2
 8003790:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003792:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003794:	7013      	strb	r3, [r2, #0]
 8003796:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003798:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800379c:	f023 0820 	bic.w	r8, r3, #32
 80037a0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80037a4:	d005      	beq.n	80037b2 <__cvt+0x3a>
 80037a6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80037aa:	d100      	bne.n	80037ae <__cvt+0x36>
 80037ac:	3501      	adds	r5, #1
 80037ae:	2302      	movs	r3, #2
 80037b0:	e000      	b.n	80037b4 <__cvt+0x3c>
 80037b2:	2303      	movs	r3, #3
 80037b4:	aa07      	add	r2, sp, #28
 80037b6:	9204      	str	r2, [sp, #16]
 80037b8:	aa06      	add	r2, sp, #24
 80037ba:	e9cd a202 	strd	sl, r2, [sp, #8]
 80037be:	e9cd 3500 	strd	r3, r5, [sp]
 80037c2:	4622      	mov	r2, r4
 80037c4:	463b      	mov	r3, r7
 80037c6:	f000 fcf7 	bl	80041b8 <_dtoa_r>
 80037ca:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80037ce:	4606      	mov	r6, r0
 80037d0:	d102      	bne.n	80037d8 <__cvt+0x60>
 80037d2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80037d4:	07db      	lsls	r3, r3, #31
 80037d6:	d522      	bpl.n	800381e <__cvt+0xa6>
 80037d8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80037dc:	eb06 0905 	add.w	r9, r6, r5
 80037e0:	d110      	bne.n	8003804 <__cvt+0x8c>
 80037e2:	7833      	ldrb	r3, [r6, #0]
 80037e4:	2b30      	cmp	r3, #48	; 0x30
 80037e6:	d10a      	bne.n	80037fe <__cvt+0x86>
 80037e8:	2200      	movs	r2, #0
 80037ea:	2300      	movs	r3, #0
 80037ec:	4620      	mov	r0, r4
 80037ee:	4639      	mov	r1, r7
 80037f0:	f7fd f8da 	bl	80009a8 <__aeabi_dcmpeq>
 80037f4:	b918      	cbnz	r0, 80037fe <__cvt+0x86>
 80037f6:	f1c5 0501 	rsb	r5, r5, #1
 80037fa:	f8ca 5000 	str.w	r5, [sl]
 80037fe:	f8da 3000 	ldr.w	r3, [sl]
 8003802:	4499      	add	r9, r3
 8003804:	2200      	movs	r2, #0
 8003806:	2300      	movs	r3, #0
 8003808:	4620      	mov	r0, r4
 800380a:	4639      	mov	r1, r7
 800380c:	f7fd f8cc 	bl	80009a8 <__aeabi_dcmpeq>
 8003810:	b108      	cbz	r0, 8003816 <__cvt+0x9e>
 8003812:	f8cd 901c 	str.w	r9, [sp, #28]
 8003816:	2230      	movs	r2, #48	; 0x30
 8003818:	9b07      	ldr	r3, [sp, #28]
 800381a:	454b      	cmp	r3, r9
 800381c:	d307      	bcc.n	800382e <__cvt+0xb6>
 800381e:	4630      	mov	r0, r6
 8003820:	9b07      	ldr	r3, [sp, #28]
 8003822:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003824:	1b9b      	subs	r3, r3, r6
 8003826:	6013      	str	r3, [r2, #0]
 8003828:	b008      	add	sp, #32
 800382a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800382e:	1c59      	adds	r1, r3, #1
 8003830:	9107      	str	r1, [sp, #28]
 8003832:	701a      	strb	r2, [r3, #0]
 8003834:	e7f0      	b.n	8003818 <__cvt+0xa0>

08003836 <__exponent>:
 8003836:	4603      	mov	r3, r0
 8003838:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800383a:	2900      	cmp	r1, #0
 800383c:	f803 2b02 	strb.w	r2, [r3], #2
 8003840:	bfb6      	itet	lt
 8003842:	222d      	movlt	r2, #45	; 0x2d
 8003844:	222b      	movge	r2, #43	; 0x2b
 8003846:	4249      	neglt	r1, r1
 8003848:	2909      	cmp	r1, #9
 800384a:	7042      	strb	r2, [r0, #1]
 800384c:	dd2b      	ble.n	80038a6 <__exponent+0x70>
 800384e:	f10d 0407 	add.w	r4, sp, #7
 8003852:	46a4      	mov	ip, r4
 8003854:	270a      	movs	r7, #10
 8003856:	fb91 f6f7 	sdiv	r6, r1, r7
 800385a:	460a      	mov	r2, r1
 800385c:	46a6      	mov	lr, r4
 800385e:	fb07 1516 	mls	r5, r7, r6, r1
 8003862:	2a63      	cmp	r2, #99	; 0x63
 8003864:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8003868:	4631      	mov	r1, r6
 800386a:	f104 34ff 	add.w	r4, r4, #4294967295
 800386e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003872:	dcf0      	bgt.n	8003856 <__exponent+0x20>
 8003874:	3130      	adds	r1, #48	; 0x30
 8003876:	f1ae 0502 	sub.w	r5, lr, #2
 800387a:	f804 1c01 	strb.w	r1, [r4, #-1]
 800387e:	4629      	mov	r1, r5
 8003880:	1c44      	adds	r4, r0, #1
 8003882:	4561      	cmp	r1, ip
 8003884:	d30a      	bcc.n	800389c <__exponent+0x66>
 8003886:	f10d 0209 	add.w	r2, sp, #9
 800388a:	eba2 020e 	sub.w	r2, r2, lr
 800388e:	4565      	cmp	r5, ip
 8003890:	bf88      	it	hi
 8003892:	2200      	movhi	r2, #0
 8003894:	4413      	add	r3, r2
 8003896:	1a18      	subs	r0, r3, r0
 8003898:	b003      	add	sp, #12
 800389a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800389c:	f811 2b01 	ldrb.w	r2, [r1], #1
 80038a0:	f804 2f01 	strb.w	r2, [r4, #1]!
 80038a4:	e7ed      	b.n	8003882 <__exponent+0x4c>
 80038a6:	2330      	movs	r3, #48	; 0x30
 80038a8:	3130      	adds	r1, #48	; 0x30
 80038aa:	7083      	strb	r3, [r0, #2]
 80038ac:	70c1      	strb	r1, [r0, #3]
 80038ae:	1d03      	adds	r3, r0, #4
 80038b0:	e7f1      	b.n	8003896 <__exponent+0x60>
	...

080038b4 <_printf_float>:
 80038b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038b8:	b091      	sub	sp, #68	; 0x44
 80038ba:	460c      	mov	r4, r1
 80038bc:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80038c0:	4616      	mov	r6, r2
 80038c2:	461f      	mov	r7, r3
 80038c4:	4605      	mov	r5, r0
 80038c6:	f001 fa65 	bl	8004d94 <_localeconv_r>
 80038ca:	6803      	ldr	r3, [r0, #0]
 80038cc:	4618      	mov	r0, r3
 80038ce:	9309      	str	r3, [sp, #36]	; 0x24
 80038d0:	f7fc fc3e 	bl	8000150 <strlen>
 80038d4:	2300      	movs	r3, #0
 80038d6:	930e      	str	r3, [sp, #56]	; 0x38
 80038d8:	f8d8 3000 	ldr.w	r3, [r8]
 80038dc:	900a      	str	r0, [sp, #40]	; 0x28
 80038de:	3307      	adds	r3, #7
 80038e0:	f023 0307 	bic.w	r3, r3, #7
 80038e4:	f103 0208 	add.w	r2, r3, #8
 80038e8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80038ec:	f8d4 b000 	ldr.w	fp, [r4]
 80038f0:	f8c8 2000 	str.w	r2, [r8]
 80038f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038f8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80038fc:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8003900:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8003904:	930b      	str	r3, [sp, #44]	; 0x2c
 8003906:	f04f 32ff 	mov.w	r2, #4294967295
 800390a:	4640      	mov	r0, r8
 800390c:	4b9c      	ldr	r3, [pc, #624]	; (8003b80 <_printf_float+0x2cc>)
 800390e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003910:	f7fd f87c 	bl	8000a0c <__aeabi_dcmpun>
 8003914:	bb70      	cbnz	r0, 8003974 <_printf_float+0xc0>
 8003916:	f04f 32ff 	mov.w	r2, #4294967295
 800391a:	4640      	mov	r0, r8
 800391c:	4b98      	ldr	r3, [pc, #608]	; (8003b80 <_printf_float+0x2cc>)
 800391e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003920:	f7fd f856 	bl	80009d0 <__aeabi_dcmple>
 8003924:	bb30      	cbnz	r0, 8003974 <_printf_float+0xc0>
 8003926:	2200      	movs	r2, #0
 8003928:	2300      	movs	r3, #0
 800392a:	4640      	mov	r0, r8
 800392c:	4651      	mov	r1, sl
 800392e:	f7fd f845 	bl	80009bc <__aeabi_dcmplt>
 8003932:	b110      	cbz	r0, 800393a <_printf_float+0x86>
 8003934:	232d      	movs	r3, #45	; 0x2d
 8003936:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800393a:	4b92      	ldr	r3, [pc, #584]	; (8003b84 <_printf_float+0x2d0>)
 800393c:	4892      	ldr	r0, [pc, #584]	; (8003b88 <_printf_float+0x2d4>)
 800393e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8003942:	bf94      	ite	ls
 8003944:	4698      	movls	r8, r3
 8003946:	4680      	movhi	r8, r0
 8003948:	2303      	movs	r3, #3
 800394a:	f04f 0a00 	mov.w	sl, #0
 800394e:	6123      	str	r3, [r4, #16]
 8003950:	f02b 0304 	bic.w	r3, fp, #4
 8003954:	6023      	str	r3, [r4, #0]
 8003956:	4633      	mov	r3, r6
 8003958:	4621      	mov	r1, r4
 800395a:	4628      	mov	r0, r5
 800395c:	9700      	str	r7, [sp, #0]
 800395e:	aa0f      	add	r2, sp, #60	; 0x3c
 8003960:	f000 f9d4 	bl	8003d0c <_printf_common>
 8003964:	3001      	adds	r0, #1
 8003966:	f040 8090 	bne.w	8003a8a <_printf_float+0x1d6>
 800396a:	f04f 30ff 	mov.w	r0, #4294967295
 800396e:	b011      	add	sp, #68	; 0x44
 8003970:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003974:	4642      	mov	r2, r8
 8003976:	4653      	mov	r3, sl
 8003978:	4640      	mov	r0, r8
 800397a:	4651      	mov	r1, sl
 800397c:	f7fd f846 	bl	8000a0c <__aeabi_dcmpun>
 8003980:	b148      	cbz	r0, 8003996 <_printf_float+0xe2>
 8003982:	f1ba 0f00 	cmp.w	sl, #0
 8003986:	bfb8      	it	lt
 8003988:	232d      	movlt	r3, #45	; 0x2d
 800398a:	4880      	ldr	r0, [pc, #512]	; (8003b8c <_printf_float+0x2d8>)
 800398c:	bfb8      	it	lt
 800398e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003992:	4b7f      	ldr	r3, [pc, #508]	; (8003b90 <_printf_float+0x2dc>)
 8003994:	e7d3      	b.n	800393e <_printf_float+0x8a>
 8003996:	6863      	ldr	r3, [r4, #4]
 8003998:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800399c:	1c5a      	adds	r2, r3, #1
 800399e:	d142      	bne.n	8003a26 <_printf_float+0x172>
 80039a0:	2306      	movs	r3, #6
 80039a2:	6063      	str	r3, [r4, #4]
 80039a4:	2200      	movs	r2, #0
 80039a6:	9206      	str	r2, [sp, #24]
 80039a8:	aa0e      	add	r2, sp, #56	; 0x38
 80039aa:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80039ae:	aa0d      	add	r2, sp, #52	; 0x34
 80039b0:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80039b4:	9203      	str	r2, [sp, #12]
 80039b6:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80039ba:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80039be:	6023      	str	r3, [r4, #0]
 80039c0:	6863      	ldr	r3, [r4, #4]
 80039c2:	4642      	mov	r2, r8
 80039c4:	9300      	str	r3, [sp, #0]
 80039c6:	4628      	mov	r0, r5
 80039c8:	4653      	mov	r3, sl
 80039ca:	910b      	str	r1, [sp, #44]	; 0x2c
 80039cc:	f7ff fed4 	bl	8003778 <__cvt>
 80039d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80039d2:	4680      	mov	r8, r0
 80039d4:	2947      	cmp	r1, #71	; 0x47
 80039d6:	990d      	ldr	r1, [sp, #52]	; 0x34
 80039d8:	d108      	bne.n	80039ec <_printf_float+0x138>
 80039da:	1cc8      	adds	r0, r1, #3
 80039dc:	db02      	blt.n	80039e4 <_printf_float+0x130>
 80039de:	6863      	ldr	r3, [r4, #4]
 80039e0:	4299      	cmp	r1, r3
 80039e2:	dd40      	ble.n	8003a66 <_printf_float+0x1b2>
 80039e4:	f1a9 0902 	sub.w	r9, r9, #2
 80039e8:	fa5f f989 	uxtb.w	r9, r9
 80039ec:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80039f0:	d81f      	bhi.n	8003a32 <_printf_float+0x17e>
 80039f2:	464a      	mov	r2, r9
 80039f4:	3901      	subs	r1, #1
 80039f6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80039fa:	910d      	str	r1, [sp, #52]	; 0x34
 80039fc:	f7ff ff1b 	bl	8003836 <__exponent>
 8003a00:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003a02:	4682      	mov	sl, r0
 8003a04:	1813      	adds	r3, r2, r0
 8003a06:	2a01      	cmp	r2, #1
 8003a08:	6123      	str	r3, [r4, #16]
 8003a0a:	dc02      	bgt.n	8003a12 <_printf_float+0x15e>
 8003a0c:	6822      	ldr	r2, [r4, #0]
 8003a0e:	07d2      	lsls	r2, r2, #31
 8003a10:	d501      	bpl.n	8003a16 <_printf_float+0x162>
 8003a12:	3301      	adds	r3, #1
 8003a14:	6123      	str	r3, [r4, #16]
 8003a16:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d09b      	beq.n	8003956 <_printf_float+0xa2>
 8003a1e:	232d      	movs	r3, #45	; 0x2d
 8003a20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003a24:	e797      	b.n	8003956 <_printf_float+0xa2>
 8003a26:	2947      	cmp	r1, #71	; 0x47
 8003a28:	d1bc      	bne.n	80039a4 <_printf_float+0xf0>
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d1ba      	bne.n	80039a4 <_printf_float+0xf0>
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e7b7      	b.n	80039a2 <_printf_float+0xee>
 8003a32:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8003a36:	d118      	bne.n	8003a6a <_printf_float+0x1b6>
 8003a38:	2900      	cmp	r1, #0
 8003a3a:	6863      	ldr	r3, [r4, #4]
 8003a3c:	dd0b      	ble.n	8003a56 <_printf_float+0x1a2>
 8003a3e:	6121      	str	r1, [r4, #16]
 8003a40:	b913      	cbnz	r3, 8003a48 <_printf_float+0x194>
 8003a42:	6822      	ldr	r2, [r4, #0]
 8003a44:	07d0      	lsls	r0, r2, #31
 8003a46:	d502      	bpl.n	8003a4e <_printf_float+0x19a>
 8003a48:	3301      	adds	r3, #1
 8003a4a:	440b      	add	r3, r1
 8003a4c:	6123      	str	r3, [r4, #16]
 8003a4e:	f04f 0a00 	mov.w	sl, #0
 8003a52:	65a1      	str	r1, [r4, #88]	; 0x58
 8003a54:	e7df      	b.n	8003a16 <_printf_float+0x162>
 8003a56:	b913      	cbnz	r3, 8003a5e <_printf_float+0x1aa>
 8003a58:	6822      	ldr	r2, [r4, #0]
 8003a5a:	07d2      	lsls	r2, r2, #31
 8003a5c:	d501      	bpl.n	8003a62 <_printf_float+0x1ae>
 8003a5e:	3302      	adds	r3, #2
 8003a60:	e7f4      	b.n	8003a4c <_printf_float+0x198>
 8003a62:	2301      	movs	r3, #1
 8003a64:	e7f2      	b.n	8003a4c <_printf_float+0x198>
 8003a66:	f04f 0967 	mov.w	r9, #103	; 0x67
 8003a6a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003a6c:	4299      	cmp	r1, r3
 8003a6e:	db05      	blt.n	8003a7c <_printf_float+0x1c8>
 8003a70:	6823      	ldr	r3, [r4, #0]
 8003a72:	6121      	str	r1, [r4, #16]
 8003a74:	07d8      	lsls	r0, r3, #31
 8003a76:	d5ea      	bpl.n	8003a4e <_printf_float+0x19a>
 8003a78:	1c4b      	adds	r3, r1, #1
 8003a7a:	e7e7      	b.n	8003a4c <_printf_float+0x198>
 8003a7c:	2900      	cmp	r1, #0
 8003a7e:	bfcc      	ite	gt
 8003a80:	2201      	movgt	r2, #1
 8003a82:	f1c1 0202 	rsble	r2, r1, #2
 8003a86:	4413      	add	r3, r2
 8003a88:	e7e0      	b.n	8003a4c <_printf_float+0x198>
 8003a8a:	6823      	ldr	r3, [r4, #0]
 8003a8c:	055a      	lsls	r2, r3, #21
 8003a8e:	d407      	bmi.n	8003aa0 <_printf_float+0x1ec>
 8003a90:	6923      	ldr	r3, [r4, #16]
 8003a92:	4642      	mov	r2, r8
 8003a94:	4631      	mov	r1, r6
 8003a96:	4628      	mov	r0, r5
 8003a98:	47b8      	blx	r7
 8003a9a:	3001      	adds	r0, #1
 8003a9c:	d12b      	bne.n	8003af6 <_printf_float+0x242>
 8003a9e:	e764      	b.n	800396a <_printf_float+0xb6>
 8003aa0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003aa4:	f240 80dd 	bls.w	8003c62 <_printf_float+0x3ae>
 8003aa8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003aac:	2200      	movs	r2, #0
 8003aae:	2300      	movs	r3, #0
 8003ab0:	f7fc ff7a 	bl	80009a8 <__aeabi_dcmpeq>
 8003ab4:	2800      	cmp	r0, #0
 8003ab6:	d033      	beq.n	8003b20 <_printf_float+0x26c>
 8003ab8:	2301      	movs	r3, #1
 8003aba:	4631      	mov	r1, r6
 8003abc:	4628      	mov	r0, r5
 8003abe:	4a35      	ldr	r2, [pc, #212]	; (8003b94 <_printf_float+0x2e0>)
 8003ac0:	47b8      	blx	r7
 8003ac2:	3001      	adds	r0, #1
 8003ac4:	f43f af51 	beq.w	800396a <_printf_float+0xb6>
 8003ac8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003acc:	429a      	cmp	r2, r3
 8003ace:	db02      	blt.n	8003ad6 <_printf_float+0x222>
 8003ad0:	6823      	ldr	r3, [r4, #0]
 8003ad2:	07d8      	lsls	r0, r3, #31
 8003ad4:	d50f      	bpl.n	8003af6 <_printf_float+0x242>
 8003ad6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003ada:	4631      	mov	r1, r6
 8003adc:	4628      	mov	r0, r5
 8003ade:	47b8      	blx	r7
 8003ae0:	3001      	adds	r0, #1
 8003ae2:	f43f af42 	beq.w	800396a <_printf_float+0xb6>
 8003ae6:	f04f 0800 	mov.w	r8, #0
 8003aea:	f104 091a 	add.w	r9, r4, #26
 8003aee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003af0:	3b01      	subs	r3, #1
 8003af2:	4543      	cmp	r3, r8
 8003af4:	dc09      	bgt.n	8003b0a <_printf_float+0x256>
 8003af6:	6823      	ldr	r3, [r4, #0]
 8003af8:	079b      	lsls	r3, r3, #30
 8003afa:	f100 8102 	bmi.w	8003d02 <_printf_float+0x44e>
 8003afe:	68e0      	ldr	r0, [r4, #12]
 8003b00:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003b02:	4298      	cmp	r0, r3
 8003b04:	bfb8      	it	lt
 8003b06:	4618      	movlt	r0, r3
 8003b08:	e731      	b.n	800396e <_printf_float+0xba>
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	464a      	mov	r2, r9
 8003b0e:	4631      	mov	r1, r6
 8003b10:	4628      	mov	r0, r5
 8003b12:	47b8      	blx	r7
 8003b14:	3001      	adds	r0, #1
 8003b16:	f43f af28 	beq.w	800396a <_printf_float+0xb6>
 8003b1a:	f108 0801 	add.w	r8, r8, #1
 8003b1e:	e7e6      	b.n	8003aee <_printf_float+0x23a>
 8003b20:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	dc38      	bgt.n	8003b98 <_printf_float+0x2e4>
 8003b26:	2301      	movs	r3, #1
 8003b28:	4631      	mov	r1, r6
 8003b2a:	4628      	mov	r0, r5
 8003b2c:	4a19      	ldr	r2, [pc, #100]	; (8003b94 <_printf_float+0x2e0>)
 8003b2e:	47b8      	blx	r7
 8003b30:	3001      	adds	r0, #1
 8003b32:	f43f af1a 	beq.w	800396a <_printf_float+0xb6>
 8003b36:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	d102      	bne.n	8003b44 <_printf_float+0x290>
 8003b3e:	6823      	ldr	r3, [r4, #0]
 8003b40:	07d9      	lsls	r1, r3, #31
 8003b42:	d5d8      	bpl.n	8003af6 <_printf_float+0x242>
 8003b44:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003b48:	4631      	mov	r1, r6
 8003b4a:	4628      	mov	r0, r5
 8003b4c:	47b8      	blx	r7
 8003b4e:	3001      	adds	r0, #1
 8003b50:	f43f af0b 	beq.w	800396a <_printf_float+0xb6>
 8003b54:	f04f 0900 	mov.w	r9, #0
 8003b58:	f104 0a1a 	add.w	sl, r4, #26
 8003b5c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003b5e:	425b      	negs	r3, r3
 8003b60:	454b      	cmp	r3, r9
 8003b62:	dc01      	bgt.n	8003b68 <_printf_float+0x2b4>
 8003b64:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003b66:	e794      	b.n	8003a92 <_printf_float+0x1de>
 8003b68:	2301      	movs	r3, #1
 8003b6a:	4652      	mov	r2, sl
 8003b6c:	4631      	mov	r1, r6
 8003b6e:	4628      	mov	r0, r5
 8003b70:	47b8      	blx	r7
 8003b72:	3001      	adds	r0, #1
 8003b74:	f43f aef9 	beq.w	800396a <_printf_float+0xb6>
 8003b78:	f109 0901 	add.w	r9, r9, #1
 8003b7c:	e7ee      	b.n	8003b5c <_printf_float+0x2a8>
 8003b7e:	bf00      	nop
 8003b80:	7fefffff 	.word	0x7fefffff
 8003b84:	080065a0 	.word	0x080065a0
 8003b88:	080065a4 	.word	0x080065a4
 8003b8c:	080065ac 	.word	0x080065ac
 8003b90:	080065a8 	.word	0x080065a8
 8003b94:	080065b0 	.word	0x080065b0
 8003b98:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003b9a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003b9c:	429a      	cmp	r2, r3
 8003b9e:	bfa8      	it	ge
 8003ba0:	461a      	movge	r2, r3
 8003ba2:	2a00      	cmp	r2, #0
 8003ba4:	4691      	mov	r9, r2
 8003ba6:	dc37      	bgt.n	8003c18 <_printf_float+0x364>
 8003ba8:	f04f 0b00 	mov.w	fp, #0
 8003bac:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003bb0:	f104 021a 	add.w	r2, r4, #26
 8003bb4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8003bb8:	ebaa 0309 	sub.w	r3, sl, r9
 8003bbc:	455b      	cmp	r3, fp
 8003bbe:	dc33      	bgt.n	8003c28 <_printf_float+0x374>
 8003bc0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	db3b      	blt.n	8003c40 <_printf_float+0x38c>
 8003bc8:	6823      	ldr	r3, [r4, #0]
 8003bca:	07da      	lsls	r2, r3, #31
 8003bcc:	d438      	bmi.n	8003c40 <_printf_float+0x38c>
 8003bce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003bd0:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003bd2:	eba3 020a 	sub.w	r2, r3, sl
 8003bd6:	eba3 0901 	sub.w	r9, r3, r1
 8003bda:	4591      	cmp	r9, r2
 8003bdc:	bfa8      	it	ge
 8003bde:	4691      	movge	r9, r2
 8003be0:	f1b9 0f00 	cmp.w	r9, #0
 8003be4:	dc34      	bgt.n	8003c50 <_printf_float+0x39c>
 8003be6:	f04f 0800 	mov.w	r8, #0
 8003bea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003bee:	f104 0a1a 	add.w	sl, r4, #26
 8003bf2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003bf6:	1a9b      	subs	r3, r3, r2
 8003bf8:	eba3 0309 	sub.w	r3, r3, r9
 8003bfc:	4543      	cmp	r3, r8
 8003bfe:	f77f af7a 	ble.w	8003af6 <_printf_float+0x242>
 8003c02:	2301      	movs	r3, #1
 8003c04:	4652      	mov	r2, sl
 8003c06:	4631      	mov	r1, r6
 8003c08:	4628      	mov	r0, r5
 8003c0a:	47b8      	blx	r7
 8003c0c:	3001      	adds	r0, #1
 8003c0e:	f43f aeac 	beq.w	800396a <_printf_float+0xb6>
 8003c12:	f108 0801 	add.w	r8, r8, #1
 8003c16:	e7ec      	b.n	8003bf2 <_printf_float+0x33e>
 8003c18:	4613      	mov	r3, r2
 8003c1a:	4631      	mov	r1, r6
 8003c1c:	4642      	mov	r2, r8
 8003c1e:	4628      	mov	r0, r5
 8003c20:	47b8      	blx	r7
 8003c22:	3001      	adds	r0, #1
 8003c24:	d1c0      	bne.n	8003ba8 <_printf_float+0x2f4>
 8003c26:	e6a0      	b.n	800396a <_printf_float+0xb6>
 8003c28:	2301      	movs	r3, #1
 8003c2a:	4631      	mov	r1, r6
 8003c2c:	4628      	mov	r0, r5
 8003c2e:	920b      	str	r2, [sp, #44]	; 0x2c
 8003c30:	47b8      	blx	r7
 8003c32:	3001      	adds	r0, #1
 8003c34:	f43f ae99 	beq.w	800396a <_printf_float+0xb6>
 8003c38:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003c3a:	f10b 0b01 	add.w	fp, fp, #1
 8003c3e:	e7b9      	b.n	8003bb4 <_printf_float+0x300>
 8003c40:	4631      	mov	r1, r6
 8003c42:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003c46:	4628      	mov	r0, r5
 8003c48:	47b8      	blx	r7
 8003c4a:	3001      	adds	r0, #1
 8003c4c:	d1bf      	bne.n	8003bce <_printf_float+0x31a>
 8003c4e:	e68c      	b.n	800396a <_printf_float+0xb6>
 8003c50:	464b      	mov	r3, r9
 8003c52:	4631      	mov	r1, r6
 8003c54:	4628      	mov	r0, r5
 8003c56:	eb08 020a 	add.w	r2, r8, sl
 8003c5a:	47b8      	blx	r7
 8003c5c:	3001      	adds	r0, #1
 8003c5e:	d1c2      	bne.n	8003be6 <_printf_float+0x332>
 8003c60:	e683      	b.n	800396a <_printf_float+0xb6>
 8003c62:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003c64:	2a01      	cmp	r2, #1
 8003c66:	dc01      	bgt.n	8003c6c <_printf_float+0x3b8>
 8003c68:	07db      	lsls	r3, r3, #31
 8003c6a:	d537      	bpl.n	8003cdc <_printf_float+0x428>
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	4642      	mov	r2, r8
 8003c70:	4631      	mov	r1, r6
 8003c72:	4628      	mov	r0, r5
 8003c74:	47b8      	blx	r7
 8003c76:	3001      	adds	r0, #1
 8003c78:	f43f ae77 	beq.w	800396a <_printf_float+0xb6>
 8003c7c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003c80:	4631      	mov	r1, r6
 8003c82:	4628      	mov	r0, r5
 8003c84:	47b8      	blx	r7
 8003c86:	3001      	adds	r0, #1
 8003c88:	f43f ae6f 	beq.w	800396a <_printf_float+0xb6>
 8003c8c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003c90:	2200      	movs	r2, #0
 8003c92:	2300      	movs	r3, #0
 8003c94:	f7fc fe88 	bl	80009a8 <__aeabi_dcmpeq>
 8003c98:	b9d8      	cbnz	r0, 8003cd2 <_printf_float+0x41e>
 8003c9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003c9c:	f108 0201 	add.w	r2, r8, #1
 8003ca0:	3b01      	subs	r3, #1
 8003ca2:	4631      	mov	r1, r6
 8003ca4:	4628      	mov	r0, r5
 8003ca6:	47b8      	blx	r7
 8003ca8:	3001      	adds	r0, #1
 8003caa:	d10e      	bne.n	8003cca <_printf_float+0x416>
 8003cac:	e65d      	b.n	800396a <_printf_float+0xb6>
 8003cae:	2301      	movs	r3, #1
 8003cb0:	464a      	mov	r2, r9
 8003cb2:	4631      	mov	r1, r6
 8003cb4:	4628      	mov	r0, r5
 8003cb6:	47b8      	blx	r7
 8003cb8:	3001      	adds	r0, #1
 8003cba:	f43f ae56 	beq.w	800396a <_printf_float+0xb6>
 8003cbe:	f108 0801 	add.w	r8, r8, #1
 8003cc2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003cc4:	3b01      	subs	r3, #1
 8003cc6:	4543      	cmp	r3, r8
 8003cc8:	dcf1      	bgt.n	8003cae <_printf_float+0x3fa>
 8003cca:	4653      	mov	r3, sl
 8003ccc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003cd0:	e6e0      	b.n	8003a94 <_printf_float+0x1e0>
 8003cd2:	f04f 0800 	mov.w	r8, #0
 8003cd6:	f104 091a 	add.w	r9, r4, #26
 8003cda:	e7f2      	b.n	8003cc2 <_printf_float+0x40e>
 8003cdc:	2301      	movs	r3, #1
 8003cde:	4642      	mov	r2, r8
 8003ce0:	e7df      	b.n	8003ca2 <_printf_float+0x3ee>
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	464a      	mov	r2, r9
 8003ce6:	4631      	mov	r1, r6
 8003ce8:	4628      	mov	r0, r5
 8003cea:	47b8      	blx	r7
 8003cec:	3001      	adds	r0, #1
 8003cee:	f43f ae3c 	beq.w	800396a <_printf_float+0xb6>
 8003cf2:	f108 0801 	add.w	r8, r8, #1
 8003cf6:	68e3      	ldr	r3, [r4, #12]
 8003cf8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8003cfa:	1a5b      	subs	r3, r3, r1
 8003cfc:	4543      	cmp	r3, r8
 8003cfe:	dcf0      	bgt.n	8003ce2 <_printf_float+0x42e>
 8003d00:	e6fd      	b.n	8003afe <_printf_float+0x24a>
 8003d02:	f04f 0800 	mov.w	r8, #0
 8003d06:	f104 0919 	add.w	r9, r4, #25
 8003d0a:	e7f4      	b.n	8003cf6 <_printf_float+0x442>

08003d0c <_printf_common>:
 8003d0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d10:	4616      	mov	r6, r2
 8003d12:	4699      	mov	r9, r3
 8003d14:	688a      	ldr	r2, [r1, #8]
 8003d16:	690b      	ldr	r3, [r1, #16]
 8003d18:	4607      	mov	r7, r0
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	bfb8      	it	lt
 8003d1e:	4613      	movlt	r3, r2
 8003d20:	6033      	str	r3, [r6, #0]
 8003d22:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003d26:	460c      	mov	r4, r1
 8003d28:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003d2c:	b10a      	cbz	r2, 8003d32 <_printf_common+0x26>
 8003d2e:	3301      	adds	r3, #1
 8003d30:	6033      	str	r3, [r6, #0]
 8003d32:	6823      	ldr	r3, [r4, #0]
 8003d34:	0699      	lsls	r1, r3, #26
 8003d36:	bf42      	ittt	mi
 8003d38:	6833      	ldrmi	r3, [r6, #0]
 8003d3a:	3302      	addmi	r3, #2
 8003d3c:	6033      	strmi	r3, [r6, #0]
 8003d3e:	6825      	ldr	r5, [r4, #0]
 8003d40:	f015 0506 	ands.w	r5, r5, #6
 8003d44:	d106      	bne.n	8003d54 <_printf_common+0x48>
 8003d46:	f104 0a19 	add.w	sl, r4, #25
 8003d4a:	68e3      	ldr	r3, [r4, #12]
 8003d4c:	6832      	ldr	r2, [r6, #0]
 8003d4e:	1a9b      	subs	r3, r3, r2
 8003d50:	42ab      	cmp	r3, r5
 8003d52:	dc28      	bgt.n	8003da6 <_printf_common+0x9a>
 8003d54:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003d58:	1e13      	subs	r3, r2, #0
 8003d5a:	6822      	ldr	r2, [r4, #0]
 8003d5c:	bf18      	it	ne
 8003d5e:	2301      	movne	r3, #1
 8003d60:	0692      	lsls	r2, r2, #26
 8003d62:	d42d      	bmi.n	8003dc0 <_printf_common+0xb4>
 8003d64:	4649      	mov	r1, r9
 8003d66:	4638      	mov	r0, r7
 8003d68:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003d6c:	47c0      	blx	r8
 8003d6e:	3001      	adds	r0, #1
 8003d70:	d020      	beq.n	8003db4 <_printf_common+0xa8>
 8003d72:	6823      	ldr	r3, [r4, #0]
 8003d74:	68e5      	ldr	r5, [r4, #12]
 8003d76:	f003 0306 	and.w	r3, r3, #6
 8003d7a:	2b04      	cmp	r3, #4
 8003d7c:	bf18      	it	ne
 8003d7e:	2500      	movne	r5, #0
 8003d80:	6832      	ldr	r2, [r6, #0]
 8003d82:	f04f 0600 	mov.w	r6, #0
 8003d86:	68a3      	ldr	r3, [r4, #8]
 8003d88:	bf08      	it	eq
 8003d8a:	1aad      	subeq	r5, r5, r2
 8003d8c:	6922      	ldr	r2, [r4, #16]
 8003d8e:	bf08      	it	eq
 8003d90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003d94:	4293      	cmp	r3, r2
 8003d96:	bfc4      	itt	gt
 8003d98:	1a9b      	subgt	r3, r3, r2
 8003d9a:	18ed      	addgt	r5, r5, r3
 8003d9c:	341a      	adds	r4, #26
 8003d9e:	42b5      	cmp	r5, r6
 8003da0:	d11a      	bne.n	8003dd8 <_printf_common+0xcc>
 8003da2:	2000      	movs	r0, #0
 8003da4:	e008      	b.n	8003db8 <_printf_common+0xac>
 8003da6:	2301      	movs	r3, #1
 8003da8:	4652      	mov	r2, sl
 8003daa:	4649      	mov	r1, r9
 8003dac:	4638      	mov	r0, r7
 8003dae:	47c0      	blx	r8
 8003db0:	3001      	adds	r0, #1
 8003db2:	d103      	bne.n	8003dbc <_printf_common+0xb0>
 8003db4:	f04f 30ff 	mov.w	r0, #4294967295
 8003db8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003dbc:	3501      	adds	r5, #1
 8003dbe:	e7c4      	b.n	8003d4a <_printf_common+0x3e>
 8003dc0:	2030      	movs	r0, #48	; 0x30
 8003dc2:	18e1      	adds	r1, r4, r3
 8003dc4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003dc8:	1c5a      	adds	r2, r3, #1
 8003dca:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003dce:	4422      	add	r2, r4
 8003dd0:	3302      	adds	r3, #2
 8003dd2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003dd6:	e7c5      	b.n	8003d64 <_printf_common+0x58>
 8003dd8:	2301      	movs	r3, #1
 8003dda:	4622      	mov	r2, r4
 8003ddc:	4649      	mov	r1, r9
 8003dde:	4638      	mov	r0, r7
 8003de0:	47c0      	blx	r8
 8003de2:	3001      	adds	r0, #1
 8003de4:	d0e6      	beq.n	8003db4 <_printf_common+0xa8>
 8003de6:	3601      	adds	r6, #1
 8003de8:	e7d9      	b.n	8003d9e <_printf_common+0x92>
	...

08003dec <_printf_i>:
 8003dec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003df0:	7e0f      	ldrb	r7, [r1, #24]
 8003df2:	4691      	mov	r9, r2
 8003df4:	2f78      	cmp	r7, #120	; 0x78
 8003df6:	4680      	mov	r8, r0
 8003df8:	460c      	mov	r4, r1
 8003dfa:	469a      	mov	sl, r3
 8003dfc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003dfe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003e02:	d807      	bhi.n	8003e14 <_printf_i+0x28>
 8003e04:	2f62      	cmp	r7, #98	; 0x62
 8003e06:	d80a      	bhi.n	8003e1e <_printf_i+0x32>
 8003e08:	2f00      	cmp	r7, #0
 8003e0a:	f000 80d9 	beq.w	8003fc0 <_printf_i+0x1d4>
 8003e0e:	2f58      	cmp	r7, #88	; 0x58
 8003e10:	f000 80a4 	beq.w	8003f5c <_printf_i+0x170>
 8003e14:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003e18:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003e1c:	e03a      	b.n	8003e94 <_printf_i+0xa8>
 8003e1e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003e22:	2b15      	cmp	r3, #21
 8003e24:	d8f6      	bhi.n	8003e14 <_printf_i+0x28>
 8003e26:	a101      	add	r1, pc, #4	; (adr r1, 8003e2c <_printf_i+0x40>)
 8003e28:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003e2c:	08003e85 	.word	0x08003e85
 8003e30:	08003e99 	.word	0x08003e99
 8003e34:	08003e15 	.word	0x08003e15
 8003e38:	08003e15 	.word	0x08003e15
 8003e3c:	08003e15 	.word	0x08003e15
 8003e40:	08003e15 	.word	0x08003e15
 8003e44:	08003e99 	.word	0x08003e99
 8003e48:	08003e15 	.word	0x08003e15
 8003e4c:	08003e15 	.word	0x08003e15
 8003e50:	08003e15 	.word	0x08003e15
 8003e54:	08003e15 	.word	0x08003e15
 8003e58:	08003fa7 	.word	0x08003fa7
 8003e5c:	08003ec9 	.word	0x08003ec9
 8003e60:	08003f89 	.word	0x08003f89
 8003e64:	08003e15 	.word	0x08003e15
 8003e68:	08003e15 	.word	0x08003e15
 8003e6c:	08003fc9 	.word	0x08003fc9
 8003e70:	08003e15 	.word	0x08003e15
 8003e74:	08003ec9 	.word	0x08003ec9
 8003e78:	08003e15 	.word	0x08003e15
 8003e7c:	08003e15 	.word	0x08003e15
 8003e80:	08003f91 	.word	0x08003f91
 8003e84:	682b      	ldr	r3, [r5, #0]
 8003e86:	1d1a      	adds	r2, r3, #4
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	602a      	str	r2, [r5, #0]
 8003e8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003e90:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003e94:	2301      	movs	r3, #1
 8003e96:	e0a4      	b.n	8003fe2 <_printf_i+0x1f6>
 8003e98:	6820      	ldr	r0, [r4, #0]
 8003e9a:	6829      	ldr	r1, [r5, #0]
 8003e9c:	0606      	lsls	r6, r0, #24
 8003e9e:	f101 0304 	add.w	r3, r1, #4
 8003ea2:	d50a      	bpl.n	8003eba <_printf_i+0xce>
 8003ea4:	680e      	ldr	r6, [r1, #0]
 8003ea6:	602b      	str	r3, [r5, #0]
 8003ea8:	2e00      	cmp	r6, #0
 8003eaa:	da03      	bge.n	8003eb4 <_printf_i+0xc8>
 8003eac:	232d      	movs	r3, #45	; 0x2d
 8003eae:	4276      	negs	r6, r6
 8003eb0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003eb4:	230a      	movs	r3, #10
 8003eb6:	485e      	ldr	r0, [pc, #376]	; (8004030 <_printf_i+0x244>)
 8003eb8:	e019      	b.n	8003eee <_printf_i+0x102>
 8003eba:	680e      	ldr	r6, [r1, #0]
 8003ebc:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003ec0:	602b      	str	r3, [r5, #0]
 8003ec2:	bf18      	it	ne
 8003ec4:	b236      	sxthne	r6, r6
 8003ec6:	e7ef      	b.n	8003ea8 <_printf_i+0xbc>
 8003ec8:	682b      	ldr	r3, [r5, #0]
 8003eca:	6820      	ldr	r0, [r4, #0]
 8003ecc:	1d19      	adds	r1, r3, #4
 8003ece:	6029      	str	r1, [r5, #0]
 8003ed0:	0601      	lsls	r1, r0, #24
 8003ed2:	d501      	bpl.n	8003ed8 <_printf_i+0xec>
 8003ed4:	681e      	ldr	r6, [r3, #0]
 8003ed6:	e002      	b.n	8003ede <_printf_i+0xf2>
 8003ed8:	0646      	lsls	r6, r0, #25
 8003eda:	d5fb      	bpl.n	8003ed4 <_printf_i+0xe8>
 8003edc:	881e      	ldrh	r6, [r3, #0]
 8003ede:	2f6f      	cmp	r7, #111	; 0x6f
 8003ee0:	bf0c      	ite	eq
 8003ee2:	2308      	moveq	r3, #8
 8003ee4:	230a      	movne	r3, #10
 8003ee6:	4852      	ldr	r0, [pc, #328]	; (8004030 <_printf_i+0x244>)
 8003ee8:	2100      	movs	r1, #0
 8003eea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003eee:	6865      	ldr	r5, [r4, #4]
 8003ef0:	2d00      	cmp	r5, #0
 8003ef2:	bfa8      	it	ge
 8003ef4:	6821      	ldrge	r1, [r4, #0]
 8003ef6:	60a5      	str	r5, [r4, #8]
 8003ef8:	bfa4      	itt	ge
 8003efa:	f021 0104 	bicge.w	r1, r1, #4
 8003efe:	6021      	strge	r1, [r4, #0]
 8003f00:	b90e      	cbnz	r6, 8003f06 <_printf_i+0x11a>
 8003f02:	2d00      	cmp	r5, #0
 8003f04:	d04d      	beq.n	8003fa2 <_printf_i+0x1b6>
 8003f06:	4615      	mov	r5, r2
 8003f08:	fbb6 f1f3 	udiv	r1, r6, r3
 8003f0c:	fb03 6711 	mls	r7, r3, r1, r6
 8003f10:	5dc7      	ldrb	r7, [r0, r7]
 8003f12:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003f16:	4637      	mov	r7, r6
 8003f18:	42bb      	cmp	r3, r7
 8003f1a:	460e      	mov	r6, r1
 8003f1c:	d9f4      	bls.n	8003f08 <_printf_i+0x11c>
 8003f1e:	2b08      	cmp	r3, #8
 8003f20:	d10b      	bne.n	8003f3a <_printf_i+0x14e>
 8003f22:	6823      	ldr	r3, [r4, #0]
 8003f24:	07de      	lsls	r6, r3, #31
 8003f26:	d508      	bpl.n	8003f3a <_printf_i+0x14e>
 8003f28:	6923      	ldr	r3, [r4, #16]
 8003f2a:	6861      	ldr	r1, [r4, #4]
 8003f2c:	4299      	cmp	r1, r3
 8003f2e:	bfde      	ittt	le
 8003f30:	2330      	movle	r3, #48	; 0x30
 8003f32:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003f36:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003f3a:	1b52      	subs	r2, r2, r5
 8003f3c:	6122      	str	r2, [r4, #16]
 8003f3e:	464b      	mov	r3, r9
 8003f40:	4621      	mov	r1, r4
 8003f42:	4640      	mov	r0, r8
 8003f44:	f8cd a000 	str.w	sl, [sp]
 8003f48:	aa03      	add	r2, sp, #12
 8003f4a:	f7ff fedf 	bl	8003d0c <_printf_common>
 8003f4e:	3001      	adds	r0, #1
 8003f50:	d14c      	bne.n	8003fec <_printf_i+0x200>
 8003f52:	f04f 30ff 	mov.w	r0, #4294967295
 8003f56:	b004      	add	sp, #16
 8003f58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f5c:	4834      	ldr	r0, [pc, #208]	; (8004030 <_printf_i+0x244>)
 8003f5e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003f62:	6829      	ldr	r1, [r5, #0]
 8003f64:	6823      	ldr	r3, [r4, #0]
 8003f66:	f851 6b04 	ldr.w	r6, [r1], #4
 8003f6a:	6029      	str	r1, [r5, #0]
 8003f6c:	061d      	lsls	r5, r3, #24
 8003f6e:	d514      	bpl.n	8003f9a <_printf_i+0x1ae>
 8003f70:	07df      	lsls	r7, r3, #31
 8003f72:	bf44      	itt	mi
 8003f74:	f043 0320 	orrmi.w	r3, r3, #32
 8003f78:	6023      	strmi	r3, [r4, #0]
 8003f7a:	b91e      	cbnz	r6, 8003f84 <_printf_i+0x198>
 8003f7c:	6823      	ldr	r3, [r4, #0]
 8003f7e:	f023 0320 	bic.w	r3, r3, #32
 8003f82:	6023      	str	r3, [r4, #0]
 8003f84:	2310      	movs	r3, #16
 8003f86:	e7af      	b.n	8003ee8 <_printf_i+0xfc>
 8003f88:	6823      	ldr	r3, [r4, #0]
 8003f8a:	f043 0320 	orr.w	r3, r3, #32
 8003f8e:	6023      	str	r3, [r4, #0]
 8003f90:	2378      	movs	r3, #120	; 0x78
 8003f92:	4828      	ldr	r0, [pc, #160]	; (8004034 <_printf_i+0x248>)
 8003f94:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003f98:	e7e3      	b.n	8003f62 <_printf_i+0x176>
 8003f9a:	0659      	lsls	r1, r3, #25
 8003f9c:	bf48      	it	mi
 8003f9e:	b2b6      	uxthmi	r6, r6
 8003fa0:	e7e6      	b.n	8003f70 <_printf_i+0x184>
 8003fa2:	4615      	mov	r5, r2
 8003fa4:	e7bb      	b.n	8003f1e <_printf_i+0x132>
 8003fa6:	682b      	ldr	r3, [r5, #0]
 8003fa8:	6826      	ldr	r6, [r4, #0]
 8003faa:	1d18      	adds	r0, r3, #4
 8003fac:	6961      	ldr	r1, [r4, #20]
 8003fae:	6028      	str	r0, [r5, #0]
 8003fb0:	0635      	lsls	r5, r6, #24
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	d501      	bpl.n	8003fba <_printf_i+0x1ce>
 8003fb6:	6019      	str	r1, [r3, #0]
 8003fb8:	e002      	b.n	8003fc0 <_printf_i+0x1d4>
 8003fba:	0670      	lsls	r0, r6, #25
 8003fbc:	d5fb      	bpl.n	8003fb6 <_printf_i+0x1ca>
 8003fbe:	8019      	strh	r1, [r3, #0]
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	4615      	mov	r5, r2
 8003fc4:	6123      	str	r3, [r4, #16]
 8003fc6:	e7ba      	b.n	8003f3e <_printf_i+0x152>
 8003fc8:	682b      	ldr	r3, [r5, #0]
 8003fca:	2100      	movs	r1, #0
 8003fcc:	1d1a      	adds	r2, r3, #4
 8003fce:	602a      	str	r2, [r5, #0]
 8003fd0:	681d      	ldr	r5, [r3, #0]
 8003fd2:	6862      	ldr	r2, [r4, #4]
 8003fd4:	4628      	mov	r0, r5
 8003fd6:	f000 fee9 	bl	8004dac <memchr>
 8003fda:	b108      	cbz	r0, 8003fe0 <_printf_i+0x1f4>
 8003fdc:	1b40      	subs	r0, r0, r5
 8003fde:	6060      	str	r0, [r4, #4]
 8003fe0:	6863      	ldr	r3, [r4, #4]
 8003fe2:	6123      	str	r3, [r4, #16]
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003fea:	e7a8      	b.n	8003f3e <_printf_i+0x152>
 8003fec:	462a      	mov	r2, r5
 8003fee:	4649      	mov	r1, r9
 8003ff0:	4640      	mov	r0, r8
 8003ff2:	6923      	ldr	r3, [r4, #16]
 8003ff4:	47d0      	blx	sl
 8003ff6:	3001      	adds	r0, #1
 8003ff8:	d0ab      	beq.n	8003f52 <_printf_i+0x166>
 8003ffa:	6823      	ldr	r3, [r4, #0]
 8003ffc:	079b      	lsls	r3, r3, #30
 8003ffe:	d413      	bmi.n	8004028 <_printf_i+0x23c>
 8004000:	68e0      	ldr	r0, [r4, #12]
 8004002:	9b03      	ldr	r3, [sp, #12]
 8004004:	4298      	cmp	r0, r3
 8004006:	bfb8      	it	lt
 8004008:	4618      	movlt	r0, r3
 800400a:	e7a4      	b.n	8003f56 <_printf_i+0x16a>
 800400c:	2301      	movs	r3, #1
 800400e:	4632      	mov	r2, r6
 8004010:	4649      	mov	r1, r9
 8004012:	4640      	mov	r0, r8
 8004014:	47d0      	blx	sl
 8004016:	3001      	adds	r0, #1
 8004018:	d09b      	beq.n	8003f52 <_printf_i+0x166>
 800401a:	3501      	adds	r5, #1
 800401c:	68e3      	ldr	r3, [r4, #12]
 800401e:	9903      	ldr	r1, [sp, #12]
 8004020:	1a5b      	subs	r3, r3, r1
 8004022:	42ab      	cmp	r3, r5
 8004024:	dcf2      	bgt.n	800400c <_printf_i+0x220>
 8004026:	e7eb      	b.n	8004000 <_printf_i+0x214>
 8004028:	2500      	movs	r5, #0
 800402a:	f104 0619 	add.w	r6, r4, #25
 800402e:	e7f5      	b.n	800401c <_printf_i+0x230>
 8004030:	080065b2 	.word	0x080065b2
 8004034:	080065c3 	.word	0x080065c3

08004038 <sniprintf>:
 8004038:	b40c      	push	{r2, r3}
 800403a:	b530      	push	{r4, r5, lr}
 800403c:	4b17      	ldr	r3, [pc, #92]	; (800409c <sniprintf+0x64>)
 800403e:	1e0c      	subs	r4, r1, #0
 8004040:	681d      	ldr	r5, [r3, #0]
 8004042:	b09d      	sub	sp, #116	; 0x74
 8004044:	da08      	bge.n	8004058 <sniprintf+0x20>
 8004046:	238b      	movs	r3, #139	; 0x8b
 8004048:	f04f 30ff 	mov.w	r0, #4294967295
 800404c:	602b      	str	r3, [r5, #0]
 800404e:	b01d      	add	sp, #116	; 0x74
 8004050:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004054:	b002      	add	sp, #8
 8004056:	4770      	bx	lr
 8004058:	f44f 7302 	mov.w	r3, #520	; 0x208
 800405c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004060:	bf0c      	ite	eq
 8004062:	4623      	moveq	r3, r4
 8004064:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004068:	9304      	str	r3, [sp, #16]
 800406a:	9307      	str	r3, [sp, #28]
 800406c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004070:	9002      	str	r0, [sp, #8]
 8004072:	9006      	str	r0, [sp, #24]
 8004074:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004078:	4628      	mov	r0, r5
 800407a:	ab21      	add	r3, sp, #132	; 0x84
 800407c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800407e:	a902      	add	r1, sp, #8
 8004080:	9301      	str	r3, [sp, #4]
 8004082:	f001 fb7d 	bl	8005780 <_svfiprintf_r>
 8004086:	1c43      	adds	r3, r0, #1
 8004088:	bfbc      	itt	lt
 800408a:	238b      	movlt	r3, #139	; 0x8b
 800408c:	602b      	strlt	r3, [r5, #0]
 800408e:	2c00      	cmp	r4, #0
 8004090:	d0dd      	beq.n	800404e <sniprintf+0x16>
 8004092:	2200      	movs	r2, #0
 8004094:	9b02      	ldr	r3, [sp, #8]
 8004096:	701a      	strb	r2, [r3, #0]
 8004098:	e7d9      	b.n	800404e <sniprintf+0x16>
 800409a:	bf00      	nop
 800409c:	2000000c 	.word	0x2000000c

080040a0 <quorem>:
 80040a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040a4:	6903      	ldr	r3, [r0, #16]
 80040a6:	690c      	ldr	r4, [r1, #16]
 80040a8:	4607      	mov	r7, r0
 80040aa:	42a3      	cmp	r3, r4
 80040ac:	f2c0 8082 	blt.w	80041b4 <quorem+0x114>
 80040b0:	3c01      	subs	r4, #1
 80040b2:	f100 0514 	add.w	r5, r0, #20
 80040b6:	f101 0814 	add.w	r8, r1, #20
 80040ba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80040be:	9301      	str	r3, [sp, #4]
 80040c0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80040c4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80040c8:	3301      	adds	r3, #1
 80040ca:	429a      	cmp	r2, r3
 80040cc:	fbb2 f6f3 	udiv	r6, r2, r3
 80040d0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80040d4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80040d8:	d331      	bcc.n	800413e <quorem+0x9e>
 80040da:	f04f 0e00 	mov.w	lr, #0
 80040de:	4640      	mov	r0, r8
 80040e0:	46ac      	mov	ip, r5
 80040e2:	46f2      	mov	sl, lr
 80040e4:	f850 2b04 	ldr.w	r2, [r0], #4
 80040e8:	b293      	uxth	r3, r2
 80040ea:	fb06 e303 	mla	r3, r6, r3, lr
 80040ee:	0c12      	lsrs	r2, r2, #16
 80040f0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80040f4:	b29b      	uxth	r3, r3
 80040f6:	fb06 e202 	mla	r2, r6, r2, lr
 80040fa:	ebaa 0303 	sub.w	r3, sl, r3
 80040fe:	f8dc a000 	ldr.w	sl, [ip]
 8004102:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004106:	fa1f fa8a 	uxth.w	sl, sl
 800410a:	4453      	add	r3, sl
 800410c:	f8dc a000 	ldr.w	sl, [ip]
 8004110:	b292      	uxth	r2, r2
 8004112:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004116:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800411a:	b29b      	uxth	r3, r3
 800411c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004120:	4581      	cmp	r9, r0
 8004122:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004126:	f84c 3b04 	str.w	r3, [ip], #4
 800412a:	d2db      	bcs.n	80040e4 <quorem+0x44>
 800412c:	f855 300b 	ldr.w	r3, [r5, fp]
 8004130:	b92b      	cbnz	r3, 800413e <quorem+0x9e>
 8004132:	9b01      	ldr	r3, [sp, #4]
 8004134:	3b04      	subs	r3, #4
 8004136:	429d      	cmp	r5, r3
 8004138:	461a      	mov	r2, r3
 800413a:	d32f      	bcc.n	800419c <quorem+0xfc>
 800413c:	613c      	str	r4, [r7, #16]
 800413e:	4638      	mov	r0, r7
 8004140:	f001 f8ce 	bl	80052e0 <__mcmp>
 8004144:	2800      	cmp	r0, #0
 8004146:	db25      	blt.n	8004194 <quorem+0xf4>
 8004148:	4628      	mov	r0, r5
 800414a:	f04f 0c00 	mov.w	ip, #0
 800414e:	3601      	adds	r6, #1
 8004150:	f858 1b04 	ldr.w	r1, [r8], #4
 8004154:	f8d0 e000 	ldr.w	lr, [r0]
 8004158:	b28b      	uxth	r3, r1
 800415a:	ebac 0303 	sub.w	r3, ip, r3
 800415e:	fa1f f28e 	uxth.w	r2, lr
 8004162:	4413      	add	r3, r2
 8004164:	0c0a      	lsrs	r2, r1, #16
 8004166:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800416a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800416e:	b29b      	uxth	r3, r3
 8004170:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004174:	45c1      	cmp	r9, r8
 8004176:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800417a:	f840 3b04 	str.w	r3, [r0], #4
 800417e:	d2e7      	bcs.n	8004150 <quorem+0xb0>
 8004180:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004184:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004188:	b922      	cbnz	r2, 8004194 <quorem+0xf4>
 800418a:	3b04      	subs	r3, #4
 800418c:	429d      	cmp	r5, r3
 800418e:	461a      	mov	r2, r3
 8004190:	d30a      	bcc.n	80041a8 <quorem+0x108>
 8004192:	613c      	str	r4, [r7, #16]
 8004194:	4630      	mov	r0, r6
 8004196:	b003      	add	sp, #12
 8004198:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800419c:	6812      	ldr	r2, [r2, #0]
 800419e:	3b04      	subs	r3, #4
 80041a0:	2a00      	cmp	r2, #0
 80041a2:	d1cb      	bne.n	800413c <quorem+0x9c>
 80041a4:	3c01      	subs	r4, #1
 80041a6:	e7c6      	b.n	8004136 <quorem+0x96>
 80041a8:	6812      	ldr	r2, [r2, #0]
 80041aa:	3b04      	subs	r3, #4
 80041ac:	2a00      	cmp	r2, #0
 80041ae:	d1f0      	bne.n	8004192 <quorem+0xf2>
 80041b0:	3c01      	subs	r4, #1
 80041b2:	e7eb      	b.n	800418c <quorem+0xec>
 80041b4:	2000      	movs	r0, #0
 80041b6:	e7ee      	b.n	8004196 <quorem+0xf6>

080041b8 <_dtoa_r>:
 80041b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041bc:	4616      	mov	r6, r2
 80041be:	461f      	mov	r7, r3
 80041c0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80041c2:	b099      	sub	sp, #100	; 0x64
 80041c4:	4605      	mov	r5, r0
 80041c6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80041ca:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80041ce:	b974      	cbnz	r4, 80041ee <_dtoa_r+0x36>
 80041d0:	2010      	movs	r0, #16
 80041d2:	f000 fde3 	bl	8004d9c <malloc>
 80041d6:	4602      	mov	r2, r0
 80041d8:	6268      	str	r0, [r5, #36]	; 0x24
 80041da:	b920      	cbnz	r0, 80041e6 <_dtoa_r+0x2e>
 80041dc:	21ea      	movs	r1, #234	; 0xea
 80041de:	4ba8      	ldr	r3, [pc, #672]	; (8004480 <_dtoa_r+0x2c8>)
 80041e0:	48a8      	ldr	r0, [pc, #672]	; (8004484 <_dtoa_r+0x2cc>)
 80041e2:	f001 fbdd 	bl	80059a0 <__assert_func>
 80041e6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80041ea:	6004      	str	r4, [r0, #0]
 80041ec:	60c4      	str	r4, [r0, #12]
 80041ee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80041f0:	6819      	ldr	r1, [r3, #0]
 80041f2:	b151      	cbz	r1, 800420a <_dtoa_r+0x52>
 80041f4:	685a      	ldr	r2, [r3, #4]
 80041f6:	2301      	movs	r3, #1
 80041f8:	4093      	lsls	r3, r2
 80041fa:	604a      	str	r2, [r1, #4]
 80041fc:	608b      	str	r3, [r1, #8]
 80041fe:	4628      	mov	r0, r5
 8004200:	f000 fe30 	bl	8004e64 <_Bfree>
 8004204:	2200      	movs	r2, #0
 8004206:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004208:	601a      	str	r2, [r3, #0]
 800420a:	1e3b      	subs	r3, r7, #0
 800420c:	bfaf      	iteee	ge
 800420e:	2300      	movge	r3, #0
 8004210:	2201      	movlt	r2, #1
 8004212:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004216:	9305      	strlt	r3, [sp, #20]
 8004218:	bfa8      	it	ge
 800421a:	f8c8 3000 	strge.w	r3, [r8]
 800421e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8004222:	4b99      	ldr	r3, [pc, #612]	; (8004488 <_dtoa_r+0x2d0>)
 8004224:	bfb8      	it	lt
 8004226:	f8c8 2000 	strlt.w	r2, [r8]
 800422a:	ea33 0309 	bics.w	r3, r3, r9
 800422e:	d119      	bne.n	8004264 <_dtoa_r+0xac>
 8004230:	f242 730f 	movw	r3, #9999	; 0x270f
 8004234:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004236:	6013      	str	r3, [r2, #0]
 8004238:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800423c:	4333      	orrs	r3, r6
 800423e:	f000 857f 	beq.w	8004d40 <_dtoa_r+0xb88>
 8004242:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004244:	b953      	cbnz	r3, 800425c <_dtoa_r+0xa4>
 8004246:	4b91      	ldr	r3, [pc, #580]	; (800448c <_dtoa_r+0x2d4>)
 8004248:	e022      	b.n	8004290 <_dtoa_r+0xd8>
 800424a:	4b91      	ldr	r3, [pc, #580]	; (8004490 <_dtoa_r+0x2d8>)
 800424c:	9303      	str	r3, [sp, #12]
 800424e:	3308      	adds	r3, #8
 8004250:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8004252:	6013      	str	r3, [r2, #0]
 8004254:	9803      	ldr	r0, [sp, #12]
 8004256:	b019      	add	sp, #100	; 0x64
 8004258:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800425c:	4b8b      	ldr	r3, [pc, #556]	; (800448c <_dtoa_r+0x2d4>)
 800425e:	9303      	str	r3, [sp, #12]
 8004260:	3303      	adds	r3, #3
 8004262:	e7f5      	b.n	8004250 <_dtoa_r+0x98>
 8004264:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004268:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800426c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004270:	2200      	movs	r2, #0
 8004272:	2300      	movs	r3, #0
 8004274:	f7fc fb98 	bl	80009a8 <__aeabi_dcmpeq>
 8004278:	4680      	mov	r8, r0
 800427a:	b158      	cbz	r0, 8004294 <_dtoa_r+0xdc>
 800427c:	2301      	movs	r3, #1
 800427e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004280:	6013      	str	r3, [r2, #0]
 8004282:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004284:	2b00      	cmp	r3, #0
 8004286:	f000 8558 	beq.w	8004d3a <_dtoa_r+0xb82>
 800428a:	4882      	ldr	r0, [pc, #520]	; (8004494 <_dtoa_r+0x2dc>)
 800428c:	6018      	str	r0, [r3, #0]
 800428e:	1e43      	subs	r3, r0, #1
 8004290:	9303      	str	r3, [sp, #12]
 8004292:	e7df      	b.n	8004254 <_dtoa_r+0x9c>
 8004294:	ab16      	add	r3, sp, #88	; 0x58
 8004296:	9301      	str	r3, [sp, #4]
 8004298:	ab17      	add	r3, sp, #92	; 0x5c
 800429a:	9300      	str	r3, [sp, #0]
 800429c:	4628      	mov	r0, r5
 800429e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80042a2:	f001 f8c5 	bl	8005430 <__d2b>
 80042a6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80042aa:	4683      	mov	fp, r0
 80042ac:	2c00      	cmp	r4, #0
 80042ae:	d07f      	beq.n	80043b0 <_dtoa_r+0x1f8>
 80042b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80042b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80042b6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80042ba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80042be:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80042c2:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80042c6:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80042ca:	2200      	movs	r2, #0
 80042cc:	4b72      	ldr	r3, [pc, #456]	; (8004498 <_dtoa_r+0x2e0>)
 80042ce:	f7fb ff4b 	bl	8000168 <__aeabi_dsub>
 80042d2:	a365      	add	r3, pc, #404	; (adr r3, 8004468 <_dtoa_r+0x2b0>)
 80042d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042d8:	f7fc f8fe 	bl	80004d8 <__aeabi_dmul>
 80042dc:	a364      	add	r3, pc, #400	; (adr r3, 8004470 <_dtoa_r+0x2b8>)
 80042de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042e2:	f7fb ff43 	bl	800016c <__adddf3>
 80042e6:	4606      	mov	r6, r0
 80042e8:	4620      	mov	r0, r4
 80042ea:	460f      	mov	r7, r1
 80042ec:	f7fc f88a 	bl	8000404 <__aeabi_i2d>
 80042f0:	a361      	add	r3, pc, #388	; (adr r3, 8004478 <_dtoa_r+0x2c0>)
 80042f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042f6:	f7fc f8ef 	bl	80004d8 <__aeabi_dmul>
 80042fa:	4602      	mov	r2, r0
 80042fc:	460b      	mov	r3, r1
 80042fe:	4630      	mov	r0, r6
 8004300:	4639      	mov	r1, r7
 8004302:	f7fb ff33 	bl	800016c <__adddf3>
 8004306:	4606      	mov	r6, r0
 8004308:	460f      	mov	r7, r1
 800430a:	f7fc fb95 	bl	8000a38 <__aeabi_d2iz>
 800430e:	2200      	movs	r2, #0
 8004310:	4682      	mov	sl, r0
 8004312:	2300      	movs	r3, #0
 8004314:	4630      	mov	r0, r6
 8004316:	4639      	mov	r1, r7
 8004318:	f7fc fb50 	bl	80009bc <__aeabi_dcmplt>
 800431c:	b148      	cbz	r0, 8004332 <_dtoa_r+0x17a>
 800431e:	4650      	mov	r0, sl
 8004320:	f7fc f870 	bl	8000404 <__aeabi_i2d>
 8004324:	4632      	mov	r2, r6
 8004326:	463b      	mov	r3, r7
 8004328:	f7fc fb3e 	bl	80009a8 <__aeabi_dcmpeq>
 800432c:	b908      	cbnz	r0, 8004332 <_dtoa_r+0x17a>
 800432e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004332:	f1ba 0f16 	cmp.w	sl, #22
 8004336:	d858      	bhi.n	80043ea <_dtoa_r+0x232>
 8004338:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800433c:	4b57      	ldr	r3, [pc, #348]	; (800449c <_dtoa_r+0x2e4>)
 800433e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004346:	f7fc fb39 	bl	80009bc <__aeabi_dcmplt>
 800434a:	2800      	cmp	r0, #0
 800434c:	d04f      	beq.n	80043ee <_dtoa_r+0x236>
 800434e:	2300      	movs	r3, #0
 8004350:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004354:	930f      	str	r3, [sp, #60]	; 0x3c
 8004356:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004358:	1b1c      	subs	r4, r3, r4
 800435a:	1e63      	subs	r3, r4, #1
 800435c:	9309      	str	r3, [sp, #36]	; 0x24
 800435e:	bf49      	itett	mi
 8004360:	f1c4 0301 	rsbmi	r3, r4, #1
 8004364:	2300      	movpl	r3, #0
 8004366:	9306      	strmi	r3, [sp, #24]
 8004368:	2300      	movmi	r3, #0
 800436a:	bf54      	ite	pl
 800436c:	9306      	strpl	r3, [sp, #24]
 800436e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8004370:	f1ba 0f00 	cmp.w	sl, #0
 8004374:	db3d      	blt.n	80043f2 <_dtoa_r+0x23a>
 8004376:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004378:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800437c:	4453      	add	r3, sl
 800437e:	9309      	str	r3, [sp, #36]	; 0x24
 8004380:	2300      	movs	r3, #0
 8004382:	930a      	str	r3, [sp, #40]	; 0x28
 8004384:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004386:	2b09      	cmp	r3, #9
 8004388:	f200 808c 	bhi.w	80044a4 <_dtoa_r+0x2ec>
 800438c:	2b05      	cmp	r3, #5
 800438e:	bfc4      	itt	gt
 8004390:	3b04      	subgt	r3, #4
 8004392:	9322      	strgt	r3, [sp, #136]	; 0x88
 8004394:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004396:	bfc8      	it	gt
 8004398:	2400      	movgt	r4, #0
 800439a:	f1a3 0302 	sub.w	r3, r3, #2
 800439e:	bfd8      	it	le
 80043a0:	2401      	movle	r4, #1
 80043a2:	2b03      	cmp	r3, #3
 80043a4:	f200 808a 	bhi.w	80044bc <_dtoa_r+0x304>
 80043a8:	e8df f003 	tbb	[pc, r3]
 80043ac:	5b4d4f2d 	.word	0x5b4d4f2d
 80043b0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80043b4:	441c      	add	r4, r3
 80043b6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80043ba:	2b20      	cmp	r3, #32
 80043bc:	bfc3      	ittte	gt
 80043be:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80043c2:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80043c6:	fa09 f303 	lslgt.w	r3, r9, r3
 80043ca:	f1c3 0320 	rsble	r3, r3, #32
 80043ce:	bfc6      	itte	gt
 80043d0:	fa26 f000 	lsrgt.w	r0, r6, r0
 80043d4:	4318      	orrgt	r0, r3
 80043d6:	fa06 f003 	lslle.w	r0, r6, r3
 80043da:	f7fc f803 	bl	80003e4 <__aeabi_ui2d>
 80043de:	2301      	movs	r3, #1
 80043e0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80043e4:	3c01      	subs	r4, #1
 80043e6:	9313      	str	r3, [sp, #76]	; 0x4c
 80043e8:	e76f      	b.n	80042ca <_dtoa_r+0x112>
 80043ea:	2301      	movs	r3, #1
 80043ec:	e7b2      	b.n	8004354 <_dtoa_r+0x19c>
 80043ee:	900f      	str	r0, [sp, #60]	; 0x3c
 80043f0:	e7b1      	b.n	8004356 <_dtoa_r+0x19e>
 80043f2:	9b06      	ldr	r3, [sp, #24]
 80043f4:	eba3 030a 	sub.w	r3, r3, sl
 80043f8:	9306      	str	r3, [sp, #24]
 80043fa:	f1ca 0300 	rsb	r3, sl, #0
 80043fe:	930a      	str	r3, [sp, #40]	; 0x28
 8004400:	2300      	movs	r3, #0
 8004402:	930e      	str	r3, [sp, #56]	; 0x38
 8004404:	e7be      	b.n	8004384 <_dtoa_r+0x1cc>
 8004406:	2300      	movs	r3, #0
 8004408:	930b      	str	r3, [sp, #44]	; 0x2c
 800440a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800440c:	2b00      	cmp	r3, #0
 800440e:	dc58      	bgt.n	80044c2 <_dtoa_r+0x30a>
 8004410:	f04f 0901 	mov.w	r9, #1
 8004414:	464b      	mov	r3, r9
 8004416:	f8cd 9020 	str.w	r9, [sp, #32]
 800441a:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800441e:	2200      	movs	r2, #0
 8004420:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8004422:	6042      	str	r2, [r0, #4]
 8004424:	2204      	movs	r2, #4
 8004426:	f102 0614 	add.w	r6, r2, #20
 800442a:	429e      	cmp	r6, r3
 800442c:	6841      	ldr	r1, [r0, #4]
 800442e:	d94e      	bls.n	80044ce <_dtoa_r+0x316>
 8004430:	4628      	mov	r0, r5
 8004432:	f000 fcd7 	bl	8004de4 <_Balloc>
 8004436:	9003      	str	r0, [sp, #12]
 8004438:	2800      	cmp	r0, #0
 800443a:	d14c      	bne.n	80044d6 <_dtoa_r+0x31e>
 800443c:	4602      	mov	r2, r0
 800443e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004442:	4b17      	ldr	r3, [pc, #92]	; (80044a0 <_dtoa_r+0x2e8>)
 8004444:	e6cc      	b.n	80041e0 <_dtoa_r+0x28>
 8004446:	2301      	movs	r3, #1
 8004448:	e7de      	b.n	8004408 <_dtoa_r+0x250>
 800444a:	2300      	movs	r3, #0
 800444c:	930b      	str	r3, [sp, #44]	; 0x2c
 800444e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004450:	eb0a 0903 	add.w	r9, sl, r3
 8004454:	f109 0301 	add.w	r3, r9, #1
 8004458:	2b01      	cmp	r3, #1
 800445a:	9308      	str	r3, [sp, #32]
 800445c:	bfb8      	it	lt
 800445e:	2301      	movlt	r3, #1
 8004460:	e7dd      	b.n	800441e <_dtoa_r+0x266>
 8004462:	2301      	movs	r3, #1
 8004464:	e7f2      	b.n	800444c <_dtoa_r+0x294>
 8004466:	bf00      	nop
 8004468:	636f4361 	.word	0x636f4361
 800446c:	3fd287a7 	.word	0x3fd287a7
 8004470:	8b60c8b3 	.word	0x8b60c8b3
 8004474:	3fc68a28 	.word	0x3fc68a28
 8004478:	509f79fb 	.word	0x509f79fb
 800447c:	3fd34413 	.word	0x3fd34413
 8004480:	080065e1 	.word	0x080065e1
 8004484:	080065f8 	.word	0x080065f8
 8004488:	7ff00000 	.word	0x7ff00000
 800448c:	080065dd 	.word	0x080065dd
 8004490:	080065d4 	.word	0x080065d4
 8004494:	080065b1 	.word	0x080065b1
 8004498:	3ff80000 	.word	0x3ff80000
 800449c:	080066e8 	.word	0x080066e8
 80044a0:	08006653 	.word	0x08006653
 80044a4:	2401      	movs	r4, #1
 80044a6:	2300      	movs	r3, #0
 80044a8:	940b      	str	r4, [sp, #44]	; 0x2c
 80044aa:	9322      	str	r3, [sp, #136]	; 0x88
 80044ac:	f04f 39ff 	mov.w	r9, #4294967295
 80044b0:	2200      	movs	r2, #0
 80044b2:	2312      	movs	r3, #18
 80044b4:	f8cd 9020 	str.w	r9, [sp, #32]
 80044b8:	9223      	str	r2, [sp, #140]	; 0x8c
 80044ba:	e7b0      	b.n	800441e <_dtoa_r+0x266>
 80044bc:	2301      	movs	r3, #1
 80044be:	930b      	str	r3, [sp, #44]	; 0x2c
 80044c0:	e7f4      	b.n	80044ac <_dtoa_r+0x2f4>
 80044c2:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 80044c6:	464b      	mov	r3, r9
 80044c8:	f8cd 9020 	str.w	r9, [sp, #32]
 80044cc:	e7a7      	b.n	800441e <_dtoa_r+0x266>
 80044ce:	3101      	adds	r1, #1
 80044d0:	6041      	str	r1, [r0, #4]
 80044d2:	0052      	lsls	r2, r2, #1
 80044d4:	e7a7      	b.n	8004426 <_dtoa_r+0x26e>
 80044d6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80044d8:	9a03      	ldr	r2, [sp, #12]
 80044da:	601a      	str	r2, [r3, #0]
 80044dc:	9b08      	ldr	r3, [sp, #32]
 80044de:	2b0e      	cmp	r3, #14
 80044e0:	f200 80a8 	bhi.w	8004634 <_dtoa_r+0x47c>
 80044e4:	2c00      	cmp	r4, #0
 80044e6:	f000 80a5 	beq.w	8004634 <_dtoa_r+0x47c>
 80044ea:	f1ba 0f00 	cmp.w	sl, #0
 80044ee:	dd34      	ble.n	800455a <_dtoa_r+0x3a2>
 80044f0:	4a9a      	ldr	r2, [pc, #616]	; (800475c <_dtoa_r+0x5a4>)
 80044f2:	f00a 030f 	and.w	r3, sl, #15
 80044f6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80044fa:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80044fe:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004502:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004506:	ea4f 142a 	mov.w	r4, sl, asr #4
 800450a:	d016      	beq.n	800453a <_dtoa_r+0x382>
 800450c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004510:	4b93      	ldr	r3, [pc, #588]	; (8004760 <_dtoa_r+0x5a8>)
 8004512:	2703      	movs	r7, #3
 8004514:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004518:	f7fc f908 	bl	800072c <__aeabi_ddiv>
 800451c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004520:	f004 040f 	and.w	r4, r4, #15
 8004524:	4e8e      	ldr	r6, [pc, #568]	; (8004760 <_dtoa_r+0x5a8>)
 8004526:	b954      	cbnz	r4, 800453e <_dtoa_r+0x386>
 8004528:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800452c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004530:	f7fc f8fc 	bl	800072c <__aeabi_ddiv>
 8004534:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004538:	e029      	b.n	800458e <_dtoa_r+0x3d6>
 800453a:	2702      	movs	r7, #2
 800453c:	e7f2      	b.n	8004524 <_dtoa_r+0x36c>
 800453e:	07e1      	lsls	r1, r4, #31
 8004540:	d508      	bpl.n	8004554 <_dtoa_r+0x39c>
 8004542:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004546:	e9d6 2300 	ldrd	r2, r3, [r6]
 800454a:	f7fb ffc5 	bl	80004d8 <__aeabi_dmul>
 800454e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004552:	3701      	adds	r7, #1
 8004554:	1064      	asrs	r4, r4, #1
 8004556:	3608      	adds	r6, #8
 8004558:	e7e5      	b.n	8004526 <_dtoa_r+0x36e>
 800455a:	f000 80a5 	beq.w	80046a8 <_dtoa_r+0x4f0>
 800455e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004562:	f1ca 0400 	rsb	r4, sl, #0
 8004566:	4b7d      	ldr	r3, [pc, #500]	; (800475c <_dtoa_r+0x5a4>)
 8004568:	f004 020f 	and.w	r2, r4, #15
 800456c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004570:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004574:	f7fb ffb0 	bl	80004d8 <__aeabi_dmul>
 8004578:	2702      	movs	r7, #2
 800457a:	2300      	movs	r3, #0
 800457c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004580:	4e77      	ldr	r6, [pc, #476]	; (8004760 <_dtoa_r+0x5a8>)
 8004582:	1124      	asrs	r4, r4, #4
 8004584:	2c00      	cmp	r4, #0
 8004586:	f040 8084 	bne.w	8004692 <_dtoa_r+0x4da>
 800458a:	2b00      	cmp	r3, #0
 800458c:	d1d2      	bne.n	8004534 <_dtoa_r+0x37c>
 800458e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004590:	2b00      	cmp	r3, #0
 8004592:	f000 808b 	beq.w	80046ac <_dtoa_r+0x4f4>
 8004596:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800459a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800459e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80045a2:	2200      	movs	r2, #0
 80045a4:	4b6f      	ldr	r3, [pc, #444]	; (8004764 <_dtoa_r+0x5ac>)
 80045a6:	f7fc fa09 	bl	80009bc <__aeabi_dcmplt>
 80045aa:	2800      	cmp	r0, #0
 80045ac:	d07e      	beq.n	80046ac <_dtoa_r+0x4f4>
 80045ae:	9b08      	ldr	r3, [sp, #32]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d07b      	beq.n	80046ac <_dtoa_r+0x4f4>
 80045b4:	f1b9 0f00 	cmp.w	r9, #0
 80045b8:	dd38      	ble.n	800462c <_dtoa_r+0x474>
 80045ba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80045be:	2200      	movs	r2, #0
 80045c0:	4b69      	ldr	r3, [pc, #420]	; (8004768 <_dtoa_r+0x5b0>)
 80045c2:	f7fb ff89 	bl	80004d8 <__aeabi_dmul>
 80045c6:	464c      	mov	r4, r9
 80045c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80045cc:	f10a 38ff 	add.w	r8, sl, #4294967295
 80045d0:	3701      	adds	r7, #1
 80045d2:	4638      	mov	r0, r7
 80045d4:	f7fb ff16 	bl	8000404 <__aeabi_i2d>
 80045d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80045dc:	f7fb ff7c 	bl	80004d8 <__aeabi_dmul>
 80045e0:	2200      	movs	r2, #0
 80045e2:	4b62      	ldr	r3, [pc, #392]	; (800476c <_dtoa_r+0x5b4>)
 80045e4:	f7fb fdc2 	bl	800016c <__adddf3>
 80045e8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80045ec:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80045f0:	9611      	str	r6, [sp, #68]	; 0x44
 80045f2:	2c00      	cmp	r4, #0
 80045f4:	d15d      	bne.n	80046b2 <_dtoa_r+0x4fa>
 80045f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80045fa:	2200      	movs	r2, #0
 80045fc:	4b5c      	ldr	r3, [pc, #368]	; (8004770 <_dtoa_r+0x5b8>)
 80045fe:	f7fb fdb3 	bl	8000168 <__aeabi_dsub>
 8004602:	4602      	mov	r2, r0
 8004604:	460b      	mov	r3, r1
 8004606:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800460a:	4633      	mov	r3, r6
 800460c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800460e:	f7fc f9f3 	bl	80009f8 <__aeabi_dcmpgt>
 8004612:	2800      	cmp	r0, #0
 8004614:	f040 829c 	bne.w	8004b50 <_dtoa_r+0x998>
 8004618:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800461c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800461e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8004622:	f7fc f9cb 	bl	80009bc <__aeabi_dcmplt>
 8004626:	2800      	cmp	r0, #0
 8004628:	f040 8290 	bne.w	8004b4c <_dtoa_r+0x994>
 800462c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8004630:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004634:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004636:	2b00      	cmp	r3, #0
 8004638:	f2c0 8152 	blt.w	80048e0 <_dtoa_r+0x728>
 800463c:	f1ba 0f0e 	cmp.w	sl, #14
 8004640:	f300 814e 	bgt.w	80048e0 <_dtoa_r+0x728>
 8004644:	4b45      	ldr	r3, [pc, #276]	; (800475c <_dtoa_r+0x5a4>)
 8004646:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800464a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800464e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8004652:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004654:	2b00      	cmp	r3, #0
 8004656:	f280 80db 	bge.w	8004810 <_dtoa_r+0x658>
 800465a:	9b08      	ldr	r3, [sp, #32]
 800465c:	2b00      	cmp	r3, #0
 800465e:	f300 80d7 	bgt.w	8004810 <_dtoa_r+0x658>
 8004662:	f040 8272 	bne.w	8004b4a <_dtoa_r+0x992>
 8004666:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800466a:	2200      	movs	r2, #0
 800466c:	4b40      	ldr	r3, [pc, #256]	; (8004770 <_dtoa_r+0x5b8>)
 800466e:	f7fb ff33 	bl	80004d8 <__aeabi_dmul>
 8004672:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004676:	f7fc f9b5 	bl	80009e4 <__aeabi_dcmpge>
 800467a:	9c08      	ldr	r4, [sp, #32]
 800467c:	4626      	mov	r6, r4
 800467e:	2800      	cmp	r0, #0
 8004680:	f040 8248 	bne.w	8004b14 <_dtoa_r+0x95c>
 8004684:	2331      	movs	r3, #49	; 0x31
 8004686:	9f03      	ldr	r7, [sp, #12]
 8004688:	f10a 0a01 	add.w	sl, sl, #1
 800468c:	f807 3b01 	strb.w	r3, [r7], #1
 8004690:	e244      	b.n	8004b1c <_dtoa_r+0x964>
 8004692:	07e2      	lsls	r2, r4, #31
 8004694:	d505      	bpl.n	80046a2 <_dtoa_r+0x4ea>
 8004696:	e9d6 2300 	ldrd	r2, r3, [r6]
 800469a:	f7fb ff1d 	bl	80004d8 <__aeabi_dmul>
 800469e:	2301      	movs	r3, #1
 80046a0:	3701      	adds	r7, #1
 80046a2:	1064      	asrs	r4, r4, #1
 80046a4:	3608      	adds	r6, #8
 80046a6:	e76d      	b.n	8004584 <_dtoa_r+0x3cc>
 80046a8:	2702      	movs	r7, #2
 80046aa:	e770      	b.n	800458e <_dtoa_r+0x3d6>
 80046ac:	46d0      	mov	r8, sl
 80046ae:	9c08      	ldr	r4, [sp, #32]
 80046b0:	e78f      	b.n	80045d2 <_dtoa_r+0x41a>
 80046b2:	9903      	ldr	r1, [sp, #12]
 80046b4:	4b29      	ldr	r3, [pc, #164]	; (800475c <_dtoa_r+0x5a4>)
 80046b6:	4421      	add	r1, r4
 80046b8:	9112      	str	r1, [sp, #72]	; 0x48
 80046ba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80046bc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80046c0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80046c4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80046c8:	2900      	cmp	r1, #0
 80046ca:	d055      	beq.n	8004778 <_dtoa_r+0x5c0>
 80046cc:	2000      	movs	r0, #0
 80046ce:	4929      	ldr	r1, [pc, #164]	; (8004774 <_dtoa_r+0x5bc>)
 80046d0:	f7fc f82c 	bl	800072c <__aeabi_ddiv>
 80046d4:	463b      	mov	r3, r7
 80046d6:	4632      	mov	r2, r6
 80046d8:	f7fb fd46 	bl	8000168 <__aeabi_dsub>
 80046dc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80046e0:	9f03      	ldr	r7, [sp, #12]
 80046e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80046e6:	f7fc f9a7 	bl	8000a38 <__aeabi_d2iz>
 80046ea:	4604      	mov	r4, r0
 80046ec:	f7fb fe8a 	bl	8000404 <__aeabi_i2d>
 80046f0:	4602      	mov	r2, r0
 80046f2:	460b      	mov	r3, r1
 80046f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80046f8:	f7fb fd36 	bl	8000168 <__aeabi_dsub>
 80046fc:	4602      	mov	r2, r0
 80046fe:	460b      	mov	r3, r1
 8004700:	3430      	adds	r4, #48	; 0x30
 8004702:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004706:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800470a:	f807 4b01 	strb.w	r4, [r7], #1
 800470e:	f7fc f955 	bl	80009bc <__aeabi_dcmplt>
 8004712:	2800      	cmp	r0, #0
 8004714:	d174      	bne.n	8004800 <_dtoa_r+0x648>
 8004716:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800471a:	2000      	movs	r0, #0
 800471c:	4911      	ldr	r1, [pc, #68]	; (8004764 <_dtoa_r+0x5ac>)
 800471e:	f7fb fd23 	bl	8000168 <__aeabi_dsub>
 8004722:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004726:	f7fc f949 	bl	80009bc <__aeabi_dcmplt>
 800472a:	2800      	cmp	r0, #0
 800472c:	f040 80b7 	bne.w	800489e <_dtoa_r+0x6e6>
 8004730:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004732:	429f      	cmp	r7, r3
 8004734:	f43f af7a 	beq.w	800462c <_dtoa_r+0x474>
 8004738:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800473c:	2200      	movs	r2, #0
 800473e:	4b0a      	ldr	r3, [pc, #40]	; (8004768 <_dtoa_r+0x5b0>)
 8004740:	f7fb feca 	bl	80004d8 <__aeabi_dmul>
 8004744:	2200      	movs	r2, #0
 8004746:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800474a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800474e:	4b06      	ldr	r3, [pc, #24]	; (8004768 <_dtoa_r+0x5b0>)
 8004750:	f7fb fec2 	bl	80004d8 <__aeabi_dmul>
 8004754:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004758:	e7c3      	b.n	80046e2 <_dtoa_r+0x52a>
 800475a:	bf00      	nop
 800475c:	080066e8 	.word	0x080066e8
 8004760:	080066c0 	.word	0x080066c0
 8004764:	3ff00000 	.word	0x3ff00000
 8004768:	40240000 	.word	0x40240000
 800476c:	401c0000 	.word	0x401c0000
 8004770:	40140000 	.word	0x40140000
 8004774:	3fe00000 	.word	0x3fe00000
 8004778:	4630      	mov	r0, r6
 800477a:	4639      	mov	r1, r7
 800477c:	f7fb feac 	bl	80004d8 <__aeabi_dmul>
 8004780:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004782:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004786:	9c03      	ldr	r4, [sp, #12]
 8004788:	9314      	str	r3, [sp, #80]	; 0x50
 800478a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800478e:	f7fc f953 	bl	8000a38 <__aeabi_d2iz>
 8004792:	9015      	str	r0, [sp, #84]	; 0x54
 8004794:	f7fb fe36 	bl	8000404 <__aeabi_i2d>
 8004798:	4602      	mov	r2, r0
 800479a:	460b      	mov	r3, r1
 800479c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80047a0:	f7fb fce2 	bl	8000168 <__aeabi_dsub>
 80047a4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80047a6:	4606      	mov	r6, r0
 80047a8:	3330      	adds	r3, #48	; 0x30
 80047aa:	f804 3b01 	strb.w	r3, [r4], #1
 80047ae:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80047b0:	460f      	mov	r7, r1
 80047b2:	429c      	cmp	r4, r3
 80047b4:	f04f 0200 	mov.w	r2, #0
 80047b8:	d124      	bne.n	8004804 <_dtoa_r+0x64c>
 80047ba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80047be:	4bb0      	ldr	r3, [pc, #704]	; (8004a80 <_dtoa_r+0x8c8>)
 80047c0:	f7fb fcd4 	bl	800016c <__adddf3>
 80047c4:	4602      	mov	r2, r0
 80047c6:	460b      	mov	r3, r1
 80047c8:	4630      	mov	r0, r6
 80047ca:	4639      	mov	r1, r7
 80047cc:	f7fc f914 	bl	80009f8 <__aeabi_dcmpgt>
 80047d0:	2800      	cmp	r0, #0
 80047d2:	d163      	bne.n	800489c <_dtoa_r+0x6e4>
 80047d4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80047d8:	2000      	movs	r0, #0
 80047da:	49a9      	ldr	r1, [pc, #676]	; (8004a80 <_dtoa_r+0x8c8>)
 80047dc:	f7fb fcc4 	bl	8000168 <__aeabi_dsub>
 80047e0:	4602      	mov	r2, r0
 80047e2:	460b      	mov	r3, r1
 80047e4:	4630      	mov	r0, r6
 80047e6:	4639      	mov	r1, r7
 80047e8:	f7fc f8e8 	bl	80009bc <__aeabi_dcmplt>
 80047ec:	2800      	cmp	r0, #0
 80047ee:	f43f af1d 	beq.w	800462c <_dtoa_r+0x474>
 80047f2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80047f4:	1e7b      	subs	r3, r7, #1
 80047f6:	9314      	str	r3, [sp, #80]	; 0x50
 80047f8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80047fc:	2b30      	cmp	r3, #48	; 0x30
 80047fe:	d0f8      	beq.n	80047f2 <_dtoa_r+0x63a>
 8004800:	46c2      	mov	sl, r8
 8004802:	e03b      	b.n	800487c <_dtoa_r+0x6c4>
 8004804:	4b9f      	ldr	r3, [pc, #636]	; (8004a84 <_dtoa_r+0x8cc>)
 8004806:	f7fb fe67 	bl	80004d8 <__aeabi_dmul>
 800480a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800480e:	e7bc      	b.n	800478a <_dtoa_r+0x5d2>
 8004810:	9f03      	ldr	r7, [sp, #12]
 8004812:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8004816:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800481a:	4640      	mov	r0, r8
 800481c:	4649      	mov	r1, r9
 800481e:	f7fb ff85 	bl	800072c <__aeabi_ddiv>
 8004822:	f7fc f909 	bl	8000a38 <__aeabi_d2iz>
 8004826:	4604      	mov	r4, r0
 8004828:	f7fb fdec 	bl	8000404 <__aeabi_i2d>
 800482c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004830:	f7fb fe52 	bl	80004d8 <__aeabi_dmul>
 8004834:	4602      	mov	r2, r0
 8004836:	460b      	mov	r3, r1
 8004838:	4640      	mov	r0, r8
 800483a:	4649      	mov	r1, r9
 800483c:	f7fb fc94 	bl	8000168 <__aeabi_dsub>
 8004840:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8004844:	f807 6b01 	strb.w	r6, [r7], #1
 8004848:	9e03      	ldr	r6, [sp, #12]
 800484a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800484e:	1bbe      	subs	r6, r7, r6
 8004850:	45b4      	cmp	ip, r6
 8004852:	4602      	mov	r2, r0
 8004854:	460b      	mov	r3, r1
 8004856:	d136      	bne.n	80048c6 <_dtoa_r+0x70e>
 8004858:	f7fb fc88 	bl	800016c <__adddf3>
 800485c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004860:	4680      	mov	r8, r0
 8004862:	4689      	mov	r9, r1
 8004864:	f7fc f8c8 	bl	80009f8 <__aeabi_dcmpgt>
 8004868:	bb58      	cbnz	r0, 80048c2 <_dtoa_r+0x70a>
 800486a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800486e:	4640      	mov	r0, r8
 8004870:	4649      	mov	r1, r9
 8004872:	f7fc f899 	bl	80009a8 <__aeabi_dcmpeq>
 8004876:	b108      	cbz	r0, 800487c <_dtoa_r+0x6c4>
 8004878:	07e1      	lsls	r1, r4, #31
 800487a:	d422      	bmi.n	80048c2 <_dtoa_r+0x70a>
 800487c:	4628      	mov	r0, r5
 800487e:	4659      	mov	r1, fp
 8004880:	f000 faf0 	bl	8004e64 <_Bfree>
 8004884:	2300      	movs	r3, #0
 8004886:	703b      	strb	r3, [r7, #0]
 8004888:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800488a:	f10a 0001 	add.w	r0, sl, #1
 800488e:	6018      	str	r0, [r3, #0]
 8004890:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004892:	2b00      	cmp	r3, #0
 8004894:	f43f acde 	beq.w	8004254 <_dtoa_r+0x9c>
 8004898:	601f      	str	r7, [r3, #0]
 800489a:	e4db      	b.n	8004254 <_dtoa_r+0x9c>
 800489c:	4627      	mov	r7, r4
 800489e:	463b      	mov	r3, r7
 80048a0:	461f      	mov	r7, r3
 80048a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80048a6:	2a39      	cmp	r2, #57	; 0x39
 80048a8:	d107      	bne.n	80048ba <_dtoa_r+0x702>
 80048aa:	9a03      	ldr	r2, [sp, #12]
 80048ac:	429a      	cmp	r2, r3
 80048ae:	d1f7      	bne.n	80048a0 <_dtoa_r+0x6e8>
 80048b0:	2230      	movs	r2, #48	; 0x30
 80048b2:	9903      	ldr	r1, [sp, #12]
 80048b4:	f108 0801 	add.w	r8, r8, #1
 80048b8:	700a      	strb	r2, [r1, #0]
 80048ba:	781a      	ldrb	r2, [r3, #0]
 80048bc:	3201      	adds	r2, #1
 80048be:	701a      	strb	r2, [r3, #0]
 80048c0:	e79e      	b.n	8004800 <_dtoa_r+0x648>
 80048c2:	46d0      	mov	r8, sl
 80048c4:	e7eb      	b.n	800489e <_dtoa_r+0x6e6>
 80048c6:	2200      	movs	r2, #0
 80048c8:	4b6e      	ldr	r3, [pc, #440]	; (8004a84 <_dtoa_r+0x8cc>)
 80048ca:	f7fb fe05 	bl	80004d8 <__aeabi_dmul>
 80048ce:	2200      	movs	r2, #0
 80048d0:	2300      	movs	r3, #0
 80048d2:	4680      	mov	r8, r0
 80048d4:	4689      	mov	r9, r1
 80048d6:	f7fc f867 	bl	80009a8 <__aeabi_dcmpeq>
 80048da:	2800      	cmp	r0, #0
 80048dc:	d09b      	beq.n	8004816 <_dtoa_r+0x65e>
 80048de:	e7cd      	b.n	800487c <_dtoa_r+0x6c4>
 80048e0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80048e2:	2a00      	cmp	r2, #0
 80048e4:	f000 80d0 	beq.w	8004a88 <_dtoa_r+0x8d0>
 80048e8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80048ea:	2a01      	cmp	r2, #1
 80048ec:	f300 80ae 	bgt.w	8004a4c <_dtoa_r+0x894>
 80048f0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80048f2:	2a00      	cmp	r2, #0
 80048f4:	f000 80a6 	beq.w	8004a44 <_dtoa_r+0x88c>
 80048f8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80048fc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80048fe:	9f06      	ldr	r7, [sp, #24]
 8004900:	9a06      	ldr	r2, [sp, #24]
 8004902:	2101      	movs	r1, #1
 8004904:	441a      	add	r2, r3
 8004906:	9206      	str	r2, [sp, #24]
 8004908:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800490a:	4628      	mov	r0, r5
 800490c:	441a      	add	r2, r3
 800490e:	9209      	str	r2, [sp, #36]	; 0x24
 8004910:	f000 fb5e 	bl	8004fd0 <__i2b>
 8004914:	4606      	mov	r6, r0
 8004916:	2f00      	cmp	r7, #0
 8004918:	dd0c      	ble.n	8004934 <_dtoa_r+0x77c>
 800491a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800491c:	2b00      	cmp	r3, #0
 800491e:	dd09      	ble.n	8004934 <_dtoa_r+0x77c>
 8004920:	42bb      	cmp	r3, r7
 8004922:	bfa8      	it	ge
 8004924:	463b      	movge	r3, r7
 8004926:	9a06      	ldr	r2, [sp, #24]
 8004928:	1aff      	subs	r7, r7, r3
 800492a:	1ad2      	subs	r2, r2, r3
 800492c:	9206      	str	r2, [sp, #24]
 800492e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004930:	1ad3      	subs	r3, r2, r3
 8004932:	9309      	str	r3, [sp, #36]	; 0x24
 8004934:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004936:	b1f3      	cbz	r3, 8004976 <_dtoa_r+0x7be>
 8004938:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800493a:	2b00      	cmp	r3, #0
 800493c:	f000 80a8 	beq.w	8004a90 <_dtoa_r+0x8d8>
 8004940:	2c00      	cmp	r4, #0
 8004942:	dd10      	ble.n	8004966 <_dtoa_r+0x7ae>
 8004944:	4631      	mov	r1, r6
 8004946:	4622      	mov	r2, r4
 8004948:	4628      	mov	r0, r5
 800494a:	f000 fbff 	bl	800514c <__pow5mult>
 800494e:	465a      	mov	r2, fp
 8004950:	4601      	mov	r1, r0
 8004952:	4606      	mov	r6, r0
 8004954:	4628      	mov	r0, r5
 8004956:	f000 fb51 	bl	8004ffc <__multiply>
 800495a:	4680      	mov	r8, r0
 800495c:	4659      	mov	r1, fp
 800495e:	4628      	mov	r0, r5
 8004960:	f000 fa80 	bl	8004e64 <_Bfree>
 8004964:	46c3      	mov	fp, r8
 8004966:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004968:	1b1a      	subs	r2, r3, r4
 800496a:	d004      	beq.n	8004976 <_dtoa_r+0x7be>
 800496c:	4659      	mov	r1, fp
 800496e:	4628      	mov	r0, r5
 8004970:	f000 fbec 	bl	800514c <__pow5mult>
 8004974:	4683      	mov	fp, r0
 8004976:	2101      	movs	r1, #1
 8004978:	4628      	mov	r0, r5
 800497a:	f000 fb29 	bl	8004fd0 <__i2b>
 800497e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004980:	4604      	mov	r4, r0
 8004982:	2b00      	cmp	r3, #0
 8004984:	f340 8086 	ble.w	8004a94 <_dtoa_r+0x8dc>
 8004988:	461a      	mov	r2, r3
 800498a:	4601      	mov	r1, r0
 800498c:	4628      	mov	r0, r5
 800498e:	f000 fbdd 	bl	800514c <__pow5mult>
 8004992:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004994:	4604      	mov	r4, r0
 8004996:	2b01      	cmp	r3, #1
 8004998:	dd7f      	ble.n	8004a9a <_dtoa_r+0x8e2>
 800499a:	f04f 0800 	mov.w	r8, #0
 800499e:	6923      	ldr	r3, [r4, #16]
 80049a0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80049a4:	6918      	ldr	r0, [r3, #16]
 80049a6:	f000 fac5 	bl	8004f34 <__hi0bits>
 80049aa:	f1c0 0020 	rsb	r0, r0, #32
 80049ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80049b0:	4418      	add	r0, r3
 80049b2:	f010 001f 	ands.w	r0, r0, #31
 80049b6:	f000 8092 	beq.w	8004ade <_dtoa_r+0x926>
 80049ba:	f1c0 0320 	rsb	r3, r0, #32
 80049be:	2b04      	cmp	r3, #4
 80049c0:	f340 808a 	ble.w	8004ad8 <_dtoa_r+0x920>
 80049c4:	f1c0 001c 	rsb	r0, r0, #28
 80049c8:	9b06      	ldr	r3, [sp, #24]
 80049ca:	4407      	add	r7, r0
 80049cc:	4403      	add	r3, r0
 80049ce:	9306      	str	r3, [sp, #24]
 80049d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80049d2:	4403      	add	r3, r0
 80049d4:	9309      	str	r3, [sp, #36]	; 0x24
 80049d6:	9b06      	ldr	r3, [sp, #24]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	dd05      	ble.n	80049e8 <_dtoa_r+0x830>
 80049dc:	4659      	mov	r1, fp
 80049de:	461a      	mov	r2, r3
 80049e0:	4628      	mov	r0, r5
 80049e2:	f000 fc0d 	bl	8005200 <__lshift>
 80049e6:	4683      	mov	fp, r0
 80049e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	dd05      	ble.n	80049fa <_dtoa_r+0x842>
 80049ee:	4621      	mov	r1, r4
 80049f0:	461a      	mov	r2, r3
 80049f2:	4628      	mov	r0, r5
 80049f4:	f000 fc04 	bl	8005200 <__lshift>
 80049f8:	4604      	mov	r4, r0
 80049fa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d070      	beq.n	8004ae2 <_dtoa_r+0x92a>
 8004a00:	4621      	mov	r1, r4
 8004a02:	4658      	mov	r0, fp
 8004a04:	f000 fc6c 	bl	80052e0 <__mcmp>
 8004a08:	2800      	cmp	r0, #0
 8004a0a:	da6a      	bge.n	8004ae2 <_dtoa_r+0x92a>
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	4659      	mov	r1, fp
 8004a10:	220a      	movs	r2, #10
 8004a12:	4628      	mov	r0, r5
 8004a14:	f000 fa48 	bl	8004ea8 <__multadd>
 8004a18:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004a1a:	4683      	mov	fp, r0
 8004a1c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	f000 8194 	beq.w	8004d4e <_dtoa_r+0xb96>
 8004a26:	4631      	mov	r1, r6
 8004a28:	2300      	movs	r3, #0
 8004a2a:	220a      	movs	r2, #10
 8004a2c:	4628      	mov	r0, r5
 8004a2e:	f000 fa3b 	bl	8004ea8 <__multadd>
 8004a32:	f1b9 0f00 	cmp.w	r9, #0
 8004a36:	4606      	mov	r6, r0
 8004a38:	f300 8093 	bgt.w	8004b62 <_dtoa_r+0x9aa>
 8004a3c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004a3e:	2b02      	cmp	r3, #2
 8004a40:	dc57      	bgt.n	8004af2 <_dtoa_r+0x93a>
 8004a42:	e08e      	b.n	8004b62 <_dtoa_r+0x9aa>
 8004a44:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004a46:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004a4a:	e757      	b.n	80048fc <_dtoa_r+0x744>
 8004a4c:	9b08      	ldr	r3, [sp, #32]
 8004a4e:	1e5c      	subs	r4, r3, #1
 8004a50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004a52:	42a3      	cmp	r3, r4
 8004a54:	bfb7      	itett	lt
 8004a56:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8004a58:	1b1c      	subge	r4, r3, r4
 8004a5a:	1ae2      	sublt	r2, r4, r3
 8004a5c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8004a5e:	bfbe      	ittt	lt
 8004a60:	940a      	strlt	r4, [sp, #40]	; 0x28
 8004a62:	189b      	addlt	r3, r3, r2
 8004a64:	930e      	strlt	r3, [sp, #56]	; 0x38
 8004a66:	9b08      	ldr	r3, [sp, #32]
 8004a68:	bfb8      	it	lt
 8004a6a:	2400      	movlt	r4, #0
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	bfbb      	ittet	lt
 8004a70:	9b06      	ldrlt	r3, [sp, #24]
 8004a72:	9a08      	ldrlt	r2, [sp, #32]
 8004a74:	9f06      	ldrge	r7, [sp, #24]
 8004a76:	1a9f      	sublt	r7, r3, r2
 8004a78:	bfac      	ite	ge
 8004a7a:	9b08      	ldrge	r3, [sp, #32]
 8004a7c:	2300      	movlt	r3, #0
 8004a7e:	e73f      	b.n	8004900 <_dtoa_r+0x748>
 8004a80:	3fe00000 	.word	0x3fe00000
 8004a84:	40240000 	.word	0x40240000
 8004a88:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004a8a:	9f06      	ldr	r7, [sp, #24]
 8004a8c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8004a8e:	e742      	b.n	8004916 <_dtoa_r+0x75e>
 8004a90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004a92:	e76b      	b.n	800496c <_dtoa_r+0x7b4>
 8004a94:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004a96:	2b01      	cmp	r3, #1
 8004a98:	dc19      	bgt.n	8004ace <_dtoa_r+0x916>
 8004a9a:	9b04      	ldr	r3, [sp, #16]
 8004a9c:	b9bb      	cbnz	r3, 8004ace <_dtoa_r+0x916>
 8004a9e:	9b05      	ldr	r3, [sp, #20]
 8004aa0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004aa4:	b99b      	cbnz	r3, 8004ace <_dtoa_r+0x916>
 8004aa6:	9b05      	ldr	r3, [sp, #20]
 8004aa8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004aac:	0d1b      	lsrs	r3, r3, #20
 8004aae:	051b      	lsls	r3, r3, #20
 8004ab0:	b183      	cbz	r3, 8004ad4 <_dtoa_r+0x91c>
 8004ab2:	f04f 0801 	mov.w	r8, #1
 8004ab6:	9b06      	ldr	r3, [sp, #24]
 8004ab8:	3301      	adds	r3, #1
 8004aba:	9306      	str	r3, [sp, #24]
 8004abc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004abe:	3301      	adds	r3, #1
 8004ac0:	9309      	str	r3, [sp, #36]	; 0x24
 8004ac2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	f47f af6a 	bne.w	800499e <_dtoa_r+0x7e6>
 8004aca:	2001      	movs	r0, #1
 8004acc:	e76f      	b.n	80049ae <_dtoa_r+0x7f6>
 8004ace:	f04f 0800 	mov.w	r8, #0
 8004ad2:	e7f6      	b.n	8004ac2 <_dtoa_r+0x90a>
 8004ad4:	4698      	mov	r8, r3
 8004ad6:	e7f4      	b.n	8004ac2 <_dtoa_r+0x90a>
 8004ad8:	f43f af7d 	beq.w	80049d6 <_dtoa_r+0x81e>
 8004adc:	4618      	mov	r0, r3
 8004ade:	301c      	adds	r0, #28
 8004ae0:	e772      	b.n	80049c8 <_dtoa_r+0x810>
 8004ae2:	9b08      	ldr	r3, [sp, #32]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	dc36      	bgt.n	8004b56 <_dtoa_r+0x99e>
 8004ae8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004aea:	2b02      	cmp	r3, #2
 8004aec:	dd33      	ble.n	8004b56 <_dtoa_r+0x99e>
 8004aee:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004af2:	f1b9 0f00 	cmp.w	r9, #0
 8004af6:	d10d      	bne.n	8004b14 <_dtoa_r+0x95c>
 8004af8:	4621      	mov	r1, r4
 8004afa:	464b      	mov	r3, r9
 8004afc:	2205      	movs	r2, #5
 8004afe:	4628      	mov	r0, r5
 8004b00:	f000 f9d2 	bl	8004ea8 <__multadd>
 8004b04:	4601      	mov	r1, r0
 8004b06:	4604      	mov	r4, r0
 8004b08:	4658      	mov	r0, fp
 8004b0a:	f000 fbe9 	bl	80052e0 <__mcmp>
 8004b0e:	2800      	cmp	r0, #0
 8004b10:	f73f adb8 	bgt.w	8004684 <_dtoa_r+0x4cc>
 8004b14:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004b16:	9f03      	ldr	r7, [sp, #12]
 8004b18:	ea6f 0a03 	mvn.w	sl, r3
 8004b1c:	f04f 0800 	mov.w	r8, #0
 8004b20:	4621      	mov	r1, r4
 8004b22:	4628      	mov	r0, r5
 8004b24:	f000 f99e 	bl	8004e64 <_Bfree>
 8004b28:	2e00      	cmp	r6, #0
 8004b2a:	f43f aea7 	beq.w	800487c <_dtoa_r+0x6c4>
 8004b2e:	f1b8 0f00 	cmp.w	r8, #0
 8004b32:	d005      	beq.n	8004b40 <_dtoa_r+0x988>
 8004b34:	45b0      	cmp	r8, r6
 8004b36:	d003      	beq.n	8004b40 <_dtoa_r+0x988>
 8004b38:	4641      	mov	r1, r8
 8004b3a:	4628      	mov	r0, r5
 8004b3c:	f000 f992 	bl	8004e64 <_Bfree>
 8004b40:	4631      	mov	r1, r6
 8004b42:	4628      	mov	r0, r5
 8004b44:	f000 f98e 	bl	8004e64 <_Bfree>
 8004b48:	e698      	b.n	800487c <_dtoa_r+0x6c4>
 8004b4a:	2400      	movs	r4, #0
 8004b4c:	4626      	mov	r6, r4
 8004b4e:	e7e1      	b.n	8004b14 <_dtoa_r+0x95c>
 8004b50:	46c2      	mov	sl, r8
 8004b52:	4626      	mov	r6, r4
 8004b54:	e596      	b.n	8004684 <_dtoa_r+0x4cc>
 8004b56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004b58:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	f000 80fd 	beq.w	8004d5c <_dtoa_r+0xba4>
 8004b62:	2f00      	cmp	r7, #0
 8004b64:	dd05      	ble.n	8004b72 <_dtoa_r+0x9ba>
 8004b66:	4631      	mov	r1, r6
 8004b68:	463a      	mov	r2, r7
 8004b6a:	4628      	mov	r0, r5
 8004b6c:	f000 fb48 	bl	8005200 <__lshift>
 8004b70:	4606      	mov	r6, r0
 8004b72:	f1b8 0f00 	cmp.w	r8, #0
 8004b76:	d05c      	beq.n	8004c32 <_dtoa_r+0xa7a>
 8004b78:	4628      	mov	r0, r5
 8004b7a:	6871      	ldr	r1, [r6, #4]
 8004b7c:	f000 f932 	bl	8004de4 <_Balloc>
 8004b80:	4607      	mov	r7, r0
 8004b82:	b928      	cbnz	r0, 8004b90 <_dtoa_r+0x9d8>
 8004b84:	4602      	mov	r2, r0
 8004b86:	f240 21ea 	movw	r1, #746	; 0x2ea
 8004b8a:	4b7f      	ldr	r3, [pc, #508]	; (8004d88 <_dtoa_r+0xbd0>)
 8004b8c:	f7ff bb28 	b.w	80041e0 <_dtoa_r+0x28>
 8004b90:	6932      	ldr	r2, [r6, #16]
 8004b92:	f106 010c 	add.w	r1, r6, #12
 8004b96:	3202      	adds	r2, #2
 8004b98:	0092      	lsls	r2, r2, #2
 8004b9a:	300c      	adds	r0, #12
 8004b9c:	f000 f914 	bl	8004dc8 <memcpy>
 8004ba0:	2201      	movs	r2, #1
 8004ba2:	4639      	mov	r1, r7
 8004ba4:	4628      	mov	r0, r5
 8004ba6:	f000 fb2b 	bl	8005200 <__lshift>
 8004baa:	46b0      	mov	r8, r6
 8004bac:	4606      	mov	r6, r0
 8004bae:	9b03      	ldr	r3, [sp, #12]
 8004bb0:	3301      	adds	r3, #1
 8004bb2:	9308      	str	r3, [sp, #32]
 8004bb4:	9b03      	ldr	r3, [sp, #12]
 8004bb6:	444b      	add	r3, r9
 8004bb8:	930a      	str	r3, [sp, #40]	; 0x28
 8004bba:	9b04      	ldr	r3, [sp, #16]
 8004bbc:	f003 0301 	and.w	r3, r3, #1
 8004bc0:	9309      	str	r3, [sp, #36]	; 0x24
 8004bc2:	9b08      	ldr	r3, [sp, #32]
 8004bc4:	4621      	mov	r1, r4
 8004bc6:	3b01      	subs	r3, #1
 8004bc8:	4658      	mov	r0, fp
 8004bca:	9304      	str	r3, [sp, #16]
 8004bcc:	f7ff fa68 	bl	80040a0 <quorem>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	4641      	mov	r1, r8
 8004bd4:	3330      	adds	r3, #48	; 0x30
 8004bd6:	9006      	str	r0, [sp, #24]
 8004bd8:	4658      	mov	r0, fp
 8004bda:	930b      	str	r3, [sp, #44]	; 0x2c
 8004bdc:	f000 fb80 	bl	80052e0 <__mcmp>
 8004be0:	4632      	mov	r2, r6
 8004be2:	4681      	mov	r9, r0
 8004be4:	4621      	mov	r1, r4
 8004be6:	4628      	mov	r0, r5
 8004be8:	f000 fb96 	bl	8005318 <__mdiff>
 8004bec:	68c2      	ldr	r2, [r0, #12]
 8004bee:	4607      	mov	r7, r0
 8004bf0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004bf2:	bb02      	cbnz	r2, 8004c36 <_dtoa_r+0xa7e>
 8004bf4:	4601      	mov	r1, r0
 8004bf6:	4658      	mov	r0, fp
 8004bf8:	f000 fb72 	bl	80052e0 <__mcmp>
 8004bfc:	4602      	mov	r2, r0
 8004bfe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004c00:	4639      	mov	r1, r7
 8004c02:	4628      	mov	r0, r5
 8004c04:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8004c08:	f000 f92c 	bl	8004e64 <_Bfree>
 8004c0c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004c0e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004c10:	9f08      	ldr	r7, [sp, #32]
 8004c12:	ea43 0102 	orr.w	r1, r3, r2
 8004c16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c18:	430b      	orrs	r3, r1
 8004c1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004c1c:	d10d      	bne.n	8004c3a <_dtoa_r+0xa82>
 8004c1e:	2b39      	cmp	r3, #57	; 0x39
 8004c20:	d029      	beq.n	8004c76 <_dtoa_r+0xabe>
 8004c22:	f1b9 0f00 	cmp.w	r9, #0
 8004c26:	dd01      	ble.n	8004c2c <_dtoa_r+0xa74>
 8004c28:	9b06      	ldr	r3, [sp, #24]
 8004c2a:	3331      	adds	r3, #49	; 0x31
 8004c2c:	9a04      	ldr	r2, [sp, #16]
 8004c2e:	7013      	strb	r3, [r2, #0]
 8004c30:	e776      	b.n	8004b20 <_dtoa_r+0x968>
 8004c32:	4630      	mov	r0, r6
 8004c34:	e7b9      	b.n	8004baa <_dtoa_r+0x9f2>
 8004c36:	2201      	movs	r2, #1
 8004c38:	e7e2      	b.n	8004c00 <_dtoa_r+0xa48>
 8004c3a:	f1b9 0f00 	cmp.w	r9, #0
 8004c3e:	db06      	blt.n	8004c4e <_dtoa_r+0xa96>
 8004c40:	9922      	ldr	r1, [sp, #136]	; 0x88
 8004c42:	ea41 0909 	orr.w	r9, r1, r9
 8004c46:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004c48:	ea59 0101 	orrs.w	r1, r9, r1
 8004c4c:	d120      	bne.n	8004c90 <_dtoa_r+0xad8>
 8004c4e:	2a00      	cmp	r2, #0
 8004c50:	ddec      	ble.n	8004c2c <_dtoa_r+0xa74>
 8004c52:	4659      	mov	r1, fp
 8004c54:	2201      	movs	r2, #1
 8004c56:	4628      	mov	r0, r5
 8004c58:	9308      	str	r3, [sp, #32]
 8004c5a:	f000 fad1 	bl	8005200 <__lshift>
 8004c5e:	4621      	mov	r1, r4
 8004c60:	4683      	mov	fp, r0
 8004c62:	f000 fb3d 	bl	80052e0 <__mcmp>
 8004c66:	2800      	cmp	r0, #0
 8004c68:	9b08      	ldr	r3, [sp, #32]
 8004c6a:	dc02      	bgt.n	8004c72 <_dtoa_r+0xaba>
 8004c6c:	d1de      	bne.n	8004c2c <_dtoa_r+0xa74>
 8004c6e:	07da      	lsls	r2, r3, #31
 8004c70:	d5dc      	bpl.n	8004c2c <_dtoa_r+0xa74>
 8004c72:	2b39      	cmp	r3, #57	; 0x39
 8004c74:	d1d8      	bne.n	8004c28 <_dtoa_r+0xa70>
 8004c76:	2339      	movs	r3, #57	; 0x39
 8004c78:	9a04      	ldr	r2, [sp, #16]
 8004c7a:	7013      	strb	r3, [r2, #0]
 8004c7c:	463b      	mov	r3, r7
 8004c7e:	461f      	mov	r7, r3
 8004c80:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8004c84:	3b01      	subs	r3, #1
 8004c86:	2a39      	cmp	r2, #57	; 0x39
 8004c88:	d050      	beq.n	8004d2c <_dtoa_r+0xb74>
 8004c8a:	3201      	adds	r2, #1
 8004c8c:	701a      	strb	r2, [r3, #0]
 8004c8e:	e747      	b.n	8004b20 <_dtoa_r+0x968>
 8004c90:	2a00      	cmp	r2, #0
 8004c92:	dd03      	ble.n	8004c9c <_dtoa_r+0xae4>
 8004c94:	2b39      	cmp	r3, #57	; 0x39
 8004c96:	d0ee      	beq.n	8004c76 <_dtoa_r+0xabe>
 8004c98:	3301      	adds	r3, #1
 8004c9a:	e7c7      	b.n	8004c2c <_dtoa_r+0xa74>
 8004c9c:	9a08      	ldr	r2, [sp, #32]
 8004c9e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004ca0:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004ca4:	428a      	cmp	r2, r1
 8004ca6:	d02a      	beq.n	8004cfe <_dtoa_r+0xb46>
 8004ca8:	4659      	mov	r1, fp
 8004caa:	2300      	movs	r3, #0
 8004cac:	220a      	movs	r2, #10
 8004cae:	4628      	mov	r0, r5
 8004cb0:	f000 f8fa 	bl	8004ea8 <__multadd>
 8004cb4:	45b0      	cmp	r8, r6
 8004cb6:	4683      	mov	fp, r0
 8004cb8:	f04f 0300 	mov.w	r3, #0
 8004cbc:	f04f 020a 	mov.w	r2, #10
 8004cc0:	4641      	mov	r1, r8
 8004cc2:	4628      	mov	r0, r5
 8004cc4:	d107      	bne.n	8004cd6 <_dtoa_r+0xb1e>
 8004cc6:	f000 f8ef 	bl	8004ea8 <__multadd>
 8004cca:	4680      	mov	r8, r0
 8004ccc:	4606      	mov	r6, r0
 8004cce:	9b08      	ldr	r3, [sp, #32]
 8004cd0:	3301      	adds	r3, #1
 8004cd2:	9308      	str	r3, [sp, #32]
 8004cd4:	e775      	b.n	8004bc2 <_dtoa_r+0xa0a>
 8004cd6:	f000 f8e7 	bl	8004ea8 <__multadd>
 8004cda:	4631      	mov	r1, r6
 8004cdc:	4680      	mov	r8, r0
 8004cde:	2300      	movs	r3, #0
 8004ce0:	220a      	movs	r2, #10
 8004ce2:	4628      	mov	r0, r5
 8004ce4:	f000 f8e0 	bl	8004ea8 <__multadd>
 8004ce8:	4606      	mov	r6, r0
 8004cea:	e7f0      	b.n	8004cce <_dtoa_r+0xb16>
 8004cec:	f1b9 0f00 	cmp.w	r9, #0
 8004cf0:	bfcc      	ite	gt
 8004cf2:	464f      	movgt	r7, r9
 8004cf4:	2701      	movle	r7, #1
 8004cf6:	f04f 0800 	mov.w	r8, #0
 8004cfa:	9a03      	ldr	r2, [sp, #12]
 8004cfc:	4417      	add	r7, r2
 8004cfe:	4659      	mov	r1, fp
 8004d00:	2201      	movs	r2, #1
 8004d02:	4628      	mov	r0, r5
 8004d04:	9308      	str	r3, [sp, #32]
 8004d06:	f000 fa7b 	bl	8005200 <__lshift>
 8004d0a:	4621      	mov	r1, r4
 8004d0c:	4683      	mov	fp, r0
 8004d0e:	f000 fae7 	bl	80052e0 <__mcmp>
 8004d12:	2800      	cmp	r0, #0
 8004d14:	dcb2      	bgt.n	8004c7c <_dtoa_r+0xac4>
 8004d16:	d102      	bne.n	8004d1e <_dtoa_r+0xb66>
 8004d18:	9b08      	ldr	r3, [sp, #32]
 8004d1a:	07db      	lsls	r3, r3, #31
 8004d1c:	d4ae      	bmi.n	8004c7c <_dtoa_r+0xac4>
 8004d1e:	463b      	mov	r3, r7
 8004d20:	461f      	mov	r7, r3
 8004d22:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004d26:	2a30      	cmp	r2, #48	; 0x30
 8004d28:	d0fa      	beq.n	8004d20 <_dtoa_r+0xb68>
 8004d2a:	e6f9      	b.n	8004b20 <_dtoa_r+0x968>
 8004d2c:	9a03      	ldr	r2, [sp, #12]
 8004d2e:	429a      	cmp	r2, r3
 8004d30:	d1a5      	bne.n	8004c7e <_dtoa_r+0xac6>
 8004d32:	2331      	movs	r3, #49	; 0x31
 8004d34:	f10a 0a01 	add.w	sl, sl, #1
 8004d38:	e779      	b.n	8004c2e <_dtoa_r+0xa76>
 8004d3a:	4b14      	ldr	r3, [pc, #80]	; (8004d8c <_dtoa_r+0xbd4>)
 8004d3c:	f7ff baa8 	b.w	8004290 <_dtoa_r+0xd8>
 8004d40:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	f47f aa81 	bne.w	800424a <_dtoa_r+0x92>
 8004d48:	4b11      	ldr	r3, [pc, #68]	; (8004d90 <_dtoa_r+0xbd8>)
 8004d4a:	f7ff baa1 	b.w	8004290 <_dtoa_r+0xd8>
 8004d4e:	f1b9 0f00 	cmp.w	r9, #0
 8004d52:	dc03      	bgt.n	8004d5c <_dtoa_r+0xba4>
 8004d54:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004d56:	2b02      	cmp	r3, #2
 8004d58:	f73f aecb 	bgt.w	8004af2 <_dtoa_r+0x93a>
 8004d5c:	9f03      	ldr	r7, [sp, #12]
 8004d5e:	4621      	mov	r1, r4
 8004d60:	4658      	mov	r0, fp
 8004d62:	f7ff f99d 	bl	80040a0 <quorem>
 8004d66:	9a03      	ldr	r2, [sp, #12]
 8004d68:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8004d6c:	f807 3b01 	strb.w	r3, [r7], #1
 8004d70:	1aba      	subs	r2, r7, r2
 8004d72:	4591      	cmp	r9, r2
 8004d74:	ddba      	ble.n	8004cec <_dtoa_r+0xb34>
 8004d76:	4659      	mov	r1, fp
 8004d78:	2300      	movs	r3, #0
 8004d7a:	220a      	movs	r2, #10
 8004d7c:	4628      	mov	r0, r5
 8004d7e:	f000 f893 	bl	8004ea8 <__multadd>
 8004d82:	4683      	mov	fp, r0
 8004d84:	e7eb      	b.n	8004d5e <_dtoa_r+0xba6>
 8004d86:	bf00      	nop
 8004d88:	08006653 	.word	0x08006653
 8004d8c:	080065b0 	.word	0x080065b0
 8004d90:	080065d4 	.word	0x080065d4

08004d94 <_localeconv_r>:
 8004d94:	4800      	ldr	r0, [pc, #0]	; (8004d98 <_localeconv_r+0x4>)
 8004d96:	4770      	bx	lr
 8004d98:	20000160 	.word	0x20000160

08004d9c <malloc>:
 8004d9c:	4b02      	ldr	r3, [pc, #8]	; (8004da8 <malloc+0xc>)
 8004d9e:	4601      	mov	r1, r0
 8004da0:	6818      	ldr	r0, [r3, #0]
 8004da2:	f000 bc1d 	b.w	80055e0 <_malloc_r>
 8004da6:	bf00      	nop
 8004da8:	2000000c 	.word	0x2000000c

08004dac <memchr>:
 8004dac:	4603      	mov	r3, r0
 8004dae:	b510      	push	{r4, lr}
 8004db0:	b2c9      	uxtb	r1, r1
 8004db2:	4402      	add	r2, r0
 8004db4:	4293      	cmp	r3, r2
 8004db6:	4618      	mov	r0, r3
 8004db8:	d101      	bne.n	8004dbe <memchr+0x12>
 8004dba:	2000      	movs	r0, #0
 8004dbc:	e003      	b.n	8004dc6 <memchr+0x1a>
 8004dbe:	7804      	ldrb	r4, [r0, #0]
 8004dc0:	3301      	adds	r3, #1
 8004dc2:	428c      	cmp	r4, r1
 8004dc4:	d1f6      	bne.n	8004db4 <memchr+0x8>
 8004dc6:	bd10      	pop	{r4, pc}

08004dc8 <memcpy>:
 8004dc8:	440a      	add	r2, r1
 8004dca:	4291      	cmp	r1, r2
 8004dcc:	f100 33ff 	add.w	r3, r0, #4294967295
 8004dd0:	d100      	bne.n	8004dd4 <memcpy+0xc>
 8004dd2:	4770      	bx	lr
 8004dd4:	b510      	push	{r4, lr}
 8004dd6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004dda:	4291      	cmp	r1, r2
 8004ddc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004de0:	d1f9      	bne.n	8004dd6 <memcpy+0xe>
 8004de2:	bd10      	pop	{r4, pc}

08004de4 <_Balloc>:
 8004de4:	b570      	push	{r4, r5, r6, lr}
 8004de6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004de8:	4604      	mov	r4, r0
 8004dea:	460d      	mov	r5, r1
 8004dec:	b976      	cbnz	r6, 8004e0c <_Balloc+0x28>
 8004dee:	2010      	movs	r0, #16
 8004df0:	f7ff ffd4 	bl	8004d9c <malloc>
 8004df4:	4602      	mov	r2, r0
 8004df6:	6260      	str	r0, [r4, #36]	; 0x24
 8004df8:	b920      	cbnz	r0, 8004e04 <_Balloc+0x20>
 8004dfa:	2166      	movs	r1, #102	; 0x66
 8004dfc:	4b17      	ldr	r3, [pc, #92]	; (8004e5c <_Balloc+0x78>)
 8004dfe:	4818      	ldr	r0, [pc, #96]	; (8004e60 <_Balloc+0x7c>)
 8004e00:	f000 fdce 	bl	80059a0 <__assert_func>
 8004e04:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004e08:	6006      	str	r6, [r0, #0]
 8004e0a:	60c6      	str	r6, [r0, #12]
 8004e0c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004e0e:	68f3      	ldr	r3, [r6, #12]
 8004e10:	b183      	cbz	r3, 8004e34 <_Balloc+0x50>
 8004e12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004e14:	68db      	ldr	r3, [r3, #12]
 8004e16:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004e1a:	b9b8      	cbnz	r0, 8004e4c <_Balloc+0x68>
 8004e1c:	2101      	movs	r1, #1
 8004e1e:	fa01 f605 	lsl.w	r6, r1, r5
 8004e22:	1d72      	adds	r2, r6, #5
 8004e24:	4620      	mov	r0, r4
 8004e26:	0092      	lsls	r2, r2, #2
 8004e28:	f000 fb5e 	bl	80054e8 <_calloc_r>
 8004e2c:	b160      	cbz	r0, 8004e48 <_Balloc+0x64>
 8004e2e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004e32:	e00e      	b.n	8004e52 <_Balloc+0x6e>
 8004e34:	2221      	movs	r2, #33	; 0x21
 8004e36:	2104      	movs	r1, #4
 8004e38:	4620      	mov	r0, r4
 8004e3a:	f000 fb55 	bl	80054e8 <_calloc_r>
 8004e3e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004e40:	60f0      	str	r0, [r6, #12]
 8004e42:	68db      	ldr	r3, [r3, #12]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d1e4      	bne.n	8004e12 <_Balloc+0x2e>
 8004e48:	2000      	movs	r0, #0
 8004e4a:	bd70      	pop	{r4, r5, r6, pc}
 8004e4c:	6802      	ldr	r2, [r0, #0]
 8004e4e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004e52:	2300      	movs	r3, #0
 8004e54:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004e58:	e7f7      	b.n	8004e4a <_Balloc+0x66>
 8004e5a:	bf00      	nop
 8004e5c:	080065e1 	.word	0x080065e1
 8004e60:	08006664 	.word	0x08006664

08004e64 <_Bfree>:
 8004e64:	b570      	push	{r4, r5, r6, lr}
 8004e66:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004e68:	4605      	mov	r5, r0
 8004e6a:	460c      	mov	r4, r1
 8004e6c:	b976      	cbnz	r6, 8004e8c <_Bfree+0x28>
 8004e6e:	2010      	movs	r0, #16
 8004e70:	f7ff ff94 	bl	8004d9c <malloc>
 8004e74:	4602      	mov	r2, r0
 8004e76:	6268      	str	r0, [r5, #36]	; 0x24
 8004e78:	b920      	cbnz	r0, 8004e84 <_Bfree+0x20>
 8004e7a:	218a      	movs	r1, #138	; 0x8a
 8004e7c:	4b08      	ldr	r3, [pc, #32]	; (8004ea0 <_Bfree+0x3c>)
 8004e7e:	4809      	ldr	r0, [pc, #36]	; (8004ea4 <_Bfree+0x40>)
 8004e80:	f000 fd8e 	bl	80059a0 <__assert_func>
 8004e84:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004e88:	6006      	str	r6, [r0, #0]
 8004e8a:	60c6      	str	r6, [r0, #12]
 8004e8c:	b13c      	cbz	r4, 8004e9e <_Bfree+0x3a>
 8004e8e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004e90:	6862      	ldr	r2, [r4, #4]
 8004e92:	68db      	ldr	r3, [r3, #12]
 8004e94:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004e98:	6021      	str	r1, [r4, #0]
 8004e9a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004e9e:	bd70      	pop	{r4, r5, r6, pc}
 8004ea0:	080065e1 	.word	0x080065e1
 8004ea4:	08006664 	.word	0x08006664

08004ea8 <__multadd>:
 8004ea8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004eac:	4607      	mov	r7, r0
 8004eae:	460c      	mov	r4, r1
 8004eb0:	461e      	mov	r6, r3
 8004eb2:	2000      	movs	r0, #0
 8004eb4:	690d      	ldr	r5, [r1, #16]
 8004eb6:	f101 0c14 	add.w	ip, r1, #20
 8004eba:	f8dc 3000 	ldr.w	r3, [ip]
 8004ebe:	3001      	adds	r0, #1
 8004ec0:	b299      	uxth	r1, r3
 8004ec2:	fb02 6101 	mla	r1, r2, r1, r6
 8004ec6:	0c1e      	lsrs	r6, r3, #16
 8004ec8:	0c0b      	lsrs	r3, r1, #16
 8004eca:	fb02 3306 	mla	r3, r2, r6, r3
 8004ece:	b289      	uxth	r1, r1
 8004ed0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004ed4:	4285      	cmp	r5, r0
 8004ed6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8004eda:	f84c 1b04 	str.w	r1, [ip], #4
 8004ede:	dcec      	bgt.n	8004eba <__multadd+0x12>
 8004ee0:	b30e      	cbz	r6, 8004f26 <__multadd+0x7e>
 8004ee2:	68a3      	ldr	r3, [r4, #8]
 8004ee4:	42ab      	cmp	r3, r5
 8004ee6:	dc19      	bgt.n	8004f1c <__multadd+0x74>
 8004ee8:	6861      	ldr	r1, [r4, #4]
 8004eea:	4638      	mov	r0, r7
 8004eec:	3101      	adds	r1, #1
 8004eee:	f7ff ff79 	bl	8004de4 <_Balloc>
 8004ef2:	4680      	mov	r8, r0
 8004ef4:	b928      	cbnz	r0, 8004f02 <__multadd+0x5a>
 8004ef6:	4602      	mov	r2, r0
 8004ef8:	21b5      	movs	r1, #181	; 0xb5
 8004efa:	4b0c      	ldr	r3, [pc, #48]	; (8004f2c <__multadd+0x84>)
 8004efc:	480c      	ldr	r0, [pc, #48]	; (8004f30 <__multadd+0x88>)
 8004efe:	f000 fd4f 	bl	80059a0 <__assert_func>
 8004f02:	6922      	ldr	r2, [r4, #16]
 8004f04:	f104 010c 	add.w	r1, r4, #12
 8004f08:	3202      	adds	r2, #2
 8004f0a:	0092      	lsls	r2, r2, #2
 8004f0c:	300c      	adds	r0, #12
 8004f0e:	f7ff ff5b 	bl	8004dc8 <memcpy>
 8004f12:	4621      	mov	r1, r4
 8004f14:	4638      	mov	r0, r7
 8004f16:	f7ff ffa5 	bl	8004e64 <_Bfree>
 8004f1a:	4644      	mov	r4, r8
 8004f1c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004f20:	3501      	adds	r5, #1
 8004f22:	615e      	str	r6, [r3, #20]
 8004f24:	6125      	str	r5, [r4, #16]
 8004f26:	4620      	mov	r0, r4
 8004f28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004f2c:	08006653 	.word	0x08006653
 8004f30:	08006664 	.word	0x08006664

08004f34 <__hi0bits>:
 8004f34:	0c02      	lsrs	r2, r0, #16
 8004f36:	0412      	lsls	r2, r2, #16
 8004f38:	4603      	mov	r3, r0
 8004f3a:	b9ca      	cbnz	r2, 8004f70 <__hi0bits+0x3c>
 8004f3c:	0403      	lsls	r3, r0, #16
 8004f3e:	2010      	movs	r0, #16
 8004f40:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8004f44:	bf04      	itt	eq
 8004f46:	021b      	lsleq	r3, r3, #8
 8004f48:	3008      	addeq	r0, #8
 8004f4a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8004f4e:	bf04      	itt	eq
 8004f50:	011b      	lsleq	r3, r3, #4
 8004f52:	3004      	addeq	r0, #4
 8004f54:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8004f58:	bf04      	itt	eq
 8004f5a:	009b      	lsleq	r3, r3, #2
 8004f5c:	3002      	addeq	r0, #2
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	db05      	blt.n	8004f6e <__hi0bits+0x3a>
 8004f62:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8004f66:	f100 0001 	add.w	r0, r0, #1
 8004f6a:	bf08      	it	eq
 8004f6c:	2020      	moveq	r0, #32
 8004f6e:	4770      	bx	lr
 8004f70:	2000      	movs	r0, #0
 8004f72:	e7e5      	b.n	8004f40 <__hi0bits+0xc>

08004f74 <__lo0bits>:
 8004f74:	6803      	ldr	r3, [r0, #0]
 8004f76:	4602      	mov	r2, r0
 8004f78:	f013 0007 	ands.w	r0, r3, #7
 8004f7c:	d00b      	beq.n	8004f96 <__lo0bits+0x22>
 8004f7e:	07d9      	lsls	r1, r3, #31
 8004f80:	d421      	bmi.n	8004fc6 <__lo0bits+0x52>
 8004f82:	0798      	lsls	r0, r3, #30
 8004f84:	bf49      	itett	mi
 8004f86:	085b      	lsrmi	r3, r3, #1
 8004f88:	089b      	lsrpl	r3, r3, #2
 8004f8a:	2001      	movmi	r0, #1
 8004f8c:	6013      	strmi	r3, [r2, #0]
 8004f8e:	bf5c      	itt	pl
 8004f90:	2002      	movpl	r0, #2
 8004f92:	6013      	strpl	r3, [r2, #0]
 8004f94:	4770      	bx	lr
 8004f96:	b299      	uxth	r1, r3
 8004f98:	b909      	cbnz	r1, 8004f9e <__lo0bits+0x2a>
 8004f9a:	2010      	movs	r0, #16
 8004f9c:	0c1b      	lsrs	r3, r3, #16
 8004f9e:	b2d9      	uxtb	r1, r3
 8004fa0:	b909      	cbnz	r1, 8004fa6 <__lo0bits+0x32>
 8004fa2:	3008      	adds	r0, #8
 8004fa4:	0a1b      	lsrs	r3, r3, #8
 8004fa6:	0719      	lsls	r1, r3, #28
 8004fa8:	bf04      	itt	eq
 8004faa:	091b      	lsreq	r3, r3, #4
 8004fac:	3004      	addeq	r0, #4
 8004fae:	0799      	lsls	r1, r3, #30
 8004fb0:	bf04      	itt	eq
 8004fb2:	089b      	lsreq	r3, r3, #2
 8004fb4:	3002      	addeq	r0, #2
 8004fb6:	07d9      	lsls	r1, r3, #31
 8004fb8:	d403      	bmi.n	8004fc2 <__lo0bits+0x4e>
 8004fba:	085b      	lsrs	r3, r3, #1
 8004fbc:	f100 0001 	add.w	r0, r0, #1
 8004fc0:	d003      	beq.n	8004fca <__lo0bits+0x56>
 8004fc2:	6013      	str	r3, [r2, #0]
 8004fc4:	4770      	bx	lr
 8004fc6:	2000      	movs	r0, #0
 8004fc8:	4770      	bx	lr
 8004fca:	2020      	movs	r0, #32
 8004fcc:	4770      	bx	lr
	...

08004fd0 <__i2b>:
 8004fd0:	b510      	push	{r4, lr}
 8004fd2:	460c      	mov	r4, r1
 8004fd4:	2101      	movs	r1, #1
 8004fd6:	f7ff ff05 	bl	8004de4 <_Balloc>
 8004fda:	4602      	mov	r2, r0
 8004fdc:	b928      	cbnz	r0, 8004fea <__i2b+0x1a>
 8004fde:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8004fe2:	4b04      	ldr	r3, [pc, #16]	; (8004ff4 <__i2b+0x24>)
 8004fe4:	4804      	ldr	r0, [pc, #16]	; (8004ff8 <__i2b+0x28>)
 8004fe6:	f000 fcdb 	bl	80059a0 <__assert_func>
 8004fea:	2301      	movs	r3, #1
 8004fec:	6144      	str	r4, [r0, #20]
 8004fee:	6103      	str	r3, [r0, #16]
 8004ff0:	bd10      	pop	{r4, pc}
 8004ff2:	bf00      	nop
 8004ff4:	08006653 	.word	0x08006653
 8004ff8:	08006664 	.word	0x08006664

08004ffc <__multiply>:
 8004ffc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005000:	4691      	mov	r9, r2
 8005002:	690a      	ldr	r2, [r1, #16]
 8005004:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005008:	460c      	mov	r4, r1
 800500a:	429a      	cmp	r2, r3
 800500c:	bfbe      	ittt	lt
 800500e:	460b      	movlt	r3, r1
 8005010:	464c      	movlt	r4, r9
 8005012:	4699      	movlt	r9, r3
 8005014:	6927      	ldr	r7, [r4, #16]
 8005016:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800501a:	68a3      	ldr	r3, [r4, #8]
 800501c:	6861      	ldr	r1, [r4, #4]
 800501e:	eb07 060a 	add.w	r6, r7, sl
 8005022:	42b3      	cmp	r3, r6
 8005024:	b085      	sub	sp, #20
 8005026:	bfb8      	it	lt
 8005028:	3101      	addlt	r1, #1
 800502a:	f7ff fedb 	bl	8004de4 <_Balloc>
 800502e:	b930      	cbnz	r0, 800503e <__multiply+0x42>
 8005030:	4602      	mov	r2, r0
 8005032:	f240 115d 	movw	r1, #349	; 0x15d
 8005036:	4b43      	ldr	r3, [pc, #268]	; (8005144 <__multiply+0x148>)
 8005038:	4843      	ldr	r0, [pc, #268]	; (8005148 <__multiply+0x14c>)
 800503a:	f000 fcb1 	bl	80059a0 <__assert_func>
 800503e:	f100 0514 	add.w	r5, r0, #20
 8005042:	462b      	mov	r3, r5
 8005044:	2200      	movs	r2, #0
 8005046:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800504a:	4543      	cmp	r3, r8
 800504c:	d321      	bcc.n	8005092 <__multiply+0x96>
 800504e:	f104 0314 	add.w	r3, r4, #20
 8005052:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005056:	f109 0314 	add.w	r3, r9, #20
 800505a:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800505e:	9202      	str	r2, [sp, #8]
 8005060:	1b3a      	subs	r2, r7, r4
 8005062:	3a15      	subs	r2, #21
 8005064:	f022 0203 	bic.w	r2, r2, #3
 8005068:	3204      	adds	r2, #4
 800506a:	f104 0115 	add.w	r1, r4, #21
 800506e:	428f      	cmp	r7, r1
 8005070:	bf38      	it	cc
 8005072:	2204      	movcc	r2, #4
 8005074:	9201      	str	r2, [sp, #4]
 8005076:	9a02      	ldr	r2, [sp, #8]
 8005078:	9303      	str	r3, [sp, #12]
 800507a:	429a      	cmp	r2, r3
 800507c:	d80c      	bhi.n	8005098 <__multiply+0x9c>
 800507e:	2e00      	cmp	r6, #0
 8005080:	dd03      	ble.n	800508a <__multiply+0x8e>
 8005082:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005086:	2b00      	cmp	r3, #0
 8005088:	d059      	beq.n	800513e <__multiply+0x142>
 800508a:	6106      	str	r6, [r0, #16]
 800508c:	b005      	add	sp, #20
 800508e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005092:	f843 2b04 	str.w	r2, [r3], #4
 8005096:	e7d8      	b.n	800504a <__multiply+0x4e>
 8005098:	f8b3 a000 	ldrh.w	sl, [r3]
 800509c:	f1ba 0f00 	cmp.w	sl, #0
 80050a0:	d023      	beq.n	80050ea <__multiply+0xee>
 80050a2:	46a9      	mov	r9, r5
 80050a4:	f04f 0c00 	mov.w	ip, #0
 80050a8:	f104 0e14 	add.w	lr, r4, #20
 80050ac:	f85e 2b04 	ldr.w	r2, [lr], #4
 80050b0:	f8d9 1000 	ldr.w	r1, [r9]
 80050b4:	fa1f fb82 	uxth.w	fp, r2
 80050b8:	b289      	uxth	r1, r1
 80050ba:	fb0a 110b 	mla	r1, sl, fp, r1
 80050be:	4461      	add	r1, ip
 80050c0:	f8d9 c000 	ldr.w	ip, [r9]
 80050c4:	0c12      	lsrs	r2, r2, #16
 80050c6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80050ca:	fb0a c202 	mla	r2, sl, r2, ip
 80050ce:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80050d2:	b289      	uxth	r1, r1
 80050d4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80050d8:	4577      	cmp	r7, lr
 80050da:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80050de:	f849 1b04 	str.w	r1, [r9], #4
 80050e2:	d8e3      	bhi.n	80050ac <__multiply+0xb0>
 80050e4:	9a01      	ldr	r2, [sp, #4]
 80050e6:	f845 c002 	str.w	ip, [r5, r2]
 80050ea:	9a03      	ldr	r2, [sp, #12]
 80050ec:	3304      	adds	r3, #4
 80050ee:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80050f2:	f1b9 0f00 	cmp.w	r9, #0
 80050f6:	d020      	beq.n	800513a <__multiply+0x13e>
 80050f8:	46ae      	mov	lr, r5
 80050fa:	f04f 0a00 	mov.w	sl, #0
 80050fe:	6829      	ldr	r1, [r5, #0]
 8005100:	f104 0c14 	add.w	ip, r4, #20
 8005104:	f8bc b000 	ldrh.w	fp, [ip]
 8005108:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800510c:	b289      	uxth	r1, r1
 800510e:	fb09 220b 	mla	r2, r9, fp, r2
 8005112:	4492      	add	sl, r2
 8005114:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8005118:	f84e 1b04 	str.w	r1, [lr], #4
 800511c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005120:	f8be 1000 	ldrh.w	r1, [lr]
 8005124:	0c12      	lsrs	r2, r2, #16
 8005126:	fb09 1102 	mla	r1, r9, r2, r1
 800512a:	4567      	cmp	r7, ip
 800512c:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8005130:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005134:	d8e6      	bhi.n	8005104 <__multiply+0x108>
 8005136:	9a01      	ldr	r2, [sp, #4]
 8005138:	50a9      	str	r1, [r5, r2]
 800513a:	3504      	adds	r5, #4
 800513c:	e79b      	b.n	8005076 <__multiply+0x7a>
 800513e:	3e01      	subs	r6, #1
 8005140:	e79d      	b.n	800507e <__multiply+0x82>
 8005142:	bf00      	nop
 8005144:	08006653 	.word	0x08006653
 8005148:	08006664 	.word	0x08006664

0800514c <__pow5mult>:
 800514c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005150:	4615      	mov	r5, r2
 8005152:	f012 0203 	ands.w	r2, r2, #3
 8005156:	4606      	mov	r6, r0
 8005158:	460f      	mov	r7, r1
 800515a:	d007      	beq.n	800516c <__pow5mult+0x20>
 800515c:	4c25      	ldr	r4, [pc, #148]	; (80051f4 <__pow5mult+0xa8>)
 800515e:	3a01      	subs	r2, #1
 8005160:	2300      	movs	r3, #0
 8005162:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005166:	f7ff fe9f 	bl	8004ea8 <__multadd>
 800516a:	4607      	mov	r7, r0
 800516c:	10ad      	asrs	r5, r5, #2
 800516e:	d03d      	beq.n	80051ec <__pow5mult+0xa0>
 8005170:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005172:	b97c      	cbnz	r4, 8005194 <__pow5mult+0x48>
 8005174:	2010      	movs	r0, #16
 8005176:	f7ff fe11 	bl	8004d9c <malloc>
 800517a:	4602      	mov	r2, r0
 800517c:	6270      	str	r0, [r6, #36]	; 0x24
 800517e:	b928      	cbnz	r0, 800518c <__pow5mult+0x40>
 8005180:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005184:	4b1c      	ldr	r3, [pc, #112]	; (80051f8 <__pow5mult+0xac>)
 8005186:	481d      	ldr	r0, [pc, #116]	; (80051fc <__pow5mult+0xb0>)
 8005188:	f000 fc0a 	bl	80059a0 <__assert_func>
 800518c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005190:	6004      	str	r4, [r0, #0]
 8005192:	60c4      	str	r4, [r0, #12]
 8005194:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005198:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800519c:	b94c      	cbnz	r4, 80051b2 <__pow5mult+0x66>
 800519e:	f240 2171 	movw	r1, #625	; 0x271
 80051a2:	4630      	mov	r0, r6
 80051a4:	f7ff ff14 	bl	8004fd0 <__i2b>
 80051a8:	2300      	movs	r3, #0
 80051aa:	4604      	mov	r4, r0
 80051ac:	f8c8 0008 	str.w	r0, [r8, #8]
 80051b0:	6003      	str	r3, [r0, #0]
 80051b2:	f04f 0900 	mov.w	r9, #0
 80051b6:	07eb      	lsls	r3, r5, #31
 80051b8:	d50a      	bpl.n	80051d0 <__pow5mult+0x84>
 80051ba:	4639      	mov	r1, r7
 80051bc:	4622      	mov	r2, r4
 80051be:	4630      	mov	r0, r6
 80051c0:	f7ff ff1c 	bl	8004ffc <__multiply>
 80051c4:	4680      	mov	r8, r0
 80051c6:	4639      	mov	r1, r7
 80051c8:	4630      	mov	r0, r6
 80051ca:	f7ff fe4b 	bl	8004e64 <_Bfree>
 80051ce:	4647      	mov	r7, r8
 80051d0:	106d      	asrs	r5, r5, #1
 80051d2:	d00b      	beq.n	80051ec <__pow5mult+0xa0>
 80051d4:	6820      	ldr	r0, [r4, #0]
 80051d6:	b938      	cbnz	r0, 80051e8 <__pow5mult+0x9c>
 80051d8:	4622      	mov	r2, r4
 80051da:	4621      	mov	r1, r4
 80051dc:	4630      	mov	r0, r6
 80051de:	f7ff ff0d 	bl	8004ffc <__multiply>
 80051e2:	6020      	str	r0, [r4, #0]
 80051e4:	f8c0 9000 	str.w	r9, [r0]
 80051e8:	4604      	mov	r4, r0
 80051ea:	e7e4      	b.n	80051b6 <__pow5mult+0x6a>
 80051ec:	4638      	mov	r0, r7
 80051ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80051f2:	bf00      	nop
 80051f4:	080067b0 	.word	0x080067b0
 80051f8:	080065e1 	.word	0x080065e1
 80051fc:	08006664 	.word	0x08006664

08005200 <__lshift>:
 8005200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005204:	460c      	mov	r4, r1
 8005206:	4607      	mov	r7, r0
 8005208:	4691      	mov	r9, r2
 800520a:	6923      	ldr	r3, [r4, #16]
 800520c:	6849      	ldr	r1, [r1, #4]
 800520e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005212:	68a3      	ldr	r3, [r4, #8]
 8005214:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005218:	f108 0601 	add.w	r6, r8, #1
 800521c:	42b3      	cmp	r3, r6
 800521e:	db0b      	blt.n	8005238 <__lshift+0x38>
 8005220:	4638      	mov	r0, r7
 8005222:	f7ff fddf 	bl	8004de4 <_Balloc>
 8005226:	4605      	mov	r5, r0
 8005228:	b948      	cbnz	r0, 800523e <__lshift+0x3e>
 800522a:	4602      	mov	r2, r0
 800522c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005230:	4b29      	ldr	r3, [pc, #164]	; (80052d8 <__lshift+0xd8>)
 8005232:	482a      	ldr	r0, [pc, #168]	; (80052dc <__lshift+0xdc>)
 8005234:	f000 fbb4 	bl	80059a0 <__assert_func>
 8005238:	3101      	adds	r1, #1
 800523a:	005b      	lsls	r3, r3, #1
 800523c:	e7ee      	b.n	800521c <__lshift+0x1c>
 800523e:	2300      	movs	r3, #0
 8005240:	f100 0114 	add.w	r1, r0, #20
 8005244:	f100 0210 	add.w	r2, r0, #16
 8005248:	4618      	mov	r0, r3
 800524a:	4553      	cmp	r3, sl
 800524c:	db37      	blt.n	80052be <__lshift+0xbe>
 800524e:	6920      	ldr	r0, [r4, #16]
 8005250:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005254:	f104 0314 	add.w	r3, r4, #20
 8005258:	f019 091f 	ands.w	r9, r9, #31
 800525c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005260:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8005264:	d02f      	beq.n	80052c6 <__lshift+0xc6>
 8005266:	468a      	mov	sl, r1
 8005268:	f04f 0c00 	mov.w	ip, #0
 800526c:	f1c9 0e20 	rsb	lr, r9, #32
 8005270:	681a      	ldr	r2, [r3, #0]
 8005272:	fa02 f209 	lsl.w	r2, r2, r9
 8005276:	ea42 020c 	orr.w	r2, r2, ip
 800527a:	f84a 2b04 	str.w	r2, [sl], #4
 800527e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005282:	4298      	cmp	r0, r3
 8005284:	fa22 fc0e 	lsr.w	ip, r2, lr
 8005288:	d8f2      	bhi.n	8005270 <__lshift+0x70>
 800528a:	1b03      	subs	r3, r0, r4
 800528c:	3b15      	subs	r3, #21
 800528e:	f023 0303 	bic.w	r3, r3, #3
 8005292:	3304      	adds	r3, #4
 8005294:	f104 0215 	add.w	r2, r4, #21
 8005298:	4290      	cmp	r0, r2
 800529a:	bf38      	it	cc
 800529c:	2304      	movcc	r3, #4
 800529e:	f841 c003 	str.w	ip, [r1, r3]
 80052a2:	f1bc 0f00 	cmp.w	ip, #0
 80052a6:	d001      	beq.n	80052ac <__lshift+0xac>
 80052a8:	f108 0602 	add.w	r6, r8, #2
 80052ac:	3e01      	subs	r6, #1
 80052ae:	4638      	mov	r0, r7
 80052b0:	4621      	mov	r1, r4
 80052b2:	612e      	str	r6, [r5, #16]
 80052b4:	f7ff fdd6 	bl	8004e64 <_Bfree>
 80052b8:	4628      	mov	r0, r5
 80052ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052be:	f842 0f04 	str.w	r0, [r2, #4]!
 80052c2:	3301      	adds	r3, #1
 80052c4:	e7c1      	b.n	800524a <__lshift+0x4a>
 80052c6:	3904      	subs	r1, #4
 80052c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80052cc:	4298      	cmp	r0, r3
 80052ce:	f841 2f04 	str.w	r2, [r1, #4]!
 80052d2:	d8f9      	bhi.n	80052c8 <__lshift+0xc8>
 80052d4:	e7ea      	b.n	80052ac <__lshift+0xac>
 80052d6:	bf00      	nop
 80052d8:	08006653 	.word	0x08006653
 80052dc:	08006664 	.word	0x08006664

080052e0 <__mcmp>:
 80052e0:	4603      	mov	r3, r0
 80052e2:	690a      	ldr	r2, [r1, #16]
 80052e4:	6900      	ldr	r0, [r0, #16]
 80052e6:	b530      	push	{r4, r5, lr}
 80052e8:	1a80      	subs	r0, r0, r2
 80052ea:	d10d      	bne.n	8005308 <__mcmp+0x28>
 80052ec:	3314      	adds	r3, #20
 80052ee:	3114      	adds	r1, #20
 80052f0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80052f4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80052f8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80052fc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005300:	4295      	cmp	r5, r2
 8005302:	d002      	beq.n	800530a <__mcmp+0x2a>
 8005304:	d304      	bcc.n	8005310 <__mcmp+0x30>
 8005306:	2001      	movs	r0, #1
 8005308:	bd30      	pop	{r4, r5, pc}
 800530a:	42a3      	cmp	r3, r4
 800530c:	d3f4      	bcc.n	80052f8 <__mcmp+0x18>
 800530e:	e7fb      	b.n	8005308 <__mcmp+0x28>
 8005310:	f04f 30ff 	mov.w	r0, #4294967295
 8005314:	e7f8      	b.n	8005308 <__mcmp+0x28>
	...

08005318 <__mdiff>:
 8005318:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800531c:	460d      	mov	r5, r1
 800531e:	4607      	mov	r7, r0
 8005320:	4611      	mov	r1, r2
 8005322:	4628      	mov	r0, r5
 8005324:	4614      	mov	r4, r2
 8005326:	f7ff ffdb 	bl	80052e0 <__mcmp>
 800532a:	1e06      	subs	r6, r0, #0
 800532c:	d111      	bne.n	8005352 <__mdiff+0x3a>
 800532e:	4631      	mov	r1, r6
 8005330:	4638      	mov	r0, r7
 8005332:	f7ff fd57 	bl	8004de4 <_Balloc>
 8005336:	4602      	mov	r2, r0
 8005338:	b928      	cbnz	r0, 8005346 <__mdiff+0x2e>
 800533a:	f240 2132 	movw	r1, #562	; 0x232
 800533e:	4b3a      	ldr	r3, [pc, #232]	; (8005428 <__mdiff+0x110>)
 8005340:	483a      	ldr	r0, [pc, #232]	; (800542c <__mdiff+0x114>)
 8005342:	f000 fb2d 	bl	80059a0 <__assert_func>
 8005346:	2301      	movs	r3, #1
 8005348:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800534c:	4610      	mov	r0, r2
 800534e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005352:	bfa4      	itt	ge
 8005354:	4623      	movge	r3, r4
 8005356:	462c      	movge	r4, r5
 8005358:	4638      	mov	r0, r7
 800535a:	6861      	ldr	r1, [r4, #4]
 800535c:	bfa6      	itte	ge
 800535e:	461d      	movge	r5, r3
 8005360:	2600      	movge	r6, #0
 8005362:	2601      	movlt	r6, #1
 8005364:	f7ff fd3e 	bl	8004de4 <_Balloc>
 8005368:	4602      	mov	r2, r0
 800536a:	b918      	cbnz	r0, 8005374 <__mdiff+0x5c>
 800536c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005370:	4b2d      	ldr	r3, [pc, #180]	; (8005428 <__mdiff+0x110>)
 8005372:	e7e5      	b.n	8005340 <__mdiff+0x28>
 8005374:	f102 0814 	add.w	r8, r2, #20
 8005378:	46c2      	mov	sl, r8
 800537a:	f04f 0c00 	mov.w	ip, #0
 800537e:	6927      	ldr	r7, [r4, #16]
 8005380:	60c6      	str	r6, [r0, #12]
 8005382:	692e      	ldr	r6, [r5, #16]
 8005384:	f104 0014 	add.w	r0, r4, #20
 8005388:	f105 0914 	add.w	r9, r5, #20
 800538c:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8005390:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005394:	3410      	adds	r4, #16
 8005396:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800539a:	f859 3b04 	ldr.w	r3, [r9], #4
 800539e:	fa1f f18b 	uxth.w	r1, fp
 80053a2:	448c      	add	ip, r1
 80053a4:	b299      	uxth	r1, r3
 80053a6:	0c1b      	lsrs	r3, r3, #16
 80053a8:	ebac 0101 	sub.w	r1, ip, r1
 80053ac:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80053b0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80053b4:	b289      	uxth	r1, r1
 80053b6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80053ba:	454e      	cmp	r6, r9
 80053bc:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80053c0:	f84a 3b04 	str.w	r3, [sl], #4
 80053c4:	d8e7      	bhi.n	8005396 <__mdiff+0x7e>
 80053c6:	1b73      	subs	r3, r6, r5
 80053c8:	3b15      	subs	r3, #21
 80053ca:	f023 0303 	bic.w	r3, r3, #3
 80053ce:	3515      	adds	r5, #21
 80053d0:	3304      	adds	r3, #4
 80053d2:	42ae      	cmp	r6, r5
 80053d4:	bf38      	it	cc
 80053d6:	2304      	movcc	r3, #4
 80053d8:	4418      	add	r0, r3
 80053da:	4443      	add	r3, r8
 80053dc:	461e      	mov	r6, r3
 80053de:	4605      	mov	r5, r0
 80053e0:	4575      	cmp	r5, lr
 80053e2:	d30e      	bcc.n	8005402 <__mdiff+0xea>
 80053e4:	f10e 0103 	add.w	r1, lr, #3
 80053e8:	1a09      	subs	r1, r1, r0
 80053ea:	f021 0103 	bic.w	r1, r1, #3
 80053ee:	3803      	subs	r0, #3
 80053f0:	4586      	cmp	lr, r0
 80053f2:	bf38      	it	cc
 80053f4:	2100      	movcc	r1, #0
 80053f6:	4419      	add	r1, r3
 80053f8:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80053fc:	b18b      	cbz	r3, 8005422 <__mdiff+0x10a>
 80053fe:	6117      	str	r7, [r2, #16]
 8005400:	e7a4      	b.n	800534c <__mdiff+0x34>
 8005402:	f855 8b04 	ldr.w	r8, [r5], #4
 8005406:	fa1f f188 	uxth.w	r1, r8
 800540a:	4461      	add	r1, ip
 800540c:	140c      	asrs	r4, r1, #16
 800540e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8005412:	b289      	uxth	r1, r1
 8005414:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8005418:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800541c:	f846 1b04 	str.w	r1, [r6], #4
 8005420:	e7de      	b.n	80053e0 <__mdiff+0xc8>
 8005422:	3f01      	subs	r7, #1
 8005424:	e7e8      	b.n	80053f8 <__mdiff+0xe0>
 8005426:	bf00      	nop
 8005428:	08006653 	.word	0x08006653
 800542c:	08006664 	.word	0x08006664

08005430 <__d2b>:
 8005430:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8005434:	2101      	movs	r1, #1
 8005436:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800543a:	4690      	mov	r8, r2
 800543c:	461d      	mov	r5, r3
 800543e:	f7ff fcd1 	bl	8004de4 <_Balloc>
 8005442:	4604      	mov	r4, r0
 8005444:	b930      	cbnz	r0, 8005454 <__d2b+0x24>
 8005446:	4602      	mov	r2, r0
 8005448:	f240 310a 	movw	r1, #778	; 0x30a
 800544c:	4b24      	ldr	r3, [pc, #144]	; (80054e0 <__d2b+0xb0>)
 800544e:	4825      	ldr	r0, [pc, #148]	; (80054e4 <__d2b+0xb4>)
 8005450:	f000 faa6 	bl	80059a0 <__assert_func>
 8005454:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8005458:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800545c:	bb2d      	cbnz	r5, 80054aa <__d2b+0x7a>
 800545e:	9301      	str	r3, [sp, #4]
 8005460:	f1b8 0300 	subs.w	r3, r8, #0
 8005464:	d026      	beq.n	80054b4 <__d2b+0x84>
 8005466:	4668      	mov	r0, sp
 8005468:	9300      	str	r3, [sp, #0]
 800546a:	f7ff fd83 	bl	8004f74 <__lo0bits>
 800546e:	9900      	ldr	r1, [sp, #0]
 8005470:	b1f0      	cbz	r0, 80054b0 <__d2b+0x80>
 8005472:	9a01      	ldr	r2, [sp, #4]
 8005474:	f1c0 0320 	rsb	r3, r0, #32
 8005478:	fa02 f303 	lsl.w	r3, r2, r3
 800547c:	430b      	orrs	r3, r1
 800547e:	40c2      	lsrs	r2, r0
 8005480:	6163      	str	r3, [r4, #20]
 8005482:	9201      	str	r2, [sp, #4]
 8005484:	9b01      	ldr	r3, [sp, #4]
 8005486:	2b00      	cmp	r3, #0
 8005488:	bf14      	ite	ne
 800548a:	2102      	movne	r1, #2
 800548c:	2101      	moveq	r1, #1
 800548e:	61a3      	str	r3, [r4, #24]
 8005490:	6121      	str	r1, [r4, #16]
 8005492:	b1c5      	cbz	r5, 80054c6 <__d2b+0x96>
 8005494:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005498:	4405      	add	r5, r0
 800549a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800549e:	603d      	str	r5, [r7, #0]
 80054a0:	6030      	str	r0, [r6, #0]
 80054a2:	4620      	mov	r0, r4
 80054a4:	b002      	add	sp, #8
 80054a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80054aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80054ae:	e7d6      	b.n	800545e <__d2b+0x2e>
 80054b0:	6161      	str	r1, [r4, #20]
 80054b2:	e7e7      	b.n	8005484 <__d2b+0x54>
 80054b4:	a801      	add	r0, sp, #4
 80054b6:	f7ff fd5d 	bl	8004f74 <__lo0bits>
 80054ba:	2101      	movs	r1, #1
 80054bc:	9b01      	ldr	r3, [sp, #4]
 80054be:	6121      	str	r1, [r4, #16]
 80054c0:	6163      	str	r3, [r4, #20]
 80054c2:	3020      	adds	r0, #32
 80054c4:	e7e5      	b.n	8005492 <__d2b+0x62>
 80054c6:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80054ca:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80054ce:	6038      	str	r0, [r7, #0]
 80054d0:	6918      	ldr	r0, [r3, #16]
 80054d2:	f7ff fd2f 	bl	8004f34 <__hi0bits>
 80054d6:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80054da:	6031      	str	r1, [r6, #0]
 80054dc:	e7e1      	b.n	80054a2 <__d2b+0x72>
 80054de:	bf00      	nop
 80054e0:	08006653 	.word	0x08006653
 80054e4:	08006664 	.word	0x08006664

080054e8 <_calloc_r>:
 80054e8:	b570      	push	{r4, r5, r6, lr}
 80054ea:	fba1 5402 	umull	r5, r4, r1, r2
 80054ee:	b934      	cbnz	r4, 80054fe <_calloc_r+0x16>
 80054f0:	4629      	mov	r1, r5
 80054f2:	f000 f875 	bl	80055e0 <_malloc_r>
 80054f6:	4606      	mov	r6, r0
 80054f8:	b928      	cbnz	r0, 8005506 <_calloc_r+0x1e>
 80054fa:	4630      	mov	r0, r6
 80054fc:	bd70      	pop	{r4, r5, r6, pc}
 80054fe:	220c      	movs	r2, #12
 8005500:	2600      	movs	r6, #0
 8005502:	6002      	str	r2, [r0, #0]
 8005504:	e7f9      	b.n	80054fa <_calloc_r+0x12>
 8005506:	462a      	mov	r2, r5
 8005508:	4621      	mov	r1, r4
 800550a:	f7fe f92d 	bl	8003768 <memset>
 800550e:	e7f4      	b.n	80054fa <_calloc_r+0x12>

08005510 <_free_r>:
 8005510:	b538      	push	{r3, r4, r5, lr}
 8005512:	4605      	mov	r5, r0
 8005514:	2900      	cmp	r1, #0
 8005516:	d040      	beq.n	800559a <_free_r+0x8a>
 8005518:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800551c:	1f0c      	subs	r4, r1, #4
 800551e:	2b00      	cmp	r3, #0
 8005520:	bfb8      	it	lt
 8005522:	18e4      	addlt	r4, r4, r3
 8005524:	f000 fa98 	bl	8005a58 <__malloc_lock>
 8005528:	4a1c      	ldr	r2, [pc, #112]	; (800559c <_free_r+0x8c>)
 800552a:	6813      	ldr	r3, [r2, #0]
 800552c:	b933      	cbnz	r3, 800553c <_free_r+0x2c>
 800552e:	6063      	str	r3, [r4, #4]
 8005530:	6014      	str	r4, [r2, #0]
 8005532:	4628      	mov	r0, r5
 8005534:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005538:	f000 ba94 	b.w	8005a64 <__malloc_unlock>
 800553c:	42a3      	cmp	r3, r4
 800553e:	d908      	bls.n	8005552 <_free_r+0x42>
 8005540:	6820      	ldr	r0, [r4, #0]
 8005542:	1821      	adds	r1, r4, r0
 8005544:	428b      	cmp	r3, r1
 8005546:	bf01      	itttt	eq
 8005548:	6819      	ldreq	r1, [r3, #0]
 800554a:	685b      	ldreq	r3, [r3, #4]
 800554c:	1809      	addeq	r1, r1, r0
 800554e:	6021      	streq	r1, [r4, #0]
 8005550:	e7ed      	b.n	800552e <_free_r+0x1e>
 8005552:	461a      	mov	r2, r3
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	b10b      	cbz	r3, 800555c <_free_r+0x4c>
 8005558:	42a3      	cmp	r3, r4
 800555a:	d9fa      	bls.n	8005552 <_free_r+0x42>
 800555c:	6811      	ldr	r1, [r2, #0]
 800555e:	1850      	adds	r0, r2, r1
 8005560:	42a0      	cmp	r0, r4
 8005562:	d10b      	bne.n	800557c <_free_r+0x6c>
 8005564:	6820      	ldr	r0, [r4, #0]
 8005566:	4401      	add	r1, r0
 8005568:	1850      	adds	r0, r2, r1
 800556a:	4283      	cmp	r3, r0
 800556c:	6011      	str	r1, [r2, #0]
 800556e:	d1e0      	bne.n	8005532 <_free_r+0x22>
 8005570:	6818      	ldr	r0, [r3, #0]
 8005572:	685b      	ldr	r3, [r3, #4]
 8005574:	4401      	add	r1, r0
 8005576:	6011      	str	r1, [r2, #0]
 8005578:	6053      	str	r3, [r2, #4]
 800557a:	e7da      	b.n	8005532 <_free_r+0x22>
 800557c:	d902      	bls.n	8005584 <_free_r+0x74>
 800557e:	230c      	movs	r3, #12
 8005580:	602b      	str	r3, [r5, #0]
 8005582:	e7d6      	b.n	8005532 <_free_r+0x22>
 8005584:	6820      	ldr	r0, [r4, #0]
 8005586:	1821      	adds	r1, r4, r0
 8005588:	428b      	cmp	r3, r1
 800558a:	bf01      	itttt	eq
 800558c:	6819      	ldreq	r1, [r3, #0]
 800558e:	685b      	ldreq	r3, [r3, #4]
 8005590:	1809      	addeq	r1, r1, r0
 8005592:	6021      	streq	r1, [r4, #0]
 8005594:	6063      	str	r3, [r4, #4]
 8005596:	6054      	str	r4, [r2, #4]
 8005598:	e7cb      	b.n	8005532 <_free_r+0x22>
 800559a:	bd38      	pop	{r3, r4, r5, pc}
 800559c:	20000354 	.word	0x20000354

080055a0 <sbrk_aligned>:
 80055a0:	b570      	push	{r4, r5, r6, lr}
 80055a2:	4e0e      	ldr	r6, [pc, #56]	; (80055dc <sbrk_aligned+0x3c>)
 80055a4:	460c      	mov	r4, r1
 80055a6:	6831      	ldr	r1, [r6, #0]
 80055a8:	4605      	mov	r5, r0
 80055aa:	b911      	cbnz	r1, 80055b2 <sbrk_aligned+0x12>
 80055ac:	f000 f9e8 	bl	8005980 <_sbrk_r>
 80055b0:	6030      	str	r0, [r6, #0]
 80055b2:	4621      	mov	r1, r4
 80055b4:	4628      	mov	r0, r5
 80055b6:	f000 f9e3 	bl	8005980 <_sbrk_r>
 80055ba:	1c43      	adds	r3, r0, #1
 80055bc:	d00a      	beq.n	80055d4 <sbrk_aligned+0x34>
 80055be:	1cc4      	adds	r4, r0, #3
 80055c0:	f024 0403 	bic.w	r4, r4, #3
 80055c4:	42a0      	cmp	r0, r4
 80055c6:	d007      	beq.n	80055d8 <sbrk_aligned+0x38>
 80055c8:	1a21      	subs	r1, r4, r0
 80055ca:	4628      	mov	r0, r5
 80055cc:	f000 f9d8 	bl	8005980 <_sbrk_r>
 80055d0:	3001      	adds	r0, #1
 80055d2:	d101      	bne.n	80055d8 <sbrk_aligned+0x38>
 80055d4:	f04f 34ff 	mov.w	r4, #4294967295
 80055d8:	4620      	mov	r0, r4
 80055da:	bd70      	pop	{r4, r5, r6, pc}
 80055dc:	20000358 	.word	0x20000358

080055e0 <_malloc_r>:
 80055e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80055e4:	1ccd      	adds	r5, r1, #3
 80055e6:	f025 0503 	bic.w	r5, r5, #3
 80055ea:	3508      	adds	r5, #8
 80055ec:	2d0c      	cmp	r5, #12
 80055ee:	bf38      	it	cc
 80055f0:	250c      	movcc	r5, #12
 80055f2:	2d00      	cmp	r5, #0
 80055f4:	4607      	mov	r7, r0
 80055f6:	db01      	blt.n	80055fc <_malloc_r+0x1c>
 80055f8:	42a9      	cmp	r1, r5
 80055fa:	d905      	bls.n	8005608 <_malloc_r+0x28>
 80055fc:	230c      	movs	r3, #12
 80055fe:	2600      	movs	r6, #0
 8005600:	603b      	str	r3, [r7, #0]
 8005602:	4630      	mov	r0, r6
 8005604:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005608:	4e2e      	ldr	r6, [pc, #184]	; (80056c4 <_malloc_r+0xe4>)
 800560a:	f000 fa25 	bl	8005a58 <__malloc_lock>
 800560e:	6833      	ldr	r3, [r6, #0]
 8005610:	461c      	mov	r4, r3
 8005612:	bb34      	cbnz	r4, 8005662 <_malloc_r+0x82>
 8005614:	4629      	mov	r1, r5
 8005616:	4638      	mov	r0, r7
 8005618:	f7ff ffc2 	bl	80055a0 <sbrk_aligned>
 800561c:	1c43      	adds	r3, r0, #1
 800561e:	4604      	mov	r4, r0
 8005620:	d14d      	bne.n	80056be <_malloc_r+0xde>
 8005622:	6834      	ldr	r4, [r6, #0]
 8005624:	4626      	mov	r6, r4
 8005626:	2e00      	cmp	r6, #0
 8005628:	d140      	bne.n	80056ac <_malloc_r+0xcc>
 800562a:	6823      	ldr	r3, [r4, #0]
 800562c:	4631      	mov	r1, r6
 800562e:	4638      	mov	r0, r7
 8005630:	eb04 0803 	add.w	r8, r4, r3
 8005634:	f000 f9a4 	bl	8005980 <_sbrk_r>
 8005638:	4580      	cmp	r8, r0
 800563a:	d13a      	bne.n	80056b2 <_malloc_r+0xd2>
 800563c:	6821      	ldr	r1, [r4, #0]
 800563e:	3503      	adds	r5, #3
 8005640:	1a6d      	subs	r5, r5, r1
 8005642:	f025 0503 	bic.w	r5, r5, #3
 8005646:	3508      	adds	r5, #8
 8005648:	2d0c      	cmp	r5, #12
 800564a:	bf38      	it	cc
 800564c:	250c      	movcc	r5, #12
 800564e:	4638      	mov	r0, r7
 8005650:	4629      	mov	r1, r5
 8005652:	f7ff ffa5 	bl	80055a0 <sbrk_aligned>
 8005656:	3001      	adds	r0, #1
 8005658:	d02b      	beq.n	80056b2 <_malloc_r+0xd2>
 800565a:	6823      	ldr	r3, [r4, #0]
 800565c:	442b      	add	r3, r5
 800565e:	6023      	str	r3, [r4, #0]
 8005660:	e00e      	b.n	8005680 <_malloc_r+0xa0>
 8005662:	6822      	ldr	r2, [r4, #0]
 8005664:	1b52      	subs	r2, r2, r5
 8005666:	d41e      	bmi.n	80056a6 <_malloc_r+0xc6>
 8005668:	2a0b      	cmp	r2, #11
 800566a:	d916      	bls.n	800569a <_malloc_r+0xba>
 800566c:	1961      	adds	r1, r4, r5
 800566e:	42a3      	cmp	r3, r4
 8005670:	6025      	str	r5, [r4, #0]
 8005672:	bf18      	it	ne
 8005674:	6059      	strne	r1, [r3, #4]
 8005676:	6863      	ldr	r3, [r4, #4]
 8005678:	bf08      	it	eq
 800567a:	6031      	streq	r1, [r6, #0]
 800567c:	5162      	str	r2, [r4, r5]
 800567e:	604b      	str	r3, [r1, #4]
 8005680:	4638      	mov	r0, r7
 8005682:	f104 060b 	add.w	r6, r4, #11
 8005686:	f000 f9ed 	bl	8005a64 <__malloc_unlock>
 800568a:	f026 0607 	bic.w	r6, r6, #7
 800568e:	1d23      	adds	r3, r4, #4
 8005690:	1af2      	subs	r2, r6, r3
 8005692:	d0b6      	beq.n	8005602 <_malloc_r+0x22>
 8005694:	1b9b      	subs	r3, r3, r6
 8005696:	50a3      	str	r3, [r4, r2]
 8005698:	e7b3      	b.n	8005602 <_malloc_r+0x22>
 800569a:	6862      	ldr	r2, [r4, #4]
 800569c:	42a3      	cmp	r3, r4
 800569e:	bf0c      	ite	eq
 80056a0:	6032      	streq	r2, [r6, #0]
 80056a2:	605a      	strne	r2, [r3, #4]
 80056a4:	e7ec      	b.n	8005680 <_malloc_r+0xa0>
 80056a6:	4623      	mov	r3, r4
 80056a8:	6864      	ldr	r4, [r4, #4]
 80056aa:	e7b2      	b.n	8005612 <_malloc_r+0x32>
 80056ac:	4634      	mov	r4, r6
 80056ae:	6876      	ldr	r6, [r6, #4]
 80056b0:	e7b9      	b.n	8005626 <_malloc_r+0x46>
 80056b2:	230c      	movs	r3, #12
 80056b4:	4638      	mov	r0, r7
 80056b6:	603b      	str	r3, [r7, #0]
 80056b8:	f000 f9d4 	bl	8005a64 <__malloc_unlock>
 80056bc:	e7a1      	b.n	8005602 <_malloc_r+0x22>
 80056be:	6025      	str	r5, [r4, #0]
 80056c0:	e7de      	b.n	8005680 <_malloc_r+0xa0>
 80056c2:	bf00      	nop
 80056c4:	20000354 	.word	0x20000354

080056c8 <__ssputs_r>:
 80056c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056cc:	688e      	ldr	r6, [r1, #8]
 80056ce:	4682      	mov	sl, r0
 80056d0:	429e      	cmp	r6, r3
 80056d2:	460c      	mov	r4, r1
 80056d4:	4690      	mov	r8, r2
 80056d6:	461f      	mov	r7, r3
 80056d8:	d838      	bhi.n	800574c <__ssputs_r+0x84>
 80056da:	898a      	ldrh	r2, [r1, #12]
 80056dc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80056e0:	d032      	beq.n	8005748 <__ssputs_r+0x80>
 80056e2:	6825      	ldr	r5, [r4, #0]
 80056e4:	6909      	ldr	r1, [r1, #16]
 80056e6:	3301      	adds	r3, #1
 80056e8:	eba5 0901 	sub.w	r9, r5, r1
 80056ec:	6965      	ldr	r5, [r4, #20]
 80056ee:	444b      	add	r3, r9
 80056f0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80056f4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80056f8:	106d      	asrs	r5, r5, #1
 80056fa:	429d      	cmp	r5, r3
 80056fc:	bf38      	it	cc
 80056fe:	461d      	movcc	r5, r3
 8005700:	0553      	lsls	r3, r2, #21
 8005702:	d531      	bpl.n	8005768 <__ssputs_r+0xa0>
 8005704:	4629      	mov	r1, r5
 8005706:	f7ff ff6b 	bl	80055e0 <_malloc_r>
 800570a:	4606      	mov	r6, r0
 800570c:	b950      	cbnz	r0, 8005724 <__ssputs_r+0x5c>
 800570e:	230c      	movs	r3, #12
 8005710:	f04f 30ff 	mov.w	r0, #4294967295
 8005714:	f8ca 3000 	str.w	r3, [sl]
 8005718:	89a3      	ldrh	r3, [r4, #12]
 800571a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800571e:	81a3      	strh	r3, [r4, #12]
 8005720:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005724:	464a      	mov	r2, r9
 8005726:	6921      	ldr	r1, [r4, #16]
 8005728:	f7ff fb4e 	bl	8004dc8 <memcpy>
 800572c:	89a3      	ldrh	r3, [r4, #12]
 800572e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005732:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005736:	81a3      	strh	r3, [r4, #12]
 8005738:	6126      	str	r6, [r4, #16]
 800573a:	444e      	add	r6, r9
 800573c:	6026      	str	r6, [r4, #0]
 800573e:	463e      	mov	r6, r7
 8005740:	6165      	str	r5, [r4, #20]
 8005742:	eba5 0509 	sub.w	r5, r5, r9
 8005746:	60a5      	str	r5, [r4, #8]
 8005748:	42be      	cmp	r6, r7
 800574a:	d900      	bls.n	800574e <__ssputs_r+0x86>
 800574c:	463e      	mov	r6, r7
 800574e:	4632      	mov	r2, r6
 8005750:	4641      	mov	r1, r8
 8005752:	6820      	ldr	r0, [r4, #0]
 8005754:	f000 f966 	bl	8005a24 <memmove>
 8005758:	68a3      	ldr	r3, [r4, #8]
 800575a:	2000      	movs	r0, #0
 800575c:	1b9b      	subs	r3, r3, r6
 800575e:	60a3      	str	r3, [r4, #8]
 8005760:	6823      	ldr	r3, [r4, #0]
 8005762:	4433      	add	r3, r6
 8005764:	6023      	str	r3, [r4, #0]
 8005766:	e7db      	b.n	8005720 <__ssputs_r+0x58>
 8005768:	462a      	mov	r2, r5
 800576a:	f000 f981 	bl	8005a70 <_realloc_r>
 800576e:	4606      	mov	r6, r0
 8005770:	2800      	cmp	r0, #0
 8005772:	d1e1      	bne.n	8005738 <__ssputs_r+0x70>
 8005774:	4650      	mov	r0, sl
 8005776:	6921      	ldr	r1, [r4, #16]
 8005778:	f7ff feca 	bl	8005510 <_free_r>
 800577c:	e7c7      	b.n	800570e <__ssputs_r+0x46>
	...

08005780 <_svfiprintf_r>:
 8005780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005784:	4698      	mov	r8, r3
 8005786:	898b      	ldrh	r3, [r1, #12]
 8005788:	4607      	mov	r7, r0
 800578a:	061b      	lsls	r3, r3, #24
 800578c:	460d      	mov	r5, r1
 800578e:	4614      	mov	r4, r2
 8005790:	b09d      	sub	sp, #116	; 0x74
 8005792:	d50e      	bpl.n	80057b2 <_svfiprintf_r+0x32>
 8005794:	690b      	ldr	r3, [r1, #16]
 8005796:	b963      	cbnz	r3, 80057b2 <_svfiprintf_r+0x32>
 8005798:	2140      	movs	r1, #64	; 0x40
 800579a:	f7ff ff21 	bl	80055e0 <_malloc_r>
 800579e:	6028      	str	r0, [r5, #0]
 80057a0:	6128      	str	r0, [r5, #16]
 80057a2:	b920      	cbnz	r0, 80057ae <_svfiprintf_r+0x2e>
 80057a4:	230c      	movs	r3, #12
 80057a6:	603b      	str	r3, [r7, #0]
 80057a8:	f04f 30ff 	mov.w	r0, #4294967295
 80057ac:	e0d1      	b.n	8005952 <_svfiprintf_r+0x1d2>
 80057ae:	2340      	movs	r3, #64	; 0x40
 80057b0:	616b      	str	r3, [r5, #20]
 80057b2:	2300      	movs	r3, #0
 80057b4:	9309      	str	r3, [sp, #36]	; 0x24
 80057b6:	2320      	movs	r3, #32
 80057b8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80057bc:	2330      	movs	r3, #48	; 0x30
 80057be:	f04f 0901 	mov.w	r9, #1
 80057c2:	f8cd 800c 	str.w	r8, [sp, #12]
 80057c6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800596c <_svfiprintf_r+0x1ec>
 80057ca:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80057ce:	4623      	mov	r3, r4
 80057d0:	469a      	mov	sl, r3
 80057d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80057d6:	b10a      	cbz	r2, 80057dc <_svfiprintf_r+0x5c>
 80057d8:	2a25      	cmp	r2, #37	; 0x25
 80057da:	d1f9      	bne.n	80057d0 <_svfiprintf_r+0x50>
 80057dc:	ebba 0b04 	subs.w	fp, sl, r4
 80057e0:	d00b      	beq.n	80057fa <_svfiprintf_r+0x7a>
 80057e2:	465b      	mov	r3, fp
 80057e4:	4622      	mov	r2, r4
 80057e6:	4629      	mov	r1, r5
 80057e8:	4638      	mov	r0, r7
 80057ea:	f7ff ff6d 	bl	80056c8 <__ssputs_r>
 80057ee:	3001      	adds	r0, #1
 80057f0:	f000 80aa 	beq.w	8005948 <_svfiprintf_r+0x1c8>
 80057f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80057f6:	445a      	add	r2, fp
 80057f8:	9209      	str	r2, [sp, #36]	; 0x24
 80057fa:	f89a 3000 	ldrb.w	r3, [sl]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	f000 80a2 	beq.w	8005948 <_svfiprintf_r+0x1c8>
 8005804:	2300      	movs	r3, #0
 8005806:	f04f 32ff 	mov.w	r2, #4294967295
 800580a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800580e:	f10a 0a01 	add.w	sl, sl, #1
 8005812:	9304      	str	r3, [sp, #16]
 8005814:	9307      	str	r3, [sp, #28]
 8005816:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800581a:	931a      	str	r3, [sp, #104]	; 0x68
 800581c:	4654      	mov	r4, sl
 800581e:	2205      	movs	r2, #5
 8005820:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005824:	4851      	ldr	r0, [pc, #324]	; (800596c <_svfiprintf_r+0x1ec>)
 8005826:	f7ff fac1 	bl	8004dac <memchr>
 800582a:	9a04      	ldr	r2, [sp, #16]
 800582c:	b9d8      	cbnz	r0, 8005866 <_svfiprintf_r+0xe6>
 800582e:	06d0      	lsls	r0, r2, #27
 8005830:	bf44      	itt	mi
 8005832:	2320      	movmi	r3, #32
 8005834:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005838:	0711      	lsls	r1, r2, #28
 800583a:	bf44      	itt	mi
 800583c:	232b      	movmi	r3, #43	; 0x2b
 800583e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005842:	f89a 3000 	ldrb.w	r3, [sl]
 8005846:	2b2a      	cmp	r3, #42	; 0x2a
 8005848:	d015      	beq.n	8005876 <_svfiprintf_r+0xf6>
 800584a:	4654      	mov	r4, sl
 800584c:	2000      	movs	r0, #0
 800584e:	f04f 0c0a 	mov.w	ip, #10
 8005852:	9a07      	ldr	r2, [sp, #28]
 8005854:	4621      	mov	r1, r4
 8005856:	f811 3b01 	ldrb.w	r3, [r1], #1
 800585a:	3b30      	subs	r3, #48	; 0x30
 800585c:	2b09      	cmp	r3, #9
 800585e:	d94e      	bls.n	80058fe <_svfiprintf_r+0x17e>
 8005860:	b1b0      	cbz	r0, 8005890 <_svfiprintf_r+0x110>
 8005862:	9207      	str	r2, [sp, #28]
 8005864:	e014      	b.n	8005890 <_svfiprintf_r+0x110>
 8005866:	eba0 0308 	sub.w	r3, r0, r8
 800586a:	fa09 f303 	lsl.w	r3, r9, r3
 800586e:	4313      	orrs	r3, r2
 8005870:	46a2      	mov	sl, r4
 8005872:	9304      	str	r3, [sp, #16]
 8005874:	e7d2      	b.n	800581c <_svfiprintf_r+0x9c>
 8005876:	9b03      	ldr	r3, [sp, #12]
 8005878:	1d19      	adds	r1, r3, #4
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	9103      	str	r1, [sp, #12]
 800587e:	2b00      	cmp	r3, #0
 8005880:	bfbb      	ittet	lt
 8005882:	425b      	neglt	r3, r3
 8005884:	f042 0202 	orrlt.w	r2, r2, #2
 8005888:	9307      	strge	r3, [sp, #28]
 800588a:	9307      	strlt	r3, [sp, #28]
 800588c:	bfb8      	it	lt
 800588e:	9204      	strlt	r2, [sp, #16]
 8005890:	7823      	ldrb	r3, [r4, #0]
 8005892:	2b2e      	cmp	r3, #46	; 0x2e
 8005894:	d10c      	bne.n	80058b0 <_svfiprintf_r+0x130>
 8005896:	7863      	ldrb	r3, [r4, #1]
 8005898:	2b2a      	cmp	r3, #42	; 0x2a
 800589a:	d135      	bne.n	8005908 <_svfiprintf_r+0x188>
 800589c:	9b03      	ldr	r3, [sp, #12]
 800589e:	3402      	adds	r4, #2
 80058a0:	1d1a      	adds	r2, r3, #4
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	9203      	str	r2, [sp, #12]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	bfb8      	it	lt
 80058aa:	f04f 33ff 	movlt.w	r3, #4294967295
 80058ae:	9305      	str	r3, [sp, #20]
 80058b0:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8005970 <_svfiprintf_r+0x1f0>
 80058b4:	2203      	movs	r2, #3
 80058b6:	4650      	mov	r0, sl
 80058b8:	7821      	ldrb	r1, [r4, #0]
 80058ba:	f7ff fa77 	bl	8004dac <memchr>
 80058be:	b140      	cbz	r0, 80058d2 <_svfiprintf_r+0x152>
 80058c0:	2340      	movs	r3, #64	; 0x40
 80058c2:	eba0 000a 	sub.w	r0, r0, sl
 80058c6:	fa03 f000 	lsl.w	r0, r3, r0
 80058ca:	9b04      	ldr	r3, [sp, #16]
 80058cc:	3401      	adds	r4, #1
 80058ce:	4303      	orrs	r3, r0
 80058d0:	9304      	str	r3, [sp, #16]
 80058d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058d6:	2206      	movs	r2, #6
 80058d8:	4826      	ldr	r0, [pc, #152]	; (8005974 <_svfiprintf_r+0x1f4>)
 80058da:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80058de:	f7ff fa65 	bl	8004dac <memchr>
 80058e2:	2800      	cmp	r0, #0
 80058e4:	d038      	beq.n	8005958 <_svfiprintf_r+0x1d8>
 80058e6:	4b24      	ldr	r3, [pc, #144]	; (8005978 <_svfiprintf_r+0x1f8>)
 80058e8:	bb1b      	cbnz	r3, 8005932 <_svfiprintf_r+0x1b2>
 80058ea:	9b03      	ldr	r3, [sp, #12]
 80058ec:	3307      	adds	r3, #7
 80058ee:	f023 0307 	bic.w	r3, r3, #7
 80058f2:	3308      	adds	r3, #8
 80058f4:	9303      	str	r3, [sp, #12]
 80058f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058f8:	4433      	add	r3, r6
 80058fa:	9309      	str	r3, [sp, #36]	; 0x24
 80058fc:	e767      	b.n	80057ce <_svfiprintf_r+0x4e>
 80058fe:	460c      	mov	r4, r1
 8005900:	2001      	movs	r0, #1
 8005902:	fb0c 3202 	mla	r2, ip, r2, r3
 8005906:	e7a5      	b.n	8005854 <_svfiprintf_r+0xd4>
 8005908:	2300      	movs	r3, #0
 800590a:	f04f 0c0a 	mov.w	ip, #10
 800590e:	4619      	mov	r1, r3
 8005910:	3401      	adds	r4, #1
 8005912:	9305      	str	r3, [sp, #20]
 8005914:	4620      	mov	r0, r4
 8005916:	f810 2b01 	ldrb.w	r2, [r0], #1
 800591a:	3a30      	subs	r2, #48	; 0x30
 800591c:	2a09      	cmp	r2, #9
 800591e:	d903      	bls.n	8005928 <_svfiprintf_r+0x1a8>
 8005920:	2b00      	cmp	r3, #0
 8005922:	d0c5      	beq.n	80058b0 <_svfiprintf_r+0x130>
 8005924:	9105      	str	r1, [sp, #20]
 8005926:	e7c3      	b.n	80058b0 <_svfiprintf_r+0x130>
 8005928:	4604      	mov	r4, r0
 800592a:	2301      	movs	r3, #1
 800592c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005930:	e7f0      	b.n	8005914 <_svfiprintf_r+0x194>
 8005932:	ab03      	add	r3, sp, #12
 8005934:	9300      	str	r3, [sp, #0]
 8005936:	462a      	mov	r2, r5
 8005938:	4638      	mov	r0, r7
 800593a:	4b10      	ldr	r3, [pc, #64]	; (800597c <_svfiprintf_r+0x1fc>)
 800593c:	a904      	add	r1, sp, #16
 800593e:	f7fd ffb9 	bl	80038b4 <_printf_float>
 8005942:	1c42      	adds	r2, r0, #1
 8005944:	4606      	mov	r6, r0
 8005946:	d1d6      	bne.n	80058f6 <_svfiprintf_r+0x176>
 8005948:	89ab      	ldrh	r3, [r5, #12]
 800594a:	065b      	lsls	r3, r3, #25
 800594c:	f53f af2c 	bmi.w	80057a8 <_svfiprintf_r+0x28>
 8005950:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005952:	b01d      	add	sp, #116	; 0x74
 8005954:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005958:	ab03      	add	r3, sp, #12
 800595a:	9300      	str	r3, [sp, #0]
 800595c:	462a      	mov	r2, r5
 800595e:	4638      	mov	r0, r7
 8005960:	4b06      	ldr	r3, [pc, #24]	; (800597c <_svfiprintf_r+0x1fc>)
 8005962:	a904      	add	r1, sp, #16
 8005964:	f7fe fa42 	bl	8003dec <_printf_i>
 8005968:	e7eb      	b.n	8005942 <_svfiprintf_r+0x1c2>
 800596a:	bf00      	nop
 800596c:	080067bc 	.word	0x080067bc
 8005970:	080067c2 	.word	0x080067c2
 8005974:	080067c6 	.word	0x080067c6
 8005978:	080038b5 	.word	0x080038b5
 800597c:	080056c9 	.word	0x080056c9

08005980 <_sbrk_r>:
 8005980:	b538      	push	{r3, r4, r5, lr}
 8005982:	2300      	movs	r3, #0
 8005984:	4d05      	ldr	r5, [pc, #20]	; (800599c <_sbrk_r+0x1c>)
 8005986:	4604      	mov	r4, r0
 8005988:	4608      	mov	r0, r1
 800598a:	602b      	str	r3, [r5, #0]
 800598c:	f7fb fcf6 	bl	800137c <_sbrk>
 8005990:	1c43      	adds	r3, r0, #1
 8005992:	d102      	bne.n	800599a <_sbrk_r+0x1a>
 8005994:	682b      	ldr	r3, [r5, #0]
 8005996:	b103      	cbz	r3, 800599a <_sbrk_r+0x1a>
 8005998:	6023      	str	r3, [r4, #0]
 800599a:	bd38      	pop	{r3, r4, r5, pc}
 800599c:	2000035c 	.word	0x2000035c

080059a0 <__assert_func>:
 80059a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80059a2:	4614      	mov	r4, r2
 80059a4:	461a      	mov	r2, r3
 80059a6:	4b09      	ldr	r3, [pc, #36]	; (80059cc <__assert_func+0x2c>)
 80059a8:	4605      	mov	r5, r0
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	68d8      	ldr	r0, [r3, #12]
 80059ae:	b14c      	cbz	r4, 80059c4 <__assert_func+0x24>
 80059b0:	4b07      	ldr	r3, [pc, #28]	; (80059d0 <__assert_func+0x30>)
 80059b2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80059b6:	9100      	str	r1, [sp, #0]
 80059b8:	462b      	mov	r3, r5
 80059ba:	4906      	ldr	r1, [pc, #24]	; (80059d4 <__assert_func+0x34>)
 80059bc:	f000 f80e 	bl	80059dc <fiprintf>
 80059c0:	f000 faaa 	bl	8005f18 <abort>
 80059c4:	4b04      	ldr	r3, [pc, #16]	; (80059d8 <__assert_func+0x38>)
 80059c6:	461c      	mov	r4, r3
 80059c8:	e7f3      	b.n	80059b2 <__assert_func+0x12>
 80059ca:	bf00      	nop
 80059cc:	2000000c 	.word	0x2000000c
 80059d0:	080067cd 	.word	0x080067cd
 80059d4:	080067da 	.word	0x080067da
 80059d8:	08006808 	.word	0x08006808

080059dc <fiprintf>:
 80059dc:	b40e      	push	{r1, r2, r3}
 80059de:	b503      	push	{r0, r1, lr}
 80059e0:	4601      	mov	r1, r0
 80059e2:	ab03      	add	r3, sp, #12
 80059e4:	4805      	ldr	r0, [pc, #20]	; (80059fc <fiprintf+0x20>)
 80059e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80059ea:	6800      	ldr	r0, [r0, #0]
 80059ec:	9301      	str	r3, [sp, #4]
 80059ee:	f000 f895 	bl	8005b1c <_vfiprintf_r>
 80059f2:	b002      	add	sp, #8
 80059f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80059f8:	b003      	add	sp, #12
 80059fa:	4770      	bx	lr
 80059fc:	2000000c 	.word	0x2000000c

08005a00 <__ascii_mbtowc>:
 8005a00:	b082      	sub	sp, #8
 8005a02:	b901      	cbnz	r1, 8005a06 <__ascii_mbtowc+0x6>
 8005a04:	a901      	add	r1, sp, #4
 8005a06:	b142      	cbz	r2, 8005a1a <__ascii_mbtowc+0x1a>
 8005a08:	b14b      	cbz	r3, 8005a1e <__ascii_mbtowc+0x1e>
 8005a0a:	7813      	ldrb	r3, [r2, #0]
 8005a0c:	600b      	str	r3, [r1, #0]
 8005a0e:	7812      	ldrb	r2, [r2, #0]
 8005a10:	1e10      	subs	r0, r2, #0
 8005a12:	bf18      	it	ne
 8005a14:	2001      	movne	r0, #1
 8005a16:	b002      	add	sp, #8
 8005a18:	4770      	bx	lr
 8005a1a:	4610      	mov	r0, r2
 8005a1c:	e7fb      	b.n	8005a16 <__ascii_mbtowc+0x16>
 8005a1e:	f06f 0001 	mvn.w	r0, #1
 8005a22:	e7f8      	b.n	8005a16 <__ascii_mbtowc+0x16>

08005a24 <memmove>:
 8005a24:	4288      	cmp	r0, r1
 8005a26:	b510      	push	{r4, lr}
 8005a28:	eb01 0402 	add.w	r4, r1, r2
 8005a2c:	d902      	bls.n	8005a34 <memmove+0x10>
 8005a2e:	4284      	cmp	r4, r0
 8005a30:	4623      	mov	r3, r4
 8005a32:	d807      	bhi.n	8005a44 <memmove+0x20>
 8005a34:	1e43      	subs	r3, r0, #1
 8005a36:	42a1      	cmp	r1, r4
 8005a38:	d008      	beq.n	8005a4c <memmove+0x28>
 8005a3a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005a3e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005a42:	e7f8      	b.n	8005a36 <memmove+0x12>
 8005a44:	4601      	mov	r1, r0
 8005a46:	4402      	add	r2, r0
 8005a48:	428a      	cmp	r2, r1
 8005a4a:	d100      	bne.n	8005a4e <memmove+0x2a>
 8005a4c:	bd10      	pop	{r4, pc}
 8005a4e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005a52:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005a56:	e7f7      	b.n	8005a48 <memmove+0x24>

08005a58 <__malloc_lock>:
 8005a58:	4801      	ldr	r0, [pc, #4]	; (8005a60 <__malloc_lock+0x8>)
 8005a5a:	f000 bc19 	b.w	8006290 <__retarget_lock_acquire_recursive>
 8005a5e:	bf00      	nop
 8005a60:	20000360 	.word	0x20000360

08005a64 <__malloc_unlock>:
 8005a64:	4801      	ldr	r0, [pc, #4]	; (8005a6c <__malloc_unlock+0x8>)
 8005a66:	f000 bc14 	b.w	8006292 <__retarget_lock_release_recursive>
 8005a6a:	bf00      	nop
 8005a6c:	20000360 	.word	0x20000360

08005a70 <_realloc_r>:
 8005a70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a74:	4680      	mov	r8, r0
 8005a76:	4614      	mov	r4, r2
 8005a78:	460e      	mov	r6, r1
 8005a7a:	b921      	cbnz	r1, 8005a86 <_realloc_r+0x16>
 8005a7c:	4611      	mov	r1, r2
 8005a7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005a82:	f7ff bdad 	b.w	80055e0 <_malloc_r>
 8005a86:	b92a      	cbnz	r2, 8005a94 <_realloc_r+0x24>
 8005a88:	f7ff fd42 	bl	8005510 <_free_r>
 8005a8c:	4625      	mov	r5, r4
 8005a8e:	4628      	mov	r0, r5
 8005a90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a94:	f000 fc64 	bl	8006360 <_malloc_usable_size_r>
 8005a98:	4284      	cmp	r4, r0
 8005a9a:	4607      	mov	r7, r0
 8005a9c:	d802      	bhi.n	8005aa4 <_realloc_r+0x34>
 8005a9e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005aa2:	d812      	bhi.n	8005aca <_realloc_r+0x5a>
 8005aa4:	4621      	mov	r1, r4
 8005aa6:	4640      	mov	r0, r8
 8005aa8:	f7ff fd9a 	bl	80055e0 <_malloc_r>
 8005aac:	4605      	mov	r5, r0
 8005aae:	2800      	cmp	r0, #0
 8005ab0:	d0ed      	beq.n	8005a8e <_realloc_r+0x1e>
 8005ab2:	42bc      	cmp	r4, r7
 8005ab4:	4622      	mov	r2, r4
 8005ab6:	4631      	mov	r1, r6
 8005ab8:	bf28      	it	cs
 8005aba:	463a      	movcs	r2, r7
 8005abc:	f7ff f984 	bl	8004dc8 <memcpy>
 8005ac0:	4631      	mov	r1, r6
 8005ac2:	4640      	mov	r0, r8
 8005ac4:	f7ff fd24 	bl	8005510 <_free_r>
 8005ac8:	e7e1      	b.n	8005a8e <_realloc_r+0x1e>
 8005aca:	4635      	mov	r5, r6
 8005acc:	e7df      	b.n	8005a8e <_realloc_r+0x1e>

08005ace <__sfputc_r>:
 8005ace:	6893      	ldr	r3, [r2, #8]
 8005ad0:	b410      	push	{r4}
 8005ad2:	3b01      	subs	r3, #1
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	6093      	str	r3, [r2, #8]
 8005ad8:	da07      	bge.n	8005aea <__sfputc_r+0x1c>
 8005ada:	6994      	ldr	r4, [r2, #24]
 8005adc:	42a3      	cmp	r3, r4
 8005ade:	db01      	blt.n	8005ae4 <__sfputc_r+0x16>
 8005ae0:	290a      	cmp	r1, #10
 8005ae2:	d102      	bne.n	8005aea <__sfputc_r+0x1c>
 8005ae4:	bc10      	pop	{r4}
 8005ae6:	f000 b949 	b.w	8005d7c <__swbuf_r>
 8005aea:	6813      	ldr	r3, [r2, #0]
 8005aec:	1c58      	adds	r0, r3, #1
 8005aee:	6010      	str	r0, [r2, #0]
 8005af0:	7019      	strb	r1, [r3, #0]
 8005af2:	4608      	mov	r0, r1
 8005af4:	bc10      	pop	{r4}
 8005af6:	4770      	bx	lr

08005af8 <__sfputs_r>:
 8005af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005afa:	4606      	mov	r6, r0
 8005afc:	460f      	mov	r7, r1
 8005afe:	4614      	mov	r4, r2
 8005b00:	18d5      	adds	r5, r2, r3
 8005b02:	42ac      	cmp	r4, r5
 8005b04:	d101      	bne.n	8005b0a <__sfputs_r+0x12>
 8005b06:	2000      	movs	r0, #0
 8005b08:	e007      	b.n	8005b1a <__sfputs_r+0x22>
 8005b0a:	463a      	mov	r2, r7
 8005b0c:	4630      	mov	r0, r6
 8005b0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b12:	f7ff ffdc 	bl	8005ace <__sfputc_r>
 8005b16:	1c43      	adds	r3, r0, #1
 8005b18:	d1f3      	bne.n	8005b02 <__sfputs_r+0xa>
 8005b1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005b1c <_vfiprintf_r>:
 8005b1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b20:	460d      	mov	r5, r1
 8005b22:	4614      	mov	r4, r2
 8005b24:	4698      	mov	r8, r3
 8005b26:	4606      	mov	r6, r0
 8005b28:	b09d      	sub	sp, #116	; 0x74
 8005b2a:	b118      	cbz	r0, 8005b34 <_vfiprintf_r+0x18>
 8005b2c:	6983      	ldr	r3, [r0, #24]
 8005b2e:	b90b      	cbnz	r3, 8005b34 <_vfiprintf_r+0x18>
 8005b30:	f000 fb10 	bl	8006154 <__sinit>
 8005b34:	4b89      	ldr	r3, [pc, #548]	; (8005d5c <_vfiprintf_r+0x240>)
 8005b36:	429d      	cmp	r5, r3
 8005b38:	d11b      	bne.n	8005b72 <_vfiprintf_r+0x56>
 8005b3a:	6875      	ldr	r5, [r6, #4]
 8005b3c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005b3e:	07d9      	lsls	r1, r3, #31
 8005b40:	d405      	bmi.n	8005b4e <_vfiprintf_r+0x32>
 8005b42:	89ab      	ldrh	r3, [r5, #12]
 8005b44:	059a      	lsls	r2, r3, #22
 8005b46:	d402      	bmi.n	8005b4e <_vfiprintf_r+0x32>
 8005b48:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005b4a:	f000 fba1 	bl	8006290 <__retarget_lock_acquire_recursive>
 8005b4e:	89ab      	ldrh	r3, [r5, #12]
 8005b50:	071b      	lsls	r3, r3, #28
 8005b52:	d501      	bpl.n	8005b58 <_vfiprintf_r+0x3c>
 8005b54:	692b      	ldr	r3, [r5, #16]
 8005b56:	b9eb      	cbnz	r3, 8005b94 <_vfiprintf_r+0x78>
 8005b58:	4629      	mov	r1, r5
 8005b5a:	4630      	mov	r0, r6
 8005b5c:	f000 f96e 	bl	8005e3c <__swsetup_r>
 8005b60:	b1c0      	cbz	r0, 8005b94 <_vfiprintf_r+0x78>
 8005b62:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005b64:	07dc      	lsls	r4, r3, #31
 8005b66:	d50e      	bpl.n	8005b86 <_vfiprintf_r+0x6a>
 8005b68:	f04f 30ff 	mov.w	r0, #4294967295
 8005b6c:	b01d      	add	sp, #116	; 0x74
 8005b6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b72:	4b7b      	ldr	r3, [pc, #492]	; (8005d60 <_vfiprintf_r+0x244>)
 8005b74:	429d      	cmp	r5, r3
 8005b76:	d101      	bne.n	8005b7c <_vfiprintf_r+0x60>
 8005b78:	68b5      	ldr	r5, [r6, #8]
 8005b7a:	e7df      	b.n	8005b3c <_vfiprintf_r+0x20>
 8005b7c:	4b79      	ldr	r3, [pc, #484]	; (8005d64 <_vfiprintf_r+0x248>)
 8005b7e:	429d      	cmp	r5, r3
 8005b80:	bf08      	it	eq
 8005b82:	68f5      	ldreq	r5, [r6, #12]
 8005b84:	e7da      	b.n	8005b3c <_vfiprintf_r+0x20>
 8005b86:	89ab      	ldrh	r3, [r5, #12]
 8005b88:	0598      	lsls	r0, r3, #22
 8005b8a:	d4ed      	bmi.n	8005b68 <_vfiprintf_r+0x4c>
 8005b8c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005b8e:	f000 fb80 	bl	8006292 <__retarget_lock_release_recursive>
 8005b92:	e7e9      	b.n	8005b68 <_vfiprintf_r+0x4c>
 8005b94:	2300      	movs	r3, #0
 8005b96:	9309      	str	r3, [sp, #36]	; 0x24
 8005b98:	2320      	movs	r3, #32
 8005b9a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005b9e:	2330      	movs	r3, #48	; 0x30
 8005ba0:	f04f 0901 	mov.w	r9, #1
 8005ba4:	f8cd 800c 	str.w	r8, [sp, #12]
 8005ba8:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8005d68 <_vfiprintf_r+0x24c>
 8005bac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005bb0:	4623      	mov	r3, r4
 8005bb2:	469a      	mov	sl, r3
 8005bb4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005bb8:	b10a      	cbz	r2, 8005bbe <_vfiprintf_r+0xa2>
 8005bba:	2a25      	cmp	r2, #37	; 0x25
 8005bbc:	d1f9      	bne.n	8005bb2 <_vfiprintf_r+0x96>
 8005bbe:	ebba 0b04 	subs.w	fp, sl, r4
 8005bc2:	d00b      	beq.n	8005bdc <_vfiprintf_r+0xc0>
 8005bc4:	465b      	mov	r3, fp
 8005bc6:	4622      	mov	r2, r4
 8005bc8:	4629      	mov	r1, r5
 8005bca:	4630      	mov	r0, r6
 8005bcc:	f7ff ff94 	bl	8005af8 <__sfputs_r>
 8005bd0:	3001      	adds	r0, #1
 8005bd2:	f000 80aa 	beq.w	8005d2a <_vfiprintf_r+0x20e>
 8005bd6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005bd8:	445a      	add	r2, fp
 8005bda:	9209      	str	r2, [sp, #36]	; 0x24
 8005bdc:	f89a 3000 	ldrb.w	r3, [sl]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	f000 80a2 	beq.w	8005d2a <_vfiprintf_r+0x20e>
 8005be6:	2300      	movs	r3, #0
 8005be8:	f04f 32ff 	mov.w	r2, #4294967295
 8005bec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005bf0:	f10a 0a01 	add.w	sl, sl, #1
 8005bf4:	9304      	str	r3, [sp, #16]
 8005bf6:	9307      	str	r3, [sp, #28]
 8005bf8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005bfc:	931a      	str	r3, [sp, #104]	; 0x68
 8005bfe:	4654      	mov	r4, sl
 8005c00:	2205      	movs	r2, #5
 8005c02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c06:	4858      	ldr	r0, [pc, #352]	; (8005d68 <_vfiprintf_r+0x24c>)
 8005c08:	f7ff f8d0 	bl	8004dac <memchr>
 8005c0c:	9a04      	ldr	r2, [sp, #16]
 8005c0e:	b9d8      	cbnz	r0, 8005c48 <_vfiprintf_r+0x12c>
 8005c10:	06d1      	lsls	r1, r2, #27
 8005c12:	bf44      	itt	mi
 8005c14:	2320      	movmi	r3, #32
 8005c16:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005c1a:	0713      	lsls	r3, r2, #28
 8005c1c:	bf44      	itt	mi
 8005c1e:	232b      	movmi	r3, #43	; 0x2b
 8005c20:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005c24:	f89a 3000 	ldrb.w	r3, [sl]
 8005c28:	2b2a      	cmp	r3, #42	; 0x2a
 8005c2a:	d015      	beq.n	8005c58 <_vfiprintf_r+0x13c>
 8005c2c:	4654      	mov	r4, sl
 8005c2e:	2000      	movs	r0, #0
 8005c30:	f04f 0c0a 	mov.w	ip, #10
 8005c34:	9a07      	ldr	r2, [sp, #28]
 8005c36:	4621      	mov	r1, r4
 8005c38:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005c3c:	3b30      	subs	r3, #48	; 0x30
 8005c3e:	2b09      	cmp	r3, #9
 8005c40:	d94e      	bls.n	8005ce0 <_vfiprintf_r+0x1c4>
 8005c42:	b1b0      	cbz	r0, 8005c72 <_vfiprintf_r+0x156>
 8005c44:	9207      	str	r2, [sp, #28]
 8005c46:	e014      	b.n	8005c72 <_vfiprintf_r+0x156>
 8005c48:	eba0 0308 	sub.w	r3, r0, r8
 8005c4c:	fa09 f303 	lsl.w	r3, r9, r3
 8005c50:	4313      	orrs	r3, r2
 8005c52:	46a2      	mov	sl, r4
 8005c54:	9304      	str	r3, [sp, #16]
 8005c56:	e7d2      	b.n	8005bfe <_vfiprintf_r+0xe2>
 8005c58:	9b03      	ldr	r3, [sp, #12]
 8005c5a:	1d19      	adds	r1, r3, #4
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	9103      	str	r1, [sp, #12]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	bfbb      	ittet	lt
 8005c64:	425b      	neglt	r3, r3
 8005c66:	f042 0202 	orrlt.w	r2, r2, #2
 8005c6a:	9307      	strge	r3, [sp, #28]
 8005c6c:	9307      	strlt	r3, [sp, #28]
 8005c6e:	bfb8      	it	lt
 8005c70:	9204      	strlt	r2, [sp, #16]
 8005c72:	7823      	ldrb	r3, [r4, #0]
 8005c74:	2b2e      	cmp	r3, #46	; 0x2e
 8005c76:	d10c      	bne.n	8005c92 <_vfiprintf_r+0x176>
 8005c78:	7863      	ldrb	r3, [r4, #1]
 8005c7a:	2b2a      	cmp	r3, #42	; 0x2a
 8005c7c:	d135      	bne.n	8005cea <_vfiprintf_r+0x1ce>
 8005c7e:	9b03      	ldr	r3, [sp, #12]
 8005c80:	3402      	adds	r4, #2
 8005c82:	1d1a      	adds	r2, r3, #4
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	9203      	str	r2, [sp, #12]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	bfb8      	it	lt
 8005c8c:	f04f 33ff 	movlt.w	r3, #4294967295
 8005c90:	9305      	str	r3, [sp, #20]
 8005c92:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8005d6c <_vfiprintf_r+0x250>
 8005c96:	2203      	movs	r2, #3
 8005c98:	4650      	mov	r0, sl
 8005c9a:	7821      	ldrb	r1, [r4, #0]
 8005c9c:	f7ff f886 	bl	8004dac <memchr>
 8005ca0:	b140      	cbz	r0, 8005cb4 <_vfiprintf_r+0x198>
 8005ca2:	2340      	movs	r3, #64	; 0x40
 8005ca4:	eba0 000a 	sub.w	r0, r0, sl
 8005ca8:	fa03 f000 	lsl.w	r0, r3, r0
 8005cac:	9b04      	ldr	r3, [sp, #16]
 8005cae:	3401      	adds	r4, #1
 8005cb0:	4303      	orrs	r3, r0
 8005cb2:	9304      	str	r3, [sp, #16]
 8005cb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005cb8:	2206      	movs	r2, #6
 8005cba:	482d      	ldr	r0, [pc, #180]	; (8005d70 <_vfiprintf_r+0x254>)
 8005cbc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005cc0:	f7ff f874 	bl	8004dac <memchr>
 8005cc4:	2800      	cmp	r0, #0
 8005cc6:	d03f      	beq.n	8005d48 <_vfiprintf_r+0x22c>
 8005cc8:	4b2a      	ldr	r3, [pc, #168]	; (8005d74 <_vfiprintf_r+0x258>)
 8005cca:	bb1b      	cbnz	r3, 8005d14 <_vfiprintf_r+0x1f8>
 8005ccc:	9b03      	ldr	r3, [sp, #12]
 8005cce:	3307      	adds	r3, #7
 8005cd0:	f023 0307 	bic.w	r3, r3, #7
 8005cd4:	3308      	adds	r3, #8
 8005cd6:	9303      	str	r3, [sp, #12]
 8005cd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005cda:	443b      	add	r3, r7
 8005cdc:	9309      	str	r3, [sp, #36]	; 0x24
 8005cde:	e767      	b.n	8005bb0 <_vfiprintf_r+0x94>
 8005ce0:	460c      	mov	r4, r1
 8005ce2:	2001      	movs	r0, #1
 8005ce4:	fb0c 3202 	mla	r2, ip, r2, r3
 8005ce8:	e7a5      	b.n	8005c36 <_vfiprintf_r+0x11a>
 8005cea:	2300      	movs	r3, #0
 8005cec:	f04f 0c0a 	mov.w	ip, #10
 8005cf0:	4619      	mov	r1, r3
 8005cf2:	3401      	adds	r4, #1
 8005cf4:	9305      	str	r3, [sp, #20]
 8005cf6:	4620      	mov	r0, r4
 8005cf8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005cfc:	3a30      	subs	r2, #48	; 0x30
 8005cfe:	2a09      	cmp	r2, #9
 8005d00:	d903      	bls.n	8005d0a <_vfiprintf_r+0x1ee>
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d0c5      	beq.n	8005c92 <_vfiprintf_r+0x176>
 8005d06:	9105      	str	r1, [sp, #20]
 8005d08:	e7c3      	b.n	8005c92 <_vfiprintf_r+0x176>
 8005d0a:	4604      	mov	r4, r0
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005d12:	e7f0      	b.n	8005cf6 <_vfiprintf_r+0x1da>
 8005d14:	ab03      	add	r3, sp, #12
 8005d16:	9300      	str	r3, [sp, #0]
 8005d18:	462a      	mov	r2, r5
 8005d1a:	4630      	mov	r0, r6
 8005d1c:	4b16      	ldr	r3, [pc, #88]	; (8005d78 <_vfiprintf_r+0x25c>)
 8005d1e:	a904      	add	r1, sp, #16
 8005d20:	f7fd fdc8 	bl	80038b4 <_printf_float>
 8005d24:	4607      	mov	r7, r0
 8005d26:	1c78      	adds	r0, r7, #1
 8005d28:	d1d6      	bne.n	8005cd8 <_vfiprintf_r+0x1bc>
 8005d2a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005d2c:	07d9      	lsls	r1, r3, #31
 8005d2e:	d405      	bmi.n	8005d3c <_vfiprintf_r+0x220>
 8005d30:	89ab      	ldrh	r3, [r5, #12]
 8005d32:	059a      	lsls	r2, r3, #22
 8005d34:	d402      	bmi.n	8005d3c <_vfiprintf_r+0x220>
 8005d36:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005d38:	f000 faab 	bl	8006292 <__retarget_lock_release_recursive>
 8005d3c:	89ab      	ldrh	r3, [r5, #12]
 8005d3e:	065b      	lsls	r3, r3, #25
 8005d40:	f53f af12 	bmi.w	8005b68 <_vfiprintf_r+0x4c>
 8005d44:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005d46:	e711      	b.n	8005b6c <_vfiprintf_r+0x50>
 8005d48:	ab03      	add	r3, sp, #12
 8005d4a:	9300      	str	r3, [sp, #0]
 8005d4c:	462a      	mov	r2, r5
 8005d4e:	4630      	mov	r0, r6
 8005d50:	4b09      	ldr	r3, [pc, #36]	; (8005d78 <_vfiprintf_r+0x25c>)
 8005d52:	a904      	add	r1, sp, #16
 8005d54:	f7fe f84a 	bl	8003dec <_printf_i>
 8005d58:	e7e4      	b.n	8005d24 <_vfiprintf_r+0x208>
 8005d5a:	bf00      	nop
 8005d5c:	08006934 	.word	0x08006934
 8005d60:	08006954 	.word	0x08006954
 8005d64:	08006914 	.word	0x08006914
 8005d68:	080067bc 	.word	0x080067bc
 8005d6c:	080067c2 	.word	0x080067c2
 8005d70:	080067c6 	.word	0x080067c6
 8005d74:	080038b5 	.word	0x080038b5
 8005d78:	08005af9 	.word	0x08005af9

08005d7c <__swbuf_r>:
 8005d7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d7e:	460e      	mov	r6, r1
 8005d80:	4614      	mov	r4, r2
 8005d82:	4605      	mov	r5, r0
 8005d84:	b118      	cbz	r0, 8005d8e <__swbuf_r+0x12>
 8005d86:	6983      	ldr	r3, [r0, #24]
 8005d88:	b90b      	cbnz	r3, 8005d8e <__swbuf_r+0x12>
 8005d8a:	f000 f9e3 	bl	8006154 <__sinit>
 8005d8e:	4b21      	ldr	r3, [pc, #132]	; (8005e14 <__swbuf_r+0x98>)
 8005d90:	429c      	cmp	r4, r3
 8005d92:	d12b      	bne.n	8005dec <__swbuf_r+0x70>
 8005d94:	686c      	ldr	r4, [r5, #4]
 8005d96:	69a3      	ldr	r3, [r4, #24]
 8005d98:	60a3      	str	r3, [r4, #8]
 8005d9a:	89a3      	ldrh	r3, [r4, #12]
 8005d9c:	071a      	lsls	r2, r3, #28
 8005d9e:	d52f      	bpl.n	8005e00 <__swbuf_r+0x84>
 8005da0:	6923      	ldr	r3, [r4, #16]
 8005da2:	b36b      	cbz	r3, 8005e00 <__swbuf_r+0x84>
 8005da4:	6923      	ldr	r3, [r4, #16]
 8005da6:	6820      	ldr	r0, [r4, #0]
 8005da8:	b2f6      	uxtb	r6, r6
 8005daa:	1ac0      	subs	r0, r0, r3
 8005dac:	6963      	ldr	r3, [r4, #20]
 8005dae:	4637      	mov	r7, r6
 8005db0:	4283      	cmp	r3, r0
 8005db2:	dc04      	bgt.n	8005dbe <__swbuf_r+0x42>
 8005db4:	4621      	mov	r1, r4
 8005db6:	4628      	mov	r0, r5
 8005db8:	f000 f938 	bl	800602c <_fflush_r>
 8005dbc:	bb30      	cbnz	r0, 8005e0c <__swbuf_r+0x90>
 8005dbe:	68a3      	ldr	r3, [r4, #8]
 8005dc0:	3001      	adds	r0, #1
 8005dc2:	3b01      	subs	r3, #1
 8005dc4:	60a3      	str	r3, [r4, #8]
 8005dc6:	6823      	ldr	r3, [r4, #0]
 8005dc8:	1c5a      	adds	r2, r3, #1
 8005dca:	6022      	str	r2, [r4, #0]
 8005dcc:	701e      	strb	r6, [r3, #0]
 8005dce:	6963      	ldr	r3, [r4, #20]
 8005dd0:	4283      	cmp	r3, r0
 8005dd2:	d004      	beq.n	8005dde <__swbuf_r+0x62>
 8005dd4:	89a3      	ldrh	r3, [r4, #12]
 8005dd6:	07db      	lsls	r3, r3, #31
 8005dd8:	d506      	bpl.n	8005de8 <__swbuf_r+0x6c>
 8005dda:	2e0a      	cmp	r6, #10
 8005ddc:	d104      	bne.n	8005de8 <__swbuf_r+0x6c>
 8005dde:	4621      	mov	r1, r4
 8005de0:	4628      	mov	r0, r5
 8005de2:	f000 f923 	bl	800602c <_fflush_r>
 8005de6:	b988      	cbnz	r0, 8005e0c <__swbuf_r+0x90>
 8005de8:	4638      	mov	r0, r7
 8005dea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005dec:	4b0a      	ldr	r3, [pc, #40]	; (8005e18 <__swbuf_r+0x9c>)
 8005dee:	429c      	cmp	r4, r3
 8005df0:	d101      	bne.n	8005df6 <__swbuf_r+0x7a>
 8005df2:	68ac      	ldr	r4, [r5, #8]
 8005df4:	e7cf      	b.n	8005d96 <__swbuf_r+0x1a>
 8005df6:	4b09      	ldr	r3, [pc, #36]	; (8005e1c <__swbuf_r+0xa0>)
 8005df8:	429c      	cmp	r4, r3
 8005dfa:	bf08      	it	eq
 8005dfc:	68ec      	ldreq	r4, [r5, #12]
 8005dfe:	e7ca      	b.n	8005d96 <__swbuf_r+0x1a>
 8005e00:	4621      	mov	r1, r4
 8005e02:	4628      	mov	r0, r5
 8005e04:	f000 f81a 	bl	8005e3c <__swsetup_r>
 8005e08:	2800      	cmp	r0, #0
 8005e0a:	d0cb      	beq.n	8005da4 <__swbuf_r+0x28>
 8005e0c:	f04f 37ff 	mov.w	r7, #4294967295
 8005e10:	e7ea      	b.n	8005de8 <__swbuf_r+0x6c>
 8005e12:	bf00      	nop
 8005e14:	08006934 	.word	0x08006934
 8005e18:	08006954 	.word	0x08006954
 8005e1c:	08006914 	.word	0x08006914

08005e20 <__ascii_wctomb>:
 8005e20:	4603      	mov	r3, r0
 8005e22:	4608      	mov	r0, r1
 8005e24:	b141      	cbz	r1, 8005e38 <__ascii_wctomb+0x18>
 8005e26:	2aff      	cmp	r2, #255	; 0xff
 8005e28:	d904      	bls.n	8005e34 <__ascii_wctomb+0x14>
 8005e2a:	228a      	movs	r2, #138	; 0x8a
 8005e2c:	f04f 30ff 	mov.w	r0, #4294967295
 8005e30:	601a      	str	r2, [r3, #0]
 8005e32:	4770      	bx	lr
 8005e34:	2001      	movs	r0, #1
 8005e36:	700a      	strb	r2, [r1, #0]
 8005e38:	4770      	bx	lr
	...

08005e3c <__swsetup_r>:
 8005e3c:	4b32      	ldr	r3, [pc, #200]	; (8005f08 <__swsetup_r+0xcc>)
 8005e3e:	b570      	push	{r4, r5, r6, lr}
 8005e40:	681d      	ldr	r5, [r3, #0]
 8005e42:	4606      	mov	r6, r0
 8005e44:	460c      	mov	r4, r1
 8005e46:	b125      	cbz	r5, 8005e52 <__swsetup_r+0x16>
 8005e48:	69ab      	ldr	r3, [r5, #24]
 8005e4a:	b913      	cbnz	r3, 8005e52 <__swsetup_r+0x16>
 8005e4c:	4628      	mov	r0, r5
 8005e4e:	f000 f981 	bl	8006154 <__sinit>
 8005e52:	4b2e      	ldr	r3, [pc, #184]	; (8005f0c <__swsetup_r+0xd0>)
 8005e54:	429c      	cmp	r4, r3
 8005e56:	d10f      	bne.n	8005e78 <__swsetup_r+0x3c>
 8005e58:	686c      	ldr	r4, [r5, #4]
 8005e5a:	89a3      	ldrh	r3, [r4, #12]
 8005e5c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005e60:	0719      	lsls	r1, r3, #28
 8005e62:	d42c      	bmi.n	8005ebe <__swsetup_r+0x82>
 8005e64:	06dd      	lsls	r5, r3, #27
 8005e66:	d411      	bmi.n	8005e8c <__swsetup_r+0x50>
 8005e68:	2309      	movs	r3, #9
 8005e6a:	6033      	str	r3, [r6, #0]
 8005e6c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005e70:	f04f 30ff 	mov.w	r0, #4294967295
 8005e74:	81a3      	strh	r3, [r4, #12]
 8005e76:	e03e      	b.n	8005ef6 <__swsetup_r+0xba>
 8005e78:	4b25      	ldr	r3, [pc, #148]	; (8005f10 <__swsetup_r+0xd4>)
 8005e7a:	429c      	cmp	r4, r3
 8005e7c:	d101      	bne.n	8005e82 <__swsetup_r+0x46>
 8005e7e:	68ac      	ldr	r4, [r5, #8]
 8005e80:	e7eb      	b.n	8005e5a <__swsetup_r+0x1e>
 8005e82:	4b24      	ldr	r3, [pc, #144]	; (8005f14 <__swsetup_r+0xd8>)
 8005e84:	429c      	cmp	r4, r3
 8005e86:	bf08      	it	eq
 8005e88:	68ec      	ldreq	r4, [r5, #12]
 8005e8a:	e7e6      	b.n	8005e5a <__swsetup_r+0x1e>
 8005e8c:	0758      	lsls	r0, r3, #29
 8005e8e:	d512      	bpl.n	8005eb6 <__swsetup_r+0x7a>
 8005e90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005e92:	b141      	cbz	r1, 8005ea6 <__swsetup_r+0x6a>
 8005e94:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005e98:	4299      	cmp	r1, r3
 8005e9a:	d002      	beq.n	8005ea2 <__swsetup_r+0x66>
 8005e9c:	4630      	mov	r0, r6
 8005e9e:	f7ff fb37 	bl	8005510 <_free_r>
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	6363      	str	r3, [r4, #52]	; 0x34
 8005ea6:	89a3      	ldrh	r3, [r4, #12]
 8005ea8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005eac:	81a3      	strh	r3, [r4, #12]
 8005eae:	2300      	movs	r3, #0
 8005eb0:	6063      	str	r3, [r4, #4]
 8005eb2:	6923      	ldr	r3, [r4, #16]
 8005eb4:	6023      	str	r3, [r4, #0]
 8005eb6:	89a3      	ldrh	r3, [r4, #12]
 8005eb8:	f043 0308 	orr.w	r3, r3, #8
 8005ebc:	81a3      	strh	r3, [r4, #12]
 8005ebe:	6923      	ldr	r3, [r4, #16]
 8005ec0:	b94b      	cbnz	r3, 8005ed6 <__swsetup_r+0x9a>
 8005ec2:	89a3      	ldrh	r3, [r4, #12]
 8005ec4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005ec8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ecc:	d003      	beq.n	8005ed6 <__swsetup_r+0x9a>
 8005ece:	4621      	mov	r1, r4
 8005ed0:	4630      	mov	r0, r6
 8005ed2:	f000 fa05 	bl	80062e0 <__smakebuf_r>
 8005ed6:	89a0      	ldrh	r0, [r4, #12]
 8005ed8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005edc:	f010 0301 	ands.w	r3, r0, #1
 8005ee0:	d00a      	beq.n	8005ef8 <__swsetup_r+0xbc>
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	60a3      	str	r3, [r4, #8]
 8005ee6:	6963      	ldr	r3, [r4, #20]
 8005ee8:	425b      	negs	r3, r3
 8005eea:	61a3      	str	r3, [r4, #24]
 8005eec:	6923      	ldr	r3, [r4, #16]
 8005eee:	b943      	cbnz	r3, 8005f02 <__swsetup_r+0xc6>
 8005ef0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005ef4:	d1ba      	bne.n	8005e6c <__swsetup_r+0x30>
 8005ef6:	bd70      	pop	{r4, r5, r6, pc}
 8005ef8:	0781      	lsls	r1, r0, #30
 8005efa:	bf58      	it	pl
 8005efc:	6963      	ldrpl	r3, [r4, #20]
 8005efe:	60a3      	str	r3, [r4, #8]
 8005f00:	e7f4      	b.n	8005eec <__swsetup_r+0xb0>
 8005f02:	2000      	movs	r0, #0
 8005f04:	e7f7      	b.n	8005ef6 <__swsetup_r+0xba>
 8005f06:	bf00      	nop
 8005f08:	2000000c 	.word	0x2000000c
 8005f0c:	08006934 	.word	0x08006934
 8005f10:	08006954 	.word	0x08006954
 8005f14:	08006914 	.word	0x08006914

08005f18 <abort>:
 8005f18:	2006      	movs	r0, #6
 8005f1a:	b508      	push	{r3, lr}
 8005f1c:	f000 fa50 	bl	80063c0 <raise>
 8005f20:	2001      	movs	r0, #1
 8005f22:	f7fb f9b8 	bl	8001296 <_exit>
	...

08005f28 <__sflush_r>:
 8005f28:	898a      	ldrh	r2, [r1, #12]
 8005f2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f2c:	4605      	mov	r5, r0
 8005f2e:	0710      	lsls	r0, r2, #28
 8005f30:	460c      	mov	r4, r1
 8005f32:	d457      	bmi.n	8005fe4 <__sflush_r+0xbc>
 8005f34:	684b      	ldr	r3, [r1, #4]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	dc04      	bgt.n	8005f44 <__sflush_r+0x1c>
 8005f3a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	dc01      	bgt.n	8005f44 <__sflush_r+0x1c>
 8005f40:	2000      	movs	r0, #0
 8005f42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f44:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005f46:	2e00      	cmp	r6, #0
 8005f48:	d0fa      	beq.n	8005f40 <__sflush_r+0x18>
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005f50:	682f      	ldr	r7, [r5, #0]
 8005f52:	602b      	str	r3, [r5, #0]
 8005f54:	d032      	beq.n	8005fbc <__sflush_r+0x94>
 8005f56:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005f58:	89a3      	ldrh	r3, [r4, #12]
 8005f5a:	075a      	lsls	r2, r3, #29
 8005f5c:	d505      	bpl.n	8005f6a <__sflush_r+0x42>
 8005f5e:	6863      	ldr	r3, [r4, #4]
 8005f60:	1ac0      	subs	r0, r0, r3
 8005f62:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005f64:	b10b      	cbz	r3, 8005f6a <__sflush_r+0x42>
 8005f66:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005f68:	1ac0      	subs	r0, r0, r3
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	4602      	mov	r2, r0
 8005f6e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005f70:	4628      	mov	r0, r5
 8005f72:	6a21      	ldr	r1, [r4, #32]
 8005f74:	47b0      	blx	r6
 8005f76:	1c43      	adds	r3, r0, #1
 8005f78:	89a3      	ldrh	r3, [r4, #12]
 8005f7a:	d106      	bne.n	8005f8a <__sflush_r+0x62>
 8005f7c:	6829      	ldr	r1, [r5, #0]
 8005f7e:	291d      	cmp	r1, #29
 8005f80:	d82c      	bhi.n	8005fdc <__sflush_r+0xb4>
 8005f82:	4a29      	ldr	r2, [pc, #164]	; (8006028 <__sflush_r+0x100>)
 8005f84:	40ca      	lsrs	r2, r1
 8005f86:	07d6      	lsls	r6, r2, #31
 8005f88:	d528      	bpl.n	8005fdc <__sflush_r+0xb4>
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	6062      	str	r2, [r4, #4]
 8005f8e:	6922      	ldr	r2, [r4, #16]
 8005f90:	04d9      	lsls	r1, r3, #19
 8005f92:	6022      	str	r2, [r4, #0]
 8005f94:	d504      	bpl.n	8005fa0 <__sflush_r+0x78>
 8005f96:	1c42      	adds	r2, r0, #1
 8005f98:	d101      	bne.n	8005f9e <__sflush_r+0x76>
 8005f9a:	682b      	ldr	r3, [r5, #0]
 8005f9c:	b903      	cbnz	r3, 8005fa0 <__sflush_r+0x78>
 8005f9e:	6560      	str	r0, [r4, #84]	; 0x54
 8005fa0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005fa2:	602f      	str	r7, [r5, #0]
 8005fa4:	2900      	cmp	r1, #0
 8005fa6:	d0cb      	beq.n	8005f40 <__sflush_r+0x18>
 8005fa8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005fac:	4299      	cmp	r1, r3
 8005fae:	d002      	beq.n	8005fb6 <__sflush_r+0x8e>
 8005fb0:	4628      	mov	r0, r5
 8005fb2:	f7ff faad 	bl	8005510 <_free_r>
 8005fb6:	2000      	movs	r0, #0
 8005fb8:	6360      	str	r0, [r4, #52]	; 0x34
 8005fba:	e7c2      	b.n	8005f42 <__sflush_r+0x1a>
 8005fbc:	6a21      	ldr	r1, [r4, #32]
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	4628      	mov	r0, r5
 8005fc2:	47b0      	blx	r6
 8005fc4:	1c41      	adds	r1, r0, #1
 8005fc6:	d1c7      	bne.n	8005f58 <__sflush_r+0x30>
 8005fc8:	682b      	ldr	r3, [r5, #0]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d0c4      	beq.n	8005f58 <__sflush_r+0x30>
 8005fce:	2b1d      	cmp	r3, #29
 8005fd0:	d001      	beq.n	8005fd6 <__sflush_r+0xae>
 8005fd2:	2b16      	cmp	r3, #22
 8005fd4:	d101      	bne.n	8005fda <__sflush_r+0xb2>
 8005fd6:	602f      	str	r7, [r5, #0]
 8005fd8:	e7b2      	b.n	8005f40 <__sflush_r+0x18>
 8005fda:	89a3      	ldrh	r3, [r4, #12]
 8005fdc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005fe0:	81a3      	strh	r3, [r4, #12]
 8005fe2:	e7ae      	b.n	8005f42 <__sflush_r+0x1a>
 8005fe4:	690f      	ldr	r7, [r1, #16]
 8005fe6:	2f00      	cmp	r7, #0
 8005fe8:	d0aa      	beq.n	8005f40 <__sflush_r+0x18>
 8005fea:	0793      	lsls	r3, r2, #30
 8005fec:	bf18      	it	ne
 8005fee:	2300      	movne	r3, #0
 8005ff0:	680e      	ldr	r6, [r1, #0]
 8005ff2:	bf08      	it	eq
 8005ff4:	694b      	ldreq	r3, [r1, #20]
 8005ff6:	1bf6      	subs	r6, r6, r7
 8005ff8:	600f      	str	r7, [r1, #0]
 8005ffa:	608b      	str	r3, [r1, #8]
 8005ffc:	2e00      	cmp	r6, #0
 8005ffe:	dd9f      	ble.n	8005f40 <__sflush_r+0x18>
 8006000:	4633      	mov	r3, r6
 8006002:	463a      	mov	r2, r7
 8006004:	4628      	mov	r0, r5
 8006006:	6a21      	ldr	r1, [r4, #32]
 8006008:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800600c:	47e0      	blx	ip
 800600e:	2800      	cmp	r0, #0
 8006010:	dc06      	bgt.n	8006020 <__sflush_r+0xf8>
 8006012:	89a3      	ldrh	r3, [r4, #12]
 8006014:	f04f 30ff 	mov.w	r0, #4294967295
 8006018:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800601c:	81a3      	strh	r3, [r4, #12]
 800601e:	e790      	b.n	8005f42 <__sflush_r+0x1a>
 8006020:	4407      	add	r7, r0
 8006022:	1a36      	subs	r6, r6, r0
 8006024:	e7ea      	b.n	8005ffc <__sflush_r+0xd4>
 8006026:	bf00      	nop
 8006028:	20400001 	.word	0x20400001

0800602c <_fflush_r>:
 800602c:	b538      	push	{r3, r4, r5, lr}
 800602e:	690b      	ldr	r3, [r1, #16]
 8006030:	4605      	mov	r5, r0
 8006032:	460c      	mov	r4, r1
 8006034:	b913      	cbnz	r3, 800603c <_fflush_r+0x10>
 8006036:	2500      	movs	r5, #0
 8006038:	4628      	mov	r0, r5
 800603a:	bd38      	pop	{r3, r4, r5, pc}
 800603c:	b118      	cbz	r0, 8006046 <_fflush_r+0x1a>
 800603e:	6983      	ldr	r3, [r0, #24]
 8006040:	b90b      	cbnz	r3, 8006046 <_fflush_r+0x1a>
 8006042:	f000 f887 	bl	8006154 <__sinit>
 8006046:	4b14      	ldr	r3, [pc, #80]	; (8006098 <_fflush_r+0x6c>)
 8006048:	429c      	cmp	r4, r3
 800604a:	d11b      	bne.n	8006084 <_fflush_r+0x58>
 800604c:	686c      	ldr	r4, [r5, #4]
 800604e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d0ef      	beq.n	8006036 <_fflush_r+0xa>
 8006056:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006058:	07d0      	lsls	r0, r2, #31
 800605a:	d404      	bmi.n	8006066 <_fflush_r+0x3a>
 800605c:	0599      	lsls	r1, r3, #22
 800605e:	d402      	bmi.n	8006066 <_fflush_r+0x3a>
 8006060:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006062:	f000 f915 	bl	8006290 <__retarget_lock_acquire_recursive>
 8006066:	4628      	mov	r0, r5
 8006068:	4621      	mov	r1, r4
 800606a:	f7ff ff5d 	bl	8005f28 <__sflush_r>
 800606e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006070:	4605      	mov	r5, r0
 8006072:	07da      	lsls	r2, r3, #31
 8006074:	d4e0      	bmi.n	8006038 <_fflush_r+0xc>
 8006076:	89a3      	ldrh	r3, [r4, #12]
 8006078:	059b      	lsls	r3, r3, #22
 800607a:	d4dd      	bmi.n	8006038 <_fflush_r+0xc>
 800607c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800607e:	f000 f908 	bl	8006292 <__retarget_lock_release_recursive>
 8006082:	e7d9      	b.n	8006038 <_fflush_r+0xc>
 8006084:	4b05      	ldr	r3, [pc, #20]	; (800609c <_fflush_r+0x70>)
 8006086:	429c      	cmp	r4, r3
 8006088:	d101      	bne.n	800608e <_fflush_r+0x62>
 800608a:	68ac      	ldr	r4, [r5, #8]
 800608c:	e7df      	b.n	800604e <_fflush_r+0x22>
 800608e:	4b04      	ldr	r3, [pc, #16]	; (80060a0 <_fflush_r+0x74>)
 8006090:	429c      	cmp	r4, r3
 8006092:	bf08      	it	eq
 8006094:	68ec      	ldreq	r4, [r5, #12]
 8006096:	e7da      	b.n	800604e <_fflush_r+0x22>
 8006098:	08006934 	.word	0x08006934
 800609c:	08006954 	.word	0x08006954
 80060a0:	08006914 	.word	0x08006914

080060a4 <std>:
 80060a4:	2300      	movs	r3, #0
 80060a6:	b510      	push	{r4, lr}
 80060a8:	4604      	mov	r4, r0
 80060aa:	e9c0 3300 	strd	r3, r3, [r0]
 80060ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80060b2:	6083      	str	r3, [r0, #8]
 80060b4:	8181      	strh	r1, [r0, #12]
 80060b6:	6643      	str	r3, [r0, #100]	; 0x64
 80060b8:	81c2      	strh	r2, [r0, #14]
 80060ba:	6183      	str	r3, [r0, #24]
 80060bc:	4619      	mov	r1, r3
 80060be:	2208      	movs	r2, #8
 80060c0:	305c      	adds	r0, #92	; 0x5c
 80060c2:	f7fd fb51 	bl	8003768 <memset>
 80060c6:	4b05      	ldr	r3, [pc, #20]	; (80060dc <std+0x38>)
 80060c8:	6224      	str	r4, [r4, #32]
 80060ca:	6263      	str	r3, [r4, #36]	; 0x24
 80060cc:	4b04      	ldr	r3, [pc, #16]	; (80060e0 <std+0x3c>)
 80060ce:	62a3      	str	r3, [r4, #40]	; 0x28
 80060d0:	4b04      	ldr	r3, [pc, #16]	; (80060e4 <std+0x40>)
 80060d2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80060d4:	4b04      	ldr	r3, [pc, #16]	; (80060e8 <std+0x44>)
 80060d6:	6323      	str	r3, [r4, #48]	; 0x30
 80060d8:	bd10      	pop	{r4, pc}
 80060da:	bf00      	nop
 80060dc:	080063f9 	.word	0x080063f9
 80060e0:	0800641b 	.word	0x0800641b
 80060e4:	08006453 	.word	0x08006453
 80060e8:	08006477 	.word	0x08006477

080060ec <_cleanup_r>:
 80060ec:	4901      	ldr	r1, [pc, #4]	; (80060f4 <_cleanup_r+0x8>)
 80060ee:	f000 b8af 	b.w	8006250 <_fwalk_reent>
 80060f2:	bf00      	nop
 80060f4:	0800602d 	.word	0x0800602d

080060f8 <__sfmoreglue>:
 80060f8:	2268      	movs	r2, #104	; 0x68
 80060fa:	b570      	push	{r4, r5, r6, lr}
 80060fc:	1e4d      	subs	r5, r1, #1
 80060fe:	4355      	muls	r5, r2
 8006100:	460e      	mov	r6, r1
 8006102:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006106:	f7ff fa6b 	bl	80055e0 <_malloc_r>
 800610a:	4604      	mov	r4, r0
 800610c:	b140      	cbz	r0, 8006120 <__sfmoreglue+0x28>
 800610e:	2100      	movs	r1, #0
 8006110:	e9c0 1600 	strd	r1, r6, [r0]
 8006114:	300c      	adds	r0, #12
 8006116:	60a0      	str	r0, [r4, #8]
 8006118:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800611c:	f7fd fb24 	bl	8003768 <memset>
 8006120:	4620      	mov	r0, r4
 8006122:	bd70      	pop	{r4, r5, r6, pc}

08006124 <__sfp_lock_acquire>:
 8006124:	4801      	ldr	r0, [pc, #4]	; (800612c <__sfp_lock_acquire+0x8>)
 8006126:	f000 b8b3 	b.w	8006290 <__retarget_lock_acquire_recursive>
 800612a:	bf00      	nop
 800612c:	20000361 	.word	0x20000361

08006130 <__sfp_lock_release>:
 8006130:	4801      	ldr	r0, [pc, #4]	; (8006138 <__sfp_lock_release+0x8>)
 8006132:	f000 b8ae 	b.w	8006292 <__retarget_lock_release_recursive>
 8006136:	bf00      	nop
 8006138:	20000361 	.word	0x20000361

0800613c <__sinit_lock_acquire>:
 800613c:	4801      	ldr	r0, [pc, #4]	; (8006144 <__sinit_lock_acquire+0x8>)
 800613e:	f000 b8a7 	b.w	8006290 <__retarget_lock_acquire_recursive>
 8006142:	bf00      	nop
 8006144:	20000362 	.word	0x20000362

08006148 <__sinit_lock_release>:
 8006148:	4801      	ldr	r0, [pc, #4]	; (8006150 <__sinit_lock_release+0x8>)
 800614a:	f000 b8a2 	b.w	8006292 <__retarget_lock_release_recursive>
 800614e:	bf00      	nop
 8006150:	20000362 	.word	0x20000362

08006154 <__sinit>:
 8006154:	b510      	push	{r4, lr}
 8006156:	4604      	mov	r4, r0
 8006158:	f7ff fff0 	bl	800613c <__sinit_lock_acquire>
 800615c:	69a3      	ldr	r3, [r4, #24]
 800615e:	b11b      	cbz	r3, 8006168 <__sinit+0x14>
 8006160:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006164:	f7ff bff0 	b.w	8006148 <__sinit_lock_release>
 8006168:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800616c:	6523      	str	r3, [r4, #80]	; 0x50
 800616e:	4b13      	ldr	r3, [pc, #76]	; (80061bc <__sinit+0x68>)
 8006170:	4a13      	ldr	r2, [pc, #76]	; (80061c0 <__sinit+0x6c>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	62a2      	str	r2, [r4, #40]	; 0x28
 8006176:	42a3      	cmp	r3, r4
 8006178:	bf08      	it	eq
 800617a:	2301      	moveq	r3, #1
 800617c:	4620      	mov	r0, r4
 800617e:	bf08      	it	eq
 8006180:	61a3      	streq	r3, [r4, #24]
 8006182:	f000 f81f 	bl	80061c4 <__sfp>
 8006186:	6060      	str	r0, [r4, #4]
 8006188:	4620      	mov	r0, r4
 800618a:	f000 f81b 	bl	80061c4 <__sfp>
 800618e:	60a0      	str	r0, [r4, #8]
 8006190:	4620      	mov	r0, r4
 8006192:	f000 f817 	bl	80061c4 <__sfp>
 8006196:	2200      	movs	r2, #0
 8006198:	2104      	movs	r1, #4
 800619a:	60e0      	str	r0, [r4, #12]
 800619c:	6860      	ldr	r0, [r4, #4]
 800619e:	f7ff ff81 	bl	80060a4 <std>
 80061a2:	2201      	movs	r2, #1
 80061a4:	2109      	movs	r1, #9
 80061a6:	68a0      	ldr	r0, [r4, #8]
 80061a8:	f7ff ff7c 	bl	80060a4 <std>
 80061ac:	2202      	movs	r2, #2
 80061ae:	2112      	movs	r1, #18
 80061b0:	68e0      	ldr	r0, [r4, #12]
 80061b2:	f7ff ff77 	bl	80060a4 <std>
 80061b6:	2301      	movs	r3, #1
 80061b8:	61a3      	str	r3, [r4, #24]
 80061ba:	e7d1      	b.n	8006160 <__sinit+0xc>
 80061bc:	0800659c 	.word	0x0800659c
 80061c0:	080060ed 	.word	0x080060ed

080061c4 <__sfp>:
 80061c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061c6:	4607      	mov	r7, r0
 80061c8:	f7ff ffac 	bl	8006124 <__sfp_lock_acquire>
 80061cc:	4b1e      	ldr	r3, [pc, #120]	; (8006248 <__sfp+0x84>)
 80061ce:	681e      	ldr	r6, [r3, #0]
 80061d0:	69b3      	ldr	r3, [r6, #24]
 80061d2:	b913      	cbnz	r3, 80061da <__sfp+0x16>
 80061d4:	4630      	mov	r0, r6
 80061d6:	f7ff ffbd 	bl	8006154 <__sinit>
 80061da:	3648      	adds	r6, #72	; 0x48
 80061dc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80061e0:	3b01      	subs	r3, #1
 80061e2:	d503      	bpl.n	80061ec <__sfp+0x28>
 80061e4:	6833      	ldr	r3, [r6, #0]
 80061e6:	b30b      	cbz	r3, 800622c <__sfp+0x68>
 80061e8:	6836      	ldr	r6, [r6, #0]
 80061ea:	e7f7      	b.n	80061dc <__sfp+0x18>
 80061ec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80061f0:	b9d5      	cbnz	r5, 8006228 <__sfp+0x64>
 80061f2:	4b16      	ldr	r3, [pc, #88]	; (800624c <__sfp+0x88>)
 80061f4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80061f8:	60e3      	str	r3, [r4, #12]
 80061fa:	6665      	str	r5, [r4, #100]	; 0x64
 80061fc:	f000 f847 	bl	800628e <__retarget_lock_init_recursive>
 8006200:	f7ff ff96 	bl	8006130 <__sfp_lock_release>
 8006204:	2208      	movs	r2, #8
 8006206:	4629      	mov	r1, r5
 8006208:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800620c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006210:	6025      	str	r5, [r4, #0]
 8006212:	61a5      	str	r5, [r4, #24]
 8006214:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006218:	f7fd faa6 	bl	8003768 <memset>
 800621c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006220:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006224:	4620      	mov	r0, r4
 8006226:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006228:	3468      	adds	r4, #104	; 0x68
 800622a:	e7d9      	b.n	80061e0 <__sfp+0x1c>
 800622c:	2104      	movs	r1, #4
 800622e:	4638      	mov	r0, r7
 8006230:	f7ff ff62 	bl	80060f8 <__sfmoreglue>
 8006234:	4604      	mov	r4, r0
 8006236:	6030      	str	r0, [r6, #0]
 8006238:	2800      	cmp	r0, #0
 800623a:	d1d5      	bne.n	80061e8 <__sfp+0x24>
 800623c:	f7ff ff78 	bl	8006130 <__sfp_lock_release>
 8006240:	230c      	movs	r3, #12
 8006242:	603b      	str	r3, [r7, #0]
 8006244:	e7ee      	b.n	8006224 <__sfp+0x60>
 8006246:	bf00      	nop
 8006248:	0800659c 	.word	0x0800659c
 800624c:	ffff0001 	.word	0xffff0001

08006250 <_fwalk_reent>:
 8006250:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006254:	4606      	mov	r6, r0
 8006256:	4688      	mov	r8, r1
 8006258:	2700      	movs	r7, #0
 800625a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800625e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006262:	f1b9 0901 	subs.w	r9, r9, #1
 8006266:	d505      	bpl.n	8006274 <_fwalk_reent+0x24>
 8006268:	6824      	ldr	r4, [r4, #0]
 800626a:	2c00      	cmp	r4, #0
 800626c:	d1f7      	bne.n	800625e <_fwalk_reent+0xe>
 800626e:	4638      	mov	r0, r7
 8006270:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006274:	89ab      	ldrh	r3, [r5, #12]
 8006276:	2b01      	cmp	r3, #1
 8006278:	d907      	bls.n	800628a <_fwalk_reent+0x3a>
 800627a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800627e:	3301      	adds	r3, #1
 8006280:	d003      	beq.n	800628a <_fwalk_reent+0x3a>
 8006282:	4629      	mov	r1, r5
 8006284:	4630      	mov	r0, r6
 8006286:	47c0      	blx	r8
 8006288:	4307      	orrs	r7, r0
 800628a:	3568      	adds	r5, #104	; 0x68
 800628c:	e7e9      	b.n	8006262 <_fwalk_reent+0x12>

0800628e <__retarget_lock_init_recursive>:
 800628e:	4770      	bx	lr

08006290 <__retarget_lock_acquire_recursive>:
 8006290:	4770      	bx	lr

08006292 <__retarget_lock_release_recursive>:
 8006292:	4770      	bx	lr

08006294 <__swhatbuf_r>:
 8006294:	b570      	push	{r4, r5, r6, lr}
 8006296:	460e      	mov	r6, r1
 8006298:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800629c:	4614      	mov	r4, r2
 800629e:	2900      	cmp	r1, #0
 80062a0:	461d      	mov	r5, r3
 80062a2:	b096      	sub	sp, #88	; 0x58
 80062a4:	da08      	bge.n	80062b8 <__swhatbuf_r+0x24>
 80062a6:	2200      	movs	r2, #0
 80062a8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80062ac:	602a      	str	r2, [r5, #0]
 80062ae:	061a      	lsls	r2, r3, #24
 80062b0:	d410      	bmi.n	80062d4 <__swhatbuf_r+0x40>
 80062b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80062b6:	e00e      	b.n	80062d6 <__swhatbuf_r+0x42>
 80062b8:	466a      	mov	r2, sp
 80062ba:	f000 f903 	bl	80064c4 <_fstat_r>
 80062be:	2800      	cmp	r0, #0
 80062c0:	dbf1      	blt.n	80062a6 <__swhatbuf_r+0x12>
 80062c2:	9a01      	ldr	r2, [sp, #4]
 80062c4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80062c8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80062cc:	425a      	negs	r2, r3
 80062ce:	415a      	adcs	r2, r3
 80062d0:	602a      	str	r2, [r5, #0]
 80062d2:	e7ee      	b.n	80062b2 <__swhatbuf_r+0x1e>
 80062d4:	2340      	movs	r3, #64	; 0x40
 80062d6:	2000      	movs	r0, #0
 80062d8:	6023      	str	r3, [r4, #0]
 80062da:	b016      	add	sp, #88	; 0x58
 80062dc:	bd70      	pop	{r4, r5, r6, pc}
	...

080062e0 <__smakebuf_r>:
 80062e0:	898b      	ldrh	r3, [r1, #12]
 80062e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80062e4:	079d      	lsls	r5, r3, #30
 80062e6:	4606      	mov	r6, r0
 80062e8:	460c      	mov	r4, r1
 80062ea:	d507      	bpl.n	80062fc <__smakebuf_r+0x1c>
 80062ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80062f0:	6023      	str	r3, [r4, #0]
 80062f2:	6123      	str	r3, [r4, #16]
 80062f4:	2301      	movs	r3, #1
 80062f6:	6163      	str	r3, [r4, #20]
 80062f8:	b002      	add	sp, #8
 80062fa:	bd70      	pop	{r4, r5, r6, pc}
 80062fc:	466a      	mov	r2, sp
 80062fe:	ab01      	add	r3, sp, #4
 8006300:	f7ff ffc8 	bl	8006294 <__swhatbuf_r>
 8006304:	9900      	ldr	r1, [sp, #0]
 8006306:	4605      	mov	r5, r0
 8006308:	4630      	mov	r0, r6
 800630a:	f7ff f969 	bl	80055e0 <_malloc_r>
 800630e:	b948      	cbnz	r0, 8006324 <__smakebuf_r+0x44>
 8006310:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006314:	059a      	lsls	r2, r3, #22
 8006316:	d4ef      	bmi.n	80062f8 <__smakebuf_r+0x18>
 8006318:	f023 0303 	bic.w	r3, r3, #3
 800631c:	f043 0302 	orr.w	r3, r3, #2
 8006320:	81a3      	strh	r3, [r4, #12]
 8006322:	e7e3      	b.n	80062ec <__smakebuf_r+0xc>
 8006324:	4b0d      	ldr	r3, [pc, #52]	; (800635c <__smakebuf_r+0x7c>)
 8006326:	62b3      	str	r3, [r6, #40]	; 0x28
 8006328:	89a3      	ldrh	r3, [r4, #12]
 800632a:	6020      	str	r0, [r4, #0]
 800632c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006330:	81a3      	strh	r3, [r4, #12]
 8006332:	9b00      	ldr	r3, [sp, #0]
 8006334:	6120      	str	r0, [r4, #16]
 8006336:	6163      	str	r3, [r4, #20]
 8006338:	9b01      	ldr	r3, [sp, #4]
 800633a:	b15b      	cbz	r3, 8006354 <__smakebuf_r+0x74>
 800633c:	4630      	mov	r0, r6
 800633e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006342:	f000 f8d1 	bl	80064e8 <_isatty_r>
 8006346:	b128      	cbz	r0, 8006354 <__smakebuf_r+0x74>
 8006348:	89a3      	ldrh	r3, [r4, #12]
 800634a:	f023 0303 	bic.w	r3, r3, #3
 800634e:	f043 0301 	orr.w	r3, r3, #1
 8006352:	81a3      	strh	r3, [r4, #12]
 8006354:	89a0      	ldrh	r0, [r4, #12]
 8006356:	4305      	orrs	r5, r0
 8006358:	81a5      	strh	r5, [r4, #12]
 800635a:	e7cd      	b.n	80062f8 <__smakebuf_r+0x18>
 800635c:	080060ed 	.word	0x080060ed

08006360 <_malloc_usable_size_r>:
 8006360:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006364:	1f18      	subs	r0, r3, #4
 8006366:	2b00      	cmp	r3, #0
 8006368:	bfbc      	itt	lt
 800636a:	580b      	ldrlt	r3, [r1, r0]
 800636c:	18c0      	addlt	r0, r0, r3
 800636e:	4770      	bx	lr

08006370 <_raise_r>:
 8006370:	291f      	cmp	r1, #31
 8006372:	b538      	push	{r3, r4, r5, lr}
 8006374:	4604      	mov	r4, r0
 8006376:	460d      	mov	r5, r1
 8006378:	d904      	bls.n	8006384 <_raise_r+0x14>
 800637a:	2316      	movs	r3, #22
 800637c:	6003      	str	r3, [r0, #0]
 800637e:	f04f 30ff 	mov.w	r0, #4294967295
 8006382:	bd38      	pop	{r3, r4, r5, pc}
 8006384:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006386:	b112      	cbz	r2, 800638e <_raise_r+0x1e>
 8006388:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800638c:	b94b      	cbnz	r3, 80063a2 <_raise_r+0x32>
 800638e:	4620      	mov	r0, r4
 8006390:	f000 f830 	bl	80063f4 <_getpid_r>
 8006394:	462a      	mov	r2, r5
 8006396:	4601      	mov	r1, r0
 8006398:	4620      	mov	r0, r4
 800639a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800639e:	f000 b817 	b.w	80063d0 <_kill_r>
 80063a2:	2b01      	cmp	r3, #1
 80063a4:	d00a      	beq.n	80063bc <_raise_r+0x4c>
 80063a6:	1c59      	adds	r1, r3, #1
 80063a8:	d103      	bne.n	80063b2 <_raise_r+0x42>
 80063aa:	2316      	movs	r3, #22
 80063ac:	6003      	str	r3, [r0, #0]
 80063ae:	2001      	movs	r0, #1
 80063b0:	e7e7      	b.n	8006382 <_raise_r+0x12>
 80063b2:	2400      	movs	r4, #0
 80063b4:	4628      	mov	r0, r5
 80063b6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80063ba:	4798      	blx	r3
 80063bc:	2000      	movs	r0, #0
 80063be:	e7e0      	b.n	8006382 <_raise_r+0x12>

080063c0 <raise>:
 80063c0:	4b02      	ldr	r3, [pc, #8]	; (80063cc <raise+0xc>)
 80063c2:	4601      	mov	r1, r0
 80063c4:	6818      	ldr	r0, [r3, #0]
 80063c6:	f7ff bfd3 	b.w	8006370 <_raise_r>
 80063ca:	bf00      	nop
 80063cc:	2000000c 	.word	0x2000000c

080063d0 <_kill_r>:
 80063d0:	b538      	push	{r3, r4, r5, lr}
 80063d2:	2300      	movs	r3, #0
 80063d4:	4d06      	ldr	r5, [pc, #24]	; (80063f0 <_kill_r+0x20>)
 80063d6:	4604      	mov	r4, r0
 80063d8:	4608      	mov	r0, r1
 80063da:	4611      	mov	r1, r2
 80063dc:	602b      	str	r3, [r5, #0]
 80063de:	f7fa ff4a 	bl	8001276 <_kill>
 80063e2:	1c43      	adds	r3, r0, #1
 80063e4:	d102      	bne.n	80063ec <_kill_r+0x1c>
 80063e6:	682b      	ldr	r3, [r5, #0]
 80063e8:	b103      	cbz	r3, 80063ec <_kill_r+0x1c>
 80063ea:	6023      	str	r3, [r4, #0]
 80063ec:	bd38      	pop	{r3, r4, r5, pc}
 80063ee:	bf00      	nop
 80063f0:	2000035c 	.word	0x2000035c

080063f4 <_getpid_r>:
 80063f4:	f7fa bf38 	b.w	8001268 <_getpid>

080063f8 <__sread>:
 80063f8:	b510      	push	{r4, lr}
 80063fa:	460c      	mov	r4, r1
 80063fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006400:	f000 f894 	bl	800652c <_read_r>
 8006404:	2800      	cmp	r0, #0
 8006406:	bfab      	itete	ge
 8006408:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800640a:	89a3      	ldrhlt	r3, [r4, #12]
 800640c:	181b      	addge	r3, r3, r0
 800640e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006412:	bfac      	ite	ge
 8006414:	6563      	strge	r3, [r4, #84]	; 0x54
 8006416:	81a3      	strhlt	r3, [r4, #12]
 8006418:	bd10      	pop	{r4, pc}

0800641a <__swrite>:
 800641a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800641e:	461f      	mov	r7, r3
 8006420:	898b      	ldrh	r3, [r1, #12]
 8006422:	4605      	mov	r5, r0
 8006424:	05db      	lsls	r3, r3, #23
 8006426:	460c      	mov	r4, r1
 8006428:	4616      	mov	r6, r2
 800642a:	d505      	bpl.n	8006438 <__swrite+0x1e>
 800642c:	2302      	movs	r3, #2
 800642e:	2200      	movs	r2, #0
 8006430:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006434:	f000 f868 	bl	8006508 <_lseek_r>
 8006438:	89a3      	ldrh	r3, [r4, #12]
 800643a:	4632      	mov	r2, r6
 800643c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006440:	81a3      	strh	r3, [r4, #12]
 8006442:	4628      	mov	r0, r5
 8006444:	463b      	mov	r3, r7
 8006446:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800644a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800644e:	f000 b817 	b.w	8006480 <_write_r>

08006452 <__sseek>:
 8006452:	b510      	push	{r4, lr}
 8006454:	460c      	mov	r4, r1
 8006456:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800645a:	f000 f855 	bl	8006508 <_lseek_r>
 800645e:	1c43      	adds	r3, r0, #1
 8006460:	89a3      	ldrh	r3, [r4, #12]
 8006462:	bf15      	itete	ne
 8006464:	6560      	strne	r0, [r4, #84]	; 0x54
 8006466:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800646a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800646e:	81a3      	strheq	r3, [r4, #12]
 8006470:	bf18      	it	ne
 8006472:	81a3      	strhne	r3, [r4, #12]
 8006474:	bd10      	pop	{r4, pc}

08006476 <__sclose>:
 8006476:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800647a:	f000 b813 	b.w	80064a4 <_close_r>
	...

08006480 <_write_r>:
 8006480:	b538      	push	{r3, r4, r5, lr}
 8006482:	4604      	mov	r4, r0
 8006484:	4608      	mov	r0, r1
 8006486:	4611      	mov	r1, r2
 8006488:	2200      	movs	r2, #0
 800648a:	4d05      	ldr	r5, [pc, #20]	; (80064a0 <_write_r+0x20>)
 800648c:	602a      	str	r2, [r5, #0]
 800648e:	461a      	mov	r2, r3
 8006490:	f7fa ff28 	bl	80012e4 <_write>
 8006494:	1c43      	adds	r3, r0, #1
 8006496:	d102      	bne.n	800649e <_write_r+0x1e>
 8006498:	682b      	ldr	r3, [r5, #0]
 800649a:	b103      	cbz	r3, 800649e <_write_r+0x1e>
 800649c:	6023      	str	r3, [r4, #0]
 800649e:	bd38      	pop	{r3, r4, r5, pc}
 80064a0:	2000035c 	.word	0x2000035c

080064a4 <_close_r>:
 80064a4:	b538      	push	{r3, r4, r5, lr}
 80064a6:	2300      	movs	r3, #0
 80064a8:	4d05      	ldr	r5, [pc, #20]	; (80064c0 <_close_r+0x1c>)
 80064aa:	4604      	mov	r4, r0
 80064ac:	4608      	mov	r0, r1
 80064ae:	602b      	str	r3, [r5, #0]
 80064b0:	f7fa ff34 	bl	800131c <_close>
 80064b4:	1c43      	adds	r3, r0, #1
 80064b6:	d102      	bne.n	80064be <_close_r+0x1a>
 80064b8:	682b      	ldr	r3, [r5, #0]
 80064ba:	b103      	cbz	r3, 80064be <_close_r+0x1a>
 80064bc:	6023      	str	r3, [r4, #0]
 80064be:	bd38      	pop	{r3, r4, r5, pc}
 80064c0:	2000035c 	.word	0x2000035c

080064c4 <_fstat_r>:
 80064c4:	b538      	push	{r3, r4, r5, lr}
 80064c6:	2300      	movs	r3, #0
 80064c8:	4d06      	ldr	r5, [pc, #24]	; (80064e4 <_fstat_r+0x20>)
 80064ca:	4604      	mov	r4, r0
 80064cc:	4608      	mov	r0, r1
 80064ce:	4611      	mov	r1, r2
 80064d0:	602b      	str	r3, [r5, #0]
 80064d2:	f7fa ff2e 	bl	8001332 <_fstat>
 80064d6:	1c43      	adds	r3, r0, #1
 80064d8:	d102      	bne.n	80064e0 <_fstat_r+0x1c>
 80064da:	682b      	ldr	r3, [r5, #0]
 80064dc:	b103      	cbz	r3, 80064e0 <_fstat_r+0x1c>
 80064de:	6023      	str	r3, [r4, #0]
 80064e0:	bd38      	pop	{r3, r4, r5, pc}
 80064e2:	bf00      	nop
 80064e4:	2000035c 	.word	0x2000035c

080064e8 <_isatty_r>:
 80064e8:	b538      	push	{r3, r4, r5, lr}
 80064ea:	2300      	movs	r3, #0
 80064ec:	4d05      	ldr	r5, [pc, #20]	; (8006504 <_isatty_r+0x1c>)
 80064ee:	4604      	mov	r4, r0
 80064f0:	4608      	mov	r0, r1
 80064f2:	602b      	str	r3, [r5, #0]
 80064f4:	f7fa ff2c 	bl	8001350 <_isatty>
 80064f8:	1c43      	adds	r3, r0, #1
 80064fa:	d102      	bne.n	8006502 <_isatty_r+0x1a>
 80064fc:	682b      	ldr	r3, [r5, #0]
 80064fe:	b103      	cbz	r3, 8006502 <_isatty_r+0x1a>
 8006500:	6023      	str	r3, [r4, #0]
 8006502:	bd38      	pop	{r3, r4, r5, pc}
 8006504:	2000035c 	.word	0x2000035c

08006508 <_lseek_r>:
 8006508:	b538      	push	{r3, r4, r5, lr}
 800650a:	4604      	mov	r4, r0
 800650c:	4608      	mov	r0, r1
 800650e:	4611      	mov	r1, r2
 8006510:	2200      	movs	r2, #0
 8006512:	4d05      	ldr	r5, [pc, #20]	; (8006528 <_lseek_r+0x20>)
 8006514:	602a      	str	r2, [r5, #0]
 8006516:	461a      	mov	r2, r3
 8006518:	f7fa ff24 	bl	8001364 <_lseek>
 800651c:	1c43      	adds	r3, r0, #1
 800651e:	d102      	bne.n	8006526 <_lseek_r+0x1e>
 8006520:	682b      	ldr	r3, [r5, #0]
 8006522:	b103      	cbz	r3, 8006526 <_lseek_r+0x1e>
 8006524:	6023      	str	r3, [r4, #0]
 8006526:	bd38      	pop	{r3, r4, r5, pc}
 8006528:	2000035c 	.word	0x2000035c

0800652c <_read_r>:
 800652c:	b538      	push	{r3, r4, r5, lr}
 800652e:	4604      	mov	r4, r0
 8006530:	4608      	mov	r0, r1
 8006532:	4611      	mov	r1, r2
 8006534:	2200      	movs	r2, #0
 8006536:	4d05      	ldr	r5, [pc, #20]	; (800654c <_read_r+0x20>)
 8006538:	602a      	str	r2, [r5, #0]
 800653a:	461a      	mov	r2, r3
 800653c:	f7fa feb5 	bl	80012aa <_read>
 8006540:	1c43      	adds	r3, r0, #1
 8006542:	d102      	bne.n	800654a <_read_r+0x1e>
 8006544:	682b      	ldr	r3, [r5, #0]
 8006546:	b103      	cbz	r3, 800654a <_read_r+0x1e>
 8006548:	6023      	str	r3, [r4, #0]
 800654a:	bd38      	pop	{r3, r4, r5, pc}
 800654c:	2000035c 	.word	0x2000035c

08006550 <_init>:
 8006550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006552:	bf00      	nop
 8006554:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006556:	bc08      	pop	{r3}
 8006558:	469e      	mov	lr, r3
 800655a:	4770      	bx	lr

0800655c <_fini>:
 800655c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800655e:	bf00      	nop
 8006560:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006562:	bc08      	pop	{r3}
 8006564:	469e      	mov	lr, r3
 8006566:	4770      	bx	lr
