
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 8.02

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.51 source latency ram[11][1]$_DFFE_PP_/CLK ^
  -0.53 target latency q_a[1]$_DFF_P_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: data_a[4] (input port clocked by core_clock)
Endpoint: ram[8][4]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.03    0.00    0.00    0.20 v data_a[4] (in)
                                         data_a[4] (net)
                  0.00    0.00    0.20 v input12/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     7    0.19    0.11    0.14    0.34 v input12/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net12 (net)
                  0.14    0.03    0.38 v _899_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.21    0.59 v _899_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _132_ (net)
                  0.07    0.00    0.59 v ram[8][4]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.59   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.19    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.07    0.03    0.03 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.97    0.36    0.30    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.36    0.03    0.35 ^ clkbuf_4_10_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.10    0.07    0.18    0.53 ^ clkbuf_4_10_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.53 ^ ram[8][4]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.53   clock reconvergence pessimism
                          0.08    0.61   library hold time
                                  0.61   data required time
-----------------------------------------------------------------------------
                                  0.61   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                 -0.02   slack (VIOLATED)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: q_a[0]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: q_a[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.19    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.07    0.03    0.03 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.97    0.36    0.30    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.36    0.01    0.34 ^ clkbuf_4_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    15    0.11    0.08    0.18    0.52 ^ clkbuf_4_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_7_0_clk (net)
                  0.08    0.00    0.52 ^ q_a[0]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     1    0.17    0.18    0.49    1.01 v q_a[0]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         net26 (net)
                  0.20    0.03    1.04 v output26/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.74    1.78 v output26/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         q_a[0] (net)
                  0.14    0.00    1.78 v q_a[0] (out)
                                  1.78   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.78   data arrival time
-----------------------------------------------------------------------------
                                  8.02   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: q_a[0]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: q_a[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.19    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.07    0.03    0.03 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.97    0.36    0.30    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.36    0.01    0.34 ^ clkbuf_4_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    15    0.11    0.08    0.18    0.52 ^ clkbuf_4_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_7_0_clk (net)
                  0.08    0.00    0.52 ^ q_a[0]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     1    0.17    0.18    0.49    1.01 v q_a[0]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         net26 (net)
                  0.20    0.03    1.04 v output26/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.74    1.78 v output26/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         q_a[0] (net)
                  0.14    0.00    1.78 v q_a[0] (out)
                                  1.78   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.78   data arrival time
-----------------------------------------------------------------------------
                                  8.02   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
2.256338357925415

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8058

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.5014087557792664

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.5307999849319458

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9446

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 16

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: ram[7][2]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: q_b[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.32    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    0.52 ^ clkbuf_4_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.52 ^ ram[7][2]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.40    0.92 v ram[7][2]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.34    1.26 v _490_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
   0.25    1.51 ^ _492_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
   0.08    1.60 v _496_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.00    1.60 v q_b[2]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
           1.60   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.32   10.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20   10.52 ^ clkbuf_4_11_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.53 ^ q_b[2]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.00   10.53   clock reconvergence pessimism
  -0.10   10.42   library setup time
          10.42   data required time
---------------------------------------------------------
          10.42   data required time
          -1.60   data arrival time
---------------------------------------------------------
           8.82   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: ram[3][3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ram[3][3]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.32    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    0.52 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.52 ^ ram[3][3]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.37    0.88 ^ ram[3][3]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.16    1.05 ^ _805_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.15    1.20 ^ _806_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.20 ^ ram[3][3]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.20   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.32    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    0.52 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.52 ^ ram[3][3]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.52   clock reconvergence pessimism
   0.02    0.54   library hold time
           0.54   data required time
---------------------------------------------------------
           0.54   data required time
          -1.20   data arrival time
---------------------------------------------------------
           0.66   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.5121

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.5292

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1.7784

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
8.0216

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
451.057130

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.98e-02   4.17e-03   8.53e-08   2.40e-02  31.3%
Combinational          1.81e-02   5.62e-03   1.63e-07   2.37e-02  31.0%
Clock                  2.10e-02   7.94e-03   3.27e-06   2.89e-02  37.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.88e-02   1.77e-02   3.51e-06   7.66e-02 100.0%
                          76.8%      23.1%       0.0%
