--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml tekst_scroll.twx tekst_scroll.ncd -o tekst_scroll.twr
tekst_scroll.pcf -ucf ports.ucf

Design file:              tekst_scroll.ncd
Physical constraint file: tekst_scroll.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
faster      |   19.265(R)|   -1.714(R)|clk_BUFGP         |   0.000|
longer      |   15.274(R)|   -0.558(R)|clk_BUFGP         |   0.000|
pause       |   17.217(R)|   -0.307(R)|clk_BUFGP         |   0.000|
reverse     |    8.367(R)|   -0.106(R)|clk_BUFGP         |   0.000|
shorter     |   13.791(R)|   -0.121(R)|clk_BUFGP         |   0.000|
slower      |   15.016(R)|   -0.329(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
out_ans<0>  |    7.410(R)|clk_BUFGP         |   0.000|
out_ans<1>  |    8.304(R)|clk_BUFGP         |   0.000|
out_ans<2>  |    7.815(R)|clk_BUFGP         |   0.000|
out_ans<3>  |    7.819(R)|clk_BUFGP         |   0.000|
out_digit<0>|    9.071(R)|clk_BUFGP         |   0.000|
out_digit<1>|    8.171(R)|clk_BUFGP         |   0.000|
out_digit<2>|    7.278(R)|clk_BUFGP         |   0.000|
out_digit<3>|    8.483(R)|clk_BUFGP         |   0.000|
out_digit<4>|    8.876(R)|clk_BUFGP         |   0.000|
out_digit<5>|    9.143(R)|clk_BUFGP         |   0.000|
out_digit<6>|    7.871(R)|clk_BUFGP         |   0.000|
out_digit<7>|    8.145(R)|clk_BUFGP         |   0.000|
reverse_out |    9.872(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   18.509|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
pause          |pause_out      |    5.437|
pause          |reverse_out    |    7.967|
reverse        |reverse_out    |    7.846|
---------------+---------------+---------+


Analysis completed Fri Feb 10 21:27:01 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 187 MB



