// Tests zsim APIs.

sys = {
    lineSize = 64;
	frequency = 2600
    cores = {
        core = {
			type = "Timing";
            cores = 16;
            dcache = "l1d";
            icache = "l1i";
        };
    };

    caches = {
        l1d = {
            caches = 16;
            size = 32768;
			array = {
				type = "SetAssoc";
				ways = 8;
			};
			latency = 4;
        };

        l1i = {
            caches = 16;
            size = 32768;
			array = {
				type = "SetAssoc";
				ways = 8;
			};
			latency = 3;
        };

        l2 = {
			caches = 16;
            size = 262144;
			latency = 7;
			array = {
				type = "SetAssoc";
				ways = 8;
			};
			children = "l1i|l1d";
        };

		l3 = {
			caches = 1;
			banks = 16;  // banks i dont know to set >> kkm <<
			size = 20971520;
			array = {
				type = "SetAssoc";
				hash = "H3";
				ways = 20;
			};
			children = "l2";
		};
    };

	mem = {
		type = "Simple";
	};
};

sim = {
	phaseLength = 10000;
	printHierarchy = true;
};

process0 = {
    command = "python3 ./app/BASIC/conv_script_10/conv_hvy.py";
};

