0.6
2018.2
Jun 14 2018
20:41:02
F:/ppi 2/PPI/PPI.sim/sim_1/behav/xsim/glbl.v,1544127145,verilog,,,,glbl,,,,,,,,
F:/ppi 2/PPI/PPI.srcs/sources_1/new/PPI.v,1544127784,verilog,,,,DataBusBuffer;DataBusBuffer_tb;PPI;PPI_tb;PortA;PortA_tb;PortB;PortB_tb;PortLC;PortLC_tb;PortUC;PortUC_tb,,,,,,,,
