/**
 * Copyright (c) Huawei Technologies Co., Ltd. 2026. All rights reserved.
 *
 * You can use this software according to the terms and conditions of the Mulan PSL v2.
 * You may obtain a copy of Mulan PSL v2 at:
 *          http://license.coscl.org.cn/MulanPSL2
 * THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
 * EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
 * MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
 * See the Mulan PSL v2 for more details.
 */
/*!
 * \file COMPRESSOR_tiling_datay.h
 * \brief
 */

#ifndef COMPRESSOR_TILING_DATA_H
#define COMPRESSOR_TILING_DATA_H
#include <cstdint>
#include "kernel_tiling/kernel_tiling.h"

const uint32_t CMP_MAX_AIC_CORE_NUM = 26; // 25 + 1 保证数组8字节对齐

namespace optiling {
    // 1. 基础参数结构体
    struct CompressorBaseParams {   
        uint32_t batchSize = 0;             // bastch size（批大小）
        uint32_t seqSize = 0;               // sequence size（kvs大小）  
        uint32_t hiddenSize = 0;            // hidden size（隐藏层大小）
        uint32_t tokenSize = 0;             // token size = batchSize * seqSize(token总数：批大小x序列1长度)
        uint32_t headDim = 0;               // head size of kv
        uint32_t ropeHeadDim = 64;          // dim size per rope head 64（单个带RoPE头的维度）
        uint32_t csSize = 0;                // Compress sequence len
        uint32_t cmpRatio = 4;              // Compress ratio
        uint32_t cgSize = 0;                // Compress group size
        float normEps = 1e-6;               // RMSNorm eps
        float reciprocalD = 0;              // 1分之D
        uint32_t usedCoreNum = 0;           // 使用核数
        uint32_t nSize = 0;                 // 控制v2积攒的轮数
        uint64_t stateCacheStrideDim0 = 0;  // stateCache第0维的stride
    };

    struct CompressorPageAttentionParams {
        uint32_t blockNum = 0;
        uint32_t blockSize = 1;
        uint32_t maxBlockNumPerBatch = 1;
    };

    struct CompressorInnerSplitParams {
        uint32_t mBaseSize;
        uint32_t dBaseSize;
    };

    struct CompressorWorkspaceParams {
        uint32_t mm1KvResSize;
        uint32_t mm1ScoreResSize;
        uint32_t vec1ResSize;
        uint32_t vec1TailCacheSize;
        uint32_t dbWorkspaceRatio = 1;
    };

    struct CompressorTilingData {
        CompressorBaseParams baseParams;
        CompressorPageAttentionParams pageAttentionParams;
        CompressorInnerSplitParams innerSplitParams;
        CompressorWorkspaceParams workspaceParams;
    };
} // optiling

#endif  // COMPRESSOR_TILING_DATA_H