Analysis & Synthesis report for top
Mon Sep 04 20:27:17 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |top|data_ctrl:data_ctrl_inst|uart_tx:uart_tx_inst|cstate
 10. State Machine - |top|data_ctrl:data_ctrl_inst|uart_rx:uart_rx_inst|cstate
 11. State Machine - |top|ds18b20_ctrl:ds18b20_ctrl_inst|cstate
 12. State Machine - |top|ds18b20_ctrl:ds18b20_ctrl_inst|one_wire:one_wire_inst|cmd_r
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Parameter Settings for User Entity Instance: ds18b20_ctrl:ds18b20_ctrl_inst
 19. Parameter Settings for User Entity Instance: ds18b20_ctrl:ds18b20_ctrl_inst|one_wire:one_wire_inst
 20. Parameter Settings for User Entity Instance: seg_driver:seg_driver_inst
 21. Parameter Settings for User Entity Instance: data_ctrl:data_ctrl_inst
 22. Parameter Settings for User Entity Instance: data_ctrl:data_ctrl_inst|uart_rx:uart_rx_inst
 23. Parameter Settings for User Entity Instance: data_ctrl:data_ctrl_inst|uart_tx:uart_tx_inst
 24. Parameter Settings for User Entity Instance: HC595_Driver:u_HC595_Driver
 25. Parameter Settings for Inferred Entity Instance: data_ctrl:data_ctrl_inst|lpm_divide:Div0
 26. Parameter Settings for Inferred Entity Instance: data_ctrl:data_ctrl_inst|lpm_divide:Mod4
 27. Parameter Settings for Inferred Entity Instance: data_ctrl:data_ctrl_inst|lpm_divide:Div2
 28. Parameter Settings for Inferred Entity Instance: data_ctrl:data_ctrl_inst|lpm_divide:Mod1
 29. Parameter Settings for Inferred Entity Instance: data_ctrl:data_ctrl_inst|lpm_divide:Div1
 30. Parameter Settings for Inferred Entity Instance: data_ctrl:data_ctrl_inst|lpm_divide:Mod0
 31. Parameter Settings for Inferred Entity Instance: data_ctrl:data_ctrl_inst|lpm_divide:Div3
 32. Parameter Settings for Inferred Entity Instance: data_ctrl:data_ctrl_inst|lpm_divide:Mod2
 33. Parameter Settings for Inferred Entity Instance: data_ctrl:data_ctrl_inst|lpm_divide:Div4
 34. Parameter Settings for Inferred Entity Instance: data_ctrl:data_ctrl_inst|lpm_divide:Mod3
 35. Parameter Settings for Inferred Entity Instance: seg_driver:seg_driver_inst|lpm_divide:Div0
 36. Parameter Settings for Inferred Entity Instance: seg_driver:seg_driver_inst|lpm_divide:Mod1
 37. Parameter Settings for Inferred Entity Instance: seg_driver:seg_driver_inst|lpm_divide:Mod0
 38. Parameter Settings for Inferred Entity Instance: seg_driver:seg_driver_inst|lpm_divide:Div2
 39. Parameter Settings for Inferred Entity Instance: seg_driver:seg_driver_inst|lpm_divide:Mod3
 40. Parameter Settings for Inferred Entity Instance: seg_driver:seg_driver_inst|lpm_divide:Div1
 41. Parameter Settings for Inferred Entity Instance: seg_driver:seg_driver_inst|lpm_divide:Mod2
 42. Parameter Settings for Inferred Entity Instance: seg_driver:seg_driver_inst|lpm_divide:Div3
 43. Parameter Settings for Inferred Entity Instance: seg_driver:seg_driver_inst|lpm_divide:Mod4
 44. Parameter Settings for Inferred Entity Instance: seg_driver:seg_driver_inst|lpm_divide:Div4
 45. Parameter Settings for Inferred Entity Instance: ds18b20_ctrl:ds18b20_ctrl_inst|lpm_mult:Mult1
 46. Parameter Settings for Inferred Entity Instance: ds18b20_ctrl:ds18b20_ctrl_inst|lpm_mult:Mult0
 47. lpm_mult Parameter Settings by Entity Instance
 48. Port Connectivity Checks: "HC595_Driver:u_HC595_Driver"
 49. Port Connectivity Checks: "data_ctrl:data_ctrl_inst|uart_tx:uart_tx_inst"
 50. Port Connectivity Checks: "data_ctrl:data_ctrl_inst|uart_rx:uart_rx_inst"
 51. Port Connectivity Checks: "ds18b20_ctrl:ds18b20_ctrl_inst|one_wire:one_wire_inst"
 52. Post-Synthesis Netlist Statistics for Top Partition
 53. Elapsed Time Per Partition
 54. Analysis & Synthesis Messages
 55. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Sep 04 20:27:17 2023           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; top                                             ;
; Top-level Entity Name              ; top                                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 6,810                                           ;
;     Total combinational functions  ; 6,749                                           ;
;     Dedicated logic registers      ; 416                                             ;
; Total registers                    ; 416                                             ;
; Total pins                         ; 8                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 4                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; top                ; top                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-10        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; ../rtl/uart_rx.v                 ; yes             ; User Verilog HDL File        ; D:/FPGA_verilog_training_core/ds18b20_tx/rtl/uart_rx.v                     ;         ;
; ../rtl/uart_tx.v                 ; yes             ; User Verilog HDL File        ; D:/FPGA_verilog_training_core/ds18b20_tx/rtl/uart_tx.v                     ;         ;
; ../rtl/top.v                     ; yes             ; User Verilog HDL File        ; D:/FPGA_verilog_training_core/ds18b20_tx/rtl/top.v                         ;         ;
; ../rtl/seg_driver.v              ; yes             ; User Verilog HDL File        ; D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v                  ;         ;
; ../rtl/one_wire.v                ; yes             ; User Verilog HDL File        ; D:/FPGA_verilog_training_core/ds18b20_tx/rtl/one_wire.v                    ;         ;
; ../rtl/HC595_Driver.v            ; yes             ; User Verilog HDL File        ; D:/FPGA_verilog_training_core/ds18b20_tx/rtl/HC595_Driver.v                ;         ;
; ../rtl/ds18b20_ctrl.v            ; yes             ; User Verilog HDL File        ; D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v                ;         ;
; ../rtl/data_ctrl.v               ; yes             ; User Verilog HDL File        ; D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v                   ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; d:/intelfpga/18.1a/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; d:/intelfpga/18.1a/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; d:/intelfpga/18.1a/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; d:/intelfpga/18.1a/quartus/libraries/megafunctions/aglobal181.inc          ;         ;
; db/lpm_divide_mkm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/lpm_divide_mkm.tdf         ;         ;
; db/sign_div_unsign_enh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/sign_div_unsign_enh.tdf    ;         ;
; db/alt_u_div_gaf.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_gaf.tdf          ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/add_sub_7pc.tdf            ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/add_sub_8pc.tdf            ;         ;
; db/lpm_divide_5bm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/lpm_divide_5bm.tdf         ;         ;
; db/sign_div_unsign_qlh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/sign_div_unsign_qlh.tdf    ;         ;
; db/alt_u_div_87f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf          ;         ;
; db/lpm_divide_fkm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/lpm_divide_fkm.tdf         ;         ;
; db/sign_div_unsign_7nh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/sign_div_unsign_7nh.tdf    ;         ;
; db/alt_u_div_2af.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_2af.tdf          ;         ;
; db/lpm_divide_jkm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/lpm_divide_jkm.tdf         ;         ;
; db/sign_div_unsign_bnh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/sign_div_unsign_bnh.tdf    ;         ;
; db/alt_u_div_aaf.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_aaf.tdf          ;         ;
; db/lpm_divide_5jm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/lpm_divide_5jm.tdf         ;         ;
; db/sign_div_unsign_tlh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/sign_div_unsign_tlh.tdf    ;         ;
; db/alt_u_div_e7f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_e7f.tdf          ;         ;
; db/lpm_divide_2jm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/lpm_divide_2jm.tdf         ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; d:/intelfpga/18.1a/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/intelfpga/18.1a/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; d:/intelfpga/18.1a/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/intelfpga/18.1a/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/intelfpga/18.1a/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/mult_ngt.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/mult_ngt.tdf               ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; d:/intelfpga/18.1a/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; d:/intelfpga/18.1a/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; d:/intelfpga/18.1a/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; d:/intelfpga/18.1a/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; d:/intelfpga/18.1a/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; d:/intelfpga/18.1a/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; d:/intelfpga/18.1a/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; d:/intelfpga/18.1a/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; d:/intelfpga/18.1a/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; d:/intelfpga/18.1a/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; d:/intelfpga/18.1a/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; d:/intelfpga/18.1a/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; d:/intelfpga/18.1a/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; d:/intelfpga/18.1a/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_ngh.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/add_sub_ngh.tdf            ;         ;
; db/add_sub_rgh.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/add_sub_rgh.tdf            ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; d:/intelfpga/18.1a/quartus/libraries/megafunctions/altshift.tdf            ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 6,810     ;
;                                             ;           ;
; Total combinational functions               ; 6749      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1585      ;
;     -- 3 input functions                    ; 1835      ;
;     -- <=2 input functions                  ; 3329      ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 4711      ;
;     -- arithmetic mode                      ; 2038      ;
;                                             ;           ;
; Total registers                             ; 416       ;
;     -- Dedicated logic registers            ; 416       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 8         ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 4         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 416       ;
; Total fan-out                               ; 19284     ;
; Average fan-out                             ; 2.68      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                   ; Entity Name         ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |top                                           ; 6749 (0)            ; 416 (0)                   ; 0           ; 4            ; 0       ; 2         ; 8    ; 0            ; |top                                                                                                                                  ; top                 ; work         ;
;    |HC595_Driver:u_HC595_Driver|               ; 44 (44)             ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|HC595_Driver:u_HC595_Driver                                                                                                      ; HC595_Driver        ; work         ;
;    |data_ctrl:data_ctrl_inst|                  ; 3294 (155)          ; 167 (80)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst                                                                                                         ; data_ctrl           ; work         ;
;       |lpm_divide:Div0|                        ; 399 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Div0                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_mkm:auto_generated|       ; 399 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Div0|lpm_divide_mkm:auto_generated                                                           ; lpm_divide_mkm      ; work         ;
;             |sign_div_unsign_enh:divider|      ; 399 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_enh:divider                               ; sign_div_unsign_enh ; work         ;
;                |alt_u_div_gaf:divider|         ; 399 (399)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_gaf:divider         ; alt_u_div_gaf       ; work         ;
;       |lpm_divide:Div1|                        ; 466 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Div1                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_jkm:auto_generated|       ; 466 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated                                                           ; lpm_divide_jkm      ; work         ;
;             |sign_div_unsign_bnh:divider|      ; 466 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider                               ; sign_div_unsign_bnh ; work         ;
;                |alt_u_div_aaf:divider|         ; 466 (466)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider         ; alt_u_div_aaf       ; work         ;
;       |lpm_divide:Div2|                        ; 422 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Div2                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_fkm:auto_generated|       ; 422 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Div2|lpm_divide_fkm:auto_generated                                                           ; lpm_divide_fkm      ; work         ;
;             |sign_div_unsign_7nh:divider|      ; 422 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider                               ; sign_div_unsign_7nh ; work         ;
;                |alt_u_div_2af:divider|         ; 422 (422)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider         ; alt_u_div_2af       ; work         ;
;       |lpm_divide:Div3|                        ; 399 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Div3                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_5jm:auto_generated|       ; 399 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Div3|lpm_divide_5jm:auto_generated                                                           ; lpm_divide_5jm      ; work         ;
;             |sign_div_unsign_tlh:divider|      ; 399 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Div3|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider                               ; sign_div_unsign_tlh ; work         ;
;                |alt_u_div_e7f:divider|         ; 399 (399)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Div3|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider         ; alt_u_div_e7f       ; work         ;
;       |lpm_divide:Div4|                        ; 277 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Div4                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_2jm:auto_generated|       ; 277 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Div4|lpm_divide_2jm:auto_generated                                                           ; lpm_divide_2jm      ; work         ;
;             |sign_div_unsign_qlh:divider|      ; 277 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Div4|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider                               ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_87f:divider|         ; 277 (277)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Div4|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider         ; alt_u_div_87f       ; work         ;
;       |lpm_divide:Mod0|                        ; 120 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Mod0                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_5bm:auto_generated|       ; 120 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Mod0|lpm_divide_5bm:auto_generated                                                           ; lpm_divide_5bm      ; work         ;
;             |sign_div_unsign_qlh:divider|      ; 120 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                               ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_87f:divider|         ; 120 (120)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider         ; alt_u_div_87f       ; work         ;
;       |lpm_divide:Mod1|                        ; 173 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Mod1                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_5bm:auto_generated|       ; 173 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated                                                           ; lpm_divide_5bm      ; work         ;
;             |sign_div_unsign_qlh:divider|      ; 173 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                               ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_87f:divider|         ; 173 (173)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider         ; alt_u_div_87f       ; work         ;
;       |lpm_divide:Mod2|                        ; 216 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Mod2                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_5bm:auto_generated|       ; 216 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Mod2|lpm_divide_5bm:auto_generated                                                           ; lpm_divide_5bm      ; work         ;
;             |sign_div_unsign_qlh:divider|      ; 216 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                               ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_87f:divider|         ; 216 (216)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider         ; alt_u_div_87f       ; work         ;
;       |lpm_divide:Mod3|                        ; 258 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Mod3                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_5bm:auto_generated|       ; 258 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Mod3|lpm_divide_5bm:auto_generated                                                           ; lpm_divide_5bm      ; work         ;
;             |sign_div_unsign_qlh:divider|      ; 258 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                               ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_87f:divider|         ; 258 (258)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider         ; alt_u_div_87f       ; work         ;
;       |lpm_divide:Mod4|                        ; 278 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Mod4                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_5bm:auto_generated|       ; 278 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Mod4|lpm_divide_5bm:auto_generated                                                           ; lpm_divide_5bm      ; work         ;
;             |sign_div_unsign_qlh:divider|      ; 278 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Mod4|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                               ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_87f:divider|         ; 278 (278)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|lpm_divide:Mod4|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider         ; alt_u_div_87f       ; work         ;
;       |uart_rx:uart_rx_inst|                   ; 80 (80)             ; 45 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|uart_rx:uart_rx_inst                                                                                    ; uart_rx             ; work         ;
;       |uart_tx:uart_tx_inst|                   ; 51 (51)             ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_ctrl:data_ctrl_inst|uart_tx:uart_tx_inst                                                                                    ; uart_tx             ; work         ;
;    |ds18b20_ctrl:ds18b20_ctrl_inst|            ; 339 (147)           ; 169 (95)                  ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|ds18b20_ctrl:ds18b20_ctrl_inst                                                                                                   ; ds18b20_ctrl        ; work         ;
;       |lpm_mult:Mult0|                         ; 41 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ds18b20_ctrl:ds18b20_ctrl_inst|lpm_mult:Mult0                                                                                    ; lpm_mult            ; work         ;
;          |multcore:mult_core|                  ; 41 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ds18b20_ctrl:ds18b20_ctrl_inst|lpm_mult:Mult0|multcore:mult_core                                                                 ; multcore            ; work         ;
;             |mpar_add:padder|                  ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ds18b20_ctrl:ds18b20_ctrl_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                 ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|          ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ds18b20_ctrl:ds18b20_ctrl_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; lpm_add_sub         ; work         ;
;                   |add_sub_ngh:auto_generated| ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ds18b20_ctrl:ds18b20_ctrl_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated ; add_sub_ngh         ; work         ;
;       |lpm_mult:Mult1|                         ; 7 (0)               ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|ds18b20_ctrl:ds18b20_ctrl_inst|lpm_mult:Mult1                                                                                    ; lpm_mult            ; work         ;
;          |mult_ngt:auto_generated|             ; 7 (7)               ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|ds18b20_ctrl:ds18b20_ctrl_inst|lpm_mult:Mult1|mult_ngt:auto_generated                                                            ; mult_ngt            ; work         ;
;       |one_wire:one_wire_inst|                 ; 144 (144)           ; 74 (74)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ds18b20_ctrl:ds18b20_ctrl_inst|one_wire:one_wire_inst                                                                            ; one_wire            ; work         ;
;    |seg_driver:seg_driver_inst|                ; 3072 (98)           ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst                                                                                                       ; seg_driver          ; work         ;
;       |lpm_divide:Div0|                        ; 277 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Div0                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_2jm:auto_generated|       ; 277 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Div0|lpm_divide_2jm:auto_generated                                                         ; lpm_divide_2jm      ; work         ;
;             |sign_div_unsign_qlh:divider|      ; 277 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider                             ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_87f:divider|         ; 277 (277)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider       ; alt_u_div_87f       ; work         ;
;       |lpm_divide:Div1|                        ; 348 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Div1                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_5jm:auto_generated|       ; 348 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Div1|lpm_divide_5jm:auto_generated                                                         ; lpm_divide_5jm      ; work         ;
;             |sign_div_unsign_tlh:divider|      ; 348 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider                             ; sign_div_unsign_tlh ; work         ;
;                |alt_u_div_e7f:divider|         ; 348 (348)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider       ; alt_u_div_e7f       ; work         ;
;       |lpm_divide:Div2|                        ; 422 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Div2                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_fkm:auto_generated|       ; 422 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Div2|lpm_divide_fkm:auto_generated                                                         ; lpm_divide_fkm      ; work         ;
;             |sign_div_unsign_7nh:divider|      ; 422 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider                             ; sign_div_unsign_7nh ; work         ;
;                |alt_u_div_2af:divider|         ; 422 (422)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider       ; alt_u_div_2af       ; work         ;
;       |lpm_divide:Div3|                        ; 466 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Div3                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_jkm:auto_generated|       ; 466 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Div3|lpm_divide_jkm:auto_generated                                                         ; lpm_divide_jkm      ; work         ;
;             |sign_div_unsign_bnh:divider|      ; 466 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Div3|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider                             ; sign_div_unsign_bnh ; work         ;
;                |alt_u_div_aaf:divider|         ; 466 (466)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Div3|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider       ; alt_u_div_aaf       ; work         ;
;       |lpm_divide:Div4|                        ; 419 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Div4                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_mkm:auto_generated|       ; 419 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Div4|lpm_divide_mkm:auto_generated                                                         ; lpm_divide_mkm      ; work         ;
;             |sign_div_unsign_enh:divider|      ; 419 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Div4|lpm_divide_mkm:auto_generated|sign_div_unsign_enh:divider                             ; sign_div_unsign_enh ; work         ;
;                |alt_u_div_gaf:divider|         ; 419 (419)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Div4|lpm_divide_mkm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_gaf:divider       ; alt_u_div_gaf       ; work         ;
;       |lpm_divide:Mod0|                        ; 277 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Mod0                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_5bm:auto_generated|       ; 277 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Mod0|lpm_divide_5bm:auto_generated                                                         ; lpm_divide_5bm      ; work         ;
;             |sign_div_unsign_qlh:divider|      ; 277 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                             ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_87f:divider|         ; 277 (277)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider       ; alt_u_div_87f       ; work         ;
;       |lpm_divide:Mod1|                        ; 262 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Mod1                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_5bm:auto_generated|       ; 262 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated                                                         ; lpm_divide_5bm      ; work         ;
;             |sign_div_unsign_qlh:divider|      ; 262 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                             ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_87f:divider|         ; 262 (262)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider       ; alt_u_div_87f       ; work         ;
;       |lpm_divide:Mod2|                        ; 212 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Mod2                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_5bm:auto_generated|       ; 212 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Mod2|lpm_divide_5bm:auto_generated                                                         ; lpm_divide_5bm      ; work         ;
;             |sign_div_unsign_qlh:divider|      ; 212 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                             ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_87f:divider|         ; 212 (212)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider       ; alt_u_div_87f       ; work         ;
;       |lpm_divide:Mod3|                        ; 173 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Mod3                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_5bm:auto_generated|       ; 173 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Mod3|lpm_divide_5bm:auto_generated                                                         ; lpm_divide_5bm      ; work         ;
;             |sign_div_unsign_qlh:divider|      ; 173 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                             ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_87f:divider|         ; 173 (173)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider       ; alt_u_div_87f       ; work         ;
;       |lpm_divide:Mod4|                        ; 118 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Mod4                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_5bm:auto_generated|       ; 118 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Mod4|lpm_divide_5bm:auto_generated                                                         ; lpm_divide_5bm      ; work         ;
;             |sign_div_unsign_qlh:divider|      ; 118 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Mod4|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                             ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_87f:divider|         ; 118 (118)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:seg_driver_inst|lpm_divide:Mod4|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider       ; alt_u_div_87f       ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |top|data_ctrl:data_ctrl_inst|uart_tx:uart_tx_inst|cstate ;
+--------------+-------------+-------------+--------------+-----------------+
; Name         ; cstate.STOP ; cstate.SEND ; cstate.START ; cstate.IDLE     ;
+--------------+-------------+-------------+--------------+-----------------+
; cstate.IDLE  ; 0           ; 0           ; 0            ; 0               ;
; cstate.START ; 0           ; 0           ; 1            ; 1               ;
; cstate.SEND  ; 0           ; 1           ; 0            ; 1               ;
; cstate.STOP  ; 1           ; 0           ; 0            ; 1               ;
+--------------+-------------+-------------+--------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |top|data_ctrl:data_ctrl_inst|uart_rx:uart_rx_inst|cstate  ;
+----------------+-------------+----------------+--------------+-------------+
; Name           ; cstate.STOP ; cstate.RECEIVE ; cstate.START ; cstate.IDLE ;
+----------------+-------------+----------------+--------------+-------------+
; cstate.IDLE    ; 0           ; 0              ; 0            ; 0           ;
; cstate.START   ; 0           ; 0              ; 1            ; 1           ;
; cstate.RECEIVE ; 0           ; 1              ; 0            ; 1           ;
; cstate.STOP    ; 1           ; 0              ; 0            ; 1           ;
+----------------+-------------+----------------+--------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ds18b20_ctrl:ds18b20_ctrl_inst|cstate                                                                               ;
+------------------+------------------+-------------+-------------+----------------+------------+--------------+-------------+-------------+
; Name             ; cstate.READ_TEMP ; cstate.READ ; cstate.WAIT ; cstate.CONVERT ; cstate.SET ; cstate.SKROM ; cstate.INIT ; cstate.IDLE ;
+------------------+------------------+-------------+-------------+----------------+------------+--------------+-------------+-------------+
; cstate.IDLE      ; 0                ; 0           ; 0           ; 0              ; 0          ; 0            ; 0           ; 0           ;
; cstate.INIT      ; 0                ; 0           ; 0           ; 0              ; 0          ; 0            ; 1           ; 1           ;
; cstate.SKROM     ; 0                ; 0           ; 0           ; 0              ; 0          ; 1            ; 0           ; 1           ;
; cstate.SET       ; 0                ; 0           ; 0           ; 0              ; 1          ; 0            ; 0           ; 1           ;
; cstate.CONVERT   ; 0                ; 0           ; 0           ; 1              ; 0          ; 0            ; 0           ; 1           ;
; cstate.WAIT      ; 0                ; 0           ; 1           ; 0              ; 0          ; 0            ; 0           ; 1           ;
; cstate.READ      ; 0                ; 1           ; 0           ; 0              ; 0          ; 0            ; 0           ; 1           ;
; cstate.READ_TEMP ; 1                ; 0           ; 0           ; 0              ; 0          ; 0            ; 0           ; 1           ;
+------------------+------------------+-------------+-------------+----------------+------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |top|ds18b20_ctrl:ds18b20_ctrl_inst|one_wire:one_wire_inst|cmd_r ;
+----------+----------+----------+----------+--------------------------------------+
; Name     ; cmd_r.11 ; cmd_r.10 ; cmd_r.01 ; cmd_r.00                             ;
+----------+----------+----------+----------+--------------------------------------+
; cmd_r.00 ; 0        ; 0        ; 0        ; 0                                    ;
; cmd_r.01 ; 0        ; 0        ; 1        ; 1                                    ;
; cmd_r.10 ; 0        ; 1        ; 0        ; 1                                    ;
; cmd_r.11 ; 1        ; 0        ; 0        ; 1                                    ;
+----------+----------+----------+----------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                              ;
+----------------------------------------------------------------+------------------------------------------------+
; Register name                                                  ; Reason for Removal                             ;
+----------------------------------------------------------------+------------------------------------------------+
; data_ctrl:data_ctrl_inst|uart_tx:uart_tx_inst|data_r[8]        ; Stuck at GND due to stuck port data_in         ;
; data_ctrl:data_ctrl_inst|uart_rx:uart_rx_inst|choose[0,1]      ; Stuck at GND due to stuck port clock_enable    ;
; ds18b20_ctrl:ds18b20_ctrl_inst|dot[2..5]                       ; Stuck at VCC due to stuck port data_in         ;
; ds18b20_ctrl:ds18b20_ctrl_inst|dot[1]                          ; Stuck at GND due to stuck port data_in         ;
; ds18b20_ctrl:ds18b20_ctrl_inst|dot[0]                          ; Stuck at VCC due to stuck port data_in         ;
; data_ctrl:data_ctrl_inst|uart_rx:uart_rx_inst|rx_data[8]       ; Lost fanout                                    ;
; ds18b20_ctrl:ds18b20_ctrl_inst|one_wire:one_wire_inst|cmd_r~5  ; Lost fanout                                    ;
; ds18b20_ctrl:ds18b20_ctrl_inst|one_wire:one_wire_inst|cmd_r~6  ; Lost fanout                                    ;
; ds18b20_ctrl:ds18b20_ctrl_inst|one_wire:one_wire_inst|cmd_r.00 ; Lost fanout                                    ;
; seg_driver:seg_driver_inst|cnt_200us[0]                        ; Merged with data_ctrl:data_ctrl_inst|cnt_1s[0] ;
; seg_driver:seg_driver_inst|cnt_200us[1]                        ; Merged with data_ctrl:data_ctrl_inst|cnt_1s[1] ;
; data_ctrl:data_ctrl_inst|uart_tx:uart_tx_inst|cnt_bit[3]       ; Stuck at GND due to stuck port data_in         ;
; Total Number of Removed Registers = 16                         ;                                                ;
+----------------------------------------------------------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                         ;
+---------------------------------------------------------+--------------------------------+----------------------------------------------------------+
; Register name                                           ; Reason for Removal             ; Registers Removed due to This Register                   ;
+---------------------------------------------------------+--------------------------------+----------------------------------------------------------+
; data_ctrl:data_ctrl_inst|uart_rx:uart_rx_inst|choose[0] ; Stuck at GND                   ; data_ctrl:data_ctrl_inst|uart_rx:uart_rx_inst|rx_data[8] ;
;                                                         ; due to stuck port clock_enable ;                                                          ;
+---------------------------------------------------------+--------------------------------+----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 416   ;
; Number of registers using Synchronous Clear  ; 92    ;
; Number of registers using Synchronous Load   ; 17    ;
; Number of registers using Asynchronous Clear ; 400   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 159   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------+
; Inverted Register Statistics                                    ;
+-------------------------------------------------------+---------+
; Inverted Register                                     ; Fan out ;
+-------------------------------------------------------+---------+
; data_ctrl:data_ctrl_inst|uart_tx:uart_tx_inst|tx      ; 1       ;
; data_ctrl:data_ctrl_inst|uart_tx:uart_tx_inst|tx_idle ; 2       ;
; seg_driver:seg_driver_inst|seg[6]                     ; 1       ;
; seg_driver:seg_driver_inst|seg[7]                     ; 1       ;
; seg_driver:seg_driver_inst|sel[0]                     ; 9       ;
; data_ctrl:data_ctrl_inst|uart_rx:uart_rx_inst|check   ; 16      ;
; Total number of inverted registers = 6                ;         ;
+-------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|ds18b20_ctrl:ds18b20_ctrl_inst|cmd[1]                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|data_ctrl:data_ctrl_inst|uart_rx:uart_rx_inst|cnt_bit[3]          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|ds18b20_ctrl:ds18b20_ctrl_inst|one_wire:one_wire_inst|cnt_60us[9] ;
; 64:1               ; 4 bits    ; 168 LEs       ; 32 LEs               ; 136 LEs                ; Yes        ; |top|data_ctrl:data_ctrl_inst|number[7]                                ;
; 64:1               ; 2 bits    ; 84 LEs        ; 16 LEs               ; 68 LEs                 ; Yes        ; |top|data_ctrl:data_ctrl_inst|number[2]                                ;
; 64:1               ; 2 bits    ; 84 LEs        ; 16 LEs               ; 68 LEs                 ; Yes        ; |top|data_ctrl:data_ctrl_inst|number[1]                                ;
; 256:1              ; 2 bits    ; 340 LEs       ; 4 LEs                ; 336 LEs                ; Yes        ; |top|data_ctrl:data_ctrl_inst|ratio_num[0]                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|ds18b20_ctrl:ds18b20_ctrl_inst|Mux1                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|ds18b20_ctrl:ds18b20_ctrl_inst|nstate                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|ds18b20_ctrl:ds18b20_ctrl_inst|one_wire:one_wire_inst|Mux1        ;
; 256:1              ; 4 bits    ; 680 LEs       ; 32 LEs               ; 648 LEs                ; No         ; |top|seg_driver:seg_driver_inst|Selector3                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ds18b20_ctrl:ds18b20_ctrl_inst ;
+----------------+------------------------------+-----------------------------+
; Parameter Name ; Value                        ; Type                        ;
+----------------+------------------------------+-----------------------------+
; TIME_750ms     ; 0010001111000011010001011111 ; Unsigned Binary             ;
; TIME_1ms       ; 00001100001101001111         ; Unsigned Binary             ;
+----------------+------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ds18b20_ctrl:ds18b20_ctrl_inst|one_wire:one_wire_inst ;
+----------------+------------------+----------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                           ;
+----------------+------------------+----------------------------------------------------------------+
; TIME_1000us    ; 1100001101001111 ; Unsigned Binary                                                ;
; TIME_500us     ; 0110000110100111 ; Unsigned Binary                                                ;
; TIME_80us      ; 111110011111     ; Unsigned Binary                                                ;
; TIME_70us      ; 110110101011     ; Unsigned Binary                                                ;
; TIME_60us      ; 101110110111     ; Unsigned Binary                                                ;
; TIME_12us      ; 001001010111     ; Unsigned Binary                                                ;
; TIME_7us       ; 000101011101     ; Unsigned Binary                                                ;
; TIME_3us       ; 10010110         ; Unsigned Binary                                                ;
+----------------+------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seg_driver:seg_driver_inst ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; TIME_200us     ; 9999  ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_ctrl:data_ctrl_inst ;
+----------------+------------------------------+-----------------------+
; Parameter Name ; Value                        ; Type                  ;
+----------------+------------------------------+-----------------------+
; TIME_1s        ; 0010111110101111000001111111 ; Unsigned Binary       ;
; BIT_NUM        ; 10000                        ; Unsigned Binary       ;
+----------------+------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_ctrl:data_ctrl_inst|uart_rx:uart_rx_inst ;
+----------------+----------+----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                           ;
+----------------+----------+----------------------------------------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                                                 ;
; BIT_W          ; 8        ; Signed Integer                                                 ;
+----------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_ctrl:data_ctrl_inst|uart_tx:uart_tx_inst ;
+----------------+------------------------------+--------------------------------------------+
; Parameter Name ; Value                        ; Type                                       ;
+----------------+------------------------------+--------------------------------------------+
; CLK_FREQ       ; 0010111110101111000010000000 ; Unsigned Binary                            ;
; BIT_W          ; 1000                         ; Unsigned Binary                            ;
+----------------+------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HC595_Driver:u_HC595_Driver ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; CNT_MAX        ; 4     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_ctrl:data_ctrl_inst|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 25             ; Untyped                                         ;
; LPM_WIDTHD             ; 17             ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_mkm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_ctrl:data_ctrl_inst|lpm_divide:Mod4 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 25             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_ctrl:data_ctrl_inst|lpm_divide:Div2 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 25             ; Untyped                                         ;
; LPM_WIDTHD             ; 10             ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_fkm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_ctrl:data_ctrl_inst|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 25             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_ctrl:data_ctrl_inst|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 25             ; Untyped                                         ;
; LPM_WIDTHD             ; 14             ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_jkm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_ctrl:data_ctrl_inst|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 25             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_ctrl:data_ctrl_inst|lpm_divide:Div3 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 25             ; Untyped                                         ;
; LPM_WIDTHD             ; 7              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_5jm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_ctrl:data_ctrl_inst|lpm_divide:Mod2 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 25             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_ctrl:data_ctrl_inst|lpm_divide:Div4 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 25             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_2jm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_ctrl:data_ctrl_inst|lpm_divide:Mod3 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 25             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_driver:seg_driver_inst|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 25             ; Untyped                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_2jm ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_driver:seg_driver_inst|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 25             ; Untyped                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_driver:seg_driver_inst|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 25             ; Untyped                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_driver:seg_driver_inst|lpm_divide:Div2 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 25             ; Untyped                                           ;
; LPM_WIDTHD             ; 10             ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_fkm ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_driver:seg_driver_inst|lpm_divide:Mod3 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 25             ; Untyped                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_driver:seg_driver_inst|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 25             ; Untyped                                           ;
; LPM_WIDTHD             ; 7              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_5jm ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_driver:seg_driver_inst|lpm_divide:Mod2 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 25             ; Untyped                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_driver:seg_driver_inst|lpm_divide:Div3 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 25             ; Untyped                                           ;
; LPM_WIDTHD             ; 14             ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_jkm ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_driver:seg_driver_inst|lpm_divide:Mod4 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 25             ; Untyped                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_driver:seg_driver_inst|lpm_divide:Div4 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 25             ; Untyped                                           ;
; LPM_WIDTHD             ; 17             ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_mkm ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ds18b20_ctrl:ds18b20_ctrl_inst|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 25           ; Untyped                        ;
; LPM_WIDTHB                                     ; 10           ; Untyped                        ;
; LPM_WIDTHP                                     ; 35           ; Untyped                        ;
; LPM_WIDTHR                                     ; 35           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_ngt     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ds18b20_ctrl:ds18b20_ctrl_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 11           ; Untyped                        ;
; LPM_WIDTHB                                     ; 10           ; Untyped                        ;
; LPM_WIDTHP                                     ; 21           ; Untyped                        ;
; LPM_WIDTHR                                     ; 21           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                        ;
+---------------------------------------+-----------------------------------------------+
; Name                                  ; Value                                         ;
+---------------------------------------+-----------------------------------------------+
; Number of entity instances            ; 2                                             ;
; Entity Instance                       ; ds18b20_ctrl:ds18b20_ctrl_inst|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 25                                            ;
;     -- LPM_WIDTHB                     ; 10                                            ;
;     -- LPM_WIDTHP                     ; 35                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                           ;
;     -- USE_EAB                        ; OFF                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                            ;
; Entity Instance                       ; ds18b20_ctrl:ds18b20_ctrl_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 11                                            ;
;     -- LPM_WIDTHB                     ; 10                                            ;
;     -- LPM_WIDTHP                     ; 21                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                           ;
;     -- USE_EAB                        ; OFF                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                            ;
+---------------------------------------+-----------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "HC595_Driver:u_HC595_Driver" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; S_EN ; Input ; Info     ; Stuck at VCC                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "data_ctrl:data_ctrl_inst|uart_tx:uart_tx_inst" ;
+--------------+-------+----------+-----------------------------------------+
; Port         ; Type  ; Severity ; Details                                 ;
+--------------+-------+----------+-----------------------------------------+
; BAUD[16..14] ; Input ; Info     ; Stuck at VCC                            ;
; BAUD[31..17] ; Input ; Info     ; Stuck at GND                            ;
; BAUD[13..10] ; Input ; Info     ; Stuck at GND                            ;
; BAUD[8..0]   ; Input ; Info     ; Stuck at GND                            ;
; BAUD[9]      ; Input ; Info     ; Stuck at VCC                            ;
+--------------+-------+----------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_ctrl:data_ctrl_inst|uart_rx:uart_rx_inst"                                                                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                    ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; BAUD[16..14] ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; BAUD[31..17] ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; BAUD[13..10] ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; BAUD[8..0]   ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; BAUD[9]      ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; key          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; rx_data      ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "rx_data[8..8]" have no fanouts ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ds18b20_ctrl:ds18b20_ctrl_inst|one_wire:one_wire_inst"                                          ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; rec_data[14..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 8                           ;
; cycloneiii_ff         ; 416                         ;
;     CLR               ; 148                         ;
;     CLR SCLR          ; 76                          ;
;     CLR SLD           ; 17                          ;
;     ENA CLR           ; 143                         ;
;     ENA CLR SCLR      ; 16                          ;
;     plain             ; 16                          ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 6750                        ;
;     arith             ; 2038                        ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 333                         ;
;         3 data inputs ; 1697                        ;
;     normal            ; 4712                        ;
;         0 data inputs ; 315                         ;
;         1 data inputs ; 128                         ;
;         2 data inputs ; 2546                        ;
;         3 data inputs ; 138                         ;
;         4 data inputs ; 1585                        ;
; cycloneiii_mac_mult   ; 2                           ;
; cycloneiii_mac_out    ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 57.70                       ;
; Average LUT depth     ; 40.48                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Sep 04 20:26:56 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/ds18b20_tx/rtl/uart_rx.v
    Info (12023): Found entity 1: uart_rx File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/uart_rx.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/ds18b20_tx/rtl/key_debounce.v
    Info (12023): Found entity 1: key_debounce File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/key_debounce.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/ds18b20_tx/rtl/uart_tx.v
    Info (12023): Found entity 1: uart_tx File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/uart_tx.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/ds18b20_tx/rtl/top.v
    Info (12023): Found entity 1: top File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/top.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/ds18b20_tx/rtl/seg_driver.v
    Info (12023): Found entity 1: seg_driver File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/ds18b20_tx/rtl/one_wire.v
    Info (12023): Found entity 1: one_wire File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/one_wire.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/ds18b20_tx/rtl/hc595_driver.v
    Info (12023): Found entity 1: HC595_Driver File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/HC595_Driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v
    Info (12023): Found entity 1: ds18b20_ctrl File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v
    Info (12023): Found entity 1: data_ctrl File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v Line: 6
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "ds18b20_ctrl" for hierarchy "ds18b20_ctrl:ds18b20_ctrl_inst" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/top.v Line: 51
Info (12128): Elaborating entity "one_wire" for hierarchy "ds18b20_ctrl:ds18b20_ctrl_inst|one_wire:one_wire_inst" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v Line: 96
Info (12128): Elaborating entity "seg_driver" for hierarchy "seg_driver:seg_driver_inst" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/top.v Line: 59
Warning (10230): Verilog HDL assignment warning at seg_driver.v(89): truncated value with size 32 to match size of target (4) File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v Line: 89
Warning (10230): Verilog HDL assignment warning at seg_driver.v(90): truncated value with size 32 to match size of target (4) File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v Line: 90
Warning (10230): Verilog HDL assignment warning at seg_driver.v(91): truncated value with size 32 to match size of target (4) File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v Line: 91
Warning (10230): Verilog HDL assignment warning at seg_driver.v(92): truncated value with size 32 to match size of target (4) File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v Line: 92
Warning (10230): Verilog HDL assignment warning at seg_driver.v(93): truncated value with size 32 to match size of target (4) File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v Line: 93
Warning (10230): Verilog HDL assignment warning at seg_driver.v(94): truncated value with size 32 to match size of target (4) File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v Line: 94
Info (10264): Verilog HDL Case Statement information at seg_driver.v(98): all case item expressions in this case statement are onehot File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v Line: 98
Info (12128): Elaborating entity "data_ctrl" for hierarchy "data_ctrl:data_ctrl_inst" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/top.v Line: 70
Warning (10230): Verilog HDL assignment warning at data_ctrl.v(243): truncated value with size 32 to match size of target (8) File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v Line: 243
Warning (10230): Verilog HDL assignment warning at data_ctrl.v(244): truncated value with size 32 to match size of target (8) File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v Line: 244
Warning (10230): Verilog HDL assignment warning at data_ctrl.v(246): truncated value with size 32 to match size of target (8) File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v Line: 246
Warning (10230): Verilog HDL assignment warning at data_ctrl.v(247): truncated value with size 32 to match size of target (8) File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v Line: 247
Warning (10230): Verilog HDL assignment warning at data_ctrl.v(248): truncated value with size 32 to match size of target (8) File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v Line: 248
Warning (10230): Verilog HDL assignment warning at data_ctrl.v(249): truncated value with size 32 to match size of target (8) File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v Line: 249
Info (12128): Elaborating entity "uart_rx" for hierarchy "data_ctrl:data_ctrl_inst|uart_rx:uart_rx_inst" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v Line: 87
Warning (10858): Verilog HDL warning at uart_rx.v(61): object check_bit used but never assigned File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/uart_rx.v Line: 61
Warning (10230): Verilog HDL assignment warning at uart_rx.v(73): truncated value with size 32 to match size of target (24) File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/uart_rx.v Line: 73
Warning (10030): Net "check_bit" at uart_rx.v(61) has no driver or initial value, using a default initial value '0' File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/uart_rx.v Line: 61
Info (12128): Elaborating entity "uart_tx" for hierarchy "data_ctrl:data_ctrl_inst|uart_tx:uart_tx_inst" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v Line: 102
Info (12128): Elaborating entity "HC595_Driver" for hierarchy "HC595_Driver:u_HC595_Driver" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/top.v Line: 81
Info (278001): Inferred 22 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "data_ctrl:data_ctrl_inst|Div0" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v Line: 243
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "data_ctrl:data_ctrl_inst|Mod4" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v Line: 249
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "data_ctrl:data_ctrl_inst|Div2" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v Line: 246
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "data_ctrl:data_ctrl_inst|Mod1" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v Line: 246
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "data_ctrl:data_ctrl_inst|Div1" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v Line: 244
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "data_ctrl:data_ctrl_inst|Mod0" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v Line: 244
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "data_ctrl:data_ctrl_inst|Div3" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v Line: 247
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "data_ctrl:data_ctrl_inst|Mod2" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v Line: 247
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "data_ctrl:data_ctrl_inst|Div4" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v Line: 248
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "data_ctrl:data_ctrl_inst|Mod3" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v Line: 248
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_driver:seg_driver_inst|Div0" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v Line: 90
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_driver:seg_driver_inst|Mod1" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v Line: 90
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_driver:seg_driver_inst|Mod0" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v Line: 89
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_driver:seg_driver_inst|Div2" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v Line: 92
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_driver:seg_driver_inst|Mod3" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v Line: 92
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_driver:seg_driver_inst|Div1" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v Line: 91
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_driver:seg_driver_inst|Mod2" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v Line: 91
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_driver:seg_driver_inst|Div3" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v Line: 93
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_driver:seg_driver_inst|Mod4" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v Line: 93
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_driver:seg_driver_inst|Div4" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v Line: 94
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ds18b20_ctrl:ds18b20_ctrl_inst|Mult1" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v Line: 368
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ds18b20_ctrl:ds18b20_ctrl_inst|Mult0" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v Line: 364
Info (12130): Elaborated megafunction instantiation "data_ctrl:data_ctrl_inst|lpm_divide:Div0" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v Line: 243
Info (12133): Instantiated megafunction "data_ctrl:data_ctrl_inst|lpm_divide:Div0" with the following parameter: File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v Line: 243
    Info (12134): Parameter "LPM_WIDTHN" = "25"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mkm.tdf
    Info (12023): Found entity 1: lpm_divide_mkm File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/lpm_divide_mkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf
    Info (12023): Found entity 1: sign_div_unsign_enh File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/sign_div_unsign_enh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_gaf.tdf
    Info (12023): Found entity 1: alt_u_div_gaf File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_gaf.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "data_ctrl:data_ctrl_inst|lpm_divide:Mod4" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v Line: 249
Info (12133): Instantiated megafunction "data_ctrl:data_ctrl_inst|lpm_divide:Mod4" with the following parameter: File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v Line: 249
    Info (12134): Parameter "LPM_WIDTHN" = "25"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf
    Info (12023): Found entity 1: lpm_divide_5bm File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/lpm_divide_5bm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/sign_div_unsign_qlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf
    Info (12023): Found entity 1: alt_u_div_87f File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "data_ctrl:data_ctrl_inst|lpm_divide:Div2" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v Line: 246
Info (12133): Instantiated megafunction "data_ctrl:data_ctrl_inst|lpm_divide:Div2" with the following parameter: File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v Line: 246
    Info (12134): Parameter "LPM_WIDTHN" = "25"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fkm.tdf
    Info (12023): Found entity 1: lpm_divide_fkm File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/lpm_divide_fkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/sign_div_unsign_7nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf
    Info (12023): Found entity 1: alt_u_div_2af File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_2af.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "data_ctrl:data_ctrl_inst|lpm_divide:Div1" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v Line: 244
Info (12133): Instantiated megafunction "data_ctrl:data_ctrl_inst|lpm_divide:Div1" with the following parameter: File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v Line: 244
    Info (12134): Parameter "LPM_WIDTHN" = "25"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jkm.tdf
    Info (12023): Found entity 1: lpm_divide_jkm File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/lpm_divide_jkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bnh File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/sign_div_unsign_bnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf
    Info (12023): Found entity 1: alt_u_div_aaf File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_aaf.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "data_ctrl:data_ctrl_inst|lpm_divide:Div3" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v Line: 247
Info (12133): Instantiated megafunction "data_ctrl:data_ctrl_inst|lpm_divide:Div3" with the following parameter: File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v Line: 247
    Info (12134): Parameter "LPM_WIDTHN" = "25"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf
    Info (12023): Found entity 1: lpm_divide_5jm File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/lpm_divide_5jm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/sign_div_unsign_tlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf
    Info (12023): Found entity 1: alt_u_div_e7f File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_e7f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "data_ctrl:data_ctrl_inst|lpm_divide:Div4" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v Line: 248
Info (12133): Instantiated megafunction "data_ctrl:data_ctrl_inst|lpm_divide:Div4" with the following parameter: File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v Line: 248
    Info (12134): Parameter "LPM_WIDTHN" = "25"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf
    Info (12023): Found entity 1: lpm_divide_2jm File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/lpm_divide_2jm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "seg_driver:seg_driver_inst|lpm_divide:Div4" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v Line: 94
Info (12133): Instantiated megafunction "seg_driver:seg_driver_inst|lpm_divide:Div4" with the following parameter: File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v Line: 94
    Info (12134): Parameter "LPM_WIDTHN" = "25"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "ds18b20_ctrl:ds18b20_ctrl_inst|lpm_mult:Mult1" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v Line: 368
Info (12133): Instantiated megafunction "ds18b20_ctrl:ds18b20_ctrl_inst|lpm_mult:Mult1" with the following parameter: File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v Line: 368
    Info (12134): Parameter "LPM_WIDTHA" = "25"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "35"
    Info (12134): Parameter "LPM_WIDTHR" = "35"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ngt.tdf
    Info (12023): Found entity 1: mult_ngt File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/mult_ngt.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "ds18b20_ctrl:ds18b20_ctrl_inst|lpm_mult:Mult0" File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v Line: 364
Info (12133): Instantiated megafunction "ds18b20_ctrl:ds18b20_ctrl_inst|lpm_mult:Mult0" with the following parameter: File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v Line: 364
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "21"
    Info (12134): Parameter "LPM_WIDTHR" = "21"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "ds18b20_ctrl:ds18b20_ctrl_inst|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "ds18b20_ctrl:ds18b20_ctrl_inst|lpm_mult:Mult0" File: d:/intelfpga/18.1a/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "ds18b20_ctrl:ds18b20_ctrl_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "ds18b20_ctrl:ds18b20_ctrl_inst|lpm_mult:Mult0" File: d:/intelfpga/18.1a/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "ds18b20_ctrl:ds18b20_ctrl_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "ds18b20_ctrl:ds18b20_ctrl_inst|lpm_mult:Mult0" File: d:/intelfpga/18.1a/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf
    Info (12023): Found entity 1: add_sub_ngh File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/add_sub_ngh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "ds18b20_ctrl:ds18b20_ctrl_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "ds18b20_ctrl:ds18b20_ctrl_inst|lpm_mult:Mult0" File: d:/intelfpga/18.1a/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "ds18b20_ctrl:ds18b20_ctrl_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "ds18b20_ctrl:ds18b20_ctrl_inst|lpm_mult:Mult0" File: d:/intelfpga/18.1a/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf
    Info (12023): Found entity 1: add_sub_rgh File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/add_sub_rgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "ds18b20_ctrl:ds18b20_ctrl_inst|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "ds18b20_ctrl:ds18b20_ctrl_inst|lpm_mult:Mult0" File: d:/intelfpga/18.1a/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 21 buffer(s)
    Info (13019): Ignored 21 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: D:/FPGA_verilog_training_core/ds18b20_tx/rtl/uart_tx.v Line: 22
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_23_result_int[0]~0" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 106
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 146
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 36
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 41
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 46
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 51
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 56
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 61
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_16_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 66
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_17_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 71
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_18_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 76
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_19_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 81
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_20_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 91
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_21_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 96
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_22_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 101
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_23_result_int[0]~0" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 106
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_16_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 66
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_17_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 71
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_18_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 76
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_19_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 81
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_20_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 91
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_21_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 96
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_22_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 101
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_23_result_int[0]~0" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 106
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_6_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 131
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_7_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 136
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_8_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 141
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 146
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 36
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 41
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 46
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 51
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 56
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 61
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_16_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 66
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_17_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 71
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_18_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 76
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_19_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 81
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_20_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 91
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_21_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 96
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_22_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 101
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_23_result_int[0]~0" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 106
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 46
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 51
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 56
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 61
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_16_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 66
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_17_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 71
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_18_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 76
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_19_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 81
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_20_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 91
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_21_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 96
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_22_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 101
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_24_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 111
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_24_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 111
    Info (17048): Logic cell "data_ctrl:data_ctrl_inst|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_24_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 111
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod4|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_24_result_int[0]~0" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 111
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod4|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_16_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 66
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod4|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_17_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 71
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod4|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_18_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 76
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod4|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_19_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 81
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod4|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_20_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 91
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod4|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_21_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 96
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod4|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_22_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 101
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod4|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_23_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 106
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_24_result_int[0]~0" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 111
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_6_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 131
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_7_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 136
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_8_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 141
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 146
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 36
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 41
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 46
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 51
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 56
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 61
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_16_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 66
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_17_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 71
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_18_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 76
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_19_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 81
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_20_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 91
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_21_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 96
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_22_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 101
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_23_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 106
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_23_result_int[0]~0" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 106
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 46
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 51
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 56
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 61
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_16_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 66
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_17_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 71
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_18_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 76
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_19_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 81
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_20_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 91
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_21_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 96
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_22_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 101
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_23_result_int[0]~0" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 106
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 146
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 36
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 41
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 46
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 51
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 56
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 61
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_16_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 66
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_17_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 71
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_18_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 76
    Info (17048): Logic cell "seg_driver:seg_driver_inst|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_19_result_int[0]~10" File: D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf Line: 81
Info (144001): Generated suppressed messages file D:/FPGA_verilog_training_core/ds18b20_tx/prj/output_files/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6831 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 4 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 6819 logic cells
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 4894 megabytes
    Info: Processing ended: Mon Sep 04 20:27:17 2023
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:12


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/FPGA_verilog_training_core/ds18b20_tx/prj/output_files/top.map.smsg.


