

================================================================
== Vitis HLS Report for 'RNI_Pipeline_WEIGHTS_LOOP'
================================================================
* Date:           Mon Mar 18 20:33:25 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        B_RNI_HLS
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.108 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      260|  20.000 ns|  2.600 us|    2|  260|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- WEIGHTS_LOOP  |        0|      258|         5|          1|          1|  0 ~ 255|       yes|
        +----------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    144|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     156|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     156|    250|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_4_2_8_1_1_U10  |mux_4_2_8_1_1  |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    +--------------------------------+----------------------------+--------------+
    |            Instance            |           Module           |  Expression  |
    +--------------------------------+----------------------------+--------------+
    |mac_muladd_8s_8s_8ns_8_4_1_U11  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 * i1 + i2|
    +--------------------------------+----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln56_fu_153_p2   |         +|   0|  0|  71|          64|           1|
    |icmp_ln56_fu_144_p2  |      icmp|   0|  0|  71|          64|          64|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 144|         129|          67|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2         |   9|          2|    1|          2|
    |ap_sig_allocacmp_temp_1_load_1  |   9|          2|    8|         16|
    |temp_1_fu_52                    |   9|          2|    8|         16|
    |weight_index_fu_56              |   9|          2|   64|        128|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  54|         12|   83|        166|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |icmp_ln56_reg_233                 |   1|   0|    1|          0|
    |temp_1_fu_52                      |   8|   0|    8|          0|
    |trunc_ln58_reg_242                |   2|   0|    2|          0|
    |weight_index_fu_56                |  64|   0|   64|          0|
    |zext_ln56_1_cast_reg_228          |   7|   0|   64|         57|
    |icmp_ln56_reg_233                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 156|  32|  150|         57|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-----------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_WEIGHTS_LOOP|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_WEIGHTS_LOOP|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_WEIGHTS_LOOP|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_WEIGHTS_LOOP|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_WEIGHTS_LOOP|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_WEIGHTS_LOOP|  return value|
|zext_ln56              |   in|    6|     ap_none|                  zext_ln56|        scalar|
|NEURONS_MEMBRANE_load  |   in|    8|     ap_none|      NEURONS_MEMBRANE_load|        scalar|
|zext_ln56_1            |   in|    7|     ap_none|                zext_ln56_1|        scalar|
|input_list_0_1_reload  |   in|    8|     ap_none|      input_list_0_1_reload|        scalar|
|input_list_1_1_reload  |   in|    8|     ap_none|      input_list_1_1_reload|        scalar|
|input_list_2_1_reload  |   in|    8|     ap_none|      input_list_2_1_reload|        scalar|
|input_list_3_1_reload  |   in|    8|     ap_none|      input_list_3_1_reload|        scalar|
|p_out                  |  out|    8|      ap_vld|                      p_out|       pointer|
|p_out_ap_vld           |  out|    1|      ap_vld|                      p_out|       pointer|
|WEIGHTS_address0       |  out|    8|   ap_memory|                    WEIGHTS|         array|
|WEIGHTS_ce0            |  out|    1|   ap_memory|                    WEIGHTS|         array|
|WEIGHTS_q0             |   in|    8|   ap_memory|                    WEIGHTS|         array|
+-----------------------+-----+-----+------------+---------------------------+--------------+

