

================================================================
== Vitis HLS Report for 'sample_eta_Pipeline_VITIS_LOOP_533_2'
================================================================
* Date:           Thu Dec 29 14:54:59 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.461 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|      341|  40.000 ns|  3.410 us|    4|  341|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_533_2  |        2|      338|         3|          2|          1|  0 ~ 168|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      186|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      152|    -|
|Register             |        -|     -|      129|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      129|      338|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+----+------------+------------+
    |add_ln533_fu_182_p2           |         +|   0|  0|  15|           8|           1|
    |ctr_5_fu_220_p2               |         +|   0|  0|  39|          32|           1|
    |ctr_6_fu_252_p2               |         +|   0|  0|  39|          32|           1|
    |sub_ln537_fu_213_p2           |         -|   0|  0|  12|           3|           4|
    |sub_ln538_fu_284_p2           |         -|   0|  0|  12|           3|           4|
    |ap_condition_126              |       and|   0|  0|   2|           1|           1|
    |ap_predicate_tran4to5_state3  |       and|   0|  0|   2|           1|           1|
    |icmp_ln533_fu_176_p2          |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln537_fu_207_p2          |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln538_1_fu_246_p2        |      icmp|   0|  0|  16|          24|           1|
    |icmp_ln538_fu_230_p2          |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln539_fu_269_p2          |      icmp|   0|  0|  16|          24|           1|
    |ap_enable_pp0                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------+----------+----+---+----+------------+------------+
    |Total                         |          |   0|  0| 186|         149|          37|
    +------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |a_address0                              |  14|          3|    8|         24|
    |a_d0                                    |  14|          3|    4|         12|
    |ap_NS_fsm                               |  31|          6|    1|          6|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_phi_mux_UnifiedRetVal_phi_fu_148_p4  |   9|          2|    1|          2|
    |ap_phi_mux_ctr_2_phi_fu_124_p4          |  14|          3|   32|         96|
    |ap_phi_mux_ctr_3_phi_fu_134_p6          |  20|          4|   32|        128|
    |ap_return                               |   9|          2|    1|          2|
    |ctr_1_fu_70                             |   9|          2|   32|         64|
    |ctr_2_reg_121                           |  14|          3|   32|         96|
    |i_fu_66                                 |   9|          2|    8|         16|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 152|         32|  152|        448|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |UnifiedRetVal_reg_144    |   1|   0|    1|          0|
    |add_ln533_reg_321        |   8|   0|    8|          0|
    |ap_CS_fsm                |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_exit_tran_regpp0      |   1|   0|    2|          1|
    |ap_return_preg           |   1|   0|    1|          0|
    |ctr_1_fu_70              |  32|   0|   32|          0|
    |ctr_2_reg_121            |  32|   0|   32|          0|
    |ctr_4_reg_309            |  32|   0|   32|          0|
    |i_fu_66                  |   8|   0|    8|          0|
    |icmp_ln533_reg_317       |   1|   0|    1|          0|
    |icmp_ln538_1_reg_344     |   1|   0|    1|          0|
    |icmp_ln538_reg_340       |   1|   0|    1|          0|
    |trunc_ln_reg_331         |   4|   0|    4|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 129|   0|  130|          1|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  sample_eta_Pipeline_VITIS_LOOP_533_2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  sample_eta_Pipeline_VITIS_LOOP_533_2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  sample_eta_Pipeline_VITIS_LOOP_533_2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  sample_eta_Pipeline_VITIS_LOOP_533_2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  sample_eta_Pipeline_VITIS_LOOP_533_2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  sample_eta_Pipeline_VITIS_LOOP_533_2|  return value|
|ap_return         |  out|    1|  ap_ctrl_hs|  sample_eta_Pipeline_VITIS_LOOP_533_2|  return value|
|ctr               |   in|    8|     ap_none|                                   ctr|        scalar|
|buf_r_address0    |  out|    8|   ap_memory|                                 buf_r|         array|
|buf_r_ce0         |  out|    1|   ap_memory|                                 buf_r|         array|
|buf_r_q0          |   in|    8|   ap_memory|                                 buf_r|         array|
|a_address0        |  out|    8|   ap_memory|                                     a|         array|
|a_ce0             |  out|    1|   ap_memory|                                     a|         array|
|a_we0             |  out|    1|   ap_memory|                                     a|         array|
|a_d0              |  out|    4|   ap_memory|                                     a|         array|
|ctr_1_out         |  out|   32|      ap_vld|                             ctr_1_out|       pointer|
|ctr_1_out_ap_vld  |  out|    1|      ap_vld|                             ctr_1_out|       pointer|
+------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 6 2 
5 --> 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ctr_1 = alloca i32 1"   --->   Operation 8 'alloca' 'ctr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ctr_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ctr"   --->   Operation 9 'read' 'ctr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ctr_cast = zext i8 %ctr_read"   --->   Operation 10 'zext' 'ctr_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 %ctr_cast, i32 %ctr_1"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln0 = store i8 0, i8 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_18 = load i8 %i" [HLS_Final_vitis_src/spu.cpp:533]   --->   Operation 14 'load' 'i_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%ctr_4 = load i32 %ctr_1" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 15 'load' 'ctr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.70ns)   --->   "%icmp_ln533 = icmp_eq  i8 %i_18, i8 168" [HLS_Final_vitis_src/spu.cpp:533]   --->   Operation 17 'icmp' 'icmp_ln533' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.87ns)   --->   "%add_ln533 = add i8 %i_18, i8 1" [HLS_Final_vitis_src/spu.cpp:533]   --->   Operation 18 'add' 'add_ln533' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln533 = br i1 %icmp_ln533, void %for.body.split, void %for.body.for.end_crit_edge.exitStub" [HLS_Final_vitis_src/spu.cpp:533]   --->   Operation 19 'br' 'br_ln533' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_42_cast = zext i8 %i_18" [HLS_Final_vitis_src/spu.cpp:533]   --->   Operation 20 'zext' 'i_42_cast' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i8 %buf_r, i64 0, i64 %i_42_cast" [HLS_Final_vitis_src/spu.cpp:535]   --->   Operation 21 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (1.29ns)   --->   "%buf_load = load i8 %buf_addr" [HLS_Final_vitis_src/spu.cpp:535]   --->   Operation 22 'load' 'buf_load' <Predicate = (!icmp_ln533)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 168> <RAM>

State 3 <SV = 2> <Delay = 5.46>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln534 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 168, i64 84" [HLS_Final_vitis_src/spu.cpp:534]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln534' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln523 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [HLS_Final_vitis_src/spu.cpp:523]   --->   Operation 24 'specloopname' 'specloopname_ln523' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 25 [1/2] (1.29ns)   --->   "%buf_load = load i8 %buf_addr" [HLS_Final_vitis_src/spu.cpp:535]   --->   Operation 25 'load' 'buf_load' <Predicate = (!icmp_ln533)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 168> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%t0 = trunc i8 %buf_load" [HLS_Final_vitis_src/spu.cpp:535]   --->   Operation 26 'trunc' 't0' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %buf_load, i32 4, i32 7" [HLS_Final_vitis_src/spu.cpp:526]   --->   Operation 27 'partselect' 'trunc_ln' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.72ns)   --->   "%icmp_ln537 = icmp_ult  i4 %t0, i4 9" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 28 'icmp' 'icmp_ln537' <Predicate = (!icmp_ln533)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.46ns)   --->   "%br_ln537 = br i1 %icmp_ln537, void %if.end, void %if.then" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 29 'br' 'br_ln537' <Predicate = (!icmp_ln533)> <Delay = 0.46>
ST_3 : Operation 30 [1/1] (0.80ns)   --->   "%sub_ln537 = sub i4 4, i4 %t0" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 30 'sub' 'sub_ln537' <Predicate = (!icmp_ln533 & icmp_ln537)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (1.14ns)   --->   "%ctr_5 = add i32 %ctr_4, i32 1" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 31 'add' 'ctr_5' <Predicate = (!icmp_ln533 & icmp_ln537)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln537 = zext i32 %ctr_4" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 32 'zext' 'zext_ln537' <Predicate = (!icmp_ln533 & icmp_ln537)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i4 %a, i64 0, i64 %zext_ln537" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 33 'getelementptr' 'a_addr' <Predicate = (!icmp_ln533 & icmp_ln537)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.29ns)   --->   "%store_ln537 = store i4 %sub_ln537, i8 %a_addr" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 34 'store' 'store_ln537' <Predicate = (!icmp_ln533 & icmp_ln537)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_3 : Operation 35 [1/1] (0.46ns)   --->   "%br_ln537 = br void %if.end" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 35 'br' 'br_ln537' <Predicate = (!icmp_ln533 & icmp_ln537)> <Delay = 0.46>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%ctr_2 = phi i32 %ctr_5, void %if.then, i32 %ctr_4, void %for.body.split"   --->   Operation 36 'phi' 'ctr_2' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.70ns)   --->   "%icmp_ln538 = icmp_ult  i8 %buf_load, i8 144" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 37 'icmp' 'icmp_ln538' <Predicate = (!icmp_ln533)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.50ns)   --->   "%br_ln538 = br i1 %icmp_ln538, void %if.end16, void %land.lhs.true" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 38 'br' 'br_ln538' <Predicate = (!icmp_ln533)> <Delay = 0.50>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ctr_2, i32 8, i32 31" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 39 'partselect' 'tmp' <Predicate = (!icmp_ln533 & icmp_ln538)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.87ns)   --->   "%icmp_ln538_1 = icmp_eq  i24 %tmp, i24 0" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 40 'icmp' 'icmp_ln538_1' <Predicate = (!icmp_ln533 & icmp_ln538)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.50ns)   --->   "%br_ln538 = br i1 %icmp_ln538_1, void %if.end16, void %if.then11" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 41 'br' 'br_ln538' <Predicate = (!icmp_ln533 & icmp_ln538)> <Delay = 0.50>
ST_3 : Operation 42 [1/1] (1.14ns)   --->   "%ctr_6 = add i32 %ctr_2, i32 1" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 42 'add' 'ctr_6' <Predicate = (!icmp_ln533 & icmp_ln538 & icmp_ln538_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.50ns)   --->   "%br_ln538 = br void %if.end16" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 43 'br' 'br_ln538' <Predicate = (!icmp_ln533 & icmp_ln538 & icmp_ln538_1)> <Delay = 0.50>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%ctr_3 = phi i32 %ctr_6, void %if.then11, i32 %ctr_2, void %if.end, i32 256, void %land.lhs.true"   --->   Operation 44 'phi' 'ctr_3' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ctr_3, i32 8, i32 31" [HLS_Final_vitis_src/spu.cpp:539]   --->   Operation 45 'partselect' 'tmp_1' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.87ns)   --->   "%icmp_ln539 = icmp_eq  i24 %tmp_1, i24 0" [HLS_Final_vitis_src/spu.cpp:539]   --->   Operation 46 'icmp' 'icmp_ln539' <Predicate = (!icmp_ln533)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln539 = br i1 %icmp_ln539, void %if.end16.for.end_crit_edge.exitStub, void %for.inc" [HLS_Final_vitis_src/spu.cpp:539]   --->   Operation 47 'br' 'br_ln539' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.46ns)   --->   "%store_ln533 = store i32 %ctr_3, i32 %ctr_1" [HLS_Final_vitis_src/spu.cpp:533]   --->   Operation 48 'store' 'store_ln533' <Predicate = (!icmp_ln533 & icmp_ln539)> <Delay = 0.46>
ST_3 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln533 = store i8 %add_ln533, i8 %i" [HLS_Final_vitis_src/spu.cpp:533]   --->   Operation 49 'store' 'store_ln533' <Predicate = (!icmp_ln533 & icmp_ln539)> <Delay = 0.46>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln533 = br void %for.body" [HLS_Final_vitis_src/spu.cpp:533]   --->   Operation 50 'br' 'br_ln533' <Predicate = (!icmp_ln533 & icmp_ln539)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 51 [1/1] (0.80ns)   --->   "%sub_ln538 = sub i4 4, i4 %trunc_ln" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 51 'sub' 'sub_ln538' <Predicate = (!icmp_ln533 & icmp_ln538 & icmp_ln538_1)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln538 = zext i32 %ctr_2" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 52 'zext' 'zext_ln538' <Predicate = (!icmp_ln533 & icmp_ln538 & icmp_ln538_1)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i4 %a, i64 0, i64 %zext_ln538" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 53 'getelementptr' 'a_addr_1' <Predicate = (!icmp_ln533 & icmp_ln538 & icmp_ln538_1)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.29ns)   --->   "%store_ln538 = store i4 %sub_ln538, i8 %a_addr_1" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 54 'store' 'store_ln538' <Predicate = (!icmp_ln533 & icmp_ln538 & icmp_ln538_1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>

State 5 <SV = 3> <Delay = 0.46>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln537 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %ctr_1_out, i32 %ctr_4" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 55 'write' 'write_ln537' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.46ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!icmp_ln533)> <Delay = 0.46>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %for.body.for.end_crit_edge.exitStub, i1 0, void %if.end16.for.end_crit_edge.exitStub"   --->   Operation 57 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.46>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln537 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %ctr_1_out, i32 %ctr_4" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 59 'write' 'write_ln537' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.46ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 60 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ctr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ctr_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 0111100]
ctr_1                   (alloca           ) [ 0111100]
ctr_read                (read             ) [ 0000000]
ctr_cast                (zext             ) [ 0000000]
store_ln0               (store            ) [ 0000000]
store_ln0               (store            ) [ 0000000]
br_ln0                  (br               ) [ 0000000]
i_18                    (load             ) [ 0000000]
ctr_4                   (load             ) [ 0011111]
specpipeline_ln0        (specpipeline     ) [ 0000000]
icmp_ln533              (icmp             ) [ 0011111]
add_ln533               (add              ) [ 0001000]
br_ln533                (br               ) [ 0000000]
i_42_cast               (zext             ) [ 0000000]
buf_addr                (getelementptr    ) [ 0001000]
speclooptripcount_ln534 (speclooptripcount) [ 0000000]
specloopname_ln523      (specloopname     ) [ 0000000]
buf_load                (load             ) [ 0000000]
t0                      (trunc            ) [ 0000000]
trunc_ln                (partselect       ) [ 0010100]
icmp_ln537              (icmp             ) [ 0011100]
br_ln537                (br               ) [ 0000000]
sub_ln537               (sub              ) [ 0000000]
ctr_5                   (add              ) [ 0000000]
zext_ln537              (zext             ) [ 0000000]
a_addr                  (getelementptr    ) [ 0000000]
store_ln537             (store            ) [ 0000000]
br_ln537                (br               ) [ 0000000]
ctr_2                   (phi              ) [ 0011100]
icmp_ln538              (icmp             ) [ 0011100]
br_ln538                (br               ) [ 0000000]
tmp                     (partselect       ) [ 0000000]
icmp_ln538_1            (icmp             ) [ 0011100]
br_ln538                (br               ) [ 0000000]
ctr_6                   (add              ) [ 0000000]
br_ln538                (br               ) [ 0000000]
ctr_3                   (phi              ) [ 0000000]
tmp_1                   (partselect       ) [ 0000000]
icmp_ln539              (icmp             ) [ 0011100]
br_ln539                (br               ) [ 0000000]
store_ln533             (store            ) [ 0000000]
store_ln533             (store            ) [ 0000000]
br_ln533                (br               ) [ 0000000]
sub_ln538               (sub              ) [ 0000000]
zext_ln538              (zext             ) [ 0000000]
a_addr_1                (getelementptr    ) [ 0000000]
store_ln538             (store            ) [ 0000000]
write_ln537             (write            ) [ 0000000]
br_ln0                  (br               ) [ 0000000]
UnifiedRetVal           (phi              ) [ 0000010]
ret_ln0                 (ret              ) [ 0000000]
write_ln537             (write            ) [ 0000000]
br_ln0                  (br               ) [ 0000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ctr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ctr_1_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctr_1_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="ctr_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctr_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="ctr_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctr_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="32" slack="1"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln537/5 write_ln537/6 "/>
</bind>
</comp>

<comp id="87" class="1004" name="buf_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="8" slack="0"/>
<pin id="91" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_load/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="a_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="32" slack="0"/>
<pin id="104" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="4" slack="0"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln537/3 store_ln538/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="a_addr_1_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="32" slack="0"/>
<pin id="117" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/4 "/>
</bind>
</comp>

<comp id="121" class="1005" name="ctr_2_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="1"/>
<pin id="123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctr_2 (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="ctr_2_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="32" slack="1"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ctr_2/3 "/>
</bind>
</comp>

<comp id="131" class="1005" name="ctr_3_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="133" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="ctr_3 (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="ctr_3_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="32" slack="0"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="4" bw="10" slack="0"/>
<pin id="140" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ctr_3/3 "/>
</bind>
</comp>

<comp id="144" class="1005" name="UnifiedRetVal_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="UnifiedRetVal (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="UnifiedRetVal_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="ctr_cast_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ctr_cast/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln0_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln0_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="8" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="i_18_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="1"/>
<pin id="172" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_18/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="ctr_4_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctr_4/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln533_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln533/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln533_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln533/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="i_42_cast_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_42_cast/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="t0_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="t0/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="trunc_ln_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="0"/>
<pin id="200" dir="0" index="2" bw="4" slack="0"/>
<pin id="201" dir="0" index="3" bw="4" slack="0"/>
<pin id="202" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln537_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="0"/>
<pin id="209" dir="0" index="1" bw="4" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln537/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="sub_ln537_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="0" index="1" bw="4" slack="0"/>
<pin id="216" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln537/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="ctr_5_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ctr_5/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln537_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln537/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln538_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="8" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln538/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="24" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="0" index="2" bw="5" slack="0"/>
<pin id="240" dir="0" index="3" bw="6" slack="0"/>
<pin id="241" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln538_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="24" slack="0"/>
<pin id="248" dir="0" index="1" bw="24" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln538_1/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="ctr_6_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ctr_6/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="24" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="0" index="2" bw="5" slack="0"/>
<pin id="263" dir="0" index="3" bw="6" slack="0"/>
<pin id="264" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln539_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="24" slack="0"/>
<pin id="271" dir="0" index="1" bw="24" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln539/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln533_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="2"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln533/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln533_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="1"/>
<pin id="282" dir="0" index="1" bw="8" slack="2"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln533/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="sub_ln538_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="0" index="1" bw="4" slack="1"/>
<pin id="287" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln538/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln538_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538/4 "/>
</bind>
</comp>

<comp id="295" class="1005" name="i_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="302" class="1005" name="ctr_1_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctr_1 "/>
</bind>
</comp>

<comp id="309" class="1005" name="ctr_4_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctr_4 "/>
</bind>
</comp>

<comp id="317" class="1005" name="icmp_ln533_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln533 "/>
</bind>
</comp>

<comp id="321" class="1005" name="add_ln533_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="1"/>
<pin id="323" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln533 "/>
</bind>
</comp>

<comp id="326" class="1005" name="buf_addr_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="1"/>
<pin id="328" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr "/>
</bind>
</comp>

<comp id="331" class="1005" name="trunc_ln_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="1"/>
<pin id="333" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="336" class="1005" name="icmp_ln537_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="1"/>
<pin id="338" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln537 "/>
</bind>
</comp>

<comp id="340" class="1005" name="icmp_ln538_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln538 "/>
</bind>
</comp>

<comp id="344" class="1005" name="icmp_ln538_1_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln538_1 "/>
</bind>
</comp>

<comp id="348" class="1005" name="icmp_ln539_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="1"/>
<pin id="350" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln539 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="60" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="26" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="113" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="130"><net_src comp="124" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="142"><net_src comp="124" pin="4"/><net_sink comp="134" pin=2"/></net>

<net id="143"><net_src comp="58" pin="0"/><net_sink comp="134" pin=4"/></net>

<net id="147"><net_src comp="62" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="64" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="159"><net_src comp="74" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="170" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="24" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="170" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="196"><net_src comp="94" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="38" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="94" pin="3"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="40" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="206"><net_src comp="42" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="211"><net_src comp="193" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="44" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="46" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="193" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="219"><net_src comp="213" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="224"><net_src comp="8" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="225"><net_src comp="220" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="229"><net_src comp="226" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="234"><net_src comp="94" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="48" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="50" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="124" pin="4"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="52" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="54" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="250"><net_src comp="236" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="56" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="124" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="8" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="258"><net_src comp="252" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="265"><net_src comp="50" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="134" pin="6"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="52" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="268"><net_src comp="54" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="273"><net_src comp="259" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="56" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="134" pin="6"/><net_sink comp="275" pin=0"/></net>

<net id="288"><net_src comp="46" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="284" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="293"><net_src comp="121" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="298"><net_src comp="66" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="301"><net_src comp="295" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="305"><net_src comp="70" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="308"><net_src comp="302" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="312"><net_src comp="173" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="315"><net_src comp="309" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="316"><net_src comp="309" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="320"><net_src comp="176" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="182" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="329"><net_src comp="87" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="334"><net_src comp="197" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="339"><net_src comp="207" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="230" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="246" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="269" pin="2"/><net_sink comp="348" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {3 4 }
	Port: ctr_1_out | {5 6 }
 - Input state : 
	Port: sample_eta_Pipeline_VITIS_LOOP_533_2 : ctr | {1 }
	Port: sample_eta_Pipeline_VITIS_LOOP_533_2 : buf_r | {2 3 }
	Port: sample_eta_Pipeline_VITIS_LOOP_533_2 : a | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln533 : 1
		add_ln533 : 1
		br_ln533 : 2
		i_42_cast : 1
		buf_addr : 2
		buf_load : 3
	State 3
		t0 : 1
		trunc_ln : 1
		icmp_ln537 : 2
		br_ln537 : 3
		sub_ln537 : 2
		a_addr : 1
		store_ln537 : 3
		ctr_2 : 4
		icmp_ln538 : 1
		br_ln538 : 2
		tmp : 5
		icmp_ln538_1 : 6
		br_ln538 : 7
		ctr_6 : 5
		ctr_3 : 8
		tmp_1 : 9
		icmp_ln539 : 10
		br_ln539 : 11
		store_ln533 : 9
	State 4
		a_addr_1 : 1
		store_ln538 : 2
	State 5
		UnifiedRetVal : 1
		ret_ln0 : 2
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   add_ln533_fu_182  |    0    |    15   |
|    add   |     ctr_5_fu_220    |    0    |    39   |
|          |     ctr_6_fu_252    |    0    |    39   |
|----------|---------------------|---------|---------|
|          |  icmp_ln533_fu_176  |    0    |    11   |
|          |  icmp_ln537_fu_207  |    0    |    9    |
|   icmp   |  icmp_ln538_fu_230  |    0    |    11   |
|          | icmp_ln538_1_fu_246 |    0    |    16   |
|          |  icmp_ln539_fu_269  |    0    |    16   |
|----------|---------------------|---------|---------|
|    sub   |   sub_ln537_fu_213  |    0    |    12   |
|          |   sub_ln538_fu_284  |    0    |    12   |
|----------|---------------------|---------|---------|
|   read   | ctr_read_read_fu_74 |    0    |    0    |
|----------|---------------------|---------|---------|
|   write  |   grp_write_fu_80   |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   ctr_cast_fu_156   |    0    |    0    |
|   zext   |   i_42_cast_fu_188  |    0    |    0    |
|          |  zext_ln537_fu_226  |    0    |    0    |
|          |  zext_ln538_fu_290  |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |      t0_fu_193      |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   trunc_ln_fu_197   |    0    |    0    |
|partselect|      tmp_fu_236     |    0    |    0    |
|          |     tmp_1_fu_259    |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   180   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|UnifiedRetVal_reg_144|    1   |
|  add_ln533_reg_321  |    8   |
|   buf_addr_reg_326  |    8   |
|    ctr_1_reg_302    |   32   |
|    ctr_2_reg_121    |   32   |
|    ctr_3_reg_131    |   32   |
|    ctr_4_reg_309    |   32   |
|      i_reg_295      |    8   |
|  icmp_ln533_reg_317 |    1   |
|  icmp_ln537_reg_336 |    1   |
| icmp_ln538_1_reg_344|    1   |
|  icmp_ln538_reg_340 |    1   |
|  icmp_ln539_reg_348 |    1   |
|   trunc_ln_reg_331  |    4   |
+---------------------+--------+
|        Total        |   162  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_94 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_107 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_107 |  p1  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   40   ||   1.38  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   180  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   162  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   162  |   207  |
+-----------+--------+--------+--------+
