<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p477" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_477{left:774px;bottom:68px;letter-spacing:0.09px;}
#t2_477{left:820px;bottom:68px;letter-spacing:0.11px;}
#t3_477{left:698px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_477{left:70px;bottom:1083px;letter-spacing:0.14px;}
#t5_477{left:152px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_477{left:70px;bottom:1059px;letter-spacing:-0.24px;word-spacing:-0.36px;}
#t7_477{left:70px;bottom:1042px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t8_477{left:70px;bottom:1025px;letter-spacing:-0.2px;word-spacing:-1.28px;}
#t9_477{left:70px;bottom:1008px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#ta_477{left:70px;bottom:991px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tb_477{left:70px;bottom:967px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tc_477{left:70px;bottom:950px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#td_477{left:70px;bottom:673px;letter-spacing:0.14px;}
#te_477{left:152px;bottom:673px;letter-spacing:0.16px;word-spacing:0.01px;}
#tf_477{left:70px;bottom:649px;letter-spacing:-0.18px;word-spacing:-1.06px;}
#tg_477{left:70px;bottom:632px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#th_477{left:70px;bottom:342px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#ti_477{left:70px;bottom:325px;letter-spacing:-0.15px;word-spacing:-0.64px;}
#tj_477{left:70px;bottom:309px;letter-spacing:-0.19px;word-spacing:-0.94px;}
#tk_477{left:70px;bottom:292px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tl_477{left:70px;bottom:275px;letter-spacing:-0.15px;}
#tm_477{left:70px;bottom:250px;letter-spacing:-0.15px;word-spacing:-0.89px;}
#tn_477{left:70px;bottom:234px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#to_477{left:70px;bottom:217px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tp_477{left:70px;bottom:200px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_477{left:70px;bottom:183px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_477{left:70px;bottom:159px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ts_477{left:70px;bottom:142px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#tt_477{left:70px;bottom:125px;letter-spacing:-0.16px;word-spacing:-0.58px;}
#tu_477{left:70px;bottom:108px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tv_477{left:224px;bottom:916px;letter-spacing:0.12px;word-spacing:0.02px;}
#tw_477{left:319px;bottom:916px;letter-spacing:0.13px;word-spacing:-0.01px;}
#tx_477{left:157px;bottom:897px;letter-spacing:-0.18px;}
#ty_477{left:352px;bottom:897px;letter-spacing:-0.14px;}
#tz_477{left:545px;bottom:897px;letter-spacing:-0.2px;}
#t10_477{left:722px;bottom:897px;letter-spacing:-0.15px;word-spacing:0.07px;}
#t11_477{left:166px;bottom:875px;}
#t12_477{left:360px;bottom:875px;}
#t13_477{left:555px;bottom:875px;}
#t14_477{left:737px;bottom:875px;letter-spacing:-0.15px;}
#t15_477{left:166px;bottom:854px;}
#t16_477{left:360px;bottom:854px;}
#t17_477{left:555px;bottom:854px;}
#t18_477{left:737px;bottom:854px;letter-spacing:-0.15px;}
#t19_477{left:166px;bottom:833px;}
#t1a_477{left:360px;bottom:833px;}
#t1b_477{left:555px;bottom:833px;}
#t1c_477{left:737px;bottom:833px;letter-spacing:-0.15px;}
#t1d_477{left:166px;bottom:811px;}
#t1e_477{left:360px;bottom:811px;}
#t1f_477{left:555px;bottom:811px;}
#t1g_477{left:737px;bottom:811px;letter-spacing:-0.15px;}
#t1h_477{left:166px;bottom:790px;}
#t1i_477{left:360px;bottom:790px;}
#t1j_477{left:555px;bottom:790px;}
#t1k_477{left:737px;bottom:790px;letter-spacing:-0.15px;}
#t1l_477{left:166px;bottom:768px;}
#t1m_477{left:360px;bottom:768px;}
#t1n_477{left:555px;bottom:768px;}
#t1o_477{left:737px;bottom:768px;letter-spacing:-0.15px;}
#t1p_477{left:166px;bottom:747px;}
#t1q_477{left:360px;bottom:747px;}
#t1r_477{left:555px;bottom:747px;}
#t1s_477{left:737px;bottom:747px;letter-spacing:-0.15px;}
#t1t_477{left:166px;bottom:726px;}
#t1u_477{left:360px;bottom:726px;}
#t1v_477{left:555px;bottom:726px;}
#t1w_477{left:737px;bottom:726px;letter-spacing:-0.15px;}
#t1x_477{left:181px;bottom:599px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1y_477{left:276px;bottom:599px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1z_477{left:218px;bottom:576px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t20_477{left:506px;bottom:576px;letter-spacing:-0.14px;word-spacing:-0.02px;}
#t21_477{left:233px;bottom:551px;letter-spacing:-0.16px;}
#t22_477{left:630px;bottom:551px;letter-spacing:-0.14px;}
#t23_477{left:233px;bottom:527px;letter-spacing:-0.15px;}
#t24_477{left:630px;bottom:527px;letter-spacing:-0.25px;}
#t25_477{left:233px;bottom:503px;letter-spacing:-0.16px;}
#t26_477{left:629px;bottom:503px;letter-spacing:-0.08px;}
#t27_477{left:233px;bottom:478px;letter-spacing:-0.15px;}
#t28_477{left:632px;bottom:478px;letter-spacing:-0.22px;}
#t29_477{left:233px;bottom:454px;letter-spacing:-0.16px;}
#t2a_477{left:630px;bottom:454px;letter-spacing:-0.14px;}
#t2b_477{left:233px;bottom:429px;letter-spacing:-0.15px;}
#t2c_477{left:630px;bottom:429px;letter-spacing:-0.25px;}
#t2d_477{left:233px;bottom:405px;letter-spacing:-0.16px;}
#t2e_477{left:629px;bottom:405px;letter-spacing:-0.08px;}
#t2f_477{left:233px;bottom:380px;letter-spacing:-0.15px;}
#t2g_477{left:632px;bottom:380px;letter-spacing:-0.22px;}

.s1_477{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_477{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_477{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_477{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_477{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_477{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s7_477{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts477" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg477Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg477" style="-webkit-user-select: none;"><object width="935" height="1210" data="477/477.svg" type="image/svg+xml" id="pdf477" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_477" class="t s1_477">Vol. 3A </span><span id="t2_477" class="t s1_477">12-35 </span>
<span id="t3_477" class="t s2_477">MEMORY CACHE CONTROL </span>
<span id="t4_477" class="t s3_477">12.12.3 </span><span id="t5_477" class="t s3_477">Selecting a Memory Type from the PAT </span>
<span id="t6_477" class="t s4_477">To select a memory type for a page from the PAT, a 3-bit index made up of the PAT, PCD, and PWT bits must be </span>
<span id="t7_477" class="t s4_477">encoded in the page-table or page-directory entry for the page. Table 12-11 shows the possible encodings of the </span>
<span id="t8_477" class="t s4_477">PAT, PCD, and PWT bits and the PAT entry selected with each encoding. The PAT bit is bit 7 in page-table entries that </span>
<span id="t9_477" class="t s4_477">point to 4-KByte pages and bit 12 in paging-structure entries that point to larger pages. The PCD and PWT bits are </span>
<span id="ta_477" class="t s4_477">bits 4 and 3, respectively, in paging-structure entries that point to pages of any size. </span>
<span id="tb_477" class="t s4_477">The PAT entry selected for a page is used in conjunction with the MTRR setting for the region of physical memory </span>
<span id="tc_477" class="t s4_477">in which the page is mapped to determine the effective memory type for the page, as shown in Table 12-7. </span>
<span id="td_477" class="t s3_477">12.12.4 </span><span id="te_477" class="t s3_477">Programming the PAT </span>
<span id="tf_477" class="t s4_477">Table 12-12 shows the default setting for each PAT entry following a power up or reset of the processor. The setting </span>
<span id="tg_477" class="t s4_477">remain unchanged following a soft reset (INIT reset). </span>
<span id="th_477" class="t s4_477">The values in all the entries of the PAT can be changed by writing to the IA32_PAT MSR using the WRMSR instruc- </span>
<span id="ti_477" class="t s4_477">tion. The IA32_PAT MSR is read and write accessible (use of the RDMSR and WRMSR instructions, respectively) to </span>
<span id="tj_477" class="t s4_477">software operating at a CPL of 0. Table 12-10 shows the allowable encoding of the entries in the PAT. Attempting to </span>
<span id="tk_477" class="t s4_477">write an undefined memory type encoding into the PAT causes a general-protection (#GP) exception to be gener- </span>
<span id="tl_477" class="t s4_477">ated. </span>
<span id="tm_477" class="t s4_477">The operating system is responsible for ensuring that changes to a PAT entry occur in a manner that maintains the </span>
<span id="tn_477" class="t s4_477">consistency of the processor caches and translation lookaside buffers (TLB). This is accomplished by following the </span>
<span id="to_477" class="t s4_477">procedure as specified in Section 12.11.8, “MTRR Considerations in MP Systems,” for changing the value of an </span>
<span id="tp_477" class="t s4_477">MTRR in a multiple processor system. It requires a specific sequence of operations that includes flushing the </span>
<span id="tq_477" class="t s4_477">processors caches and TLBs. </span>
<span id="tr_477" class="t s4_477">The PAT allows any memory type to be specified in the page tables, and therefore it is possible to have a single </span>
<span id="ts_477" class="t s4_477">physical page mapped to two or more different linear addresses, each with different memory types. Intel does not </span>
<span id="tt_477" class="t s4_477">support this practice because it may lead to undefined operations that can result in a system failure. In particular, </span>
<span id="tu_477" class="t s4_477">a WC page must never be aliased to a cacheable page because WC writes may not check the processor caches. </span>
<span id="tv_477" class="t s5_477">Table 12-11. </span><span id="tw_477" class="t s5_477">Selection of PAT Entries with PAT, PCD, and PWT Flags </span>
<span id="tx_477" class="t s6_477">PAT </span><span id="ty_477" class="t s6_477">PCD </span><span id="tz_477" class="t s6_477">PWT </span><span id="t10_477" class="t s6_477">PAT Entry </span>
<span id="t11_477" class="t s7_477">0 </span><span id="t12_477" class="t s7_477">0 </span><span id="t13_477" class="t s7_477">0 </span><span id="t14_477" class="t s7_477">PAT0 </span>
<span id="t15_477" class="t s7_477">0 </span><span id="t16_477" class="t s7_477">0 </span><span id="t17_477" class="t s7_477">1 </span><span id="t18_477" class="t s7_477">PAT1 </span>
<span id="t19_477" class="t s7_477">0 </span><span id="t1a_477" class="t s7_477">1 </span><span id="t1b_477" class="t s7_477">0 </span><span id="t1c_477" class="t s7_477">PAT2 </span>
<span id="t1d_477" class="t s7_477">0 </span><span id="t1e_477" class="t s7_477">1 </span><span id="t1f_477" class="t s7_477">1 </span><span id="t1g_477" class="t s7_477">PAT3 </span>
<span id="t1h_477" class="t s7_477">1 </span><span id="t1i_477" class="t s7_477">0 </span><span id="t1j_477" class="t s7_477">0 </span><span id="t1k_477" class="t s7_477">PAT4 </span>
<span id="t1l_477" class="t s7_477">1 </span><span id="t1m_477" class="t s7_477">0 </span><span id="t1n_477" class="t s7_477">1 </span><span id="t1o_477" class="t s7_477">PAT5 </span>
<span id="t1p_477" class="t s7_477">1 </span><span id="t1q_477" class="t s7_477">1 </span><span id="t1r_477" class="t s7_477">0 </span><span id="t1s_477" class="t s7_477">PAT6 </span>
<span id="t1t_477" class="t s7_477">1 </span><span id="t1u_477" class="t s7_477">1 </span><span id="t1v_477" class="t s7_477">1 </span><span id="t1w_477" class="t s7_477">PAT7 </span>
<span id="t1x_477" class="t s5_477">Table 12-12. </span><span id="t1y_477" class="t s5_477">Memory Type Setting of PAT Entries Following a Power-up or Reset </span>
<span id="t1z_477" class="t s6_477">PAT Entry </span><span id="t20_477" class="t s6_477">Memory Type Following Power-up or Reset </span>
<span id="t21_477" class="t s7_477">PAT0 </span><span id="t22_477" class="t s7_477">WB </span>
<span id="t23_477" class="t s7_477">PAT1 </span><span id="t24_477" class="t s7_477">WT </span>
<span id="t25_477" class="t s7_477">PAT2 </span><span id="t26_477" class="t s7_477">UC- </span>
<span id="t27_477" class="t s7_477">PAT3 </span><span id="t28_477" class="t s7_477">UC </span>
<span id="t29_477" class="t s7_477">PAT4 </span><span id="t2a_477" class="t s7_477">WB </span>
<span id="t2b_477" class="t s7_477">PAT5 </span><span id="t2c_477" class="t s7_477">WT </span>
<span id="t2d_477" class="t s7_477">PAT6 </span><span id="t2e_477" class="t s7_477">UC- </span>
<span id="t2f_477" class="t s7_477">PAT7 </span><span id="t2g_477" class="t s7_477">UC </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
