ErrFlag
Reg1
Vec1[1:0]
Wire1
Wire2
WVec1[1:0]
WVec2[1:0]
WVec3[1:0]
Wire3
OE
Bus
BusU
BusD
VBus[1:0]
VBusU[1:0]
VBusD[1:0]
SVBus[1:0]
SVBusU[1:0]
SVBusD[1:0]
BusU_imains0
BusU_emains0
BusD_imains0
BusD_emains0
VBusU_imains0[1:0]
VBusU_emains0
VBusD_imains0[1:0]
VBusD_emains0
Bus_imains0
Bus_emains0
VBus_imains0[1:0]
VBus_emains0
SVBus_imain0s0[0:0]
SVBus_emains0
SVBus_imain1s1[0:0]
SVBus_emains1
SVBusU_imain0s0[0:0]
SVBusU_emains0
SVBusU_imain1s1[0:0]
SVBusU_emains1
SVBusD_imain0s0[0:0]
SVBusD_emains0
SVBusD_imain1s1[0:0]
SVBusD_emains1
