<profile>

<section name = "Vivado HLS Report for 'pooling2d_cl_array_array_ap_fixed_16u_config5_s'" level="0">
<item name = "Date">Wed Oct 20 11:53:34 2021
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.375 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">32455, 32455, 0.162 ms, 0.162 ms, 32455, 32455, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s_fu_1399">reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s, 1, 1, 5.000 ns, 5.000 ns, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- ReadInputHeight_ReadInputWidth">32453, 32453, 54, 48, 1, 676, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 148, -</column>
<column name="FIFO">0, -, 448, 1536, -</column>
<column name="Instance">-, -, 37, 84, -</column>
<column name="Memory">0, -, 2, 2, -</column>
<column name="Multiplexer">-, -, -, 850, -</column>
<column name="Register">-, -, 516, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s_fu_1399">reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s, 0, 0, 37, 84, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="pool_table_height15_U">pooling2d_cl_array_array_ap_fixed_16u_config5_s_pool_tablbkb, 0, 1, 1, 0, 26, 1, 1, 26</column>
<column name="pool_table_width17_U">pooling2d_cl_array_array_ap_fixed_16u_config5_s_pool_tablbkb, 0, 1, 1, 0, 26, 1, 1, 26</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="data_window_0_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_10_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_11_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_12_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_13_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_14_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_15_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_16_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_17_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_18_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_19_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_1_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_20_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_21_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_22_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_23_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_24_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_25_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_26_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_27_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_28_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_29_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_2_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_30_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_31_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_32_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_33_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_34_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_35_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_36_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_37_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_38_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_39_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_3_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_40_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_41_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_42_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_43_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_44_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_45_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_46_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_47_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_48_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_49_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_4_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_50_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_51_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_52_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_53_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_54_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_55_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_56_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_57_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_58_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_59_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_5_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_60_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_61_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_62_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_63_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_6_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_7_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_8_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
<column name="data_window_9_V_V_fifo_U">0, 7, 0, -, 26, 3, 78</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln142_2_fu_1433_p2">+, 0, 0, 15, 5, 1</column>
<column name="add_ln142_fu_1413_p2">+, 0, 0, 14, 10, 1</column>
<column name="i_iw_fu_1455_p2">+, 0, 0, 15, 5, 1</column>
<column name="ap_block_pp0_stage3_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state55_pp0_stage5_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_2678">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_4280">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_4284">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_4288">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_4292">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_4296">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_4300">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_4304">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_4308">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_4312">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_4316">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_4320">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_4324">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_4328">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_4332">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_4336">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op336_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op338_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op340_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op342_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op479_read_state6">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op317">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op783">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln142_fu_1407_p2">icmp, 0, 0, 13, 10, 10</column>
<column name="icmp_ln143_fu_1419_p2">icmp, 0, 0, 11, 5, 4</column>
<column name="icmp_ln879_fu_1468_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage3_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage4_iter0">or, 0, 0, 2, 1, 1</column>
<column name="select_ln81_3_fu_1439_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln81_fu_1425_p3">select, 0, 0, 5, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">221, 51, 1, 51</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_h_idx_assign_phi_fu_1381_p4">9, 2, 5, 10</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_1370_p4">9, 2, 10, 20</column>
<column name="ap_phi_mux_wp_idx_phi_fu_1392_p4">9, 2, 5, 10</column>
<column name="data_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_10_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_11_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_12_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_13_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_14_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_15_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_7_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_8_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_9_V_blk_n">9, 2, 1, 2</column>
<column name="h_idx_assign_reg_1377">9, 2, 5, 10</column>
<column name="indvar_flatten_reg_1366">9, 2, 10, 20</column>
<column name="pool_window_0_V_fu_544">65, 16, 7, 112</column>
<column name="pool_window_1_V_fu_540">65, 16, 7, 112</column>
<column name="pool_window_2_V_fu_536">65, 16, 7, 112</column>
<column name="pool_window_3_V_fu_532">65, 16, 7, 112</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="res_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_10_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_11_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_12_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_13_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_14_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_15_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_7_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_8_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_9_V_blk_n">9, 2, 1, 2</column>
<column name="wp_idx_reg_1388">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln142_reg_3162">10, 0, 10, 0</column>
<column name="ap_CS_fsm">50, 0, 50, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="h_idx_assign_reg_1377">5, 0, 5, 0</column>
<column name="i_iw_reg_3189">5, 0, 5, 0</column>
<column name="icmp_ln142_reg_3158">1, 0, 1, 0</column>
<column name="icmp_ln879_reg_3198">1, 0, 1, 0</column>
<column name="icmp_ln879_reg_3198_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_1366">10, 0, 10, 0</column>
<column name="or_ln_reg_3194">2, 0, 2, 0</column>
<column name="pool_window_0_V_fu_544">7, 0, 16, 9</column>
<column name="pool_window_1_V_fu_540">7, 0, 16, 9</column>
<column name="pool_window_2_V_fu_536">7, 0, 16, 9</column>
<column name="pool_window_3_V_fu_532">7, 0, 16, 9</column>
<column name="select_ln81_3_reg_3173">5, 0, 5, 0</column>
<column name="select_ln81_reg_3167">5, 0, 5, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_V_100_reg_3227">3, 0, 3, 0</column>
<column name="tmp_V_101_reg_3232">3, 0, 3, 0</column>
<column name="tmp_V_102_reg_3237">3, 0, 3, 0</column>
<column name="tmp_V_103_reg_3242">3, 0, 3, 0</column>
<column name="tmp_V_104_reg_3247">3, 0, 3, 0</column>
<column name="tmp_V_105_reg_3252">3, 0, 3, 0</column>
<column name="tmp_V_106_reg_3257">3, 0, 3, 0</column>
<column name="tmp_V_107_reg_3262">3, 0, 3, 0</column>
<column name="tmp_V_108_reg_3267">3, 0, 3, 0</column>
<column name="tmp_V_109_reg_3272">3, 0, 3, 0</column>
<column name="tmp_V_110_reg_3277">3, 0, 3, 0</column>
<column name="tmp_V_111_reg_3282">3, 0, 3, 0</column>
<column name="tmp_V_112_reg_3287">3, 0, 3, 0</column>
<column name="tmp_V_113_reg_3292">3, 0, 3, 0</column>
<column name="tmp_V_114_reg_3297">3, 0, 3, 0</column>
<column name="tmp_V_115_reg_3302">3, 0, 3, 0</column>
<column name="tmp_V_116_reg_3307">3, 0, 3, 0</column>
<column name="tmp_V_117_reg_3312">3, 0, 3, 0</column>
<column name="tmp_V_118_reg_3317">3, 0, 3, 0</column>
<column name="tmp_V_119_reg_3322">3, 0, 3, 0</column>
<column name="tmp_V_120_reg_3327">3, 0, 3, 0</column>
<column name="tmp_V_121_reg_3332">3, 0, 3, 0</column>
<column name="tmp_V_122_reg_3337">3, 0, 3, 0</column>
<column name="tmp_V_123_reg_3342">3, 0, 3, 0</column>
<column name="tmp_V_124_reg_3347">3, 0, 3, 0</column>
<column name="tmp_V_125_reg_3352">3, 0, 3, 0</column>
<column name="tmp_V_126_reg_3357">3, 0, 3, 0</column>
<column name="tmp_V_127_reg_3362">3, 0, 3, 0</column>
<column name="tmp_V_128_reg_3367">3, 0, 3, 0</column>
<column name="tmp_V_129_reg_3372">3, 0, 3, 0</column>
<column name="tmp_V_130_reg_3377">3, 0, 3, 0</column>
<column name="tmp_V_131_reg_3382">3, 0, 3, 0</column>
<column name="tmp_V_132_reg_3387">3, 0, 3, 0</column>
<column name="tmp_V_133_reg_3392">3, 0, 3, 0</column>
<column name="tmp_V_134_reg_3397">3, 0, 3, 0</column>
<column name="tmp_V_135_reg_3402">3, 0, 3, 0</column>
<column name="tmp_V_136_reg_3407">3, 0, 3, 0</column>
<column name="tmp_V_137_reg_3412">3, 0, 3, 0</column>
<column name="tmp_V_138_reg_3417">3, 0, 3, 0</column>
<column name="tmp_V_139_reg_3422">3, 0, 3, 0</column>
<column name="tmp_V_140_reg_3427">3, 0, 3, 0</column>
<column name="tmp_V_141_reg_3432">3, 0, 3, 0</column>
<column name="tmp_V_142_reg_3437">3, 0, 3, 0</column>
<column name="tmp_V_143_reg_3442">3, 0, 3, 0</column>
<column name="tmp_V_144_reg_3447">3, 0, 3, 0</column>
<column name="tmp_V_145_reg_3452">3, 0, 3, 0</column>
<column name="tmp_V_146_reg_3457">3, 0, 3, 0</column>
<column name="tmp_V_147_reg_3462">3, 0, 3, 0</column>
<column name="tmp_V_148_reg_3467">3, 0, 3, 0</column>
<column name="tmp_V_149_reg_3472">3, 0, 3, 0</column>
<column name="tmp_V_150_reg_3477">3, 0, 3, 0</column>
<column name="tmp_V_151_reg_3482">3, 0, 3, 0</column>
<column name="tmp_V_152_reg_3487">3, 0, 3, 0</column>
<column name="tmp_V_153_reg_3492">3, 0, 3, 0</column>
<column name="tmp_V_154_reg_3497">3, 0, 3, 0</column>
<column name="tmp_V_155_reg_3502">3, 0, 3, 0</column>
<column name="tmp_V_156_reg_3507">3, 0, 3, 0</column>
<column name="tmp_V_157_reg_3512">3, 0, 3, 0</column>
<column name="tmp_V_158_reg_3517">3, 0, 3, 0</column>
<column name="tmp_V_95_reg_3202">3, 0, 3, 0</column>
<column name="tmp_V_96_reg_3207">3, 0, 3, 0</column>
<column name="tmp_V_97_reg_3212">3, 0, 3, 0</column>
<column name="tmp_V_98_reg_3217">3, 0, 3, 0</column>
<column name="tmp_V_99_reg_3222">3, 0, 3, 0</column>
<column name="tmp_data_0_V_5_reg_3522">12, 0, 12, 0</column>
<column name="tmp_data_10_V_4_reg_3572">12, 0, 12, 0</column>
<column name="tmp_data_11_V_4_reg_3577">12, 0, 12, 0</column>
<column name="tmp_data_12_V_4_reg_3582">12, 0, 12, 0</column>
<column name="tmp_data_13_V_4_reg_3587">12, 0, 12, 0</column>
<column name="tmp_data_14_V_4_reg_3592">12, 0, 12, 0</column>
<column name="tmp_data_15_V_4_reg_3597">12, 0, 12, 0</column>
<column name="tmp_data_1_V_5_reg_3527">12, 0, 12, 0</column>
<column name="tmp_data_2_V_5_reg_3532">12, 0, 12, 0</column>
<column name="tmp_data_3_V_5_reg_3537">12, 0, 12, 0</column>
<column name="tmp_data_4_V_5_reg_3542">12, 0, 12, 0</column>
<column name="tmp_data_5_V_5_reg_3547">12, 0, 12, 0</column>
<column name="tmp_data_6_V_5_reg_3552">12, 0, 12, 0</column>
<column name="tmp_data_7_V_5_reg_3557">12, 0, 12, 0</column>
<column name="tmp_data_8_V_5_reg_3562">12, 0, 12, 0</column>
<column name="tmp_data_9_V_5_reg_3567">12, 0, 12, 0</column>
<column name="wp_idx_reg_1388">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,16u&gt;,config5&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,16u&gt;,config5&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,16u&gt;,config5&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,16u&gt;,config5&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,16u&gt;,config5&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,16u&gt;,config5&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,16u&gt;,config5&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,16u&gt;,config5&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,16u&gt;,config5&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,16u&gt;,config5&gt;, return value</column>
<column name="data_V_data_0_V_dout">in, 3, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_empty_n">in, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_read">out, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_1_V_dout">in, 3, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_empty_n">in, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_read">out, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_2_V_dout">in, 3, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_empty_n">in, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_read">out, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_3_V_dout">in, 3, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_empty_n">in, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_read">out, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_4_V_dout">in, 3, ap_fifo, data_V_data_4_V, pointer</column>
<column name="data_V_data_4_V_empty_n">in, 1, ap_fifo, data_V_data_4_V, pointer</column>
<column name="data_V_data_4_V_read">out, 1, ap_fifo, data_V_data_4_V, pointer</column>
<column name="data_V_data_5_V_dout">in, 3, ap_fifo, data_V_data_5_V, pointer</column>
<column name="data_V_data_5_V_empty_n">in, 1, ap_fifo, data_V_data_5_V, pointer</column>
<column name="data_V_data_5_V_read">out, 1, ap_fifo, data_V_data_5_V, pointer</column>
<column name="data_V_data_6_V_dout">in, 3, ap_fifo, data_V_data_6_V, pointer</column>
<column name="data_V_data_6_V_empty_n">in, 1, ap_fifo, data_V_data_6_V, pointer</column>
<column name="data_V_data_6_V_read">out, 1, ap_fifo, data_V_data_6_V, pointer</column>
<column name="data_V_data_7_V_dout">in, 3, ap_fifo, data_V_data_7_V, pointer</column>
<column name="data_V_data_7_V_empty_n">in, 1, ap_fifo, data_V_data_7_V, pointer</column>
<column name="data_V_data_7_V_read">out, 1, ap_fifo, data_V_data_7_V, pointer</column>
<column name="data_V_data_8_V_dout">in, 3, ap_fifo, data_V_data_8_V, pointer</column>
<column name="data_V_data_8_V_empty_n">in, 1, ap_fifo, data_V_data_8_V, pointer</column>
<column name="data_V_data_8_V_read">out, 1, ap_fifo, data_V_data_8_V, pointer</column>
<column name="data_V_data_9_V_dout">in, 3, ap_fifo, data_V_data_9_V, pointer</column>
<column name="data_V_data_9_V_empty_n">in, 1, ap_fifo, data_V_data_9_V, pointer</column>
<column name="data_V_data_9_V_read">out, 1, ap_fifo, data_V_data_9_V, pointer</column>
<column name="data_V_data_10_V_dout">in, 3, ap_fifo, data_V_data_10_V, pointer</column>
<column name="data_V_data_10_V_empty_n">in, 1, ap_fifo, data_V_data_10_V, pointer</column>
<column name="data_V_data_10_V_read">out, 1, ap_fifo, data_V_data_10_V, pointer</column>
<column name="data_V_data_11_V_dout">in, 3, ap_fifo, data_V_data_11_V, pointer</column>
<column name="data_V_data_11_V_empty_n">in, 1, ap_fifo, data_V_data_11_V, pointer</column>
<column name="data_V_data_11_V_read">out, 1, ap_fifo, data_V_data_11_V, pointer</column>
<column name="data_V_data_12_V_dout">in, 3, ap_fifo, data_V_data_12_V, pointer</column>
<column name="data_V_data_12_V_empty_n">in, 1, ap_fifo, data_V_data_12_V, pointer</column>
<column name="data_V_data_12_V_read">out, 1, ap_fifo, data_V_data_12_V, pointer</column>
<column name="data_V_data_13_V_dout">in, 3, ap_fifo, data_V_data_13_V, pointer</column>
<column name="data_V_data_13_V_empty_n">in, 1, ap_fifo, data_V_data_13_V, pointer</column>
<column name="data_V_data_13_V_read">out, 1, ap_fifo, data_V_data_13_V, pointer</column>
<column name="data_V_data_14_V_dout">in, 3, ap_fifo, data_V_data_14_V, pointer</column>
<column name="data_V_data_14_V_empty_n">in, 1, ap_fifo, data_V_data_14_V, pointer</column>
<column name="data_V_data_14_V_read">out, 1, ap_fifo, data_V_data_14_V, pointer</column>
<column name="data_V_data_15_V_dout">in, 3, ap_fifo, data_V_data_15_V, pointer</column>
<column name="data_V_data_15_V_empty_n">in, 1, ap_fifo, data_V_data_15_V, pointer</column>
<column name="data_V_data_15_V_read">out, 1, ap_fifo, data_V_data_15_V, pointer</column>
<column name="res_V_data_0_V_din">out, 16, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_full_n">in, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_write">out, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_1_V_din">out, 16, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_full_n">in, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_write">out, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_2_V_din">out, 16, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_full_n">in, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_write">out, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_3_V_din">out, 16, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_full_n">in, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_write">out, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_4_V_din">out, 16, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_4_V_full_n">in, 1, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_4_V_write">out, 1, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_5_V_din">out, 16, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_5_V_full_n">in, 1, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_5_V_write">out, 1, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_6_V_din">out, 16, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_6_V_full_n">in, 1, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_6_V_write">out, 1, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_7_V_din">out, 16, ap_fifo, res_V_data_7_V, pointer</column>
<column name="res_V_data_7_V_full_n">in, 1, ap_fifo, res_V_data_7_V, pointer</column>
<column name="res_V_data_7_V_write">out, 1, ap_fifo, res_V_data_7_V, pointer</column>
<column name="res_V_data_8_V_din">out, 16, ap_fifo, res_V_data_8_V, pointer</column>
<column name="res_V_data_8_V_full_n">in, 1, ap_fifo, res_V_data_8_V, pointer</column>
<column name="res_V_data_8_V_write">out, 1, ap_fifo, res_V_data_8_V, pointer</column>
<column name="res_V_data_9_V_din">out, 16, ap_fifo, res_V_data_9_V, pointer</column>
<column name="res_V_data_9_V_full_n">in, 1, ap_fifo, res_V_data_9_V, pointer</column>
<column name="res_V_data_9_V_write">out, 1, ap_fifo, res_V_data_9_V, pointer</column>
<column name="res_V_data_10_V_din">out, 16, ap_fifo, res_V_data_10_V, pointer</column>
<column name="res_V_data_10_V_full_n">in, 1, ap_fifo, res_V_data_10_V, pointer</column>
<column name="res_V_data_10_V_write">out, 1, ap_fifo, res_V_data_10_V, pointer</column>
<column name="res_V_data_11_V_din">out, 16, ap_fifo, res_V_data_11_V, pointer</column>
<column name="res_V_data_11_V_full_n">in, 1, ap_fifo, res_V_data_11_V, pointer</column>
<column name="res_V_data_11_V_write">out, 1, ap_fifo, res_V_data_11_V, pointer</column>
<column name="res_V_data_12_V_din">out, 16, ap_fifo, res_V_data_12_V, pointer</column>
<column name="res_V_data_12_V_full_n">in, 1, ap_fifo, res_V_data_12_V, pointer</column>
<column name="res_V_data_12_V_write">out, 1, ap_fifo, res_V_data_12_V, pointer</column>
<column name="res_V_data_13_V_din">out, 16, ap_fifo, res_V_data_13_V, pointer</column>
<column name="res_V_data_13_V_full_n">in, 1, ap_fifo, res_V_data_13_V, pointer</column>
<column name="res_V_data_13_V_write">out, 1, ap_fifo, res_V_data_13_V, pointer</column>
<column name="res_V_data_14_V_din">out, 16, ap_fifo, res_V_data_14_V, pointer</column>
<column name="res_V_data_14_V_full_n">in, 1, ap_fifo, res_V_data_14_V, pointer</column>
<column name="res_V_data_14_V_write">out, 1, ap_fifo, res_V_data_14_V, pointer</column>
<column name="res_V_data_15_V_din">out, 16, ap_fifo, res_V_data_15_V, pointer</column>
<column name="res_V_data_15_V_full_n">in, 1, ap_fifo, res_V_data_15_V, pointer</column>
<column name="res_V_data_15_V_write">out, 1, ap_fifo, res_V_data_15_V, pointer</column>
</table>
</item>
</section>
</profile>
