// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_C_IO_L2_in_3_x1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_C_C_IO_L2_in_3_x120_dout,
        fifo_C_C_IO_L2_in_3_x120_empty_n,
        fifo_C_C_IO_L2_in_3_x120_read,
        fifo_C_C_IO_L2_in_4_x121_din,
        fifo_C_C_IO_L2_in_4_x121_full_n,
        fifo_C_C_IO_L2_in_4_x121_write,
        fifo_C_PE_0_3_x1116_din,
        fifo_C_PE_0_3_x1116_full_n,
        fifo_C_PE_0_3_x1116_write
);

parameter    ap_ST_fsm_state1 = 38'd1;
parameter    ap_ST_fsm_state2 = 38'd2;
parameter    ap_ST_fsm_state3 = 38'd4;
parameter    ap_ST_fsm_state4 = 38'd8;
parameter    ap_ST_fsm_state5 = 38'd16;
parameter    ap_ST_fsm_state6 = 38'd32;
parameter    ap_ST_fsm_state7 = 38'd64;
parameter    ap_ST_fsm_state8 = 38'd128;
parameter    ap_ST_fsm_state9 = 38'd256;
parameter    ap_ST_fsm_state10 = 38'd512;
parameter    ap_ST_fsm_state11 = 38'd1024;
parameter    ap_ST_fsm_state12 = 38'd2048;
parameter    ap_ST_fsm_state13 = 38'd4096;
parameter    ap_ST_fsm_state14 = 38'd8192;
parameter    ap_ST_fsm_state15 = 38'd16384;
parameter    ap_ST_fsm_state16 = 38'd32768;
parameter    ap_ST_fsm_state17 = 38'd65536;
parameter    ap_ST_fsm_state18 = 38'd131072;
parameter    ap_ST_fsm_state19 = 38'd262144;
parameter    ap_ST_fsm_state20 = 38'd524288;
parameter    ap_ST_fsm_state21 = 38'd1048576;
parameter    ap_ST_fsm_state22 = 38'd2097152;
parameter    ap_ST_fsm_state23 = 38'd4194304;
parameter    ap_ST_fsm_state24 = 38'd8388608;
parameter    ap_ST_fsm_state25 = 38'd16777216;
parameter    ap_ST_fsm_state26 = 38'd33554432;
parameter    ap_ST_fsm_state27 = 38'd67108864;
parameter    ap_ST_fsm_state28 = 38'd134217728;
parameter    ap_ST_fsm_state29 = 38'd268435456;
parameter    ap_ST_fsm_state30 = 38'd536870912;
parameter    ap_ST_fsm_state31 = 38'd1073741824;
parameter    ap_ST_fsm_state32 = 38'd2147483648;
parameter    ap_ST_fsm_state33 = 38'd4294967296;
parameter    ap_ST_fsm_state34 = 38'd8589934592;
parameter    ap_ST_fsm_state35 = 38'd17179869184;
parameter    ap_ST_fsm_state36 = 38'd34359738368;
parameter    ap_ST_fsm_state37 = 38'd68719476736;
parameter    ap_ST_fsm_state38 = 38'd137438953472;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [511:0] fifo_C_C_IO_L2_in_3_x120_dout;
input   fifo_C_C_IO_L2_in_3_x120_empty_n;
output   fifo_C_C_IO_L2_in_3_x120_read;
output  [511:0] fifo_C_C_IO_L2_in_4_x121_din;
input   fifo_C_C_IO_L2_in_4_x121_full_n;
output   fifo_C_C_IO_L2_in_4_x121_write;
output  [255:0] fifo_C_PE_0_3_x1116_din;
input   fifo_C_PE_0_3_x1116_full_n;
output   fifo_C_PE_0_3_x1116_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_C_C_IO_L2_in_3_x120_read;
reg fifo_C_C_IO_L2_in_4_x121_write;
reg[255:0] fifo_C_PE_0_3_x1116_din;
reg fifo_C_PE_0_3_x1116_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [37:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_C_C_IO_L2_in_3_x120_blk_n;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state21;
reg    fifo_C_C_IO_L2_in_4_x121_blk_n;
reg    fifo_C_PE_0_3_x1116_blk_n;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state38;
wire   [511:0] local_C_ping_V_q0;
reg   [511:0] reg_719;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state35;
wire   [2:0] add_ln691_fu_725_p2;
reg   [2:0] add_ln691_reg_1356;
wire    ap_CS_fsm_state2;
wire   [2:0] add_ln691_1660_fu_737_p2;
reg   [2:0] add_ln691_1660_reg_1364;
wire    ap_CS_fsm_state3;
wire   [5:0] add_i_i780_cast_fu_757_p2;
reg   [5:0] add_i_i780_cast_reg_1372;
wire   [0:0] icmp_ln890_1445_fu_743_p2;
wire   [0:0] icmp_ln17604_fu_780_p2;
reg   [0:0] icmp_ln17604_reg_1384;
wire    ap_CS_fsm_state4;
wire   [0:0] tmp_512_fu_763_p3;
wire   [0:0] icmp_ln886_7_fu_775_p2;
wire   [3:0] add_ln691_1670_fu_786_p2;
reg   [3:0] add_ln691_1670_reg_1388;
wire    ap_CS_fsm_state5;
wire   [3:0] add_ln691_1668_fu_798_p2;
reg   [3:0] add_ln691_1668_reg_1396;
wire   [6:0] tmp_557_cast_fu_808_p3;
reg   [6:0] tmp_557_cast_reg_1401;
wire   [3:0] c3_39_fu_822_p2;
wire   [0:0] icmp_ln890_1451_fu_816_p2;
wire   [0:0] icmp_ln890_1452_fu_792_p2;
wire   [4:0] add_ln691_1671_fu_828_p2;
reg   [4:0] add_ln691_1671_reg_1414;
wire    ap_CS_fsm_state6;
wire   [4:0] add_ln691_1669_fu_840_p2;
reg   [4:0] add_ln691_1669_reg_1422;
wire    ap_CS_fsm_state8;
reg   [6:0] local_C_pong_V_addr_reg_1427;
wire   [7:0] c2_V_125_fu_866_p2;
reg   [7:0] c2_V_125_reg_1435;
wire    ap_CS_fsm_state10;
reg   [0:0] arb_9_reg_370;
reg   [0:0] intra_trans_en_9_reg_357;
wire   [7:0] c2_V_124_fu_878_p2;
reg   [7:0] c2_V_124_reg_1443;
wire   [0:0] arb_fu_890_p2;
wire   [0:0] icmp_ln17712_fu_884_p2;
wire   [0:0] icmp_ln17639_fu_872_p2;
wire   [1:0] add_ln691_1675_fu_896_p2;
reg   [1:0] add_ln691_1675_reg_1456;
wire    ap_CS_fsm_state11;
wire   [5:0] add_ln691_1677_fu_908_p2;
reg   [5:0] add_ln691_1677_reg_1464;
wire    ap_CS_fsm_state12;
reg   [3:0] div_i_i9_reg_1472;
wire   [0:0] icmp_ln890_1461_fu_914_p2;
reg   [0:0] data_split_V_18_addr_reg_1477;
wire   [3:0] add_ln691_1679_fu_939_p2;
reg   [3:0] add_ln691_1679_reg_1482;
wire    ap_CS_fsm_state13;
wire   [4:0] add_ln691_1682_fu_963_p2;
reg   [4:0] add_ln691_1682_reg_1495;
wire    ap_CS_fsm_state15;
wire   [1:0] add_ln691_1683_fu_975_p2;
wire    ap_CS_fsm_state16;
wire   [511:0] zext_ln1497_82_fu_1007_p1;
wire   [0:0] icmp_ln878_84_fu_986_p2;
wire   [0:0] icmp_ln17677_fu_1028_p2;
reg   [0:0] icmp_ln17677_reg_1522;
wire    ap_CS_fsm_state18;
wire   [0:0] tmp_511_fu_1011_p3;
wire   [0:0] icmp_ln886_fu_1023_p2;
wire   [3:0] add_ln691_1664_fu_1034_p2;
reg   [3:0] add_ln691_1664_reg_1526;
wire    ap_CS_fsm_state19;
wire   [3:0] add_ln691_1663_fu_1046_p2;
reg   [3:0] add_ln691_1663_reg_1534;
wire   [6:0] tmp_556_cast_fu_1056_p3;
reg   [6:0] tmp_556_cast_reg_1539;
wire   [3:0] c3_38_fu_1070_p2;
wire   [0:0] icmp_ln890_1449_fu_1064_p2;
wire   [0:0] icmp_ln890_1450_fu_1040_p2;
wire   [4:0] add_ln691_1667_fu_1076_p2;
reg   [4:0] add_ln691_1667_reg_1552;
wire    ap_CS_fsm_state20;
wire   [4:0] add_ln691_1665_fu_1088_p2;
reg   [4:0] add_ln691_1665_reg_1560;
wire    ap_CS_fsm_state22;
reg   [6:0] local_C_ping_V_addr_17_reg_1565;
wire   [1:0] add_ln691_1674_fu_1114_p2;
reg   [1:0] add_ln691_1674_reg_1573;
wire    ap_CS_fsm_state24;
wire   [5:0] add_ln691_1676_fu_1126_p2;
reg   [5:0] add_ln691_1676_reg_1581;
wire    ap_CS_fsm_state25;
reg   [3:0] div_i_i8_reg_1589;
wire   [0:0] icmp_ln890_1460_fu_1132_p2;
reg   [0:0] data_split_V_17_addr_reg_1594;
wire   [3:0] add_ln691_1678_fu_1157_p2;
reg   [3:0] add_ln691_1678_reg_1599;
wire    ap_CS_fsm_state26;
wire   [511:0] local_C_pong_V_q0;
reg   [511:0] in_data_V_67_reg_1612;
wire    ap_CS_fsm_state27;
wire   [4:0] add_ln691_1680_fu_1181_p2;
reg   [4:0] add_ln691_1680_reg_1617;
wire    ap_CS_fsm_state28;
wire   [1:0] add_ln691_1681_fu_1193_p2;
wire    ap_CS_fsm_state29;
wire   [511:0] zext_ln1497_81_fu_1225_p1;
wire   [0:0] icmp_ln878_83_fu_1204_p2;
wire   [7:0] c2_V_121_fu_1229_p2;
reg   [7:0] c2_V_121_reg_1638;
wire    ap_CS_fsm_state31;
wire   [1:0] add_ln691_1658_fu_1241_p2;
reg   [1:0] add_ln691_1658_reg_1646;
wire    ap_CS_fsm_state32;
wire   [5:0] add_ln691_1659_fu_1253_p2;
reg   [5:0] add_ln691_1659_reg_1654;
wire    ap_CS_fsm_state33;
reg   [3:0] div_i_i_reg_1662;
wire   [0:0] icmp_ln890_1447_fu_1259_p2;
reg   [0:0] data_split_V_addr_reg_1667;
wire   [3:0] add_ln691_1661_fu_1284_p2;
reg   [3:0] add_ln691_1661_reg_1672;
wire    ap_CS_fsm_state34;
wire   [4:0] add_ln691_1672_fu_1308_p2;
reg   [4:0] add_ln691_1672_reg_1685;
wire    ap_CS_fsm_state36;
wire   [1:0] add_ln691_1673_fu_1320_p2;
wire    ap_CS_fsm_state37;
wire   [511:0] zext_ln1497_fu_1352_p1;
wire   [0:0] icmp_ln878_fu_1331_p2;
reg   [6:0] local_C_ping_V_address0;
reg    local_C_ping_V_ce0;
reg    local_C_ping_V_we0;
reg   [6:0] local_C_pong_V_address0;
reg    local_C_pong_V_ce0;
reg    local_C_pong_V_we0;
reg   [0:0] data_split_V_18_address0;
reg    data_split_V_18_ce0;
reg    data_split_V_18_we0;
wire   [255:0] data_split_V_18_d0;
wire   [255:0] data_split_V_18_q0;
reg   [0:0] data_split_V_17_address0;
reg    data_split_V_17_ce0;
reg    data_split_V_17_we0;
wire   [255:0] data_split_V_17_d0;
wire   [255:0] data_split_V_17_q0;
reg   [0:0] data_split_V_address0;
reg    data_split_V_ce0;
reg    data_split_V_we0;
wire   [255:0] data_split_V_d0;
wire   [255:0] data_split_V_q0;
reg   [2:0] c0_V_reg_321;
reg    ap_block_state1;
reg   [0:0] intra_trans_en_reg_332;
reg   [2:0] c1_V_reg_346;
wire   [0:0] icmp_ln890_fu_731_p2;
wire   [0:0] ap_phi_mux_arb_9_phi_fu_374_p4;
reg   [3:0] c3_37_reg_382;
reg   [3:0] c4_V_37_reg_394;
wire   [0:0] icmp_ln890_1459_fu_834_p2;
reg   [3:0] c4_V_36_reg_405;
wire   [0:0] icmp_ln890_1458_fu_860_p2;
reg   [4:0] c5_V_112_reg_416;
reg    ap_block_state7;
reg   [4:0] c5_V_111_reg_427;
reg   [7:0] c2_V_123_reg_438;
wire   [0:0] icmp_ln890_1454_fu_902_p2;
reg   [7:0] c2_V_122_reg_449;
wire   [0:0] icmp_ln890_1453_fu_1120_p2;
reg   [1:0] c5_V_108_reg_460;
reg   [5:0] c6_V_144_reg_471;
wire   [0:0] icmp_ln890_1463_fu_957_p2;
reg   [3:0] c7_V_82_reg_482;
wire   [0:0] icmp_ln890_1465_fu_969_p2;
reg   [4:0] c8_V_18_reg_493;
reg   [1:0] n_V_82_reg_504;
reg   [511:0] p_Val2_s_reg_515;
reg   [3:0] c3_reg_524;
reg   [3:0] c4_V_35_reg_536;
wire   [0:0] icmp_ln890_1457_fu_1082_p2;
reg   [3:0] c4_V_reg_547;
wire   [0:0] icmp_ln890_1456_fu_1108_p2;
reg   [4:0] c5_V_110_reg_558;
reg    ap_block_state21;
reg   [4:0] c5_V_109_reg_569;
reg   [1:0] c5_V_107_reg_580;
reg   [5:0] c6_V_143_reg_591;
wire   [0:0] icmp_ln890_1462_fu_1175_p2;
reg   [3:0] c7_V_81_reg_602;
wire   [0:0] icmp_ln890_1464_fu_1187_p2;
reg   [4:0] c8_V_17_reg_613;
reg   [1:0] n_V_81_reg_624;
reg   [511:0] p_Val2_101_reg_635;
reg   [7:0] c2_V_reg_644;
wire   [0:0] icmp_ln890_1446_fu_1247_p2;
reg   [1:0] c5_V_reg_655;
wire   [0:0] icmp_ln17755_fu_1235_p2;
reg   [5:0] c6_V_reg_666;
wire   [0:0] icmp_ln890_1448_fu_1302_p2;
reg   [3:0] c7_V_reg_677;
wire   [0:0] icmp_ln890_1455_fu_1314_p2;
reg   [4:0] c8_V_reg_688;
reg   [1:0] n_V_reg_699;
reg   [511:0] p_Val2_102_reg_710;
wire   [63:0] zext_ln17614_1_fu_855_p1;
wire   [63:0] idxprom_fu_934_p1;
wire   [63:0] tmp_558_cast_fu_952_p1;
wire   [63:0] zext_ln878_82_fu_981_p1;
wire   [63:0] zext_ln17687_1_fu_1103_p1;
wire   [63:0] idxprom141_fu_1152_p1;
wire   [63:0] tmp_cast_fu_1170_p1;
wire   [63:0] zext_ln878_81_fu_1199_p1;
wire   [63:0] idxprom192_fu_1279_p1;
wire   [63:0] tmp_555_cast_fu_1297_p1;
wire   [63:0] zext_ln878_fu_1326_p1;
wire   [5:0] p_shl_fu_749_p3;
wire   [5:0] zext_ln886_7_fu_771_p1;
wire   [2:0] trunc_ln17614_fu_804_p1;
wire   [6:0] zext_ln17614_fu_846_p1;
wire   [6:0] add_ln17614_fu_850_p2;
wire   [0:0] empty_fu_930_p1;
wire   [7:0] tmp_43_fu_945_p3;
wire   [255:0] r_fu_997_p4;
wire   [5:0] zext_ln886_fu_1019_p1;
wire   [2:0] trunc_ln17687_fu_1052_p1;
wire   [6:0] zext_ln17687_fu_1094_p1;
wire   [6:0] add_ln17687_fu_1098_p2;
wire   [0:0] empty_3671_fu_1148_p1;
wire   [7:0] tmp_fu_1163_p3;
wire   [255:0] r_90_fu_1215_p4;
wire   [0:0] empty_3672_fu_1275_p1;
wire   [7:0] tmp_s_fu_1290_p3;
wire   [255:0] r_91_fu_1342_p4;
reg   [37:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 38'd1;
end

top_C_IO_L2_in_0_x0_local_C_ping_V #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_C_ping_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_C_ping_V_address0),
    .ce0(local_C_ping_V_ce0),
    .we0(local_C_ping_V_we0),
    .d0(fifo_C_C_IO_L2_in_3_x120_dout),
    .q0(local_C_ping_V_q0)
);

top_C_IO_L2_in_0_x0_local_C_ping_V #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_C_pong_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_C_pong_V_address0),
    .ce0(local_C_pong_V_ce0),
    .we0(local_C_pong_V_we0),
    .d0(fifo_C_C_IO_L2_in_3_x120_dout),
    .q0(local_C_pong_V_q0)
);

top_A_IO_L2_in_0_x0_data_split_V_80 #(
    .DataWidth( 256 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
data_split_V_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_split_V_18_address0),
    .ce0(data_split_V_18_ce0),
    .we0(data_split_V_18_we0),
    .d0(data_split_V_18_d0),
    .q0(data_split_V_18_q0)
);

top_A_IO_L2_in_0_x0_data_split_V_80 #(
    .DataWidth( 256 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
data_split_V_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_split_V_17_address0),
    .ce0(data_split_V_17_ce0),
    .we0(data_split_V_17_we0),
    .d0(data_split_V_17_d0),
    .q0(data_split_V_17_q0)
);

top_A_IO_L2_in_0_x0_data_split_V_80 #(
    .DataWidth( 256 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
data_split_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_split_V_address0),
    .ce0(data_split_V_ce0),
    .we0(data_split_V_we0),
    .d0(data_split_V_d0),
    .q0(data_split_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln17755_fu_1235_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (((intra_trans_en_9_reg_357 == 1'd0) | ((icmp_ln17712_fu_884_p2 == 1'd1) & (arb_9_reg_370 == 1'd1))) | ((icmp_ln17639_fu_872_p2 == 1'd1) & (arb_9_reg_370 == 1'd0))))) begin
        arb_9_reg_370 <= arb_fu_890_p2;
    end else if (((icmp_ln890_fu_731_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        arb_9_reg_370 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c0_V_reg_321 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1445_fu_743_p2 == 1'd1))) begin
        c0_V_reg_321 <= add_ln691_reg_1356;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (((intra_trans_en_9_reg_357 == 1'd0) | ((icmp_ln17712_fu_884_p2 == 1'd1) & (arb_9_reg_370 == 1'd1))) | ((icmp_ln17639_fu_872_p2 == 1'd1) & (arb_9_reg_370 == 1'd0))))) begin
        c1_V_reg_346 <= add_ln691_1660_reg_1364;
    end else if (((icmp_ln890_fu_731_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        c1_V_reg_346 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) & (((tmp_511_fu_1011_p3 == 1'd1) & (intra_trans_en_9_reg_357 == 1'd1)) | ((icmp_ln886_fu_1023_p2 == 1'd1) & (intra_trans_en_9_reg_357 == 1'd1))))) begin
        c2_V_122_reg_449 <= 8'd0;
    end else if (((icmp_ln890_1453_fu_1120_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        c2_V_122_reg_449 <= c2_V_124_reg_1443;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (((intra_trans_en_9_reg_357 == 1'd1) & (tmp_512_fu_763_p3 == 1'd1)) | ((intra_trans_en_9_reg_357 == 1'd1) & (icmp_ln886_7_fu_775_p2 == 1'd1))))) begin
        c2_V_123_reg_438 <= 8'd0;
    end else if (((icmp_ln890_1454_fu_902_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        c2_V_123_reg_438 <= c2_V_125_reg_1435;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_fu_731_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        c2_V_reg_644 <= 8'd0;
    end else if (((icmp_ln890_1446_fu_1247_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
        c2_V_reg_644 <= c2_V_121_reg_1638;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_arb_9_phi_fu_374_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1445_fu_743_p2 == 1'd0))) begin
        c3_37_reg_382 <= 4'd3;
    end else if (((1'b1 == ap_CS_fsm_state5) & (((icmp_ln890_1452_fu_792_p2 == 1'd1) & (icmp_ln17604_reg_1384 == 1'd0)) | ((icmp_ln890_1451_fu_816_p2 == 1'd1) & (icmp_ln17604_reg_1384 == 1'd1))))) begin
        c3_37_reg_382 <= c3_39_fu_822_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_arb_9_phi_fu_374_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1445_fu_743_p2 == 1'd0))) begin
        c3_reg_524 <= 4'd3;
    end else if (((1'b1 == ap_CS_fsm_state19) & (((icmp_ln890_1450_fu_1040_p2 == 1'd1) & (icmp_ln17677_reg_1522 == 1'd0)) | ((icmp_ln890_1449_fu_1064_p2 == 1'd1) & (icmp_ln17677_reg_1522 == 1'd1))))) begin
        c3_reg_524 <= c3_38_fu_1070_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1023_p2 == 1'd0) & (tmp_511_fu_1011_p3 == 1'd0) & (icmp_ln17677_fu_1028_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        c4_V_35_reg_536 <= 4'd0;
    end else if (((icmp_ln890_1457_fu_1082_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        c4_V_35_reg_536 <= add_ln691_1664_reg_1526;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln886_7_fu_775_p2 == 1'd0) & (tmp_512_fu_763_p3 == 1'd0) & (icmp_ln17604_fu_780_p2 == 1'd1))) begin
        c4_V_36_reg_405 <= 4'd0;
    end else if (((icmp_ln890_1458_fu_860_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        c4_V_36_reg_405 <= add_ln691_1668_reg_1396;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln886_7_fu_775_p2 == 1'd0) & (tmp_512_fu_763_p3 == 1'd0) & (icmp_ln17604_fu_780_p2 == 1'd0))) begin
        c4_V_37_reg_394 <= 4'd0;
    end else if (((icmp_ln890_1459_fu_834_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        c4_V_37_reg_394 <= add_ln691_1670_reg_1388;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1023_p2 == 1'd0) & (tmp_511_fu_1011_p3 == 1'd0) & (icmp_ln17677_fu_1028_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        c4_V_reg_547 <= 4'd0;
    end else if (((icmp_ln890_1456_fu_1108_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        c4_V_reg_547 <= add_ln691_1663_reg_1534;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17712_fu_884_p2 == 1'd0) & (intra_trans_en_9_reg_357 == 1'd1) & (arb_9_reg_370 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        c5_V_107_reg_580 <= 2'd0;
    end else if (((icmp_ln890_1460_fu_1132_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        c5_V_107_reg_580 <= add_ln691_1674_reg_1573;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17639_fu_872_p2 == 1'd0) & (intra_trans_en_9_reg_357 == 1'd1) & (arb_9_reg_370 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        c5_V_108_reg_460 <= 2'd0;
    end else if (((icmp_ln890_1461_fu_914_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        c5_V_108_reg_460 <= add_ln691_1675_reg_1456;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1449_fu_1064_p2 == 1'd0) & (icmp_ln17677_reg_1522 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        c5_V_109_reg_569 <= 5'd0;
    end else if (((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
        c5_V_109_reg_569 <= add_ln691_1665_reg_1560;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1450_fu_1040_p2 == 1'd0) & (icmp_ln17677_reg_1522 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        c5_V_110_reg_558 <= 5'd0;
    end else if ((~((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state21))) begin
        c5_V_110_reg_558 <= add_ln691_1667_reg_1552;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln890_1451_fu_816_p2 == 1'd0) & (icmp_ln17604_reg_1384 == 1'd1))) begin
        c5_V_111_reg_427 <= 5'd0;
    end else if (((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        c5_V_111_reg_427 <= add_ln691_1669_reg_1422;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln890_1452_fu_792_p2 == 1'd0) & (icmp_ln17604_reg_1384 == 1'd0))) begin
        c5_V_112_reg_416 <= 5'd0;
    end else if ((~((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        c5_V_112_reg_416 <= add_ln691_1671_reg_1414;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17755_fu_1235_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        c5_V_reg_655 <= 2'd0;
    end else if (((icmp_ln890_1447_fu_1259_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
        c5_V_reg_655 <= add_ln691_1658_reg_1646;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1453_fu_1120_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        c6_V_143_reg_591 <= 6'd0;
    end else if (((icmp_ln890_1462_fu_1175_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        c6_V_143_reg_591 <= add_ln691_1676_reg_1581;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1454_fu_902_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        c6_V_144_reg_471 <= 6'd0;
    end else if (((icmp_ln890_1463_fu_957_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        c6_V_144_reg_471 <= add_ln691_1677_reg_1464;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1446_fu_1247_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state32))) begin
        c6_V_reg_666 <= 6'd0;
    end else if (((icmp_ln890_1448_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state34))) begin
        c6_V_reg_666 <= add_ln691_1659_reg_1654;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1460_fu_1132_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        c7_V_81_reg_602 <= 4'd0;
    end else if (((icmp_ln890_1464_fu_1187_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
        c7_V_81_reg_602 <= add_ln691_1678_reg_1599;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1461_fu_914_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        c7_V_82_reg_482 <= 4'd0;
    end else if (((icmp_ln890_1465_fu_969_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        c7_V_82_reg_482 <= add_ln691_1679_reg_1482;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1447_fu_1259_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
        c7_V_reg_677 <= 4'd0;
    end else if (((icmp_ln890_1455_fu_1314_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        c7_V_reg_677 <= add_ln691_1661_reg_1672;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        c8_V_17_reg_613 <= 5'd0;
    end else if (((fifo_C_PE_0_3_x1116_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
        c8_V_17_reg_613 <= add_ln691_1680_reg_1617;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        c8_V_18_reg_493 <= 5'd0;
    end else if (((fifo_C_PE_0_3_x1116_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        c8_V_18_reg_493 <= add_ln691_1682_reg_1495;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        c8_V_reg_688 <= 5'd0;
    end else if (((fifo_C_PE_0_3_x1116_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state38))) begin
        c8_V_reg_688 <= add_ln691_1672_reg_1685;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (((intra_trans_en_9_reg_357 == 1'd0) | ((icmp_ln17712_fu_884_p2 == 1'd1) & (arb_9_reg_370 == 1'd1))) | ((icmp_ln17639_fu_872_p2 == 1'd1) & (arb_9_reg_370 == 1'd0))))) begin
        intra_trans_en_9_reg_357 <= 1'd1;
    end else if (((icmp_ln890_fu_731_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        intra_trans_en_9_reg_357 <= intra_trans_en_reg_332;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        intra_trans_en_reg_332 <= 1'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1445_fu_743_p2 == 1'd1))) begin
        intra_trans_en_reg_332 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1464_fu_1187_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        n_V_81_reg_624 <= 2'd0;
    end else if (((icmp_ln878_83_fu_1204_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        n_V_81_reg_624 <= add_ln691_1681_fu_1193_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1465_fu_969_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        n_V_82_reg_504 <= 2'd0;
    end else if (((icmp_ln878_84_fu_986_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        n_V_82_reg_504 <= add_ln691_1683_fu_975_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1455_fu_1314_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        n_V_reg_699 <= 2'd0;
    end else if (((icmp_ln878_fu_1331_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        n_V_reg_699 <= add_ln691_1673_fu_1320_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1464_fu_1187_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        p_Val2_101_reg_635 <= in_data_V_67_reg_1612;
    end else if (((icmp_ln878_83_fu_1204_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        p_Val2_101_reg_635 <= zext_ln1497_81_fu_1225_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1455_fu_1314_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        p_Val2_102_reg_710 <= reg_719;
    end else if (((icmp_ln878_fu_1331_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        p_Val2_102_reg_710 <= zext_ln1497_fu_1352_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1465_fu_969_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        p_Val2_s_reg_515 <= reg_719;
    end else if (((icmp_ln878_84_fu_986_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        p_Val2_s_reg_515 <= zext_ln1497_82_fu_1007_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1445_fu_743_p2 == 1'd0))) begin
        add_i_i780_cast_reg_1372[5 : 3] <= add_i_i780_cast_fu_757_p2[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        add_ln691_1658_reg_1646 <= add_ln691_1658_fu_1241_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        add_ln691_1659_reg_1654 <= add_ln691_1659_fu_1253_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln691_1660_reg_1364 <= add_ln691_1660_fu_737_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        add_ln691_1661_reg_1672 <= add_ln691_1661_fu_1284_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17677_reg_1522 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        add_ln691_1663_reg_1534 <= add_ln691_1663_fu_1046_p2;
        tmp_556_cast_reg_1539[6 : 4] <= tmp_556_cast_fu_1056_p3[6 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17677_reg_1522 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        add_ln691_1664_reg_1526 <= add_ln691_1664_fu_1034_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        add_ln691_1665_reg_1560 <= add_ln691_1665_fu_1088_p2;
        local_C_ping_V_addr_17_reg_1565 <= zext_ln17687_1_fu_1103_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        add_ln691_1667_reg_1552 <= add_ln691_1667_fu_1076_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln17604_reg_1384 == 1'd1))) begin
        add_ln691_1668_reg_1396 <= add_ln691_1668_fu_798_p2;
        tmp_557_cast_reg_1401[6 : 4] <= tmp_557_cast_fu_808_p3[6 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln691_1669_reg_1422 <= add_ln691_1669_fu_840_p2;
        local_C_pong_V_addr_reg_1427 <= zext_ln17614_1_fu_855_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln17604_reg_1384 == 1'd0))) begin
        add_ln691_1670_reg_1388 <= add_ln691_1670_fu_786_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln691_1671_reg_1414 <= add_ln691_1671_fu_828_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        add_ln691_1672_reg_1685 <= add_ln691_1672_fu_1308_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        add_ln691_1674_reg_1573 <= add_ln691_1674_fu_1114_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln691_1675_reg_1456 <= add_ln691_1675_fu_896_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        add_ln691_1676_reg_1581 <= add_ln691_1676_fu_1126_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        add_ln691_1677_reg_1464 <= add_ln691_1677_fu_908_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        add_ln691_1678_reg_1599 <= add_ln691_1678_fu_1157_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        add_ln691_1679_reg_1482 <= add_ln691_1679_fu_939_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        add_ln691_1680_reg_1617 <= add_ln691_1680_fu_1181_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        add_ln691_1682_reg_1495 <= add_ln691_1682_fu_963_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln691_reg_1356 <= add_ln691_fu_725_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        c2_V_121_reg_1638 <= c2_V_121_fu_1229_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((intra_trans_en_9_reg_357 == 1'd1) & (arb_9_reg_370 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        c2_V_124_reg_1443 <= c2_V_124_fu_878_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((intra_trans_en_9_reg_357 == 1'd1) & (arb_9_reg_370 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        c2_V_125_reg_1435 <= c2_V_125_fu_866_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1460_fu_1132_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        data_split_V_17_addr_reg_1594 <= idxprom141_fu_1152_p1;
        div_i_i8_reg_1589 <= {{c6_V_143_reg_591[4:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1461_fu_914_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        data_split_V_18_addr_reg_1477 <= idxprom_fu_934_p1;
        div_i_i9_reg_1472 <= {{c6_V_144_reg_471[4:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1447_fu_1259_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
        data_split_V_addr_reg_1667 <= idxprom192_fu_1279_p1;
        div_i_i_reg_1662 <= {{c6_V_reg_666[4:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln886_7_fu_775_p2 == 1'd0) & (tmp_512_fu_763_p3 == 1'd0))) begin
        icmp_ln17604_reg_1384 <= icmp_ln17604_fu_780_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1023_p2 == 1'd0) & (tmp_511_fu_1011_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        icmp_ln17677_reg_1522 <= icmp_ln17677_fu_1028_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        in_data_V_67_reg_1612 <= local_C_pong_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state14))) begin
        reg_719 <= local_C_ping_V_q0;
    end
end

always @ (*) begin
    if (((icmp_ln17755_fu_1235_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln17755_fu_1235_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        if ((icmp_ln878_83_fu_1204_p2 == 1'd1)) begin
            data_split_V_17_address0 = data_split_V_17_addr_reg_1594;
        end else if ((icmp_ln878_83_fu_1204_p2 == 1'd0)) begin
            data_split_V_17_address0 = zext_ln878_81_fu_1199_p1;
        end else begin
            data_split_V_17_address0 = 'bx;
        end
    end else begin
        data_split_V_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln878_83_fu_1204_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)) | ((icmp_ln878_83_fu_1204_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29)))) begin
        data_split_V_17_ce0 = 1'b1;
    end else begin
        data_split_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln878_83_fu_1204_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        data_split_V_17_we0 = 1'b1;
    end else begin
        data_split_V_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        if ((icmp_ln878_84_fu_986_p2 == 1'd1)) begin
            data_split_V_18_address0 = data_split_V_18_addr_reg_1477;
        end else if ((icmp_ln878_84_fu_986_p2 == 1'd0)) begin
            data_split_V_18_address0 = zext_ln878_82_fu_981_p1;
        end else begin
            data_split_V_18_address0 = 'bx;
        end
    end else begin
        data_split_V_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln878_84_fu_986_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((icmp_ln878_84_fu_986_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        data_split_V_18_ce0 = 1'b1;
    end else begin
        data_split_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln878_84_fu_986_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        data_split_V_18_we0 = 1'b1;
    end else begin
        data_split_V_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        if ((icmp_ln878_fu_1331_p2 == 1'd1)) begin
            data_split_V_address0 = data_split_V_addr_reg_1667;
        end else if ((icmp_ln878_fu_1331_p2 == 1'd0)) begin
            data_split_V_address0 = zext_ln878_fu_1326_p1;
        end else begin
            data_split_V_address0 = 'bx;
        end
    end else begin
        data_split_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln878_fu_1331_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state37)) | ((icmp_ln878_fu_1331_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37)))) begin
        data_split_V_ce0 = 1'b1;
    end else begin
        data_split_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln878_fu_1331_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        data_split_V_we0 = 1'b1;
    end else begin
        data_split_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state9))) begin
        fifo_C_C_IO_L2_in_3_x120_blk_n = fifo_C_C_IO_L2_in_3_x120_empty_n;
    end else begin
        fifo_C_C_IO_L2_in_3_x120_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state23)) | ((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | (~((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state21)) | (~((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        fifo_C_C_IO_L2_in_3_x120_read = 1'b1;
    end else begin
        fifo_C_C_IO_L2_in_3_x120_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state7))) begin
        fifo_C_C_IO_L2_in_4_x121_blk_n = fifo_C_C_IO_L2_in_4_x121_full_n;
    end else begin
        fifo_C_C_IO_L2_in_4_x121_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state21)) | (~((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        fifo_C_C_IO_L2_in_4_x121_write = 1'b1;
    end else begin
        fifo_C_C_IO_L2_in_4_x121_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state17))) begin
        fifo_C_PE_0_3_x1116_blk_n = fifo_C_PE_0_3_x1116_full_n;
    end else begin
        fifo_C_PE_0_3_x1116_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((fifo_C_PE_0_3_x1116_full_n == 1'b1)) begin
        if ((1'b1 == ap_CS_fsm_state38)) begin
            fifo_C_PE_0_3_x1116_din = data_split_V_q0;
        end else if ((1'b1 == ap_CS_fsm_state30)) begin
            fifo_C_PE_0_3_x1116_din = data_split_V_17_q0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            fifo_C_PE_0_3_x1116_din = data_split_V_18_q0;
        end else begin
            fifo_C_PE_0_3_x1116_din = 'bx;
        end
    end else begin
        fifo_C_PE_0_3_x1116_din = 'bx;
    end
end

always @ (*) begin
    if ((((fifo_C_PE_0_3_x1116_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state38)) | ((fifo_C_PE_0_3_x1116_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state30)) | ((fifo_C_PE_0_3_x1116_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state17)))) begin
        fifo_C_PE_0_3_x1116_write = 1'b1;
    end else begin
        fifo_C_PE_0_3_x1116_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        local_C_ping_V_address0 = tmp_555_cast_fu_1297_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        local_C_ping_V_address0 = local_C_ping_V_addr_17_reg_1565;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        local_C_ping_V_address0 = tmp_558_cast_fu_952_p1;
    end else begin
        local_C_ping_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state13) | ((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state23)))) begin
        local_C_ping_V_ce0 = 1'b1;
    end else begin
        local_C_ping_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
        local_C_ping_V_we0 = 1'b1;
    end else begin
        local_C_ping_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        local_C_pong_V_address0 = tmp_cast_fu_1170_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        local_C_pong_V_address0 = local_C_pong_V_addr_reg_1427;
    end else begin
        local_C_pong_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | ((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state9)))) begin
        local_C_pong_V_ce0 = 1'b1;
    end else begin
        local_C_pong_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        local_C_pong_V_we0 = 1'b1;
    end else begin
        local_C_pong_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln890_fu_731_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1445_fu_743_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((ap_phi_mux_arb_9_phi_fu_374_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1445_fu_743_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & ((icmp_ln886_7_fu_775_p2 == 1'd1) | (tmp_512_fu_763_p3 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (((icmp_ln890_1452_fu_792_p2 == 1'd1) & (icmp_ln17604_reg_1384 == 1'd0)) | ((icmp_ln890_1451_fu_816_p2 == 1'd1) & (icmp_ln17604_reg_1384 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln890_1451_fu_816_p2 == 1'd0) & (icmp_ln17604_reg_1384 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln890_1459_fu_834_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln890_1458_fu_860_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (((intra_trans_en_9_reg_357 == 1'd0) | ((icmp_ln17712_fu_884_p2 == 1'd1) & (arb_9_reg_370 == 1'd1))) | ((icmp_ln17639_fu_872_p2 == 1'd1) & (arb_9_reg_370 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((icmp_ln17712_fu_884_p2 == 1'd0) & (intra_trans_en_9_reg_357 == 1'd1) & (arb_9_reg_370 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((icmp_ln890_1454_fu_902_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((icmp_ln890_1461_fu_914_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((icmp_ln890_1463_fu_957_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((icmp_ln890_1465_fu_969_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((icmp_ln878_84_fu_986_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((fifo_C_PE_0_3_x1116_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((1'b1 == ap_CS_fsm_state18) & ((icmp_ln886_fu_1023_p2 == 1'd1) | (tmp_511_fu_1011_p3 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == ap_CS_fsm_state19) & (((icmp_ln890_1450_fu_1040_p2 == 1'd1) & (icmp_ln17677_reg_1522 == 1'd0)) | ((icmp_ln890_1449_fu_1064_p2 == 1'd1) & (icmp_ln17677_reg_1522 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else if (((icmp_ln890_1449_fu_1064_p2 == 1'd0) & (icmp_ln17677_reg_1522 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((icmp_ln890_1457_fu_1082_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            if ((~((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((icmp_ln890_1456_fu_1108_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            if (((icmp_ln890_1453_fu_1120_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((icmp_ln890_1460_fu_1132_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((icmp_ln890_1462_fu_1175_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((icmp_ln890_1464_fu_1187_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((icmp_ln878_83_fu_1204_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((fifo_C_PE_0_3_x1116_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((icmp_ln17755_fu_1235_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((icmp_ln890_1446_fu_1247_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state33 : begin
            if (((icmp_ln890_1447_fu_1259_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state34 : begin
            if (((icmp_ln890_1448_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            if (((icmp_ln890_1455_fu_1314_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state37 : begin
            if (((icmp_ln878_fu_1331_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state38 : begin
            if (((fifo_C_PE_0_3_x1116_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_i_i780_cast_fu_757_p2 = ($signed(6'd41) - $signed(p_shl_fu_749_p3));

assign add_ln17614_fu_850_p2 = (tmp_557_cast_reg_1401 + zext_ln17614_fu_846_p1);

assign add_ln17687_fu_1098_p2 = (tmp_556_cast_reg_1539 + zext_ln17687_fu_1094_p1);

assign add_ln691_1658_fu_1241_p2 = (c5_V_reg_655 + 2'd1);

assign add_ln691_1659_fu_1253_p2 = (c6_V_reg_666 + 6'd1);

assign add_ln691_1660_fu_737_p2 = (c1_V_reg_346 + 3'd1);

assign add_ln691_1661_fu_1284_p2 = (c7_V_reg_677 + 4'd1);

assign add_ln691_1663_fu_1046_p2 = (c4_V_reg_547 + 4'd1);

assign add_ln691_1664_fu_1034_p2 = (c4_V_35_reg_536 + 4'd1);

assign add_ln691_1665_fu_1088_p2 = (c5_V_109_reg_569 + 5'd1);

assign add_ln691_1667_fu_1076_p2 = (c5_V_110_reg_558 + 5'd1);

assign add_ln691_1668_fu_798_p2 = (c4_V_36_reg_405 + 4'd1);

assign add_ln691_1669_fu_840_p2 = (c5_V_111_reg_427 + 5'd1);

assign add_ln691_1670_fu_786_p2 = (c4_V_37_reg_394 + 4'd1);

assign add_ln691_1671_fu_828_p2 = (c5_V_112_reg_416 + 5'd1);

assign add_ln691_1672_fu_1308_p2 = (c8_V_reg_688 + 5'd1);

assign add_ln691_1673_fu_1320_p2 = (n_V_reg_699 + 2'd1);

assign add_ln691_1674_fu_1114_p2 = (c5_V_107_reg_580 + 2'd1);

assign add_ln691_1675_fu_896_p2 = (c5_V_108_reg_460 + 2'd1);

assign add_ln691_1676_fu_1126_p2 = (c6_V_143_reg_591 + 6'd1);

assign add_ln691_1677_fu_908_p2 = (c6_V_144_reg_471 + 6'd1);

assign add_ln691_1678_fu_1157_p2 = (c7_V_81_reg_602 + 4'd1);

assign add_ln691_1679_fu_939_p2 = (c7_V_82_reg_482 + 4'd1);

assign add_ln691_1680_fu_1181_p2 = (c8_V_17_reg_613 + 5'd1);

assign add_ln691_1681_fu_1193_p2 = (n_V_81_reg_624 + 2'd1);

assign add_ln691_1682_fu_963_p2 = (c8_V_18_reg_493 + 5'd1);

assign add_ln691_1683_fu_975_p2 = (n_V_82_reg_504 + 2'd1);

assign add_ln691_fu_725_p2 = (c0_V_reg_321 + 3'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state21 = ((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state7 = ((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0));
end

assign ap_phi_mux_arb_9_phi_fu_374_p4 = arb_9_reg_370;

assign arb_fu_890_p2 = (arb_9_reg_370 ^ 1'd1);

assign c2_V_121_fu_1229_p2 = (c2_V_reg_644 + 8'd1);

assign c2_V_124_fu_878_p2 = (c2_V_122_reg_449 + 8'd1);

assign c2_V_125_fu_866_p2 = (c2_V_123_reg_438 + 8'd1);

assign c3_38_fu_1070_p2 = (c3_reg_524 + 4'd1);

assign c3_39_fu_822_p2 = (c3_37_reg_382 + 4'd1);

assign data_split_V_17_d0 = p_Val2_101_reg_635[255:0];

assign data_split_V_18_d0 = p_Val2_s_reg_515[255:0];

assign data_split_V_d0 = p_Val2_102_reg_710[255:0];

assign empty_3671_fu_1148_p1 = c6_V_143_reg_591[0:0];

assign empty_3672_fu_1275_p1 = c6_V_reg_666[0:0];

assign empty_fu_930_p1 = c6_V_144_reg_471[0:0];

assign fifo_C_C_IO_L2_in_4_x121_din = fifo_C_C_IO_L2_in_3_x120_dout;

assign icmp_ln17604_fu_780_p2 = ((c3_37_reg_382 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln17639_fu_872_p2 = ((c2_V_123_reg_438 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln17677_fu_1028_p2 = ((c3_reg_524 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln17712_fu_884_p2 = ((c2_V_122_reg_449 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln17755_fu_1235_p2 = ((c2_V_reg_644 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln878_83_fu_1204_p2 = ((n_V_81_reg_624 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_84_fu_986_p2 = ((n_V_82_reg_504 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_1331_p2 = ((n_V_reg_699 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln886_7_fu_775_p2 = ((zext_ln886_7_fu_771_p1 > add_i_i780_cast_reg_1372) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_1023_p2 = ((zext_ln886_fu_1019_p1 > add_i_i780_cast_reg_1372) ? 1'b1 : 1'b0);

assign icmp_ln890_1445_fu_743_p2 = ((c1_V_reg_346 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln890_1446_fu_1247_p2 = ((c5_V_reg_655 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1447_fu_1259_p2 = ((c6_V_reg_666 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1448_fu_1302_p2 = ((c7_V_reg_677 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1449_fu_1064_p2 = ((c4_V_reg_547 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1450_fu_1040_p2 = ((c4_V_35_reg_536 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1451_fu_816_p2 = ((c4_V_36_reg_405 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1452_fu_792_p2 = ((c4_V_37_reg_394 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1453_fu_1120_p2 = ((c5_V_107_reg_580 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1454_fu_902_p2 = ((c5_V_108_reg_460 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1455_fu_1314_p2 = ((c8_V_reg_688 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1456_fu_1108_p2 = ((c5_V_109_reg_569 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1457_fu_1082_p2 = ((c5_V_110_reg_558 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1458_fu_860_p2 = ((c5_V_111_reg_427 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1459_fu_834_p2 = ((c5_V_112_reg_416 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1460_fu_1132_p2 = ((c6_V_143_reg_591 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1461_fu_914_p2 = ((c6_V_144_reg_471 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1462_fu_1175_p2 = ((c7_V_81_reg_602 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1463_fu_957_p2 = ((c7_V_82_reg_482 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1464_fu_1187_p2 = ((c8_V_17_reg_613 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1465_fu_969_p2 = ((c8_V_18_reg_493 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_731_p2 = ((c0_V_reg_321 == 3'd4) ? 1'b1 : 1'b0);

assign idxprom141_fu_1152_p1 = empty_3671_fu_1148_p1;

assign idxprom192_fu_1279_p1 = empty_3672_fu_1275_p1;

assign idxprom_fu_934_p1 = empty_fu_930_p1;

assign p_shl_fu_749_p3 = {{c1_V_reg_346}, {3'd0}};

assign r_90_fu_1215_p4 = {{p_Val2_101_reg_635[511:256]}};

assign r_91_fu_1342_p4 = {{p_Val2_102_reg_710[511:256]}};

assign r_fu_997_p4 = {{p_Val2_s_reg_515[511:256]}};

assign tmp_43_fu_945_p3 = {{c7_V_82_reg_482}, {div_i_i9_reg_1472}};

assign tmp_511_fu_1011_p3 = c3_reg_524[32'd3];

assign tmp_512_fu_763_p3 = c3_37_reg_382[32'd3];

assign tmp_555_cast_fu_1297_p1 = tmp_s_fu_1290_p3;

assign tmp_556_cast_fu_1056_p3 = {{trunc_ln17687_fu_1052_p1}, {4'd0}};

assign tmp_557_cast_fu_808_p3 = {{trunc_ln17614_fu_804_p1}, {4'd0}};

assign tmp_558_cast_fu_952_p1 = tmp_43_fu_945_p3;

assign tmp_cast_fu_1170_p1 = tmp_fu_1163_p3;

assign tmp_fu_1163_p3 = {{c7_V_81_reg_602}, {div_i_i8_reg_1589}};

assign tmp_s_fu_1290_p3 = {{c7_V_reg_677}, {div_i_i_reg_1662}};

assign trunc_ln17614_fu_804_p1 = c4_V_36_reg_405[2:0];

assign trunc_ln17687_fu_1052_p1 = c4_V_reg_547[2:0];

assign zext_ln1497_81_fu_1225_p1 = r_90_fu_1215_p4;

assign zext_ln1497_82_fu_1007_p1 = r_fu_997_p4;

assign zext_ln1497_fu_1352_p1 = r_91_fu_1342_p4;

assign zext_ln17614_1_fu_855_p1 = add_ln17614_fu_850_p2;

assign zext_ln17614_fu_846_p1 = c5_V_111_reg_427;

assign zext_ln17687_1_fu_1103_p1 = add_ln17687_fu_1098_p2;

assign zext_ln17687_fu_1094_p1 = c5_V_109_reg_569;

assign zext_ln878_81_fu_1199_p1 = n_V_81_reg_624;

assign zext_ln878_82_fu_981_p1 = n_V_82_reg_504;

assign zext_ln878_fu_1326_p1 = n_V_reg_699;

assign zext_ln886_7_fu_771_p1 = c3_37_reg_382;

assign zext_ln886_fu_1019_p1 = c3_reg_524;

always @ (posedge ap_clk) begin
    add_i_i780_cast_reg_1372[2:0] <= 3'b001;
    tmp_557_cast_reg_1401[3:0] <= 4'b0000;
    tmp_556_cast_reg_1539[3:0] <= 4'b0000;
end

endmodule //top_C_IO_L2_in_3_x1
