{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1694532166681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1694532166681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 12 20:52:46 2023 " "Processing started: Tue Sep 12 20:52:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1694532166681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1694532166681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ic_tester -c ic_tester " "Command: quartus_map --read_settings_files=on --write_settings_files=off ic_tester -c ic_tester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1694532166681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1694532166936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_input_and.v 1 1 " "Found 1 design units, including 1 entities, in source file two_input_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_input_and " "Found entity 1: two_input_and" {  } { { "two_input_and.v" "" { Text "D:/Projects/FPGA Test/ic_tester/two_input_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694532166969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694532166969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_input_or.v 1 1 " "Found 1 design units, including 1 entities, in source file two_input_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_input_or " "Found entity 1: two_input_or" {  } { { "two_input_or.v" "" { Text "D:/Projects/FPGA Test/ic_tester/two_input_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694532166970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694532166970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_input_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file two_input_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_input_checker " "Found entity 1: two_input_checker" {  } { { "two_input_checker.v" "" { Text "D:/Projects/FPGA Test/ic_tester/two_input_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694532166971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694532166971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ic_tester.v 1 1 " "Found 1 design units, including 1 entities, in source file ic_tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 ic_tester " "Found entity 1: ic_tester" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694532166972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694532166972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file not_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_gate " "Found entity 1: not_gate" {  } { { "not_gate.v" "" { Text "D:/Projects/FPGA Test/ic_tester/not_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694532166974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694532166974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_input_and.v 1 1 " "Found 1 design units, including 1 entities, in source file three_input_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_input_and " "Found entity 1: three_input_and" {  } { { "three_input_and.v" "" { Text "D:/Projects/FPGA Test/ic_tester/three_input_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694532166975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694532166975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_input_or.v 1 1 " "Found 1 design units, including 1 entities, in source file three_input_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_input_or " "Found entity 1: three_input_or" {  } { { "three_input_or.v" "" { Text "D:/Projects/FPGA Test/ic_tester/three_input_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694532166976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694532166976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_input_nand.v 1 1 " "Found 1 design units, including 1 entities, in source file two_input_nand.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_input_nand " "Found entity 1: two_input_nand" {  } { { "two_input_nand.v" "" { Text "D:/Projects/FPGA Test/ic_tester/two_input_nand.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694532166977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694532166977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_input_nor.v 1 1 " "Found 1 design units, including 1 entities, in source file two_input_nor.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_input_nor " "Found entity 1: two_input_nor" {  } { { "two_input_nor.v" "" { Text "D:/Projects/FPGA Test/ic_tester/two_input_nor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694532166978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694532166978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_input_nor.v 1 1 " "Found 1 design units, including 1 entities, in source file three_input_nor.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_input_nor " "Found entity 1: three_input_nor" {  } { { "three_input_nor.v" "" { Text "D:/Projects/FPGA Test/ic_tester/three_input_nor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694532166979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694532166979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_input_nand.v 1 1 " "Found 1 design units, including 1 entities, in source file three_input_nand.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_input_nand " "Found entity 1: three_input_nand" {  } { { "three_input_nand.v" "" { Text "D:/Projects/FPGA Test/ic_tester/three_input_nand.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694532166980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694532166980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_input_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file three_input_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_input_checker " "Found entity 1: three_input_checker" {  } { { "three_input_checker.v" "" { Text "D:/Projects/FPGA Test/ic_tester/three_input_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694532166981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694532166981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file not_gate_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_gate_checker " "Found entity 1: not_gate_checker" {  } { { "not_gate_checker.v" "" { Text "D:/Projects/FPGA Test/ic_tester/not_gate_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694532166983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694532166983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_input_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file two_input_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_input_xor " "Found entity 1: two_input_xor" {  } { { "two_input_xor.v" "" { Text "D:/Projects/FPGA Test/ic_tester/two_input_xor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694532166984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694532166984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_input_nand.v 1 1 " "Found 1 design units, including 1 entities, in source file four_input_nand.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_input_nand " "Found entity 1: four_input_nand" {  } { { "four_input_nand.v" "" { Text "D:/Projects/FPGA Test/ic_tester/four_input_nand.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694532166985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694532166985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_input_and.v 1 1 " "Found 1 design units, including 1 entities, in source file four_input_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_input_and " "Found entity 1: four_input_and" {  } { { "four_input_and.v" "" { Text "D:/Projects/FPGA Test/ic_tester/four_input_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694532166986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694532166986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_input_nand.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_input_nand.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_input_nand " "Found entity 1: eight_input_nand" {  } { { "eight_input_nand.v" "" { Text "D:/Projects/FPGA Test/ic_tester/eight_input_nand.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694532166988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694532166988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_input_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file four_input_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_input_checker " "Found entity 1: four_input_checker" {  } { { "four_input_checker.v" "" { Text "D:/Projects/FPGA Test/ic_tester/four_input_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694532166989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694532166989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_input_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_input_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_input_checker " "Found entity 1: eight_input_checker" {  } { { "eight_input_checker.v" "" { Text "D:/Projects/FPGA Test/ic_tester/eight_input_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694532166991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694532166991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gate " "Found entity 1: mux_gate" {  } { { "mux_gate.v" "" { Text "D:/Projects/FPGA Test/ic_tester/mux_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694532166992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694532166992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_test.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_test " "Found entity 1: mux_test" {  } { { "mux_test.v" "" { Text "D:/Projects/FPGA Test/ic_tester/mux_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694532166993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694532166993 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "logical_function_check.v(163) " "Verilog HDL information at logical_function_check.v(163): always construct contains both blocking and non-blocking assignments" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 163 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1694532166995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical_function_check.v 1 1 " "Found 1 design units, including 1 entities, in source file logical_function_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical_function_check " "Found entity 1: logical_function_check" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694532166995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694532166995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_input_xnor.v 1 1 " "Found 1 design units, including 1 entities, in source file two_input_xnor.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_input_xnor " "Found entity 1: two_input_xnor" {  } { { "two_input_xnor.v" "" { Text "D:/Projects/FPGA Test/ic_tester/two_input_xnor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694532166996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694532166996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_input_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file three_input_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_input_xor " "Found entity 1: three_input_xor" {  } { { "three_input_xor.v" "" { Text "D:/Projects/FPGA Test/ic_tester/three_input_xor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694532166998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694532166998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file input_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_decoder " "Found entity 1: input_decoder" {  } { { "input_decoder.v" "" { Text "D:/Projects/FPGA Test/ic_tester/input_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694532166999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694532166999 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ic_tester " "Elaborating entity \"ic_tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1694532167026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_function_check logical_function_check:lfc1 " "Elaborating entity \"logical_function_check\" for hierarchy \"logical_function_check:lfc1\"" {  } { { "ic_tester.v" "lfc1" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694532167027 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN3_WIRE2 logical_function_check.v(21) " "Verilog HDL warning at logical_function_check.v(21): object IN3_WIRE2 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 21 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167028 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN6_WIRE2 logical_function_check.v(21) " "Verilog HDL warning at logical_function_check.v(21): object IN6_WIRE2 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 21 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167028 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN8_WIRE2 logical_function_check.v(21) " "Verilog HDL warning at logical_function_check.v(21): object IN8_WIRE2 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 21 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167028 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN11_WIRE2 logical_function_check.v(21) " "Verilog HDL warning at logical_function_check.v(21): object IN11_WIRE2 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 21 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167028 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS5_WIRE2 logical_function_check.v(22) " "Verilog HDL warning at logical_function_check.v(22): object PASS5_WIRE2 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 22 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167028 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS6_WIRE2 logical_function_check.v(22) " "Verilog HDL warning at logical_function_check.v(22): object PASS6_WIRE2 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 22 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167028 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL5_WIRE2 logical_function_check.v(22) " "Verilog HDL warning at logical_function_check.v(22): object FAIL5_WIRE2 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 22 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167028 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL6_WIRE2 logical_function_check.v(22) " "Verilog HDL warning at logical_function_check.v(22): object FAIL6_WIRE2 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 22 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167028 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN6_WIRE3 logical_function_check.v(24) " "Verilog HDL warning at logical_function_check.v(24): object IN6_WIRE3 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 24 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167029 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN8_WIRE3 logical_function_check.v(24) " "Verilog HDL warning at logical_function_check.v(24): object IN8_WIRE3 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 24 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167029 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN12_WIRE3 logical_function_check.v(24) " "Verilog HDL warning at logical_function_check.v(24): object IN12_WIRE3 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 24 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167029 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS4_WIRE3 logical_function_check.v(25) " "Verilog HDL warning at logical_function_check.v(25): object PASS4_WIRE3 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 25 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167029 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS5_WIRE3 logical_function_check.v(25) " "Verilog HDL warning at logical_function_check.v(25): object PASS5_WIRE3 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 25 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167029 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS6_WIRE3 logical_function_check.v(25) " "Verilog HDL warning at logical_function_check.v(25): object PASS6_WIRE3 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 25 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167029 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL4_WIRE3 logical_function_check.v(25) " "Verilog HDL warning at logical_function_check.v(25): object FAIL4_WIRE3 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 25 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167029 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL5_WIRE3 logical_function_check.v(25) " "Verilog HDL warning at logical_function_check.v(25): object FAIL5_WIRE3 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 25 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167029 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL6_WIRE3 logical_function_check.v(25) " "Verilog HDL warning at logical_function_check.v(25): object FAIL6_WIRE3 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 25 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167029 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN3_WIRE4 logical_function_check.v(27) " "Verilog HDL warning at logical_function_check.v(27): object IN3_WIRE4 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 27 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167029 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN6_WIRE4 logical_function_check.v(27) " "Verilog HDL warning at logical_function_check.v(27): object IN6_WIRE4 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 27 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167029 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN8_WIRE4 logical_function_check.v(27) " "Verilog HDL warning at logical_function_check.v(27): object IN8_WIRE4 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 27 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167029 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN11_WIRE4 logical_function_check.v(27) " "Verilog HDL warning at logical_function_check.v(27): object IN11_WIRE4 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 27 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167029 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS3_WIRE4 logical_function_check.v(28) " "Verilog HDL warning at logical_function_check.v(28): object PASS3_WIRE4 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 28 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167029 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS4_WIRE4 logical_function_check.v(28) " "Verilog HDL warning at logical_function_check.v(28): object PASS4_WIRE4 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 28 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167029 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS5_WIRE4 logical_function_check.v(28) " "Verilog HDL warning at logical_function_check.v(28): object PASS5_WIRE4 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 28 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167029 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS6_WIRE4 logical_function_check.v(28) " "Verilog HDL warning at logical_function_check.v(28): object PASS6_WIRE4 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 28 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167029 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL3_WIRE4 logical_function_check.v(28) " "Verilog HDL warning at logical_function_check.v(28): object FAIL3_WIRE4 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 28 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167029 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL4_WIRE4 logical_function_check.v(28) " "Verilog HDL warning at logical_function_check.v(28): object FAIL4_WIRE4 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 28 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167029 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL5_WIRE4 logical_function_check.v(28) " "Verilog HDL warning at logical_function_check.v(28): object FAIL5_WIRE4 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 28 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167029 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL6_WIRE4 logical_function_check.v(28) " "Verilog HDL warning at logical_function_check.v(28): object FAIL6_WIRE4 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 28 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167029 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN8_WIRE8 logical_function_check.v(30) " "Verilog HDL warning at logical_function_check.v(30): object IN8_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 30 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167029 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN9_WIRE8 logical_function_check.v(30) " "Verilog HDL warning at logical_function_check.v(30): object IN9_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 30 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167029 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN10_WIRE8 logical_function_check.v(30) " "Verilog HDL warning at logical_function_check.v(30): object IN10_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 30 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167029 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN13_WIRE8 logical_function_check.v(30) " "Verilog HDL warning at logical_function_check.v(30): object IN13_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 30 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167029 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS2_WIRE8 logical_function_check.v(31) " "Verilog HDL warning at logical_function_check.v(31): object PASS2_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 31 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167029 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS3_WIRE8 logical_function_check.v(31) " "Verilog HDL warning at logical_function_check.v(31): object PASS3_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 31 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167030 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS4_WIRE8 logical_function_check.v(31) " "Verilog HDL warning at logical_function_check.v(31): object PASS4_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 31 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167030 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS5_WIRE8 logical_function_check.v(31) " "Verilog HDL warning at logical_function_check.v(31): object PASS5_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 31 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167030 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS6_WIRE8 logical_function_check.v(31) " "Verilog HDL warning at logical_function_check.v(31): object PASS6_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 31 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167030 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL2_WIRE8 logical_function_check.v(31) " "Verilog HDL warning at logical_function_check.v(31): object FAIL2_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 31 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167030 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL3_WIRE8 logical_function_check.v(31) " "Verilog HDL warning at logical_function_check.v(31): object FAIL3_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 31 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167030 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL4_WIRE8 logical_function_check.v(31) " "Verilog HDL warning at logical_function_check.v(31): object FAIL4_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 31 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167030 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL5_WIRE8 logical_function_check.v(31) " "Verilog HDL warning at logical_function_check.v(31): object FAIL5_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 31 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167030 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL6_WIRE8 logical_function_check.v(31) " "Verilog HDL warning at logical_function_check.v(31): object FAIL6_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 31 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167030 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN2_WIRE_NOT logical_function_check.v(33) " "Verilog HDL warning at logical_function_check.v(33): object IN2_WIRE_NOT used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 33 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167030 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN4_WIRE_NOT logical_function_check.v(33) " "Verilog HDL warning at logical_function_check.v(33): object IN4_WIRE_NOT used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 33 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167030 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN6_WIRE_NOT logical_function_check.v(33) " "Verilog HDL warning at logical_function_check.v(33): object IN6_WIRE_NOT used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 33 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167030 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN8_WIRE_NOT logical_function_check.v(33) " "Verilog HDL warning at logical_function_check.v(33): object IN8_WIRE_NOT used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 33 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167030 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN10_WIRE_NOT logical_function_check.v(33) " "Verilog HDL warning at logical_function_check.v(33): object IN10_WIRE_NOT used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 33 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167030 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN12_WIRE_NOT logical_function_check.v(33) " "Verilog HDL warning at logical_function_check.v(33): object IN12_WIRE_NOT used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 33 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694532167030 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 logical_function_check.v(18) " "Verilog HDL assignment warning at logical_function_check.v(18): truncated value with size 3 to match size of target (1)" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1694532167030 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN3_WIRE2 0 logical_function_check.v(21) " "Net \"IN3_WIRE2\" at logical_function_check.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694532167030 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN6_WIRE2 0 logical_function_check.v(21) " "Net \"IN6_WIRE2\" at logical_function_check.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694532167030 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN8_WIRE2 0 logical_function_check.v(21) " "Net \"IN8_WIRE2\" at logical_function_check.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694532167030 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN11_WIRE2 0 logical_function_check.v(21) " "Net \"IN11_WIRE2\" at logical_function_check.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694532167030 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PASS5_WIRE2 0 logical_function_check.v(22) " "Net \"PASS5_WIRE2\" at logical_function_check.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694532167030 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PASS6_WIRE2 0 logical_function_check.v(22) " "Net \"PASS6_WIRE2\" at logical_function_check.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694532167030 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FAIL5_WIRE2 0 logical_function_check.v(22) " "Net \"FAIL5_WIRE2\" at logical_function_check.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694532167030 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FAIL6_WIRE2 0 logical_function_check.v(22) " "Net \"FAIL6_WIRE2\" at logical_function_check.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694532167030 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN2_WIRE_NOT 0 logical_function_check.v(33) " "Net \"IN2_WIRE_NOT\" at logical_function_check.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694532167030 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN4_WIRE_NOT 0 logical_function_check.v(33) " "Net \"IN4_WIRE_NOT\" at logical_function_check.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694532167031 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN6_WIRE_NOT 0 logical_function_check.v(33) " "Net \"IN6_WIRE_NOT\" at logical_function_check.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694532167031 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN8_WIRE_NOT 0 logical_function_check.v(33) " "Net \"IN8_WIRE_NOT\" at logical_function_check.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694532167031 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN10_WIRE_NOT 0 logical_function_check.v(33) " "Net \"IN10_WIRE_NOT\" at logical_function_check.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694532167031 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN12_WIRE_NOT 0 logical_function_check.v(33) " "Net \"IN12_WIRE_NOT\" at logical_function_check.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694532167031 "|ic_tester|logical_function_check:lfc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_input_checker logical_function_check:lfc1\|two_input_checker:two_input_checker_inst " "Elaborating entity \"two_input_checker\" for hierarchy \"logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\"" {  } { { "logical_function_check.v" "two_input_checker_inst" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694532167031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_input_and logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|two_input_and:and2 " "Elaborating entity \"two_input_and\" for hierarchy \"logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|two_input_and:and2\"" {  } { { "two_input_checker.v" "and2" { Text "D:/Projects/FPGA Test/ic_tester/two_input_checker.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694532167033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_input_or logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|two_input_or:or2 " "Elaborating entity \"two_input_or\" for hierarchy \"logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|two_input_or:or2\"" {  } { { "two_input_checker.v" "or2" { Text "D:/Projects/FPGA Test/ic_tester/two_input_checker.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694532167034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_input_nand logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|two_input_nand:nand2 " "Elaborating entity \"two_input_nand\" for hierarchy \"logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|two_input_nand:nand2\"" {  } { { "two_input_checker.v" "nand2" { Text "D:/Projects/FPGA Test/ic_tester/two_input_checker.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694532167035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_input_nor logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|two_input_nor:nor2 " "Elaborating entity \"two_input_nor\" for hierarchy \"logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|two_input_nor:nor2\"" {  } { { "two_input_checker.v" "nor2" { Text "D:/Projects/FPGA Test/ic_tester/two_input_checker.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694532167036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_input_xor logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|two_input_xor:xor2 " "Elaborating entity \"two_input_xor\" for hierarchy \"logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|two_input_xor:xor2\"" {  } { { "two_input_checker.v" "xor2" { Text "D:/Projects/FPGA Test/ic_tester/two_input_checker.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694532167037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_input_xnor logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|two_input_xnor:xnor2 " "Elaborating entity \"two_input_xnor\" for hierarchy \"logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|two_input_xnor:xnor2\"" {  } { { "two_input_checker.v" "xnor2" { Text "D:/Projects/FPGA Test/ic_tester/two_input_checker.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694532167038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gate logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|mux_gate:m_gate1 " "Elaborating entity \"mux_gate\" for hierarchy \"logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|mux_gate:m_gate1\"" {  } { { "two_input_checker.v" "m_gate1" { Text "D:/Projects/FPGA Test/ic_tester/two_input_checker.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694532167039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_input_checker logical_function_check:lfc1\|three_input_checker:three_input_checker_inst " "Elaborating entity \"three_input_checker\" for hierarchy \"logical_function_check:lfc1\|three_input_checker:three_input_checker_inst\"" {  } { { "logical_function_check.v" "three_input_checker_inst" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694532167040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_input_and logical_function_check:lfc1\|three_input_checker:three_input_checker_inst\|three_input_and:and3 " "Elaborating entity \"three_input_and\" for hierarchy \"logical_function_check:lfc1\|three_input_checker:three_input_checker_inst\|three_input_and:and3\"" {  } { { "three_input_checker.v" "and3" { Text "D:/Projects/FPGA Test/ic_tester/three_input_checker.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694532167042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_input_or logical_function_check:lfc1\|three_input_checker:three_input_checker_inst\|three_input_or:or3 " "Elaborating entity \"three_input_or\" for hierarchy \"logical_function_check:lfc1\|three_input_checker:three_input_checker_inst\|three_input_or:or3\"" {  } { { "three_input_checker.v" "or3" { Text "D:/Projects/FPGA Test/ic_tester/three_input_checker.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694532167042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_input_nand logical_function_check:lfc1\|three_input_checker:three_input_checker_inst\|three_input_nand:nand3 " "Elaborating entity \"three_input_nand\" for hierarchy \"logical_function_check:lfc1\|three_input_checker:three_input_checker_inst\|three_input_nand:nand3\"" {  } { { "three_input_checker.v" "nand3" { Text "D:/Projects/FPGA Test/ic_tester/three_input_checker.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694532167043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_input_nor logical_function_check:lfc1\|three_input_checker:three_input_checker_inst\|three_input_nor:nor3 " "Elaborating entity \"three_input_nor\" for hierarchy \"logical_function_check:lfc1\|three_input_checker:three_input_checker_inst\|three_input_nor:nor3\"" {  } { { "three_input_checker.v" "nor3" { Text "D:/Projects/FPGA Test/ic_tester/three_input_checker.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694532167044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_input_xor logical_function_check:lfc1\|three_input_checker:three_input_checker_inst\|three_input_xor:xor3 " "Elaborating entity \"three_input_xor\" for hierarchy \"logical_function_check:lfc1\|three_input_checker:three_input_checker_inst\|three_input_xor:xor3\"" {  } { { "three_input_checker.v" "xor3" { Text "D:/Projects/FPGA Test/ic_tester/three_input_checker.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694532167045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_input_checker logical_function_check:lfc1\|four_input_checker:four_input_checker_inst " "Elaborating entity \"four_input_checker\" for hierarchy \"logical_function_check:lfc1\|four_input_checker:four_input_checker_inst\"" {  } { { "logical_function_check.v" "four_input_checker_inst" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694532167047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_input_and logical_function_check:lfc1\|four_input_checker:four_input_checker_inst\|four_input_and:and3 " "Elaborating entity \"four_input_and\" for hierarchy \"logical_function_check:lfc1\|four_input_checker:four_input_checker_inst\|four_input_and:and3\"" {  } { { "four_input_checker.v" "and3" { Text "D:/Projects/FPGA Test/ic_tester/four_input_checker.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694532167049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_input_nand logical_function_check:lfc1\|four_input_checker:four_input_checker_inst\|four_input_nand:nand3 " "Elaborating entity \"four_input_nand\" for hierarchy \"logical_function_check:lfc1\|four_input_checker:four_input_checker_inst\|four_input_nand:nand3\"" {  } { { "four_input_checker.v" "nand3" { Text "D:/Projects/FPGA Test/ic_tester/four_input_checker.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694532167050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_input_checker logical_function_check:lfc1\|eight_input_checker:eight_input_checker_inst " "Elaborating entity \"eight_input_checker\" for hierarchy \"logical_function_check:lfc1\|eight_input_checker:eight_input_checker_inst\"" {  } { { "logical_function_check.v" "eight_input_checker_inst" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694532167051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_input_nand logical_function_check:lfc1\|eight_input_checker:eight_input_checker_inst\|eight_input_nand:nand3 " "Elaborating entity \"eight_input_nand\" for hierarchy \"logical_function_check:lfc1\|eight_input_checker:eight_input_checker_inst\|eight_input_nand:nand3\"" {  } { { "eight_input_checker.v" "nand3" { Text "D:/Projects/FPGA Test/ic_tester/eight_input_checker.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694532167053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate_checker logical_function_check:lfc1\|not_gate_checker:not_gate_checker_inst " "Elaborating entity \"not_gate_checker\" for hierarchy \"logical_function_check:lfc1\|not_gate_checker:not_gate_checker_inst\"" {  } { { "logical_function_check.v" "not_gate_checker_inst" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694532167055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate logical_function_check:lfc1\|not_gate_checker:not_gate_checker_inst\|not_gate:not_gate " "Elaborating entity \"not_gate\" for hierarchy \"logical_function_check:lfc1\|not_gate_checker:not_gate_checker_inst\|not_gate:not_gate\"" {  } { { "not_gate_checker.v" "not_gate" { Text "D:/Projects/FPGA Test/ic_tester/not_gate_checker.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694532167056 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|mux_gate:m_gate1\|Y " "Converted tri-state buffer \"logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|mux_gate:m_gate1\|Y\" feeding internal logic into a wire" {  } { { "mux_gate.v" "" { Text "D:/Projects/FPGA Test/ic_tester/mux_gate.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1694532167203 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1694532167203 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "IN3 GND " "Pin \"IN3\" is stuck at GND" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1694532167433 "|ic_tester|IN3"} { "Warning" "WMLS_MLS_STUCK_PIN" "IN6 GND " "Pin \"IN6\" is stuck at GND" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1694532167433 "|ic_tester|IN6"} { "Warning" "WMLS_MLS_STUCK_PIN" "IN8 GND " "Pin \"IN8\" is stuck at GND" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1694532167433 "|ic_tester|IN8"} { "Warning" "WMLS_MLS_STUCK_PIN" "IN11 GND " "Pin \"IN11\" is stuck at GND" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1694532167433 "|ic_tester|IN11"} { "Warning" "WMLS_MLS_STUCK_PIN" "pass5 GND " "Pin \"pass5\" is stuck at GND" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1694532167433 "|ic_tester|pass5"} { "Warning" "WMLS_MLS_STUCK_PIN" "pass6 GND " "Pin \"pass6\" is stuck at GND" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1694532167433 "|ic_tester|pass6"} { "Warning" "WMLS_MLS_STUCK_PIN" "fail5 GND " "Pin \"fail5\" is stuck at GND" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1694532167433 "|ic_tester|fail5"} { "Warning" "WMLS_MLS_STUCK_PIN" "fail6 GND " "Pin \"fail6\" is stuck at GND" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1694532167433 "|ic_tester|fail6"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1694532167433 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1694532167512 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "166 " "166 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1694532167618 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projects/FPGA Test/ic_tester/output_files/ic_tester.map.smsg " "Generated suppressed messages file D:/Projects/FPGA Test/ic_tester/output_files/ic_tester.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1694532167658 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1694532167733 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694532167733 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OP1 " "No output dependent on input pin \"OP1\"" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694532167781 "|ic_tester|OP1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OP2 " "No output dependent on input pin \"OP2\"" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694532167781 "|ic_tester|OP2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OP4 " "No output dependent on input pin \"OP4\"" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694532167781 "|ic_tester|OP4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OP5 " "No output dependent on input pin \"OP5\"" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694532167781 "|ic_tester|OP5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OP9 " "No output dependent on input pin \"OP9\"" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694532167781 "|ic_tester|OP9"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OP10 " "No output dependent on input pin \"OP10\"" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694532167781 "|ic_tester|OP10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OP12 " "No output dependent on input pin \"OP12\"" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694532167781 "|ic_tester|OP12"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OP13 " "No output dependent on input pin \"OP13\"" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694532167781 "|ic_tester|OP13"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1694532167781 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "246 " "Implemented 246 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1694532167782 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1694532167782 ""} { "Info" "ICUT_CUT_TM_LCELLS" "207 " "Implemented 207 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1694532167782 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1694532167782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1694532167814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 12 20:52:47 2023 " "Processing ended: Tue Sep 12 20:52:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1694532167814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1694532167814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1694532167814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1694532167814 ""}
