<profile>

<ReportVersion>
<Version>2018.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>artix7</ProductFamily>
<Part>xc7a100tcsg324-1</Part>
<TopModelName>lenet5</TopModelName>
<TargetClockPeriod>40.00</TargetClockPeriod>
<ClockUncertainty>5.00</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>5.825</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>12</Best-caseLatency>
<Average-caseLatency>4743</Average-caseLatency>
<Worst-caseLatency>9473</Worst-caseLatency>
<Interval-min>13</Interval-min>
<Interval-max>9474</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<memset_sum>
<TripCount>10</TripCount>
<Latency>9</Latency>
<IterationLatency>1</IterationLatency>
</memset_sum>
<L1_2>
<TripCount>28</TripCount>
<Latency>336</Latency>
<IterationLatency>12</IterationLatency>
<L1_3>
<TripCount>10</TripCount>
<Latency>10</Latency>
<IterationLatency>1</IterationLatency>
</L1_3>
</L1_2>
<L1_2>
<TripCount>28</TripCount>
<Latency>336</Latency>
<IterationLatency>12</IterationLatency>
<L1_3>
<TripCount>10</TripCount>
<Latency>10</Latency>
<IterationLatency>1</IterationLatency>
</L1_3>
</L1_2>
<L1_2>
<TripCount>28</TripCount>
<Latency>336</Latency>
<IterationLatency>12</IterationLatency>
<L1_3>
<TripCount>10</TripCount>
<Latency>10</Latency>
<IterationLatency>1</IterationLatency>
</L1_3>
</L1_2>
<L1_2>
<TripCount>28</TripCount>
<Latency>336</Latency>
<IterationLatency>12</IterationLatency>
<L1_3>
<TripCount>10</TripCount>
<Latency>10</Latency>
<IterationLatency>1</IterationLatency>
</L1_3>
</L1_2>
<L1_2>
<TripCount>28</TripCount>
<Latency>336</Latency>
<IterationLatency>12</IterationLatency>
<L1_3>
<TripCount>10</TripCount>
<Latency>10</Latency>
<IterationLatency>1</IterationLatency>
</L1_3>
</L1_2>
<L1_2>
<TripCount>28</TripCount>
<Latency>336</Latency>
<IterationLatency>12</IterationLatency>
<L1_3>
<TripCount>10</TripCount>
<Latency>10</Latency>
<IterationLatency>1</IterationLatency>
</L1_3>
</L1_2>
<L1_2>
<TripCount>28</TripCount>
<Latency>336</Latency>
<IterationLatency>12</IterationLatency>
<L1_3>
<TripCount>10</TripCount>
<Latency>10</Latency>
<IterationLatency>1</IterationLatency>
</L1_3>
</L1_2>
<L1_2>
<TripCount>28</TripCount>
<Latency>336</Latency>
<IterationLatency>12</IterationLatency>
<L1_3>
<TripCount>10</TripCount>
<Latency>10</Latency>
<IterationLatency>1</IterationLatency>
</L1_3>
</L1_2>
<L1_2>
<TripCount>28</TripCount>
<Latency>336</Latency>
<IterationLatency>12</IterationLatency>
<L1_3>
<TripCount>10</TripCount>
<Latency>10</Latency>
<IterationLatency>1</IterationLatency>
</L1_3>
</L1_2>
<L1_2>
<TripCount>28</TripCount>
<Latency>336</Latency>
<IterationLatency>12</IterationLatency>
<L1_3>
<TripCount>10</TripCount>
<Latency>10</Latency>
<IterationLatency>1</IterationLatency>
</L1_3>
</L1_2>
<L1_2>
<TripCount>28</TripCount>
<Latency>336</Latency>
<IterationLatency>12</IterationLatency>
<L1_3>
<TripCount>10</TripCount>
<Latency>10</Latency>
<IterationLatency>1</IterationLatency>
</L1_3>
</L1_2>
<L1_2>
<TripCount>28</TripCount>
<Latency>336</Latency>
<IterationLatency>12</IterationLatency>
<L1_3>
<TripCount>10</TripCount>
<Latency>10</Latency>
<IterationLatency>1</IterationLatency>
</L1_3>
</L1_2>
<L1_2>
<TripCount>28</TripCount>
<Latency>336</Latency>
<IterationLatency>12</IterationLatency>
<L1_3>
<TripCount>10</TripCount>
<Latency>10</Latency>
<IterationLatency>1</IterationLatency>
</L1_3>
</L1_2>
<L1_2>
<TripCount>28</TripCount>
<Latency>336</Latency>
<IterationLatency>12</IterationLatency>
<L1_3>
<TripCount>10</TripCount>
<Latency>10</Latency>
<IterationLatency>1</IterationLatency>
</L1_3>
</L1_2>
<L1_2>
<TripCount>28</TripCount>
<Latency>336</Latency>
<IterationLatency>12</IterationLatency>
<L1_3>
<TripCount>10</TripCount>
<Latency>10</Latency>
<IterationLatency>1</IterationLatency>
</L1_3>
</L1_2>
<L1_2>
<TripCount>28</TripCount>
<Latency>336</Latency>
<IterationLatency>12</IterationLatency>
<L1_3>
<TripCount>10</TripCount>
<Latency>10</Latency>
<IterationLatency>1</IterationLatency>
</L1_3>
</L1_2>
<L1_2>
<TripCount>28</TripCount>
<Latency>336</Latency>
<IterationLatency>12</IterationLatency>
<L1_3>
<TripCount>10</TripCount>
<Latency>10</Latency>
<IterationLatency>1</IterationLatency>
</L1_3>
</L1_2>
<L1_2>
<TripCount>28</TripCount>
<Latency>336</Latency>
<IterationLatency>12</IterationLatency>
<L1_3>
<TripCount>10</TripCount>
<Latency>10</Latency>
<IterationLatency>1</IterationLatency>
</L1_3>
</L1_2>
<L1_2>
<TripCount>28</TripCount>
<Latency>336</Latency>
<IterationLatency>12</IterationLatency>
<L1_3>
<TripCount>10</TripCount>
<Latency>10</Latency>
<IterationLatency>1</IterationLatency>
</L1_3>
</L1_2>
<L1_2>
<TripCount>28</TripCount>
<Latency>336</Latency>
<IterationLatency>12</IterationLatency>
<L1_3>
<TripCount>10</TripCount>
<Latency>10</Latency>
<IterationLatency>1</IterationLatency>
</L1_3>
</L1_2>
<L1_2>
<TripCount>28</TripCount>
<Latency>336</Latency>
<IterationLatency>12</IterationLatency>
<L1_3>
<TripCount>10</TripCount>
<Latency>10</Latency>
<IterationLatency>1</IterationLatency>
</L1_3>
</L1_2>
<L1_2>
<TripCount>28</TripCount>
<Latency>336</Latency>
<IterationLatency>12</IterationLatency>
<L1_3>
<TripCount>10</TripCount>
<Latency>10</Latency>
<IterationLatency>1</IterationLatency>
</L1_3>
</L1_2>
<L1_2>
<TripCount>28</TripCount>
<Latency>336</Latency>
<IterationLatency>12</IterationLatency>
<L1_3>
<TripCount>10</TripCount>
<Latency>10</Latency>
<IterationLatency>1</IterationLatency>
</L1_3>
</L1_2>
<L1_2>
<TripCount>28</TripCount>
<Latency>336</Latency>
<IterationLatency>12</IterationLatency>
<L1_3>
<TripCount>10</TripCount>
<Latency>10</Latency>
<IterationLatency>1</IterationLatency>
</L1_3>
</L1_2>
<L1_2>
<TripCount>28</TripCount>
<Latency>336</Latency>
<IterationLatency>12</IterationLatency>
<L1_3>
<TripCount>10</TripCount>
<Latency>10</Latency>
<IterationLatency>1</IterationLatency>
</L1_3>
</L1_2>
<L1_2>
<TripCount>28</TripCount>
<Latency>336</Latency>
<IterationLatency>12</IterationLatency>
<L1_3>
<TripCount>10</TripCount>
<Latency>10</Latency>
<IterationLatency>1</IterationLatency>
</L1_3>
</L1_2>
<L1_2>
<TripCount>28</TripCount>
<Latency>336</Latency>
<IterationLatency>12</IterationLatency>
<L1_3>
<TripCount>10</TripCount>
<Latency>10</Latency>
<IterationLatency>1</IterationLatency>
</L1_3>
</L1_2>
<L1_2>
<TripCount>28</TripCount>
<Latency>336</Latency>
<IterationLatency>12</IterationLatency>
<L1_3>
<TripCount>10</TripCount>
<Latency>10</Latency>
<IterationLatency>1</IterationLatency>
</L1_3>
</L1_2>
<L2_1>
<TripCount>10</TripCount>
<Latency>20</Latency>
<IterationLatency>2</IterationLatency>
</L2_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<FF>494</FF>
<LUT>2412</LUT>
<DSP48E>0</DSP48E>
</Resources>
<AvailableResources>
<BRAM_18K>270</BRAM_18K>
<DSP48E>240</DSP48E>
<FF>126800</FF>
<LUT>63400</LUT>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>lenet5</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>lenet5</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>img_in_TDATA</name>
<Object>img_in_data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>img_in_TVALID</name>
<Object>img_in_data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>img_in_TREADY</name>
<Object>img_in_user_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>img_in_TUSER</name>
<Object>img_in_user_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>img_in_TKEEP</name>
<Object>img_in_keep_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>img_in_TLAST</name>
<Object>img_in_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>result_V</name>
<Object>result_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>result_V_ap_vld</name>
<Object>result_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>enable_V</name>
<Object>enable_V</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>clear_V</name>
<Object>clear_V</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
