# mips_cpu

###### Five-stage pipeline mips cpu
###### Using dynamic Branch Prediction with 2-bit state and LRU 
###### Supporting 3 interrupts with entry address 0xD00 0xE00 0xF00



