Synopsys VHDL Compiler, version comp2016q3p1, Build 284R, built Mar 10 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\diamond\3.9\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\JCVELMON\Desktop\Semestre Actual\DSD\DSD\registro practica 3\impl1\source\topregistro0.vhd":7:7:7:18|Top entity is set to topregistro0.
@W: CD266 :"C:/Users/JCVELMON/Desktop/Semestre Actual/DSD/DSD/registro practica 3/impl1/source/registro0.vhd":23:25:23:25|q is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:/Users/JCVELMON/Desktop/Semestre Actual/DSD/DSD/registro practica 3/impl1/source/registro0.vhd":28:15:28:15|q is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:/Users/JCVELMON/Desktop/Semestre Actual/DSD/DSD/registro practica 3/impl1/source/registro0.vhd":33:16:33:16|q is not readable.  This may cause a simulation mismatch.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 04 09:04:18 2017

###########################################################]
