###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Fri Nov 25 23:44:33 2022
#  Design:            Integrator
#  Command:           timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix Integrator_postCTS -outDir ../Reports/timingReports
###############################################################
Path 1: MET Setup Check with Pin Delay2_reg_reg[0][21]/CN 
Endpoint:   Delay2_reg_reg[0][21]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.986
- Setup                         0.988
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.998
- Arrival Time                 49.255
= Slack Time                   24.744
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   49.744 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   49.745 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   50.242 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   50.246 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   50.732 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   50.735 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.492 |  27.483 |   52.227 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.484 |   52.228 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.721 |  28.205 |   52.948 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.205 |   52.949 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.557 |  28.763 |   53.506 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.763 |   53.507 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.451 |   54.195 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.451 |   54.195 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.490 |   55.234 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.490 |   55.234 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.377 |   56.121 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.377 |   56.121 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.266 |   57.010 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.267 |   57.011 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  33.170 |   57.914 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.170 |   57.914 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.050 |   58.794 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.051 |   58.795 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.957 |  35.007 |   59.751 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  35.008 |   59.752 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.891 |  35.899 |   60.643 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.900 |   60.644 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.897 |  36.796 |   61.540 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.797 |   61.541 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.987 |  37.784 |   62.528 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.785 |   62.529 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.141 |  38.925 |   63.669 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  38.927 |   63.671 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.937 |  39.864 |   64.608 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.865 |   64.609 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.895 |  40.759 |   65.503 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.760 |   65.503 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.886 |  41.646 |   66.390 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  41.646 |   66.390 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.929 |  42.576 |   67.320 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.001 |  42.577 |   67.320 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.918 |  43.494 |   68.238 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  43.495 |   68.239 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.894 |  44.389 |   69.133 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.001 |  44.390 |   69.134 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.841 |  45.231 |   69.975 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  45.231 |   69.975 | 
     | add_151_40/g514/CO                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.877 |  46.109 |   70.852 | 
     | add_151_40/g513/CI                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.001 |  46.109 |   70.853 | 
     | add_151_40/g513/CO                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.890 |  46.999 |   71.743 | 
     | add_151_40/g512/CI                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.001 |  47.000 |   71.743 | 
     | add_151_40/g512/CO                 |   v   | add_151_40/n_38                  | FA_5VX1     | 0.851 |  47.850 |   72.594 | 
     | add_151_40/g511/CI                 |   v   | add_151_40/n_38                  | FA_5VX1     | 0.000 |  47.851 |   72.595 | 
     | add_151_40/g511/CO                 |   v   | add_151_40/n_40                  | FA_5VX1     | 0.797 |  48.648 |   73.392 | 
     | add_151_40/g510/A                  |   v   | add_151_40/n_40                  | EO3_5VX1    | 0.000 |  48.649 |   73.392 | 
     | add_151_40/g510/Q                  |   v   | Out[21]                          | EO3_5VX1    | 0.606 |  49.254 |   73.998 | 
     | Delay2_reg_reg[0][21]/SD           |   v   | Out[21]                          | SDFFRQ_5VX1 | 0.000 |  49.255 |   73.998 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |    0.256 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |    0.257 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |    0.754 | 
     | clk__L2_I0/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |    0.758 | 
     | clk__L2_I0/Q             |   v   | clk__L2_N0 | IN_5VX16    | 0.482 |  25.984 |    1.240 | 
     | Delay2_reg_reg[0][21]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.986 |    1.242 | 
     +------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Delay2_reg_reg[0][20]/CN 
Endpoint:   Delay2_reg_reg[0][20]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.986
- Setup                         0.775
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.211
- Arrival Time                 48.961
= Slack Time                   25.250
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   50.250 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   50.252 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   50.748 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   50.752 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   51.239 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   51.241 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.492 |  27.483 |   52.734 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.484 |   52.734 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.721 |  28.205 |   53.455 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.205 |   53.456 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.557 |  28.762 |   54.013 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.763 |   54.013 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.451 |   54.701 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.451 |   54.702 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.490 |   55.740 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.490 |   55.740 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.377 |   56.628 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.377 |   56.628 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.266 |   57.517 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.267 |   57.517 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  33.170 |   58.420 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.170 |   58.421 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.050 |   59.301 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.051 |   59.301 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.957 |  35.007 |   60.258 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  35.008 |   60.258 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.891 |  35.899 |   61.150 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.900 |   61.150 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.897 |  36.796 |   62.047 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.797 |   62.047 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.987 |  37.784 |   63.034 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.785 |   63.035 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.141 |  38.925 |   64.176 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  38.927 |   64.177 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.937 |  39.864 |   65.115 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.865 |   65.115 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.895 |  40.759 |   66.010 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.760 |   66.010 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.886 |  41.646 |   66.896 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  41.646 |   66.897 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.929 |  42.576 |   67.826 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.001 |  42.577 |   67.827 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.918 |  43.494 |   68.745 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  43.495 |   68.746 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.894 |  44.389 |   69.639 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.001 |  44.390 |   69.640 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.841 |  45.231 |   70.481 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  45.231 |   70.481 | 
     | add_151_40/g514/CO                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.877 |  46.109 |   71.359 | 
     | add_151_40/g513/CI                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.001 |  46.109 |   71.360 | 
     | add_151_40/g513/CO                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.890 |  46.999 |   72.249 | 
     | add_151_40/g512/CI                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.001 |  47.000 |   72.250 | 
     | add_151_40/g512/CO                 |   v   | add_151_40/n_38                  | FA_5VX1     | 0.851 |  47.850 |   73.101 | 
     | add_151_40/g511/CI                 |   v   | add_151_40/n_38                  | FA_5VX1     | 0.000 |  47.851 |   73.101 | 
     | add_151_40/g511/S                  |   ^   | Out[20]                          | FA_5VX1     | 1.110 |  48.960 |   74.211 | 
     | Delay2_reg_reg[0][20]/SD           |   ^   | Out[20]                          | SDFFRQ_5VX1 | 0.000 |  48.961 |   74.211 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -0.250 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   -0.249 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |    0.248 | 
     | clk__L2_I0/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |    0.252 | 
     | clk__L2_I0/Q             |   v   | clk__L2_N0 | IN_5VX16    | 0.482 |  25.984 |    0.734 | 
     | Delay2_reg_reg[0][20]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.986 |    0.736 | 
     +------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Delay2_reg_reg[0][19]/CN 
Endpoint:   Delay2_reg_reg[0][19]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.992
- Setup                         0.772
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.220
- Arrival Time                 48.128
= Slack Time                   26.092
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   51.092 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   51.093 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   51.590 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   51.594 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   52.080 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   52.083 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.492 |  27.483 |   53.575 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.484 |   53.576 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.721 |  28.205 |   54.297 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.205 |   54.297 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.557 |  28.763 |   54.855 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.763 |   54.855 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.451 |   55.543 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.451 |   55.544 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.490 |   56.582 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.490 |   56.582 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.377 |   57.469 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.378 |   57.470 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.267 |   58.359 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.267 |   58.359 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  33.170 |   59.262 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.170 |   59.263 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.050 |   60.142 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.051 |   60.143 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.957 |  35.007 |   61.099 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  35.008 |   61.100 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.891 |  35.900 |   61.992 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.900 |   61.992 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.897 |  36.797 |   62.889 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.797 |   62.889 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.987 |  37.784 |   63.876 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.785 |   63.877 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.141 |  38.925 |   65.017 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  38.927 |   65.019 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.937 |  39.864 |   65.957 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.865 |   65.957 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.895 |  40.759 |   66.851 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.760 |   66.852 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.886 |  41.646 |   67.738 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  41.646 |   67.739 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.929 |  42.576 |   68.668 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.001 |  42.577 |   68.669 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.918 |  43.495 |   69.587 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  43.495 |   69.587 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.894 |  44.389 |   70.481 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.001 |  44.390 |   70.482 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.841 |  45.231 |   71.323 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  45.231 |   71.323 | 
     | add_151_40/g514/CO                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.877 |  46.109 |   72.201 | 
     | add_151_40/g513/CI                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.001 |  46.109 |   72.201 | 
     | add_151_40/g513/CO                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.890 |  46.999 |   73.091 | 
     | add_151_40/g512/CI                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.001 |  47.000 |   73.092 | 
     | add_151_40/g512/S                  |   ^   | Out[19]                          | FA_5VX1     | 1.128 |  48.128 |   74.220 | 
     | Delay2_reg_reg[0][19]/SD           |   ^   | Out[19]                          | SDFFRQ_5VX1 | 0.000 |  48.128 |   74.220 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -1.092 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   -1.091 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |   -0.594 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |   -0.590 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.486 |  25.988 |   -0.104 | 
     | Delay2_reg_reg[0][19]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.004 |  25.992 |   -0.100 | 
     +------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin Delay2_reg_reg[0][18]/CN 
Endpoint:   Delay2_reg_reg[0][18]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.993
- Setup                         0.779
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.214
- Arrival Time                 47.283
= Slack Time                   26.931
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   51.931 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   51.933 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   52.429 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   52.433 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   52.920 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   52.922 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.492 |  27.483 |   54.415 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.484 |   54.415 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.721 |  28.205 |   55.136 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.205 |   55.137 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.557 |  28.763 |   55.694 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.763 |   55.694 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.451 |   56.382 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.451 |   56.383 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.490 |   57.421 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.490 |   57.421 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.377 |   58.309 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.377 |   58.309 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.266 |   59.198 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.267 |   59.198 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  33.170 |   60.101 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.170 |   60.102 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.050 |   60.982 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.051 |   60.982 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.957 |  35.007 |   61.939 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  35.008 |   61.939 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.891 |  35.899 |   62.831 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.900 |   62.831 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.897 |  36.796 |   63.728 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.797 |   63.728 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.987 |  37.784 |   64.715 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.785 |   64.716 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.141 |  38.925 |   65.857 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  38.927 |   65.858 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.937 |  39.864 |   66.796 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.865 |   66.796 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.895 |  40.759 |   67.691 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.760 |   67.691 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.886 |  41.646 |   68.577 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  41.646 |   68.578 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.929 |  42.576 |   69.507 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.001 |  42.577 |   69.508 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.918 |  43.494 |   70.426 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  43.495 |   70.427 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.894 |  44.389 |   71.320 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.001 |  44.390 |   71.321 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.841 |  45.231 |   72.162 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  45.231 |   72.162 | 
     | add_151_40/g514/CO                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.877 |  46.109 |   73.040 | 
     | add_151_40/g513/CI                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.001 |  46.109 |   73.041 | 
     | add_151_40/g513/S                  |   ^   | Out[18]                          | FA_5VX1     | 1.173 |  47.282 |   74.214 | 
     | Delay2_reg_reg[0][18]/SD           |   ^   | Out[18]                          | SDFFRQ_5VX1 | 0.000 |  47.283 |   74.214 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -1.931 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   -1.930 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |   -1.433 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |   -1.429 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.486 |  25.988 |   -0.943 | 
     | Delay2_reg_reg[0][18]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.004 |  25.993 |   -0.939 | 
     +------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin Delay2_reg_reg[0][17]/CN 
Endpoint:   Delay2_reg_reg[0][17]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.992
- Setup                         0.774
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.218
- Arrival Time                 46.359
= Slack Time                   27.859
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   52.859 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   52.860 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   53.357 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   53.361 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   53.847 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   53.850 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.492 |  27.483 |   55.342 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.484 |   55.343 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.721 |  28.205 |   56.064 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.205 |   56.064 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.557 |  28.763 |   56.622 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.763 |   56.622 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.451 |   57.310 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.451 |   57.311 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.490 |   58.349 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.490 |   58.349 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.377 |   59.236 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.377 |   59.237 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.266 |   60.126 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.267 |   60.126 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  33.170 |   61.029 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.170 |   61.029 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.050 |   61.909 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.051 |   61.910 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.957 |  35.007 |   62.866 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  35.008 |   62.867 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.891 |  35.899 |   63.759 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.900 |   63.759 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.897 |  36.796 |   64.656 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.797 |   64.656 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.987 |  37.784 |   65.643 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.785 |   65.644 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.141 |  38.925 |   66.784 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  38.927 |   66.786 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.937 |  39.864 |   67.723 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.865 |   67.724 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.895 |  40.759 |   68.618 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.760 |   68.619 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.886 |  41.646 |   69.505 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  41.646 |   69.506 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.929 |  42.576 |   70.435 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.001 |  42.577 |   70.436 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.918 |  43.494 |   71.354 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  43.495 |   71.354 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.894 |  44.389 |   72.248 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.001 |  44.390 |   72.249 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.841 |  45.231 |   73.090 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  45.231 |   73.090 | 
     | add_151_40/g514/S                  |   ^   | Out[17]                          | FA_5VX1     | 1.128 |  46.359 |   74.218 | 
     | Delay2_reg_reg[0][17]/SD           |   ^   | Out[17]                          | SDFFRQ_5VX1 | 0.000 |  46.359 |   74.218 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -2.859 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   -2.858 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |   -2.361 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |   -2.357 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.486 |  25.988 |   -1.871 | 
     | Delay2_reg_reg[0][17]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.004 |  25.992 |   -1.867 | 
     +------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin Delay2_reg_reg[0][16]/CN 
Endpoint:   Delay2_reg_reg[0][16]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.992
- Setup                         0.774
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.218
- Arrival Time                 45.525
= Slack Time                   28.693
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   53.693 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   53.694 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   54.191 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   54.195 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   54.681 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   54.684 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.492 |  27.483 |   56.176 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.484 |   56.177 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.721 |  28.205 |   56.897 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.205 |   56.898 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.557 |  28.763 |   57.455 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.763 |   57.456 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.451 |   58.144 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.451 |   58.144 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.490 |   59.183 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.490 |   59.183 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.377 |   60.070 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.377 |   60.070 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.266 |   60.959 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.267 |   60.960 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  33.170 |   61.863 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.170 |   61.863 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.050 |   62.743 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.051 |   62.743 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.957 |  35.007 |   63.700 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  35.008 |   63.701 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.891 |  35.899 |   64.592 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.900 |   64.593 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.897 |  36.797 |   65.489 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.797 |   65.490 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.987 |  37.784 |   66.477 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.785 |   66.478 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.141 |  38.925 |   67.618 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  38.927 |   67.620 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.937 |  39.864 |   68.557 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.865 |   68.558 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.895 |  40.759 |   69.452 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.760 |   69.452 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.886 |  41.646 |   70.339 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  41.646 |   70.339 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.929 |  42.576 |   71.269 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.001 |  42.577 |   71.269 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.918 |  43.495 |   72.187 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  43.495 |   72.188 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.894 |  44.389 |   73.082 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.001 |  44.390 |   73.083 | 
     | add_151_40/g515/S                  |   ^   | Out[16]                          | FA_5VX1     | 1.135 |  45.525 |   74.218 | 
     | Delay2_reg_reg[0][16]/SD           |   ^   | Out[16]                          | SDFFRQ_5VX1 | 0.000 |  45.525 |   74.218 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -3.693 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   -3.692 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |   -3.195 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |   -3.191 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.486 |  25.988 |   -2.705 | 
     | Delay2_reg_reg[0][16]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.004 |  25.992 |   -2.701 | 
     +------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin Delay2_reg_reg[0][15]/CN 
Endpoint:   Delay2_reg_reg[0][15]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.993
- Setup                         0.771
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.221
- Arrival Time                 44.621
= Slack Time                   29.600
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   54.601 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   54.602 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   55.099 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   55.102 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   55.589 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   55.592 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.492 |  27.483 |   57.084 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.484 |   57.084 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.721 |  28.205 |   57.805 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.205 |   57.806 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.557 |  28.762 |   58.363 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.763 |   58.363 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.451 |   59.051 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.451 |   59.052 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.490 |   60.090 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.490 |   60.090 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.377 |   60.978 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.377 |   60.978 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.266 |   61.867 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.267 |   61.867 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  33.170 |   62.770 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.170 |   62.771 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.050 |   63.651 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.051 |   63.651 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.957 |  35.007 |   64.608 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  35.008 |   64.609 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.891 |  35.899 |   65.500 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.900 |   65.500 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.897 |  36.796 |   66.397 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.797 |   66.397 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.987 |  37.784 |   67.384 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.785 |   67.385 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.141 |  38.925 |   68.526 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  38.927 |   68.527 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.937 |  39.864 |   69.465 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.865 |   69.465 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.895 |  40.759 |   70.360 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.760 |   70.360 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.886 |  41.646 |   71.246 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  41.646 |   71.247 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.929 |  42.576 |   72.176 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.001 |  42.577 |   72.177 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.918 |  43.494 |   73.095 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  43.495 |   73.096 | 
     | add_151_40/g516/S                  |   ^   | Out[15]                          | FA_5VX1     | 1.126 |  44.621 |   74.221 | 
     | Delay2_reg_reg[0][15]/SD           |   ^   | Out[15]                          | SDFFRQ_5VX1 | 0.000 |  44.621 |   74.221 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -4.600 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   -4.599 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |   -4.102 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |   -4.099 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.486 |  25.988 |   -3.612 | 
     | Delay2_reg_reg[0][15]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.004 |  25.993 |   -3.608 | 
     +------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin Delay2_reg_reg[0][14]/CN 
Endpoint:   Delay2_reg_reg[0][14]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.993
- Setup                         0.776
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.216
- Arrival Time                 43.737
= Slack Time                   30.479
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   55.479 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   55.480 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   55.977 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   55.981 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   56.467 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   56.470 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.492 |  27.483 |   57.962 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.484 |   57.963 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.721 |  28.205 |   58.683 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.205 |   58.684 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.557 |  28.763 |   59.241 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.763 |   59.242 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.451 |   59.930 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.451 |   59.930 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.490 |   60.969 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.490 |   60.969 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.377 |   61.856 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.377 |   61.856 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.266 |   62.745 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.267 |   62.746 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  33.170 |   63.649 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.170 |   63.649 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.050 |   64.529 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.051 |   64.529 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.957 |  35.007 |   65.486 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  35.008 |   65.487 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.891 |  35.899 |   66.378 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.900 |   66.379 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.897 |  36.796 |   67.275 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.797 |   67.276 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.987 |  37.784 |   68.262 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.785 |   68.263 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.141 |  38.925 |   69.404 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  38.927 |   69.406 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.937 |  39.864 |   70.343 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.865 |   70.344 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.895 |  40.759 |   71.238 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.760 |   71.238 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.886 |  41.646 |   72.125 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  41.646 |   72.125 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.929 |  42.576 |   73.055 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.001 |  42.577 |   73.055 | 
     | add_151_40/g517/S                  |   ^   | Out[14]                          | FA_5VX1     | 1.161 |  43.737 |   74.216 | 
     | Delay2_reg_reg[0][14]/SD           |   ^   | Out[14]                          | SDFFRQ_5VX1 | 0.000 |  43.737 |   74.216 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -5.479 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   -5.478 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |   -4.981 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |   -4.977 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.486 |  25.988 |   -4.491 | 
     | Delay2_reg_reg[0][14]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.004 |  25.993 |   -4.486 | 
     +------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin Delay2_reg_reg[0][13]/CN 
Endpoint:   Delay2_reg_reg[0][13]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.994
- Setup                         0.772
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.222
- Arrival Time                 42.796
= Slack Time                   31.426
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   56.426 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   56.427 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   56.924 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   56.928 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   57.414 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   57.417 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.492 |  27.483 |   58.909 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.484 |   58.910 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.721 |  28.205 |   59.630 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.205 |   59.631 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.557 |  28.762 |   60.188 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.763 |   60.189 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.451 |   60.877 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.451 |   60.877 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.490 |   61.915 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.490 |   61.916 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.377 |   62.803 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.377 |   62.803 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.266 |   63.692 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.267 |   63.693 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  33.170 |   64.596 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.170 |   64.596 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.050 |   65.476 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.051 |   65.476 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.957 |  35.007 |   66.433 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  35.008 |   66.434 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.891 |  35.899 |   67.325 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.900 |   67.326 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.897 |  36.796 |   68.222 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.797 |   68.223 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.987 |  37.784 |   69.209 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.785 |   69.210 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.141 |  38.925 |   70.351 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  38.927 |   70.353 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.937 |  39.864 |   71.290 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.865 |   71.290 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.895 |  40.759 |   72.185 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.760 |   72.185 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.886 |  41.646 |   73.072 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  41.646 |   73.072 | 
     | add_151_40/g518/S                  |   ^   | Out[13]                          | FA_5VX1     | 1.150 |  42.796 |   74.222 | 
     | Delay2_reg_reg[0][13]/SD           |   ^   | Out[13]                          | SDFFRQ_5VX1 | 0.000 |  42.796 |   74.222 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -6.426 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   -6.425 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |   -5.928 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.501 |   -5.924 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.487 |  25.989 |   -5.437 | 
     | Delay2_reg_reg[0][13]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.005 |  25.994 |   -5.432 | 
     +------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin Delay2_reg_reg[0][12]/CN 
Endpoint:   Delay2_reg_reg[0][12]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.994
- Setup                         0.772
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.222
- Arrival Time                 41.913
= Slack Time                   32.309
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   57.310 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   57.311 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   57.808 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   57.811 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   58.298 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   58.301 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.492 |  27.483 |   59.793 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.484 |   59.793 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.721 |  28.205 |   60.514 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.205 |   60.515 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.557 |  28.763 |   61.072 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.763 |   61.072 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.451 |   61.760 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.451 |   61.761 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.490 |   62.799 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.490 |   62.799 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.377 |   63.687 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.377 |   63.687 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.266 |   64.576 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.267 |   64.576 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  33.170 |   65.479 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.170 |   65.480 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.050 |   66.360 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.051 |   66.360 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.957 |  35.007 |   67.317 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  35.008 |   67.317 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.891 |  35.899 |   68.209 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.900 |   68.209 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.897 |  36.796 |   69.106 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.797 |   69.106 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.987 |  37.784 |   70.093 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.785 |   70.094 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.141 |  38.925 |   71.235 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  38.927 |   71.236 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.937 |  39.864 |   72.174 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.865 |   72.174 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.895 |  40.759 |   73.069 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.760 |   73.069 | 
     | add_151_40/g519/S                  |   ^   | Out[12]                          | FA_5VX1     | 1.153 |  41.913 |   74.222 | 
     | Delay2_reg_reg[0][12]/SD           |   ^   | Out[12]                          | SDFFRQ_5VX1 | 0.000 |  41.913 |   74.222 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -7.309 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   -7.308 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |   -6.811 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.501 |   -6.808 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.487 |  25.989 |   -6.320 | 
     | Delay2_reg_reg[0][12]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.005 |  25.994 |   -6.315 | 
     +------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin Delay2_reg_reg[0][11]/CN 
Endpoint:   Delay2_reg_reg[0][11]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.994
- Setup                         0.776
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.218
- Arrival Time                 41.045
= Slack Time                   33.173
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   58.173 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   58.174 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   58.671 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   58.675 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   59.161 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   59.164 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.492 |  27.483 |   60.656 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.484 |   60.657 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.721 |  28.205 |   61.378 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.205 |   61.378 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.557 |  28.763 |   61.935 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.763 |   61.936 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.451 |   62.624 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.451 |   62.624 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.490 |   63.663 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.490 |   63.663 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.377 |   64.550 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.378 |   64.550 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.267 |   65.439 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.267 |   65.440 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  33.170 |   66.343 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.170 |   66.343 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.050 |   67.223 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.051 |   67.224 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.957 |  35.007 |   68.180 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  35.008 |   68.181 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.891 |  35.900 |   69.072 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.900 |   69.073 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.897 |  36.797 |   69.969 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.797 |   69.970 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.987 |  37.784 |   70.957 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.785 |   70.958 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.141 |  38.925 |   72.098 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  38.927 |   72.100 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.937 |  39.864 |   73.037 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.865 |   73.038 | 
     | add_151_40/g520/S                  |   ^   | Out[11]                          | FA_5VX1     | 1.180 |  41.045 |   74.218 | 
     | Delay2_reg_reg[0][11]/SD           |   ^   | Out[11]                          | SDFFRQ_5VX1 | 0.000 |  41.045 |   74.218 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -8.173 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   -8.172 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |   -7.675 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.501 |   -7.672 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.487 |  25.989 |   -7.184 | 
     | Delay2_reg_reg[0][11]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.005 |  25.994 |   -7.179 | 
     +------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin Delay2_reg_reg[0][10]/CN 
Endpoint:   Delay2_reg_reg[0][10]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.993
- Setup                         0.781
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.212
- Arrival Time                 40.197
= Slack Time                   34.014
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   59.015 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   59.016 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   59.513 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   59.516 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   60.003 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   60.006 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.492 |  27.483 |   61.498 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.484 |   61.498 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.721 |  28.205 |   62.219 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.205 |   62.220 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.557 |  28.763 |   62.777 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.763 |   62.777 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.451 |   63.465 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.451 |   63.466 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.490 |   64.504 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.490 |   64.504 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.377 |   65.392 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.377 |   65.392 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.266 |   66.281 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.267 |   66.281 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  33.170 |   67.184 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.170 |   67.185 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.050 |   68.065 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.051 |   68.065 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.957 |  35.007 |   69.022 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  35.008 |   69.023 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.891 |  35.899 |   69.914 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.900 |   69.914 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.897 |  36.796 |   70.811 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.797 |   70.811 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.987 |  37.784 |   71.798 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.785 |   71.799 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.141 |  38.925 |   72.940 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  38.927 |   72.941 | 
     | add_151_40/g521/S                  |   ^   | Out[10]                          | FA_5VX1     | 1.270 |  40.197 |   74.211 | 
     | Delay2_reg_reg[0][10]/SD           |   ^   | Out[10]                          | SDFFRQ_5VX1 | 0.000 |  40.197 |   74.212 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -9.014 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   -9.013 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |   -8.516 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.501 |   -8.513 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.487 |  25.989 |   -8.026 | 
     | Delay2_reg_reg[0][10]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.004 |  25.993 |   -8.021 | 
     +------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin Delay2_reg_reg[0][9]/CN 
Endpoint:   Delay2_reg_reg[0][9]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.986
- Setup                         0.801
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.185
- Arrival Time                 39.142
= Slack Time                   35.043
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   60.043 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   60.044 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   60.541 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   60.545 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   61.031 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   61.034 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.492 |  27.483 |   62.526 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.484 |   62.527 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.721 |  28.205 |   63.247 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.205 |   63.248 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.557 |  28.763 |   63.805 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.763 |   63.805 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.451 |   64.494 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.451 |   64.494 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.490 |   65.532 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.490 |   65.533 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.377 |   66.420 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.377 |   66.420 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.266 |   67.309 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.267 |   67.309 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  33.170 |   68.212 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.170 |   68.213 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.050 |   69.093 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.051 |   69.093 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.957 |  35.007 |   70.050 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  35.008 |   70.051 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.891 |  35.899 |   70.942 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.900 |   70.942 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.897 |  36.796 |   71.839 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.797 |   71.840 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.987 |  37.784 |   72.826 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.785 |   72.827 | 
     | add_151_40/g522/S                  |   ^   | Out[9]                           | FA_5VX1     | 1.357 |  39.142 |   74.185 | 
     | Delay2_reg_reg[0][9]/SD            |   ^   | Out[9]                           | SDFFRQ_5VX1 | 0.000 |  39.142 |   74.185 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -10.043 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -10.041 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |   -9.545 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |   -9.541 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.482 |  25.984 |   -9.059 | 
     | Delay2_reg_reg[0][9]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.986 |   -9.057 | 
     +-----------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin Delay2_reg_reg[0][8]/CN 
Endpoint:   Delay2_reg_reg[0][8]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.988
- Setup                         0.788
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.200
- Arrival Time                 38.051
= Slack Time                   36.149
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   61.149 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   61.150 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   61.647 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   61.651 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   62.137 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   62.140 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.492 |  27.483 |   63.632 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.484 |   63.633 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.721 |  28.205 |   64.353 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.205 |   64.354 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.557 |  28.763 |   64.911 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.763 |   64.912 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.451 |   65.600 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.451 |   65.600 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.490 |   66.639 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.490 |   66.639 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.377 |   67.526 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.378 |   67.526 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.267 |   68.415 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.267 |   68.416 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  33.170 |   69.319 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.170 |   69.319 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.050 |   70.199 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.051 |   70.199 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.957 |  35.007 |   71.156 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  35.008 |   71.157 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.891 |  35.899 |   72.048 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.900 |   72.049 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.897 |  36.797 |   72.945 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.797 |   72.946 | 
     | add_151_40/g523/S                  |   ^   | Out[8]                           | FA_5VX1     | 1.254 |  38.051 |   74.199 | 
     | Delay2_reg_reg[0][8]/SD            |   ^   | Out[8]                           | SDFFRQ_5VX1 | 0.000 |  38.051 |   74.200 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -11.149 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -11.148 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -10.651 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -10.647 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3 | IN_5VX16    | 0.484 |  25.986 |  -10.162 | 
     | Delay2_reg_reg[0][8]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.002 |  25.988 |  -10.161 | 
     +-----------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin Delay2_reg_reg[0][7]/CN 
Endpoint:   Delay2_reg_reg[0][7]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.989
- Setup                         0.777
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.212
- Arrival Time                 37.071
= Slack Time                   37.140
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   62.140 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   62.141 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   62.638 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   62.642 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   63.128 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   63.131 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.492 |  27.483 |   64.623 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.484 |   64.624 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.721 |  28.205 |   65.345 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.205 |   65.345 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.557 |  28.763 |   65.903 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.763 |   65.903 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.451 |   66.591 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.451 |   66.592 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.490 |   67.630 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.490 |   67.630 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.377 |   68.517 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.377 |   68.518 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.266 |   69.407 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.267 |   69.407 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  33.170 |   70.310 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.170 |   70.311 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.050 |   71.190 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.051 |   71.191 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.957 |  35.007 |   72.147 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  35.008 |   72.148 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.891 |  35.899 |   73.040 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.900 |   73.040 | 
     | add_151_40/g524/S                  |   ^   | Out[7]                           | FA_5VX1     | 1.171 |  37.071 |   74.211 | 
     | Delay2_reg_reg[0][7]/SD            |   ^   | Out[7]                           | SDFFRQ_5VX1 | 0.000 |  37.071 |   74.212 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -12.140 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -12.139 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -11.642 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -11.638 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3 | IN_5VX16    | 0.484 |  25.986 |  -11.154 | 
     | Delay2_reg_reg[0][7]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.003 |  25.989 |  -11.151 | 
     +-----------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin Delay2_reg_reg[0][6]/CN 
Endpoint:   Delay2_reg_reg[0][6]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.989
- Setup                         0.773
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.216
- Arrival Time                 36.163
= Slack Time                   38.053
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   63.053 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   63.055 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   63.551 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   63.555 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   64.041 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   64.044 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.492 |  27.483 |   65.536 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.484 |   65.537 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.721 |  28.205 |   66.258 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.205 |   66.258 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.557 |  28.763 |   66.816 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.763 |   66.816 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.451 |   67.504 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.451 |   67.505 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.490 |   68.543 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.490 |   68.543 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.377 |   69.430 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.377 |   69.431 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.266 |   70.320 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.267 |   70.320 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  33.170 |   71.223 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.170 |   71.224 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.050 |   72.104 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.051 |   72.104 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.957 |  35.007 |   73.061 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  35.008 |   73.061 | 
     | add_151_40/g525/S                  |   ^   | Out[6]                           | FA_5VX1     | 1.154 |  36.163 |   74.216 | 
     | Delay2_reg_reg[0][6]/SD            |   ^   | Out[6]                           | SDFFRQ_5VX1 | 0.000 |  36.163 |   74.216 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -13.053 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -13.052 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -12.555 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -12.551 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3 | IN_5VX16    | 0.484 |  25.986 |  -12.067 | 
     | Delay2_reg_reg[0][6]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.002 |  25.989 |  -12.065 | 
     +-----------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin Delay2_reg_reg[0][5]/CN 
Endpoint:   Delay2_reg_reg[0][5]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.988
- Setup                         0.784
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.204
- Arrival Time                 35.270
= Slack Time                   38.933
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   63.934 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   63.935 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   64.432 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   64.435 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   64.922 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   64.924 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.492 |  27.483 |   66.417 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.484 |   66.417 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.721 |  28.205 |   67.138 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.205 |   67.139 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.557 |  28.763 |   67.696 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.763 |   67.696 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.451 |   68.384 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.451 |   68.385 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.490 |   69.423 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.490 |   69.423 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.377 |   70.311 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.378 |   70.311 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.267 |   71.200 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.267 |   71.200 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  33.170 |   72.103 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.170 |   72.104 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.050 |   72.984 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.051 |   72.984 | 
     | add_151_40/g526/S                  |   ^   | Out[5]                           | FA_5VX1     | 1.219 |  35.270 |   74.203 | 
     | Delay2_reg_reg[0][5]/SD            |   ^   | Out[5]                           | SDFFRQ_5VX1 | 0.000 |  35.270 |   74.204 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -13.933 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -13.932 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -13.435 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -13.431 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3 | IN_5VX16    | 0.484 |  25.986 |  -12.947 | 
     | Delay2_reg_reg[0][5]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.001 |  25.988 |  -12.946 | 
     +-----------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin Delay2_reg_reg[0][4]/CN 
Endpoint:   Delay2_reg_reg[0][4]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.985
- Setup                         0.774
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.211
- Arrival Time                 34.321
= Slack Time                   39.889
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   64.890 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   64.891 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   65.388 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   65.392 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   65.878 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   65.881 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.492 |  27.483 |   67.373 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.484 |   67.374 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.721 |  28.205 |   68.094 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.205 |   68.095 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.557 |  28.763 |   68.652 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.763 |   68.652 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.451 |   69.341 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.451 |   69.341 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.490 |   70.379 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.490 |   70.380 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.377 |   71.267 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.378 |   71.267 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.267 |   72.156 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.267 |   72.156 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  33.170 |   73.059 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.170 |   73.060 | 
     | add_151_40/g527/S                  |   ^   | Out[4]                           | FA_5VX1     | 1.151 |  34.321 |   74.211 | 
     | Delay2_reg_reg[0][4]/SD            |   ^   | Out[4]                           | SDFFRQ_5VX1 | 0.000 |  34.321 |   74.211 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -14.889 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -14.888 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -14.392 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -14.388 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.482 |  25.984 |  -13.906 | 
     | Delay2_reg_reg[0][4]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.001 |  25.985 |  -13.904 | 
     +-----------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin Delay2_reg_reg[0][3]/CN 
Endpoint:   Delay2_reg_reg[0][3]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.986
- Setup                         0.774
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.212
- Arrival Time                 33.408
= Slack Time                   40.805
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   65.805 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   65.806 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   66.303 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   66.307 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   66.793 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   66.796 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.492 |  27.483 |   68.288 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.484 |   68.289 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.721 |  28.205 |   69.009 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.205 |   69.010 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.557 |  28.763 |   69.567 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.763 |   69.568 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.451 |   70.256 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.451 |   70.256 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.490 |   71.294 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.490 |   71.295 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.377 |   72.182 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.378 |   72.182 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.267 |   73.071 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.267 |   73.072 | 
     | add_151_40/g528/S                  |   ^   | Out[3]                           | FA_5VX1     | 1.141 |  33.408 |   74.212 | 
     | Delay2_reg_reg[0][3]/SD            |   ^   | Out[3]                           | SDFFRQ_5VX1 | 0.000 |  33.408 |   74.212 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -15.805 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -15.803 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -15.307 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -15.303 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.482 |  25.984 |  -14.821 | 
     | Delay2_reg_reg[0][3]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.986 |  -14.819 | 
     +-----------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin Delay2_reg_reg[0][2]/CN 
Endpoint:   Delay2_reg_reg[0][2]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.986
- Setup                         0.773
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.213
- Arrival Time                 32.547
= Slack Time                   41.666
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   66.666 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   66.667 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   67.164 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   67.168 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   67.654 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   67.657 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.492 |  27.483 |   69.149 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.484 |   69.150 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.721 |  28.205 |   69.870 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.205 |   69.871 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.557 |  28.762 |   70.428 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.763 |   70.429 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.451 |   71.117 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.451 |   71.117 | 
     | csa_tree_add_125_31_groupi/g505/CO |   ^   | csa_tree_add_125_31_groupi/n_475 | FA_5VX1     | 0.736 |  30.187 |   71.853 | 
     | csa_tree_add_125_31_groupi/g504/A  |   ^   | csa_tree_add_125_31_groupi/n_475 | FA_5VX1     | 0.000 |  30.187 |   71.853 | 
     | csa_tree_add_125_31_groupi/g504/S  |   ^   | Sum1_add_cast[2]                 | FA_5VX1     | 1.215 |  31.402 |   73.068 | 
     | add_151_40/g529/B                  |   ^   | Sum1_add_cast[2]                 | FA_5VX1     | 0.000 |  31.402 |   73.068 | 
     | add_151_40/g529/S                  |   ^   | Out[2]                           | FA_5VX1     | 1.145 |  32.547 |   74.213 | 
     | Delay2_reg_reg[0][2]/SD            |   ^   | Out[2]                           | SDFFRQ_5VX1 | 0.000 |  32.547 |   74.213 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -16.666 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -16.664 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -16.168 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -16.164 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.482 |  25.984 |  -15.682 | 
     | Delay2_reg_reg[0][2]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.986 |  -15.680 | 
     +-----------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin Delay2_reg_reg[0][1]/CN 
Endpoint:   Delay2_reg_reg[0][1]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.986
- Setup                         0.773
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.213
- Arrival Time                 31.822
= Slack Time                   42.391
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   67.391 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   67.392 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   67.889 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   67.893 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   68.379 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   68.382 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.492 |  27.483 |   69.874 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.484 |   69.875 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.721 |  28.204 |   70.596 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.205 |   70.596 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.557 |  28.762 |   71.154 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.763 |   71.154 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.451 |   71.842 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.451 |   71.842 | 
     | csa_tree_add_125_31_groupi/g505/S  |   ^   | Sum1_add_cast[1]                 | FA_5VX1     | 1.263 |  30.714 |   73.105 | 
     | add_151_40/g530/A                  |   ^   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.714 |   73.105 | 
     | add_151_40/g530/S                  |   ^   | Out[1]                           | FA_5VX1     | 1.107 |  31.822 |   74.213 | 
     | Delay2_reg_reg[0][1]/SD            |   ^   | Out[1]                           | SDFFRQ_5VX1 | 0.000 |  31.822 |   74.213 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -17.391 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -17.390 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -16.893 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -16.889 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.482 |  25.984 |  -16.407 | 
     | Delay2_reg_reg[0][1]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.986 |  -16.405 | 
     +-----------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin Delay2_reg_reg[0][0]/CN 
Endpoint:   Delay2_reg_reg[0][0]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[0]/Q    (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         26.004
- Setup                         0.916
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.088
- Arrival Time                 29.724
= Slack Time                   44.364
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |              Net               |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                |             |       |  Time   |   Time   | 
     |------------------------------------+-------+--------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                            |             |       |  25.000 |   69.364 | 
     | clk__L1_I0/A                       |   v   | clk                            | IN_5VX16    | 0.001 |  25.001 |   69.365 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                     | IN_5VX16    | 0.497 |  25.498 |   69.862 | 
     | clk__L2_I5/A                       |   ^   | clk__L1_N0                     | IN_5VX16    | 0.003 |  25.501 |   69.865 | 
     | clk__L2_I5/Q                       |   v   | clk__L2_N5                     | IN_5VX16    | 0.501 |  26.002 |   70.366 | 
     | Delay1_out1_reg[0]/CN              |   v   | clk__L2_N5                     | SDFFRQ_5VX1 | 0.002 |  26.004 |   70.368 | 
     | Delay1_out1_reg[0]/Q               |   ^   | Delay1_out1[0]                 | SDFFRQ_5VX1 | 1.411 |  27.415 |   71.778 | 
     | csa_tree_add_125_31_groupi/g7523/A |   ^   | Delay1_out1[0]                 | IN_5VX1     | 0.001 |  27.416 |   71.780 | 
     | csa_tree_add_125_31_groupi/g7523/Q |   v   | csa_tree_add_125_31_groupi/n_2 | IN_5VX1     | 0.713 |  28.129 |   72.493 | 
     | csa_tree_add_125_31_groupi/g506/A  |   v   | csa_tree_add_125_31_groupi/n_2 | HA_5VX1     | 0.000 |  28.129 |   72.493 | 
     | csa_tree_add_125_31_groupi/g506/S  |   v   | Sum1_add_cast[0]               | HA_5VX1     | 0.841 |  28.970 |   73.334 | 
     | add_151_40/g531/B                  |   v   | Sum1_add_cast[0]               | HA_5VX1     | 0.000 |  28.971 |   73.334 | 
     | add_151_40/g531/S                  |   v   | Out[0]                         | HA_5VX1     | 0.753 |  29.724 |   74.088 | 
     | Delay2_reg_reg[0][0]/SD            |   v   | Out[0]                         | SDFFRQ_5VX1 | 0.000 |  29.724 |   74.088 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -19.364 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -19.363 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -18.866 | 
     | clk__L2_I5/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.501 |  -18.863 | 
     | clk__L2_I5/Q            |   v   | clk__L2_N5 | IN_5VX16    | 0.501 |  26.002 |  -18.362 | 
     | Delay2_reg_reg[0][0]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  26.004 |  -18.360 | 
     +-----------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin Delay1_out1_reg[5]/CN 
Endpoint:   Delay1_out1_reg[5]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[5]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.993
- Setup                         1.063
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.930
- Arrival Time                 28.025
= Slack Time                   45.905
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   70.905 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   70.906 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.497 |  25.498 |   71.403 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.003 |  25.501 |   71.407 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1     | IN_5VX16    | 0.487 |  25.989 |   71.894 | 
     | Delay1_out1_reg[5]/CN |   v   | clk__L2_N1     | SDFFRQ_5VX1 | 0.004 |  25.993 |   71.898 | 
     | Delay1_out1_reg[5]/Q  |   v   | Delay1_out1[5] | SDFFRQ_5VX1 | 2.031 |  28.024 |   73.930 | 
     | Delay1_out1_reg[5]/D  |   v   | Delay1_out1[5] | SDFFRQ_5VX1 | 0.001 |  28.025 |   73.930 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -20.905 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -20.904 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.407 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.501 |  -20.404 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1 | IN_5VX16    | 0.487 |  25.989 |  -19.916 | 
     | Delay1_out1_reg[5]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.004 |  25.993 |  -19.912 | 
     +---------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin Delay1_out1_reg[11]/CN 
Endpoint:   Delay1_out1_reg[11]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[11]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.988
- Setup                         1.063
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.925
- Arrival Time                 27.961
= Slack Time                   45.964
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   70.965 | 
     | clk__L1_I0/A           |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   70.966 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0     | IN_5VX16    | 0.497 |  25.498 |   71.462 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0     | IN_5VX16    | 0.004 |  25.502 |   71.466 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4     | IN_5VX16    | 0.490 |  25.992 |   71.957 | 
     | Delay_out1_reg[11]/CN  |   v   | clk__L2_N4     | SDFFRQ_5VX1 | 0.004 |  25.997 |   71.961 | 
     | Delay_out1_reg[11]/Q   |   v   | Delay_out1[11] | SDFFRQ_5VX1 | 1.961 |  27.957 |   73.922 | 
     | Delay1_out1_reg[11]/SD |   v   | Delay_out1[11] | SDFFRQ_5VX1 | 0.003 |  27.961 |   73.925 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |  -20.964 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -20.963 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.466 | 
     | clk__L2_I3/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -20.462 | 
     | clk__L2_I3/Q           |   v   | clk__L2_N3 | IN_5VX16    | 0.484 |  25.986 |  -19.978 | 
     | Delay1_out1_reg[11]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.002 |  25.988 |  -19.976 | 
     +----------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin Delay1_out1_reg[5]/CN 
Endpoint:   Delay1_out1_reg[5]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[5]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.993
- Setup                         1.061
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.932
- Arrival Time                 27.960
= Slack Time                   45.971
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |               |             |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk           |             |       |  25.000 |   70.971 | 
     | clk__L1_I0/A          |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   70.972 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0    | IN_5VX16    | 0.497 |  25.498 |   71.469 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0    | IN_5VX16    | 0.004 |  25.502 |   71.473 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4    | IN_5VX16    | 0.490 |  25.992 |   71.964 | 
     | Delay_out1_reg[5]/CN  |   v   | clk__L2_N4    | SDFFRQ_5VX1 | 0.004 |  25.996 |   71.967 | 
     | Delay_out1_reg[5]/Q   |   v   | Delay_out1[5] | SDFFRQ_5VX1 | 1.962 |  27.958 |   73.929 | 
     | Delay1_out1_reg[5]/SD |   v   | Delay_out1[5] | SDFFRQ_5VX1 | 0.002 |  27.960 |   73.932 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -20.971 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -20.970 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.473 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.501 |  -20.470 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1 | IN_5VX16    | 0.487 |  25.989 |  -19.982 | 
     | Delay1_out1_reg[5]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.004 |  25.993 |  -19.978 | 
     +---------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin Delay1_out1_reg[6]/CN 
Endpoint:   Delay1_out1_reg[6]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[6]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.993
- Setup                         1.050
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.942
- Arrival Time                 27.967
= Slack Time                   45.975
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   70.975 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   70.976 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.497 |  25.498 |   71.473 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.003 |  25.501 |   71.476 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1     | IN_5VX16    | 0.487 |  25.989 |   71.964 | 
     | Delay1_out1_reg[6]/CN |   v   | clk__L2_N1     | SDFFRQ_5VX1 | 0.004 |  25.993 |   71.967 | 
     | Delay1_out1_reg[6]/Q  |   v   | Delay1_out1[6] | SDFFRQ_5VX1 | 1.974 |  27.966 |   73.941 | 
     | Delay1_out1_reg[6]/D  |   v   | Delay1_out1[6] | SDFFRQ_5VX1 | 0.001 |  27.967 |   73.942 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -20.975 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -20.974 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.477 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.501 |  -20.473 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1 | IN_5VX16    | 0.487 |  25.989 |  -19.986 | 
     | Delay1_out1_reg[6]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.004 |  25.993 |  -19.982 | 
     +---------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin Delay_out1_reg[5]/CN 
Endpoint:   Delay_out1_reg[5]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[5]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.996
- Setup                         1.046
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.950
- Arrival Time                 27.960
= Slack Time                   45.990
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                      |       |               |             |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk           |             |       |  25.000 |   70.990 | 
     | clk__L1_I0/A         |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   70.991 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0    | IN_5VX16    | 0.497 |  25.498 |   71.488 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0    | IN_5VX16    | 0.004 |  25.502 |   71.492 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4    | IN_5VX16    | 0.490 |  25.992 |   71.983 | 
     | Delay_out1_reg[5]/CN |   v   | clk__L2_N4    | SDFFRQ_5VX1 | 0.004 |  25.996 |   71.986 | 
     | Delay_out1_reg[5]/Q  |   v   | Delay_out1[5] | SDFFRQ_5VX1 | 1.962 |  27.958 |   73.948 | 
     | Delay_out1_reg[5]/D  |   v   | Delay_out1[5] | SDFFRQ_5VX1 | 0.001 |  27.960 |   73.950 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |  -20.990 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -20.989 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.492 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -20.488 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4 | IN_5VX16    | 0.490 |  25.992 |  -19.998 | 
     | Delay_out1_reg[5]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.996 |  -19.994 | 
     +--------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin Delay_out1_reg[11]/CN 
Endpoint:   Delay_out1_reg[11]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[11]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.997
- Setup                         1.046
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.950
- Arrival Time                 27.958
= Slack Time                   45.992
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   70.992 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   70.994 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.497 |  25.498 |   71.490 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.004 |  25.502 |   71.494 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4     | IN_5VX16    | 0.490 |  25.992 |   71.985 | 
     | Delay_out1_reg[11]/CN |   v   | clk__L2_N4     | SDFFRQ_5VX1 | 0.004 |  25.997 |   71.989 | 
     | Delay_out1_reg[11]/Q  |   v   | Delay_out1[11] | SDFFRQ_5VX1 | 1.961 |  27.957 |   73.950 | 
     | Delay_out1_reg[11]/D  |   v   | Delay_out1[11] | SDFFRQ_5VX1 | 0.001 |  27.958 |   73.950 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -20.992 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -20.991 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.494 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -20.490 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.490 |  25.992 |  -20.000 | 
     | Delay_out1_reg[11]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.997 |  -19.996 | 
     +---------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin Delay1_out1_reg[12]/CN 
Endpoint:   Delay1_out1_reg[12]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[12]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.997
- Setup                         1.025
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.972
- Arrival Time                 27.864
= Slack Time                   46.108
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                 |             |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk             |             |       |  25.000 |   71.108 | 
     | clk__L1_I0/A           |   v   | clk             | IN_5VX16    | 0.001 |  25.001 |   71.109 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0      | IN_5VX16    | 0.497 |  25.498 |   71.606 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0      | IN_5VX16    | 0.004 |  25.502 |   71.610 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4      | IN_5VX16    | 0.490 |  25.992 |   72.100 | 
     | Delay1_out1_reg[12]/CN |   v   | clk__L2_N4      | SDFFRQ_5VX1 | 0.004 |  25.997 |   72.105 | 
     | Delay1_out1_reg[12]/Q  |   v   | Delay1_out1[12] | SDFFRQ_5VX1 | 1.867 |  27.863 |   73.971 | 
     | Delay1_out1_reg[12]/D  |   v   | Delay1_out1[12] | SDFFRQ_5VX1 | 0.000 |  27.864 |   73.972 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |  -21.108 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.107 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.610 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -20.606 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4 | IN_5VX16    | 0.490 |  25.992 |  -20.116 | 
     | Delay1_out1_reg[12]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.997 |  -20.111 | 
     +----------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin Delay1_out1_reg[2]/CN 
Endpoint:   Delay1_out1_reg[2]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[2]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.993
- Setup                         1.029
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.964
- Arrival Time                 27.814
= Slack Time                   46.150
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |               |             |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk           |             |       |  25.000 |   71.150 | 
     | clk__L1_I0/A          |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   71.151 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0    | IN_5VX16    | 0.497 |  25.498 |   71.648 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0    | IN_5VX16    | 0.003 |  25.501 |   71.651 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1    | IN_5VX16    | 0.487 |  25.989 |   72.139 | 
     | Delay_out1_reg[2]/CN  |   v   | clk__L2_N1    | SDFFRQ_5VX1 | 0.004 |  25.993 |   72.143 | 
     | Delay_out1_reg[2]/Q   |   v   | Delay_out1[2] | SDFFRQ_5VX1 | 1.819 |  27.812 |   73.962 | 
     | Delay1_out1_reg[2]/SD |   v   | Delay_out1[2] | SDFFRQ_5VX1 | 0.002 |  27.814 |   73.964 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.150 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.149 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.652 | 
     | clk__L2_I2/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -20.648 | 
     | clk__L2_I2/Q          |   v   | clk__L2_N2 | IN_5VX16    | 0.486 |  25.988 |  -20.162 | 
     | Delay1_out1_reg[2]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.004 |  25.993 |  -20.157 | 
     +---------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin Delay_out1_reg[2]/CN 
Endpoint:   Delay_out1_reg[2]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[2]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.993
- Setup                         1.015
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.979
- Arrival Time                 27.813
= Slack Time                   46.166
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                      |       |               |             |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk           |             |       |  25.000 |   71.166 | 
     | clk__L1_I0/A         |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   71.167 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0    | IN_5VX16    | 0.497 |  25.498 |   71.664 | 
     | clk__L2_I1/A         |   ^   | clk__L1_N0    | IN_5VX16    | 0.003 |  25.501 |   71.667 | 
     | clk__L2_I1/Q         |   v   | clk__L2_N1    | IN_5VX16    | 0.487 |  25.989 |   72.154 | 
     | Delay_out1_reg[2]/CN |   v   | clk__L2_N1    | SDFFRQ_5VX1 | 0.004 |  25.993 |   72.159 | 
     | Delay_out1_reg[2]/Q  |   v   | Delay_out1[2] | SDFFRQ_5VX1 | 1.819 |  27.812 |   73.978 | 
     | Delay_out1_reg[2]/D  |   v   | Delay_out1[2] | SDFFRQ_5VX1 | 0.001 |  27.813 |   73.979 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |  -21.166 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.164 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.668 | 
     | clk__L2_I1/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.501 |  -20.664 | 
     | clk__L2_I1/Q         |   v   | clk__L2_N1 | IN_5VX16    | 0.487 |  25.989 |  -20.177 | 
     | Delay_out1_reg[2]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.004 |  25.993 |  -20.172 | 
     +--------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin Delay1_out1_reg[12]/CN 
Endpoint:   Delay1_out1_reg[12]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[12]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.997
- Setup                         1.018
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.979
- Arrival Time                 27.770
= Slack Time                   46.209
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   71.209 | 
     | clk__L1_I0/A           |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.210 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0     | IN_5VX16    | 0.497 |  25.498 |   71.707 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0     | IN_5VX16    | 0.004 |  25.502 |   71.711 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4     | IN_5VX16    | 0.490 |  25.992 |   72.202 | 
     | Delay_out1_reg[12]/CN  |   v   | clk__L2_N4     | SDFFRQ_5VX1 | 0.004 |  25.996 |   72.205 | 
     | Delay_out1_reg[12]/Q   |   v   | Delay_out1[12] | SDFFRQ_5VX1 | 1.773 |  27.769 |   73.978 | 
     | Delay1_out1_reg[12]/SD |   v   | Delay_out1[12] | SDFFRQ_5VX1 | 0.001 |  27.770 |   73.979 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |  -21.209 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.208 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.711 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -20.707 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4 | IN_5VX16    | 0.490 |  25.992 |  -20.217 | 
     | Delay1_out1_reg[12]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.997 |  -20.212 | 
     +----------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin Delay1_out1_reg[7]/CN 
Endpoint:   Delay1_out1_reg[7]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[7]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.996
- Setup                         1.006
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.990
- Arrival Time                 27.780
= Slack Time                   46.210
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.210 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.211 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.497 |  25.498 |   71.708 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.004 |  25.502 |   71.712 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4     | IN_5VX16    | 0.490 |  25.992 |   72.202 | 
     | Delay1_out1_reg[7]/CN |   v   | clk__L2_N4     | SDFFRQ_5VX1 | 0.004 |  25.996 |   72.206 | 
     | Delay1_out1_reg[7]/Q  |   v   | Delay1_out1[7] | SDFFRQ_5VX1 | 1.783 |  27.779 |   73.989 | 
     | Delay1_out1_reg[7]/D  |   v   | Delay1_out1[7] | SDFFRQ_5VX1 | 0.001 |  27.780 |   73.990 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.210 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.209 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.712 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -20.708 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.490 |  25.992 |  -20.218 | 
     | Delay1_out1_reg[7]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.996 |  -20.214 | 
     +---------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin Delay1_out1_reg[7]/CN 
Endpoint:   Delay1_out1_reg[7]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[7]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.996
- Setup                         1.017
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.979
- Arrival Time                 27.764
= Slack Time                   46.215
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |               |             |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk           |             |       |  25.000 |   71.215 | 
     | clk__L1_I0/A          |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   71.216 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0    | IN_5VX16    | 0.497 |  25.498 |   71.713 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0    | IN_5VX16    | 0.004 |  25.502 |   71.717 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4    | IN_5VX16    | 0.490 |  25.992 |   72.207 | 
     | Delay_out1_reg[7]/CN  |   v   | clk__L2_N4    | SDFFRQ_5VX1 | 0.004 |  25.996 |   72.211 | 
     | Delay_out1_reg[7]/Q   |   v   | Delay_out1[7] | SDFFRQ_5VX1 | 1.768 |  27.764 |   73.979 | 
     | Delay1_out1_reg[7]/SD |   v   | Delay_out1[7] | SDFFRQ_5VX1 | 0.001 |  27.764 |   73.979 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.215 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.214 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.717 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -20.713 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.490 |  25.992 |  -20.223 | 
     | Delay1_out1_reg[7]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.996 |  -20.219 | 
     +---------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin Delay_out1_reg[12]/CN 
Endpoint:   Delay_out1_reg[12]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[12]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.996
- Setup                         1.004
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.992
- Arrival Time                 27.770
= Slack Time                   46.223
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.223 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.224 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.497 |  25.498 |   71.721 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.004 |  25.502 |   71.725 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4     | IN_5VX16    | 0.490 |  25.992 |   72.215 | 
     | Delay_out1_reg[12]/CN |   v   | clk__L2_N4     | SDFFRQ_5VX1 | 0.004 |  25.996 |   72.219 | 
     | Delay_out1_reg[12]/Q  |   v   | Delay_out1[12] | SDFFRQ_5VX1 | 1.773 |  27.769 |   73.992 | 
     | Delay_out1_reg[12]/D  |   v   | Delay_out1[12] | SDFFRQ_5VX1 | 0.001 |  27.770 |   73.992 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.223 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.222 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.725 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -20.721 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.490 |  25.992 |  -20.230 | 
     | Delay_out1_reg[12]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.996 |  -20.227 | 
     +---------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin Delay1_out1_reg[10]/CN 
Endpoint:   Delay1_out1_reg[10]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[10]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         26.004
- Setup                         1.002
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.002
- Arrival Time                 27.778
= Slack Time                   46.224
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                 |             |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk             |             |       |  25.000 |   71.224 | 
     | clk__L1_I0/A           |   v   | clk             | IN_5VX16    | 0.001 |  25.001 |   71.225 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0      | IN_5VX16    | 0.497 |  25.498 |   71.722 | 
     | clk__L2_I5/A           |   ^   | clk__L1_N0      | IN_5VX16    | 0.003 |  25.501 |   71.724 | 
     | clk__L2_I5/Q           |   v   | clk__L2_N5      | IN_5VX16    | 0.501 |  26.002 |   72.225 | 
     | Delay1_out1_reg[10]/CN |   v   | clk__L2_N5      | SDFFRQ_5VX1 | 0.002 |  26.004 |   72.228 | 
     | Delay1_out1_reg[10]/Q  |   v   | Delay1_out1[10] | SDFFRQ_5VX1 | 1.773 |  27.777 |   74.001 | 
     | Delay1_out1_reg[10]/D  |   v   | Delay1_out1[10] | SDFFRQ_5VX1 | 0.001 |  27.778 |   74.002 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |  -21.224 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.222 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.726 | 
     | clk__L2_I5/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.501 |  -20.723 | 
     | clk__L2_I5/Q           |   v   | clk__L2_N5 | IN_5VX16    | 0.501 |  26.002 |  -20.222 | 
     | Delay1_out1_reg[10]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  26.004 |  -20.219 | 
     +----------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin Delay_out1_reg[7]/CN 
Endpoint:   Delay_out1_reg[7]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[7]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.996
- Setup                         1.003
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.993
- Arrival Time                 27.764
= Slack Time                   46.229
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                      |       |               |             |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk           |             |       |  25.000 |   71.229 | 
     | clk__L1_I0/A         |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   71.230 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0    | IN_5VX16    | 0.497 |  25.498 |   71.727 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0    | IN_5VX16    | 0.004 |  25.502 |   71.731 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4    | IN_5VX16    | 0.490 |  25.992 |   72.221 | 
     | Delay_out1_reg[7]/CN |   v   | clk__L2_N4    | SDFFRQ_5VX1 | 0.004 |  25.996 |   72.225 | 
     | Delay_out1_reg[7]/Q  |   v   | Delay_out1[7] | SDFFRQ_5VX1 | 1.768 |  27.764 |   73.993 | 
     | Delay_out1_reg[7]/D  |   v   | Delay_out1[7] | SDFFRQ_5VX1 | 0.001 |  27.764 |   73.993 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |  -21.229 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.228 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.731 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -20.727 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4 | IN_5VX16    | 0.490 |  25.992 |  -20.236 | 
     | Delay_out1_reg[7]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.996 |  -20.233 | 
     +--------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin Delay1_out1_reg[4]/CN 
Endpoint:   Delay1_out1_reg[4]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[4]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.996
- Setup                         1.013
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.983
- Arrival Time                 27.747
= Slack Time                   46.236
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |               |             |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk           |             |       |  25.000 |   71.236 | 
     | clk__L1_I0/A          |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   71.237 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0    | IN_5VX16    | 0.497 |  25.498 |   71.734 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0    | IN_5VX16    | 0.004 |  25.502 |   71.738 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4    | IN_5VX16    | 0.490 |  25.992 |   72.228 | 
     | Delay_out1_reg[4]/CN  |   v   | clk__L2_N4    | SDFFRQ_5VX1 | 0.003 |  25.995 |   72.231 | 
     | Delay_out1_reg[4]/Q   |   v   | Delay_out1[4] | SDFFRQ_5VX1 | 1.750 |  27.745 |   73.981 | 
     | Delay1_out1_reg[4]/SD |   v   | Delay_out1[4] | SDFFRQ_5VX1 | 0.001 |  27.747 |   73.983 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.236 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.235 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.738 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -20.734 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.490 |  25.992 |  -20.244 | 
     | Delay1_out1_reg[4]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.003 |  25.996 |  -20.240 | 
     +---------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin Delay_out1_reg[4]/CN 
Endpoint:   Delay_out1_reg[4]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[4]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.995
- Setup                         0.999
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.996
- Arrival Time                 27.746
= Slack Time                   46.250
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                      |       |               |             |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk           |             |       |  25.000 |   71.250 | 
     | clk__L1_I0/A         |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   71.251 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0    | IN_5VX16    | 0.497 |  25.498 |   71.748 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0    | IN_5VX16    | 0.004 |  25.502 |   71.752 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4    | IN_5VX16    | 0.490 |  25.992 |   72.243 | 
     | Delay_out1_reg[4]/CN |   v   | clk__L2_N4    | SDFFRQ_5VX1 | 0.003 |  25.995 |   72.246 | 
     | Delay_out1_reg[4]/Q  |   v   | Delay_out1[4] | SDFFRQ_5VX1 | 1.750 |  27.745 |   73.995 | 
     | Delay_out1_reg[4]/D  |   v   | Delay_out1[4] | SDFFRQ_5VX1 | 0.001 |  27.746 |   73.996 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |  -21.250 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.249 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.752 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -20.748 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4 | IN_5VX16    | 0.490 |  25.992 |  -20.258 | 
     | Delay_out1_reg[4]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.003 |  25.995 |  -20.255 | 
     +--------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin Delay1_out1_reg[4]/CN 
Endpoint:   Delay1_out1_reg[4]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[4]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.996
- Setup                         0.997
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.999
- Arrival Time                 27.735
= Slack Time                   46.263
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.263 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.265 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.497 |  25.498 |   71.761 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.004 |  25.502 |   71.765 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4     | IN_5VX16    | 0.490 |  25.992 |   72.256 | 
     | Delay1_out1_reg[4]/CN |   v   | clk__L2_N4     | SDFFRQ_5VX1 | 0.003 |  25.996 |   72.259 | 
     | Delay1_out1_reg[4]/Q  |   v   | Delay1_out1[4] | SDFFRQ_5VX1 | 1.739 |  27.735 |   73.998 | 
     | Delay1_out1_reg[4]/D  |   v   | Delay1_out1[4] | SDFFRQ_5VX1 | 0.000 |  27.735 |   73.999 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.263 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.262 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.765 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -20.761 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.490 |  25.992 |  -20.271 | 
     | Delay1_out1_reg[4]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.003 |  25.996 |  -20.268 | 
     +---------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin Delay1_out1_reg[6]/CN 
Endpoint:   Delay1_out1_reg[6]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[6]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.993
- Setup                         1.007
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.986
- Arrival Time                 27.710
= Slack Time                   46.275
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |               |             |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk           |             |       |  25.000 |   71.275 | 
     | clk__L1_I0/A          |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   71.277 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0    | IN_5VX16    | 0.497 |  25.498 |   71.773 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0    | IN_5VX16    | 0.003 |  25.501 |   71.777 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1    | IN_5VX16    | 0.487 |  25.989 |   72.264 | 
     | Delay_out1_reg[6]/CN  |   v   | clk__L2_N1    | SDFFRQ_5VX1 | 0.003 |  25.992 |   72.267 | 
     | Delay_out1_reg[6]/Q   |   v   | Delay_out1[6] | SDFFRQ_5VX1 | 1.718 |  27.709 |   73.985 | 
     | Delay1_out1_reg[6]/SD |   v   | Delay_out1[6] | SDFFRQ_5VX1 | 0.001 |  27.710 |   73.986 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.275 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.274 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.777 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.501 |  -20.774 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1 | IN_5VX16    | 0.487 |  25.989 |  -20.286 | 
     | Delay1_out1_reg[6]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.004 |  25.993 |  -20.283 | 
     +---------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin Delay1_out1_reg[3]/CN 
Endpoint:   Delay1_out1_reg[3]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[3]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.992
- Setup                         0.993
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.999
- Arrival Time                 27.712
= Slack Time                   46.288
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.288 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.289 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.497 |  25.498 |   71.786 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.003 |  25.501 |   71.789 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1     | IN_5VX16    | 0.487 |  25.989 |   72.276 | 
     | Delay1_out1_reg[3]/CN |   v   | clk__L2_N1     | SDFFRQ_5VX1 | 0.004 |  25.992 |   72.280 | 
     | Delay1_out1_reg[3]/Q  |   v   | Delay1_out1[3] | SDFFRQ_5VX1 | 1.718 |  27.711 |   73.998 | 
     | Delay1_out1_reg[3]/D  |   v   | Delay1_out1[3] | SDFFRQ_5VX1 | 0.001 |  27.712 |   73.999 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.288 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.286 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.790 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.501 |  -20.786 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1 | IN_5VX16    | 0.487 |  25.989 |  -20.299 | 
     | Delay1_out1_reg[3]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.004 |  25.992 |  -20.295 | 
     +---------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin Delay_out1_reg[6]/CN 
Endpoint:   Delay_out1_reg[6]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[6]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.992
- Setup                         0.993
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.999
- Arrival Time                 27.710
= Slack Time                   46.288
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                      |       |               |             |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk           |             |       |  25.000 |   71.288 | 
     | clk__L1_I0/A         |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   71.290 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0    | IN_5VX16    | 0.497 |  25.498 |   71.786 | 
     | clk__L2_I1/A         |   ^   | clk__L1_N0    | IN_5VX16    | 0.003 |  25.501 |   71.790 | 
     | clk__L2_I1/Q         |   v   | clk__L2_N1    | IN_5VX16    | 0.487 |  25.989 |   72.277 | 
     | Delay_out1_reg[6]/CN |   v   | clk__L2_N1    | SDFFRQ_5VX1 | 0.003 |  25.992 |   72.280 | 
     | Delay_out1_reg[6]/Q  |   v   | Delay_out1[6] | SDFFRQ_5VX1 | 1.718 |  27.709 |   73.998 | 
     | Delay_out1_reg[6]/D  |   v   | Delay_out1[6] | SDFFRQ_5VX1 | 0.001 |  27.710 |   73.999 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |  -21.288 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.287 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.790 | 
     | clk__L2_I1/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.501 |  -20.787 | 
     | clk__L2_I1/Q         |   v   | clk__L2_N1 | IN_5VX16    | 0.487 |  25.989 |  -20.299 | 
     | Delay_out1_reg[6]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.003 |  25.992 |  -20.297 | 
     +--------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin Delay1_out1_reg[10]/CN 
Endpoint:   Delay1_out1_reg[10]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[10]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         26.004
- Setup                         1.003
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.001
- Arrival Time                 27.706
= Slack Time                   46.295
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   71.295 | 
     | clk__L1_I0/A           |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.296 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0     | IN_5VX16    | 0.497 |  25.498 |   71.793 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0     | IN_5VX16    | 0.004 |  25.502 |   71.797 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4     | IN_5VX16    | 0.490 |  25.992 |   72.287 | 
     | Delay_out1_reg[10]/CN  |   v   | clk__L2_N4     | SDFFRQ_5VX1 | 0.004 |  25.997 |   72.292 | 
     | Delay_out1_reg[10]/Q   |   v   | Delay_out1[10] | SDFFRQ_5VX1 | 1.708 |  27.705 |   74.000 | 
     | Delay1_out1_reg[10]/SD |   v   | Delay_out1[10] | SDFFRQ_5VX1 | 0.001 |  27.706 |   74.001 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |  -21.295 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.294 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.797 | 
     | clk__L2_I5/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.501 |  -20.794 | 
     | clk__L2_I5/Q           |   v   | clk__L2_N5 | IN_5VX16    | 0.501 |  26.002 |  -20.293 | 
     | Delay1_out1_reg[10]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  26.004 |  -20.291 | 
     +----------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin Delay_out1_reg[10]/CN 
Endpoint:   Delay_out1_reg[10]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[10]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.997
- Setup                         0.991
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.006
- Arrival Time                 27.705
= Slack Time                   46.301
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.301 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.302 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.497 |  25.498 |   71.799 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.004 |  25.502 |   71.803 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4     | IN_5VX16    | 0.490 |  25.992 |   72.293 | 
     | Delay_out1_reg[10]/CN |   v   | clk__L2_N4     | SDFFRQ_5VX1 | 0.004 |  25.997 |   72.298 | 
     | Delay_out1_reg[10]/Q  |   v   | Delay_out1[10] | SDFFRQ_5VX1 | 1.708 |  27.705 |   74.006 | 
     | Delay_out1_reg[10]/D  |   v   | Delay_out1[10] | SDFFRQ_5VX1 | 0.001 |  27.705 |   74.006 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.301 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.300 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.803 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -20.799 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.490 |  25.992 |  -20.309 | 
     | Delay_out1_reg[10]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.997 |  -20.304 | 
     +---------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin Delay1_out1_reg[9]/CN 
Endpoint:   Delay1_out1_reg[9]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[9]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         26.004
- Setup                         0.985
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.019
- Arrival Time                 27.693
= Slack Time                   46.326
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.326 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.328 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.497 |  25.498 |   71.824 | 
     | clk__L2_I5/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.003 |  25.501 |   71.827 | 
     | clk__L2_I5/Q          |   v   | clk__L2_N5     | IN_5VX16    | 0.501 |  26.002 |   72.328 | 
     | Delay1_out1_reg[9]/CN |   v   | clk__L2_N5     | SDFFRQ_5VX1 | 0.003 |  26.004 |   72.331 | 
     | Delay1_out1_reg[9]/Q  |   v   | Delay1_out1[9] | SDFFRQ_5VX1 | 1.688 |  27.692 |   74.019 | 
     | Delay1_out1_reg[9]/D  |   v   | Delay1_out1[9] | SDFFRQ_5VX1 | 0.001 |  27.693 |   74.019 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.326 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.325 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.829 | 
     | clk__L2_I5/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.501 |  -20.826 | 
     | clk__L2_I5/Q          |   v   | clk__L2_N5 | IN_5VX16    | 0.501 |  26.002 |  -20.325 | 
     | Delay1_out1_reg[9]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.003 |  26.004 |  -20.322 | 
     +---------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin Delay1_out1_reg[13]/CN 
Endpoint:   Delay1_out1_reg[13]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[13]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.997
- Setup                         0.981
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.016
- Arrival Time                 27.656
= Slack Time                   46.360
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                 |             |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk             |             |       |  25.000 |   71.360 | 
     | clk__L1_I0/A           |   v   | clk             | IN_5VX16    | 0.001 |  25.001 |   71.361 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0      | IN_5VX16    | 0.497 |  25.498 |   71.858 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0      | IN_5VX16    | 0.004 |  25.502 |   71.862 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4      | IN_5VX16    | 0.490 |  25.992 |   72.352 | 
     | Delay1_out1_reg[13]/CN |   v   | clk__L2_N4      | SDFFRQ_5VX1 | 0.004 |  25.997 |   72.357 | 
     | Delay1_out1_reg[13]/Q  |   v   | Delay1_out1[13] | SDFFRQ_5VX1 | 1.659 |  27.656 |   74.016 | 
     | Delay1_out1_reg[13]/D  |   v   | Delay1_out1[13] | SDFFRQ_5VX1 | 0.000 |  27.656 |   74.016 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |  -21.360 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.359 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.862 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -20.858 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4 | IN_5VX16    | 0.490 |  25.992 |  -20.367 | 
     | Delay1_out1_reg[13]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.997 |  -20.363 | 
     +----------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin Delay1_out1_reg[13]/CN 
Endpoint:   Delay1_out1_reg[13]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[13]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.997
- Setup                         0.988
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.009
- Arrival Time                 27.623
= Slack Time                   46.386
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   71.386 | 
     | clk__L1_I0/A           |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.387 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0     | IN_5VX16    | 0.497 |  25.498 |   71.884 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0     | IN_5VX16    | 0.004 |  25.502 |   71.888 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4     | IN_5VX16    | 0.490 |  25.992 |   72.379 | 
     | Delay_out1_reg[13]/CN  |   v   | clk__L2_N4     | SDFFRQ_5VX1 | 0.004 |  25.997 |   72.383 | 
     | Delay_out1_reg[13]/Q   |   v   | Delay_out1[13] | SDFFRQ_5VX1 | 1.626 |  27.622 |   74.009 | 
     | Delay1_out1_reg[13]/SD |   v   | Delay_out1[13] | SDFFRQ_5VX1 | 0.001 |  27.623 |   74.009 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |  -21.386 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.385 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.888 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -20.884 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4 | IN_5VX16    | 0.490 |  25.992 |  -20.394 | 
     | Delay1_out1_reg[13]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.997 |  -20.389 | 
     +----------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin Delay1_out1_reg[15]/CN 
Endpoint:   Delay1_out1_reg[15]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[15]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         26.004
- Setup                         0.986
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.018
- Arrival Time                 27.632
= Slack Time                   46.386
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   71.386 | 
     | clk__L1_I0/A           |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.388 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0     | IN_5VX16    | 0.497 |  25.498 |   71.884 | 
     | clk__L2_I5/A           |   ^   | clk__L1_N0     | IN_5VX16    | 0.003 |  25.501 |   71.887 | 
     | clk__L2_I5/Q           |   v   | clk__L2_N5     | IN_5VX16    | 0.501 |  26.002 |   72.388 | 
     | Delay_out1_reg[15]/CN  |   v   | clk__L2_N5     | SDFFRQ_5VX1 | 0.003 |  26.004 |   72.391 | 
     | Delay_out1_reg[15]/Q   |   v   | Delay_out1[15] | SDFFRQ_5VX1 | 1.627 |  27.631 |   74.018 | 
     | Delay1_out1_reg[15]/SD |   v   | Delay_out1[15] | SDFFRQ_5VX1 | 0.001 |  27.632 |   74.018 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |  -21.386 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.385 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.888 | 
     | clk__L2_I5/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.501 |  -20.886 | 
     | clk__L2_I5/Q           |   v   | clk__L2_N5 | IN_5VX16    | 0.501 |  26.002 |  -20.385 | 
     | Delay1_out1_reg[15]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.003 |  26.004 |  -20.382 | 
     +----------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin Delay1_out1_reg[14]/CN 
Endpoint:   Delay1_out1_reg[14]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[14]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.997
- Setup                         0.987
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.010
- Arrival Time                 27.620
= Slack Time                   46.390
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   71.390 | 
     | clk__L1_I0/A           |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.392 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0     | IN_5VX16    | 0.497 |  25.498 |   71.888 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0     | IN_5VX16    | 0.004 |  25.502 |   71.892 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4     | IN_5VX16    | 0.490 |  25.992 |   72.383 | 
     | Delay_out1_reg[14]/CN  |   v   | clk__L2_N4     | SDFFRQ_5VX1 | 0.005 |  25.997 |   72.388 | 
     | Delay_out1_reg[14]/Q   |   v   | Delay_out1[14] | SDFFRQ_5VX1 | 1.622 |  27.619 |   74.009 | 
     | Delay1_out1_reg[14]/SD |   v   | Delay_out1[14] | SDFFRQ_5VX1 | 0.001 |  27.620 |   74.010 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |  -21.390 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.389 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.892 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -20.889 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4 | IN_5VX16    | 0.490 |  25.992 |  -20.398 | 
     | Delay1_out1_reg[14]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.005 |  25.997 |  -20.393 | 
     +----------------------------------------------------------------------------------------+ 

