#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5571662cd260 .scope module, "test" "test" 2 1;
 .timescale 0 0;
L_0x55716633ebb0 .functor BUFZ 8, v0x55716633c2e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55716633ec40 .functor BUFZ 8, v0x55716633c8a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55716633d9f0_0 .var "add_test_failed", 0 0;
v0x55716633dab0_0 .net "alu_out_bus", 7 0, v0x55716630dae0_0;  1 drivers
v0x55716633db70_0 .var "and_test_failed", 0 0;
v0x55716633dc10_0 .var "clk", 0 0;
v0x55716633dcb0_0 .var "inc_test_failed", 0 0;
v0x55716633dd70_0 .var "mov_test_failed", 0 0;
v0x55716633de30_0 .var "not_test_failed", 0 0;
v0x55716633def0_0 .var "or_test_failed", 0 0;
v0x55716633dfb0_0 .net "regA_out", 7 0, L_0x55716633ebb0;  1 drivers
v0x55716633e120_0 .net "regB_out", 7 0, L_0x55716633ec40;  1 drivers
v0x55716633e200_0 .var "reg_mov_test_failed", 0 0;
v0x55716633e2c0_0 .var "shl_test_failed", 0 0;
v0x55716633e380_0 .var "shr_test_failed", 0 0;
v0x55716633e440_0 .var "sub_test_failed", 0 0;
v0x55716633e500_0 .var "xor_test_failed", 0 0;
S_0x557166215cf0 .scope module, "Comp" "computer" 2 22, 3 2 0, S_0x5571662cd260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "alu_out_bus";
v0x55716633c9f0_0 .net "LA_sig", 0 0, L_0x55716631c3f0;  1 drivers
v0x55716633cb00_0 .net "LB_sig", 0 0, L_0x55716633e830;  1 drivers
v0x55716633cc10_0 .net "SA_sig", 1 0, L_0x55716633e8c0;  1 drivers
v0x55716633cd00_0 .net "SB_sig", 1 0, L_0x55716633e930;  1 drivers
v0x55716633cdf0_0 .net "alu_out_bus", 7 0, v0x55716630dae0_0;  alias, 1 drivers
v0x55716633cf00_0 .net "alu_s_sig", 2 0, L_0x55716633e9a0;  1 drivers
v0x55716633d010_0 .net "clk", 0 0, v0x55716633dc10_0;  1 drivers
L_0x7fdf2da60060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55716633d0b0_0 .net "const0", 7 0, L_0x7fdf2da60060;  1 drivers
L_0x7fdf2da600a8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55716633d1c0_0 .net "const1", 7 0, L_0x7fdf2da600a8;  1 drivers
L_0x7fdf2da60018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55716633d280_0 .net "dm_out_bus", 7 0, L_0x7fdf2da60018;  1 drivers
v0x55716633d320_0 .net "im_out_bus", 14 0, L_0x55716633eab0;  1 drivers
v0x55716633d3c0_0 .net "k8", 7 0, L_0x55716633e740;  1 drivers
v0x55716633d460_0 .net "muxA_out_bus", 7 0, v0x55716633b1f0_0;  1 drivers
v0x55716633d500_0 .net "muxB_out_bus", 7 0, v0x55716633bb70_0;  1 drivers
v0x55716633d610_0 .net "opcode", 6 0, L_0x55716633e600;  1 drivers
v0x55716633d6d0_0 .net "pc_out_bus", 7 0, v0x55716633a9c0_0;  1 drivers
v0x55716633d7c0_0 .net "regA_out_bus", 7 0, v0x55716633c2e0_0;  1 drivers
v0x55716633d8d0_0 .net "regB_out_bus", 7 0, v0x55716633c8a0_0;  1 drivers
L_0x55716633e600 .part L_0x55716633eab0, 8, 7;
L_0x55716633e740 .part L_0x55716633eab0, 0, 8;
S_0x557166215e80 .scope module, "ALU" "alu" 3 82, 4 2 0, S_0x557166215cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 3 "s";
    .port_info 3 /OUTPUT 8 "out";
v0x5571662c8e90_0 .net "a", 7 0, v0x55716633b1f0_0;  alias, 1 drivers
v0x5571662c8720_0 .net "b", 7 0, v0x55716633bb70_0;  alias, 1 drivers
v0x55716630dae0_0 .var "out", 7 0;
v0x55716630db80_0 .net "s", 2 0, L_0x55716633e9a0;  alias, 1 drivers
E_0x557166255da0 .event edge, v0x55716630db80_0, v0x5571662c8e90_0, v0x5571662c8720_0;
S_0x557166339480 .scope module, "CU" "control_unit" 3 31, 5 2 0, S_0x557166215cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "LA";
    .port_info 2 /OUTPUT 1 "LB";
    .port_info 3 /OUTPUT 2 "SA";
    .port_info 4 /OUTPUT 2 "SB";
    .port_info 5 /OUTPUT 3 "alu_s";
L_0x55716631c3f0 .functor BUFZ 1, v0x557166339b90_0, C4<0>, C4<0>, C4<0>;
L_0x55716633e830 .functor BUFZ 1, v0x557166339c30_0, C4<0>, C4<0>, C4<0>;
L_0x55716633e8c0 .functor BUFZ 2, v0x557166339eb0_0, C4<00>, C4<00>, C4<00>;
L_0x55716633e930 .functor BUFZ 2, v0x557166339f90_0, C4<00>, C4<00>, C4<00>;
L_0x55716633e9a0 .functor BUFZ 3, v0x557166339dd0_0, C4<000>, C4<000>, C4<000>;
v0x557166339740_0 .net "LA", 0 0, L_0x55716631c3f0;  alias, 1 drivers
v0x557166339820_0 .net "LB", 0 0, L_0x55716633e830;  alias, 1 drivers
v0x5571663398e0_0 .net "SA", 1 0, L_0x55716633e8c0;  alias, 1 drivers
v0x5571663399a0_0 .net "SB", 1 0, L_0x55716633e930;  alias, 1 drivers
v0x557166339a80_0 .net "alu_s", 2 0, L_0x55716633e9a0;  alias, 1 drivers
v0x557166339b90_0 .var "la_r", 0 0;
v0x557166339c30_0 .var "lb_r", 0 0;
v0x557166339cf0_0 .net "opcode", 6 0, L_0x55716633e600;  alias, 1 drivers
v0x557166339dd0_0 .var "s_r", 2 0;
v0x557166339eb0_0 .var "sa_r", 1 0;
v0x557166339f90_0 .var "sb_r", 1 0;
E_0x55716631c720 .event edge, v0x557166339cf0_0;
S_0x55716633a130 .scope module, "IM" "instruction_memory" 3 45, 6 2 0, S_0x557166215cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /OUTPUT 15 "out";
L_0x55716633eab0 .functor BUFZ 15, L_0x55716633ea10, C4<000000000000000>, C4<000000000000000>, C4<000000000000000>;
v0x55716633a2c0_0 .net *"_ivl_0", 14 0, L_0x55716633ea10;  1 drivers
v0x55716633a3c0_0 .net "address", 7 0, v0x55716633a9c0_0;  alias, 1 drivers
v0x55716633a4a0 .array "mem", 15 0, 14 0;
v0x55716633a540_0 .net "out", 14 0, L_0x55716633eab0;  alias, 1 drivers
L_0x55716633ea10 .array/port v0x55716633a4a0, v0x55716633a9c0_0;
S_0x55716633a680 .scope module, "PC" "pc" 3 40, 7 2 0, S_0x557166215cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "pc";
v0x55716633a8e0_0 .net "clk", 0 0, v0x55716633dc10_0;  alias, 1 drivers
v0x55716633a9c0_0 .var "pc", 7 0;
E_0x55716633a860 .event posedge, v0x55716633a8e0_0;
S_0x55716633aaf0 .scope module, "muxA" "mux4" 3 64, 8 3 0, S_0x557166215cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "e0";
    .port_info 1 /INPUT 8 "e1";
    .port_info 2 /INPUT 8 "e2";
    .port_info 3 /INPUT 8 "e3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 8 "out";
v0x55716633ae70_0 .net "e0", 7 0, v0x55716633c2e0_0;  alias, 1 drivers
v0x55716633af70_0 .net "e1", 7 0, v0x55716633c8a0_0;  alias, 1 drivers
v0x55716633b050_0 .net "e2", 7 0, L_0x7fdf2da600a8;  alias, 1 drivers
v0x55716633b110_0 .net "e3", 7 0, L_0x7fdf2da60060;  alias, 1 drivers
v0x55716633b1f0_0 .var "out", 7 0;
v0x55716633b300_0 .net "sel", 1 0, L_0x55716633e8c0;  alias, 1 drivers
E_0x55716633ae00/0 .event edge, v0x5571663398e0_0, v0x55716633ae70_0, v0x55716633af70_0, v0x55716633b050_0;
E_0x55716633ae00/1 .event edge, v0x55716633b110_0;
E_0x55716633ae00 .event/or E_0x55716633ae00/0, E_0x55716633ae00/1;
S_0x55716633b4b0 .scope module, "muxB" "mux4" 3 73, 8 3 0, S_0x557166215cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "e0";
    .port_info 1 /INPUT 8 "e1";
    .port_info 2 /INPUT 8 "e2";
    .port_info 3 /INPUT 8 "e3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 8 "out";
v0x55716633b7c0_0 .net "e0", 7 0, v0x55716633c8a0_0;  alias, 1 drivers
v0x55716633b8d0_0 .net "e1", 7 0, L_0x7fdf2da60018;  alias, 1 drivers
v0x55716633b990_0 .net "e2", 7 0, L_0x55716633e740;  alias, 1 drivers
v0x55716633ba80_0 .net "e3", 7 0, L_0x7fdf2da60060;  alias, 1 drivers
v0x55716633bb70_0 .var "out", 7 0;
v0x55716633bc60_0 .net "sel", 1 0, L_0x55716633e930;  alias, 1 drivers
E_0x55716633b730/0 .event edge, v0x5571663399a0_0, v0x55716633af70_0, v0x55716633b8d0_0, v0x55716633b990_0;
E_0x55716633b730/1 .event edge, v0x55716633b110_0;
E_0x55716633b730 .event/or E_0x55716633b730/0, E_0x55716633b730/1;
S_0x55716633be10 .scope module, "regA" "register" 3 50, 9 2 0, S_0x557166215cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 8 "out";
v0x55716633c020_0 .net "clk", 0 0, v0x55716633dc10_0;  alias, 1 drivers
v0x55716633c110_0 .net "data", 7 0, v0x55716630dae0_0;  alias, 1 drivers
v0x55716633c1e0_0 .net "load", 0 0, L_0x55716631c3f0;  alias, 1 drivers
v0x55716633c2e0_0 .var "out", 7 0;
S_0x55716633c400 .scope module, "regB" "register" 3 57, 9 2 0, S_0x557166215cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 8 "out";
v0x55716633c5e0_0 .net "clk", 0 0, v0x55716633dc10_0;  alias, 1 drivers
v0x55716633c6f0_0 .net "data", 7 0, v0x55716630dae0_0;  alias, 1 drivers
v0x55716633c800_0 .net "load", 0 0, L_0x55716633e830;  alias, 1 drivers
v0x55716633c8a0_0 .var "out", 7 0;
    .scope S_0x557166339480;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557166339b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557166339c30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339f90_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x557166339480;
T_1 ;
    %wait E_0x55716631c720;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557166339b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557166339c30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339f90_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %load/vec4 v0x557166339cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 7;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 7;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 7;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 7;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 7;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 7;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 7;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 7;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 7;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 7;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 7;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 7;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 7;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 7;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 7;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 7;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 7;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 7;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 7;
    %cmp/u;
    %jmp/1 T_1.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 7;
    %cmp/u;
    %jmp/1 T_1.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 7;
    %cmp/u;
    %jmp/1 T_1.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 7;
    %cmp/u;
    %jmp/1 T_1.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_1.32, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 7;
    %cmp/u;
    %jmp/1 T_1.33, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 7;
    %cmp/u;
    %jmp/1 T_1.34, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 7;
    %cmp/u;
    %jmp/1 T_1.36, 6;
    %jmp T_1.38;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557166339b90_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339f90_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %jmp T_1.38;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557166339c30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x557166339f90_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %jmp T_1.38;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557166339b90_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x557166339f90_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %jmp T_1.38;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557166339c30_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x557166339f90_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %jmp T_1.38;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557166339b90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339f90_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %jmp T_1.38;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557166339c30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339f90_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %jmp T_1.38;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557166339b90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x557166339f90_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %jmp T_1.38;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557166339c30_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x557166339f90_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %jmp T_1.38;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557166339b90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339f90_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %jmp T_1.38;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557166339c30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339f90_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %jmp T_1.38;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557166339b90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x557166339f90_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %jmp T_1.38;
T_1.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557166339c30_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x557166339f90_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %jmp T_1.38;
T_1.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557166339b90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339f90_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %jmp T_1.38;
T_1.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557166339c30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339f90_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %jmp T_1.38;
T_1.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557166339b90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x557166339f90_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %jmp T_1.38;
T_1.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557166339c30_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x557166339f90_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %jmp T_1.38;
T_1.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557166339b90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339f90_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %jmp T_1.38;
T_1.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557166339c30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339f90_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %jmp T_1.38;
T_1.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557166339b90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x557166339f90_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %jmp T_1.38;
T_1.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557166339c30_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x557166339f90_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %jmp T_1.38;
T_1.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557166339b90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %jmp T_1.38;
T_1.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557166339b90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %jmp T_1.38;
T_1.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557166339c30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %jmp T_1.38;
T_1.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557166339c30_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %jmp T_1.38;
T_1.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557166339b90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339f90_0, 0, 2;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %jmp T_1.38;
T_1.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557166339c30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339f90_0, 0, 2;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %jmp T_1.38;
T_1.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557166339b90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x557166339f90_0, 0, 2;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %jmp T_1.38;
T_1.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557166339c30_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x557166339f90_0, 0, 2;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %jmp T_1.38;
T_1.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557166339b90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %jmp T_1.38;
T_1.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557166339b90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %jmp T_1.38;
T_1.30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557166339c30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %jmp T_1.38;
T_1.31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557166339c30_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %jmp T_1.38;
T_1.32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557166339b90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %jmp T_1.38;
T_1.33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557166339b90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %jmp T_1.38;
T_1.34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557166339c30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %jmp T_1.38;
T_1.35 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557166339c30_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %jmp T_1.38;
T_1.36 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557166339c30_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x557166339eb0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557166339f90_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557166339dd0_0, 0, 3;
    %jmp T_1.38;
T_1.38 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55716633a680;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55716633a9c0_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x55716633a680;
T_3 ;
    %wait E_0x55716633a860;
    %load/vec4 v0x55716633a9c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55716633a9c0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55716633be10;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55716633c2e0_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_0x55716633be10;
T_5 ;
    %wait E_0x55716633a860;
    %load/vec4 v0x55716633c1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x55716633c110_0;
    %assign/vec4 v0x55716633c2e0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55716633c400;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55716633c8a0_0, 0, 8;
    %end;
    .thread T_6;
    .scope S_0x55716633c400;
T_7 ;
    %wait E_0x55716633a860;
    %load/vec4 v0x55716633c800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55716633c6f0_0;
    %assign/vec4 v0x55716633c8a0_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55716633aaf0;
T_8 ;
    %wait E_0x55716633ae00;
    %load/vec4 v0x55716633b300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55716633b1f0_0, 0, 8;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v0x55716633ae70_0;
    %store/vec4 v0x55716633b1f0_0, 0, 8;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0x55716633af70_0;
    %store/vec4 v0x55716633b1f0_0, 0, 8;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0x55716633b050_0;
    %store/vec4 v0x55716633b1f0_0, 0, 8;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0x55716633b110_0;
    %store/vec4 v0x55716633b1f0_0, 0, 8;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55716633b4b0;
T_9 ;
    %wait E_0x55716633b730;
    %load/vec4 v0x55716633bc60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55716633bb70_0, 0, 8;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0x55716633b7c0_0;
    %store/vec4 v0x55716633bb70_0, 0, 8;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x55716633b8d0_0;
    %store/vec4 v0x55716633bb70_0, 0, 8;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x55716633b990_0;
    %store/vec4 v0x55716633bb70_0, 0, 8;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x55716633ba80_0;
    %store/vec4 v0x55716633bb70_0, 0, 8;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x557166215e80;
T_10 ;
    %wait E_0x557166255da0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55716630dae0_0, 0, 8;
    %load/vec4 v0x55716630db80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55716630dae0_0, 0, 8;
    %jmp T_10.9;
T_10.0 ;
    %load/vec4 v0x5571662c8e90_0;
    %load/vec4 v0x5571662c8720_0;
    %add;
    %store/vec4 v0x55716630dae0_0, 0, 8;
    %jmp T_10.9;
T_10.1 ;
    %load/vec4 v0x5571662c8e90_0;
    %load/vec4 v0x5571662c8720_0;
    %sub;
    %store/vec4 v0x55716630dae0_0, 0, 8;
    %jmp T_10.9;
T_10.2 ;
    %load/vec4 v0x5571662c8e90_0;
    %load/vec4 v0x5571662c8720_0;
    %and;
    %store/vec4 v0x55716630dae0_0, 0, 8;
    %jmp T_10.9;
T_10.3 ;
    %load/vec4 v0x5571662c8e90_0;
    %load/vec4 v0x5571662c8720_0;
    %or;
    %store/vec4 v0x55716630dae0_0, 0, 8;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v0x5571662c8e90_0;
    %inv;
    %store/vec4 v0x55716630dae0_0, 0, 8;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v0x5571662c8e90_0;
    %load/vec4 v0x5571662c8720_0;
    %xor;
    %store/vec4 v0x55716630dae0_0, 0, 8;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v0x5571662c8e90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55716630dae0_0, 0, 8;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v0x5571662c8e90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x55716630dae0_0, 0, 8;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5571662cd260;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55716633dc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55716633dd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55716633e200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55716633d9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55716633e440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55716633db70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55716633def0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55716633de30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55716633e500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55716633e2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55716633e380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55716633dcb0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x5571662cd260;
T_12 ;
    %vpi_call 2 34 "$dumpfile", "out/dump.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5571662cd260 {0 0 0};
    %vpi_call 2 36 "$readmemb", "im.dat", v0x55716633a4a0 {0 0 0};
    %vpi_call 2 39 "$display", "\012----- STARTING TEST 0: MOV A,Lit & MOV B,Lit -----" {0 0 0};
    %delay 3, 0;
    %vpi_call 2 42 "$display", "CHECK @ t=%0t: After MOV A, 42 -> regA = %d", $time, v0x55716633dfb0_0 {0 0 0};
    %load/vec4 v0x55716633dfb0_0;
    %cmpi/ne 42, 0, 8;
    %jmp/0xz  T_12.0, 6;
    %vpi_call 2 44 "$error", "FAIL: regA expected 42, got %d", v0x55716633dfb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633dd70_0, 0, 1;
T_12.0 ;
    %delay 2, 0;
    %vpi_call 2 49 "$display", "CHECK @ t=%0t: After MOV B, 123 -> regB = %d", $time, v0x55716633e120_0 {0 0 0};
    %load/vec4 v0x55716633e120_0;
    %cmpi/ne 123, 0, 8;
    %jmp/0xz  T_12.2, 6;
    %vpi_call 2 51 "$error", "FAIL: regB expected 123, got %d", v0x55716633e120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633dd70_0, 0, 1;
T_12.2 ;
    %load/vec4 v0x55716633dd70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %vpi_call 2 56 "$display", ">>>>> MOV TEST PASSED! <<<<< " {0 0 0};
    %jmp T_12.5;
T_12.4 ;
    %vpi_call 2 58 "$display", ">>>>> MOV TEST FAILED! <<<<< " {0 0 0};
T_12.5 ;
    %vpi_call 2 62 "$display", "\012----- STARTING TEST 1: MOV A,B & MOV B,A -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 65 "$display", "CHECK @ t=%0t: After MOV B, 85 -> regB = %d", $time, v0x55716633e120_0 {0 0 0};
    %load/vec4 v0x55716633e120_0;
    %cmpi/ne 85, 0, 8;
    %jmp/0xz  T_12.6, 6;
    %vpi_call 2 67 "$error", "FAIL: regB expected 85, got %d", v0x55716633e120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633e200_0, 0, 1;
T_12.6 ;
    %delay 2, 0;
    %vpi_call 2 72 "$display", "CHECK @ t=%0t: After MOV A, 170 -> regA = %d", $time, v0x55716633dfb0_0 {0 0 0};
    %load/vec4 v0x55716633dfb0_0;
    %cmpi/ne 170, 0, 8;
    %jmp/0xz  T_12.8, 6;
    %vpi_call 2 74 "$error", "FAIL: regA expected 170, got %d", v0x55716633dfb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633e200_0, 0, 1;
T_12.8 ;
    %delay 2, 0;
    %vpi_call 2 79 "$display", "CHECK @ t=%0t: After MOV A, B -> regA = %d, regB = %d", $time, v0x55716633dfb0_0, v0x55716633e120_0 {0 0 0};
    %load/vec4 v0x55716633dfb0_0;
    %cmpi/ne 85, 0, 8;
    %jmp/0xz  T_12.10, 6;
    %vpi_call 2 81 "$error", "FAIL: regA expected 85 (value from B), got %d", v0x55716633dfb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633e200_0, 0, 1;
T_12.10 ;
    %load/vec4 v0x55716633e120_0;
    %cmpi/ne 85, 0, 8;
    %jmp/0xz  T_12.12, 6;
    %vpi_call 2 85 "$error", "FAIL: Source regB should not change. Expected 85, got %d", v0x55716633e120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633e200_0, 0, 1;
T_12.12 ;
    %delay 2, 0;
    %vpi_call 2 90 "$display", "CHECK @ t=%0t: After MOV A, 99 -> regA = %d", $time, v0x55716633dfb0_0 {0 0 0};
    %load/vec4 v0x55716633dfb0_0;
    %cmpi/ne 99, 0, 8;
    %jmp/0xz  T_12.14, 6;
    %vpi_call 2 92 "$error", "FAIL: regA expected 99, got %d", v0x55716633dfb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633e200_0, 0, 1;
T_12.14 ;
    %delay 2, 0;
    %vpi_call 2 97 "$display", "CHECK @ t=%0t: After MOV B, A -> regA = %d, regB = %d", $time, v0x55716633dfb0_0, v0x55716633e120_0 {0 0 0};
    %load/vec4 v0x55716633e120_0;
    %cmpi/ne 99, 0, 8;
    %jmp/0xz  T_12.16, 6;
    %vpi_call 2 99 "$error", "FAIL: regB expected 99 (value from A), got %d", v0x55716633e120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633e200_0, 0, 1;
T_12.16 ;
    %load/vec4 v0x55716633dfb0_0;
    %cmpi/ne 99, 0, 8;
    %jmp/0xz  T_12.18, 6;
    %vpi_call 2 103 "$error", "FAIL: Source regA should not change. Expected 99, got %d", v0x55716633dfb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633e200_0, 0, 1;
T_12.18 ;
    %load/vec4 v0x55716633e200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.20, 8;
    %vpi_call 2 108 "$display", ">>>>> REGISTER MOV TEST PASSED! <<<<< " {0 0 0};
    %jmp T_12.21;
T_12.20 ;
    %vpi_call 2 110 "$display", ">>>>> REGISTER MOV TEST FAILED! <<<<< " {0 0 0};
T_12.21 ;
    %vpi_call 2 114 "$display", "\012----- STARTING TEST 2: ADD Instructions -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 117 "$display", "CHECK @ t=%0t: After MOV A, 2 -> regA = %d", $time, v0x55716633dfb0_0 {0 0 0};
    %load/vec4 v0x55716633dfb0_0;
    %cmpi/ne 2, 0, 8;
    %jmp/0xz  T_12.22, 6;
    %vpi_call 2 119 "$error", "FAIL: regA expected 2, got %d", v0x55716633dfb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633d9f0_0, 0, 1;
T_12.22 ;
    %delay 2, 0;
    %vpi_call 2 124 "$display", "CHECK @ t=%0t: After MOV B, 3 -> regB = %d", $time, v0x55716633e120_0 {0 0 0};
    %load/vec4 v0x55716633e120_0;
    %cmpi/ne 3, 0, 8;
    %jmp/0xz  T_12.24, 6;
    %vpi_call 2 126 "$error", "FAIL: regB expected 3, got %d", v0x55716633e120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633d9f0_0, 0, 1;
T_12.24 ;
    %delay 2, 0;
    %vpi_call 2 131 "$display", "CHECK @ t=%0t: After ADD A, B -> regA = %d", $time, v0x55716633dfb0_0 {0 0 0};
    %load/vec4 v0x55716633dfb0_0;
    %cmpi/ne 5, 0, 8;
    %jmp/0xz  T_12.26, 6;
    %vpi_call 2 133 "$error", "FAIL: regA expected 5 (2+3), got %d", v0x55716633dfb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633d9f0_0, 0, 1;
T_12.26 ;
    %delay 2, 0;
    %vpi_call 2 138 "$display", "CHECK @ t=%0t: After ADD A, 10 -> regA = %d", $time, v0x55716633dfb0_0 {0 0 0};
    %load/vec4 v0x55716633dfb0_0;
    %cmpi/ne 15, 0, 8;
    %jmp/0xz  T_12.28, 6;
    %vpi_call 2 140 "$error", "FAIL: regA expected 15 (5+10), got %d", v0x55716633dfb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633d9f0_0, 0, 1;
T_12.28 ;
    %delay 2, 0;
    %vpi_call 2 145 "$display", "CHECK @ t=%0t: After ADD B, 20 -> regB = %d", $time, v0x55716633e120_0 {0 0 0};
    %load/vec4 v0x55716633e120_0;
    %cmpi/ne 23, 0, 8;
    %jmp/0xz  T_12.30, 6;
    %vpi_call 2 147 "$error", "FAIL: regB expected 23 (3+20), got %d", v0x55716633e120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633d9f0_0, 0, 1;
T_12.30 ;
    %load/vec4 v0x55716633d9f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.32, 8;
    %vpi_call 2 152 "$display", ">>>>> ALL ADD TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_12.33;
T_12.32 ;
    %vpi_call 2 154 "$display", ">>>>> ADD TEST FAILED! <<<<< " {0 0 0};
T_12.33 ;
    %vpi_call 2 158 "$display", "\012----- STARTING TEST 3: All SUB Instructions -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 161 "$display", "CHECK @ t=%0t: After MOV A, 20 -> regA = %d", $time, v0x55716633dfb0_0 {0 0 0};
    %load/vec4 v0x55716633dfb0_0;
    %cmpi/ne 20, 0, 8;
    %jmp/0xz  T_12.34, 6;
    %vpi_call 2 163 "$error", "FAIL: regA expected 20, got %d", v0x55716633dfb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633e440_0, 0, 1;
T_12.34 ;
    %delay 2, 0;
    %vpi_call 2 168 "$display", "CHECK @ t=%0t: After MOV B, 5 -> regB = %d", $time, v0x55716633e120_0 {0 0 0};
    %load/vec4 v0x55716633e120_0;
    %cmpi/ne 5, 0, 8;
    %jmp/0xz  T_12.36, 6;
    %vpi_call 2 170 "$error", "FAIL: regB expected 5, got %d", v0x55716633e120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633e440_0, 0, 1;
T_12.36 ;
    %delay 2, 0;
    %vpi_call 2 175 "$display", "CHECK @ t=%0t: After SUB A, B -> regA = %d", $time, v0x55716633dfb0_0 {0 0 0};
    %load/vec4 v0x55716633dfb0_0;
    %cmpi/ne 15, 0, 8;
    %jmp/0xz  T_12.38, 6;
    %vpi_call 2 177 "$error", "FAIL: regA expected 15 (20-5), got %d", v0x55716633dfb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633e440_0, 0, 1;
T_12.38 ;
    %delay 2, 0;
    %vpi_call 2 182 "$display", "CHECK @ t=%0t: After SUB B, A -> regB = %d", $time, v0x55716633e120_0 {0 0 0};
    %load/vec4 v0x55716633e120_0;
    %cmpi/ne 10, 0, 8;
    %jmp/0xz  T_12.40, 6;
    %vpi_call 2 184 "$error", "FAIL: regB expected 10 (15-5), got %d", v0x55716633e120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633e440_0, 0, 1;
T_12.40 ;
    %delay 2, 0;
    %vpi_call 2 189 "$display", "CHECK @ t=%0t: After SUB A, 7 -> regA = %d", $time, v0x55716633dfb0_0 {0 0 0};
    %load/vec4 v0x55716633dfb0_0;
    %cmpi/ne 8, 0, 8;
    %jmp/0xz  T_12.42, 6;
    %vpi_call 2 191 "$error", "FAIL: regA expected 8 (15-7), got %d", v0x55716633dfb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633e440_0, 0, 1;
T_12.42 ;
    %delay 2, 0;
    %vpi_call 2 196 "$display", "CHECK @ t=%0t: After SUB B, 10 -> regB = %d", $time, v0x55716633e120_0 {0 0 0};
    %load/vec4 v0x55716633e120_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_12.44, 6;
    %vpi_call 2 198 "$error", "FAIL: regB expected0 (10-10 = 0), got %d", v0x55716633e120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633e440_0, 0, 1;
T_12.44 ;
    %load/vec4 v0x55716633e440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.46, 8;
    %vpi_call 2 203 "$display", ">>>>> ALL SUB TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_12.47;
T_12.46 ;
    %vpi_call 2 205 "$display", ">>>>> SUB TEST FAILED! <<<<< " {0 0 0};
T_12.47 ;
    %vpi_call 2 209 "$display", "\012----- STARTING TEST 4: All AND Instructions -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 212 "$display", "CHECK @ t=%0t: After MOV A, 202 -> regA = %d", $time, v0x55716633dfb0_0 {0 0 0};
    %load/vec4 v0x55716633dfb0_0;
    %cmpi/ne 202, 0, 8;
    %jmp/0xz  T_12.48, 6;
    %vpi_call 2 214 "$error", "FAIL: regA expected 202, got %d", v0x55716633dfb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633db70_0, 0, 1;
T_12.48 ;
    %delay 2, 0;
    %vpi_call 2 219 "$display", "CHECK @ t=%0t: After MOV B, 174 -> regB = %d", $time, v0x55716633e120_0 {0 0 0};
    %load/vec4 v0x55716633e120_0;
    %cmpi/ne 174, 0, 8;
    %jmp/0xz  T_12.50, 6;
    %vpi_call 2 221 "$error", "FAIL: regB expected 174, got %d", v0x55716633e120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633db70_0, 0, 1;
T_12.50 ;
    %delay 2, 0;
    %vpi_call 2 226 "$display", "CHECK @ t=%0t: After AND A, B -> regA = %d", $time, v0x55716633dfb0_0 {0 0 0};
    %load/vec4 v0x55716633dfb0_0;
    %cmpi/ne 138, 0, 8;
    %jmp/0xz  T_12.52, 6;
    %vpi_call 2 228 "$error", "FAIL: regA expected 138 (202 & 174), got %d", v0x55716633dfb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633db70_0, 0, 1;
T_12.52 ;
    %delay 2, 0;
    %vpi_call 2 233 "$display", "CHECK @ t=%0t: After AND B, A -> regB = %d", $time, v0x55716633e120_0 {0 0 0};
    %load/vec4 v0x55716633e120_0;
    %cmpi/ne 138, 0, 8;
    %jmp/0xz  T_12.54, 6;
    %vpi_call 2 235 "$error", "FAIL: regB expected 138 (174 & 138), got %d", v0x55716633e120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633db70_0, 0, 1;
T_12.54 ;
    %delay 2, 0;
    %vpi_call 2 240 "$display", "CHECK @ t=%0t: After MOV A, 240 -> regA = %d", $time, v0x55716633dfb0_0 {0 0 0};
    %load/vec4 v0x55716633dfb0_0;
    %cmpi/ne 240, 0, 8;
    %jmp/0xz  T_12.56, 6;
    %vpi_call 2 242 "$error", "FAIL: regA expected 240, got %d", v0x55716633dfb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633db70_0, 0, 1;
T_12.56 ;
    %delay 2, 0;
    %vpi_call 2 247 "$display", "CHECK @ t=%0t: After AND A, 85 -> regA = %d", $time, v0x55716633dfb0_0 {0 0 0};
    %load/vec4 v0x55716633dfb0_0;
    %cmpi/ne 80, 0, 8;
    %jmp/0xz  T_12.58, 6;
    %vpi_call 2 249 "$error", "FAIL: regA expected 80 (240 & 85), got %d", v0x55716633dfb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633db70_0, 0, 1;
T_12.58 ;
    %delay 2, 0;
    %vpi_call 2 254 "$display", "CHECK @ t=%0t: After MOV B, 204 -> regB = %d", $time, v0x55716633e120_0 {0 0 0};
    %load/vec4 v0x55716633e120_0;
    %cmpi/ne 204, 0, 8;
    %jmp/0xz  T_12.60, 6;
    %vpi_call 2 256 "$error", "FAIL: regB expected 204, got %d", v0x55716633e120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633db70_0, 0, 1;
T_12.60 ;
    %delay 2, 0;
    %vpi_call 2 261 "$display", "CHECK @ t=%0t: After AND B, 170 -> regB = %d", $time, v0x55716633e120_0 {0 0 0};
    %load/vec4 v0x55716633e120_0;
    %cmpi/ne 136, 0, 8;
    %jmp/0xz  T_12.62, 6;
    %vpi_call 2 263 "$error", "FAIL: regB expected 136 (204 & 170), got %d", v0x55716633e120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633db70_0, 0, 1;
T_12.62 ;
    %load/vec4 v0x55716633db70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.64, 8;
    %vpi_call 2 268 "$display", ">>>>> ALL AND TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_12.65;
T_12.64 ;
    %vpi_call 2 270 "$display", ">>>>> AND TEST FAILED! <<<<< " {0 0 0};
T_12.65 ;
    %vpi_call 2 274 "$display", "\012----- STARTING TEST 5: All OR Instructions -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 277 "$display", "CHECK @ t=%0t: After MOV A, 202 -> regA = %d", $time, v0x55716633dfb0_0 {0 0 0};
    %load/vec4 v0x55716633dfb0_0;
    %cmpi/ne 202, 0, 8;
    %jmp/0xz  T_12.66, 6;
    %vpi_call 2 279 "$error", "FAIL: regA expected 202, got %d", v0x55716633dfb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633def0_0, 0, 1;
T_12.66 ;
    %delay 2, 0;
    %vpi_call 2 284 "$display", "CHECK @ t=%0t: After MOV B, 174 -> regB = %d", $time, v0x55716633e120_0 {0 0 0};
    %load/vec4 v0x55716633e120_0;
    %cmpi/ne 174, 0, 8;
    %jmp/0xz  T_12.68, 6;
    %vpi_call 2 286 "$error", "FAIL: regB expected 174, got %d", v0x55716633e120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633def0_0, 0, 1;
T_12.68 ;
    %delay 2, 0;
    %vpi_call 2 291 "$display", "CHECK @ t=%0t: After OR A, B -> regA = %d", $time, v0x55716633dfb0_0 {0 0 0};
    %load/vec4 v0x55716633dfb0_0;
    %cmpi/ne 238, 0, 8;
    %jmp/0xz  T_12.70, 6;
    %vpi_call 2 293 "$error", "FAIL: regA expected 238 (202 | 174), got %d", v0x55716633dfb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633def0_0, 0, 1;
T_12.70 ;
    %delay 2, 0;
    %vpi_call 2 298 "$display", "CHECK @ t=%0t: After OR B, A -> regB = %d", $time, v0x55716633e120_0 {0 0 0};
    %load/vec4 v0x55716633e120_0;
    %cmpi/ne 238, 0, 8;
    %jmp/0xz  T_12.72, 6;
    %vpi_call 2 300 "$error", "FAIL: regB expected 238 (174 | 238), got %d", v0x55716633e120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633def0_0, 0, 1;
T_12.72 ;
    %delay 2, 0;
    %vpi_call 2 305 "$display", "CHECK @ t=%0t: After MOV A, 51 -> regA = %d", $time, v0x55716633dfb0_0 {0 0 0};
    %load/vec4 v0x55716633dfb0_0;
    %cmpi/ne 51, 0, 8;
    %jmp/0xz  T_12.74, 6;
    %vpi_call 2 307 "$error", "FAIL: regA expected 51, got %d", v0x55716633dfb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633def0_0, 0, 1;
T_12.74 ;
    %delay 2, 0;
    %vpi_call 2 312 "$display", "CHECK @ t=%0t: After OR A, 240 -> regA = %d", $time, v0x55716633dfb0_0 {0 0 0};
    %load/vec4 v0x55716633dfb0_0;
    %cmpi/ne 243, 0, 8;
    %jmp/0xz  T_12.76, 6;
    %vpi_call 2 314 "$error", "FAIL: regA expected 243 (51 | 240), got %d", v0x55716633dfb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633def0_0, 0, 1;
T_12.76 ;
    %delay 2, 0;
    %vpi_call 2 319 "$display", "CHECK @ t=%0t: After MOV B, 165 -> regB = %d", $time, v0x55716633e120_0 {0 0 0};
    %load/vec4 v0x55716633e120_0;
    %cmpi/ne 165, 0, 8;
    %jmp/0xz  T_12.78, 6;
    %vpi_call 2 321 "$error", "FAIL: regB expected 165, got %d", v0x55716633e120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633def0_0, 0, 1;
T_12.78 ;
    %delay 2, 0;
    %vpi_call 2 326 "$display", "CHECK @ t=%0t: After OR B, 90 -> regB = %d", $time, v0x55716633e120_0 {0 0 0};
    %load/vec4 v0x55716633e120_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_12.80, 6;
    %vpi_call 2 328 "$error", "FAIL: regB expected 255 (165 | 90), got %d", v0x55716633e120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633def0_0, 0, 1;
T_12.80 ;
    %load/vec4 v0x55716633def0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.82, 8;
    %vpi_call 2 333 "$display", ">>>>> ALL OR TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_12.83;
T_12.82 ;
    %vpi_call 2 335 "$display", ">>>>> OR TEST FAILED! <<<<< " {0 0 0};
T_12.83 ;
    %vpi_call 2 339 "$display", "\012----- STARTING TEST 6: All NOT Instructions -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 342 "$display", "CHECK @ t=%0t: After MOV A, 170 -> regA = %d", $time, v0x55716633dfb0_0 {0 0 0};
    %load/vec4 v0x55716633dfb0_0;
    %cmpi/ne 170, 0, 8;
    %jmp/0xz  T_12.84, 6;
    %vpi_call 2 344 "$error", "FAIL: regA expected 170, got %d", v0x55716633dfb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633de30_0, 0, 1;
T_12.84 ;
    %delay 2, 0;
    %vpi_call 2 349 "$display", "CHECK @ t=%0t: After NOT A, A -> regA = %d", $time, v0x55716633dfb0_0 {0 0 0};
    %load/vec4 v0x55716633dfb0_0;
    %cmpi/ne 85, 0, 8;
    %jmp/0xz  T_12.86, 6;
    %vpi_call 2 351 "$error", "FAIL: regA expected 85 (~170), got %d", v0x55716633dfb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633de30_0, 0, 1;
T_12.86 ;
    %delay 2, 0;
    %vpi_call 2 356 "$display", "CHECK @ t=%0t: After MOV B, 204 -> regB = %d", $time, v0x55716633e120_0 {0 0 0};
    %load/vec4 v0x55716633e120_0;
    %cmpi/ne 204, 0, 8;
    %jmp/0xz  T_12.88, 6;
    %vpi_call 2 358 "$error", "FAIL: regB expected 204, got %d", v0x55716633e120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633de30_0, 0, 1;
T_12.88 ;
    %delay 2, 0;
    %vpi_call 2 363 "$display", "CHECK @ t=%0t: After NOT B, B -> regB = %d", $time, v0x55716633e120_0 {0 0 0};
    %load/vec4 v0x55716633e120_0;
    %cmpi/ne 51, 0, 8;
    %jmp/0xz  T_12.90, 6;
    %vpi_call 2 365 "$error", "FAIL: regB expected 51 (~204), got %d", v0x55716633e120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633de30_0, 0, 1;
T_12.90 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 373 "$display", "CHECK @ t=%0t: After NOT A, B -> regA = %d, regB = %d", $time, v0x55716633dfb0_0, v0x55716633e120_0 {0 0 0};
    %load/vec4 v0x55716633dfb0_0;
    %cmpi/ne 15, 0, 8;
    %jmp/0xz  T_12.92, 6;
    %vpi_call 2 375 "$error", "FAIL: regA expected 15 (~240), got %d", v0x55716633dfb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633de30_0, 0, 1;
T_12.92 ;
    %load/vec4 v0x55716633e120_0;
    %cmpi/ne 240, 0, 8;
    %jmp/0xz  T_12.94, 6;
    %vpi_call 2 379 "$error", "FAIL: Source regB should not change. Expected 240, got %d", v0x55716633e120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633de30_0, 0, 1;
T_12.94 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 387 "$display", "CHECK @ t=%0t: After NOT B, A -> regB = %d, regA = %d", $time, v0x55716633e120_0, v0x55716633dfb0_0 {0 0 0};
    %load/vec4 v0x55716633e120_0;
    %cmpi/ne 240, 0, 8;
    %jmp/0xz  T_12.96, 6;
    %vpi_call 2 389 "$error", "FAIL: regB expected 240 (~15), got %d", v0x55716633e120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633de30_0, 0, 1;
T_12.96 ;
    %load/vec4 v0x55716633dfb0_0;
    %cmpi/ne 15, 0, 8;
    %jmp/0xz  T_12.98, 6;
    %vpi_call 2 393 "$error", "FAIL: Source regA should not change. Expected 15, got %d", v0x55716633dfb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633de30_0, 0, 1;
T_12.98 ;
    %load/vec4 v0x55716633de30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.100, 8;
    %vpi_call 2 398 "$display", ">>>>> ALL NOT TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_12.101;
T_12.100 ;
    %vpi_call 2 400 "$display", ">>>>> NOT TEST FAILED! <<<<< " {0 0 0};
T_12.101 ;
    %vpi_call 2 404 "$display", "\012----- STARTING TEST 7: All XOR Instructions -----" {0 0 0};
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 410 "$display", "CHECK @ t=%0t: After first XOR A, B -> regA = %d", $time, v0x55716633dfb0_0 {0 0 0};
    %load/vec4 v0x55716633dfb0_0;
    %cmpi/ne 100, 0, 8;
    %jmp/0xz  T_12.102, 6;
    %vpi_call 2 412 "$error", "FAIL: regA expected 100 (202 ^ 174), got %d", v0x55716633dfb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633e500_0, 0, 1;
T_12.102 ;
    %delay 2, 0;
    %vpi_call 2 417 "$display", "CHECK @ t=%0t: After second XOR A, B -> regA = %d (should restore)", $time, v0x55716633dfb0_0 {0 0 0};
    %load/vec4 v0x55716633dfb0_0;
    %cmpi/ne 202, 0, 8;
    %jmp/0xz  T_12.104, 6;
    %vpi_call 2 419 "$error", "FAIL: regA expected 202 (100 ^ 174), got %d", v0x55716633dfb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633e500_0, 0, 1;
T_12.104 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 427 "$display", "CHECK @ t=%0t: After XOR B, A -> regB = %d", $time, v0x55716633e120_0 {0 0 0};
    %load/vec4 v0x55716633e120_0;
    %cmpi/ne 90, 0, 8;
    %jmp/0xz  T_12.106, 6;
    %vpi_call 2 429 "$error", "FAIL: regB expected 90 (170 ^ 240), got %d", v0x55716633e120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633e500_0, 0, 1;
T_12.106 ;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 435 "$display", "CHECK @ t=%0t: After XOR A, 255 -> regA = %d", $time, v0x55716633dfb0_0 {0 0 0};
    %load/vec4 v0x55716633dfb0_0;
    %cmpi/ne 195, 0, 8;
    %jmp/0xz  T_12.108, 6;
    %vpi_call 2 437 "$error", "FAIL: regA expected 195 (60 ^ 255), got %d", v0x55716633dfb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633e500_0, 0, 1;
T_12.108 ;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 443 "$display", "CHECK @ t=%0t: After XOR B, 102 -> regB = %d", $time, v0x55716633e120_0 {0 0 0};
    %load/vec4 v0x55716633e120_0;
    %cmpi/ne 244, 0, 8;
    %jmp/0xz  T_12.110, 6;
    %vpi_call 2 445 "$error", "FAIL: regB expected 244 (146 ^ 102), got %d", v0x55716633e120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633e500_0, 0, 1;
T_12.110 ;
    %load/vec4 v0x55716633e500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.112, 8;
    %vpi_call 2 450 "$display", ">>>>> ALL XOR TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_12.113;
T_12.112 ;
    %vpi_call 2 452 "$display", ">>>>> XOR TEST FAILED! <<<<< " {0 0 0};
T_12.113 ;
    %vpi_call 2 456 "$display", "\012----- STARTING TEST 8: All SHL Instructions -----" {0 0 0};
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 461 "$display", "CHECK @ t=%0t: After SHL A, A (A=5<<1) -> regA = %d", $time, v0x55716633dfb0_0 {0 0 0};
    %load/vec4 v0x55716633dfb0_0;
    %cmpi/ne 10, 0, 8;
    %jmp/0xz  T_12.114, 6;
    %vpi_call 2 463 "$error", "FAIL: regA expected 10, got %d", v0x55716633dfb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633e2c0_0, 0, 1;
T_12.114 ;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 470 "$display", "CHECK @ t=%0t: After SHL B, B (B=12<<1) -> regB = %d", $time, v0x55716633e120_0 {0 0 0};
    %load/vec4 v0x55716633e120_0;
    %cmpi/ne 24, 0, 8;
    %jmp/0xz  T_12.116, 6;
    %vpi_call 2 472 "$error", "FAIL: regB expected 24, got %d", v0x55716633e120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633e2c0_0, 0, 1;
T_12.116 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 480 "$display", "CHECK @ t=%0t: After SHL A, B (A=21<<1) -> regA = %d, regB = %d", $time, v0x55716633dfb0_0, v0x55716633e120_0 {0 0 0};
    %load/vec4 v0x55716633dfb0_0;
    %cmpi/ne 42, 0, 8;
    %jmp/0xz  T_12.118, 6;
    %vpi_call 2 482 "$error", "FAIL: regA expected 42, got %d", v0x55716633dfb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633e2c0_0, 0, 1;
T_12.118 ;
    %load/vec4 v0x55716633e120_0;
    %cmpi/ne 21, 0, 8;
    %jmp/0xz  T_12.120, 6;
    %vpi_call 2 486 "$error", "FAIL: Source regB should not change. Expected 21, got %d", v0x55716633e120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633e2c0_0, 0, 1;
T_12.120 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 494 "$display", "CHECK @ t=%0t: After SHL B, A (B=30<<1) -> regB = %d, regA = %d", $time, v0x55716633e120_0, v0x55716633dfb0_0 {0 0 0};
    %load/vec4 v0x55716633e120_0;
    %cmpi/ne 60, 0, 8;
    %jmp/0xz  T_12.122, 6;
    %vpi_call 2 496 "$error", "FAIL: regB expected 60, got %d", v0x55716633e120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633e2c0_0, 0, 1;
T_12.122 ;
    %load/vec4 v0x55716633dfb0_0;
    %cmpi/ne 30, 0, 8;
    %jmp/0xz  T_12.124, 6;
    %vpi_call 2 500 "$error", "FAIL: Source regA should not change. Expected 30, got %d", v0x55716633dfb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633e2c0_0, 0, 1;
T_12.124 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 508 "$display", "CHECK @ t=%0t: After SHL B, A (B=192<<1, overflow) -> regB = %d, regA = %d", $time, v0x55716633e120_0, v0x55716633dfb0_0 {0 0 0};
    %load/vec4 v0x55716633e120_0;
    %cmpi/ne 128, 0, 8;
    %jmp/0xz  T_12.126, 6;
    %vpi_call 2 510 "$error", "FAIL: regB expected 128 (due to overflow), got %d", v0x55716633e120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633e2c0_0, 0, 1;
T_12.126 ;
    %load/vec4 v0x55716633dfb0_0;
    %cmpi/ne 192, 0, 8;
    %jmp/0xz  T_12.128, 6;
    %vpi_call 2 514 "$error", "FAIL: Source regA should not change. Expected 192, got %d", v0x55716633dfb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633e2c0_0, 0, 1;
T_12.128 ;
    %load/vec4 v0x55716633e2c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.130, 8;
    %vpi_call 2 519 "$display", ">>>>> ALL SHL TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_12.131;
T_12.130 ;
    %vpi_call 2 521 "$display", ">>>>> SHL TEST FAILED! <<<<< " {0 0 0};
T_12.131 ;
    %vpi_call 2 525 "$display", "\012----- STARTING TEST 9: All SHR Instructions -----" {0 0 0};
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 530 "$display", "CHECK @ t=%0t: After SHR A, A (A=10>>1) -> regA = %d", $time, v0x55716633dfb0_0 {0 0 0};
    %load/vec4 v0x55716633dfb0_0;
    %cmpi/ne 5, 0, 8;
    %jmp/0xz  T_12.132, 6;
    %vpi_call 2 532 "$error", "FAIL: regA expected 5, got %d", v0x55716633dfb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633e380_0, 0, 1;
T_12.132 ;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 539 "$display", "CHECK @ t=%0t: After SHR B, B (B=24>>1) -> regB = %d", $time, v0x55716633e120_0 {0 0 0};
    %load/vec4 v0x55716633e120_0;
    %cmpi/ne 12, 0, 8;
    %jmp/0xz  T_12.134, 6;
    %vpi_call 2 541 "$error", "FAIL: regB expected 12, got %d", v0x55716633e120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633e380_0, 0, 1;
T_12.134 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 549 "$display", "CHECK @ t=%0t: After SHR A, B (A=42>>1) -> regA = %d, regB = %d", $time, v0x55716633dfb0_0, v0x55716633e120_0 {0 0 0};
    %load/vec4 v0x55716633dfb0_0;
    %cmpi/ne 21, 0, 8;
    %jmp/0xz  T_12.136, 6;
    %vpi_call 2 551 "$error", "FAIL: regA expected 21, got %d", v0x55716633dfb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633e380_0, 0, 1;
T_12.136 ;
    %load/vec4 v0x55716633e120_0;
    %cmpi/ne 42, 0, 8;
    %jmp/0xz  T_12.138, 6;
    %vpi_call 2 555 "$error", "FAIL: Source regB should not change. Expected 42, got %d", v0x55716633e120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633e380_0, 0, 1;
T_12.138 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 563 "$display", "CHECK @ t=%0t: After SHR B, A (B=60>>1) -> regB = %d, regA = %d", $time, v0x55716633e120_0, v0x55716633dfb0_0 {0 0 0};
    %load/vec4 v0x55716633e120_0;
    %cmpi/ne 30, 0, 8;
    %jmp/0xz  T_12.140, 6;
    %vpi_call 2 565 "$error", "FAIL: regB expected 30, got %d", v0x55716633e120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633e380_0, 0, 1;
T_12.140 ;
    %load/vec4 v0x55716633dfb0_0;
    %cmpi/ne 60, 0, 8;
    %jmp/0xz  T_12.142, 6;
    %vpi_call 2 569 "$error", "FAIL: Source regA should not change. Expected 60, got %d", v0x55716633dfb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633e380_0, 0, 1;
T_12.142 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 577 "$display", "CHECK @ t=%0t: After SHR B, A (B=13>>1, LSB discard) -> regB = %d, regA = %d", $time, v0x55716633e120_0, v0x55716633dfb0_0 {0 0 0};
    %load/vec4 v0x55716633e120_0;
    %cmpi/ne 6, 0, 8;
    %jmp/0xz  T_12.144, 6;
    %vpi_call 2 579 "$error", "FAIL: regB expected 6 (LSB discarded), got %d", v0x55716633e120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633e380_0, 0, 1;
T_12.144 ;
    %load/vec4 v0x55716633dfb0_0;
    %cmpi/ne 13, 0, 8;
    %jmp/0xz  T_12.146, 6;
    %vpi_call 2 583 "$error", "FAIL: Source regA should not change. Expected 13, got %d", v0x55716633dfb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633e380_0, 0, 1;
T_12.146 ;
    %load/vec4 v0x55716633e380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.148, 8;
    %vpi_call 2 588 "$display", ">>>>> ALL SHR TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_12.149;
T_12.148 ;
    %vpi_call 2 590 "$display", ">>>>> SHR TEST FAILED! <<<<< " {0 0 0};
T_12.149 ;
    %vpi_call 2 594 "$display", "\012----- STARTING TEST 10: INC B Instruction -----" {0 0 0};
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 599 "$display", "CHECK @ t=%0t: After INC B (B=50+1) -> regB = %d", $time, v0x55716633e120_0 {0 0 0};
    %load/vec4 v0x55716633e120_0;
    %cmpi/ne 51, 0, 8;
    %jmp/0xz  T_12.150, 6;
    %vpi_call 2 601 "$error", "FAIL: regB expected 51, got %d", v0x55716633e120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633dcb0_0, 0, 1;
T_12.150 ;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 608 "$display", "CHECK @ t=%0t: After INC B (B=0+1) -> regB = %d", $time, v0x55716633e120_0 {0 0 0};
    %load/vec4 v0x55716633e120_0;
    %cmpi/ne 1, 0, 8;
    %jmp/0xz  T_12.152, 6;
    %vpi_call 2 610 "$error", "FAIL: regB expected 1, got %d", v0x55716633e120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633dcb0_0, 0, 1;
T_12.152 ;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 617 "$display", "CHECK @ t=%0t: After INC B (B=255+1, overflow) -> regB = %d", $time, v0x55716633e120_0 {0 0 0};
    %load/vec4 v0x55716633e120_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_12.154, 6;
    %vpi_call 2 619 "$error", "FAIL: regB expected 0 (due to 8-bit rollover), got %d", v0x55716633e120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55716633dcb0_0, 0, 1;
T_12.154 ;
    %load/vec4 v0x55716633dcb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.156, 8;
    %vpi_call 2 624 "$display", ">>>>> ALL INC TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_12.157;
T_12.156 ;
    %vpi_call 2 626 "$display", ">>>>> INC TEST FAILED! <<<<< " {0 0 0};
T_12.157 ;
    %delay 2, 0;
    %vpi_call 2 630 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x5571662cd260;
T_13 ;
    %delay 1, 0;
    %load/vec4 v0x55716633dc10_0;
    %inv;
    %store/vec4 v0x55716633dc10_0, 0, 1;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "testbench.v";
    "computer.v";
    "alu.v";
    "control_unit.v";
    "instruction_memory.v";
    "pc.v";
    "mux4.v";
    "register.v";
