| units: 1.0  tech: sue  format: MIT
A address_read1[0] input
A address_read1[1] input
A address_read1[2] input
A address_read1[3] input
A address_read1[4] input
A address_read2[0] input
A address_read2[1] input
A address_read2[2] input
A address_read2[3] input
A address_read2[4] input
A address_write[0] input
A address_write[1] input
A address_write[2] input
A address_write[3] input
A address_write[4] input
A data[0] input
A data[1] input
A data[2] input
A data[3] input
A data[4] input
A data[5] input
A data[6] input
A data[7] input
A data[8] input
A data[9] input
A data[10] input
A data[11] input
A data[12] input
A data[13] input
A data[14] input
A data[15] input
A data[16] input
A data[17] input
A data[18] input
A data[19] input
A data[20] input
A data[21] input
A data[22] input
A data[23] input
A data[24] input
A data[25] input
A data[26] input
A data[27] input
A data[28] input
A data[29] input
A data[30] input
A data[31] input
A write_enable input
A out1[0] output
A out1[1] output
A out1[2] output
A out1[3] output
A out1[4] output
A out1[5] output
A out1[6] output
A out1[7] output
A out1[8] output
A out1[9] output
A out1[10] output
A out1[11] output
A out1[12] output
A out1[13] output
A out1[14] output
A out1[15] output
A out1[16] output
A out1[17] output
A out1[18] output
A out1[19] output
A out1[20] output
A out1[21] output
A out1[22] output
A out1[23] output
A out1[24] output
A out1[25] output
A out1[26] output
A out1[27] output
A out1[28] output
A out1[29] output
A out1[30] output
A out1[31] output
A out2[0] output
A out2[1] output
A out2[2] output
A out2[3] output
A out2[4] output
A out2[5] output
A out2[6] output
A out2[7] output
A out2[8] output
A out2[9] output
A out2[10] output
A out2[11] output
A out2[12] output
A out2[13] output
A out2[14] output
A out2[15] output
A out2[16] output
A out2[17] output
A out2[18] output
A out2[19] output
A out2[20] output
A out2[21] output
A out2[22] output
A out2[23] output
A out2[24] output
A out2[25] output
A out2[26] output
A out2[27] output
A out2[28] output
A out2[29] output
A out2[30] output
A out2[31] output
| begin writeEnable 400 420
| begin writeEnable.nand2 440 110
| device writeEnable.nand2.pmos 0 -100
p net_1[0] vdd writeEnable.net_31 24 200
| device writeEnable.nand2.nmos 0 0
n net_1[0] writeEnable.nand2.net_1 writeEnable.net_31 24 200
| device writeEnable.nand2.pmos_1 160 -100
p write_enable vdd writeEnable.net_31 24 200
| device writeEnable.nand2.nmos_1 0 100
n write_enable gnd writeEnable.nand2.net_1 24 200
| end writeEnable.nand2
| begin writeEnable.inverter 540 110
| device writeEnable.inverter.nmos 550 360
n writeEnable.net_31 gnd w[0] 24 100
| device writeEnable.inverter.pmos 550 200
p writeEnable.net_31 vdd w[0] 24 200
| end writeEnable.inverter
| begin writeEnable.nand2_1 440 180
| device writeEnable.nand2_1.pmos 0 -100
p net_1[1] vdd writeEnable.net_7 24 200
| device writeEnable.nand2_1.nmos 0 0
n net_1[1] writeEnable.nand2_1.net_1 writeEnable.net_7 24 200
| device writeEnable.nand2_1.pmos_1 160 -100
p write_enable vdd writeEnable.net_7 24 200
| device writeEnable.nand2_1.nmos_1 0 100
n write_enable gnd writeEnable.nand2_1.net_1 24 200
| end writeEnable.nand2_1
| begin writeEnable.inverter_1 540 180
| device writeEnable.inverter_1.nmos 550 360
n writeEnable.net_7 gnd w[1] 24 100
| device writeEnable.inverter_1.pmos 550 200
p writeEnable.net_7 vdd w[1] 24 200
| end writeEnable.inverter_1
| begin writeEnable.nand2_2 440 250
| device writeEnable.nand2_2.pmos 0 -100
p net_1[2] vdd writeEnable.net_13 24 200
| device writeEnable.nand2_2.nmos 0 0
n net_1[2] writeEnable.nand2_2.net_1 writeEnable.net_13 24 200
| device writeEnable.nand2_2.pmos_1 160 -100
p write_enable vdd writeEnable.net_13 24 200
| device writeEnable.nand2_2.nmos_1 0 100
n write_enable gnd writeEnable.nand2_2.net_1 24 200
| end writeEnable.nand2_2
| begin writeEnable.inverter_2 540 250
| device writeEnable.inverter_2.nmos 550 360
n writeEnable.net_13 gnd w[2] 24 100
| device writeEnable.inverter_2.pmos 550 200
p writeEnable.net_13 vdd w[2] 24 200
| end writeEnable.inverter_2
| begin writeEnable.nand2_3 440 320
| device writeEnable.nand2_3.pmos 0 -100
p net_1[3] vdd writeEnable.net_20 24 200
| device writeEnable.nand2_3.nmos 0 0
n net_1[3] writeEnable.nand2_3.net_1 writeEnable.net_20 24 200
| device writeEnable.nand2_3.pmos_1 160 -100
p write_enable vdd writeEnable.net_20 24 200
| device writeEnable.nand2_3.nmos_1 0 100
n write_enable gnd writeEnable.nand2_3.net_1 24 200
| end writeEnable.nand2_3
| begin writeEnable.inverter_3 540 320
| device writeEnable.inverter_3.nmos 550 360
n writeEnable.net_20 gnd w[3] 24 100
| device writeEnable.inverter_3.pmos 550 200
p writeEnable.net_20 vdd w[3] 24 200
| end writeEnable.inverter_3
| begin writeEnable.nand2_4 440 390
| device writeEnable.nand2_4.pmos 0 -100
p net_1[4] vdd writeEnable.net_27 24 200
| device writeEnable.nand2_4.nmos 0 0
n net_1[4] writeEnable.nand2_4.net_1 writeEnable.net_27 24 200
| device writeEnable.nand2_4.pmos_1 160 -100
p write_enable vdd writeEnable.net_27 24 200
| device writeEnable.nand2_4.nmos_1 0 100
n write_enable gnd writeEnable.nand2_4.net_1 24 200
| end writeEnable.nand2_4
| begin writeEnable.inverter_4 540 390
| device writeEnable.inverter_4.nmos 550 360
n writeEnable.net_27 gnd w[4] 24 100
| device writeEnable.inverter_4.pmos 550 200
p writeEnable.net_27 vdd w[4] 24 200
| end writeEnable.inverter_4
| begin writeEnable.nand2_5 440 460
| device writeEnable.nand2_5.pmos 0 -100
p net_1[5] vdd writeEnable.net_2 24 200
| device writeEnable.nand2_5.nmos 0 0
n net_1[5] writeEnable.nand2_5.net_1 writeEnable.net_2 24 200
| device writeEnable.nand2_5.pmos_1 160 -100
p write_enable vdd writeEnable.net_2 24 200
| device writeEnable.nand2_5.nmos_1 0 100
n write_enable gnd writeEnable.nand2_5.net_1 24 200
| end writeEnable.nand2_5
| begin writeEnable.inverter_5 540 460
| device writeEnable.inverter_5.nmos 550 360
n writeEnable.net_2 gnd w[5] 24 100
| device writeEnable.inverter_5.pmos 550 200
p writeEnable.net_2 vdd w[5] 24 200
| end writeEnable.inverter_5
| begin writeEnable.nand2_6 440 530
| device writeEnable.nand2_6.pmos 0 -100
p net_1[6] vdd writeEnable.net_9 24 200
| device writeEnable.nand2_6.nmos 0 0
n net_1[6] writeEnable.nand2_6.net_1 writeEnable.net_9 24 200
| device writeEnable.nand2_6.pmos_1 160 -100
p write_enable vdd writeEnable.net_9 24 200
| device writeEnable.nand2_6.nmos_1 0 100
n write_enable gnd writeEnable.nand2_6.net_1 24 200
| end writeEnable.nand2_6
| begin writeEnable.inverter_6 540 530
| device writeEnable.inverter_6.nmos 550 360
n writeEnable.net_9 gnd w[6] 24 100
| device writeEnable.inverter_6.pmos 550 200
p writeEnable.net_9 vdd w[6] 24 200
| end writeEnable.inverter_6
| begin writeEnable.nand2_7 440 600
| device writeEnable.nand2_7.pmos 0 -100
p net_1[7] vdd writeEnable.net_17 24 200
| device writeEnable.nand2_7.nmos 0 0
n net_1[7] writeEnable.nand2_7.net_1 writeEnable.net_17 24 200
| device writeEnable.nand2_7.pmos_1 160 -100
p write_enable vdd writeEnable.net_17 24 200
| device writeEnable.nand2_7.nmos_1 0 100
n write_enable gnd writeEnable.nand2_7.net_1 24 200
| end writeEnable.nand2_7
| begin writeEnable.inverter_7 540 600
| device writeEnable.inverter_7.nmos 550 360
n writeEnable.net_17 gnd w[7] 24 100
| device writeEnable.inverter_7.pmos 550 200
p writeEnable.net_17 vdd w[7] 24 200
| end writeEnable.inverter_7
| begin writeEnable.nand2_8 440 670
| device writeEnable.nand2_8.pmos 0 -100
p net_1[8] vdd writeEnable.net_25 24 200
| device writeEnable.nand2_8.nmos 0 0
n net_1[8] writeEnable.nand2_8.net_1 writeEnable.net_25 24 200
| device writeEnable.nand2_8.pmos_1 160 -100
p write_enable vdd writeEnable.net_25 24 200
| device writeEnable.nand2_8.nmos_1 0 100
n write_enable gnd writeEnable.nand2_8.net_1 24 200
| end writeEnable.nand2_8
| begin writeEnable.inverter_8 540 670
| device writeEnable.inverter_8.nmos 550 360
n writeEnable.net_25 gnd w[8] 24 100
| device writeEnable.inverter_8.pmos 550 200
p writeEnable.net_25 vdd w[8] 24 200
| end writeEnable.inverter_8
| begin writeEnable.nand2_9 440 740
| device writeEnable.nand2_9.pmos 0 -100
p net_1[9] vdd writeEnable.net_32 24 200
| device writeEnable.nand2_9.nmos 0 0
n net_1[9] writeEnable.nand2_9.net_1 writeEnable.net_32 24 200
| device writeEnable.nand2_9.pmos_1 160 -100
p write_enable vdd writeEnable.net_32 24 200
| device writeEnable.nand2_9.nmos_1 0 100
n write_enable gnd writeEnable.nand2_9.net_1 24 200
| end writeEnable.nand2_9
| begin writeEnable.inverter_9 540 740
| device writeEnable.inverter_9.nmos 550 360
n writeEnable.net_32 gnd w[9] 24 100
| device writeEnable.inverter_9.pmos 550 200
p writeEnable.net_32 vdd w[9] 24 200
| end writeEnable.inverter_9
| begin writeEnable.nand2_10 440 810
| device writeEnable.nand2_10.pmos 0 -100
p net_1[10] vdd writeEnable.net_6 24 200
| device writeEnable.nand2_10.nmos 0 0
n net_1[10] writeEnable.nand2_10.net_1 writeEnable.net_6 24 200
| device writeEnable.nand2_10.pmos_1 160 -100
p write_enable vdd writeEnable.net_6 24 200
| device writeEnable.nand2_10.nmos_1 0 100
n write_enable gnd writeEnable.nand2_10.net_1 24 200
| end writeEnable.nand2_10
| begin writeEnable.inverter_10 540 810
| device writeEnable.inverter_10.nmos 550 360
n writeEnable.net_6 gnd w[10] 24 100
| device writeEnable.inverter_10.pmos 550 200
p writeEnable.net_6 vdd w[10] 24 200
| end writeEnable.inverter_10
| begin writeEnable.nand2_11 440 880
| device writeEnable.nand2_11.pmos 0 -100
p net_1[11] vdd writeEnable.net_14 24 200
| device writeEnable.nand2_11.nmos 0 0
n net_1[11] writeEnable.nand2_11.net_1 writeEnable.net_14 24 200
| device writeEnable.nand2_11.pmos_1 160 -100
p write_enable vdd writeEnable.net_14 24 200
| device writeEnable.nand2_11.nmos_1 0 100
n write_enable gnd writeEnable.nand2_11.net_1 24 200
| end writeEnable.nand2_11
| begin writeEnable.inverter_11 540 880
| device writeEnable.inverter_11.nmos 550 360
n writeEnable.net_14 gnd w[11] 24 100
| device writeEnable.inverter_11.pmos 550 200
p writeEnable.net_14 vdd w[11] 24 200
| end writeEnable.inverter_11
| begin writeEnable.nand2_12 440 950
| device writeEnable.nand2_12.pmos 0 -100
p net_1[12] vdd writeEnable.net_21 24 200
| device writeEnable.nand2_12.nmos 0 0
n net_1[12] writeEnable.nand2_12.net_1 writeEnable.net_21 24 200
| device writeEnable.nand2_12.pmos_1 160 -100
p write_enable vdd writeEnable.net_21 24 200
| device writeEnable.nand2_12.nmos_1 0 100
n write_enable gnd writeEnable.nand2_12.net_1 24 200
| end writeEnable.nand2_12
| begin writeEnable.inverter_12 540 950
| device writeEnable.inverter_12.nmos 550 360
n writeEnable.net_21 gnd w[12] 24 100
| device writeEnable.inverter_12.pmos 550 200
p writeEnable.net_21 vdd w[12] 24 200
| end writeEnable.inverter_12
| begin writeEnable.nand2_13 440 1020
| device writeEnable.nand2_13.pmos 0 -100
p net_1[13] vdd writeEnable.net_22 24 200
| device writeEnable.nand2_13.nmos 0 0
n net_1[13] writeEnable.nand2_13.net_1 writeEnable.net_22 24 200
| device writeEnable.nand2_13.pmos_1 160 -100
p write_enable vdd writeEnable.net_22 24 200
| device writeEnable.nand2_13.nmos_1 0 100
n write_enable gnd writeEnable.nand2_13.net_1 24 200
| end writeEnable.nand2_13
| begin writeEnable.inverter_13 540 1020
| device writeEnable.inverter_13.nmos 550 360
n writeEnable.net_22 gnd w[13] 24 100
| device writeEnable.inverter_13.pmos 550 200
p writeEnable.net_22 vdd w[13] 24 200
| end writeEnable.inverter_13
| begin writeEnable.nand2_14 440 1090
| device writeEnable.nand2_14.pmos 0 -100
p net_1[14] vdd writeEnable.net_28 24 200
| device writeEnable.nand2_14.nmos 0 0
n net_1[14] writeEnable.nand2_14.net_1 writeEnable.net_28 24 200
| device writeEnable.nand2_14.pmos_1 160 -100
p write_enable vdd writeEnable.net_28 24 200
| device writeEnable.nand2_14.nmos_1 0 100
n write_enable gnd writeEnable.nand2_14.net_1 24 200
| end writeEnable.nand2_14
| begin writeEnable.inverter_14 540 1090
| device writeEnable.inverter_14.nmos 550 360
n writeEnable.net_28 gnd w[14] 24 100
| device writeEnable.inverter_14.pmos 550 200
p writeEnable.net_28 vdd w[14] 24 200
| end writeEnable.inverter_14
| begin writeEnable.nand2_15 440 1160
| device writeEnable.nand2_15.pmos 0 -100
p net_1[15] vdd writeEnable.net_3 24 200
| device writeEnable.nand2_15.nmos 0 0
n net_1[15] writeEnable.nand2_15.net_1 writeEnable.net_3 24 200
| device writeEnable.nand2_15.pmos_1 160 -100
p write_enable vdd writeEnable.net_3 24 200
| device writeEnable.nand2_15.nmos_1 0 100
n write_enable gnd writeEnable.nand2_15.net_1 24 200
| end writeEnable.nand2_15
| begin writeEnable.inverter_15 540 1160
| device writeEnable.inverter_15.nmos 550 360
n writeEnable.net_3 gnd w[15] 24 100
| device writeEnable.inverter_15.pmos 550 200
p writeEnable.net_3 vdd w[15] 24 200
| end writeEnable.inverter_15
| begin writeEnable.nand2_16 440 1240
| device writeEnable.nand2_16.pmos 0 -100
p net_1[16] vdd writeEnable.net_10 24 200
| device writeEnable.nand2_16.nmos 0 0
n net_1[16] writeEnable.nand2_16.net_1 writeEnable.net_10 24 200
| device writeEnable.nand2_16.pmos_1 160 -100
p write_enable vdd writeEnable.net_10 24 200
| device writeEnable.nand2_16.nmos_1 0 100
n write_enable gnd writeEnable.nand2_16.net_1 24 200
| end writeEnable.nand2_16
| begin writeEnable.inverter_16 540 1240
| device writeEnable.inverter_16.nmos 550 360
n writeEnable.net_10 gnd w[16] 24 100
| device writeEnable.inverter_16.pmos 550 200
p writeEnable.net_10 vdd w[16] 24 200
| end writeEnable.inverter_16
| begin writeEnable.nand2_17 440 1310
| device writeEnable.nand2_17.pmos 0 -100
p net_1[17] vdd writeEnable.net_18 24 200
| device writeEnable.nand2_17.nmos 0 0
n net_1[17] writeEnable.nand2_17.net_1 writeEnable.net_18 24 200
| device writeEnable.nand2_17.pmos_1 160 -100
p write_enable vdd writeEnable.net_18 24 200
| device writeEnable.nand2_17.nmos_1 0 100
n write_enable gnd writeEnable.nand2_17.net_1 24 200
| end writeEnable.nand2_17
| begin writeEnable.inverter_17 540 1310
| device writeEnable.inverter_17.nmos 550 360
n writeEnable.net_18 gnd w[17] 24 100
| device writeEnable.inverter_17.pmos 550 200
p writeEnable.net_18 vdd w[17] 24 200
| end writeEnable.inverter_17
| begin writeEnable.nand2_18 440 1380
| device writeEnable.nand2_18.pmos 0 -100
p net_1[18] vdd writeEnable.net_26 24 200
| device writeEnable.nand2_18.nmos 0 0
n net_1[18] writeEnable.nand2_18.net_1 writeEnable.net_26 24 200
| device writeEnable.nand2_18.pmos_1 160 -100
p write_enable vdd writeEnable.net_26 24 200
| device writeEnable.nand2_18.nmos_1 0 100
n write_enable gnd writeEnable.nand2_18.net_1 24 200
| end writeEnable.nand2_18
| begin writeEnable.inverter_18 540 1380
| device writeEnable.inverter_18.nmos 550 360
n writeEnable.net_26 gnd w[18] 24 100
| device writeEnable.inverter_18.pmos 550 200
p writeEnable.net_26 vdd w[18] 24 200
| end writeEnable.inverter_18
| begin writeEnable.nand2_19 440 1450
| device writeEnable.nand2_19.pmos 0 -100
p net_1[19] vdd writeEnable.net_1 24 200
| device writeEnable.nand2_19.nmos 0 0
n net_1[19] writeEnable.nand2_19.net_1 writeEnable.net_1 24 200
| device writeEnable.nand2_19.pmos_1 160 -100
p write_enable vdd writeEnable.net_1 24 200
| device writeEnable.nand2_19.nmos_1 0 100
n write_enable gnd writeEnable.nand2_19.net_1 24 200
| end writeEnable.nand2_19
| begin writeEnable.inverter_19 540 1450
| device writeEnable.inverter_19.nmos 550 360
n writeEnable.net_1 gnd w[19] 24 100
| device writeEnable.inverter_19.pmos 550 200
p writeEnable.net_1 vdd w[19] 24 200
| end writeEnable.inverter_19
| begin writeEnable.nand2_20 440 1520
| device writeEnable.nand2_20.pmos 0 -100
p net_1[20] vdd writeEnable.net_8 24 200
| device writeEnable.nand2_20.nmos 0 0
n net_1[20] writeEnable.nand2_20.net_1 writeEnable.net_8 24 200
| device writeEnable.nand2_20.pmos_1 160 -100
p write_enable vdd writeEnable.net_8 24 200
| device writeEnable.nand2_20.nmos_1 0 100
n write_enable gnd writeEnable.nand2_20.net_1 24 200
| end writeEnable.nand2_20
| begin writeEnable.inverter_20 540 1520
| device writeEnable.inverter_20.nmos 550 360
n writeEnable.net_8 gnd w[20] 24 100
| device writeEnable.inverter_20.pmos 550 200
p writeEnable.net_8 vdd w[20] 24 200
| end writeEnable.inverter_20
| begin writeEnable.nand2_21 440 1590
| device writeEnable.nand2_21.pmos 0 -100
p net_1[21] vdd writeEnable.net_16 24 200
| device writeEnable.nand2_21.nmos 0 0
n net_1[21] writeEnable.nand2_21.net_1 writeEnable.net_16 24 200
| device writeEnable.nand2_21.pmos_1 160 -100
p write_enable vdd writeEnable.net_16 24 200
| device writeEnable.nand2_21.nmos_1 0 100
n write_enable gnd writeEnable.nand2_21.net_1 24 200
| end writeEnable.nand2_21
| begin writeEnable.inverter_21 540 1590
| device writeEnable.inverter_21.nmos 550 360
n writeEnable.net_16 gnd w[21] 24 100
| device writeEnable.inverter_21.pmos 550 200
p writeEnable.net_16 vdd w[21] 24 200
| end writeEnable.inverter_21
| begin writeEnable.nand2_22 440 1660
| device writeEnable.nand2_22.pmos 0 -100
p net_1[22] vdd writeEnable.net_23 24 200
| device writeEnable.nand2_22.nmos 0 0
n net_1[22] writeEnable.nand2_22.net_1 writeEnable.net_23 24 200
| device writeEnable.nand2_22.pmos_1 160 -100
p write_enable vdd writeEnable.net_23 24 200
| device writeEnable.nand2_22.nmos_1 0 100
n write_enable gnd writeEnable.nand2_22.net_1 24 200
| end writeEnable.nand2_22
| begin writeEnable.inverter_22 540 1660
| device writeEnable.inverter_22.nmos 550 360
n writeEnable.net_23 gnd w[22] 24 100
| device writeEnable.inverter_22.pmos 550 200
p writeEnable.net_23 vdd w[22] 24 200
| end writeEnable.inverter_22
| begin writeEnable.nand2_23 440 1730
| device writeEnable.nand2_23.pmos 0 -100
p net_1[23] vdd writeEnable.net_29 24 200
| device writeEnable.nand2_23.nmos 0 0
n net_1[23] writeEnable.nand2_23.net_1 writeEnable.net_29 24 200
| device writeEnable.nand2_23.pmos_1 160 -100
p write_enable vdd writeEnable.net_29 24 200
| device writeEnable.nand2_23.nmos_1 0 100
n write_enable gnd writeEnable.nand2_23.net_1 24 200
| end writeEnable.nand2_23
| begin writeEnable.inverter_23 540 1730
| device writeEnable.inverter_23.nmos 550 360
n writeEnable.net_29 gnd w[23] 24 100
| device writeEnable.inverter_23.pmos 550 200
p writeEnable.net_29 vdd w[23] 24 200
| end writeEnable.inverter_23
| begin writeEnable.nand2_24 440 1800
| device writeEnable.nand2_24.pmos 0 -100
p net_1[24] vdd writeEnable.net_4 24 200
| device writeEnable.nand2_24.nmos 0 0
n net_1[24] writeEnable.nand2_24.net_1 writeEnable.net_4 24 200
| device writeEnable.nand2_24.pmos_1 160 -100
p write_enable vdd writeEnable.net_4 24 200
| device writeEnable.nand2_24.nmos_1 0 100
n write_enable gnd writeEnable.nand2_24.net_1 24 200
| end writeEnable.nand2_24
| begin writeEnable.inverter_24 540 1800
| device writeEnable.inverter_24.nmos 550 360
n writeEnable.net_4 gnd w[24] 24 100
| device writeEnable.inverter_24.pmos 550 200
p writeEnable.net_4 vdd w[24] 24 200
| end writeEnable.inverter_24
| begin writeEnable.nand2_25 440 1870
| device writeEnable.nand2_25.pmos 0 -100
p net_1[25] vdd writeEnable.net_11 24 200
| device writeEnable.nand2_25.nmos 0 0
n net_1[25] writeEnable.nand2_25.net_1 writeEnable.net_11 24 200
| device writeEnable.nand2_25.pmos_1 160 -100
p write_enable vdd writeEnable.net_11 24 200
| device writeEnable.nand2_25.nmos_1 0 100
n write_enable gnd writeEnable.nand2_25.net_1 24 200
| end writeEnable.nand2_25
| begin writeEnable.inverter_25 540 1870
| device writeEnable.inverter_25.nmos 550 360
n writeEnable.net_11 gnd w[25] 24 100
| device writeEnable.inverter_25.pmos 550 200
p writeEnable.net_11 vdd w[25] 24 200
| end writeEnable.inverter_25
| begin writeEnable.nand2_26 440 1940
| device writeEnable.nand2_26.pmos 0 -100
p net_1[26] vdd writeEnable.net_19 24 200
| device writeEnable.nand2_26.nmos 0 0
n net_1[26] writeEnable.nand2_26.net_1 writeEnable.net_19 24 200
| device writeEnable.nand2_26.pmos_1 160 -100
p write_enable vdd writeEnable.net_19 24 200
| device writeEnable.nand2_26.nmos_1 0 100
n write_enable gnd writeEnable.nand2_26.net_1 24 200
| end writeEnable.nand2_26
| begin writeEnable.inverter_26 540 1940
| device writeEnable.inverter_26.nmos 550 360
n writeEnable.net_19 gnd w[26] 24 100
| device writeEnable.inverter_26.pmos 550 200
p writeEnable.net_19 vdd w[26] 24 200
| end writeEnable.inverter_26
| begin writeEnable.nand2_27 440 2010
| device writeEnable.nand2_27.pmos 0 -100
p net_1[27] vdd writeEnable.net_15 24 200
| device writeEnable.nand2_27.nmos 0 0
n net_1[27] writeEnable.nand2_27.net_1 writeEnable.net_15 24 200
| device writeEnable.nand2_27.pmos_1 160 -100
p write_enable vdd writeEnable.net_15 24 200
| device writeEnable.nand2_27.nmos_1 0 100
n write_enable gnd writeEnable.nand2_27.net_1 24 200
| end writeEnable.nand2_27
| begin writeEnable.inverter_27 540 2010
| device writeEnable.inverter_27.nmos 550 360
n writeEnable.net_15 gnd w[27] 24 100
| device writeEnable.inverter_27.pmos 550 200
p writeEnable.net_15 vdd w[27] 24 200
| end writeEnable.inverter_27
| begin writeEnable.nand2_28 440 2080
| device writeEnable.nand2_28.pmos 0 -100
p net_1[28] vdd writeEnable.net_24 24 200
| device writeEnable.nand2_28.nmos 0 0
n net_1[28] writeEnable.nand2_28.net_1 writeEnable.net_24 24 200
| device writeEnable.nand2_28.pmos_1 160 -100
p write_enable vdd writeEnable.net_24 24 200
| device writeEnable.nand2_28.nmos_1 0 100
n write_enable gnd writeEnable.nand2_28.net_1 24 200
| end writeEnable.nand2_28
| begin writeEnable.inverter_28 540 2080
| device writeEnable.inverter_28.nmos 550 360
n writeEnable.net_24 gnd w[28] 24 100
| device writeEnable.inverter_28.pmos 550 200
p writeEnable.net_24 vdd w[28] 24 200
| end writeEnable.inverter_28
| begin writeEnable.nand2_29 440 2150
| device writeEnable.nand2_29.pmos 0 -100
p net_1[29] vdd writeEnable.net_30 24 200
| device writeEnable.nand2_29.nmos 0 0
n net_1[29] writeEnable.nand2_29.net_1 writeEnable.net_30 24 200
| device writeEnable.nand2_29.pmos_1 160 -100
p write_enable vdd writeEnable.net_30 24 200
| device writeEnable.nand2_29.nmos_1 0 100
n write_enable gnd writeEnable.nand2_29.net_1 24 200
| end writeEnable.nand2_29
| begin writeEnable.inverter_29 540 2150
| device writeEnable.inverter_29.nmos 550 360
n writeEnable.net_30 gnd w[29] 24 100
| device writeEnable.inverter_29.pmos 550 200
p writeEnable.net_30 vdd w[29] 24 200
| end writeEnable.inverter_29
| begin writeEnable.nand2_30 440 2220
| device writeEnable.nand2_30.pmos 0 -100
p net_1[30] vdd writeEnable.net_5 24 200
| device writeEnable.nand2_30.nmos 0 0
n net_1[30] writeEnable.nand2_30.net_1 writeEnable.net_5 24 200
| device writeEnable.nand2_30.pmos_1 160 -100
p write_enable vdd writeEnable.net_5 24 200
| device writeEnable.nand2_30.nmos_1 0 100
n write_enable gnd writeEnable.nand2_30.net_1 24 200
| end writeEnable.nand2_30
| begin writeEnable.inverter_30 540 2220
| device writeEnable.inverter_30.nmos 550 360
n writeEnable.net_5 gnd w[30] 24 100
| device writeEnable.inverter_30.pmos 550 200
p writeEnable.net_5 vdd w[30] 24 200
| end writeEnable.inverter_30
| begin writeEnable.nand2_31 440 2290
| device writeEnable.nand2_31.pmos 0 -100
p net_1[31] vdd writeEnable.net_12 24 200
| device writeEnable.nand2_31.nmos 0 0
n net_1[31] writeEnable.nand2_31.net_1 writeEnable.net_12 24 200
| device writeEnable.nand2_31.pmos_1 160 -100
p write_enable vdd writeEnable.net_12 24 200
| device writeEnable.nand2_31.nmos_1 0 100
n write_enable gnd writeEnable.nand2_31.net_1 24 200
| end writeEnable.nand2_31
| begin writeEnable.inverter_31 540 2290
| device writeEnable.inverter_31.nmos 550 360
n writeEnable.net_12 gnd w[31] 24 100
| device writeEnable.inverter_31.pmos 550 200
p writeEnable.net_12 vdd w[31] 24 200
| end writeEnable.inverter_31
| end writeEnable
| begin Dec_5x32 40 400
| begin Dec_5x32.Dec_3x8 110 100
| begin Dec_5x32.Dec_3x8.inverter -580 -70
| device Dec_5x32.Dec_3x8.inverter.nmos 550 360
n address_write[2] gnd Dec_5x32.Dec_3x8.net_1 24 100
| device Dec_5x32.Dec_3x8.inverter.pmos 550 200
p address_write[2] vdd Dec_5x32.Dec_3x8.net_1 24 200
| end Dec_5x32.Dec_3x8.inverter
| begin Dec_5x32.Dec_3x8.inverter_1 -300 20
| device Dec_5x32.Dec_3x8.inverter_1.nmos 550 360
n address_write[3] gnd Dec_5x32.Dec_3x8.net_4 24 100
| device Dec_5x32.Dec_3x8.inverter_1.pmos 550 200
p address_write[3] vdd Dec_5x32.Dec_3x8.net_4 24 200
| end Dec_5x32.Dec_3x8.inverter_1
| begin Dec_5x32.Dec_3x8.inverter_2 0 100
| device Dec_5x32.Dec_3x8.inverter_2.nmos 550 360
n address_write[4] gnd Dec_5x32.Dec_3x8.net_2 24 100
| device Dec_5x32.Dec_3x8.inverter_2.pmos 550 200
p address_write[4] vdd Dec_5x32.Dec_3x8.net_2 24 200
| end Dec_5x32.Dec_3x8.inverter_2
| begin Dec_5x32.Dec_3x8.nand3 460 250
| device Dec_5x32.Dec_3x8.nand3.pmos 0 -100
p Dec_5x32.Dec_3x8.net_1 vdd Dec_5x32.Dec_3x8.net_11 24 200
| device Dec_5x32.Dec_3x8.nand3.nmos 0 0
n Dec_5x32.Dec_3x8.net_1 Dec_5x32.Dec_3x8.nand3.net_1 Dec_5x32.Dec_3x8.net_11 24 200
| device Dec_5x32.Dec_3x8.nand3.pmos_1 160 -100
p Dec_5x32.Dec_3x8.net_4 vdd Dec_5x32.Dec_3x8.net_11 24 200
| device Dec_5x32.Dec_3x8.nand3.nmos_1 0 100
n Dec_5x32.Dec_3x8.net_4 Dec_5x32.Dec_3x8.nand3.net_2 Dec_5x32.Dec_3x8.nand3.net_1 24 200
| device Dec_5x32.Dec_3x8.nand3.pmos_2 320 -100
p address_write[4] vdd Dec_5x32.Dec_3x8.net_11 24 200
| device Dec_5x32.Dec_3x8.nand3.nmos_2 0 200
n address_write[4] gnd Dec_5x32.Dec_3x8.nand3.net_2 24 200
| end Dec_5x32.Dec_3x8.nand3
| begin Dec_5x32.Dec_3x8.inverter_3 560 250
| device Dec_5x32.Dec_3x8.inverter_3.nmos 550 360
n Dec_5x32.Dec_3x8.net_11 gnd Dec_5x32.out[1] 24 100
| device Dec_5x32.Dec_3x8.inverter_3.pmos 550 200
p Dec_5x32.Dec_3x8.net_11 vdd Dec_5x32.out[1] 24 200
| end Dec_5x32.Dec_3x8.inverter_3
| begin Dec_5x32.Dec_3x8.nand3_1 460 380
| device Dec_5x32.Dec_3x8.nand3_1.pmos 0 -100
p Dec_5x32.Dec_3x8.net_1 vdd Dec_5x32.Dec_3x8.net_9 24 200
| device Dec_5x32.Dec_3x8.nand3_1.nmos 0 0
n Dec_5x32.Dec_3x8.net_1 Dec_5x32.Dec_3x8.nand3_1.net_1 Dec_5x32.Dec_3x8.net_9 24 200
| device Dec_5x32.Dec_3x8.nand3_1.pmos_1 160 -100
p address_write[3] vdd Dec_5x32.Dec_3x8.net_9 24 200
| device Dec_5x32.Dec_3x8.nand3_1.nmos_1 0 100
n address_write[3] Dec_5x32.Dec_3x8.nand3_1.net_2 Dec_5x32.Dec_3x8.nand3_1.net_1 24 200
| device Dec_5x32.Dec_3x8.nand3_1.pmos_2 320 -100
p Dec_5x32.Dec_3x8.net_2 vdd Dec_5x32.Dec_3x8.net_9 24 200
| device Dec_5x32.Dec_3x8.nand3_1.nmos_2 0 200
n Dec_5x32.Dec_3x8.net_2 gnd Dec_5x32.Dec_3x8.nand3_1.net_2 24 200
| end Dec_5x32.Dec_3x8.nand3_1
| begin Dec_5x32.Dec_3x8.inverter_4 560 380
| device Dec_5x32.Dec_3x8.inverter_4.nmos 550 360
n Dec_5x32.Dec_3x8.net_9 gnd Dec_5x32.out[2] 24 100
| device Dec_5x32.Dec_3x8.inverter_4.pmos 550 200
p Dec_5x32.Dec_3x8.net_9 vdd Dec_5x32.out[2] 24 200
| end Dec_5x32.Dec_3x8.inverter_4
| begin Dec_5x32.Dec_3x8.nand3_2 460 510
| device Dec_5x32.Dec_3x8.nand3_2.pmos 0 -100
p Dec_5x32.Dec_3x8.net_1 vdd Dec_5x32.Dec_3x8.net_6 24 200
| device Dec_5x32.Dec_3x8.nand3_2.nmos 0 0
n Dec_5x32.Dec_3x8.net_1 Dec_5x32.Dec_3x8.nand3_2.net_1 Dec_5x32.Dec_3x8.net_6 24 200
| device Dec_5x32.Dec_3x8.nand3_2.pmos_1 160 -100
p address_write[3] vdd Dec_5x32.Dec_3x8.net_6 24 200
| device Dec_5x32.Dec_3x8.nand3_2.nmos_1 0 100
n address_write[3] Dec_5x32.Dec_3x8.nand3_2.net_2 Dec_5x32.Dec_3x8.nand3_2.net_1 24 200
| device Dec_5x32.Dec_3x8.nand3_2.pmos_2 320 -100
p address_write[4] vdd Dec_5x32.Dec_3x8.net_6 24 200
| device Dec_5x32.Dec_3x8.nand3_2.nmos_2 0 200
n address_write[4] gnd Dec_5x32.Dec_3x8.nand3_2.net_2 24 200
| end Dec_5x32.Dec_3x8.nand3_2
| begin Dec_5x32.Dec_3x8.inverter_5 560 510
| device Dec_5x32.Dec_3x8.inverter_5.nmos 550 360
n Dec_5x32.Dec_3x8.net_6 gnd Dec_5x32.out[3] 24 100
| device Dec_5x32.Dec_3x8.inverter_5.pmos 550 200
p Dec_5x32.Dec_3x8.net_6 vdd Dec_5x32.out[3] 24 200
| end Dec_5x32.Dec_3x8.inverter_5
| begin Dec_5x32.Dec_3x8.nand3_3 460 630
| device Dec_5x32.Dec_3x8.nand3_3.pmos 0 -100
p address_write[2] vdd Dec_5x32.Dec_3x8.net_10 24 200
| device Dec_5x32.Dec_3x8.nand3_3.nmos 0 0
n address_write[2] Dec_5x32.Dec_3x8.nand3_3.net_1 Dec_5x32.Dec_3x8.net_10 24 200
| device Dec_5x32.Dec_3x8.nand3_3.pmos_1 160 -100
p Dec_5x32.Dec_3x8.net_4 vdd Dec_5x32.Dec_3x8.net_10 24 200
| device Dec_5x32.Dec_3x8.nand3_3.nmos_1 0 100
n Dec_5x32.Dec_3x8.net_4 Dec_5x32.Dec_3x8.nand3_3.net_2 Dec_5x32.Dec_3x8.nand3_3.net_1 24 200
| device Dec_5x32.Dec_3x8.nand3_3.pmos_2 320 -100
p Dec_5x32.Dec_3x8.net_2 vdd Dec_5x32.Dec_3x8.net_10 24 200
| device Dec_5x32.Dec_3x8.nand3_3.nmos_2 0 200
n Dec_5x32.Dec_3x8.net_2 gnd Dec_5x32.Dec_3x8.nand3_3.net_2 24 200
| end Dec_5x32.Dec_3x8.nand3_3
| begin Dec_5x32.Dec_3x8.inverter_6 560 630
| device Dec_5x32.Dec_3x8.inverter_6.nmos 550 360
n Dec_5x32.Dec_3x8.net_10 gnd Dec_5x32.out[4] 24 100
| device Dec_5x32.Dec_3x8.inverter_6.pmos 550 200
p Dec_5x32.Dec_3x8.net_10 vdd Dec_5x32.out[4] 24 200
| end Dec_5x32.Dec_3x8.inverter_6
| begin Dec_5x32.Dec_3x8.nand3_4 460 760
| device Dec_5x32.Dec_3x8.nand3_4.pmos 0 -100
p address_write[2] vdd Dec_5x32.Dec_3x8.net_8 24 200
| device Dec_5x32.Dec_3x8.nand3_4.nmos 0 0
n address_write[2] Dec_5x32.Dec_3x8.nand3_4.net_1 Dec_5x32.Dec_3x8.net_8 24 200
| device Dec_5x32.Dec_3x8.nand3_4.pmos_1 160 -100
p Dec_5x32.Dec_3x8.net_4 vdd Dec_5x32.Dec_3x8.net_8 24 200
| device Dec_5x32.Dec_3x8.nand3_4.nmos_1 0 100
n Dec_5x32.Dec_3x8.net_4 Dec_5x32.Dec_3x8.nand3_4.net_2 Dec_5x32.Dec_3x8.nand3_4.net_1 24 200
| device Dec_5x32.Dec_3x8.nand3_4.pmos_2 320 -100
p address_write[4] vdd Dec_5x32.Dec_3x8.net_8 24 200
| device Dec_5x32.Dec_3x8.nand3_4.nmos_2 0 200
n address_write[4] gnd Dec_5x32.Dec_3x8.nand3_4.net_2 24 200
| end Dec_5x32.Dec_3x8.nand3_4
| begin Dec_5x32.Dec_3x8.inverter_7 560 760
| device Dec_5x32.Dec_3x8.inverter_7.nmos 550 360
n Dec_5x32.Dec_3x8.net_8 gnd Dec_5x32.out[5] 24 100
| device Dec_5x32.Dec_3x8.inverter_7.pmos 550 200
p Dec_5x32.Dec_3x8.net_8 vdd Dec_5x32.out[5] 24 200
| end Dec_5x32.Dec_3x8.inverter_7
| begin Dec_5x32.Dec_3x8.nand3_5 460 890
| device Dec_5x32.Dec_3x8.nand3_5.pmos 0 -100
p address_write[2] vdd Dec_5x32.Dec_3x8.net_3 24 200
| device Dec_5x32.Dec_3x8.nand3_5.nmos 0 0
n address_write[2] Dec_5x32.Dec_3x8.nand3_5.net_1 Dec_5x32.Dec_3x8.net_3 24 200
| device Dec_5x32.Dec_3x8.nand3_5.pmos_1 160 -100
p address_write[3] vdd Dec_5x32.Dec_3x8.net_3 24 200
| device Dec_5x32.Dec_3x8.nand3_5.nmos_1 0 100
n address_write[3] Dec_5x32.Dec_3x8.nand3_5.net_2 Dec_5x32.Dec_3x8.nand3_5.net_1 24 200
| device Dec_5x32.Dec_3x8.nand3_5.pmos_2 320 -100
p Dec_5x32.Dec_3x8.net_2 vdd Dec_5x32.Dec_3x8.net_3 24 200
| device Dec_5x32.Dec_3x8.nand3_5.nmos_2 0 200
n Dec_5x32.Dec_3x8.net_2 gnd Dec_5x32.Dec_3x8.nand3_5.net_2 24 200
| end Dec_5x32.Dec_3x8.nand3_5
| begin Dec_5x32.Dec_3x8.inverter_8 560 890
| device Dec_5x32.Dec_3x8.inverter_8.nmos 550 360
n Dec_5x32.Dec_3x8.net_3 gnd Dec_5x32.out[6] 24 100
| device Dec_5x32.Dec_3x8.inverter_8.pmos 550 200
p Dec_5x32.Dec_3x8.net_3 vdd Dec_5x32.out[6] 24 200
| end Dec_5x32.Dec_3x8.inverter_8
| begin Dec_5x32.Dec_3x8.nand3_6 460 1020
| device Dec_5x32.Dec_3x8.nand3_6.pmos 0 -100
p address_write[2] vdd Dec_5x32.Dec_3x8.net_5 24 200
| device Dec_5x32.Dec_3x8.nand3_6.nmos 0 0
n address_write[2] Dec_5x32.Dec_3x8.nand3_6.net_1 Dec_5x32.Dec_3x8.net_5 24 200
| device Dec_5x32.Dec_3x8.nand3_6.pmos_1 160 -100
p address_write[3] vdd Dec_5x32.Dec_3x8.net_5 24 200
| device Dec_5x32.Dec_3x8.nand3_6.nmos_1 0 100
n address_write[3] Dec_5x32.Dec_3x8.nand3_6.net_2 Dec_5x32.Dec_3x8.nand3_6.net_1 24 200
| device Dec_5x32.Dec_3x8.nand3_6.pmos_2 320 -100
p address_write[4] vdd Dec_5x32.Dec_3x8.net_5 24 200
| device Dec_5x32.Dec_3x8.nand3_6.nmos_2 0 200
n address_write[4] gnd Dec_5x32.Dec_3x8.nand3_6.net_2 24 200
| end Dec_5x32.Dec_3x8.nand3_6
| begin Dec_5x32.Dec_3x8.inverter_9 560 1020
| device Dec_5x32.Dec_3x8.inverter_9.nmos 550 360
n Dec_5x32.Dec_3x8.net_5 gnd Dec_5x32.out[7] 24 100
| device Dec_5x32.Dec_3x8.inverter_9.pmos 550 200
p Dec_5x32.Dec_3x8.net_5 vdd Dec_5x32.out[7] 24 200
| end Dec_5x32.Dec_3x8.inverter_9
| begin Dec_5x32.Dec_3x8.nand3_7 460 20
| device Dec_5x32.Dec_3x8.nand3_7.pmos 0 -100
p Dec_5x32.Dec_3x8.net_1 vdd Dec_5x32.Dec_3x8.net_7 24 200
| device Dec_5x32.Dec_3x8.nand3_7.nmos 0 0
n Dec_5x32.Dec_3x8.net_1 Dec_5x32.Dec_3x8.nand3_7.net_1 Dec_5x32.Dec_3x8.net_7 24 200
| device Dec_5x32.Dec_3x8.nand3_7.pmos_1 160 -100
p Dec_5x32.Dec_3x8.net_4 vdd Dec_5x32.Dec_3x8.net_7 24 200
| device Dec_5x32.Dec_3x8.nand3_7.nmos_1 0 100
n Dec_5x32.Dec_3x8.net_4 Dec_5x32.Dec_3x8.nand3_7.net_2 Dec_5x32.Dec_3x8.nand3_7.net_1 24 200
| device Dec_5x32.Dec_3x8.nand3_7.pmos_2 320 -100
p Dec_5x32.Dec_3x8.net_2 vdd Dec_5x32.Dec_3x8.net_7 24 200
| device Dec_5x32.Dec_3x8.nand3_7.nmos_2 0 200
n Dec_5x32.Dec_3x8.net_2 gnd Dec_5x32.Dec_3x8.nand3_7.net_2 24 200
| end Dec_5x32.Dec_3x8.nand3_7
| begin Dec_5x32.Dec_3x8.inverter_10 560 20
| device Dec_5x32.Dec_3x8.inverter_10.nmos 550 360
n Dec_5x32.Dec_3x8.net_7 gnd Dec_5x32.out[0] 24 100
| device Dec_5x32.Dec_3x8.inverter_10.pmos 550 200
p Dec_5x32.Dec_3x8.net_7 vdd Dec_5x32.out[0] 24 200
| end Dec_5x32.Dec_3x8.inverter_10
| end Dec_5x32.Dec_3x8
| begin Dec_5x32.Dec_2x4 520 100
| begin Dec_5x32.Dec_2x4.inverter 370 170
| device Dec_5x32.Dec_2x4.inverter.nmos 550 360
n address_write[0] gnd Dec_5x32.Dec_2x4.net_4 24 100
| device Dec_5x32.Dec_2x4.inverter.pmos 550 200
p address_write[0] vdd Dec_5x32.Dec_2x4.net_4 24 200
| end Dec_5x32.Dec_2x4.inverter
| begin Dec_5x32.Dec_2x4.inverter_1 370 240
| device Dec_5x32.Dec_2x4.inverter_1.nmos 550 360
n address_write[1] gnd Dec_5x32.Dec_2x4.net_2 24 100
| device Dec_5x32.Dec_2x4.inverter_1.pmos 550 200
p address_write[1] vdd Dec_5x32.Dec_2x4.net_2 24 200
| end Dec_5x32.Dec_2x4.inverter_1
| begin Dec_5x32.Dec_2x4.nand3 600 210
| device Dec_5x32.Dec_2x4.nand3.pmos 0 -100
p Dec_5x32.out[0] vdd Dec_5x32.Dec_2x4.net_8 24 200
| device Dec_5x32.Dec_2x4.nand3.nmos 0 0
n Dec_5x32.out[0] Dec_5x32.Dec_2x4.nand3.net_1 Dec_5x32.Dec_2x4.net_8 24 200
| device Dec_5x32.Dec_2x4.nand3.pmos_1 160 -100
p Dec_5x32.Dec_2x4.net_4 vdd Dec_5x32.Dec_2x4.net_8 24 200
| device Dec_5x32.Dec_2x4.nand3.nmos_1 0 100
n Dec_5x32.Dec_2x4.net_4 Dec_5x32.Dec_2x4.nand3.net_2 Dec_5x32.Dec_2x4.nand3.net_1 24 200
| device Dec_5x32.Dec_2x4.nand3.pmos_2 320 -100
p Dec_5x32.Dec_2x4.net_2 vdd Dec_5x32.Dec_2x4.net_8 24 200
| device Dec_5x32.Dec_2x4.nand3.nmos_2 0 200
n Dec_5x32.Dec_2x4.net_2 gnd Dec_5x32.Dec_2x4.nand3.net_2 24 200
| end Dec_5x32.Dec_2x4.nand3
| begin Dec_5x32.Dec_2x4.inverter_2 370 390
| device Dec_5x32.Dec_2x4.inverter_2.nmos 550 360
n address_write[1] gnd Dec_5x32.Dec_2x4.net_1 24 100
| device Dec_5x32.Dec_2x4.inverter_2.pmos 550 200
p address_write[1] vdd Dec_5x32.Dec_2x4.net_1 24 200
| end Dec_5x32.Dec_2x4.inverter_2
| begin Dec_5x32.Dec_2x4.nand3_1 600 360
| device Dec_5x32.Dec_2x4.nand3_1.pmos 0 -100
p Dec_5x32.out[0] vdd Dec_5x32.Dec_2x4.net_7 24 200
| device Dec_5x32.Dec_2x4.nand3_1.nmos 0 0
n Dec_5x32.out[0] Dec_5x32.Dec_2x4.nand3_1.net_1 Dec_5x32.Dec_2x4.net_7 24 200
| device Dec_5x32.Dec_2x4.nand3_1.pmos_1 160 -100
p address_write[0] vdd Dec_5x32.Dec_2x4.net_7 24 200
| device Dec_5x32.Dec_2x4.nand3_1.nmos_1 0 100
n address_write[0] Dec_5x32.Dec_2x4.nand3_1.net_2 Dec_5x32.Dec_2x4.nand3_1.net_1 24 200
| device Dec_5x32.Dec_2x4.nand3_1.pmos_2 320 -100
p Dec_5x32.Dec_2x4.net_1 vdd Dec_5x32.Dec_2x4.net_7 24 200
| device Dec_5x32.Dec_2x4.nand3_1.nmos_2 0 200
n Dec_5x32.Dec_2x4.net_1 gnd Dec_5x32.Dec_2x4.nand3_1.net_2 24 200
| end Dec_5x32.Dec_2x4.nand3_1
| begin Dec_5x32.Dec_2x4.nand3_2 600 510
| device Dec_5x32.Dec_2x4.nand3_2.pmos 0 -100
p Dec_5x32.out[0] vdd Dec_5x32.Dec_2x4.net_6 24 200
| device Dec_5x32.Dec_2x4.nand3_2.nmos 0 0
n Dec_5x32.out[0] Dec_5x32.Dec_2x4.nand3_2.net_1 Dec_5x32.Dec_2x4.net_6 24 200
| device Dec_5x32.Dec_2x4.nand3_2.pmos_1 160 -100
p Dec_5x32.Dec_2x4.net_5 vdd Dec_5x32.Dec_2x4.net_6 24 200
| device Dec_5x32.Dec_2x4.nand3_2.nmos_1 0 100
n Dec_5x32.Dec_2x4.net_5 Dec_5x32.Dec_2x4.nand3_2.net_2 Dec_5x32.Dec_2x4.nand3_2.net_1 24 200
| device Dec_5x32.Dec_2x4.nand3_2.pmos_2 320 -100
p address_write[1] vdd Dec_5x32.Dec_2x4.net_6 24 200
| device Dec_5x32.Dec_2x4.nand3_2.nmos_2 0 200
n address_write[1] gnd Dec_5x32.Dec_2x4.nand3_2.net_2 24 200
| end Dec_5x32.Dec_2x4.nand3_2
| begin Dec_5x32.Dec_2x4.inverter_3 370 470
| device Dec_5x32.Dec_2x4.inverter_3.nmos 550 360
n address_write[0] gnd Dec_5x32.Dec_2x4.net_5 24 100
| device Dec_5x32.Dec_2x4.inverter_3.pmos 550 200
p address_write[0] vdd Dec_5x32.Dec_2x4.net_5 24 200
| end Dec_5x32.Dec_2x4.inverter_3
| begin Dec_5x32.Dec_2x4.nand3_3 600 630
| device Dec_5x32.Dec_2x4.nand3_3.pmos 0 -100
p Dec_5x32.out[0] vdd Dec_5x32.Dec_2x4.net_3 24 200
| device Dec_5x32.Dec_2x4.nand3_3.nmos 0 0
n Dec_5x32.out[0] Dec_5x32.Dec_2x4.nand3_3.net_1 Dec_5x32.Dec_2x4.net_3 24 200
| device Dec_5x32.Dec_2x4.nand3_3.pmos_1 160 -100
p address_write[0] vdd Dec_5x32.Dec_2x4.net_3 24 200
| device Dec_5x32.Dec_2x4.nand3_3.nmos_1 0 100
n address_write[0] Dec_5x32.Dec_2x4.nand3_3.net_2 Dec_5x32.Dec_2x4.nand3_3.net_1 24 200
| device Dec_5x32.Dec_2x4.nand3_3.pmos_2 320 -100
p address_write[1] vdd Dec_5x32.Dec_2x4.net_3 24 200
| device Dec_5x32.Dec_2x4.nand3_3.nmos_2 0 200
n address_write[1] gnd Dec_5x32.Dec_2x4.nand3_3.net_2 24 200
| end Dec_5x32.Dec_2x4.nand3_3
| begin Dec_5x32.Dec_2x4.inverter_4 700 210
| device Dec_5x32.Dec_2x4.inverter_4.nmos 550 360
n Dec_5x32.Dec_2x4.net_8 gnd net_1[0] 24 100
| device Dec_5x32.Dec_2x4.inverter_4.pmos 550 200
p Dec_5x32.Dec_2x4.net_8 vdd net_1[0] 24 200
| end Dec_5x32.Dec_2x4.inverter_4
| begin Dec_5x32.Dec_2x4.inverter_5 700 360
| device Dec_5x32.Dec_2x4.inverter_5.nmos 550 360
n Dec_5x32.Dec_2x4.net_7 gnd net_1[1] 24 100
| device Dec_5x32.Dec_2x4.inverter_5.pmos 550 200
p Dec_5x32.Dec_2x4.net_7 vdd net_1[1] 24 200
| end Dec_5x32.Dec_2x4.inverter_5
| begin Dec_5x32.Dec_2x4.inverter_6 700 510
| device Dec_5x32.Dec_2x4.inverter_6.nmos 550 360
n Dec_5x32.Dec_2x4.net_6 gnd net_1[2] 24 100
| device Dec_5x32.Dec_2x4.inverter_6.pmos 550 200
p Dec_5x32.Dec_2x4.net_6 vdd net_1[2] 24 200
| end Dec_5x32.Dec_2x4.inverter_6
| begin Dec_5x32.Dec_2x4.inverter_7 700 630
| device Dec_5x32.Dec_2x4.inverter_7.nmos 550 360
n Dec_5x32.Dec_2x4.net_3 gnd net_1[3] 24 100
| device Dec_5x32.Dec_2x4.inverter_7.pmos 550 200
p Dec_5x32.Dec_2x4.net_3 vdd net_1[3] 24 200
| end Dec_5x32.Dec_2x4.inverter_7
| end Dec_5x32.Dec_2x4
| begin Dec_5x32.Dec_2x4_1 520 230
| begin Dec_5x32.Dec_2x4_1.inverter 370 170
| device Dec_5x32.Dec_2x4_1.inverter.nmos 550 360
n address_write[0] gnd Dec_5x32.Dec_2x4_1.net_4 24 100
| device Dec_5x32.Dec_2x4_1.inverter.pmos 550 200
p address_write[0] vdd Dec_5x32.Dec_2x4_1.net_4 24 200
| end Dec_5x32.Dec_2x4_1.inverter
| begin Dec_5x32.Dec_2x4_1.inverter_1 370 240
| device Dec_5x32.Dec_2x4_1.inverter_1.nmos 550 360
n address_write[1] gnd Dec_5x32.Dec_2x4_1.net_2 24 100
| device Dec_5x32.Dec_2x4_1.inverter_1.pmos 550 200
p address_write[1] vdd Dec_5x32.Dec_2x4_1.net_2 24 200
| end Dec_5x32.Dec_2x4_1.inverter_1
| begin Dec_5x32.Dec_2x4_1.nand3 600 210
| device Dec_5x32.Dec_2x4_1.nand3.pmos 0 -100
p Dec_5x32.out[1] vdd Dec_5x32.Dec_2x4_1.net_8 24 200
| device Dec_5x32.Dec_2x4_1.nand3.nmos 0 0
n Dec_5x32.out[1] Dec_5x32.Dec_2x4_1.nand3.net_1 Dec_5x32.Dec_2x4_1.net_8 24 200
| device Dec_5x32.Dec_2x4_1.nand3.pmos_1 160 -100
p Dec_5x32.Dec_2x4_1.net_4 vdd Dec_5x32.Dec_2x4_1.net_8 24 200
| device Dec_5x32.Dec_2x4_1.nand3.nmos_1 0 100
n Dec_5x32.Dec_2x4_1.net_4 Dec_5x32.Dec_2x4_1.nand3.net_2 Dec_5x32.Dec_2x4_1.nand3.net_1 24 200
| device Dec_5x32.Dec_2x4_1.nand3.pmos_2 320 -100
p Dec_5x32.Dec_2x4_1.net_2 vdd Dec_5x32.Dec_2x4_1.net_8 24 200
| device Dec_5x32.Dec_2x4_1.nand3.nmos_2 0 200
n Dec_5x32.Dec_2x4_1.net_2 gnd Dec_5x32.Dec_2x4_1.nand3.net_2 24 200
| end Dec_5x32.Dec_2x4_1.nand3
| begin Dec_5x32.Dec_2x4_1.inverter_2 370 390
| device Dec_5x32.Dec_2x4_1.inverter_2.nmos 550 360
n address_write[1] gnd Dec_5x32.Dec_2x4_1.net_1 24 100
| device Dec_5x32.Dec_2x4_1.inverter_2.pmos 550 200
p address_write[1] vdd Dec_5x32.Dec_2x4_1.net_1 24 200
| end Dec_5x32.Dec_2x4_1.inverter_2
| begin Dec_5x32.Dec_2x4_1.nand3_1 600 360
| device Dec_5x32.Dec_2x4_1.nand3_1.pmos 0 -100
p Dec_5x32.out[1] vdd Dec_5x32.Dec_2x4_1.net_7 24 200
| device Dec_5x32.Dec_2x4_1.nand3_1.nmos 0 0
n Dec_5x32.out[1] Dec_5x32.Dec_2x4_1.nand3_1.net_1 Dec_5x32.Dec_2x4_1.net_7 24 200
| device Dec_5x32.Dec_2x4_1.nand3_1.pmos_1 160 -100
p address_write[0] vdd Dec_5x32.Dec_2x4_1.net_7 24 200
| device Dec_5x32.Dec_2x4_1.nand3_1.nmos_1 0 100
n address_write[0] Dec_5x32.Dec_2x4_1.nand3_1.net_2 Dec_5x32.Dec_2x4_1.nand3_1.net_1 24 200
| device Dec_5x32.Dec_2x4_1.nand3_1.pmos_2 320 -100
p Dec_5x32.Dec_2x4_1.net_1 vdd Dec_5x32.Dec_2x4_1.net_7 24 200
| device Dec_5x32.Dec_2x4_1.nand3_1.nmos_2 0 200
n Dec_5x32.Dec_2x4_1.net_1 gnd Dec_5x32.Dec_2x4_1.nand3_1.net_2 24 200
| end Dec_5x32.Dec_2x4_1.nand3_1
| begin Dec_5x32.Dec_2x4_1.nand3_2 600 510
| device Dec_5x32.Dec_2x4_1.nand3_2.pmos 0 -100
p Dec_5x32.out[1] vdd Dec_5x32.Dec_2x4_1.net_6 24 200
| device Dec_5x32.Dec_2x4_1.nand3_2.nmos 0 0
n Dec_5x32.out[1] Dec_5x32.Dec_2x4_1.nand3_2.net_1 Dec_5x32.Dec_2x4_1.net_6 24 200
| device Dec_5x32.Dec_2x4_1.nand3_2.pmos_1 160 -100
p Dec_5x32.Dec_2x4_1.net_5 vdd Dec_5x32.Dec_2x4_1.net_6 24 200
| device Dec_5x32.Dec_2x4_1.nand3_2.nmos_1 0 100
n Dec_5x32.Dec_2x4_1.net_5 Dec_5x32.Dec_2x4_1.nand3_2.net_2 Dec_5x32.Dec_2x4_1.nand3_2.net_1 24 200
| device Dec_5x32.Dec_2x4_1.nand3_2.pmos_2 320 -100
p address_write[1] vdd Dec_5x32.Dec_2x4_1.net_6 24 200
| device Dec_5x32.Dec_2x4_1.nand3_2.nmos_2 0 200
n address_write[1] gnd Dec_5x32.Dec_2x4_1.nand3_2.net_2 24 200
| end Dec_5x32.Dec_2x4_1.nand3_2
| begin Dec_5x32.Dec_2x4_1.inverter_3 370 470
| device Dec_5x32.Dec_2x4_1.inverter_3.nmos 550 360
n address_write[0] gnd Dec_5x32.Dec_2x4_1.net_5 24 100
| device Dec_5x32.Dec_2x4_1.inverter_3.pmos 550 200
p address_write[0] vdd Dec_5x32.Dec_2x4_1.net_5 24 200
| end Dec_5x32.Dec_2x4_1.inverter_3
| begin Dec_5x32.Dec_2x4_1.nand3_3 600 630
| device Dec_5x32.Dec_2x4_1.nand3_3.pmos 0 -100
p Dec_5x32.out[1] vdd Dec_5x32.Dec_2x4_1.net_3 24 200
| device Dec_5x32.Dec_2x4_1.nand3_3.nmos 0 0
n Dec_5x32.out[1] Dec_5x32.Dec_2x4_1.nand3_3.net_1 Dec_5x32.Dec_2x4_1.net_3 24 200
| device Dec_5x32.Dec_2x4_1.nand3_3.pmos_1 160 -100
p address_write[0] vdd Dec_5x32.Dec_2x4_1.net_3 24 200
| device Dec_5x32.Dec_2x4_1.nand3_3.nmos_1 0 100
n address_write[0] Dec_5x32.Dec_2x4_1.nand3_3.net_2 Dec_5x32.Dec_2x4_1.nand3_3.net_1 24 200
| device Dec_5x32.Dec_2x4_1.nand3_3.pmos_2 320 -100
p address_write[1] vdd Dec_5x32.Dec_2x4_1.net_3 24 200
| device Dec_5x32.Dec_2x4_1.nand3_3.nmos_2 0 200
n address_write[1] gnd Dec_5x32.Dec_2x4_1.nand3_3.net_2 24 200
| end Dec_5x32.Dec_2x4_1.nand3_3
| begin Dec_5x32.Dec_2x4_1.inverter_4 700 210
| device Dec_5x32.Dec_2x4_1.inverter_4.nmos 550 360
n Dec_5x32.Dec_2x4_1.net_8 gnd net_1[4] 24 100
| device Dec_5x32.Dec_2x4_1.inverter_4.pmos 550 200
p Dec_5x32.Dec_2x4_1.net_8 vdd net_1[4] 24 200
| end Dec_5x32.Dec_2x4_1.inverter_4
| begin Dec_5x32.Dec_2x4_1.inverter_5 700 360
| device Dec_5x32.Dec_2x4_1.inverter_5.nmos 550 360
n Dec_5x32.Dec_2x4_1.net_7 gnd net_1[5] 24 100
| device Dec_5x32.Dec_2x4_1.inverter_5.pmos 550 200
p Dec_5x32.Dec_2x4_1.net_7 vdd net_1[5] 24 200
| end Dec_5x32.Dec_2x4_1.inverter_5
| begin Dec_5x32.Dec_2x4_1.inverter_6 700 510
| device Dec_5x32.Dec_2x4_1.inverter_6.nmos 550 360
n Dec_5x32.Dec_2x4_1.net_6 gnd net_1[6] 24 100
| device Dec_5x32.Dec_2x4_1.inverter_6.pmos 550 200
p Dec_5x32.Dec_2x4_1.net_6 vdd net_1[6] 24 200
| end Dec_5x32.Dec_2x4_1.inverter_6
| begin Dec_5x32.Dec_2x4_1.inverter_7 700 630
| device Dec_5x32.Dec_2x4_1.inverter_7.nmos 550 360
n Dec_5x32.Dec_2x4_1.net_3 gnd net_1[7] 24 100
| device Dec_5x32.Dec_2x4_1.inverter_7.pmos 550 200
p Dec_5x32.Dec_2x4_1.net_3 vdd net_1[7] 24 200
| end Dec_5x32.Dec_2x4_1.inverter_7
| end Dec_5x32.Dec_2x4_1
| begin Dec_5x32.Dec_2x4_2 520 360
| begin Dec_5x32.Dec_2x4_2.inverter 370 170
| device Dec_5x32.Dec_2x4_2.inverter.nmos 550 360
n address_write[0] gnd Dec_5x32.Dec_2x4_2.net_4 24 100
| device Dec_5x32.Dec_2x4_2.inverter.pmos 550 200
p address_write[0] vdd Dec_5x32.Dec_2x4_2.net_4 24 200
| end Dec_5x32.Dec_2x4_2.inverter
| begin Dec_5x32.Dec_2x4_2.inverter_1 370 240
| device Dec_5x32.Dec_2x4_2.inverter_1.nmos 550 360
n address_write[1] gnd Dec_5x32.Dec_2x4_2.net_2 24 100
| device Dec_5x32.Dec_2x4_2.inverter_1.pmos 550 200
p address_write[1] vdd Dec_5x32.Dec_2x4_2.net_2 24 200
| end Dec_5x32.Dec_2x4_2.inverter_1
| begin Dec_5x32.Dec_2x4_2.nand3 600 210
| device Dec_5x32.Dec_2x4_2.nand3.pmos 0 -100
p Dec_5x32.out[2] vdd Dec_5x32.Dec_2x4_2.net_8 24 200
| device Dec_5x32.Dec_2x4_2.nand3.nmos 0 0
n Dec_5x32.out[2] Dec_5x32.Dec_2x4_2.nand3.net_1 Dec_5x32.Dec_2x4_2.net_8 24 200
| device Dec_5x32.Dec_2x4_2.nand3.pmos_1 160 -100
p Dec_5x32.Dec_2x4_2.net_4 vdd Dec_5x32.Dec_2x4_2.net_8 24 200
| device Dec_5x32.Dec_2x4_2.nand3.nmos_1 0 100
n Dec_5x32.Dec_2x4_2.net_4 Dec_5x32.Dec_2x4_2.nand3.net_2 Dec_5x32.Dec_2x4_2.nand3.net_1 24 200
| device Dec_5x32.Dec_2x4_2.nand3.pmos_2 320 -100
p Dec_5x32.Dec_2x4_2.net_2 vdd Dec_5x32.Dec_2x4_2.net_8 24 200
| device Dec_5x32.Dec_2x4_2.nand3.nmos_2 0 200
n Dec_5x32.Dec_2x4_2.net_2 gnd Dec_5x32.Dec_2x4_2.nand3.net_2 24 200
| end Dec_5x32.Dec_2x4_2.nand3
| begin Dec_5x32.Dec_2x4_2.inverter_2 370 390
| device Dec_5x32.Dec_2x4_2.inverter_2.nmos 550 360
n address_write[1] gnd Dec_5x32.Dec_2x4_2.net_1 24 100
| device Dec_5x32.Dec_2x4_2.inverter_2.pmos 550 200
p address_write[1] vdd Dec_5x32.Dec_2x4_2.net_1 24 200
| end Dec_5x32.Dec_2x4_2.inverter_2
| begin Dec_5x32.Dec_2x4_2.nand3_1 600 360
| device Dec_5x32.Dec_2x4_2.nand3_1.pmos 0 -100
p Dec_5x32.out[2] vdd Dec_5x32.Dec_2x4_2.net_7 24 200
| device Dec_5x32.Dec_2x4_2.nand3_1.nmos 0 0
n Dec_5x32.out[2] Dec_5x32.Dec_2x4_2.nand3_1.net_1 Dec_5x32.Dec_2x4_2.net_7 24 200
| device Dec_5x32.Dec_2x4_2.nand3_1.pmos_1 160 -100
p address_write[0] vdd Dec_5x32.Dec_2x4_2.net_7 24 200
| device Dec_5x32.Dec_2x4_2.nand3_1.nmos_1 0 100
n address_write[0] Dec_5x32.Dec_2x4_2.nand3_1.net_2 Dec_5x32.Dec_2x4_2.nand3_1.net_1 24 200
| device Dec_5x32.Dec_2x4_2.nand3_1.pmos_2 320 -100
p Dec_5x32.Dec_2x4_2.net_1 vdd Dec_5x32.Dec_2x4_2.net_7 24 200
| device Dec_5x32.Dec_2x4_2.nand3_1.nmos_2 0 200
n Dec_5x32.Dec_2x4_2.net_1 gnd Dec_5x32.Dec_2x4_2.nand3_1.net_2 24 200
| end Dec_5x32.Dec_2x4_2.nand3_1
| begin Dec_5x32.Dec_2x4_2.nand3_2 600 510
| device Dec_5x32.Dec_2x4_2.nand3_2.pmos 0 -100
p Dec_5x32.out[2] vdd Dec_5x32.Dec_2x4_2.net_6 24 200
| device Dec_5x32.Dec_2x4_2.nand3_2.nmos 0 0
n Dec_5x32.out[2] Dec_5x32.Dec_2x4_2.nand3_2.net_1 Dec_5x32.Dec_2x4_2.net_6 24 200
| device Dec_5x32.Dec_2x4_2.nand3_2.pmos_1 160 -100
p Dec_5x32.Dec_2x4_2.net_5 vdd Dec_5x32.Dec_2x4_2.net_6 24 200
| device Dec_5x32.Dec_2x4_2.nand3_2.nmos_1 0 100
n Dec_5x32.Dec_2x4_2.net_5 Dec_5x32.Dec_2x4_2.nand3_2.net_2 Dec_5x32.Dec_2x4_2.nand3_2.net_1 24 200
| device Dec_5x32.Dec_2x4_2.nand3_2.pmos_2 320 -100
p address_write[1] vdd Dec_5x32.Dec_2x4_2.net_6 24 200
| device Dec_5x32.Dec_2x4_2.nand3_2.nmos_2 0 200
n address_write[1] gnd Dec_5x32.Dec_2x4_2.nand3_2.net_2 24 200
| end Dec_5x32.Dec_2x4_2.nand3_2
| begin Dec_5x32.Dec_2x4_2.inverter_3 370 470
| device Dec_5x32.Dec_2x4_2.inverter_3.nmos 550 360
n address_write[0] gnd Dec_5x32.Dec_2x4_2.net_5 24 100
| device Dec_5x32.Dec_2x4_2.inverter_3.pmos 550 200
p address_write[0] vdd Dec_5x32.Dec_2x4_2.net_5 24 200
| end Dec_5x32.Dec_2x4_2.inverter_3
| begin Dec_5x32.Dec_2x4_2.nand3_3 600 630
| device Dec_5x32.Dec_2x4_2.nand3_3.pmos 0 -100
p Dec_5x32.out[2] vdd Dec_5x32.Dec_2x4_2.net_3 24 200
| device Dec_5x32.Dec_2x4_2.nand3_3.nmos 0 0
n Dec_5x32.out[2] Dec_5x32.Dec_2x4_2.nand3_3.net_1 Dec_5x32.Dec_2x4_2.net_3 24 200
| device Dec_5x32.Dec_2x4_2.nand3_3.pmos_1 160 -100
p address_write[0] vdd Dec_5x32.Dec_2x4_2.net_3 24 200
| device Dec_5x32.Dec_2x4_2.nand3_3.nmos_1 0 100
n address_write[0] Dec_5x32.Dec_2x4_2.nand3_3.net_2 Dec_5x32.Dec_2x4_2.nand3_3.net_1 24 200
| device Dec_5x32.Dec_2x4_2.nand3_3.pmos_2 320 -100
p address_write[1] vdd Dec_5x32.Dec_2x4_2.net_3 24 200
| device Dec_5x32.Dec_2x4_2.nand3_3.nmos_2 0 200
n address_write[1] gnd Dec_5x32.Dec_2x4_2.nand3_3.net_2 24 200
| end Dec_5x32.Dec_2x4_2.nand3_3
| begin Dec_5x32.Dec_2x4_2.inverter_4 700 210
| device Dec_5x32.Dec_2x4_2.inverter_4.nmos 550 360
n Dec_5x32.Dec_2x4_2.net_8 gnd net_1[8] 24 100
| device Dec_5x32.Dec_2x4_2.inverter_4.pmos 550 200
p Dec_5x32.Dec_2x4_2.net_8 vdd net_1[8] 24 200
| end Dec_5x32.Dec_2x4_2.inverter_4
| begin Dec_5x32.Dec_2x4_2.inverter_5 700 360
| device Dec_5x32.Dec_2x4_2.inverter_5.nmos 550 360
n Dec_5x32.Dec_2x4_2.net_7 gnd net_1[9] 24 100
| device Dec_5x32.Dec_2x4_2.inverter_5.pmos 550 200
p Dec_5x32.Dec_2x4_2.net_7 vdd net_1[9] 24 200
| end Dec_5x32.Dec_2x4_2.inverter_5
| begin Dec_5x32.Dec_2x4_2.inverter_6 700 510
| device Dec_5x32.Dec_2x4_2.inverter_6.nmos 550 360
n Dec_5x32.Dec_2x4_2.net_6 gnd net_1[10] 24 100
| device Dec_5x32.Dec_2x4_2.inverter_6.pmos 550 200
p Dec_5x32.Dec_2x4_2.net_6 vdd net_1[10] 24 200
| end Dec_5x32.Dec_2x4_2.inverter_6
| begin Dec_5x32.Dec_2x4_2.inverter_7 700 630
| device Dec_5x32.Dec_2x4_2.inverter_7.nmos 550 360
n Dec_5x32.Dec_2x4_2.net_3 gnd net_1[11] 24 100
| device Dec_5x32.Dec_2x4_2.inverter_7.pmos 550 200
p Dec_5x32.Dec_2x4_2.net_3 vdd net_1[11] 24 200
| end Dec_5x32.Dec_2x4_2.inverter_7
| end Dec_5x32.Dec_2x4_2
| begin Dec_5x32.Dec_2x4_3 520 490
| begin Dec_5x32.Dec_2x4_3.inverter 370 170
| device Dec_5x32.Dec_2x4_3.inverter.nmos 550 360
n address_write[0] gnd Dec_5x32.Dec_2x4_3.net_4 24 100
| device Dec_5x32.Dec_2x4_3.inverter.pmos 550 200
p address_write[0] vdd Dec_5x32.Dec_2x4_3.net_4 24 200
| end Dec_5x32.Dec_2x4_3.inverter
| begin Dec_5x32.Dec_2x4_3.inverter_1 370 240
| device Dec_5x32.Dec_2x4_3.inverter_1.nmos 550 360
n address_write[1] gnd Dec_5x32.Dec_2x4_3.net_2 24 100
| device Dec_5x32.Dec_2x4_3.inverter_1.pmos 550 200
p address_write[1] vdd Dec_5x32.Dec_2x4_3.net_2 24 200
| end Dec_5x32.Dec_2x4_3.inverter_1
| begin Dec_5x32.Dec_2x4_3.nand3 600 210
| device Dec_5x32.Dec_2x4_3.nand3.pmos 0 -100
p Dec_5x32.out[3] vdd Dec_5x32.Dec_2x4_3.net_8 24 200
| device Dec_5x32.Dec_2x4_3.nand3.nmos 0 0
n Dec_5x32.out[3] Dec_5x32.Dec_2x4_3.nand3.net_1 Dec_5x32.Dec_2x4_3.net_8 24 200
| device Dec_5x32.Dec_2x4_3.nand3.pmos_1 160 -100
p Dec_5x32.Dec_2x4_3.net_4 vdd Dec_5x32.Dec_2x4_3.net_8 24 200
| device Dec_5x32.Dec_2x4_3.nand3.nmos_1 0 100
n Dec_5x32.Dec_2x4_3.net_4 Dec_5x32.Dec_2x4_3.nand3.net_2 Dec_5x32.Dec_2x4_3.nand3.net_1 24 200
| device Dec_5x32.Dec_2x4_3.nand3.pmos_2 320 -100
p Dec_5x32.Dec_2x4_3.net_2 vdd Dec_5x32.Dec_2x4_3.net_8 24 200
| device Dec_5x32.Dec_2x4_3.nand3.nmos_2 0 200
n Dec_5x32.Dec_2x4_3.net_2 gnd Dec_5x32.Dec_2x4_3.nand3.net_2 24 200
| end Dec_5x32.Dec_2x4_3.nand3
| begin Dec_5x32.Dec_2x4_3.inverter_2 370 390
| device Dec_5x32.Dec_2x4_3.inverter_2.nmos 550 360
n address_write[1] gnd Dec_5x32.Dec_2x4_3.net_1 24 100
| device Dec_5x32.Dec_2x4_3.inverter_2.pmos 550 200
p address_write[1] vdd Dec_5x32.Dec_2x4_3.net_1 24 200
| end Dec_5x32.Dec_2x4_3.inverter_2
| begin Dec_5x32.Dec_2x4_3.nand3_1 600 360
| device Dec_5x32.Dec_2x4_3.nand3_1.pmos 0 -100
p Dec_5x32.out[3] vdd Dec_5x32.Dec_2x4_3.net_7 24 200
| device Dec_5x32.Dec_2x4_3.nand3_1.nmos 0 0
n Dec_5x32.out[3] Dec_5x32.Dec_2x4_3.nand3_1.net_1 Dec_5x32.Dec_2x4_3.net_7 24 200
| device Dec_5x32.Dec_2x4_3.nand3_1.pmos_1 160 -100
p address_write[0] vdd Dec_5x32.Dec_2x4_3.net_7 24 200
| device Dec_5x32.Dec_2x4_3.nand3_1.nmos_1 0 100
n address_write[0] Dec_5x32.Dec_2x4_3.nand3_1.net_2 Dec_5x32.Dec_2x4_3.nand3_1.net_1 24 200
| device Dec_5x32.Dec_2x4_3.nand3_1.pmos_2 320 -100
p Dec_5x32.Dec_2x4_3.net_1 vdd Dec_5x32.Dec_2x4_3.net_7 24 200
| device Dec_5x32.Dec_2x4_3.nand3_1.nmos_2 0 200
n Dec_5x32.Dec_2x4_3.net_1 gnd Dec_5x32.Dec_2x4_3.nand3_1.net_2 24 200
| end Dec_5x32.Dec_2x4_3.nand3_1
| begin Dec_5x32.Dec_2x4_3.nand3_2 600 510
| device Dec_5x32.Dec_2x4_3.nand3_2.pmos 0 -100
p Dec_5x32.out[3] vdd Dec_5x32.Dec_2x4_3.net_6 24 200
| device Dec_5x32.Dec_2x4_3.nand3_2.nmos 0 0
n Dec_5x32.out[3] Dec_5x32.Dec_2x4_3.nand3_2.net_1 Dec_5x32.Dec_2x4_3.net_6 24 200
| device Dec_5x32.Dec_2x4_3.nand3_2.pmos_1 160 -100
p Dec_5x32.Dec_2x4_3.net_5 vdd Dec_5x32.Dec_2x4_3.net_6 24 200
| device Dec_5x32.Dec_2x4_3.nand3_2.nmos_1 0 100
n Dec_5x32.Dec_2x4_3.net_5 Dec_5x32.Dec_2x4_3.nand3_2.net_2 Dec_5x32.Dec_2x4_3.nand3_2.net_1 24 200
| device Dec_5x32.Dec_2x4_3.nand3_2.pmos_2 320 -100
p address_write[1] vdd Dec_5x32.Dec_2x4_3.net_6 24 200
| device Dec_5x32.Dec_2x4_3.nand3_2.nmos_2 0 200
n address_write[1] gnd Dec_5x32.Dec_2x4_3.nand3_2.net_2 24 200
| end Dec_5x32.Dec_2x4_3.nand3_2
| begin Dec_5x32.Dec_2x4_3.inverter_3 370 470
| device Dec_5x32.Dec_2x4_3.inverter_3.nmos 550 360
n address_write[0] gnd Dec_5x32.Dec_2x4_3.net_5 24 100
| device Dec_5x32.Dec_2x4_3.inverter_3.pmos 550 200
p address_write[0] vdd Dec_5x32.Dec_2x4_3.net_5 24 200
| end Dec_5x32.Dec_2x4_3.inverter_3
| begin Dec_5x32.Dec_2x4_3.nand3_3 600 630
| device Dec_5x32.Dec_2x4_3.nand3_3.pmos 0 -100
p Dec_5x32.out[3] vdd Dec_5x32.Dec_2x4_3.net_3 24 200
| device Dec_5x32.Dec_2x4_3.nand3_3.nmos 0 0
n Dec_5x32.out[3] Dec_5x32.Dec_2x4_3.nand3_3.net_1 Dec_5x32.Dec_2x4_3.net_3 24 200
| device Dec_5x32.Dec_2x4_3.nand3_3.pmos_1 160 -100
p address_write[0] vdd Dec_5x32.Dec_2x4_3.net_3 24 200
| device Dec_5x32.Dec_2x4_3.nand3_3.nmos_1 0 100
n address_write[0] Dec_5x32.Dec_2x4_3.nand3_3.net_2 Dec_5x32.Dec_2x4_3.nand3_3.net_1 24 200
| device Dec_5x32.Dec_2x4_3.nand3_3.pmos_2 320 -100
p address_write[1] vdd Dec_5x32.Dec_2x4_3.net_3 24 200
| device Dec_5x32.Dec_2x4_3.nand3_3.nmos_2 0 200
n address_write[1] gnd Dec_5x32.Dec_2x4_3.nand3_3.net_2 24 200
| end Dec_5x32.Dec_2x4_3.nand3_3
| begin Dec_5x32.Dec_2x4_3.inverter_4 700 210
| device Dec_5x32.Dec_2x4_3.inverter_4.nmos 550 360
n Dec_5x32.Dec_2x4_3.net_8 gnd net_1[12] 24 100
| device Dec_5x32.Dec_2x4_3.inverter_4.pmos 550 200
p Dec_5x32.Dec_2x4_3.net_8 vdd net_1[12] 24 200
| end Dec_5x32.Dec_2x4_3.inverter_4
| begin Dec_5x32.Dec_2x4_3.inverter_5 700 360
| device Dec_5x32.Dec_2x4_3.inverter_5.nmos 550 360
n Dec_5x32.Dec_2x4_3.net_7 gnd net_1[13] 24 100
| device Dec_5x32.Dec_2x4_3.inverter_5.pmos 550 200
p Dec_5x32.Dec_2x4_3.net_7 vdd net_1[13] 24 200
| end Dec_5x32.Dec_2x4_3.inverter_5
| begin Dec_5x32.Dec_2x4_3.inverter_6 700 510
| device Dec_5x32.Dec_2x4_3.inverter_6.nmos 550 360
n Dec_5x32.Dec_2x4_3.net_6 gnd net_1[14] 24 100
| device Dec_5x32.Dec_2x4_3.inverter_6.pmos 550 200
p Dec_5x32.Dec_2x4_3.net_6 vdd net_1[14] 24 200
| end Dec_5x32.Dec_2x4_3.inverter_6
| begin Dec_5x32.Dec_2x4_3.inverter_7 700 630
| device Dec_5x32.Dec_2x4_3.inverter_7.nmos 550 360
n Dec_5x32.Dec_2x4_3.net_3 gnd net_1[15] 24 100
| device Dec_5x32.Dec_2x4_3.inverter_7.pmos 550 200
p Dec_5x32.Dec_2x4_3.net_3 vdd net_1[15] 24 200
| end Dec_5x32.Dec_2x4_3.inverter_7
| end Dec_5x32.Dec_2x4_3
| begin Dec_5x32.Dec_2x4_4 520 620
| begin Dec_5x32.Dec_2x4_4.inverter 370 170
| device Dec_5x32.Dec_2x4_4.inverter.nmos 550 360
n address_write[0] gnd Dec_5x32.Dec_2x4_4.net_4 24 100
| device Dec_5x32.Dec_2x4_4.inverter.pmos 550 200
p address_write[0] vdd Dec_5x32.Dec_2x4_4.net_4 24 200
| end Dec_5x32.Dec_2x4_4.inverter
| begin Dec_5x32.Dec_2x4_4.inverter_1 370 240
| device Dec_5x32.Dec_2x4_4.inverter_1.nmos 550 360
n address_write[1] gnd Dec_5x32.Dec_2x4_4.net_2 24 100
| device Dec_5x32.Dec_2x4_4.inverter_1.pmos 550 200
p address_write[1] vdd Dec_5x32.Dec_2x4_4.net_2 24 200
| end Dec_5x32.Dec_2x4_4.inverter_1
| begin Dec_5x32.Dec_2x4_4.nand3 600 210
| device Dec_5x32.Dec_2x4_4.nand3.pmos 0 -100
p Dec_5x32.out[4] vdd Dec_5x32.Dec_2x4_4.net_8 24 200
| device Dec_5x32.Dec_2x4_4.nand3.nmos 0 0
n Dec_5x32.out[4] Dec_5x32.Dec_2x4_4.nand3.net_1 Dec_5x32.Dec_2x4_4.net_8 24 200
| device Dec_5x32.Dec_2x4_4.nand3.pmos_1 160 -100
p Dec_5x32.Dec_2x4_4.net_4 vdd Dec_5x32.Dec_2x4_4.net_8 24 200
| device Dec_5x32.Dec_2x4_4.nand3.nmos_1 0 100
n Dec_5x32.Dec_2x4_4.net_4 Dec_5x32.Dec_2x4_4.nand3.net_2 Dec_5x32.Dec_2x4_4.nand3.net_1 24 200
| device Dec_5x32.Dec_2x4_4.nand3.pmos_2 320 -100
p Dec_5x32.Dec_2x4_4.net_2 vdd Dec_5x32.Dec_2x4_4.net_8 24 200
| device Dec_5x32.Dec_2x4_4.nand3.nmos_2 0 200
n Dec_5x32.Dec_2x4_4.net_2 gnd Dec_5x32.Dec_2x4_4.nand3.net_2 24 200
| end Dec_5x32.Dec_2x4_4.nand3
| begin Dec_5x32.Dec_2x4_4.inverter_2 370 390
| device Dec_5x32.Dec_2x4_4.inverter_2.nmos 550 360
n address_write[1] gnd Dec_5x32.Dec_2x4_4.net_1 24 100
| device Dec_5x32.Dec_2x4_4.inverter_2.pmos 550 200
p address_write[1] vdd Dec_5x32.Dec_2x4_4.net_1 24 200
| end Dec_5x32.Dec_2x4_4.inverter_2
| begin Dec_5x32.Dec_2x4_4.nand3_1 600 360
| device Dec_5x32.Dec_2x4_4.nand3_1.pmos 0 -100
p Dec_5x32.out[4] vdd Dec_5x32.Dec_2x4_4.net_7 24 200
| device Dec_5x32.Dec_2x4_4.nand3_1.nmos 0 0
n Dec_5x32.out[4] Dec_5x32.Dec_2x4_4.nand3_1.net_1 Dec_5x32.Dec_2x4_4.net_7 24 200
| device Dec_5x32.Dec_2x4_4.nand3_1.pmos_1 160 -100
p address_write[0] vdd Dec_5x32.Dec_2x4_4.net_7 24 200
| device Dec_5x32.Dec_2x4_4.nand3_1.nmos_1 0 100
n address_write[0] Dec_5x32.Dec_2x4_4.nand3_1.net_2 Dec_5x32.Dec_2x4_4.nand3_1.net_1 24 200
| device Dec_5x32.Dec_2x4_4.nand3_1.pmos_2 320 -100
p Dec_5x32.Dec_2x4_4.net_1 vdd Dec_5x32.Dec_2x4_4.net_7 24 200
| device Dec_5x32.Dec_2x4_4.nand3_1.nmos_2 0 200
n Dec_5x32.Dec_2x4_4.net_1 gnd Dec_5x32.Dec_2x4_4.nand3_1.net_2 24 200
| end Dec_5x32.Dec_2x4_4.nand3_1
| begin Dec_5x32.Dec_2x4_4.nand3_2 600 510
| device Dec_5x32.Dec_2x4_4.nand3_2.pmos 0 -100
p Dec_5x32.out[4] vdd Dec_5x32.Dec_2x4_4.net_6 24 200
| device Dec_5x32.Dec_2x4_4.nand3_2.nmos 0 0
n Dec_5x32.out[4] Dec_5x32.Dec_2x4_4.nand3_2.net_1 Dec_5x32.Dec_2x4_4.net_6 24 200
| device Dec_5x32.Dec_2x4_4.nand3_2.pmos_1 160 -100
p Dec_5x32.Dec_2x4_4.net_5 vdd Dec_5x32.Dec_2x4_4.net_6 24 200
| device Dec_5x32.Dec_2x4_4.nand3_2.nmos_1 0 100
n Dec_5x32.Dec_2x4_4.net_5 Dec_5x32.Dec_2x4_4.nand3_2.net_2 Dec_5x32.Dec_2x4_4.nand3_2.net_1 24 200
| device Dec_5x32.Dec_2x4_4.nand3_2.pmos_2 320 -100
p address_write[1] vdd Dec_5x32.Dec_2x4_4.net_6 24 200
| device Dec_5x32.Dec_2x4_4.nand3_2.nmos_2 0 200
n address_write[1] gnd Dec_5x32.Dec_2x4_4.nand3_2.net_2 24 200
| end Dec_5x32.Dec_2x4_4.nand3_2
| begin Dec_5x32.Dec_2x4_4.inverter_3 370 470
| device Dec_5x32.Dec_2x4_4.inverter_3.nmos 550 360
n address_write[0] gnd Dec_5x32.Dec_2x4_4.net_5 24 100
| device Dec_5x32.Dec_2x4_4.inverter_3.pmos 550 200
p address_write[0] vdd Dec_5x32.Dec_2x4_4.net_5 24 200
| end Dec_5x32.Dec_2x4_4.inverter_3
| begin Dec_5x32.Dec_2x4_4.nand3_3 600 630
| device Dec_5x32.Dec_2x4_4.nand3_3.pmos 0 -100
p Dec_5x32.out[4] vdd Dec_5x32.Dec_2x4_4.net_3 24 200
| device Dec_5x32.Dec_2x4_4.nand3_3.nmos 0 0
n Dec_5x32.out[4] Dec_5x32.Dec_2x4_4.nand3_3.net_1 Dec_5x32.Dec_2x4_4.net_3 24 200
| device Dec_5x32.Dec_2x4_4.nand3_3.pmos_1 160 -100
p address_write[0] vdd Dec_5x32.Dec_2x4_4.net_3 24 200
| device Dec_5x32.Dec_2x4_4.nand3_3.nmos_1 0 100
n address_write[0] Dec_5x32.Dec_2x4_4.nand3_3.net_2 Dec_5x32.Dec_2x4_4.nand3_3.net_1 24 200
| device Dec_5x32.Dec_2x4_4.nand3_3.pmos_2 320 -100
p address_write[1] vdd Dec_5x32.Dec_2x4_4.net_3 24 200
| device Dec_5x32.Dec_2x4_4.nand3_3.nmos_2 0 200
n address_write[1] gnd Dec_5x32.Dec_2x4_4.nand3_3.net_2 24 200
| end Dec_5x32.Dec_2x4_4.nand3_3
| begin Dec_5x32.Dec_2x4_4.inverter_4 700 210
| device Dec_5x32.Dec_2x4_4.inverter_4.nmos 550 360
n Dec_5x32.Dec_2x4_4.net_8 gnd net_1[16] 24 100
| device Dec_5x32.Dec_2x4_4.inverter_4.pmos 550 200
p Dec_5x32.Dec_2x4_4.net_8 vdd net_1[16] 24 200
| end Dec_5x32.Dec_2x4_4.inverter_4
| begin Dec_5x32.Dec_2x4_4.inverter_5 700 360
| device Dec_5x32.Dec_2x4_4.inverter_5.nmos 550 360
n Dec_5x32.Dec_2x4_4.net_7 gnd net_1[17] 24 100
| device Dec_5x32.Dec_2x4_4.inverter_5.pmos 550 200
p Dec_5x32.Dec_2x4_4.net_7 vdd net_1[17] 24 200
| end Dec_5x32.Dec_2x4_4.inverter_5
| begin Dec_5x32.Dec_2x4_4.inverter_6 700 510
| device Dec_5x32.Dec_2x4_4.inverter_6.nmos 550 360
n Dec_5x32.Dec_2x4_4.net_6 gnd net_1[18] 24 100
| device Dec_5x32.Dec_2x4_4.inverter_6.pmos 550 200
p Dec_5x32.Dec_2x4_4.net_6 vdd net_1[18] 24 200
| end Dec_5x32.Dec_2x4_4.inverter_6
| begin Dec_5x32.Dec_2x4_4.inverter_7 700 630
| device Dec_5x32.Dec_2x4_4.inverter_7.nmos 550 360
n Dec_5x32.Dec_2x4_4.net_3 gnd net_1[19] 24 100
| device Dec_5x32.Dec_2x4_4.inverter_7.pmos 550 200
p Dec_5x32.Dec_2x4_4.net_3 vdd net_1[19] 24 200
| end Dec_5x32.Dec_2x4_4.inverter_7
| end Dec_5x32.Dec_2x4_4
| begin Dec_5x32.Dec_2x4_5 520 750
| begin Dec_5x32.Dec_2x4_5.inverter 370 170
| device Dec_5x32.Dec_2x4_5.inverter.nmos 550 360
n address_write[0] gnd Dec_5x32.Dec_2x4_5.net_4 24 100
| device Dec_5x32.Dec_2x4_5.inverter.pmos 550 200
p address_write[0] vdd Dec_5x32.Dec_2x4_5.net_4 24 200
| end Dec_5x32.Dec_2x4_5.inverter
| begin Dec_5x32.Dec_2x4_5.inverter_1 370 240
| device Dec_5x32.Dec_2x4_5.inverter_1.nmos 550 360
n address_write[1] gnd Dec_5x32.Dec_2x4_5.net_2 24 100
| device Dec_5x32.Dec_2x4_5.inverter_1.pmos 550 200
p address_write[1] vdd Dec_5x32.Dec_2x4_5.net_2 24 200
| end Dec_5x32.Dec_2x4_5.inverter_1
| begin Dec_5x32.Dec_2x4_5.nand3 600 210
| device Dec_5x32.Dec_2x4_5.nand3.pmos 0 -100
p Dec_5x32.out[5] vdd Dec_5x32.Dec_2x4_5.net_8 24 200
| device Dec_5x32.Dec_2x4_5.nand3.nmos 0 0
n Dec_5x32.out[5] Dec_5x32.Dec_2x4_5.nand3.net_1 Dec_5x32.Dec_2x4_5.net_8 24 200
| device Dec_5x32.Dec_2x4_5.nand3.pmos_1 160 -100
p Dec_5x32.Dec_2x4_5.net_4 vdd Dec_5x32.Dec_2x4_5.net_8 24 200
| device Dec_5x32.Dec_2x4_5.nand3.nmos_1 0 100
n Dec_5x32.Dec_2x4_5.net_4 Dec_5x32.Dec_2x4_5.nand3.net_2 Dec_5x32.Dec_2x4_5.nand3.net_1 24 200
| device Dec_5x32.Dec_2x4_5.nand3.pmos_2 320 -100
p Dec_5x32.Dec_2x4_5.net_2 vdd Dec_5x32.Dec_2x4_5.net_8 24 200
| device Dec_5x32.Dec_2x4_5.nand3.nmos_2 0 200
n Dec_5x32.Dec_2x4_5.net_2 gnd Dec_5x32.Dec_2x4_5.nand3.net_2 24 200
| end Dec_5x32.Dec_2x4_5.nand3
| begin Dec_5x32.Dec_2x4_5.inverter_2 370 390
| device Dec_5x32.Dec_2x4_5.inverter_2.nmos 550 360
n address_write[1] gnd Dec_5x32.Dec_2x4_5.net_1 24 100
| device Dec_5x32.Dec_2x4_5.inverter_2.pmos 550 200
p address_write[1] vdd Dec_5x32.Dec_2x4_5.net_1 24 200
| end Dec_5x32.Dec_2x4_5.inverter_2
| begin Dec_5x32.Dec_2x4_5.nand3_1 600 360
| device Dec_5x32.Dec_2x4_5.nand3_1.pmos 0 -100
p Dec_5x32.out[5] vdd Dec_5x32.Dec_2x4_5.net_7 24 200
| device Dec_5x32.Dec_2x4_5.nand3_1.nmos 0 0
n Dec_5x32.out[5] Dec_5x32.Dec_2x4_5.nand3_1.net_1 Dec_5x32.Dec_2x4_5.net_7 24 200
| device Dec_5x32.Dec_2x4_5.nand3_1.pmos_1 160 -100
p address_write[0] vdd Dec_5x32.Dec_2x4_5.net_7 24 200
| device Dec_5x32.Dec_2x4_5.nand3_1.nmos_1 0 100
n address_write[0] Dec_5x32.Dec_2x4_5.nand3_1.net_2 Dec_5x32.Dec_2x4_5.nand3_1.net_1 24 200
| device Dec_5x32.Dec_2x4_5.nand3_1.pmos_2 320 -100
p Dec_5x32.Dec_2x4_5.net_1 vdd Dec_5x32.Dec_2x4_5.net_7 24 200
| device Dec_5x32.Dec_2x4_5.nand3_1.nmos_2 0 200
n Dec_5x32.Dec_2x4_5.net_1 gnd Dec_5x32.Dec_2x4_5.nand3_1.net_2 24 200
| end Dec_5x32.Dec_2x4_5.nand3_1
| begin Dec_5x32.Dec_2x4_5.nand3_2 600 510
| device Dec_5x32.Dec_2x4_5.nand3_2.pmos 0 -100
p Dec_5x32.out[5] vdd Dec_5x32.Dec_2x4_5.net_6 24 200
| device Dec_5x32.Dec_2x4_5.nand3_2.nmos 0 0
n Dec_5x32.out[5] Dec_5x32.Dec_2x4_5.nand3_2.net_1 Dec_5x32.Dec_2x4_5.net_6 24 200
| device Dec_5x32.Dec_2x4_5.nand3_2.pmos_1 160 -100
p Dec_5x32.Dec_2x4_5.net_5 vdd Dec_5x32.Dec_2x4_5.net_6 24 200
| device Dec_5x32.Dec_2x4_5.nand3_2.nmos_1 0 100
n Dec_5x32.Dec_2x4_5.net_5 Dec_5x32.Dec_2x4_5.nand3_2.net_2 Dec_5x32.Dec_2x4_5.nand3_2.net_1 24 200
| device Dec_5x32.Dec_2x4_5.nand3_2.pmos_2 320 -100
p address_write[1] vdd Dec_5x32.Dec_2x4_5.net_6 24 200
| device Dec_5x32.Dec_2x4_5.nand3_2.nmos_2 0 200
n address_write[1] gnd Dec_5x32.Dec_2x4_5.nand3_2.net_2 24 200
| end Dec_5x32.Dec_2x4_5.nand3_2
| begin Dec_5x32.Dec_2x4_5.inverter_3 370 470
| device Dec_5x32.Dec_2x4_5.inverter_3.nmos 550 360
n address_write[0] gnd Dec_5x32.Dec_2x4_5.net_5 24 100
| device Dec_5x32.Dec_2x4_5.inverter_3.pmos 550 200
p address_write[0] vdd Dec_5x32.Dec_2x4_5.net_5 24 200
| end Dec_5x32.Dec_2x4_5.inverter_3
| begin Dec_5x32.Dec_2x4_5.nand3_3 600 630
| device Dec_5x32.Dec_2x4_5.nand3_3.pmos 0 -100
p Dec_5x32.out[5] vdd Dec_5x32.Dec_2x4_5.net_3 24 200
| device Dec_5x32.Dec_2x4_5.nand3_3.nmos 0 0
n Dec_5x32.out[5] Dec_5x32.Dec_2x4_5.nand3_3.net_1 Dec_5x32.Dec_2x4_5.net_3 24 200
| device Dec_5x32.Dec_2x4_5.nand3_3.pmos_1 160 -100
p address_write[0] vdd Dec_5x32.Dec_2x4_5.net_3 24 200
| device Dec_5x32.Dec_2x4_5.nand3_3.nmos_1 0 100
n address_write[0] Dec_5x32.Dec_2x4_5.nand3_3.net_2 Dec_5x32.Dec_2x4_5.nand3_3.net_1 24 200
| device Dec_5x32.Dec_2x4_5.nand3_3.pmos_2 320 -100
p address_write[1] vdd Dec_5x32.Dec_2x4_5.net_3 24 200
| device Dec_5x32.Dec_2x4_5.nand3_3.nmos_2 0 200
n address_write[1] gnd Dec_5x32.Dec_2x4_5.nand3_3.net_2 24 200
| end Dec_5x32.Dec_2x4_5.nand3_3
| begin Dec_5x32.Dec_2x4_5.inverter_4 700 210
| device Dec_5x32.Dec_2x4_5.inverter_4.nmos 550 360
n Dec_5x32.Dec_2x4_5.net_8 gnd net_1[20] 24 100
| device Dec_5x32.Dec_2x4_5.inverter_4.pmos 550 200
p Dec_5x32.Dec_2x4_5.net_8 vdd net_1[20] 24 200
| end Dec_5x32.Dec_2x4_5.inverter_4
| begin Dec_5x32.Dec_2x4_5.inverter_5 700 360
| device Dec_5x32.Dec_2x4_5.inverter_5.nmos 550 360
n Dec_5x32.Dec_2x4_5.net_7 gnd net_1[21] 24 100
| device Dec_5x32.Dec_2x4_5.inverter_5.pmos 550 200
p Dec_5x32.Dec_2x4_5.net_7 vdd net_1[21] 24 200
| end Dec_5x32.Dec_2x4_5.inverter_5
| begin Dec_5x32.Dec_2x4_5.inverter_6 700 510
| device Dec_5x32.Dec_2x4_5.inverter_6.nmos 550 360
n Dec_5x32.Dec_2x4_5.net_6 gnd net_1[22] 24 100
| device Dec_5x32.Dec_2x4_5.inverter_6.pmos 550 200
p Dec_5x32.Dec_2x4_5.net_6 vdd net_1[22] 24 200
| end Dec_5x32.Dec_2x4_5.inverter_6
| begin Dec_5x32.Dec_2x4_5.inverter_7 700 630
| device Dec_5x32.Dec_2x4_5.inverter_7.nmos 550 360
n Dec_5x32.Dec_2x4_5.net_3 gnd net_1[23] 24 100
| device Dec_5x32.Dec_2x4_5.inverter_7.pmos 550 200
p Dec_5x32.Dec_2x4_5.net_3 vdd net_1[23] 24 200
| end Dec_5x32.Dec_2x4_5.inverter_7
| end Dec_5x32.Dec_2x4_5
| begin Dec_5x32.Dec_2x4_6 520 880
| begin Dec_5x32.Dec_2x4_6.inverter 370 170
| device Dec_5x32.Dec_2x4_6.inverter.nmos 550 360
n address_write[0] gnd Dec_5x32.Dec_2x4_6.net_4 24 100
| device Dec_5x32.Dec_2x4_6.inverter.pmos 550 200
p address_write[0] vdd Dec_5x32.Dec_2x4_6.net_4 24 200
| end Dec_5x32.Dec_2x4_6.inverter
| begin Dec_5x32.Dec_2x4_6.inverter_1 370 240
| device Dec_5x32.Dec_2x4_6.inverter_1.nmos 550 360
n address_write[1] gnd Dec_5x32.Dec_2x4_6.net_2 24 100
| device Dec_5x32.Dec_2x4_6.inverter_1.pmos 550 200
p address_write[1] vdd Dec_5x32.Dec_2x4_6.net_2 24 200
| end Dec_5x32.Dec_2x4_6.inverter_1
| begin Dec_5x32.Dec_2x4_6.nand3 600 210
| device Dec_5x32.Dec_2x4_6.nand3.pmos 0 -100
p Dec_5x32.out[6] vdd Dec_5x32.Dec_2x4_6.net_8 24 200
| device Dec_5x32.Dec_2x4_6.nand3.nmos 0 0
n Dec_5x32.out[6] Dec_5x32.Dec_2x4_6.nand3.net_1 Dec_5x32.Dec_2x4_6.net_8 24 200
| device Dec_5x32.Dec_2x4_6.nand3.pmos_1 160 -100
p Dec_5x32.Dec_2x4_6.net_4 vdd Dec_5x32.Dec_2x4_6.net_8 24 200
| device Dec_5x32.Dec_2x4_6.nand3.nmos_1 0 100
n Dec_5x32.Dec_2x4_6.net_4 Dec_5x32.Dec_2x4_6.nand3.net_2 Dec_5x32.Dec_2x4_6.nand3.net_1 24 200
| device Dec_5x32.Dec_2x4_6.nand3.pmos_2 320 -100
p Dec_5x32.Dec_2x4_6.net_2 vdd Dec_5x32.Dec_2x4_6.net_8 24 200
| device Dec_5x32.Dec_2x4_6.nand3.nmos_2 0 200
n Dec_5x32.Dec_2x4_6.net_2 gnd Dec_5x32.Dec_2x4_6.nand3.net_2 24 200
| end Dec_5x32.Dec_2x4_6.nand3
| begin Dec_5x32.Dec_2x4_6.inverter_2 370 390
| device Dec_5x32.Dec_2x4_6.inverter_2.nmos 550 360
n address_write[1] gnd Dec_5x32.Dec_2x4_6.net_1 24 100
| device Dec_5x32.Dec_2x4_6.inverter_2.pmos 550 200
p address_write[1] vdd Dec_5x32.Dec_2x4_6.net_1 24 200
| end Dec_5x32.Dec_2x4_6.inverter_2
| begin Dec_5x32.Dec_2x4_6.nand3_1 600 360
| device Dec_5x32.Dec_2x4_6.nand3_1.pmos 0 -100
p Dec_5x32.out[6] vdd Dec_5x32.Dec_2x4_6.net_7 24 200
| device Dec_5x32.Dec_2x4_6.nand3_1.nmos 0 0
n Dec_5x32.out[6] Dec_5x32.Dec_2x4_6.nand3_1.net_1 Dec_5x32.Dec_2x4_6.net_7 24 200
| device Dec_5x32.Dec_2x4_6.nand3_1.pmos_1 160 -100
p address_write[0] vdd Dec_5x32.Dec_2x4_6.net_7 24 200
| device Dec_5x32.Dec_2x4_6.nand3_1.nmos_1 0 100
n address_write[0] Dec_5x32.Dec_2x4_6.nand3_1.net_2 Dec_5x32.Dec_2x4_6.nand3_1.net_1 24 200
| device Dec_5x32.Dec_2x4_6.nand3_1.pmos_2 320 -100
p Dec_5x32.Dec_2x4_6.net_1 vdd Dec_5x32.Dec_2x4_6.net_7 24 200
| device Dec_5x32.Dec_2x4_6.nand3_1.nmos_2 0 200
n Dec_5x32.Dec_2x4_6.net_1 gnd Dec_5x32.Dec_2x4_6.nand3_1.net_2 24 200
| end Dec_5x32.Dec_2x4_6.nand3_1
| begin Dec_5x32.Dec_2x4_6.nand3_2 600 510
| device Dec_5x32.Dec_2x4_6.nand3_2.pmos 0 -100
p Dec_5x32.out[6] vdd Dec_5x32.Dec_2x4_6.net_6 24 200
| device Dec_5x32.Dec_2x4_6.nand3_2.nmos 0 0
n Dec_5x32.out[6] Dec_5x32.Dec_2x4_6.nand3_2.net_1 Dec_5x32.Dec_2x4_6.net_6 24 200
| device Dec_5x32.Dec_2x4_6.nand3_2.pmos_1 160 -100
p Dec_5x32.Dec_2x4_6.net_5 vdd Dec_5x32.Dec_2x4_6.net_6 24 200
| device Dec_5x32.Dec_2x4_6.nand3_2.nmos_1 0 100
n Dec_5x32.Dec_2x4_6.net_5 Dec_5x32.Dec_2x4_6.nand3_2.net_2 Dec_5x32.Dec_2x4_6.nand3_2.net_1 24 200
| device Dec_5x32.Dec_2x4_6.nand3_2.pmos_2 320 -100
p address_write[1] vdd Dec_5x32.Dec_2x4_6.net_6 24 200
| device Dec_5x32.Dec_2x4_6.nand3_2.nmos_2 0 200
n address_write[1] gnd Dec_5x32.Dec_2x4_6.nand3_2.net_2 24 200
| end Dec_5x32.Dec_2x4_6.nand3_2
| begin Dec_5x32.Dec_2x4_6.inverter_3 370 470
| device Dec_5x32.Dec_2x4_6.inverter_3.nmos 550 360
n address_write[0] gnd Dec_5x32.Dec_2x4_6.net_5 24 100
| device Dec_5x32.Dec_2x4_6.inverter_3.pmos 550 200
p address_write[0] vdd Dec_5x32.Dec_2x4_6.net_5 24 200
| end Dec_5x32.Dec_2x4_6.inverter_3
| begin Dec_5x32.Dec_2x4_6.nand3_3 600 630
| device Dec_5x32.Dec_2x4_6.nand3_3.pmos 0 -100
p Dec_5x32.out[6] vdd Dec_5x32.Dec_2x4_6.net_3 24 200
| device Dec_5x32.Dec_2x4_6.nand3_3.nmos 0 0
n Dec_5x32.out[6] Dec_5x32.Dec_2x4_6.nand3_3.net_1 Dec_5x32.Dec_2x4_6.net_3 24 200
| device Dec_5x32.Dec_2x4_6.nand3_3.pmos_1 160 -100
p address_write[0] vdd Dec_5x32.Dec_2x4_6.net_3 24 200
| device Dec_5x32.Dec_2x4_6.nand3_3.nmos_1 0 100
n address_write[0] Dec_5x32.Dec_2x4_6.nand3_3.net_2 Dec_5x32.Dec_2x4_6.nand3_3.net_1 24 200
| device Dec_5x32.Dec_2x4_6.nand3_3.pmos_2 320 -100
p address_write[1] vdd Dec_5x32.Dec_2x4_6.net_3 24 200
| device Dec_5x32.Dec_2x4_6.nand3_3.nmos_2 0 200
n address_write[1] gnd Dec_5x32.Dec_2x4_6.nand3_3.net_2 24 200
| end Dec_5x32.Dec_2x4_6.nand3_3
| begin Dec_5x32.Dec_2x4_6.inverter_4 700 210
| device Dec_5x32.Dec_2x4_6.inverter_4.nmos 550 360
n Dec_5x32.Dec_2x4_6.net_8 gnd net_1[24] 24 100
| device Dec_5x32.Dec_2x4_6.inverter_4.pmos 550 200
p Dec_5x32.Dec_2x4_6.net_8 vdd net_1[24] 24 200
| end Dec_5x32.Dec_2x4_6.inverter_4
| begin Dec_5x32.Dec_2x4_6.inverter_5 700 360
| device Dec_5x32.Dec_2x4_6.inverter_5.nmos 550 360
n Dec_5x32.Dec_2x4_6.net_7 gnd net_1[25] 24 100
| device Dec_5x32.Dec_2x4_6.inverter_5.pmos 550 200
p Dec_5x32.Dec_2x4_6.net_7 vdd net_1[25] 24 200
| end Dec_5x32.Dec_2x4_6.inverter_5
| begin Dec_5x32.Dec_2x4_6.inverter_6 700 510
| device Dec_5x32.Dec_2x4_6.inverter_6.nmos 550 360
n Dec_5x32.Dec_2x4_6.net_6 gnd net_1[26] 24 100
| device Dec_5x32.Dec_2x4_6.inverter_6.pmos 550 200
p Dec_5x32.Dec_2x4_6.net_6 vdd net_1[26] 24 200
| end Dec_5x32.Dec_2x4_6.inverter_6
| begin Dec_5x32.Dec_2x4_6.inverter_7 700 630
| device Dec_5x32.Dec_2x4_6.inverter_7.nmos 550 360
n Dec_5x32.Dec_2x4_6.net_3 gnd net_1[27] 24 100
| device Dec_5x32.Dec_2x4_6.inverter_7.pmos 550 200
p Dec_5x32.Dec_2x4_6.net_3 vdd net_1[27] 24 200
| end Dec_5x32.Dec_2x4_6.inverter_7
| end Dec_5x32.Dec_2x4_6
| begin Dec_5x32.Dec_2x4_7 520 1010
| begin Dec_5x32.Dec_2x4_7.inverter 370 170
| device Dec_5x32.Dec_2x4_7.inverter.nmos 550 360
n address_write[0] gnd Dec_5x32.Dec_2x4_7.net_4 24 100
| device Dec_5x32.Dec_2x4_7.inverter.pmos 550 200
p address_write[0] vdd Dec_5x32.Dec_2x4_7.net_4 24 200
| end Dec_5x32.Dec_2x4_7.inverter
| begin Dec_5x32.Dec_2x4_7.inverter_1 370 240
| device Dec_5x32.Dec_2x4_7.inverter_1.nmos 550 360
n address_write[1] gnd Dec_5x32.Dec_2x4_7.net_2 24 100
| device Dec_5x32.Dec_2x4_7.inverter_1.pmos 550 200
p address_write[1] vdd Dec_5x32.Dec_2x4_7.net_2 24 200
| end Dec_5x32.Dec_2x4_7.inverter_1
| begin Dec_5x32.Dec_2x4_7.nand3 600 210
| device Dec_5x32.Dec_2x4_7.nand3.pmos 0 -100
p Dec_5x32.out[7] vdd Dec_5x32.Dec_2x4_7.net_8 24 200
| device Dec_5x32.Dec_2x4_7.nand3.nmos 0 0
n Dec_5x32.out[7] Dec_5x32.Dec_2x4_7.nand3.net_1 Dec_5x32.Dec_2x4_7.net_8 24 200
| device Dec_5x32.Dec_2x4_7.nand3.pmos_1 160 -100
p Dec_5x32.Dec_2x4_7.net_4 vdd Dec_5x32.Dec_2x4_7.net_8 24 200
| device Dec_5x32.Dec_2x4_7.nand3.nmos_1 0 100
n Dec_5x32.Dec_2x4_7.net_4 Dec_5x32.Dec_2x4_7.nand3.net_2 Dec_5x32.Dec_2x4_7.nand3.net_1 24 200
| device Dec_5x32.Dec_2x4_7.nand3.pmos_2 320 -100
p Dec_5x32.Dec_2x4_7.net_2 vdd Dec_5x32.Dec_2x4_7.net_8 24 200
| device Dec_5x32.Dec_2x4_7.nand3.nmos_2 0 200
n Dec_5x32.Dec_2x4_7.net_2 gnd Dec_5x32.Dec_2x4_7.nand3.net_2 24 200
| end Dec_5x32.Dec_2x4_7.nand3
| begin Dec_5x32.Dec_2x4_7.inverter_2 370 390
| device Dec_5x32.Dec_2x4_7.inverter_2.nmos 550 360
n address_write[1] gnd Dec_5x32.Dec_2x4_7.net_1 24 100
| device Dec_5x32.Dec_2x4_7.inverter_2.pmos 550 200
p address_write[1] vdd Dec_5x32.Dec_2x4_7.net_1 24 200
| end Dec_5x32.Dec_2x4_7.inverter_2
| begin Dec_5x32.Dec_2x4_7.nand3_1 600 360
| device Dec_5x32.Dec_2x4_7.nand3_1.pmos 0 -100
p Dec_5x32.out[7] vdd Dec_5x32.Dec_2x4_7.net_7 24 200
| device Dec_5x32.Dec_2x4_7.nand3_1.nmos 0 0
n Dec_5x32.out[7] Dec_5x32.Dec_2x4_7.nand3_1.net_1 Dec_5x32.Dec_2x4_7.net_7 24 200
| device Dec_5x32.Dec_2x4_7.nand3_1.pmos_1 160 -100
p address_write[0] vdd Dec_5x32.Dec_2x4_7.net_7 24 200
| device Dec_5x32.Dec_2x4_7.nand3_1.nmos_1 0 100
n address_write[0] Dec_5x32.Dec_2x4_7.nand3_1.net_2 Dec_5x32.Dec_2x4_7.nand3_1.net_1 24 200
| device Dec_5x32.Dec_2x4_7.nand3_1.pmos_2 320 -100
p Dec_5x32.Dec_2x4_7.net_1 vdd Dec_5x32.Dec_2x4_7.net_7 24 200
| device Dec_5x32.Dec_2x4_7.nand3_1.nmos_2 0 200
n Dec_5x32.Dec_2x4_7.net_1 gnd Dec_5x32.Dec_2x4_7.nand3_1.net_2 24 200
| end Dec_5x32.Dec_2x4_7.nand3_1
| begin Dec_5x32.Dec_2x4_7.nand3_2 600 510
| device Dec_5x32.Dec_2x4_7.nand3_2.pmos 0 -100
p Dec_5x32.out[7] vdd Dec_5x32.Dec_2x4_7.net_6 24 200
| device Dec_5x32.Dec_2x4_7.nand3_2.nmos 0 0
n Dec_5x32.out[7] Dec_5x32.Dec_2x4_7.nand3_2.net_1 Dec_5x32.Dec_2x4_7.net_6 24 200
| device Dec_5x32.Dec_2x4_7.nand3_2.pmos_1 160 -100
p Dec_5x32.Dec_2x4_7.net_5 vdd Dec_5x32.Dec_2x4_7.net_6 24 200
| device Dec_5x32.Dec_2x4_7.nand3_2.nmos_1 0 100
n Dec_5x32.Dec_2x4_7.net_5 Dec_5x32.Dec_2x4_7.nand3_2.net_2 Dec_5x32.Dec_2x4_7.nand3_2.net_1 24 200
| device Dec_5x32.Dec_2x4_7.nand3_2.pmos_2 320 -100
p address_write[1] vdd Dec_5x32.Dec_2x4_7.net_6 24 200
| device Dec_5x32.Dec_2x4_7.nand3_2.nmos_2 0 200
n address_write[1] gnd Dec_5x32.Dec_2x4_7.nand3_2.net_2 24 200
| end Dec_5x32.Dec_2x4_7.nand3_2
| begin Dec_5x32.Dec_2x4_7.inverter_3 370 470
| device Dec_5x32.Dec_2x4_7.inverter_3.nmos 550 360
n address_write[0] gnd Dec_5x32.Dec_2x4_7.net_5 24 100
| device Dec_5x32.Dec_2x4_7.inverter_3.pmos 550 200
p address_write[0] vdd Dec_5x32.Dec_2x4_7.net_5 24 200
| end Dec_5x32.Dec_2x4_7.inverter_3
| begin Dec_5x32.Dec_2x4_7.nand3_3 600 630
| device Dec_5x32.Dec_2x4_7.nand3_3.pmos 0 -100
p Dec_5x32.out[7] vdd Dec_5x32.Dec_2x4_7.net_3 24 200
| device Dec_5x32.Dec_2x4_7.nand3_3.nmos 0 0
n Dec_5x32.out[7] Dec_5x32.Dec_2x4_7.nand3_3.net_1 Dec_5x32.Dec_2x4_7.net_3 24 200
| device Dec_5x32.Dec_2x4_7.nand3_3.pmos_1 160 -100
p address_write[0] vdd Dec_5x32.Dec_2x4_7.net_3 24 200
| device Dec_5x32.Dec_2x4_7.nand3_3.nmos_1 0 100
n address_write[0] Dec_5x32.Dec_2x4_7.nand3_3.net_2 Dec_5x32.Dec_2x4_7.nand3_3.net_1 24 200
| device Dec_5x32.Dec_2x4_7.nand3_3.pmos_2 320 -100
p address_write[1] vdd Dec_5x32.Dec_2x4_7.net_3 24 200
| device Dec_5x32.Dec_2x4_7.nand3_3.nmos_2 0 200
n address_write[1] gnd Dec_5x32.Dec_2x4_7.nand3_3.net_2 24 200
| end Dec_5x32.Dec_2x4_7.nand3_3
| begin Dec_5x32.Dec_2x4_7.inverter_4 700 210
| device Dec_5x32.Dec_2x4_7.inverter_4.nmos 550 360
n Dec_5x32.Dec_2x4_7.net_8 gnd net_1[28] 24 100
| device Dec_5x32.Dec_2x4_7.inverter_4.pmos 550 200
p Dec_5x32.Dec_2x4_7.net_8 vdd net_1[28] 24 200
| end Dec_5x32.Dec_2x4_7.inverter_4
| begin Dec_5x32.Dec_2x4_7.inverter_5 700 360
| device Dec_5x32.Dec_2x4_7.inverter_5.nmos 550 360
n Dec_5x32.Dec_2x4_7.net_7 gnd net_1[29] 24 100
| device Dec_5x32.Dec_2x4_7.inverter_5.pmos 550 200
p Dec_5x32.Dec_2x4_7.net_7 vdd net_1[29] 24 200
| end Dec_5x32.Dec_2x4_7.inverter_5
| begin Dec_5x32.Dec_2x4_7.inverter_6 700 510
| device Dec_5x32.Dec_2x4_7.inverter_6.nmos 550 360
n Dec_5x32.Dec_2x4_7.net_6 gnd net_1[30] 24 100
| device Dec_5x32.Dec_2x4_7.inverter_6.pmos 550 200
p Dec_5x32.Dec_2x4_7.net_6 vdd net_1[30] 24 200
| end Dec_5x32.Dec_2x4_7.inverter_6
| begin Dec_5x32.Dec_2x4_7.inverter_7 700 630
| device Dec_5x32.Dec_2x4_7.inverter_7.nmos 550 360
n Dec_5x32.Dec_2x4_7.net_3 gnd net_1[31] 24 100
| device Dec_5x32.Dec_2x4_7.inverter_7.pmos 550 200
p Dec_5x32.Dec_2x4_7.net_3 vdd net_1[31] 24 200
| end Dec_5x32.Dec_2x4_7.inverter_7
| end Dec_5x32.Dec_2x4_7
| end Dec_5x32
| begin Dec_5x32_1 40 270
| begin Dec_5x32_1.Dec_3x8 110 100
| begin Dec_5x32_1.Dec_3x8.inverter -580 -70
| device Dec_5x32_1.Dec_3x8.inverter.nmos 550 360
n address_read2[2] gnd Dec_5x32_1.Dec_3x8.net_1 24 100
| device Dec_5x32_1.Dec_3x8.inverter.pmos 550 200
p address_read2[2] vdd Dec_5x32_1.Dec_3x8.net_1 24 200
| end Dec_5x32_1.Dec_3x8.inverter
| begin Dec_5x32_1.Dec_3x8.inverter_1 -300 20
| device Dec_5x32_1.Dec_3x8.inverter_1.nmos 550 360
n address_read2[3] gnd Dec_5x32_1.Dec_3x8.net_4 24 100
| device Dec_5x32_1.Dec_3x8.inverter_1.pmos 550 200
p address_read2[3] vdd Dec_5x32_1.Dec_3x8.net_4 24 200
| end Dec_5x32_1.Dec_3x8.inverter_1
| begin Dec_5x32_1.Dec_3x8.inverter_2 0 100
| device Dec_5x32_1.Dec_3x8.inverter_2.nmos 550 360
n address_read2[4] gnd Dec_5x32_1.Dec_3x8.net_2 24 100
| device Dec_5x32_1.Dec_3x8.inverter_2.pmos 550 200
p address_read2[4] vdd Dec_5x32_1.Dec_3x8.net_2 24 200
| end Dec_5x32_1.Dec_3x8.inverter_2
| begin Dec_5x32_1.Dec_3x8.nand3 460 250
| device Dec_5x32_1.Dec_3x8.nand3.pmos 0 -100
p Dec_5x32_1.Dec_3x8.net_1 vdd Dec_5x32_1.Dec_3x8.net_11 24 200
| device Dec_5x32_1.Dec_3x8.nand3.nmos 0 0
n Dec_5x32_1.Dec_3x8.net_1 Dec_5x32_1.Dec_3x8.nand3.net_1 Dec_5x32_1.Dec_3x8.net_11 24 200
| device Dec_5x32_1.Dec_3x8.nand3.pmos_1 160 -100
p Dec_5x32_1.Dec_3x8.net_4 vdd Dec_5x32_1.Dec_3x8.net_11 24 200
| device Dec_5x32_1.Dec_3x8.nand3.nmos_1 0 100
n Dec_5x32_1.Dec_3x8.net_4 Dec_5x32_1.Dec_3x8.nand3.net_2 Dec_5x32_1.Dec_3x8.nand3.net_1 24 200
| device Dec_5x32_1.Dec_3x8.nand3.pmos_2 320 -100
p address_read2[4] vdd Dec_5x32_1.Dec_3x8.net_11 24 200
| device Dec_5x32_1.Dec_3x8.nand3.nmos_2 0 200
n address_read2[4] gnd Dec_5x32_1.Dec_3x8.nand3.net_2 24 200
| end Dec_5x32_1.Dec_3x8.nand3
| begin Dec_5x32_1.Dec_3x8.inverter_3 560 250
| device Dec_5x32_1.Dec_3x8.inverter_3.nmos 550 360
n Dec_5x32_1.Dec_3x8.net_11 gnd Dec_5x32_1.out[1] 24 100
| device Dec_5x32_1.Dec_3x8.inverter_3.pmos 550 200
p Dec_5x32_1.Dec_3x8.net_11 vdd Dec_5x32_1.out[1] 24 200
| end Dec_5x32_1.Dec_3x8.inverter_3
| begin Dec_5x32_1.Dec_3x8.nand3_1 460 380
| device Dec_5x32_1.Dec_3x8.nand3_1.pmos 0 -100
p Dec_5x32_1.Dec_3x8.net_1 vdd Dec_5x32_1.Dec_3x8.net_9 24 200
| device Dec_5x32_1.Dec_3x8.nand3_1.nmos 0 0
n Dec_5x32_1.Dec_3x8.net_1 Dec_5x32_1.Dec_3x8.nand3_1.net_1 Dec_5x32_1.Dec_3x8.net_9 24 200
| device Dec_5x32_1.Dec_3x8.nand3_1.pmos_1 160 -100
p address_read2[3] vdd Dec_5x32_1.Dec_3x8.net_9 24 200
| device Dec_5x32_1.Dec_3x8.nand3_1.nmos_1 0 100
n address_read2[3] Dec_5x32_1.Dec_3x8.nand3_1.net_2 Dec_5x32_1.Dec_3x8.nand3_1.net_1 24 200
| device Dec_5x32_1.Dec_3x8.nand3_1.pmos_2 320 -100
p Dec_5x32_1.Dec_3x8.net_2 vdd Dec_5x32_1.Dec_3x8.net_9 24 200
| device Dec_5x32_1.Dec_3x8.nand3_1.nmos_2 0 200
n Dec_5x32_1.Dec_3x8.net_2 gnd Dec_5x32_1.Dec_3x8.nand3_1.net_2 24 200
| end Dec_5x32_1.Dec_3x8.nand3_1
| begin Dec_5x32_1.Dec_3x8.inverter_4 560 380
| device Dec_5x32_1.Dec_3x8.inverter_4.nmos 550 360
n Dec_5x32_1.Dec_3x8.net_9 gnd Dec_5x32_1.out[2] 24 100
| device Dec_5x32_1.Dec_3x8.inverter_4.pmos 550 200
p Dec_5x32_1.Dec_3x8.net_9 vdd Dec_5x32_1.out[2] 24 200
| end Dec_5x32_1.Dec_3x8.inverter_4
| begin Dec_5x32_1.Dec_3x8.nand3_2 460 510
| device Dec_5x32_1.Dec_3x8.nand3_2.pmos 0 -100
p Dec_5x32_1.Dec_3x8.net_1 vdd Dec_5x32_1.Dec_3x8.net_6 24 200
| device Dec_5x32_1.Dec_3x8.nand3_2.nmos 0 0
n Dec_5x32_1.Dec_3x8.net_1 Dec_5x32_1.Dec_3x8.nand3_2.net_1 Dec_5x32_1.Dec_3x8.net_6 24 200
| device Dec_5x32_1.Dec_3x8.nand3_2.pmos_1 160 -100
p address_read2[3] vdd Dec_5x32_1.Dec_3x8.net_6 24 200
| device Dec_5x32_1.Dec_3x8.nand3_2.nmos_1 0 100
n address_read2[3] Dec_5x32_1.Dec_3x8.nand3_2.net_2 Dec_5x32_1.Dec_3x8.nand3_2.net_1 24 200
| device Dec_5x32_1.Dec_3x8.nand3_2.pmos_2 320 -100
p address_read2[4] vdd Dec_5x32_1.Dec_3x8.net_6 24 200
| device Dec_5x32_1.Dec_3x8.nand3_2.nmos_2 0 200
n address_read2[4] gnd Dec_5x32_1.Dec_3x8.nand3_2.net_2 24 200
| end Dec_5x32_1.Dec_3x8.nand3_2
| begin Dec_5x32_1.Dec_3x8.inverter_5 560 510
| device Dec_5x32_1.Dec_3x8.inverter_5.nmos 550 360
n Dec_5x32_1.Dec_3x8.net_6 gnd Dec_5x32_1.out[3] 24 100
| device Dec_5x32_1.Dec_3x8.inverter_5.pmos 550 200
p Dec_5x32_1.Dec_3x8.net_6 vdd Dec_5x32_1.out[3] 24 200
| end Dec_5x32_1.Dec_3x8.inverter_5
| begin Dec_5x32_1.Dec_3x8.nand3_3 460 630
| device Dec_5x32_1.Dec_3x8.nand3_3.pmos 0 -100
p address_read2[2] vdd Dec_5x32_1.Dec_3x8.net_10 24 200
| device Dec_5x32_1.Dec_3x8.nand3_3.nmos 0 0
n address_read2[2] Dec_5x32_1.Dec_3x8.nand3_3.net_1 Dec_5x32_1.Dec_3x8.net_10 24 200
| device Dec_5x32_1.Dec_3x8.nand3_3.pmos_1 160 -100
p Dec_5x32_1.Dec_3x8.net_4 vdd Dec_5x32_1.Dec_3x8.net_10 24 200
| device Dec_5x32_1.Dec_3x8.nand3_3.nmos_1 0 100
n Dec_5x32_1.Dec_3x8.net_4 Dec_5x32_1.Dec_3x8.nand3_3.net_2 Dec_5x32_1.Dec_3x8.nand3_3.net_1 24 200
| device Dec_5x32_1.Dec_3x8.nand3_3.pmos_2 320 -100
p Dec_5x32_1.Dec_3x8.net_2 vdd Dec_5x32_1.Dec_3x8.net_10 24 200
| device Dec_5x32_1.Dec_3x8.nand3_3.nmos_2 0 200
n Dec_5x32_1.Dec_3x8.net_2 gnd Dec_5x32_1.Dec_3x8.nand3_3.net_2 24 200
| end Dec_5x32_1.Dec_3x8.nand3_3
| begin Dec_5x32_1.Dec_3x8.inverter_6 560 630
| device Dec_5x32_1.Dec_3x8.inverter_6.nmos 550 360
n Dec_5x32_1.Dec_3x8.net_10 gnd Dec_5x32_1.out[4] 24 100
| device Dec_5x32_1.Dec_3x8.inverter_6.pmos 550 200
p Dec_5x32_1.Dec_3x8.net_10 vdd Dec_5x32_1.out[4] 24 200
| end Dec_5x32_1.Dec_3x8.inverter_6
| begin Dec_5x32_1.Dec_3x8.nand3_4 460 760
| device Dec_5x32_1.Dec_3x8.nand3_4.pmos 0 -100
p address_read2[2] vdd Dec_5x32_1.Dec_3x8.net_8 24 200
| device Dec_5x32_1.Dec_3x8.nand3_4.nmos 0 0
n address_read2[2] Dec_5x32_1.Dec_3x8.nand3_4.net_1 Dec_5x32_1.Dec_3x8.net_8 24 200
| device Dec_5x32_1.Dec_3x8.nand3_4.pmos_1 160 -100
p Dec_5x32_1.Dec_3x8.net_4 vdd Dec_5x32_1.Dec_3x8.net_8 24 200
| device Dec_5x32_1.Dec_3x8.nand3_4.nmos_1 0 100
n Dec_5x32_1.Dec_3x8.net_4 Dec_5x32_1.Dec_3x8.nand3_4.net_2 Dec_5x32_1.Dec_3x8.nand3_4.net_1 24 200
| device Dec_5x32_1.Dec_3x8.nand3_4.pmos_2 320 -100
p address_read2[4] vdd Dec_5x32_1.Dec_3x8.net_8 24 200
| device Dec_5x32_1.Dec_3x8.nand3_4.nmos_2 0 200
n address_read2[4] gnd Dec_5x32_1.Dec_3x8.nand3_4.net_2 24 200
| end Dec_5x32_1.Dec_3x8.nand3_4
| begin Dec_5x32_1.Dec_3x8.inverter_7 560 760
| device Dec_5x32_1.Dec_3x8.inverter_7.nmos 550 360
n Dec_5x32_1.Dec_3x8.net_8 gnd Dec_5x32_1.out[5] 24 100
| device Dec_5x32_1.Dec_3x8.inverter_7.pmos 550 200
p Dec_5x32_1.Dec_3x8.net_8 vdd Dec_5x32_1.out[5] 24 200
| end Dec_5x32_1.Dec_3x8.inverter_7
| begin Dec_5x32_1.Dec_3x8.nand3_5 460 890
| device Dec_5x32_1.Dec_3x8.nand3_5.pmos 0 -100
p address_read2[2] vdd Dec_5x32_1.Dec_3x8.net_3 24 200
| device Dec_5x32_1.Dec_3x8.nand3_5.nmos 0 0
n address_read2[2] Dec_5x32_1.Dec_3x8.nand3_5.net_1 Dec_5x32_1.Dec_3x8.net_3 24 200
| device Dec_5x32_1.Dec_3x8.nand3_5.pmos_1 160 -100
p address_read2[3] vdd Dec_5x32_1.Dec_3x8.net_3 24 200
| device Dec_5x32_1.Dec_3x8.nand3_5.nmos_1 0 100
n address_read2[3] Dec_5x32_1.Dec_3x8.nand3_5.net_2 Dec_5x32_1.Dec_3x8.nand3_5.net_1 24 200
| device Dec_5x32_1.Dec_3x8.nand3_5.pmos_2 320 -100
p Dec_5x32_1.Dec_3x8.net_2 vdd Dec_5x32_1.Dec_3x8.net_3 24 200
| device Dec_5x32_1.Dec_3x8.nand3_5.nmos_2 0 200
n Dec_5x32_1.Dec_3x8.net_2 gnd Dec_5x32_1.Dec_3x8.nand3_5.net_2 24 200
| end Dec_5x32_1.Dec_3x8.nand3_5
| begin Dec_5x32_1.Dec_3x8.inverter_8 560 890
| device Dec_5x32_1.Dec_3x8.inverter_8.nmos 550 360
n Dec_5x32_1.Dec_3x8.net_3 gnd Dec_5x32_1.out[6] 24 100
| device Dec_5x32_1.Dec_3x8.inverter_8.pmos 550 200
p Dec_5x32_1.Dec_3x8.net_3 vdd Dec_5x32_1.out[6] 24 200
| end Dec_5x32_1.Dec_3x8.inverter_8
| begin Dec_5x32_1.Dec_3x8.nand3_6 460 1020
| device Dec_5x32_1.Dec_3x8.nand3_6.pmos 0 -100
p address_read2[2] vdd Dec_5x32_1.Dec_3x8.net_5 24 200
| device Dec_5x32_1.Dec_3x8.nand3_6.nmos 0 0
n address_read2[2] Dec_5x32_1.Dec_3x8.nand3_6.net_1 Dec_5x32_1.Dec_3x8.net_5 24 200
| device Dec_5x32_1.Dec_3x8.nand3_6.pmos_1 160 -100
p address_read2[3] vdd Dec_5x32_1.Dec_3x8.net_5 24 200
| device Dec_5x32_1.Dec_3x8.nand3_6.nmos_1 0 100
n address_read2[3] Dec_5x32_1.Dec_3x8.nand3_6.net_2 Dec_5x32_1.Dec_3x8.nand3_6.net_1 24 200
| device Dec_5x32_1.Dec_3x8.nand3_6.pmos_2 320 -100
p address_read2[4] vdd Dec_5x32_1.Dec_3x8.net_5 24 200
| device Dec_5x32_1.Dec_3x8.nand3_6.nmos_2 0 200
n address_read2[4] gnd Dec_5x32_1.Dec_3x8.nand3_6.net_2 24 200
| end Dec_5x32_1.Dec_3x8.nand3_6
| begin Dec_5x32_1.Dec_3x8.inverter_9 560 1020
| device Dec_5x32_1.Dec_3x8.inverter_9.nmos 550 360
n Dec_5x32_1.Dec_3x8.net_5 gnd Dec_5x32_1.out[7] 24 100
| device Dec_5x32_1.Dec_3x8.inverter_9.pmos 550 200
p Dec_5x32_1.Dec_3x8.net_5 vdd Dec_5x32_1.out[7] 24 200
| end Dec_5x32_1.Dec_3x8.inverter_9
| begin Dec_5x32_1.Dec_3x8.nand3_7 460 20
| device Dec_5x32_1.Dec_3x8.nand3_7.pmos 0 -100
p Dec_5x32_1.Dec_3x8.net_1 vdd Dec_5x32_1.Dec_3x8.net_7 24 200
| device Dec_5x32_1.Dec_3x8.nand3_7.nmos 0 0
n Dec_5x32_1.Dec_3x8.net_1 Dec_5x32_1.Dec_3x8.nand3_7.net_1 Dec_5x32_1.Dec_3x8.net_7 24 200
| device Dec_5x32_1.Dec_3x8.nand3_7.pmos_1 160 -100
p Dec_5x32_1.Dec_3x8.net_4 vdd Dec_5x32_1.Dec_3x8.net_7 24 200
| device Dec_5x32_1.Dec_3x8.nand3_7.nmos_1 0 100
n Dec_5x32_1.Dec_3x8.net_4 Dec_5x32_1.Dec_3x8.nand3_7.net_2 Dec_5x32_1.Dec_3x8.nand3_7.net_1 24 200
| device Dec_5x32_1.Dec_3x8.nand3_7.pmos_2 320 -100
p Dec_5x32_1.Dec_3x8.net_2 vdd Dec_5x32_1.Dec_3x8.net_7 24 200
| device Dec_5x32_1.Dec_3x8.nand3_7.nmos_2 0 200
n Dec_5x32_1.Dec_3x8.net_2 gnd Dec_5x32_1.Dec_3x8.nand3_7.net_2 24 200
| end Dec_5x32_1.Dec_3x8.nand3_7
| begin Dec_5x32_1.Dec_3x8.inverter_10 560 20
| device Dec_5x32_1.Dec_3x8.inverter_10.nmos 550 360
n Dec_5x32_1.Dec_3x8.net_7 gnd Dec_5x32_1.out[0] 24 100
| device Dec_5x32_1.Dec_3x8.inverter_10.pmos 550 200
p Dec_5x32_1.Dec_3x8.net_7 vdd Dec_5x32_1.out[0] 24 200
| end Dec_5x32_1.Dec_3x8.inverter_10
| end Dec_5x32_1.Dec_3x8
| begin Dec_5x32_1.Dec_2x4 520 100
| begin Dec_5x32_1.Dec_2x4.inverter 370 170
| device Dec_5x32_1.Dec_2x4.inverter.nmos 550 360
n address_read2[0] gnd Dec_5x32_1.Dec_2x4.net_4 24 100
| device Dec_5x32_1.Dec_2x4.inverter.pmos 550 200
p address_read2[0] vdd Dec_5x32_1.Dec_2x4.net_4 24 200
| end Dec_5x32_1.Dec_2x4.inverter
| begin Dec_5x32_1.Dec_2x4.inverter_1 370 240
| device Dec_5x32_1.Dec_2x4.inverter_1.nmos 550 360
n address_read2[1] gnd Dec_5x32_1.Dec_2x4.net_2 24 100
| device Dec_5x32_1.Dec_2x4.inverter_1.pmos 550 200
p address_read2[1] vdd Dec_5x32_1.Dec_2x4.net_2 24 200
| end Dec_5x32_1.Dec_2x4.inverter_1
| begin Dec_5x32_1.Dec_2x4.nand3 600 210
| device Dec_5x32_1.Dec_2x4.nand3.pmos 0 -100
p Dec_5x32_1.out[0] vdd Dec_5x32_1.Dec_2x4.net_8 24 200
| device Dec_5x32_1.Dec_2x4.nand3.nmos 0 0
n Dec_5x32_1.out[0] Dec_5x32_1.Dec_2x4.nand3.net_1 Dec_5x32_1.Dec_2x4.net_8 24 200
| device Dec_5x32_1.Dec_2x4.nand3.pmos_1 160 -100
p Dec_5x32_1.Dec_2x4.net_4 vdd Dec_5x32_1.Dec_2x4.net_8 24 200
| device Dec_5x32_1.Dec_2x4.nand3.nmos_1 0 100
n Dec_5x32_1.Dec_2x4.net_4 Dec_5x32_1.Dec_2x4.nand3.net_2 Dec_5x32_1.Dec_2x4.nand3.net_1 24 200
| device Dec_5x32_1.Dec_2x4.nand3.pmos_2 320 -100
p Dec_5x32_1.Dec_2x4.net_2 vdd Dec_5x32_1.Dec_2x4.net_8 24 200
| device Dec_5x32_1.Dec_2x4.nand3.nmos_2 0 200
n Dec_5x32_1.Dec_2x4.net_2 gnd Dec_5x32_1.Dec_2x4.nand3.net_2 24 200
| end Dec_5x32_1.Dec_2x4.nand3
| begin Dec_5x32_1.Dec_2x4.inverter_2 370 390
| device Dec_5x32_1.Dec_2x4.inverter_2.nmos 550 360
n address_read2[1] gnd Dec_5x32_1.Dec_2x4.net_1 24 100
| device Dec_5x32_1.Dec_2x4.inverter_2.pmos 550 200
p address_read2[1] vdd Dec_5x32_1.Dec_2x4.net_1 24 200
| end Dec_5x32_1.Dec_2x4.inverter_2
| begin Dec_5x32_1.Dec_2x4.nand3_1 600 360
| device Dec_5x32_1.Dec_2x4.nand3_1.pmos 0 -100
p Dec_5x32_1.out[0] vdd Dec_5x32_1.Dec_2x4.net_7 24 200
| device Dec_5x32_1.Dec_2x4.nand3_1.nmos 0 0
n Dec_5x32_1.out[0] Dec_5x32_1.Dec_2x4.nand3_1.net_1 Dec_5x32_1.Dec_2x4.net_7 24 200
| device Dec_5x32_1.Dec_2x4.nand3_1.pmos_1 160 -100
p address_read2[0] vdd Dec_5x32_1.Dec_2x4.net_7 24 200
| device Dec_5x32_1.Dec_2x4.nand3_1.nmos_1 0 100
n address_read2[0] Dec_5x32_1.Dec_2x4.nand3_1.net_2 Dec_5x32_1.Dec_2x4.nand3_1.net_1 24 200
| device Dec_5x32_1.Dec_2x4.nand3_1.pmos_2 320 -100
p Dec_5x32_1.Dec_2x4.net_1 vdd Dec_5x32_1.Dec_2x4.net_7 24 200
| device Dec_5x32_1.Dec_2x4.nand3_1.nmos_2 0 200
n Dec_5x32_1.Dec_2x4.net_1 gnd Dec_5x32_1.Dec_2x4.nand3_1.net_2 24 200
| end Dec_5x32_1.Dec_2x4.nand3_1
| begin Dec_5x32_1.Dec_2x4.nand3_2 600 510
| device Dec_5x32_1.Dec_2x4.nand3_2.pmos 0 -100
p Dec_5x32_1.out[0] vdd Dec_5x32_1.Dec_2x4.net_6 24 200
| device Dec_5x32_1.Dec_2x4.nand3_2.nmos 0 0
n Dec_5x32_1.out[0] Dec_5x32_1.Dec_2x4.nand3_2.net_1 Dec_5x32_1.Dec_2x4.net_6 24 200
| device Dec_5x32_1.Dec_2x4.nand3_2.pmos_1 160 -100
p Dec_5x32_1.Dec_2x4.net_5 vdd Dec_5x32_1.Dec_2x4.net_6 24 200
| device Dec_5x32_1.Dec_2x4.nand3_2.nmos_1 0 100
n Dec_5x32_1.Dec_2x4.net_5 Dec_5x32_1.Dec_2x4.nand3_2.net_2 Dec_5x32_1.Dec_2x4.nand3_2.net_1 24 200
| device Dec_5x32_1.Dec_2x4.nand3_2.pmos_2 320 -100
p address_read2[1] vdd Dec_5x32_1.Dec_2x4.net_6 24 200
| device Dec_5x32_1.Dec_2x4.nand3_2.nmos_2 0 200
n address_read2[1] gnd Dec_5x32_1.Dec_2x4.nand3_2.net_2 24 200
| end Dec_5x32_1.Dec_2x4.nand3_2
| begin Dec_5x32_1.Dec_2x4.inverter_3 370 470
| device Dec_5x32_1.Dec_2x4.inverter_3.nmos 550 360
n address_read2[0] gnd Dec_5x32_1.Dec_2x4.net_5 24 100
| device Dec_5x32_1.Dec_2x4.inverter_3.pmos 550 200
p address_read2[0] vdd Dec_5x32_1.Dec_2x4.net_5 24 200
| end Dec_5x32_1.Dec_2x4.inverter_3
| begin Dec_5x32_1.Dec_2x4.nand3_3 600 630
| device Dec_5x32_1.Dec_2x4.nand3_3.pmos 0 -100
p Dec_5x32_1.out[0] vdd Dec_5x32_1.Dec_2x4.net_3 24 200
| device Dec_5x32_1.Dec_2x4.nand3_3.nmos 0 0
n Dec_5x32_1.out[0] Dec_5x32_1.Dec_2x4.nand3_3.net_1 Dec_5x32_1.Dec_2x4.net_3 24 200
| device Dec_5x32_1.Dec_2x4.nand3_3.pmos_1 160 -100
p address_read2[0] vdd Dec_5x32_1.Dec_2x4.net_3 24 200
| device Dec_5x32_1.Dec_2x4.nand3_3.nmos_1 0 100
n address_read2[0] Dec_5x32_1.Dec_2x4.nand3_3.net_2 Dec_5x32_1.Dec_2x4.nand3_3.net_1 24 200
| device Dec_5x32_1.Dec_2x4.nand3_3.pmos_2 320 -100
p address_read2[1] vdd Dec_5x32_1.Dec_2x4.net_3 24 200
| device Dec_5x32_1.Dec_2x4.nand3_3.nmos_2 0 200
n address_read2[1] gnd Dec_5x32_1.Dec_2x4.nand3_3.net_2 24 200
| end Dec_5x32_1.Dec_2x4.nand3_3
| begin Dec_5x32_1.Dec_2x4.inverter_4 700 210
| device Dec_5x32_1.Dec_2x4.inverter_4.nmos 550 360
n Dec_5x32_1.Dec_2x4.net_8 gnd inR2[0] 24 100
| device Dec_5x32_1.Dec_2x4.inverter_4.pmos 550 200
p Dec_5x32_1.Dec_2x4.net_8 vdd inR2[0] 24 200
| end Dec_5x32_1.Dec_2x4.inverter_4
| begin Dec_5x32_1.Dec_2x4.inverter_5 700 360
| device Dec_5x32_1.Dec_2x4.inverter_5.nmos 550 360
n Dec_5x32_1.Dec_2x4.net_7 gnd inR2[1] 24 100
| device Dec_5x32_1.Dec_2x4.inverter_5.pmos 550 200
p Dec_5x32_1.Dec_2x4.net_7 vdd inR2[1] 24 200
| end Dec_5x32_1.Dec_2x4.inverter_5
| begin Dec_5x32_1.Dec_2x4.inverter_6 700 510
| device Dec_5x32_1.Dec_2x4.inverter_6.nmos 550 360
n Dec_5x32_1.Dec_2x4.net_6 gnd inR2[2] 24 100
| device Dec_5x32_1.Dec_2x4.inverter_6.pmos 550 200
p Dec_5x32_1.Dec_2x4.net_6 vdd inR2[2] 24 200
| end Dec_5x32_1.Dec_2x4.inverter_6
| begin Dec_5x32_1.Dec_2x4.inverter_7 700 630
| device Dec_5x32_1.Dec_2x4.inverter_7.nmos 550 360
n Dec_5x32_1.Dec_2x4.net_3 gnd inR2[3] 24 100
| device Dec_5x32_1.Dec_2x4.inverter_7.pmos 550 200
p Dec_5x32_1.Dec_2x4.net_3 vdd inR2[3] 24 200
| end Dec_5x32_1.Dec_2x4.inverter_7
| end Dec_5x32_1.Dec_2x4
| begin Dec_5x32_1.Dec_2x4_1 520 230
| begin Dec_5x32_1.Dec_2x4_1.inverter 370 170
| device Dec_5x32_1.Dec_2x4_1.inverter.nmos 550 360
n address_read2[0] gnd Dec_5x32_1.Dec_2x4_1.net_4 24 100
| device Dec_5x32_1.Dec_2x4_1.inverter.pmos 550 200
p address_read2[0] vdd Dec_5x32_1.Dec_2x4_1.net_4 24 200
| end Dec_5x32_1.Dec_2x4_1.inverter
| begin Dec_5x32_1.Dec_2x4_1.inverter_1 370 240
| device Dec_5x32_1.Dec_2x4_1.inverter_1.nmos 550 360
n address_read2[1] gnd Dec_5x32_1.Dec_2x4_1.net_2 24 100
| device Dec_5x32_1.Dec_2x4_1.inverter_1.pmos 550 200
p address_read2[1] vdd Dec_5x32_1.Dec_2x4_1.net_2 24 200
| end Dec_5x32_1.Dec_2x4_1.inverter_1
| begin Dec_5x32_1.Dec_2x4_1.nand3 600 210
| device Dec_5x32_1.Dec_2x4_1.nand3.pmos 0 -100
p Dec_5x32_1.out[1] vdd Dec_5x32_1.Dec_2x4_1.net_8 24 200
| device Dec_5x32_1.Dec_2x4_1.nand3.nmos 0 0
n Dec_5x32_1.out[1] Dec_5x32_1.Dec_2x4_1.nand3.net_1 Dec_5x32_1.Dec_2x4_1.net_8 24 200
| device Dec_5x32_1.Dec_2x4_1.nand3.pmos_1 160 -100
p Dec_5x32_1.Dec_2x4_1.net_4 vdd Dec_5x32_1.Dec_2x4_1.net_8 24 200
| device Dec_5x32_1.Dec_2x4_1.nand3.nmos_1 0 100
n Dec_5x32_1.Dec_2x4_1.net_4 Dec_5x32_1.Dec_2x4_1.nand3.net_2 Dec_5x32_1.Dec_2x4_1.nand3.net_1 24 200
| device Dec_5x32_1.Dec_2x4_1.nand3.pmos_2 320 -100
p Dec_5x32_1.Dec_2x4_1.net_2 vdd Dec_5x32_1.Dec_2x4_1.net_8 24 200
| device Dec_5x32_1.Dec_2x4_1.nand3.nmos_2 0 200
n Dec_5x32_1.Dec_2x4_1.net_2 gnd Dec_5x32_1.Dec_2x4_1.nand3.net_2 24 200
| end Dec_5x32_1.Dec_2x4_1.nand3
| begin Dec_5x32_1.Dec_2x4_1.inverter_2 370 390
| device Dec_5x32_1.Dec_2x4_1.inverter_2.nmos 550 360
n address_read2[1] gnd Dec_5x32_1.Dec_2x4_1.net_1 24 100
| device Dec_5x32_1.Dec_2x4_1.inverter_2.pmos 550 200
p address_read2[1] vdd Dec_5x32_1.Dec_2x4_1.net_1 24 200
| end Dec_5x32_1.Dec_2x4_1.inverter_2
| begin Dec_5x32_1.Dec_2x4_1.nand3_1 600 360
| device Dec_5x32_1.Dec_2x4_1.nand3_1.pmos 0 -100
p Dec_5x32_1.out[1] vdd Dec_5x32_1.Dec_2x4_1.net_7 24 200
| device Dec_5x32_1.Dec_2x4_1.nand3_1.nmos 0 0
n Dec_5x32_1.out[1] Dec_5x32_1.Dec_2x4_1.nand3_1.net_1 Dec_5x32_1.Dec_2x4_1.net_7 24 200
| device Dec_5x32_1.Dec_2x4_1.nand3_1.pmos_1 160 -100
p address_read2[0] vdd Dec_5x32_1.Dec_2x4_1.net_7 24 200
| device Dec_5x32_1.Dec_2x4_1.nand3_1.nmos_1 0 100
n address_read2[0] Dec_5x32_1.Dec_2x4_1.nand3_1.net_2 Dec_5x32_1.Dec_2x4_1.nand3_1.net_1 24 200
| device Dec_5x32_1.Dec_2x4_1.nand3_1.pmos_2 320 -100
p Dec_5x32_1.Dec_2x4_1.net_1 vdd Dec_5x32_1.Dec_2x4_1.net_7 24 200
| device Dec_5x32_1.Dec_2x4_1.nand3_1.nmos_2 0 200
n Dec_5x32_1.Dec_2x4_1.net_1 gnd Dec_5x32_1.Dec_2x4_1.nand3_1.net_2 24 200
| end Dec_5x32_1.Dec_2x4_1.nand3_1
| begin Dec_5x32_1.Dec_2x4_1.nand3_2 600 510
| device Dec_5x32_1.Dec_2x4_1.nand3_2.pmos 0 -100
p Dec_5x32_1.out[1] vdd Dec_5x32_1.Dec_2x4_1.net_6 24 200
| device Dec_5x32_1.Dec_2x4_1.nand3_2.nmos 0 0
n Dec_5x32_1.out[1] Dec_5x32_1.Dec_2x4_1.nand3_2.net_1 Dec_5x32_1.Dec_2x4_1.net_6 24 200
| device Dec_5x32_1.Dec_2x4_1.nand3_2.pmos_1 160 -100
p Dec_5x32_1.Dec_2x4_1.net_5 vdd Dec_5x32_1.Dec_2x4_1.net_6 24 200
| device Dec_5x32_1.Dec_2x4_1.nand3_2.nmos_1 0 100
n Dec_5x32_1.Dec_2x4_1.net_5 Dec_5x32_1.Dec_2x4_1.nand3_2.net_2 Dec_5x32_1.Dec_2x4_1.nand3_2.net_1 24 200
| device Dec_5x32_1.Dec_2x4_1.nand3_2.pmos_2 320 -100
p address_read2[1] vdd Dec_5x32_1.Dec_2x4_1.net_6 24 200
| device Dec_5x32_1.Dec_2x4_1.nand3_2.nmos_2 0 200
n address_read2[1] gnd Dec_5x32_1.Dec_2x4_1.nand3_2.net_2 24 200
| end Dec_5x32_1.Dec_2x4_1.nand3_2
| begin Dec_5x32_1.Dec_2x4_1.inverter_3 370 470
| device Dec_5x32_1.Dec_2x4_1.inverter_3.nmos 550 360
n address_read2[0] gnd Dec_5x32_1.Dec_2x4_1.net_5 24 100
| device Dec_5x32_1.Dec_2x4_1.inverter_3.pmos 550 200
p address_read2[0] vdd Dec_5x32_1.Dec_2x4_1.net_5 24 200
| end Dec_5x32_1.Dec_2x4_1.inverter_3
| begin Dec_5x32_1.Dec_2x4_1.nand3_3 600 630
| device Dec_5x32_1.Dec_2x4_1.nand3_3.pmos 0 -100
p Dec_5x32_1.out[1] vdd Dec_5x32_1.Dec_2x4_1.net_3 24 200
| device Dec_5x32_1.Dec_2x4_1.nand3_3.nmos 0 0
n Dec_5x32_1.out[1] Dec_5x32_1.Dec_2x4_1.nand3_3.net_1 Dec_5x32_1.Dec_2x4_1.net_3 24 200
| device Dec_5x32_1.Dec_2x4_1.nand3_3.pmos_1 160 -100
p address_read2[0] vdd Dec_5x32_1.Dec_2x4_1.net_3 24 200
| device Dec_5x32_1.Dec_2x4_1.nand3_3.nmos_1 0 100
n address_read2[0] Dec_5x32_1.Dec_2x4_1.nand3_3.net_2 Dec_5x32_1.Dec_2x4_1.nand3_3.net_1 24 200
| device Dec_5x32_1.Dec_2x4_1.nand3_3.pmos_2 320 -100
p address_read2[1] vdd Dec_5x32_1.Dec_2x4_1.net_3 24 200
| device Dec_5x32_1.Dec_2x4_1.nand3_3.nmos_2 0 200
n address_read2[1] gnd Dec_5x32_1.Dec_2x4_1.nand3_3.net_2 24 200
| end Dec_5x32_1.Dec_2x4_1.nand3_3
| begin Dec_5x32_1.Dec_2x4_1.inverter_4 700 210
| device Dec_5x32_1.Dec_2x4_1.inverter_4.nmos 550 360
n Dec_5x32_1.Dec_2x4_1.net_8 gnd inR2[4] 24 100
| device Dec_5x32_1.Dec_2x4_1.inverter_4.pmos 550 200
p Dec_5x32_1.Dec_2x4_1.net_8 vdd inR2[4] 24 200
| end Dec_5x32_1.Dec_2x4_1.inverter_4
| begin Dec_5x32_1.Dec_2x4_1.inverter_5 700 360
| device Dec_5x32_1.Dec_2x4_1.inverter_5.nmos 550 360
n Dec_5x32_1.Dec_2x4_1.net_7 gnd inR2[5] 24 100
| device Dec_5x32_1.Dec_2x4_1.inverter_5.pmos 550 200
p Dec_5x32_1.Dec_2x4_1.net_7 vdd inR2[5] 24 200
| end Dec_5x32_1.Dec_2x4_1.inverter_5
| begin Dec_5x32_1.Dec_2x4_1.inverter_6 700 510
| device Dec_5x32_1.Dec_2x4_1.inverter_6.nmos 550 360
n Dec_5x32_1.Dec_2x4_1.net_6 gnd inR2[6] 24 100
| device Dec_5x32_1.Dec_2x4_1.inverter_6.pmos 550 200
p Dec_5x32_1.Dec_2x4_1.net_6 vdd inR2[6] 24 200
| end Dec_5x32_1.Dec_2x4_1.inverter_6
| begin Dec_5x32_1.Dec_2x4_1.inverter_7 700 630
| device Dec_5x32_1.Dec_2x4_1.inverter_7.nmos 550 360
n Dec_5x32_1.Dec_2x4_1.net_3 gnd inR2[7] 24 100
| device Dec_5x32_1.Dec_2x4_1.inverter_7.pmos 550 200
p Dec_5x32_1.Dec_2x4_1.net_3 vdd inR2[7] 24 200
| end Dec_5x32_1.Dec_2x4_1.inverter_7
| end Dec_5x32_1.Dec_2x4_1
| begin Dec_5x32_1.Dec_2x4_2 520 360
| begin Dec_5x32_1.Dec_2x4_2.inverter 370 170
| device Dec_5x32_1.Dec_2x4_2.inverter.nmos 550 360
n address_read2[0] gnd Dec_5x32_1.Dec_2x4_2.net_4 24 100
| device Dec_5x32_1.Dec_2x4_2.inverter.pmos 550 200
p address_read2[0] vdd Dec_5x32_1.Dec_2x4_2.net_4 24 200
| end Dec_5x32_1.Dec_2x4_2.inverter
| begin Dec_5x32_1.Dec_2x4_2.inverter_1 370 240
| device Dec_5x32_1.Dec_2x4_2.inverter_1.nmos 550 360
n address_read2[1] gnd Dec_5x32_1.Dec_2x4_2.net_2 24 100
| device Dec_5x32_1.Dec_2x4_2.inverter_1.pmos 550 200
p address_read2[1] vdd Dec_5x32_1.Dec_2x4_2.net_2 24 200
| end Dec_5x32_1.Dec_2x4_2.inverter_1
| begin Dec_5x32_1.Dec_2x4_2.nand3 600 210
| device Dec_5x32_1.Dec_2x4_2.nand3.pmos 0 -100
p Dec_5x32_1.out[2] vdd Dec_5x32_1.Dec_2x4_2.net_8 24 200
| device Dec_5x32_1.Dec_2x4_2.nand3.nmos 0 0
n Dec_5x32_1.out[2] Dec_5x32_1.Dec_2x4_2.nand3.net_1 Dec_5x32_1.Dec_2x4_2.net_8 24 200
| device Dec_5x32_1.Dec_2x4_2.nand3.pmos_1 160 -100
p Dec_5x32_1.Dec_2x4_2.net_4 vdd Dec_5x32_1.Dec_2x4_2.net_8 24 200
| device Dec_5x32_1.Dec_2x4_2.nand3.nmos_1 0 100
n Dec_5x32_1.Dec_2x4_2.net_4 Dec_5x32_1.Dec_2x4_2.nand3.net_2 Dec_5x32_1.Dec_2x4_2.nand3.net_1 24 200
| device Dec_5x32_1.Dec_2x4_2.nand3.pmos_2 320 -100
p Dec_5x32_1.Dec_2x4_2.net_2 vdd Dec_5x32_1.Dec_2x4_2.net_8 24 200
| device Dec_5x32_1.Dec_2x4_2.nand3.nmos_2 0 200
n Dec_5x32_1.Dec_2x4_2.net_2 gnd Dec_5x32_1.Dec_2x4_2.nand3.net_2 24 200
| end Dec_5x32_1.Dec_2x4_2.nand3
| begin Dec_5x32_1.Dec_2x4_2.inverter_2 370 390
| device Dec_5x32_1.Dec_2x4_2.inverter_2.nmos 550 360
n address_read2[1] gnd Dec_5x32_1.Dec_2x4_2.net_1 24 100
| device Dec_5x32_1.Dec_2x4_2.inverter_2.pmos 550 200
p address_read2[1] vdd Dec_5x32_1.Dec_2x4_2.net_1 24 200
| end Dec_5x32_1.Dec_2x4_2.inverter_2
| begin Dec_5x32_1.Dec_2x4_2.nand3_1 600 360
| device Dec_5x32_1.Dec_2x4_2.nand3_1.pmos 0 -100
p Dec_5x32_1.out[2] vdd Dec_5x32_1.Dec_2x4_2.net_7 24 200
| device Dec_5x32_1.Dec_2x4_2.nand3_1.nmos 0 0
n Dec_5x32_1.out[2] Dec_5x32_1.Dec_2x4_2.nand3_1.net_1 Dec_5x32_1.Dec_2x4_2.net_7 24 200
| device Dec_5x32_1.Dec_2x4_2.nand3_1.pmos_1 160 -100
p address_read2[0] vdd Dec_5x32_1.Dec_2x4_2.net_7 24 200
| device Dec_5x32_1.Dec_2x4_2.nand3_1.nmos_1 0 100
n address_read2[0] Dec_5x32_1.Dec_2x4_2.nand3_1.net_2 Dec_5x32_1.Dec_2x4_2.nand3_1.net_1 24 200
| device Dec_5x32_1.Dec_2x4_2.nand3_1.pmos_2 320 -100
p Dec_5x32_1.Dec_2x4_2.net_1 vdd Dec_5x32_1.Dec_2x4_2.net_7 24 200
| device Dec_5x32_1.Dec_2x4_2.nand3_1.nmos_2 0 200
n Dec_5x32_1.Dec_2x4_2.net_1 gnd Dec_5x32_1.Dec_2x4_2.nand3_1.net_2 24 200
| end Dec_5x32_1.Dec_2x4_2.nand3_1
| begin Dec_5x32_1.Dec_2x4_2.nand3_2 600 510
| device Dec_5x32_1.Dec_2x4_2.nand3_2.pmos 0 -100
p Dec_5x32_1.out[2] vdd Dec_5x32_1.Dec_2x4_2.net_6 24 200
| device Dec_5x32_1.Dec_2x4_2.nand3_2.nmos 0 0
n Dec_5x32_1.out[2] Dec_5x32_1.Dec_2x4_2.nand3_2.net_1 Dec_5x32_1.Dec_2x4_2.net_6 24 200
| device Dec_5x32_1.Dec_2x4_2.nand3_2.pmos_1 160 -100
p Dec_5x32_1.Dec_2x4_2.net_5 vdd Dec_5x32_1.Dec_2x4_2.net_6 24 200
| device Dec_5x32_1.Dec_2x4_2.nand3_2.nmos_1 0 100
n Dec_5x32_1.Dec_2x4_2.net_5 Dec_5x32_1.Dec_2x4_2.nand3_2.net_2 Dec_5x32_1.Dec_2x4_2.nand3_2.net_1 24 200
| device Dec_5x32_1.Dec_2x4_2.nand3_2.pmos_2 320 -100
p address_read2[1] vdd Dec_5x32_1.Dec_2x4_2.net_6 24 200
| device Dec_5x32_1.Dec_2x4_2.nand3_2.nmos_2 0 200
n address_read2[1] gnd Dec_5x32_1.Dec_2x4_2.nand3_2.net_2 24 200
| end Dec_5x32_1.Dec_2x4_2.nand3_2
| begin Dec_5x32_1.Dec_2x4_2.inverter_3 370 470
| device Dec_5x32_1.Dec_2x4_2.inverter_3.nmos 550 360
n address_read2[0] gnd Dec_5x32_1.Dec_2x4_2.net_5 24 100
| device Dec_5x32_1.Dec_2x4_2.inverter_3.pmos 550 200
p address_read2[0] vdd Dec_5x32_1.Dec_2x4_2.net_5 24 200
| end Dec_5x32_1.Dec_2x4_2.inverter_3
| begin Dec_5x32_1.Dec_2x4_2.nand3_3 600 630
| device Dec_5x32_1.Dec_2x4_2.nand3_3.pmos 0 -100
p Dec_5x32_1.out[2] vdd Dec_5x32_1.Dec_2x4_2.net_3 24 200
| device Dec_5x32_1.Dec_2x4_2.nand3_3.nmos 0 0
n Dec_5x32_1.out[2] Dec_5x32_1.Dec_2x4_2.nand3_3.net_1 Dec_5x32_1.Dec_2x4_2.net_3 24 200
| device Dec_5x32_1.Dec_2x4_2.nand3_3.pmos_1 160 -100
p address_read2[0] vdd Dec_5x32_1.Dec_2x4_2.net_3 24 200
| device Dec_5x32_1.Dec_2x4_2.nand3_3.nmos_1 0 100
n address_read2[0] Dec_5x32_1.Dec_2x4_2.nand3_3.net_2 Dec_5x32_1.Dec_2x4_2.nand3_3.net_1 24 200
| device Dec_5x32_1.Dec_2x4_2.nand3_3.pmos_2 320 -100
p address_read2[1] vdd Dec_5x32_1.Dec_2x4_2.net_3 24 200
| device Dec_5x32_1.Dec_2x4_2.nand3_3.nmos_2 0 200
n address_read2[1] gnd Dec_5x32_1.Dec_2x4_2.nand3_3.net_2 24 200
| end Dec_5x32_1.Dec_2x4_2.nand3_3
| begin Dec_5x32_1.Dec_2x4_2.inverter_4 700 210
| device Dec_5x32_1.Dec_2x4_2.inverter_4.nmos 550 360
n Dec_5x32_1.Dec_2x4_2.net_8 gnd inR2[8] 24 100
| device Dec_5x32_1.Dec_2x4_2.inverter_4.pmos 550 200
p Dec_5x32_1.Dec_2x4_2.net_8 vdd inR2[8] 24 200
| end Dec_5x32_1.Dec_2x4_2.inverter_4
| begin Dec_5x32_1.Dec_2x4_2.inverter_5 700 360
| device Dec_5x32_1.Dec_2x4_2.inverter_5.nmos 550 360
n Dec_5x32_1.Dec_2x4_2.net_7 gnd inR2[9] 24 100
| device Dec_5x32_1.Dec_2x4_2.inverter_5.pmos 550 200
p Dec_5x32_1.Dec_2x4_2.net_7 vdd inR2[9] 24 200
| end Dec_5x32_1.Dec_2x4_2.inverter_5
| begin Dec_5x32_1.Dec_2x4_2.inverter_6 700 510
| device Dec_5x32_1.Dec_2x4_2.inverter_6.nmos 550 360
n Dec_5x32_1.Dec_2x4_2.net_6 gnd inR2[10] 24 100
| device Dec_5x32_1.Dec_2x4_2.inverter_6.pmos 550 200
p Dec_5x32_1.Dec_2x4_2.net_6 vdd inR2[10] 24 200
| end Dec_5x32_1.Dec_2x4_2.inverter_6
| begin Dec_5x32_1.Dec_2x4_2.inverter_7 700 630
| device Dec_5x32_1.Dec_2x4_2.inverter_7.nmos 550 360
n Dec_5x32_1.Dec_2x4_2.net_3 gnd inR2[11] 24 100
| device Dec_5x32_1.Dec_2x4_2.inverter_7.pmos 550 200
p Dec_5x32_1.Dec_2x4_2.net_3 vdd inR2[11] 24 200
| end Dec_5x32_1.Dec_2x4_2.inverter_7
| end Dec_5x32_1.Dec_2x4_2
| begin Dec_5x32_1.Dec_2x4_3 520 490
| begin Dec_5x32_1.Dec_2x4_3.inverter 370 170
| device Dec_5x32_1.Dec_2x4_3.inverter.nmos 550 360
n address_read2[0] gnd Dec_5x32_1.Dec_2x4_3.net_4 24 100
| device Dec_5x32_1.Dec_2x4_3.inverter.pmos 550 200
p address_read2[0] vdd Dec_5x32_1.Dec_2x4_3.net_4 24 200
| end Dec_5x32_1.Dec_2x4_3.inverter
| begin Dec_5x32_1.Dec_2x4_3.inverter_1 370 240
| device Dec_5x32_1.Dec_2x4_3.inverter_1.nmos 550 360
n address_read2[1] gnd Dec_5x32_1.Dec_2x4_3.net_2 24 100
| device Dec_5x32_1.Dec_2x4_3.inverter_1.pmos 550 200
p address_read2[1] vdd Dec_5x32_1.Dec_2x4_3.net_2 24 200
| end Dec_5x32_1.Dec_2x4_3.inverter_1
| begin Dec_5x32_1.Dec_2x4_3.nand3 600 210
| device Dec_5x32_1.Dec_2x4_3.nand3.pmos 0 -100
p Dec_5x32_1.out[3] vdd Dec_5x32_1.Dec_2x4_3.net_8 24 200
| device Dec_5x32_1.Dec_2x4_3.nand3.nmos 0 0
n Dec_5x32_1.out[3] Dec_5x32_1.Dec_2x4_3.nand3.net_1 Dec_5x32_1.Dec_2x4_3.net_8 24 200
| device Dec_5x32_1.Dec_2x4_3.nand3.pmos_1 160 -100
p Dec_5x32_1.Dec_2x4_3.net_4 vdd Dec_5x32_1.Dec_2x4_3.net_8 24 200
| device Dec_5x32_1.Dec_2x4_3.nand3.nmos_1 0 100
n Dec_5x32_1.Dec_2x4_3.net_4 Dec_5x32_1.Dec_2x4_3.nand3.net_2 Dec_5x32_1.Dec_2x4_3.nand3.net_1 24 200
| device Dec_5x32_1.Dec_2x4_3.nand3.pmos_2 320 -100
p Dec_5x32_1.Dec_2x4_3.net_2 vdd Dec_5x32_1.Dec_2x4_3.net_8 24 200
| device Dec_5x32_1.Dec_2x4_3.nand3.nmos_2 0 200
n Dec_5x32_1.Dec_2x4_3.net_2 gnd Dec_5x32_1.Dec_2x4_3.nand3.net_2 24 200
| end Dec_5x32_1.Dec_2x4_3.nand3
| begin Dec_5x32_1.Dec_2x4_3.inverter_2 370 390
| device Dec_5x32_1.Dec_2x4_3.inverter_2.nmos 550 360
n address_read2[1] gnd Dec_5x32_1.Dec_2x4_3.net_1 24 100
| device Dec_5x32_1.Dec_2x4_3.inverter_2.pmos 550 200
p address_read2[1] vdd Dec_5x32_1.Dec_2x4_3.net_1 24 200
| end Dec_5x32_1.Dec_2x4_3.inverter_2
| begin Dec_5x32_1.Dec_2x4_3.nand3_1 600 360
| device Dec_5x32_1.Dec_2x4_3.nand3_1.pmos 0 -100
p Dec_5x32_1.out[3] vdd Dec_5x32_1.Dec_2x4_3.net_7 24 200
| device Dec_5x32_1.Dec_2x4_3.nand3_1.nmos 0 0
n Dec_5x32_1.out[3] Dec_5x32_1.Dec_2x4_3.nand3_1.net_1 Dec_5x32_1.Dec_2x4_3.net_7 24 200
| device Dec_5x32_1.Dec_2x4_3.nand3_1.pmos_1 160 -100
p address_read2[0] vdd Dec_5x32_1.Dec_2x4_3.net_7 24 200
| device Dec_5x32_1.Dec_2x4_3.nand3_1.nmos_1 0 100
n address_read2[0] Dec_5x32_1.Dec_2x4_3.nand3_1.net_2 Dec_5x32_1.Dec_2x4_3.nand3_1.net_1 24 200
| device Dec_5x32_1.Dec_2x4_3.nand3_1.pmos_2 320 -100
p Dec_5x32_1.Dec_2x4_3.net_1 vdd Dec_5x32_1.Dec_2x4_3.net_7 24 200
| device Dec_5x32_1.Dec_2x4_3.nand3_1.nmos_2 0 200
n Dec_5x32_1.Dec_2x4_3.net_1 gnd Dec_5x32_1.Dec_2x4_3.nand3_1.net_2 24 200
| end Dec_5x32_1.Dec_2x4_3.nand3_1
| begin Dec_5x32_1.Dec_2x4_3.nand3_2 600 510
| device Dec_5x32_1.Dec_2x4_3.nand3_2.pmos 0 -100
p Dec_5x32_1.out[3] vdd Dec_5x32_1.Dec_2x4_3.net_6 24 200
| device Dec_5x32_1.Dec_2x4_3.nand3_2.nmos 0 0
n Dec_5x32_1.out[3] Dec_5x32_1.Dec_2x4_3.nand3_2.net_1 Dec_5x32_1.Dec_2x4_3.net_6 24 200
| device Dec_5x32_1.Dec_2x4_3.nand3_2.pmos_1 160 -100
p Dec_5x32_1.Dec_2x4_3.net_5 vdd Dec_5x32_1.Dec_2x4_3.net_6 24 200
| device Dec_5x32_1.Dec_2x4_3.nand3_2.nmos_1 0 100
n Dec_5x32_1.Dec_2x4_3.net_5 Dec_5x32_1.Dec_2x4_3.nand3_2.net_2 Dec_5x32_1.Dec_2x4_3.nand3_2.net_1 24 200
| device Dec_5x32_1.Dec_2x4_3.nand3_2.pmos_2 320 -100
p address_read2[1] vdd Dec_5x32_1.Dec_2x4_3.net_6 24 200
| device Dec_5x32_1.Dec_2x4_3.nand3_2.nmos_2 0 200
n address_read2[1] gnd Dec_5x32_1.Dec_2x4_3.nand3_2.net_2 24 200
| end Dec_5x32_1.Dec_2x4_3.nand3_2
| begin Dec_5x32_1.Dec_2x4_3.inverter_3 370 470
| device Dec_5x32_1.Dec_2x4_3.inverter_3.nmos 550 360
n address_read2[0] gnd Dec_5x32_1.Dec_2x4_3.net_5 24 100
| device Dec_5x32_1.Dec_2x4_3.inverter_3.pmos 550 200
p address_read2[0] vdd Dec_5x32_1.Dec_2x4_3.net_5 24 200
| end Dec_5x32_1.Dec_2x4_3.inverter_3
| begin Dec_5x32_1.Dec_2x4_3.nand3_3 600 630
| device Dec_5x32_1.Dec_2x4_3.nand3_3.pmos 0 -100
p Dec_5x32_1.out[3] vdd Dec_5x32_1.Dec_2x4_3.net_3 24 200
| device Dec_5x32_1.Dec_2x4_3.nand3_3.nmos 0 0
n Dec_5x32_1.out[3] Dec_5x32_1.Dec_2x4_3.nand3_3.net_1 Dec_5x32_1.Dec_2x4_3.net_3 24 200
| device Dec_5x32_1.Dec_2x4_3.nand3_3.pmos_1 160 -100
p address_read2[0] vdd Dec_5x32_1.Dec_2x4_3.net_3 24 200
| device Dec_5x32_1.Dec_2x4_3.nand3_3.nmos_1 0 100
n address_read2[0] Dec_5x32_1.Dec_2x4_3.nand3_3.net_2 Dec_5x32_1.Dec_2x4_3.nand3_3.net_1 24 200
| device Dec_5x32_1.Dec_2x4_3.nand3_3.pmos_2 320 -100
p address_read2[1] vdd Dec_5x32_1.Dec_2x4_3.net_3 24 200
| device Dec_5x32_1.Dec_2x4_3.nand3_3.nmos_2 0 200
n address_read2[1] gnd Dec_5x32_1.Dec_2x4_3.nand3_3.net_2 24 200
| end Dec_5x32_1.Dec_2x4_3.nand3_3
| begin Dec_5x32_1.Dec_2x4_3.inverter_4 700 210
| device Dec_5x32_1.Dec_2x4_3.inverter_4.nmos 550 360
n Dec_5x32_1.Dec_2x4_3.net_8 gnd inR2[12] 24 100
| device Dec_5x32_1.Dec_2x4_3.inverter_4.pmos 550 200
p Dec_5x32_1.Dec_2x4_3.net_8 vdd inR2[12] 24 200
| end Dec_5x32_1.Dec_2x4_3.inverter_4
| begin Dec_5x32_1.Dec_2x4_3.inverter_5 700 360
| device Dec_5x32_1.Dec_2x4_3.inverter_5.nmos 550 360
n Dec_5x32_1.Dec_2x4_3.net_7 gnd inR2[13] 24 100
| device Dec_5x32_1.Dec_2x4_3.inverter_5.pmos 550 200
p Dec_5x32_1.Dec_2x4_3.net_7 vdd inR2[13] 24 200
| end Dec_5x32_1.Dec_2x4_3.inverter_5
| begin Dec_5x32_1.Dec_2x4_3.inverter_6 700 510
| device Dec_5x32_1.Dec_2x4_3.inverter_6.nmos 550 360
n Dec_5x32_1.Dec_2x4_3.net_6 gnd inR2[14] 24 100
| device Dec_5x32_1.Dec_2x4_3.inverter_6.pmos 550 200
p Dec_5x32_1.Dec_2x4_3.net_6 vdd inR2[14] 24 200
| end Dec_5x32_1.Dec_2x4_3.inverter_6
| begin Dec_5x32_1.Dec_2x4_3.inverter_7 700 630
| device Dec_5x32_1.Dec_2x4_3.inverter_7.nmos 550 360
n Dec_5x32_1.Dec_2x4_3.net_3 gnd inR2[15] 24 100
| device Dec_5x32_1.Dec_2x4_3.inverter_7.pmos 550 200
p Dec_5x32_1.Dec_2x4_3.net_3 vdd inR2[15] 24 200
| end Dec_5x32_1.Dec_2x4_3.inverter_7
| end Dec_5x32_1.Dec_2x4_3
| begin Dec_5x32_1.Dec_2x4_4 520 620
| begin Dec_5x32_1.Dec_2x4_4.inverter 370 170
| device Dec_5x32_1.Dec_2x4_4.inverter.nmos 550 360
n address_read2[0] gnd Dec_5x32_1.Dec_2x4_4.net_4 24 100
| device Dec_5x32_1.Dec_2x4_4.inverter.pmos 550 200
p address_read2[0] vdd Dec_5x32_1.Dec_2x4_4.net_4 24 200
| end Dec_5x32_1.Dec_2x4_4.inverter
| begin Dec_5x32_1.Dec_2x4_4.inverter_1 370 240
| device Dec_5x32_1.Dec_2x4_4.inverter_1.nmos 550 360
n address_read2[1] gnd Dec_5x32_1.Dec_2x4_4.net_2 24 100
| device Dec_5x32_1.Dec_2x4_4.inverter_1.pmos 550 200
p address_read2[1] vdd Dec_5x32_1.Dec_2x4_4.net_2 24 200
| end Dec_5x32_1.Dec_2x4_4.inverter_1
| begin Dec_5x32_1.Dec_2x4_4.nand3 600 210
| device Dec_5x32_1.Dec_2x4_4.nand3.pmos 0 -100
p Dec_5x32_1.out[4] vdd Dec_5x32_1.Dec_2x4_4.net_8 24 200
| device Dec_5x32_1.Dec_2x4_4.nand3.nmos 0 0
n Dec_5x32_1.out[4] Dec_5x32_1.Dec_2x4_4.nand3.net_1 Dec_5x32_1.Dec_2x4_4.net_8 24 200
| device Dec_5x32_1.Dec_2x4_4.nand3.pmos_1 160 -100
p Dec_5x32_1.Dec_2x4_4.net_4 vdd Dec_5x32_1.Dec_2x4_4.net_8 24 200
| device Dec_5x32_1.Dec_2x4_4.nand3.nmos_1 0 100
n Dec_5x32_1.Dec_2x4_4.net_4 Dec_5x32_1.Dec_2x4_4.nand3.net_2 Dec_5x32_1.Dec_2x4_4.nand3.net_1 24 200
| device Dec_5x32_1.Dec_2x4_4.nand3.pmos_2 320 -100
p Dec_5x32_1.Dec_2x4_4.net_2 vdd Dec_5x32_1.Dec_2x4_4.net_8 24 200
| device Dec_5x32_1.Dec_2x4_4.nand3.nmos_2 0 200
n Dec_5x32_1.Dec_2x4_4.net_2 gnd Dec_5x32_1.Dec_2x4_4.nand3.net_2 24 200
| end Dec_5x32_1.Dec_2x4_4.nand3
| begin Dec_5x32_1.Dec_2x4_4.inverter_2 370 390
| device Dec_5x32_1.Dec_2x4_4.inverter_2.nmos 550 360
n address_read2[1] gnd Dec_5x32_1.Dec_2x4_4.net_1 24 100
| device Dec_5x32_1.Dec_2x4_4.inverter_2.pmos 550 200
p address_read2[1] vdd Dec_5x32_1.Dec_2x4_4.net_1 24 200
| end Dec_5x32_1.Dec_2x4_4.inverter_2
| begin Dec_5x32_1.Dec_2x4_4.nand3_1 600 360
| device Dec_5x32_1.Dec_2x4_4.nand3_1.pmos 0 -100
p Dec_5x32_1.out[4] vdd Dec_5x32_1.Dec_2x4_4.net_7 24 200
| device Dec_5x32_1.Dec_2x4_4.nand3_1.nmos 0 0
n Dec_5x32_1.out[4] Dec_5x32_1.Dec_2x4_4.nand3_1.net_1 Dec_5x32_1.Dec_2x4_4.net_7 24 200
| device Dec_5x32_1.Dec_2x4_4.nand3_1.pmos_1 160 -100
p address_read2[0] vdd Dec_5x32_1.Dec_2x4_4.net_7 24 200
| device Dec_5x32_1.Dec_2x4_4.nand3_1.nmos_1 0 100
n address_read2[0] Dec_5x32_1.Dec_2x4_4.nand3_1.net_2 Dec_5x32_1.Dec_2x4_4.nand3_1.net_1 24 200
| device Dec_5x32_1.Dec_2x4_4.nand3_1.pmos_2 320 -100
p Dec_5x32_1.Dec_2x4_4.net_1 vdd Dec_5x32_1.Dec_2x4_4.net_7 24 200
| device Dec_5x32_1.Dec_2x4_4.nand3_1.nmos_2 0 200
n Dec_5x32_1.Dec_2x4_4.net_1 gnd Dec_5x32_1.Dec_2x4_4.nand3_1.net_2 24 200
| end Dec_5x32_1.Dec_2x4_4.nand3_1
| begin Dec_5x32_1.Dec_2x4_4.nand3_2 600 510
| device Dec_5x32_1.Dec_2x4_4.nand3_2.pmos 0 -100
p Dec_5x32_1.out[4] vdd Dec_5x32_1.Dec_2x4_4.net_6 24 200
| device Dec_5x32_1.Dec_2x4_4.nand3_2.nmos 0 0
n Dec_5x32_1.out[4] Dec_5x32_1.Dec_2x4_4.nand3_2.net_1 Dec_5x32_1.Dec_2x4_4.net_6 24 200
| device Dec_5x32_1.Dec_2x4_4.nand3_2.pmos_1 160 -100
p Dec_5x32_1.Dec_2x4_4.net_5 vdd Dec_5x32_1.Dec_2x4_4.net_6 24 200
| device Dec_5x32_1.Dec_2x4_4.nand3_2.nmos_1 0 100
n Dec_5x32_1.Dec_2x4_4.net_5 Dec_5x32_1.Dec_2x4_4.nand3_2.net_2 Dec_5x32_1.Dec_2x4_4.nand3_2.net_1 24 200
| device Dec_5x32_1.Dec_2x4_4.nand3_2.pmos_2 320 -100
p address_read2[1] vdd Dec_5x32_1.Dec_2x4_4.net_6 24 200
| device Dec_5x32_1.Dec_2x4_4.nand3_2.nmos_2 0 200
n address_read2[1] gnd Dec_5x32_1.Dec_2x4_4.nand3_2.net_2 24 200
| end Dec_5x32_1.Dec_2x4_4.nand3_2
| begin Dec_5x32_1.Dec_2x4_4.inverter_3 370 470
| device Dec_5x32_1.Dec_2x4_4.inverter_3.nmos 550 360
n address_read2[0] gnd Dec_5x32_1.Dec_2x4_4.net_5 24 100
| device Dec_5x32_1.Dec_2x4_4.inverter_3.pmos 550 200
p address_read2[0] vdd Dec_5x32_1.Dec_2x4_4.net_5 24 200
| end Dec_5x32_1.Dec_2x4_4.inverter_3
| begin Dec_5x32_1.Dec_2x4_4.nand3_3 600 630
| device Dec_5x32_1.Dec_2x4_4.nand3_3.pmos 0 -100
p Dec_5x32_1.out[4] vdd Dec_5x32_1.Dec_2x4_4.net_3 24 200
| device Dec_5x32_1.Dec_2x4_4.nand3_3.nmos 0 0
n Dec_5x32_1.out[4] Dec_5x32_1.Dec_2x4_4.nand3_3.net_1 Dec_5x32_1.Dec_2x4_4.net_3 24 200
| device Dec_5x32_1.Dec_2x4_4.nand3_3.pmos_1 160 -100
p address_read2[0] vdd Dec_5x32_1.Dec_2x4_4.net_3 24 200
| device Dec_5x32_1.Dec_2x4_4.nand3_3.nmos_1 0 100
n address_read2[0] Dec_5x32_1.Dec_2x4_4.nand3_3.net_2 Dec_5x32_1.Dec_2x4_4.nand3_3.net_1 24 200
| device Dec_5x32_1.Dec_2x4_4.nand3_3.pmos_2 320 -100
p address_read2[1] vdd Dec_5x32_1.Dec_2x4_4.net_3 24 200
| device Dec_5x32_1.Dec_2x4_4.nand3_3.nmos_2 0 200
n address_read2[1] gnd Dec_5x32_1.Dec_2x4_4.nand3_3.net_2 24 200
| end Dec_5x32_1.Dec_2x4_4.nand3_3
| begin Dec_5x32_1.Dec_2x4_4.inverter_4 700 210
| device Dec_5x32_1.Dec_2x4_4.inverter_4.nmos 550 360
n Dec_5x32_1.Dec_2x4_4.net_8 gnd inR2[16] 24 100
| device Dec_5x32_1.Dec_2x4_4.inverter_4.pmos 550 200
p Dec_5x32_1.Dec_2x4_4.net_8 vdd inR2[16] 24 200
| end Dec_5x32_1.Dec_2x4_4.inverter_4
| begin Dec_5x32_1.Dec_2x4_4.inverter_5 700 360
| device Dec_5x32_1.Dec_2x4_4.inverter_5.nmos 550 360
n Dec_5x32_1.Dec_2x4_4.net_7 gnd inR2[17] 24 100
| device Dec_5x32_1.Dec_2x4_4.inverter_5.pmos 550 200
p Dec_5x32_1.Dec_2x4_4.net_7 vdd inR2[17] 24 200
| end Dec_5x32_1.Dec_2x4_4.inverter_5
| begin Dec_5x32_1.Dec_2x4_4.inverter_6 700 510
| device Dec_5x32_1.Dec_2x4_4.inverter_6.nmos 550 360
n Dec_5x32_1.Dec_2x4_4.net_6 gnd inR2[18] 24 100
| device Dec_5x32_1.Dec_2x4_4.inverter_6.pmos 550 200
p Dec_5x32_1.Dec_2x4_4.net_6 vdd inR2[18] 24 200
| end Dec_5x32_1.Dec_2x4_4.inverter_6
| begin Dec_5x32_1.Dec_2x4_4.inverter_7 700 630
| device Dec_5x32_1.Dec_2x4_4.inverter_7.nmos 550 360
n Dec_5x32_1.Dec_2x4_4.net_3 gnd inR2[19] 24 100
| device Dec_5x32_1.Dec_2x4_4.inverter_7.pmos 550 200
p Dec_5x32_1.Dec_2x4_4.net_3 vdd inR2[19] 24 200
| end Dec_5x32_1.Dec_2x4_4.inverter_7
| end Dec_5x32_1.Dec_2x4_4
| begin Dec_5x32_1.Dec_2x4_5 520 750
| begin Dec_5x32_1.Dec_2x4_5.inverter 370 170
| device Dec_5x32_1.Dec_2x4_5.inverter.nmos 550 360
n address_read2[0] gnd Dec_5x32_1.Dec_2x4_5.net_4 24 100
| device Dec_5x32_1.Dec_2x4_5.inverter.pmos 550 200
p address_read2[0] vdd Dec_5x32_1.Dec_2x4_5.net_4 24 200
| end Dec_5x32_1.Dec_2x4_5.inverter
| begin Dec_5x32_1.Dec_2x4_5.inverter_1 370 240
| device Dec_5x32_1.Dec_2x4_5.inverter_1.nmos 550 360
n address_read2[1] gnd Dec_5x32_1.Dec_2x4_5.net_2 24 100
| device Dec_5x32_1.Dec_2x4_5.inverter_1.pmos 550 200
p address_read2[1] vdd Dec_5x32_1.Dec_2x4_5.net_2 24 200
| end Dec_5x32_1.Dec_2x4_5.inverter_1
| begin Dec_5x32_1.Dec_2x4_5.nand3 600 210
| device Dec_5x32_1.Dec_2x4_5.nand3.pmos 0 -100
p Dec_5x32_1.out[5] vdd Dec_5x32_1.Dec_2x4_5.net_8 24 200
| device Dec_5x32_1.Dec_2x4_5.nand3.nmos 0 0
n Dec_5x32_1.out[5] Dec_5x32_1.Dec_2x4_5.nand3.net_1 Dec_5x32_1.Dec_2x4_5.net_8 24 200
| device Dec_5x32_1.Dec_2x4_5.nand3.pmos_1 160 -100
p Dec_5x32_1.Dec_2x4_5.net_4 vdd Dec_5x32_1.Dec_2x4_5.net_8 24 200
| device Dec_5x32_1.Dec_2x4_5.nand3.nmos_1 0 100
n Dec_5x32_1.Dec_2x4_5.net_4 Dec_5x32_1.Dec_2x4_5.nand3.net_2 Dec_5x32_1.Dec_2x4_5.nand3.net_1 24 200
| device Dec_5x32_1.Dec_2x4_5.nand3.pmos_2 320 -100
p Dec_5x32_1.Dec_2x4_5.net_2 vdd Dec_5x32_1.Dec_2x4_5.net_8 24 200
| device Dec_5x32_1.Dec_2x4_5.nand3.nmos_2 0 200
n Dec_5x32_1.Dec_2x4_5.net_2 gnd Dec_5x32_1.Dec_2x4_5.nand3.net_2 24 200
| end Dec_5x32_1.Dec_2x4_5.nand3
| begin Dec_5x32_1.Dec_2x4_5.inverter_2 370 390
| device Dec_5x32_1.Dec_2x4_5.inverter_2.nmos 550 360
n address_read2[1] gnd Dec_5x32_1.Dec_2x4_5.net_1 24 100
| device Dec_5x32_1.Dec_2x4_5.inverter_2.pmos 550 200
p address_read2[1] vdd Dec_5x32_1.Dec_2x4_5.net_1 24 200
| end Dec_5x32_1.Dec_2x4_5.inverter_2
| begin Dec_5x32_1.Dec_2x4_5.nand3_1 600 360
| device Dec_5x32_1.Dec_2x4_5.nand3_1.pmos 0 -100
p Dec_5x32_1.out[5] vdd Dec_5x32_1.Dec_2x4_5.net_7 24 200
| device Dec_5x32_1.Dec_2x4_5.nand3_1.nmos 0 0
n Dec_5x32_1.out[5] Dec_5x32_1.Dec_2x4_5.nand3_1.net_1 Dec_5x32_1.Dec_2x4_5.net_7 24 200
| device Dec_5x32_1.Dec_2x4_5.nand3_1.pmos_1 160 -100
p address_read2[0] vdd Dec_5x32_1.Dec_2x4_5.net_7 24 200
| device Dec_5x32_1.Dec_2x4_5.nand3_1.nmos_1 0 100
n address_read2[0] Dec_5x32_1.Dec_2x4_5.nand3_1.net_2 Dec_5x32_1.Dec_2x4_5.nand3_1.net_1 24 200
| device Dec_5x32_1.Dec_2x4_5.nand3_1.pmos_2 320 -100
p Dec_5x32_1.Dec_2x4_5.net_1 vdd Dec_5x32_1.Dec_2x4_5.net_7 24 200
| device Dec_5x32_1.Dec_2x4_5.nand3_1.nmos_2 0 200
n Dec_5x32_1.Dec_2x4_5.net_1 gnd Dec_5x32_1.Dec_2x4_5.nand3_1.net_2 24 200
| end Dec_5x32_1.Dec_2x4_5.nand3_1
| begin Dec_5x32_1.Dec_2x4_5.nand3_2 600 510
| device Dec_5x32_1.Dec_2x4_5.nand3_2.pmos 0 -100
p Dec_5x32_1.out[5] vdd Dec_5x32_1.Dec_2x4_5.net_6 24 200
| device Dec_5x32_1.Dec_2x4_5.nand3_2.nmos 0 0
n Dec_5x32_1.out[5] Dec_5x32_1.Dec_2x4_5.nand3_2.net_1 Dec_5x32_1.Dec_2x4_5.net_6 24 200
| device Dec_5x32_1.Dec_2x4_5.nand3_2.pmos_1 160 -100
p Dec_5x32_1.Dec_2x4_5.net_5 vdd Dec_5x32_1.Dec_2x4_5.net_6 24 200
| device Dec_5x32_1.Dec_2x4_5.nand3_2.nmos_1 0 100
n Dec_5x32_1.Dec_2x4_5.net_5 Dec_5x32_1.Dec_2x4_5.nand3_2.net_2 Dec_5x32_1.Dec_2x4_5.nand3_2.net_1 24 200
| device Dec_5x32_1.Dec_2x4_5.nand3_2.pmos_2 320 -100
p address_read2[1] vdd Dec_5x32_1.Dec_2x4_5.net_6 24 200
| device Dec_5x32_1.Dec_2x4_5.nand3_2.nmos_2 0 200
n address_read2[1] gnd Dec_5x32_1.Dec_2x4_5.nand3_2.net_2 24 200
| end Dec_5x32_1.Dec_2x4_5.nand3_2
| begin Dec_5x32_1.Dec_2x4_5.inverter_3 370 470
| device Dec_5x32_1.Dec_2x4_5.inverter_3.nmos 550 360
n address_read2[0] gnd Dec_5x32_1.Dec_2x4_5.net_5 24 100
| device Dec_5x32_1.Dec_2x4_5.inverter_3.pmos 550 200
p address_read2[0] vdd Dec_5x32_1.Dec_2x4_5.net_5 24 200
| end Dec_5x32_1.Dec_2x4_5.inverter_3
| begin Dec_5x32_1.Dec_2x4_5.nand3_3 600 630
| device Dec_5x32_1.Dec_2x4_5.nand3_3.pmos 0 -100
p Dec_5x32_1.out[5] vdd Dec_5x32_1.Dec_2x4_5.net_3 24 200
| device Dec_5x32_1.Dec_2x4_5.nand3_3.nmos 0 0
n Dec_5x32_1.out[5] Dec_5x32_1.Dec_2x4_5.nand3_3.net_1 Dec_5x32_1.Dec_2x4_5.net_3 24 200
| device Dec_5x32_1.Dec_2x4_5.nand3_3.pmos_1 160 -100
p address_read2[0] vdd Dec_5x32_1.Dec_2x4_5.net_3 24 200
| device Dec_5x32_1.Dec_2x4_5.nand3_3.nmos_1 0 100
n address_read2[0] Dec_5x32_1.Dec_2x4_5.nand3_3.net_2 Dec_5x32_1.Dec_2x4_5.nand3_3.net_1 24 200
| device Dec_5x32_1.Dec_2x4_5.nand3_3.pmos_2 320 -100
p address_read2[1] vdd Dec_5x32_1.Dec_2x4_5.net_3 24 200
| device Dec_5x32_1.Dec_2x4_5.nand3_3.nmos_2 0 200
n address_read2[1] gnd Dec_5x32_1.Dec_2x4_5.nand3_3.net_2 24 200
| end Dec_5x32_1.Dec_2x4_5.nand3_3
| begin Dec_5x32_1.Dec_2x4_5.inverter_4 700 210
| device Dec_5x32_1.Dec_2x4_5.inverter_4.nmos 550 360
n Dec_5x32_1.Dec_2x4_5.net_8 gnd inR2[20] 24 100
| device Dec_5x32_1.Dec_2x4_5.inverter_4.pmos 550 200
p Dec_5x32_1.Dec_2x4_5.net_8 vdd inR2[20] 24 200
| end Dec_5x32_1.Dec_2x4_5.inverter_4
| begin Dec_5x32_1.Dec_2x4_5.inverter_5 700 360
| device Dec_5x32_1.Dec_2x4_5.inverter_5.nmos 550 360
n Dec_5x32_1.Dec_2x4_5.net_7 gnd inR2[21] 24 100
| device Dec_5x32_1.Dec_2x4_5.inverter_5.pmos 550 200
p Dec_5x32_1.Dec_2x4_5.net_7 vdd inR2[21] 24 200
| end Dec_5x32_1.Dec_2x4_5.inverter_5
| begin Dec_5x32_1.Dec_2x4_5.inverter_6 700 510
| device Dec_5x32_1.Dec_2x4_5.inverter_6.nmos 550 360
n Dec_5x32_1.Dec_2x4_5.net_6 gnd inR2[22] 24 100
| device Dec_5x32_1.Dec_2x4_5.inverter_6.pmos 550 200
p Dec_5x32_1.Dec_2x4_5.net_6 vdd inR2[22] 24 200
| end Dec_5x32_1.Dec_2x4_5.inverter_6
| begin Dec_5x32_1.Dec_2x4_5.inverter_7 700 630
| device Dec_5x32_1.Dec_2x4_5.inverter_7.nmos 550 360
n Dec_5x32_1.Dec_2x4_5.net_3 gnd inR2[23] 24 100
| device Dec_5x32_1.Dec_2x4_5.inverter_7.pmos 550 200
p Dec_5x32_1.Dec_2x4_5.net_3 vdd inR2[23] 24 200
| end Dec_5x32_1.Dec_2x4_5.inverter_7
| end Dec_5x32_1.Dec_2x4_5
| begin Dec_5x32_1.Dec_2x4_6 520 880
| begin Dec_5x32_1.Dec_2x4_6.inverter 370 170
| device Dec_5x32_1.Dec_2x4_6.inverter.nmos 550 360
n address_read2[0] gnd Dec_5x32_1.Dec_2x4_6.net_4 24 100
| device Dec_5x32_1.Dec_2x4_6.inverter.pmos 550 200
p address_read2[0] vdd Dec_5x32_1.Dec_2x4_6.net_4 24 200
| end Dec_5x32_1.Dec_2x4_6.inverter
| begin Dec_5x32_1.Dec_2x4_6.inverter_1 370 240
| device Dec_5x32_1.Dec_2x4_6.inverter_1.nmos 550 360
n address_read2[1] gnd Dec_5x32_1.Dec_2x4_6.net_2 24 100
| device Dec_5x32_1.Dec_2x4_6.inverter_1.pmos 550 200
p address_read2[1] vdd Dec_5x32_1.Dec_2x4_6.net_2 24 200
| end Dec_5x32_1.Dec_2x4_6.inverter_1
| begin Dec_5x32_1.Dec_2x4_6.nand3 600 210
| device Dec_5x32_1.Dec_2x4_6.nand3.pmos 0 -100
p Dec_5x32_1.out[6] vdd Dec_5x32_1.Dec_2x4_6.net_8 24 200
| device Dec_5x32_1.Dec_2x4_6.nand3.nmos 0 0
n Dec_5x32_1.out[6] Dec_5x32_1.Dec_2x4_6.nand3.net_1 Dec_5x32_1.Dec_2x4_6.net_8 24 200
| device Dec_5x32_1.Dec_2x4_6.nand3.pmos_1 160 -100
p Dec_5x32_1.Dec_2x4_6.net_4 vdd Dec_5x32_1.Dec_2x4_6.net_8 24 200
| device Dec_5x32_1.Dec_2x4_6.nand3.nmos_1 0 100
n Dec_5x32_1.Dec_2x4_6.net_4 Dec_5x32_1.Dec_2x4_6.nand3.net_2 Dec_5x32_1.Dec_2x4_6.nand3.net_1 24 200
| device Dec_5x32_1.Dec_2x4_6.nand3.pmos_2 320 -100
p Dec_5x32_1.Dec_2x4_6.net_2 vdd Dec_5x32_1.Dec_2x4_6.net_8 24 200
| device Dec_5x32_1.Dec_2x4_6.nand3.nmos_2 0 200
n Dec_5x32_1.Dec_2x4_6.net_2 gnd Dec_5x32_1.Dec_2x4_6.nand3.net_2 24 200
| end Dec_5x32_1.Dec_2x4_6.nand3
| begin Dec_5x32_1.Dec_2x4_6.inverter_2 370 390
| device Dec_5x32_1.Dec_2x4_6.inverter_2.nmos 550 360
n address_read2[1] gnd Dec_5x32_1.Dec_2x4_6.net_1 24 100
| device Dec_5x32_1.Dec_2x4_6.inverter_2.pmos 550 200
p address_read2[1] vdd Dec_5x32_1.Dec_2x4_6.net_1 24 200
| end Dec_5x32_1.Dec_2x4_6.inverter_2
| begin Dec_5x32_1.Dec_2x4_6.nand3_1 600 360
| device Dec_5x32_1.Dec_2x4_6.nand3_1.pmos 0 -100
p Dec_5x32_1.out[6] vdd Dec_5x32_1.Dec_2x4_6.net_7 24 200
| device Dec_5x32_1.Dec_2x4_6.nand3_1.nmos 0 0
n Dec_5x32_1.out[6] Dec_5x32_1.Dec_2x4_6.nand3_1.net_1 Dec_5x32_1.Dec_2x4_6.net_7 24 200
| device Dec_5x32_1.Dec_2x4_6.nand3_1.pmos_1 160 -100
p address_read2[0] vdd Dec_5x32_1.Dec_2x4_6.net_7 24 200
| device Dec_5x32_1.Dec_2x4_6.nand3_1.nmos_1 0 100
n address_read2[0] Dec_5x32_1.Dec_2x4_6.nand3_1.net_2 Dec_5x32_1.Dec_2x4_6.nand3_1.net_1 24 200
| device Dec_5x32_1.Dec_2x4_6.nand3_1.pmos_2 320 -100
p Dec_5x32_1.Dec_2x4_6.net_1 vdd Dec_5x32_1.Dec_2x4_6.net_7 24 200
| device Dec_5x32_1.Dec_2x4_6.nand3_1.nmos_2 0 200
n Dec_5x32_1.Dec_2x4_6.net_1 gnd Dec_5x32_1.Dec_2x4_6.nand3_1.net_2 24 200
| end Dec_5x32_1.Dec_2x4_6.nand3_1
| begin Dec_5x32_1.Dec_2x4_6.nand3_2 600 510
| device Dec_5x32_1.Dec_2x4_6.nand3_2.pmos 0 -100
p Dec_5x32_1.out[6] vdd Dec_5x32_1.Dec_2x4_6.net_6 24 200
| device Dec_5x32_1.Dec_2x4_6.nand3_2.nmos 0 0
n Dec_5x32_1.out[6] Dec_5x32_1.Dec_2x4_6.nand3_2.net_1 Dec_5x32_1.Dec_2x4_6.net_6 24 200
| device Dec_5x32_1.Dec_2x4_6.nand3_2.pmos_1 160 -100
p Dec_5x32_1.Dec_2x4_6.net_5 vdd Dec_5x32_1.Dec_2x4_6.net_6 24 200
| device Dec_5x32_1.Dec_2x4_6.nand3_2.nmos_1 0 100
n Dec_5x32_1.Dec_2x4_6.net_5 Dec_5x32_1.Dec_2x4_6.nand3_2.net_2 Dec_5x32_1.Dec_2x4_6.nand3_2.net_1 24 200
| device Dec_5x32_1.Dec_2x4_6.nand3_2.pmos_2 320 -100
p address_read2[1] vdd Dec_5x32_1.Dec_2x4_6.net_6 24 200
| device Dec_5x32_1.Dec_2x4_6.nand3_2.nmos_2 0 200
n address_read2[1] gnd Dec_5x32_1.Dec_2x4_6.nand3_2.net_2 24 200
| end Dec_5x32_1.Dec_2x4_6.nand3_2
| begin Dec_5x32_1.Dec_2x4_6.inverter_3 370 470
| device Dec_5x32_1.Dec_2x4_6.inverter_3.nmos 550 360
n address_read2[0] gnd Dec_5x32_1.Dec_2x4_6.net_5 24 100
| device Dec_5x32_1.Dec_2x4_6.inverter_3.pmos 550 200
p address_read2[0] vdd Dec_5x32_1.Dec_2x4_6.net_5 24 200
| end Dec_5x32_1.Dec_2x4_6.inverter_3
| begin Dec_5x32_1.Dec_2x4_6.nand3_3 600 630
| device Dec_5x32_1.Dec_2x4_6.nand3_3.pmos 0 -100
p Dec_5x32_1.out[6] vdd Dec_5x32_1.Dec_2x4_6.net_3 24 200
| device Dec_5x32_1.Dec_2x4_6.nand3_3.nmos 0 0
n Dec_5x32_1.out[6] Dec_5x32_1.Dec_2x4_6.nand3_3.net_1 Dec_5x32_1.Dec_2x4_6.net_3 24 200
| device Dec_5x32_1.Dec_2x4_6.nand3_3.pmos_1 160 -100
p address_read2[0] vdd Dec_5x32_1.Dec_2x4_6.net_3 24 200
| device Dec_5x32_1.Dec_2x4_6.nand3_3.nmos_1 0 100
n address_read2[0] Dec_5x32_1.Dec_2x4_6.nand3_3.net_2 Dec_5x32_1.Dec_2x4_6.nand3_3.net_1 24 200
| device Dec_5x32_1.Dec_2x4_6.nand3_3.pmos_2 320 -100
p address_read2[1] vdd Dec_5x32_1.Dec_2x4_6.net_3 24 200
| device Dec_5x32_1.Dec_2x4_6.nand3_3.nmos_2 0 200
n address_read2[1] gnd Dec_5x32_1.Dec_2x4_6.nand3_3.net_2 24 200
| end Dec_5x32_1.Dec_2x4_6.nand3_3
| begin Dec_5x32_1.Dec_2x4_6.inverter_4 700 210
| device Dec_5x32_1.Dec_2x4_6.inverter_4.nmos 550 360
n Dec_5x32_1.Dec_2x4_6.net_8 gnd inR2[24] 24 100
| device Dec_5x32_1.Dec_2x4_6.inverter_4.pmos 550 200
p Dec_5x32_1.Dec_2x4_6.net_8 vdd inR2[24] 24 200
| end Dec_5x32_1.Dec_2x4_6.inverter_4
| begin Dec_5x32_1.Dec_2x4_6.inverter_5 700 360
| device Dec_5x32_1.Dec_2x4_6.inverter_5.nmos 550 360
n Dec_5x32_1.Dec_2x4_6.net_7 gnd inR2[25] 24 100
| device Dec_5x32_1.Dec_2x4_6.inverter_5.pmos 550 200
p Dec_5x32_1.Dec_2x4_6.net_7 vdd inR2[25] 24 200
| end Dec_5x32_1.Dec_2x4_6.inverter_5
| begin Dec_5x32_1.Dec_2x4_6.inverter_6 700 510
| device Dec_5x32_1.Dec_2x4_6.inverter_6.nmos 550 360
n Dec_5x32_1.Dec_2x4_6.net_6 gnd inR2[26] 24 100
| device Dec_5x32_1.Dec_2x4_6.inverter_6.pmos 550 200
p Dec_5x32_1.Dec_2x4_6.net_6 vdd inR2[26] 24 200
| end Dec_5x32_1.Dec_2x4_6.inverter_6
| begin Dec_5x32_1.Dec_2x4_6.inverter_7 700 630
| device Dec_5x32_1.Dec_2x4_6.inverter_7.nmos 550 360
n Dec_5x32_1.Dec_2x4_6.net_3 gnd inR2[27] 24 100
| device Dec_5x32_1.Dec_2x4_6.inverter_7.pmos 550 200
p Dec_5x32_1.Dec_2x4_6.net_3 vdd inR2[27] 24 200
| end Dec_5x32_1.Dec_2x4_6.inverter_7
| end Dec_5x32_1.Dec_2x4_6
| begin Dec_5x32_1.Dec_2x4_7 520 1010
| begin Dec_5x32_1.Dec_2x4_7.inverter 370 170
| device Dec_5x32_1.Dec_2x4_7.inverter.nmos 550 360
n address_read2[0] gnd Dec_5x32_1.Dec_2x4_7.net_4 24 100
| device Dec_5x32_1.Dec_2x4_7.inverter.pmos 550 200
p address_read2[0] vdd Dec_5x32_1.Dec_2x4_7.net_4 24 200
| end Dec_5x32_1.Dec_2x4_7.inverter
| begin Dec_5x32_1.Dec_2x4_7.inverter_1 370 240
| device Dec_5x32_1.Dec_2x4_7.inverter_1.nmos 550 360
n address_read2[1] gnd Dec_5x32_1.Dec_2x4_7.net_2 24 100
| device Dec_5x32_1.Dec_2x4_7.inverter_1.pmos 550 200
p address_read2[1] vdd Dec_5x32_1.Dec_2x4_7.net_2 24 200
| end Dec_5x32_1.Dec_2x4_7.inverter_1
| begin Dec_5x32_1.Dec_2x4_7.nand3 600 210
| device Dec_5x32_1.Dec_2x4_7.nand3.pmos 0 -100
p Dec_5x32_1.out[7] vdd Dec_5x32_1.Dec_2x4_7.net_8 24 200
| device Dec_5x32_1.Dec_2x4_7.nand3.nmos 0 0
n Dec_5x32_1.out[7] Dec_5x32_1.Dec_2x4_7.nand3.net_1 Dec_5x32_1.Dec_2x4_7.net_8 24 200
| device Dec_5x32_1.Dec_2x4_7.nand3.pmos_1 160 -100
p Dec_5x32_1.Dec_2x4_7.net_4 vdd Dec_5x32_1.Dec_2x4_7.net_8 24 200
| device Dec_5x32_1.Dec_2x4_7.nand3.nmos_1 0 100
n Dec_5x32_1.Dec_2x4_7.net_4 Dec_5x32_1.Dec_2x4_7.nand3.net_2 Dec_5x32_1.Dec_2x4_7.nand3.net_1 24 200
| device Dec_5x32_1.Dec_2x4_7.nand3.pmos_2 320 -100
p Dec_5x32_1.Dec_2x4_7.net_2 vdd Dec_5x32_1.Dec_2x4_7.net_8 24 200
| device Dec_5x32_1.Dec_2x4_7.nand3.nmos_2 0 200
n Dec_5x32_1.Dec_2x4_7.net_2 gnd Dec_5x32_1.Dec_2x4_7.nand3.net_2 24 200
| end Dec_5x32_1.Dec_2x4_7.nand3
| begin Dec_5x32_1.Dec_2x4_7.inverter_2 370 390
| device Dec_5x32_1.Dec_2x4_7.inverter_2.nmos 550 360
n address_read2[1] gnd Dec_5x32_1.Dec_2x4_7.net_1 24 100
| device Dec_5x32_1.Dec_2x4_7.inverter_2.pmos 550 200
p address_read2[1] vdd Dec_5x32_1.Dec_2x4_7.net_1 24 200
| end Dec_5x32_1.Dec_2x4_7.inverter_2
| begin Dec_5x32_1.Dec_2x4_7.nand3_1 600 360
| device Dec_5x32_1.Dec_2x4_7.nand3_1.pmos 0 -100
p Dec_5x32_1.out[7] vdd Dec_5x32_1.Dec_2x4_7.net_7 24 200
| device Dec_5x32_1.Dec_2x4_7.nand3_1.nmos 0 0
n Dec_5x32_1.out[7] Dec_5x32_1.Dec_2x4_7.nand3_1.net_1 Dec_5x32_1.Dec_2x4_7.net_7 24 200
| device Dec_5x32_1.Dec_2x4_7.nand3_1.pmos_1 160 -100
p address_read2[0] vdd Dec_5x32_1.Dec_2x4_7.net_7 24 200
| device Dec_5x32_1.Dec_2x4_7.nand3_1.nmos_1 0 100
n address_read2[0] Dec_5x32_1.Dec_2x4_7.nand3_1.net_2 Dec_5x32_1.Dec_2x4_7.nand3_1.net_1 24 200
| device Dec_5x32_1.Dec_2x4_7.nand3_1.pmos_2 320 -100
p Dec_5x32_1.Dec_2x4_7.net_1 vdd Dec_5x32_1.Dec_2x4_7.net_7 24 200
| device Dec_5x32_1.Dec_2x4_7.nand3_1.nmos_2 0 200
n Dec_5x32_1.Dec_2x4_7.net_1 gnd Dec_5x32_1.Dec_2x4_7.nand3_1.net_2 24 200
| end Dec_5x32_1.Dec_2x4_7.nand3_1
| begin Dec_5x32_1.Dec_2x4_7.nand3_2 600 510
| device Dec_5x32_1.Dec_2x4_7.nand3_2.pmos 0 -100
p Dec_5x32_1.out[7] vdd Dec_5x32_1.Dec_2x4_7.net_6 24 200
| device Dec_5x32_1.Dec_2x4_7.nand3_2.nmos 0 0
n Dec_5x32_1.out[7] Dec_5x32_1.Dec_2x4_7.nand3_2.net_1 Dec_5x32_1.Dec_2x4_7.net_6 24 200
| device Dec_5x32_1.Dec_2x4_7.nand3_2.pmos_1 160 -100
p Dec_5x32_1.Dec_2x4_7.net_5 vdd Dec_5x32_1.Dec_2x4_7.net_6 24 200
| device Dec_5x32_1.Dec_2x4_7.nand3_2.nmos_1 0 100
n Dec_5x32_1.Dec_2x4_7.net_5 Dec_5x32_1.Dec_2x4_7.nand3_2.net_2 Dec_5x32_1.Dec_2x4_7.nand3_2.net_1 24 200
| device Dec_5x32_1.Dec_2x4_7.nand3_2.pmos_2 320 -100
p address_read2[1] vdd Dec_5x32_1.Dec_2x4_7.net_6 24 200
| device Dec_5x32_1.Dec_2x4_7.nand3_2.nmos_2 0 200
n address_read2[1] gnd Dec_5x32_1.Dec_2x4_7.nand3_2.net_2 24 200
| end Dec_5x32_1.Dec_2x4_7.nand3_2
| begin Dec_5x32_1.Dec_2x4_7.inverter_3 370 470
| device Dec_5x32_1.Dec_2x4_7.inverter_3.nmos 550 360
n address_read2[0] gnd Dec_5x32_1.Dec_2x4_7.net_5 24 100
| device Dec_5x32_1.Dec_2x4_7.inverter_3.pmos 550 200
p address_read2[0] vdd Dec_5x32_1.Dec_2x4_7.net_5 24 200
| end Dec_5x32_1.Dec_2x4_7.inverter_3
| begin Dec_5x32_1.Dec_2x4_7.nand3_3 600 630
| device Dec_5x32_1.Dec_2x4_7.nand3_3.pmos 0 -100
p Dec_5x32_1.out[7] vdd Dec_5x32_1.Dec_2x4_7.net_3 24 200
| device Dec_5x32_1.Dec_2x4_7.nand3_3.nmos 0 0
n Dec_5x32_1.out[7] Dec_5x32_1.Dec_2x4_7.nand3_3.net_1 Dec_5x32_1.Dec_2x4_7.net_3 24 200
| device Dec_5x32_1.Dec_2x4_7.nand3_3.pmos_1 160 -100
p address_read2[0] vdd Dec_5x32_1.Dec_2x4_7.net_3 24 200
| device Dec_5x32_1.Dec_2x4_7.nand3_3.nmos_1 0 100
n address_read2[0] Dec_5x32_1.Dec_2x4_7.nand3_3.net_2 Dec_5x32_1.Dec_2x4_7.nand3_3.net_1 24 200
| device Dec_5x32_1.Dec_2x4_7.nand3_3.pmos_2 320 -100
p address_read2[1] vdd Dec_5x32_1.Dec_2x4_7.net_3 24 200
| device Dec_5x32_1.Dec_2x4_7.nand3_3.nmos_2 0 200
n address_read2[1] gnd Dec_5x32_1.Dec_2x4_7.nand3_3.net_2 24 200
| end Dec_5x32_1.Dec_2x4_7.nand3_3
| begin Dec_5x32_1.Dec_2x4_7.inverter_4 700 210
| device Dec_5x32_1.Dec_2x4_7.inverter_4.nmos 550 360
n Dec_5x32_1.Dec_2x4_7.net_8 gnd inR2[28] 24 100
| device Dec_5x32_1.Dec_2x4_7.inverter_4.pmos 550 200
p Dec_5x32_1.Dec_2x4_7.net_8 vdd inR2[28] 24 200
| end Dec_5x32_1.Dec_2x4_7.inverter_4
| begin Dec_5x32_1.Dec_2x4_7.inverter_5 700 360
| device Dec_5x32_1.Dec_2x4_7.inverter_5.nmos 550 360
n Dec_5x32_1.Dec_2x4_7.net_7 gnd inR2[29] 24 100
| device Dec_5x32_1.Dec_2x4_7.inverter_5.pmos 550 200
p Dec_5x32_1.Dec_2x4_7.net_7 vdd inR2[29] 24 200
| end Dec_5x32_1.Dec_2x4_7.inverter_5
| begin Dec_5x32_1.Dec_2x4_7.inverter_6 700 510
| device Dec_5x32_1.Dec_2x4_7.inverter_6.nmos 550 360
n Dec_5x32_1.Dec_2x4_7.net_6 gnd inR2[30] 24 100
| device Dec_5x32_1.Dec_2x4_7.inverter_6.pmos 550 200
p Dec_5x32_1.Dec_2x4_7.net_6 vdd inR2[30] 24 200
| end Dec_5x32_1.Dec_2x4_7.inverter_6
| begin Dec_5x32_1.Dec_2x4_7.inverter_7 700 630
| device Dec_5x32_1.Dec_2x4_7.inverter_7.nmos 550 360
n Dec_5x32_1.Dec_2x4_7.net_3 gnd inR2[31] 24 100
| device Dec_5x32_1.Dec_2x4_7.inverter_7.pmos 550 200
p Dec_5x32_1.Dec_2x4_7.net_3 vdd inR2[31] 24 200
| end Dec_5x32_1.Dec_2x4_7.inverter_7
| end Dec_5x32_1.Dec_2x4_7
| end Dec_5x32_1
| begin Dec_5x32_2 40 140
| begin Dec_5x32_2.Dec_3x8 110 100
| begin Dec_5x32_2.Dec_3x8.inverter -580 -70
| device Dec_5x32_2.Dec_3x8.inverter.nmos 550 360
n address_read1[2] gnd Dec_5x32_2.Dec_3x8.net_1 24 100
| device Dec_5x32_2.Dec_3x8.inverter.pmos 550 200
p address_read1[2] vdd Dec_5x32_2.Dec_3x8.net_1 24 200
| end Dec_5x32_2.Dec_3x8.inverter
| begin Dec_5x32_2.Dec_3x8.inverter_1 -300 20
| device Dec_5x32_2.Dec_3x8.inverter_1.nmos 550 360
n address_read1[3] gnd Dec_5x32_2.Dec_3x8.net_4 24 100
| device Dec_5x32_2.Dec_3x8.inverter_1.pmos 550 200
p address_read1[3] vdd Dec_5x32_2.Dec_3x8.net_4 24 200
| end Dec_5x32_2.Dec_3x8.inverter_1
| begin Dec_5x32_2.Dec_3x8.inverter_2 0 100
| device Dec_5x32_2.Dec_3x8.inverter_2.nmos 550 360
n address_read1[4] gnd Dec_5x32_2.Dec_3x8.net_2 24 100
| device Dec_5x32_2.Dec_3x8.inverter_2.pmos 550 200
p address_read1[4] vdd Dec_5x32_2.Dec_3x8.net_2 24 200
| end Dec_5x32_2.Dec_3x8.inverter_2
| begin Dec_5x32_2.Dec_3x8.nand3 460 250
| device Dec_5x32_2.Dec_3x8.nand3.pmos 0 -100
p Dec_5x32_2.Dec_3x8.net_1 vdd Dec_5x32_2.Dec_3x8.net_11 24 200
| device Dec_5x32_2.Dec_3x8.nand3.nmos 0 0
n Dec_5x32_2.Dec_3x8.net_1 Dec_5x32_2.Dec_3x8.nand3.net_1 Dec_5x32_2.Dec_3x8.net_11 24 200
| device Dec_5x32_2.Dec_3x8.nand3.pmos_1 160 -100
p Dec_5x32_2.Dec_3x8.net_4 vdd Dec_5x32_2.Dec_3x8.net_11 24 200
| device Dec_5x32_2.Dec_3x8.nand3.nmos_1 0 100
n Dec_5x32_2.Dec_3x8.net_4 Dec_5x32_2.Dec_3x8.nand3.net_2 Dec_5x32_2.Dec_3x8.nand3.net_1 24 200
| device Dec_5x32_2.Dec_3x8.nand3.pmos_2 320 -100
p address_read1[4] vdd Dec_5x32_2.Dec_3x8.net_11 24 200
| device Dec_5x32_2.Dec_3x8.nand3.nmos_2 0 200
n address_read1[4] gnd Dec_5x32_2.Dec_3x8.nand3.net_2 24 200
| end Dec_5x32_2.Dec_3x8.nand3
| begin Dec_5x32_2.Dec_3x8.inverter_3 560 250
| device Dec_5x32_2.Dec_3x8.inverter_3.nmos 550 360
n Dec_5x32_2.Dec_3x8.net_11 gnd Dec_5x32_2.out[1] 24 100
| device Dec_5x32_2.Dec_3x8.inverter_3.pmos 550 200
p Dec_5x32_2.Dec_3x8.net_11 vdd Dec_5x32_2.out[1] 24 200
| end Dec_5x32_2.Dec_3x8.inverter_3
| begin Dec_5x32_2.Dec_3x8.nand3_1 460 380
| device Dec_5x32_2.Dec_3x8.nand3_1.pmos 0 -100
p Dec_5x32_2.Dec_3x8.net_1 vdd Dec_5x32_2.Dec_3x8.net_9 24 200
| device Dec_5x32_2.Dec_3x8.nand3_1.nmos 0 0
n Dec_5x32_2.Dec_3x8.net_1 Dec_5x32_2.Dec_3x8.nand3_1.net_1 Dec_5x32_2.Dec_3x8.net_9 24 200
| device Dec_5x32_2.Dec_3x8.nand3_1.pmos_1 160 -100
p address_read1[3] vdd Dec_5x32_2.Dec_3x8.net_9 24 200
| device Dec_5x32_2.Dec_3x8.nand3_1.nmos_1 0 100
n address_read1[3] Dec_5x32_2.Dec_3x8.nand3_1.net_2 Dec_5x32_2.Dec_3x8.nand3_1.net_1 24 200
| device Dec_5x32_2.Dec_3x8.nand3_1.pmos_2 320 -100
p Dec_5x32_2.Dec_3x8.net_2 vdd Dec_5x32_2.Dec_3x8.net_9 24 200
| device Dec_5x32_2.Dec_3x8.nand3_1.nmos_2 0 200
n Dec_5x32_2.Dec_3x8.net_2 gnd Dec_5x32_2.Dec_3x8.nand3_1.net_2 24 200
| end Dec_5x32_2.Dec_3x8.nand3_1
| begin Dec_5x32_2.Dec_3x8.inverter_4 560 380
| device Dec_5x32_2.Dec_3x8.inverter_4.nmos 550 360
n Dec_5x32_2.Dec_3x8.net_9 gnd Dec_5x32_2.out[2] 24 100
| device Dec_5x32_2.Dec_3x8.inverter_4.pmos 550 200
p Dec_5x32_2.Dec_3x8.net_9 vdd Dec_5x32_2.out[2] 24 200
| end Dec_5x32_2.Dec_3x8.inverter_4
| begin Dec_5x32_2.Dec_3x8.nand3_2 460 510
| device Dec_5x32_2.Dec_3x8.nand3_2.pmos 0 -100
p Dec_5x32_2.Dec_3x8.net_1 vdd Dec_5x32_2.Dec_3x8.net_6 24 200
| device Dec_5x32_2.Dec_3x8.nand3_2.nmos 0 0
n Dec_5x32_2.Dec_3x8.net_1 Dec_5x32_2.Dec_3x8.nand3_2.net_1 Dec_5x32_2.Dec_3x8.net_6 24 200
| device Dec_5x32_2.Dec_3x8.nand3_2.pmos_1 160 -100
p address_read1[3] vdd Dec_5x32_2.Dec_3x8.net_6 24 200
| device Dec_5x32_2.Dec_3x8.nand3_2.nmos_1 0 100
n address_read1[3] Dec_5x32_2.Dec_3x8.nand3_2.net_2 Dec_5x32_2.Dec_3x8.nand3_2.net_1 24 200
| device Dec_5x32_2.Dec_3x8.nand3_2.pmos_2 320 -100
p address_read1[4] vdd Dec_5x32_2.Dec_3x8.net_6 24 200
| device Dec_5x32_2.Dec_3x8.nand3_2.nmos_2 0 200
n address_read1[4] gnd Dec_5x32_2.Dec_3x8.nand3_2.net_2 24 200
| end Dec_5x32_2.Dec_3x8.nand3_2
| begin Dec_5x32_2.Dec_3x8.inverter_5 560 510
| device Dec_5x32_2.Dec_3x8.inverter_5.nmos 550 360
n Dec_5x32_2.Dec_3x8.net_6 gnd Dec_5x32_2.out[3] 24 100
| device Dec_5x32_2.Dec_3x8.inverter_5.pmos 550 200
p Dec_5x32_2.Dec_3x8.net_6 vdd Dec_5x32_2.out[3] 24 200
| end Dec_5x32_2.Dec_3x8.inverter_5
| begin Dec_5x32_2.Dec_3x8.nand3_3 460 630
| device Dec_5x32_2.Dec_3x8.nand3_3.pmos 0 -100
p address_read1[2] vdd Dec_5x32_2.Dec_3x8.net_10 24 200
| device Dec_5x32_2.Dec_3x8.nand3_3.nmos 0 0
n address_read1[2] Dec_5x32_2.Dec_3x8.nand3_3.net_1 Dec_5x32_2.Dec_3x8.net_10 24 200
| device Dec_5x32_2.Dec_3x8.nand3_3.pmos_1 160 -100
p Dec_5x32_2.Dec_3x8.net_4 vdd Dec_5x32_2.Dec_3x8.net_10 24 200
| device Dec_5x32_2.Dec_3x8.nand3_3.nmos_1 0 100
n Dec_5x32_2.Dec_3x8.net_4 Dec_5x32_2.Dec_3x8.nand3_3.net_2 Dec_5x32_2.Dec_3x8.nand3_3.net_1 24 200
| device Dec_5x32_2.Dec_3x8.nand3_3.pmos_2 320 -100
p Dec_5x32_2.Dec_3x8.net_2 vdd Dec_5x32_2.Dec_3x8.net_10 24 200
| device Dec_5x32_2.Dec_3x8.nand3_3.nmos_2 0 200
n Dec_5x32_2.Dec_3x8.net_2 gnd Dec_5x32_2.Dec_3x8.nand3_3.net_2 24 200
| end Dec_5x32_2.Dec_3x8.nand3_3
| begin Dec_5x32_2.Dec_3x8.inverter_6 560 630
| device Dec_5x32_2.Dec_3x8.inverter_6.nmos 550 360
n Dec_5x32_2.Dec_3x8.net_10 gnd Dec_5x32_2.out[4] 24 100
| device Dec_5x32_2.Dec_3x8.inverter_6.pmos 550 200
p Dec_5x32_2.Dec_3x8.net_10 vdd Dec_5x32_2.out[4] 24 200
| end Dec_5x32_2.Dec_3x8.inverter_6
| begin Dec_5x32_2.Dec_3x8.nand3_4 460 760
| device Dec_5x32_2.Dec_3x8.nand3_4.pmos 0 -100
p address_read1[2] vdd Dec_5x32_2.Dec_3x8.net_8 24 200
| device Dec_5x32_2.Dec_3x8.nand3_4.nmos 0 0
n address_read1[2] Dec_5x32_2.Dec_3x8.nand3_4.net_1 Dec_5x32_2.Dec_3x8.net_8 24 200
| device Dec_5x32_2.Dec_3x8.nand3_4.pmos_1 160 -100
p Dec_5x32_2.Dec_3x8.net_4 vdd Dec_5x32_2.Dec_3x8.net_8 24 200
| device Dec_5x32_2.Dec_3x8.nand3_4.nmos_1 0 100
n Dec_5x32_2.Dec_3x8.net_4 Dec_5x32_2.Dec_3x8.nand3_4.net_2 Dec_5x32_2.Dec_3x8.nand3_4.net_1 24 200
| device Dec_5x32_2.Dec_3x8.nand3_4.pmos_2 320 -100
p address_read1[4] vdd Dec_5x32_2.Dec_3x8.net_8 24 200
| device Dec_5x32_2.Dec_3x8.nand3_4.nmos_2 0 200
n address_read1[4] gnd Dec_5x32_2.Dec_3x8.nand3_4.net_2 24 200
| end Dec_5x32_2.Dec_3x8.nand3_4
| begin Dec_5x32_2.Dec_3x8.inverter_7 560 760
| device Dec_5x32_2.Dec_3x8.inverter_7.nmos 550 360
n Dec_5x32_2.Dec_3x8.net_8 gnd Dec_5x32_2.out[5] 24 100
| device Dec_5x32_2.Dec_3x8.inverter_7.pmos 550 200
p Dec_5x32_2.Dec_3x8.net_8 vdd Dec_5x32_2.out[5] 24 200
| end Dec_5x32_2.Dec_3x8.inverter_7
| begin Dec_5x32_2.Dec_3x8.nand3_5 460 890
| device Dec_5x32_2.Dec_3x8.nand3_5.pmos 0 -100
p address_read1[2] vdd Dec_5x32_2.Dec_3x8.net_3 24 200
| device Dec_5x32_2.Dec_3x8.nand3_5.nmos 0 0
n address_read1[2] Dec_5x32_2.Dec_3x8.nand3_5.net_1 Dec_5x32_2.Dec_3x8.net_3 24 200
| device Dec_5x32_2.Dec_3x8.nand3_5.pmos_1 160 -100
p address_read1[3] vdd Dec_5x32_2.Dec_3x8.net_3 24 200
| device Dec_5x32_2.Dec_3x8.nand3_5.nmos_1 0 100
n address_read1[3] Dec_5x32_2.Dec_3x8.nand3_5.net_2 Dec_5x32_2.Dec_3x8.nand3_5.net_1 24 200
| device Dec_5x32_2.Dec_3x8.nand3_5.pmos_2 320 -100
p Dec_5x32_2.Dec_3x8.net_2 vdd Dec_5x32_2.Dec_3x8.net_3 24 200
| device Dec_5x32_2.Dec_3x8.nand3_5.nmos_2 0 200
n Dec_5x32_2.Dec_3x8.net_2 gnd Dec_5x32_2.Dec_3x8.nand3_5.net_2 24 200
| end Dec_5x32_2.Dec_3x8.nand3_5
| begin Dec_5x32_2.Dec_3x8.inverter_8 560 890
| device Dec_5x32_2.Dec_3x8.inverter_8.nmos 550 360
n Dec_5x32_2.Dec_3x8.net_3 gnd Dec_5x32_2.out[6] 24 100
| device Dec_5x32_2.Dec_3x8.inverter_8.pmos 550 200
p Dec_5x32_2.Dec_3x8.net_3 vdd Dec_5x32_2.out[6] 24 200
| end Dec_5x32_2.Dec_3x8.inverter_8
| begin Dec_5x32_2.Dec_3x8.nand3_6 460 1020
| device Dec_5x32_2.Dec_3x8.nand3_6.pmos 0 -100
p address_read1[2] vdd Dec_5x32_2.Dec_3x8.net_5 24 200
| device Dec_5x32_2.Dec_3x8.nand3_6.nmos 0 0
n address_read1[2] Dec_5x32_2.Dec_3x8.nand3_6.net_1 Dec_5x32_2.Dec_3x8.net_5 24 200
| device Dec_5x32_2.Dec_3x8.nand3_6.pmos_1 160 -100
p address_read1[3] vdd Dec_5x32_2.Dec_3x8.net_5 24 200
| device Dec_5x32_2.Dec_3x8.nand3_6.nmos_1 0 100
n address_read1[3] Dec_5x32_2.Dec_3x8.nand3_6.net_2 Dec_5x32_2.Dec_3x8.nand3_6.net_1 24 200
| device Dec_5x32_2.Dec_3x8.nand3_6.pmos_2 320 -100
p address_read1[4] vdd Dec_5x32_2.Dec_3x8.net_5 24 200
| device Dec_5x32_2.Dec_3x8.nand3_6.nmos_2 0 200
n address_read1[4] gnd Dec_5x32_2.Dec_3x8.nand3_6.net_2 24 200
| end Dec_5x32_2.Dec_3x8.nand3_6
| begin Dec_5x32_2.Dec_3x8.inverter_9 560 1020
| device Dec_5x32_2.Dec_3x8.inverter_9.nmos 550 360
n Dec_5x32_2.Dec_3x8.net_5 gnd Dec_5x32_2.out[7] 24 100
| device Dec_5x32_2.Dec_3x8.inverter_9.pmos 550 200
p Dec_5x32_2.Dec_3x8.net_5 vdd Dec_5x32_2.out[7] 24 200
| end Dec_5x32_2.Dec_3x8.inverter_9
| begin Dec_5x32_2.Dec_3x8.nand3_7 460 20
| device Dec_5x32_2.Dec_3x8.nand3_7.pmos 0 -100
p Dec_5x32_2.Dec_3x8.net_1 vdd Dec_5x32_2.Dec_3x8.net_7 24 200
| device Dec_5x32_2.Dec_3x8.nand3_7.nmos 0 0
n Dec_5x32_2.Dec_3x8.net_1 Dec_5x32_2.Dec_3x8.nand3_7.net_1 Dec_5x32_2.Dec_3x8.net_7 24 200
| device Dec_5x32_2.Dec_3x8.nand3_7.pmos_1 160 -100
p Dec_5x32_2.Dec_3x8.net_4 vdd Dec_5x32_2.Dec_3x8.net_7 24 200
| device Dec_5x32_2.Dec_3x8.nand3_7.nmos_1 0 100
n Dec_5x32_2.Dec_3x8.net_4 Dec_5x32_2.Dec_3x8.nand3_7.net_2 Dec_5x32_2.Dec_3x8.nand3_7.net_1 24 200
| device Dec_5x32_2.Dec_3x8.nand3_7.pmos_2 320 -100
p Dec_5x32_2.Dec_3x8.net_2 vdd Dec_5x32_2.Dec_3x8.net_7 24 200
| device Dec_5x32_2.Dec_3x8.nand3_7.nmos_2 0 200
n Dec_5x32_2.Dec_3x8.net_2 gnd Dec_5x32_2.Dec_3x8.nand3_7.net_2 24 200
| end Dec_5x32_2.Dec_3x8.nand3_7
| begin Dec_5x32_2.Dec_3x8.inverter_10 560 20
| device Dec_5x32_2.Dec_3x8.inverter_10.nmos 550 360
n Dec_5x32_2.Dec_3x8.net_7 gnd Dec_5x32_2.out[0] 24 100
| device Dec_5x32_2.Dec_3x8.inverter_10.pmos 550 200
p Dec_5x32_2.Dec_3x8.net_7 vdd Dec_5x32_2.out[0] 24 200
| end Dec_5x32_2.Dec_3x8.inverter_10
| end Dec_5x32_2.Dec_3x8
| begin Dec_5x32_2.Dec_2x4 520 100
| begin Dec_5x32_2.Dec_2x4.inverter 370 170
| device Dec_5x32_2.Dec_2x4.inverter.nmos 550 360
n address_read1[0] gnd Dec_5x32_2.Dec_2x4.net_4 24 100
| device Dec_5x32_2.Dec_2x4.inverter.pmos 550 200
p address_read1[0] vdd Dec_5x32_2.Dec_2x4.net_4 24 200
| end Dec_5x32_2.Dec_2x4.inverter
| begin Dec_5x32_2.Dec_2x4.inverter_1 370 240
| device Dec_5x32_2.Dec_2x4.inverter_1.nmos 550 360
n address_read1[1] gnd Dec_5x32_2.Dec_2x4.net_2 24 100
| device Dec_5x32_2.Dec_2x4.inverter_1.pmos 550 200
p address_read1[1] vdd Dec_5x32_2.Dec_2x4.net_2 24 200
| end Dec_5x32_2.Dec_2x4.inverter_1
| begin Dec_5x32_2.Dec_2x4.nand3 600 210
| device Dec_5x32_2.Dec_2x4.nand3.pmos 0 -100
p Dec_5x32_2.out[0] vdd Dec_5x32_2.Dec_2x4.net_8 24 200
| device Dec_5x32_2.Dec_2x4.nand3.nmos 0 0
n Dec_5x32_2.out[0] Dec_5x32_2.Dec_2x4.nand3.net_1 Dec_5x32_2.Dec_2x4.net_8 24 200
| device Dec_5x32_2.Dec_2x4.nand3.pmos_1 160 -100
p Dec_5x32_2.Dec_2x4.net_4 vdd Dec_5x32_2.Dec_2x4.net_8 24 200
| device Dec_5x32_2.Dec_2x4.nand3.nmos_1 0 100
n Dec_5x32_2.Dec_2x4.net_4 Dec_5x32_2.Dec_2x4.nand3.net_2 Dec_5x32_2.Dec_2x4.nand3.net_1 24 200
| device Dec_5x32_2.Dec_2x4.nand3.pmos_2 320 -100
p Dec_5x32_2.Dec_2x4.net_2 vdd Dec_5x32_2.Dec_2x4.net_8 24 200
| device Dec_5x32_2.Dec_2x4.nand3.nmos_2 0 200
n Dec_5x32_2.Dec_2x4.net_2 gnd Dec_5x32_2.Dec_2x4.nand3.net_2 24 200
| end Dec_5x32_2.Dec_2x4.nand3
| begin Dec_5x32_2.Dec_2x4.inverter_2 370 390
| device Dec_5x32_2.Dec_2x4.inverter_2.nmos 550 360
n address_read1[1] gnd Dec_5x32_2.Dec_2x4.net_1 24 100
| device Dec_5x32_2.Dec_2x4.inverter_2.pmos 550 200
p address_read1[1] vdd Dec_5x32_2.Dec_2x4.net_1 24 200
| end Dec_5x32_2.Dec_2x4.inverter_2
| begin Dec_5x32_2.Dec_2x4.nand3_1 600 360
| device Dec_5x32_2.Dec_2x4.nand3_1.pmos 0 -100
p Dec_5x32_2.out[0] vdd Dec_5x32_2.Dec_2x4.net_7 24 200
| device Dec_5x32_2.Dec_2x4.nand3_1.nmos 0 0
n Dec_5x32_2.out[0] Dec_5x32_2.Dec_2x4.nand3_1.net_1 Dec_5x32_2.Dec_2x4.net_7 24 200
| device Dec_5x32_2.Dec_2x4.nand3_1.pmos_1 160 -100
p address_read1[0] vdd Dec_5x32_2.Dec_2x4.net_7 24 200
| device Dec_5x32_2.Dec_2x4.nand3_1.nmos_1 0 100
n address_read1[0] Dec_5x32_2.Dec_2x4.nand3_1.net_2 Dec_5x32_2.Dec_2x4.nand3_1.net_1 24 200
| device Dec_5x32_2.Dec_2x4.nand3_1.pmos_2 320 -100
p Dec_5x32_2.Dec_2x4.net_1 vdd Dec_5x32_2.Dec_2x4.net_7 24 200
| device Dec_5x32_2.Dec_2x4.nand3_1.nmos_2 0 200
n Dec_5x32_2.Dec_2x4.net_1 gnd Dec_5x32_2.Dec_2x4.nand3_1.net_2 24 200
| end Dec_5x32_2.Dec_2x4.nand3_1
| begin Dec_5x32_2.Dec_2x4.nand3_2 600 510
| device Dec_5x32_2.Dec_2x4.nand3_2.pmos 0 -100
p Dec_5x32_2.out[0] vdd Dec_5x32_2.Dec_2x4.net_6 24 200
| device Dec_5x32_2.Dec_2x4.nand3_2.nmos 0 0
n Dec_5x32_2.out[0] Dec_5x32_2.Dec_2x4.nand3_2.net_1 Dec_5x32_2.Dec_2x4.net_6 24 200
| device Dec_5x32_2.Dec_2x4.nand3_2.pmos_1 160 -100
p Dec_5x32_2.Dec_2x4.net_5 vdd Dec_5x32_2.Dec_2x4.net_6 24 200
| device Dec_5x32_2.Dec_2x4.nand3_2.nmos_1 0 100
n Dec_5x32_2.Dec_2x4.net_5 Dec_5x32_2.Dec_2x4.nand3_2.net_2 Dec_5x32_2.Dec_2x4.nand3_2.net_1 24 200
| device Dec_5x32_2.Dec_2x4.nand3_2.pmos_2 320 -100
p address_read1[1] vdd Dec_5x32_2.Dec_2x4.net_6 24 200
| device Dec_5x32_2.Dec_2x4.nand3_2.nmos_2 0 200
n address_read1[1] gnd Dec_5x32_2.Dec_2x4.nand3_2.net_2 24 200
| end Dec_5x32_2.Dec_2x4.nand3_2
| begin Dec_5x32_2.Dec_2x4.inverter_3 370 470
| device Dec_5x32_2.Dec_2x4.inverter_3.nmos 550 360
n address_read1[0] gnd Dec_5x32_2.Dec_2x4.net_5 24 100
| device Dec_5x32_2.Dec_2x4.inverter_3.pmos 550 200
p address_read1[0] vdd Dec_5x32_2.Dec_2x4.net_5 24 200
| end Dec_5x32_2.Dec_2x4.inverter_3
| begin Dec_5x32_2.Dec_2x4.nand3_3 600 630
| device Dec_5x32_2.Dec_2x4.nand3_3.pmos 0 -100
p Dec_5x32_2.out[0] vdd Dec_5x32_2.Dec_2x4.net_3 24 200
| device Dec_5x32_2.Dec_2x4.nand3_3.nmos 0 0
n Dec_5x32_2.out[0] Dec_5x32_2.Dec_2x4.nand3_3.net_1 Dec_5x32_2.Dec_2x4.net_3 24 200
| device Dec_5x32_2.Dec_2x4.nand3_3.pmos_1 160 -100
p address_read1[0] vdd Dec_5x32_2.Dec_2x4.net_3 24 200
| device Dec_5x32_2.Dec_2x4.nand3_3.nmos_1 0 100
n address_read1[0] Dec_5x32_2.Dec_2x4.nand3_3.net_2 Dec_5x32_2.Dec_2x4.nand3_3.net_1 24 200
| device Dec_5x32_2.Dec_2x4.nand3_3.pmos_2 320 -100
p address_read1[1] vdd Dec_5x32_2.Dec_2x4.net_3 24 200
| device Dec_5x32_2.Dec_2x4.nand3_3.nmos_2 0 200
n address_read1[1] gnd Dec_5x32_2.Dec_2x4.nand3_3.net_2 24 200
| end Dec_5x32_2.Dec_2x4.nand3_3
| begin Dec_5x32_2.Dec_2x4.inverter_4 700 210
| device Dec_5x32_2.Dec_2x4.inverter_4.nmos 550 360
n Dec_5x32_2.Dec_2x4.net_8 gnd inR1[0] 24 100
| device Dec_5x32_2.Dec_2x4.inverter_4.pmos 550 200
p Dec_5x32_2.Dec_2x4.net_8 vdd inR1[0] 24 200
| end Dec_5x32_2.Dec_2x4.inverter_4
| begin Dec_5x32_2.Dec_2x4.inverter_5 700 360
| device Dec_5x32_2.Dec_2x4.inverter_5.nmos 550 360
n Dec_5x32_2.Dec_2x4.net_7 gnd inR1[1] 24 100
| device Dec_5x32_2.Dec_2x4.inverter_5.pmos 550 200
p Dec_5x32_2.Dec_2x4.net_7 vdd inR1[1] 24 200
| end Dec_5x32_2.Dec_2x4.inverter_5
| begin Dec_5x32_2.Dec_2x4.inverter_6 700 510
| device Dec_5x32_2.Dec_2x4.inverter_6.nmos 550 360
n Dec_5x32_2.Dec_2x4.net_6 gnd inR1[2] 24 100
| device Dec_5x32_2.Dec_2x4.inverter_6.pmos 550 200
p Dec_5x32_2.Dec_2x4.net_6 vdd inR1[2] 24 200
| end Dec_5x32_2.Dec_2x4.inverter_6
| begin Dec_5x32_2.Dec_2x4.inverter_7 700 630
| device Dec_5x32_2.Dec_2x4.inverter_7.nmos 550 360
n Dec_5x32_2.Dec_2x4.net_3 gnd inR1[3] 24 100
| device Dec_5x32_2.Dec_2x4.inverter_7.pmos 550 200
p Dec_5x32_2.Dec_2x4.net_3 vdd inR1[3] 24 200
| end Dec_5x32_2.Dec_2x4.inverter_7
| end Dec_5x32_2.Dec_2x4
| begin Dec_5x32_2.Dec_2x4_1 520 230
| begin Dec_5x32_2.Dec_2x4_1.inverter 370 170
| device Dec_5x32_2.Dec_2x4_1.inverter.nmos 550 360
n address_read1[0] gnd Dec_5x32_2.Dec_2x4_1.net_4 24 100
| device Dec_5x32_2.Dec_2x4_1.inverter.pmos 550 200
p address_read1[0] vdd Dec_5x32_2.Dec_2x4_1.net_4 24 200
| end Dec_5x32_2.Dec_2x4_1.inverter
| begin Dec_5x32_2.Dec_2x4_1.inverter_1 370 240
| device Dec_5x32_2.Dec_2x4_1.inverter_1.nmos 550 360
n address_read1[1] gnd Dec_5x32_2.Dec_2x4_1.net_2 24 100
| device Dec_5x32_2.Dec_2x4_1.inverter_1.pmos 550 200
p address_read1[1] vdd Dec_5x32_2.Dec_2x4_1.net_2 24 200
| end Dec_5x32_2.Dec_2x4_1.inverter_1
| begin Dec_5x32_2.Dec_2x4_1.nand3 600 210
| device Dec_5x32_2.Dec_2x4_1.nand3.pmos 0 -100
p Dec_5x32_2.out[1] vdd Dec_5x32_2.Dec_2x4_1.net_8 24 200
| device Dec_5x32_2.Dec_2x4_1.nand3.nmos 0 0
n Dec_5x32_2.out[1] Dec_5x32_2.Dec_2x4_1.nand3.net_1 Dec_5x32_2.Dec_2x4_1.net_8 24 200
| device Dec_5x32_2.Dec_2x4_1.nand3.pmos_1 160 -100
p Dec_5x32_2.Dec_2x4_1.net_4 vdd Dec_5x32_2.Dec_2x4_1.net_8 24 200
| device Dec_5x32_2.Dec_2x4_1.nand3.nmos_1 0 100
n Dec_5x32_2.Dec_2x4_1.net_4 Dec_5x32_2.Dec_2x4_1.nand3.net_2 Dec_5x32_2.Dec_2x4_1.nand3.net_1 24 200
| device Dec_5x32_2.Dec_2x4_1.nand3.pmos_2 320 -100
p Dec_5x32_2.Dec_2x4_1.net_2 vdd Dec_5x32_2.Dec_2x4_1.net_8 24 200
| device Dec_5x32_2.Dec_2x4_1.nand3.nmos_2 0 200
n Dec_5x32_2.Dec_2x4_1.net_2 gnd Dec_5x32_2.Dec_2x4_1.nand3.net_2 24 200
| end Dec_5x32_2.Dec_2x4_1.nand3
| begin Dec_5x32_2.Dec_2x4_1.inverter_2 370 390
| device Dec_5x32_2.Dec_2x4_1.inverter_2.nmos 550 360
n address_read1[1] gnd Dec_5x32_2.Dec_2x4_1.net_1 24 100
| device Dec_5x32_2.Dec_2x4_1.inverter_2.pmos 550 200
p address_read1[1] vdd Dec_5x32_2.Dec_2x4_1.net_1 24 200
| end Dec_5x32_2.Dec_2x4_1.inverter_2
| begin Dec_5x32_2.Dec_2x4_1.nand3_1 600 360
| device Dec_5x32_2.Dec_2x4_1.nand3_1.pmos 0 -100
p Dec_5x32_2.out[1] vdd Dec_5x32_2.Dec_2x4_1.net_7 24 200
| device Dec_5x32_2.Dec_2x4_1.nand3_1.nmos 0 0
n Dec_5x32_2.out[1] Dec_5x32_2.Dec_2x4_1.nand3_1.net_1 Dec_5x32_2.Dec_2x4_1.net_7 24 200
| device Dec_5x32_2.Dec_2x4_1.nand3_1.pmos_1 160 -100
p address_read1[0] vdd Dec_5x32_2.Dec_2x4_1.net_7 24 200
| device Dec_5x32_2.Dec_2x4_1.nand3_1.nmos_1 0 100
n address_read1[0] Dec_5x32_2.Dec_2x4_1.nand3_1.net_2 Dec_5x32_2.Dec_2x4_1.nand3_1.net_1 24 200
| device Dec_5x32_2.Dec_2x4_1.nand3_1.pmos_2 320 -100
p Dec_5x32_2.Dec_2x4_1.net_1 vdd Dec_5x32_2.Dec_2x4_1.net_7 24 200
| device Dec_5x32_2.Dec_2x4_1.nand3_1.nmos_2 0 200
n Dec_5x32_2.Dec_2x4_1.net_1 gnd Dec_5x32_2.Dec_2x4_1.nand3_1.net_2 24 200
| end Dec_5x32_2.Dec_2x4_1.nand3_1
| begin Dec_5x32_2.Dec_2x4_1.nand3_2 600 510
| device Dec_5x32_2.Dec_2x4_1.nand3_2.pmos 0 -100
p Dec_5x32_2.out[1] vdd Dec_5x32_2.Dec_2x4_1.net_6 24 200
| device Dec_5x32_2.Dec_2x4_1.nand3_2.nmos 0 0
n Dec_5x32_2.out[1] Dec_5x32_2.Dec_2x4_1.nand3_2.net_1 Dec_5x32_2.Dec_2x4_1.net_6 24 200
| device Dec_5x32_2.Dec_2x4_1.nand3_2.pmos_1 160 -100
p Dec_5x32_2.Dec_2x4_1.net_5 vdd Dec_5x32_2.Dec_2x4_1.net_6 24 200
| device Dec_5x32_2.Dec_2x4_1.nand3_2.nmos_1 0 100
n Dec_5x32_2.Dec_2x4_1.net_5 Dec_5x32_2.Dec_2x4_1.nand3_2.net_2 Dec_5x32_2.Dec_2x4_1.nand3_2.net_1 24 200
| device Dec_5x32_2.Dec_2x4_1.nand3_2.pmos_2 320 -100
p address_read1[1] vdd Dec_5x32_2.Dec_2x4_1.net_6 24 200
| device Dec_5x32_2.Dec_2x4_1.nand3_2.nmos_2 0 200
n address_read1[1] gnd Dec_5x32_2.Dec_2x4_1.nand3_2.net_2 24 200
| end Dec_5x32_2.Dec_2x4_1.nand3_2
| begin Dec_5x32_2.Dec_2x4_1.inverter_3 370 470
| device Dec_5x32_2.Dec_2x4_1.inverter_3.nmos 550 360
n address_read1[0] gnd Dec_5x32_2.Dec_2x4_1.net_5 24 100
| device Dec_5x32_2.Dec_2x4_1.inverter_3.pmos 550 200
p address_read1[0] vdd Dec_5x32_2.Dec_2x4_1.net_5 24 200
| end Dec_5x32_2.Dec_2x4_1.inverter_3
| begin Dec_5x32_2.Dec_2x4_1.nand3_3 600 630
| device Dec_5x32_2.Dec_2x4_1.nand3_3.pmos 0 -100
p Dec_5x32_2.out[1] vdd Dec_5x32_2.Dec_2x4_1.net_3 24 200
| device Dec_5x32_2.Dec_2x4_1.nand3_3.nmos 0 0
n Dec_5x32_2.out[1] Dec_5x32_2.Dec_2x4_1.nand3_3.net_1 Dec_5x32_2.Dec_2x4_1.net_3 24 200
| device Dec_5x32_2.Dec_2x4_1.nand3_3.pmos_1 160 -100
p address_read1[0] vdd Dec_5x32_2.Dec_2x4_1.net_3 24 200
| device Dec_5x32_2.Dec_2x4_1.nand3_3.nmos_1 0 100
n address_read1[0] Dec_5x32_2.Dec_2x4_1.nand3_3.net_2 Dec_5x32_2.Dec_2x4_1.nand3_3.net_1 24 200
| device Dec_5x32_2.Dec_2x4_1.nand3_3.pmos_2 320 -100
p address_read1[1] vdd Dec_5x32_2.Dec_2x4_1.net_3 24 200
| device Dec_5x32_2.Dec_2x4_1.nand3_3.nmos_2 0 200
n address_read1[1] gnd Dec_5x32_2.Dec_2x4_1.nand3_3.net_2 24 200
| end Dec_5x32_2.Dec_2x4_1.nand3_3
| begin Dec_5x32_2.Dec_2x4_1.inverter_4 700 210
| device Dec_5x32_2.Dec_2x4_1.inverter_4.nmos 550 360
n Dec_5x32_2.Dec_2x4_1.net_8 gnd inR1[4] 24 100
| device Dec_5x32_2.Dec_2x4_1.inverter_4.pmos 550 200
p Dec_5x32_2.Dec_2x4_1.net_8 vdd inR1[4] 24 200
| end Dec_5x32_2.Dec_2x4_1.inverter_4
| begin Dec_5x32_2.Dec_2x4_1.inverter_5 700 360
| device Dec_5x32_2.Dec_2x4_1.inverter_5.nmos 550 360
n Dec_5x32_2.Dec_2x4_1.net_7 gnd inR1[5] 24 100
| device Dec_5x32_2.Dec_2x4_1.inverter_5.pmos 550 200
p Dec_5x32_2.Dec_2x4_1.net_7 vdd inR1[5] 24 200
| end Dec_5x32_2.Dec_2x4_1.inverter_5
| begin Dec_5x32_2.Dec_2x4_1.inverter_6 700 510
| device Dec_5x32_2.Dec_2x4_1.inverter_6.nmos 550 360
n Dec_5x32_2.Dec_2x4_1.net_6 gnd inR1[6] 24 100
| device Dec_5x32_2.Dec_2x4_1.inverter_6.pmos 550 200
p Dec_5x32_2.Dec_2x4_1.net_6 vdd inR1[6] 24 200
| end Dec_5x32_2.Dec_2x4_1.inverter_6
| begin Dec_5x32_2.Dec_2x4_1.inverter_7 700 630
| device Dec_5x32_2.Dec_2x4_1.inverter_7.nmos 550 360
n Dec_5x32_2.Dec_2x4_1.net_3 gnd inR1[7] 24 100
| device Dec_5x32_2.Dec_2x4_1.inverter_7.pmos 550 200
p Dec_5x32_2.Dec_2x4_1.net_3 vdd inR1[7] 24 200
| end Dec_5x32_2.Dec_2x4_1.inverter_7
| end Dec_5x32_2.Dec_2x4_1
| begin Dec_5x32_2.Dec_2x4_2 520 360
| begin Dec_5x32_2.Dec_2x4_2.inverter 370 170
| device Dec_5x32_2.Dec_2x4_2.inverter.nmos 550 360
n address_read1[0] gnd Dec_5x32_2.Dec_2x4_2.net_4 24 100
| device Dec_5x32_2.Dec_2x4_2.inverter.pmos 550 200
p address_read1[0] vdd Dec_5x32_2.Dec_2x4_2.net_4 24 200
| end Dec_5x32_2.Dec_2x4_2.inverter
| begin Dec_5x32_2.Dec_2x4_2.inverter_1 370 240
| device Dec_5x32_2.Dec_2x4_2.inverter_1.nmos 550 360
n address_read1[1] gnd Dec_5x32_2.Dec_2x4_2.net_2 24 100
| device Dec_5x32_2.Dec_2x4_2.inverter_1.pmos 550 200
p address_read1[1] vdd Dec_5x32_2.Dec_2x4_2.net_2 24 200
| end Dec_5x32_2.Dec_2x4_2.inverter_1
| begin Dec_5x32_2.Dec_2x4_2.nand3 600 210
| device Dec_5x32_2.Dec_2x4_2.nand3.pmos 0 -100
p Dec_5x32_2.out[2] vdd Dec_5x32_2.Dec_2x4_2.net_8 24 200
| device Dec_5x32_2.Dec_2x4_2.nand3.nmos 0 0
n Dec_5x32_2.out[2] Dec_5x32_2.Dec_2x4_2.nand3.net_1 Dec_5x32_2.Dec_2x4_2.net_8 24 200
| device Dec_5x32_2.Dec_2x4_2.nand3.pmos_1 160 -100
p Dec_5x32_2.Dec_2x4_2.net_4 vdd Dec_5x32_2.Dec_2x4_2.net_8 24 200
| device Dec_5x32_2.Dec_2x4_2.nand3.nmos_1 0 100
n Dec_5x32_2.Dec_2x4_2.net_4 Dec_5x32_2.Dec_2x4_2.nand3.net_2 Dec_5x32_2.Dec_2x4_2.nand3.net_1 24 200
| device Dec_5x32_2.Dec_2x4_2.nand3.pmos_2 320 -100
p Dec_5x32_2.Dec_2x4_2.net_2 vdd Dec_5x32_2.Dec_2x4_2.net_8 24 200
| device Dec_5x32_2.Dec_2x4_2.nand3.nmos_2 0 200
n Dec_5x32_2.Dec_2x4_2.net_2 gnd Dec_5x32_2.Dec_2x4_2.nand3.net_2 24 200
| end Dec_5x32_2.Dec_2x4_2.nand3
| begin Dec_5x32_2.Dec_2x4_2.inverter_2 370 390
| device Dec_5x32_2.Dec_2x4_2.inverter_2.nmos 550 360
n address_read1[1] gnd Dec_5x32_2.Dec_2x4_2.net_1 24 100
| device Dec_5x32_2.Dec_2x4_2.inverter_2.pmos 550 200
p address_read1[1] vdd Dec_5x32_2.Dec_2x4_2.net_1 24 200
| end Dec_5x32_2.Dec_2x4_2.inverter_2
| begin Dec_5x32_2.Dec_2x4_2.nand3_1 600 360
| device Dec_5x32_2.Dec_2x4_2.nand3_1.pmos 0 -100
p Dec_5x32_2.out[2] vdd Dec_5x32_2.Dec_2x4_2.net_7 24 200
| device Dec_5x32_2.Dec_2x4_2.nand3_1.nmos 0 0
n Dec_5x32_2.out[2] Dec_5x32_2.Dec_2x4_2.nand3_1.net_1 Dec_5x32_2.Dec_2x4_2.net_7 24 200
| device Dec_5x32_2.Dec_2x4_2.nand3_1.pmos_1 160 -100
p address_read1[0] vdd Dec_5x32_2.Dec_2x4_2.net_7 24 200
| device Dec_5x32_2.Dec_2x4_2.nand3_1.nmos_1 0 100
n address_read1[0] Dec_5x32_2.Dec_2x4_2.nand3_1.net_2 Dec_5x32_2.Dec_2x4_2.nand3_1.net_1 24 200
| device Dec_5x32_2.Dec_2x4_2.nand3_1.pmos_2 320 -100
p Dec_5x32_2.Dec_2x4_2.net_1 vdd Dec_5x32_2.Dec_2x4_2.net_7 24 200
| device Dec_5x32_2.Dec_2x4_2.nand3_1.nmos_2 0 200
n Dec_5x32_2.Dec_2x4_2.net_1 gnd Dec_5x32_2.Dec_2x4_2.nand3_1.net_2 24 200
| end Dec_5x32_2.Dec_2x4_2.nand3_1
| begin Dec_5x32_2.Dec_2x4_2.nand3_2 600 510
| device Dec_5x32_2.Dec_2x4_2.nand3_2.pmos 0 -100
p Dec_5x32_2.out[2] vdd Dec_5x32_2.Dec_2x4_2.net_6 24 200
| device Dec_5x32_2.Dec_2x4_2.nand3_2.nmos 0 0
n Dec_5x32_2.out[2] Dec_5x32_2.Dec_2x4_2.nand3_2.net_1 Dec_5x32_2.Dec_2x4_2.net_6 24 200
| device Dec_5x32_2.Dec_2x4_2.nand3_2.pmos_1 160 -100
p Dec_5x32_2.Dec_2x4_2.net_5 vdd Dec_5x32_2.Dec_2x4_2.net_6 24 200
| device Dec_5x32_2.Dec_2x4_2.nand3_2.nmos_1 0 100
n Dec_5x32_2.Dec_2x4_2.net_5 Dec_5x32_2.Dec_2x4_2.nand3_2.net_2 Dec_5x32_2.Dec_2x4_2.nand3_2.net_1 24 200
| device Dec_5x32_2.Dec_2x4_2.nand3_2.pmos_2 320 -100
p address_read1[1] vdd Dec_5x32_2.Dec_2x4_2.net_6 24 200
| device Dec_5x32_2.Dec_2x4_2.nand3_2.nmos_2 0 200
n address_read1[1] gnd Dec_5x32_2.Dec_2x4_2.nand3_2.net_2 24 200
| end Dec_5x32_2.Dec_2x4_2.nand3_2
| begin Dec_5x32_2.Dec_2x4_2.inverter_3 370 470
| device Dec_5x32_2.Dec_2x4_2.inverter_3.nmos 550 360
n address_read1[0] gnd Dec_5x32_2.Dec_2x4_2.net_5 24 100
| device Dec_5x32_2.Dec_2x4_2.inverter_3.pmos 550 200
p address_read1[0] vdd Dec_5x32_2.Dec_2x4_2.net_5 24 200
| end Dec_5x32_2.Dec_2x4_2.inverter_3
| begin Dec_5x32_2.Dec_2x4_2.nand3_3 600 630
| device Dec_5x32_2.Dec_2x4_2.nand3_3.pmos 0 -100
p Dec_5x32_2.out[2] vdd Dec_5x32_2.Dec_2x4_2.net_3 24 200
| device Dec_5x32_2.Dec_2x4_2.nand3_3.nmos 0 0
n Dec_5x32_2.out[2] Dec_5x32_2.Dec_2x4_2.nand3_3.net_1 Dec_5x32_2.Dec_2x4_2.net_3 24 200
| device Dec_5x32_2.Dec_2x4_2.nand3_3.pmos_1 160 -100
p address_read1[0] vdd Dec_5x32_2.Dec_2x4_2.net_3 24 200
| device Dec_5x32_2.Dec_2x4_2.nand3_3.nmos_1 0 100
n address_read1[0] Dec_5x32_2.Dec_2x4_2.nand3_3.net_2 Dec_5x32_2.Dec_2x4_2.nand3_3.net_1 24 200
| device Dec_5x32_2.Dec_2x4_2.nand3_3.pmos_2 320 -100
p address_read1[1] vdd Dec_5x32_2.Dec_2x4_2.net_3 24 200
| device Dec_5x32_2.Dec_2x4_2.nand3_3.nmos_2 0 200
n address_read1[1] gnd Dec_5x32_2.Dec_2x4_2.nand3_3.net_2 24 200
| end Dec_5x32_2.Dec_2x4_2.nand3_3
| begin Dec_5x32_2.Dec_2x4_2.inverter_4 700 210
| device Dec_5x32_2.Dec_2x4_2.inverter_4.nmos 550 360
n Dec_5x32_2.Dec_2x4_2.net_8 gnd inR1[8] 24 100
| device Dec_5x32_2.Dec_2x4_2.inverter_4.pmos 550 200
p Dec_5x32_2.Dec_2x4_2.net_8 vdd inR1[8] 24 200
| end Dec_5x32_2.Dec_2x4_2.inverter_4
| begin Dec_5x32_2.Dec_2x4_2.inverter_5 700 360
| device Dec_5x32_2.Dec_2x4_2.inverter_5.nmos 550 360
n Dec_5x32_2.Dec_2x4_2.net_7 gnd inR1[9] 24 100
| device Dec_5x32_2.Dec_2x4_2.inverter_5.pmos 550 200
p Dec_5x32_2.Dec_2x4_2.net_7 vdd inR1[9] 24 200
| end Dec_5x32_2.Dec_2x4_2.inverter_5
| begin Dec_5x32_2.Dec_2x4_2.inverter_6 700 510
| device Dec_5x32_2.Dec_2x4_2.inverter_6.nmos 550 360
n Dec_5x32_2.Dec_2x4_2.net_6 gnd inR1[10] 24 100
| device Dec_5x32_2.Dec_2x4_2.inverter_6.pmos 550 200
p Dec_5x32_2.Dec_2x4_2.net_6 vdd inR1[10] 24 200
| end Dec_5x32_2.Dec_2x4_2.inverter_6
| begin Dec_5x32_2.Dec_2x4_2.inverter_7 700 630
| device Dec_5x32_2.Dec_2x4_2.inverter_7.nmos 550 360
n Dec_5x32_2.Dec_2x4_2.net_3 gnd inR1[11] 24 100
| device Dec_5x32_2.Dec_2x4_2.inverter_7.pmos 550 200
p Dec_5x32_2.Dec_2x4_2.net_3 vdd inR1[11] 24 200
| end Dec_5x32_2.Dec_2x4_2.inverter_7
| end Dec_5x32_2.Dec_2x4_2
| begin Dec_5x32_2.Dec_2x4_3 520 490
| begin Dec_5x32_2.Dec_2x4_3.inverter 370 170
| device Dec_5x32_2.Dec_2x4_3.inverter.nmos 550 360
n address_read1[0] gnd Dec_5x32_2.Dec_2x4_3.net_4 24 100
| device Dec_5x32_2.Dec_2x4_3.inverter.pmos 550 200
p address_read1[0] vdd Dec_5x32_2.Dec_2x4_3.net_4 24 200
| end Dec_5x32_2.Dec_2x4_3.inverter
| begin Dec_5x32_2.Dec_2x4_3.inverter_1 370 240
| device Dec_5x32_2.Dec_2x4_3.inverter_1.nmos 550 360
n address_read1[1] gnd Dec_5x32_2.Dec_2x4_3.net_2 24 100
| device Dec_5x32_2.Dec_2x4_3.inverter_1.pmos 550 200
p address_read1[1] vdd Dec_5x32_2.Dec_2x4_3.net_2 24 200
| end Dec_5x32_2.Dec_2x4_3.inverter_1
| begin Dec_5x32_2.Dec_2x4_3.nand3 600 210
| device Dec_5x32_2.Dec_2x4_3.nand3.pmos 0 -100
p Dec_5x32_2.out[3] vdd Dec_5x32_2.Dec_2x4_3.net_8 24 200
| device Dec_5x32_2.Dec_2x4_3.nand3.nmos 0 0
n Dec_5x32_2.out[3] Dec_5x32_2.Dec_2x4_3.nand3.net_1 Dec_5x32_2.Dec_2x4_3.net_8 24 200
| device Dec_5x32_2.Dec_2x4_3.nand3.pmos_1 160 -100
p Dec_5x32_2.Dec_2x4_3.net_4 vdd Dec_5x32_2.Dec_2x4_3.net_8 24 200
| device Dec_5x32_2.Dec_2x4_3.nand3.nmos_1 0 100
n Dec_5x32_2.Dec_2x4_3.net_4 Dec_5x32_2.Dec_2x4_3.nand3.net_2 Dec_5x32_2.Dec_2x4_3.nand3.net_1 24 200
| device Dec_5x32_2.Dec_2x4_3.nand3.pmos_2 320 -100
p Dec_5x32_2.Dec_2x4_3.net_2 vdd Dec_5x32_2.Dec_2x4_3.net_8 24 200
| device Dec_5x32_2.Dec_2x4_3.nand3.nmos_2 0 200
n Dec_5x32_2.Dec_2x4_3.net_2 gnd Dec_5x32_2.Dec_2x4_3.nand3.net_2 24 200
| end Dec_5x32_2.Dec_2x4_3.nand3
| begin Dec_5x32_2.Dec_2x4_3.inverter_2 370 390
| device Dec_5x32_2.Dec_2x4_3.inverter_2.nmos 550 360
n address_read1[1] gnd Dec_5x32_2.Dec_2x4_3.net_1 24 100
| device Dec_5x32_2.Dec_2x4_3.inverter_2.pmos 550 200
p address_read1[1] vdd Dec_5x32_2.Dec_2x4_3.net_1 24 200
| end Dec_5x32_2.Dec_2x4_3.inverter_2
| begin Dec_5x32_2.Dec_2x4_3.nand3_1 600 360
| device Dec_5x32_2.Dec_2x4_3.nand3_1.pmos 0 -100
p Dec_5x32_2.out[3] vdd Dec_5x32_2.Dec_2x4_3.net_7 24 200
| device Dec_5x32_2.Dec_2x4_3.nand3_1.nmos 0 0
n Dec_5x32_2.out[3] Dec_5x32_2.Dec_2x4_3.nand3_1.net_1 Dec_5x32_2.Dec_2x4_3.net_7 24 200
| device Dec_5x32_2.Dec_2x4_3.nand3_1.pmos_1 160 -100
p address_read1[0] vdd Dec_5x32_2.Dec_2x4_3.net_7 24 200
| device Dec_5x32_2.Dec_2x4_3.nand3_1.nmos_1 0 100
n address_read1[0] Dec_5x32_2.Dec_2x4_3.nand3_1.net_2 Dec_5x32_2.Dec_2x4_3.nand3_1.net_1 24 200
| device Dec_5x32_2.Dec_2x4_3.nand3_1.pmos_2 320 -100
p Dec_5x32_2.Dec_2x4_3.net_1 vdd Dec_5x32_2.Dec_2x4_3.net_7 24 200
| device Dec_5x32_2.Dec_2x4_3.nand3_1.nmos_2 0 200
n Dec_5x32_2.Dec_2x4_3.net_1 gnd Dec_5x32_2.Dec_2x4_3.nand3_1.net_2 24 200
| end Dec_5x32_2.Dec_2x4_3.nand3_1
| begin Dec_5x32_2.Dec_2x4_3.nand3_2 600 510
| device Dec_5x32_2.Dec_2x4_3.nand3_2.pmos 0 -100
p Dec_5x32_2.out[3] vdd Dec_5x32_2.Dec_2x4_3.net_6 24 200
| device Dec_5x32_2.Dec_2x4_3.nand3_2.nmos 0 0
n Dec_5x32_2.out[3] Dec_5x32_2.Dec_2x4_3.nand3_2.net_1 Dec_5x32_2.Dec_2x4_3.net_6 24 200
| device Dec_5x32_2.Dec_2x4_3.nand3_2.pmos_1 160 -100
p Dec_5x32_2.Dec_2x4_3.net_5 vdd Dec_5x32_2.Dec_2x4_3.net_6 24 200
| device Dec_5x32_2.Dec_2x4_3.nand3_2.nmos_1 0 100
n Dec_5x32_2.Dec_2x4_3.net_5 Dec_5x32_2.Dec_2x4_3.nand3_2.net_2 Dec_5x32_2.Dec_2x4_3.nand3_2.net_1 24 200
| device Dec_5x32_2.Dec_2x4_3.nand3_2.pmos_2 320 -100
p address_read1[1] vdd Dec_5x32_2.Dec_2x4_3.net_6 24 200
| device Dec_5x32_2.Dec_2x4_3.nand3_2.nmos_2 0 200
n address_read1[1] gnd Dec_5x32_2.Dec_2x4_3.nand3_2.net_2 24 200
| end Dec_5x32_2.Dec_2x4_3.nand3_2
| begin Dec_5x32_2.Dec_2x4_3.inverter_3 370 470
| device Dec_5x32_2.Dec_2x4_3.inverter_3.nmos 550 360
n address_read1[0] gnd Dec_5x32_2.Dec_2x4_3.net_5 24 100
| device Dec_5x32_2.Dec_2x4_3.inverter_3.pmos 550 200
p address_read1[0] vdd Dec_5x32_2.Dec_2x4_3.net_5 24 200
| end Dec_5x32_2.Dec_2x4_3.inverter_3
| begin Dec_5x32_2.Dec_2x4_3.nand3_3 600 630
| device Dec_5x32_2.Dec_2x4_3.nand3_3.pmos 0 -100
p Dec_5x32_2.out[3] vdd Dec_5x32_2.Dec_2x4_3.net_3 24 200
| device Dec_5x32_2.Dec_2x4_3.nand3_3.nmos 0 0
n Dec_5x32_2.out[3] Dec_5x32_2.Dec_2x4_3.nand3_3.net_1 Dec_5x32_2.Dec_2x4_3.net_3 24 200
| device Dec_5x32_2.Dec_2x4_3.nand3_3.pmos_1 160 -100
p address_read1[0] vdd Dec_5x32_2.Dec_2x4_3.net_3 24 200
| device Dec_5x32_2.Dec_2x4_3.nand3_3.nmos_1 0 100
n address_read1[0] Dec_5x32_2.Dec_2x4_3.nand3_3.net_2 Dec_5x32_2.Dec_2x4_3.nand3_3.net_1 24 200
| device Dec_5x32_2.Dec_2x4_3.nand3_3.pmos_2 320 -100
p address_read1[1] vdd Dec_5x32_2.Dec_2x4_3.net_3 24 200
| device Dec_5x32_2.Dec_2x4_3.nand3_3.nmos_2 0 200
n address_read1[1] gnd Dec_5x32_2.Dec_2x4_3.nand3_3.net_2 24 200
| end Dec_5x32_2.Dec_2x4_3.nand3_3
| begin Dec_5x32_2.Dec_2x4_3.inverter_4 700 210
| device Dec_5x32_2.Dec_2x4_3.inverter_4.nmos 550 360
n Dec_5x32_2.Dec_2x4_3.net_8 gnd inR1[12] 24 100
| device Dec_5x32_2.Dec_2x4_3.inverter_4.pmos 550 200
p Dec_5x32_2.Dec_2x4_3.net_8 vdd inR1[12] 24 200
| end Dec_5x32_2.Dec_2x4_3.inverter_4
| begin Dec_5x32_2.Dec_2x4_3.inverter_5 700 360
| device Dec_5x32_2.Dec_2x4_3.inverter_5.nmos 550 360
n Dec_5x32_2.Dec_2x4_3.net_7 gnd inR1[13] 24 100
| device Dec_5x32_2.Dec_2x4_3.inverter_5.pmos 550 200
p Dec_5x32_2.Dec_2x4_3.net_7 vdd inR1[13] 24 200
| end Dec_5x32_2.Dec_2x4_3.inverter_5
| begin Dec_5x32_2.Dec_2x4_3.inverter_6 700 510
| device Dec_5x32_2.Dec_2x4_3.inverter_6.nmos 550 360
n Dec_5x32_2.Dec_2x4_3.net_6 gnd inR1[14] 24 100
| device Dec_5x32_2.Dec_2x4_3.inverter_6.pmos 550 200
p Dec_5x32_2.Dec_2x4_3.net_6 vdd inR1[14] 24 200
| end Dec_5x32_2.Dec_2x4_3.inverter_6
| begin Dec_5x32_2.Dec_2x4_3.inverter_7 700 630
| device Dec_5x32_2.Dec_2x4_3.inverter_7.nmos 550 360
n Dec_5x32_2.Dec_2x4_3.net_3 gnd inR1[15] 24 100
| device Dec_5x32_2.Dec_2x4_3.inverter_7.pmos 550 200
p Dec_5x32_2.Dec_2x4_3.net_3 vdd inR1[15] 24 200
| end Dec_5x32_2.Dec_2x4_3.inverter_7
| end Dec_5x32_2.Dec_2x4_3
| begin Dec_5x32_2.Dec_2x4_4 520 620
| begin Dec_5x32_2.Dec_2x4_4.inverter 370 170
| device Dec_5x32_2.Dec_2x4_4.inverter.nmos 550 360
n address_read1[0] gnd Dec_5x32_2.Dec_2x4_4.net_4 24 100
| device Dec_5x32_2.Dec_2x4_4.inverter.pmos 550 200
p address_read1[0] vdd Dec_5x32_2.Dec_2x4_4.net_4 24 200
| end Dec_5x32_2.Dec_2x4_4.inverter
| begin Dec_5x32_2.Dec_2x4_4.inverter_1 370 240
| device Dec_5x32_2.Dec_2x4_4.inverter_1.nmos 550 360
n address_read1[1] gnd Dec_5x32_2.Dec_2x4_4.net_2 24 100
| device Dec_5x32_2.Dec_2x4_4.inverter_1.pmos 550 200
p address_read1[1] vdd Dec_5x32_2.Dec_2x4_4.net_2 24 200
| end Dec_5x32_2.Dec_2x4_4.inverter_1
| begin Dec_5x32_2.Dec_2x4_4.nand3 600 210
| device Dec_5x32_2.Dec_2x4_4.nand3.pmos 0 -100
p Dec_5x32_2.out[4] vdd Dec_5x32_2.Dec_2x4_4.net_8 24 200
| device Dec_5x32_2.Dec_2x4_4.nand3.nmos 0 0
n Dec_5x32_2.out[4] Dec_5x32_2.Dec_2x4_4.nand3.net_1 Dec_5x32_2.Dec_2x4_4.net_8 24 200
| device Dec_5x32_2.Dec_2x4_4.nand3.pmos_1 160 -100
p Dec_5x32_2.Dec_2x4_4.net_4 vdd Dec_5x32_2.Dec_2x4_4.net_8 24 200
| device Dec_5x32_2.Dec_2x4_4.nand3.nmos_1 0 100
n Dec_5x32_2.Dec_2x4_4.net_4 Dec_5x32_2.Dec_2x4_4.nand3.net_2 Dec_5x32_2.Dec_2x4_4.nand3.net_1 24 200
| device Dec_5x32_2.Dec_2x4_4.nand3.pmos_2 320 -100
p Dec_5x32_2.Dec_2x4_4.net_2 vdd Dec_5x32_2.Dec_2x4_4.net_8 24 200
| device Dec_5x32_2.Dec_2x4_4.nand3.nmos_2 0 200
n Dec_5x32_2.Dec_2x4_4.net_2 gnd Dec_5x32_2.Dec_2x4_4.nand3.net_2 24 200
| end Dec_5x32_2.Dec_2x4_4.nand3
| begin Dec_5x32_2.Dec_2x4_4.inverter_2 370 390
| device Dec_5x32_2.Dec_2x4_4.inverter_2.nmos 550 360
n address_read1[1] gnd Dec_5x32_2.Dec_2x4_4.net_1 24 100
| device Dec_5x32_2.Dec_2x4_4.inverter_2.pmos 550 200
p address_read1[1] vdd Dec_5x32_2.Dec_2x4_4.net_1 24 200
| end Dec_5x32_2.Dec_2x4_4.inverter_2
| begin Dec_5x32_2.Dec_2x4_4.nand3_1 600 360
| device Dec_5x32_2.Dec_2x4_4.nand3_1.pmos 0 -100
p Dec_5x32_2.out[4] vdd Dec_5x32_2.Dec_2x4_4.net_7 24 200
| device Dec_5x32_2.Dec_2x4_4.nand3_1.nmos 0 0
n Dec_5x32_2.out[4] Dec_5x32_2.Dec_2x4_4.nand3_1.net_1 Dec_5x32_2.Dec_2x4_4.net_7 24 200
| device Dec_5x32_2.Dec_2x4_4.nand3_1.pmos_1 160 -100
p address_read1[0] vdd Dec_5x32_2.Dec_2x4_4.net_7 24 200
| device Dec_5x32_2.Dec_2x4_4.nand3_1.nmos_1 0 100
n address_read1[0] Dec_5x32_2.Dec_2x4_4.nand3_1.net_2 Dec_5x32_2.Dec_2x4_4.nand3_1.net_1 24 200
| device Dec_5x32_2.Dec_2x4_4.nand3_1.pmos_2 320 -100
p Dec_5x32_2.Dec_2x4_4.net_1 vdd Dec_5x32_2.Dec_2x4_4.net_7 24 200
| device Dec_5x32_2.Dec_2x4_4.nand3_1.nmos_2 0 200
n Dec_5x32_2.Dec_2x4_4.net_1 gnd Dec_5x32_2.Dec_2x4_4.nand3_1.net_2 24 200
| end Dec_5x32_2.Dec_2x4_4.nand3_1
| begin Dec_5x32_2.Dec_2x4_4.nand3_2 600 510
| device Dec_5x32_2.Dec_2x4_4.nand3_2.pmos 0 -100
p Dec_5x32_2.out[4] vdd Dec_5x32_2.Dec_2x4_4.net_6 24 200
| device Dec_5x32_2.Dec_2x4_4.nand3_2.nmos 0 0
n Dec_5x32_2.out[4] Dec_5x32_2.Dec_2x4_4.nand3_2.net_1 Dec_5x32_2.Dec_2x4_4.net_6 24 200
| device Dec_5x32_2.Dec_2x4_4.nand3_2.pmos_1 160 -100
p Dec_5x32_2.Dec_2x4_4.net_5 vdd Dec_5x32_2.Dec_2x4_4.net_6 24 200
| device Dec_5x32_2.Dec_2x4_4.nand3_2.nmos_1 0 100
n Dec_5x32_2.Dec_2x4_4.net_5 Dec_5x32_2.Dec_2x4_4.nand3_2.net_2 Dec_5x32_2.Dec_2x4_4.nand3_2.net_1 24 200
| device Dec_5x32_2.Dec_2x4_4.nand3_2.pmos_2 320 -100
p address_read1[1] vdd Dec_5x32_2.Dec_2x4_4.net_6 24 200
| device Dec_5x32_2.Dec_2x4_4.nand3_2.nmos_2 0 200
n address_read1[1] gnd Dec_5x32_2.Dec_2x4_4.nand3_2.net_2 24 200
| end Dec_5x32_2.Dec_2x4_4.nand3_2
| begin Dec_5x32_2.Dec_2x4_4.inverter_3 370 470
| device Dec_5x32_2.Dec_2x4_4.inverter_3.nmos 550 360
n address_read1[0] gnd Dec_5x32_2.Dec_2x4_4.net_5 24 100
| device Dec_5x32_2.Dec_2x4_4.inverter_3.pmos 550 200
p address_read1[0] vdd Dec_5x32_2.Dec_2x4_4.net_5 24 200
| end Dec_5x32_2.Dec_2x4_4.inverter_3
| begin Dec_5x32_2.Dec_2x4_4.nand3_3 600 630
| device Dec_5x32_2.Dec_2x4_4.nand3_3.pmos 0 -100
p Dec_5x32_2.out[4] vdd Dec_5x32_2.Dec_2x4_4.net_3 24 200
| device Dec_5x32_2.Dec_2x4_4.nand3_3.nmos 0 0
n Dec_5x32_2.out[4] Dec_5x32_2.Dec_2x4_4.nand3_3.net_1 Dec_5x32_2.Dec_2x4_4.net_3 24 200
| device Dec_5x32_2.Dec_2x4_4.nand3_3.pmos_1 160 -100
p address_read1[0] vdd Dec_5x32_2.Dec_2x4_4.net_3 24 200
| device Dec_5x32_2.Dec_2x4_4.nand3_3.nmos_1 0 100
n address_read1[0] Dec_5x32_2.Dec_2x4_4.nand3_3.net_2 Dec_5x32_2.Dec_2x4_4.nand3_3.net_1 24 200
| device Dec_5x32_2.Dec_2x4_4.nand3_3.pmos_2 320 -100
p address_read1[1] vdd Dec_5x32_2.Dec_2x4_4.net_3 24 200
| device Dec_5x32_2.Dec_2x4_4.nand3_3.nmos_2 0 200
n address_read1[1] gnd Dec_5x32_2.Dec_2x4_4.nand3_3.net_2 24 200
| end Dec_5x32_2.Dec_2x4_4.nand3_3
| begin Dec_5x32_2.Dec_2x4_4.inverter_4 700 210
| device Dec_5x32_2.Dec_2x4_4.inverter_4.nmos 550 360
n Dec_5x32_2.Dec_2x4_4.net_8 gnd inR1[16] 24 100
| device Dec_5x32_2.Dec_2x4_4.inverter_4.pmos 550 200
p Dec_5x32_2.Dec_2x4_4.net_8 vdd inR1[16] 24 200
| end Dec_5x32_2.Dec_2x4_4.inverter_4
| begin Dec_5x32_2.Dec_2x4_4.inverter_5 700 360
| device Dec_5x32_2.Dec_2x4_4.inverter_5.nmos 550 360
n Dec_5x32_2.Dec_2x4_4.net_7 gnd inR1[17] 24 100
| device Dec_5x32_2.Dec_2x4_4.inverter_5.pmos 550 200
p Dec_5x32_2.Dec_2x4_4.net_7 vdd inR1[17] 24 200
| end Dec_5x32_2.Dec_2x4_4.inverter_5
| begin Dec_5x32_2.Dec_2x4_4.inverter_6 700 510
| device Dec_5x32_2.Dec_2x4_4.inverter_6.nmos 550 360
n Dec_5x32_2.Dec_2x4_4.net_6 gnd inR1[18] 24 100
| device Dec_5x32_2.Dec_2x4_4.inverter_6.pmos 550 200
p Dec_5x32_2.Dec_2x4_4.net_6 vdd inR1[18] 24 200
| end Dec_5x32_2.Dec_2x4_4.inverter_6
| begin Dec_5x32_2.Dec_2x4_4.inverter_7 700 630
| device Dec_5x32_2.Dec_2x4_4.inverter_7.nmos 550 360
n Dec_5x32_2.Dec_2x4_4.net_3 gnd inR1[19] 24 100
| device Dec_5x32_2.Dec_2x4_4.inverter_7.pmos 550 200
p Dec_5x32_2.Dec_2x4_4.net_3 vdd inR1[19] 24 200
| end Dec_5x32_2.Dec_2x4_4.inverter_7
| end Dec_5x32_2.Dec_2x4_4
| begin Dec_5x32_2.Dec_2x4_5 520 750
| begin Dec_5x32_2.Dec_2x4_5.inverter 370 170
| device Dec_5x32_2.Dec_2x4_5.inverter.nmos 550 360
n address_read1[0] gnd Dec_5x32_2.Dec_2x4_5.net_4 24 100
| device Dec_5x32_2.Dec_2x4_5.inverter.pmos 550 200
p address_read1[0] vdd Dec_5x32_2.Dec_2x4_5.net_4 24 200
| end Dec_5x32_2.Dec_2x4_5.inverter
| begin Dec_5x32_2.Dec_2x4_5.inverter_1 370 240
| device Dec_5x32_2.Dec_2x4_5.inverter_1.nmos 550 360
n address_read1[1] gnd Dec_5x32_2.Dec_2x4_5.net_2 24 100
| device Dec_5x32_2.Dec_2x4_5.inverter_1.pmos 550 200
p address_read1[1] vdd Dec_5x32_2.Dec_2x4_5.net_2 24 200
| end Dec_5x32_2.Dec_2x4_5.inverter_1
| begin Dec_5x32_2.Dec_2x4_5.nand3 600 210
| device Dec_5x32_2.Dec_2x4_5.nand3.pmos 0 -100
p Dec_5x32_2.out[5] vdd Dec_5x32_2.Dec_2x4_5.net_8 24 200
| device Dec_5x32_2.Dec_2x4_5.nand3.nmos 0 0
n Dec_5x32_2.out[5] Dec_5x32_2.Dec_2x4_5.nand3.net_1 Dec_5x32_2.Dec_2x4_5.net_8 24 200
| device Dec_5x32_2.Dec_2x4_5.nand3.pmos_1 160 -100
p Dec_5x32_2.Dec_2x4_5.net_4 vdd Dec_5x32_2.Dec_2x4_5.net_8 24 200
| device Dec_5x32_2.Dec_2x4_5.nand3.nmos_1 0 100
n Dec_5x32_2.Dec_2x4_5.net_4 Dec_5x32_2.Dec_2x4_5.nand3.net_2 Dec_5x32_2.Dec_2x4_5.nand3.net_1 24 200
| device Dec_5x32_2.Dec_2x4_5.nand3.pmos_2 320 -100
p Dec_5x32_2.Dec_2x4_5.net_2 vdd Dec_5x32_2.Dec_2x4_5.net_8 24 200
| device Dec_5x32_2.Dec_2x4_5.nand3.nmos_2 0 200
n Dec_5x32_2.Dec_2x4_5.net_2 gnd Dec_5x32_2.Dec_2x4_5.nand3.net_2 24 200
| end Dec_5x32_2.Dec_2x4_5.nand3
| begin Dec_5x32_2.Dec_2x4_5.inverter_2 370 390
| device Dec_5x32_2.Dec_2x4_5.inverter_2.nmos 550 360
n address_read1[1] gnd Dec_5x32_2.Dec_2x4_5.net_1 24 100
| device Dec_5x32_2.Dec_2x4_5.inverter_2.pmos 550 200
p address_read1[1] vdd Dec_5x32_2.Dec_2x4_5.net_1 24 200
| end Dec_5x32_2.Dec_2x4_5.inverter_2
| begin Dec_5x32_2.Dec_2x4_5.nand3_1 600 360
| device Dec_5x32_2.Dec_2x4_5.nand3_1.pmos 0 -100
p Dec_5x32_2.out[5] vdd Dec_5x32_2.Dec_2x4_5.net_7 24 200
| device Dec_5x32_2.Dec_2x4_5.nand3_1.nmos 0 0
n Dec_5x32_2.out[5] Dec_5x32_2.Dec_2x4_5.nand3_1.net_1 Dec_5x32_2.Dec_2x4_5.net_7 24 200
| device Dec_5x32_2.Dec_2x4_5.nand3_1.pmos_1 160 -100
p address_read1[0] vdd Dec_5x32_2.Dec_2x4_5.net_7 24 200
| device Dec_5x32_2.Dec_2x4_5.nand3_1.nmos_1 0 100
n address_read1[0] Dec_5x32_2.Dec_2x4_5.nand3_1.net_2 Dec_5x32_2.Dec_2x4_5.nand3_1.net_1 24 200
| device Dec_5x32_2.Dec_2x4_5.nand3_1.pmos_2 320 -100
p Dec_5x32_2.Dec_2x4_5.net_1 vdd Dec_5x32_2.Dec_2x4_5.net_7 24 200
| device Dec_5x32_2.Dec_2x4_5.nand3_1.nmos_2 0 200
n Dec_5x32_2.Dec_2x4_5.net_1 gnd Dec_5x32_2.Dec_2x4_5.nand3_1.net_2 24 200
| end Dec_5x32_2.Dec_2x4_5.nand3_1
| begin Dec_5x32_2.Dec_2x4_5.nand3_2 600 510
| device Dec_5x32_2.Dec_2x4_5.nand3_2.pmos 0 -100
p Dec_5x32_2.out[5] vdd Dec_5x32_2.Dec_2x4_5.net_6 24 200
| device Dec_5x32_2.Dec_2x4_5.nand3_2.nmos 0 0
n Dec_5x32_2.out[5] Dec_5x32_2.Dec_2x4_5.nand3_2.net_1 Dec_5x32_2.Dec_2x4_5.net_6 24 200
| device Dec_5x32_2.Dec_2x4_5.nand3_2.pmos_1 160 -100
p Dec_5x32_2.Dec_2x4_5.net_5 vdd Dec_5x32_2.Dec_2x4_5.net_6 24 200
| device Dec_5x32_2.Dec_2x4_5.nand3_2.nmos_1 0 100
n Dec_5x32_2.Dec_2x4_5.net_5 Dec_5x32_2.Dec_2x4_5.nand3_2.net_2 Dec_5x32_2.Dec_2x4_5.nand3_2.net_1 24 200
| device Dec_5x32_2.Dec_2x4_5.nand3_2.pmos_2 320 -100
p address_read1[1] vdd Dec_5x32_2.Dec_2x4_5.net_6 24 200
| device Dec_5x32_2.Dec_2x4_5.nand3_2.nmos_2 0 200
n address_read1[1] gnd Dec_5x32_2.Dec_2x4_5.nand3_2.net_2 24 200
| end Dec_5x32_2.Dec_2x4_5.nand3_2
| begin Dec_5x32_2.Dec_2x4_5.inverter_3 370 470
| device Dec_5x32_2.Dec_2x4_5.inverter_3.nmos 550 360
n address_read1[0] gnd Dec_5x32_2.Dec_2x4_5.net_5 24 100
| device Dec_5x32_2.Dec_2x4_5.inverter_3.pmos 550 200
p address_read1[0] vdd Dec_5x32_2.Dec_2x4_5.net_5 24 200
| end Dec_5x32_2.Dec_2x4_5.inverter_3
| begin Dec_5x32_2.Dec_2x4_5.nand3_3 600 630
| device Dec_5x32_2.Dec_2x4_5.nand3_3.pmos 0 -100
p Dec_5x32_2.out[5] vdd Dec_5x32_2.Dec_2x4_5.net_3 24 200
| device Dec_5x32_2.Dec_2x4_5.nand3_3.nmos 0 0
n Dec_5x32_2.out[5] Dec_5x32_2.Dec_2x4_5.nand3_3.net_1 Dec_5x32_2.Dec_2x4_5.net_3 24 200
| device Dec_5x32_2.Dec_2x4_5.nand3_3.pmos_1 160 -100
p address_read1[0] vdd Dec_5x32_2.Dec_2x4_5.net_3 24 200
| device Dec_5x32_2.Dec_2x4_5.nand3_3.nmos_1 0 100
n address_read1[0] Dec_5x32_2.Dec_2x4_5.nand3_3.net_2 Dec_5x32_2.Dec_2x4_5.nand3_3.net_1 24 200
| device Dec_5x32_2.Dec_2x4_5.nand3_3.pmos_2 320 -100
p address_read1[1] vdd Dec_5x32_2.Dec_2x4_5.net_3 24 200
| device Dec_5x32_2.Dec_2x4_5.nand3_3.nmos_2 0 200
n address_read1[1] gnd Dec_5x32_2.Dec_2x4_5.nand3_3.net_2 24 200
| end Dec_5x32_2.Dec_2x4_5.nand3_3
| begin Dec_5x32_2.Dec_2x4_5.inverter_4 700 210
| device Dec_5x32_2.Dec_2x4_5.inverter_4.nmos 550 360
n Dec_5x32_2.Dec_2x4_5.net_8 gnd inR1[20] 24 100
| device Dec_5x32_2.Dec_2x4_5.inverter_4.pmos 550 200
p Dec_5x32_2.Dec_2x4_5.net_8 vdd inR1[20] 24 200
| end Dec_5x32_2.Dec_2x4_5.inverter_4
| begin Dec_5x32_2.Dec_2x4_5.inverter_5 700 360
| device Dec_5x32_2.Dec_2x4_5.inverter_5.nmos 550 360
n Dec_5x32_2.Dec_2x4_5.net_7 gnd inR1[21] 24 100
| device Dec_5x32_2.Dec_2x4_5.inverter_5.pmos 550 200
p Dec_5x32_2.Dec_2x4_5.net_7 vdd inR1[21] 24 200
| end Dec_5x32_2.Dec_2x4_5.inverter_5
| begin Dec_5x32_2.Dec_2x4_5.inverter_6 700 510
| device Dec_5x32_2.Dec_2x4_5.inverter_6.nmos 550 360
n Dec_5x32_2.Dec_2x4_5.net_6 gnd inR1[22] 24 100
| device Dec_5x32_2.Dec_2x4_5.inverter_6.pmos 550 200
p Dec_5x32_2.Dec_2x4_5.net_6 vdd inR1[22] 24 200
| end Dec_5x32_2.Dec_2x4_5.inverter_6
| begin Dec_5x32_2.Dec_2x4_5.inverter_7 700 630
| device Dec_5x32_2.Dec_2x4_5.inverter_7.nmos 550 360
n Dec_5x32_2.Dec_2x4_5.net_3 gnd inR1[23] 24 100
| device Dec_5x32_2.Dec_2x4_5.inverter_7.pmos 550 200
p Dec_5x32_2.Dec_2x4_5.net_3 vdd inR1[23] 24 200
| end Dec_5x32_2.Dec_2x4_5.inverter_7
| end Dec_5x32_2.Dec_2x4_5
| begin Dec_5x32_2.Dec_2x4_6 520 880
| begin Dec_5x32_2.Dec_2x4_6.inverter 370 170
| device Dec_5x32_2.Dec_2x4_6.inverter.nmos 550 360
n address_read1[0] gnd Dec_5x32_2.Dec_2x4_6.net_4 24 100
| device Dec_5x32_2.Dec_2x4_6.inverter.pmos 550 200
p address_read1[0] vdd Dec_5x32_2.Dec_2x4_6.net_4 24 200
| end Dec_5x32_2.Dec_2x4_6.inverter
| begin Dec_5x32_2.Dec_2x4_6.inverter_1 370 240
| device Dec_5x32_2.Dec_2x4_6.inverter_1.nmos 550 360
n address_read1[1] gnd Dec_5x32_2.Dec_2x4_6.net_2 24 100
| device Dec_5x32_2.Dec_2x4_6.inverter_1.pmos 550 200
p address_read1[1] vdd Dec_5x32_2.Dec_2x4_6.net_2 24 200
| end Dec_5x32_2.Dec_2x4_6.inverter_1
| begin Dec_5x32_2.Dec_2x4_6.nand3 600 210
| device Dec_5x32_2.Dec_2x4_6.nand3.pmos 0 -100
p Dec_5x32_2.out[6] vdd Dec_5x32_2.Dec_2x4_6.net_8 24 200
| device Dec_5x32_2.Dec_2x4_6.nand3.nmos 0 0
n Dec_5x32_2.out[6] Dec_5x32_2.Dec_2x4_6.nand3.net_1 Dec_5x32_2.Dec_2x4_6.net_8 24 200
| device Dec_5x32_2.Dec_2x4_6.nand3.pmos_1 160 -100
p Dec_5x32_2.Dec_2x4_6.net_4 vdd Dec_5x32_2.Dec_2x4_6.net_8 24 200
| device Dec_5x32_2.Dec_2x4_6.nand3.nmos_1 0 100
n Dec_5x32_2.Dec_2x4_6.net_4 Dec_5x32_2.Dec_2x4_6.nand3.net_2 Dec_5x32_2.Dec_2x4_6.nand3.net_1 24 200
| device Dec_5x32_2.Dec_2x4_6.nand3.pmos_2 320 -100
p Dec_5x32_2.Dec_2x4_6.net_2 vdd Dec_5x32_2.Dec_2x4_6.net_8 24 200
| device Dec_5x32_2.Dec_2x4_6.nand3.nmos_2 0 200
n Dec_5x32_2.Dec_2x4_6.net_2 gnd Dec_5x32_2.Dec_2x4_6.nand3.net_2 24 200
| end Dec_5x32_2.Dec_2x4_6.nand3
| begin Dec_5x32_2.Dec_2x4_6.inverter_2 370 390
| device Dec_5x32_2.Dec_2x4_6.inverter_2.nmos 550 360
n address_read1[1] gnd Dec_5x32_2.Dec_2x4_6.net_1 24 100
| device Dec_5x32_2.Dec_2x4_6.inverter_2.pmos 550 200
p address_read1[1] vdd Dec_5x32_2.Dec_2x4_6.net_1 24 200
| end Dec_5x32_2.Dec_2x4_6.inverter_2
| begin Dec_5x32_2.Dec_2x4_6.nand3_1 600 360
| device Dec_5x32_2.Dec_2x4_6.nand3_1.pmos 0 -100
p Dec_5x32_2.out[6] vdd Dec_5x32_2.Dec_2x4_6.net_7 24 200
| device Dec_5x32_2.Dec_2x4_6.nand3_1.nmos 0 0
n Dec_5x32_2.out[6] Dec_5x32_2.Dec_2x4_6.nand3_1.net_1 Dec_5x32_2.Dec_2x4_6.net_7 24 200
| device Dec_5x32_2.Dec_2x4_6.nand3_1.pmos_1 160 -100
p address_read1[0] vdd Dec_5x32_2.Dec_2x4_6.net_7 24 200
| device Dec_5x32_2.Dec_2x4_6.nand3_1.nmos_1 0 100
n address_read1[0] Dec_5x32_2.Dec_2x4_6.nand3_1.net_2 Dec_5x32_2.Dec_2x4_6.nand3_1.net_1 24 200
| device Dec_5x32_2.Dec_2x4_6.nand3_1.pmos_2 320 -100
p Dec_5x32_2.Dec_2x4_6.net_1 vdd Dec_5x32_2.Dec_2x4_6.net_7 24 200
| device Dec_5x32_2.Dec_2x4_6.nand3_1.nmos_2 0 200
n Dec_5x32_2.Dec_2x4_6.net_1 gnd Dec_5x32_2.Dec_2x4_6.nand3_1.net_2 24 200
| end Dec_5x32_2.Dec_2x4_6.nand3_1
| begin Dec_5x32_2.Dec_2x4_6.nand3_2 600 510
| device Dec_5x32_2.Dec_2x4_6.nand3_2.pmos 0 -100
p Dec_5x32_2.out[6] vdd Dec_5x32_2.Dec_2x4_6.net_6 24 200
| device Dec_5x32_2.Dec_2x4_6.nand3_2.nmos 0 0
n Dec_5x32_2.out[6] Dec_5x32_2.Dec_2x4_6.nand3_2.net_1 Dec_5x32_2.Dec_2x4_6.net_6 24 200
| device Dec_5x32_2.Dec_2x4_6.nand3_2.pmos_1 160 -100
p Dec_5x32_2.Dec_2x4_6.net_5 vdd Dec_5x32_2.Dec_2x4_6.net_6 24 200
| device Dec_5x32_2.Dec_2x4_6.nand3_2.nmos_1 0 100
n Dec_5x32_2.Dec_2x4_6.net_5 Dec_5x32_2.Dec_2x4_6.nand3_2.net_2 Dec_5x32_2.Dec_2x4_6.nand3_2.net_1 24 200
| device Dec_5x32_2.Dec_2x4_6.nand3_2.pmos_2 320 -100
p address_read1[1] vdd Dec_5x32_2.Dec_2x4_6.net_6 24 200
| device Dec_5x32_2.Dec_2x4_6.nand3_2.nmos_2 0 200
n address_read1[1] gnd Dec_5x32_2.Dec_2x4_6.nand3_2.net_2 24 200
| end Dec_5x32_2.Dec_2x4_6.nand3_2
| begin Dec_5x32_2.Dec_2x4_6.inverter_3 370 470
| device Dec_5x32_2.Dec_2x4_6.inverter_3.nmos 550 360
n address_read1[0] gnd Dec_5x32_2.Dec_2x4_6.net_5 24 100
| device Dec_5x32_2.Dec_2x4_6.inverter_3.pmos 550 200
p address_read1[0] vdd Dec_5x32_2.Dec_2x4_6.net_5 24 200
| end Dec_5x32_2.Dec_2x4_6.inverter_3
| begin Dec_5x32_2.Dec_2x4_6.nand3_3 600 630
| device Dec_5x32_2.Dec_2x4_6.nand3_3.pmos 0 -100
p Dec_5x32_2.out[6] vdd Dec_5x32_2.Dec_2x4_6.net_3 24 200
| device Dec_5x32_2.Dec_2x4_6.nand3_3.nmos 0 0
n Dec_5x32_2.out[6] Dec_5x32_2.Dec_2x4_6.nand3_3.net_1 Dec_5x32_2.Dec_2x4_6.net_3 24 200
| device Dec_5x32_2.Dec_2x4_6.nand3_3.pmos_1 160 -100
p address_read1[0] vdd Dec_5x32_2.Dec_2x4_6.net_3 24 200
| device Dec_5x32_2.Dec_2x4_6.nand3_3.nmos_1 0 100
n address_read1[0] Dec_5x32_2.Dec_2x4_6.nand3_3.net_2 Dec_5x32_2.Dec_2x4_6.nand3_3.net_1 24 200
| device Dec_5x32_2.Dec_2x4_6.nand3_3.pmos_2 320 -100
p address_read1[1] vdd Dec_5x32_2.Dec_2x4_6.net_3 24 200
| device Dec_5x32_2.Dec_2x4_6.nand3_3.nmos_2 0 200
n address_read1[1] gnd Dec_5x32_2.Dec_2x4_6.nand3_3.net_2 24 200
| end Dec_5x32_2.Dec_2x4_6.nand3_3
| begin Dec_5x32_2.Dec_2x4_6.inverter_4 700 210
| device Dec_5x32_2.Dec_2x4_6.inverter_4.nmos 550 360
n Dec_5x32_2.Dec_2x4_6.net_8 gnd inR1[24] 24 100
| device Dec_5x32_2.Dec_2x4_6.inverter_4.pmos 550 200
p Dec_5x32_2.Dec_2x4_6.net_8 vdd inR1[24] 24 200
| end Dec_5x32_2.Dec_2x4_6.inverter_4
| begin Dec_5x32_2.Dec_2x4_6.inverter_5 700 360
| device Dec_5x32_2.Dec_2x4_6.inverter_5.nmos 550 360
n Dec_5x32_2.Dec_2x4_6.net_7 gnd inR1[25] 24 100
| device Dec_5x32_2.Dec_2x4_6.inverter_5.pmos 550 200
p Dec_5x32_2.Dec_2x4_6.net_7 vdd inR1[25] 24 200
| end Dec_5x32_2.Dec_2x4_6.inverter_5
| begin Dec_5x32_2.Dec_2x4_6.inverter_6 700 510
| device Dec_5x32_2.Dec_2x4_6.inverter_6.nmos 550 360
n Dec_5x32_2.Dec_2x4_6.net_6 gnd inR1[26] 24 100
| device Dec_5x32_2.Dec_2x4_6.inverter_6.pmos 550 200
p Dec_5x32_2.Dec_2x4_6.net_6 vdd inR1[26] 24 200
| end Dec_5x32_2.Dec_2x4_6.inverter_6
| begin Dec_5x32_2.Dec_2x4_6.inverter_7 700 630
| device Dec_5x32_2.Dec_2x4_6.inverter_7.nmos 550 360
n Dec_5x32_2.Dec_2x4_6.net_3 gnd inR1[27] 24 100
| device Dec_5x32_2.Dec_2x4_6.inverter_7.pmos 550 200
p Dec_5x32_2.Dec_2x4_6.net_3 vdd inR1[27] 24 200
| end Dec_5x32_2.Dec_2x4_6.inverter_7
| end Dec_5x32_2.Dec_2x4_6
| begin Dec_5x32_2.Dec_2x4_7 520 1010
| begin Dec_5x32_2.Dec_2x4_7.inverter 370 170
| device Dec_5x32_2.Dec_2x4_7.inverter.nmos 550 360
n address_read1[0] gnd Dec_5x32_2.Dec_2x4_7.net_4 24 100
| device Dec_5x32_2.Dec_2x4_7.inverter.pmos 550 200
p address_read1[0] vdd Dec_5x32_2.Dec_2x4_7.net_4 24 200
| end Dec_5x32_2.Dec_2x4_7.inverter
| begin Dec_5x32_2.Dec_2x4_7.inverter_1 370 240
| device Dec_5x32_2.Dec_2x4_7.inverter_1.nmos 550 360
n address_read1[1] gnd Dec_5x32_2.Dec_2x4_7.net_2 24 100
| device Dec_5x32_2.Dec_2x4_7.inverter_1.pmos 550 200
p address_read1[1] vdd Dec_5x32_2.Dec_2x4_7.net_2 24 200
| end Dec_5x32_2.Dec_2x4_7.inverter_1
| begin Dec_5x32_2.Dec_2x4_7.nand3 600 210
| device Dec_5x32_2.Dec_2x4_7.nand3.pmos 0 -100
p Dec_5x32_2.out[7] vdd Dec_5x32_2.Dec_2x4_7.net_8 24 200
| device Dec_5x32_2.Dec_2x4_7.nand3.nmos 0 0
n Dec_5x32_2.out[7] Dec_5x32_2.Dec_2x4_7.nand3.net_1 Dec_5x32_2.Dec_2x4_7.net_8 24 200
| device Dec_5x32_2.Dec_2x4_7.nand3.pmos_1 160 -100
p Dec_5x32_2.Dec_2x4_7.net_4 vdd Dec_5x32_2.Dec_2x4_7.net_8 24 200
| device Dec_5x32_2.Dec_2x4_7.nand3.nmos_1 0 100
n Dec_5x32_2.Dec_2x4_7.net_4 Dec_5x32_2.Dec_2x4_7.nand3.net_2 Dec_5x32_2.Dec_2x4_7.nand3.net_1 24 200
| device Dec_5x32_2.Dec_2x4_7.nand3.pmos_2 320 -100
p Dec_5x32_2.Dec_2x4_7.net_2 vdd Dec_5x32_2.Dec_2x4_7.net_8 24 200
| device Dec_5x32_2.Dec_2x4_7.nand3.nmos_2 0 200
n Dec_5x32_2.Dec_2x4_7.net_2 gnd Dec_5x32_2.Dec_2x4_7.nand3.net_2 24 200
| end Dec_5x32_2.Dec_2x4_7.nand3
| begin Dec_5x32_2.Dec_2x4_7.inverter_2 370 390
| device Dec_5x32_2.Dec_2x4_7.inverter_2.nmos 550 360
n address_read1[1] gnd Dec_5x32_2.Dec_2x4_7.net_1 24 100
| device Dec_5x32_2.Dec_2x4_7.inverter_2.pmos 550 200
p address_read1[1] vdd Dec_5x32_2.Dec_2x4_7.net_1 24 200
| end Dec_5x32_2.Dec_2x4_7.inverter_2
| begin Dec_5x32_2.Dec_2x4_7.nand3_1 600 360
| device Dec_5x32_2.Dec_2x4_7.nand3_1.pmos 0 -100
p Dec_5x32_2.out[7] vdd Dec_5x32_2.Dec_2x4_7.net_7 24 200
| device Dec_5x32_2.Dec_2x4_7.nand3_1.nmos 0 0
n Dec_5x32_2.out[7] Dec_5x32_2.Dec_2x4_7.nand3_1.net_1 Dec_5x32_2.Dec_2x4_7.net_7 24 200
| device Dec_5x32_2.Dec_2x4_7.nand3_1.pmos_1 160 -100
p address_read1[0] vdd Dec_5x32_2.Dec_2x4_7.net_7 24 200
| device Dec_5x32_2.Dec_2x4_7.nand3_1.nmos_1 0 100
n address_read1[0] Dec_5x32_2.Dec_2x4_7.nand3_1.net_2 Dec_5x32_2.Dec_2x4_7.nand3_1.net_1 24 200
| device Dec_5x32_2.Dec_2x4_7.nand3_1.pmos_2 320 -100
p Dec_5x32_2.Dec_2x4_7.net_1 vdd Dec_5x32_2.Dec_2x4_7.net_7 24 200
| device Dec_5x32_2.Dec_2x4_7.nand3_1.nmos_2 0 200
n Dec_5x32_2.Dec_2x4_7.net_1 gnd Dec_5x32_2.Dec_2x4_7.nand3_1.net_2 24 200
| end Dec_5x32_2.Dec_2x4_7.nand3_1
| begin Dec_5x32_2.Dec_2x4_7.nand3_2 600 510
| device Dec_5x32_2.Dec_2x4_7.nand3_2.pmos 0 -100
p Dec_5x32_2.out[7] vdd Dec_5x32_2.Dec_2x4_7.net_6 24 200
| device Dec_5x32_2.Dec_2x4_7.nand3_2.nmos 0 0
n Dec_5x32_2.out[7] Dec_5x32_2.Dec_2x4_7.nand3_2.net_1 Dec_5x32_2.Dec_2x4_7.net_6 24 200
| device Dec_5x32_2.Dec_2x4_7.nand3_2.pmos_1 160 -100
p Dec_5x32_2.Dec_2x4_7.net_5 vdd Dec_5x32_2.Dec_2x4_7.net_6 24 200
| device Dec_5x32_2.Dec_2x4_7.nand3_2.nmos_1 0 100
n Dec_5x32_2.Dec_2x4_7.net_5 Dec_5x32_2.Dec_2x4_7.nand3_2.net_2 Dec_5x32_2.Dec_2x4_7.nand3_2.net_1 24 200
| device Dec_5x32_2.Dec_2x4_7.nand3_2.pmos_2 320 -100
p address_read1[1] vdd Dec_5x32_2.Dec_2x4_7.net_6 24 200
| device Dec_5x32_2.Dec_2x4_7.nand3_2.nmos_2 0 200
n address_read1[1] gnd Dec_5x32_2.Dec_2x4_7.nand3_2.net_2 24 200
| end Dec_5x32_2.Dec_2x4_7.nand3_2
| begin Dec_5x32_2.Dec_2x4_7.inverter_3 370 470
| device Dec_5x32_2.Dec_2x4_7.inverter_3.nmos 550 360
n address_read1[0] gnd Dec_5x32_2.Dec_2x4_7.net_5 24 100
| device Dec_5x32_2.Dec_2x4_7.inverter_3.pmos 550 200
p address_read1[0] vdd Dec_5x32_2.Dec_2x4_7.net_5 24 200
| end Dec_5x32_2.Dec_2x4_7.inverter_3
| begin Dec_5x32_2.Dec_2x4_7.nand3_3 600 630
| device Dec_5x32_2.Dec_2x4_7.nand3_3.pmos 0 -100
p Dec_5x32_2.out[7] vdd Dec_5x32_2.Dec_2x4_7.net_3 24 200
| device Dec_5x32_2.Dec_2x4_7.nand3_3.nmos 0 0
n Dec_5x32_2.out[7] Dec_5x32_2.Dec_2x4_7.nand3_3.net_1 Dec_5x32_2.Dec_2x4_7.net_3 24 200
| device Dec_5x32_2.Dec_2x4_7.nand3_3.pmos_1 160 -100
p address_read1[0] vdd Dec_5x32_2.Dec_2x4_7.net_3 24 200
| device Dec_5x32_2.Dec_2x4_7.nand3_3.nmos_1 0 100
n address_read1[0] Dec_5x32_2.Dec_2x4_7.nand3_3.net_2 Dec_5x32_2.Dec_2x4_7.nand3_3.net_1 24 200
| device Dec_5x32_2.Dec_2x4_7.nand3_3.pmos_2 320 -100
p address_read1[1] vdd Dec_5x32_2.Dec_2x4_7.net_3 24 200
| device Dec_5x32_2.Dec_2x4_7.nand3_3.nmos_2 0 200
n address_read1[1] gnd Dec_5x32_2.Dec_2x4_7.nand3_3.net_2 24 200
| end Dec_5x32_2.Dec_2x4_7.nand3_3
| begin Dec_5x32_2.Dec_2x4_7.inverter_4 700 210
| device Dec_5x32_2.Dec_2x4_7.inverter_4.nmos 550 360
n Dec_5x32_2.Dec_2x4_7.net_8 gnd inR1[28] 24 100
| device Dec_5x32_2.Dec_2x4_7.inverter_4.pmos 550 200
p Dec_5x32_2.Dec_2x4_7.net_8 vdd inR1[28] 24 200
| end Dec_5x32_2.Dec_2x4_7.inverter_4
| begin Dec_5x32_2.Dec_2x4_7.inverter_5 700 360
| device Dec_5x32_2.Dec_2x4_7.inverter_5.nmos 550 360
n Dec_5x32_2.Dec_2x4_7.net_7 gnd inR1[29] 24 100
| device Dec_5x32_2.Dec_2x4_7.inverter_5.pmos 550 200
p Dec_5x32_2.Dec_2x4_7.net_7 vdd inR1[29] 24 200
| end Dec_5x32_2.Dec_2x4_7.inverter_5
| begin Dec_5x32_2.Dec_2x4_7.inverter_6 700 510
| device Dec_5x32_2.Dec_2x4_7.inverter_6.nmos 550 360
n Dec_5x32_2.Dec_2x4_7.net_6 gnd inR1[30] 24 100
| device Dec_5x32_2.Dec_2x4_7.inverter_6.pmos 550 200
p Dec_5x32_2.Dec_2x4_7.net_6 vdd inR1[30] 24 200
| end Dec_5x32_2.Dec_2x4_7.inverter_6
| begin Dec_5x32_2.Dec_2x4_7.inverter_7 700 630
| device Dec_5x32_2.Dec_2x4_7.inverter_7.nmos 550 360
n Dec_5x32_2.Dec_2x4_7.net_3 gnd inR1[31] 24 100
| device Dec_5x32_2.Dec_2x4_7.inverter_7.pmos 550 200
p Dec_5x32_2.Dec_2x4_7.net_3 vdd inR1[31] 24 200
| end Dec_5x32_2.Dec_2x4_7.inverter_7
| end Dec_5x32_2.Dec_2x4_7
| end Dec_5x32_2
| begin Reg0_32bit 950 -60
| begin Reg0_32bit.Reg0_1bit 460 60
| device Reg0_32bit.Reg0_1bit.nmos 440 60
n inR1[0] gnd out1[0] 24 100
| device Reg0_32bit.Reg0_1bit.nmos_1 440 200
n inR2[0] gnd out2[0] 24 100
| end Reg0_32bit.Reg0_1bit
| begin Reg0_32bit.Reg0_1bit_1 460 160
| device Reg0_32bit.Reg0_1bit_1.nmos 440 60
n inR1[0] gnd out1[1] 24 100
| device Reg0_32bit.Reg0_1bit_1.nmos_1 440 200
n inR2[0] gnd out2[1] 24 100
| end Reg0_32bit.Reg0_1bit_1
| begin Reg0_32bit.Reg0_1bit_2 460 260
| device Reg0_32bit.Reg0_1bit_2.nmos 440 60
n inR1[0] gnd out1[2] 24 100
| device Reg0_32bit.Reg0_1bit_2.nmos_1 440 200
n inR2[0] gnd out2[2] 24 100
| end Reg0_32bit.Reg0_1bit_2
| begin Reg0_32bit.Reg0_1bit_3 460 360
| device Reg0_32bit.Reg0_1bit_3.nmos 440 60
n inR1[0] gnd out1[3] 24 100
| device Reg0_32bit.Reg0_1bit_3.nmos_1 440 200
n inR2[0] gnd out2[3] 24 100
| end Reg0_32bit.Reg0_1bit_3
| begin Reg0_32bit.Reg0_1bit_4 460 470
| device Reg0_32bit.Reg0_1bit_4.nmos 440 60
n inR1[0] gnd out1[4] 24 100
| device Reg0_32bit.Reg0_1bit_4.nmos_1 440 200
n inR2[0] gnd out2[4] 24 100
| end Reg0_32bit.Reg0_1bit_4
| begin Reg0_32bit.Reg0_1bit_5 460 570
| device Reg0_32bit.Reg0_1bit_5.nmos 440 60
n inR1[0] gnd out1[5] 24 100
| device Reg0_32bit.Reg0_1bit_5.nmos_1 440 200
n inR2[0] gnd out2[5] 24 100
| end Reg0_32bit.Reg0_1bit_5
| begin Reg0_32bit.Reg0_1bit_6 460 670
| device Reg0_32bit.Reg0_1bit_6.nmos 440 60
n inR1[0] gnd out1[6] 24 100
| device Reg0_32bit.Reg0_1bit_6.nmos_1 440 200
n inR2[0] gnd out2[6] 24 100
| end Reg0_32bit.Reg0_1bit_6
| begin Reg0_32bit.Reg0_1bit_7 460 770
| device Reg0_32bit.Reg0_1bit_7.nmos 440 60
n inR1[0] gnd out1[7] 24 100
| device Reg0_32bit.Reg0_1bit_7.nmos_1 440 200
n inR2[0] gnd out2[7] 24 100
| end Reg0_32bit.Reg0_1bit_7
| begin Reg0_32bit.Reg0_1bit_8 460 870
| device Reg0_32bit.Reg0_1bit_8.nmos 440 60
n inR1[0] gnd out1[8] 24 100
| device Reg0_32bit.Reg0_1bit_8.nmos_1 440 200
n inR2[0] gnd out2[8] 24 100
| end Reg0_32bit.Reg0_1bit_8
| begin Reg0_32bit.Reg0_1bit_9 460 970
| device Reg0_32bit.Reg0_1bit_9.nmos 440 60
n inR1[0] gnd out1[9] 24 100
| device Reg0_32bit.Reg0_1bit_9.nmos_1 440 200
n inR2[0] gnd out2[9] 24 100
| end Reg0_32bit.Reg0_1bit_9
| begin Reg0_32bit.Reg0_1bit_10 460 1070
| device Reg0_32bit.Reg0_1bit_10.nmos 440 60
n inR1[0] gnd out1[10] 24 100
| device Reg0_32bit.Reg0_1bit_10.nmos_1 440 200
n inR2[0] gnd out2[10] 24 100
| end Reg0_32bit.Reg0_1bit_10
| begin Reg0_32bit.Reg0_1bit_11 460 1170
| device Reg0_32bit.Reg0_1bit_11.nmos 440 60
n inR1[0] gnd out1[11] 24 100
| device Reg0_32bit.Reg0_1bit_11.nmos_1 440 200
n inR2[0] gnd out2[11] 24 100
| end Reg0_32bit.Reg0_1bit_11
| begin Reg0_32bit.Reg0_1bit_12 460 1280
| device Reg0_32bit.Reg0_1bit_12.nmos 440 60
n inR1[0] gnd out1[12] 24 100
| device Reg0_32bit.Reg0_1bit_12.nmos_1 440 200
n inR2[0] gnd out2[12] 24 100
| end Reg0_32bit.Reg0_1bit_12
| begin Reg0_32bit.Reg0_1bit_13 460 1380
| device Reg0_32bit.Reg0_1bit_13.nmos 440 60
n inR1[0] gnd out1[13] 24 100
| device Reg0_32bit.Reg0_1bit_13.nmos_1 440 200
n inR2[0] gnd out2[13] 24 100
| end Reg0_32bit.Reg0_1bit_13
| begin Reg0_32bit.Reg0_1bit_14 460 1480
| device Reg0_32bit.Reg0_1bit_14.nmos 440 60
n inR1[0] gnd out1[14] 24 100
| device Reg0_32bit.Reg0_1bit_14.nmos_1 440 200
n inR2[0] gnd out2[14] 24 100
| end Reg0_32bit.Reg0_1bit_14
| begin Reg0_32bit.Reg0_1bit_15 460 1580
| device Reg0_32bit.Reg0_1bit_15.nmos 440 60
n inR1[0] gnd out1[15] 24 100
| device Reg0_32bit.Reg0_1bit_15.nmos_1 440 200
n inR2[0] gnd out2[15] 24 100
| end Reg0_32bit.Reg0_1bit_15
| begin Reg0_32bit.Reg0_1bit_16 460 1680
| device Reg0_32bit.Reg0_1bit_16.nmos 440 60
n inR1[0] gnd out1[16] 24 100
| device Reg0_32bit.Reg0_1bit_16.nmos_1 440 200
n inR2[0] gnd out2[16] 24 100
| end Reg0_32bit.Reg0_1bit_16
| begin Reg0_32bit.Reg0_1bit_17 460 1780
| device Reg0_32bit.Reg0_1bit_17.nmos 440 60
n inR1[0] gnd out1[17] 24 100
| device Reg0_32bit.Reg0_1bit_17.nmos_1 440 200
n inR2[0] gnd out2[17] 24 100
| end Reg0_32bit.Reg0_1bit_17
| begin Reg0_32bit.Reg0_1bit_18 460 1880
| device Reg0_32bit.Reg0_1bit_18.nmos 440 60
n inR1[0] gnd out1[18] 24 100
| device Reg0_32bit.Reg0_1bit_18.nmos_1 440 200
n inR2[0] gnd out2[18] 24 100
| end Reg0_32bit.Reg0_1bit_18
| begin Reg0_32bit.Reg0_1bit_19 460 1980
| device Reg0_32bit.Reg0_1bit_19.nmos 440 60
n inR1[0] gnd out1[19] 24 100
| device Reg0_32bit.Reg0_1bit_19.nmos_1 440 200
n inR2[0] gnd out2[19] 24 100
| end Reg0_32bit.Reg0_1bit_19
| begin Reg0_32bit.Reg0_1bit_20 460 2090
| device Reg0_32bit.Reg0_1bit_20.nmos 440 60
n inR1[0] gnd out1[20] 24 100
| device Reg0_32bit.Reg0_1bit_20.nmos_1 440 200
n inR2[0] gnd out2[20] 24 100
| end Reg0_32bit.Reg0_1bit_20
| begin Reg0_32bit.Reg0_1bit_21 460 2190
| device Reg0_32bit.Reg0_1bit_21.nmos 440 60
n inR1[0] gnd out1[21] 24 100
| device Reg0_32bit.Reg0_1bit_21.nmos_1 440 200
n inR2[0] gnd out2[21] 24 100
| end Reg0_32bit.Reg0_1bit_21
| begin Reg0_32bit.Reg0_1bit_22 460 2290
| device Reg0_32bit.Reg0_1bit_22.nmos 440 60
n inR1[0] gnd out1[22] 24 100
| device Reg0_32bit.Reg0_1bit_22.nmos_1 440 200
n inR2[0] gnd out2[22] 24 100
| end Reg0_32bit.Reg0_1bit_22
| begin Reg0_32bit.Reg0_1bit_23 460 2390
| device Reg0_32bit.Reg0_1bit_23.nmos 440 60
n inR1[0] gnd out1[23] 24 100
| device Reg0_32bit.Reg0_1bit_23.nmos_1 440 200
n inR2[0] gnd out2[23] 24 100
| end Reg0_32bit.Reg0_1bit_23
| begin Reg0_32bit.Reg0_1bit_24 460 2490
| device Reg0_32bit.Reg0_1bit_24.nmos 440 60
n inR1[0] gnd out1[24] 24 100
| device Reg0_32bit.Reg0_1bit_24.nmos_1 440 200
n inR2[0] gnd out2[24] 24 100
| end Reg0_32bit.Reg0_1bit_24
| begin Reg0_32bit.Reg0_1bit_25 460 2590
| device Reg0_32bit.Reg0_1bit_25.nmos 440 60
n inR1[0] gnd out1[25] 24 100
| device Reg0_32bit.Reg0_1bit_25.nmos_1 440 200
n inR2[0] gnd out2[25] 24 100
| end Reg0_32bit.Reg0_1bit_25
| begin Reg0_32bit.Reg0_1bit_26 460 2690
| device Reg0_32bit.Reg0_1bit_26.nmos 440 60
n inR1[0] gnd out1[26] 24 100
| device Reg0_32bit.Reg0_1bit_26.nmos_1 440 200
n inR2[0] gnd out2[26] 24 100
| end Reg0_32bit.Reg0_1bit_26
| begin Reg0_32bit.Reg0_1bit_27 460 2790
| device Reg0_32bit.Reg0_1bit_27.nmos 440 60
n inR1[0] gnd out1[27] 24 100
| device Reg0_32bit.Reg0_1bit_27.nmos_1 440 200
n inR2[0] gnd out2[27] 24 100
| end Reg0_32bit.Reg0_1bit_27
| begin Reg0_32bit.Reg0_1bit_28 460 2900
| device Reg0_32bit.Reg0_1bit_28.nmos 440 60
n inR1[0] gnd out1[28] 24 100
| device Reg0_32bit.Reg0_1bit_28.nmos_1 440 200
n inR2[0] gnd out2[28] 24 100
| end Reg0_32bit.Reg0_1bit_28
| begin Reg0_32bit.Reg0_1bit_29 460 3000
| device Reg0_32bit.Reg0_1bit_29.nmos 440 60
n inR1[0] gnd out1[29] 24 100
| device Reg0_32bit.Reg0_1bit_29.nmos_1 440 200
n inR2[0] gnd out2[29] 24 100
| end Reg0_32bit.Reg0_1bit_29
| begin Reg0_32bit.Reg0_1bit_30 460 3100
| device Reg0_32bit.Reg0_1bit_30.nmos 440 60
n inR1[0] gnd out1[30] 24 100
| device Reg0_32bit.Reg0_1bit_30.nmos_1 440 200
n inR2[0] gnd out2[30] 24 100
| end Reg0_32bit.Reg0_1bit_30
| begin Reg0_32bit.Reg0_1bit_31 460 3200
| device Reg0_32bit.Reg0_1bit_31.nmos 440 60
n inR1[0] gnd out1[31] 24 100
| device Reg0_32bit.Reg0_1bit_31.nmos_1 440 200
n inR2[0] gnd out2[31] 24 100
| end Reg0_32bit.Reg0_1bit_31
| end Reg0_32bit
| begin Reg_32bit 940 50
| begin Reg_32bit.Reg_1bit 510 100
| begin Reg_32bit.Reg_1bit.inverter 560 210
| device Reg_32bit.Reg_1bit.inverter.nmos 550 360
n Reg_32bit.Reg_1bit.net_2 gnd Reg_32bit.Reg_1bit.net_1 24 100
| device Reg_32bit.Reg_1bit.inverter.pmos 550 200
p Reg_32bit.Reg_1bit.net_2 vdd Reg_32bit.Reg_1bit.net_1 24 200
| end Reg_32bit.Reg_1bit.inverter
| device Reg_32bit.Reg_1bit.nmos.1 390 260
n w[1] Reg_32bit.Reg_1bit.net_3 Reg_32bit.Reg_1bit.net_1 24 100
| device Reg_32bit.Reg_1bit.nmos.2 390 260
n w[1] Reg_32bit.Reg_1bit.net_3 Reg_32bit.Reg_1bit.net_1 24 100
| device Reg_32bit.Reg_1bit.nmos.3 390 260
n w[1] Reg_32bit.Reg_1bit.net_3 Reg_32bit.Reg_1bit.net_1 24 100
| device Reg_32bit.Reg_1bit.nmos.4 390 260
n w[1] Reg_32bit.Reg_1bit.net_3 Reg_32bit.Reg_1bit.net_1 24 100
| begin Reg_32bit.Reg_1bit.inverter_1 550 380
| device Reg_32bit.Reg_1bit.inverter_1.nmos.1 550 360
n Reg_32bit.Reg_1bit.net_1 gnd Reg_32bit.Reg_1bit.net_2 24 100
| device Reg_32bit.Reg_1bit.inverter_1.nmos.2 550 360
n Reg_32bit.Reg_1bit.net_1 gnd Reg_32bit.Reg_1bit.net_2 24 100
| device Reg_32bit.Reg_1bit.inverter_1.nmos.3 550 360
n Reg_32bit.Reg_1bit.net_1 gnd Reg_32bit.Reg_1bit.net_2 24 100
| device Reg_32bit.Reg_1bit.inverter_1.nmos.4 550 360
n Reg_32bit.Reg_1bit.net_1 gnd Reg_32bit.Reg_1bit.net_2 24 100
| device Reg_32bit.Reg_1bit.inverter_1.pmos.1 550 200
p Reg_32bit.Reg_1bit.net_1 vdd Reg_32bit.Reg_1bit.net_2 24 200
| device Reg_32bit.Reg_1bit.inverter_1.pmos.2 550 200
p Reg_32bit.Reg_1bit.net_1 vdd Reg_32bit.Reg_1bit.net_2 24 200
| device Reg_32bit.Reg_1bit.inverter_1.pmos.3 550 200
p Reg_32bit.Reg_1bit.net_1 vdd Reg_32bit.Reg_1bit.net_2 24 200
| device Reg_32bit.Reg_1bit.inverter_1.pmos.4 550 200
p Reg_32bit.Reg_1bit.net_1 vdd Reg_32bit.Reg_1bit.net_2 24 200
| end Reg_32bit.Reg_1bit.inverter_1
| begin Reg_32bit.Reg_1bit.inverter_2 290 260
| device Reg_32bit.Reg_1bit.inverter_2.nmos.1 550 360
n data[0] gnd Reg_32bit.Reg_1bit.net_3 24 100
| device Reg_32bit.Reg_1bit.inverter_2.nmos.2 550 360
n data[0] gnd Reg_32bit.Reg_1bit.net_3 24 100
| device Reg_32bit.Reg_1bit.inverter_2.nmos.3 550 360
n data[0] gnd Reg_32bit.Reg_1bit.net_3 24 100
| device Reg_32bit.Reg_1bit.inverter_2.nmos.4 550 360
n data[0] gnd Reg_32bit.Reg_1bit.net_3 24 100
| device Reg_32bit.Reg_1bit.inverter_2.pmos.1 550 200
p data[0] vdd Reg_32bit.Reg_1bit.net_3 24 200
| device Reg_32bit.Reg_1bit.inverter_2.pmos.2 550 200
p data[0] vdd Reg_32bit.Reg_1bit.net_3 24 200
| device Reg_32bit.Reg_1bit.inverter_2.pmos.3 550 200
p data[0] vdd Reg_32bit.Reg_1bit.net_3 24 200
| device Reg_32bit.Reg_1bit.inverter_2.pmos.4 550 200
p data[0] vdd Reg_32bit.Reg_1bit.net_3 24 200
| end Reg_32bit.Reg_1bit.inverter_2
| device Reg_32bit.Reg_1bit.nmos_1 730 230
n inR1[1] Reg_32bit.Reg_1bit.net_2 out1[0] 24 100
| device Reg_32bit.Reg_1bit.nmos_2 730 360
n inR2[1] Reg_32bit.Reg_1bit.net_2 out2[0] 24 100
| end Reg_32bit.Reg_1bit
| begin Reg_32bit.Reg_1bit_1 510 230
| begin Reg_32bit.Reg_1bit_1.inverter 560 210
| device Reg_32bit.Reg_1bit_1.inverter.nmos 550 360
n Reg_32bit.Reg_1bit_1.net_2 gnd Reg_32bit.Reg_1bit_1.net_1 24 100
| device Reg_32bit.Reg_1bit_1.inverter.pmos 550 200
p Reg_32bit.Reg_1bit_1.net_2 vdd Reg_32bit.Reg_1bit_1.net_1 24 200
| end Reg_32bit.Reg_1bit_1.inverter
| device Reg_32bit.Reg_1bit_1.nmos.1 390 260
n w[1] Reg_32bit.Reg_1bit_1.net_3 Reg_32bit.Reg_1bit_1.net_1 24 100
| device Reg_32bit.Reg_1bit_1.nmos.2 390 260
n w[1] Reg_32bit.Reg_1bit_1.net_3 Reg_32bit.Reg_1bit_1.net_1 24 100
| device Reg_32bit.Reg_1bit_1.nmos.3 390 260
n w[1] Reg_32bit.Reg_1bit_1.net_3 Reg_32bit.Reg_1bit_1.net_1 24 100
| device Reg_32bit.Reg_1bit_1.nmos.4 390 260
n w[1] Reg_32bit.Reg_1bit_1.net_3 Reg_32bit.Reg_1bit_1.net_1 24 100
| begin Reg_32bit.Reg_1bit_1.inverter_1 550 380
| device Reg_32bit.Reg_1bit_1.inverter_1.nmos.1 550 360
n Reg_32bit.Reg_1bit_1.net_1 gnd Reg_32bit.Reg_1bit_1.net_2 24 100
| device Reg_32bit.Reg_1bit_1.inverter_1.nmos.2 550 360
n Reg_32bit.Reg_1bit_1.net_1 gnd Reg_32bit.Reg_1bit_1.net_2 24 100
| device Reg_32bit.Reg_1bit_1.inverter_1.nmos.3 550 360
n Reg_32bit.Reg_1bit_1.net_1 gnd Reg_32bit.Reg_1bit_1.net_2 24 100
| device Reg_32bit.Reg_1bit_1.inverter_1.nmos.4 550 360
n Reg_32bit.Reg_1bit_1.net_1 gnd Reg_32bit.Reg_1bit_1.net_2 24 100
| device Reg_32bit.Reg_1bit_1.inverter_1.pmos.1 550 200
p Reg_32bit.Reg_1bit_1.net_1 vdd Reg_32bit.Reg_1bit_1.net_2 24 200
| device Reg_32bit.Reg_1bit_1.inverter_1.pmos.2 550 200
p Reg_32bit.Reg_1bit_1.net_1 vdd Reg_32bit.Reg_1bit_1.net_2 24 200
| device Reg_32bit.Reg_1bit_1.inverter_1.pmos.3 550 200
p Reg_32bit.Reg_1bit_1.net_1 vdd Reg_32bit.Reg_1bit_1.net_2 24 200
| device Reg_32bit.Reg_1bit_1.inverter_1.pmos.4 550 200
p Reg_32bit.Reg_1bit_1.net_1 vdd Reg_32bit.Reg_1bit_1.net_2 24 200
| end Reg_32bit.Reg_1bit_1.inverter_1
| begin Reg_32bit.Reg_1bit_1.inverter_2 290 260
| device Reg_32bit.Reg_1bit_1.inverter_2.nmos.1 550 360
n data[1] gnd Reg_32bit.Reg_1bit_1.net_3 24 100
| device Reg_32bit.Reg_1bit_1.inverter_2.nmos.2 550 360
n data[1] gnd Reg_32bit.Reg_1bit_1.net_3 24 100
| device Reg_32bit.Reg_1bit_1.inverter_2.nmos.3 550 360
n data[1] gnd Reg_32bit.Reg_1bit_1.net_3 24 100
| device Reg_32bit.Reg_1bit_1.inverter_2.nmos.4 550 360
n data[1] gnd Reg_32bit.Reg_1bit_1.net_3 24 100
| device Reg_32bit.Reg_1bit_1.inverter_2.pmos.1 550 200
p data[1] vdd Reg_32bit.Reg_1bit_1.net_3 24 200
| device Reg_32bit.Reg_1bit_1.inverter_2.pmos.2 550 200
p data[1] vdd Reg_32bit.Reg_1bit_1.net_3 24 200
| device Reg_32bit.Reg_1bit_1.inverter_2.pmos.3 550 200
p data[1] vdd Reg_32bit.Reg_1bit_1.net_3 24 200
| device Reg_32bit.Reg_1bit_1.inverter_2.pmos.4 550 200
p data[1] vdd Reg_32bit.Reg_1bit_1.net_3 24 200
| end Reg_32bit.Reg_1bit_1.inverter_2
| device Reg_32bit.Reg_1bit_1.nmos_1 730 230
n inR1[1] Reg_32bit.Reg_1bit_1.net_2 out1[1] 24 100
| device Reg_32bit.Reg_1bit_1.nmos_2 730 360
n inR2[1] Reg_32bit.Reg_1bit_1.net_2 out2[1] 24 100
| end Reg_32bit.Reg_1bit_1
| begin Reg_32bit.Reg_1bit_2 510 360
| begin Reg_32bit.Reg_1bit_2.inverter 560 210
| device Reg_32bit.Reg_1bit_2.inverter.nmos 550 360
n Reg_32bit.Reg_1bit_2.net_2 gnd Reg_32bit.Reg_1bit_2.net_1 24 100
| device Reg_32bit.Reg_1bit_2.inverter.pmos 550 200
p Reg_32bit.Reg_1bit_2.net_2 vdd Reg_32bit.Reg_1bit_2.net_1 24 200
| end Reg_32bit.Reg_1bit_2.inverter
| device Reg_32bit.Reg_1bit_2.nmos.1 390 260
n w[1] Reg_32bit.Reg_1bit_2.net_3 Reg_32bit.Reg_1bit_2.net_1 24 100
| device Reg_32bit.Reg_1bit_2.nmos.2 390 260
n w[1] Reg_32bit.Reg_1bit_2.net_3 Reg_32bit.Reg_1bit_2.net_1 24 100
| device Reg_32bit.Reg_1bit_2.nmos.3 390 260
n w[1] Reg_32bit.Reg_1bit_2.net_3 Reg_32bit.Reg_1bit_2.net_1 24 100
| device Reg_32bit.Reg_1bit_2.nmos.4 390 260
n w[1] Reg_32bit.Reg_1bit_2.net_3 Reg_32bit.Reg_1bit_2.net_1 24 100
| begin Reg_32bit.Reg_1bit_2.inverter_1 550 380
| device Reg_32bit.Reg_1bit_2.inverter_1.nmos.1 550 360
n Reg_32bit.Reg_1bit_2.net_1 gnd Reg_32bit.Reg_1bit_2.net_2 24 100
| device Reg_32bit.Reg_1bit_2.inverter_1.nmos.2 550 360
n Reg_32bit.Reg_1bit_2.net_1 gnd Reg_32bit.Reg_1bit_2.net_2 24 100
| device Reg_32bit.Reg_1bit_2.inverter_1.nmos.3 550 360
n Reg_32bit.Reg_1bit_2.net_1 gnd Reg_32bit.Reg_1bit_2.net_2 24 100
| device Reg_32bit.Reg_1bit_2.inverter_1.nmos.4 550 360
n Reg_32bit.Reg_1bit_2.net_1 gnd Reg_32bit.Reg_1bit_2.net_2 24 100
| device Reg_32bit.Reg_1bit_2.inverter_1.pmos.1 550 200
p Reg_32bit.Reg_1bit_2.net_1 vdd Reg_32bit.Reg_1bit_2.net_2 24 200
| device Reg_32bit.Reg_1bit_2.inverter_1.pmos.2 550 200
p Reg_32bit.Reg_1bit_2.net_1 vdd Reg_32bit.Reg_1bit_2.net_2 24 200
| device Reg_32bit.Reg_1bit_2.inverter_1.pmos.3 550 200
p Reg_32bit.Reg_1bit_2.net_1 vdd Reg_32bit.Reg_1bit_2.net_2 24 200
| device Reg_32bit.Reg_1bit_2.inverter_1.pmos.4 550 200
p Reg_32bit.Reg_1bit_2.net_1 vdd Reg_32bit.Reg_1bit_2.net_2 24 200
| end Reg_32bit.Reg_1bit_2.inverter_1
| begin Reg_32bit.Reg_1bit_2.inverter_2 290 260
| device Reg_32bit.Reg_1bit_2.inverter_2.nmos.1 550 360
n data[2] gnd Reg_32bit.Reg_1bit_2.net_3 24 100
| device Reg_32bit.Reg_1bit_2.inverter_2.nmos.2 550 360
n data[2] gnd Reg_32bit.Reg_1bit_2.net_3 24 100
| device Reg_32bit.Reg_1bit_2.inverter_2.nmos.3 550 360
n data[2] gnd Reg_32bit.Reg_1bit_2.net_3 24 100
| device Reg_32bit.Reg_1bit_2.inverter_2.nmos.4 550 360
n data[2] gnd Reg_32bit.Reg_1bit_2.net_3 24 100
| device Reg_32bit.Reg_1bit_2.inverter_2.pmos.1 550 200
p data[2] vdd Reg_32bit.Reg_1bit_2.net_3 24 200
| device Reg_32bit.Reg_1bit_2.inverter_2.pmos.2 550 200
p data[2] vdd Reg_32bit.Reg_1bit_2.net_3 24 200
| device Reg_32bit.Reg_1bit_2.inverter_2.pmos.3 550 200
p data[2] vdd Reg_32bit.Reg_1bit_2.net_3 24 200
| device Reg_32bit.Reg_1bit_2.inverter_2.pmos.4 550 200
p data[2] vdd Reg_32bit.Reg_1bit_2.net_3 24 200
| end Reg_32bit.Reg_1bit_2.inverter_2
| device Reg_32bit.Reg_1bit_2.nmos_1 730 230
n inR1[1] Reg_32bit.Reg_1bit_2.net_2 out1[2] 24 100
| device Reg_32bit.Reg_1bit_2.nmos_2 730 360
n inR2[1] Reg_32bit.Reg_1bit_2.net_2 out2[2] 24 100
| end Reg_32bit.Reg_1bit_2
| begin Reg_32bit.Reg_1bit_3 510 490
| begin Reg_32bit.Reg_1bit_3.inverter 560 210
| device Reg_32bit.Reg_1bit_3.inverter.nmos 550 360
n Reg_32bit.Reg_1bit_3.net_2 gnd Reg_32bit.Reg_1bit_3.net_1 24 100
| device Reg_32bit.Reg_1bit_3.inverter.pmos 550 200
p Reg_32bit.Reg_1bit_3.net_2 vdd Reg_32bit.Reg_1bit_3.net_1 24 200
| end Reg_32bit.Reg_1bit_3.inverter
| device Reg_32bit.Reg_1bit_3.nmos.1 390 260
n w[1] Reg_32bit.Reg_1bit_3.net_3 Reg_32bit.Reg_1bit_3.net_1 24 100
| device Reg_32bit.Reg_1bit_3.nmos.2 390 260
n w[1] Reg_32bit.Reg_1bit_3.net_3 Reg_32bit.Reg_1bit_3.net_1 24 100
| device Reg_32bit.Reg_1bit_3.nmos.3 390 260
n w[1] Reg_32bit.Reg_1bit_3.net_3 Reg_32bit.Reg_1bit_3.net_1 24 100
| device Reg_32bit.Reg_1bit_3.nmos.4 390 260
n w[1] Reg_32bit.Reg_1bit_3.net_3 Reg_32bit.Reg_1bit_3.net_1 24 100
| begin Reg_32bit.Reg_1bit_3.inverter_1 550 380
| device Reg_32bit.Reg_1bit_3.inverter_1.nmos.1 550 360
n Reg_32bit.Reg_1bit_3.net_1 gnd Reg_32bit.Reg_1bit_3.net_2 24 100
| device Reg_32bit.Reg_1bit_3.inverter_1.nmos.2 550 360
n Reg_32bit.Reg_1bit_3.net_1 gnd Reg_32bit.Reg_1bit_3.net_2 24 100
| device Reg_32bit.Reg_1bit_3.inverter_1.nmos.3 550 360
n Reg_32bit.Reg_1bit_3.net_1 gnd Reg_32bit.Reg_1bit_3.net_2 24 100
| device Reg_32bit.Reg_1bit_3.inverter_1.nmos.4 550 360
n Reg_32bit.Reg_1bit_3.net_1 gnd Reg_32bit.Reg_1bit_3.net_2 24 100
| device Reg_32bit.Reg_1bit_3.inverter_1.pmos.1 550 200
p Reg_32bit.Reg_1bit_3.net_1 vdd Reg_32bit.Reg_1bit_3.net_2 24 200
| device Reg_32bit.Reg_1bit_3.inverter_1.pmos.2 550 200
p Reg_32bit.Reg_1bit_3.net_1 vdd Reg_32bit.Reg_1bit_3.net_2 24 200
| device Reg_32bit.Reg_1bit_3.inverter_1.pmos.3 550 200
p Reg_32bit.Reg_1bit_3.net_1 vdd Reg_32bit.Reg_1bit_3.net_2 24 200
| device Reg_32bit.Reg_1bit_3.inverter_1.pmos.4 550 200
p Reg_32bit.Reg_1bit_3.net_1 vdd Reg_32bit.Reg_1bit_3.net_2 24 200
| end Reg_32bit.Reg_1bit_3.inverter_1
| begin Reg_32bit.Reg_1bit_3.inverter_2 290 260
| device Reg_32bit.Reg_1bit_3.inverter_2.nmos.1 550 360
n data[3] gnd Reg_32bit.Reg_1bit_3.net_3 24 100
| device Reg_32bit.Reg_1bit_3.inverter_2.nmos.2 550 360
n data[3] gnd Reg_32bit.Reg_1bit_3.net_3 24 100
| device Reg_32bit.Reg_1bit_3.inverter_2.nmos.3 550 360
n data[3] gnd Reg_32bit.Reg_1bit_3.net_3 24 100
| device Reg_32bit.Reg_1bit_3.inverter_2.nmos.4 550 360
n data[3] gnd Reg_32bit.Reg_1bit_3.net_3 24 100
| device Reg_32bit.Reg_1bit_3.inverter_2.pmos.1 550 200
p data[3] vdd Reg_32bit.Reg_1bit_3.net_3 24 200
| device Reg_32bit.Reg_1bit_3.inverter_2.pmos.2 550 200
p data[3] vdd Reg_32bit.Reg_1bit_3.net_3 24 200
| device Reg_32bit.Reg_1bit_3.inverter_2.pmos.3 550 200
p data[3] vdd Reg_32bit.Reg_1bit_3.net_3 24 200
| device Reg_32bit.Reg_1bit_3.inverter_2.pmos.4 550 200
p data[3] vdd Reg_32bit.Reg_1bit_3.net_3 24 200
| end Reg_32bit.Reg_1bit_3.inverter_2
| device Reg_32bit.Reg_1bit_3.nmos_1 730 230
n inR1[1] Reg_32bit.Reg_1bit_3.net_2 out1[3] 24 100
| device Reg_32bit.Reg_1bit_3.nmos_2 730 360
n inR2[1] Reg_32bit.Reg_1bit_3.net_2 out2[3] 24 100
| end Reg_32bit.Reg_1bit_3
| begin Reg_32bit.Reg_1bit_4 510 620
| begin Reg_32bit.Reg_1bit_4.inverter 560 210
| device Reg_32bit.Reg_1bit_4.inverter.nmos 550 360
n Reg_32bit.Reg_1bit_4.net_2 gnd Reg_32bit.Reg_1bit_4.net_1 24 100
| device Reg_32bit.Reg_1bit_4.inverter.pmos 550 200
p Reg_32bit.Reg_1bit_4.net_2 vdd Reg_32bit.Reg_1bit_4.net_1 24 200
| end Reg_32bit.Reg_1bit_4.inverter
| device Reg_32bit.Reg_1bit_4.nmos.1 390 260
n w[1] Reg_32bit.Reg_1bit_4.net_3 Reg_32bit.Reg_1bit_4.net_1 24 100
| device Reg_32bit.Reg_1bit_4.nmos.2 390 260
n w[1] Reg_32bit.Reg_1bit_4.net_3 Reg_32bit.Reg_1bit_4.net_1 24 100
| device Reg_32bit.Reg_1bit_4.nmos.3 390 260
n w[1] Reg_32bit.Reg_1bit_4.net_3 Reg_32bit.Reg_1bit_4.net_1 24 100
| device Reg_32bit.Reg_1bit_4.nmos.4 390 260
n w[1] Reg_32bit.Reg_1bit_4.net_3 Reg_32bit.Reg_1bit_4.net_1 24 100
| begin Reg_32bit.Reg_1bit_4.inverter_1 550 380
| device Reg_32bit.Reg_1bit_4.inverter_1.nmos.1 550 360
n Reg_32bit.Reg_1bit_4.net_1 gnd Reg_32bit.Reg_1bit_4.net_2 24 100
| device Reg_32bit.Reg_1bit_4.inverter_1.nmos.2 550 360
n Reg_32bit.Reg_1bit_4.net_1 gnd Reg_32bit.Reg_1bit_4.net_2 24 100
| device Reg_32bit.Reg_1bit_4.inverter_1.nmos.3 550 360
n Reg_32bit.Reg_1bit_4.net_1 gnd Reg_32bit.Reg_1bit_4.net_2 24 100
| device Reg_32bit.Reg_1bit_4.inverter_1.nmos.4 550 360
n Reg_32bit.Reg_1bit_4.net_1 gnd Reg_32bit.Reg_1bit_4.net_2 24 100
| device Reg_32bit.Reg_1bit_4.inverter_1.pmos.1 550 200
p Reg_32bit.Reg_1bit_4.net_1 vdd Reg_32bit.Reg_1bit_4.net_2 24 200
| device Reg_32bit.Reg_1bit_4.inverter_1.pmos.2 550 200
p Reg_32bit.Reg_1bit_4.net_1 vdd Reg_32bit.Reg_1bit_4.net_2 24 200
| device Reg_32bit.Reg_1bit_4.inverter_1.pmos.3 550 200
p Reg_32bit.Reg_1bit_4.net_1 vdd Reg_32bit.Reg_1bit_4.net_2 24 200
| device Reg_32bit.Reg_1bit_4.inverter_1.pmos.4 550 200
p Reg_32bit.Reg_1bit_4.net_1 vdd Reg_32bit.Reg_1bit_4.net_2 24 200
| end Reg_32bit.Reg_1bit_4.inverter_1
| begin Reg_32bit.Reg_1bit_4.inverter_2 290 260
| device Reg_32bit.Reg_1bit_4.inverter_2.nmos.1 550 360
n data[4] gnd Reg_32bit.Reg_1bit_4.net_3 24 100
| device Reg_32bit.Reg_1bit_4.inverter_2.nmos.2 550 360
n data[4] gnd Reg_32bit.Reg_1bit_4.net_3 24 100
| device Reg_32bit.Reg_1bit_4.inverter_2.nmos.3 550 360
n data[4] gnd Reg_32bit.Reg_1bit_4.net_3 24 100
| device Reg_32bit.Reg_1bit_4.inverter_2.nmos.4 550 360
n data[4] gnd Reg_32bit.Reg_1bit_4.net_3 24 100
| device Reg_32bit.Reg_1bit_4.inverter_2.pmos.1 550 200
p data[4] vdd Reg_32bit.Reg_1bit_4.net_3 24 200
| device Reg_32bit.Reg_1bit_4.inverter_2.pmos.2 550 200
p data[4] vdd Reg_32bit.Reg_1bit_4.net_3 24 200
| device Reg_32bit.Reg_1bit_4.inverter_2.pmos.3 550 200
p data[4] vdd Reg_32bit.Reg_1bit_4.net_3 24 200
| device Reg_32bit.Reg_1bit_4.inverter_2.pmos.4 550 200
p data[4] vdd Reg_32bit.Reg_1bit_4.net_3 24 200
| end Reg_32bit.Reg_1bit_4.inverter_2
| device Reg_32bit.Reg_1bit_4.nmos_1 730 230
n inR1[1] Reg_32bit.Reg_1bit_4.net_2 out1[4] 24 100
| device Reg_32bit.Reg_1bit_4.nmos_2 730 360
n inR2[1] Reg_32bit.Reg_1bit_4.net_2 out2[4] 24 100
| end Reg_32bit.Reg_1bit_4
| begin Reg_32bit.Reg_1bit_5 510 750
| begin Reg_32bit.Reg_1bit_5.inverter 560 210
| device Reg_32bit.Reg_1bit_5.inverter.nmos 550 360
n Reg_32bit.Reg_1bit_5.net_2 gnd Reg_32bit.Reg_1bit_5.net_1 24 100
| device Reg_32bit.Reg_1bit_5.inverter.pmos 550 200
p Reg_32bit.Reg_1bit_5.net_2 vdd Reg_32bit.Reg_1bit_5.net_1 24 200
| end Reg_32bit.Reg_1bit_5.inverter
| device Reg_32bit.Reg_1bit_5.nmos.1 390 260
n w[1] Reg_32bit.Reg_1bit_5.net_3 Reg_32bit.Reg_1bit_5.net_1 24 100
| device Reg_32bit.Reg_1bit_5.nmos.2 390 260
n w[1] Reg_32bit.Reg_1bit_5.net_3 Reg_32bit.Reg_1bit_5.net_1 24 100
| device Reg_32bit.Reg_1bit_5.nmos.3 390 260
n w[1] Reg_32bit.Reg_1bit_5.net_3 Reg_32bit.Reg_1bit_5.net_1 24 100
| device Reg_32bit.Reg_1bit_5.nmos.4 390 260
n w[1] Reg_32bit.Reg_1bit_5.net_3 Reg_32bit.Reg_1bit_5.net_1 24 100
| begin Reg_32bit.Reg_1bit_5.inverter_1 550 380
| device Reg_32bit.Reg_1bit_5.inverter_1.nmos.1 550 360
n Reg_32bit.Reg_1bit_5.net_1 gnd Reg_32bit.Reg_1bit_5.net_2 24 100
| device Reg_32bit.Reg_1bit_5.inverter_1.nmos.2 550 360
n Reg_32bit.Reg_1bit_5.net_1 gnd Reg_32bit.Reg_1bit_5.net_2 24 100
| device Reg_32bit.Reg_1bit_5.inverter_1.nmos.3 550 360
n Reg_32bit.Reg_1bit_5.net_1 gnd Reg_32bit.Reg_1bit_5.net_2 24 100
| device Reg_32bit.Reg_1bit_5.inverter_1.nmos.4 550 360
n Reg_32bit.Reg_1bit_5.net_1 gnd Reg_32bit.Reg_1bit_5.net_2 24 100
| device Reg_32bit.Reg_1bit_5.inverter_1.pmos.1 550 200
p Reg_32bit.Reg_1bit_5.net_1 vdd Reg_32bit.Reg_1bit_5.net_2 24 200
| device Reg_32bit.Reg_1bit_5.inverter_1.pmos.2 550 200
p Reg_32bit.Reg_1bit_5.net_1 vdd Reg_32bit.Reg_1bit_5.net_2 24 200
| device Reg_32bit.Reg_1bit_5.inverter_1.pmos.3 550 200
p Reg_32bit.Reg_1bit_5.net_1 vdd Reg_32bit.Reg_1bit_5.net_2 24 200
| device Reg_32bit.Reg_1bit_5.inverter_1.pmos.4 550 200
p Reg_32bit.Reg_1bit_5.net_1 vdd Reg_32bit.Reg_1bit_5.net_2 24 200
| end Reg_32bit.Reg_1bit_5.inverter_1
| begin Reg_32bit.Reg_1bit_5.inverter_2 290 260
| device Reg_32bit.Reg_1bit_5.inverter_2.nmos.1 550 360
n data[5] gnd Reg_32bit.Reg_1bit_5.net_3 24 100
| device Reg_32bit.Reg_1bit_5.inverter_2.nmos.2 550 360
n data[5] gnd Reg_32bit.Reg_1bit_5.net_3 24 100
| device Reg_32bit.Reg_1bit_5.inverter_2.nmos.3 550 360
n data[5] gnd Reg_32bit.Reg_1bit_5.net_3 24 100
| device Reg_32bit.Reg_1bit_5.inverter_2.nmos.4 550 360
n data[5] gnd Reg_32bit.Reg_1bit_5.net_3 24 100
| device Reg_32bit.Reg_1bit_5.inverter_2.pmos.1 550 200
p data[5] vdd Reg_32bit.Reg_1bit_5.net_3 24 200
| device Reg_32bit.Reg_1bit_5.inverter_2.pmos.2 550 200
p data[5] vdd Reg_32bit.Reg_1bit_5.net_3 24 200
| device Reg_32bit.Reg_1bit_5.inverter_2.pmos.3 550 200
p data[5] vdd Reg_32bit.Reg_1bit_5.net_3 24 200
| device Reg_32bit.Reg_1bit_5.inverter_2.pmos.4 550 200
p data[5] vdd Reg_32bit.Reg_1bit_5.net_3 24 200
| end Reg_32bit.Reg_1bit_5.inverter_2
| device Reg_32bit.Reg_1bit_5.nmos_1 730 230
n inR1[1] Reg_32bit.Reg_1bit_5.net_2 out1[5] 24 100
| device Reg_32bit.Reg_1bit_5.nmos_2 730 360
n inR2[1] Reg_32bit.Reg_1bit_5.net_2 out2[5] 24 100
| end Reg_32bit.Reg_1bit_5
| begin Reg_32bit.Reg_1bit_6 510 880
| begin Reg_32bit.Reg_1bit_6.inverter 560 210
| device Reg_32bit.Reg_1bit_6.inverter.nmos 550 360
n Reg_32bit.Reg_1bit_6.net_2 gnd Reg_32bit.Reg_1bit_6.net_1 24 100
| device Reg_32bit.Reg_1bit_6.inverter.pmos 550 200
p Reg_32bit.Reg_1bit_6.net_2 vdd Reg_32bit.Reg_1bit_6.net_1 24 200
| end Reg_32bit.Reg_1bit_6.inverter
| device Reg_32bit.Reg_1bit_6.nmos.1 390 260
n w[1] Reg_32bit.Reg_1bit_6.net_3 Reg_32bit.Reg_1bit_6.net_1 24 100
| device Reg_32bit.Reg_1bit_6.nmos.2 390 260
n w[1] Reg_32bit.Reg_1bit_6.net_3 Reg_32bit.Reg_1bit_6.net_1 24 100
| device Reg_32bit.Reg_1bit_6.nmos.3 390 260
n w[1] Reg_32bit.Reg_1bit_6.net_3 Reg_32bit.Reg_1bit_6.net_1 24 100
| device Reg_32bit.Reg_1bit_6.nmos.4 390 260
n w[1] Reg_32bit.Reg_1bit_6.net_3 Reg_32bit.Reg_1bit_6.net_1 24 100
| begin Reg_32bit.Reg_1bit_6.inverter_1 550 380
| device Reg_32bit.Reg_1bit_6.inverter_1.nmos.1 550 360
n Reg_32bit.Reg_1bit_6.net_1 gnd Reg_32bit.Reg_1bit_6.net_2 24 100
| device Reg_32bit.Reg_1bit_6.inverter_1.nmos.2 550 360
n Reg_32bit.Reg_1bit_6.net_1 gnd Reg_32bit.Reg_1bit_6.net_2 24 100
| device Reg_32bit.Reg_1bit_6.inverter_1.nmos.3 550 360
n Reg_32bit.Reg_1bit_6.net_1 gnd Reg_32bit.Reg_1bit_6.net_2 24 100
| device Reg_32bit.Reg_1bit_6.inverter_1.nmos.4 550 360
n Reg_32bit.Reg_1bit_6.net_1 gnd Reg_32bit.Reg_1bit_6.net_2 24 100
| device Reg_32bit.Reg_1bit_6.inverter_1.pmos.1 550 200
p Reg_32bit.Reg_1bit_6.net_1 vdd Reg_32bit.Reg_1bit_6.net_2 24 200
| device Reg_32bit.Reg_1bit_6.inverter_1.pmos.2 550 200
p Reg_32bit.Reg_1bit_6.net_1 vdd Reg_32bit.Reg_1bit_6.net_2 24 200
| device Reg_32bit.Reg_1bit_6.inverter_1.pmos.3 550 200
p Reg_32bit.Reg_1bit_6.net_1 vdd Reg_32bit.Reg_1bit_6.net_2 24 200
| device Reg_32bit.Reg_1bit_6.inverter_1.pmos.4 550 200
p Reg_32bit.Reg_1bit_6.net_1 vdd Reg_32bit.Reg_1bit_6.net_2 24 200
| end Reg_32bit.Reg_1bit_6.inverter_1
| begin Reg_32bit.Reg_1bit_6.inverter_2 290 260
| device Reg_32bit.Reg_1bit_6.inverter_2.nmos.1 550 360
n data[6] gnd Reg_32bit.Reg_1bit_6.net_3 24 100
| device Reg_32bit.Reg_1bit_6.inverter_2.nmos.2 550 360
n data[6] gnd Reg_32bit.Reg_1bit_6.net_3 24 100
| device Reg_32bit.Reg_1bit_6.inverter_2.nmos.3 550 360
n data[6] gnd Reg_32bit.Reg_1bit_6.net_3 24 100
| device Reg_32bit.Reg_1bit_6.inverter_2.nmos.4 550 360
n data[6] gnd Reg_32bit.Reg_1bit_6.net_3 24 100
| device Reg_32bit.Reg_1bit_6.inverter_2.pmos.1 550 200
p data[6] vdd Reg_32bit.Reg_1bit_6.net_3 24 200
| device Reg_32bit.Reg_1bit_6.inverter_2.pmos.2 550 200
p data[6] vdd Reg_32bit.Reg_1bit_6.net_3 24 200
| device Reg_32bit.Reg_1bit_6.inverter_2.pmos.3 550 200
p data[6] vdd Reg_32bit.Reg_1bit_6.net_3 24 200
| device Reg_32bit.Reg_1bit_6.inverter_2.pmos.4 550 200
p data[6] vdd Reg_32bit.Reg_1bit_6.net_3 24 200
| end Reg_32bit.Reg_1bit_6.inverter_2
| device Reg_32bit.Reg_1bit_6.nmos_1 730 230
n inR1[1] Reg_32bit.Reg_1bit_6.net_2 out1[6] 24 100
| device Reg_32bit.Reg_1bit_6.nmos_2 730 360
n inR2[1] Reg_32bit.Reg_1bit_6.net_2 out2[6] 24 100
| end Reg_32bit.Reg_1bit_6
| begin Reg_32bit.Reg_1bit_7 510 1010
| begin Reg_32bit.Reg_1bit_7.inverter 560 210
| device Reg_32bit.Reg_1bit_7.inverter.nmos 550 360
n Reg_32bit.Reg_1bit_7.net_2 gnd Reg_32bit.Reg_1bit_7.net_1 24 100
| device Reg_32bit.Reg_1bit_7.inverter.pmos 550 200
p Reg_32bit.Reg_1bit_7.net_2 vdd Reg_32bit.Reg_1bit_7.net_1 24 200
| end Reg_32bit.Reg_1bit_7.inverter
| device Reg_32bit.Reg_1bit_7.nmos.1 390 260
n w[1] Reg_32bit.Reg_1bit_7.net_3 Reg_32bit.Reg_1bit_7.net_1 24 100
| device Reg_32bit.Reg_1bit_7.nmos.2 390 260
n w[1] Reg_32bit.Reg_1bit_7.net_3 Reg_32bit.Reg_1bit_7.net_1 24 100
| device Reg_32bit.Reg_1bit_7.nmos.3 390 260
n w[1] Reg_32bit.Reg_1bit_7.net_3 Reg_32bit.Reg_1bit_7.net_1 24 100
| device Reg_32bit.Reg_1bit_7.nmos.4 390 260
n w[1] Reg_32bit.Reg_1bit_7.net_3 Reg_32bit.Reg_1bit_7.net_1 24 100
| begin Reg_32bit.Reg_1bit_7.inverter_1 550 380
| device Reg_32bit.Reg_1bit_7.inverter_1.nmos.1 550 360
n Reg_32bit.Reg_1bit_7.net_1 gnd Reg_32bit.Reg_1bit_7.net_2 24 100
| device Reg_32bit.Reg_1bit_7.inverter_1.nmos.2 550 360
n Reg_32bit.Reg_1bit_7.net_1 gnd Reg_32bit.Reg_1bit_7.net_2 24 100
| device Reg_32bit.Reg_1bit_7.inverter_1.nmos.3 550 360
n Reg_32bit.Reg_1bit_7.net_1 gnd Reg_32bit.Reg_1bit_7.net_2 24 100
| device Reg_32bit.Reg_1bit_7.inverter_1.nmos.4 550 360
n Reg_32bit.Reg_1bit_7.net_1 gnd Reg_32bit.Reg_1bit_7.net_2 24 100
| device Reg_32bit.Reg_1bit_7.inverter_1.pmos.1 550 200
p Reg_32bit.Reg_1bit_7.net_1 vdd Reg_32bit.Reg_1bit_7.net_2 24 200
| device Reg_32bit.Reg_1bit_7.inverter_1.pmos.2 550 200
p Reg_32bit.Reg_1bit_7.net_1 vdd Reg_32bit.Reg_1bit_7.net_2 24 200
| device Reg_32bit.Reg_1bit_7.inverter_1.pmos.3 550 200
p Reg_32bit.Reg_1bit_7.net_1 vdd Reg_32bit.Reg_1bit_7.net_2 24 200
| device Reg_32bit.Reg_1bit_7.inverter_1.pmos.4 550 200
p Reg_32bit.Reg_1bit_7.net_1 vdd Reg_32bit.Reg_1bit_7.net_2 24 200
| end Reg_32bit.Reg_1bit_7.inverter_1
| begin Reg_32bit.Reg_1bit_7.inverter_2 290 260
| device Reg_32bit.Reg_1bit_7.inverter_2.nmos.1 550 360
n data[7] gnd Reg_32bit.Reg_1bit_7.net_3 24 100
| device Reg_32bit.Reg_1bit_7.inverter_2.nmos.2 550 360
n data[7] gnd Reg_32bit.Reg_1bit_7.net_3 24 100
| device Reg_32bit.Reg_1bit_7.inverter_2.nmos.3 550 360
n data[7] gnd Reg_32bit.Reg_1bit_7.net_3 24 100
| device Reg_32bit.Reg_1bit_7.inverter_2.nmos.4 550 360
n data[7] gnd Reg_32bit.Reg_1bit_7.net_3 24 100
| device Reg_32bit.Reg_1bit_7.inverter_2.pmos.1 550 200
p data[7] vdd Reg_32bit.Reg_1bit_7.net_3 24 200
| device Reg_32bit.Reg_1bit_7.inverter_2.pmos.2 550 200
p data[7] vdd Reg_32bit.Reg_1bit_7.net_3 24 200
| device Reg_32bit.Reg_1bit_7.inverter_2.pmos.3 550 200
p data[7] vdd Reg_32bit.Reg_1bit_7.net_3 24 200
| device Reg_32bit.Reg_1bit_7.inverter_2.pmos.4 550 200
p data[7] vdd Reg_32bit.Reg_1bit_7.net_3 24 200
| end Reg_32bit.Reg_1bit_7.inverter_2
| device Reg_32bit.Reg_1bit_7.nmos_1 730 230
n inR1[1] Reg_32bit.Reg_1bit_7.net_2 out1[7] 24 100
| device Reg_32bit.Reg_1bit_7.nmos_2 730 360
n inR2[1] Reg_32bit.Reg_1bit_7.net_2 out2[7] 24 100
| end Reg_32bit.Reg_1bit_7
| begin Reg_32bit.Reg_1bit_8 510 1150
| begin Reg_32bit.Reg_1bit_8.inverter 560 210
| device Reg_32bit.Reg_1bit_8.inverter.nmos 550 360
n Reg_32bit.Reg_1bit_8.net_2 gnd Reg_32bit.Reg_1bit_8.net_1 24 100
| device Reg_32bit.Reg_1bit_8.inverter.pmos 550 200
p Reg_32bit.Reg_1bit_8.net_2 vdd Reg_32bit.Reg_1bit_8.net_1 24 200
| end Reg_32bit.Reg_1bit_8.inverter
| device Reg_32bit.Reg_1bit_8.nmos.1 390 260
n w[1] Reg_32bit.Reg_1bit_8.net_3 Reg_32bit.Reg_1bit_8.net_1 24 100
| device Reg_32bit.Reg_1bit_8.nmos.2 390 260
n w[1] Reg_32bit.Reg_1bit_8.net_3 Reg_32bit.Reg_1bit_8.net_1 24 100
| device Reg_32bit.Reg_1bit_8.nmos.3 390 260
n w[1] Reg_32bit.Reg_1bit_8.net_3 Reg_32bit.Reg_1bit_8.net_1 24 100
| device Reg_32bit.Reg_1bit_8.nmos.4 390 260
n w[1] Reg_32bit.Reg_1bit_8.net_3 Reg_32bit.Reg_1bit_8.net_1 24 100
| begin Reg_32bit.Reg_1bit_8.inverter_1 550 380
| device Reg_32bit.Reg_1bit_8.inverter_1.nmos.1 550 360
n Reg_32bit.Reg_1bit_8.net_1 gnd Reg_32bit.Reg_1bit_8.net_2 24 100
| device Reg_32bit.Reg_1bit_8.inverter_1.nmos.2 550 360
n Reg_32bit.Reg_1bit_8.net_1 gnd Reg_32bit.Reg_1bit_8.net_2 24 100
| device Reg_32bit.Reg_1bit_8.inverter_1.nmos.3 550 360
n Reg_32bit.Reg_1bit_8.net_1 gnd Reg_32bit.Reg_1bit_8.net_2 24 100
| device Reg_32bit.Reg_1bit_8.inverter_1.nmos.4 550 360
n Reg_32bit.Reg_1bit_8.net_1 gnd Reg_32bit.Reg_1bit_8.net_2 24 100
| device Reg_32bit.Reg_1bit_8.inverter_1.pmos.1 550 200
p Reg_32bit.Reg_1bit_8.net_1 vdd Reg_32bit.Reg_1bit_8.net_2 24 200
| device Reg_32bit.Reg_1bit_8.inverter_1.pmos.2 550 200
p Reg_32bit.Reg_1bit_8.net_1 vdd Reg_32bit.Reg_1bit_8.net_2 24 200
| device Reg_32bit.Reg_1bit_8.inverter_1.pmos.3 550 200
p Reg_32bit.Reg_1bit_8.net_1 vdd Reg_32bit.Reg_1bit_8.net_2 24 200
| device Reg_32bit.Reg_1bit_8.inverter_1.pmos.4 550 200
p Reg_32bit.Reg_1bit_8.net_1 vdd Reg_32bit.Reg_1bit_8.net_2 24 200
| end Reg_32bit.Reg_1bit_8.inverter_1
| begin Reg_32bit.Reg_1bit_8.inverter_2 290 260
| device Reg_32bit.Reg_1bit_8.inverter_2.nmos.1 550 360
n data[8] gnd Reg_32bit.Reg_1bit_8.net_3 24 100
| device Reg_32bit.Reg_1bit_8.inverter_2.nmos.2 550 360
n data[8] gnd Reg_32bit.Reg_1bit_8.net_3 24 100
| device Reg_32bit.Reg_1bit_8.inverter_2.nmos.3 550 360
n data[8] gnd Reg_32bit.Reg_1bit_8.net_3 24 100
| device Reg_32bit.Reg_1bit_8.inverter_2.nmos.4 550 360
n data[8] gnd Reg_32bit.Reg_1bit_8.net_3 24 100
| device Reg_32bit.Reg_1bit_8.inverter_2.pmos.1 550 200
p data[8] vdd Reg_32bit.Reg_1bit_8.net_3 24 200
| device Reg_32bit.Reg_1bit_8.inverter_2.pmos.2 550 200
p data[8] vdd Reg_32bit.Reg_1bit_8.net_3 24 200
| device Reg_32bit.Reg_1bit_8.inverter_2.pmos.3 550 200
p data[8] vdd Reg_32bit.Reg_1bit_8.net_3 24 200
| device Reg_32bit.Reg_1bit_8.inverter_2.pmos.4 550 200
p data[8] vdd Reg_32bit.Reg_1bit_8.net_3 24 200
| end Reg_32bit.Reg_1bit_8.inverter_2
| device Reg_32bit.Reg_1bit_8.nmos_1 730 230
n inR1[1] Reg_32bit.Reg_1bit_8.net_2 out1[8] 24 100
| device Reg_32bit.Reg_1bit_8.nmos_2 730 360
n inR2[1] Reg_32bit.Reg_1bit_8.net_2 out2[8] 24 100
| end Reg_32bit.Reg_1bit_8
| begin Reg_32bit.Reg_1bit_9 510 1280
| begin Reg_32bit.Reg_1bit_9.inverter 560 210
| device Reg_32bit.Reg_1bit_9.inverter.nmos 550 360
n Reg_32bit.Reg_1bit_9.net_2 gnd Reg_32bit.Reg_1bit_9.net_1 24 100
| device Reg_32bit.Reg_1bit_9.inverter.pmos 550 200
p Reg_32bit.Reg_1bit_9.net_2 vdd Reg_32bit.Reg_1bit_9.net_1 24 200
| end Reg_32bit.Reg_1bit_9.inverter
| device Reg_32bit.Reg_1bit_9.nmos.1 390 260
n w[1] Reg_32bit.Reg_1bit_9.net_3 Reg_32bit.Reg_1bit_9.net_1 24 100
| device Reg_32bit.Reg_1bit_9.nmos.2 390 260
n w[1] Reg_32bit.Reg_1bit_9.net_3 Reg_32bit.Reg_1bit_9.net_1 24 100
| device Reg_32bit.Reg_1bit_9.nmos.3 390 260
n w[1] Reg_32bit.Reg_1bit_9.net_3 Reg_32bit.Reg_1bit_9.net_1 24 100
| device Reg_32bit.Reg_1bit_9.nmos.4 390 260
n w[1] Reg_32bit.Reg_1bit_9.net_3 Reg_32bit.Reg_1bit_9.net_1 24 100
| begin Reg_32bit.Reg_1bit_9.inverter_1 550 380
| device Reg_32bit.Reg_1bit_9.inverter_1.nmos.1 550 360
n Reg_32bit.Reg_1bit_9.net_1 gnd Reg_32bit.Reg_1bit_9.net_2 24 100
| device Reg_32bit.Reg_1bit_9.inverter_1.nmos.2 550 360
n Reg_32bit.Reg_1bit_9.net_1 gnd Reg_32bit.Reg_1bit_9.net_2 24 100
| device Reg_32bit.Reg_1bit_9.inverter_1.nmos.3 550 360
n Reg_32bit.Reg_1bit_9.net_1 gnd Reg_32bit.Reg_1bit_9.net_2 24 100
| device Reg_32bit.Reg_1bit_9.inverter_1.nmos.4 550 360
n Reg_32bit.Reg_1bit_9.net_1 gnd Reg_32bit.Reg_1bit_9.net_2 24 100
| device Reg_32bit.Reg_1bit_9.inverter_1.pmos.1 550 200
p Reg_32bit.Reg_1bit_9.net_1 vdd Reg_32bit.Reg_1bit_9.net_2 24 200
| device Reg_32bit.Reg_1bit_9.inverter_1.pmos.2 550 200
p Reg_32bit.Reg_1bit_9.net_1 vdd Reg_32bit.Reg_1bit_9.net_2 24 200
| device Reg_32bit.Reg_1bit_9.inverter_1.pmos.3 550 200
p Reg_32bit.Reg_1bit_9.net_1 vdd Reg_32bit.Reg_1bit_9.net_2 24 200
| device Reg_32bit.Reg_1bit_9.inverter_1.pmos.4 550 200
p Reg_32bit.Reg_1bit_9.net_1 vdd Reg_32bit.Reg_1bit_9.net_2 24 200
| end Reg_32bit.Reg_1bit_9.inverter_1
| begin Reg_32bit.Reg_1bit_9.inverter_2 290 260
| device Reg_32bit.Reg_1bit_9.inverter_2.nmos.1 550 360
n data[9] gnd Reg_32bit.Reg_1bit_9.net_3 24 100
| device Reg_32bit.Reg_1bit_9.inverter_2.nmos.2 550 360
n data[9] gnd Reg_32bit.Reg_1bit_9.net_3 24 100
| device Reg_32bit.Reg_1bit_9.inverter_2.nmos.3 550 360
n data[9] gnd Reg_32bit.Reg_1bit_9.net_3 24 100
| device Reg_32bit.Reg_1bit_9.inverter_2.nmos.4 550 360
n data[9] gnd Reg_32bit.Reg_1bit_9.net_3 24 100
| device Reg_32bit.Reg_1bit_9.inverter_2.pmos.1 550 200
p data[9] vdd Reg_32bit.Reg_1bit_9.net_3 24 200
| device Reg_32bit.Reg_1bit_9.inverter_2.pmos.2 550 200
p data[9] vdd Reg_32bit.Reg_1bit_9.net_3 24 200
| device Reg_32bit.Reg_1bit_9.inverter_2.pmos.3 550 200
p data[9] vdd Reg_32bit.Reg_1bit_9.net_3 24 200
| device Reg_32bit.Reg_1bit_9.inverter_2.pmos.4 550 200
p data[9] vdd Reg_32bit.Reg_1bit_9.net_3 24 200
| end Reg_32bit.Reg_1bit_9.inverter_2
| device Reg_32bit.Reg_1bit_9.nmos_1 730 230
n inR1[1] Reg_32bit.Reg_1bit_9.net_2 out1[9] 24 100
| device Reg_32bit.Reg_1bit_9.nmos_2 730 360
n inR2[1] Reg_32bit.Reg_1bit_9.net_2 out2[9] 24 100
| end Reg_32bit.Reg_1bit_9
| begin Reg_32bit.Reg_1bit_10 510 1410
| begin Reg_32bit.Reg_1bit_10.inverter 560 210
| device Reg_32bit.Reg_1bit_10.inverter.nmos 550 360
n Reg_32bit.Reg_1bit_10.net_2 gnd Reg_32bit.Reg_1bit_10.net_1 24 100
| device Reg_32bit.Reg_1bit_10.inverter.pmos 550 200
p Reg_32bit.Reg_1bit_10.net_2 vdd Reg_32bit.Reg_1bit_10.net_1 24 200
| end Reg_32bit.Reg_1bit_10.inverter
| device Reg_32bit.Reg_1bit_10.nmos.1 390 260
n w[1] Reg_32bit.Reg_1bit_10.net_3 Reg_32bit.Reg_1bit_10.net_1 24 100
| device Reg_32bit.Reg_1bit_10.nmos.2 390 260
n w[1] Reg_32bit.Reg_1bit_10.net_3 Reg_32bit.Reg_1bit_10.net_1 24 100
| device Reg_32bit.Reg_1bit_10.nmos.3 390 260
n w[1] Reg_32bit.Reg_1bit_10.net_3 Reg_32bit.Reg_1bit_10.net_1 24 100
| device Reg_32bit.Reg_1bit_10.nmos.4 390 260
n w[1] Reg_32bit.Reg_1bit_10.net_3 Reg_32bit.Reg_1bit_10.net_1 24 100
| begin Reg_32bit.Reg_1bit_10.inverter_1 550 380
| device Reg_32bit.Reg_1bit_10.inverter_1.nmos.1 550 360
n Reg_32bit.Reg_1bit_10.net_1 gnd Reg_32bit.Reg_1bit_10.net_2 24 100
| device Reg_32bit.Reg_1bit_10.inverter_1.nmos.2 550 360
n Reg_32bit.Reg_1bit_10.net_1 gnd Reg_32bit.Reg_1bit_10.net_2 24 100
| device Reg_32bit.Reg_1bit_10.inverter_1.nmos.3 550 360
n Reg_32bit.Reg_1bit_10.net_1 gnd Reg_32bit.Reg_1bit_10.net_2 24 100
| device Reg_32bit.Reg_1bit_10.inverter_1.nmos.4 550 360
n Reg_32bit.Reg_1bit_10.net_1 gnd Reg_32bit.Reg_1bit_10.net_2 24 100
| device Reg_32bit.Reg_1bit_10.inverter_1.pmos.1 550 200
p Reg_32bit.Reg_1bit_10.net_1 vdd Reg_32bit.Reg_1bit_10.net_2 24 200
| device Reg_32bit.Reg_1bit_10.inverter_1.pmos.2 550 200
p Reg_32bit.Reg_1bit_10.net_1 vdd Reg_32bit.Reg_1bit_10.net_2 24 200
| device Reg_32bit.Reg_1bit_10.inverter_1.pmos.3 550 200
p Reg_32bit.Reg_1bit_10.net_1 vdd Reg_32bit.Reg_1bit_10.net_2 24 200
| device Reg_32bit.Reg_1bit_10.inverter_1.pmos.4 550 200
p Reg_32bit.Reg_1bit_10.net_1 vdd Reg_32bit.Reg_1bit_10.net_2 24 200
| end Reg_32bit.Reg_1bit_10.inverter_1
| begin Reg_32bit.Reg_1bit_10.inverter_2 290 260
| device Reg_32bit.Reg_1bit_10.inverter_2.nmos.1 550 360
n data[10] gnd Reg_32bit.Reg_1bit_10.net_3 24 100
| device Reg_32bit.Reg_1bit_10.inverter_2.nmos.2 550 360
n data[10] gnd Reg_32bit.Reg_1bit_10.net_3 24 100
| device Reg_32bit.Reg_1bit_10.inverter_2.nmos.3 550 360
n data[10] gnd Reg_32bit.Reg_1bit_10.net_3 24 100
| device Reg_32bit.Reg_1bit_10.inverter_2.nmos.4 550 360
n data[10] gnd Reg_32bit.Reg_1bit_10.net_3 24 100
| device Reg_32bit.Reg_1bit_10.inverter_2.pmos.1 550 200
p data[10] vdd Reg_32bit.Reg_1bit_10.net_3 24 200
| device Reg_32bit.Reg_1bit_10.inverter_2.pmos.2 550 200
p data[10] vdd Reg_32bit.Reg_1bit_10.net_3 24 200
| device Reg_32bit.Reg_1bit_10.inverter_2.pmos.3 550 200
p data[10] vdd Reg_32bit.Reg_1bit_10.net_3 24 200
| device Reg_32bit.Reg_1bit_10.inverter_2.pmos.4 550 200
p data[10] vdd Reg_32bit.Reg_1bit_10.net_3 24 200
| end Reg_32bit.Reg_1bit_10.inverter_2
| device Reg_32bit.Reg_1bit_10.nmos_1 730 230
n inR1[1] Reg_32bit.Reg_1bit_10.net_2 out1[10] 24 100
| device Reg_32bit.Reg_1bit_10.nmos_2 730 360
n inR2[1] Reg_32bit.Reg_1bit_10.net_2 out2[10] 24 100
| end Reg_32bit.Reg_1bit_10
| begin Reg_32bit.Reg_1bit_11 510 1540
| begin Reg_32bit.Reg_1bit_11.inverter 560 210
| device Reg_32bit.Reg_1bit_11.inverter.nmos 550 360
n Reg_32bit.Reg_1bit_11.net_2 gnd Reg_32bit.Reg_1bit_11.net_1 24 100
| device Reg_32bit.Reg_1bit_11.inverter.pmos 550 200
p Reg_32bit.Reg_1bit_11.net_2 vdd Reg_32bit.Reg_1bit_11.net_1 24 200
| end Reg_32bit.Reg_1bit_11.inverter
| device Reg_32bit.Reg_1bit_11.nmos.1 390 260
n w[1] Reg_32bit.Reg_1bit_11.net_3 Reg_32bit.Reg_1bit_11.net_1 24 100
| device Reg_32bit.Reg_1bit_11.nmos.2 390 260
n w[1] Reg_32bit.Reg_1bit_11.net_3 Reg_32bit.Reg_1bit_11.net_1 24 100
| device Reg_32bit.Reg_1bit_11.nmos.3 390 260
n w[1] Reg_32bit.Reg_1bit_11.net_3 Reg_32bit.Reg_1bit_11.net_1 24 100
| device Reg_32bit.Reg_1bit_11.nmos.4 390 260
n w[1] Reg_32bit.Reg_1bit_11.net_3 Reg_32bit.Reg_1bit_11.net_1 24 100
| begin Reg_32bit.Reg_1bit_11.inverter_1 550 380
| device Reg_32bit.Reg_1bit_11.inverter_1.nmos.1 550 360
n Reg_32bit.Reg_1bit_11.net_1 gnd Reg_32bit.Reg_1bit_11.net_2 24 100
| device Reg_32bit.Reg_1bit_11.inverter_1.nmos.2 550 360
n Reg_32bit.Reg_1bit_11.net_1 gnd Reg_32bit.Reg_1bit_11.net_2 24 100
| device Reg_32bit.Reg_1bit_11.inverter_1.nmos.3 550 360
n Reg_32bit.Reg_1bit_11.net_1 gnd Reg_32bit.Reg_1bit_11.net_2 24 100
| device Reg_32bit.Reg_1bit_11.inverter_1.nmos.4 550 360
n Reg_32bit.Reg_1bit_11.net_1 gnd Reg_32bit.Reg_1bit_11.net_2 24 100
| device Reg_32bit.Reg_1bit_11.inverter_1.pmos.1 550 200
p Reg_32bit.Reg_1bit_11.net_1 vdd Reg_32bit.Reg_1bit_11.net_2 24 200
| device Reg_32bit.Reg_1bit_11.inverter_1.pmos.2 550 200
p Reg_32bit.Reg_1bit_11.net_1 vdd Reg_32bit.Reg_1bit_11.net_2 24 200
| device Reg_32bit.Reg_1bit_11.inverter_1.pmos.3 550 200
p Reg_32bit.Reg_1bit_11.net_1 vdd Reg_32bit.Reg_1bit_11.net_2 24 200
| device Reg_32bit.Reg_1bit_11.inverter_1.pmos.4 550 200
p Reg_32bit.Reg_1bit_11.net_1 vdd Reg_32bit.Reg_1bit_11.net_2 24 200
| end Reg_32bit.Reg_1bit_11.inverter_1
| begin Reg_32bit.Reg_1bit_11.inverter_2 290 260
| device Reg_32bit.Reg_1bit_11.inverter_2.nmos.1 550 360
n data[11] gnd Reg_32bit.Reg_1bit_11.net_3 24 100
| device Reg_32bit.Reg_1bit_11.inverter_2.nmos.2 550 360
n data[11] gnd Reg_32bit.Reg_1bit_11.net_3 24 100
| device Reg_32bit.Reg_1bit_11.inverter_2.nmos.3 550 360
n data[11] gnd Reg_32bit.Reg_1bit_11.net_3 24 100
| device Reg_32bit.Reg_1bit_11.inverter_2.nmos.4 550 360
n data[11] gnd Reg_32bit.Reg_1bit_11.net_3 24 100
| device Reg_32bit.Reg_1bit_11.inverter_2.pmos.1 550 200
p data[11] vdd Reg_32bit.Reg_1bit_11.net_3 24 200
| device Reg_32bit.Reg_1bit_11.inverter_2.pmos.2 550 200
p data[11] vdd Reg_32bit.Reg_1bit_11.net_3 24 200
| device Reg_32bit.Reg_1bit_11.inverter_2.pmos.3 550 200
p data[11] vdd Reg_32bit.Reg_1bit_11.net_3 24 200
| device Reg_32bit.Reg_1bit_11.inverter_2.pmos.4 550 200
p data[11] vdd Reg_32bit.Reg_1bit_11.net_3 24 200
| end Reg_32bit.Reg_1bit_11.inverter_2
| device Reg_32bit.Reg_1bit_11.nmos_1 730 230
n inR1[1] Reg_32bit.Reg_1bit_11.net_2 out1[11] 24 100
| device Reg_32bit.Reg_1bit_11.nmos_2 730 360
n inR2[1] Reg_32bit.Reg_1bit_11.net_2 out2[11] 24 100
| end Reg_32bit.Reg_1bit_11
| begin Reg_32bit.Reg_1bit_12 510 1670
| begin Reg_32bit.Reg_1bit_12.inverter 560 210
| device Reg_32bit.Reg_1bit_12.inverter.nmos 550 360
n Reg_32bit.Reg_1bit_12.net_2 gnd Reg_32bit.Reg_1bit_12.net_1 24 100
| device Reg_32bit.Reg_1bit_12.inverter.pmos 550 200
p Reg_32bit.Reg_1bit_12.net_2 vdd Reg_32bit.Reg_1bit_12.net_1 24 200
| end Reg_32bit.Reg_1bit_12.inverter
| device Reg_32bit.Reg_1bit_12.nmos.1 390 260
n w[1] Reg_32bit.Reg_1bit_12.net_3 Reg_32bit.Reg_1bit_12.net_1 24 100
| device Reg_32bit.Reg_1bit_12.nmos.2 390 260
n w[1] Reg_32bit.Reg_1bit_12.net_3 Reg_32bit.Reg_1bit_12.net_1 24 100
| device Reg_32bit.Reg_1bit_12.nmos.3 390 260
n w[1] Reg_32bit.Reg_1bit_12.net_3 Reg_32bit.Reg_1bit_12.net_1 24 100
| device Reg_32bit.Reg_1bit_12.nmos.4 390 260
n w[1] Reg_32bit.Reg_1bit_12.net_3 Reg_32bit.Reg_1bit_12.net_1 24 100
| begin Reg_32bit.Reg_1bit_12.inverter_1 550 380
| device Reg_32bit.Reg_1bit_12.inverter_1.nmos.1 550 360
n Reg_32bit.Reg_1bit_12.net_1 gnd Reg_32bit.Reg_1bit_12.net_2 24 100
| device Reg_32bit.Reg_1bit_12.inverter_1.nmos.2 550 360
n Reg_32bit.Reg_1bit_12.net_1 gnd Reg_32bit.Reg_1bit_12.net_2 24 100
| device Reg_32bit.Reg_1bit_12.inverter_1.nmos.3 550 360
n Reg_32bit.Reg_1bit_12.net_1 gnd Reg_32bit.Reg_1bit_12.net_2 24 100
| device Reg_32bit.Reg_1bit_12.inverter_1.nmos.4 550 360
n Reg_32bit.Reg_1bit_12.net_1 gnd Reg_32bit.Reg_1bit_12.net_2 24 100
| device Reg_32bit.Reg_1bit_12.inverter_1.pmos.1 550 200
p Reg_32bit.Reg_1bit_12.net_1 vdd Reg_32bit.Reg_1bit_12.net_2 24 200
| device Reg_32bit.Reg_1bit_12.inverter_1.pmos.2 550 200
p Reg_32bit.Reg_1bit_12.net_1 vdd Reg_32bit.Reg_1bit_12.net_2 24 200
| device Reg_32bit.Reg_1bit_12.inverter_1.pmos.3 550 200
p Reg_32bit.Reg_1bit_12.net_1 vdd Reg_32bit.Reg_1bit_12.net_2 24 200
| device Reg_32bit.Reg_1bit_12.inverter_1.pmos.4 550 200
p Reg_32bit.Reg_1bit_12.net_1 vdd Reg_32bit.Reg_1bit_12.net_2 24 200
| end Reg_32bit.Reg_1bit_12.inverter_1
| begin Reg_32bit.Reg_1bit_12.inverter_2 290 260
| device Reg_32bit.Reg_1bit_12.inverter_2.nmos.1 550 360
n data[12] gnd Reg_32bit.Reg_1bit_12.net_3 24 100
| device Reg_32bit.Reg_1bit_12.inverter_2.nmos.2 550 360
n data[12] gnd Reg_32bit.Reg_1bit_12.net_3 24 100
| device Reg_32bit.Reg_1bit_12.inverter_2.nmos.3 550 360
n data[12] gnd Reg_32bit.Reg_1bit_12.net_3 24 100
| device Reg_32bit.Reg_1bit_12.inverter_2.nmos.4 550 360
n data[12] gnd Reg_32bit.Reg_1bit_12.net_3 24 100
| device Reg_32bit.Reg_1bit_12.inverter_2.pmos.1 550 200
p data[12] vdd Reg_32bit.Reg_1bit_12.net_3 24 200
| device Reg_32bit.Reg_1bit_12.inverter_2.pmos.2 550 200
p data[12] vdd Reg_32bit.Reg_1bit_12.net_3 24 200
| device Reg_32bit.Reg_1bit_12.inverter_2.pmos.3 550 200
p data[12] vdd Reg_32bit.Reg_1bit_12.net_3 24 200
| device Reg_32bit.Reg_1bit_12.inverter_2.pmos.4 550 200
p data[12] vdd Reg_32bit.Reg_1bit_12.net_3 24 200
| end Reg_32bit.Reg_1bit_12.inverter_2
| device Reg_32bit.Reg_1bit_12.nmos_1 730 230
n inR1[1] Reg_32bit.Reg_1bit_12.net_2 out1[12] 24 100
| device Reg_32bit.Reg_1bit_12.nmos_2 730 360
n inR2[1] Reg_32bit.Reg_1bit_12.net_2 out2[12] 24 100
| end Reg_32bit.Reg_1bit_12
| begin Reg_32bit.Reg_1bit_13 510 1800
| begin Reg_32bit.Reg_1bit_13.inverter 560 210
| device Reg_32bit.Reg_1bit_13.inverter.nmos 550 360
n Reg_32bit.Reg_1bit_13.net_2 gnd Reg_32bit.Reg_1bit_13.net_1 24 100
| device Reg_32bit.Reg_1bit_13.inverter.pmos 550 200
p Reg_32bit.Reg_1bit_13.net_2 vdd Reg_32bit.Reg_1bit_13.net_1 24 200
| end Reg_32bit.Reg_1bit_13.inverter
| device Reg_32bit.Reg_1bit_13.nmos.1 390 260
n w[1] Reg_32bit.Reg_1bit_13.net_3 Reg_32bit.Reg_1bit_13.net_1 24 100
| device Reg_32bit.Reg_1bit_13.nmos.2 390 260
n w[1] Reg_32bit.Reg_1bit_13.net_3 Reg_32bit.Reg_1bit_13.net_1 24 100
| device Reg_32bit.Reg_1bit_13.nmos.3 390 260
n w[1] Reg_32bit.Reg_1bit_13.net_3 Reg_32bit.Reg_1bit_13.net_1 24 100
| device Reg_32bit.Reg_1bit_13.nmos.4 390 260
n w[1] Reg_32bit.Reg_1bit_13.net_3 Reg_32bit.Reg_1bit_13.net_1 24 100
| begin Reg_32bit.Reg_1bit_13.inverter_1 550 380
| device Reg_32bit.Reg_1bit_13.inverter_1.nmos.1 550 360
n Reg_32bit.Reg_1bit_13.net_1 gnd Reg_32bit.Reg_1bit_13.net_2 24 100
| device Reg_32bit.Reg_1bit_13.inverter_1.nmos.2 550 360
n Reg_32bit.Reg_1bit_13.net_1 gnd Reg_32bit.Reg_1bit_13.net_2 24 100
| device Reg_32bit.Reg_1bit_13.inverter_1.nmos.3 550 360
n Reg_32bit.Reg_1bit_13.net_1 gnd Reg_32bit.Reg_1bit_13.net_2 24 100
| device Reg_32bit.Reg_1bit_13.inverter_1.nmos.4 550 360
n Reg_32bit.Reg_1bit_13.net_1 gnd Reg_32bit.Reg_1bit_13.net_2 24 100
| device Reg_32bit.Reg_1bit_13.inverter_1.pmos.1 550 200
p Reg_32bit.Reg_1bit_13.net_1 vdd Reg_32bit.Reg_1bit_13.net_2 24 200
| device Reg_32bit.Reg_1bit_13.inverter_1.pmos.2 550 200
p Reg_32bit.Reg_1bit_13.net_1 vdd Reg_32bit.Reg_1bit_13.net_2 24 200
| device Reg_32bit.Reg_1bit_13.inverter_1.pmos.3 550 200
p Reg_32bit.Reg_1bit_13.net_1 vdd Reg_32bit.Reg_1bit_13.net_2 24 200
| device Reg_32bit.Reg_1bit_13.inverter_1.pmos.4 550 200
p Reg_32bit.Reg_1bit_13.net_1 vdd Reg_32bit.Reg_1bit_13.net_2 24 200
| end Reg_32bit.Reg_1bit_13.inverter_1
| begin Reg_32bit.Reg_1bit_13.inverter_2 290 260
| device Reg_32bit.Reg_1bit_13.inverter_2.nmos.1 550 360
n data[13] gnd Reg_32bit.Reg_1bit_13.net_3 24 100
| device Reg_32bit.Reg_1bit_13.inverter_2.nmos.2 550 360
n data[13] gnd Reg_32bit.Reg_1bit_13.net_3 24 100
| device Reg_32bit.Reg_1bit_13.inverter_2.nmos.3 550 360
n data[13] gnd Reg_32bit.Reg_1bit_13.net_3 24 100
| device Reg_32bit.Reg_1bit_13.inverter_2.nmos.4 550 360
n data[13] gnd Reg_32bit.Reg_1bit_13.net_3 24 100
| device Reg_32bit.Reg_1bit_13.inverter_2.pmos.1 550 200
p data[13] vdd Reg_32bit.Reg_1bit_13.net_3 24 200
| device Reg_32bit.Reg_1bit_13.inverter_2.pmos.2 550 200
p data[13] vdd Reg_32bit.Reg_1bit_13.net_3 24 200
| device Reg_32bit.Reg_1bit_13.inverter_2.pmos.3 550 200
p data[13] vdd Reg_32bit.Reg_1bit_13.net_3 24 200
| device Reg_32bit.Reg_1bit_13.inverter_2.pmos.4 550 200
p data[13] vdd Reg_32bit.Reg_1bit_13.net_3 24 200
| end Reg_32bit.Reg_1bit_13.inverter_2
| device Reg_32bit.Reg_1bit_13.nmos_1 730 230
n inR1[1] Reg_32bit.Reg_1bit_13.net_2 out1[13] 24 100
| device Reg_32bit.Reg_1bit_13.nmos_2 730 360
n inR2[1] Reg_32bit.Reg_1bit_13.net_2 out2[13] 24 100
| end Reg_32bit.Reg_1bit_13
| begin Reg_32bit.Reg_1bit_14 510 1930
| begin Reg_32bit.Reg_1bit_14.inverter 560 210
| device Reg_32bit.Reg_1bit_14.inverter.nmos 550 360
n Reg_32bit.Reg_1bit_14.net_2 gnd Reg_32bit.Reg_1bit_14.net_1 24 100
| device Reg_32bit.Reg_1bit_14.inverter.pmos 550 200
p Reg_32bit.Reg_1bit_14.net_2 vdd Reg_32bit.Reg_1bit_14.net_1 24 200
| end Reg_32bit.Reg_1bit_14.inverter
| device Reg_32bit.Reg_1bit_14.nmos.1 390 260
n w[1] Reg_32bit.Reg_1bit_14.net_3 Reg_32bit.Reg_1bit_14.net_1 24 100
| device Reg_32bit.Reg_1bit_14.nmos.2 390 260
n w[1] Reg_32bit.Reg_1bit_14.net_3 Reg_32bit.Reg_1bit_14.net_1 24 100
| device Reg_32bit.Reg_1bit_14.nmos.3 390 260
n w[1] Reg_32bit.Reg_1bit_14.net_3 Reg_32bit.Reg_1bit_14.net_1 24 100
| device Reg_32bit.Reg_1bit_14.nmos.4 390 260
n w[1] Reg_32bit.Reg_1bit_14.net_3 Reg_32bit.Reg_1bit_14.net_1 24 100
| begin Reg_32bit.Reg_1bit_14.inverter_1 550 380
| device Reg_32bit.Reg_1bit_14.inverter_1.nmos.1 550 360
n Reg_32bit.Reg_1bit_14.net_1 gnd Reg_32bit.Reg_1bit_14.net_2 24 100
| device Reg_32bit.Reg_1bit_14.inverter_1.nmos.2 550 360
n Reg_32bit.Reg_1bit_14.net_1 gnd Reg_32bit.Reg_1bit_14.net_2 24 100
| device Reg_32bit.Reg_1bit_14.inverter_1.nmos.3 550 360
n Reg_32bit.Reg_1bit_14.net_1 gnd Reg_32bit.Reg_1bit_14.net_2 24 100
| device Reg_32bit.Reg_1bit_14.inverter_1.nmos.4 550 360
n Reg_32bit.Reg_1bit_14.net_1 gnd Reg_32bit.Reg_1bit_14.net_2 24 100
| device Reg_32bit.Reg_1bit_14.inverter_1.pmos.1 550 200
p Reg_32bit.Reg_1bit_14.net_1 vdd Reg_32bit.Reg_1bit_14.net_2 24 200
| device Reg_32bit.Reg_1bit_14.inverter_1.pmos.2 550 200
p Reg_32bit.Reg_1bit_14.net_1 vdd Reg_32bit.Reg_1bit_14.net_2 24 200
| device Reg_32bit.Reg_1bit_14.inverter_1.pmos.3 550 200
p Reg_32bit.Reg_1bit_14.net_1 vdd Reg_32bit.Reg_1bit_14.net_2 24 200
| device Reg_32bit.Reg_1bit_14.inverter_1.pmos.4 550 200
p Reg_32bit.Reg_1bit_14.net_1 vdd Reg_32bit.Reg_1bit_14.net_2 24 200
| end Reg_32bit.Reg_1bit_14.inverter_1
| begin Reg_32bit.Reg_1bit_14.inverter_2 290 260
| device Reg_32bit.Reg_1bit_14.inverter_2.nmos.1 550 360
n data[14] gnd Reg_32bit.Reg_1bit_14.net_3 24 100
| device Reg_32bit.Reg_1bit_14.inverter_2.nmos.2 550 360
n data[14] gnd Reg_32bit.Reg_1bit_14.net_3 24 100
| device Reg_32bit.Reg_1bit_14.inverter_2.nmos.3 550 360
n data[14] gnd Reg_32bit.Reg_1bit_14.net_3 24 100
| device Reg_32bit.Reg_1bit_14.inverter_2.nmos.4 550 360
n data[14] gnd Reg_32bit.Reg_1bit_14.net_3 24 100
| device Reg_32bit.Reg_1bit_14.inverter_2.pmos.1 550 200
p data[14] vdd Reg_32bit.Reg_1bit_14.net_3 24 200
| device Reg_32bit.Reg_1bit_14.inverter_2.pmos.2 550 200
p data[14] vdd Reg_32bit.Reg_1bit_14.net_3 24 200
| device Reg_32bit.Reg_1bit_14.inverter_2.pmos.3 550 200
p data[14] vdd Reg_32bit.Reg_1bit_14.net_3 24 200
| device Reg_32bit.Reg_1bit_14.inverter_2.pmos.4 550 200
p data[14] vdd Reg_32bit.Reg_1bit_14.net_3 24 200
| end Reg_32bit.Reg_1bit_14.inverter_2
| device Reg_32bit.Reg_1bit_14.nmos_1 730 230
n inR1[1] Reg_32bit.Reg_1bit_14.net_2 out1[14] 24 100
| device Reg_32bit.Reg_1bit_14.nmos_2 730 360
n inR2[1] Reg_32bit.Reg_1bit_14.net_2 out2[14] 24 100
| end Reg_32bit.Reg_1bit_14
| begin Reg_32bit.Reg_1bit_15 510 2060
| begin Reg_32bit.Reg_1bit_15.inverter 560 210
| device Reg_32bit.Reg_1bit_15.inverter.nmos 550 360
n Reg_32bit.Reg_1bit_15.net_2 gnd Reg_32bit.Reg_1bit_15.net_1 24 100
| device Reg_32bit.Reg_1bit_15.inverter.pmos 550 200
p Reg_32bit.Reg_1bit_15.net_2 vdd Reg_32bit.Reg_1bit_15.net_1 24 200
| end Reg_32bit.Reg_1bit_15.inverter
| device Reg_32bit.Reg_1bit_15.nmos.1 390 260
n w[1] Reg_32bit.Reg_1bit_15.net_3 Reg_32bit.Reg_1bit_15.net_1 24 100
| device Reg_32bit.Reg_1bit_15.nmos.2 390 260
n w[1] Reg_32bit.Reg_1bit_15.net_3 Reg_32bit.Reg_1bit_15.net_1 24 100
| device Reg_32bit.Reg_1bit_15.nmos.3 390 260
n w[1] Reg_32bit.Reg_1bit_15.net_3 Reg_32bit.Reg_1bit_15.net_1 24 100
| device Reg_32bit.Reg_1bit_15.nmos.4 390 260
n w[1] Reg_32bit.Reg_1bit_15.net_3 Reg_32bit.Reg_1bit_15.net_1 24 100
| begin Reg_32bit.Reg_1bit_15.inverter_1 550 380
| device Reg_32bit.Reg_1bit_15.inverter_1.nmos.1 550 360
n Reg_32bit.Reg_1bit_15.net_1 gnd Reg_32bit.Reg_1bit_15.net_2 24 100
| device Reg_32bit.Reg_1bit_15.inverter_1.nmos.2 550 360
n Reg_32bit.Reg_1bit_15.net_1 gnd Reg_32bit.Reg_1bit_15.net_2 24 100
| device Reg_32bit.Reg_1bit_15.inverter_1.nmos.3 550 360
n Reg_32bit.Reg_1bit_15.net_1 gnd Reg_32bit.Reg_1bit_15.net_2 24 100
| device Reg_32bit.Reg_1bit_15.inverter_1.nmos.4 550 360
n Reg_32bit.Reg_1bit_15.net_1 gnd Reg_32bit.Reg_1bit_15.net_2 24 100
| device Reg_32bit.Reg_1bit_15.inverter_1.pmos.1 550 200
p Reg_32bit.Reg_1bit_15.net_1 vdd Reg_32bit.Reg_1bit_15.net_2 24 200
| device Reg_32bit.Reg_1bit_15.inverter_1.pmos.2 550 200
p Reg_32bit.Reg_1bit_15.net_1 vdd Reg_32bit.Reg_1bit_15.net_2 24 200
| device Reg_32bit.Reg_1bit_15.inverter_1.pmos.3 550 200
p Reg_32bit.Reg_1bit_15.net_1 vdd Reg_32bit.Reg_1bit_15.net_2 24 200
| device Reg_32bit.Reg_1bit_15.inverter_1.pmos.4 550 200
p Reg_32bit.Reg_1bit_15.net_1 vdd Reg_32bit.Reg_1bit_15.net_2 24 200
| end Reg_32bit.Reg_1bit_15.inverter_1
| begin Reg_32bit.Reg_1bit_15.inverter_2 290 260
| device Reg_32bit.Reg_1bit_15.inverter_2.nmos.1 550 360
n data[15] gnd Reg_32bit.Reg_1bit_15.net_3 24 100
| device Reg_32bit.Reg_1bit_15.inverter_2.nmos.2 550 360
n data[15] gnd Reg_32bit.Reg_1bit_15.net_3 24 100
| device Reg_32bit.Reg_1bit_15.inverter_2.nmos.3 550 360
n data[15] gnd Reg_32bit.Reg_1bit_15.net_3 24 100
| device Reg_32bit.Reg_1bit_15.inverter_2.nmos.4 550 360
n data[15] gnd Reg_32bit.Reg_1bit_15.net_3 24 100
| device Reg_32bit.Reg_1bit_15.inverter_2.pmos.1 550 200
p data[15] vdd Reg_32bit.Reg_1bit_15.net_3 24 200
| device Reg_32bit.Reg_1bit_15.inverter_2.pmos.2 550 200
p data[15] vdd Reg_32bit.Reg_1bit_15.net_3 24 200
| device Reg_32bit.Reg_1bit_15.inverter_2.pmos.3 550 200
p data[15] vdd Reg_32bit.Reg_1bit_15.net_3 24 200
| device Reg_32bit.Reg_1bit_15.inverter_2.pmos.4 550 200
p data[15] vdd Reg_32bit.Reg_1bit_15.net_3 24 200
| end Reg_32bit.Reg_1bit_15.inverter_2
| device Reg_32bit.Reg_1bit_15.nmos_1 730 230
n inR1[1] Reg_32bit.Reg_1bit_15.net_2 out1[15] 24 100
| device Reg_32bit.Reg_1bit_15.nmos_2 730 360
n inR2[1] Reg_32bit.Reg_1bit_15.net_2 out2[15] 24 100
| end Reg_32bit.Reg_1bit_15
| begin Reg_32bit.Reg_1bit_16 510 2200
| begin Reg_32bit.Reg_1bit_16.inverter 560 210
| device Reg_32bit.Reg_1bit_16.inverter.nmos 550 360
n Reg_32bit.Reg_1bit_16.net_2 gnd Reg_32bit.Reg_1bit_16.net_1 24 100
| device Reg_32bit.Reg_1bit_16.inverter.pmos 550 200
p Reg_32bit.Reg_1bit_16.net_2 vdd Reg_32bit.Reg_1bit_16.net_1 24 200
| end Reg_32bit.Reg_1bit_16.inverter
| device Reg_32bit.Reg_1bit_16.nmos.1 390 260
n w[1] Reg_32bit.Reg_1bit_16.net_3 Reg_32bit.Reg_1bit_16.net_1 24 100
| device Reg_32bit.Reg_1bit_16.nmos.2 390 260
n w[1] Reg_32bit.Reg_1bit_16.net_3 Reg_32bit.Reg_1bit_16.net_1 24 100
| device Reg_32bit.Reg_1bit_16.nmos.3 390 260
n w[1] Reg_32bit.Reg_1bit_16.net_3 Reg_32bit.Reg_1bit_16.net_1 24 100
| device Reg_32bit.Reg_1bit_16.nmos.4 390 260
n w[1] Reg_32bit.Reg_1bit_16.net_3 Reg_32bit.Reg_1bit_16.net_1 24 100
| begin Reg_32bit.Reg_1bit_16.inverter_1 550 380
| device Reg_32bit.Reg_1bit_16.inverter_1.nmos.1 550 360
n Reg_32bit.Reg_1bit_16.net_1 gnd Reg_32bit.Reg_1bit_16.net_2 24 100
| device Reg_32bit.Reg_1bit_16.inverter_1.nmos.2 550 360
n Reg_32bit.Reg_1bit_16.net_1 gnd Reg_32bit.Reg_1bit_16.net_2 24 100
| device Reg_32bit.Reg_1bit_16.inverter_1.nmos.3 550 360
n Reg_32bit.Reg_1bit_16.net_1 gnd Reg_32bit.Reg_1bit_16.net_2 24 100
| device Reg_32bit.Reg_1bit_16.inverter_1.nmos.4 550 360
n Reg_32bit.Reg_1bit_16.net_1 gnd Reg_32bit.Reg_1bit_16.net_2 24 100
| device Reg_32bit.Reg_1bit_16.inverter_1.pmos.1 550 200
p Reg_32bit.Reg_1bit_16.net_1 vdd Reg_32bit.Reg_1bit_16.net_2 24 200
| device Reg_32bit.Reg_1bit_16.inverter_1.pmos.2 550 200
p Reg_32bit.Reg_1bit_16.net_1 vdd Reg_32bit.Reg_1bit_16.net_2 24 200
| device Reg_32bit.Reg_1bit_16.inverter_1.pmos.3 550 200
p Reg_32bit.Reg_1bit_16.net_1 vdd Reg_32bit.Reg_1bit_16.net_2 24 200
| device Reg_32bit.Reg_1bit_16.inverter_1.pmos.4 550 200
p Reg_32bit.Reg_1bit_16.net_1 vdd Reg_32bit.Reg_1bit_16.net_2 24 200
| end Reg_32bit.Reg_1bit_16.inverter_1
| begin Reg_32bit.Reg_1bit_16.inverter_2 290 260
| device Reg_32bit.Reg_1bit_16.inverter_2.nmos.1 550 360
n data[16] gnd Reg_32bit.Reg_1bit_16.net_3 24 100
| device Reg_32bit.Reg_1bit_16.inverter_2.nmos.2 550 360
n data[16] gnd Reg_32bit.Reg_1bit_16.net_3 24 100
| device Reg_32bit.Reg_1bit_16.inverter_2.nmos.3 550 360
n data[16] gnd Reg_32bit.Reg_1bit_16.net_3 24 100
| device Reg_32bit.Reg_1bit_16.inverter_2.nmos.4 550 360
n data[16] gnd Reg_32bit.Reg_1bit_16.net_3 24 100
| device Reg_32bit.Reg_1bit_16.inverter_2.pmos.1 550 200
p data[16] vdd Reg_32bit.Reg_1bit_16.net_3 24 200
| device Reg_32bit.Reg_1bit_16.inverter_2.pmos.2 550 200
p data[16] vdd Reg_32bit.Reg_1bit_16.net_3 24 200
| device Reg_32bit.Reg_1bit_16.inverter_2.pmos.3 550 200
p data[16] vdd Reg_32bit.Reg_1bit_16.net_3 24 200
| device Reg_32bit.Reg_1bit_16.inverter_2.pmos.4 550 200
p data[16] vdd Reg_32bit.Reg_1bit_16.net_3 24 200
| end Reg_32bit.Reg_1bit_16.inverter_2
| device Reg_32bit.Reg_1bit_16.nmos_1 730 230
n inR1[1] Reg_32bit.Reg_1bit_16.net_2 out1[16] 24 100
| device Reg_32bit.Reg_1bit_16.nmos_2 730 360
n inR2[1] Reg_32bit.Reg_1bit_16.net_2 out2[16] 24 100
| end Reg_32bit.Reg_1bit_16
| begin Reg_32bit.Reg_1bit_17 510 2330
| begin Reg_32bit.Reg_1bit_17.inverter 560 210
| device Reg_32bit.Reg_1bit_17.inverter.nmos 550 360
n Reg_32bit.Reg_1bit_17.net_2 gnd Reg_32bit.Reg_1bit_17.net_1 24 100
| device Reg_32bit.Reg_1bit_17.inverter.pmos 550 200
p Reg_32bit.Reg_1bit_17.net_2 vdd Reg_32bit.Reg_1bit_17.net_1 24 200
| end Reg_32bit.Reg_1bit_17.inverter
| device Reg_32bit.Reg_1bit_17.nmos.1 390 260
n w[1] Reg_32bit.Reg_1bit_17.net_3 Reg_32bit.Reg_1bit_17.net_1 24 100
| device Reg_32bit.Reg_1bit_17.nmos.2 390 260
n w[1] Reg_32bit.Reg_1bit_17.net_3 Reg_32bit.Reg_1bit_17.net_1 24 100
| device Reg_32bit.Reg_1bit_17.nmos.3 390 260
n w[1] Reg_32bit.Reg_1bit_17.net_3 Reg_32bit.Reg_1bit_17.net_1 24 100
| device Reg_32bit.Reg_1bit_17.nmos.4 390 260
n w[1] Reg_32bit.Reg_1bit_17.net_3 Reg_32bit.Reg_1bit_17.net_1 24 100
| begin Reg_32bit.Reg_1bit_17.inverter_1 550 380
| device Reg_32bit.Reg_1bit_17.inverter_1.nmos.1 550 360
n Reg_32bit.Reg_1bit_17.net_1 gnd Reg_32bit.Reg_1bit_17.net_2 24 100
| device Reg_32bit.Reg_1bit_17.inverter_1.nmos.2 550 360
n Reg_32bit.Reg_1bit_17.net_1 gnd Reg_32bit.Reg_1bit_17.net_2 24 100
| device Reg_32bit.Reg_1bit_17.inverter_1.nmos.3 550 360
n Reg_32bit.Reg_1bit_17.net_1 gnd Reg_32bit.Reg_1bit_17.net_2 24 100
| device Reg_32bit.Reg_1bit_17.inverter_1.nmos.4 550 360
n Reg_32bit.Reg_1bit_17.net_1 gnd Reg_32bit.Reg_1bit_17.net_2 24 100
| device Reg_32bit.Reg_1bit_17.inverter_1.pmos.1 550 200
p Reg_32bit.Reg_1bit_17.net_1 vdd Reg_32bit.Reg_1bit_17.net_2 24 200
| device Reg_32bit.Reg_1bit_17.inverter_1.pmos.2 550 200
p Reg_32bit.Reg_1bit_17.net_1 vdd Reg_32bit.Reg_1bit_17.net_2 24 200
| device Reg_32bit.Reg_1bit_17.inverter_1.pmos.3 550 200
p Reg_32bit.Reg_1bit_17.net_1 vdd Reg_32bit.Reg_1bit_17.net_2 24 200
| device Reg_32bit.Reg_1bit_17.inverter_1.pmos.4 550 200
p Reg_32bit.Reg_1bit_17.net_1 vdd Reg_32bit.Reg_1bit_17.net_2 24 200
| end Reg_32bit.Reg_1bit_17.inverter_1
| begin Reg_32bit.Reg_1bit_17.inverter_2 290 260
| device Reg_32bit.Reg_1bit_17.inverter_2.nmos.1 550 360
n data[17] gnd Reg_32bit.Reg_1bit_17.net_3 24 100
| device Reg_32bit.Reg_1bit_17.inverter_2.nmos.2 550 360
n data[17] gnd Reg_32bit.Reg_1bit_17.net_3 24 100
| device Reg_32bit.Reg_1bit_17.inverter_2.nmos.3 550 360
n data[17] gnd Reg_32bit.Reg_1bit_17.net_3 24 100
| device Reg_32bit.Reg_1bit_17.inverter_2.nmos.4 550 360
n data[17] gnd Reg_32bit.Reg_1bit_17.net_3 24 100
| device Reg_32bit.Reg_1bit_17.inverter_2.pmos.1 550 200
p data[17] vdd Reg_32bit.Reg_1bit_17.net_3 24 200
| device Reg_32bit.Reg_1bit_17.inverter_2.pmos.2 550 200
p data[17] vdd Reg_32bit.Reg_1bit_17.net_3 24 200
| device Reg_32bit.Reg_1bit_17.inverter_2.pmos.3 550 200
p data[17] vdd Reg_32bit.Reg_1bit_17.net_3 24 200
| device Reg_32bit.Reg_1bit_17.inverter_2.pmos.4 550 200
p data[17] vdd Reg_32bit.Reg_1bit_17.net_3 24 200
| end Reg_32bit.Reg_1bit_17.inverter_2
| device Reg_32bit.Reg_1bit_17.nmos_1 730 230
n inR1[1] Reg_32bit.Reg_1bit_17.net_2 out1[17] 24 100
| device Reg_32bit.Reg_1bit_17.nmos_2 730 360
n inR2[1] Reg_32bit.Reg_1bit_17.net_2 out2[17] 24 100
| end Reg_32bit.Reg_1bit_17
| begin Reg_32bit.Reg_1bit_18 510 2460
| begin Reg_32bit.Reg_1bit_18.inverter 560 210
| device Reg_32bit.Reg_1bit_18.inverter.nmos 550 360
n Reg_32bit.Reg_1bit_18.net_2 gnd Reg_32bit.Reg_1bit_18.net_1 24 100
| device Reg_32bit.Reg_1bit_18.inverter.pmos 550 200
p Reg_32bit.Reg_1bit_18.net_2 vdd Reg_32bit.Reg_1bit_18.net_1 24 200
| end Reg_32bit.Reg_1bit_18.inverter
| device Reg_32bit.Reg_1bit_18.nmos.1 390 260
n w[1] Reg_32bit.Reg_1bit_18.net_3 Reg_32bit.Reg_1bit_18.net_1 24 100
| device Reg_32bit.Reg_1bit_18.nmos.2 390 260
n w[1] Reg_32bit.Reg_1bit_18.net_3 Reg_32bit.Reg_1bit_18.net_1 24 100
| device Reg_32bit.Reg_1bit_18.nmos.3 390 260
n w[1] Reg_32bit.Reg_1bit_18.net_3 Reg_32bit.Reg_1bit_18.net_1 24 100
| device Reg_32bit.Reg_1bit_18.nmos.4 390 260
n w[1] Reg_32bit.Reg_1bit_18.net_3 Reg_32bit.Reg_1bit_18.net_1 24 100
| begin Reg_32bit.Reg_1bit_18.inverter_1 550 380
| device Reg_32bit.Reg_1bit_18.inverter_1.nmos.1 550 360
n Reg_32bit.Reg_1bit_18.net_1 gnd Reg_32bit.Reg_1bit_18.net_2 24 100
| device Reg_32bit.Reg_1bit_18.inverter_1.nmos.2 550 360
n Reg_32bit.Reg_1bit_18.net_1 gnd Reg_32bit.Reg_1bit_18.net_2 24 100
| device Reg_32bit.Reg_1bit_18.inverter_1.nmos.3 550 360
n Reg_32bit.Reg_1bit_18.net_1 gnd Reg_32bit.Reg_1bit_18.net_2 24 100
| device Reg_32bit.Reg_1bit_18.inverter_1.nmos.4 550 360
n Reg_32bit.Reg_1bit_18.net_1 gnd Reg_32bit.Reg_1bit_18.net_2 24 100
| device Reg_32bit.Reg_1bit_18.inverter_1.pmos.1 550 200
p Reg_32bit.Reg_1bit_18.net_1 vdd Reg_32bit.Reg_1bit_18.net_2 24 200
| device Reg_32bit.Reg_1bit_18.inverter_1.pmos.2 550 200
p Reg_32bit.Reg_1bit_18.net_1 vdd Reg_32bit.Reg_1bit_18.net_2 24 200
| device Reg_32bit.Reg_1bit_18.inverter_1.pmos.3 550 200
p Reg_32bit.Reg_1bit_18.net_1 vdd Reg_32bit.Reg_1bit_18.net_2 24 200
| device Reg_32bit.Reg_1bit_18.inverter_1.pmos.4 550 200
p Reg_32bit.Reg_1bit_18.net_1 vdd Reg_32bit.Reg_1bit_18.net_2 24 200
| end Reg_32bit.Reg_1bit_18.inverter_1
| begin Reg_32bit.Reg_1bit_18.inverter_2 290 260
| device Reg_32bit.Reg_1bit_18.inverter_2.nmos.1 550 360
n data[18] gnd Reg_32bit.Reg_1bit_18.net_3 24 100
| device Reg_32bit.Reg_1bit_18.inverter_2.nmos.2 550 360
n data[18] gnd Reg_32bit.Reg_1bit_18.net_3 24 100
| device Reg_32bit.Reg_1bit_18.inverter_2.nmos.3 550 360
n data[18] gnd Reg_32bit.Reg_1bit_18.net_3 24 100
| device Reg_32bit.Reg_1bit_18.inverter_2.nmos.4 550 360
n data[18] gnd Reg_32bit.Reg_1bit_18.net_3 24 100
| device Reg_32bit.Reg_1bit_18.inverter_2.pmos.1 550 200
p data[18] vdd Reg_32bit.Reg_1bit_18.net_3 24 200
| device Reg_32bit.Reg_1bit_18.inverter_2.pmos.2 550 200
p data[18] vdd Reg_32bit.Reg_1bit_18.net_3 24 200
| device Reg_32bit.Reg_1bit_18.inverter_2.pmos.3 550 200
p data[18] vdd Reg_32bit.Reg_1bit_18.net_3 24 200
| device Reg_32bit.Reg_1bit_18.inverter_2.pmos.4 550 200
p data[18] vdd Reg_32bit.Reg_1bit_18.net_3 24 200
| end Reg_32bit.Reg_1bit_18.inverter_2
| device Reg_32bit.Reg_1bit_18.nmos_1 730 230
n inR1[1] Reg_32bit.Reg_1bit_18.net_2 out1[18] 24 100
| device Reg_32bit.Reg_1bit_18.nmos_2 730 360
n inR2[1] Reg_32bit.Reg_1bit_18.net_2 out2[18] 24 100
| end Reg_32bit.Reg_1bit_18
| begin Reg_32bit.Reg_1bit_19 510 2590
| begin Reg_32bit.Reg_1bit_19.inverter 560 210
| device Reg_32bit.Reg_1bit_19.inverter.nmos 550 360
n Reg_32bit.Reg_1bit_19.net_2 gnd Reg_32bit.Reg_1bit_19.net_1 24 100
| device Reg_32bit.Reg_1bit_19.inverter.pmos 550 200
p Reg_32bit.Reg_1bit_19.net_2 vdd Reg_32bit.Reg_1bit_19.net_1 24 200
| end Reg_32bit.Reg_1bit_19.inverter
| device Reg_32bit.Reg_1bit_19.nmos.1 390 260
n w[1] Reg_32bit.Reg_1bit_19.net_3 Reg_32bit.Reg_1bit_19.net_1 24 100
| device Reg_32bit.Reg_1bit_19.nmos.2 390 260
n w[1] Reg_32bit.Reg_1bit_19.net_3 Reg_32bit.Reg_1bit_19.net_1 24 100
| device Reg_32bit.Reg_1bit_19.nmos.3 390 260
n w[1] Reg_32bit.Reg_1bit_19.net_3 Reg_32bit.Reg_1bit_19.net_1 24 100
| device Reg_32bit.Reg_1bit_19.nmos.4 390 260
n w[1] Reg_32bit.Reg_1bit_19.net_3 Reg_32bit.Reg_1bit_19.net_1 24 100
| begin Reg_32bit.Reg_1bit_19.inverter_1 550 380
| device Reg_32bit.Reg_1bit_19.inverter_1.nmos.1 550 360
n Reg_32bit.Reg_1bit_19.net_1 gnd Reg_32bit.Reg_1bit_19.net_2 24 100
| device Reg_32bit.Reg_1bit_19.inverter_1.nmos.2 550 360
n Reg_32bit.Reg_1bit_19.net_1 gnd Reg_32bit.Reg_1bit_19.net_2 24 100
| device Reg_32bit.Reg_1bit_19.inverter_1.nmos.3 550 360
n Reg_32bit.Reg_1bit_19.net_1 gnd Reg_32bit.Reg_1bit_19.net_2 24 100
| device Reg_32bit.Reg_1bit_19.inverter_1.nmos.4 550 360
n Reg_32bit.Reg_1bit_19.net_1 gnd Reg_32bit.Reg_1bit_19.net_2 24 100
| device Reg_32bit.Reg_1bit_19.inverter_1.pmos.1 550 200
p Reg_32bit.Reg_1bit_19.net_1 vdd Reg_32bit.Reg_1bit_19.net_2 24 200
| device Reg_32bit.Reg_1bit_19.inverter_1.pmos.2 550 200
p Reg_32bit.Reg_1bit_19.net_1 vdd Reg_32bit.Reg_1bit_19.net_2 24 200
| device Reg_32bit.Reg_1bit_19.inverter_1.pmos.3 550 200
p Reg_32bit.Reg_1bit_19.net_1 vdd Reg_32bit.Reg_1bit_19.net_2 24 200
| device Reg_32bit.Reg_1bit_19.inverter_1.pmos.4 550 200
p Reg_32bit.Reg_1bit_19.net_1 vdd Reg_32bit.Reg_1bit_19.net_2 24 200
| end Reg_32bit.Reg_1bit_19.inverter_1
| begin Reg_32bit.Reg_1bit_19.inverter_2 290 260
| device Reg_32bit.Reg_1bit_19.inverter_2.nmos.1 550 360
n data[19] gnd Reg_32bit.Reg_1bit_19.net_3 24 100
| device Reg_32bit.Reg_1bit_19.inverter_2.nmos.2 550 360
n data[19] gnd Reg_32bit.Reg_1bit_19.net_3 24 100
| device Reg_32bit.Reg_1bit_19.inverter_2.nmos.3 550 360
n data[19] gnd Reg_32bit.Reg_1bit_19.net_3 24 100
| device Reg_32bit.Reg_1bit_19.inverter_2.nmos.4 550 360
n data[19] gnd Reg_32bit.Reg_1bit_19.net_3 24 100
| device Reg_32bit.Reg_1bit_19.inverter_2.pmos.1 550 200
p data[19] vdd Reg_32bit.Reg_1bit_19.net_3 24 200
| device Reg_32bit.Reg_1bit_19.inverter_2.pmos.2 550 200
p data[19] vdd Reg_32bit.Reg_1bit_19.net_3 24 200
| device Reg_32bit.Reg_1bit_19.inverter_2.pmos.3 550 200
p data[19] vdd Reg_32bit.Reg_1bit_19.net_3 24 200
| device Reg_32bit.Reg_1bit_19.inverter_2.pmos.4 550 200
p data[19] vdd Reg_32bit.Reg_1bit_19.net_3 24 200
| end Reg_32bit.Reg_1bit_19.inverter_2
| device Reg_32bit.Reg_1bit_19.nmos_1 730 230
n inR1[1] Reg_32bit.Reg_1bit_19.net_2 out1[19] 24 100
| device Reg_32bit.Reg_1bit_19.nmos_2 730 360
n inR2[1] Reg_32bit.Reg_1bit_19.net_2 out2[19] 24 100
| end Reg_32bit.Reg_1bit_19
| begin Reg_32bit.Reg_1bit_20 510 2720
| begin Reg_32bit.Reg_1bit_20.inverter 560 210
| device Reg_32bit.Reg_1bit_20.inverter.nmos 550 360
n Reg_32bit.Reg_1bit_20.net_2 gnd Reg_32bit.Reg_1bit_20.net_1 24 100
| device Reg_32bit.Reg_1bit_20.inverter.pmos 550 200
p Reg_32bit.Reg_1bit_20.net_2 vdd Reg_32bit.Reg_1bit_20.net_1 24 200
| end Reg_32bit.Reg_1bit_20.inverter
| device Reg_32bit.Reg_1bit_20.nmos.1 390 260
n w[1] Reg_32bit.Reg_1bit_20.net_3 Reg_32bit.Reg_1bit_20.net_1 24 100
| device Reg_32bit.Reg_1bit_20.nmos.2 390 260
n w[1] Reg_32bit.Reg_1bit_20.net_3 Reg_32bit.Reg_1bit_20.net_1 24 100
| device Reg_32bit.Reg_1bit_20.nmos.3 390 260
n w[1] Reg_32bit.Reg_1bit_20.net_3 Reg_32bit.Reg_1bit_20.net_1 24 100
| device Reg_32bit.Reg_1bit_20.nmos.4 390 260
n w[1] Reg_32bit.Reg_1bit_20.net_3 Reg_32bit.Reg_1bit_20.net_1 24 100
| begin Reg_32bit.Reg_1bit_20.inverter_1 550 380
| device Reg_32bit.Reg_1bit_20.inverter_1.nmos.1 550 360
n Reg_32bit.Reg_1bit_20.net_1 gnd Reg_32bit.Reg_1bit_20.net_2 24 100
| device Reg_32bit.Reg_1bit_20.inverter_1.nmos.2 550 360
n Reg_32bit.Reg_1bit_20.net_1 gnd Reg_32bit.Reg_1bit_20.net_2 24 100
| device Reg_32bit.Reg_1bit_20.inverter_1.nmos.3 550 360
n Reg_32bit.Reg_1bit_20.net_1 gnd Reg_32bit.Reg_1bit_20.net_2 24 100
| device Reg_32bit.Reg_1bit_20.inverter_1.nmos.4 550 360
n Reg_32bit.Reg_1bit_20.net_1 gnd Reg_32bit.Reg_1bit_20.net_2 24 100
| device Reg_32bit.Reg_1bit_20.inverter_1.pmos.1 550 200
p Reg_32bit.Reg_1bit_20.net_1 vdd Reg_32bit.Reg_1bit_20.net_2 24 200
| device Reg_32bit.Reg_1bit_20.inverter_1.pmos.2 550 200
p Reg_32bit.Reg_1bit_20.net_1 vdd Reg_32bit.Reg_1bit_20.net_2 24 200
| device Reg_32bit.Reg_1bit_20.inverter_1.pmos.3 550 200
p Reg_32bit.Reg_1bit_20.net_1 vdd Reg_32bit.Reg_1bit_20.net_2 24 200
| device Reg_32bit.Reg_1bit_20.inverter_1.pmos.4 550 200
p Reg_32bit.Reg_1bit_20.net_1 vdd Reg_32bit.Reg_1bit_20.net_2 24 200
| end Reg_32bit.Reg_1bit_20.inverter_1
| begin Reg_32bit.Reg_1bit_20.inverter_2 290 260
| device Reg_32bit.Reg_1bit_20.inverter_2.nmos.1 550 360
n data[20] gnd Reg_32bit.Reg_1bit_20.net_3 24 100
| device Reg_32bit.Reg_1bit_20.inverter_2.nmos.2 550 360
n data[20] gnd Reg_32bit.Reg_1bit_20.net_3 24 100
| device Reg_32bit.Reg_1bit_20.inverter_2.nmos.3 550 360
n data[20] gnd Reg_32bit.Reg_1bit_20.net_3 24 100
| device Reg_32bit.Reg_1bit_20.inverter_2.nmos.4 550 360
n data[20] gnd Reg_32bit.Reg_1bit_20.net_3 24 100
| device Reg_32bit.Reg_1bit_20.inverter_2.pmos.1 550 200
p data[20] vdd Reg_32bit.Reg_1bit_20.net_3 24 200
| device Reg_32bit.Reg_1bit_20.inverter_2.pmos.2 550 200
p data[20] vdd Reg_32bit.Reg_1bit_20.net_3 24 200
| device Reg_32bit.Reg_1bit_20.inverter_2.pmos.3 550 200
p data[20] vdd Reg_32bit.Reg_1bit_20.net_3 24 200
| device Reg_32bit.Reg_1bit_20.inverter_2.pmos.4 550 200
p data[20] vdd Reg_32bit.Reg_1bit_20.net_3 24 200
| end Reg_32bit.Reg_1bit_20.inverter_2
| device Reg_32bit.Reg_1bit_20.nmos_1 730 230
n inR1[1] Reg_32bit.Reg_1bit_20.net_2 out1[20] 24 100
| device Reg_32bit.Reg_1bit_20.nmos_2 730 360
n inR2[1] Reg_32bit.Reg_1bit_20.net_2 out2[20] 24 100
| end Reg_32bit.Reg_1bit_20
| begin Reg_32bit.Reg_1bit_21 510 2850
| begin Reg_32bit.Reg_1bit_21.inverter 560 210
| device Reg_32bit.Reg_1bit_21.inverter.nmos 550 360
n Reg_32bit.Reg_1bit_21.net_2 gnd Reg_32bit.Reg_1bit_21.net_1 24 100
| device Reg_32bit.Reg_1bit_21.inverter.pmos 550 200
p Reg_32bit.Reg_1bit_21.net_2 vdd Reg_32bit.Reg_1bit_21.net_1 24 200
| end Reg_32bit.Reg_1bit_21.inverter
| device Reg_32bit.Reg_1bit_21.nmos.1 390 260
n w[1] Reg_32bit.Reg_1bit_21.net_3 Reg_32bit.Reg_1bit_21.net_1 24 100
| device Reg_32bit.Reg_1bit_21.nmos.2 390 260
n w[1] Reg_32bit.Reg_1bit_21.net_3 Reg_32bit.Reg_1bit_21.net_1 24 100
| device Reg_32bit.Reg_1bit_21.nmos.3 390 260
n w[1] Reg_32bit.Reg_1bit_21.net_3 Reg_32bit.Reg_1bit_21.net_1 24 100
| device Reg_32bit.Reg_1bit_21.nmos.4 390 260
n w[1] Reg_32bit.Reg_1bit_21.net_3 Reg_32bit.Reg_1bit_21.net_1 24 100
| begin Reg_32bit.Reg_1bit_21.inverter_1 550 380
| device Reg_32bit.Reg_1bit_21.inverter_1.nmos.1 550 360
n Reg_32bit.Reg_1bit_21.net_1 gnd Reg_32bit.Reg_1bit_21.net_2 24 100
| device Reg_32bit.Reg_1bit_21.inverter_1.nmos.2 550 360
n Reg_32bit.Reg_1bit_21.net_1 gnd Reg_32bit.Reg_1bit_21.net_2 24 100
| device Reg_32bit.Reg_1bit_21.inverter_1.nmos.3 550 360
n Reg_32bit.Reg_1bit_21.net_1 gnd Reg_32bit.Reg_1bit_21.net_2 24 100
| device Reg_32bit.Reg_1bit_21.inverter_1.nmos.4 550 360
n Reg_32bit.Reg_1bit_21.net_1 gnd Reg_32bit.Reg_1bit_21.net_2 24 100
| device Reg_32bit.Reg_1bit_21.inverter_1.pmos.1 550 200
p Reg_32bit.Reg_1bit_21.net_1 vdd Reg_32bit.Reg_1bit_21.net_2 24 200
| device Reg_32bit.Reg_1bit_21.inverter_1.pmos.2 550 200
p Reg_32bit.Reg_1bit_21.net_1 vdd Reg_32bit.Reg_1bit_21.net_2 24 200
| device Reg_32bit.Reg_1bit_21.inverter_1.pmos.3 550 200
p Reg_32bit.Reg_1bit_21.net_1 vdd Reg_32bit.Reg_1bit_21.net_2 24 200
| device Reg_32bit.Reg_1bit_21.inverter_1.pmos.4 550 200
p Reg_32bit.Reg_1bit_21.net_1 vdd Reg_32bit.Reg_1bit_21.net_2 24 200
| end Reg_32bit.Reg_1bit_21.inverter_1
| begin Reg_32bit.Reg_1bit_21.inverter_2 290 260
| device Reg_32bit.Reg_1bit_21.inverter_2.nmos.1 550 360
n data[21] gnd Reg_32bit.Reg_1bit_21.net_3 24 100
| device Reg_32bit.Reg_1bit_21.inverter_2.nmos.2 550 360
n data[21] gnd Reg_32bit.Reg_1bit_21.net_3 24 100
| device Reg_32bit.Reg_1bit_21.inverter_2.nmos.3 550 360
n data[21] gnd Reg_32bit.Reg_1bit_21.net_3 24 100
| device Reg_32bit.Reg_1bit_21.inverter_2.nmos.4 550 360
n data[21] gnd Reg_32bit.Reg_1bit_21.net_3 24 100
| device Reg_32bit.Reg_1bit_21.inverter_2.pmos.1 550 200
p data[21] vdd Reg_32bit.Reg_1bit_21.net_3 24 200
| device Reg_32bit.Reg_1bit_21.inverter_2.pmos.2 550 200
p data[21] vdd Reg_32bit.Reg_1bit_21.net_3 24 200
| device Reg_32bit.Reg_1bit_21.inverter_2.pmos.3 550 200
p data[21] vdd Reg_32bit.Reg_1bit_21.net_3 24 200
| device Reg_32bit.Reg_1bit_21.inverter_2.pmos.4 550 200
p data[21] vdd Reg_32bit.Reg_1bit_21.net_3 24 200
| end Reg_32bit.Reg_1bit_21.inverter_2
| device Reg_32bit.Reg_1bit_21.nmos_1 730 230
n inR1[1] Reg_32bit.Reg_1bit_21.net_2 out1[21] 24 100
| device Reg_32bit.Reg_1bit_21.nmos_2 730 360
n inR2[1] Reg_32bit.Reg_1bit_21.net_2 out2[21] 24 100
| end Reg_32bit.Reg_1bit_21
| begin Reg_32bit.Reg_1bit_22 510 2980
| begin Reg_32bit.Reg_1bit_22.inverter 560 210
| device Reg_32bit.Reg_1bit_22.inverter.nmos 550 360
n Reg_32bit.Reg_1bit_22.net_2 gnd Reg_32bit.Reg_1bit_22.net_1 24 100
| device Reg_32bit.Reg_1bit_22.inverter.pmos 550 200
p Reg_32bit.Reg_1bit_22.net_2 vdd Reg_32bit.Reg_1bit_22.net_1 24 200
| end Reg_32bit.Reg_1bit_22.inverter
| device Reg_32bit.Reg_1bit_22.nmos.1 390 260
n w[1] Reg_32bit.Reg_1bit_22.net_3 Reg_32bit.Reg_1bit_22.net_1 24 100
| device Reg_32bit.Reg_1bit_22.nmos.2 390 260
n w[1] Reg_32bit.Reg_1bit_22.net_3 Reg_32bit.Reg_1bit_22.net_1 24 100
| device Reg_32bit.Reg_1bit_22.nmos.3 390 260
n w[1] Reg_32bit.Reg_1bit_22.net_3 Reg_32bit.Reg_1bit_22.net_1 24 100
| device Reg_32bit.Reg_1bit_22.nmos.4 390 260
n w[1] Reg_32bit.Reg_1bit_22.net_3 Reg_32bit.Reg_1bit_22.net_1 24 100
| begin Reg_32bit.Reg_1bit_22.inverter_1 550 380
| device Reg_32bit.Reg_1bit_22.inverter_1.nmos.1 550 360
n Reg_32bit.Reg_1bit_22.net_1 gnd Reg_32bit.Reg_1bit_22.net_2 24 100
| device Reg_32bit.Reg_1bit_22.inverter_1.nmos.2 550 360
n Reg_32bit.Reg_1bit_22.net_1 gnd Reg_32bit.Reg_1bit_22.net_2 24 100
| device Reg_32bit.Reg_1bit_22.inverter_1.nmos.3 550 360
n Reg_32bit.Reg_1bit_22.net_1 gnd Reg_32bit.Reg_1bit_22.net_2 24 100
| device Reg_32bit.Reg_1bit_22.inverter_1.nmos.4 550 360
n Reg_32bit.Reg_1bit_22.net_1 gnd Reg_32bit.Reg_1bit_22.net_2 24 100
| device Reg_32bit.Reg_1bit_22.inverter_1.pmos.1 550 200
p Reg_32bit.Reg_1bit_22.net_1 vdd Reg_32bit.Reg_1bit_22.net_2 24 200
| device Reg_32bit.Reg_1bit_22.inverter_1.pmos.2 550 200
p Reg_32bit.Reg_1bit_22.net_1 vdd Reg_32bit.Reg_1bit_22.net_2 24 200
| device Reg_32bit.Reg_1bit_22.inverter_1.pmos.3 550 200
p Reg_32bit.Reg_1bit_22.net_1 vdd Reg_32bit.Reg_1bit_22.net_2 24 200
| device Reg_32bit.Reg_1bit_22.inverter_1.pmos.4 550 200
p Reg_32bit.Reg_1bit_22.net_1 vdd Reg_32bit.Reg_1bit_22.net_2 24 200
| end Reg_32bit.Reg_1bit_22.inverter_1
| begin Reg_32bit.Reg_1bit_22.inverter_2 290 260
| device Reg_32bit.Reg_1bit_22.inverter_2.nmos.1 550 360
n data[22] gnd Reg_32bit.Reg_1bit_22.net_3 24 100
| device Reg_32bit.Reg_1bit_22.inverter_2.nmos.2 550 360
n data[22] gnd Reg_32bit.Reg_1bit_22.net_3 24 100
| device Reg_32bit.Reg_1bit_22.inverter_2.nmos.3 550 360
n data[22] gnd Reg_32bit.Reg_1bit_22.net_3 24 100
| device Reg_32bit.Reg_1bit_22.inverter_2.nmos.4 550 360
n data[22] gnd Reg_32bit.Reg_1bit_22.net_3 24 100
| device Reg_32bit.Reg_1bit_22.inverter_2.pmos.1 550 200
p data[22] vdd Reg_32bit.Reg_1bit_22.net_3 24 200
| device Reg_32bit.Reg_1bit_22.inverter_2.pmos.2 550 200
p data[22] vdd Reg_32bit.Reg_1bit_22.net_3 24 200
| device Reg_32bit.Reg_1bit_22.inverter_2.pmos.3 550 200
p data[22] vdd Reg_32bit.Reg_1bit_22.net_3 24 200
| device Reg_32bit.Reg_1bit_22.inverter_2.pmos.4 550 200
p data[22] vdd Reg_32bit.Reg_1bit_22.net_3 24 200
| end Reg_32bit.Reg_1bit_22.inverter_2
| device Reg_32bit.Reg_1bit_22.nmos_1 730 230
n inR1[1] Reg_32bit.Reg_1bit_22.net_2 out1[22] 24 100
| device Reg_32bit.Reg_1bit_22.nmos_2 730 360
n inR2[1] Reg_32bit.Reg_1bit_22.net_2 out2[22] 24 100
| end Reg_32bit.Reg_1bit_22
| begin Reg_32bit.Reg_1bit_23 510 3110
| begin Reg_32bit.Reg_1bit_23.inverter 560 210
| device Reg_32bit.Reg_1bit_23.inverter.nmos 550 360
n Reg_32bit.Reg_1bit_23.net_2 gnd Reg_32bit.Reg_1bit_23.net_1 24 100
| device Reg_32bit.Reg_1bit_23.inverter.pmos 550 200
p Reg_32bit.Reg_1bit_23.net_2 vdd Reg_32bit.Reg_1bit_23.net_1 24 200
| end Reg_32bit.Reg_1bit_23.inverter
| device Reg_32bit.Reg_1bit_23.nmos.1 390 260
n w[1] Reg_32bit.Reg_1bit_23.net_3 Reg_32bit.Reg_1bit_23.net_1 24 100
| device Reg_32bit.Reg_1bit_23.nmos.2 390 260
n w[1] Reg_32bit.Reg_1bit_23.net_3 Reg_32bit.Reg_1bit_23.net_1 24 100
| device Reg_32bit.Reg_1bit_23.nmos.3 390 260
n w[1] Reg_32bit.Reg_1bit_23.net_3 Reg_32bit.Reg_1bit_23.net_1 24 100
| device Reg_32bit.Reg_1bit_23.nmos.4 390 260
n w[1] Reg_32bit.Reg_1bit_23.net_3 Reg_32bit.Reg_1bit_23.net_1 24 100
| begin Reg_32bit.Reg_1bit_23.inverter_1 550 380
| device Reg_32bit.Reg_1bit_23.inverter_1.nmos.1 550 360
n Reg_32bit.Reg_1bit_23.net_1 gnd Reg_32bit.Reg_1bit_23.net_2 24 100
| device Reg_32bit.Reg_1bit_23.inverter_1.nmos.2 550 360
n Reg_32bit.Reg_1bit_23.net_1 gnd Reg_32bit.Reg_1bit_23.net_2 24 100
| device Reg_32bit.Reg_1bit_23.inverter_1.nmos.3 550 360
n Reg_32bit.Reg_1bit_23.net_1 gnd Reg_32bit.Reg_1bit_23.net_2 24 100
| device Reg_32bit.Reg_1bit_23.inverter_1.nmos.4 550 360
n Reg_32bit.Reg_1bit_23.net_1 gnd Reg_32bit.Reg_1bit_23.net_2 24 100
| device Reg_32bit.Reg_1bit_23.inverter_1.pmos.1 550 200
p Reg_32bit.Reg_1bit_23.net_1 vdd Reg_32bit.Reg_1bit_23.net_2 24 200
| device Reg_32bit.Reg_1bit_23.inverter_1.pmos.2 550 200
p Reg_32bit.Reg_1bit_23.net_1 vdd Reg_32bit.Reg_1bit_23.net_2 24 200
| device Reg_32bit.Reg_1bit_23.inverter_1.pmos.3 550 200
p Reg_32bit.Reg_1bit_23.net_1 vdd Reg_32bit.Reg_1bit_23.net_2 24 200
| device Reg_32bit.Reg_1bit_23.inverter_1.pmos.4 550 200
p Reg_32bit.Reg_1bit_23.net_1 vdd Reg_32bit.Reg_1bit_23.net_2 24 200
| end Reg_32bit.Reg_1bit_23.inverter_1
| begin Reg_32bit.Reg_1bit_23.inverter_2 290 260
| device Reg_32bit.Reg_1bit_23.inverter_2.nmos.1 550 360
n data[23] gnd Reg_32bit.Reg_1bit_23.net_3 24 100
| device Reg_32bit.Reg_1bit_23.inverter_2.nmos.2 550 360
n data[23] gnd Reg_32bit.Reg_1bit_23.net_3 24 100
| device Reg_32bit.Reg_1bit_23.inverter_2.nmos.3 550 360
n data[23] gnd Reg_32bit.Reg_1bit_23.net_3 24 100
| device Reg_32bit.Reg_1bit_23.inverter_2.nmos.4 550 360
n data[23] gnd Reg_32bit.Reg_1bit_23.net_3 24 100
| device Reg_32bit.Reg_1bit_23.inverter_2.pmos.1 550 200
p data[23] vdd Reg_32bit.Reg_1bit_23.net_3 24 200
| device Reg_32bit.Reg_1bit_23.inverter_2.pmos.2 550 200
p data[23] vdd Reg_32bit.Reg_1bit_23.net_3 24 200
| device Reg_32bit.Reg_1bit_23.inverter_2.pmos.3 550 200
p data[23] vdd Reg_32bit.Reg_1bit_23.net_3 24 200
| device Reg_32bit.Reg_1bit_23.inverter_2.pmos.4 550 200
p data[23] vdd Reg_32bit.Reg_1bit_23.net_3 24 200
| end Reg_32bit.Reg_1bit_23.inverter_2
| device Reg_32bit.Reg_1bit_23.nmos_1 730 230
n inR1[1] Reg_32bit.Reg_1bit_23.net_2 out1[23] 24 100
| device Reg_32bit.Reg_1bit_23.nmos_2 730 360
n inR2[1] Reg_32bit.Reg_1bit_23.net_2 out2[23] 24 100
| end Reg_32bit.Reg_1bit_23
| begin Reg_32bit.Reg_1bit_24 510 3250
| begin Reg_32bit.Reg_1bit_24.inverter 560 210
| device Reg_32bit.Reg_1bit_24.inverter.nmos 550 360
n Reg_32bit.Reg_1bit_24.net_2 gnd Reg_32bit.Reg_1bit_24.net_1 24 100
| device Reg_32bit.Reg_1bit_24.inverter.pmos 550 200
p Reg_32bit.Reg_1bit_24.net_2 vdd Reg_32bit.Reg_1bit_24.net_1 24 200
| end Reg_32bit.Reg_1bit_24.inverter
| device Reg_32bit.Reg_1bit_24.nmos.1 390 260
n w[1] Reg_32bit.Reg_1bit_24.net_3 Reg_32bit.Reg_1bit_24.net_1 24 100
| device Reg_32bit.Reg_1bit_24.nmos.2 390 260
n w[1] Reg_32bit.Reg_1bit_24.net_3 Reg_32bit.Reg_1bit_24.net_1 24 100
| device Reg_32bit.Reg_1bit_24.nmos.3 390 260
n w[1] Reg_32bit.Reg_1bit_24.net_3 Reg_32bit.Reg_1bit_24.net_1 24 100
| device Reg_32bit.Reg_1bit_24.nmos.4 390 260
n w[1] Reg_32bit.Reg_1bit_24.net_3 Reg_32bit.Reg_1bit_24.net_1 24 100
| begin Reg_32bit.Reg_1bit_24.inverter_1 550 380
| device Reg_32bit.Reg_1bit_24.inverter_1.nmos.1 550 360
n Reg_32bit.Reg_1bit_24.net_1 gnd Reg_32bit.Reg_1bit_24.net_2 24 100
| device Reg_32bit.Reg_1bit_24.inverter_1.nmos.2 550 360
n Reg_32bit.Reg_1bit_24.net_1 gnd Reg_32bit.Reg_1bit_24.net_2 24 100
| device Reg_32bit.Reg_1bit_24.inverter_1.nmos.3 550 360
n Reg_32bit.Reg_1bit_24.net_1 gnd Reg_32bit.Reg_1bit_24.net_2 24 100
| device Reg_32bit.Reg_1bit_24.inverter_1.nmos.4 550 360
n Reg_32bit.Reg_1bit_24.net_1 gnd Reg_32bit.Reg_1bit_24.net_2 24 100
| device Reg_32bit.Reg_1bit_24.inverter_1.pmos.1 550 200
p Reg_32bit.Reg_1bit_24.net_1 vdd Reg_32bit.Reg_1bit_24.net_2 24 200
| device Reg_32bit.Reg_1bit_24.inverter_1.pmos.2 550 200
p Reg_32bit.Reg_1bit_24.net_1 vdd Reg_32bit.Reg_1bit_24.net_2 24 200
| device Reg_32bit.Reg_1bit_24.inverter_1.pmos.3 550 200
p Reg_32bit.Reg_1bit_24.net_1 vdd Reg_32bit.Reg_1bit_24.net_2 24 200
| device Reg_32bit.Reg_1bit_24.inverter_1.pmos.4 550 200
p Reg_32bit.Reg_1bit_24.net_1 vdd Reg_32bit.Reg_1bit_24.net_2 24 200
| end Reg_32bit.Reg_1bit_24.inverter_1
| begin Reg_32bit.Reg_1bit_24.inverter_2 290 260
| device Reg_32bit.Reg_1bit_24.inverter_2.nmos.1 550 360
n data[24] gnd Reg_32bit.Reg_1bit_24.net_3 24 100
| device Reg_32bit.Reg_1bit_24.inverter_2.nmos.2 550 360
n data[24] gnd Reg_32bit.Reg_1bit_24.net_3 24 100
| device Reg_32bit.Reg_1bit_24.inverter_2.nmos.3 550 360
n data[24] gnd Reg_32bit.Reg_1bit_24.net_3 24 100
| device Reg_32bit.Reg_1bit_24.inverter_2.nmos.4 550 360
n data[24] gnd Reg_32bit.Reg_1bit_24.net_3 24 100
| device Reg_32bit.Reg_1bit_24.inverter_2.pmos.1 550 200
p data[24] vdd Reg_32bit.Reg_1bit_24.net_3 24 200
| device Reg_32bit.Reg_1bit_24.inverter_2.pmos.2 550 200
p data[24] vdd Reg_32bit.Reg_1bit_24.net_3 24 200
| device Reg_32bit.Reg_1bit_24.inverter_2.pmos.3 550 200
p data[24] vdd Reg_32bit.Reg_1bit_24.net_3 24 200
| device Reg_32bit.Reg_1bit_24.inverter_2.pmos.4 550 200
p data[24] vdd Reg_32bit.Reg_1bit_24.net_3 24 200
| end Reg_32bit.Reg_1bit_24.inverter_2
| device Reg_32bit.Reg_1bit_24.nmos_1 730 230
n inR1[1] Reg_32bit.Reg_1bit_24.net_2 out1[24] 24 100
| device Reg_32bit.Reg_1bit_24.nmos_2 730 360
n inR2[1] Reg_32bit.Reg_1bit_24.net_2 out2[24] 24 100
| end Reg_32bit.Reg_1bit_24
| begin Reg_32bit.Reg_1bit_25 510 3380
| begin Reg_32bit.Reg_1bit_25.inverter 560 210
| device Reg_32bit.Reg_1bit_25.inverter.nmos 550 360
n Reg_32bit.Reg_1bit_25.net_2 gnd Reg_32bit.Reg_1bit_25.net_1 24 100
| device Reg_32bit.Reg_1bit_25.inverter.pmos 550 200
p Reg_32bit.Reg_1bit_25.net_2 vdd Reg_32bit.Reg_1bit_25.net_1 24 200
| end Reg_32bit.Reg_1bit_25.inverter
| device Reg_32bit.Reg_1bit_25.nmos.1 390 260
n w[1] Reg_32bit.Reg_1bit_25.net_3 Reg_32bit.Reg_1bit_25.net_1 24 100
| device Reg_32bit.Reg_1bit_25.nmos.2 390 260
n w[1] Reg_32bit.Reg_1bit_25.net_3 Reg_32bit.Reg_1bit_25.net_1 24 100
| device Reg_32bit.Reg_1bit_25.nmos.3 390 260
n w[1] Reg_32bit.Reg_1bit_25.net_3 Reg_32bit.Reg_1bit_25.net_1 24 100
| device Reg_32bit.Reg_1bit_25.nmos.4 390 260
n w[1] Reg_32bit.Reg_1bit_25.net_3 Reg_32bit.Reg_1bit_25.net_1 24 100
| begin Reg_32bit.Reg_1bit_25.inverter_1 550 380
| device Reg_32bit.Reg_1bit_25.inverter_1.nmos.1 550 360
n Reg_32bit.Reg_1bit_25.net_1 gnd Reg_32bit.Reg_1bit_25.net_2 24 100
| device Reg_32bit.Reg_1bit_25.inverter_1.nmos.2 550 360
n Reg_32bit.Reg_1bit_25.net_1 gnd Reg_32bit.Reg_1bit_25.net_2 24 100
| device Reg_32bit.Reg_1bit_25.inverter_1.nmos.3 550 360
n Reg_32bit.Reg_1bit_25.net_1 gnd Reg_32bit.Reg_1bit_25.net_2 24 100
| device Reg_32bit.Reg_1bit_25.inverter_1.nmos.4 550 360
n Reg_32bit.Reg_1bit_25.net_1 gnd Reg_32bit.Reg_1bit_25.net_2 24 100
| device Reg_32bit.Reg_1bit_25.inverter_1.pmos.1 550 200
p Reg_32bit.Reg_1bit_25.net_1 vdd Reg_32bit.Reg_1bit_25.net_2 24 200
| device Reg_32bit.Reg_1bit_25.inverter_1.pmos.2 550 200
p Reg_32bit.Reg_1bit_25.net_1 vdd Reg_32bit.Reg_1bit_25.net_2 24 200
| device Reg_32bit.Reg_1bit_25.inverter_1.pmos.3 550 200
p Reg_32bit.Reg_1bit_25.net_1 vdd Reg_32bit.Reg_1bit_25.net_2 24 200
| device Reg_32bit.Reg_1bit_25.inverter_1.pmos.4 550 200
p Reg_32bit.Reg_1bit_25.net_1 vdd Reg_32bit.Reg_1bit_25.net_2 24 200
| end Reg_32bit.Reg_1bit_25.inverter_1
| begin Reg_32bit.Reg_1bit_25.inverter_2 290 260
| device Reg_32bit.Reg_1bit_25.inverter_2.nmos.1 550 360
n data[25] gnd Reg_32bit.Reg_1bit_25.net_3 24 100
| device Reg_32bit.Reg_1bit_25.inverter_2.nmos.2 550 360
n data[25] gnd Reg_32bit.Reg_1bit_25.net_3 24 100
| device Reg_32bit.Reg_1bit_25.inverter_2.nmos.3 550 360
n data[25] gnd Reg_32bit.Reg_1bit_25.net_3 24 100
| device Reg_32bit.Reg_1bit_25.inverter_2.nmos.4 550 360
n data[25] gnd Reg_32bit.Reg_1bit_25.net_3 24 100
| device Reg_32bit.Reg_1bit_25.inverter_2.pmos.1 550 200
p data[25] vdd Reg_32bit.Reg_1bit_25.net_3 24 200
| device Reg_32bit.Reg_1bit_25.inverter_2.pmos.2 550 200
p data[25] vdd Reg_32bit.Reg_1bit_25.net_3 24 200
| device Reg_32bit.Reg_1bit_25.inverter_2.pmos.3 550 200
p data[25] vdd Reg_32bit.Reg_1bit_25.net_3 24 200
| device Reg_32bit.Reg_1bit_25.inverter_2.pmos.4 550 200
p data[25] vdd Reg_32bit.Reg_1bit_25.net_3 24 200
| end Reg_32bit.Reg_1bit_25.inverter_2
| device Reg_32bit.Reg_1bit_25.nmos_1 730 230
n inR1[1] Reg_32bit.Reg_1bit_25.net_2 out1[25] 24 100
| device Reg_32bit.Reg_1bit_25.nmos_2 730 360
n inR2[1] Reg_32bit.Reg_1bit_25.net_2 out2[25] 24 100
| end Reg_32bit.Reg_1bit_25
| begin Reg_32bit.Reg_1bit_26 510 3510
| begin Reg_32bit.Reg_1bit_26.inverter 560 210
| device Reg_32bit.Reg_1bit_26.inverter.nmos 550 360
n Reg_32bit.Reg_1bit_26.net_2 gnd Reg_32bit.Reg_1bit_26.net_1 24 100
| device Reg_32bit.Reg_1bit_26.inverter.pmos 550 200
p Reg_32bit.Reg_1bit_26.net_2 vdd Reg_32bit.Reg_1bit_26.net_1 24 200
| end Reg_32bit.Reg_1bit_26.inverter
| device Reg_32bit.Reg_1bit_26.nmos.1 390 260
n w[1] Reg_32bit.Reg_1bit_26.net_3 Reg_32bit.Reg_1bit_26.net_1 24 100
| device Reg_32bit.Reg_1bit_26.nmos.2 390 260
n w[1] Reg_32bit.Reg_1bit_26.net_3 Reg_32bit.Reg_1bit_26.net_1 24 100
| device Reg_32bit.Reg_1bit_26.nmos.3 390 260
n w[1] Reg_32bit.Reg_1bit_26.net_3 Reg_32bit.Reg_1bit_26.net_1 24 100
| device Reg_32bit.Reg_1bit_26.nmos.4 390 260
n w[1] Reg_32bit.Reg_1bit_26.net_3 Reg_32bit.Reg_1bit_26.net_1 24 100
| begin Reg_32bit.Reg_1bit_26.inverter_1 550 380
| device Reg_32bit.Reg_1bit_26.inverter_1.nmos.1 550 360
n Reg_32bit.Reg_1bit_26.net_1 gnd Reg_32bit.Reg_1bit_26.net_2 24 100
| device Reg_32bit.Reg_1bit_26.inverter_1.nmos.2 550 360
n Reg_32bit.Reg_1bit_26.net_1 gnd Reg_32bit.Reg_1bit_26.net_2 24 100
| device Reg_32bit.Reg_1bit_26.inverter_1.nmos.3 550 360
n Reg_32bit.Reg_1bit_26.net_1 gnd Reg_32bit.Reg_1bit_26.net_2 24 100
| device Reg_32bit.Reg_1bit_26.inverter_1.nmos.4 550 360
n Reg_32bit.Reg_1bit_26.net_1 gnd Reg_32bit.Reg_1bit_26.net_2 24 100
| device Reg_32bit.Reg_1bit_26.inverter_1.pmos.1 550 200
p Reg_32bit.Reg_1bit_26.net_1 vdd Reg_32bit.Reg_1bit_26.net_2 24 200
| device Reg_32bit.Reg_1bit_26.inverter_1.pmos.2 550 200
p Reg_32bit.Reg_1bit_26.net_1 vdd Reg_32bit.Reg_1bit_26.net_2 24 200
| device Reg_32bit.Reg_1bit_26.inverter_1.pmos.3 550 200
p Reg_32bit.Reg_1bit_26.net_1 vdd Reg_32bit.Reg_1bit_26.net_2 24 200
| device Reg_32bit.Reg_1bit_26.inverter_1.pmos.4 550 200
p Reg_32bit.Reg_1bit_26.net_1 vdd Reg_32bit.Reg_1bit_26.net_2 24 200
| end Reg_32bit.Reg_1bit_26.inverter_1
| begin Reg_32bit.Reg_1bit_26.inverter_2 290 260
| device Reg_32bit.Reg_1bit_26.inverter_2.nmos.1 550 360
n data[26] gnd Reg_32bit.Reg_1bit_26.net_3 24 100
| device Reg_32bit.Reg_1bit_26.inverter_2.nmos.2 550 360
n data[26] gnd Reg_32bit.Reg_1bit_26.net_3 24 100
| device Reg_32bit.Reg_1bit_26.inverter_2.nmos.3 550 360
n data[26] gnd Reg_32bit.Reg_1bit_26.net_3 24 100
| device Reg_32bit.Reg_1bit_26.inverter_2.nmos.4 550 360
n data[26] gnd Reg_32bit.Reg_1bit_26.net_3 24 100
| device Reg_32bit.Reg_1bit_26.inverter_2.pmos.1 550 200
p data[26] vdd Reg_32bit.Reg_1bit_26.net_3 24 200
| device Reg_32bit.Reg_1bit_26.inverter_2.pmos.2 550 200
p data[26] vdd Reg_32bit.Reg_1bit_26.net_3 24 200
| device Reg_32bit.Reg_1bit_26.inverter_2.pmos.3 550 200
p data[26] vdd Reg_32bit.Reg_1bit_26.net_3 24 200
| device Reg_32bit.Reg_1bit_26.inverter_2.pmos.4 550 200
p data[26] vdd Reg_32bit.Reg_1bit_26.net_3 24 200
| end Reg_32bit.Reg_1bit_26.inverter_2
| device Reg_32bit.Reg_1bit_26.nmos_1 730 230
n inR1[1] Reg_32bit.Reg_1bit_26.net_2 out1[26] 24 100
| device Reg_32bit.Reg_1bit_26.nmos_2 730 360
n inR2[1] Reg_32bit.Reg_1bit_26.net_2 out2[26] 24 100
| end Reg_32bit.Reg_1bit_26
| begin Reg_32bit.Reg_1bit_27 510 3640
| begin Reg_32bit.Reg_1bit_27.inverter 560 210
| device Reg_32bit.Reg_1bit_27.inverter.nmos 550 360
n Reg_32bit.Reg_1bit_27.net_2 gnd Reg_32bit.Reg_1bit_27.net_1 24 100
| device Reg_32bit.Reg_1bit_27.inverter.pmos 550 200
p Reg_32bit.Reg_1bit_27.net_2 vdd Reg_32bit.Reg_1bit_27.net_1 24 200
| end Reg_32bit.Reg_1bit_27.inverter
| device Reg_32bit.Reg_1bit_27.nmos.1 390 260
n w[1] Reg_32bit.Reg_1bit_27.net_3 Reg_32bit.Reg_1bit_27.net_1 24 100
| device Reg_32bit.Reg_1bit_27.nmos.2 390 260
n w[1] Reg_32bit.Reg_1bit_27.net_3 Reg_32bit.Reg_1bit_27.net_1 24 100
| device Reg_32bit.Reg_1bit_27.nmos.3 390 260
n w[1] Reg_32bit.Reg_1bit_27.net_3 Reg_32bit.Reg_1bit_27.net_1 24 100
| device Reg_32bit.Reg_1bit_27.nmos.4 390 260
n w[1] Reg_32bit.Reg_1bit_27.net_3 Reg_32bit.Reg_1bit_27.net_1 24 100
| begin Reg_32bit.Reg_1bit_27.inverter_1 550 380
| device Reg_32bit.Reg_1bit_27.inverter_1.nmos.1 550 360
n Reg_32bit.Reg_1bit_27.net_1 gnd Reg_32bit.Reg_1bit_27.net_2 24 100
| device Reg_32bit.Reg_1bit_27.inverter_1.nmos.2 550 360
n Reg_32bit.Reg_1bit_27.net_1 gnd Reg_32bit.Reg_1bit_27.net_2 24 100
| device Reg_32bit.Reg_1bit_27.inverter_1.nmos.3 550 360
n Reg_32bit.Reg_1bit_27.net_1 gnd Reg_32bit.Reg_1bit_27.net_2 24 100
| device Reg_32bit.Reg_1bit_27.inverter_1.nmos.4 550 360
n Reg_32bit.Reg_1bit_27.net_1 gnd Reg_32bit.Reg_1bit_27.net_2 24 100
| device Reg_32bit.Reg_1bit_27.inverter_1.pmos.1 550 200
p Reg_32bit.Reg_1bit_27.net_1 vdd Reg_32bit.Reg_1bit_27.net_2 24 200
| device Reg_32bit.Reg_1bit_27.inverter_1.pmos.2 550 200
p Reg_32bit.Reg_1bit_27.net_1 vdd Reg_32bit.Reg_1bit_27.net_2 24 200
| device Reg_32bit.Reg_1bit_27.inverter_1.pmos.3 550 200
p Reg_32bit.Reg_1bit_27.net_1 vdd Reg_32bit.Reg_1bit_27.net_2 24 200
| device Reg_32bit.Reg_1bit_27.inverter_1.pmos.4 550 200
p Reg_32bit.Reg_1bit_27.net_1 vdd Reg_32bit.Reg_1bit_27.net_2 24 200
| end Reg_32bit.Reg_1bit_27.inverter_1
| begin Reg_32bit.Reg_1bit_27.inverter_2 290 260
| device Reg_32bit.Reg_1bit_27.inverter_2.nmos.1 550 360
n data[27] gnd Reg_32bit.Reg_1bit_27.net_3 24 100
| device Reg_32bit.Reg_1bit_27.inverter_2.nmos.2 550 360
n data[27] gnd Reg_32bit.Reg_1bit_27.net_3 24 100
| device Reg_32bit.Reg_1bit_27.inverter_2.nmos.3 550 360
n data[27] gnd Reg_32bit.Reg_1bit_27.net_3 24 100
| device Reg_32bit.Reg_1bit_27.inverter_2.nmos.4 550 360
n data[27] gnd Reg_32bit.Reg_1bit_27.net_3 24 100
| device Reg_32bit.Reg_1bit_27.inverter_2.pmos.1 550 200
p data[27] vdd Reg_32bit.Reg_1bit_27.net_3 24 200
| device Reg_32bit.Reg_1bit_27.inverter_2.pmos.2 550 200
p data[27] vdd Reg_32bit.Reg_1bit_27.net_3 24 200
| device Reg_32bit.Reg_1bit_27.inverter_2.pmos.3 550 200
p data[27] vdd Reg_32bit.Reg_1bit_27.net_3 24 200
| device Reg_32bit.Reg_1bit_27.inverter_2.pmos.4 550 200
p data[27] vdd Reg_32bit.Reg_1bit_27.net_3 24 200
| end Reg_32bit.Reg_1bit_27.inverter_2
| device Reg_32bit.Reg_1bit_27.nmos_1 730 230
n inR1[1] Reg_32bit.Reg_1bit_27.net_2 out1[27] 24 100
| device Reg_32bit.Reg_1bit_27.nmos_2 730 360
n inR2[1] Reg_32bit.Reg_1bit_27.net_2 out2[27] 24 100
| end Reg_32bit.Reg_1bit_27
| begin Reg_32bit.Reg_1bit_28 510 3770
| begin Reg_32bit.Reg_1bit_28.inverter 560 210
| device Reg_32bit.Reg_1bit_28.inverter.nmos 550 360
n Reg_32bit.Reg_1bit_28.net_2 gnd Reg_32bit.Reg_1bit_28.net_1 24 100
| device Reg_32bit.Reg_1bit_28.inverter.pmos 550 200
p Reg_32bit.Reg_1bit_28.net_2 vdd Reg_32bit.Reg_1bit_28.net_1 24 200
| end Reg_32bit.Reg_1bit_28.inverter
| device Reg_32bit.Reg_1bit_28.nmos.1 390 260
n w[1] Reg_32bit.Reg_1bit_28.net_3 Reg_32bit.Reg_1bit_28.net_1 24 100
| device Reg_32bit.Reg_1bit_28.nmos.2 390 260
n w[1] Reg_32bit.Reg_1bit_28.net_3 Reg_32bit.Reg_1bit_28.net_1 24 100
| device Reg_32bit.Reg_1bit_28.nmos.3 390 260
n w[1] Reg_32bit.Reg_1bit_28.net_3 Reg_32bit.Reg_1bit_28.net_1 24 100
| device Reg_32bit.Reg_1bit_28.nmos.4 390 260
n w[1] Reg_32bit.Reg_1bit_28.net_3 Reg_32bit.Reg_1bit_28.net_1 24 100
| begin Reg_32bit.Reg_1bit_28.inverter_1 550 380
| device Reg_32bit.Reg_1bit_28.inverter_1.nmos.1 550 360
n Reg_32bit.Reg_1bit_28.net_1 gnd Reg_32bit.Reg_1bit_28.net_2 24 100
| device Reg_32bit.Reg_1bit_28.inverter_1.nmos.2 550 360
n Reg_32bit.Reg_1bit_28.net_1 gnd Reg_32bit.Reg_1bit_28.net_2 24 100
| device Reg_32bit.Reg_1bit_28.inverter_1.nmos.3 550 360
n Reg_32bit.Reg_1bit_28.net_1 gnd Reg_32bit.Reg_1bit_28.net_2 24 100
| device Reg_32bit.Reg_1bit_28.inverter_1.nmos.4 550 360
n Reg_32bit.Reg_1bit_28.net_1 gnd Reg_32bit.Reg_1bit_28.net_2 24 100
| device Reg_32bit.Reg_1bit_28.inverter_1.pmos.1 550 200
p Reg_32bit.Reg_1bit_28.net_1 vdd Reg_32bit.Reg_1bit_28.net_2 24 200
| device Reg_32bit.Reg_1bit_28.inverter_1.pmos.2 550 200
p Reg_32bit.Reg_1bit_28.net_1 vdd Reg_32bit.Reg_1bit_28.net_2 24 200
| device Reg_32bit.Reg_1bit_28.inverter_1.pmos.3 550 200
p Reg_32bit.Reg_1bit_28.net_1 vdd Reg_32bit.Reg_1bit_28.net_2 24 200
| device Reg_32bit.Reg_1bit_28.inverter_1.pmos.4 550 200
p Reg_32bit.Reg_1bit_28.net_1 vdd Reg_32bit.Reg_1bit_28.net_2 24 200
| end Reg_32bit.Reg_1bit_28.inverter_1
| begin Reg_32bit.Reg_1bit_28.inverter_2 290 260
| device Reg_32bit.Reg_1bit_28.inverter_2.nmos.1 550 360
n data[28] gnd Reg_32bit.Reg_1bit_28.net_3 24 100
| device Reg_32bit.Reg_1bit_28.inverter_2.nmos.2 550 360
n data[28] gnd Reg_32bit.Reg_1bit_28.net_3 24 100
| device Reg_32bit.Reg_1bit_28.inverter_2.nmos.3 550 360
n data[28] gnd Reg_32bit.Reg_1bit_28.net_3 24 100
| device Reg_32bit.Reg_1bit_28.inverter_2.nmos.4 550 360
n data[28] gnd Reg_32bit.Reg_1bit_28.net_3 24 100
| device Reg_32bit.Reg_1bit_28.inverter_2.pmos.1 550 200
p data[28] vdd Reg_32bit.Reg_1bit_28.net_3 24 200
| device Reg_32bit.Reg_1bit_28.inverter_2.pmos.2 550 200
p data[28] vdd Reg_32bit.Reg_1bit_28.net_3 24 200
| device Reg_32bit.Reg_1bit_28.inverter_2.pmos.3 550 200
p data[28] vdd Reg_32bit.Reg_1bit_28.net_3 24 200
| device Reg_32bit.Reg_1bit_28.inverter_2.pmos.4 550 200
p data[28] vdd Reg_32bit.Reg_1bit_28.net_3 24 200
| end Reg_32bit.Reg_1bit_28.inverter_2
| device Reg_32bit.Reg_1bit_28.nmos_1 730 230
n inR1[1] Reg_32bit.Reg_1bit_28.net_2 out1[28] 24 100
| device Reg_32bit.Reg_1bit_28.nmos_2 730 360
n inR2[1] Reg_32bit.Reg_1bit_28.net_2 out2[28] 24 100
| end Reg_32bit.Reg_1bit_28
| begin Reg_32bit.Reg_1bit_29 510 3900
| begin Reg_32bit.Reg_1bit_29.inverter 560 210
| device Reg_32bit.Reg_1bit_29.inverter.nmos 550 360
n Reg_32bit.Reg_1bit_29.net_2 gnd Reg_32bit.Reg_1bit_29.net_1 24 100
| device Reg_32bit.Reg_1bit_29.inverter.pmos 550 200
p Reg_32bit.Reg_1bit_29.net_2 vdd Reg_32bit.Reg_1bit_29.net_1 24 200
| end Reg_32bit.Reg_1bit_29.inverter
| device Reg_32bit.Reg_1bit_29.nmos.1 390 260
n w[1] Reg_32bit.Reg_1bit_29.net_3 Reg_32bit.Reg_1bit_29.net_1 24 100
| device Reg_32bit.Reg_1bit_29.nmos.2 390 260
n w[1] Reg_32bit.Reg_1bit_29.net_3 Reg_32bit.Reg_1bit_29.net_1 24 100
| device Reg_32bit.Reg_1bit_29.nmos.3 390 260
n w[1] Reg_32bit.Reg_1bit_29.net_3 Reg_32bit.Reg_1bit_29.net_1 24 100
| device Reg_32bit.Reg_1bit_29.nmos.4 390 260
n w[1] Reg_32bit.Reg_1bit_29.net_3 Reg_32bit.Reg_1bit_29.net_1 24 100
| begin Reg_32bit.Reg_1bit_29.inverter_1 550 380
| device Reg_32bit.Reg_1bit_29.inverter_1.nmos.1 550 360
n Reg_32bit.Reg_1bit_29.net_1 gnd Reg_32bit.Reg_1bit_29.net_2 24 100
| device Reg_32bit.Reg_1bit_29.inverter_1.nmos.2 550 360
n Reg_32bit.Reg_1bit_29.net_1 gnd Reg_32bit.Reg_1bit_29.net_2 24 100
| device Reg_32bit.Reg_1bit_29.inverter_1.nmos.3 550 360
n Reg_32bit.Reg_1bit_29.net_1 gnd Reg_32bit.Reg_1bit_29.net_2 24 100
| device Reg_32bit.Reg_1bit_29.inverter_1.nmos.4 550 360
n Reg_32bit.Reg_1bit_29.net_1 gnd Reg_32bit.Reg_1bit_29.net_2 24 100
| device Reg_32bit.Reg_1bit_29.inverter_1.pmos.1 550 200
p Reg_32bit.Reg_1bit_29.net_1 vdd Reg_32bit.Reg_1bit_29.net_2 24 200
| device Reg_32bit.Reg_1bit_29.inverter_1.pmos.2 550 200
p Reg_32bit.Reg_1bit_29.net_1 vdd Reg_32bit.Reg_1bit_29.net_2 24 200
| device Reg_32bit.Reg_1bit_29.inverter_1.pmos.3 550 200
p Reg_32bit.Reg_1bit_29.net_1 vdd Reg_32bit.Reg_1bit_29.net_2 24 200
| device Reg_32bit.Reg_1bit_29.inverter_1.pmos.4 550 200
p Reg_32bit.Reg_1bit_29.net_1 vdd Reg_32bit.Reg_1bit_29.net_2 24 200
| end Reg_32bit.Reg_1bit_29.inverter_1
| begin Reg_32bit.Reg_1bit_29.inverter_2 290 260
| device Reg_32bit.Reg_1bit_29.inverter_2.nmos.1 550 360
n data[29] gnd Reg_32bit.Reg_1bit_29.net_3 24 100
| device Reg_32bit.Reg_1bit_29.inverter_2.nmos.2 550 360
n data[29] gnd Reg_32bit.Reg_1bit_29.net_3 24 100
| device Reg_32bit.Reg_1bit_29.inverter_2.nmos.3 550 360
n data[29] gnd Reg_32bit.Reg_1bit_29.net_3 24 100
| device Reg_32bit.Reg_1bit_29.inverter_2.nmos.4 550 360
n data[29] gnd Reg_32bit.Reg_1bit_29.net_3 24 100
| device Reg_32bit.Reg_1bit_29.inverter_2.pmos.1 550 200
p data[29] vdd Reg_32bit.Reg_1bit_29.net_3 24 200
| device Reg_32bit.Reg_1bit_29.inverter_2.pmos.2 550 200
p data[29] vdd Reg_32bit.Reg_1bit_29.net_3 24 200
| device Reg_32bit.Reg_1bit_29.inverter_2.pmos.3 550 200
p data[29] vdd Reg_32bit.Reg_1bit_29.net_3 24 200
| device Reg_32bit.Reg_1bit_29.inverter_2.pmos.4 550 200
p data[29] vdd Reg_32bit.Reg_1bit_29.net_3 24 200
| end Reg_32bit.Reg_1bit_29.inverter_2
| device Reg_32bit.Reg_1bit_29.nmos_1 730 230
n inR1[1] Reg_32bit.Reg_1bit_29.net_2 out1[29] 24 100
| device Reg_32bit.Reg_1bit_29.nmos_2 730 360
n inR2[1] Reg_32bit.Reg_1bit_29.net_2 out2[29] 24 100
| end Reg_32bit.Reg_1bit_29
| begin Reg_32bit.Reg_1bit_30 510 4030
| begin Reg_32bit.Reg_1bit_30.inverter 560 210
| device Reg_32bit.Reg_1bit_30.inverter.nmos 550 360
n Reg_32bit.Reg_1bit_30.net_2 gnd Reg_32bit.Reg_1bit_30.net_1 24 100
| device Reg_32bit.Reg_1bit_30.inverter.pmos 550 200
p Reg_32bit.Reg_1bit_30.net_2 vdd Reg_32bit.Reg_1bit_30.net_1 24 200
| end Reg_32bit.Reg_1bit_30.inverter
| device Reg_32bit.Reg_1bit_30.nmos.1 390 260
n w[1] Reg_32bit.Reg_1bit_30.net_3 Reg_32bit.Reg_1bit_30.net_1 24 100
| device Reg_32bit.Reg_1bit_30.nmos.2 390 260
n w[1] Reg_32bit.Reg_1bit_30.net_3 Reg_32bit.Reg_1bit_30.net_1 24 100
| device Reg_32bit.Reg_1bit_30.nmos.3 390 260
n w[1] Reg_32bit.Reg_1bit_30.net_3 Reg_32bit.Reg_1bit_30.net_1 24 100
| device Reg_32bit.Reg_1bit_30.nmos.4 390 260
n w[1] Reg_32bit.Reg_1bit_30.net_3 Reg_32bit.Reg_1bit_30.net_1 24 100
| begin Reg_32bit.Reg_1bit_30.inverter_1 550 380
| device Reg_32bit.Reg_1bit_30.inverter_1.nmos.1 550 360
n Reg_32bit.Reg_1bit_30.net_1 gnd Reg_32bit.Reg_1bit_30.net_2 24 100
| device Reg_32bit.Reg_1bit_30.inverter_1.nmos.2 550 360
n Reg_32bit.Reg_1bit_30.net_1 gnd Reg_32bit.Reg_1bit_30.net_2 24 100
| device Reg_32bit.Reg_1bit_30.inverter_1.nmos.3 550 360
n Reg_32bit.Reg_1bit_30.net_1 gnd Reg_32bit.Reg_1bit_30.net_2 24 100
| device Reg_32bit.Reg_1bit_30.inverter_1.nmos.4 550 360
n Reg_32bit.Reg_1bit_30.net_1 gnd Reg_32bit.Reg_1bit_30.net_2 24 100
| device Reg_32bit.Reg_1bit_30.inverter_1.pmos.1 550 200
p Reg_32bit.Reg_1bit_30.net_1 vdd Reg_32bit.Reg_1bit_30.net_2 24 200
| device Reg_32bit.Reg_1bit_30.inverter_1.pmos.2 550 200
p Reg_32bit.Reg_1bit_30.net_1 vdd Reg_32bit.Reg_1bit_30.net_2 24 200
| device Reg_32bit.Reg_1bit_30.inverter_1.pmos.3 550 200
p Reg_32bit.Reg_1bit_30.net_1 vdd Reg_32bit.Reg_1bit_30.net_2 24 200
| device Reg_32bit.Reg_1bit_30.inverter_1.pmos.4 550 200
p Reg_32bit.Reg_1bit_30.net_1 vdd Reg_32bit.Reg_1bit_30.net_2 24 200
| end Reg_32bit.Reg_1bit_30.inverter_1
| begin Reg_32bit.Reg_1bit_30.inverter_2 290 260
| device Reg_32bit.Reg_1bit_30.inverter_2.nmos.1 550 360
n data[30] gnd Reg_32bit.Reg_1bit_30.net_3 24 100
| device Reg_32bit.Reg_1bit_30.inverter_2.nmos.2 550 360
n data[30] gnd Reg_32bit.Reg_1bit_30.net_3 24 100
| device Reg_32bit.Reg_1bit_30.inverter_2.nmos.3 550 360
n data[30] gnd Reg_32bit.Reg_1bit_30.net_3 24 100
| device Reg_32bit.Reg_1bit_30.inverter_2.nmos.4 550 360
n data[30] gnd Reg_32bit.Reg_1bit_30.net_3 24 100
| device Reg_32bit.Reg_1bit_30.inverter_2.pmos.1 550 200
p data[30] vdd Reg_32bit.Reg_1bit_30.net_3 24 200
| device Reg_32bit.Reg_1bit_30.inverter_2.pmos.2 550 200
p data[30] vdd Reg_32bit.Reg_1bit_30.net_3 24 200
| device Reg_32bit.Reg_1bit_30.inverter_2.pmos.3 550 200
p data[30] vdd Reg_32bit.Reg_1bit_30.net_3 24 200
| device Reg_32bit.Reg_1bit_30.inverter_2.pmos.4 550 200
p data[30] vdd Reg_32bit.Reg_1bit_30.net_3 24 200
| end Reg_32bit.Reg_1bit_30.inverter_2
| device Reg_32bit.Reg_1bit_30.nmos_1 730 230
n inR1[1] Reg_32bit.Reg_1bit_30.net_2 out1[30] 24 100
| device Reg_32bit.Reg_1bit_30.nmos_2 730 360
n inR2[1] Reg_32bit.Reg_1bit_30.net_2 out2[30] 24 100
| end Reg_32bit.Reg_1bit_30
| begin Reg_32bit.Reg_1bit_31 510 4160
| begin Reg_32bit.Reg_1bit_31.inverter 560 210
| device Reg_32bit.Reg_1bit_31.inverter.nmos 550 360
n Reg_32bit.Reg_1bit_31.net_2 gnd Reg_32bit.Reg_1bit_31.net_1 24 100
| device Reg_32bit.Reg_1bit_31.inverter.pmos 550 200
p Reg_32bit.Reg_1bit_31.net_2 vdd Reg_32bit.Reg_1bit_31.net_1 24 200
| end Reg_32bit.Reg_1bit_31.inverter
| device Reg_32bit.Reg_1bit_31.nmos.1 390 260
n w[1] Reg_32bit.Reg_1bit_31.net_3 Reg_32bit.Reg_1bit_31.net_1 24 100
| device Reg_32bit.Reg_1bit_31.nmos.2 390 260
n w[1] Reg_32bit.Reg_1bit_31.net_3 Reg_32bit.Reg_1bit_31.net_1 24 100
| device Reg_32bit.Reg_1bit_31.nmos.3 390 260
n w[1] Reg_32bit.Reg_1bit_31.net_3 Reg_32bit.Reg_1bit_31.net_1 24 100
| device Reg_32bit.Reg_1bit_31.nmos.4 390 260
n w[1] Reg_32bit.Reg_1bit_31.net_3 Reg_32bit.Reg_1bit_31.net_1 24 100
| begin Reg_32bit.Reg_1bit_31.inverter_1 550 380
| device Reg_32bit.Reg_1bit_31.inverter_1.nmos.1 550 360
n Reg_32bit.Reg_1bit_31.net_1 gnd Reg_32bit.Reg_1bit_31.net_2 24 100
| device Reg_32bit.Reg_1bit_31.inverter_1.nmos.2 550 360
n Reg_32bit.Reg_1bit_31.net_1 gnd Reg_32bit.Reg_1bit_31.net_2 24 100
| device Reg_32bit.Reg_1bit_31.inverter_1.nmos.3 550 360
n Reg_32bit.Reg_1bit_31.net_1 gnd Reg_32bit.Reg_1bit_31.net_2 24 100
| device Reg_32bit.Reg_1bit_31.inverter_1.nmos.4 550 360
n Reg_32bit.Reg_1bit_31.net_1 gnd Reg_32bit.Reg_1bit_31.net_2 24 100
| device Reg_32bit.Reg_1bit_31.inverter_1.pmos.1 550 200
p Reg_32bit.Reg_1bit_31.net_1 vdd Reg_32bit.Reg_1bit_31.net_2 24 200
| device Reg_32bit.Reg_1bit_31.inverter_1.pmos.2 550 200
p Reg_32bit.Reg_1bit_31.net_1 vdd Reg_32bit.Reg_1bit_31.net_2 24 200
| device Reg_32bit.Reg_1bit_31.inverter_1.pmos.3 550 200
p Reg_32bit.Reg_1bit_31.net_1 vdd Reg_32bit.Reg_1bit_31.net_2 24 200
| device Reg_32bit.Reg_1bit_31.inverter_1.pmos.4 550 200
p Reg_32bit.Reg_1bit_31.net_1 vdd Reg_32bit.Reg_1bit_31.net_2 24 200
| end Reg_32bit.Reg_1bit_31.inverter_1
| begin Reg_32bit.Reg_1bit_31.inverter_2 290 260
| device Reg_32bit.Reg_1bit_31.inverter_2.nmos.1 550 360
n data[31] gnd Reg_32bit.Reg_1bit_31.net_3 24 100
| device Reg_32bit.Reg_1bit_31.inverter_2.nmos.2 550 360
n data[31] gnd Reg_32bit.Reg_1bit_31.net_3 24 100
| device Reg_32bit.Reg_1bit_31.inverter_2.nmos.3 550 360
n data[31] gnd Reg_32bit.Reg_1bit_31.net_3 24 100
| device Reg_32bit.Reg_1bit_31.inverter_2.nmos.4 550 360
n data[31] gnd Reg_32bit.Reg_1bit_31.net_3 24 100
| device Reg_32bit.Reg_1bit_31.inverter_2.pmos.1 550 200
p data[31] vdd Reg_32bit.Reg_1bit_31.net_3 24 200
| device Reg_32bit.Reg_1bit_31.inverter_2.pmos.2 550 200
p data[31] vdd Reg_32bit.Reg_1bit_31.net_3 24 200
| device Reg_32bit.Reg_1bit_31.inverter_2.pmos.3 550 200
p data[31] vdd Reg_32bit.Reg_1bit_31.net_3 24 200
| device Reg_32bit.Reg_1bit_31.inverter_2.pmos.4 550 200
p data[31] vdd Reg_32bit.Reg_1bit_31.net_3 24 200
| end Reg_32bit.Reg_1bit_31.inverter_2
| device Reg_32bit.Reg_1bit_31.nmos_1 730 230
n inR1[1] Reg_32bit.Reg_1bit_31.net_2 out1[31] 24 100
| device Reg_32bit.Reg_1bit_31.nmos_2 730 360
n inR2[1] Reg_32bit.Reg_1bit_31.net_2 out2[31] 24 100
| end Reg_32bit.Reg_1bit_31
| end Reg_32bit
| begin Reg_32bit_1 940 170
| begin Reg_32bit_1.Reg_1bit 510 100
| begin Reg_32bit_1.Reg_1bit.inverter 560 210
| device Reg_32bit_1.Reg_1bit.inverter.nmos 550 360
n Reg_32bit_1.Reg_1bit.net_2 gnd Reg_32bit_1.Reg_1bit.net_1 24 100
| device Reg_32bit_1.Reg_1bit.inverter.pmos 550 200
p Reg_32bit_1.Reg_1bit.net_2 vdd Reg_32bit_1.Reg_1bit.net_1 24 200
| end Reg_32bit_1.Reg_1bit.inverter
| device Reg_32bit_1.Reg_1bit.nmos.1 390 260
n w[2] Reg_32bit_1.Reg_1bit.net_3 Reg_32bit_1.Reg_1bit.net_1 24 100
| device Reg_32bit_1.Reg_1bit.nmos.2 390 260
n w[2] Reg_32bit_1.Reg_1bit.net_3 Reg_32bit_1.Reg_1bit.net_1 24 100
| device Reg_32bit_1.Reg_1bit.nmos.3 390 260
n w[2] Reg_32bit_1.Reg_1bit.net_3 Reg_32bit_1.Reg_1bit.net_1 24 100
| device Reg_32bit_1.Reg_1bit.nmos.4 390 260
n w[2] Reg_32bit_1.Reg_1bit.net_3 Reg_32bit_1.Reg_1bit.net_1 24 100
| begin Reg_32bit_1.Reg_1bit.inverter_1 550 380
| device Reg_32bit_1.Reg_1bit.inverter_1.nmos.1 550 360
n Reg_32bit_1.Reg_1bit.net_1 gnd Reg_32bit_1.Reg_1bit.net_2 24 100
| device Reg_32bit_1.Reg_1bit.inverter_1.nmos.2 550 360
n Reg_32bit_1.Reg_1bit.net_1 gnd Reg_32bit_1.Reg_1bit.net_2 24 100
| device Reg_32bit_1.Reg_1bit.inverter_1.nmos.3 550 360
n Reg_32bit_1.Reg_1bit.net_1 gnd Reg_32bit_1.Reg_1bit.net_2 24 100
| device Reg_32bit_1.Reg_1bit.inverter_1.nmos.4 550 360
n Reg_32bit_1.Reg_1bit.net_1 gnd Reg_32bit_1.Reg_1bit.net_2 24 100
| device Reg_32bit_1.Reg_1bit.inverter_1.pmos.1 550 200
p Reg_32bit_1.Reg_1bit.net_1 vdd Reg_32bit_1.Reg_1bit.net_2 24 200
| device Reg_32bit_1.Reg_1bit.inverter_1.pmos.2 550 200
p Reg_32bit_1.Reg_1bit.net_1 vdd Reg_32bit_1.Reg_1bit.net_2 24 200
| device Reg_32bit_1.Reg_1bit.inverter_1.pmos.3 550 200
p Reg_32bit_1.Reg_1bit.net_1 vdd Reg_32bit_1.Reg_1bit.net_2 24 200
| device Reg_32bit_1.Reg_1bit.inverter_1.pmos.4 550 200
p Reg_32bit_1.Reg_1bit.net_1 vdd Reg_32bit_1.Reg_1bit.net_2 24 200
| end Reg_32bit_1.Reg_1bit.inverter_1
| begin Reg_32bit_1.Reg_1bit.inverter_2 290 260
| device Reg_32bit_1.Reg_1bit.inverter_2.nmos.1 550 360
n data[0] gnd Reg_32bit_1.Reg_1bit.net_3 24 100
| device Reg_32bit_1.Reg_1bit.inverter_2.nmos.2 550 360
n data[0] gnd Reg_32bit_1.Reg_1bit.net_3 24 100
| device Reg_32bit_1.Reg_1bit.inverter_2.nmos.3 550 360
n data[0] gnd Reg_32bit_1.Reg_1bit.net_3 24 100
| device Reg_32bit_1.Reg_1bit.inverter_2.nmos.4 550 360
n data[0] gnd Reg_32bit_1.Reg_1bit.net_3 24 100
| device Reg_32bit_1.Reg_1bit.inverter_2.pmos.1 550 200
p data[0] vdd Reg_32bit_1.Reg_1bit.net_3 24 200
| device Reg_32bit_1.Reg_1bit.inverter_2.pmos.2 550 200
p data[0] vdd Reg_32bit_1.Reg_1bit.net_3 24 200
| device Reg_32bit_1.Reg_1bit.inverter_2.pmos.3 550 200
p data[0] vdd Reg_32bit_1.Reg_1bit.net_3 24 200
| device Reg_32bit_1.Reg_1bit.inverter_2.pmos.4 550 200
p data[0] vdd Reg_32bit_1.Reg_1bit.net_3 24 200
| end Reg_32bit_1.Reg_1bit.inverter_2
| device Reg_32bit_1.Reg_1bit.nmos_1 730 230
n inR1[2] Reg_32bit_1.Reg_1bit.net_2 out1[0] 24 100
| device Reg_32bit_1.Reg_1bit.nmos_2 730 360
n inR2[2] Reg_32bit_1.Reg_1bit.net_2 out2[0] 24 100
| end Reg_32bit_1.Reg_1bit
| begin Reg_32bit_1.Reg_1bit_1 510 230
| begin Reg_32bit_1.Reg_1bit_1.inverter 560 210
| device Reg_32bit_1.Reg_1bit_1.inverter.nmos 550 360
n Reg_32bit_1.Reg_1bit_1.net_2 gnd Reg_32bit_1.Reg_1bit_1.net_1 24 100
| device Reg_32bit_1.Reg_1bit_1.inverter.pmos 550 200
p Reg_32bit_1.Reg_1bit_1.net_2 vdd Reg_32bit_1.Reg_1bit_1.net_1 24 200
| end Reg_32bit_1.Reg_1bit_1.inverter
| device Reg_32bit_1.Reg_1bit_1.nmos.1 390 260
n w[2] Reg_32bit_1.Reg_1bit_1.net_3 Reg_32bit_1.Reg_1bit_1.net_1 24 100
| device Reg_32bit_1.Reg_1bit_1.nmos.2 390 260
n w[2] Reg_32bit_1.Reg_1bit_1.net_3 Reg_32bit_1.Reg_1bit_1.net_1 24 100
| device Reg_32bit_1.Reg_1bit_1.nmos.3 390 260
n w[2] Reg_32bit_1.Reg_1bit_1.net_3 Reg_32bit_1.Reg_1bit_1.net_1 24 100
| device Reg_32bit_1.Reg_1bit_1.nmos.4 390 260
n w[2] Reg_32bit_1.Reg_1bit_1.net_3 Reg_32bit_1.Reg_1bit_1.net_1 24 100
| begin Reg_32bit_1.Reg_1bit_1.inverter_1 550 380
| device Reg_32bit_1.Reg_1bit_1.inverter_1.nmos.1 550 360
n Reg_32bit_1.Reg_1bit_1.net_1 gnd Reg_32bit_1.Reg_1bit_1.net_2 24 100
| device Reg_32bit_1.Reg_1bit_1.inverter_1.nmos.2 550 360
n Reg_32bit_1.Reg_1bit_1.net_1 gnd Reg_32bit_1.Reg_1bit_1.net_2 24 100
| device Reg_32bit_1.Reg_1bit_1.inverter_1.nmos.3 550 360
n Reg_32bit_1.Reg_1bit_1.net_1 gnd Reg_32bit_1.Reg_1bit_1.net_2 24 100
| device Reg_32bit_1.Reg_1bit_1.inverter_1.nmos.4 550 360
n Reg_32bit_1.Reg_1bit_1.net_1 gnd Reg_32bit_1.Reg_1bit_1.net_2 24 100
| device Reg_32bit_1.Reg_1bit_1.inverter_1.pmos.1 550 200
p Reg_32bit_1.Reg_1bit_1.net_1 vdd Reg_32bit_1.Reg_1bit_1.net_2 24 200
| device Reg_32bit_1.Reg_1bit_1.inverter_1.pmos.2 550 200
p Reg_32bit_1.Reg_1bit_1.net_1 vdd Reg_32bit_1.Reg_1bit_1.net_2 24 200
| device Reg_32bit_1.Reg_1bit_1.inverter_1.pmos.3 550 200
p Reg_32bit_1.Reg_1bit_1.net_1 vdd Reg_32bit_1.Reg_1bit_1.net_2 24 200
| device Reg_32bit_1.Reg_1bit_1.inverter_1.pmos.4 550 200
p Reg_32bit_1.Reg_1bit_1.net_1 vdd Reg_32bit_1.Reg_1bit_1.net_2 24 200
| end Reg_32bit_1.Reg_1bit_1.inverter_1
| begin Reg_32bit_1.Reg_1bit_1.inverter_2 290 260
| device Reg_32bit_1.Reg_1bit_1.inverter_2.nmos.1 550 360
n data[1] gnd Reg_32bit_1.Reg_1bit_1.net_3 24 100
| device Reg_32bit_1.Reg_1bit_1.inverter_2.nmos.2 550 360
n data[1] gnd Reg_32bit_1.Reg_1bit_1.net_3 24 100
| device Reg_32bit_1.Reg_1bit_1.inverter_2.nmos.3 550 360
n data[1] gnd Reg_32bit_1.Reg_1bit_1.net_3 24 100
| device Reg_32bit_1.Reg_1bit_1.inverter_2.nmos.4 550 360
n data[1] gnd Reg_32bit_1.Reg_1bit_1.net_3 24 100
| device Reg_32bit_1.Reg_1bit_1.inverter_2.pmos.1 550 200
p data[1] vdd Reg_32bit_1.Reg_1bit_1.net_3 24 200
| device Reg_32bit_1.Reg_1bit_1.inverter_2.pmos.2 550 200
p data[1] vdd Reg_32bit_1.Reg_1bit_1.net_3 24 200
| device Reg_32bit_1.Reg_1bit_1.inverter_2.pmos.3 550 200
p data[1] vdd Reg_32bit_1.Reg_1bit_1.net_3 24 200
| device Reg_32bit_1.Reg_1bit_1.inverter_2.pmos.4 550 200
p data[1] vdd Reg_32bit_1.Reg_1bit_1.net_3 24 200
| end Reg_32bit_1.Reg_1bit_1.inverter_2
| device Reg_32bit_1.Reg_1bit_1.nmos_1 730 230
n inR1[2] Reg_32bit_1.Reg_1bit_1.net_2 out1[1] 24 100
| device Reg_32bit_1.Reg_1bit_1.nmos_2 730 360
n inR2[2] Reg_32bit_1.Reg_1bit_1.net_2 out2[1] 24 100
| end Reg_32bit_1.Reg_1bit_1
| begin Reg_32bit_1.Reg_1bit_2 510 360
| begin Reg_32bit_1.Reg_1bit_2.inverter 560 210
| device Reg_32bit_1.Reg_1bit_2.inverter.nmos 550 360
n Reg_32bit_1.Reg_1bit_2.net_2 gnd Reg_32bit_1.Reg_1bit_2.net_1 24 100
| device Reg_32bit_1.Reg_1bit_2.inverter.pmos 550 200
p Reg_32bit_1.Reg_1bit_2.net_2 vdd Reg_32bit_1.Reg_1bit_2.net_1 24 200
| end Reg_32bit_1.Reg_1bit_2.inverter
| device Reg_32bit_1.Reg_1bit_2.nmos.1 390 260
n w[2] Reg_32bit_1.Reg_1bit_2.net_3 Reg_32bit_1.Reg_1bit_2.net_1 24 100
| device Reg_32bit_1.Reg_1bit_2.nmos.2 390 260
n w[2] Reg_32bit_1.Reg_1bit_2.net_3 Reg_32bit_1.Reg_1bit_2.net_1 24 100
| device Reg_32bit_1.Reg_1bit_2.nmos.3 390 260
n w[2] Reg_32bit_1.Reg_1bit_2.net_3 Reg_32bit_1.Reg_1bit_2.net_1 24 100
| device Reg_32bit_1.Reg_1bit_2.nmos.4 390 260
n w[2] Reg_32bit_1.Reg_1bit_2.net_3 Reg_32bit_1.Reg_1bit_2.net_1 24 100
| begin Reg_32bit_1.Reg_1bit_2.inverter_1 550 380
| device Reg_32bit_1.Reg_1bit_2.inverter_1.nmos.1 550 360
n Reg_32bit_1.Reg_1bit_2.net_1 gnd Reg_32bit_1.Reg_1bit_2.net_2 24 100
| device Reg_32bit_1.Reg_1bit_2.inverter_1.nmos.2 550 360
n Reg_32bit_1.Reg_1bit_2.net_1 gnd Reg_32bit_1.Reg_1bit_2.net_2 24 100
| device Reg_32bit_1.Reg_1bit_2.inverter_1.nmos.3 550 360
n Reg_32bit_1.Reg_1bit_2.net_1 gnd Reg_32bit_1.Reg_1bit_2.net_2 24 100
| device Reg_32bit_1.Reg_1bit_2.inverter_1.nmos.4 550 360
n Reg_32bit_1.Reg_1bit_2.net_1 gnd Reg_32bit_1.Reg_1bit_2.net_2 24 100
| device Reg_32bit_1.Reg_1bit_2.inverter_1.pmos.1 550 200
p Reg_32bit_1.Reg_1bit_2.net_1 vdd Reg_32bit_1.Reg_1bit_2.net_2 24 200
| device Reg_32bit_1.Reg_1bit_2.inverter_1.pmos.2 550 200
p Reg_32bit_1.Reg_1bit_2.net_1 vdd Reg_32bit_1.Reg_1bit_2.net_2 24 200
| device Reg_32bit_1.Reg_1bit_2.inverter_1.pmos.3 550 200
p Reg_32bit_1.Reg_1bit_2.net_1 vdd Reg_32bit_1.Reg_1bit_2.net_2 24 200
| device Reg_32bit_1.Reg_1bit_2.inverter_1.pmos.4 550 200
p Reg_32bit_1.Reg_1bit_2.net_1 vdd Reg_32bit_1.Reg_1bit_2.net_2 24 200
| end Reg_32bit_1.Reg_1bit_2.inverter_1
| begin Reg_32bit_1.Reg_1bit_2.inverter_2 290 260
| device Reg_32bit_1.Reg_1bit_2.inverter_2.nmos.1 550 360
n data[2] gnd Reg_32bit_1.Reg_1bit_2.net_3 24 100
| device Reg_32bit_1.Reg_1bit_2.inverter_2.nmos.2 550 360
n data[2] gnd Reg_32bit_1.Reg_1bit_2.net_3 24 100
| device Reg_32bit_1.Reg_1bit_2.inverter_2.nmos.3 550 360
n data[2] gnd Reg_32bit_1.Reg_1bit_2.net_3 24 100
| device Reg_32bit_1.Reg_1bit_2.inverter_2.nmos.4 550 360
n data[2] gnd Reg_32bit_1.Reg_1bit_2.net_3 24 100
| device Reg_32bit_1.Reg_1bit_2.inverter_2.pmos.1 550 200
p data[2] vdd Reg_32bit_1.Reg_1bit_2.net_3 24 200
| device Reg_32bit_1.Reg_1bit_2.inverter_2.pmos.2 550 200
p data[2] vdd Reg_32bit_1.Reg_1bit_2.net_3 24 200
| device Reg_32bit_1.Reg_1bit_2.inverter_2.pmos.3 550 200
p data[2] vdd Reg_32bit_1.Reg_1bit_2.net_3 24 200
| device Reg_32bit_1.Reg_1bit_2.inverter_2.pmos.4 550 200
p data[2] vdd Reg_32bit_1.Reg_1bit_2.net_3 24 200
| end Reg_32bit_1.Reg_1bit_2.inverter_2
| device Reg_32bit_1.Reg_1bit_2.nmos_1 730 230
n inR1[2] Reg_32bit_1.Reg_1bit_2.net_2 out1[2] 24 100
| device Reg_32bit_1.Reg_1bit_2.nmos_2 730 360
n inR2[2] Reg_32bit_1.Reg_1bit_2.net_2 out2[2] 24 100
| end Reg_32bit_1.Reg_1bit_2
| begin Reg_32bit_1.Reg_1bit_3 510 490
| begin Reg_32bit_1.Reg_1bit_3.inverter 560 210
| device Reg_32bit_1.Reg_1bit_3.inverter.nmos 550 360
n Reg_32bit_1.Reg_1bit_3.net_2 gnd Reg_32bit_1.Reg_1bit_3.net_1 24 100
| device Reg_32bit_1.Reg_1bit_3.inverter.pmos 550 200
p Reg_32bit_1.Reg_1bit_3.net_2 vdd Reg_32bit_1.Reg_1bit_3.net_1 24 200
| end Reg_32bit_1.Reg_1bit_3.inverter
| device Reg_32bit_1.Reg_1bit_3.nmos.1 390 260
n w[2] Reg_32bit_1.Reg_1bit_3.net_3 Reg_32bit_1.Reg_1bit_3.net_1 24 100
| device Reg_32bit_1.Reg_1bit_3.nmos.2 390 260
n w[2] Reg_32bit_1.Reg_1bit_3.net_3 Reg_32bit_1.Reg_1bit_3.net_1 24 100
| device Reg_32bit_1.Reg_1bit_3.nmos.3 390 260
n w[2] Reg_32bit_1.Reg_1bit_3.net_3 Reg_32bit_1.Reg_1bit_3.net_1 24 100
| device Reg_32bit_1.Reg_1bit_3.nmos.4 390 260
n w[2] Reg_32bit_1.Reg_1bit_3.net_3 Reg_32bit_1.Reg_1bit_3.net_1 24 100
| begin Reg_32bit_1.Reg_1bit_3.inverter_1 550 380
| device Reg_32bit_1.Reg_1bit_3.inverter_1.nmos.1 550 360
n Reg_32bit_1.Reg_1bit_3.net_1 gnd Reg_32bit_1.Reg_1bit_3.net_2 24 100
| device Reg_32bit_1.Reg_1bit_3.inverter_1.nmos.2 550 360
n Reg_32bit_1.Reg_1bit_3.net_1 gnd Reg_32bit_1.Reg_1bit_3.net_2 24 100
| device Reg_32bit_1.Reg_1bit_3.inverter_1.nmos.3 550 360
n Reg_32bit_1.Reg_1bit_3.net_1 gnd Reg_32bit_1.Reg_1bit_3.net_2 24 100
| device Reg_32bit_1.Reg_1bit_3.inverter_1.nmos.4 550 360
n Reg_32bit_1.Reg_1bit_3.net_1 gnd Reg_32bit_1.Reg_1bit_3.net_2 24 100
| device Reg_32bit_1.Reg_1bit_3.inverter_1.pmos.1 550 200
p Reg_32bit_1.Reg_1bit_3.net_1 vdd Reg_32bit_1.Reg_1bit_3.net_2 24 200
| device Reg_32bit_1.Reg_1bit_3.inverter_1.pmos.2 550 200
p Reg_32bit_1.Reg_1bit_3.net_1 vdd Reg_32bit_1.Reg_1bit_3.net_2 24 200
| device Reg_32bit_1.Reg_1bit_3.inverter_1.pmos.3 550 200
p Reg_32bit_1.Reg_1bit_3.net_1 vdd Reg_32bit_1.Reg_1bit_3.net_2 24 200
| device Reg_32bit_1.Reg_1bit_3.inverter_1.pmos.4 550 200
p Reg_32bit_1.Reg_1bit_3.net_1 vdd Reg_32bit_1.Reg_1bit_3.net_2 24 200
| end Reg_32bit_1.Reg_1bit_3.inverter_1
| begin Reg_32bit_1.Reg_1bit_3.inverter_2 290 260
| device Reg_32bit_1.Reg_1bit_3.inverter_2.nmos.1 550 360
n data[3] gnd Reg_32bit_1.Reg_1bit_3.net_3 24 100
| device Reg_32bit_1.Reg_1bit_3.inverter_2.nmos.2 550 360
n data[3] gnd Reg_32bit_1.Reg_1bit_3.net_3 24 100
| device Reg_32bit_1.Reg_1bit_3.inverter_2.nmos.3 550 360
n data[3] gnd Reg_32bit_1.Reg_1bit_3.net_3 24 100
| device Reg_32bit_1.Reg_1bit_3.inverter_2.nmos.4 550 360
n data[3] gnd Reg_32bit_1.Reg_1bit_3.net_3 24 100
| device Reg_32bit_1.Reg_1bit_3.inverter_2.pmos.1 550 200
p data[3] vdd Reg_32bit_1.Reg_1bit_3.net_3 24 200
| device Reg_32bit_1.Reg_1bit_3.inverter_2.pmos.2 550 200
p data[3] vdd Reg_32bit_1.Reg_1bit_3.net_3 24 200
| device Reg_32bit_1.Reg_1bit_3.inverter_2.pmos.3 550 200
p data[3] vdd Reg_32bit_1.Reg_1bit_3.net_3 24 200
| device Reg_32bit_1.Reg_1bit_3.inverter_2.pmos.4 550 200
p data[3] vdd Reg_32bit_1.Reg_1bit_3.net_3 24 200
| end Reg_32bit_1.Reg_1bit_3.inverter_2
| device Reg_32bit_1.Reg_1bit_3.nmos_1 730 230
n inR1[2] Reg_32bit_1.Reg_1bit_3.net_2 out1[3] 24 100
| device Reg_32bit_1.Reg_1bit_3.nmos_2 730 360
n inR2[2] Reg_32bit_1.Reg_1bit_3.net_2 out2[3] 24 100
| end Reg_32bit_1.Reg_1bit_3
| begin Reg_32bit_1.Reg_1bit_4 510 620
| begin Reg_32bit_1.Reg_1bit_4.inverter 560 210
| device Reg_32bit_1.Reg_1bit_4.inverter.nmos 550 360
n Reg_32bit_1.Reg_1bit_4.net_2 gnd Reg_32bit_1.Reg_1bit_4.net_1 24 100
| device Reg_32bit_1.Reg_1bit_4.inverter.pmos 550 200
p Reg_32bit_1.Reg_1bit_4.net_2 vdd Reg_32bit_1.Reg_1bit_4.net_1 24 200
| end Reg_32bit_1.Reg_1bit_4.inverter
| device Reg_32bit_1.Reg_1bit_4.nmos.1 390 260
n w[2] Reg_32bit_1.Reg_1bit_4.net_3 Reg_32bit_1.Reg_1bit_4.net_1 24 100
| device Reg_32bit_1.Reg_1bit_4.nmos.2 390 260
n w[2] Reg_32bit_1.Reg_1bit_4.net_3 Reg_32bit_1.Reg_1bit_4.net_1 24 100
| device Reg_32bit_1.Reg_1bit_4.nmos.3 390 260
n w[2] Reg_32bit_1.Reg_1bit_4.net_3 Reg_32bit_1.Reg_1bit_4.net_1 24 100
| device Reg_32bit_1.Reg_1bit_4.nmos.4 390 260
n w[2] Reg_32bit_1.Reg_1bit_4.net_3 Reg_32bit_1.Reg_1bit_4.net_1 24 100
| begin Reg_32bit_1.Reg_1bit_4.inverter_1 550 380
| device Reg_32bit_1.Reg_1bit_4.inverter_1.nmos.1 550 360
n Reg_32bit_1.Reg_1bit_4.net_1 gnd Reg_32bit_1.Reg_1bit_4.net_2 24 100
| device Reg_32bit_1.Reg_1bit_4.inverter_1.nmos.2 550 360
n Reg_32bit_1.Reg_1bit_4.net_1 gnd Reg_32bit_1.Reg_1bit_4.net_2 24 100
| device Reg_32bit_1.Reg_1bit_4.inverter_1.nmos.3 550 360
n Reg_32bit_1.Reg_1bit_4.net_1 gnd Reg_32bit_1.Reg_1bit_4.net_2 24 100
| device Reg_32bit_1.Reg_1bit_4.inverter_1.nmos.4 550 360
n Reg_32bit_1.Reg_1bit_4.net_1 gnd Reg_32bit_1.Reg_1bit_4.net_2 24 100
| device Reg_32bit_1.Reg_1bit_4.inverter_1.pmos.1 550 200
p Reg_32bit_1.Reg_1bit_4.net_1 vdd Reg_32bit_1.Reg_1bit_4.net_2 24 200
| device Reg_32bit_1.Reg_1bit_4.inverter_1.pmos.2 550 200
p Reg_32bit_1.Reg_1bit_4.net_1 vdd Reg_32bit_1.Reg_1bit_4.net_2 24 200
| device Reg_32bit_1.Reg_1bit_4.inverter_1.pmos.3 550 200
p Reg_32bit_1.Reg_1bit_4.net_1 vdd Reg_32bit_1.Reg_1bit_4.net_2 24 200
| device Reg_32bit_1.Reg_1bit_4.inverter_1.pmos.4 550 200
p Reg_32bit_1.Reg_1bit_4.net_1 vdd Reg_32bit_1.Reg_1bit_4.net_2 24 200
| end Reg_32bit_1.Reg_1bit_4.inverter_1
| begin Reg_32bit_1.Reg_1bit_4.inverter_2 290 260
| device Reg_32bit_1.Reg_1bit_4.inverter_2.nmos.1 550 360
n data[4] gnd Reg_32bit_1.Reg_1bit_4.net_3 24 100
| device Reg_32bit_1.Reg_1bit_4.inverter_2.nmos.2 550 360
n data[4] gnd Reg_32bit_1.Reg_1bit_4.net_3 24 100
| device Reg_32bit_1.Reg_1bit_4.inverter_2.nmos.3 550 360
n data[4] gnd Reg_32bit_1.Reg_1bit_4.net_3 24 100
| device Reg_32bit_1.Reg_1bit_4.inverter_2.nmos.4 550 360
n data[4] gnd Reg_32bit_1.Reg_1bit_4.net_3 24 100
| device Reg_32bit_1.Reg_1bit_4.inverter_2.pmos.1 550 200
p data[4] vdd Reg_32bit_1.Reg_1bit_4.net_3 24 200
| device Reg_32bit_1.Reg_1bit_4.inverter_2.pmos.2 550 200
p data[4] vdd Reg_32bit_1.Reg_1bit_4.net_3 24 200
| device Reg_32bit_1.Reg_1bit_4.inverter_2.pmos.3 550 200
p data[4] vdd Reg_32bit_1.Reg_1bit_4.net_3 24 200
| device Reg_32bit_1.Reg_1bit_4.inverter_2.pmos.4 550 200
p data[4] vdd Reg_32bit_1.Reg_1bit_4.net_3 24 200
| end Reg_32bit_1.Reg_1bit_4.inverter_2
| device Reg_32bit_1.Reg_1bit_4.nmos_1 730 230
n inR1[2] Reg_32bit_1.Reg_1bit_4.net_2 out1[4] 24 100
| device Reg_32bit_1.Reg_1bit_4.nmos_2 730 360
n inR2[2] Reg_32bit_1.Reg_1bit_4.net_2 out2[4] 24 100
| end Reg_32bit_1.Reg_1bit_4
| begin Reg_32bit_1.Reg_1bit_5 510 750
| begin Reg_32bit_1.Reg_1bit_5.inverter 560 210
| device Reg_32bit_1.Reg_1bit_5.inverter.nmos 550 360
n Reg_32bit_1.Reg_1bit_5.net_2 gnd Reg_32bit_1.Reg_1bit_5.net_1 24 100
| device Reg_32bit_1.Reg_1bit_5.inverter.pmos 550 200
p Reg_32bit_1.Reg_1bit_5.net_2 vdd Reg_32bit_1.Reg_1bit_5.net_1 24 200
| end Reg_32bit_1.Reg_1bit_5.inverter
| device Reg_32bit_1.Reg_1bit_5.nmos.1 390 260
n w[2] Reg_32bit_1.Reg_1bit_5.net_3 Reg_32bit_1.Reg_1bit_5.net_1 24 100
| device Reg_32bit_1.Reg_1bit_5.nmos.2 390 260
n w[2] Reg_32bit_1.Reg_1bit_5.net_3 Reg_32bit_1.Reg_1bit_5.net_1 24 100
| device Reg_32bit_1.Reg_1bit_5.nmos.3 390 260
n w[2] Reg_32bit_1.Reg_1bit_5.net_3 Reg_32bit_1.Reg_1bit_5.net_1 24 100
| device Reg_32bit_1.Reg_1bit_5.nmos.4 390 260
n w[2] Reg_32bit_1.Reg_1bit_5.net_3 Reg_32bit_1.Reg_1bit_5.net_1 24 100
| begin Reg_32bit_1.Reg_1bit_5.inverter_1 550 380
| device Reg_32bit_1.Reg_1bit_5.inverter_1.nmos.1 550 360
n Reg_32bit_1.Reg_1bit_5.net_1 gnd Reg_32bit_1.Reg_1bit_5.net_2 24 100
| device Reg_32bit_1.Reg_1bit_5.inverter_1.nmos.2 550 360
n Reg_32bit_1.Reg_1bit_5.net_1 gnd Reg_32bit_1.Reg_1bit_5.net_2 24 100
| device Reg_32bit_1.Reg_1bit_5.inverter_1.nmos.3 550 360
n Reg_32bit_1.Reg_1bit_5.net_1 gnd Reg_32bit_1.Reg_1bit_5.net_2 24 100
| device Reg_32bit_1.Reg_1bit_5.inverter_1.nmos.4 550 360
n Reg_32bit_1.Reg_1bit_5.net_1 gnd Reg_32bit_1.Reg_1bit_5.net_2 24 100
| device Reg_32bit_1.Reg_1bit_5.inverter_1.pmos.1 550 200
p Reg_32bit_1.Reg_1bit_5.net_1 vdd Reg_32bit_1.Reg_1bit_5.net_2 24 200
| device Reg_32bit_1.Reg_1bit_5.inverter_1.pmos.2 550 200
p Reg_32bit_1.Reg_1bit_5.net_1 vdd Reg_32bit_1.Reg_1bit_5.net_2 24 200
| device Reg_32bit_1.Reg_1bit_5.inverter_1.pmos.3 550 200
p Reg_32bit_1.Reg_1bit_5.net_1 vdd Reg_32bit_1.Reg_1bit_5.net_2 24 200
| device Reg_32bit_1.Reg_1bit_5.inverter_1.pmos.4 550 200
p Reg_32bit_1.Reg_1bit_5.net_1 vdd Reg_32bit_1.Reg_1bit_5.net_2 24 200
| end Reg_32bit_1.Reg_1bit_5.inverter_1
| begin Reg_32bit_1.Reg_1bit_5.inverter_2 290 260
| device Reg_32bit_1.Reg_1bit_5.inverter_2.nmos.1 550 360
n data[5] gnd Reg_32bit_1.Reg_1bit_5.net_3 24 100
| device Reg_32bit_1.Reg_1bit_5.inverter_2.nmos.2 550 360
n data[5] gnd Reg_32bit_1.Reg_1bit_5.net_3 24 100
| device Reg_32bit_1.Reg_1bit_5.inverter_2.nmos.3 550 360
n data[5] gnd Reg_32bit_1.Reg_1bit_5.net_3 24 100
| device Reg_32bit_1.Reg_1bit_5.inverter_2.nmos.4 550 360
n data[5] gnd Reg_32bit_1.Reg_1bit_5.net_3 24 100
| device Reg_32bit_1.Reg_1bit_5.inverter_2.pmos.1 550 200
p data[5] vdd Reg_32bit_1.Reg_1bit_5.net_3 24 200
| device Reg_32bit_1.Reg_1bit_5.inverter_2.pmos.2 550 200
p data[5] vdd Reg_32bit_1.Reg_1bit_5.net_3 24 200
| device Reg_32bit_1.Reg_1bit_5.inverter_2.pmos.3 550 200
p data[5] vdd Reg_32bit_1.Reg_1bit_5.net_3 24 200
| device Reg_32bit_1.Reg_1bit_5.inverter_2.pmos.4 550 200
p data[5] vdd Reg_32bit_1.Reg_1bit_5.net_3 24 200
| end Reg_32bit_1.Reg_1bit_5.inverter_2
| device Reg_32bit_1.Reg_1bit_5.nmos_1 730 230
n inR1[2] Reg_32bit_1.Reg_1bit_5.net_2 out1[5] 24 100
| device Reg_32bit_1.Reg_1bit_5.nmos_2 730 360
n inR2[2] Reg_32bit_1.Reg_1bit_5.net_2 out2[5] 24 100
| end Reg_32bit_1.Reg_1bit_5
| begin Reg_32bit_1.Reg_1bit_6 510 880
| begin Reg_32bit_1.Reg_1bit_6.inverter 560 210
| device Reg_32bit_1.Reg_1bit_6.inverter.nmos 550 360
n Reg_32bit_1.Reg_1bit_6.net_2 gnd Reg_32bit_1.Reg_1bit_6.net_1 24 100
| device Reg_32bit_1.Reg_1bit_6.inverter.pmos 550 200
p Reg_32bit_1.Reg_1bit_6.net_2 vdd Reg_32bit_1.Reg_1bit_6.net_1 24 200
| end Reg_32bit_1.Reg_1bit_6.inverter
| device Reg_32bit_1.Reg_1bit_6.nmos.1 390 260
n w[2] Reg_32bit_1.Reg_1bit_6.net_3 Reg_32bit_1.Reg_1bit_6.net_1 24 100
| device Reg_32bit_1.Reg_1bit_6.nmos.2 390 260
n w[2] Reg_32bit_1.Reg_1bit_6.net_3 Reg_32bit_1.Reg_1bit_6.net_1 24 100
| device Reg_32bit_1.Reg_1bit_6.nmos.3 390 260
n w[2] Reg_32bit_1.Reg_1bit_6.net_3 Reg_32bit_1.Reg_1bit_6.net_1 24 100
| device Reg_32bit_1.Reg_1bit_6.nmos.4 390 260
n w[2] Reg_32bit_1.Reg_1bit_6.net_3 Reg_32bit_1.Reg_1bit_6.net_1 24 100
| begin Reg_32bit_1.Reg_1bit_6.inverter_1 550 380
| device Reg_32bit_1.Reg_1bit_6.inverter_1.nmos.1 550 360
n Reg_32bit_1.Reg_1bit_6.net_1 gnd Reg_32bit_1.Reg_1bit_6.net_2 24 100
| device Reg_32bit_1.Reg_1bit_6.inverter_1.nmos.2 550 360
n Reg_32bit_1.Reg_1bit_6.net_1 gnd Reg_32bit_1.Reg_1bit_6.net_2 24 100
| device Reg_32bit_1.Reg_1bit_6.inverter_1.nmos.3 550 360
n Reg_32bit_1.Reg_1bit_6.net_1 gnd Reg_32bit_1.Reg_1bit_6.net_2 24 100
| device Reg_32bit_1.Reg_1bit_6.inverter_1.nmos.4 550 360
n Reg_32bit_1.Reg_1bit_6.net_1 gnd Reg_32bit_1.Reg_1bit_6.net_2 24 100
| device Reg_32bit_1.Reg_1bit_6.inverter_1.pmos.1 550 200
p Reg_32bit_1.Reg_1bit_6.net_1 vdd Reg_32bit_1.Reg_1bit_6.net_2 24 200
| device Reg_32bit_1.Reg_1bit_6.inverter_1.pmos.2 550 200
p Reg_32bit_1.Reg_1bit_6.net_1 vdd Reg_32bit_1.Reg_1bit_6.net_2 24 200
| device Reg_32bit_1.Reg_1bit_6.inverter_1.pmos.3 550 200
p Reg_32bit_1.Reg_1bit_6.net_1 vdd Reg_32bit_1.Reg_1bit_6.net_2 24 200
| device Reg_32bit_1.Reg_1bit_6.inverter_1.pmos.4 550 200
p Reg_32bit_1.Reg_1bit_6.net_1 vdd Reg_32bit_1.Reg_1bit_6.net_2 24 200
| end Reg_32bit_1.Reg_1bit_6.inverter_1
| begin Reg_32bit_1.Reg_1bit_6.inverter_2 290 260
| device Reg_32bit_1.Reg_1bit_6.inverter_2.nmos.1 550 360
n data[6] gnd Reg_32bit_1.Reg_1bit_6.net_3 24 100
| device Reg_32bit_1.Reg_1bit_6.inverter_2.nmos.2 550 360
n data[6] gnd Reg_32bit_1.Reg_1bit_6.net_3 24 100
| device Reg_32bit_1.Reg_1bit_6.inverter_2.nmos.3 550 360
n data[6] gnd Reg_32bit_1.Reg_1bit_6.net_3 24 100
| device Reg_32bit_1.Reg_1bit_6.inverter_2.nmos.4 550 360
n data[6] gnd Reg_32bit_1.Reg_1bit_6.net_3 24 100
| device Reg_32bit_1.Reg_1bit_6.inverter_2.pmos.1 550 200
p data[6] vdd Reg_32bit_1.Reg_1bit_6.net_3 24 200
| device Reg_32bit_1.Reg_1bit_6.inverter_2.pmos.2 550 200
p data[6] vdd Reg_32bit_1.Reg_1bit_6.net_3 24 200
| device Reg_32bit_1.Reg_1bit_6.inverter_2.pmos.3 550 200
p data[6] vdd Reg_32bit_1.Reg_1bit_6.net_3 24 200
| device Reg_32bit_1.Reg_1bit_6.inverter_2.pmos.4 550 200
p data[6] vdd Reg_32bit_1.Reg_1bit_6.net_3 24 200
| end Reg_32bit_1.Reg_1bit_6.inverter_2
| device Reg_32bit_1.Reg_1bit_6.nmos_1 730 230
n inR1[2] Reg_32bit_1.Reg_1bit_6.net_2 out1[6] 24 100
| device Reg_32bit_1.Reg_1bit_6.nmos_2 730 360
n inR2[2] Reg_32bit_1.Reg_1bit_6.net_2 out2[6] 24 100
| end Reg_32bit_1.Reg_1bit_6
| begin Reg_32bit_1.Reg_1bit_7 510 1010
| begin Reg_32bit_1.Reg_1bit_7.inverter 560 210
| device Reg_32bit_1.Reg_1bit_7.inverter.nmos 550 360
n Reg_32bit_1.Reg_1bit_7.net_2 gnd Reg_32bit_1.Reg_1bit_7.net_1 24 100
| device Reg_32bit_1.Reg_1bit_7.inverter.pmos 550 200
p Reg_32bit_1.Reg_1bit_7.net_2 vdd Reg_32bit_1.Reg_1bit_7.net_1 24 200
| end Reg_32bit_1.Reg_1bit_7.inverter
| device Reg_32bit_1.Reg_1bit_7.nmos.1 390 260
n w[2] Reg_32bit_1.Reg_1bit_7.net_3 Reg_32bit_1.Reg_1bit_7.net_1 24 100
| device Reg_32bit_1.Reg_1bit_7.nmos.2 390 260
n w[2] Reg_32bit_1.Reg_1bit_7.net_3 Reg_32bit_1.Reg_1bit_7.net_1 24 100
| device Reg_32bit_1.Reg_1bit_7.nmos.3 390 260
n w[2] Reg_32bit_1.Reg_1bit_7.net_3 Reg_32bit_1.Reg_1bit_7.net_1 24 100
| device Reg_32bit_1.Reg_1bit_7.nmos.4 390 260
n w[2] Reg_32bit_1.Reg_1bit_7.net_3 Reg_32bit_1.Reg_1bit_7.net_1 24 100
| begin Reg_32bit_1.Reg_1bit_7.inverter_1 550 380
| device Reg_32bit_1.Reg_1bit_7.inverter_1.nmos.1 550 360
n Reg_32bit_1.Reg_1bit_7.net_1 gnd Reg_32bit_1.Reg_1bit_7.net_2 24 100
| device Reg_32bit_1.Reg_1bit_7.inverter_1.nmos.2 550 360
n Reg_32bit_1.Reg_1bit_7.net_1 gnd Reg_32bit_1.Reg_1bit_7.net_2 24 100
| device Reg_32bit_1.Reg_1bit_7.inverter_1.nmos.3 550 360
n Reg_32bit_1.Reg_1bit_7.net_1 gnd Reg_32bit_1.Reg_1bit_7.net_2 24 100
| device Reg_32bit_1.Reg_1bit_7.inverter_1.nmos.4 550 360
n Reg_32bit_1.Reg_1bit_7.net_1 gnd Reg_32bit_1.Reg_1bit_7.net_2 24 100
| device Reg_32bit_1.Reg_1bit_7.inverter_1.pmos.1 550 200
p Reg_32bit_1.Reg_1bit_7.net_1 vdd Reg_32bit_1.Reg_1bit_7.net_2 24 200
| device Reg_32bit_1.Reg_1bit_7.inverter_1.pmos.2 550 200
p Reg_32bit_1.Reg_1bit_7.net_1 vdd Reg_32bit_1.Reg_1bit_7.net_2 24 200
| device Reg_32bit_1.Reg_1bit_7.inverter_1.pmos.3 550 200
p Reg_32bit_1.Reg_1bit_7.net_1 vdd Reg_32bit_1.Reg_1bit_7.net_2 24 200
| device Reg_32bit_1.Reg_1bit_7.inverter_1.pmos.4 550 200
p Reg_32bit_1.Reg_1bit_7.net_1 vdd Reg_32bit_1.Reg_1bit_7.net_2 24 200
| end Reg_32bit_1.Reg_1bit_7.inverter_1
| begin Reg_32bit_1.Reg_1bit_7.inverter_2 290 260
| device Reg_32bit_1.Reg_1bit_7.inverter_2.nmos.1 550 360
n data[7] gnd Reg_32bit_1.Reg_1bit_7.net_3 24 100
| device Reg_32bit_1.Reg_1bit_7.inverter_2.nmos.2 550 360
n data[7] gnd Reg_32bit_1.Reg_1bit_7.net_3 24 100
| device Reg_32bit_1.Reg_1bit_7.inverter_2.nmos.3 550 360
n data[7] gnd Reg_32bit_1.Reg_1bit_7.net_3 24 100
| device Reg_32bit_1.Reg_1bit_7.inverter_2.nmos.4 550 360
n data[7] gnd Reg_32bit_1.Reg_1bit_7.net_3 24 100
| device Reg_32bit_1.Reg_1bit_7.inverter_2.pmos.1 550 200
p data[7] vdd Reg_32bit_1.Reg_1bit_7.net_3 24 200
| device Reg_32bit_1.Reg_1bit_7.inverter_2.pmos.2 550 200
p data[7] vdd Reg_32bit_1.Reg_1bit_7.net_3 24 200
| device Reg_32bit_1.Reg_1bit_7.inverter_2.pmos.3 550 200
p data[7] vdd Reg_32bit_1.Reg_1bit_7.net_3 24 200
| device Reg_32bit_1.Reg_1bit_7.inverter_2.pmos.4 550 200
p data[7] vdd Reg_32bit_1.Reg_1bit_7.net_3 24 200
| end Reg_32bit_1.Reg_1bit_7.inverter_2
| device Reg_32bit_1.Reg_1bit_7.nmos_1 730 230
n inR1[2] Reg_32bit_1.Reg_1bit_7.net_2 out1[7] 24 100
| device Reg_32bit_1.Reg_1bit_7.nmos_2 730 360
n inR2[2] Reg_32bit_1.Reg_1bit_7.net_2 out2[7] 24 100
| end Reg_32bit_1.Reg_1bit_7
| begin Reg_32bit_1.Reg_1bit_8 510 1150
| begin Reg_32bit_1.Reg_1bit_8.inverter 560 210
| device Reg_32bit_1.Reg_1bit_8.inverter.nmos 550 360
n Reg_32bit_1.Reg_1bit_8.net_2 gnd Reg_32bit_1.Reg_1bit_8.net_1 24 100
| device Reg_32bit_1.Reg_1bit_8.inverter.pmos 550 200
p Reg_32bit_1.Reg_1bit_8.net_2 vdd Reg_32bit_1.Reg_1bit_8.net_1 24 200
| end Reg_32bit_1.Reg_1bit_8.inverter
| device Reg_32bit_1.Reg_1bit_8.nmos.1 390 260
n w[2] Reg_32bit_1.Reg_1bit_8.net_3 Reg_32bit_1.Reg_1bit_8.net_1 24 100
| device Reg_32bit_1.Reg_1bit_8.nmos.2 390 260
n w[2] Reg_32bit_1.Reg_1bit_8.net_3 Reg_32bit_1.Reg_1bit_8.net_1 24 100
| device Reg_32bit_1.Reg_1bit_8.nmos.3 390 260
n w[2] Reg_32bit_1.Reg_1bit_8.net_3 Reg_32bit_1.Reg_1bit_8.net_1 24 100
| device Reg_32bit_1.Reg_1bit_8.nmos.4 390 260
n w[2] Reg_32bit_1.Reg_1bit_8.net_3 Reg_32bit_1.Reg_1bit_8.net_1 24 100
| begin Reg_32bit_1.Reg_1bit_8.inverter_1 550 380
| device Reg_32bit_1.Reg_1bit_8.inverter_1.nmos.1 550 360
n Reg_32bit_1.Reg_1bit_8.net_1 gnd Reg_32bit_1.Reg_1bit_8.net_2 24 100
| device Reg_32bit_1.Reg_1bit_8.inverter_1.nmos.2 550 360
n Reg_32bit_1.Reg_1bit_8.net_1 gnd Reg_32bit_1.Reg_1bit_8.net_2 24 100
| device Reg_32bit_1.Reg_1bit_8.inverter_1.nmos.3 550 360
n Reg_32bit_1.Reg_1bit_8.net_1 gnd Reg_32bit_1.Reg_1bit_8.net_2 24 100
| device Reg_32bit_1.Reg_1bit_8.inverter_1.nmos.4 550 360
n Reg_32bit_1.Reg_1bit_8.net_1 gnd Reg_32bit_1.Reg_1bit_8.net_2 24 100
| device Reg_32bit_1.Reg_1bit_8.inverter_1.pmos.1 550 200
p Reg_32bit_1.Reg_1bit_8.net_1 vdd Reg_32bit_1.Reg_1bit_8.net_2 24 200
| device Reg_32bit_1.Reg_1bit_8.inverter_1.pmos.2 550 200
p Reg_32bit_1.Reg_1bit_8.net_1 vdd Reg_32bit_1.Reg_1bit_8.net_2 24 200
| device Reg_32bit_1.Reg_1bit_8.inverter_1.pmos.3 550 200
p Reg_32bit_1.Reg_1bit_8.net_1 vdd Reg_32bit_1.Reg_1bit_8.net_2 24 200
| device Reg_32bit_1.Reg_1bit_8.inverter_1.pmos.4 550 200
p Reg_32bit_1.Reg_1bit_8.net_1 vdd Reg_32bit_1.Reg_1bit_8.net_2 24 200
| end Reg_32bit_1.Reg_1bit_8.inverter_1
| begin Reg_32bit_1.Reg_1bit_8.inverter_2 290 260
| device Reg_32bit_1.Reg_1bit_8.inverter_2.nmos.1 550 360
n data[8] gnd Reg_32bit_1.Reg_1bit_8.net_3 24 100
| device Reg_32bit_1.Reg_1bit_8.inverter_2.nmos.2 550 360
n data[8] gnd Reg_32bit_1.Reg_1bit_8.net_3 24 100
| device Reg_32bit_1.Reg_1bit_8.inverter_2.nmos.3 550 360
n data[8] gnd Reg_32bit_1.Reg_1bit_8.net_3 24 100
| device Reg_32bit_1.Reg_1bit_8.inverter_2.nmos.4 550 360
n data[8] gnd Reg_32bit_1.Reg_1bit_8.net_3 24 100
| device Reg_32bit_1.Reg_1bit_8.inverter_2.pmos.1 550 200
p data[8] vdd Reg_32bit_1.Reg_1bit_8.net_3 24 200
| device Reg_32bit_1.Reg_1bit_8.inverter_2.pmos.2 550 200
p data[8] vdd Reg_32bit_1.Reg_1bit_8.net_3 24 200
| device Reg_32bit_1.Reg_1bit_8.inverter_2.pmos.3 550 200
p data[8] vdd Reg_32bit_1.Reg_1bit_8.net_3 24 200
| device Reg_32bit_1.Reg_1bit_8.inverter_2.pmos.4 550 200
p data[8] vdd Reg_32bit_1.Reg_1bit_8.net_3 24 200
| end Reg_32bit_1.Reg_1bit_8.inverter_2
| device Reg_32bit_1.Reg_1bit_8.nmos_1 730 230
n inR1[2] Reg_32bit_1.Reg_1bit_8.net_2 out1[8] 24 100
| device Reg_32bit_1.Reg_1bit_8.nmos_2 730 360
n inR2[2] Reg_32bit_1.Reg_1bit_8.net_2 out2[8] 24 100
| end Reg_32bit_1.Reg_1bit_8
| begin Reg_32bit_1.Reg_1bit_9 510 1280
| begin Reg_32bit_1.Reg_1bit_9.inverter 560 210
| device Reg_32bit_1.Reg_1bit_9.inverter.nmos 550 360
n Reg_32bit_1.Reg_1bit_9.net_2 gnd Reg_32bit_1.Reg_1bit_9.net_1 24 100
| device Reg_32bit_1.Reg_1bit_9.inverter.pmos 550 200
p Reg_32bit_1.Reg_1bit_9.net_2 vdd Reg_32bit_1.Reg_1bit_9.net_1 24 200
| end Reg_32bit_1.Reg_1bit_9.inverter
| device Reg_32bit_1.Reg_1bit_9.nmos.1 390 260
n w[2] Reg_32bit_1.Reg_1bit_9.net_3 Reg_32bit_1.Reg_1bit_9.net_1 24 100
| device Reg_32bit_1.Reg_1bit_9.nmos.2 390 260
n w[2] Reg_32bit_1.Reg_1bit_9.net_3 Reg_32bit_1.Reg_1bit_9.net_1 24 100
| device Reg_32bit_1.Reg_1bit_9.nmos.3 390 260
n w[2] Reg_32bit_1.Reg_1bit_9.net_3 Reg_32bit_1.Reg_1bit_9.net_1 24 100
| device Reg_32bit_1.Reg_1bit_9.nmos.4 390 260
n w[2] Reg_32bit_1.Reg_1bit_9.net_3 Reg_32bit_1.Reg_1bit_9.net_1 24 100
| begin Reg_32bit_1.Reg_1bit_9.inverter_1 550 380
| device Reg_32bit_1.Reg_1bit_9.inverter_1.nmos.1 550 360
n Reg_32bit_1.Reg_1bit_9.net_1 gnd Reg_32bit_1.Reg_1bit_9.net_2 24 100
| device Reg_32bit_1.Reg_1bit_9.inverter_1.nmos.2 550 360
n Reg_32bit_1.Reg_1bit_9.net_1 gnd Reg_32bit_1.Reg_1bit_9.net_2 24 100
| device Reg_32bit_1.Reg_1bit_9.inverter_1.nmos.3 550 360
n Reg_32bit_1.Reg_1bit_9.net_1 gnd Reg_32bit_1.Reg_1bit_9.net_2 24 100
| device Reg_32bit_1.Reg_1bit_9.inverter_1.nmos.4 550 360
n Reg_32bit_1.Reg_1bit_9.net_1 gnd Reg_32bit_1.Reg_1bit_9.net_2 24 100
| device Reg_32bit_1.Reg_1bit_9.inverter_1.pmos.1 550 200
p Reg_32bit_1.Reg_1bit_9.net_1 vdd Reg_32bit_1.Reg_1bit_9.net_2 24 200
| device Reg_32bit_1.Reg_1bit_9.inverter_1.pmos.2 550 200
p Reg_32bit_1.Reg_1bit_9.net_1 vdd Reg_32bit_1.Reg_1bit_9.net_2 24 200
| device Reg_32bit_1.Reg_1bit_9.inverter_1.pmos.3 550 200
p Reg_32bit_1.Reg_1bit_9.net_1 vdd Reg_32bit_1.Reg_1bit_9.net_2 24 200
| device Reg_32bit_1.Reg_1bit_9.inverter_1.pmos.4 550 200
p Reg_32bit_1.Reg_1bit_9.net_1 vdd Reg_32bit_1.Reg_1bit_9.net_2 24 200
| end Reg_32bit_1.Reg_1bit_9.inverter_1
| begin Reg_32bit_1.Reg_1bit_9.inverter_2 290 260
| device Reg_32bit_1.Reg_1bit_9.inverter_2.nmos.1 550 360
n data[9] gnd Reg_32bit_1.Reg_1bit_9.net_3 24 100
| device Reg_32bit_1.Reg_1bit_9.inverter_2.nmos.2 550 360
n data[9] gnd Reg_32bit_1.Reg_1bit_9.net_3 24 100
| device Reg_32bit_1.Reg_1bit_9.inverter_2.nmos.3 550 360
n data[9] gnd Reg_32bit_1.Reg_1bit_9.net_3 24 100
| device Reg_32bit_1.Reg_1bit_9.inverter_2.nmos.4 550 360
n data[9] gnd Reg_32bit_1.Reg_1bit_9.net_3 24 100
| device Reg_32bit_1.Reg_1bit_9.inverter_2.pmos.1 550 200
p data[9] vdd Reg_32bit_1.Reg_1bit_9.net_3 24 200
| device Reg_32bit_1.Reg_1bit_9.inverter_2.pmos.2 550 200
p data[9] vdd Reg_32bit_1.Reg_1bit_9.net_3 24 200
| device Reg_32bit_1.Reg_1bit_9.inverter_2.pmos.3 550 200
p data[9] vdd Reg_32bit_1.Reg_1bit_9.net_3 24 200
| device Reg_32bit_1.Reg_1bit_9.inverter_2.pmos.4 550 200
p data[9] vdd Reg_32bit_1.Reg_1bit_9.net_3 24 200
| end Reg_32bit_1.Reg_1bit_9.inverter_2
| device Reg_32bit_1.Reg_1bit_9.nmos_1 730 230
n inR1[2] Reg_32bit_1.Reg_1bit_9.net_2 out1[9] 24 100
| device Reg_32bit_1.Reg_1bit_9.nmos_2 730 360
n inR2[2] Reg_32bit_1.Reg_1bit_9.net_2 out2[9] 24 100
| end Reg_32bit_1.Reg_1bit_9
| begin Reg_32bit_1.Reg_1bit_10 510 1410
| begin Reg_32bit_1.Reg_1bit_10.inverter 560 210
| device Reg_32bit_1.Reg_1bit_10.inverter.nmos 550 360
n Reg_32bit_1.Reg_1bit_10.net_2 gnd Reg_32bit_1.Reg_1bit_10.net_1 24 100
| device Reg_32bit_1.Reg_1bit_10.inverter.pmos 550 200
p Reg_32bit_1.Reg_1bit_10.net_2 vdd Reg_32bit_1.Reg_1bit_10.net_1 24 200
| end Reg_32bit_1.Reg_1bit_10.inverter
| device Reg_32bit_1.Reg_1bit_10.nmos.1 390 260
n w[2] Reg_32bit_1.Reg_1bit_10.net_3 Reg_32bit_1.Reg_1bit_10.net_1 24 100
| device Reg_32bit_1.Reg_1bit_10.nmos.2 390 260
n w[2] Reg_32bit_1.Reg_1bit_10.net_3 Reg_32bit_1.Reg_1bit_10.net_1 24 100
| device Reg_32bit_1.Reg_1bit_10.nmos.3 390 260
n w[2] Reg_32bit_1.Reg_1bit_10.net_3 Reg_32bit_1.Reg_1bit_10.net_1 24 100
| device Reg_32bit_1.Reg_1bit_10.nmos.4 390 260
n w[2] Reg_32bit_1.Reg_1bit_10.net_3 Reg_32bit_1.Reg_1bit_10.net_1 24 100
| begin Reg_32bit_1.Reg_1bit_10.inverter_1 550 380
| device Reg_32bit_1.Reg_1bit_10.inverter_1.nmos.1 550 360
n Reg_32bit_1.Reg_1bit_10.net_1 gnd Reg_32bit_1.Reg_1bit_10.net_2 24 100
| device Reg_32bit_1.Reg_1bit_10.inverter_1.nmos.2 550 360
n Reg_32bit_1.Reg_1bit_10.net_1 gnd Reg_32bit_1.Reg_1bit_10.net_2 24 100
| device Reg_32bit_1.Reg_1bit_10.inverter_1.nmos.3 550 360
n Reg_32bit_1.Reg_1bit_10.net_1 gnd Reg_32bit_1.Reg_1bit_10.net_2 24 100
| device Reg_32bit_1.Reg_1bit_10.inverter_1.nmos.4 550 360
n Reg_32bit_1.Reg_1bit_10.net_1 gnd Reg_32bit_1.Reg_1bit_10.net_2 24 100
| device Reg_32bit_1.Reg_1bit_10.inverter_1.pmos.1 550 200
p Reg_32bit_1.Reg_1bit_10.net_1 vdd Reg_32bit_1.Reg_1bit_10.net_2 24 200
| device Reg_32bit_1.Reg_1bit_10.inverter_1.pmos.2 550 200
p Reg_32bit_1.Reg_1bit_10.net_1 vdd Reg_32bit_1.Reg_1bit_10.net_2 24 200
| device Reg_32bit_1.Reg_1bit_10.inverter_1.pmos.3 550 200
p Reg_32bit_1.Reg_1bit_10.net_1 vdd Reg_32bit_1.Reg_1bit_10.net_2 24 200
| device Reg_32bit_1.Reg_1bit_10.inverter_1.pmos.4 550 200
p Reg_32bit_1.Reg_1bit_10.net_1 vdd Reg_32bit_1.Reg_1bit_10.net_2 24 200
| end Reg_32bit_1.Reg_1bit_10.inverter_1
| begin Reg_32bit_1.Reg_1bit_10.inverter_2 290 260
| device Reg_32bit_1.Reg_1bit_10.inverter_2.nmos.1 550 360
n data[10] gnd Reg_32bit_1.Reg_1bit_10.net_3 24 100
| device Reg_32bit_1.Reg_1bit_10.inverter_2.nmos.2 550 360
n data[10] gnd Reg_32bit_1.Reg_1bit_10.net_3 24 100
| device Reg_32bit_1.Reg_1bit_10.inverter_2.nmos.3 550 360
n data[10] gnd Reg_32bit_1.Reg_1bit_10.net_3 24 100
| device Reg_32bit_1.Reg_1bit_10.inverter_2.nmos.4 550 360
n data[10] gnd Reg_32bit_1.Reg_1bit_10.net_3 24 100
| device Reg_32bit_1.Reg_1bit_10.inverter_2.pmos.1 550 200
p data[10] vdd Reg_32bit_1.Reg_1bit_10.net_3 24 200
| device Reg_32bit_1.Reg_1bit_10.inverter_2.pmos.2 550 200
p data[10] vdd Reg_32bit_1.Reg_1bit_10.net_3 24 200
| device Reg_32bit_1.Reg_1bit_10.inverter_2.pmos.3 550 200
p data[10] vdd Reg_32bit_1.Reg_1bit_10.net_3 24 200
| device Reg_32bit_1.Reg_1bit_10.inverter_2.pmos.4 550 200
p data[10] vdd Reg_32bit_1.Reg_1bit_10.net_3 24 200
| end Reg_32bit_1.Reg_1bit_10.inverter_2
| device Reg_32bit_1.Reg_1bit_10.nmos_1 730 230
n inR1[2] Reg_32bit_1.Reg_1bit_10.net_2 out1[10] 24 100
| device Reg_32bit_1.Reg_1bit_10.nmos_2 730 360
n inR2[2] Reg_32bit_1.Reg_1bit_10.net_2 out2[10] 24 100
| end Reg_32bit_1.Reg_1bit_10
| begin Reg_32bit_1.Reg_1bit_11 510 1540
| begin Reg_32bit_1.Reg_1bit_11.inverter 560 210
| device Reg_32bit_1.Reg_1bit_11.inverter.nmos 550 360
n Reg_32bit_1.Reg_1bit_11.net_2 gnd Reg_32bit_1.Reg_1bit_11.net_1 24 100
| device Reg_32bit_1.Reg_1bit_11.inverter.pmos 550 200
p Reg_32bit_1.Reg_1bit_11.net_2 vdd Reg_32bit_1.Reg_1bit_11.net_1 24 200
| end Reg_32bit_1.Reg_1bit_11.inverter
| device Reg_32bit_1.Reg_1bit_11.nmos.1 390 260
n w[2] Reg_32bit_1.Reg_1bit_11.net_3 Reg_32bit_1.Reg_1bit_11.net_1 24 100
| device Reg_32bit_1.Reg_1bit_11.nmos.2 390 260
n w[2] Reg_32bit_1.Reg_1bit_11.net_3 Reg_32bit_1.Reg_1bit_11.net_1 24 100
| device Reg_32bit_1.Reg_1bit_11.nmos.3 390 260
n w[2] Reg_32bit_1.Reg_1bit_11.net_3 Reg_32bit_1.Reg_1bit_11.net_1 24 100
| device Reg_32bit_1.Reg_1bit_11.nmos.4 390 260
n w[2] Reg_32bit_1.Reg_1bit_11.net_3 Reg_32bit_1.Reg_1bit_11.net_1 24 100
| begin Reg_32bit_1.Reg_1bit_11.inverter_1 550 380
| device Reg_32bit_1.Reg_1bit_11.inverter_1.nmos.1 550 360
n Reg_32bit_1.Reg_1bit_11.net_1 gnd Reg_32bit_1.Reg_1bit_11.net_2 24 100
| device Reg_32bit_1.Reg_1bit_11.inverter_1.nmos.2 550 360
n Reg_32bit_1.Reg_1bit_11.net_1 gnd Reg_32bit_1.Reg_1bit_11.net_2 24 100
| device Reg_32bit_1.Reg_1bit_11.inverter_1.nmos.3 550 360
n Reg_32bit_1.Reg_1bit_11.net_1 gnd Reg_32bit_1.Reg_1bit_11.net_2 24 100
| device Reg_32bit_1.Reg_1bit_11.inverter_1.nmos.4 550 360
n Reg_32bit_1.Reg_1bit_11.net_1 gnd Reg_32bit_1.Reg_1bit_11.net_2 24 100
| device Reg_32bit_1.Reg_1bit_11.inverter_1.pmos.1 550 200
p Reg_32bit_1.Reg_1bit_11.net_1 vdd Reg_32bit_1.Reg_1bit_11.net_2 24 200
| device Reg_32bit_1.Reg_1bit_11.inverter_1.pmos.2 550 200
p Reg_32bit_1.Reg_1bit_11.net_1 vdd Reg_32bit_1.Reg_1bit_11.net_2 24 200
| device Reg_32bit_1.Reg_1bit_11.inverter_1.pmos.3 550 200
p Reg_32bit_1.Reg_1bit_11.net_1 vdd Reg_32bit_1.Reg_1bit_11.net_2 24 200
| device Reg_32bit_1.Reg_1bit_11.inverter_1.pmos.4 550 200
p Reg_32bit_1.Reg_1bit_11.net_1 vdd Reg_32bit_1.Reg_1bit_11.net_2 24 200
| end Reg_32bit_1.Reg_1bit_11.inverter_1
| begin Reg_32bit_1.Reg_1bit_11.inverter_2 290 260
| device Reg_32bit_1.Reg_1bit_11.inverter_2.nmos.1 550 360
n data[11] gnd Reg_32bit_1.Reg_1bit_11.net_3 24 100
| device Reg_32bit_1.Reg_1bit_11.inverter_2.nmos.2 550 360
n data[11] gnd Reg_32bit_1.Reg_1bit_11.net_3 24 100
| device Reg_32bit_1.Reg_1bit_11.inverter_2.nmos.3 550 360
n data[11] gnd Reg_32bit_1.Reg_1bit_11.net_3 24 100
| device Reg_32bit_1.Reg_1bit_11.inverter_2.nmos.4 550 360
n data[11] gnd Reg_32bit_1.Reg_1bit_11.net_3 24 100
| device Reg_32bit_1.Reg_1bit_11.inverter_2.pmos.1 550 200
p data[11] vdd Reg_32bit_1.Reg_1bit_11.net_3 24 200
| device Reg_32bit_1.Reg_1bit_11.inverter_2.pmos.2 550 200
p data[11] vdd Reg_32bit_1.Reg_1bit_11.net_3 24 200
| device Reg_32bit_1.Reg_1bit_11.inverter_2.pmos.3 550 200
p data[11] vdd Reg_32bit_1.Reg_1bit_11.net_3 24 200
| device Reg_32bit_1.Reg_1bit_11.inverter_2.pmos.4 550 200
p data[11] vdd Reg_32bit_1.Reg_1bit_11.net_3 24 200
| end Reg_32bit_1.Reg_1bit_11.inverter_2
| device Reg_32bit_1.Reg_1bit_11.nmos_1 730 230
n inR1[2] Reg_32bit_1.Reg_1bit_11.net_2 out1[11] 24 100
| device Reg_32bit_1.Reg_1bit_11.nmos_2 730 360
n inR2[2] Reg_32bit_1.Reg_1bit_11.net_2 out2[11] 24 100
| end Reg_32bit_1.Reg_1bit_11
| begin Reg_32bit_1.Reg_1bit_12 510 1670
| begin Reg_32bit_1.Reg_1bit_12.inverter 560 210
| device Reg_32bit_1.Reg_1bit_12.inverter.nmos 550 360
n Reg_32bit_1.Reg_1bit_12.net_2 gnd Reg_32bit_1.Reg_1bit_12.net_1 24 100
| device Reg_32bit_1.Reg_1bit_12.inverter.pmos 550 200
p Reg_32bit_1.Reg_1bit_12.net_2 vdd Reg_32bit_1.Reg_1bit_12.net_1 24 200
| end Reg_32bit_1.Reg_1bit_12.inverter
| device Reg_32bit_1.Reg_1bit_12.nmos.1 390 260
n w[2] Reg_32bit_1.Reg_1bit_12.net_3 Reg_32bit_1.Reg_1bit_12.net_1 24 100
| device Reg_32bit_1.Reg_1bit_12.nmos.2 390 260
n w[2] Reg_32bit_1.Reg_1bit_12.net_3 Reg_32bit_1.Reg_1bit_12.net_1 24 100
| device Reg_32bit_1.Reg_1bit_12.nmos.3 390 260
n w[2] Reg_32bit_1.Reg_1bit_12.net_3 Reg_32bit_1.Reg_1bit_12.net_1 24 100
| device Reg_32bit_1.Reg_1bit_12.nmos.4 390 260
n w[2] Reg_32bit_1.Reg_1bit_12.net_3 Reg_32bit_1.Reg_1bit_12.net_1 24 100
| begin Reg_32bit_1.Reg_1bit_12.inverter_1 550 380
| device Reg_32bit_1.Reg_1bit_12.inverter_1.nmos.1 550 360
n Reg_32bit_1.Reg_1bit_12.net_1 gnd Reg_32bit_1.Reg_1bit_12.net_2 24 100
| device Reg_32bit_1.Reg_1bit_12.inverter_1.nmos.2 550 360
n Reg_32bit_1.Reg_1bit_12.net_1 gnd Reg_32bit_1.Reg_1bit_12.net_2 24 100
| device Reg_32bit_1.Reg_1bit_12.inverter_1.nmos.3 550 360
n Reg_32bit_1.Reg_1bit_12.net_1 gnd Reg_32bit_1.Reg_1bit_12.net_2 24 100
| device Reg_32bit_1.Reg_1bit_12.inverter_1.nmos.4 550 360
n Reg_32bit_1.Reg_1bit_12.net_1 gnd Reg_32bit_1.Reg_1bit_12.net_2 24 100
| device Reg_32bit_1.Reg_1bit_12.inverter_1.pmos.1 550 200
p Reg_32bit_1.Reg_1bit_12.net_1 vdd Reg_32bit_1.Reg_1bit_12.net_2 24 200
| device Reg_32bit_1.Reg_1bit_12.inverter_1.pmos.2 550 200
p Reg_32bit_1.Reg_1bit_12.net_1 vdd Reg_32bit_1.Reg_1bit_12.net_2 24 200
| device Reg_32bit_1.Reg_1bit_12.inverter_1.pmos.3 550 200
p Reg_32bit_1.Reg_1bit_12.net_1 vdd Reg_32bit_1.Reg_1bit_12.net_2 24 200
| device Reg_32bit_1.Reg_1bit_12.inverter_1.pmos.4 550 200
p Reg_32bit_1.Reg_1bit_12.net_1 vdd Reg_32bit_1.Reg_1bit_12.net_2 24 200
| end Reg_32bit_1.Reg_1bit_12.inverter_1
| begin Reg_32bit_1.Reg_1bit_12.inverter_2 290 260
| device Reg_32bit_1.Reg_1bit_12.inverter_2.nmos.1 550 360
n data[12] gnd Reg_32bit_1.Reg_1bit_12.net_3 24 100
| device Reg_32bit_1.Reg_1bit_12.inverter_2.nmos.2 550 360
n data[12] gnd Reg_32bit_1.Reg_1bit_12.net_3 24 100
| device Reg_32bit_1.Reg_1bit_12.inverter_2.nmos.3 550 360
n data[12] gnd Reg_32bit_1.Reg_1bit_12.net_3 24 100
| device Reg_32bit_1.Reg_1bit_12.inverter_2.nmos.4 550 360
n data[12] gnd Reg_32bit_1.Reg_1bit_12.net_3 24 100
| device Reg_32bit_1.Reg_1bit_12.inverter_2.pmos.1 550 200
p data[12] vdd Reg_32bit_1.Reg_1bit_12.net_3 24 200
| device Reg_32bit_1.Reg_1bit_12.inverter_2.pmos.2 550 200
p data[12] vdd Reg_32bit_1.Reg_1bit_12.net_3 24 200
| device Reg_32bit_1.Reg_1bit_12.inverter_2.pmos.3 550 200
p data[12] vdd Reg_32bit_1.Reg_1bit_12.net_3 24 200
| device Reg_32bit_1.Reg_1bit_12.inverter_2.pmos.4 550 200
p data[12] vdd Reg_32bit_1.Reg_1bit_12.net_3 24 200
| end Reg_32bit_1.Reg_1bit_12.inverter_2
| device Reg_32bit_1.Reg_1bit_12.nmos_1 730 230
n inR1[2] Reg_32bit_1.Reg_1bit_12.net_2 out1[12] 24 100
| device Reg_32bit_1.Reg_1bit_12.nmos_2 730 360
n inR2[2] Reg_32bit_1.Reg_1bit_12.net_2 out2[12] 24 100
| end Reg_32bit_1.Reg_1bit_12
| begin Reg_32bit_1.Reg_1bit_13 510 1800
| begin Reg_32bit_1.Reg_1bit_13.inverter 560 210
| device Reg_32bit_1.Reg_1bit_13.inverter.nmos 550 360
n Reg_32bit_1.Reg_1bit_13.net_2 gnd Reg_32bit_1.Reg_1bit_13.net_1 24 100
| device Reg_32bit_1.Reg_1bit_13.inverter.pmos 550 200
p Reg_32bit_1.Reg_1bit_13.net_2 vdd Reg_32bit_1.Reg_1bit_13.net_1 24 200
| end Reg_32bit_1.Reg_1bit_13.inverter
| device Reg_32bit_1.Reg_1bit_13.nmos.1 390 260
n w[2] Reg_32bit_1.Reg_1bit_13.net_3 Reg_32bit_1.Reg_1bit_13.net_1 24 100
| device Reg_32bit_1.Reg_1bit_13.nmos.2 390 260
n w[2] Reg_32bit_1.Reg_1bit_13.net_3 Reg_32bit_1.Reg_1bit_13.net_1 24 100
| device Reg_32bit_1.Reg_1bit_13.nmos.3 390 260
n w[2] Reg_32bit_1.Reg_1bit_13.net_3 Reg_32bit_1.Reg_1bit_13.net_1 24 100
| device Reg_32bit_1.Reg_1bit_13.nmos.4 390 260
n w[2] Reg_32bit_1.Reg_1bit_13.net_3 Reg_32bit_1.Reg_1bit_13.net_1 24 100
| begin Reg_32bit_1.Reg_1bit_13.inverter_1 550 380
| device Reg_32bit_1.Reg_1bit_13.inverter_1.nmos.1 550 360
n Reg_32bit_1.Reg_1bit_13.net_1 gnd Reg_32bit_1.Reg_1bit_13.net_2 24 100
| device Reg_32bit_1.Reg_1bit_13.inverter_1.nmos.2 550 360
n Reg_32bit_1.Reg_1bit_13.net_1 gnd Reg_32bit_1.Reg_1bit_13.net_2 24 100
| device Reg_32bit_1.Reg_1bit_13.inverter_1.nmos.3 550 360
n Reg_32bit_1.Reg_1bit_13.net_1 gnd Reg_32bit_1.Reg_1bit_13.net_2 24 100
| device Reg_32bit_1.Reg_1bit_13.inverter_1.nmos.4 550 360
n Reg_32bit_1.Reg_1bit_13.net_1 gnd Reg_32bit_1.Reg_1bit_13.net_2 24 100
| device Reg_32bit_1.Reg_1bit_13.inverter_1.pmos.1 550 200
p Reg_32bit_1.Reg_1bit_13.net_1 vdd Reg_32bit_1.Reg_1bit_13.net_2 24 200
| device Reg_32bit_1.Reg_1bit_13.inverter_1.pmos.2 550 200
p Reg_32bit_1.Reg_1bit_13.net_1 vdd Reg_32bit_1.Reg_1bit_13.net_2 24 200
| device Reg_32bit_1.Reg_1bit_13.inverter_1.pmos.3 550 200
p Reg_32bit_1.Reg_1bit_13.net_1 vdd Reg_32bit_1.Reg_1bit_13.net_2 24 200
| device Reg_32bit_1.Reg_1bit_13.inverter_1.pmos.4 550 200
p Reg_32bit_1.Reg_1bit_13.net_1 vdd Reg_32bit_1.Reg_1bit_13.net_2 24 200
| end Reg_32bit_1.Reg_1bit_13.inverter_1
| begin Reg_32bit_1.Reg_1bit_13.inverter_2 290 260
| device Reg_32bit_1.Reg_1bit_13.inverter_2.nmos.1 550 360
n data[13] gnd Reg_32bit_1.Reg_1bit_13.net_3 24 100
| device Reg_32bit_1.Reg_1bit_13.inverter_2.nmos.2 550 360
n data[13] gnd Reg_32bit_1.Reg_1bit_13.net_3 24 100
| device Reg_32bit_1.Reg_1bit_13.inverter_2.nmos.3 550 360
n data[13] gnd Reg_32bit_1.Reg_1bit_13.net_3 24 100
| device Reg_32bit_1.Reg_1bit_13.inverter_2.nmos.4 550 360
n data[13] gnd Reg_32bit_1.Reg_1bit_13.net_3 24 100
| device Reg_32bit_1.Reg_1bit_13.inverter_2.pmos.1 550 200
p data[13] vdd Reg_32bit_1.Reg_1bit_13.net_3 24 200
| device Reg_32bit_1.Reg_1bit_13.inverter_2.pmos.2 550 200
p data[13] vdd Reg_32bit_1.Reg_1bit_13.net_3 24 200
| device Reg_32bit_1.Reg_1bit_13.inverter_2.pmos.3 550 200
p data[13] vdd Reg_32bit_1.Reg_1bit_13.net_3 24 200
| device Reg_32bit_1.Reg_1bit_13.inverter_2.pmos.4 550 200
p data[13] vdd Reg_32bit_1.Reg_1bit_13.net_3 24 200
| end Reg_32bit_1.Reg_1bit_13.inverter_2
| device Reg_32bit_1.Reg_1bit_13.nmos_1 730 230
n inR1[2] Reg_32bit_1.Reg_1bit_13.net_2 out1[13] 24 100
| device Reg_32bit_1.Reg_1bit_13.nmos_2 730 360
n inR2[2] Reg_32bit_1.Reg_1bit_13.net_2 out2[13] 24 100
| end Reg_32bit_1.Reg_1bit_13
| begin Reg_32bit_1.Reg_1bit_14 510 1930
| begin Reg_32bit_1.Reg_1bit_14.inverter 560 210
| device Reg_32bit_1.Reg_1bit_14.inverter.nmos 550 360
n Reg_32bit_1.Reg_1bit_14.net_2 gnd Reg_32bit_1.Reg_1bit_14.net_1 24 100
| device Reg_32bit_1.Reg_1bit_14.inverter.pmos 550 200
p Reg_32bit_1.Reg_1bit_14.net_2 vdd Reg_32bit_1.Reg_1bit_14.net_1 24 200
| end Reg_32bit_1.Reg_1bit_14.inverter
| device Reg_32bit_1.Reg_1bit_14.nmos.1 390 260
n w[2] Reg_32bit_1.Reg_1bit_14.net_3 Reg_32bit_1.Reg_1bit_14.net_1 24 100
| device Reg_32bit_1.Reg_1bit_14.nmos.2 390 260
n w[2] Reg_32bit_1.Reg_1bit_14.net_3 Reg_32bit_1.Reg_1bit_14.net_1 24 100
| device Reg_32bit_1.Reg_1bit_14.nmos.3 390 260
n w[2] Reg_32bit_1.Reg_1bit_14.net_3 Reg_32bit_1.Reg_1bit_14.net_1 24 100
| device Reg_32bit_1.Reg_1bit_14.nmos.4 390 260
n w[2] Reg_32bit_1.Reg_1bit_14.net_3 Reg_32bit_1.Reg_1bit_14.net_1 24 100
| begin Reg_32bit_1.Reg_1bit_14.inverter_1 550 380
| device Reg_32bit_1.Reg_1bit_14.inverter_1.nmos.1 550 360
n Reg_32bit_1.Reg_1bit_14.net_1 gnd Reg_32bit_1.Reg_1bit_14.net_2 24 100
| device Reg_32bit_1.Reg_1bit_14.inverter_1.nmos.2 550 360
n Reg_32bit_1.Reg_1bit_14.net_1 gnd Reg_32bit_1.Reg_1bit_14.net_2 24 100
| device Reg_32bit_1.Reg_1bit_14.inverter_1.nmos.3 550 360
n Reg_32bit_1.Reg_1bit_14.net_1 gnd Reg_32bit_1.Reg_1bit_14.net_2 24 100
| device Reg_32bit_1.Reg_1bit_14.inverter_1.nmos.4 550 360
n Reg_32bit_1.Reg_1bit_14.net_1 gnd Reg_32bit_1.Reg_1bit_14.net_2 24 100
| device Reg_32bit_1.Reg_1bit_14.inverter_1.pmos.1 550 200
p Reg_32bit_1.Reg_1bit_14.net_1 vdd Reg_32bit_1.Reg_1bit_14.net_2 24 200
| device Reg_32bit_1.Reg_1bit_14.inverter_1.pmos.2 550 200
p Reg_32bit_1.Reg_1bit_14.net_1 vdd Reg_32bit_1.Reg_1bit_14.net_2 24 200
| device Reg_32bit_1.Reg_1bit_14.inverter_1.pmos.3 550 200
p Reg_32bit_1.Reg_1bit_14.net_1 vdd Reg_32bit_1.Reg_1bit_14.net_2 24 200
| device Reg_32bit_1.Reg_1bit_14.inverter_1.pmos.4 550 200
p Reg_32bit_1.Reg_1bit_14.net_1 vdd Reg_32bit_1.Reg_1bit_14.net_2 24 200
| end Reg_32bit_1.Reg_1bit_14.inverter_1
| begin Reg_32bit_1.Reg_1bit_14.inverter_2 290 260
| device Reg_32bit_1.Reg_1bit_14.inverter_2.nmos.1 550 360
n data[14] gnd Reg_32bit_1.Reg_1bit_14.net_3 24 100
| device Reg_32bit_1.Reg_1bit_14.inverter_2.nmos.2 550 360
n data[14] gnd Reg_32bit_1.Reg_1bit_14.net_3 24 100
| device Reg_32bit_1.Reg_1bit_14.inverter_2.nmos.3 550 360
n data[14] gnd Reg_32bit_1.Reg_1bit_14.net_3 24 100
| device Reg_32bit_1.Reg_1bit_14.inverter_2.nmos.4 550 360
n data[14] gnd Reg_32bit_1.Reg_1bit_14.net_3 24 100
| device Reg_32bit_1.Reg_1bit_14.inverter_2.pmos.1 550 200
p data[14] vdd Reg_32bit_1.Reg_1bit_14.net_3 24 200
| device Reg_32bit_1.Reg_1bit_14.inverter_2.pmos.2 550 200
p data[14] vdd Reg_32bit_1.Reg_1bit_14.net_3 24 200
| device Reg_32bit_1.Reg_1bit_14.inverter_2.pmos.3 550 200
p data[14] vdd Reg_32bit_1.Reg_1bit_14.net_3 24 200
| device Reg_32bit_1.Reg_1bit_14.inverter_2.pmos.4 550 200
p data[14] vdd Reg_32bit_1.Reg_1bit_14.net_3 24 200
| end Reg_32bit_1.Reg_1bit_14.inverter_2
| device Reg_32bit_1.Reg_1bit_14.nmos_1 730 230
n inR1[2] Reg_32bit_1.Reg_1bit_14.net_2 out1[14] 24 100
| device Reg_32bit_1.Reg_1bit_14.nmos_2 730 360
n inR2[2] Reg_32bit_1.Reg_1bit_14.net_2 out2[14] 24 100
| end Reg_32bit_1.Reg_1bit_14
| begin Reg_32bit_1.Reg_1bit_15 510 2060
| begin Reg_32bit_1.Reg_1bit_15.inverter 560 210
| device Reg_32bit_1.Reg_1bit_15.inverter.nmos 550 360
n Reg_32bit_1.Reg_1bit_15.net_2 gnd Reg_32bit_1.Reg_1bit_15.net_1 24 100
| device Reg_32bit_1.Reg_1bit_15.inverter.pmos 550 200
p Reg_32bit_1.Reg_1bit_15.net_2 vdd Reg_32bit_1.Reg_1bit_15.net_1 24 200
| end Reg_32bit_1.Reg_1bit_15.inverter
| device Reg_32bit_1.Reg_1bit_15.nmos.1 390 260
n w[2] Reg_32bit_1.Reg_1bit_15.net_3 Reg_32bit_1.Reg_1bit_15.net_1 24 100
| device Reg_32bit_1.Reg_1bit_15.nmos.2 390 260
n w[2] Reg_32bit_1.Reg_1bit_15.net_3 Reg_32bit_1.Reg_1bit_15.net_1 24 100
| device Reg_32bit_1.Reg_1bit_15.nmos.3 390 260
n w[2] Reg_32bit_1.Reg_1bit_15.net_3 Reg_32bit_1.Reg_1bit_15.net_1 24 100
| device Reg_32bit_1.Reg_1bit_15.nmos.4 390 260
n w[2] Reg_32bit_1.Reg_1bit_15.net_3 Reg_32bit_1.Reg_1bit_15.net_1 24 100
| begin Reg_32bit_1.Reg_1bit_15.inverter_1 550 380
| device Reg_32bit_1.Reg_1bit_15.inverter_1.nmos.1 550 360
n Reg_32bit_1.Reg_1bit_15.net_1 gnd Reg_32bit_1.Reg_1bit_15.net_2 24 100
| device Reg_32bit_1.Reg_1bit_15.inverter_1.nmos.2 550 360
n Reg_32bit_1.Reg_1bit_15.net_1 gnd Reg_32bit_1.Reg_1bit_15.net_2 24 100
| device Reg_32bit_1.Reg_1bit_15.inverter_1.nmos.3 550 360
n Reg_32bit_1.Reg_1bit_15.net_1 gnd Reg_32bit_1.Reg_1bit_15.net_2 24 100
| device Reg_32bit_1.Reg_1bit_15.inverter_1.nmos.4 550 360
n Reg_32bit_1.Reg_1bit_15.net_1 gnd Reg_32bit_1.Reg_1bit_15.net_2 24 100
| device Reg_32bit_1.Reg_1bit_15.inverter_1.pmos.1 550 200
p Reg_32bit_1.Reg_1bit_15.net_1 vdd Reg_32bit_1.Reg_1bit_15.net_2 24 200
| device Reg_32bit_1.Reg_1bit_15.inverter_1.pmos.2 550 200
p Reg_32bit_1.Reg_1bit_15.net_1 vdd Reg_32bit_1.Reg_1bit_15.net_2 24 200
| device Reg_32bit_1.Reg_1bit_15.inverter_1.pmos.3 550 200
p Reg_32bit_1.Reg_1bit_15.net_1 vdd Reg_32bit_1.Reg_1bit_15.net_2 24 200
| device Reg_32bit_1.Reg_1bit_15.inverter_1.pmos.4 550 200
p Reg_32bit_1.Reg_1bit_15.net_1 vdd Reg_32bit_1.Reg_1bit_15.net_2 24 200
| end Reg_32bit_1.Reg_1bit_15.inverter_1
| begin Reg_32bit_1.Reg_1bit_15.inverter_2 290 260
| device Reg_32bit_1.Reg_1bit_15.inverter_2.nmos.1 550 360
n data[15] gnd Reg_32bit_1.Reg_1bit_15.net_3 24 100
| device Reg_32bit_1.Reg_1bit_15.inverter_2.nmos.2 550 360
n data[15] gnd Reg_32bit_1.Reg_1bit_15.net_3 24 100
| device Reg_32bit_1.Reg_1bit_15.inverter_2.nmos.3 550 360
n data[15] gnd Reg_32bit_1.Reg_1bit_15.net_3 24 100
| device Reg_32bit_1.Reg_1bit_15.inverter_2.nmos.4 550 360
n data[15] gnd Reg_32bit_1.Reg_1bit_15.net_3 24 100
| device Reg_32bit_1.Reg_1bit_15.inverter_2.pmos.1 550 200
p data[15] vdd Reg_32bit_1.Reg_1bit_15.net_3 24 200
| device Reg_32bit_1.Reg_1bit_15.inverter_2.pmos.2 550 200
p data[15] vdd Reg_32bit_1.Reg_1bit_15.net_3 24 200
| device Reg_32bit_1.Reg_1bit_15.inverter_2.pmos.3 550 200
p data[15] vdd Reg_32bit_1.Reg_1bit_15.net_3 24 200
| device Reg_32bit_1.Reg_1bit_15.inverter_2.pmos.4 550 200
p data[15] vdd Reg_32bit_1.Reg_1bit_15.net_3 24 200
| end Reg_32bit_1.Reg_1bit_15.inverter_2
| device Reg_32bit_1.Reg_1bit_15.nmos_1 730 230
n inR1[2] Reg_32bit_1.Reg_1bit_15.net_2 out1[15] 24 100
| device Reg_32bit_1.Reg_1bit_15.nmos_2 730 360
n inR2[2] Reg_32bit_1.Reg_1bit_15.net_2 out2[15] 24 100
| end Reg_32bit_1.Reg_1bit_15
| begin Reg_32bit_1.Reg_1bit_16 510 2200
| begin Reg_32bit_1.Reg_1bit_16.inverter 560 210
| device Reg_32bit_1.Reg_1bit_16.inverter.nmos 550 360
n Reg_32bit_1.Reg_1bit_16.net_2 gnd Reg_32bit_1.Reg_1bit_16.net_1 24 100
| device Reg_32bit_1.Reg_1bit_16.inverter.pmos 550 200
p Reg_32bit_1.Reg_1bit_16.net_2 vdd Reg_32bit_1.Reg_1bit_16.net_1 24 200
| end Reg_32bit_1.Reg_1bit_16.inverter
| device Reg_32bit_1.Reg_1bit_16.nmos.1 390 260
n w[2] Reg_32bit_1.Reg_1bit_16.net_3 Reg_32bit_1.Reg_1bit_16.net_1 24 100
| device Reg_32bit_1.Reg_1bit_16.nmos.2 390 260
n w[2] Reg_32bit_1.Reg_1bit_16.net_3 Reg_32bit_1.Reg_1bit_16.net_1 24 100
| device Reg_32bit_1.Reg_1bit_16.nmos.3 390 260
n w[2] Reg_32bit_1.Reg_1bit_16.net_3 Reg_32bit_1.Reg_1bit_16.net_1 24 100
| device Reg_32bit_1.Reg_1bit_16.nmos.4 390 260
n w[2] Reg_32bit_1.Reg_1bit_16.net_3 Reg_32bit_1.Reg_1bit_16.net_1 24 100
| begin Reg_32bit_1.Reg_1bit_16.inverter_1 550 380
| device Reg_32bit_1.Reg_1bit_16.inverter_1.nmos.1 550 360
n Reg_32bit_1.Reg_1bit_16.net_1 gnd Reg_32bit_1.Reg_1bit_16.net_2 24 100
| device Reg_32bit_1.Reg_1bit_16.inverter_1.nmos.2 550 360
n Reg_32bit_1.Reg_1bit_16.net_1 gnd Reg_32bit_1.Reg_1bit_16.net_2 24 100
| device Reg_32bit_1.Reg_1bit_16.inverter_1.nmos.3 550 360
n Reg_32bit_1.Reg_1bit_16.net_1 gnd Reg_32bit_1.Reg_1bit_16.net_2 24 100
| device Reg_32bit_1.Reg_1bit_16.inverter_1.nmos.4 550 360
n Reg_32bit_1.Reg_1bit_16.net_1 gnd Reg_32bit_1.Reg_1bit_16.net_2 24 100
| device Reg_32bit_1.Reg_1bit_16.inverter_1.pmos.1 550 200
p Reg_32bit_1.Reg_1bit_16.net_1 vdd Reg_32bit_1.Reg_1bit_16.net_2 24 200
| device Reg_32bit_1.Reg_1bit_16.inverter_1.pmos.2 550 200
p Reg_32bit_1.Reg_1bit_16.net_1 vdd Reg_32bit_1.Reg_1bit_16.net_2 24 200
| device Reg_32bit_1.Reg_1bit_16.inverter_1.pmos.3 550 200
p Reg_32bit_1.Reg_1bit_16.net_1 vdd Reg_32bit_1.Reg_1bit_16.net_2 24 200
| device Reg_32bit_1.Reg_1bit_16.inverter_1.pmos.4 550 200
p Reg_32bit_1.Reg_1bit_16.net_1 vdd Reg_32bit_1.Reg_1bit_16.net_2 24 200
| end Reg_32bit_1.Reg_1bit_16.inverter_1
| begin Reg_32bit_1.Reg_1bit_16.inverter_2 290 260
| device Reg_32bit_1.Reg_1bit_16.inverter_2.nmos.1 550 360
n data[16] gnd Reg_32bit_1.Reg_1bit_16.net_3 24 100
| device Reg_32bit_1.Reg_1bit_16.inverter_2.nmos.2 550 360
n data[16] gnd Reg_32bit_1.Reg_1bit_16.net_3 24 100
| device Reg_32bit_1.Reg_1bit_16.inverter_2.nmos.3 550 360
n data[16] gnd Reg_32bit_1.Reg_1bit_16.net_3 24 100
| device Reg_32bit_1.Reg_1bit_16.inverter_2.nmos.4 550 360
n data[16] gnd Reg_32bit_1.Reg_1bit_16.net_3 24 100
| device Reg_32bit_1.Reg_1bit_16.inverter_2.pmos.1 550 200
p data[16] vdd Reg_32bit_1.Reg_1bit_16.net_3 24 200
| device Reg_32bit_1.Reg_1bit_16.inverter_2.pmos.2 550 200
p data[16] vdd Reg_32bit_1.Reg_1bit_16.net_3 24 200
| device Reg_32bit_1.Reg_1bit_16.inverter_2.pmos.3 550 200
p data[16] vdd Reg_32bit_1.Reg_1bit_16.net_3 24 200
| device Reg_32bit_1.Reg_1bit_16.inverter_2.pmos.4 550 200
p data[16] vdd Reg_32bit_1.Reg_1bit_16.net_3 24 200
| end Reg_32bit_1.Reg_1bit_16.inverter_2
| device Reg_32bit_1.Reg_1bit_16.nmos_1 730 230
n inR1[2] Reg_32bit_1.Reg_1bit_16.net_2 out1[16] 24 100
| device Reg_32bit_1.Reg_1bit_16.nmos_2 730 360
n inR2[2] Reg_32bit_1.Reg_1bit_16.net_2 out2[16] 24 100
| end Reg_32bit_1.Reg_1bit_16
| begin Reg_32bit_1.Reg_1bit_17 510 2330
| begin Reg_32bit_1.Reg_1bit_17.inverter 560 210
| device Reg_32bit_1.Reg_1bit_17.inverter.nmos 550 360
n Reg_32bit_1.Reg_1bit_17.net_2 gnd Reg_32bit_1.Reg_1bit_17.net_1 24 100
| device Reg_32bit_1.Reg_1bit_17.inverter.pmos 550 200
p Reg_32bit_1.Reg_1bit_17.net_2 vdd Reg_32bit_1.Reg_1bit_17.net_1 24 200
| end Reg_32bit_1.Reg_1bit_17.inverter
| device Reg_32bit_1.Reg_1bit_17.nmos.1 390 260
n w[2] Reg_32bit_1.Reg_1bit_17.net_3 Reg_32bit_1.Reg_1bit_17.net_1 24 100
| device Reg_32bit_1.Reg_1bit_17.nmos.2 390 260
n w[2] Reg_32bit_1.Reg_1bit_17.net_3 Reg_32bit_1.Reg_1bit_17.net_1 24 100
| device Reg_32bit_1.Reg_1bit_17.nmos.3 390 260
n w[2] Reg_32bit_1.Reg_1bit_17.net_3 Reg_32bit_1.Reg_1bit_17.net_1 24 100
| device Reg_32bit_1.Reg_1bit_17.nmos.4 390 260
n w[2] Reg_32bit_1.Reg_1bit_17.net_3 Reg_32bit_1.Reg_1bit_17.net_1 24 100
| begin Reg_32bit_1.Reg_1bit_17.inverter_1 550 380
| device Reg_32bit_1.Reg_1bit_17.inverter_1.nmos.1 550 360
n Reg_32bit_1.Reg_1bit_17.net_1 gnd Reg_32bit_1.Reg_1bit_17.net_2 24 100
| device Reg_32bit_1.Reg_1bit_17.inverter_1.nmos.2 550 360
n Reg_32bit_1.Reg_1bit_17.net_1 gnd Reg_32bit_1.Reg_1bit_17.net_2 24 100
| device Reg_32bit_1.Reg_1bit_17.inverter_1.nmos.3 550 360
n Reg_32bit_1.Reg_1bit_17.net_1 gnd Reg_32bit_1.Reg_1bit_17.net_2 24 100
| device Reg_32bit_1.Reg_1bit_17.inverter_1.nmos.4 550 360
n Reg_32bit_1.Reg_1bit_17.net_1 gnd Reg_32bit_1.Reg_1bit_17.net_2 24 100
| device Reg_32bit_1.Reg_1bit_17.inverter_1.pmos.1 550 200
p Reg_32bit_1.Reg_1bit_17.net_1 vdd Reg_32bit_1.Reg_1bit_17.net_2 24 200
| device Reg_32bit_1.Reg_1bit_17.inverter_1.pmos.2 550 200
p Reg_32bit_1.Reg_1bit_17.net_1 vdd Reg_32bit_1.Reg_1bit_17.net_2 24 200
| device Reg_32bit_1.Reg_1bit_17.inverter_1.pmos.3 550 200
p Reg_32bit_1.Reg_1bit_17.net_1 vdd Reg_32bit_1.Reg_1bit_17.net_2 24 200
| device Reg_32bit_1.Reg_1bit_17.inverter_1.pmos.4 550 200
p Reg_32bit_1.Reg_1bit_17.net_1 vdd Reg_32bit_1.Reg_1bit_17.net_2 24 200
| end Reg_32bit_1.Reg_1bit_17.inverter_1
| begin Reg_32bit_1.Reg_1bit_17.inverter_2 290 260
| device Reg_32bit_1.Reg_1bit_17.inverter_2.nmos.1 550 360
n data[17] gnd Reg_32bit_1.Reg_1bit_17.net_3 24 100
| device Reg_32bit_1.Reg_1bit_17.inverter_2.nmos.2 550 360
n data[17] gnd Reg_32bit_1.Reg_1bit_17.net_3 24 100
| device Reg_32bit_1.Reg_1bit_17.inverter_2.nmos.3 550 360
n data[17] gnd Reg_32bit_1.Reg_1bit_17.net_3 24 100
| device Reg_32bit_1.Reg_1bit_17.inverter_2.nmos.4 550 360
n data[17] gnd Reg_32bit_1.Reg_1bit_17.net_3 24 100
| device Reg_32bit_1.Reg_1bit_17.inverter_2.pmos.1 550 200
p data[17] vdd Reg_32bit_1.Reg_1bit_17.net_3 24 200
| device Reg_32bit_1.Reg_1bit_17.inverter_2.pmos.2 550 200
p data[17] vdd Reg_32bit_1.Reg_1bit_17.net_3 24 200
| device Reg_32bit_1.Reg_1bit_17.inverter_2.pmos.3 550 200
p data[17] vdd Reg_32bit_1.Reg_1bit_17.net_3 24 200
| device Reg_32bit_1.Reg_1bit_17.inverter_2.pmos.4 550 200
p data[17] vdd Reg_32bit_1.Reg_1bit_17.net_3 24 200
| end Reg_32bit_1.Reg_1bit_17.inverter_2
| device Reg_32bit_1.Reg_1bit_17.nmos_1 730 230
n inR1[2] Reg_32bit_1.Reg_1bit_17.net_2 out1[17] 24 100
| device Reg_32bit_1.Reg_1bit_17.nmos_2 730 360
n inR2[2] Reg_32bit_1.Reg_1bit_17.net_2 out2[17] 24 100
| end Reg_32bit_1.Reg_1bit_17
| begin Reg_32bit_1.Reg_1bit_18 510 2460
| begin Reg_32bit_1.Reg_1bit_18.inverter 560 210
| device Reg_32bit_1.Reg_1bit_18.inverter.nmos 550 360
n Reg_32bit_1.Reg_1bit_18.net_2 gnd Reg_32bit_1.Reg_1bit_18.net_1 24 100
| device Reg_32bit_1.Reg_1bit_18.inverter.pmos 550 200
p Reg_32bit_1.Reg_1bit_18.net_2 vdd Reg_32bit_1.Reg_1bit_18.net_1 24 200
| end Reg_32bit_1.Reg_1bit_18.inverter
| device Reg_32bit_1.Reg_1bit_18.nmos.1 390 260
n w[2] Reg_32bit_1.Reg_1bit_18.net_3 Reg_32bit_1.Reg_1bit_18.net_1 24 100
| device Reg_32bit_1.Reg_1bit_18.nmos.2 390 260
n w[2] Reg_32bit_1.Reg_1bit_18.net_3 Reg_32bit_1.Reg_1bit_18.net_1 24 100
| device Reg_32bit_1.Reg_1bit_18.nmos.3 390 260
n w[2] Reg_32bit_1.Reg_1bit_18.net_3 Reg_32bit_1.Reg_1bit_18.net_1 24 100
| device Reg_32bit_1.Reg_1bit_18.nmos.4 390 260
n w[2] Reg_32bit_1.Reg_1bit_18.net_3 Reg_32bit_1.Reg_1bit_18.net_1 24 100
| begin Reg_32bit_1.Reg_1bit_18.inverter_1 550 380
| device Reg_32bit_1.Reg_1bit_18.inverter_1.nmos.1 550 360
n Reg_32bit_1.Reg_1bit_18.net_1 gnd Reg_32bit_1.Reg_1bit_18.net_2 24 100
| device Reg_32bit_1.Reg_1bit_18.inverter_1.nmos.2 550 360
n Reg_32bit_1.Reg_1bit_18.net_1 gnd Reg_32bit_1.Reg_1bit_18.net_2 24 100
| device Reg_32bit_1.Reg_1bit_18.inverter_1.nmos.3 550 360
n Reg_32bit_1.Reg_1bit_18.net_1 gnd Reg_32bit_1.Reg_1bit_18.net_2 24 100
| device Reg_32bit_1.Reg_1bit_18.inverter_1.nmos.4 550 360
n Reg_32bit_1.Reg_1bit_18.net_1 gnd Reg_32bit_1.Reg_1bit_18.net_2 24 100
| device Reg_32bit_1.Reg_1bit_18.inverter_1.pmos.1 550 200
p Reg_32bit_1.Reg_1bit_18.net_1 vdd Reg_32bit_1.Reg_1bit_18.net_2 24 200
| device Reg_32bit_1.Reg_1bit_18.inverter_1.pmos.2 550 200
p Reg_32bit_1.Reg_1bit_18.net_1 vdd Reg_32bit_1.Reg_1bit_18.net_2 24 200
| device Reg_32bit_1.Reg_1bit_18.inverter_1.pmos.3 550 200
p Reg_32bit_1.Reg_1bit_18.net_1 vdd Reg_32bit_1.Reg_1bit_18.net_2 24 200
| device Reg_32bit_1.Reg_1bit_18.inverter_1.pmos.4 550 200
p Reg_32bit_1.Reg_1bit_18.net_1 vdd Reg_32bit_1.Reg_1bit_18.net_2 24 200
| end Reg_32bit_1.Reg_1bit_18.inverter_1
| begin Reg_32bit_1.Reg_1bit_18.inverter_2 290 260
| device Reg_32bit_1.Reg_1bit_18.inverter_2.nmos.1 550 360
n data[18] gnd Reg_32bit_1.Reg_1bit_18.net_3 24 100
| device Reg_32bit_1.Reg_1bit_18.inverter_2.nmos.2 550 360
n data[18] gnd Reg_32bit_1.Reg_1bit_18.net_3 24 100
| device Reg_32bit_1.Reg_1bit_18.inverter_2.nmos.3 550 360
n data[18] gnd Reg_32bit_1.Reg_1bit_18.net_3 24 100
| device Reg_32bit_1.Reg_1bit_18.inverter_2.nmos.4 550 360
n data[18] gnd Reg_32bit_1.Reg_1bit_18.net_3 24 100
| device Reg_32bit_1.Reg_1bit_18.inverter_2.pmos.1 550 200
p data[18] vdd Reg_32bit_1.Reg_1bit_18.net_3 24 200
| device Reg_32bit_1.Reg_1bit_18.inverter_2.pmos.2 550 200
p data[18] vdd Reg_32bit_1.Reg_1bit_18.net_3 24 200
| device Reg_32bit_1.Reg_1bit_18.inverter_2.pmos.3 550 200
p data[18] vdd Reg_32bit_1.Reg_1bit_18.net_3 24 200
| device Reg_32bit_1.Reg_1bit_18.inverter_2.pmos.4 550 200
p data[18] vdd Reg_32bit_1.Reg_1bit_18.net_3 24 200
| end Reg_32bit_1.Reg_1bit_18.inverter_2
| device Reg_32bit_1.Reg_1bit_18.nmos_1 730 230
n inR1[2] Reg_32bit_1.Reg_1bit_18.net_2 out1[18] 24 100
| device Reg_32bit_1.Reg_1bit_18.nmos_2 730 360
n inR2[2] Reg_32bit_1.Reg_1bit_18.net_2 out2[18] 24 100
| end Reg_32bit_1.Reg_1bit_18
| begin Reg_32bit_1.Reg_1bit_19 510 2590
| begin Reg_32bit_1.Reg_1bit_19.inverter 560 210
| device Reg_32bit_1.Reg_1bit_19.inverter.nmos 550 360
n Reg_32bit_1.Reg_1bit_19.net_2 gnd Reg_32bit_1.Reg_1bit_19.net_1 24 100
| device Reg_32bit_1.Reg_1bit_19.inverter.pmos 550 200
p Reg_32bit_1.Reg_1bit_19.net_2 vdd Reg_32bit_1.Reg_1bit_19.net_1 24 200
| end Reg_32bit_1.Reg_1bit_19.inverter
| device Reg_32bit_1.Reg_1bit_19.nmos.1 390 260
n w[2] Reg_32bit_1.Reg_1bit_19.net_3 Reg_32bit_1.Reg_1bit_19.net_1 24 100
| device Reg_32bit_1.Reg_1bit_19.nmos.2 390 260
n w[2] Reg_32bit_1.Reg_1bit_19.net_3 Reg_32bit_1.Reg_1bit_19.net_1 24 100
| device Reg_32bit_1.Reg_1bit_19.nmos.3 390 260
n w[2] Reg_32bit_1.Reg_1bit_19.net_3 Reg_32bit_1.Reg_1bit_19.net_1 24 100
| device Reg_32bit_1.Reg_1bit_19.nmos.4 390 260
n w[2] Reg_32bit_1.Reg_1bit_19.net_3 Reg_32bit_1.Reg_1bit_19.net_1 24 100
| begin Reg_32bit_1.Reg_1bit_19.inverter_1 550 380
| device Reg_32bit_1.Reg_1bit_19.inverter_1.nmos.1 550 360
n Reg_32bit_1.Reg_1bit_19.net_1 gnd Reg_32bit_1.Reg_1bit_19.net_2 24 100
| device Reg_32bit_1.Reg_1bit_19.inverter_1.nmos.2 550 360
n Reg_32bit_1.Reg_1bit_19.net_1 gnd Reg_32bit_1.Reg_1bit_19.net_2 24 100
| device Reg_32bit_1.Reg_1bit_19.inverter_1.nmos.3 550 360
n Reg_32bit_1.Reg_1bit_19.net_1 gnd Reg_32bit_1.Reg_1bit_19.net_2 24 100
| device Reg_32bit_1.Reg_1bit_19.inverter_1.nmos.4 550 360
n Reg_32bit_1.Reg_1bit_19.net_1 gnd Reg_32bit_1.Reg_1bit_19.net_2 24 100
| device Reg_32bit_1.Reg_1bit_19.inverter_1.pmos.1 550 200
p Reg_32bit_1.Reg_1bit_19.net_1 vdd Reg_32bit_1.Reg_1bit_19.net_2 24 200
| device Reg_32bit_1.Reg_1bit_19.inverter_1.pmos.2 550 200
p Reg_32bit_1.Reg_1bit_19.net_1 vdd Reg_32bit_1.Reg_1bit_19.net_2 24 200
| device Reg_32bit_1.Reg_1bit_19.inverter_1.pmos.3 550 200
p Reg_32bit_1.Reg_1bit_19.net_1 vdd Reg_32bit_1.Reg_1bit_19.net_2 24 200
| device Reg_32bit_1.Reg_1bit_19.inverter_1.pmos.4 550 200
p Reg_32bit_1.Reg_1bit_19.net_1 vdd Reg_32bit_1.Reg_1bit_19.net_2 24 200
| end Reg_32bit_1.Reg_1bit_19.inverter_1
| begin Reg_32bit_1.Reg_1bit_19.inverter_2 290 260
| device Reg_32bit_1.Reg_1bit_19.inverter_2.nmos.1 550 360
n data[19] gnd Reg_32bit_1.Reg_1bit_19.net_3 24 100
| device Reg_32bit_1.Reg_1bit_19.inverter_2.nmos.2 550 360
n data[19] gnd Reg_32bit_1.Reg_1bit_19.net_3 24 100
| device Reg_32bit_1.Reg_1bit_19.inverter_2.nmos.3 550 360
n data[19] gnd Reg_32bit_1.Reg_1bit_19.net_3 24 100
| device Reg_32bit_1.Reg_1bit_19.inverter_2.nmos.4 550 360
n data[19] gnd Reg_32bit_1.Reg_1bit_19.net_3 24 100
| device Reg_32bit_1.Reg_1bit_19.inverter_2.pmos.1 550 200
p data[19] vdd Reg_32bit_1.Reg_1bit_19.net_3 24 200
| device Reg_32bit_1.Reg_1bit_19.inverter_2.pmos.2 550 200
p data[19] vdd Reg_32bit_1.Reg_1bit_19.net_3 24 200
| device Reg_32bit_1.Reg_1bit_19.inverter_2.pmos.3 550 200
p data[19] vdd Reg_32bit_1.Reg_1bit_19.net_3 24 200
| device Reg_32bit_1.Reg_1bit_19.inverter_2.pmos.4 550 200
p data[19] vdd Reg_32bit_1.Reg_1bit_19.net_3 24 200
| end Reg_32bit_1.Reg_1bit_19.inverter_2
| device Reg_32bit_1.Reg_1bit_19.nmos_1 730 230
n inR1[2] Reg_32bit_1.Reg_1bit_19.net_2 out1[19] 24 100
| device Reg_32bit_1.Reg_1bit_19.nmos_2 730 360
n inR2[2] Reg_32bit_1.Reg_1bit_19.net_2 out2[19] 24 100
| end Reg_32bit_1.Reg_1bit_19
| begin Reg_32bit_1.Reg_1bit_20 510 2720
| begin Reg_32bit_1.Reg_1bit_20.inverter 560 210
| device Reg_32bit_1.Reg_1bit_20.inverter.nmos 550 360
n Reg_32bit_1.Reg_1bit_20.net_2 gnd Reg_32bit_1.Reg_1bit_20.net_1 24 100
| device Reg_32bit_1.Reg_1bit_20.inverter.pmos 550 200
p Reg_32bit_1.Reg_1bit_20.net_2 vdd Reg_32bit_1.Reg_1bit_20.net_1 24 200
| end Reg_32bit_1.Reg_1bit_20.inverter
| device Reg_32bit_1.Reg_1bit_20.nmos.1 390 260
n w[2] Reg_32bit_1.Reg_1bit_20.net_3 Reg_32bit_1.Reg_1bit_20.net_1 24 100
| device Reg_32bit_1.Reg_1bit_20.nmos.2 390 260
n w[2] Reg_32bit_1.Reg_1bit_20.net_3 Reg_32bit_1.Reg_1bit_20.net_1 24 100
| device Reg_32bit_1.Reg_1bit_20.nmos.3 390 260
n w[2] Reg_32bit_1.Reg_1bit_20.net_3 Reg_32bit_1.Reg_1bit_20.net_1 24 100
| device Reg_32bit_1.Reg_1bit_20.nmos.4 390 260
n w[2] Reg_32bit_1.Reg_1bit_20.net_3 Reg_32bit_1.Reg_1bit_20.net_1 24 100
| begin Reg_32bit_1.Reg_1bit_20.inverter_1 550 380
| device Reg_32bit_1.Reg_1bit_20.inverter_1.nmos.1 550 360
n Reg_32bit_1.Reg_1bit_20.net_1 gnd Reg_32bit_1.Reg_1bit_20.net_2 24 100
| device Reg_32bit_1.Reg_1bit_20.inverter_1.nmos.2 550 360
n Reg_32bit_1.Reg_1bit_20.net_1 gnd Reg_32bit_1.Reg_1bit_20.net_2 24 100
| device Reg_32bit_1.Reg_1bit_20.inverter_1.nmos.3 550 360
n Reg_32bit_1.Reg_1bit_20.net_1 gnd Reg_32bit_1.Reg_1bit_20.net_2 24 100
| device Reg_32bit_1.Reg_1bit_20.inverter_1.nmos.4 550 360
n Reg_32bit_1.Reg_1bit_20.net_1 gnd Reg_32bit_1.Reg_1bit_20.net_2 24 100
| device Reg_32bit_1.Reg_1bit_20.inverter_1.pmos.1 550 200
p Reg_32bit_1.Reg_1bit_20.net_1 vdd Reg_32bit_1.Reg_1bit_20.net_2 24 200
| device Reg_32bit_1.Reg_1bit_20.inverter_1.pmos.2 550 200
p Reg_32bit_1.Reg_1bit_20.net_1 vdd Reg_32bit_1.Reg_1bit_20.net_2 24 200
| device Reg_32bit_1.Reg_1bit_20.inverter_1.pmos.3 550 200
p Reg_32bit_1.Reg_1bit_20.net_1 vdd Reg_32bit_1.Reg_1bit_20.net_2 24 200
| device Reg_32bit_1.Reg_1bit_20.inverter_1.pmos.4 550 200
p Reg_32bit_1.Reg_1bit_20.net_1 vdd Reg_32bit_1.Reg_1bit_20.net_2 24 200
| end Reg_32bit_1.Reg_1bit_20.inverter_1
| begin Reg_32bit_1.Reg_1bit_20.inverter_2 290 260
| device Reg_32bit_1.Reg_1bit_20.inverter_2.nmos.1 550 360
n data[20] gnd Reg_32bit_1.Reg_1bit_20.net_3 24 100
| device Reg_32bit_1.Reg_1bit_20.inverter_2.nmos.2 550 360
n data[20] gnd Reg_32bit_1.Reg_1bit_20.net_3 24 100
| device Reg_32bit_1.Reg_1bit_20.inverter_2.nmos.3 550 360
n data[20] gnd Reg_32bit_1.Reg_1bit_20.net_3 24 100
| device Reg_32bit_1.Reg_1bit_20.inverter_2.nmos.4 550 360
n data[20] gnd Reg_32bit_1.Reg_1bit_20.net_3 24 100
| device Reg_32bit_1.Reg_1bit_20.inverter_2.pmos.1 550 200
p data[20] vdd Reg_32bit_1.Reg_1bit_20.net_3 24 200
| device Reg_32bit_1.Reg_1bit_20.inverter_2.pmos.2 550 200
p data[20] vdd Reg_32bit_1.Reg_1bit_20.net_3 24 200
| device Reg_32bit_1.Reg_1bit_20.inverter_2.pmos.3 550 200
p data[20] vdd Reg_32bit_1.Reg_1bit_20.net_3 24 200
| device Reg_32bit_1.Reg_1bit_20.inverter_2.pmos.4 550 200
p data[20] vdd Reg_32bit_1.Reg_1bit_20.net_3 24 200
| end Reg_32bit_1.Reg_1bit_20.inverter_2
| device Reg_32bit_1.Reg_1bit_20.nmos_1 730 230
n inR1[2] Reg_32bit_1.Reg_1bit_20.net_2 out1[20] 24 100
| device Reg_32bit_1.Reg_1bit_20.nmos_2 730 360
n inR2[2] Reg_32bit_1.Reg_1bit_20.net_2 out2[20] 24 100
| end Reg_32bit_1.Reg_1bit_20
| begin Reg_32bit_1.Reg_1bit_21 510 2850
| begin Reg_32bit_1.Reg_1bit_21.inverter 560 210
| device Reg_32bit_1.Reg_1bit_21.inverter.nmos 550 360
n Reg_32bit_1.Reg_1bit_21.net_2 gnd Reg_32bit_1.Reg_1bit_21.net_1 24 100
| device Reg_32bit_1.Reg_1bit_21.inverter.pmos 550 200
p Reg_32bit_1.Reg_1bit_21.net_2 vdd Reg_32bit_1.Reg_1bit_21.net_1 24 200
| end Reg_32bit_1.Reg_1bit_21.inverter
| device Reg_32bit_1.Reg_1bit_21.nmos.1 390 260
n w[2] Reg_32bit_1.Reg_1bit_21.net_3 Reg_32bit_1.Reg_1bit_21.net_1 24 100
| device Reg_32bit_1.Reg_1bit_21.nmos.2 390 260
n w[2] Reg_32bit_1.Reg_1bit_21.net_3 Reg_32bit_1.Reg_1bit_21.net_1 24 100
| device Reg_32bit_1.Reg_1bit_21.nmos.3 390 260
n w[2] Reg_32bit_1.Reg_1bit_21.net_3 Reg_32bit_1.Reg_1bit_21.net_1 24 100
| device Reg_32bit_1.Reg_1bit_21.nmos.4 390 260
n w[2] Reg_32bit_1.Reg_1bit_21.net_3 Reg_32bit_1.Reg_1bit_21.net_1 24 100
| begin Reg_32bit_1.Reg_1bit_21.inverter_1 550 380
| device Reg_32bit_1.Reg_1bit_21.inverter_1.nmos.1 550 360
n Reg_32bit_1.Reg_1bit_21.net_1 gnd Reg_32bit_1.Reg_1bit_21.net_2 24 100
| device Reg_32bit_1.Reg_1bit_21.inverter_1.nmos.2 550 360
n Reg_32bit_1.Reg_1bit_21.net_1 gnd Reg_32bit_1.Reg_1bit_21.net_2 24 100
| device Reg_32bit_1.Reg_1bit_21.inverter_1.nmos.3 550 360
n Reg_32bit_1.Reg_1bit_21.net_1 gnd Reg_32bit_1.Reg_1bit_21.net_2 24 100
| device Reg_32bit_1.Reg_1bit_21.inverter_1.nmos.4 550 360
n Reg_32bit_1.Reg_1bit_21.net_1 gnd Reg_32bit_1.Reg_1bit_21.net_2 24 100
| device Reg_32bit_1.Reg_1bit_21.inverter_1.pmos.1 550 200
p Reg_32bit_1.Reg_1bit_21.net_1 vdd Reg_32bit_1.Reg_1bit_21.net_2 24 200
| device Reg_32bit_1.Reg_1bit_21.inverter_1.pmos.2 550 200
p Reg_32bit_1.Reg_1bit_21.net_1 vdd Reg_32bit_1.Reg_1bit_21.net_2 24 200
| device Reg_32bit_1.Reg_1bit_21.inverter_1.pmos.3 550 200
p Reg_32bit_1.Reg_1bit_21.net_1 vdd Reg_32bit_1.Reg_1bit_21.net_2 24 200
| device Reg_32bit_1.Reg_1bit_21.inverter_1.pmos.4 550 200
p Reg_32bit_1.Reg_1bit_21.net_1 vdd Reg_32bit_1.Reg_1bit_21.net_2 24 200
| end Reg_32bit_1.Reg_1bit_21.inverter_1
| begin Reg_32bit_1.Reg_1bit_21.inverter_2 290 260
| device Reg_32bit_1.Reg_1bit_21.inverter_2.nmos.1 550 360
n data[21] gnd Reg_32bit_1.Reg_1bit_21.net_3 24 100
| device Reg_32bit_1.Reg_1bit_21.inverter_2.nmos.2 550 360
n data[21] gnd Reg_32bit_1.Reg_1bit_21.net_3 24 100
| device Reg_32bit_1.Reg_1bit_21.inverter_2.nmos.3 550 360
n data[21] gnd Reg_32bit_1.Reg_1bit_21.net_3 24 100
| device Reg_32bit_1.Reg_1bit_21.inverter_2.nmos.4 550 360
n data[21] gnd Reg_32bit_1.Reg_1bit_21.net_3 24 100
| device Reg_32bit_1.Reg_1bit_21.inverter_2.pmos.1 550 200
p data[21] vdd Reg_32bit_1.Reg_1bit_21.net_3 24 200
| device Reg_32bit_1.Reg_1bit_21.inverter_2.pmos.2 550 200
p data[21] vdd Reg_32bit_1.Reg_1bit_21.net_3 24 200
| device Reg_32bit_1.Reg_1bit_21.inverter_2.pmos.3 550 200
p data[21] vdd Reg_32bit_1.Reg_1bit_21.net_3 24 200
| device Reg_32bit_1.Reg_1bit_21.inverter_2.pmos.4 550 200
p data[21] vdd Reg_32bit_1.Reg_1bit_21.net_3 24 200
| end Reg_32bit_1.Reg_1bit_21.inverter_2
| device Reg_32bit_1.Reg_1bit_21.nmos_1 730 230
n inR1[2] Reg_32bit_1.Reg_1bit_21.net_2 out1[21] 24 100
| device Reg_32bit_1.Reg_1bit_21.nmos_2 730 360
n inR2[2] Reg_32bit_1.Reg_1bit_21.net_2 out2[21] 24 100
| end Reg_32bit_1.Reg_1bit_21
| begin Reg_32bit_1.Reg_1bit_22 510 2980
| begin Reg_32bit_1.Reg_1bit_22.inverter 560 210
| device Reg_32bit_1.Reg_1bit_22.inverter.nmos 550 360
n Reg_32bit_1.Reg_1bit_22.net_2 gnd Reg_32bit_1.Reg_1bit_22.net_1 24 100
| device Reg_32bit_1.Reg_1bit_22.inverter.pmos 550 200
p Reg_32bit_1.Reg_1bit_22.net_2 vdd Reg_32bit_1.Reg_1bit_22.net_1 24 200
| end Reg_32bit_1.Reg_1bit_22.inverter
| device Reg_32bit_1.Reg_1bit_22.nmos.1 390 260
n w[2] Reg_32bit_1.Reg_1bit_22.net_3 Reg_32bit_1.Reg_1bit_22.net_1 24 100
| device Reg_32bit_1.Reg_1bit_22.nmos.2 390 260
n w[2] Reg_32bit_1.Reg_1bit_22.net_3 Reg_32bit_1.Reg_1bit_22.net_1 24 100
| device Reg_32bit_1.Reg_1bit_22.nmos.3 390 260
n w[2] Reg_32bit_1.Reg_1bit_22.net_3 Reg_32bit_1.Reg_1bit_22.net_1 24 100
| device Reg_32bit_1.Reg_1bit_22.nmos.4 390 260
n w[2] Reg_32bit_1.Reg_1bit_22.net_3 Reg_32bit_1.Reg_1bit_22.net_1 24 100
| begin Reg_32bit_1.Reg_1bit_22.inverter_1 550 380
| device Reg_32bit_1.Reg_1bit_22.inverter_1.nmos.1 550 360
n Reg_32bit_1.Reg_1bit_22.net_1 gnd Reg_32bit_1.Reg_1bit_22.net_2 24 100
| device Reg_32bit_1.Reg_1bit_22.inverter_1.nmos.2 550 360
n Reg_32bit_1.Reg_1bit_22.net_1 gnd Reg_32bit_1.Reg_1bit_22.net_2 24 100
| device Reg_32bit_1.Reg_1bit_22.inverter_1.nmos.3 550 360
n Reg_32bit_1.Reg_1bit_22.net_1 gnd Reg_32bit_1.Reg_1bit_22.net_2 24 100
| device Reg_32bit_1.Reg_1bit_22.inverter_1.nmos.4 550 360
n Reg_32bit_1.Reg_1bit_22.net_1 gnd Reg_32bit_1.Reg_1bit_22.net_2 24 100
| device Reg_32bit_1.Reg_1bit_22.inverter_1.pmos.1 550 200
p Reg_32bit_1.Reg_1bit_22.net_1 vdd Reg_32bit_1.Reg_1bit_22.net_2 24 200
| device Reg_32bit_1.Reg_1bit_22.inverter_1.pmos.2 550 200
p Reg_32bit_1.Reg_1bit_22.net_1 vdd Reg_32bit_1.Reg_1bit_22.net_2 24 200
| device Reg_32bit_1.Reg_1bit_22.inverter_1.pmos.3 550 200
p Reg_32bit_1.Reg_1bit_22.net_1 vdd Reg_32bit_1.Reg_1bit_22.net_2 24 200
| device Reg_32bit_1.Reg_1bit_22.inverter_1.pmos.4 550 200
p Reg_32bit_1.Reg_1bit_22.net_1 vdd Reg_32bit_1.Reg_1bit_22.net_2 24 200
| end Reg_32bit_1.Reg_1bit_22.inverter_1
| begin Reg_32bit_1.Reg_1bit_22.inverter_2 290 260
| device Reg_32bit_1.Reg_1bit_22.inverter_2.nmos.1 550 360
n data[22] gnd Reg_32bit_1.Reg_1bit_22.net_3 24 100
| device Reg_32bit_1.Reg_1bit_22.inverter_2.nmos.2 550 360
n data[22] gnd Reg_32bit_1.Reg_1bit_22.net_3 24 100
| device Reg_32bit_1.Reg_1bit_22.inverter_2.nmos.3 550 360
n data[22] gnd Reg_32bit_1.Reg_1bit_22.net_3 24 100
| device Reg_32bit_1.Reg_1bit_22.inverter_2.nmos.4 550 360
n data[22] gnd Reg_32bit_1.Reg_1bit_22.net_3 24 100
| device Reg_32bit_1.Reg_1bit_22.inverter_2.pmos.1 550 200
p data[22] vdd Reg_32bit_1.Reg_1bit_22.net_3 24 200
| device Reg_32bit_1.Reg_1bit_22.inverter_2.pmos.2 550 200
p data[22] vdd Reg_32bit_1.Reg_1bit_22.net_3 24 200
| device Reg_32bit_1.Reg_1bit_22.inverter_2.pmos.3 550 200
p data[22] vdd Reg_32bit_1.Reg_1bit_22.net_3 24 200
| device Reg_32bit_1.Reg_1bit_22.inverter_2.pmos.4 550 200
p data[22] vdd Reg_32bit_1.Reg_1bit_22.net_3 24 200
| end Reg_32bit_1.Reg_1bit_22.inverter_2
| device Reg_32bit_1.Reg_1bit_22.nmos_1 730 230
n inR1[2] Reg_32bit_1.Reg_1bit_22.net_2 out1[22] 24 100
| device Reg_32bit_1.Reg_1bit_22.nmos_2 730 360
n inR2[2] Reg_32bit_1.Reg_1bit_22.net_2 out2[22] 24 100
| end Reg_32bit_1.Reg_1bit_22
| begin Reg_32bit_1.Reg_1bit_23 510 3110
| begin Reg_32bit_1.Reg_1bit_23.inverter 560 210
| device Reg_32bit_1.Reg_1bit_23.inverter.nmos 550 360
n Reg_32bit_1.Reg_1bit_23.net_2 gnd Reg_32bit_1.Reg_1bit_23.net_1 24 100
| device Reg_32bit_1.Reg_1bit_23.inverter.pmos 550 200
p Reg_32bit_1.Reg_1bit_23.net_2 vdd Reg_32bit_1.Reg_1bit_23.net_1 24 200
| end Reg_32bit_1.Reg_1bit_23.inverter
| device Reg_32bit_1.Reg_1bit_23.nmos.1 390 260
n w[2] Reg_32bit_1.Reg_1bit_23.net_3 Reg_32bit_1.Reg_1bit_23.net_1 24 100
| device Reg_32bit_1.Reg_1bit_23.nmos.2 390 260
n w[2] Reg_32bit_1.Reg_1bit_23.net_3 Reg_32bit_1.Reg_1bit_23.net_1 24 100
| device Reg_32bit_1.Reg_1bit_23.nmos.3 390 260
n w[2] Reg_32bit_1.Reg_1bit_23.net_3 Reg_32bit_1.Reg_1bit_23.net_1 24 100
| device Reg_32bit_1.Reg_1bit_23.nmos.4 390 260
n w[2] Reg_32bit_1.Reg_1bit_23.net_3 Reg_32bit_1.Reg_1bit_23.net_1 24 100
| begin Reg_32bit_1.Reg_1bit_23.inverter_1 550 380
| device Reg_32bit_1.Reg_1bit_23.inverter_1.nmos.1 550 360
n Reg_32bit_1.Reg_1bit_23.net_1 gnd Reg_32bit_1.Reg_1bit_23.net_2 24 100
| device Reg_32bit_1.Reg_1bit_23.inverter_1.nmos.2 550 360
n Reg_32bit_1.Reg_1bit_23.net_1 gnd Reg_32bit_1.Reg_1bit_23.net_2 24 100
| device Reg_32bit_1.Reg_1bit_23.inverter_1.nmos.3 550 360
n Reg_32bit_1.Reg_1bit_23.net_1 gnd Reg_32bit_1.Reg_1bit_23.net_2 24 100
| device Reg_32bit_1.Reg_1bit_23.inverter_1.nmos.4 550 360
n Reg_32bit_1.Reg_1bit_23.net_1 gnd Reg_32bit_1.Reg_1bit_23.net_2 24 100
| device Reg_32bit_1.Reg_1bit_23.inverter_1.pmos.1 550 200
p Reg_32bit_1.Reg_1bit_23.net_1 vdd Reg_32bit_1.Reg_1bit_23.net_2 24 200
| device Reg_32bit_1.Reg_1bit_23.inverter_1.pmos.2 550 200
p Reg_32bit_1.Reg_1bit_23.net_1 vdd Reg_32bit_1.Reg_1bit_23.net_2 24 200
| device Reg_32bit_1.Reg_1bit_23.inverter_1.pmos.3 550 200
p Reg_32bit_1.Reg_1bit_23.net_1 vdd Reg_32bit_1.Reg_1bit_23.net_2 24 200
| device Reg_32bit_1.Reg_1bit_23.inverter_1.pmos.4 550 200
p Reg_32bit_1.Reg_1bit_23.net_1 vdd Reg_32bit_1.Reg_1bit_23.net_2 24 200
| end Reg_32bit_1.Reg_1bit_23.inverter_1
| begin Reg_32bit_1.Reg_1bit_23.inverter_2 290 260
| device Reg_32bit_1.Reg_1bit_23.inverter_2.nmos.1 550 360
n data[23] gnd Reg_32bit_1.Reg_1bit_23.net_3 24 100
| device Reg_32bit_1.Reg_1bit_23.inverter_2.nmos.2 550 360
n data[23] gnd Reg_32bit_1.Reg_1bit_23.net_3 24 100
| device Reg_32bit_1.Reg_1bit_23.inverter_2.nmos.3 550 360
n data[23] gnd Reg_32bit_1.Reg_1bit_23.net_3 24 100
| device Reg_32bit_1.Reg_1bit_23.inverter_2.nmos.4 550 360
n data[23] gnd Reg_32bit_1.Reg_1bit_23.net_3 24 100
| device Reg_32bit_1.Reg_1bit_23.inverter_2.pmos.1 550 200
p data[23] vdd Reg_32bit_1.Reg_1bit_23.net_3 24 200
| device Reg_32bit_1.Reg_1bit_23.inverter_2.pmos.2 550 200
p data[23] vdd Reg_32bit_1.Reg_1bit_23.net_3 24 200
| device Reg_32bit_1.Reg_1bit_23.inverter_2.pmos.3 550 200
p data[23] vdd Reg_32bit_1.Reg_1bit_23.net_3 24 200
| device Reg_32bit_1.Reg_1bit_23.inverter_2.pmos.4 550 200
p data[23] vdd Reg_32bit_1.Reg_1bit_23.net_3 24 200
| end Reg_32bit_1.Reg_1bit_23.inverter_2
| device Reg_32bit_1.Reg_1bit_23.nmos_1 730 230
n inR1[2] Reg_32bit_1.Reg_1bit_23.net_2 out1[23] 24 100
| device Reg_32bit_1.Reg_1bit_23.nmos_2 730 360
n inR2[2] Reg_32bit_1.Reg_1bit_23.net_2 out2[23] 24 100
| end Reg_32bit_1.Reg_1bit_23
| begin Reg_32bit_1.Reg_1bit_24 510 3250
| begin Reg_32bit_1.Reg_1bit_24.inverter 560 210
| device Reg_32bit_1.Reg_1bit_24.inverter.nmos 550 360
n Reg_32bit_1.Reg_1bit_24.net_2 gnd Reg_32bit_1.Reg_1bit_24.net_1 24 100
| device Reg_32bit_1.Reg_1bit_24.inverter.pmos 550 200
p Reg_32bit_1.Reg_1bit_24.net_2 vdd Reg_32bit_1.Reg_1bit_24.net_1 24 200
| end Reg_32bit_1.Reg_1bit_24.inverter
| device Reg_32bit_1.Reg_1bit_24.nmos.1 390 260
n w[2] Reg_32bit_1.Reg_1bit_24.net_3 Reg_32bit_1.Reg_1bit_24.net_1 24 100
| device Reg_32bit_1.Reg_1bit_24.nmos.2 390 260
n w[2] Reg_32bit_1.Reg_1bit_24.net_3 Reg_32bit_1.Reg_1bit_24.net_1 24 100
| device Reg_32bit_1.Reg_1bit_24.nmos.3 390 260
n w[2] Reg_32bit_1.Reg_1bit_24.net_3 Reg_32bit_1.Reg_1bit_24.net_1 24 100
| device Reg_32bit_1.Reg_1bit_24.nmos.4 390 260
n w[2] Reg_32bit_1.Reg_1bit_24.net_3 Reg_32bit_1.Reg_1bit_24.net_1 24 100
| begin Reg_32bit_1.Reg_1bit_24.inverter_1 550 380
| device Reg_32bit_1.Reg_1bit_24.inverter_1.nmos.1 550 360
n Reg_32bit_1.Reg_1bit_24.net_1 gnd Reg_32bit_1.Reg_1bit_24.net_2 24 100
| device Reg_32bit_1.Reg_1bit_24.inverter_1.nmos.2 550 360
n Reg_32bit_1.Reg_1bit_24.net_1 gnd Reg_32bit_1.Reg_1bit_24.net_2 24 100
| device Reg_32bit_1.Reg_1bit_24.inverter_1.nmos.3 550 360
n Reg_32bit_1.Reg_1bit_24.net_1 gnd Reg_32bit_1.Reg_1bit_24.net_2 24 100
| device Reg_32bit_1.Reg_1bit_24.inverter_1.nmos.4 550 360
n Reg_32bit_1.Reg_1bit_24.net_1 gnd Reg_32bit_1.Reg_1bit_24.net_2 24 100
| device Reg_32bit_1.Reg_1bit_24.inverter_1.pmos.1 550 200
p Reg_32bit_1.Reg_1bit_24.net_1 vdd Reg_32bit_1.Reg_1bit_24.net_2 24 200
| device Reg_32bit_1.Reg_1bit_24.inverter_1.pmos.2 550 200
p Reg_32bit_1.Reg_1bit_24.net_1 vdd Reg_32bit_1.Reg_1bit_24.net_2 24 200
| device Reg_32bit_1.Reg_1bit_24.inverter_1.pmos.3 550 200
p Reg_32bit_1.Reg_1bit_24.net_1 vdd Reg_32bit_1.Reg_1bit_24.net_2 24 200
| device Reg_32bit_1.Reg_1bit_24.inverter_1.pmos.4 550 200
p Reg_32bit_1.Reg_1bit_24.net_1 vdd Reg_32bit_1.Reg_1bit_24.net_2 24 200
| end Reg_32bit_1.Reg_1bit_24.inverter_1
| begin Reg_32bit_1.Reg_1bit_24.inverter_2 290 260
| device Reg_32bit_1.Reg_1bit_24.inverter_2.nmos.1 550 360
n data[24] gnd Reg_32bit_1.Reg_1bit_24.net_3 24 100
| device Reg_32bit_1.Reg_1bit_24.inverter_2.nmos.2 550 360
n data[24] gnd Reg_32bit_1.Reg_1bit_24.net_3 24 100
| device Reg_32bit_1.Reg_1bit_24.inverter_2.nmos.3 550 360
n data[24] gnd Reg_32bit_1.Reg_1bit_24.net_3 24 100
| device Reg_32bit_1.Reg_1bit_24.inverter_2.nmos.4 550 360
n data[24] gnd Reg_32bit_1.Reg_1bit_24.net_3 24 100
| device Reg_32bit_1.Reg_1bit_24.inverter_2.pmos.1 550 200
p data[24] vdd Reg_32bit_1.Reg_1bit_24.net_3 24 200
| device Reg_32bit_1.Reg_1bit_24.inverter_2.pmos.2 550 200
p data[24] vdd Reg_32bit_1.Reg_1bit_24.net_3 24 200
| device Reg_32bit_1.Reg_1bit_24.inverter_2.pmos.3 550 200
p data[24] vdd Reg_32bit_1.Reg_1bit_24.net_3 24 200
| device Reg_32bit_1.Reg_1bit_24.inverter_2.pmos.4 550 200
p data[24] vdd Reg_32bit_1.Reg_1bit_24.net_3 24 200
| end Reg_32bit_1.Reg_1bit_24.inverter_2
| device Reg_32bit_1.Reg_1bit_24.nmos_1 730 230
n inR1[2] Reg_32bit_1.Reg_1bit_24.net_2 out1[24] 24 100
| device Reg_32bit_1.Reg_1bit_24.nmos_2 730 360
n inR2[2] Reg_32bit_1.Reg_1bit_24.net_2 out2[24] 24 100
| end Reg_32bit_1.Reg_1bit_24
| begin Reg_32bit_1.Reg_1bit_25 510 3380
| begin Reg_32bit_1.Reg_1bit_25.inverter 560 210
| device Reg_32bit_1.Reg_1bit_25.inverter.nmos 550 360
n Reg_32bit_1.Reg_1bit_25.net_2 gnd Reg_32bit_1.Reg_1bit_25.net_1 24 100
| device Reg_32bit_1.Reg_1bit_25.inverter.pmos 550 200
p Reg_32bit_1.Reg_1bit_25.net_2 vdd Reg_32bit_1.Reg_1bit_25.net_1 24 200
| end Reg_32bit_1.Reg_1bit_25.inverter
| device Reg_32bit_1.Reg_1bit_25.nmos.1 390 260
n w[2] Reg_32bit_1.Reg_1bit_25.net_3 Reg_32bit_1.Reg_1bit_25.net_1 24 100
| device Reg_32bit_1.Reg_1bit_25.nmos.2 390 260
n w[2] Reg_32bit_1.Reg_1bit_25.net_3 Reg_32bit_1.Reg_1bit_25.net_1 24 100
| device Reg_32bit_1.Reg_1bit_25.nmos.3 390 260
n w[2] Reg_32bit_1.Reg_1bit_25.net_3 Reg_32bit_1.Reg_1bit_25.net_1 24 100
| device Reg_32bit_1.Reg_1bit_25.nmos.4 390 260
n w[2] Reg_32bit_1.Reg_1bit_25.net_3 Reg_32bit_1.Reg_1bit_25.net_1 24 100
| begin Reg_32bit_1.Reg_1bit_25.inverter_1 550 380
| device Reg_32bit_1.Reg_1bit_25.inverter_1.nmos.1 550 360
n Reg_32bit_1.Reg_1bit_25.net_1 gnd Reg_32bit_1.Reg_1bit_25.net_2 24 100
| device Reg_32bit_1.Reg_1bit_25.inverter_1.nmos.2 550 360
n Reg_32bit_1.Reg_1bit_25.net_1 gnd Reg_32bit_1.Reg_1bit_25.net_2 24 100
| device Reg_32bit_1.Reg_1bit_25.inverter_1.nmos.3 550 360
n Reg_32bit_1.Reg_1bit_25.net_1 gnd Reg_32bit_1.Reg_1bit_25.net_2 24 100
| device Reg_32bit_1.Reg_1bit_25.inverter_1.nmos.4 550 360
n Reg_32bit_1.Reg_1bit_25.net_1 gnd Reg_32bit_1.Reg_1bit_25.net_2 24 100
| device Reg_32bit_1.Reg_1bit_25.inverter_1.pmos.1 550 200
p Reg_32bit_1.Reg_1bit_25.net_1 vdd Reg_32bit_1.Reg_1bit_25.net_2 24 200
| device Reg_32bit_1.Reg_1bit_25.inverter_1.pmos.2 550 200
p Reg_32bit_1.Reg_1bit_25.net_1 vdd Reg_32bit_1.Reg_1bit_25.net_2 24 200
| device Reg_32bit_1.Reg_1bit_25.inverter_1.pmos.3 550 200
p Reg_32bit_1.Reg_1bit_25.net_1 vdd Reg_32bit_1.Reg_1bit_25.net_2 24 200
| device Reg_32bit_1.Reg_1bit_25.inverter_1.pmos.4 550 200
p Reg_32bit_1.Reg_1bit_25.net_1 vdd Reg_32bit_1.Reg_1bit_25.net_2 24 200
| end Reg_32bit_1.Reg_1bit_25.inverter_1
| begin Reg_32bit_1.Reg_1bit_25.inverter_2 290 260
| device Reg_32bit_1.Reg_1bit_25.inverter_2.nmos.1 550 360
n data[25] gnd Reg_32bit_1.Reg_1bit_25.net_3 24 100
| device Reg_32bit_1.Reg_1bit_25.inverter_2.nmos.2 550 360
n data[25] gnd Reg_32bit_1.Reg_1bit_25.net_3 24 100
| device Reg_32bit_1.Reg_1bit_25.inverter_2.nmos.3 550 360
n data[25] gnd Reg_32bit_1.Reg_1bit_25.net_3 24 100
| device Reg_32bit_1.Reg_1bit_25.inverter_2.nmos.4 550 360
n data[25] gnd Reg_32bit_1.Reg_1bit_25.net_3 24 100
| device Reg_32bit_1.Reg_1bit_25.inverter_2.pmos.1 550 200
p data[25] vdd Reg_32bit_1.Reg_1bit_25.net_3 24 200
| device Reg_32bit_1.Reg_1bit_25.inverter_2.pmos.2 550 200
p data[25] vdd Reg_32bit_1.Reg_1bit_25.net_3 24 200
| device Reg_32bit_1.Reg_1bit_25.inverter_2.pmos.3 550 200
p data[25] vdd Reg_32bit_1.Reg_1bit_25.net_3 24 200
| device Reg_32bit_1.Reg_1bit_25.inverter_2.pmos.4 550 200
p data[25] vdd Reg_32bit_1.Reg_1bit_25.net_3 24 200
| end Reg_32bit_1.Reg_1bit_25.inverter_2
| device Reg_32bit_1.Reg_1bit_25.nmos_1 730 230
n inR1[2] Reg_32bit_1.Reg_1bit_25.net_2 out1[25] 24 100
| device Reg_32bit_1.Reg_1bit_25.nmos_2 730 360
n inR2[2] Reg_32bit_1.Reg_1bit_25.net_2 out2[25] 24 100
| end Reg_32bit_1.Reg_1bit_25
| begin Reg_32bit_1.Reg_1bit_26 510 3510
| begin Reg_32bit_1.Reg_1bit_26.inverter 560 210
| device Reg_32bit_1.Reg_1bit_26.inverter.nmos 550 360
n Reg_32bit_1.Reg_1bit_26.net_2 gnd Reg_32bit_1.Reg_1bit_26.net_1 24 100
| device Reg_32bit_1.Reg_1bit_26.inverter.pmos 550 200
p Reg_32bit_1.Reg_1bit_26.net_2 vdd Reg_32bit_1.Reg_1bit_26.net_1 24 200
| end Reg_32bit_1.Reg_1bit_26.inverter
| device Reg_32bit_1.Reg_1bit_26.nmos.1 390 260
n w[2] Reg_32bit_1.Reg_1bit_26.net_3 Reg_32bit_1.Reg_1bit_26.net_1 24 100
| device Reg_32bit_1.Reg_1bit_26.nmos.2 390 260
n w[2] Reg_32bit_1.Reg_1bit_26.net_3 Reg_32bit_1.Reg_1bit_26.net_1 24 100
| device Reg_32bit_1.Reg_1bit_26.nmos.3 390 260
n w[2] Reg_32bit_1.Reg_1bit_26.net_3 Reg_32bit_1.Reg_1bit_26.net_1 24 100
| device Reg_32bit_1.Reg_1bit_26.nmos.4 390 260
n w[2] Reg_32bit_1.Reg_1bit_26.net_3 Reg_32bit_1.Reg_1bit_26.net_1 24 100
| begin Reg_32bit_1.Reg_1bit_26.inverter_1 550 380
| device Reg_32bit_1.Reg_1bit_26.inverter_1.nmos.1 550 360
n Reg_32bit_1.Reg_1bit_26.net_1 gnd Reg_32bit_1.Reg_1bit_26.net_2 24 100
| device Reg_32bit_1.Reg_1bit_26.inverter_1.nmos.2 550 360
n Reg_32bit_1.Reg_1bit_26.net_1 gnd Reg_32bit_1.Reg_1bit_26.net_2 24 100
| device Reg_32bit_1.Reg_1bit_26.inverter_1.nmos.3 550 360
n Reg_32bit_1.Reg_1bit_26.net_1 gnd Reg_32bit_1.Reg_1bit_26.net_2 24 100
| device Reg_32bit_1.Reg_1bit_26.inverter_1.nmos.4 550 360
n Reg_32bit_1.Reg_1bit_26.net_1 gnd Reg_32bit_1.Reg_1bit_26.net_2 24 100
| device Reg_32bit_1.Reg_1bit_26.inverter_1.pmos.1 550 200
p Reg_32bit_1.Reg_1bit_26.net_1 vdd Reg_32bit_1.Reg_1bit_26.net_2 24 200
| device Reg_32bit_1.Reg_1bit_26.inverter_1.pmos.2 550 200
p Reg_32bit_1.Reg_1bit_26.net_1 vdd Reg_32bit_1.Reg_1bit_26.net_2 24 200
| device Reg_32bit_1.Reg_1bit_26.inverter_1.pmos.3 550 200
p Reg_32bit_1.Reg_1bit_26.net_1 vdd Reg_32bit_1.Reg_1bit_26.net_2 24 200
| device Reg_32bit_1.Reg_1bit_26.inverter_1.pmos.4 550 200
p Reg_32bit_1.Reg_1bit_26.net_1 vdd Reg_32bit_1.Reg_1bit_26.net_2 24 200
| end Reg_32bit_1.Reg_1bit_26.inverter_1
| begin Reg_32bit_1.Reg_1bit_26.inverter_2 290 260
| device Reg_32bit_1.Reg_1bit_26.inverter_2.nmos.1 550 360
n data[26] gnd Reg_32bit_1.Reg_1bit_26.net_3 24 100
| device Reg_32bit_1.Reg_1bit_26.inverter_2.nmos.2 550 360
n data[26] gnd Reg_32bit_1.Reg_1bit_26.net_3 24 100
| device Reg_32bit_1.Reg_1bit_26.inverter_2.nmos.3 550 360
n data[26] gnd Reg_32bit_1.Reg_1bit_26.net_3 24 100
| device Reg_32bit_1.Reg_1bit_26.inverter_2.nmos.4 550 360
n data[26] gnd Reg_32bit_1.Reg_1bit_26.net_3 24 100
| device Reg_32bit_1.Reg_1bit_26.inverter_2.pmos.1 550 200
p data[26] vdd Reg_32bit_1.Reg_1bit_26.net_3 24 200
| device Reg_32bit_1.Reg_1bit_26.inverter_2.pmos.2 550 200
p data[26] vdd Reg_32bit_1.Reg_1bit_26.net_3 24 200
| device Reg_32bit_1.Reg_1bit_26.inverter_2.pmos.3 550 200
p data[26] vdd Reg_32bit_1.Reg_1bit_26.net_3 24 200
| device Reg_32bit_1.Reg_1bit_26.inverter_2.pmos.4 550 200
p data[26] vdd Reg_32bit_1.Reg_1bit_26.net_3 24 200
| end Reg_32bit_1.Reg_1bit_26.inverter_2
| device Reg_32bit_1.Reg_1bit_26.nmos_1 730 230
n inR1[2] Reg_32bit_1.Reg_1bit_26.net_2 out1[26] 24 100
| device Reg_32bit_1.Reg_1bit_26.nmos_2 730 360
n inR2[2] Reg_32bit_1.Reg_1bit_26.net_2 out2[26] 24 100
| end Reg_32bit_1.Reg_1bit_26
| begin Reg_32bit_1.Reg_1bit_27 510 3640
| begin Reg_32bit_1.Reg_1bit_27.inverter 560 210
| device Reg_32bit_1.Reg_1bit_27.inverter.nmos 550 360
n Reg_32bit_1.Reg_1bit_27.net_2 gnd Reg_32bit_1.Reg_1bit_27.net_1 24 100
| device Reg_32bit_1.Reg_1bit_27.inverter.pmos 550 200
p Reg_32bit_1.Reg_1bit_27.net_2 vdd Reg_32bit_1.Reg_1bit_27.net_1 24 200
| end Reg_32bit_1.Reg_1bit_27.inverter
| device Reg_32bit_1.Reg_1bit_27.nmos.1 390 260
n w[2] Reg_32bit_1.Reg_1bit_27.net_3 Reg_32bit_1.Reg_1bit_27.net_1 24 100
| device Reg_32bit_1.Reg_1bit_27.nmos.2 390 260
n w[2] Reg_32bit_1.Reg_1bit_27.net_3 Reg_32bit_1.Reg_1bit_27.net_1 24 100
| device Reg_32bit_1.Reg_1bit_27.nmos.3 390 260
n w[2] Reg_32bit_1.Reg_1bit_27.net_3 Reg_32bit_1.Reg_1bit_27.net_1 24 100
| device Reg_32bit_1.Reg_1bit_27.nmos.4 390 260
n w[2] Reg_32bit_1.Reg_1bit_27.net_3 Reg_32bit_1.Reg_1bit_27.net_1 24 100
| begin Reg_32bit_1.Reg_1bit_27.inverter_1 550 380
| device Reg_32bit_1.Reg_1bit_27.inverter_1.nmos.1 550 360
n Reg_32bit_1.Reg_1bit_27.net_1 gnd Reg_32bit_1.Reg_1bit_27.net_2 24 100
| device Reg_32bit_1.Reg_1bit_27.inverter_1.nmos.2 550 360
n Reg_32bit_1.Reg_1bit_27.net_1 gnd Reg_32bit_1.Reg_1bit_27.net_2 24 100
| device Reg_32bit_1.Reg_1bit_27.inverter_1.nmos.3 550 360
n Reg_32bit_1.Reg_1bit_27.net_1 gnd Reg_32bit_1.Reg_1bit_27.net_2 24 100
| device Reg_32bit_1.Reg_1bit_27.inverter_1.nmos.4 550 360
n Reg_32bit_1.Reg_1bit_27.net_1 gnd Reg_32bit_1.Reg_1bit_27.net_2 24 100
| device Reg_32bit_1.Reg_1bit_27.inverter_1.pmos.1 550 200
p Reg_32bit_1.Reg_1bit_27.net_1 vdd Reg_32bit_1.Reg_1bit_27.net_2 24 200
| device Reg_32bit_1.Reg_1bit_27.inverter_1.pmos.2 550 200
p Reg_32bit_1.Reg_1bit_27.net_1 vdd Reg_32bit_1.Reg_1bit_27.net_2 24 200
| device Reg_32bit_1.Reg_1bit_27.inverter_1.pmos.3 550 200
p Reg_32bit_1.Reg_1bit_27.net_1 vdd Reg_32bit_1.Reg_1bit_27.net_2 24 200
| device Reg_32bit_1.Reg_1bit_27.inverter_1.pmos.4 550 200
p Reg_32bit_1.Reg_1bit_27.net_1 vdd Reg_32bit_1.Reg_1bit_27.net_2 24 200
| end Reg_32bit_1.Reg_1bit_27.inverter_1
| begin Reg_32bit_1.Reg_1bit_27.inverter_2 290 260
| device Reg_32bit_1.Reg_1bit_27.inverter_2.nmos.1 550 360
n data[27] gnd Reg_32bit_1.Reg_1bit_27.net_3 24 100
| device Reg_32bit_1.Reg_1bit_27.inverter_2.nmos.2 550 360
n data[27] gnd Reg_32bit_1.Reg_1bit_27.net_3 24 100
| device Reg_32bit_1.Reg_1bit_27.inverter_2.nmos.3 550 360
n data[27] gnd Reg_32bit_1.Reg_1bit_27.net_3 24 100
| device Reg_32bit_1.Reg_1bit_27.inverter_2.nmos.4 550 360
n data[27] gnd Reg_32bit_1.Reg_1bit_27.net_3 24 100
| device Reg_32bit_1.Reg_1bit_27.inverter_2.pmos.1 550 200
p data[27] vdd Reg_32bit_1.Reg_1bit_27.net_3 24 200
| device Reg_32bit_1.Reg_1bit_27.inverter_2.pmos.2 550 200
p data[27] vdd Reg_32bit_1.Reg_1bit_27.net_3 24 200
| device Reg_32bit_1.Reg_1bit_27.inverter_2.pmos.3 550 200
p data[27] vdd Reg_32bit_1.Reg_1bit_27.net_3 24 200
| device Reg_32bit_1.Reg_1bit_27.inverter_2.pmos.4 550 200
p data[27] vdd Reg_32bit_1.Reg_1bit_27.net_3 24 200
| end Reg_32bit_1.Reg_1bit_27.inverter_2
| device Reg_32bit_1.Reg_1bit_27.nmos_1 730 230
n inR1[2] Reg_32bit_1.Reg_1bit_27.net_2 out1[27] 24 100
| device Reg_32bit_1.Reg_1bit_27.nmos_2 730 360
n inR2[2] Reg_32bit_1.Reg_1bit_27.net_2 out2[27] 24 100
| end Reg_32bit_1.Reg_1bit_27
| begin Reg_32bit_1.Reg_1bit_28 510 3770
| begin Reg_32bit_1.Reg_1bit_28.inverter 560 210
| device Reg_32bit_1.Reg_1bit_28.inverter.nmos 550 360
n Reg_32bit_1.Reg_1bit_28.net_2 gnd Reg_32bit_1.Reg_1bit_28.net_1 24 100
| device Reg_32bit_1.Reg_1bit_28.inverter.pmos 550 200
p Reg_32bit_1.Reg_1bit_28.net_2 vdd Reg_32bit_1.Reg_1bit_28.net_1 24 200
| end Reg_32bit_1.Reg_1bit_28.inverter
| device Reg_32bit_1.Reg_1bit_28.nmos.1 390 260
n w[2] Reg_32bit_1.Reg_1bit_28.net_3 Reg_32bit_1.Reg_1bit_28.net_1 24 100
| device Reg_32bit_1.Reg_1bit_28.nmos.2 390 260
n w[2] Reg_32bit_1.Reg_1bit_28.net_3 Reg_32bit_1.Reg_1bit_28.net_1 24 100
| device Reg_32bit_1.Reg_1bit_28.nmos.3 390 260
n w[2] Reg_32bit_1.Reg_1bit_28.net_3 Reg_32bit_1.Reg_1bit_28.net_1 24 100
| device Reg_32bit_1.Reg_1bit_28.nmos.4 390 260
n w[2] Reg_32bit_1.Reg_1bit_28.net_3 Reg_32bit_1.Reg_1bit_28.net_1 24 100
| begin Reg_32bit_1.Reg_1bit_28.inverter_1 550 380
| device Reg_32bit_1.Reg_1bit_28.inverter_1.nmos.1 550 360
n Reg_32bit_1.Reg_1bit_28.net_1 gnd Reg_32bit_1.Reg_1bit_28.net_2 24 100
| device Reg_32bit_1.Reg_1bit_28.inverter_1.nmos.2 550 360
n Reg_32bit_1.Reg_1bit_28.net_1 gnd Reg_32bit_1.Reg_1bit_28.net_2 24 100
| device Reg_32bit_1.Reg_1bit_28.inverter_1.nmos.3 550 360
n Reg_32bit_1.Reg_1bit_28.net_1 gnd Reg_32bit_1.Reg_1bit_28.net_2 24 100
| device Reg_32bit_1.Reg_1bit_28.inverter_1.nmos.4 550 360
n Reg_32bit_1.Reg_1bit_28.net_1 gnd Reg_32bit_1.Reg_1bit_28.net_2 24 100
| device Reg_32bit_1.Reg_1bit_28.inverter_1.pmos.1 550 200
p Reg_32bit_1.Reg_1bit_28.net_1 vdd Reg_32bit_1.Reg_1bit_28.net_2 24 200
| device Reg_32bit_1.Reg_1bit_28.inverter_1.pmos.2 550 200
p Reg_32bit_1.Reg_1bit_28.net_1 vdd Reg_32bit_1.Reg_1bit_28.net_2 24 200
| device Reg_32bit_1.Reg_1bit_28.inverter_1.pmos.3 550 200
p Reg_32bit_1.Reg_1bit_28.net_1 vdd Reg_32bit_1.Reg_1bit_28.net_2 24 200
| device Reg_32bit_1.Reg_1bit_28.inverter_1.pmos.4 550 200
p Reg_32bit_1.Reg_1bit_28.net_1 vdd Reg_32bit_1.Reg_1bit_28.net_2 24 200
| end Reg_32bit_1.Reg_1bit_28.inverter_1
| begin Reg_32bit_1.Reg_1bit_28.inverter_2 290 260
| device Reg_32bit_1.Reg_1bit_28.inverter_2.nmos.1 550 360
n data[28] gnd Reg_32bit_1.Reg_1bit_28.net_3 24 100
| device Reg_32bit_1.Reg_1bit_28.inverter_2.nmos.2 550 360
n data[28] gnd Reg_32bit_1.Reg_1bit_28.net_3 24 100
| device Reg_32bit_1.Reg_1bit_28.inverter_2.nmos.3 550 360
n data[28] gnd Reg_32bit_1.Reg_1bit_28.net_3 24 100
| device Reg_32bit_1.Reg_1bit_28.inverter_2.nmos.4 550 360
n data[28] gnd Reg_32bit_1.Reg_1bit_28.net_3 24 100
| device Reg_32bit_1.Reg_1bit_28.inverter_2.pmos.1 550 200
p data[28] vdd Reg_32bit_1.Reg_1bit_28.net_3 24 200
| device Reg_32bit_1.Reg_1bit_28.inverter_2.pmos.2 550 200
p data[28] vdd Reg_32bit_1.Reg_1bit_28.net_3 24 200
| device Reg_32bit_1.Reg_1bit_28.inverter_2.pmos.3 550 200
p data[28] vdd Reg_32bit_1.Reg_1bit_28.net_3 24 200
| device Reg_32bit_1.Reg_1bit_28.inverter_2.pmos.4 550 200
p data[28] vdd Reg_32bit_1.Reg_1bit_28.net_3 24 200
| end Reg_32bit_1.Reg_1bit_28.inverter_2
| device Reg_32bit_1.Reg_1bit_28.nmos_1 730 230
n inR1[2] Reg_32bit_1.Reg_1bit_28.net_2 out1[28] 24 100
| device Reg_32bit_1.Reg_1bit_28.nmos_2 730 360
n inR2[2] Reg_32bit_1.Reg_1bit_28.net_2 out2[28] 24 100
| end Reg_32bit_1.Reg_1bit_28
| begin Reg_32bit_1.Reg_1bit_29 510 3900
| begin Reg_32bit_1.Reg_1bit_29.inverter 560 210
| device Reg_32bit_1.Reg_1bit_29.inverter.nmos 550 360
n Reg_32bit_1.Reg_1bit_29.net_2 gnd Reg_32bit_1.Reg_1bit_29.net_1 24 100
| device Reg_32bit_1.Reg_1bit_29.inverter.pmos 550 200
p Reg_32bit_1.Reg_1bit_29.net_2 vdd Reg_32bit_1.Reg_1bit_29.net_1 24 200
| end Reg_32bit_1.Reg_1bit_29.inverter
| device Reg_32bit_1.Reg_1bit_29.nmos.1 390 260
n w[2] Reg_32bit_1.Reg_1bit_29.net_3 Reg_32bit_1.Reg_1bit_29.net_1 24 100
| device Reg_32bit_1.Reg_1bit_29.nmos.2 390 260
n w[2] Reg_32bit_1.Reg_1bit_29.net_3 Reg_32bit_1.Reg_1bit_29.net_1 24 100
| device Reg_32bit_1.Reg_1bit_29.nmos.3 390 260
n w[2] Reg_32bit_1.Reg_1bit_29.net_3 Reg_32bit_1.Reg_1bit_29.net_1 24 100
| device Reg_32bit_1.Reg_1bit_29.nmos.4 390 260
n w[2] Reg_32bit_1.Reg_1bit_29.net_3 Reg_32bit_1.Reg_1bit_29.net_1 24 100
| begin Reg_32bit_1.Reg_1bit_29.inverter_1 550 380
| device Reg_32bit_1.Reg_1bit_29.inverter_1.nmos.1 550 360
n Reg_32bit_1.Reg_1bit_29.net_1 gnd Reg_32bit_1.Reg_1bit_29.net_2 24 100
| device Reg_32bit_1.Reg_1bit_29.inverter_1.nmos.2 550 360
n Reg_32bit_1.Reg_1bit_29.net_1 gnd Reg_32bit_1.Reg_1bit_29.net_2 24 100
| device Reg_32bit_1.Reg_1bit_29.inverter_1.nmos.3 550 360
n Reg_32bit_1.Reg_1bit_29.net_1 gnd Reg_32bit_1.Reg_1bit_29.net_2 24 100
| device Reg_32bit_1.Reg_1bit_29.inverter_1.nmos.4 550 360
n Reg_32bit_1.Reg_1bit_29.net_1 gnd Reg_32bit_1.Reg_1bit_29.net_2 24 100
| device Reg_32bit_1.Reg_1bit_29.inverter_1.pmos.1 550 200
p Reg_32bit_1.Reg_1bit_29.net_1 vdd Reg_32bit_1.Reg_1bit_29.net_2 24 200
| device Reg_32bit_1.Reg_1bit_29.inverter_1.pmos.2 550 200
p Reg_32bit_1.Reg_1bit_29.net_1 vdd Reg_32bit_1.Reg_1bit_29.net_2 24 200
| device Reg_32bit_1.Reg_1bit_29.inverter_1.pmos.3 550 200
p Reg_32bit_1.Reg_1bit_29.net_1 vdd Reg_32bit_1.Reg_1bit_29.net_2 24 200
| device Reg_32bit_1.Reg_1bit_29.inverter_1.pmos.4 550 200
p Reg_32bit_1.Reg_1bit_29.net_1 vdd Reg_32bit_1.Reg_1bit_29.net_2 24 200
| end Reg_32bit_1.Reg_1bit_29.inverter_1
| begin Reg_32bit_1.Reg_1bit_29.inverter_2 290 260
| device Reg_32bit_1.Reg_1bit_29.inverter_2.nmos.1 550 360
n data[29] gnd Reg_32bit_1.Reg_1bit_29.net_3 24 100
| device Reg_32bit_1.Reg_1bit_29.inverter_2.nmos.2 550 360
n data[29] gnd Reg_32bit_1.Reg_1bit_29.net_3 24 100
| device Reg_32bit_1.Reg_1bit_29.inverter_2.nmos.3 550 360
n data[29] gnd Reg_32bit_1.Reg_1bit_29.net_3 24 100
| device Reg_32bit_1.Reg_1bit_29.inverter_2.nmos.4 550 360
n data[29] gnd Reg_32bit_1.Reg_1bit_29.net_3 24 100
| device Reg_32bit_1.Reg_1bit_29.inverter_2.pmos.1 550 200
p data[29] vdd Reg_32bit_1.Reg_1bit_29.net_3 24 200
| device Reg_32bit_1.Reg_1bit_29.inverter_2.pmos.2 550 200
p data[29] vdd Reg_32bit_1.Reg_1bit_29.net_3 24 200
| device Reg_32bit_1.Reg_1bit_29.inverter_2.pmos.3 550 200
p data[29] vdd Reg_32bit_1.Reg_1bit_29.net_3 24 200
| device Reg_32bit_1.Reg_1bit_29.inverter_2.pmos.4 550 200
p data[29] vdd Reg_32bit_1.Reg_1bit_29.net_3 24 200
| end Reg_32bit_1.Reg_1bit_29.inverter_2
| device Reg_32bit_1.Reg_1bit_29.nmos_1 730 230
n inR1[2] Reg_32bit_1.Reg_1bit_29.net_2 out1[29] 24 100
| device Reg_32bit_1.Reg_1bit_29.nmos_2 730 360
n inR2[2] Reg_32bit_1.Reg_1bit_29.net_2 out2[29] 24 100
| end Reg_32bit_1.Reg_1bit_29
| begin Reg_32bit_1.Reg_1bit_30 510 4030
| begin Reg_32bit_1.Reg_1bit_30.inverter 560 210
| device Reg_32bit_1.Reg_1bit_30.inverter.nmos 550 360
n Reg_32bit_1.Reg_1bit_30.net_2 gnd Reg_32bit_1.Reg_1bit_30.net_1 24 100
| device Reg_32bit_1.Reg_1bit_30.inverter.pmos 550 200
p Reg_32bit_1.Reg_1bit_30.net_2 vdd Reg_32bit_1.Reg_1bit_30.net_1 24 200
| end Reg_32bit_1.Reg_1bit_30.inverter
| device Reg_32bit_1.Reg_1bit_30.nmos.1 390 260
n w[2] Reg_32bit_1.Reg_1bit_30.net_3 Reg_32bit_1.Reg_1bit_30.net_1 24 100
| device Reg_32bit_1.Reg_1bit_30.nmos.2 390 260
n w[2] Reg_32bit_1.Reg_1bit_30.net_3 Reg_32bit_1.Reg_1bit_30.net_1 24 100
| device Reg_32bit_1.Reg_1bit_30.nmos.3 390 260
n w[2] Reg_32bit_1.Reg_1bit_30.net_3 Reg_32bit_1.Reg_1bit_30.net_1 24 100
| device Reg_32bit_1.Reg_1bit_30.nmos.4 390 260
n w[2] Reg_32bit_1.Reg_1bit_30.net_3 Reg_32bit_1.Reg_1bit_30.net_1 24 100
| begin Reg_32bit_1.Reg_1bit_30.inverter_1 550 380
| device Reg_32bit_1.Reg_1bit_30.inverter_1.nmos.1 550 360
n Reg_32bit_1.Reg_1bit_30.net_1 gnd Reg_32bit_1.Reg_1bit_30.net_2 24 100
| device Reg_32bit_1.Reg_1bit_30.inverter_1.nmos.2 550 360
n Reg_32bit_1.Reg_1bit_30.net_1 gnd Reg_32bit_1.Reg_1bit_30.net_2 24 100
| device Reg_32bit_1.Reg_1bit_30.inverter_1.nmos.3 550 360
n Reg_32bit_1.Reg_1bit_30.net_1 gnd Reg_32bit_1.Reg_1bit_30.net_2 24 100
| device Reg_32bit_1.Reg_1bit_30.inverter_1.nmos.4 550 360
n Reg_32bit_1.Reg_1bit_30.net_1 gnd Reg_32bit_1.Reg_1bit_30.net_2 24 100
| device Reg_32bit_1.Reg_1bit_30.inverter_1.pmos.1 550 200
p Reg_32bit_1.Reg_1bit_30.net_1 vdd Reg_32bit_1.Reg_1bit_30.net_2 24 200
| device Reg_32bit_1.Reg_1bit_30.inverter_1.pmos.2 550 200
p Reg_32bit_1.Reg_1bit_30.net_1 vdd Reg_32bit_1.Reg_1bit_30.net_2 24 200
| device Reg_32bit_1.Reg_1bit_30.inverter_1.pmos.3 550 200
p Reg_32bit_1.Reg_1bit_30.net_1 vdd Reg_32bit_1.Reg_1bit_30.net_2 24 200
| device Reg_32bit_1.Reg_1bit_30.inverter_1.pmos.4 550 200
p Reg_32bit_1.Reg_1bit_30.net_1 vdd Reg_32bit_1.Reg_1bit_30.net_2 24 200
| end Reg_32bit_1.Reg_1bit_30.inverter_1
| begin Reg_32bit_1.Reg_1bit_30.inverter_2 290 260
| device Reg_32bit_1.Reg_1bit_30.inverter_2.nmos.1 550 360
n data[30] gnd Reg_32bit_1.Reg_1bit_30.net_3 24 100
| device Reg_32bit_1.Reg_1bit_30.inverter_2.nmos.2 550 360
n data[30] gnd Reg_32bit_1.Reg_1bit_30.net_3 24 100
| device Reg_32bit_1.Reg_1bit_30.inverter_2.nmos.3 550 360
n data[30] gnd Reg_32bit_1.Reg_1bit_30.net_3 24 100
| device Reg_32bit_1.Reg_1bit_30.inverter_2.nmos.4 550 360
n data[30] gnd Reg_32bit_1.Reg_1bit_30.net_3 24 100
| device Reg_32bit_1.Reg_1bit_30.inverter_2.pmos.1 550 200
p data[30] vdd Reg_32bit_1.Reg_1bit_30.net_3 24 200
| device Reg_32bit_1.Reg_1bit_30.inverter_2.pmos.2 550 200
p data[30] vdd Reg_32bit_1.Reg_1bit_30.net_3 24 200
| device Reg_32bit_1.Reg_1bit_30.inverter_2.pmos.3 550 200
p data[30] vdd Reg_32bit_1.Reg_1bit_30.net_3 24 200
| device Reg_32bit_1.Reg_1bit_30.inverter_2.pmos.4 550 200
p data[30] vdd Reg_32bit_1.Reg_1bit_30.net_3 24 200
| end Reg_32bit_1.Reg_1bit_30.inverter_2
| device Reg_32bit_1.Reg_1bit_30.nmos_1 730 230
n inR1[2] Reg_32bit_1.Reg_1bit_30.net_2 out1[30] 24 100
| device Reg_32bit_1.Reg_1bit_30.nmos_2 730 360
n inR2[2] Reg_32bit_1.Reg_1bit_30.net_2 out2[30] 24 100
| end Reg_32bit_1.Reg_1bit_30
| begin Reg_32bit_1.Reg_1bit_31 510 4160
| begin Reg_32bit_1.Reg_1bit_31.inverter 560 210
| device Reg_32bit_1.Reg_1bit_31.inverter.nmos 550 360
n Reg_32bit_1.Reg_1bit_31.net_2 gnd Reg_32bit_1.Reg_1bit_31.net_1 24 100
| device Reg_32bit_1.Reg_1bit_31.inverter.pmos 550 200
p Reg_32bit_1.Reg_1bit_31.net_2 vdd Reg_32bit_1.Reg_1bit_31.net_1 24 200
| end Reg_32bit_1.Reg_1bit_31.inverter
| device Reg_32bit_1.Reg_1bit_31.nmos.1 390 260
n w[2] Reg_32bit_1.Reg_1bit_31.net_3 Reg_32bit_1.Reg_1bit_31.net_1 24 100
| device Reg_32bit_1.Reg_1bit_31.nmos.2 390 260
n w[2] Reg_32bit_1.Reg_1bit_31.net_3 Reg_32bit_1.Reg_1bit_31.net_1 24 100
| device Reg_32bit_1.Reg_1bit_31.nmos.3 390 260
n w[2] Reg_32bit_1.Reg_1bit_31.net_3 Reg_32bit_1.Reg_1bit_31.net_1 24 100
| device Reg_32bit_1.Reg_1bit_31.nmos.4 390 260
n w[2] Reg_32bit_1.Reg_1bit_31.net_3 Reg_32bit_1.Reg_1bit_31.net_1 24 100
| begin Reg_32bit_1.Reg_1bit_31.inverter_1 550 380
| device Reg_32bit_1.Reg_1bit_31.inverter_1.nmos.1 550 360
n Reg_32bit_1.Reg_1bit_31.net_1 gnd Reg_32bit_1.Reg_1bit_31.net_2 24 100
| device Reg_32bit_1.Reg_1bit_31.inverter_1.nmos.2 550 360
n Reg_32bit_1.Reg_1bit_31.net_1 gnd Reg_32bit_1.Reg_1bit_31.net_2 24 100
| device Reg_32bit_1.Reg_1bit_31.inverter_1.nmos.3 550 360
n Reg_32bit_1.Reg_1bit_31.net_1 gnd Reg_32bit_1.Reg_1bit_31.net_2 24 100
| device Reg_32bit_1.Reg_1bit_31.inverter_1.nmos.4 550 360
n Reg_32bit_1.Reg_1bit_31.net_1 gnd Reg_32bit_1.Reg_1bit_31.net_2 24 100
| device Reg_32bit_1.Reg_1bit_31.inverter_1.pmos.1 550 200
p Reg_32bit_1.Reg_1bit_31.net_1 vdd Reg_32bit_1.Reg_1bit_31.net_2 24 200
| device Reg_32bit_1.Reg_1bit_31.inverter_1.pmos.2 550 200
p Reg_32bit_1.Reg_1bit_31.net_1 vdd Reg_32bit_1.Reg_1bit_31.net_2 24 200
| device Reg_32bit_1.Reg_1bit_31.inverter_1.pmos.3 550 200
p Reg_32bit_1.Reg_1bit_31.net_1 vdd Reg_32bit_1.Reg_1bit_31.net_2 24 200
| device Reg_32bit_1.Reg_1bit_31.inverter_1.pmos.4 550 200
p Reg_32bit_1.Reg_1bit_31.net_1 vdd Reg_32bit_1.Reg_1bit_31.net_2 24 200
| end Reg_32bit_1.Reg_1bit_31.inverter_1
| begin Reg_32bit_1.Reg_1bit_31.inverter_2 290 260
| device Reg_32bit_1.Reg_1bit_31.inverter_2.nmos.1 550 360
n data[31] gnd Reg_32bit_1.Reg_1bit_31.net_3 24 100
| device Reg_32bit_1.Reg_1bit_31.inverter_2.nmos.2 550 360
n data[31] gnd Reg_32bit_1.Reg_1bit_31.net_3 24 100
| device Reg_32bit_1.Reg_1bit_31.inverter_2.nmos.3 550 360
n data[31] gnd Reg_32bit_1.Reg_1bit_31.net_3 24 100
| device Reg_32bit_1.Reg_1bit_31.inverter_2.nmos.4 550 360
n data[31] gnd Reg_32bit_1.Reg_1bit_31.net_3 24 100
| device Reg_32bit_1.Reg_1bit_31.inverter_2.pmos.1 550 200
p data[31] vdd Reg_32bit_1.Reg_1bit_31.net_3 24 200
| device Reg_32bit_1.Reg_1bit_31.inverter_2.pmos.2 550 200
p data[31] vdd Reg_32bit_1.Reg_1bit_31.net_3 24 200
| device Reg_32bit_1.Reg_1bit_31.inverter_2.pmos.3 550 200
p data[31] vdd Reg_32bit_1.Reg_1bit_31.net_3 24 200
| device Reg_32bit_1.Reg_1bit_31.inverter_2.pmos.4 550 200
p data[31] vdd Reg_32bit_1.Reg_1bit_31.net_3 24 200
| end Reg_32bit_1.Reg_1bit_31.inverter_2
| device Reg_32bit_1.Reg_1bit_31.nmos_1 730 230
n inR1[2] Reg_32bit_1.Reg_1bit_31.net_2 out1[31] 24 100
| device Reg_32bit_1.Reg_1bit_31.nmos_2 730 360
n inR2[2] Reg_32bit_1.Reg_1bit_31.net_2 out2[31] 24 100
| end Reg_32bit_1.Reg_1bit_31
| end Reg_32bit_1
| begin Reg_32bit_2 940 290
| begin Reg_32bit_2.Reg_1bit 510 100
| begin Reg_32bit_2.Reg_1bit.inverter 560 210
| device Reg_32bit_2.Reg_1bit.inverter.nmos 550 360
n Reg_32bit_2.Reg_1bit.net_2 gnd Reg_32bit_2.Reg_1bit.net_1 24 100
| device Reg_32bit_2.Reg_1bit.inverter.pmos 550 200
p Reg_32bit_2.Reg_1bit.net_2 vdd Reg_32bit_2.Reg_1bit.net_1 24 200
| end Reg_32bit_2.Reg_1bit.inverter
| device Reg_32bit_2.Reg_1bit.nmos.1 390 260
n w[3] Reg_32bit_2.Reg_1bit.net_3 Reg_32bit_2.Reg_1bit.net_1 24 100
| device Reg_32bit_2.Reg_1bit.nmos.2 390 260
n w[3] Reg_32bit_2.Reg_1bit.net_3 Reg_32bit_2.Reg_1bit.net_1 24 100
| device Reg_32bit_2.Reg_1bit.nmos.3 390 260
n w[3] Reg_32bit_2.Reg_1bit.net_3 Reg_32bit_2.Reg_1bit.net_1 24 100
| device Reg_32bit_2.Reg_1bit.nmos.4 390 260
n w[3] Reg_32bit_2.Reg_1bit.net_3 Reg_32bit_2.Reg_1bit.net_1 24 100
| begin Reg_32bit_2.Reg_1bit.inverter_1 550 380
| device Reg_32bit_2.Reg_1bit.inverter_1.nmos.1 550 360
n Reg_32bit_2.Reg_1bit.net_1 gnd Reg_32bit_2.Reg_1bit.net_2 24 100
| device Reg_32bit_2.Reg_1bit.inverter_1.nmos.2 550 360
n Reg_32bit_2.Reg_1bit.net_1 gnd Reg_32bit_2.Reg_1bit.net_2 24 100
| device Reg_32bit_2.Reg_1bit.inverter_1.nmos.3 550 360
n Reg_32bit_2.Reg_1bit.net_1 gnd Reg_32bit_2.Reg_1bit.net_2 24 100
| device Reg_32bit_2.Reg_1bit.inverter_1.nmos.4 550 360
n Reg_32bit_2.Reg_1bit.net_1 gnd Reg_32bit_2.Reg_1bit.net_2 24 100
| device Reg_32bit_2.Reg_1bit.inverter_1.pmos.1 550 200
p Reg_32bit_2.Reg_1bit.net_1 vdd Reg_32bit_2.Reg_1bit.net_2 24 200
| device Reg_32bit_2.Reg_1bit.inverter_1.pmos.2 550 200
p Reg_32bit_2.Reg_1bit.net_1 vdd Reg_32bit_2.Reg_1bit.net_2 24 200
| device Reg_32bit_2.Reg_1bit.inverter_1.pmos.3 550 200
p Reg_32bit_2.Reg_1bit.net_1 vdd Reg_32bit_2.Reg_1bit.net_2 24 200
| device Reg_32bit_2.Reg_1bit.inverter_1.pmos.4 550 200
p Reg_32bit_2.Reg_1bit.net_1 vdd Reg_32bit_2.Reg_1bit.net_2 24 200
| end Reg_32bit_2.Reg_1bit.inverter_1
| begin Reg_32bit_2.Reg_1bit.inverter_2 290 260
| device Reg_32bit_2.Reg_1bit.inverter_2.nmos.1 550 360
n data[0] gnd Reg_32bit_2.Reg_1bit.net_3 24 100
| device Reg_32bit_2.Reg_1bit.inverter_2.nmos.2 550 360
n data[0] gnd Reg_32bit_2.Reg_1bit.net_3 24 100
| device Reg_32bit_2.Reg_1bit.inverter_2.nmos.3 550 360
n data[0] gnd Reg_32bit_2.Reg_1bit.net_3 24 100
| device Reg_32bit_2.Reg_1bit.inverter_2.nmos.4 550 360
n data[0] gnd Reg_32bit_2.Reg_1bit.net_3 24 100
| device Reg_32bit_2.Reg_1bit.inverter_2.pmos.1 550 200
p data[0] vdd Reg_32bit_2.Reg_1bit.net_3 24 200
| device Reg_32bit_2.Reg_1bit.inverter_2.pmos.2 550 200
p data[0] vdd Reg_32bit_2.Reg_1bit.net_3 24 200
| device Reg_32bit_2.Reg_1bit.inverter_2.pmos.3 550 200
p data[0] vdd Reg_32bit_2.Reg_1bit.net_3 24 200
| device Reg_32bit_2.Reg_1bit.inverter_2.pmos.4 550 200
p data[0] vdd Reg_32bit_2.Reg_1bit.net_3 24 200
| end Reg_32bit_2.Reg_1bit.inverter_2
| device Reg_32bit_2.Reg_1bit.nmos_1 730 230
n inR1[3] Reg_32bit_2.Reg_1bit.net_2 out1[0] 24 100
| device Reg_32bit_2.Reg_1bit.nmos_2 730 360
n inR2[3] Reg_32bit_2.Reg_1bit.net_2 out2[0] 24 100
| end Reg_32bit_2.Reg_1bit
| begin Reg_32bit_2.Reg_1bit_1 510 230
| begin Reg_32bit_2.Reg_1bit_1.inverter 560 210
| device Reg_32bit_2.Reg_1bit_1.inverter.nmos 550 360
n Reg_32bit_2.Reg_1bit_1.net_2 gnd Reg_32bit_2.Reg_1bit_1.net_1 24 100
| device Reg_32bit_2.Reg_1bit_1.inverter.pmos 550 200
p Reg_32bit_2.Reg_1bit_1.net_2 vdd Reg_32bit_2.Reg_1bit_1.net_1 24 200
| end Reg_32bit_2.Reg_1bit_1.inverter
| device Reg_32bit_2.Reg_1bit_1.nmos.1 390 260
n w[3] Reg_32bit_2.Reg_1bit_1.net_3 Reg_32bit_2.Reg_1bit_1.net_1 24 100
| device Reg_32bit_2.Reg_1bit_1.nmos.2 390 260
n w[3] Reg_32bit_2.Reg_1bit_1.net_3 Reg_32bit_2.Reg_1bit_1.net_1 24 100
| device Reg_32bit_2.Reg_1bit_1.nmos.3 390 260
n w[3] Reg_32bit_2.Reg_1bit_1.net_3 Reg_32bit_2.Reg_1bit_1.net_1 24 100
| device Reg_32bit_2.Reg_1bit_1.nmos.4 390 260
n w[3] Reg_32bit_2.Reg_1bit_1.net_3 Reg_32bit_2.Reg_1bit_1.net_1 24 100
| begin Reg_32bit_2.Reg_1bit_1.inverter_1 550 380
| device Reg_32bit_2.Reg_1bit_1.inverter_1.nmos.1 550 360
n Reg_32bit_2.Reg_1bit_1.net_1 gnd Reg_32bit_2.Reg_1bit_1.net_2 24 100
| device Reg_32bit_2.Reg_1bit_1.inverter_1.nmos.2 550 360
n Reg_32bit_2.Reg_1bit_1.net_1 gnd Reg_32bit_2.Reg_1bit_1.net_2 24 100
| device Reg_32bit_2.Reg_1bit_1.inverter_1.nmos.3 550 360
n Reg_32bit_2.Reg_1bit_1.net_1 gnd Reg_32bit_2.Reg_1bit_1.net_2 24 100
| device Reg_32bit_2.Reg_1bit_1.inverter_1.nmos.4 550 360
n Reg_32bit_2.Reg_1bit_1.net_1 gnd Reg_32bit_2.Reg_1bit_1.net_2 24 100
| device Reg_32bit_2.Reg_1bit_1.inverter_1.pmos.1 550 200
p Reg_32bit_2.Reg_1bit_1.net_1 vdd Reg_32bit_2.Reg_1bit_1.net_2 24 200
| device Reg_32bit_2.Reg_1bit_1.inverter_1.pmos.2 550 200
p Reg_32bit_2.Reg_1bit_1.net_1 vdd Reg_32bit_2.Reg_1bit_1.net_2 24 200
| device Reg_32bit_2.Reg_1bit_1.inverter_1.pmos.3 550 200
p Reg_32bit_2.Reg_1bit_1.net_1 vdd Reg_32bit_2.Reg_1bit_1.net_2 24 200
| device Reg_32bit_2.Reg_1bit_1.inverter_1.pmos.4 550 200
p Reg_32bit_2.Reg_1bit_1.net_1 vdd Reg_32bit_2.Reg_1bit_1.net_2 24 200
| end Reg_32bit_2.Reg_1bit_1.inverter_1
| begin Reg_32bit_2.Reg_1bit_1.inverter_2 290 260
| device Reg_32bit_2.Reg_1bit_1.inverter_2.nmos.1 550 360
n data[1] gnd Reg_32bit_2.Reg_1bit_1.net_3 24 100
| device Reg_32bit_2.Reg_1bit_1.inverter_2.nmos.2 550 360
n data[1] gnd Reg_32bit_2.Reg_1bit_1.net_3 24 100
| device Reg_32bit_2.Reg_1bit_1.inverter_2.nmos.3 550 360
n data[1] gnd Reg_32bit_2.Reg_1bit_1.net_3 24 100
| device Reg_32bit_2.Reg_1bit_1.inverter_2.nmos.4 550 360
n data[1] gnd Reg_32bit_2.Reg_1bit_1.net_3 24 100
| device Reg_32bit_2.Reg_1bit_1.inverter_2.pmos.1 550 200
p data[1] vdd Reg_32bit_2.Reg_1bit_1.net_3 24 200
| device Reg_32bit_2.Reg_1bit_1.inverter_2.pmos.2 550 200
p data[1] vdd Reg_32bit_2.Reg_1bit_1.net_3 24 200
| device Reg_32bit_2.Reg_1bit_1.inverter_2.pmos.3 550 200
p data[1] vdd Reg_32bit_2.Reg_1bit_1.net_3 24 200
| device Reg_32bit_2.Reg_1bit_1.inverter_2.pmos.4 550 200
p data[1] vdd Reg_32bit_2.Reg_1bit_1.net_3 24 200
| end Reg_32bit_2.Reg_1bit_1.inverter_2
| device Reg_32bit_2.Reg_1bit_1.nmos_1 730 230
n inR1[3] Reg_32bit_2.Reg_1bit_1.net_2 out1[1] 24 100
| device Reg_32bit_2.Reg_1bit_1.nmos_2 730 360
n inR2[3] Reg_32bit_2.Reg_1bit_1.net_2 out2[1] 24 100
| end Reg_32bit_2.Reg_1bit_1
| begin Reg_32bit_2.Reg_1bit_2 510 360
| begin Reg_32bit_2.Reg_1bit_2.inverter 560 210
| device Reg_32bit_2.Reg_1bit_2.inverter.nmos 550 360
n Reg_32bit_2.Reg_1bit_2.net_2 gnd Reg_32bit_2.Reg_1bit_2.net_1 24 100
| device Reg_32bit_2.Reg_1bit_2.inverter.pmos 550 200
p Reg_32bit_2.Reg_1bit_2.net_2 vdd Reg_32bit_2.Reg_1bit_2.net_1 24 200
| end Reg_32bit_2.Reg_1bit_2.inverter
| device Reg_32bit_2.Reg_1bit_2.nmos.1 390 260
n w[3] Reg_32bit_2.Reg_1bit_2.net_3 Reg_32bit_2.Reg_1bit_2.net_1 24 100
| device Reg_32bit_2.Reg_1bit_2.nmos.2 390 260
n w[3] Reg_32bit_2.Reg_1bit_2.net_3 Reg_32bit_2.Reg_1bit_2.net_1 24 100
| device Reg_32bit_2.Reg_1bit_2.nmos.3 390 260
n w[3] Reg_32bit_2.Reg_1bit_2.net_3 Reg_32bit_2.Reg_1bit_2.net_1 24 100
| device Reg_32bit_2.Reg_1bit_2.nmos.4 390 260
n w[3] Reg_32bit_2.Reg_1bit_2.net_3 Reg_32bit_2.Reg_1bit_2.net_1 24 100
| begin Reg_32bit_2.Reg_1bit_2.inverter_1 550 380
| device Reg_32bit_2.Reg_1bit_2.inverter_1.nmos.1 550 360
n Reg_32bit_2.Reg_1bit_2.net_1 gnd Reg_32bit_2.Reg_1bit_2.net_2 24 100
| device Reg_32bit_2.Reg_1bit_2.inverter_1.nmos.2 550 360
n Reg_32bit_2.Reg_1bit_2.net_1 gnd Reg_32bit_2.Reg_1bit_2.net_2 24 100
| device Reg_32bit_2.Reg_1bit_2.inverter_1.nmos.3 550 360
n Reg_32bit_2.Reg_1bit_2.net_1 gnd Reg_32bit_2.Reg_1bit_2.net_2 24 100
| device Reg_32bit_2.Reg_1bit_2.inverter_1.nmos.4 550 360
n Reg_32bit_2.Reg_1bit_2.net_1 gnd Reg_32bit_2.Reg_1bit_2.net_2 24 100
| device Reg_32bit_2.Reg_1bit_2.inverter_1.pmos.1 550 200
p Reg_32bit_2.Reg_1bit_2.net_1 vdd Reg_32bit_2.Reg_1bit_2.net_2 24 200
| device Reg_32bit_2.Reg_1bit_2.inverter_1.pmos.2 550 200
p Reg_32bit_2.Reg_1bit_2.net_1 vdd Reg_32bit_2.Reg_1bit_2.net_2 24 200
| device Reg_32bit_2.Reg_1bit_2.inverter_1.pmos.3 550 200
p Reg_32bit_2.Reg_1bit_2.net_1 vdd Reg_32bit_2.Reg_1bit_2.net_2 24 200
| device Reg_32bit_2.Reg_1bit_2.inverter_1.pmos.4 550 200
p Reg_32bit_2.Reg_1bit_2.net_1 vdd Reg_32bit_2.Reg_1bit_2.net_2 24 200
| end Reg_32bit_2.Reg_1bit_2.inverter_1
| begin Reg_32bit_2.Reg_1bit_2.inverter_2 290 260
| device Reg_32bit_2.Reg_1bit_2.inverter_2.nmos.1 550 360
n data[2] gnd Reg_32bit_2.Reg_1bit_2.net_3 24 100
| device Reg_32bit_2.Reg_1bit_2.inverter_2.nmos.2 550 360
n data[2] gnd Reg_32bit_2.Reg_1bit_2.net_3 24 100
| device Reg_32bit_2.Reg_1bit_2.inverter_2.nmos.3 550 360
n data[2] gnd Reg_32bit_2.Reg_1bit_2.net_3 24 100
| device Reg_32bit_2.Reg_1bit_2.inverter_2.nmos.4 550 360
n data[2] gnd Reg_32bit_2.Reg_1bit_2.net_3 24 100
| device Reg_32bit_2.Reg_1bit_2.inverter_2.pmos.1 550 200
p data[2] vdd Reg_32bit_2.Reg_1bit_2.net_3 24 200
| device Reg_32bit_2.Reg_1bit_2.inverter_2.pmos.2 550 200
p data[2] vdd Reg_32bit_2.Reg_1bit_2.net_3 24 200
| device Reg_32bit_2.Reg_1bit_2.inverter_2.pmos.3 550 200
p data[2] vdd Reg_32bit_2.Reg_1bit_2.net_3 24 200
| device Reg_32bit_2.Reg_1bit_2.inverter_2.pmos.4 550 200
p data[2] vdd Reg_32bit_2.Reg_1bit_2.net_3 24 200
| end Reg_32bit_2.Reg_1bit_2.inverter_2
| device Reg_32bit_2.Reg_1bit_2.nmos_1 730 230
n inR1[3] Reg_32bit_2.Reg_1bit_2.net_2 out1[2] 24 100
| device Reg_32bit_2.Reg_1bit_2.nmos_2 730 360
n inR2[3] Reg_32bit_2.Reg_1bit_2.net_2 out2[2] 24 100
| end Reg_32bit_2.Reg_1bit_2
| begin Reg_32bit_2.Reg_1bit_3 510 490
| begin Reg_32bit_2.Reg_1bit_3.inverter 560 210
| device Reg_32bit_2.Reg_1bit_3.inverter.nmos 550 360
n Reg_32bit_2.Reg_1bit_3.net_2 gnd Reg_32bit_2.Reg_1bit_3.net_1 24 100
| device Reg_32bit_2.Reg_1bit_3.inverter.pmos 550 200
p Reg_32bit_2.Reg_1bit_3.net_2 vdd Reg_32bit_2.Reg_1bit_3.net_1 24 200
| end Reg_32bit_2.Reg_1bit_3.inverter
| device Reg_32bit_2.Reg_1bit_3.nmos.1 390 260
n w[3] Reg_32bit_2.Reg_1bit_3.net_3 Reg_32bit_2.Reg_1bit_3.net_1 24 100
| device Reg_32bit_2.Reg_1bit_3.nmos.2 390 260
n w[3] Reg_32bit_2.Reg_1bit_3.net_3 Reg_32bit_2.Reg_1bit_3.net_1 24 100
| device Reg_32bit_2.Reg_1bit_3.nmos.3 390 260
n w[3] Reg_32bit_2.Reg_1bit_3.net_3 Reg_32bit_2.Reg_1bit_3.net_1 24 100
| device Reg_32bit_2.Reg_1bit_3.nmos.4 390 260
n w[3] Reg_32bit_2.Reg_1bit_3.net_3 Reg_32bit_2.Reg_1bit_3.net_1 24 100
| begin Reg_32bit_2.Reg_1bit_3.inverter_1 550 380
| device Reg_32bit_2.Reg_1bit_3.inverter_1.nmos.1 550 360
n Reg_32bit_2.Reg_1bit_3.net_1 gnd Reg_32bit_2.Reg_1bit_3.net_2 24 100
| device Reg_32bit_2.Reg_1bit_3.inverter_1.nmos.2 550 360
n Reg_32bit_2.Reg_1bit_3.net_1 gnd Reg_32bit_2.Reg_1bit_3.net_2 24 100
| device Reg_32bit_2.Reg_1bit_3.inverter_1.nmos.3 550 360
n Reg_32bit_2.Reg_1bit_3.net_1 gnd Reg_32bit_2.Reg_1bit_3.net_2 24 100
| device Reg_32bit_2.Reg_1bit_3.inverter_1.nmos.4 550 360
n Reg_32bit_2.Reg_1bit_3.net_1 gnd Reg_32bit_2.Reg_1bit_3.net_2 24 100
| device Reg_32bit_2.Reg_1bit_3.inverter_1.pmos.1 550 200
p Reg_32bit_2.Reg_1bit_3.net_1 vdd Reg_32bit_2.Reg_1bit_3.net_2 24 200
| device Reg_32bit_2.Reg_1bit_3.inverter_1.pmos.2 550 200
p Reg_32bit_2.Reg_1bit_3.net_1 vdd Reg_32bit_2.Reg_1bit_3.net_2 24 200
| device Reg_32bit_2.Reg_1bit_3.inverter_1.pmos.3 550 200
p Reg_32bit_2.Reg_1bit_3.net_1 vdd Reg_32bit_2.Reg_1bit_3.net_2 24 200
| device Reg_32bit_2.Reg_1bit_3.inverter_1.pmos.4 550 200
p Reg_32bit_2.Reg_1bit_3.net_1 vdd Reg_32bit_2.Reg_1bit_3.net_2 24 200
| end Reg_32bit_2.Reg_1bit_3.inverter_1
| begin Reg_32bit_2.Reg_1bit_3.inverter_2 290 260
| device Reg_32bit_2.Reg_1bit_3.inverter_2.nmos.1 550 360
n data[3] gnd Reg_32bit_2.Reg_1bit_3.net_3 24 100
| device Reg_32bit_2.Reg_1bit_3.inverter_2.nmos.2 550 360
n data[3] gnd Reg_32bit_2.Reg_1bit_3.net_3 24 100
| device Reg_32bit_2.Reg_1bit_3.inverter_2.nmos.3 550 360
n data[3] gnd Reg_32bit_2.Reg_1bit_3.net_3 24 100
| device Reg_32bit_2.Reg_1bit_3.inverter_2.nmos.4 550 360
n data[3] gnd Reg_32bit_2.Reg_1bit_3.net_3 24 100
| device Reg_32bit_2.Reg_1bit_3.inverter_2.pmos.1 550 200
p data[3] vdd Reg_32bit_2.Reg_1bit_3.net_3 24 200
| device Reg_32bit_2.Reg_1bit_3.inverter_2.pmos.2 550 200
p data[3] vdd Reg_32bit_2.Reg_1bit_3.net_3 24 200
| device Reg_32bit_2.Reg_1bit_3.inverter_2.pmos.3 550 200
p data[3] vdd Reg_32bit_2.Reg_1bit_3.net_3 24 200
| device Reg_32bit_2.Reg_1bit_3.inverter_2.pmos.4 550 200
p data[3] vdd Reg_32bit_2.Reg_1bit_3.net_3 24 200
| end Reg_32bit_2.Reg_1bit_3.inverter_2
| device Reg_32bit_2.Reg_1bit_3.nmos_1 730 230
n inR1[3] Reg_32bit_2.Reg_1bit_3.net_2 out1[3] 24 100
| device Reg_32bit_2.Reg_1bit_3.nmos_2 730 360
n inR2[3] Reg_32bit_2.Reg_1bit_3.net_2 out2[3] 24 100
| end Reg_32bit_2.Reg_1bit_3
| begin Reg_32bit_2.Reg_1bit_4 510 620
| begin Reg_32bit_2.Reg_1bit_4.inverter 560 210
| device Reg_32bit_2.Reg_1bit_4.inverter.nmos 550 360
n Reg_32bit_2.Reg_1bit_4.net_2 gnd Reg_32bit_2.Reg_1bit_4.net_1 24 100
| device Reg_32bit_2.Reg_1bit_4.inverter.pmos 550 200
p Reg_32bit_2.Reg_1bit_4.net_2 vdd Reg_32bit_2.Reg_1bit_4.net_1 24 200
| end Reg_32bit_2.Reg_1bit_4.inverter
| device Reg_32bit_2.Reg_1bit_4.nmos.1 390 260
n w[3] Reg_32bit_2.Reg_1bit_4.net_3 Reg_32bit_2.Reg_1bit_4.net_1 24 100
| device Reg_32bit_2.Reg_1bit_4.nmos.2 390 260
n w[3] Reg_32bit_2.Reg_1bit_4.net_3 Reg_32bit_2.Reg_1bit_4.net_1 24 100
| device Reg_32bit_2.Reg_1bit_4.nmos.3 390 260
n w[3] Reg_32bit_2.Reg_1bit_4.net_3 Reg_32bit_2.Reg_1bit_4.net_1 24 100
| device Reg_32bit_2.Reg_1bit_4.nmos.4 390 260
n w[3] Reg_32bit_2.Reg_1bit_4.net_3 Reg_32bit_2.Reg_1bit_4.net_1 24 100
| begin Reg_32bit_2.Reg_1bit_4.inverter_1 550 380
| device Reg_32bit_2.Reg_1bit_4.inverter_1.nmos.1 550 360
n Reg_32bit_2.Reg_1bit_4.net_1 gnd Reg_32bit_2.Reg_1bit_4.net_2 24 100
| device Reg_32bit_2.Reg_1bit_4.inverter_1.nmos.2 550 360
n Reg_32bit_2.Reg_1bit_4.net_1 gnd Reg_32bit_2.Reg_1bit_4.net_2 24 100
| device Reg_32bit_2.Reg_1bit_4.inverter_1.nmos.3 550 360
n Reg_32bit_2.Reg_1bit_4.net_1 gnd Reg_32bit_2.Reg_1bit_4.net_2 24 100
| device Reg_32bit_2.Reg_1bit_4.inverter_1.nmos.4 550 360
n Reg_32bit_2.Reg_1bit_4.net_1 gnd Reg_32bit_2.Reg_1bit_4.net_2 24 100
| device Reg_32bit_2.Reg_1bit_4.inverter_1.pmos.1 550 200
p Reg_32bit_2.Reg_1bit_4.net_1 vdd Reg_32bit_2.Reg_1bit_4.net_2 24 200
| device Reg_32bit_2.Reg_1bit_4.inverter_1.pmos.2 550 200
p Reg_32bit_2.Reg_1bit_4.net_1 vdd Reg_32bit_2.Reg_1bit_4.net_2 24 200
| device Reg_32bit_2.Reg_1bit_4.inverter_1.pmos.3 550 200
p Reg_32bit_2.Reg_1bit_4.net_1 vdd Reg_32bit_2.Reg_1bit_4.net_2 24 200
| device Reg_32bit_2.Reg_1bit_4.inverter_1.pmos.4 550 200
p Reg_32bit_2.Reg_1bit_4.net_1 vdd Reg_32bit_2.Reg_1bit_4.net_2 24 200
| end Reg_32bit_2.Reg_1bit_4.inverter_1
| begin Reg_32bit_2.Reg_1bit_4.inverter_2 290 260
| device Reg_32bit_2.Reg_1bit_4.inverter_2.nmos.1 550 360
n data[4] gnd Reg_32bit_2.Reg_1bit_4.net_3 24 100
| device Reg_32bit_2.Reg_1bit_4.inverter_2.nmos.2 550 360
n data[4] gnd Reg_32bit_2.Reg_1bit_4.net_3 24 100
| device Reg_32bit_2.Reg_1bit_4.inverter_2.nmos.3 550 360
n data[4] gnd Reg_32bit_2.Reg_1bit_4.net_3 24 100
| device Reg_32bit_2.Reg_1bit_4.inverter_2.nmos.4 550 360
n data[4] gnd Reg_32bit_2.Reg_1bit_4.net_3 24 100
| device Reg_32bit_2.Reg_1bit_4.inverter_2.pmos.1 550 200
p data[4] vdd Reg_32bit_2.Reg_1bit_4.net_3 24 200
| device Reg_32bit_2.Reg_1bit_4.inverter_2.pmos.2 550 200
p data[4] vdd Reg_32bit_2.Reg_1bit_4.net_3 24 200
| device Reg_32bit_2.Reg_1bit_4.inverter_2.pmos.3 550 200
p data[4] vdd Reg_32bit_2.Reg_1bit_4.net_3 24 200
| device Reg_32bit_2.Reg_1bit_4.inverter_2.pmos.4 550 200
p data[4] vdd Reg_32bit_2.Reg_1bit_4.net_3 24 200
| end Reg_32bit_2.Reg_1bit_4.inverter_2
| device Reg_32bit_2.Reg_1bit_4.nmos_1 730 230
n inR1[3] Reg_32bit_2.Reg_1bit_4.net_2 out1[4] 24 100
| device Reg_32bit_2.Reg_1bit_4.nmos_2 730 360
n inR2[3] Reg_32bit_2.Reg_1bit_4.net_2 out2[4] 24 100
| end Reg_32bit_2.Reg_1bit_4
| begin Reg_32bit_2.Reg_1bit_5 510 750
| begin Reg_32bit_2.Reg_1bit_5.inverter 560 210
| device Reg_32bit_2.Reg_1bit_5.inverter.nmos 550 360
n Reg_32bit_2.Reg_1bit_5.net_2 gnd Reg_32bit_2.Reg_1bit_5.net_1 24 100
| device Reg_32bit_2.Reg_1bit_5.inverter.pmos 550 200
p Reg_32bit_2.Reg_1bit_5.net_2 vdd Reg_32bit_2.Reg_1bit_5.net_1 24 200
| end Reg_32bit_2.Reg_1bit_5.inverter
| device Reg_32bit_2.Reg_1bit_5.nmos.1 390 260
n w[3] Reg_32bit_2.Reg_1bit_5.net_3 Reg_32bit_2.Reg_1bit_5.net_1 24 100
| device Reg_32bit_2.Reg_1bit_5.nmos.2 390 260
n w[3] Reg_32bit_2.Reg_1bit_5.net_3 Reg_32bit_2.Reg_1bit_5.net_1 24 100
| device Reg_32bit_2.Reg_1bit_5.nmos.3 390 260
n w[3] Reg_32bit_2.Reg_1bit_5.net_3 Reg_32bit_2.Reg_1bit_5.net_1 24 100
| device Reg_32bit_2.Reg_1bit_5.nmos.4 390 260
n w[3] Reg_32bit_2.Reg_1bit_5.net_3 Reg_32bit_2.Reg_1bit_5.net_1 24 100
| begin Reg_32bit_2.Reg_1bit_5.inverter_1 550 380
| device Reg_32bit_2.Reg_1bit_5.inverter_1.nmos.1 550 360
n Reg_32bit_2.Reg_1bit_5.net_1 gnd Reg_32bit_2.Reg_1bit_5.net_2 24 100
| device Reg_32bit_2.Reg_1bit_5.inverter_1.nmos.2 550 360
n Reg_32bit_2.Reg_1bit_5.net_1 gnd Reg_32bit_2.Reg_1bit_5.net_2 24 100
| device Reg_32bit_2.Reg_1bit_5.inverter_1.nmos.3 550 360
n Reg_32bit_2.Reg_1bit_5.net_1 gnd Reg_32bit_2.Reg_1bit_5.net_2 24 100
| device Reg_32bit_2.Reg_1bit_5.inverter_1.nmos.4 550 360
n Reg_32bit_2.Reg_1bit_5.net_1 gnd Reg_32bit_2.Reg_1bit_5.net_2 24 100
| device Reg_32bit_2.Reg_1bit_5.inverter_1.pmos.1 550 200
p Reg_32bit_2.Reg_1bit_5.net_1 vdd Reg_32bit_2.Reg_1bit_5.net_2 24 200
| device Reg_32bit_2.Reg_1bit_5.inverter_1.pmos.2 550 200
p Reg_32bit_2.Reg_1bit_5.net_1 vdd Reg_32bit_2.Reg_1bit_5.net_2 24 200
| device Reg_32bit_2.Reg_1bit_5.inverter_1.pmos.3 550 200
p Reg_32bit_2.Reg_1bit_5.net_1 vdd Reg_32bit_2.Reg_1bit_5.net_2 24 200
| device Reg_32bit_2.Reg_1bit_5.inverter_1.pmos.4 550 200
p Reg_32bit_2.Reg_1bit_5.net_1 vdd Reg_32bit_2.Reg_1bit_5.net_2 24 200
| end Reg_32bit_2.Reg_1bit_5.inverter_1
| begin Reg_32bit_2.Reg_1bit_5.inverter_2 290 260
| device Reg_32bit_2.Reg_1bit_5.inverter_2.nmos.1 550 360
n data[5] gnd Reg_32bit_2.Reg_1bit_5.net_3 24 100
| device Reg_32bit_2.Reg_1bit_5.inverter_2.nmos.2 550 360
n data[5] gnd Reg_32bit_2.Reg_1bit_5.net_3 24 100
| device Reg_32bit_2.Reg_1bit_5.inverter_2.nmos.3 550 360
n data[5] gnd Reg_32bit_2.Reg_1bit_5.net_3 24 100
| device Reg_32bit_2.Reg_1bit_5.inverter_2.nmos.4 550 360
n data[5] gnd Reg_32bit_2.Reg_1bit_5.net_3 24 100
| device Reg_32bit_2.Reg_1bit_5.inverter_2.pmos.1 550 200
p data[5] vdd Reg_32bit_2.Reg_1bit_5.net_3 24 200
| device Reg_32bit_2.Reg_1bit_5.inverter_2.pmos.2 550 200
p data[5] vdd Reg_32bit_2.Reg_1bit_5.net_3 24 200
| device Reg_32bit_2.Reg_1bit_5.inverter_2.pmos.3 550 200
p data[5] vdd Reg_32bit_2.Reg_1bit_5.net_3 24 200
| device Reg_32bit_2.Reg_1bit_5.inverter_2.pmos.4 550 200
p data[5] vdd Reg_32bit_2.Reg_1bit_5.net_3 24 200
| end Reg_32bit_2.Reg_1bit_5.inverter_2
| device Reg_32bit_2.Reg_1bit_5.nmos_1 730 230
n inR1[3] Reg_32bit_2.Reg_1bit_5.net_2 out1[5] 24 100
| device Reg_32bit_2.Reg_1bit_5.nmos_2 730 360
n inR2[3] Reg_32bit_2.Reg_1bit_5.net_2 out2[5] 24 100
| end Reg_32bit_2.Reg_1bit_5
| begin Reg_32bit_2.Reg_1bit_6 510 880
| begin Reg_32bit_2.Reg_1bit_6.inverter 560 210
| device Reg_32bit_2.Reg_1bit_6.inverter.nmos 550 360
n Reg_32bit_2.Reg_1bit_6.net_2 gnd Reg_32bit_2.Reg_1bit_6.net_1 24 100
| device Reg_32bit_2.Reg_1bit_6.inverter.pmos 550 200
p Reg_32bit_2.Reg_1bit_6.net_2 vdd Reg_32bit_2.Reg_1bit_6.net_1 24 200
| end Reg_32bit_2.Reg_1bit_6.inverter
| device Reg_32bit_2.Reg_1bit_6.nmos.1 390 260
n w[3] Reg_32bit_2.Reg_1bit_6.net_3 Reg_32bit_2.Reg_1bit_6.net_1 24 100
| device Reg_32bit_2.Reg_1bit_6.nmos.2 390 260
n w[3] Reg_32bit_2.Reg_1bit_6.net_3 Reg_32bit_2.Reg_1bit_6.net_1 24 100
| device Reg_32bit_2.Reg_1bit_6.nmos.3 390 260
n w[3] Reg_32bit_2.Reg_1bit_6.net_3 Reg_32bit_2.Reg_1bit_6.net_1 24 100
| device Reg_32bit_2.Reg_1bit_6.nmos.4 390 260
n w[3] Reg_32bit_2.Reg_1bit_6.net_3 Reg_32bit_2.Reg_1bit_6.net_1 24 100
| begin Reg_32bit_2.Reg_1bit_6.inverter_1 550 380
| device Reg_32bit_2.Reg_1bit_6.inverter_1.nmos.1 550 360
n Reg_32bit_2.Reg_1bit_6.net_1 gnd Reg_32bit_2.Reg_1bit_6.net_2 24 100
| device Reg_32bit_2.Reg_1bit_6.inverter_1.nmos.2 550 360
n Reg_32bit_2.Reg_1bit_6.net_1 gnd Reg_32bit_2.Reg_1bit_6.net_2 24 100
| device Reg_32bit_2.Reg_1bit_6.inverter_1.nmos.3 550 360
n Reg_32bit_2.Reg_1bit_6.net_1 gnd Reg_32bit_2.Reg_1bit_6.net_2 24 100
| device Reg_32bit_2.Reg_1bit_6.inverter_1.nmos.4 550 360
n Reg_32bit_2.Reg_1bit_6.net_1 gnd Reg_32bit_2.Reg_1bit_6.net_2 24 100
| device Reg_32bit_2.Reg_1bit_6.inverter_1.pmos.1 550 200
p Reg_32bit_2.Reg_1bit_6.net_1 vdd Reg_32bit_2.Reg_1bit_6.net_2 24 200
| device Reg_32bit_2.Reg_1bit_6.inverter_1.pmos.2 550 200
p Reg_32bit_2.Reg_1bit_6.net_1 vdd Reg_32bit_2.Reg_1bit_6.net_2 24 200
| device Reg_32bit_2.Reg_1bit_6.inverter_1.pmos.3 550 200
p Reg_32bit_2.Reg_1bit_6.net_1 vdd Reg_32bit_2.Reg_1bit_6.net_2 24 200
| device Reg_32bit_2.Reg_1bit_6.inverter_1.pmos.4 550 200
p Reg_32bit_2.Reg_1bit_6.net_1 vdd Reg_32bit_2.Reg_1bit_6.net_2 24 200
| end Reg_32bit_2.Reg_1bit_6.inverter_1
| begin Reg_32bit_2.Reg_1bit_6.inverter_2 290 260
| device Reg_32bit_2.Reg_1bit_6.inverter_2.nmos.1 550 360
n data[6] gnd Reg_32bit_2.Reg_1bit_6.net_3 24 100
| device Reg_32bit_2.Reg_1bit_6.inverter_2.nmos.2 550 360
n data[6] gnd Reg_32bit_2.Reg_1bit_6.net_3 24 100
| device Reg_32bit_2.Reg_1bit_6.inverter_2.nmos.3 550 360
n data[6] gnd Reg_32bit_2.Reg_1bit_6.net_3 24 100
| device Reg_32bit_2.Reg_1bit_6.inverter_2.nmos.4 550 360
n data[6] gnd Reg_32bit_2.Reg_1bit_6.net_3 24 100
| device Reg_32bit_2.Reg_1bit_6.inverter_2.pmos.1 550 200
p data[6] vdd Reg_32bit_2.Reg_1bit_6.net_3 24 200
| device Reg_32bit_2.Reg_1bit_6.inverter_2.pmos.2 550 200
p data[6] vdd Reg_32bit_2.Reg_1bit_6.net_3 24 200
| device Reg_32bit_2.Reg_1bit_6.inverter_2.pmos.3 550 200
p data[6] vdd Reg_32bit_2.Reg_1bit_6.net_3 24 200
| device Reg_32bit_2.Reg_1bit_6.inverter_2.pmos.4 550 200
p data[6] vdd Reg_32bit_2.Reg_1bit_6.net_3 24 200
| end Reg_32bit_2.Reg_1bit_6.inverter_2
| device Reg_32bit_2.Reg_1bit_6.nmos_1 730 230
n inR1[3] Reg_32bit_2.Reg_1bit_6.net_2 out1[6] 24 100
| device Reg_32bit_2.Reg_1bit_6.nmos_2 730 360
n inR2[3] Reg_32bit_2.Reg_1bit_6.net_2 out2[6] 24 100
| end Reg_32bit_2.Reg_1bit_6
| begin Reg_32bit_2.Reg_1bit_7 510 1010
| begin Reg_32bit_2.Reg_1bit_7.inverter 560 210
| device Reg_32bit_2.Reg_1bit_7.inverter.nmos 550 360
n Reg_32bit_2.Reg_1bit_7.net_2 gnd Reg_32bit_2.Reg_1bit_7.net_1 24 100
| device Reg_32bit_2.Reg_1bit_7.inverter.pmos 550 200
p Reg_32bit_2.Reg_1bit_7.net_2 vdd Reg_32bit_2.Reg_1bit_7.net_1 24 200
| end Reg_32bit_2.Reg_1bit_7.inverter
| device Reg_32bit_2.Reg_1bit_7.nmos.1 390 260
n w[3] Reg_32bit_2.Reg_1bit_7.net_3 Reg_32bit_2.Reg_1bit_7.net_1 24 100
| device Reg_32bit_2.Reg_1bit_7.nmos.2 390 260
n w[3] Reg_32bit_2.Reg_1bit_7.net_3 Reg_32bit_2.Reg_1bit_7.net_1 24 100
| device Reg_32bit_2.Reg_1bit_7.nmos.3 390 260
n w[3] Reg_32bit_2.Reg_1bit_7.net_3 Reg_32bit_2.Reg_1bit_7.net_1 24 100
| device Reg_32bit_2.Reg_1bit_7.nmos.4 390 260
n w[3] Reg_32bit_2.Reg_1bit_7.net_3 Reg_32bit_2.Reg_1bit_7.net_1 24 100
| begin Reg_32bit_2.Reg_1bit_7.inverter_1 550 380
| device Reg_32bit_2.Reg_1bit_7.inverter_1.nmos.1 550 360
n Reg_32bit_2.Reg_1bit_7.net_1 gnd Reg_32bit_2.Reg_1bit_7.net_2 24 100
| device Reg_32bit_2.Reg_1bit_7.inverter_1.nmos.2 550 360
n Reg_32bit_2.Reg_1bit_7.net_1 gnd Reg_32bit_2.Reg_1bit_7.net_2 24 100
| device Reg_32bit_2.Reg_1bit_7.inverter_1.nmos.3 550 360
n Reg_32bit_2.Reg_1bit_7.net_1 gnd Reg_32bit_2.Reg_1bit_7.net_2 24 100
| device Reg_32bit_2.Reg_1bit_7.inverter_1.nmos.4 550 360
n Reg_32bit_2.Reg_1bit_7.net_1 gnd Reg_32bit_2.Reg_1bit_7.net_2 24 100
| device Reg_32bit_2.Reg_1bit_7.inverter_1.pmos.1 550 200
p Reg_32bit_2.Reg_1bit_7.net_1 vdd Reg_32bit_2.Reg_1bit_7.net_2 24 200
| device Reg_32bit_2.Reg_1bit_7.inverter_1.pmos.2 550 200
p Reg_32bit_2.Reg_1bit_7.net_1 vdd Reg_32bit_2.Reg_1bit_7.net_2 24 200
| device Reg_32bit_2.Reg_1bit_7.inverter_1.pmos.3 550 200
p Reg_32bit_2.Reg_1bit_7.net_1 vdd Reg_32bit_2.Reg_1bit_7.net_2 24 200
| device Reg_32bit_2.Reg_1bit_7.inverter_1.pmos.4 550 200
p Reg_32bit_2.Reg_1bit_7.net_1 vdd Reg_32bit_2.Reg_1bit_7.net_2 24 200
| end Reg_32bit_2.Reg_1bit_7.inverter_1
| begin Reg_32bit_2.Reg_1bit_7.inverter_2 290 260
| device Reg_32bit_2.Reg_1bit_7.inverter_2.nmos.1 550 360
n data[7] gnd Reg_32bit_2.Reg_1bit_7.net_3 24 100
| device Reg_32bit_2.Reg_1bit_7.inverter_2.nmos.2 550 360
n data[7] gnd Reg_32bit_2.Reg_1bit_7.net_3 24 100
| device Reg_32bit_2.Reg_1bit_7.inverter_2.nmos.3 550 360
n data[7] gnd Reg_32bit_2.Reg_1bit_7.net_3 24 100
| device Reg_32bit_2.Reg_1bit_7.inverter_2.nmos.4 550 360
n data[7] gnd Reg_32bit_2.Reg_1bit_7.net_3 24 100
| device Reg_32bit_2.Reg_1bit_7.inverter_2.pmos.1 550 200
p data[7] vdd Reg_32bit_2.Reg_1bit_7.net_3 24 200
| device Reg_32bit_2.Reg_1bit_7.inverter_2.pmos.2 550 200
p data[7] vdd Reg_32bit_2.Reg_1bit_7.net_3 24 200
| device Reg_32bit_2.Reg_1bit_7.inverter_2.pmos.3 550 200
p data[7] vdd Reg_32bit_2.Reg_1bit_7.net_3 24 200
| device Reg_32bit_2.Reg_1bit_7.inverter_2.pmos.4 550 200
p data[7] vdd Reg_32bit_2.Reg_1bit_7.net_3 24 200
| end Reg_32bit_2.Reg_1bit_7.inverter_2
| device Reg_32bit_2.Reg_1bit_7.nmos_1 730 230
n inR1[3] Reg_32bit_2.Reg_1bit_7.net_2 out1[7] 24 100
| device Reg_32bit_2.Reg_1bit_7.nmos_2 730 360
n inR2[3] Reg_32bit_2.Reg_1bit_7.net_2 out2[7] 24 100
| end Reg_32bit_2.Reg_1bit_7
| begin Reg_32bit_2.Reg_1bit_8 510 1150
| begin Reg_32bit_2.Reg_1bit_8.inverter 560 210
| device Reg_32bit_2.Reg_1bit_8.inverter.nmos 550 360
n Reg_32bit_2.Reg_1bit_8.net_2 gnd Reg_32bit_2.Reg_1bit_8.net_1 24 100
| device Reg_32bit_2.Reg_1bit_8.inverter.pmos 550 200
p Reg_32bit_2.Reg_1bit_8.net_2 vdd Reg_32bit_2.Reg_1bit_8.net_1 24 200
| end Reg_32bit_2.Reg_1bit_8.inverter
| device Reg_32bit_2.Reg_1bit_8.nmos.1 390 260
n w[3] Reg_32bit_2.Reg_1bit_8.net_3 Reg_32bit_2.Reg_1bit_8.net_1 24 100
| device Reg_32bit_2.Reg_1bit_8.nmos.2 390 260
n w[3] Reg_32bit_2.Reg_1bit_8.net_3 Reg_32bit_2.Reg_1bit_8.net_1 24 100
| device Reg_32bit_2.Reg_1bit_8.nmos.3 390 260
n w[3] Reg_32bit_2.Reg_1bit_8.net_3 Reg_32bit_2.Reg_1bit_8.net_1 24 100
| device Reg_32bit_2.Reg_1bit_8.nmos.4 390 260
n w[3] Reg_32bit_2.Reg_1bit_8.net_3 Reg_32bit_2.Reg_1bit_8.net_1 24 100
| begin Reg_32bit_2.Reg_1bit_8.inverter_1 550 380
| device Reg_32bit_2.Reg_1bit_8.inverter_1.nmos.1 550 360
n Reg_32bit_2.Reg_1bit_8.net_1 gnd Reg_32bit_2.Reg_1bit_8.net_2 24 100
| device Reg_32bit_2.Reg_1bit_8.inverter_1.nmos.2 550 360
n Reg_32bit_2.Reg_1bit_8.net_1 gnd Reg_32bit_2.Reg_1bit_8.net_2 24 100
| device Reg_32bit_2.Reg_1bit_8.inverter_1.nmos.3 550 360
n Reg_32bit_2.Reg_1bit_8.net_1 gnd Reg_32bit_2.Reg_1bit_8.net_2 24 100
| device Reg_32bit_2.Reg_1bit_8.inverter_1.nmos.4 550 360
n Reg_32bit_2.Reg_1bit_8.net_1 gnd Reg_32bit_2.Reg_1bit_8.net_2 24 100
| device Reg_32bit_2.Reg_1bit_8.inverter_1.pmos.1 550 200
p Reg_32bit_2.Reg_1bit_8.net_1 vdd Reg_32bit_2.Reg_1bit_8.net_2 24 200
| device Reg_32bit_2.Reg_1bit_8.inverter_1.pmos.2 550 200
p Reg_32bit_2.Reg_1bit_8.net_1 vdd Reg_32bit_2.Reg_1bit_8.net_2 24 200
| device Reg_32bit_2.Reg_1bit_8.inverter_1.pmos.3 550 200
p Reg_32bit_2.Reg_1bit_8.net_1 vdd Reg_32bit_2.Reg_1bit_8.net_2 24 200
| device Reg_32bit_2.Reg_1bit_8.inverter_1.pmos.4 550 200
p Reg_32bit_2.Reg_1bit_8.net_1 vdd Reg_32bit_2.Reg_1bit_8.net_2 24 200
| end Reg_32bit_2.Reg_1bit_8.inverter_1
| begin Reg_32bit_2.Reg_1bit_8.inverter_2 290 260
| device Reg_32bit_2.Reg_1bit_8.inverter_2.nmos.1 550 360
n data[8] gnd Reg_32bit_2.Reg_1bit_8.net_3 24 100
| device Reg_32bit_2.Reg_1bit_8.inverter_2.nmos.2 550 360
n data[8] gnd Reg_32bit_2.Reg_1bit_8.net_3 24 100
| device Reg_32bit_2.Reg_1bit_8.inverter_2.nmos.3 550 360
n data[8] gnd Reg_32bit_2.Reg_1bit_8.net_3 24 100
| device Reg_32bit_2.Reg_1bit_8.inverter_2.nmos.4 550 360
n data[8] gnd Reg_32bit_2.Reg_1bit_8.net_3 24 100
| device Reg_32bit_2.Reg_1bit_8.inverter_2.pmos.1 550 200
p data[8] vdd Reg_32bit_2.Reg_1bit_8.net_3 24 200
| device Reg_32bit_2.Reg_1bit_8.inverter_2.pmos.2 550 200
p data[8] vdd Reg_32bit_2.Reg_1bit_8.net_3 24 200
| device Reg_32bit_2.Reg_1bit_8.inverter_2.pmos.3 550 200
p data[8] vdd Reg_32bit_2.Reg_1bit_8.net_3 24 200
| device Reg_32bit_2.Reg_1bit_8.inverter_2.pmos.4 550 200
p data[8] vdd Reg_32bit_2.Reg_1bit_8.net_3 24 200
| end Reg_32bit_2.Reg_1bit_8.inverter_2
| device Reg_32bit_2.Reg_1bit_8.nmos_1 730 230
n inR1[3] Reg_32bit_2.Reg_1bit_8.net_2 out1[8] 24 100
| device Reg_32bit_2.Reg_1bit_8.nmos_2 730 360
n inR2[3] Reg_32bit_2.Reg_1bit_8.net_2 out2[8] 24 100
| end Reg_32bit_2.Reg_1bit_8
| begin Reg_32bit_2.Reg_1bit_9 510 1280
| begin Reg_32bit_2.Reg_1bit_9.inverter 560 210
| device Reg_32bit_2.Reg_1bit_9.inverter.nmos 550 360
n Reg_32bit_2.Reg_1bit_9.net_2 gnd Reg_32bit_2.Reg_1bit_9.net_1 24 100
| device Reg_32bit_2.Reg_1bit_9.inverter.pmos 550 200
p Reg_32bit_2.Reg_1bit_9.net_2 vdd Reg_32bit_2.Reg_1bit_9.net_1 24 200
| end Reg_32bit_2.Reg_1bit_9.inverter
| device Reg_32bit_2.Reg_1bit_9.nmos.1 390 260
n w[3] Reg_32bit_2.Reg_1bit_9.net_3 Reg_32bit_2.Reg_1bit_9.net_1 24 100
| device Reg_32bit_2.Reg_1bit_9.nmos.2 390 260
n w[3] Reg_32bit_2.Reg_1bit_9.net_3 Reg_32bit_2.Reg_1bit_9.net_1 24 100
| device Reg_32bit_2.Reg_1bit_9.nmos.3 390 260
n w[3] Reg_32bit_2.Reg_1bit_9.net_3 Reg_32bit_2.Reg_1bit_9.net_1 24 100
| device Reg_32bit_2.Reg_1bit_9.nmos.4 390 260
n w[3] Reg_32bit_2.Reg_1bit_9.net_3 Reg_32bit_2.Reg_1bit_9.net_1 24 100
| begin Reg_32bit_2.Reg_1bit_9.inverter_1 550 380
| device Reg_32bit_2.Reg_1bit_9.inverter_1.nmos.1 550 360
n Reg_32bit_2.Reg_1bit_9.net_1 gnd Reg_32bit_2.Reg_1bit_9.net_2 24 100
| device Reg_32bit_2.Reg_1bit_9.inverter_1.nmos.2 550 360
n Reg_32bit_2.Reg_1bit_9.net_1 gnd Reg_32bit_2.Reg_1bit_9.net_2 24 100
| device Reg_32bit_2.Reg_1bit_9.inverter_1.nmos.3 550 360
n Reg_32bit_2.Reg_1bit_9.net_1 gnd Reg_32bit_2.Reg_1bit_9.net_2 24 100
| device Reg_32bit_2.Reg_1bit_9.inverter_1.nmos.4 550 360
n Reg_32bit_2.Reg_1bit_9.net_1 gnd Reg_32bit_2.Reg_1bit_9.net_2 24 100
| device Reg_32bit_2.Reg_1bit_9.inverter_1.pmos.1 550 200
p Reg_32bit_2.Reg_1bit_9.net_1 vdd Reg_32bit_2.Reg_1bit_9.net_2 24 200
| device Reg_32bit_2.Reg_1bit_9.inverter_1.pmos.2 550 200
p Reg_32bit_2.Reg_1bit_9.net_1 vdd Reg_32bit_2.Reg_1bit_9.net_2 24 200
| device Reg_32bit_2.Reg_1bit_9.inverter_1.pmos.3 550 200
p Reg_32bit_2.Reg_1bit_9.net_1 vdd Reg_32bit_2.Reg_1bit_9.net_2 24 200
| device Reg_32bit_2.Reg_1bit_9.inverter_1.pmos.4 550 200
p Reg_32bit_2.Reg_1bit_9.net_1 vdd Reg_32bit_2.Reg_1bit_9.net_2 24 200
| end Reg_32bit_2.Reg_1bit_9.inverter_1
| begin Reg_32bit_2.Reg_1bit_9.inverter_2 290 260
| device Reg_32bit_2.Reg_1bit_9.inverter_2.nmos.1 550 360
n data[9] gnd Reg_32bit_2.Reg_1bit_9.net_3 24 100
| device Reg_32bit_2.Reg_1bit_9.inverter_2.nmos.2 550 360
n data[9] gnd Reg_32bit_2.Reg_1bit_9.net_3 24 100
| device Reg_32bit_2.Reg_1bit_9.inverter_2.nmos.3 550 360
n data[9] gnd Reg_32bit_2.Reg_1bit_9.net_3 24 100
| device Reg_32bit_2.Reg_1bit_9.inverter_2.nmos.4 550 360
n data[9] gnd Reg_32bit_2.Reg_1bit_9.net_3 24 100
| device Reg_32bit_2.Reg_1bit_9.inverter_2.pmos.1 550 200
p data[9] vdd Reg_32bit_2.Reg_1bit_9.net_3 24 200
| device Reg_32bit_2.Reg_1bit_9.inverter_2.pmos.2 550 200
p data[9] vdd Reg_32bit_2.Reg_1bit_9.net_3 24 200
| device Reg_32bit_2.Reg_1bit_9.inverter_2.pmos.3 550 200
p data[9] vdd Reg_32bit_2.Reg_1bit_9.net_3 24 200
| device Reg_32bit_2.Reg_1bit_9.inverter_2.pmos.4 550 200
p data[9] vdd Reg_32bit_2.Reg_1bit_9.net_3 24 200
| end Reg_32bit_2.Reg_1bit_9.inverter_2
| device Reg_32bit_2.Reg_1bit_9.nmos_1 730 230
n inR1[3] Reg_32bit_2.Reg_1bit_9.net_2 out1[9] 24 100
| device Reg_32bit_2.Reg_1bit_9.nmos_2 730 360
n inR2[3] Reg_32bit_2.Reg_1bit_9.net_2 out2[9] 24 100
| end Reg_32bit_2.Reg_1bit_9
| begin Reg_32bit_2.Reg_1bit_10 510 1410
| begin Reg_32bit_2.Reg_1bit_10.inverter 560 210
| device Reg_32bit_2.Reg_1bit_10.inverter.nmos 550 360
n Reg_32bit_2.Reg_1bit_10.net_2 gnd Reg_32bit_2.Reg_1bit_10.net_1 24 100
| device Reg_32bit_2.Reg_1bit_10.inverter.pmos 550 200
p Reg_32bit_2.Reg_1bit_10.net_2 vdd Reg_32bit_2.Reg_1bit_10.net_1 24 200
| end Reg_32bit_2.Reg_1bit_10.inverter
| device Reg_32bit_2.Reg_1bit_10.nmos.1 390 260
n w[3] Reg_32bit_2.Reg_1bit_10.net_3 Reg_32bit_2.Reg_1bit_10.net_1 24 100
| device Reg_32bit_2.Reg_1bit_10.nmos.2 390 260
n w[3] Reg_32bit_2.Reg_1bit_10.net_3 Reg_32bit_2.Reg_1bit_10.net_1 24 100
| device Reg_32bit_2.Reg_1bit_10.nmos.3 390 260
n w[3] Reg_32bit_2.Reg_1bit_10.net_3 Reg_32bit_2.Reg_1bit_10.net_1 24 100
| device Reg_32bit_2.Reg_1bit_10.nmos.4 390 260
n w[3] Reg_32bit_2.Reg_1bit_10.net_3 Reg_32bit_2.Reg_1bit_10.net_1 24 100
| begin Reg_32bit_2.Reg_1bit_10.inverter_1 550 380
| device Reg_32bit_2.Reg_1bit_10.inverter_1.nmos.1 550 360
n Reg_32bit_2.Reg_1bit_10.net_1 gnd Reg_32bit_2.Reg_1bit_10.net_2 24 100
| device Reg_32bit_2.Reg_1bit_10.inverter_1.nmos.2 550 360
n Reg_32bit_2.Reg_1bit_10.net_1 gnd Reg_32bit_2.Reg_1bit_10.net_2 24 100
| device Reg_32bit_2.Reg_1bit_10.inverter_1.nmos.3 550 360
n Reg_32bit_2.Reg_1bit_10.net_1 gnd Reg_32bit_2.Reg_1bit_10.net_2 24 100
| device Reg_32bit_2.Reg_1bit_10.inverter_1.nmos.4 550 360
n Reg_32bit_2.Reg_1bit_10.net_1 gnd Reg_32bit_2.Reg_1bit_10.net_2 24 100
| device Reg_32bit_2.Reg_1bit_10.inverter_1.pmos.1 550 200
p Reg_32bit_2.Reg_1bit_10.net_1 vdd Reg_32bit_2.Reg_1bit_10.net_2 24 200
| device Reg_32bit_2.Reg_1bit_10.inverter_1.pmos.2 550 200
p Reg_32bit_2.Reg_1bit_10.net_1 vdd Reg_32bit_2.Reg_1bit_10.net_2 24 200
| device Reg_32bit_2.Reg_1bit_10.inverter_1.pmos.3 550 200
p Reg_32bit_2.Reg_1bit_10.net_1 vdd Reg_32bit_2.Reg_1bit_10.net_2 24 200
| device Reg_32bit_2.Reg_1bit_10.inverter_1.pmos.4 550 200
p Reg_32bit_2.Reg_1bit_10.net_1 vdd Reg_32bit_2.Reg_1bit_10.net_2 24 200
| end Reg_32bit_2.Reg_1bit_10.inverter_1
| begin Reg_32bit_2.Reg_1bit_10.inverter_2 290 260
| device Reg_32bit_2.Reg_1bit_10.inverter_2.nmos.1 550 360
n data[10] gnd Reg_32bit_2.Reg_1bit_10.net_3 24 100
| device Reg_32bit_2.Reg_1bit_10.inverter_2.nmos.2 550 360
n data[10] gnd Reg_32bit_2.Reg_1bit_10.net_3 24 100
| device Reg_32bit_2.Reg_1bit_10.inverter_2.nmos.3 550 360
n data[10] gnd Reg_32bit_2.Reg_1bit_10.net_3 24 100
| device Reg_32bit_2.Reg_1bit_10.inverter_2.nmos.4 550 360
n data[10] gnd Reg_32bit_2.Reg_1bit_10.net_3 24 100
| device Reg_32bit_2.Reg_1bit_10.inverter_2.pmos.1 550 200
p data[10] vdd Reg_32bit_2.Reg_1bit_10.net_3 24 200
| device Reg_32bit_2.Reg_1bit_10.inverter_2.pmos.2 550 200
p data[10] vdd Reg_32bit_2.Reg_1bit_10.net_3 24 200
| device Reg_32bit_2.Reg_1bit_10.inverter_2.pmos.3 550 200
p data[10] vdd Reg_32bit_2.Reg_1bit_10.net_3 24 200
| device Reg_32bit_2.Reg_1bit_10.inverter_2.pmos.4 550 200
p data[10] vdd Reg_32bit_2.Reg_1bit_10.net_3 24 200
| end Reg_32bit_2.Reg_1bit_10.inverter_2
| device Reg_32bit_2.Reg_1bit_10.nmos_1 730 230
n inR1[3] Reg_32bit_2.Reg_1bit_10.net_2 out1[10] 24 100
| device Reg_32bit_2.Reg_1bit_10.nmos_2 730 360
n inR2[3] Reg_32bit_2.Reg_1bit_10.net_2 out2[10] 24 100
| end Reg_32bit_2.Reg_1bit_10
| begin Reg_32bit_2.Reg_1bit_11 510 1540
| begin Reg_32bit_2.Reg_1bit_11.inverter 560 210
| device Reg_32bit_2.Reg_1bit_11.inverter.nmos 550 360
n Reg_32bit_2.Reg_1bit_11.net_2 gnd Reg_32bit_2.Reg_1bit_11.net_1 24 100
| device Reg_32bit_2.Reg_1bit_11.inverter.pmos 550 200
p Reg_32bit_2.Reg_1bit_11.net_2 vdd Reg_32bit_2.Reg_1bit_11.net_1 24 200
| end Reg_32bit_2.Reg_1bit_11.inverter
| device Reg_32bit_2.Reg_1bit_11.nmos.1 390 260
n w[3] Reg_32bit_2.Reg_1bit_11.net_3 Reg_32bit_2.Reg_1bit_11.net_1 24 100
| device Reg_32bit_2.Reg_1bit_11.nmos.2 390 260
n w[3] Reg_32bit_2.Reg_1bit_11.net_3 Reg_32bit_2.Reg_1bit_11.net_1 24 100
| device Reg_32bit_2.Reg_1bit_11.nmos.3 390 260
n w[3] Reg_32bit_2.Reg_1bit_11.net_3 Reg_32bit_2.Reg_1bit_11.net_1 24 100
| device Reg_32bit_2.Reg_1bit_11.nmos.4 390 260
n w[3] Reg_32bit_2.Reg_1bit_11.net_3 Reg_32bit_2.Reg_1bit_11.net_1 24 100
| begin Reg_32bit_2.Reg_1bit_11.inverter_1 550 380
| device Reg_32bit_2.Reg_1bit_11.inverter_1.nmos.1 550 360
n Reg_32bit_2.Reg_1bit_11.net_1 gnd Reg_32bit_2.Reg_1bit_11.net_2 24 100
| device Reg_32bit_2.Reg_1bit_11.inverter_1.nmos.2 550 360
n Reg_32bit_2.Reg_1bit_11.net_1 gnd Reg_32bit_2.Reg_1bit_11.net_2 24 100
| device Reg_32bit_2.Reg_1bit_11.inverter_1.nmos.3 550 360
n Reg_32bit_2.Reg_1bit_11.net_1 gnd Reg_32bit_2.Reg_1bit_11.net_2 24 100
| device Reg_32bit_2.Reg_1bit_11.inverter_1.nmos.4 550 360
n Reg_32bit_2.Reg_1bit_11.net_1 gnd Reg_32bit_2.Reg_1bit_11.net_2 24 100
| device Reg_32bit_2.Reg_1bit_11.inverter_1.pmos.1 550 200
p Reg_32bit_2.Reg_1bit_11.net_1 vdd Reg_32bit_2.Reg_1bit_11.net_2 24 200
| device Reg_32bit_2.Reg_1bit_11.inverter_1.pmos.2 550 200
p Reg_32bit_2.Reg_1bit_11.net_1 vdd Reg_32bit_2.Reg_1bit_11.net_2 24 200
| device Reg_32bit_2.Reg_1bit_11.inverter_1.pmos.3 550 200
p Reg_32bit_2.Reg_1bit_11.net_1 vdd Reg_32bit_2.Reg_1bit_11.net_2 24 200
| device Reg_32bit_2.Reg_1bit_11.inverter_1.pmos.4 550 200
p Reg_32bit_2.Reg_1bit_11.net_1 vdd Reg_32bit_2.Reg_1bit_11.net_2 24 200
| end Reg_32bit_2.Reg_1bit_11.inverter_1
| begin Reg_32bit_2.Reg_1bit_11.inverter_2 290 260
| device Reg_32bit_2.Reg_1bit_11.inverter_2.nmos.1 550 360
n data[11] gnd Reg_32bit_2.Reg_1bit_11.net_3 24 100
| device Reg_32bit_2.Reg_1bit_11.inverter_2.nmos.2 550 360
n data[11] gnd Reg_32bit_2.Reg_1bit_11.net_3 24 100
| device Reg_32bit_2.Reg_1bit_11.inverter_2.nmos.3 550 360
n data[11] gnd Reg_32bit_2.Reg_1bit_11.net_3 24 100
| device Reg_32bit_2.Reg_1bit_11.inverter_2.nmos.4 550 360
n data[11] gnd Reg_32bit_2.Reg_1bit_11.net_3 24 100
| device Reg_32bit_2.Reg_1bit_11.inverter_2.pmos.1 550 200
p data[11] vdd Reg_32bit_2.Reg_1bit_11.net_3 24 200
| device Reg_32bit_2.Reg_1bit_11.inverter_2.pmos.2 550 200
p data[11] vdd Reg_32bit_2.Reg_1bit_11.net_3 24 200
| device Reg_32bit_2.Reg_1bit_11.inverter_2.pmos.3 550 200
p data[11] vdd Reg_32bit_2.Reg_1bit_11.net_3 24 200
| device Reg_32bit_2.Reg_1bit_11.inverter_2.pmos.4 550 200
p data[11] vdd Reg_32bit_2.Reg_1bit_11.net_3 24 200
| end Reg_32bit_2.Reg_1bit_11.inverter_2
| device Reg_32bit_2.Reg_1bit_11.nmos_1 730 230
n inR1[3] Reg_32bit_2.Reg_1bit_11.net_2 out1[11] 24 100
| device Reg_32bit_2.Reg_1bit_11.nmos_2 730 360
n inR2[3] Reg_32bit_2.Reg_1bit_11.net_2 out2[11] 24 100
| end Reg_32bit_2.Reg_1bit_11
| begin Reg_32bit_2.Reg_1bit_12 510 1670
| begin Reg_32bit_2.Reg_1bit_12.inverter 560 210
| device Reg_32bit_2.Reg_1bit_12.inverter.nmos 550 360
n Reg_32bit_2.Reg_1bit_12.net_2 gnd Reg_32bit_2.Reg_1bit_12.net_1 24 100
| device Reg_32bit_2.Reg_1bit_12.inverter.pmos 550 200
p Reg_32bit_2.Reg_1bit_12.net_2 vdd Reg_32bit_2.Reg_1bit_12.net_1 24 200
| end Reg_32bit_2.Reg_1bit_12.inverter
| device Reg_32bit_2.Reg_1bit_12.nmos.1 390 260
n w[3] Reg_32bit_2.Reg_1bit_12.net_3 Reg_32bit_2.Reg_1bit_12.net_1 24 100
| device Reg_32bit_2.Reg_1bit_12.nmos.2 390 260
n w[3] Reg_32bit_2.Reg_1bit_12.net_3 Reg_32bit_2.Reg_1bit_12.net_1 24 100
| device Reg_32bit_2.Reg_1bit_12.nmos.3 390 260
n w[3] Reg_32bit_2.Reg_1bit_12.net_3 Reg_32bit_2.Reg_1bit_12.net_1 24 100
| device Reg_32bit_2.Reg_1bit_12.nmos.4 390 260
n w[3] Reg_32bit_2.Reg_1bit_12.net_3 Reg_32bit_2.Reg_1bit_12.net_1 24 100
| begin Reg_32bit_2.Reg_1bit_12.inverter_1 550 380
| device Reg_32bit_2.Reg_1bit_12.inverter_1.nmos.1 550 360
n Reg_32bit_2.Reg_1bit_12.net_1 gnd Reg_32bit_2.Reg_1bit_12.net_2 24 100
| device Reg_32bit_2.Reg_1bit_12.inverter_1.nmos.2 550 360
n Reg_32bit_2.Reg_1bit_12.net_1 gnd Reg_32bit_2.Reg_1bit_12.net_2 24 100
| device Reg_32bit_2.Reg_1bit_12.inverter_1.nmos.3 550 360
n Reg_32bit_2.Reg_1bit_12.net_1 gnd Reg_32bit_2.Reg_1bit_12.net_2 24 100
| device Reg_32bit_2.Reg_1bit_12.inverter_1.nmos.4 550 360
n Reg_32bit_2.Reg_1bit_12.net_1 gnd Reg_32bit_2.Reg_1bit_12.net_2 24 100
| device Reg_32bit_2.Reg_1bit_12.inverter_1.pmos.1 550 200
p Reg_32bit_2.Reg_1bit_12.net_1 vdd Reg_32bit_2.Reg_1bit_12.net_2 24 200
| device Reg_32bit_2.Reg_1bit_12.inverter_1.pmos.2 550 200
p Reg_32bit_2.Reg_1bit_12.net_1 vdd Reg_32bit_2.Reg_1bit_12.net_2 24 200
| device Reg_32bit_2.Reg_1bit_12.inverter_1.pmos.3 550 200
p Reg_32bit_2.Reg_1bit_12.net_1 vdd Reg_32bit_2.Reg_1bit_12.net_2 24 200
| device Reg_32bit_2.Reg_1bit_12.inverter_1.pmos.4 550 200
p Reg_32bit_2.Reg_1bit_12.net_1 vdd Reg_32bit_2.Reg_1bit_12.net_2 24 200
| end Reg_32bit_2.Reg_1bit_12.inverter_1
| begin Reg_32bit_2.Reg_1bit_12.inverter_2 290 260
| device Reg_32bit_2.Reg_1bit_12.inverter_2.nmos.1 550 360
n data[12] gnd Reg_32bit_2.Reg_1bit_12.net_3 24 100
| device Reg_32bit_2.Reg_1bit_12.inverter_2.nmos.2 550 360
n data[12] gnd Reg_32bit_2.Reg_1bit_12.net_3 24 100
| device Reg_32bit_2.Reg_1bit_12.inverter_2.nmos.3 550 360
n data[12] gnd Reg_32bit_2.Reg_1bit_12.net_3 24 100
| device Reg_32bit_2.Reg_1bit_12.inverter_2.nmos.4 550 360
n data[12] gnd Reg_32bit_2.Reg_1bit_12.net_3 24 100
| device Reg_32bit_2.Reg_1bit_12.inverter_2.pmos.1 550 200
p data[12] vdd Reg_32bit_2.Reg_1bit_12.net_3 24 200
| device Reg_32bit_2.Reg_1bit_12.inverter_2.pmos.2 550 200
p data[12] vdd Reg_32bit_2.Reg_1bit_12.net_3 24 200
| device Reg_32bit_2.Reg_1bit_12.inverter_2.pmos.3 550 200
p data[12] vdd Reg_32bit_2.Reg_1bit_12.net_3 24 200
| device Reg_32bit_2.Reg_1bit_12.inverter_2.pmos.4 550 200
p data[12] vdd Reg_32bit_2.Reg_1bit_12.net_3 24 200
| end Reg_32bit_2.Reg_1bit_12.inverter_2
| device Reg_32bit_2.Reg_1bit_12.nmos_1 730 230
n inR1[3] Reg_32bit_2.Reg_1bit_12.net_2 out1[12] 24 100
| device Reg_32bit_2.Reg_1bit_12.nmos_2 730 360
n inR2[3] Reg_32bit_2.Reg_1bit_12.net_2 out2[12] 24 100
| end Reg_32bit_2.Reg_1bit_12
| begin Reg_32bit_2.Reg_1bit_13 510 1800
| begin Reg_32bit_2.Reg_1bit_13.inverter 560 210
| device Reg_32bit_2.Reg_1bit_13.inverter.nmos 550 360
n Reg_32bit_2.Reg_1bit_13.net_2 gnd Reg_32bit_2.Reg_1bit_13.net_1 24 100
| device Reg_32bit_2.Reg_1bit_13.inverter.pmos 550 200
p Reg_32bit_2.Reg_1bit_13.net_2 vdd Reg_32bit_2.Reg_1bit_13.net_1 24 200
| end Reg_32bit_2.Reg_1bit_13.inverter
| device Reg_32bit_2.Reg_1bit_13.nmos.1 390 260
n w[3] Reg_32bit_2.Reg_1bit_13.net_3 Reg_32bit_2.Reg_1bit_13.net_1 24 100
| device Reg_32bit_2.Reg_1bit_13.nmos.2 390 260
n w[3] Reg_32bit_2.Reg_1bit_13.net_3 Reg_32bit_2.Reg_1bit_13.net_1 24 100
| device Reg_32bit_2.Reg_1bit_13.nmos.3 390 260
n w[3] Reg_32bit_2.Reg_1bit_13.net_3 Reg_32bit_2.Reg_1bit_13.net_1 24 100
| device Reg_32bit_2.Reg_1bit_13.nmos.4 390 260
n w[3] Reg_32bit_2.Reg_1bit_13.net_3 Reg_32bit_2.Reg_1bit_13.net_1 24 100
| begin Reg_32bit_2.Reg_1bit_13.inverter_1 550 380
| device Reg_32bit_2.Reg_1bit_13.inverter_1.nmos.1 550 360
n Reg_32bit_2.Reg_1bit_13.net_1 gnd Reg_32bit_2.Reg_1bit_13.net_2 24 100
| device Reg_32bit_2.Reg_1bit_13.inverter_1.nmos.2 550 360
n Reg_32bit_2.Reg_1bit_13.net_1 gnd Reg_32bit_2.Reg_1bit_13.net_2 24 100
| device Reg_32bit_2.Reg_1bit_13.inverter_1.nmos.3 550 360
n Reg_32bit_2.Reg_1bit_13.net_1 gnd Reg_32bit_2.Reg_1bit_13.net_2 24 100
| device Reg_32bit_2.Reg_1bit_13.inverter_1.nmos.4 550 360
n Reg_32bit_2.Reg_1bit_13.net_1 gnd Reg_32bit_2.Reg_1bit_13.net_2 24 100
| device Reg_32bit_2.Reg_1bit_13.inverter_1.pmos.1 550 200
p Reg_32bit_2.Reg_1bit_13.net_1 vdd Reg_32bit_2.Reg_1bit_13.net_2 24 200
| device Reg_32bit_2.Reg_1bit_13.inverter_1.pmos.2 550 200
p Reg_32bit_2.Reg_1bit_13.net_1 vdd Reg_32bit_2.Reg_1bit_13.net_2 24 200
| device Reg_32bit_2.Reg_1bit_13.inverter_1.pmos.3 550 200
p Reg_32bit_2.Reg_1bit_13.net_1 vdd Reg_32bit_2.Reg_1bit_13.net_2 24 200
| device Reg_32bit_2.Reg_1bit_13.inverter_1.pmos.4 550 200
p Reg_32bit_2.Reg_1bit_13.net_1 vdd Reg_32bit_2.Reg_1bit_13.net_2 24 200
| end Reg_32bit_2.Reg_1bit_13.inverter_1
| begin Reg_32bit_2.Reg_1bit_13.inverter_2 290 260
| device Reg_32bit_2.Reg_1bit_13.inverter_2.nmos.1 550 360
n data[13] gnd Reg_32bit_2.Reg_1bit_13.net_3 24 100
| device Reg_32bit_2.Reg_1bit_13.inverter_2.nmos.2 550 360
n data[13] gnd Reg_32bit_2.Reg_1bit_13.net_3 24 100
| device Reg_32bit_2.Reg_1bit_13.inverter_2.nmos.3 550 360
n data[13] gnd Reg_32bit_2.Reg_1bit_13.net_3 24 100
| device Reg_32bit_2.Reg_1bit_13.inverter_2.nmos.4 550 360
n data[13] gnd Reg_32bit_2.Reg_1bit_13.net_3 24 100
| device Reg_32bit_2.Reg_1bit_13.inverter_2.pmos.1 550 200
p data[13] vdd Reg_32bit_2.Reg_1bit_13.net_3 24 200
| device Reg_32bit_2.Reg_1bit_13.inverter_2.pmos.2 550 200
p data[13] vdd Reg_32bit_2.Reg_1bit_13.net_3 24 200
| device Reg_32bit_2.Reg_1bit_13.inverter_2.pmos.3 550 200
p data[13] vdd Reg_32bit_2.Reg_1bit_13.net_3 24 200
| device Reg_32bit_2.Reg_1bit_13.inverter_2.pmos.4 550 200
p data[13] vdd Reg_32bit_2.Reg_1bit_13.net_3 24 200
| end Reg_32bit_2.Reg_1bit_13.inverter_2
| device Reg_32bit_2.Reg_1bit_13.nmos_1 730 230
n inR1[3] Reg_32bit_2.Reg_1bit_13.net_2 out1[13] 24 100
| device Reg_32bit_2.Reg_1bit_13.nmos_2 730 360
n inR2[3] Reg_32bit_2.Reg_1bit_13.net_2 out2[13] 24 100
| end Reg_32bit_2.Reg_1bit_13
| begin Reg_32bit_2.Reg_1bit_14 510 1930
| begin Reg_32bit_2.Reg_1bit_14.inverter 560 210
| device Reg_32bit_2.Reg_1bit_14.inverter.nmos 550 360
n Reg_32bit_2.Reg_1bit_14.net_2 gnd Reg_32bit_2.Reg_1bit_14.net_1 24 100
| device Reg_32bit_2.Reg_1bit_14.inverter.pmos 550 200
p Reg_32bit_2.Reg_1bit_14.net_2 vdd Reg_32bit_2.Reg_1bit_14.net_1 24 200
| end Reg_32bit_2.Reg_1bit_14.inverter
| device Reg_32bit_2.Reg_1bit_14.nmos.1 390 260
n w[3] Reg_32bit_2.Reg_1bit_14.net_3 Reg_32bit_2.Reg_1bit_14.net_1 24 100
| device Reg_32bit_2.Reg_1bit_14.nmos.2 390 260
n w[3] Reg_32bit_2.Reg_1bit_14.net_3 Reg_32bit_2.Reg_1bit_14.net_1 24 100
| device Reg_32bit_2.Reg_1bit_14.nmos.3 390 260
n w[3] Reg_32bit_2.Reg_1bit_14.net_3 Reg_32bit_2.Reg_1bit_14.net_1 24 100
| device Reg_32bit_2.Reg_1bit_14.nmos.4 390 260
n w[3] Reg_32bit_2.Reg_1bit_14.net_3 Reg_32bit_2.Reg_1bit_14.net_1 24 100
| begin Reg_32bit_2.Reg_1bit_14.inverter_1 550 380
| device Reg_32bit_2.Reg_1bit_14.inverter_1.nmos.1 550 360
n Reg_32bit_2.Reg_1bit_14.net_1 gnd Reg_32bit_2.Reg_1bit_14.net_2 24 100
| device Reg_32bit_2.Reg_1bit_14.inverter_1.nmos.2 550 360
n Reg_32bit_2.Reg_1bit_14.net_1 gnd Reg_32bit_2.Reg_1bit_14.net_2 24 100
| device Reg_32bit_2.Reg_1bit_14.inverter_1.nmos.3 550 360
n Reg_32bit_2.Reg_1bit_14.net_1 gnd Reg_32bit_2.Reg_1bit_14.net_2 24 100
| device Reg_32bit_2.Reg_1bit_14.inverter_1.nmos.4 550 360
n Reg_32bit_2.Reg_1bit_14.net_1 gnd Reg_32bit_2.Reg_1bit_14.net_2 24 100
| device Reg_32bit_2.Reg_1bit_14.inverter_1.pmos.1 550 200
p Reg_32bit_2.Reg_1bit_14.net_1 vdd Reg_32bit_2.Reg_1bit_14.net_2 24 200
| device Reg_32bit_2.Reg_1bit_14.inverter_1.pmos.2 550 200
p Reg_32bit_2.Reg_1bit_14.net_1 vdd Reg_32bit_2.Reg_1bit_14.net_2 24 200
| device Reg_32bit_2.Reg_1bit_14.inverter_1.pmos.3 550 200
p Reg_32bit_2.Reg_1bit_14.net_1 vdd Reg_32bit_2.Reg_1bit_14.net_2 24 200
| device Reg_32bit_2.Reg_1bit_14.inverter_1.pmos.4 550 200
p Reg_32bit_2.Reg_1bit_14.net_1 vdd Reg_32bit_2.Reg_1bit_14.net_2 24 200
| end Reg_32bit_2.Reg_1bit_14.inverter_1
| begin Reg_32bit_2.Reg_1bit_14.inverter_2 290 260
| device Reg_32bit_2.Reg_1bit_14.inverter_2.nmos.1 550 360
n data[14] gnd Reg_32bit_2.Reg_1bit_14.net_3 24 100
| device Reg_32bit_2.Reg_1bit_14.inverter_2.nmos.2 550 360
n data[14] gnd Reg_32bit_2.Reg_1bit_14.net_3 24 100
| device Reg_32bit_2.Reg_1bit_14.inverter_2.nmos.3 550 360
n data[14] gnd Reg_32bit_2.Reg_1bit_14.net_3 24 100
| device Reg_32bit_2.Reg_1bit_14.inverter_2.nmos.4 550 360
n data[14] gnd Reg_32bit_2.Reg_1bit_14.net_3 24 100
| device Reg_32bit_2.Reg_1bit_14.inverter_2.pmos.1 550 200
p data[14] vdd Reg_32bit_2.Reg_1bit_14.net_3 24 200
| device Reg_32bit_2.Reg_1bit_14.inverter_2.pmos.2 550 200
p data[14] vdd Reg_32bit_2.Reg_1bit_14.net_3 24 200
| device Reg_32bit_2.Reg_1bit_14.inverter_2.pmos.3 550 200
p data[14] vdd Reg_32bit_2.Reg_1bit_14.net_3 24 200
| device Reg_32bit_2.Reg_1bit_14.inverter_2.pmos.4 550 200
p data[14] vdd Reg_32bit_2.Reg_1bit_14.net_3 24 200
| end Reg_32bit_2.Reg_1bit_14.inverter_2
| device Reg_32bit_2.Reg_1bit_14.nmos_1 730 230
n inR1[3] Reg_32bit_2.Reg_1bit_14.net_2 out1[14] 24 100
| device Reg_32bit_2.Reg_1bit_14.nmos_2 730 360
n inR2[3] Reg_32bit_2.Reg_1bit_14.net_2 out2[14] 24 100
| end Reg_32bit_2.Reg_1bit_14
| begin Reg_32bit_2.Reg_1bit_15 510 2060
| begin Reg_32bit_2.Reg_1bit_15.inverter 560 210
| device Reg_32bit_2.Reg_1bit_15.inverter.nmos 550 360
n Reg_32bit_2.Reg_1bit_15.net_2 gnd Reg_32bit_2.Reg_1bit_15.net_1 24 100
| device Reg_32bit_2.Reg_1bit_15.inverter.pmos 550 200
p Reg_32bit_2.Reg_1bit_15.net_2 vdd Reg_32bit_2.Reg_1bit_15.net_1 24 200
| end Reg_32bit_2.Reg_1bit_15.inverter
| device Reg_32bit_2.Reg_1bit_15.nmos.1 390 260
n w[3] Reg_32bit_2.Reg_1bit_15.net_3 Reg_32bit_2.Reg_1bit_15.net_1 24 100
| device Reg_32bit_2.Reg_1bit_15.nmos.2 390 260
n w[3] Reg_32bit_2.Reg_1bit_15.net_3 Reg_32bit_2.Reg_1bit_15.net_1 24 100
| device Reg_32bit_2.Reg_1bit_15.nmos.3 390 260
n w[3] Reg_32bit_2.Reg_1bit_15.net_3 Reg_32bit_2.Reg_1bit_15.net_1 24 100
| device Reg_32bit_2.Reg_1bit_15.nmos.4 390 260
n w[3] Reg_32bit_2.Reg_1bit_15.net_3 Reg_32bit_2.Reg_1bit_15.net_1 24 100
| begin Reg_32bit_2.Reg_1bit_15.inverter_1 550 380
| device Reg_32bit_2.Reg_1bit_15.inverter_1.nmos.1 550 360
n Reg_32bit_2.Reg_1bit_15.net_1 gnd Reg_32bit_2.Reg_1bit_15.net_2 24 100
| device Reg_32bit_2.Reg_1bit_15.inverter_1.nmos.2 550 360
n Reg_32bit_2.Reg_1bit_15.net_1 gnd Reg_32bit_2.Reg_1bit_15.net_2 24 100
| device Reg_32bit_2.Reg_1bit_15.inverter_1.nmos.3 550 360
n Reg_32bit_2.Reg_1bit_15.net_1 gnd Reg_32bit_2.Reg_1bit_15.net_2 24 100
| device Reg_32bit_2.Reg_1bit_15.inverter_1.nmos.4 550 360
n Reg_32bit_2.Reg_1bit_15.net_1 gnd Reg_32bit_2.Reg_1bit_15.net_2 24 100
| device Reg_32bit_2.Reg_1bit_15.inverter_1.pmos.1 550 200
p Reg_32bit_2.Reg_1bit_15.net_1 vdd Reg_32bit_2.Reg_1bit_15.net_2 24 200
| device Reg_32bit_2.Reg_1bit_15.inverter_1.pmos.2 550 200
p Reg_32bit_2.Reg_1bit_15.net_1 vdd Reg_32bit_2.Reg_1bit_15.net_2 24 200
| device Reg_32bit_2.Reg_1bit_15.inverter_1.pmos.3 550 200
p Reg_32bit_2.Reg_1bit_15.net_1 vdd Reg_32bit_2.Reg_1bit_15.net_2 24 200
| device Reg_32bit_2.Reg_1bit_15.inverter_1.pmos.4 550 200
p Reg_32bit_2.Reg_1bit_15.net_1 vdd Reg_32bit_2.Reg_1bit_15.net_2 24 200
| end Reg_32bit_2.Reg_1bit_15.inverter_1
| begin Reg_32bit_2.Reg_1bit_15.inverter_2 290 260
| device Reg_32bit_2.Reg_1bit_15.inverter_2.nmos.1 550 360
n data[15] gnd Reg_32bit_2.Reg_1bit_15.net_3 24 100
| device Reg_32bit_2.Reg_1bit_15.inverter_2.nmos.2 550 360
n data[15] gnd Reg_32bit_2.Reg_1bit_15.net_3 24 100
| device Reg_32bit_2.Reg_1bit_15.inverter_2.nmos.3 550 360
n data[15] gnd Reg_32bit_2.Reg_1bit_15.net_3 24 100
| device Reg_32bit_2.Reg_1bit_15.inverter_2.nmos.4 550 360
n data[15] gnd Reg_32bit_2.Reg_1bit_15.net_3 24 100
| device Reg_32bit_2.Reg_1bit_15.inverter_2.pmos.1 550 200
p data[15] vdd Reg_32bit_2.Reg_1bit_15.net_3 24 200
| device Reg_32bit_2.Reg_1bit_15.inverter_2.pmos.2 550 200
p data[15] vdd Reg_32bit_2.Reg_1bit_15.net_3 24 200
| device Reg_32bit_2.Reg_1bit_15.inverter_2.pmos.3 550 200
p data[15] vdd Reg_32bit_2.Reg_1bit_15.net_3 24 200
| device Reg_32bit_2.Reg_1bit_15.inverter_2.pmos.4 550 200
p data[15] vdd Reg_32bit_2.Reg_1bit_15.net_3 24 200
| end Reg_32bit_2.Reg_1bit_15.inverter_2
| device Reg_32bit_2.Reg_1bit_15.nmos_1 730 230
n inR1[3] Reg_32bit_2.Reg_1bit_15.net_2 out1[15] 24 100
| device Reg_32bit_2.Reg_1bit_15.nmos_2 730 360
n inR2[3] Reg_32bit_2.Reg_1bit_15.net_2 out2[15] 24 100
| end Reg_32bit_2.Reg_1bit_15
| begin Reg_32bit_2.Reg_1bit_16 510 2200
| begin Reg_32bit_2.Reg_1bit_16.inverter 560 210
| device Reg_32bit_2.Reg_1bit_16.inverter.nmos 550 360
n Reg_32bit_2.Reg_1bit_16.net_2 gnd Reg_32bit_2.Reg_1bit_16.net_1 24 100
| device Reg_32bit_2.Reg_1bit_16.inverter.pmos 550 200
p Reg_32bit_2.Reg_1bit_16.net_2 vdd Reg_32bit_2.Reg_1bit_16.net_1 24 200
| end Reg_32bit_2.Reg_1bit_16.inverter
| device Reg_32bit_2.Reg_1bit_16.nmos.1 390 260
n w[3] Reg_32bit_2.Reg_1bit_16.net_3 Reg_32bit_2.Reg_1bit_16.net_1 24 100
| device Reg_32bit_2.Reg_1bit_16.nmos.2 390 260
n w[3] Reg_32bit_2.Reg_1bit_16.net_3 Reg_32bit_2.Reg_1bit_16.net_1 24 100
| device Reg_32bit_2.Reg_1bit_16.nmos.3 390 260
n w[3] Reg_32bit_2.Reg_1bit_16.net_3 Reg_32bit_2.Reg_1bit_16.net_1 24 100
| device Reg_32bit_2.Reg_1bit_16.nmos.4 390 260
n w[3] Reg_32bit_2.Reg_1bit_16.net_3 Reg_32bit_2.Reg_1bit_16.net_1 24 100
| begin Reg_32bit_2.Reg_1bit_16.inverter_1 550 380
| device Reg_32bit_2.Reg_1bit_16.inverter_1.nmos.1 550 360
n Reg_32bit_2.Reg_1bit_16.net_1 gnd Reg_32bit_2.Reg_1bit_16.net_2 24 100
| device Reg_32bit_2.Reg_1bit_16.inverter_1.nmos.2 550 360
n Reg_32bit_2.Reg_1bit_16.net_1 gnd Reg_32bit_2.Reg_1bit_16.net_2 24 100
| device Reg_32bit_2.Reg_1bit_16.inverter_1.nmos.3 550 360
n Reg_32bit_2.Reg_1bit_16.net_1 gnd Reg_32bit_2.Reg_1bit_16.net_2 24 100
| device Reg_32bit_2.Reg_1bit_16.inverter_1.nmos.4 550 360
n Reg_32bit_2.Reg_1bit_16.net_1 gnd Reg_32bit_2.Reg_1bit_16.net_2 24 100
| device Reg_32bit_2.Reg_1bit_16.inverter_1.pmos.1 550 200
p Reg_32bit_2.Reg_1bit_16.net_1 vdd Reg_32bit_2.Reg_1bit_16.net_2 24 200
| device Reg_32bit_2.Reg_1bit_16.inverter_1.pmos.2 550 200
p Reg_32bit_2.Reg_1bit_16.net_1 vdd Reg_32bit_2.Reg_1bit_16.net_2 24 200
| device Reg_32bit_2.Reg_1bit_16.inverter_1.pmos.3 550 200
p Reg_32bit_2.Reg_1bit_16.net_1 vdd Reg_32bit_2.Reg_1bit_16.net_2 24 200
| device Reg_32bit_2.Reg_1bit_16.inverter_1.pmos.4 550 200
p Reg_32bit_2.Reg_1bit_16.net_1 vdd Reg_32bit_2.Reg_1bit_16.net_2 24 200
| end Reg_32bit_2.Reg_1bit_16.inverter_1
| begin Reg_32bit_2.Reg_1bit_16.inverter_2 290 260
| device Reg_32bit_2.Reg_1bit_16.inverter_2.nmos.1 550 360
n data[16] gnd Reg_32bit_2.Reg_1bit_16.net_3 24 100
| device Reg_32bit_2.Reg_1bit_16.inverter_2.nmos.2 550 360
n data[16] gnd Reg_32bit_2.Reg_1bit_16.net_3 24 100
| device Reg_32bit_2.Reg_1bit_16.inverter_2.nmos.3 550 360
n data[16] gnd Reg_32bit_2.Reg_1bit_16.net_3 24 100
| device Reg_32bit_2.Reg_1bit_16.inverter_2.nmos.4 550 360
n data[16] gnd Reg_32bit_2.Reg_1bit_16.net_3 24 100
| device Reg_32bit_2.Reg_1bit_16.inverter_2.pmos.1 550 200
p data[16] vdd Reg_32bit_2.Reg_1bit_16.net_3 24 200
| device Reg_32bit_2.Reg_1bit_16.inverter_2.pmos.2 550 200
p data[16] vdd Reg_32bit_2.Reg_1bit_16.net_3 24 200
| device Reg_32bit_2.Reg_1bit_16.inverter_2.pmos.3 550 200
p data[16] vdd Reg_32bit_2.Reg_1bit_16.net_3 24 200
| device Reg_32bit_2.Reg_1bit_16.inverter_2.pmos.4 550 200
p data[16] vdd Reg_32bit_2.Reg_1bit_16.net_3 24 200
| end Reg_32bit_2.Reg_1bit_16.inverter_2
| device Reg_32bit_2.Reg_1bit_16.nmos_1 730 230
n inR1[3] Reg_32bit_2.Reg_1bit_16.net_2 out1[16] 24 100
| device Reg_32bit_2.Reg_1bit_16.nmos_2 730 360
n inR2[3] Reg_32bit_2.Reg_1bit_16.net_2 out2[16] 24 100
| end Reg_32bit_2.Reg_1bit_16
| begin Reg_32bit_2.Reg_1bit_17 510 2330
| begin Reg_32bit_2.Reg_1bit_17.inverter 560 210
| device Reg_32bit_2.Reg_1bit_17.inverter.nmos 550 360
n Reg_32bit_2.Reg_1bit_17.net_2 gnd Reg_32bit_2.Reg_1bit_17.net_1 24 100
| device Reg_32bit_2.Reg_1bit_17.inverter.pmos 550 200
p Reg_32bit_2.Reg_1bit_17.net_2 vdd Reg_32bit_2.Reg_1bit_17.net_1 24 200
| end Reg_32bit_2.Reg_1bit_17.inverter
| device Reg_32bit_2.Reg_1bit_17.nmos.1 390 260
n w[3] Reg_32bit_2.Reg_1bit_17.net_3 Reg_32bit_2.Reg_1bit_17.net_1 24 100
| device Reg_32bit_2.Reg_1bit_17.nmos.2 390 260
n w[3] Reg_32bit_2.Reg_1bit_17.net_3 Reg_32bit_2.Reg_1bit_17.net_1 24 100
| device Reg_32bit_2.Reg_1bit_17.nmos.3 390 260
n w[3] Reg_32bit_2.Reg_1bit_17.net_3 Reg_32bit_2.Reg_1bit_17.net_1 24 100
| device Reg_32bit_2.Reg_1bit_17.nmos.4 390 260
n w[3] Reg_32bit_2.Reg_1bit_17.net_3 Reg_32bit_2.Reg_1bit_17.net_1 24 100
| begin Reg_32bit_2.Reg_1bit_17.inverter_1 550 380
| device Reg_32bit_2.Reg_1bit_17.inverter_1.nmos.1 550 360
n Reg_32bit_2.Reg_1bit_17.net_1 gnd Reg_32bit_2.Reg_1bit_17.net_2 24 100
| device Reg_32bit_2.Reg_1bit_17.inverter_1.nmos.2 550 360
n Reg_32bit_2.Reg_1bit_17.net_1 gnd Reg_32bit_2.Reg_1bit_17.net_2 24 100
| device Reg_32bit_2.Reg_1bit_17.inverter_1.nmos.3 550 360
n Reg_32bit_2.Reg_1bit_17.net_1 gnd Reg_32bit_2.Reg_1bit_17.net_2 24 100
| device Reg_32bit_2.Reg_1bit_17.inverter_1.nmos.4 550 360
n Reg_32bit_2.Reg_1bit_17.net_1 gnd Reg_32bit_2.Reg_1bit_17.net_2 24 100
| device Reg_32bit_2.Reg_1bit_17.inverter_1.pmos.1 550 200
p Reg_32bit_2.Reg_1bit_17.net_1 vdd Reg_32bit_2.Reg_1bit_17.net_2 24 200
| device Reg_32bit_2.Reg_1bit_17.inverter_1.pmos.2 550 200
p Reg_32bit_2.Reg_1bit_17.net_1 vdd Reg_32bit_2.Reg_1bit_17.net_2 24 200
| device Reg_32bit_2.Reg_1bit_17.inverter_1.pmos.3 550 200
p Reg_32bit_2.Reg_1bit_17.net_1 vdd Reg_32bit_2.Reg_1bit_17.net_2 24 200
| device Reg_32bit_2.Reg_1bit_17.inverter_1.pmos.4 550 200
p Reg_32bit_2.Reg_1bit_17.net_1 vdd Reg_32bit_2.Reg_1bit_17.net_2 24 200
| end Reg_32bit_2.Reg_1bit_17.inverter_1
| begin Reg_32bit_2.Reg_1bit_17.inverter_2 290 260
| device Reg_32bit_2.Reg_1bit_17.inverter_2.nmos.1 550 360
n data[17] gnd Reg_32bit_2.Reg_1bit_17.net_3 24 100
| device Reg_32bit_2.Reg_1bit_17.inverter_2.nmos.2 550 360
n data[17] gnd Reg_32bit_2.Reg_1bit_17.net_3 24 100
| device Reg_32bit_2.Reg_1bit_17.inverter_2.nmos.3 550 360
n data[17] gnd Reg_32bit_2.Reg_1bit_17.net_3 24 100
| device Reg_32bit_2.Reg_1bit_17.inverter_2.nmos.4 550 360
n data[17] gnd Reg_32bit_2.Reg_1bit_17.net_3 24 100
| device Reg_32bit_2.Reg_1bit_17.inverter_2.pmos.1 550 200
p data[17] vdd Reg_32bit_2.Reg_1bit_17.net_3 24 200
| device Reg_32bit_2.Reg_1bit_17.inverter_2.pmos.2 550 200
p data[17] vdd Reg_32bit_2.Reg_1bit_17.net_3 24 200
| device Reg_32bit_2.Reg_1bit_17.inverter_2.pmos.3 550 200
p data[17] vdd Reg_32bit_2.Reg_1bit_17.net_3 24 200
| device Reg_32bit_2.Reg_1bit_17.inverter_2.pmos.4 550 200
p data[17] vdd Reg_32bit_2.Reg_1bit_17.net_3 24 200
| end Reg_32bit_2.Reg_1bit_17.inverter_2
| device Reg_32bit_2.Reg_1bit_17.nmos_1 730 230
n inR1[3] Reg_32bit_2.Reg_1bit_17.net_2 out1[17] 24 100
| device Reg_32bit_2.Reg_1bit_17.nmos_2 730 360
n inR2[3] Reg_32bit_2.Reg_1bit_17.net_2 out2[17] 24 100
| end Reg_32bit_2.Reg_1bit_17
| begin Reg_32bit_2.Reg_1bit_18 510 2460
| begin Reg_32bit_2.Reg_1bit_18.inverter 560 210
| device Reg_32bit_2.Reg_1bit_18.inverter.nmos 550 360
n Reg_32bit_2.Reg_1bit_18.net_2 gnd Reg_32bit_2.Reg_1bit_18.net_1 24 100
| device Reg_32bit_2.Reg_1bit_18.inverter.pmos 550 200
p Reg_32bit_2.Reg_1bit_18.net_2 vdd Reg_32bit_2.Reg_1bit_18.net_1 24 200
| end Reg_32bit_2.Reg_1bit_18.inverter
| device Reg_32bit_2.Reg_1bit_18.nmos.1 390 260
n w[3] Reg_32bit_2.Reg_1bit_18.net_3 Reg_32bit_2.Reg_1bit_18.net_1 24 100
| device Reg_32bit_2.Reg_1bit_18.nmos.2 390 260
n w[3] Reg_32bit_2.Reg_1bit_18.net_3 Reg_32bit_2.Reg_1bit_18.net_1 24 100
| device Reg_32bit_2.Reg_1bit_18.nmos.3 390 260
n w[3] Reg_32bit_2.Reg_1bit_18.net_3 Reg_32bit_2.Reg_1bit_18.net_1 24 100
| device Reg_32bit_2.Reg_1bit_18.nmos.4 390 260
n w[3] Reg_32bit_2.Reg_1bit_18.net_3 Reg_32bit_2.Reg_1bit_18.net_1 24 100
| begin Reg_32bit_2.Reg_1bit_18.inverter_1 550 380
| device Reg_32bit_2.Reg_1bit_18.inverter_1.nmos.1 550 360
n Reg_32bit_2.Reg_1bit_18.net_1 gnd Reg_32bit_2.Reg_1bit_18.net_2 24 100
| device Reg_32bit_2.Reg_1bit_18.inverter_1.nmos.2 550 360
n Reg_32bit_2.Reg_1bit_18.net_1 gnd Reg_32bit_2.Reg_1bit_18.net_2 24 100
| device Reg_32bit_2.Reg_1bit_18.inverter_1.nmos.3 550 360
n Reg_32bit_2.Reg_1bit_18.net_1 gnd Reg_32bit_2.Reg_1bit_18.net_2 24 100
| device Reg_32bit_2.Reg_1bit_18.inverter_1.nmos.4 550 360
n Reg_32bit_2.Reg_1bit_18.net_1 gnd Reg_32bit_2.Reg_1bit_18.net_2 24 100
| device Reg_32bit_2.Reg_1bit_18.inverter_1.pmos.1 550 200
p Reg_32bit_2.Reg_1bit_18.net_1 vdd Reg_32bit_2.Reg_1bit_18.net_2 24 200
| device Reg_32bit_2.Reg_1bit_18.inverter_1.pmos.2 550 200
p Reg_32bit_2.Reg_1bit_18.net_1 vdd Reg_32bit_2.Reg_1bit_18.net_2 24 200
| device Reg_32bit_2.Reg_1bit_18.inverter_1.pmos.3 550 200
p Reg_32bit_2.Reg_1bit_18.net_1 vdd Reg_32bit_2.Reg_1bit_18.net_2 24 200
| device Reg_32bit_2.Reg_1bit_18.inverter_1.pmos.4 550 200
p Reg_32bit_2.Reg_1bit_18.net_1 vdd Reg_32bit_2.Reg_1bit_18.net_2 24 200
| end Reg_32bit_2.Reg_1bit_18.inverter_1
| begin Reg_32bit_2.Reg_1bit_18.inverter_2 290 260
| device Reg_32bit_2.Reg_1bit_18.inverter_2.nmos.1 550 360
n data[18] gnd Reg_32bit_2.Reg_1bit_18.net_3 24 100
| device Reg_32bit_2.Reg_1bit_18.inverter_2.nmos.2 550 360
n data[18] gnd Reg_32bit_2.Reg_1bit_18.net_3 24 100
| device Reg_32bit_2.Reg_1bit_18.inverter_2.nmos.3 550 360
n data[18] gnd Reg_32bit_2.Reg_1bit_18.net_3 24 100
| device Reg_32bit_2.Reg_1bit_18.inverter_2.nmos.4 550 360
n data[18] gnd Reg_32bit_2.Reg_1bit_18.net_3 24 100
| device Reg_32bit_2.Reg_1bit_18.inverter_2.pmos.1 550 200
p data[18] vdd Reg_32bit_2.Reg_1bit_18.net_3 24 200
| device Reg_32bit_2.Reg_1bit_18.inverter_2.pmos.2 550 200
p data[18] vdd Reg_32bit_2.Reg_1bit_18.net_3 24 200
| device Reg_32bit_2.Reg_1bit_18.inverter_2.pmos.3 550 200
p data[18] vdd Reg_32bit_2.Reg_1bit_18.net_3 24 200
| device Reg_32bit_2.Reg_1bit_18.inverter_2.pmos.4 550 200
p data[18] vdd Reg_32bit_2.Reg_1bit_18.net_3 24 200
| end Reg_32bit_2.Reg_1bit_18.inverter_2
| device Reg_32bit_2.Reg_1bit_18.nmos_1 730 230
n inR1[3] Reg_32bit_2.Reg_1bit_18.net_2 out1[18] 24 100
| device Reg_32bit_2.Reg_1bit_18.nmos_2 730 360
n inR2[3] Reg_32bit_2.Reg_1bit_18.net_2 out2[18] 24 100
| end Reg_32bit_2.Reg_1bit_18
| begin Reg_32bit_2.Reg_1bit_19 510 2590
| begin Reg_32bit_2.Reg_1bit_19.inverter 560 210
| device Reg_32bit_2.Reg_1bit_19.inverter.nmos 550 360
n Reg_32bit_2.Reg_1bit_19.net_2 gnd Reg_32bit_2.Reg_1bit_19.net_1 24 100
| device Reg_32bit_2.Reg_1bit_19.inverter.pmos 550 200
p Reg_32bit_2.Reg_1bit_19.net_2 vdd Reg_32bit_2.Reg_1bit_19.net_1 24 200
| end Reg_32bit_2.Reg_1bit_19.inverter
| device Reg_32bit_2.Reg_1bit_19.nmos.1 390 260
n w[3] Reg_32bit_2.Reg_1bit_19.net_3 Reg_32bit_2.Reg_1bit_19.net_1 24 100
| device Reg_32bit_2.Reg_1bit_19.nmos.2 390 260
n w[3] Reg_32bit_2.Reg_1bit_19.net_3 Reg_32bit_2.Reg_1bit_19.net_1 24 100
| device Reg_32bit_2.Reg_1bit_19.nmos.3 390 260
n w[3] Reg_32bit_2.Reg_1bit_19.net_3 Reg_32bit_2.Reg_1bit_19.net_1 24 100
| device Reg_32bit_2.Reg_1bit_19.nmos.4 390 260
n w[3] Reg_32bit_2.Reg_1bit_19.net_3 Reg_32bit_2.Reg_1bit_19.net_1 24 100
| begin Reg_32bit_2.Reg_1bit_19.inverter_1 550 380
| device Reg_32bit_2.Reg_1bit_19.inverter_1.nmos.1 550 360
n Reg_32bit_2.Reg_1bit_19.net_1 gnd Reg_32bit_2.Reg_1bit_19.net_2 24 100
| device Reg_32bit_2.Reg_1bit_19.inverter_1.nmos.2 550 360
n Reg_32bit_2.Reg_1bit_19.net_1 gnd Reg_32bit_2.Reg_1bit_19.net_2 24 100
| device Reg_32bit_2.Reg_1bit_19.inverter_1.nmos.3 550 360
n Reg_32bit_2.Reg_1bit_19.net_1 gnd Reg_32bit_2.Reg_1bit_19.net_2 24 100
| device Reg_32bit_2.Reg_1bit_19.inverter_1.nmos.4 550 360
n Reg_32bit_2.Reg_1bit_19.net_1 gnd Reg_32bit_2.Reg_1bit_19.net_2 24 100
| device Reg_32bit_2.Reg_1bit_19.inverter_1.pmos.1 550 200
p Reg_32bit_2.Reg_1bit_19.net_1 vdd Reg_32bit_2.Reg_1bit_19.net_2 24 200
| device Reg_32bit_2.Reg_1bit_19.inverter_1.pmos.2 550 200
p Reg_32bit_2.Reg_1bit_19.net_1 vdd Reg_32bit_2.Reg_1bit_19.net_2 24 200
| device Reg_32bit_2.Reg_1bit_19.inverter_1.pmos.3 550 200
p Reg_32bit_2.Reg_1bit_19.net_1 vdd Reg_32bit_2.Reg_1bit_19.net_2 24 200
| device Reg_32bit_2.Reg_1bit_19.inverter_1.pmos.4 550 200
p Reg_32bit_2.Reg_1bit_19.net_1 vdd Reg_32bit_2.Reg_1bit_19.net_2 24 200
| end Reg_32bit_2.Reg_1bit_19.inverter_1
| begin Reg_32bit_2.Reg_1bit_19.inverter_2 290 260
| device Reg_32bit_2.Reg_1bit_19.inverter_2.nmos.1 550 360
n data[19] gnd Reg_32bit_2.Reg_1bit_19.net_3 24 100
| device Reg_32bit_2.Reg_1bit_19.inverter_2.nmos.2 550 360
n data[19] gnd Reg_32bit_2.Reg_1bit_19.net_3 24 100
| device Reg_32bit_2.Reg_1bit_19.inverter_2.nmos.3 550 360
n data[19] gnd Reg_32bit_2.Reg_1bit_19.net_3 24 100
| device Reg_32bit_2.Reg_1bit_19.inverter_2.nmos.4 550 360
n data[19] gnd Reg_32bit_2.Reg_1bit_19.net_3 24 100
| device Reg_32bit_2.Reg_1bit_19.inverter_2.pmos.1 550 200
p data[19] vdd Reg_32bit_2.Reg_1bit_19.net_3 24 200
| device Reg_32bit_2.Reg_1bit_19.inverter_2.pmos.2 550 200
p data[19] vdd Reg_32bit_2.Reg_1bit_19.net_3 24 200
| device Reg_32bit_2.Reg_1bit_19.inverter_2.pmos.3 550 200
p data[19] vdd Reg_32bit_2.Reg_1bit_19.net_3 24 200
| device Reg_32bit_2.Reg_1bit_19.inverter_2.pmos.4 550 200
p data[19] vdd Reg_32bit_2.Reg_1bit_19.net_3 24 200
| end Reg_32bit_2.Reg_1bit_19.inverter_2
| device Reg_32bit_2.Reg_1bit_19.nmos_1 730 230
n inR1[3] Reg_32bit_2.Reg_1bit_19.net_2 out1[19] 24 100
| device Reg_32bit_2.Reg_1bit_19.nmos_2 730 360
n inR2[3] Reg_32bit_2.Reg_1bit_19.net_2 out2[19] 24 100
| end Reg_32bit_2.Reg_1bit_19
| begin Reg_32bit_2.Reg_1bit_20 510 2720
| begin Reg_32bit_2.Reg_1bit_20.inverter 560 210
| device Reg_32bit_2.Reg_1bit_20.inverter.nmos 550 360
n Reg_32bit_2.Reg_1bit_20.net_2 gnd Reg_32bit_2.Reg_1bit_20.net_1 24 100
| device Reg_32bit_2.Reg_1bit_20.inverter.pmos 550 200
p Reg_32bit_2.Reg_1bit_20.net_2 vdd Reg_32bit_2.Reg_1bit_20.net_1 24 200
| end Reg_32bit_2.Reg_1bit_20.inverter
| device Reg_32bit_2.Reg_1bit_20.nmos.1 390 260
n w[3] Reg_32bit_2.Reg_1bit_20.net_3 Reg_32bit_2.Reg_1bit_20.net_1 24 100
| device Reg_32bit_2.Reg_1bit_20.nmos.2 390 260
n w[3] Reg_32bit_2.Reg_1bit_20.net_3 Reg_32bit_2.Reg_1bit_20.net_1 24 100
| device Reg_32bit_2.Reg_1bit_20.nmos.3 390 260
n w[3] Reg_32bit_2.Reg_1bit_20.net_3 Reg_32bit_2.Reg_1bit_20.net_1 24 100
| device Reg_32bit_2.Reg_1bit_20.nmos.4 390 260
n w[3] Reg_32bit_2.Reg_1bit_20.net_3 Reg_32bit_2.Reg_1bit_20.net_1 24 100
| begin Reg_32bit_2.Reg_1bit_20.inverter_1 550 380
| device Reg_32bit_2.Reg_1bit_20.inverter_1.nmos.1 550 360
n Reg_32bit_2.Reg_1bit_20.net_1 gnd Reg_32bit_2.Reg_1bit_20.net_2 24 100
| device Reg_32bit_2.Reg_1bit_20.inverter_1.nmos.2 550 360
n Reg_32bit_2.Reg_1bit_20.net_1 gnd Reg_32bit_2.Reg_1bit_20.net_2 24 100
| device Reg_32bit_2.Reg_1bit_20.inverter_1.nmos.3 550 360
n Reg_32bit_2.Reg_1bit_20.net_1 gnd Reg_32bit_2.Reg_1bit_20.net_2 24 100
| device Reg_32bit_2.Reg_1bit_20.inverter_1.nmos.4 550 360
n Reg_32bit_2.Reg_1bit_20.net_1 gnd Reg_32bit_2.Reg_1bit_20.net_2 24 100
| device Reg_32bit_2.Reg_1bit_20.inverter_1.pmos.1 550 200
p Reg_32bit_2.Reg_1bit_20.net_1 vdd Reg_32bit_2.Reg_1bit_20.net_2 24 200
| device Reg_32bit_2.Reg_1bit_20.inverter_1.pmos.2 550 200
p Reg_32bit_2.Reg_1bit_20.net_1 vdd Reg_32bit_2.Reg_1bit_20.net_2 24 200
| device Reg_32bit_2.Reg_1bit_20.inverter_1.pmos.3 550 200
p Reg_32bit_2.Reg_1bit_20.net_1 vdd Reg_32bit_2.Reg_1bit_20.net_2 24 200
| device Reg_32bit_2.Reg_1bit_20.inverter_1.pmos.4 550 200
p Reg_32bit_2.Reg_1bit_20.net_1 vdd Reg_32bit_2.Reg_1bit_20.net_2 24 200
| end Reg_32bit_2.Reg_1bit_20.inverter_1
| begin Reg_32bit_2.Reg_1bit_20.inverter_2 290 260
| device Reg_32bit_2.Reg_1bit_20.inverter_2.nmos.1 550 360
n data[20] gnd Reg_32bit_2.Reg_1bit_20.net_3 24 100
| device Reg_32bit_2.Reg_1bit_20.inverter_2.nmos.2 550 360
n data[20] gnd Reg_32bit_2.Reg_1bit_20.net_3 24 100
| device Reg_32bit_2.Reg_1bit_20.inverter_2.nmos.3 550 360
n data[20] gnd Reg_32bit_2.Reg_1bit_20.net_3 24 100
| device Reg_32bit_2.Reg_1bit_20.inverter_2.nmos.4 550 360
n data[20] gnd Reg_32bit_2.Reg_1bit_20.net_3 24 100
| device Reg_32bit_2.Reg_1bit_20.inverter_2.pmos.1 550 200
p data[20] vdd Reg_32bit_2.Reg_1bit_20.net_3 24 200
| device Reg_32bit_2.Reg_1bit_20.inverter_2.pmos.2 550 200
p data[20] vdd Reg_32bit_2.Reg_1bit_20.net_3 24 200
| device Reg_32bit_2.Reg_1bit_20.inverter_2.pmos.3 550 200
p data[20] vdd Reg_32bit_2.Reg_1bit_20.net_3 24 200
| device Reg_32bit_2.Reg_1bit_20.inverter_2.pmos.4 550 200
p data[20] vdd Reg_32bit_2.Reg_1bit_20.net_3 24 200
| end Reg_32bit_2.Reg_1bit_20.inverter_2
| device Reg_32bit_2.Reg_1bit_20.nmos_1 730 230
n inR1[3] Reg_32bit_2.Reg_1bit_20.net_2 out1[20] 24 100
| device Reg_32bit_2.Reg_1bit_20.nmos_2 730 360
n inR2[3] Reg_32bit_2.Reg_1bit_20.net_2 out2[20] 24 100
| end Reg_32bit_2.Reg_1bit_20
| begin Reg_32bit_2.Reg_1bit_21 510 2850
| begin Reg_32bit_2.Reg_1bit_21.inverter 560 210
| device Reg_32bit_2.Reg_1bit_21.inverter.nmos 550 360
n Reg_32bit_2.Reg_1bit_21.net_2 gnd Reg_32bit_2.Reg_1bit_21.net_1 24 100
| device Reg_32bit_2.Reg_1bit_21.inverter.pmos 550 200
p Reg_32bit_2.Reg_1bit_21.net_2 vdd Reg_32bit_2.Reg_1bit_21.net_1 24 200
| end Reg_32bit_2.Reg_1bit_21.inverter
| device Reg_32bit_2.Reg_1bit_21.nmos.1 390 260
n w[3] Reg_32bit_2.Reg_1bit_21.net_3 Reg_32bit_2.Reg_1bit_21.net_1 24 100
| device Reg_32bit_2.Reg_1bit_21.nmos.2 390 260
n w[3] Reg_32bit_2.Reg_1bit_21.net_3 Reg_32bit_2.Reg_1bit_21.net_1 24 100
| device Reg_32bit_2.Reg_1bit_21.nmos.3 390 260
n w[3] Reg_32bit_2.Reg_1bit_21.net_3 Reg_32bit_2.Reg_1bit_21.net_1 24 100
| device Reg_32bit_2.Reg_1bit_21.nmos.4 390 260
n w[3] Reg_32bit_2.Reg_1bit_21.net_3 Reg_32bit_2.Reg_1bit_21.net_1 24 100
| begin Reg_32bit_2.Reg_1bit_21.inverter_1 550 380
| device Reg_32bit_2.Reg_1bit_21.inverter_1.nmos.1 550 360
n Reg_32bit_2.Reg_1bit_21.net_1 gnd Reg_32bit_2.Reg_1bit_21.net_2 24 100
| device Reg_32bit_2.Reg_1bit_21.inverter_1.nmos.2 550 360
n Reg_32bit_2.Reg_1bit_21.net_1 gnd Reg_32bit_2.Reg_1bit_21.net_2 24 100
| device Reg_32bit_2.Reg_1bit_21.inverter_1.nmos.3 550 360
n Reg_32bit_2.Reg_1bit_21.net_1 gnd Reg_32bit_2.Reg_1bit_21.net_2 24 100
| device Reg_32bit_2.Reg_1bit_21.inverter_1.nmos.4 550 360
n Reg_32bit_2.Reg_1bit_21.net_1 gnd Reg_32bit_2.Reg_1bit_21.net_2 24 100
| device Reg_32bit_2.Reg_1bit_21.inverter_1.pmos.1 550 200
p Reg_32bit_2.Reg_1bit_21.net_1 vdd Reg_32bit_2.Reg_1bit_21.net_2 24 200
| device Reg_32bit_2.Reg_1bit_21.inverter_1.pmos.2 550 200
p Reg_32bit_2.Reg_1bit_21.net_1 vdd Reg_32bit_2.Reg_1bit_21.net_2 24 200
| device Reg_32bit_2.Reg_1bit_21.inverter_1.pmos.3 550 200
p Reg_32bit_2.Reg_1bit_21.net_1 vdd Reg_32bit_2.Reg_1bit_21.net_2 24 200
| device Reg_32bit_2.Reg_1bit_21.inverter_1.pmos.4 550 200
p Reg_32bit_2.Reg_1bit_21.net_1 vdd Reg_32bit_2.Reg_1bit_21.net_2 24 200
| end Reg_32bit_2.Reg_1bit_21.inverter_1
| begin Reg_32bit_2.Reg_1bit_21.inverter_2 290 260
| device Reg_32bit_2.Reg_1bit_21.inverter_2.nmos.1 550 360
n data[21] gnd Reg_32bit_2.Reg_1bit_21.net_3 24 100
| device Reg_32bit_2.Reg_1bit_21.inverter_2.nmos.2 550 360
n data[21] gnd Reg_32bit_2.Reg_1bit_21.net_3 24 100
| device Reg_32bit_2.Reg_1bit_21.inverter_2.nmos.3 550 360
n data[21] gnd Reg_32bit_2.Reg_1bit_21.net_3 24 100
| device Reg_32bit_2.Reg_1bit_21.inverter_2.nmos.4 550 360
n data[21] gnd Reg_32bit_2.Reg_1bit_21.net_3 24 100
| device Reg_32bit_2.Reg_1bit_21.inverter_2.pmos.1 550 200
p data[21] vdd Reg_32bit_2.Reg_1bit_21.net_3 24 200
| device Reg_32bit_2.Reg_1bit_21.inverter_2.pmos.2 550 200
p data[21] vdd Reg_32bit_2.Reg_1bit_21.net_3 24 200
| device Reg_32bit_2.Reg_1bit_21.inverter_2.pmos.3 550 200
p data[21] vdd Reg_32bit_2.Reg_1bit_21.net_3 24 200
| device Reg_32bit_2.Reg_1bit_21.inverter_2.pmos.4 550 200
p data[21] vdd Reg_32bit_2.Reg_1bit_21.net_3 24 200
| end Reg_32bit_2.Reg_1bit_21.inverter_2
| device Reg_32bit_2.Reg_1bit_21.nmos_1 730 230
n inR1[3] Reg_32bit_2.Reg_1bit_21.net_2 out1[21] 24 100
| device Reg_32bit_2.Reg_1bit_21.nmos_2 730 360
n inR2[3] Reg_32bit_2.Reg_1bit_21.net_2 out2[21] 24 100
| end Reg_32bit_2.Reg_1bit_21
| begin Reg_32bit_2.Reg_1bit_22 510 2980
| begin Reg_32bit_2.Reg_1bit_22.inverter 560 210
| device Reg_32bit_2.Reg_1bit_22.inverter.nmos 550 360
n Reg_32bit_2.Reg_1bit_22.net_2 gnd Reg_32bit_2.Reg_1bit_22.net_1 24 100
| device Reg_32bit_2.Reg_1bit_22.inverter.pmos 550 200
p Reg_32bit_2.Reg_1bit_22.net_2 vdd Reg_32bit_2.Reg_1bit_22.net_1 24 200
| end Reg_32bit_2.Reg_1bit_22.inverter
| device Reg_32bit_2.Reg_1bit_22.nmos.1 390 260
n w[3] Reg_32bit_2.Reg_1bit_22.net_3 Reg_32bit_2.Reg_1bit_22.net_1 24 100
| device Reg_32bit_2.Reg_1bit_22.nmos.2 390 260
n w[3] Reg_32bit_2.Reg_1bit_22.net_3 Reg_32bit_2.Reg_1bit_22.net_1 24 100
| device Reg_32bit_2.Reg_1bit_22.nmos.3 390 260
n w[3] Reg_32bit_2.Reg_1bit_22.net_3 Reg_32bit_2.Reg_1bit_22.net_1 24 100
| device Reg_32bit_2.Reg_1bit_22.nmos.4 390 260
n w[3] Reg_32bit_2.Reg_1bit_22.net_3 Reg_32bit_2.Reg_1bit_22.net_1 24 100
| begin Reg_32bit_2.Reg_1bit_22.inverter_1 550 380
| device Reg_32bit_2.Reg_1bit_22.inverter_1.nmos.1 550 360
n Reg_32bit_2.Reg_1bit_22.net_1 gnd Reg_32bit_2.Reg_1bit_22.net_2 24 100
| device Reg_32bit_2.Reg_1bit_22.inverter_1.nmos.2 550 360
n Reg_32bit_2.Reg_1bit_22.net_1 gnd Reg_32bit_2.Reg_1bit_22.net_2 24 100
| device Reg_32bit_2.Reg_1bit_22.inverter_1.nmos.3 550 360
n Reg_32bit_2.Reg_1bit_22.net_1 gnd Reg_32bit_2.Reg_1bit_22.net_2 24 100
| device Reg_32bit_2.Reg_1bit_22.inverter_1.nmos.4 550 360
n Reg_32bit_2.Reg_1bit_22.net_1 gnd Reg_32bit_2.Reg_1bit_22.net_2 24 100
| device Reg_32bit_2.Reg_1bit_22.inverter_1.pmos.1 550 200
p Reg_32bit_2.Reg_1bit_22.net_1 vdd Reg_32bit_2.Reg_1bit_22.net_2 24 200
| device Reg_32bit_2.Reg_1bit_22.inverter_1.pmos.2 550 200
p Reg_32bit_2.Reg_1bit_22.net_1 vdd Reg_32bit_2.Reg_1bit_22.net_2 24 200
| device Reg_32bit_2.Reg_1bit_22.inverter_1.pmos.3 550 200
p Reg_32bit_2.Reg_1bit_22.net_1 vdd Reg_32bit_2.Reg_1bit_22.net_2 24 200
| device Reg_32bit_2.Reg_1bit_22.inverter_1.pmos.4 550 200
p Reg_32bit_2.Reg_1bit_22.net_1 vdd Reg_32bit_2.Reg_1bit_22.net_2 24 200
| end Reg_32bit_2.Reg_1bit_22.inverter_1
| begin Reg_32bit_2.Reg_1bit_22.inverter_2 290 260
| device Reg_32bit_2.Reg_1bit_22.inverter_2.nmos.1 550 360
n data[22] gnd Reg_32bit_2.Reg_1bit_22.net_3 24 100
| device Reg_32bit_2.Reg_1bit_22.inverter_2.nmos.2 550 360
n data[22] gnd Reg_32bit_2.Reg_1bit_22.net_3 24 100
| device Reg_32bit_2.Reg_1bit_22.inverter_2.nmos.3 550 360
n data[22] gnd Reg_32bit_2.Reg_1bit_22.net_3 24 100
| device Reg_32bit_2.Reg_1bit_22.inverter_2.nmos.4 550 360
n data[22] gnd Reg_32bit_2.Reg_1bit_22.net_3 24 100
| device Reg_32bit_2.Reg_1bit_22.inverter_2.pmos.1 550 200
p data[22] vdd Reg_32bit_2.Reg_1bit_22.net_3 24 200
| device Reg_32bit_2.Reg_1bit_22.inverter_2.pmos.2 550 200
p data[22] vdd Reg_32bit_2.Reg_1bit_22.net_3 24 200
| device Reg_32bit_2.Reg_1bit_22.inverter_2.pmos.3 550 200
p data[22] vdd Reg_32bit_2.Reg_1bit_22.net_3 24 200
| device Reg_32bit_2.Reg_1bit_22.inverter_2.pmos.4 550 200
p data[22] vdd Reg_32bit_2.Reg_1bit_22.net_3 24 200
| end Reg_32bit_2.Reg_1bit_22.inverter_2
| device Reg_32bit_2.Reg_1bit_22.nmos_1 730 230
n inR1[3] Reg_32bit_2.Reg_1bit_22.net_2 out1[22] 24 100
| device Reg_32bit_2.Reg_1bit_22.nmos_2 730 360
n inR2[3] Reg_32bit_2.Reg_1bit_22.net_2 out2[22] 24 100
| end Reg_32bit_2.Reg_1bit_22
| begin Reg_32bit_2.Reg_1bit_23 510 3110
| begin Reg_32bit_2.Reg_1bit_23.inverter 560 210
| device Reg_32bit_2.Reg_1bit_23.inverter.nmos 550 360
n Reg_32bit_2.Reg_1bit_23.net_2 gnd Reg_32bit_2.Reg_1bit_23.net_1 24 100
| device Reg_32bit_2.Reg_1bit_23.inverter.pmos 550 200
p Reg_32bit_2.Reg_1bit_23.net_2 vdd Reg_32bit_2.Reg_1bit_23.net_1 24 200
| end Reg_32bit_2.Reg_1bit_23.inverter
| device Reg_32bit_2.Reg_1bit_23.nmos.1 390 260
n w[3] Reg_32bit_2.Reg_1bit_23.net_3 Reg_32bit_2.Reg_1bit_23.net_1 24 100
| device Reg_32bit_2.Reg_1bit_23.nmos.2 390 260
n w[3] Reg_32bit_2.Reg_1bit_23.net_3 Reg_32bit_2.Reg_1bit_23.net_1 24 100
| device Reg_32bit_2.Reg_1bit_23.nmos.3 390 260
n w[3] Reg_32bit_2.Reg_1bit_23.net_3 Reg_32bit_2.Reg_1bit_23.net_1 24 100
| device Reg_32bit_2.Reg_1bit_23.nmos.4 390 260
n w[3] Reg_32bit_2.Reg_1bit_23.net_3 Reg_32bit_2.Reg_1bit_23.net_1 24 100
| begin Reg_32bit_2.Reg_1bit_23.inverter_1 550 380
| device Reg_32bit_2.Reg_1bit_23.inverter_1.nmos.1 550 360
n Reg_32bit_2.Reg_1bit_23.net_1 gnd Reg_32bit_2.Reg_1bit_23.net_2 24 100
| device Reg_32bit_2.Reg_1bit_23.inverter_1.nmos.2 550 360
n Reg_32bit_2.Reg_1bit_23.net_1 gnd Reg_32bit_2.Reg_1bit_23.net_2 24 100
| device Reg_32bit_2.Reg_1bit_23.inverter_1.nmos.3 550 360
n Reg_32bit_2.Reg_1bit_23.net_1 gnd Reg_32bit_2.Reg_1bit_23.net_2 24 100
| device Reg_32bit_2.Reg_1bit_23.inverter_1.nmos.4 550 360
n Reg_32bit_2.Reg_1bit_23.net_1 gnd Reg_32bit_2.Reg_1bit_23.net_2 24 100
| device Reg_32bit_2.Reg_1bit_23.inverter_1.pmos.1 550 200
p Reg_32bit_2.Reg_1bit_23.net_1 vdd Reg_32bit_2.Reg_1bit_23.net_2 24 200
| device Reg_32bit_2.Reg_1bit_23.inverter_1.pmos.2 550 200
p Reg_32bit_2.Reg_1bit_23.net_1 vdd Reg_32bit_2.Reg_1bit_23.net_2 24 200
| device Reg_32bit_2.Reg_1bit_23.inverter_1.pmos.3 550 200
p Reg_32bit_2.Reg_1bit_23.net_1 vdd Reg_32bit_2.Reg_1bit_23.net_2 24 200
| device Reg_32bit_2.Reg_1bit_23.inverter_1.pmos.4 550 200
p Reg_32bit_2.Reg_1bit_23.net_1 vdd Reg_32bit_2.Reg_1bit_23.net_2 24 200
| end Reg_32bit_2.Reg_1bit_23.inverter_1
| begin Reg_32bit_2.Reg_1bit_23.inverter_2 290 260
| device Reg_32bit_2.Reg_1bit_23.inverter_2.nmos.1 550 360
n data[23] gnd Reg_32bit_2.Reg_1bit_23.net_3 24 100
| device Reg_32bit_2.Reg_1bit_23.inverter_2.nmos.2 550 360
n data[23] gnd Reg_32bit_2.Reg_1bit_23.net_3 24 100
| device Reg_32bit_2.Reg_1bit_23.inverter_2.nmos.3 550 360
n data[23] gnd Reg_32bit_2.Reg_1bit_23.net_3 24 100
| device Reg_32bit_2.Reg_1bit_23.inverter_2.nmos.4 550 360
n data[23] gnd Reg_32bit_2.Reg_1bit_23.net_3 24 100
| device Reg_32bit_2.Reg_1bit_23.inverter_2.pmos.1 550 200
p data[23] vdd Reg_32bit_2.Reg_1bit_23.net_3 24 200
| device Reg_32bit_2.Reg_1bit_23.inverter_2.pmos.2 550 200
p data[23] vdd Reg_32bit_2.Reg_1bit_23.net_3 24 200
| device Reg_32bit_2.Reg_1bit_23.inverter_2.pmos.3 550 200
p data[23] vdd Reg_32bit_2.Reg_1bit_23.net_3 24 200
| device Reg_32bit_2.Reg_1bit_23.inverter_2.pmos.4 550 200
p data[23] vdd Reg_32bit_2.Reg_1bit_23.net_3 24 200
| end Reg_32bit_2.Reg_1bit_23.inverter_2
| device Reg_32bit_2.Reg_1bit_23.nmos_1 730 230
n inR1[3] Reg_32bit_2.Reg_1bit_23.net_2 out1[23] 24 100
| device Reg_32bit_2.Reg_1bit_23.nmos_2 730 360
n inR2[3] Reg_32bit_2.Reg_1bit_23.net_2 out2[23] 24 100
| end Reg_32bit_2.Reg_1bit_23
| begin Reg_32bit_2.Reg_1bit_24 510 3250
| begin Reg_32bit_2.Reg_1bit_24.inverter 560 210
| device Reg_32bit_2.Reg_1bit_24.inverter.nmos 550 360
n Reg_32bit_2.Reg_1bit_24.net_2 gnd Reg_32bit_2.Reg_1bit_24.net_1 24 100
| device Reg_32bit_2.Reg_1bit_24.inverter.pmos 550 200
p Reg_32bit_2.Reg_1bit_24.net_2 vdd Reg_32bit_2.Reg_1bit_24.net_1 24 200
| end Reg_32bit_2.Reg_1bit_24.inverter
| device Reg_32bit_2.Reg_1bit_24.nmos.1 390 260
n w[3] Reg_32bit_2.Reg_1bit_24.net_3 Reg_32bit_2.Reg_1bit_24.net_1 24 100
| device Reg_32bit_2.Reg_1bit_24.nmos.2 390 260
n w[3] Reg_32bit_2.Reg_1bit_24.net_3 Reg_32bit_2.Reg_1bit_24.net_1 24 100
| device Reg_32bit_2.Reg_1bit_24.nmos.3 390 260
n w[3] Reg_32bit_2.Reg_1bit_24.net_3 Reg_32bit_2.Reg_1bit_24.net_1 24 100
| device Reg_32bit_2.Reg_1bit_24.nmos.4 390 260
n w[3] Reg_32bit_2.Reg_1bit_24.net_3 Reg_32bit_2.Reg_1bit_24.net_1 24 100
| begin Reg_32bit_2.Reg_1bit_24.inverter_1 550 380
| device Reg_32bit_2.Reg_1bit_24.inverter_1.nmos.1 550 360
n Reg_32bit_2.Reg_1bit_24.net_1 gnd Reg_32bit_2.Reg_1bit_24.net_2 24 100
| device Reg_32bit_2.Reg_1bit_24.inverter_1.nmos.2 550 360
n Reg_32bit_2.Reg_1bit_24.net_1 gnd Reg_32bit_2.Reg_1bit_24.net_2 24 100
| device Reg_32bit_2.Reg_1bit_24.inverter_1.nmos.3 550 360
n Reg_32bit_2.Reg_1bit_24.net_1 gnd Reg_32bit_2.Reg_1bit_24.net_2 24 100
| device Reg_32bit_2.Reg_1bit_24.inverter_1.nmos.4 550 360
n Reg_32bit_2.Reg_1bit_24.net_1 gnd Reg_32bit_2.Reg_1bit_24.net_2 24 100
| device Reg_32bit_2.Reg_1bit_24.inverter_1.pmos.1 550 200
p Reg_32bit_2.Reg_1bit_24.net_1 vdd Reg_32bit_2.Reg_1bit_24.net_2 24 200
| device Reg_32bit_2.Reg_1bit_24.inverter_1.pmos.2 550 200
p Reg_32bit_2.Reg_1bit_24.net_1 vdd Reg_32bit_2.Reg_1bit_24.net_2 24 200
| device Reg_32bit_2.Reg_1bit_24.inverter_1.pmos.3 550 200
p Reg_32bit_2.Reg_1bit_24.net_1 vdd Reg_32bit_2.Reg_1bit_24.net_2 24 200
| device Reg_32bit_2.Reg_1bit_24.inverter_1.pmos.4 550 200
p Reg_32bit_2.Reg_1bit_24.net_1 vdd Reg_32bit_2.Reg_1bit_24.net_2 24 200
| end Reg_32bit_2.Reg_1bit_24.inverter_1
| begin Reg_32bit_2.Reg_1bit_24.inverter_2 290 260
| device Reg_32bit_2.Reg_1bit_24.inverter_2.nmos.1 550 360
n data[24] gnd Reg_32bit_2.Reg_1bit_24.net_3 24 100
| device Reg_32bit_2.Reg_1bit_24.inverter_2.nmos.2 550 360
n data[24] gnd Reg_32bit_2.Reg_1bit_24.net_3 24 100
| device Reg_32bit_2.Reg_1bit_24.inverter_2.nmos.3 550 360
n data[24] gnd Reg_32bit_2.Reg_1bit_24.net_3 24 100
| device Reg_32bit_2.Reg_1bit_24.inverter_2.nmos.4 550 360
n data[24] gnd Reg_32bit_2.Reg_1bit_24.net_3 24 100
| device Reg_32bit_2.Reg_1bit_24.inverter_2.pmos.1 550 200
p data[24] vdd Reg_32bit_2.Reg_1bit_24.net_3 24 200
| device Reg_32bit_2.Reg_1bit_24.inverter_2.pmos.2 550 200
p data[24] vdd Reg_32bit_2.Reg_1bit_24.net_3 24 200
| device Reg_32bit_2.Reg_1bit_24.inverter_2.pmos.3 550 200
p data[24] vdd Reg_32bit_2.Reg_1bit_24.net_3 24 200
| device Reg_32bit_2.Reg_1bit_24.inverter_2.pmos.4 550 200
p data[24] vdd Reg_32bit_2.Reg_1bit_24.net_3 24 200
| end Reg_32bit_2.Reg_1bit_24.inverter_2
| device Reg_32bit_2.Reg_1bit_24.nmos_1 730 230
n inR1[3] Reg_32bit_2.Reg_1bit_24.net_2 out1[24] 24 100
| device Reg_32bit_2.Reg_1bit_24.nmos_2 730 360
n inR2[3] Reg_32bit_2.Reg_1bit_24.net_2 out2[24] 24 100
| end Reg_32bit_2.Reg_1bit_24
| begin Reg_32bit_2.Reg_1bit_25 510 3380
| begin Reg_32bit_2.Reg_1bit_25.inverter 560 210
| device Reg_32bit_2.Reg_1bit_25.inverter.nmos 550 360
n Reg_32bit_2.Reg_1bit_25.net_2 gnd Reg_32bit_2.Reg_1bit_25.net_1 24 100
| device Reg_32bit_2.Reg_1bit_25.inverter.pmos 550 200
p Reg_32bit_2.Reg_1bit_25.net_2 vdd Reg_32bit_2.Reg_1bit_25.net_1 24 200
| end Reg_32bit_2.Reg_1bit_25.inverter
| device Reg_32bit_2.Reg_1bit_25.nmos.1 390 260
n w[3] Reg_32bit_2.Reg_1bit_25.net_3 Reg_32bit_2.Reg_1bit_25.net_1 24 100
| device Reg_32bit_2.Reg_1bit_25.nmos.2 390 260
n w[3] Reg_32bit_2.Reg_1bit_25.net_3 Reg_32bit_2.Reg_1bit_25.net_1 24 100
| device Reg_32bit_2.Reg_1bit_25.nmos.3 390 260
n w[3] Reg_32bit_2.Reg_1bit_25.net_3 Reg_32bit_2.Reg_1bit_25.net_1 24 100
| device Reg_32bit_2.Reg_1bit_25.nmos.4 390 260
n w[3] Reg_32bit_2.Reg_1bit_25.net_3 Reg_32bit_2.Reg_1bit_25.net_1 24 100
| begin Reg_32bit_2.Reg_1bit_25.inverter_1 550 380
| device Reg_32bit_2.Reg_1bit_25.inverter_1.nmos.1 550 360
n Reg_32bit_2.Reg_1bit_25.net_1 gnd Reg_32bit_2.Reg_1bit_25.net_2 24 100
| device Reg_32bit_2.Reg_1bit_25.inverter_1.nmos.2 550 360
n Reg_32bit_2.Reg_1bit_25.net_1 gnd Reg_32bit_2.Reg_1bit_25.net_2 24 100
| device Reg_32bit_2.Reg_1bit_25.inverter_1.nmos.3 550 360
n Reg_32bit_2.Reg_1bit_25.net_1 gnd Reg_32bit_2.Reg_1bit_25.net_2 24 100
| device Reg_32bit_2.Reg_1bit_25.inverter_1.nmos.4 550 360
n Reg_32bit_2.Reg_1bit_25.net_1 gnd Reg_32bit_2.Reg_1bit_25.net_2 24 100
| device Reg_32bit_2.Reg_1bit_25.inverter_1.pmos.1 550 200
p Reg_32bit_2.Reg_1bit_25.net_1 vdd Reg_32bit_2.Reg_1bit_25.net_2 24 200
| device Reg_32bit_2.Reg_1bit_25.inverter_1.pmos.2 550 200
p Reg_32bit_2.Reg_1bit_25.net_1 vdd Reg_32bit_2.Reg_1bit_25.net_2 24 200
| device Reg_32bit_2.Reg_1bit_25.inverter_1.pmos.3 550 200
p Reg_32bit_2.Reg_1bit_25.net_1 vdd Reg_32bit_2.Reg_1bit_25.net_2 24 200
| device Reg_32bit_2.Reg_1bit_25.inverter_1.pmos.4 550 200
p Reg_32bit_2.Reg_1bit_25.net_1 vdd Reg_32bit_2.Reg_1bit_25.net_2 24 200
| end Reg_32bit_2.Reg_1bit_25.inverter_1
| begin Reg_32bit_2.Reg_1bit_25.inverter_2 290 260
| device Reg_32bit_2.Reg_1bit_25.inverter_2.nmos.1 550 360
n data[25] gnd Reg_32bit_2.Reg_1bit_25.net_3 24 100
| device Reg_32bit_2.Reg_1bit_25.inverter_2.nmos.2 550 360
n data[25] gnd Reg_32bit_2.Reg_1bit_25.net_3 24 100
| device Reg_32bit_2.Reg_1bit_25.inverter_2.nmos.3 550 360
n data[25] gnd Reg_32bit_2.Reg_1bit_25.net_3 24 100
| device Reg_32bit_2.Reg_1bit_25.inverter_2.nmos.4 550 360
n data[25] gnd Reg_32bit_2.Reg_1bit_25.net_3 24 100
| device Reg_32bit_2.Reg_1bit_25.inverter_2.pmos.1 550 200
p data[25] vdd Reg_32bit_2.Reg_1bit_25.net_3 24 200
| device Reg_32bit_2.Reg_1bit_25.inverter_2.pmos.2 550 200
p data[25] vdd Reg_32bit_2.Reg_1bit_25.net_3 24 200
| device Reg_32bit_2.Reg_1bit_25.inverter_2.pmos.3 550 200
p data[25] vdd Reg_32bit_2.Reg_1bit_25.net_3 24 200
| device Reg_32bit_2.Reg_1bit_25.inverter_2.pmos.4 550 200
p data[25] vdd Reg_32bit_2.Reg_1bit_25.net_3 24 200
| end Reg_32bit_2.Reg_1bit_25.inverter_2
| device Reg_32bit_2.Reg_1bit_25.nmos_1 730 230
n inR1[3] Reg_32bit_2.Reg_1bit_25.net_2 out1[25] 24 100
| device Reg_32bit_2.Reg_1bit_25.nmos_2 730 360
n inR2[3] Reg_32bit_2.Reg_1bit_25.net_2 out2[25] 24 100
| end Reg_32bit_2.Reg_1bit_25
| begin Reg_32bit_2.Reg_1bit_26 510 3510
| begin Reg_32bit_2.Reg_1bit_26.inverter 560 210
| device Reg_32bit_2.Reg_1bit_26.inverter.nmos 550 360
n Reg_32bit_2.Reg_1bit_26.net_2 gnd Reg_32bit_2.Reg_1bit_26.net_1 24 100
| device Reg_32bit_2.Reg_1bit_26.inverter.pmos 550 200
p Reg_32bit_2.Reg_1bit_26.net_2 vdd Reg_32bit_2.Reg_1bit_26.net_1 24 200
| end Reg_32bit_2.Reg_1bit_26.inverter
| device Reg_32bit_2.Reg_1bit_26.nmos.1 390 260
n w[3] Reg_32bit_2.Reg_1bit_26.net_3 Reg_32bit_2.Reg_1bit_26.net_1 24 100
| device Reg_32bit_2.Reg_1bit_26.nmos.2 390 260
n w[3] Reg_32bit_2.Reg_1bit_26.net_3 Reg_32bit_2.Reg_1bit_26.net_1 24 100
| device Reg_32bit_2.Reg_1bit_26.nmos.3 390 260
n w[3] Reg_32bit_2.Reg_1bit_26.net_3 Reg_32bit_2.Reg_1bit_26.net_1 24 100
| device Reg_32bit_2.Reg_1bit_26.nmos.4 390 260
n w[3] Reg_32bit_2.Reg_1bit_26.net_3 Reg_32bit_2.Reg_1bit_26.net_1 24 100
| begin Reg_32bit_2.Reg_1bit_26.inverter_1 550 380
| device Reg_32bit_2.Reg_1bit_26.inverter_1.nmos.1 550 360
n Reg_32bit_2.Reg_1bit_26.net_1 gnd Reg_32bit_2.Reg_1bit_26.net_2 24 100
| device Reg_32bit_2.Reg_1bit_26.inverter_1.nmos.2 550 360
n Reg_32bit_2.Reg_1bit_26.net_1 gnd Reg_32bit_2.Reg_1bit_26.net_2 24 100
| device Reg_32bit_2.Reg_1bit_26.inverter_1.nmos.3 550 360
n Reg_32bit_2.Reg_1bit_26.net_1 gnd Reg_32bit_2.Reg_1bit_26.net_2 24 100
| device Reg_32bit_2.Reg_1bit_26.inverter_1.nmos.4 550 360
n Reg_32bit_2.Reg_1bit_26.net_1 gnd Reg_32bit_2.Reg_1bit_26.net_2 24 100
| device Reg_32bit_2.Reg_1bit_26.inverter_1.pmos.1 550 200
p Reg_32bit_2.Reg_1bit_26.net_1 vdd Reg_32bit_2.Reg_1bit_26.net_2 24 200
| device Reg_32bit_2.Reg_1bit_26.inverter_1.pmos.2 550 200
p Reg_32bit_2.Reg_1bit_26.net_1 vdd Reg_32bit_2.Reg_1bit_26.net_2 24 200
| device Reg_32bit_2.Reg_1bit_26.inverter_1.pmos.3 550 200
p Reg_32bit_2.Reg_1bit_26.net_1 vdd Reg_32bit_2.Reg_1bit_26.net_2 24 200
| device Reg_32bit_2.Reg_1bit_26.inverter_1.pmos.4 550 200
p Reg_32bit_2.Reg_1bit_26.net_1 vdd Reg_32bit_2.Reg_1bit_26.net_2 24 200
| end Reg_32bit_2.Reg_1bit_26.inverter_1
| begin Reg_32bit_2.Reg_1bit_26.inverter_2 290 260
| device Reg_32bit_2.Reg_1bit_26.inverter_2.nmos.1 550 360
n data[26] gnd Reg_32bit_2.Reg_1bit_26.net_3 24 100
| device Reg_32bit_2.Reg_1bit_26.inverter_2.nmos.2 550 360
n data[26] gnd Reg_32bit_2.Reg_1bit_26.net_3 24 100
| device Reg_32bit_2.Reg_1bit_26.inverter_2.nmos.3 550 360
n data[26] gnd Reg_32bit_2.Reg_1bit_26.net_3 24 100
| device Reg_32bit_2.Reg_1bit_26.inverter_2.nmos.4 550 360
n data[26] gnd Reg_32bit_2.Reg_1bit_26.net_3 24 100
| device Reg_32bit_2.Reg_1bit_26.inverter_2.pmos.1 550 200
p data[26] vdd Reg_32bit_2.Reg_1bit_26.net_3 24 200
| device Reg_32bit_2.Reg_1bit_26.inverter_2.pmos.2 550 200
p data[26] vdd Reg_32bit_2.Reg_1bit_26.net_3 24 200
| device Reg_32bit_2.Reg_1bit_26.inverter_2.pmos.3 550 200
p data[26] vdd Reg_32bit_2.Reg_1bit_26.net_3 24 200
| device Reg_32bit_2.Reg_1bit_26.inverter_2.pmos.4 550 200
p data[26] vdd Reg_32bit_2.Reg_1bit_26.net_3 24 200
| end Reg_32bit_2.Reg_1bit_26.inverter_2
| device Reg_32bit_2.Reg_1bit_26.nmos_1 730 230
n inR1[3] Reg_32bit_2.Reg_1bit_26.net_2 out1[26] 24 100
| device Reg_32bit_2.Reg_1bit_26.nmos_2 730 360
n inR2[3] Reg_32bit_2.Reg_1bit_26.net_2 out2[26] 24 100
| end Reg_32bit_2.Reg_1bit_26
| begin Reg_32bit_2.Reg_1bit_27 510 3640
| begin Reg_32bit_2.Reg_1bit_27.inverter 560 210
| device Reg_32bit_2.Reg_1bit_27.inverter.nmos 550 360
n Reg_32bit_2.Reg_1bit_27.net_2 gnd Reg_32bit_2.Reg_1bit_27.net_1 24 100
| device Reg_32bit_2.Reg_1bit_27.inverter.pmos 550 200
p Reg_32bit_2.Reg_1bit_27.net_2 vdd Reg_32bit_2.Reg_1bit_27.net_1 24 200
| end Reg_32bit_2.Reg_1bit_27.inverter
| device Reg_32bit_2.Reg_1bit_27.nmos.1 390 260
n w[3] Reg_32bit_2.Reg_1bit_27.net_3 Reg_32bit_2.Reg_1bit_27.net_1 24 100
| device Reg_32bit_2.Reg_1bit_27.nmos.2 390 260
n w[3] Reg_32bit_2.Reg_1bit_27.net_3 Reg_32bit_2.Reg_1bit_27.net_1 24 100
| device Reg_32bit_2.Reg_1bit_27.nmos.3 390 260
n w[3] Reg_32bit_2.Reg_1bit_27.net_3 Reg_32bit_2.Reg_1bit_27.net_1 24 100
| device Reg_32bit_2.Reg_1bit_27.nmos.4 390 260
n w[3] Reg_32bit_2.Reg_1bit_27.net_3 Reg_32bit_2.Reg_1bit_27.net_1 24 100
| begin Reg_32bit_2.Reg_1bit_27.inverter_1 550 380
| device Reg_32bit_2.Reg_1bit_27.inverter_1.nmos.1 550 360
n Reg_32bit_2.Reg_1bit_27.net_1 gnd Reg_32bit_2.Reg_1bit_27.net_2 24 100
| device Reg_32bit_2.Reg_1bit_27.inverter_1.nmos.2 550 360
n Reg_32bit_2.Reg_1bit_27.net_1 gnd Reg_32bit_2.Reg_1bit_27.net_2 24 100
| device Reg_32bit_2.Reg_1bit_27.inverter_1.nmos.3 550 360
n Reg_32bit_2.Reg_1bit_27.net_1 gnd Reg_32bit_2.Reg_1bit_27.net_2 24 100
| device Reg_32bit_2.Reg_1bit_27.inverter_1.nmos.4 550 360
n Reg_32bit_2.Reg_1bit_27.net_1 gnd Reg_32bit_2.Reg_1bit_27.net_2 24 100
| device Reg_32bit_2.Reg_1bit_27.inverter_1.pmos.1 550 200
p Reg_32bit_2.Reg_1bit_27.net_1 vdd Reg_32bit_2.Reg_1bit_27.net_2 24 200
| device Reg_32bit_2.Reg_1bit_27.inverter_1.pmos.2 550 200
p Reg_32bit_2.Reg_1bit_27.net_1 vdd Reg_32bit_2.Reg_1bit_27.net_2 24 200
| device Reg_32bit_2.Reg_1bit_27.inverter_1.pmos.3 550 200
p Reg_32bit_2.Reg_1bit_27.net_1 vdd Reg_32bit_2.Reg_1bit_27.net_2 24 200
| device Reg_32bit_2.Reg_1bit_27.inverter_1.pmos.4 550 200
p Reg_32bit_2.Reg_1bit_27.net_1 vdd Reg_32bit_2.Reg_1bit_27.net_2 24 200
| end Reg_32bit_2.Reg_1bit_27.inverter_1
| begin Reg_32bit_2.Reg_1bit_27.inverter_2 290 260
| device Reg_32bit_2.Reg_1bit_27.inverter_2.nmos.1 550 360
n data[27] gnd Reg_32bit_2.Reg_1bit_27.net_3 24 100
| device Reg_32bit_2.Reg_1bit_27.inverter_2.nmos.2 550 360
n data[27] gnd Reg_32bit_2.Reg_1bit_27.net_3 24 100
| device Reg_32bit_2.Reg_1bit_27.inverter_2.nmos.3 550 360
n data[27] gnd Reg_32bit_2.Reg_1bit_27.net_3 24 100
| device Reg_32bit_2.Reg_1bit_27.inverter_2.nmos.4 550 360
n data[27] gnd Reg_32bit_2.Reg_1bit_27.net_3 24 100
| device Reg_32bit_2.Reg_1bit_27.inverter_2.pmos.1 550 200
p data[27] vdd Reg_32bit_2.Reg_1bit_27.net_3 24 200
| device Reg_32bit_2.Reg_1bit_27.inverter_2.pmos.2 550 200
p data[27] vdd Reg_32bit_2.Reg_1bit_27.net_3 24 200
| device Reg_32bit_2.Reg_1bit_27.inverter_2.pmos.3 550 200
p data[27] vdd Reg_32bit_2.Reg_1bit_27.net_3 24 200
| device Reg_32bit_2.Reg_1bit_27.inverter_2.pmos.4 550 200
p data[27] vdd Reg_32bit_2.Reg_1bit_27.net_3 24 200
| end Reg_32bit_2.Reg_1bit_27.inverter_2
| device Reg_32bit_2.Reg_1bit_27.nmos_1 730 230
n inR1[3] Reg_32bit_2.Reg_1bit_27.net_2 out1[27] 24 100
| device Reg_32bit_2.Reg_1bit_27.nmos_2 730 360
n inR2[3] Reg_32bit_2.Reg_1bit_27.net_2 out2[27] 24 100
| end Reg_32bit_2.Reg_1bit_27
| begin Reg_32bit_2.Reg_1bit_28 510 3770
| begin Reg_32bit_2.Reg_1bit_28.inverter 560 210
| device Reg_32bit_2.Reg_1bit_28.inverter.nmos 550 360
n Reg_32bit_2.Reg_1bit_28.net_2 gnd Reg_32bit_2.Reg_1bit_28.net_1 24 100
| device Reg_32bit_2.Reg_1bit_28.inverter.pmos 550 200
p Reg_32bit_2.Reg_1bit_28.net_2 vdd Reg_32bit_2.Reg_1bit_28.net_1 24 200
| end Reg_32bit_2.Reg_1bit_28.inverter
| device Reg_32bit_2.Reg_1bit_28.nmos.1 390 260
n w[3] Reg_32bit_2.Reg_1bit_28.net_3 Reg_32bit_2.Reg_1bit_28.net_1 24 100
| device Reg_32bit_2.Reg_1bit_28.nmos.2 390 260
n w[3] Reg_32bit_2.Reg_1bit_28.net_3 Reg_32bit_2.Reg_1bit_28.net_1 24 100
| device Reg_32bit_2.Reg_1bit_28.nmos.3 390 260
n w[3] Reg_32bit_2.Reg_1bit_28.net_3 Reg_32bit_2.Reg_1bit_28.net_1 24 100
| device Reg_32bit_2.Reg_1bit_28.nmos.4 390 260
n w[3] Reg_32bit_2.Reg_1bit_28.net_3 Reg_32bit_2.Reg_1bit_28.net_1 24 100
| begin Reg_32bit_2.Reg_1bit_28.inverter_1 550 380
| device Reg_32bit_2.Reg_1bit_28.inverter_1.nmos.1 550 360
n Reg_32bit_2.Reg_1bit_28.net_1 gnd Reg_32bit_2.Reg_1bit_28.net_2 24 100
| device Reg_32bit_2.Reg_1bit_28.inverter_1.nmos.2 550 360
n Reg_32bit_2.Reg_1bit_28.net_1 gnd Reg_32bit_2.Reg_1bit_28.net_2 24 100
| device Reg_32bit_2.Reg_1bit_28.inverter_1.nmos.3 550 360
n Reg_32bit_2.Reg_1bit_28.net_1 gnd Reg_32bit_2.Reg_1bit_28.net_2 24 100
| device Reg_32bit_2.Reg_1bit_28.inverter_1.nmos.4 550 360
n Reg_32bit_2.Reg_1bit_28.net_1 gnd Reg_32bit_2.Reg_1bit_28.net_2 24 100
| device Reg_32bit_2.Reg_1bit_28.inverter_1.pmos.1 550 200
p Reg_32bit_2.Reg_1bit_28.net_1 vdd Reg_32bit_2.Reg_1bit_28.net_2 24 200
| device Reg_32bit_2.Reg_1bit_28.inverter_1.pmos.2 550 200
p Reg_32bit_2.Reg_1bit_28.net_1 vdd Reg_32bit_2.Reg_1bit_28.net_2 24 200
| device Reg_32bit_2.Reg_1bit_28.inverter_1.pmos.3 550 200
p Reg_32bit_2.Reg_1bit_28.net_1 vdd Reg_32bit_2.Reg_1bit_28.net_2 24 200
| device Reg_32bit_2.Reg_1bit_28.inverter_1.pmos.4 550 200
p Reg_32bit_2.Reg_1bit_28.net_1 vdd Reg_32bit_2.Reg_1bit_28.net_2 24 200
| end Reg_32bit_2.Reg_1bit_28.inverter_1
| begin Reg_32bit_2.Reg_1bit_28.inverter_2 290 260
| device Reg_32bit_2.Reg_1bit_28.inverter_2.nmos.1 550 360
n data[28] gnd Reg_32bit_2.Reg_1bit_28.net_3 24 100
| device Reg_32bit_2.Reg_1bit_28.inverter_2.nmos.2 550 360
n data[28] gnd Reg_32bit_2.Reg_1bit_28.net_3 24 100
| device Reg_32bit_2.Reg_1bit_28.inverter_2.nmos.3 550 360
n data[28] gnd Reg_32bit_2.Reg_1bit_28.net_3 24 100
| device Reg_32bit_2.Reg_1bit_28.inverter_2.nmos.4 550 360
n data[28] gnd Reg_32bit_2.Reg_1bit_28.net_3 24 100
| device Reg_32bit_2.Reg_1bit_28.inverter_2.pmos.1 550 200
p data[28] vdd Reg_32bit_2.Reg_1bit_28.net_3 24 200
| device Reg_32bit_2.Reg_1bit_28.inverter_2.pmos.2 550 200
p data[28] vdd Reg_32bit_2.Reg_1bit_28.net_3 24 200
| device Reg_32bit_2.Reg_1bit_28.inverter_2.pmos.3 550 200
p data[28] vdd Reg_32bit_2.Reg_1bit_28.net_3 24 200
| device Reg_32bit_2.Reg_1bit_28.inverter_2.pmos.4 550 200
p data[28] vdd Reg_32bit_2.Reg_1bit_28.net_3 24 200
| end Reg_32bit_2.Reg_1bit_28.inverter_2
| device Reg_32bit_2.Reg_1bit_28.nmos_1 730 230
n inR1[3] Reg_32bit_2.Reg_1bit_28.net_2 out1[28] 24 100
| device Reg_32bit_2.Reg_1bit_28.nmos_2 730 360
n inR2[3] Reg_32bit_2.Reg_1bit_28.net_2 out2[28] 24 100
| end Reg_32bit_2.Reg_1bit_28
| begin Reg_32bit_2.Reg_1bit_29 510 3900
| begin Reg_32bit_2.Reg_1bit_29.inverter 560 210
| device Reg_32bit_2.Reg_1bit_29.inverter.nmos 550 360
n Reg_32bit_2.Reg_1bit_29.net_2 gnd Reg_32bit_2.Reg_1bit_29.net_1 24 100
| device Reg_32bit_2.Reg_1bit_29.inverter.pmos 550 200
p Reg_32bit_2.Reg_1bit_29.net_2 vdd Reg_32bit_2.Reg_1bit_29.net_1 24 200
| end Reg_32bit_2.Reg_1bit_29.inverter
| device Reg_32bit_2.Reg_1bit_29.nmos.1 390 260
n w[3] Reg_32bit_2.Reg_1bit_29.net_3 Reg_32bit_2.Reg_1bit_29.net_1 24 100
| device Reg_32bit_2.Reg_1bit_29.nmos.2 390 260
n w[3] Reg_32bit_2.Reg_1bit_29.net_3 Reg_32bit_2.Reg_1bit_29.net_1 24 100
| device Reg_32bit_2.Reg_1bit_29.nmos.3 390 260
n w[3] Reg_32bit_2.Reg_1bit_29.net_3 Reg_32bit_2.Reg_1bit_29.net_1 24 100
| device Reg_32bit_2.Reg_1bit_29.nmos.4 390 260
n w[3] Reg_32bit_2.Reg_1bit_29.net_3 Reg_32bit_2.Reg_1bit_29.net_1 24 100
| begin Reg_32bit_2.Reg_1bit_29.inverter_1 550 380
| device Reg_32bit_2.Reg_1bit_29.inverter_1.nmos.1 550 360
n Reg_32bit_2.Reg_1bit_29.net_1 gnd Reg_32bit_2.Reg_1bit_29.net_2 24 100
| device Reg_32bit_2.Reg_1bit_29.inverter_1.nmos.2 550 360
n Reg_32bit_2.Reg_1bit_29.net_1 gnd Reg_32bit_2.Reg_1bit_29.net_2 24 100
| device Reg_32bit_2.Reg_1bit_29.inverter_1.nmos.3 550 360
n Reg_32bit_2.Reg_1bit_29.net_1 gnd Reg_32bit_2.Reg_1bit_29.net_2 24 100
| device Reg_32bit_2.Reg_1bit_29.inverter_1.nmos.4 550 360
n Reg_32bit_2.Reg_1bit_29.net_1 gnd Reg_32bit_2.Reg_1bit_29.net_2 24 100
| device Reg_32bit_2.Reg_1bit_29.inverter_1.pmos.1 550 200
p Reg_32bit_2.Reg_1bit_29.net_1 vdd Reg_32bit_2.Reg_1bit_29.net_2 24 200
| device Reg_32bit_2.Reg_1bit_29.inverter_1.pmos.2 550 200
p Reg_32bit_2.Reg_1bit_29.net_1 vdd Reg_32bit_2.Reg_1bit_29.net_2 24 200
| device Reg_32bit_2.Reg_1bit_29.inverter_1.pmos.3 550 200
p Reg_32bit_2.Reg_1bit_29.net_1 vdd Reg_32bit_2.Reg_1bit_29.net_2 24 200
| device Reg_32bit_2.Reg_1bit_29.inverter_1.pmos.4 550 200
p Reg_32bit_2.Reg_1bit_29.net_1 vdd Reg_32bit_2.Reg_1bit_29.net_2 24 200
| end Reg_32bit_2.Reg_1bit_29.inverter_1
| begin Reg_32bit_2.Reg_1bit_29.inverter_2 290 260
| device Reg_32bit_2.Reg_1bit_29.inverter_2.nmos.1 550 360
n data[29] gnd Reg_32bit_2.Reg_1bit_29.net_3 24 100
| device Reg_32bit_2.Reg_1bit_29.inverter_2.nmos.2 550 360
n data[29] gnd Reg_32bit_2.Reg_1bit_29.net_3 24 100
| device Reg_32bit_2.Reg_1bit_29.inverter_2.nmos.3 550 360
n data[29] gnd Reg_32bit_2.Reg_1bit_29.net_3 24 100
| device Reg_32bit_2.Reg_1bit_29.inverter_2.nmos.4 550 360
n data[29] gnd Reg_32bit_2.Reg_1bit_29.net_3 24 100
| device Reg_32bit_2.Reg_1bit_29.inverter_2.pmos.1 550 200
p data[29] vdd Reg_32bit_2.Reg_1bit_29.net_3 24 200
| device Reg_32bit_2.Reg_1bit_29.inverter_2.pmos.2 550 200
p data[29] vdd Reg_32bit_2.Reg_1bit_29.net_3 24 200
| device Reg_32bit_2.Reg_1bit_29.inverter_2.pmos.3 550 200
p data[29] vdd Reg_32bit_2.Reg_1bit_29.net_3 24 200
| device Reg_32bit_2.Reg_1bit_29.inverter_2.pmos.4 550 200
p data[29] vdd Reg_32bit_2.Reg_1bit_29.net_3 24 200
| end Reg_32bit_2.Reg_1bit_29.inverter_2
| device Reg_32bit_2.Reg_1bit_29.nmos_1 730 230
n inR1[3] Reg_32bit_2.Reg_1bit_29.net_2 out1[29] 24 100
| device Reg_32bit_2.Reg_1bit_29.nmos_2 730 360
n inR2[3] Reg_32bit_2.Reg_1bit_29.net_2 out2[29] 24 100
| end Reg_32bit_2.Reg_1bit_29
| begin Reg_32bit_2.Reg_1bit_30 510 4030
| begin Reg_32bit_2.Reg_1bit_30.inverter 560 210
| device Reg_32bit_2.Reg_1bit_30.inverter.nmos 550 360
n Reg_32bit_2.Reg_1bit_30.net_2 gnd Reg_32bit_2.Reg_1bit_30.net_1 24 100
| device Reg_32bit_2.Reg_1bit_30.inverter.pmos 550 200
p Reg_32bit_2.Reg_1bit_30.net_2 vdd Reg_32bit_2.Reg_1bit_30.net_1 24 200
| end Reg_32bit_2.Reg_1bit_30.inverter
| device Reg_32bit_2.Reg_1bit_30.nmos.1 390 260
n w[3] Reg_32bit_2.Reg_1bit_30.net_3 Reg_32bit_2.Reg_1bit_30.net_1 24 100
| device Reg_32bit_2.Reg_1bit_30.nmos.2 390 260
n w[3] Reg_32bit_2.Reg_1bit_30.net_3 Reg_32bit_2.Reg_1bit_30.net_1 24 100
| device Reg_32bit_2.Reg_1bit_30.nmos.3 390 260
n w[3] Reg_32bit_2.Reg_1bit_30.net_3 Reg_32bit_2.Reg_1bit_30.net_1 24 100
| device Reg_32bit_2.Reg_1bit_30.nmos.4 390 260
n w[3] Reg_32bit_2.Reg_1bit_30.net_3 Reg_32bit_2.Reg_1bit_30.net_1 24 100
| begin Reg_32bit_2.Reg_1bit_30.inverter_1 550 380
| device Reg_32bit_2.Reg_1bit_30.inverter_1.nmos.1 550 360
n Reg_32bit_2.Reg_1bit_30.net_1 gnd Reg_32bit_2.Reg_1bit_30.net_2 24 100
| device Reg_32bit_2.Reg_1bit_30.inverter_1.nmos.2 550 360
n Reg_32bit_2.Reg_1bit_30.net_1 gnd Reg_32bit_2.Reg_1bit_30.net_2 24 100
| device Reg_32bit_2.Reg_1bit_30.inverter_1.nmos.3 550 360
n Reg_32bit_2.Reg_1bit_30.net_1 gnd Reg_32bit_2.Reg_1bit_30.net_2 24 100
| device Reg_32bit_2.Reg_1bit_30.inverter_1.nmos.4 550 360
n Reg_32bit_2.Reg_1bit_30.net_1 gnd Reg_32bit_2.Reg_1bit_30.net_2 24 100
| device Reg_32bit_2.Reg_1bit_30.inverter_1.pmos.1 550 200
p Reg_32bit_2.Reg_1bit_30.net_1 vdd Reg_32bit_2.Reg_1bit_30.net_2 24 200
| device Reg_32bit_2.Reg_1bit_30.inverter_1.pmos.2 550 200
p Reg_32bit_2.Reg_1bit_30.net_1 vdd Reg_32bit_2.Reg_1bit_30.net_2 24 200
| device Reg_32bit_2.Reg_1bit_30.inverter_1.pmos.3 550 200
p Reg_32bit_2.Reg_1bit_30.net_1 vdd Reg_32bit_2.Reg_1bit_30.net_2 24 200
| device Reg_32bit_2.Reg_1bit_30.inverter_1.pmos.4 550 200
p Reg_32bit_2.Reg_1bit_30.net_1 vdd Reg_32bit_2.Reg_1bit_30.net_2 24 200
| end Reg_32bit_2.Reg_1bit_30.inverter_1
| begin Reg_32bit_2.Reg_1bit_30.inverter_2 290 260
| device Reg_32bit_2.Reg_1bit_30.inverter_2.nmos.1 550 360
n data[30] gnd Reg_32bit_2.Reg_1bit_30.net_3 24 100
| device Reg_32bit_2.Reg_1bit_30.inverter_2.nmos.2 550 360
n data[30] gnd Reg_32bit_2.Reg_1bit_30.net_3 24 100
| device Reg_32bit_2.Reg_1bit_30.inverter_2.nmos.3 550 360
n data[30] gnd Reg_32bit_2.Reg_1bit_30.net_3 24 100
| device Reg_32bit_2.Reg_1bit_30.inverter_2.nmos.4 550 360
n data[30] gnd Reg_32bit_2.Reg_1bit_30.net_3 24 100
| device Reg_32bit_2.Reg_1bit_30.inverter_2.pmos.1 550 200
p data[30] vdd Reg_32bit_2.Reg_1bit_30.net_3 24 200
| device Reg_32bit_2.Reg_1bit_30.inverter_2.pmos.2 550 200
p data[30] vdd Reg_32bit_2.Reg_1bit_30.net_3 24 200
| device Reg_32bit_2.Reg_1bit_30.inverter_2.pmos.3 550 200
p data[30] vdd Reg_32bit_2.Reg_1bit_30.net_3 24 200
| device Reg_32bit_2.Reg_1bit_30.inverter_2.pmos.4 550 200
p data[30] vdd Reg_32bit_2.Reg_1bit_30.net_3 24 200
| end Reg_32bit_2.Reg_1bit_30.inverter_2
| device Reg_32bit_2.Reg_1bit_30.nmos_1 730 230
n inR1[3] Reg_32bit_2.Reg_1bit_30.net_2 out1[30] 24 100
| device Reg_32bit_2.Reg_1bit_30.nmos_2 730 360
n inR2[3] Reg_32bit_2.Reg_1bit_30.net_2 out2[30] 24 100
| end Reg_32bit_2.Reg_1bit_30
| begin Reg_32bit_2.Reg_1bit_31 510 4160
| begin Reg_32bit_2.Reg_1bit_31.inverter 560 210
| device Reg_32bit_2.Reg_1bit_31.inverter.nmos 550 360
n Reg_32bit_2.Reg_1bit_31.net_2 gnd Reg_32bit_2.Reg_1bit_31.net_1 24 100
| device Reg_32bit_2.Reg_1bit_31.inverter.pmos 550 200
p Reg_32bit_2.Reg_1bit_31.net_2 vdd Reg_32bit_2.Reg_1bit_31.net_1 24 200
| end Reg_32bit_2.Reg_1bit_31.inverter
| device Reg_32bit_2.Reg_1bit_31.nmos.1 390 260
n w[3] Reg_32bit_2.Reg_1bit_31.net_3 Reg_32bit_2.Reg_1bit_31.net_1 24 100
| device Reg_32bit_2.Reg_1bit_31.nmos.2 390 260
n w[3] Reg_32bit_2.Reg_1bit_31.net_3 Reg_32bit_2.Reg_1bit_31.net_1 24 100
| device Reg_32bit_2.Reg_1bit_31.nmos.3 390 260
n w[3] Reg_32bit_2.Reg_1bit_31.net_3 Reg_32bit_2.Reg_1bit_31.net_1 24 100
| device Reg_32bit_2.Reg_1bit_31.nmos.4 390 260
n w[3] Reg_32bit_2.Reg_1bit_31.net_3 Reg_32bit_2.Reg_1bit_31.net_1 24 100
| begin Reg_32bit_2.Reg_1bit_31.inverter_1 550 380
| device Reg_32bit_2.Reg_1bit_31.inverter_1.nmos.1 550 360
n Reg_32bit_2.Reg_1bit_31.net_1 gnd Reg_32bit_2.Reg_1bit_31.net_2 24 100
| device Reg_32bit_2.Reg_1bit_31.inverter_1.nmos.2 550 360
n Reg_32bit_2.Reg_1bit_31.net_1 gnd Reg_32bit_2.Reg_1bit_31.net_2 24 100
| device Reg_32bit_2.Reg_1bit_31.inverter_1.nmos.3 550 360
n Reg_32bit_2.Reg_1bit_31.net_1 gnd Reg_32bit_2.Reg_1bit_31.net_2 24 100
| device Reg_32bit_2.Reg_1bit_31.inverter_1.nmos.4 550 360
n Reg_32bit_2.Reg_1bit_31.net_1 gnd Reg_32bit_2.Reg_1bit_31.net_2 24 100
| device Reg_32bit_2.Reg_1bit_31.inverter_1.pmos.1 550 200
p Reg_32bit_2.Reg_1bit_31.net_1 vdd Reg_32bit_2.Reg_1bit_31.net_2 24 200
| device Reg_32bit_2.Reg_1bit_31.inverter_1.pmos.2 550 200
p Reg_32bit_2.Reg_1bit_31.net_1 vdd Reg_32bit_2.Reg_1bit_31.net_2 24 200
| device Reg_32bit_2.Reg_1bit_31.inverter_1.pmos.3 550 200
p Reg_32bit_2.Reg_1bit_31.net_1 vdd Reg_32bit_2.Reg_1bit_31.net_2 24 200
| device Reg_32bit_2.Reg_1bit_31.inverter_1.pmos.4 550 200
p Reg_32bit_2.Reg_1bit_31.net_1 vdd Reg_32bit_2.Reg_1bit_31.net_2 24 200
| end Reg_32bit_2.Reg_1bit_31.inverter_1
| begin Reg_32bit_2.Reg_1bit_31.inverter_2 290 260
| device Reg_32bit_2.Reg_1bit_31.inverter_2.nmos.1 550 360
n data[31] gnd Reg_32bit_2.Reg_1bit_31.net_3 24 100
| device Reg_32bit_2.Reg_1bit_31.inverter_2.nmos.2 550 360
n data[31] gnd Reg_32bit_2.Reg_1bit_31.net_3 24 100
| device Reg_32bit_2.Reg_1bit_31.inverter_2.nmos.3 550 360
n data[31] gnd Reg_32bit_2.Reg_1bit_31.net_3 24 100
| device Reg_32bit_2.Reg_1bit_31.inverter_2.nmos.4 550 360
n data[31] gnd Reg_32bit_2.Reg_1bit_31.net_3 24 100
| device Reg_32bit_2.Reg_1bit_31.inverter_2.pmos.1 550 200
p data[31] vdd Reg_32bit_2.Reg_1bit_31.net_3 24 200
| device Reg_32bit_2.Reg_1bit_31.inverter_2.pmos.2 550 200
p data[31] vdd Reg_32bit_2.Reg_1bit_31.net_3 24 200
| device Reg_32bit_2.Reg_1bit_31.inverter_2.pmos.3 550 200
p data[31] vdd Reg_32bit_2.Reg_1bit_31.net_3 24 200
| device Reg_32bit_2.Reg_1bit_31.inverter_2.pmos.4 550 200
p data[31] vdd Reg_32bit_2.Reg_1bit_31.net_3 24 200
| end Reg_32bit_2.Reg_1bit_31.inverter_2
| device Reg_32bit_2.Reg_1bit_31.nmos_1 730 230
n inR1[3] Reg_32bit_2.Reg_1bit_31.net_2 out1[31] 24 100
| device Reg_32bit_2.Reg_1bit_31.nmos_2 730 360
n inR2[3] Reg_32bit_2.Reg_1bit_31.net_2 out2[31] 24 100
| end Reg_32bit_2.Reg_1bit_31
| end Reg_32bit_2
| begin Reg_32bit_3 940 410
| begin Reg_32bit_3.Reg_1bit 510 100
| begin Reg_32bit_3.Reg_1bit.inverter 560 210
| device Reg_32bit_3.Reg_1bit.inverter.nmos 550 360
n Reg_32bit_3.Reg_1bit.net_2 gnd Reg_32bit_3.Reg_1bit.net_1 24 100
| device Reg_32bit_3.Reg_1bit.inverter.pmos 550 200
p Reg_32bit_3.Reg_1bit.net_2 vdd Reg_32bit_3.Reg_1bit.net_1 24 200
| end Reg_32bit_3.Reg_1bit.inverter
| device Reg_32bit_3.Reg_1bit.nmos.1 390 260
n w[4] Reg_32bit_3.Reg_1bit.net_3 Reg_32bit_3.Reg_1bit.net_1 24 100
| device Reg_32bit_3.Reg_1bit.nmos.2 390 260
n w[4] Reg_32bit_3.Reg_1bit.net_3 Reg_32bit_3.Reg_1bit.net_1 24 100
| device Reg_32bit_3.Reg_1bit.nmos.3 390 260
n w[4] Reg_32bit_3.Reg_1bit.net_3 Reg_32bit_3.Reg_1bit.net_1 24 100
| device Reg_32bit_3.Reg_1bit.nmos.4 390 260
n w[4] Reg_32bit_3.Reg_1bit.net_3 Reg_32bit_3.Reg_1bit.net_1 24 100
| begin Reg_32bit_3.Reg_1bit.inverter_1 550 380
| device Reg_32bit_3.Reg_1bit.inverter_1.nmos.1 550 360
n Reg_32bit_3.Reg_1bit.net_1 gnd Reg_32bit_3.Reg_1bit.net_2 24 100
| device Reg_32bit_3.Reg_1bit.inverter_1.nmos.2 550 360
n Reg_32bit_3.Reg_1bit.net_1 gnd Reg_32bit_3.Reg_1bit.net_2 24 100
| device Reg_32bit_3.Reg_1bit.inverter_1.nmos.3 550 360
n Reg_32bit_3.Reg_1bit.net_1 gnd Reg_32bit_3.Reg_1bit.net_2 24 100
| device Reg_32bit_3.Reg_1bit.inverter_1.nmos.4 550 360
n Reg_32bit_3.Reg_1bit.net_1 gnd Reg_32bit_3.Reg_1bit.net_2 24 100
| device Reg_32bit_3.Reg_1bit.inverter_1.pmos.1 550 200
p Reg_32bit_3.Reg_1bit.net_1 vdd Reg_32bit_3.Reg_1bit.net_2 24 200
| device Reg_32bit_3.Reg_1bit.inverter_1.pmos.2 550 200
p Reg_32bit_3.Reg_1bit.net_1 vdd Reg_32bit_3.Reg_1bit.net_2 24 200
| device Reg_32bit_3.Reg_1bit.inverter_1.pmos.3 550 200
p Reg_32bit_3.Reg_1bit.net_1 vdd Reg_32bit_3.Reg_1bit.net_2 24 200
| device Reg_32bit_3.Reg_1bit.inverter_1.pmos.4 550 200
p Reg_32bit_3.Reg_1bit.net_1 vdd Reg_32bit_3.Reg_1bit.net_2 24 200
| end Reg_32bit_3.Reg_1bit.inverter_1
| begin Reg_32bit_3.Reg_1bit.inverter_2 290 260
| device Reg_32bit_3.Reg_1bit.inverter_2.nmos.1 550 360
n data[0] gnd Reg_32bit_3.Reg_1bit.net_3 24 100
| device Reg_32bit_3.Reg_1bit.inverter_2.nmos.2 550 360
n data[0] gnd Reg_32bit_3.Reg_1bit.net_3 24 100
| device Reg_32bit_3.Reg_1bit.inverter_2.nmos.3 550 360
n data[0] gnd Reg_32bit_3.Reg_1bit.net_3 24 100
| device Reg_32bit_3.Reg_1bit.inverter_2.nmos.4 550 360
n data[0] gnd Reg_32bit_3.Reg_1bit.net_3 24 100
| device Reg_32bit_3.Reg_1bit.inverter_2.pmos.1 550 200
p data[0] vdd Reg_32bit_3.Reg_1bit.net_3 24 200
| device Reg_32bit_3.Reg_1bit.inverter_2.pmos.2 550 200
p data[0] vdd Reg_32bit_3.Reg_1bit.net_3 24 200
| device Reg_32bit_3.Reg_1bit.inverter_2.pmos.3 550 200
p data[0] vdd Reg_32bit_3.Reg_1bit.net_3 24 200
| device Reg_32bit_3.Reg_1bit.inverter_2.pmos.4 550 200
p data[0] vdd Reg_32bit_3.Reg_1bit.net_3 24 200
| end Reg_32bit_3.Reg_1bit.inverter_2
| device Reg_32bit_3.Reg_1bit.nmos_1 730 230
n inR1[4] Reg_32bit_3.Reg_1bit.net_2 out1[0] 24 100
| device Reg_32bit_3.Reg_1bit.nmos_2 730 360
n inR2[4] Reg_32bit_3.Reg_1bit.net_2 out2[0] 24 100
| end Reg_32bit_3.Reg_1bit
| begin Reg_32bit_3.Reg_1bit_1 510 230
| begin Reg_32bit_3.Reg_1bit_1.inverter 560 210
| device Reg_32bit_3.Reg_1bit_1.inverter.nmos 550 360
n Reg_32bit_3.Reg_1bit_1.net_2 gnd Reg_32bit_3.Reg_1bit_1.net_1 24 100
| device Reg_32bit_3.Reg_1bit_1.inverter.pmos 550 200
p Reg_32bit_3.Reg_1bit_1.net_2 vdd Reg_32bit_3.Reg_1bit_1.net_1 24 200
| end Reg_32bit_3.Reg_1bit_1.inverter
| device Reg_32bit_3.Reg_1bit_1.nmos.1 390 260
n w[4] Reg_32bit_3.Reg_1bit_1.net_3 Reg_32bit_3.Reg_1bit_1.net_1 24 100
| device Reg_32bit_3.Reg_1bit_1.nmos.2 390 260
n w[4] Reg_32bit_3.Reg_1bit_1.net_3 Reg_32bit_3.Reg_1bit_1.net_1 24 100
| device Reg_32bit_3.Reg_1bit_1.nmos.3 390 260
n w[4] Reg_32bit_3.Reg_1bit_1.net_3 Reg_32bit_3.Reg_1bit_1.net_1 24 100
| device Reg_32bit_3.Reg_1bit_1.nmos.4 390 260
n w[4] Reg_32bit_3.Reg_1bit_1.net_3 Reg_32bit_3.Reg_1bit_1.net_1 24 100
| begin Reg_32bit_3.Reg_1bit_1.inverter_1 550 380
| device Reg_32bit_3.Reg_1bit_1.inverter_1.nmos.1 550 360
n Reg_32bit_3.Reg_1bit_1.net_1 gnd Reg_32bit_3.Reg_1bit_1.net_2 24 100
| device Reg_32bit_3.Reg_1bit_1.inverter_1.nmos.2 550 360
n Reg_32bit_3.Reg_1bit_1.net_1 gnd Reg_32bit_3.Reg_1bit_1.net_2 24 100
| device Reg_32bit_3.Reg_1bit_1.inverter_1.nmos.3 550 360
n Reg_32bit_3.Reg_1bit_1.net_1 gnd Reg_32bit_3.Reg_1bit_1.net_2 24 100
| device Reg_32bit_3.Reg_1bit_1.inverter_1.nmos.4 550 360
n Reg_32bit_3.Reg_1bit_1.net_1 gnd Reg_32bit_3.Reg_1bit_1.net_2 24 100
| device Reg_32bit_3.Reg_1bit_1.inverter_1.pmos.1 550 200
p Reg_32bit_3.Reg_1bit_1.net_1 vdd Reg_32bit_3.Reg_1bit_1.net_2 24 200
| device Reg_32bit_3.Reg_1bit_1.inverter_1.pmos.2 550 200
p Reg_32bit_3.Reg_1bit_1.net_1 vdd Reg_32bit_3.Reg_1bit_1.net_2 24 200
| device Reg_32bit_3.Reg_1bit_1.inverter_1.pmos.3 550 200
p Reg_32bit_3.Reg_1bit_1.net_1 vdd Reg_32bit_3.Reg_1bit_1.net_2 24 200
| device Reg_32bit_3.Reg_1bit_1.inverter_1.pmos.4 550 200
p Reg_32bit_3.Reg_1bit_1.net_1 vdd Reg_32bit_3.Reg_1bit_1.net_2 24 200
| end Reg_32bit_3.Reg_1bit_1.inverter_1
| begin Reg_32bit_3.Reg_1bit_1.inverter_2 290 260
| device Reg_32bit_3.Reg_1bit_1.inverter_2.nmos.1 550 360
n data[1] gnd Reg_32bit_3.Reg_1bit_1.net_3 24 100
| device Reg_32bit_3.Reg_1bit_1.inverter_2.nmos.2 550 360
n data[1] gnd Reg_32bit_3.Reg_1bit_1.net_3 24 100
| device Reg_32bit_3.Reg_1bit_1.inverter_2.nmos.3 550 360
n data[1] gnd Reg_32bit_3.Reg_1bit_1.net_3 24 100
| device Reg_32bit_3.Reg_1bit_1.inverter_2.nmos.4 550 360
n data[1] gnd Reg_32bit_3.Reg_1bit_1.net_3 24 100
| device Reg_32bit_3.Reg_1bit_1.inverter_2.pmos.1 550 200
p data[1] vdd Reg_32bit_3.Reg_1bit_1.net_3 24 200
| device Reg_32bit_3.Reg_1bit_1.inverter_2.pmos.2 550 200
p data[1] vdd Reg_32bit_3.Reg_1bit_1.net_3 24 200
| device Reg_32bit_3.Reg_1bit_1.inverter_2.pmos.3 550 200
p data[1] vdd Reg_32bit_3.Reg_1bit_1.net_3 24 200
| device Reg_32bit_3.Reg_1bit_1.inverter_2.pmos.4 550 200
p data[1] vdd Reg_32bit_3.Reg_1bit_1.net_3 24 200
| end Reg_32bit_3.Reg_1bit_1.inverter_2
| device Reg_32bit_3.Reg_1bit_1.nmos_1 730 230
n inR1[4] Reg_32bit_3.Reg_1bit_1.net_2 out1[1] 24 100
| device Reg_32bit_3.Reg_1bit_1.nmos_2 730 360
n inR2[4] Reg_32bit_3.Reg_1bit_1.net_2 out2[1] 24 100
| end Reg_32bit_3.Reg_1bit_1
| begin Reg_32bit_3.Reg_1bit_2 510 360
| begin Reg_32bit_3.Reg_1bit_2.inverter 560 210
| device Reg_32bit_3.Reg_1bit_2.inverter.nmos 550 360
n Reg_32bit_3.Reg_1bit_2.net_2 gnd Reg_32bit_3.Reg_1bit_2.net_1 24 100
| device Reg_32bit_3.Reg_1bit_2.inverter.pmos 550 200
p Reg_32bit_3.Reg_1bit_2.net_2 vdd Reg_32bit_3.Reg_1bit_2.net_1 24 200
| end Reg_32bit_3.Reg_1bit_2.inverter
| device Reg_32bit_3.Reg_1bit_2.nmos.1 390 260
n w[4] Reg_32bit_3.Reg_1bit_2.net_3 Reg_32bit_3.Reg_1bit_2.net_1 24 100
| device Reg_32bit_3.Reg_1bit_2.nmos.2 390 260
n w[4] Reg_32bit_3.Reg_1bit_2.net_3 Reg_32bit_3.Reg_1bit_2.net_1 24 100
| device Reg_32bit_3.Reg_1bit_2.nmos.3 390 260
n w[4] Reg_32bit_3.Reg_1bit_2.net_3 Reg_32bit_3.Reg_1bit_2.net_1 24 100
| device Reg_32bit_3.Reg_1bit_2.nmos.4 390 260
n w[4] Reg_32bit_3.Reg_1bit_2.net_3 Reg_32bit_3.Reg_1bit_2.net_1 24 100
| begin Reg_32bit_3.Reg_1bit_2.inverter_1 550 380
| device Reg_32bit_3.Reg_1bit_2.inverter_1.nmos.1 550 360
n Reg_32bit_3.Reg_1bit_2.net_1 gnd Reg_32bit_3.Reg_1bit_2.net_2 24 100
| device Reg_32bit_3.Reg_1bit_2.inverter_1.nmos.2 550 360
n Reg_32bit_3.Reg_1bit_2.net_1 gnd Reg_32bit_3.Reg_1bit_2.net_2 24 100
| device Reg_32bit_3.Reg_1bit_2.inverter_1.nmos.3 550 360
n Reg_32bit_3.Reg_1bit_2.net_1 gnd Reg_32bit_3.Reg_1bit_2.net_2 24 100
| device Reg_32bit_3.Reg_1bit_2.inverter_1.nmos.4 550 360
n Reg_32bit_3.Reg_1bit_2.net_1 gnd Reg_32bit_3.Reg_1bit_2.net_2 24 100
| device Reg_32bit_3.Reg_1bit_2.inverter_1.pmos.1 550 200
p Reg_32bit_3.Reg_1bit_2.net_1 vdd Reg_32bit_3.Reg_1bit_2.net_2 24 200
| device Reg_32bit_3.Reg_1bit_2.inverter_1.pmos.2 550 200
p Reg_32bit_3.Reg_1bit_2.net_1 vdd Reg_32bit_3.Reg_1bit_2.net_2 24 200
| device Reg_32bit_3.Reg_1bit_2.inverter_1.pmos.3 550 200
p Reg_32bit_3.Reg_1bit_2.net_1 vdd Reg_32bit_3.Reg_1bit_2.net_2 24 200
| device Reg_32bit_3.Reg_1bit_2.inverter_1.pmos.4 550 200
p Reg_32bit_3.Reg_1bit_2.net_1 vdd Reg_32bit_3.Reg_1bit_2.net_2 24 200
| end Reg_32bit_3.Reg_1bit_2.inverter_1
| begin Reg_32bit_3.Reg_1bit_2.inverter_2 290 260
| device Reg_32bit_3.Reg_1bit_2.inverter_2.nmos.1 550 360
n data[2] gnd Reg_32bit_3.Reg_1bit_2.net_3 24 100
| device Reg_32bit_3.Reg_1bit_2.inverter_2.nmos.2 550 360
n data[2] gnd Reg_32bit_3.Reg_1bit_2.net_3 24 100
| device Reg_32bit_3.Reg_1bit_2.inverter_2.nmos.3 550 360
n data[2] gnd Reg_32bit_3.Reg_1bit_2.net_3 24 100
| device Reg_32bit_3.Reg_1bit_2.inverter_2.nmos.4 550 360
n data[2] gnd Reg_32bit_3.Reg_1bit_2.net_3 24 100
| device Reg_32bit_3.Reg_1bit_2.inverter_2.pmos.1 550 200
p data[2] vdd Reg_32bit_3.Reg_1bit_2.net_3 24 200
| device Reg_32bit_3.Reg_1bit_2.inverter_2.pmos.2 550 200
p data[2] vdd Reg_32bit_3.Reg_1bit_2.net_3 24 200
| device Reg_32bit_3.Reg_1bit_2.inverter_2.pmos.3 550 200
p data[2] vdd Reg_32bit_3.Reg_1bit_2.net_3 24 200
| device Reg_32bit_3.Reg_1bit_2.inverter_2.pmos.4 550 200
p data[2] vdd Reg_32bit_3.Reg_1bit_2.net_3 24 200
| end Reg_32bit_3.Reg_1bit_2.inverter_2
| device Reg_32bit_3.Reg_1bit_2.nmos_1 730 230
n inR1[4] Reg_32bit_3.Reg_1bit_2.net_2 out1[2] 24 100
| device Reg_32bit_3.Reg_1bit_2.nmos_2 730 360
n inR2[4] Reg_32bit_3.Reg_1bit_2.net_2 out2[2] 24 100
| end Reg_32bit_3.Reg_1bit_2
| begin Reg_32bit_3.Reg_1bit_3 510 490
| begin Reg_32bit_3.Reg_1bit_3.inverter 560 210
| device Reg_32bit_3.Reg_1bit_3.inverter.nmos 550 360
n Reg_32bit_3.Reg_1bit_3.net_2 gnd Reg_32bit_3.Reg_1bit_3.net_1 24 100
| device Reg_32bit_3.Reg_1bit_3.inverter.pmos 550 200
p Reg_32bit_3.Reg_1bit_3.net_2 vdd Reg_32bit_3.Reg_1bit_3.net_1 24 200
| end Reg_32bit_3.Reg_1bit_3.inverter
| device Reg_32bit_3.Reg_1bit_3.nmos.1 390 260
n w[4] Reg_32bit_3.Reg_1bit_3.net_3 Reg_32bit_3.Reg_1bit_3.net_1 24 100
| device Reg_32bit_3.Reg_1bit_3.nmos.2 390 260
n w[4] Reg_32bit_3.Reg_1bit_3.net_3 Reg_32bit_3.Reg_1bit_3.net_1 24 100
| device Reg_32bit_3.Reg_1bit_3.nmos.3 390 260
n w[4] Reg_32bit_3.Reg_1bit_3.net_3 Reg_32bit_3.Reg_1bit_3.net_1 24 100
| device Reg_32bit_3.Reg_1bit_3.nmos.4 390 260
n w[4] Reg_32bit_3.Reg_1bit_3.net_3 Reg_32bit_3.Reg_1bit_3.net_1 24 100
| begin Reg_32bit_3.Reg_1bit_3.inverter_1 550 380
| device Reg_32bit_3.Reg_1bit_3.inverter_1.nmos.1 550 360
n Reg_32bit_3.Reg_1bit_3.net_1 gnd Reg_32bit_3.Reg_1bit_3.net_2 24 100
| device Reg_32bit_3.Reg_1bit_3.inverter_1.nmos.2 550 360
n Reg_32bit_3.Reg_1bit_3.net_1 gnd Reg_32bit_3.Reg_1bit_3.net_2 24 100
| device Reg_32bit_3.Reg_1bit_3.inverter_1.nmos.3 550 360
n Reg_32bit_3.Reg_1bit_3.net_1 gnd Reg_32bit_3.Reg_1bit_3.net_2 24 100
| device Reg_32bit_3.Reg_1bit_3.inverter_1.nmos.4 550 360
n Reg_32bit_3.Reg_1bit_3.net_1 gnd Reg_32bit_3.Reg_1bit_3.net_2 24 100
| device Reg_32bit_3.Reg_1bit_3.inverter_1.pmos.1 550 200
p Reg_32bit_3.Reg_1bit_3.net_1 vdd Reg_32bit_3.Reg_1bit_3.net_2 24 200
| device Reg_32bit_3.Reg_1bit_3.inverter_1.pmos.2 550 200
p Reg_32bit_3.Reg_1bit_3.net_1 vdd Reg_32bit_3.Reg_1bit_3.net_2 24 200
| device Reg_32bit_3.Reg_1bit_3.inverter_1.pmos.3 550 200
p Reg_32bit_3.Reg_1bit_3.net_1 vdd Reg_32bit_3.Reg_1bit_3.net_2 24 200
| device Reg_32bit_3.Reg_1bit_3.inverter_1.pmos.4 550 200
p Reg_32bit_3.Reg_1bit_3.net_1 vdd Reg_32bit_3.Reg_1bit_3.net_2 24 200
| end Reg_32bit_3.Reg_1bit_3.inverter_1
| begin Reg_32bit_3.Reg_1bit_3.inverter_2 290 260
| device Reg_32bit_3.Reg_1bit_3.inverter_2.nmos.1 550 360
n data[3] gnd Reg_32bit_3.Reg_1bit_3.net_3 24 100
| device Reg_32bit_3.Reg_1bit_3.inverter_2.nmos.2 550 360
n data[3] gnd Reg_32bit_3.Reg_1bit_3.net_3 24 100
| device Reg_32bit_3.Reg_1bit_3.inverter_2.nmos.3 550 360
n data[3] gnd Reg_32bit_3.Reg_1bit_3.net_3 24 100
| device Reg_32bit_3.Reg_1bit_3.inverter_2.nmos.4 550 360
n data[3] gnd Reg_32bit_3.Reg_1bit_3.net_3 24 100
| device Reg_32bit_3.Reg_1bit_3.inverter_2.pmos.1 550 200
p data[3] vdd Reg_32bit_3.Reg_1bit_3.net_3 24 200
| device Reg_32bit_3.Reg_1bit_3.inverter_2.pmos.2 550 200
p data[3] vdd Reg_32bit_3.Reg_1bit_3.net_3 24 200
| device Reg_32bit_3.Reg_1bit_3.inverter_2.pmos.3 550 200
p data[3] vdd Reg_32bit_3.Reg_1bit_3.net_3 24 200
| device Reg_32bit_3.Reg_1bit_3.inverter_2.pmos.4 550 200
p data[3] vdd Reg_32bit_3.Reg_1bit_3.net_3 24 200
| end Reg_32bit_3.Reg_1bit_3.inverter_2
| device Reg_32bit_3.Reg_1bit_3.nmos_1 730 230
n inR1[4] Reg_32bit_3.Reg_1bit_3.net_2 out1[3] 24 100
| device Reg_32bit_3.Reg_1bit_3.nmos_2 730 360
n inR2[4] Reg_32bit_3.Reg_1bit_3.net_2 out2[3] 24 100
| end Reg_32bit_3.Reg_1bit_3
| begin Reg_32bit_3.Reg_1bit_4 510 620
| begin Reg_32bit_3.Reg_1bit_4.inverter 560 210
| device Reg_32bit_3.Reg_1bit_4.inverter.nmos 550 360
n Reg_32bit_3.Reg_1bit_4.net_2 gnd Reg_32bit_3.Reg_1bit_4.net_1 24 100
| device Reg_32bit_3.Reg_1bit_4.inverter.pmos 550 200
p Reg_32bit_3.Reg_1bit_4.net_2 vdd Reg_32bit_3.Reg_1bit_4.net_1 24 200
| end Reg_32bit_3.Reg_1bit_4.inverter
| device Reg_32bit_3.Reg_1bit_4.nmos.1 390 260
n w[4] Reg_32bit_3.Reg_1bit_4.net_3 Reg_32bit_3.Reg_1bit_4.net_1 24 100
| device Reg_32bit_3.Reg_1bit_4.nmos.2 390 260
n w[4] Reg_32bit_3.Reg_1bit_4.net_3 Reg_32bit_3.Reg_1bit_4.net_1 24 100
| device Reg_32bit_3.Reg_1bit_4.nmos.3 390 260
n w[4] Reg_32bit_3.Reg_1bit_4.net_3 Reg_32bit_3.Reg_1bit_4.net_1 24 100
| device Reg_32bit_3.Reg_1bit_4.nmos.4 390 260
n w[4] Reg_32bit_3.Reg_1bit_4.net_3 Reg_32bit_3.Reg_1bit_4.net_1 24 100
| begin Reg_32bit_3.Reg_1bit_4.inverter_1 550 380
| device Reg_32bit_3.Reg_1bit_4.inverter_1.nmos.1 550 360
n Reg_32bit_3.Reg_1bit_4.net_1 gnd Reg_32bit_3.Reg_1bit_4.net_2 24 100
| device Reg_32bit_3.Reg_1bit_4.inverter_1.nmos.2 550 360
n Reg_32bit_3.Reg_1bit_4.net_1 gnd Reg_32bit_3.Reg_1bit_4.net_2 24 100
| device Reg_32bit_3.Reg_1bit_4.inverter_1.nmos.3 550 360
n Reg_32bit_3.Reg_1bit_4.net_1 gnd Reg_32bit_3.Reg_1bit_4.net_2 24 100
| device Reg_32bit_3.Reg_1bit_4.inverter_1.nmos.4 550 360
n Reg_32bit_3.Reg_1bit_4.net_1 gnd Reg_32bit_3.Reg_1bit_4.net_2 24 100
| device Reg_32bit_3.Reg_1bit_4.inverter_1.pmos.1 550 200
p Reg_32bit_3.Reg_1bit_4.net_1 vdd Reg_32bit_3.Reg_1bit_4.net_2 24 200
| device Reg_32bit_3.Reg_1bit_4.inverter_1.pmos.2 550 200
p Reg_32bit_3.Reg_1bit_4.net_1 vdd Reg_32bit_3.Reg_1bit_4.net_2 24 200
| device Reg_32bit_3.Reg_1bit_4.inverter_1.pmos.3 550 200
p Reg_32bit_3.Reg_1bit_4.net_1 vdd Reg_32bit_3.Reg_1bit_4.net_2 24 200
| device Reg_32bit_3.Reg_1bit_4.inverter_1.pmos.4 550 200
p Reg_32bit_3.Reg_1bit_4.net_1 vdd Reg_32bit_3.Reg_1bit_4.net_2 24 200
| end Reg_32bit_3.Reg_1bit_4.inverter_1
| begin Reg_32bit_3.Reg_1bit_4.inverter_2 290 260
| device Reg_32bit_3.Reg_1bit_4.inverter_2.nmos.1 550 360
n data[4] gnd Reg_32bit_3.Reg_1bit_4.net_3 24 100
| device Reg_32bit_3.Reg_1bit_4.inverter_2.nmos.2 550 360
n data[4] gnd Reg_32bit_3.Reg_1bit_4.net_3 24 100
| device Reg_32bit_3.Reg_1bit_4.inverter_2.nmos.3 550 360
n data[4] gnd Reg_32bit_3.Reg_1bit_4.net_3 24 100
| device Reg_32bit_3.Reg_1bit_4.inverter_2.nmos.4 550 360
n data[4] gnd Reg_32bit_3.Reg_1bit_4.net_3 24 100
| device Reg_32bit_3.Reg_1bit_4.inverter_2.pmos.1 550 200
p data[4] vdd Reg_32bit_3.Reg_1bit_4.net_3 24 200
| device Reg_32bit_3.Reg_1bit_4.inverter_2.pmos.2 550 200
p data[4] vdd Reg_32bit_3.Reg_1bit_4.net_3 24 200
| device Reg_32bit_3.Reg_1bit_4.inverter_2.pmos.3 550 200
p data[4] vdd Reg_32bit_3.Reg_1bit_4.net_3 24 200
| device Reg_32bit_3.Reg_1bit_4.inverter_2.pmos.4 550 200
p data[4] vdd Reg_32bit_3.Reg_1bit_4.net_3 24 200
| end Reg_32bit_3.Reg_1bit_4.inverter_2
| device Reg_32bit_3.Reg_1bit_4.nmos_1 730 230
n inR1[4] Reg_32bit_3.Reg_1bit_4.net_2 out1[4] 24 100
| device Reg_32bit_3.Reg_1bit_4.nmos_2 730 360
n inR2[4] Reg_32bit_3.Reg_1bit_4.net_2 out2[4] 24 100
| end Reg_32bit_3.Reg_1bit_4
| begin Reg_32bit_3.Reg_1bit_5 510 750
| begin Reg_32bit_3.Reg_1bit_5.inverter 560 210
| device Reg_32bit_3.Reg_1bit_5.inverter.nmos 550 360
n Reg_32bit_3.Reg_1bit_5.net_2 gnd Reg_32bit_3.Reg_1bit_5.net_1 24 100
| device Reg_32bit_3.Reg_1bit_5.inverter.pmos 550 200
p Reg_32bit_3.Reg_1bit_5.net_2 vdd Reg_32bit_3.Reg_1bit_5.net_1 24 200
| end Reg_32bit_3.Reg_1bit_5.inverter
| device Reg_32bit_3.Reg_1bit_5.nmos.1 390 260
n w[4] Reg_32bit_3.Reg_1bit_5.net_3 Reg_32bit_3.Reg_1bit_5.net_1 24 100
| device Reg_32bit_3.Reg_1bit_5.nmos.2 390 260
n w[4] Reg_32bit_3.Reg_1bit_5.net_3 Reg_32bit_3.Reg_1bit_5.net_1 24 100
| device Reg_32bit_3.Reg_1bit_5.nmos.3 390 260
n w[4] Reg_32bit_3.Reg_1bit_5.net_3 Reg_32bit_3.Reg_1bit_5.net_1 24 100
| device Reg_32bit_3.Reg_1bit_5.nmos.4 390 260
n w[4] Reg_32bit_3.Reg_1bit_5.net_3 Reg_32bit_3.Reg_1bit_5.net_1 24 100
| begin Reg_32bit_3.Reg_1bit_5.inverter_1 550 380
| device Reg_32bit_3.Reg_1bit_5.inverter_1.nmos.1 550 360
n Reg_32bit_3.Reg_1bit_5.net_1 gnd Reg_32bit_3.Reg_1bit_5.net_2 24 100
| device Reg_32bit_3.Reg_1bit_5.inverter_1.nmos.2 550 360
n Reg_32bit_3.Reg_1bit_5.net_1 gnd Reg_32bit_3.Reg_1bit_5.net_2 24 100
| device Reg_32bit_3.Reg_1bit_5.inverter_1.nmos.3 550 360
n Reg_32bit_3.Reg_1bit_5.net_1 gnd Reg_32bit_3.Reg_1bit_5.net_2 24 100
| device Reg_32bit_3.Reg_1bit_5.inverter_1.nmos.4 550 360
n Reg_32bit_3.Reg_1bit_5.net_1 gnd Reg_32bit_3.Reg_1bit_5.net_2 24 100
| device Reg_32bit_3.Reg_1bit_5.inverter_1.pmos.1 550 200
p Reg_32bit_3.Reg_1bit_5.net_1 vdd Reg_32bit_3.Reg_1bit_5.net_2 24 200
| device Reg_32bit_3.Reg_1bit_5.inverter_1.pmos.2 550 200
p Reg_32bit_3.Reg_1bit_5.net_1 vdd Reg_32bit_3.Reg_1bit_5.net_2 24 200
| device Reg_32bit_3.Reg_1bit_5.inverter_1.pmos.3 550 200
p Reg_32bit_3.Reg_1bit_5.net_1 vdd Reg_32bit_3.Reg_1bit_5.net_2 24 200
| device Reg_32bit_3.Reg_1bit_5.inverter_1.pmos.4 550 200
p Reg_32bit_3.Reg_1bit_5.net_1 vdd Reg_32bit_3.Reg_1bit_5.net_2 24 200
| end Reg_32bit_3.Reg_1bit_5.inverter_1
| begin Reg_32bit_3.Reg_1bit_5.inverter_2 290 260
| device Reg_32bit_3.Reg_1bit_5.inverter_2.nmos.1 550 360
n data[5] gnd Reg_32bit_3.Reg_1bit_5.net_3 24 100
| device Reg_32bit_3.Reg_1bit_5.inverter_2.nmos.2 550 360
n data[5] gnd Reg_32bit_3.Reg_1bit_5.net_3 24 100
| device Reg_32bit_3.Reg_1bit_5.inverter_2.nmos.3 550 360
n data[5] gnd Reg_32bit_3.Reg_1bit_5.net_3 24 100
| device Reg_32bit_3.Reg_1bit_5.inverter_2.nmos.4 550 360
n data[5] gnd Reg_32bit_3.Reg_1bit_5.net_3 24 100
| device Reg_32bit_3.Reg_1bit_5.inverter_2.pmos.1 550 200
p data[5] vdd Reg_32bit_3.Reg_1bit_5.net_3 24 200
| device Reg_32bit_3.Reg_1bit_5.inverter_2.pmos.2 550 200
p data[5] vdd Reg_32bit_3.Reg_1bit_5.net_3 24 200
| device Reg_32bit_3.Reg_1bit_5.inverter_2.pmos.3 550 200
p data[5] vdd Reg_32bit_3.Reg_1bit_5.net_3 24 200
| device Reg_32bit_3.Reg_1bit_5.inverter_2.pmos.4 550 200
p data[5] vdd Reg_32bit_3.Reg_1bit_5.net_3 24 200
| end Reg_32bit_3.Reg_1bit_5.inverter_2
| device Reg_32bit_3.Reg_1bit_5.nmos_1 730 230
n inR1[4] Reg_32bit_3.Reg_1bit_5.net_2 out1[5] 24 100
| device Reg_32bit_3.Reg_1bit_5.nmos_2 730 360
n inR2[4] Reg_32bit_3.Reg_1bit_5.net_2 out2[5] 24 100
| end Reg_32bit_3.Reg_1bit_5
| begin Reg_32bit_3.Reg_1bit_6 510 880
| begin Reg_32bit_3.Reg_1bit_6.inverter 560 210
| device Reg_32bit_3.Reg_1bit_6.inverter.nmos 550 360
n Reg_32bit_3.Reg_1bit_6.net_2 gnd Reg_32bit_3.Reg_1bit_6.net_1 24 100
| device Reg_32bit_3.Reg_1bit_6.inverter.pmos 550 200
p Reg_32bit_3.Reg_1bit_6.net_2 vdd Reg_32bit_3.Reg_1bit_6.net_1 24 200
| end Reg_32bit_3.Reg_1bit_6.inverter
| device Reg_32bit_3.Reg_1bit_6.nmos.1 390 260
n w[4] Reg_32bit_3.Reg_1bit_6.net_3 Reg_32bit_3.Reg_1bit_6.net_1 24 100
| device Reg_32bit_3.Reg_1bit_6.nmos.2 390 260
n w[4] Reg_32bit_3.Reg_1bit_6.net_3 Reg_32bit_3.Reg_1bit_6.net_1 24 100
| device Reg_32bit_3.Reg_1bit_6.nmos.3 390 260
n w[4] Reg_32bit_3.Reg_1bit_6.net_3 Reg_32bit_3.Reg_1bit_6.net_1 24 100
| device Reg_32bit_3.Reg_1bit_6.nmos.4 390 260
n w[4] Reg_32bit_3.Reg_1bit_6.net_3 Reg_32bit_3.Reg_1bit_6.net_1 24 100
| begin Reg_32bit_3.Reg_1bit_6.inverter_1 550 380
| device Reg_32bit_3.Reg_1bit_6.inverter_1.nmos.1 550 360
n Reg_32bit_3.Reg_1bit_6.net_1 gnd Reg_32bit_3.Reg_1bit_6.net_2 24 100
| device Reg_32bit_3.Reg_1bit_6.inverter_1.nmos.2 550 360
n Reg_32bit_3.Reg_1bit_6.net_1 gnd Reg_32bit_3.Reg_1bit_6.net_2 24 100
| device Reg_32bit_3.Reg_1bit_6.inverter_1.nmos.3 550 360
n Reg_32bit_3.Reg_1bit_6.net_1 gnd Reg_32bit_3.Reg_1bit_6.net_2 24 100
| device Reg_32bit_3.Reg_1bit_6.inverter_1.nmos.4 550 360
n Reg_32bit_3.Reg_1bit_6.net_1 gnd Reg_32bit_3.Reg_1bit_6.net_2 24 100
| device Reg_32bit_3.Reg_1bit_6.inverter_1.pmos.1 550 200
p Reg_32bit_3.Reg_1bit_6.net_1 vdd Reg_32bit_3.Reg_1bit_6.net_2 24 200
| device Reg_32bit_3.Reg_1bit_6.inverter_1.pmos.2 550 200
p Reg_32bit_3.Reg_1bit_6.net_1 vdd Reg_32bit_3.Reg_1bit_6.net_2 24 200
| device Reg_32bit_3.Reg_1bit_6.inverter_1.pmos.3 550 200
p Reg_32bit_3.Reg_1bit_6.net_1 vdd Reg_32bit_3.Reg_1bit_6.net_2 24 200
| device Reg_32bit_3.Reg_1bit_6.inverter_1.pmos.4 550 200
p Reg_32bit_3.Reg_1bit_6.net_1 vdd Reg_32bit_3.Reg_1bit_6.net_2 24 200
| end Reg_32bit_3.Reg_1bit_6.inverter_1
| begin Reg_32bit_3.Reg_1bit_6.inverter_2 290 260
| device Reg_32bit_3.Reg_1bit_6.inverter_2.nmos.1 550 360
n data[6] gnd Reg_32bit_3.Reg_1bit_6.net_3 24 100
| device Reg_32bit_3.Reg_1bit_6.inverter_2.nmos.2 550 360
n data[6] gnd Reg_32bit_3.Reg_1bit_6.net_3 24 100
| device Reg_32bit_3.Reg_1bit_6.inverter_2.nmos.3 550 360
n data[6] gnd Reg_32bit_3.Reg_1bit_6.net_3 24 100
| device Reg_32bit_3.Reg_1bit_6.inverter_2.nmos.4 550 360
n data[6] gnd Reg_32bit_3.Reg_1bit_6.net_3 24 100
| device Reg_32bit_3.Reg_1bit_6.inverter_2.pmos.1 550 200
p data[6] vdd Reg_32bit_3.Reg_1bit_6.net_3 24 200
| device Reg_32bit_3.Reg_1bit_6.inverter_2.pmos.2 550 200
p data[6] vdd Reg_32bit_3.Reg_1bit_6.net_3 24 200
| device Reg_32bit_3.Reg_1bit_6.inverter_2.pmos.3 550 200
p data[6] vdd Reg_32bit_3.Reg_1bit_6.net_3 24 200
| device Reg_32bit_3.Reg_1bit_6.inverter_2.pmos.4 550 200
p data[6] vdd Reg_32bit_3.Reg_1bit_6.net_3 24 200
| end Reg_32bit_3.Reg_1bit_6.inverter_2
| device Reg_32bit_3.Reg_1bit_6.nmos_1 730 230
n inR1[4] Reg_32bit_3.Reg_1bit_6.net_2 out1[6] 24 100
| device Reg_32bit_3.Reg_1bit_6.nmos_2 730 360
n inR2[4] Reg_32bit_3.Reg_1bit_6.net_2 out2[6] 24 100
| end Reg_32bit_3.Reg_1bit_6
| begin Reg_32bit_3.Reg_1bit_7 510 1010
| begin Reg_32bit_3.Reg_1bit_7.inverter 560 210
| device Reg_32bit_3.Reg_1bit_7.inverter.nmos 550 360
n Reg_32bit_3.Reg_1bit_7.net_2 gnd Reg_32bit_3.Reg_1bit_7.net_1 24 100
| device Reg_32bit_3.Reg_1bit_7.inverter.pmos 550 200
p Reg_32bit_3.Reg_1bit_7.net_2 vdd Reg_32bit_3.Reg_1bit_7.net_1 24 200
| end Reg_32bit_3.Reg_1bit_7.inverter
| device Reg_32bit_3.Reg_1bit_7.nmos.1 390 260
n w[4] Reg_32bit_3.Reg_1bit_7.net_3 Reg_32bit_3.Reg_1bit_7.net_1 24 100
| device Reg_32bit_3.Reg_1bit_7.nmos.2 390 260
n w[4] Reg_32bit_3.Reg_1bit_7.net_3 Reg_32bit_3.Reg_1bit_7.net_1 24 100
| device Reg_32bit_3.Reg_1bit_7.nmos.3 390 260
n w[4] Reg_32bit_3.Reg_1bit_7.net_3 Reg_32bit_3.Reg_1bit_7.net_1 24 100
| device Reg_32bit_3.Reg_1bit_7.nmos.4 390 260
n w[4] Reg_32bit_3.Reg_1bit_7.net_3 Reg_32bit_3.Reg_1bit_7.net_1 24 100
| begin Reg_32bit_3.Reg_1bit_7.inverter_1 550 380
| device Reg_32bit_3.Reg_1bit_7.inverter_1.nmos.1 550 360
n Reg_32bit_3.Reg_1bit_7.net_1 gnd Reg_32bit_3.Reg_1bit_7.net_2 24 100
| device Reg_32bit_3.Reg_1bit_7.inverter_1.nmos.2 550 360
n Reg_32bit_3.Reg_1bit_7.net_1 gnd Reg_32bit_3.Reg_1bit_7.net_2 24 100
| device Reg_32bit_3.Reg_1bit_7.inverter_1.nmos.3 550 360
n Reg_32bit_3.Reg_1bit_7.net_1 gnd Reg_32bit_3.Reg_1bit_7.net_2 24 100
| device Reg_32bit_3.Reg_1bit_7.inverter_1.nmos.4 550 360
n Reg_32bit_3.Reg_1bit_7.net_1 gnd Reg_32bit_3.Reg_1bit_7.net_2 24 100
| device Reg_32bit_3.Reg_1bit_7.inverter_1.pmos.1 550 200
p Reg_32bit_3.Reg_1bit_7.net_1 vdd Reg_32bit_3.Reg_1bit_7.net_2 24 200
| device Reg_32bit_3.Reg_1bit_7.inverter_1.pmos.2 550 200
p Reg_32bit_3.Reg_1bit_7.net_1 vdd Reg_32bit_3.Reg_1bit_7.net_2 24 200
| device Reg_32bit_3.Reg_1bit_7.inverter_1.pmos.3 550 200
p Reg_32bit_3.Reg_1bit_7.net_1 vdd Reg_32bit_3.Reg_1bit_7.net_2 24 200
| device Reg_32bit_3.Reg_1bit_7.inverter_1.pmos.4 550 200
p Reg_32bit_3.Reg_1bit_7.net_1 vdd Reg_32bit_3.Reg_1bit_7.net_2 24 200
| end Reg_32bit_3.Reg_1bit_7.inverter_1
| begin Reg_32bit_3.Reg_1bit_7.inverter_2 290 260
| device Reg_32bit_3.Reg_1bit_7.inverter_2.nmos.1 550 360
n data[7] gnd Reg_32bit_3.Reg_1bit_7.net_3 24 100
| device Reg_32bit_3.Reg_1bit_7.inverter_2.nmos.2 550 360
n data[7] gnd Reg_32bit_3.Reg_1bit_7.net_3 24 100
| device Reg_32bit_3.Reg_1bit_7.inverter_2.nmos.3 550 360
n data[7] gnd Reg_32bit_3.Reg_1bit_7.net_3 24 100
| device Reg_32bit_3.Reg_1bit_7.inverter_2.nmos.4 550 360
n data[7] gnd Reg_32bit_3.Reg_1bit_7.net_3 24 100
| device Reg_32bit_3.Reg_1bit_7.inverter_2.pmos.1 550 200
p data[7] vdd Reg_32bit_3.Reg_1bit_7.net_3 24 200
| device Reg_32bit_3.Reg_1bit_7.inverter_2.pmos.2 550 200
p data[7] vdd Reg_32bit_3.Reg_1bit_7.net_3 24 200
| device Reg_32bit_3.Reg_1bit_7.inverter_2.pmos.3 550 200
p data[7] vdd Reg_32bit_3.Reg_1bit_7.net_3 24 200
| device Reg_32bit_3.Reg_1bit_7.inverter_2.pmos.4 550 200
p data[7] vdd Reg_32bit_3.Reg_1bit_7.net_3 24 200
| end Reg_32bit_3.Reg_1bit_7.inverter_2
| device Reg_32bit_3.Reg_1bit_7.nmos_1 730 230
n inR1[4] Reg_32bit_3.Reg_1bit_7.net_2 out1[7] 24 100
| device Reg_32bit_3.Reg_1bit_7.nmos_2 730 360
n inR2[4] Reg_32bit_3.Reg_1bit_7.net_2 out2[7] 24 100
| end Reg_32bit_3.Reg_1bit_7
| begin Reg_32bit_3.Reg_1bit_8 510 1150
| begin Reg_32bit_3.Reg_1bit_8.inverter 560 210
| device Reg_32bit_3.Reg_1bit_8.inverter.nmos 550 360
n Reg_32bit_3.Reg_1bit_8.net_2 gnd Reg_32bit_3.Reg_1bit_8.net_1 24 100
| device Reg_32bit_3.Reg_1bit_8.inverter.pmos 550 200
p Reg_32bit_3.Reg_1bit_8.net_2 vdd Reg_32bit_3.Reg_1bit_8.net_1 24 200
| end Reg_32bit_3.Reg_1bit_8.inverter
| device Reg_32bit_3.Reg_1bit_8.nmos.1 390 260
n w[4] Reg_32bit_3.Reg_1bit_8.net_3 Reg_32bit_3.Reg_1bit_8.net_1 24 100
| device Reg_32bit_3.Reg_1bit_8.nmos.2 390 260
n w[4] Reg_32bit_3.Reg_1bit_8.net_3 Reg_32bit_3.Reg_1bit_8.net_1 24 100
| device Reg_32bit_3.Reg_1bit_8.nmos.3 390 260
n w[4] Reg_32bit_3.Reg_1bit_8.net_3 Reg_32bit_3.Reg_1bit_8.net_1 24 100
| device Reg_32bit_3.Reg_1bit_8.nmos.4 390 260
n w[4] Reg_32bit_3.Reg_1bit_8.net_3 Reg_32bit_3.Reg_1bit_8.net_1 24 100
| begin Reg_32bit_3.Reg_1bit_8.inverter_1 550 380
| device Reg_32bit_3.Reg_1bit_8.inverter_1.nmos.1 550 360
n Reg_32bit_3.Reg_1bit_8.net_1 gnd Reg_32bit_3.Reg_1bit_8.net_2 24 100
| device Reg_32bit_3.Reg_1bit_8.inverter_1.nmos.2 550 360
n Reg_32bit_3.Reg_1bit_8.net_1 gnd Reg_32bit_3.Reg_1bit_8.net_2 24 100
| device Reg_32bit_3.Reg_1bit_8.inverter_1.nmos.3 550 360
n Reg_32bit_3.Reg_1bit_8.net_1 gnd Reg_32bit_3.Reg_1bit_8.net_2 24 100
| device Reg_32bit_3.Reg_1bit_8.inverter_1.nmos.4 550 360
n Reg_32bit_3.Reg_1bit_8.net_1 gnd Reg_32bit_3.Reg_1bit_8.net_2 24 100
| device Reg_32bit_3.Reg_1bit_8.inverter_1.pmos.1 550 200
p Reg_32bit_3.Reg_1bit_8.net_1 vdd Reg_32bit_3.Reg_1bit_8.net_2 24 200
| device Reg_32bit_3.Reg_1bit_8.inverter_1.pmos.2 550 200
p Reg_32bit_3.Reg_1bit_8.net_1 vdd Reg_32bit_3.Reg_1bit_8.net_2 24 200
| device Reg_32bit_3.Reg_1bit_8.inverter_1.pmos.3 550 200
p Reg_32bit_3.Reg_1bit_8.net_1 vdd Reg_32bit_3.Reg_1bit_8.net_2 24 200
| device Reg_32bit_3.Reg_1bit_8.inverter_1.pmos.4 550 200
p Reg_32bit_3.Reg_1bit_8.net_1 vdd Reg_32bit_3.Reg_1bit_8.net_2 24 200
| end Reg_32bit_3.Reg_1bit_8.inverter_1
| begin Reg_32bit_3.Reg_1bit_8.inverter_2 290 260
| device Reg_32bit_3.Reg_1bit_8.inverter_2.nmos.1 550 360
n data[8] gnd Reg_32bit_3.Reg_1bit_8.net_3 24 100
| device Reg_32bit_3.Reg_1bit_8.inverter_2.nmos.2 550 360
n data[8] gnd Reg_32bit_3.Reg_1bit_8.net_3 24 100
| device Reg_32bit_3.Reg_1bit_8.inverter_2.nmos.3 550 360
n data[8] gnd Reg_32bit_3.Reg_1bit_8.net_3 24 100
| device Reg_32bit_3.Reg_1bit_8.inverter_2.nmos.4 550 360
n data[8] gnd Reg_32bit_3.Reg_1bit_8.net_3 24 100
| device Reg_32bit_3.Reg_1bit_8.inverter_2.pmos.1 550 200
p data[8] vdd Reg_32bit_3.Reg_1bit_8.net_3 24 200
| device Reg_32bit_3.Reg_1bit_8.inverter_2.pmos.2 550 200
p data[8] vdd Reg_32bit_3.Reg_1bit_8.net_3 24 200
| device Reg_32bit_3.Reg_1bit_8.inverter_2.pmos.3 550 200
p data[8] vdd Reg_32bit_3.Reg_1bit_8.net_3 24 200
| device Reg_32bit_3.Reg_1bit_8.inverter_2.pmos.4 550 200
p data[8] vdd Reg_32bit_3.Reg_1bit_8.net_3 24 200
| end Reg_32bit_3.Reg_1bit_8.inverter_2
| device Reg_32bit_3.Reg_1bit_8.nmos_1 730 230
n inR1[4] Reg_32bit_3.Reg_1bit_8.net_2 out1[8] 24 100
| device Reg_32bit_3.Reg_1bit_8.nmos_2 730 360
n inR2[4] Reg_32bit_3.Reg_1bit_8.net_2 out2[8] 24 100
| end Reg_32bit_3.Reg_1bit_8
| begin Reg_32bit_3.Reg_1bit_9 510 1280
| begin Reg_32bit_3.Reg_1bit_9.inverter 560 210
| device Reg_32bit_3.Reg_1bit_9.inverter.nmos 550 360
n Reg_32bit_3.Reg_1bit_9.net_2 gnd Reg_32bit_3.Reg_1bit_9.net_1 24 100
| device Reg_32bit_3.Reg_1bit_9.inverter.pmos 550 200
p Reg_32bit_3.Reg_1bit_9.net_2 vdd Reg_32bit_3.Reg_1bit_9.net_1 24 200
| end Reg_32bit_3.Reg_1bit_9.inverter
| device Reg_32bit_3.Reg_1bit_9.nmos.1 390 260
n w[4] Reg_32bit_3.Reg_1bit_9.net_3 Reg_32bit_3.Reg_1bit_9.net_1 24 100
| device Reg_32bit_3.Reg_1bit_9.nmos.2 390 260
n w[4] Reg_32bit_3.Reg_1bit_9.net_3 Reg_32bit_3.Reg_1bit_9.net_1 24 100
| device Reg_32bit_3.Reg_1bit_9.nmos.3 390 260
n w[4] Reg_32bit_3.Reg_1bit_9.net_3 Reg_32bit_3.Reg_1bit_9.net_1 24 100
| device Reg_32bit_3.Reg_1bit_9.nmos.4 390 260
n w[4] Reg_32bit_3.Reg_1bit_9.net_3 Reg_32bit_3.Reg_1bit_9.net_1 24 100
| begin Reg_32bit_3.Reg_1bit_9.inverter_1 550 380
| device Reg_32bit_3.Reg_1bit_9.inverter_1.nmos.1 550 360
n Reg_32bit_3.Reg_1bit_9.net_1 gnd Reg_32bit_3.Reg_1bit_9.net_2 24 100
| device Reg_32bit_3.Reg_1bit_9.inverter_1.nmos.2 550 360
n Reg_32bit_3.Reg_1bit_9.net_1 gnd Reg_32bit_3.Reg_1bit_9.net_2 24 100
| device Reg_32bit_3.Reg_1bit_9.inverter_1.nmos.3 550 360
n Reg_32bit_3.Reg_1bit_9.net_1 gnd Reg_32bit_3.Reg_1bit_9.net_2 24 100
| device Reg_32bit_3.Reg_1bit_9.inverter_1.nmos.4 550 360
n Reg_32bit_3.Reg_1bit_9.net_1 gnd Reg_32bit_3.Reg_1bit_9.net_2 24 100
| device Reg_32bit_3.Reg_1bit_9.inverter_1.pmos.1 550 200
p Reg_32bit_3.Reg_1bit_9.net_1 vdd Reg_32bit_3.Reg_1bit_9.net_2 24 200
| device Reg_32bit_3.Reg_1bit_9.inverter_1.pmos.2 550 200
p Reg_32bit_3.Reg_1bit_9.net_1 vdd Reg_32bit_3.Reg_1bit_9.net_2 24 200
| device Reg_32bit_3.Reg_1bit_9.inverter_1.pmos.3 550 200
p Reg_32bit_3.Reg_1bit_9.net_1 vdd Reg_32bit_3.Reg_1bit_9.net_2 24 200
| device Reg_32bit_3.Reg_1bit_9.inverter_1.pmos.4 550 200
p Reg_32bit_3.Reg_1bit_9.net_1 vdd Reg_32bit_3.Reg_1bit_9.net_2 24 200
| end Reg_32bit_3.Reg_1bit_9.inverter_1
| begin Reg_32bit_3.Reg_1bit_9.inverter_2 290 260
| device Reg_32bit_3.Reg_1bit_9.inverter_2.nmos.1 550 360
n data[9] gnd Reg_32bit_3.Reg_1bit_9.net_3 24 100
| device Reg_32bit_3.Reg_1bit_9.inverter_2.nmos.2 550 360
n data[9] gnd Reg_32bit_3.Reg_1bit_9.net_3 24 100
| device Reg_32bit_3.Reg_1bit_9.inverter_2.nmos.3 550 360
n data[9] gnd Reg_32bit_3.Reg_1bit_9.net_3 24 100
| device Reg_32bit_3.Reg_1bit_9.inverter_2.nmos.4 550 360
n data[9] gnd Reg_32bit_3.Reg_1bit_9.net_3 24 100
| device Reg_32bit_3.Reg_1bit_9.inverter_2.pmos.1 550 200
p data[9] vdd Reg_32bit_3.Reg_1bit_9.net_3 24 200
| device Reg_32bit_3.Reg_1bit_9.inverter_2.pmos.2 550 200
p data[9] vdd Reg_32bit_3.Reg_1bit_9.net_3 24 200
| device Reg_32bit_3.Reg_1bit_9.inverter_2.pmos.3 550 200
p data[9] vdd Reg_32bit_3.Reg_1bit_9.net_3 24 200
| device Reg_32bit_3.Reg_1bit_9.inverter_2.pmos.4 550 200
p data[9] vdd Reg_32bit_3.Reg_1bit_9.net_3 24 200
| end Reg_32bit_3.Reg_1bit_9.inverter_2
| device Reg_32bit_3.Reg_1bit_9.nmos_1 730 230
n inR1[4] Reg_32bit_3.Reg_1bit_9.net_2 out1[9] 24 100
| device Reg_32bit_3.Reg_1bit_9.nmos_2 730 360
n inR2[4] Reg_32bit_3.Reg_1bit_9.net_2 out2[9] 24 100
| end Reg_32bit_3.Reg_1bit_9
| begin Reg_32bit_3.Reg_1bit_10 510 1410
| begin Reg_32bit_3.Reg_1bit_10.inverter 560 210
| device Reg_32bit_3.Reg_1bit_10.inverter.nmos 550 360
n Reg_32bit_3.Reg_1bit_10.net_2 gnd Reg_32bit_3.Reg_1bit_10.net_1 24 100
| device Reg_32bit_3.Reg_1bit_10.inverter.pmos 550 200
p Reg_32bit_3.Reg_1bit_10.net_2 vdd Reg_32bit_3.Reg_1bit_10.net_1 24 200
| end Reg_32bit_3.Reg_1bit_10.inverter
| device Reg_32bit_3.Reg_1bit_10.nmos.1 390 260
n w[4] Reg_32bit_3.Reg_1bit_10.net_3 Reg_32bit_3.Reg_1bit_10.net_1 24 100
| device Reg_32bit_3.Reg_1bit_10.nmos.2 390 260
n w[4] Reg_32bit_3.Reg_1bit_10.net_3 Reg_32bit_3.Reg_1bit_10.net_1 24 100
| device Reg_32bit_3.Reg_1bit_10.nmos.3 390 260
n w[4] Reg_32bit_3.Reg_1bit_10.net_3 Reg_32bit_3.Reg_1bit_10.net_1 24 100
| device Reg_32bit_3.Reg_1bit_10.nmos.4 390 260
n w[4] Reg_32bit_3.Reg_1bit_10.net_3 Reg_32bit_3.Reg_1bit_10.net_1 24 100
| begin Reg_32bit_3.Reg_1bit_10.inverter_1 550 380
| device Reg_32bit_3.Reg_1bit_10.inverter_1.nmos.1 550 360
n Reg_32bit_3.Reg_1bit_10.net_1 gnd Reg_32bit_3.Reg_1bit_10.net_2 24 100
| device Reg_32bit_3.Reg_1bit_10.inverter_1.nmos.2 550 360
n Reg_32bit_3.Reg_1bit_10.net_1 gnd Reg_32bit_3.Reg_1bit_10.net_2 24 100
| device Reg_32bit_3.Reg_1bit_10.inverter_1.nmos.3 550 360
n Reg_32bit_3.Reg_1bit_10.net_1 gnd Reg_32bit_3.Reg_1bit_10.net_2 24 100
| device Reg_32bit_3.Reg_1bit_10.inverter_1.nmos.4 550 360
n Reg_32bit_3.Reg_1bit_10.net_1 gnd Reg_32bit_3.Reg_1bit_10.net_2 24 100
| device Reg_32bit_3.Reg_1bit_10.inverter_1.pmos.1 550 200
p Reg_32bit_3.Reg_1bit_10.net_1 vdd Reg_32bit_3.Reg_1bit_10.net_2 24 200
| device Reg_32bit_3.Reg_1bit_10.inverter_1.pmos.2 550 200
p Reg_32bit_3.Reg_1bit_10.net_1 vdd Reg_32bit_3.Reg_1bit_10.net_2 24 200
| device Reg_32bit_3.Reg_1bit_10.inverter_1.pmos.3 550 200
p Reg_32bit_3.Reg_1bit_10.net_1 vdd Reg_32bit_3.Reg_1bit_10.net_2 24 200
| device Reg_32bit_3.Reg_1bit_10.inverter_1.pmos.4 550 200
p Reg_32bit_3.Reg_1bit_10.net_1 vdd Reg_32bit_3.Reg_1bit_10.net_2 24 200
| end Reg_32bit_3.Reg_1bit_10.inverter_1
| begin Reg_32bit_3.Reg_1bit_10.inverter_2 290 260
| device Reg_32bit_3.Reg_1bit_10.inverter_2.nmos.1 550 360
n data[10] gnd Reg_32bit_3.Reg_1bit_10.net_3 24 100
| device Reg_32bit_3.Reg_1bit_10.inverter_2.nmos.2 550 360
n data[10] gnd Reg_32bit_3.Reg_1bit_10.net_3 24 100
| device Reg_32bit_3.Reg_1bit_10.inverter_2.nmos.3 550 360
n data[10] gnd Reg_32bit_3.Reg_1bit_10.net_3 24 100
| device Reg_32bit_3.Reg_1bit_10.inverter_2.nmos.4 550 360
n data[10] gnd Reg_32bit_3.Reg_1bit_10.net_3 24 100
| device Reg_32bit_3.Reg_1bit_10.inverter_2.pmos.1 550 200
p data[10] vdd Reg_32bit_3.Reg_1bit_10.net_3 24 200
| device Reg_32bit_3.Reg_1bit_10.inverter_2.pmos.2 550 200
p data[10] vdd Reg_32bit_3.Reg_1bit_10.net_3 24 200
| device Reg_32bit_3.Reg_1bit_10.inverter_2.pmos.3 550 200
p data[10] vdd Reg_32bit_3.Reg_1bit_10.net_3 24 200
| device Reg_32bit_3.Reg_1bit_10.inverter_2.pmos.4 550 200
p data[10] vdd Reg_32bit_3.Reg_1bit_10.net_3 24 200
| end Reg_32bit_3.Reg_1bit_10.inverter_2
| device Reg_32bit_3.Reg_1bit_10.nmos_1 730 230
n inR1[4] Reg_32bit_3.Reg_1bit_10.net_2 out1[10] 24 100
| device Reg_32bit_3.Reg_1bit_10.nmos_2 730 360
n inR2[4] Reg_32bit_3.Reg_1bit_10.net_2 out2[10] 24 100
| end Reg_32bit_3.Reg_1bit_10
| begin Reg_32bit_3.Reg_1bit_11 510 1540
| begin Reg_32bit_3.Reg_1bit_11.inverter 560 210
| device Reg_32bit_3.Reg_1bit_11.inverter.nmos 550 360
n Reg_32bit_3.Reg_1bit_11.net_2 gnd Reg_32bit_3.Reg_1bit_11.net_1 24 100
| device Reg_32bit_3.Reg_1bit_11.inverter.pmos 550 200
p Reg_32bit_3.Reg_1bit_11.net_2 vdd Reg_32bit_3.Reg_1bit_11.net_1 24 200
| end Reg_32bit_3.Reg_1bit_11.inverter
| device Reg_32bit_3.Reg_1bit_11.nmos.1 390 260
n w[4] Reg_32bit_3.Reg_1bit_11.net_3 Reg_32bit_3.Reg_1bit_11.net_1 24 100
| device Reg_32bit_3.Reg_1bit_11.nmos.2 390 260
n w[4] Reg_32bit_3.Reg_1bit_11.net_3 Reg_32bit_3.Reg_1bit_11.net_1 24 100
| device Reg_32bit_3.Reg_1bit_11.nmos.3 390 260
n w[4] Reg_32bit_3.Reg_1bit_11.net_3 Reg_32bit_3.Reg_1bit_11.net_1 24 100
| device Reg_32bit_3.Reg_1bit_11.nmos.4 390 260
n w[4] Reg_32bit_3.Reg_1bit_11.net_3 Reg_32bit_3.Reg_1bit_11.net_1 24 100
| begin Reg_32bit_3.Reg_1bit_11.inverter_1 550 380
| device Reg_32bit_3.Reg_1bit_11.inverter_1.nmos.1 550 360
n Reg_32bit_3.Reg_1bit_11.net_1 gnd Reg_32bit_3.Reg_1bit_11.net_2 24 100
| device Reg_32bit_3.Reg_1bit_11.inverter_1.nmos.2 550 360
n Reg_32bit_3.Reg_1bit_11.net_1 gnd Reg_32bit_3.Reg_1bit_11.net_2 24 100
| device Reg_32bit_3.Reg_1bit_11.inverter_1.nmos.3 550 360
n Reg_32bit_3.Reg_1bit_11.net_1 gnd Reg_32bit_3.Reg_1bit_11.net_2 24 100
| device Reg_32bit_3.Reg_1bit_11.inverter_1.nmos.4 550 360
n Reg_32bit_3.Reg_1bit_11.net_1 gnd Reg_32bit_3.Reg_1bit_11.net_2 24 100
| device Reg_32bit_3.Reg_1bit_11.inverter_1.pmos.1 550 200
p Reg_32bit_3.Reg_1bit_11.net_1 vdd Reg_32bit_3.Reg_1bit_11.net_2 24 200
| device Reg_32bit_3.Reg_1bit_11.inverter_1.pmos.2 550 200
p Reg_32bit_3.Reg_1bit_11.net_1 vdd Reg_32bit_3.Reg_1bit_11.net_2 24 200
| device Reg_32bit_3.Reg_1bit_11.inverter_1.pmos.3 550 200
p Reg_32bit_3.Reg_1bit_11.net_1 vdd Reg_32bit_3.Reg_1bit_11.net_2 24 200
| device Reg_32bit_3.Reg_1bit_11.inverter_1.pmos.4 550 200
p Reg_32bit_3.Reg_1bit_11.net_1 vdd Reg_32bit_3.Reg_1bit_11.net_2 24 200
| end Reg_32bit_3.Reg_1bit_11.inverter_1
| begin Reg_32bit_3.Reg_1bit_11.inverter_2 290 260
| device Reg_32bit_3.Reg_1bit_11.inverter_2.nmos.1 550 360
n data[11] gnd Reg_32bit_3.Reg_1bit_11.net_3 24 100
| device Reg_32bit_3.Reg_1bit_11.inverter_2.nmos.2 550 360
n data[11] gnd Reg_32bit_3.Reg_1bit_11.net_3 24 100
| device Reg_32bit_3.Reg_1bit_11.inverter_2.nmos.3 550 360
n data[11] gnd Reg_32bit_3.Reg_1bit_11.net_3 24 100
| device Reg_32bit_3.Reg_1bit_11.inverter_2.nmos.4 550 360
n data[11] gnd Reg_32bit_3.Reg_1bit_11.net_3 24 100
| device Reg_32bit_3.Reg_1bit_11.inverter_2.pmos.1 550 200
p data[11] vdd Reg_32bit_3.Reg_1bit_11.net_3 24 200
| device Reg_32bit_3.Reg_1bit_11.inverter_2.pmos.2 550 200
p data[11] vdd Reg_32bit_3.Reg_1bit_11.net_3 24 200
| device Reg_32bit_3.Reg_1bit_11.inverter_2.pmos.3 550 200
p data[11] vdd Reg_32bit_3.Reg_1bit_11.net_3 24 200
| device Reg_32bit_3.Reg_1bit_11.inverter_2.pmos.4 550 200
p data[11] vdd Reg_32bit_3.Reg_1bit_11.net_3 24 200
| end Reg_32bit_3.Reg_1bit_11.inverter_2
| device Reg_32bit_3.Reg_1bit_11.nmos_1 730 230
n inR1[4] Reg_32bit_3.Reg_1bit_11.net_2 out1[11] 24 100
| device Reg_32bit_3.Reg_1bit_11.nmos_2 730 360
n inR2[4] Reg_32bit_3.Reg_1bit_11.net_2 out2[11] 24 100
| end Reg_32bit_3.Reg_1bit_11
| begin Reg_32bit_3.Reg_1bit_12 510 1670
| begin Reg_32bit_3.Reg_1bit_12.inverter 560 210
| device Reg_32bit_3.Reg_1bit_12.inverter.nmos 550 360
n Reg_32bit_3.Reg_1bit_12.net_2 gnd Reg_32bit_3.Reg_1bit_12.net_1 24 100
| device Reg_32bit_3.Reg_1bit_12.inverter.pmos 550 200
p Reg_32bit_3.Reg_1bit_12.net_2 vdd Reg_32bit_3.Reg_1bit_12.net_1 24 200
| end Reg_32bit_3.Reg_1bit_12.inverter
| device Reg_32bit_3.Reg_1bit_12.nmos.1 390 260
n w[4] Reg_32bit_3.Reg_1bit_12.net_3 Reg_32bit_3.Reg_1bit_12.net_1 24 100
| device Reg_32bit_3.Reg_1bit_12.nmos.2 390 260
n w[4] Reg_32bit_3.Reg_1bit_12.net_3 Reg_32bit_3.Reg_1bit_12.net_1 24 100
| device Reg_32bit_3.Reg_1bit_12.nmos.3 390 260
n w[4] Reg_32bit_3.Reg_1bit_12.net_3 Reg_32bit_3.Reg_1bit_12.net_1 24 100
| device Reg_32bit_3.Reg_1bit_12.nmos.4 390 260
n w[4] Reg_32bit_3.Reg_1bit_12.net_3 Reg_32bit_3.Reg_1bit_12.net_1 24 100
| begin Reg_32bit_3.Reg_1bit_12.inverter_1 550 380
| device Reg_32bit_3.Reg_1bit_12.inverter_1.nmos.1 550 360
n Reg_32bit_3.Reg_1bit_12.net_1 gnd Reg_32bit_3.Reg_1bit_12.net_2 24 100
| device Reg_32bit_3.Reg_1bit_12.inverter_1.nmos.2 550 360
n Reg_32bit_3.Reg_1bit_12.net_1 gnd Reg_32bit_3.Reg_1bit_12.net_2 24 100
| device Reg_32bit_3.Reg_1bit_12.inverter_1.nmos.3 550 360
n Reg_32bit_3.Reg_1bit_12.net_1 gnd Reg_32bit_3.Reg_1bit_12.net_2 24 100
| device Reg_32bit_3.Reg_1bit_12.inverter_1.nmos.4 550 360
n Reg_32bit_3.Reg_1bit_12.net_1 gnd Reg_32bit_3.Reg_1bit_12.net_2 24 100
| device Reg_32bit_3.Reg_1bit_12.inverter_1.pmos.1 550 200
p Reg_32bit_3.Reg_1bit_12.net_1 vdd Reg_32bit_3.Reg_1bit_12.net_2 24 200
| device Reg_32bit_3.Reg_1bit_12.inverter_1.pmos.2 550 200
p Reg_32bit_3.Reg_1bit_12.net_1 vdd Reg_32bit_3.Reg_1bit_12.net_2 24 200
| device Reg_32bit_3.Reg_1bit_12.inverter_1.pmos.3 550 200
p Reg_32bit_3.Reg_1bit_12.net_1 vdd Reg_32bit_3.Reg_1bit_12.net_2 24 200
| device Reg_32bit_3.Reg_1bit_12.inverter_1.pmos.4 550 200
p Reg_32bit_3.Reg_1bit_12.net_1 vdd Reg_32bit_3.Reg_1bit_12.net_2 24 200
| end Reg_32bit_3.Reg_1bit_12.inverter_1
| begin Reg_32bit_3.Reg_1bit_12.inverter_2 290 260
| device Reg_32bit_3.Reg_1bit_12.inverter_2.nmos.1 550 360
n data[12] gnd Reg_32bit_3.Reg_1bit_12.net_3 24 100
| device Reg_32bit_3.Reg_1bit_12.inverter_2.nmos.2 550 360
n data[12] gnd Reg_32bit_3.Reg_1bit_12.net_3 24 100
| device Reg_32bit_3.Reg_1bit_12.inverter_2.nmos.3 550 360
n data[12] gnd Reg_32bit_3.Reg_1bit_12.net_3 24 100
| device Reg_32bit_3.Reg_1bit_12.inverter_2.nmos.4 550 360
n data[12] gnd Reg_32bit_3.Reg_1bit_12.net_3 24 100
| device Reg_32bit_3.Reg_1bit_12.inverter_2.pmos.1 550 200
p data[12] vdd Reg_32bit_3.Reg_1bit_12.net_3 24 200
| device Reg_32bit_3.Reg_1bit_12.inverter_2.pmos.2 550 200
p data[12] vdd Reg_32bit_3.Reg_1bit_12.net_3 24 200
| device Reg_32bit_3.Reg_1bit_12.inverter_2.pmos.3 550 200
p data[12] vdd Reg_32bit_3.Reg_1bit_12.net_3 24 200
| device Reg_32bit_3.Reg_1bit_12.inverter_2.pmos.4 550 200
p data[12] vdd Reg_32bit_3.Reg_1bit_12.net_3 24 200
| end Reg_32bit_3.Reg_1bit_12.inverter_2
| device Reg_32bit_3.Reg_1bit_12.nmos_1 730 230
n inR1[4] Reg_32bit_3.Reg_1bit_12.net_2 out1[12] 24 100
| device Reg_32bit_3.Reg_1bit_12.nmos_2 730 360
n inR2[4] Reg_32bit_3.Reg_1bit_12.net_2 out2[12] 24 100
| end Reg_32bit_3.Reg_1bit_12
| begin Reg_32bit_3.Reg_1bit_13 510 1800
| begin Reg_32bit_3.Reg_1bit_13.inverter 560 210
| device Reg_32bit_3.Reg_1bit_13.inverter.nmos 550 360
n Reg_32bit_3.Reg_1bit_13.net_2 gnd Reg_32bit_3.Reg_1bit_13.net_1 24 100
| device Reg_32bit_3.Reg_1bit_13.inverter.pmos 550 200
p Reg_32bit_3.Reg_1bit_13.net_2 vdd Reg_32bit_3.Reg_1bit_13.net_1 24 200
| end Reg_32bit_3.Reg_1bit_13.inverter
| device Reg_32bit_3.Reg_1bit_13.nmos.1 390 260
n w[4] Reg_32bit_3.Reg_1bit_13.net_3 Reg_32bit_3.Reg_1bit_13.net_1 24 100
| device Reg_32bit_3.Reg_1bit_13.nmos.2 390 260
n w[4] Reg_32bit_3.Reg_1bit_13.net_3 Reg_32bit_3.Reg_1bit_13.net_1 24 100
| device Reg_32bit_3.Reg_1bit_13.nmos.3 390 260
n w[4] Reg_32bit_3.Reg_1bit_13.net_3 Reg_32bit_3.Reg_1bit_13.net_1 24 100
| device Reg_32bit_3.Reg_1bit_13.nmos.4 390 260
n w[4] Reg_32bit_3.Reg_1bit_13.net_3 Reg_32bit_3.Reg_1bit_13.net_1 24 100
| begin Reg_32bit_3.Reg_1bit_13.inverter_1 550 380
| device Reg_32bit_3.Reg_1bit_13.inverter_1.nmos.1 550 360
n Reg_32bit_3.Reg_1bit_13.net_1 gnd Reg_32bit_3.Reg_1bit_13.net_2 24 100
| device Reg_32bit_3.Reg_1bit_13.inverter_1.nmos.2 550 360
n Reg_32bit_3.Reg_1bit_13.net_1 gnd Reg_32bit_3.Reg_1bit_13.net_2 24 100
| device Reg_32bit_3.Reg_1bit_13.inverter_1.nmos.3 550 360
n Reg_32bit_3.Reg_1bit_13.net_1 gnd Reg_32bit_3.Reg_1bit_13.net_2 24 100
| device Reg_32bit_3.Reg_1bit_13.inverter_1.nmos.4 550 360
n Reg_32bit_3.Reg_1bit_13.net_1 gnd Reg_32bit_3.Reg_1bit_13.net_2 24 100
| device Reg_32bit_3.Reg_1bit_13.inverter_1.pmos.1 550 200
p Reg_32bit_3.Reg_1bit_13.net_1 vdd Reg_32bit_3.Reg_1bit_13.net_2 24 200
| device Reg_32bit_3.Reg_1bit_13.inverter_1.pmos.2 550 200
p Reg_32bit_3.Reg_1bit_13.net_1 vdd Reg_32bit_3.Reg_1bit_13.net_2 24 200
| device Reg_32bit_3.Reg_1bit_13.inverter_1.pmos.3 550 200
p Reg_32bit_3.Reg_1bit_13.net_1 vdd Reg_32bit_3.Reg_1bit_13.net_2 24 200
| device Reg_32bit_3.Reg_1bit_13.inverter_1.pmos.4 550 200
p Reg_32bit_3.Reg_1bit_13.net_1 vdd Reg_32bit_3.Reg_1bit_13.net_2 24 200
| end Reg_32bit_3.Reg_1bit_13.inverter_1
| begin Reg_32bit_3.Reg_1bit_13.inverter_2 290 260
| device Reg_32bit_3.Reg_1bit_13.inverter_2.nmos.1 550 360
n data[13] gnd Reg_32bit_3.Reg_1bit_13.net_3 24 100
| device Reg_32bit_3.Reg_1bit_13.inverter_2.nmos.2 550 360
n data[13] gnd Reg_32bit_3.Reg_1bit_13.net_3 24 100
| device Reg_32bit_3.Reg_1bit_13.inverter_2.nmos.3 550 360
n data[13] gnd Reg_32bit_3.Reg_1bit_13.net_3 24 100
| device Reg_32bit_3.Reg_1bit_13.inverter_2.nmos.4 550 360
n data[13] gnd Reg_32bit_3.Reg_1bit_13.net_3 24 100
| device Reg_32bit_3.Reg_1bit_13.inverter_2.pmos.1 550 200
p data[13] vdd Reg_32bit_3.Reg_1bit_13.net_3 24 200
| device Reg_32bit_3.Reg_1bit_13.inverter_2.pmos.2 550 200
p data[13] vdd Reg_32bit_3.Reg_1bit_13.net_3 24 200
| device Reg_32bit_3.Reg_1bit_13.inverter_2.pmos.3 550 200
p data[13] vdd Reg_32bit_3.Reg_1bit_13.net_3 24 200
| device Reg_32bit_3.Reg_1bit_13.inverter_2.pmos.4 550 200
p data[13] vdd Reg_32bit_3.Reg_1bit_13.net_3 24 200
| end Reg_32bit_3.Reg_1bit_13.inverter_2
| device Reg_32bit_3.Reg_1bit_13.nmos_1 730 230
n inR1[4] Reg_32bit_3.Reg_1bit_13.net_2 out1[13] 24 100
| device Reg_32bit_3.Reg_1bit_13.nmos_2 730 360
n inR2[4] Reg_32bit_3.Reg_1bit_13.net_2 out2[13] 24 100
| end Reg_32bit_3.Reg_1bit_13
| begin Reg_32bit_3.Reg_1bit_14 510 1930
| begin Reg_32bit_3.Reg_1bit_14.inverter 560 210
| device Reg_32bit_3.Reg_1bit_14.inverter.nmos 550 360
n Reg_32bit_3.Reg_1bit_14.net_2 gnd Reg_32bit_3.Reg_1bit_14.net_1 24 100
| device Reg_32bit_3.Reg_1bit_14.inverter.pmos 550 200
p Reg_32bit_3.Reg_1bit_14.net_2 vdd Reg_32bit_3.Reg_1bit_14.net_1 24 200
| end Reg_32bit_3.Reg_1bit_14.inverter
| device Reg_32bit_3.Reg_1bit_14.nmos.1 390 260
n w[4] Reg_32bit_3.Reg_1bit_14.net_3 Reg_32bit_3.Reg_1bit_14.net_1 24 100
| device Reg_32bit_3.Reg_1bit_14.nmos.2 390 260
n w[4] Reg_32bit_3.Reg_1bit_14.net_3 Reg_32bit_3.Reg_1bit_14.net_1 24 100
| device Reg_32bit_3.Reg_1bit_14.nmos.3 390 260
n w[4] Reg_32bit_3.Reg_1bit_14.net_3 Reg_32bit_3.Reg_1bit_14.net_1 24 100
| device Reg_32bit_3.Reg_1bit_14.nmos.4 390 260
n w[4] Reg_32bit_3.Reg_1bit_14.net_3 Reg_32bit_3.Reg_1bit_14.net_1 24 100
| begin Reg_32bit_3.Reg_1bit_14.inverter_1 550 380
| device Reg_32bit_3.Reg_1bit_14.inverter_1.nmos.1 550 360
n Reg_32bit_3.Reg_1bit_14.net_1 gnd Reg_32bit_3.Reg_1bit_14.net_2 24 100
| device Reg_32bit_3.Reg_1bit_14.inverter_1.nmos.2 550 360
n Reg_32bit_3.Reg_1bit_14.net_1 gnd Reg_32bit_3.Reg_1bit_14.net_2 24 100
| device Reg_32bit_3.Reg_1bit_14.inverter_1.nmos.3 550 360
n Reg_32bit_3.Reg_1bit_14.net_1 gnd Reg_32bit_3.Reg_1bit_14.net_2 24 100
| device Reg_32bit_3.Reg_1bit_14.inverter_1.nmos.4 550 360
n Reg_32bit_3.Reg_1bit_14.net_1 gnd Reg_32bit_3.Reg_1bit_14.net_2 24 100
| device Reg_32bit_3.Reg_1bit_14.inverter_1.pmos.1 550 200
p Reg_32bit_3.Reg_1bit_14.net_1 vdd Reg_32bit_3.Reg_1bit_14.net_2 24 200
| device Reg_32bit_3.Reg_1bit_14.inverter_1.pmos.2 550 200
p Reg_32bit_3.Reg_1bit_14.net_1 vdd Reg_32bit_3.Reg_1bit_14.net_2 24 200
| device Reg_32bit_3.Reg_1bit_14.inverter_1.pmos.3 550 200
p Reg_32bit_3.Reg_1bit_14.net_1 vdd Reg_32bit_3.Reg_1bit_14.net_2 24 200
| device Reg_32bit_3.Reg_1bit_14.inverter_1.pmos.4 550 200
p Reg_32bit_3.Reg_1bit_14.net_1 vdd Reg_32bit_3.Reg_1bit_14.net_2 24 200
| end Reg_32bit_3.Reg_1bit_14.inverter_1
| begin Reg_32bit_3.Reg_1bit_14.inverter_2 290 260
| device Reg_32bit_3.Reg_1bit_14.inverter_2.nmos.1 550 360
n data[14] gnd Reg_32bit_3.Reg_1bit_14.net_3 24 100
| device Reg_32bit_3.Reg_1bit_14.inverter_2.nmos.2 550 360
n data[14] gnd Reg_32bit_3.Reg_1bit_14.net_3 24 100
| device Reg_32bit_3.Reg_1bit_14.inverter_2.nmos.3 550 360
n data[14] gnd Reg_32bit_3.Reg_1bit_14.net_3 24 100
| device Reg_32bit_3.Reg_1bit_14.inverter_2.nmos.4 550 360
n data[14] gnd Reg_32bit_3.Reg_1bit_14.net_3 24 100
| device Reg_32bit_3.Reg_1bit_14.inverter_2.pmos.1 550 200
p data[14] vdd Reg_32bit_3.Reg_1bit_14.net_3 24 200
| device Reg_32bit_3.Reg_1bit_14.inverter_2.pmos.2 550 200
p data[14] vdd Reg_32bit_3.Reg_1bit_14.net_3 24 200
| device Reg_32bit_3.Reg_1bit_14.inverter_2.pmos.3 550 200
p data[14] vdd Reg_32bit_3.Reg_1bit_14.net_3 24 200
| device Reg_32bit_3.Reg_1bit_14.inverter_2.pmos.4 550 200
p data[14] vdd Reg_32bit_3.Reg_1bit_14.net_3 24 200
| end Reg_32bit_3.Reg_1bit_14.inverter_2
| device Reg_32bit_3.Reg_1bit_14.nmos_1 730 230
n inR1[4] Reg_32bit_3.Reg_1bit_14.net_2 out1[14] 24 100
| device Reg_32bit_3.Reg_1bit_14.nmos_2 730 360
n inR2[4] Reg_32bit_3.Reg_1bit_14.net_2 out2[14] 24 100
| end Reg_32bit_3.Reg_1bit_14
| begin Reg_32bit_3.Reg_1bit_15 510 2060
| begin Reg_32bit_3.Reg_1bit_15.inverter 560 210
| device Reg_32bit_3.Reg_1bit_15.inverter.nmos 550 360
n Reg_32bit_3.Reg_1bit_15.net_2 gnd Reg_32bit_3.Reg_1bit_15.net_1 24 100
| device Reg_32bit_3.Reg_1bit_15.inverter.pmos 550 200
p Reg_32bit_3.Reg_1bit_15.net_2 vdd Reg_32bit_3.Reg_1bit_15.net_1 24 200
| end Reg_32bit_3.Reg_1bit_15.inverter
| device Reg_32bit_3.Reg_1bit_15.nmos.1 390 260
n w[4] Reg_32bit_3.Reg_1bit_15.net_3 Reg_32bit_3.Reg_1bit_15.net_1 24 100
| device Reg_32bit_3.Reg_1bit_15.nmos.2 390 260
n w[4] Reg_32bit_3.Reg_1bit_15.net_3 Reg_32bit_3.Reg_1bit_15.net_1 24 100
| device Reg_32bit_3.Reg_1bit_15.nmos.3 390 260
n w[4] Reg_32bit_3.Reg_1bit_15.net_3 Reg_32bit_3.Reg_1bit_15.net_1 24 100
| device Reg_32bit_3.Reg_1bit_15.nmos.4 390 260
n w[4] Reg_32bit_3.Reg_1bit_15.net_3 Reg_32bit_3.Reg_1bit_15.net_1 24 100
| begin Reg_32bit_3.Reg_1bit_15.inverter_1 550 380
| device Reg_32bit_3.Reg_1bit_15.inverter_1.nmos.1 550 360
n Reg_32bit_3.Reg_1bit_15.net_1 gnd Reg_32bit_3.Reg_1bit_15.net_2 24 100
| device Reg_32bit_3.Reg_1bit_15.inverter_1.nmos.2 550 360
n Reg_32bit_3.Reg_1bit_15.net_1 gnd Reg_32bit_3.Reg_1bit_15.net_2 24 100
| device Reg_32bit_3.Reg_1bit_15.inverter_1.nmos.3 550 360
n Reg_32bit_3.Reg_1bit_15.net_1 gnd Reg_32bit_3.Reg_1bit_15.net_2 24 100
| device Reg_32bit_3.Reg_1bit_15.inverter_1.nmos.4 550 360
n Reg_32bit_3.Reg_1bit_15.net_1 gnd Reg_32bit_3.Reg_1bit_15.net_2 24 100
| device Reg_32bit_3.Reg_1bit_15.inverter_1.pmos.1 550 200
p Reg_32bit_3.Reg_1bit_15.net_1 vdd Reg_32bit_3.Reg_1bit_15.net_2 24 200
| device Reg_32bit_3.Reg_1bit_15.inverter_1.pmos.2 550 200
p Reg_32bit_3.Reg_1bit_15.net_1 vdd Reg_32bit_3.Reg_1bit_15.net_2 24 200
| device Reg_32bit_3.Reg_1bit_15.inverter_1.pmos.3 550 200
p Reg_32bit_3.Reg_1bit_15.net_1 vdd Reg_32bit_3.Reg_1bit_15.net_2 24 200
| device Reg_32bit_3.Reg_1bit_15.inverter_1.pmos.4 550 200
p Reg_32bit_3.Reg_1bit_15.net_1 vdd Reg_32bit_3.Reg_1bit_15.net_2 24 200
| end Reg_32bit_3.Reg_1bit_15.inverter_1
| begin Reg_32bit_3.Reg_1bit_15.inverter_2 290 260
| device Reg_32bit_3.Reg_1bit_15.inverter_2.nmos.1 550 360
n data[15] gnd Reg_32bit_3.Reg_1bit_15.net_3 24 100
| device Reg_32bit_3.Reg_1bit_15.inverter_2.nmos.2 550 360
n data[15] gnd Reg_32bit_3.Reg_1bit_15.net_3 24 100
| device Reg_32bit_3.Reg_1bit_15.inverter_2.nmos.3 550 360
n data[15] gnd Reg_32bit_3.Reg_1bit_15.net_3 24 100
| device Reg_32bit_3.Reg_1bit_15.inverter_2.nmos.4 550 360
n data[15] gnd Reg_32bit_3.Reg_1bit_15.net_3 24 100
| device Reg_32bit_3.Reg_1bit_15.inverter_2.pmos.1 550 200
p data[15] vdd Reg_32bit_3.Reg_1bit_15.net_3 24 200
| device Reg_32bit_3.Reg_1bit_15.inverter_2.pmos.2 550 200
p data[15] vdd Reg_32bit_3.Reg_1bit_15.net_3 24 200
| device Reg_32bit_3.Reg_1bit_15.inverter_2.pmos.3 550 200
p data[15] vdd Reg_32bit_3.Reg_1bit_15.net_3 24 200
| device Reg_32bit_3.Reg_1bit_15.inverter_2.pmos.4 550 200
p data[15] vdd Reg_32bit_3.Reg_1bit_15.net_3 24 200
| end Reg_32bit_3.Reg_1bit_15.inverter_2
| device Reg_32bit_3.Reg_1bit_15.nmos_1 730 230
n inR1[4] Reg_32bit_3.Reg_1bit_15.net_2 out1[15] 24 100
| device Reg_32bit_3.Reg_1bit_15.nmos_2 730 360
n inR2[4] Reg_32bit_3.Reg_1bit_15.net_2 out2[15] 24 100
| end Reg_32bit_3.Reg_1bit_15
| begin Reg_32bit_3.Reg_1bit_16 510 2200
| begin Reg_32bit_3.Reg_1bit_16.inverter 560 210
| device Reg_32bit_3.Reg_1bit_16.inverter.nmos 550 360
n Reg_32bit_3.Reg_1bit_16.net_2 gnd Reg_32bit_3.Reg_1bit_16.net_1 24 100
| device Reg_32bit_3.Reg_1bit_16.inverter.pmos 550 200
p Reg_32bit_3.Reg_1bit_16.net_2 vdd Reg_32bit_3.Reg_1bit_16.net_1 24 200
| end Reg_32bit_3.Reg_1bit_16.inverter
| device Reg_32bit_3.Reg_1bit_16.nmos.1 390 260
n w[4] Reg_32bit_3.Reg_1bit_16.net_3 Reg_32bit_3.Reg_1bit_16.net_1 24 100
| device Reg_32bit_3.Reg_1bit_16.nmos.2 390 260
n w[4] Reg_32bit_3.Reg_1bit_16.net_3 Reg_32bit_3.Reg_1bit_16.net_1 24 100
| device Reg_32bit_3.Reg_1bit_16.nmos.3 390 260
n w[4] Reg_32bit_3.Reg_1bit_16.net_3 Reg_32bit_3.Reg_1bit_16.net_1 24 100
| device Reg_32bit_3.Reg_1bit_16.nmos.4 390 260
n w[4] Reg_32bit_3.Reg_1bit_16.net_3 Reg_32bit_3.Reg_1bit_16.net_1 24 100
| begin Reg_32bit_3.Reg_1bit_16.inverter_1 550 380
| device Reg_32bit_3.Reg_1bit_16.inverter_1.nmos.1 550 360
n Reg_32bit_3.Reg_1bit_16.net_1 gnd Reg_32bit_3.Reg_1bit_16.net_2 24 100
| device Reg_32bit_3.Reg_1bit_16.inverter_1.nmos.2 550 360
n Reg_32bit_3.Reg_1bit_16.net_1 gnd Reg_32bit_3.Reg_1bit_16.net_2 24 100
| device Reg_32bit_3.Reg_1bit_16.inverter_1.nmos.3 550 360
n Reg_32bit_3.Reg_1bit_16.net_1 gnd Reg_32bit_3.Reg_1bit_16.net_2 24 100
| device Reg_32bit_3.Reg_1bit_16.inverter_1.nmos.4 550 360
n Reg_32bit_3.Reg_1bit_16.net_1 gnd Reg_32bit_3.Reg_1bit_16.net_2 24 100
| device Reg_32bit_3.Reg_1bit_16.inverter_1.pmos.1 550 200
p Reg_32bit_3.Reg_1bit_16.net_1 vdd Reg_32bit_3.Reg_1bit_16.net_2 24 200
| device Reg_32bit_3.Reg_1bit_16.inverter_1.pmos.2 550 200
p Reg_32bit_3.Reg_1bit_16.net_1 vdd Reg_32bit_3.Reg_1bit_16.net_2 24 200
| device Reg_32bit_3.Reg_1bit_16.inverter_1.pmos.3 550 200
p Reg_32bit_3.Reg_1bit_16.net_1 vdd Reg_32bit_3.Reg_1bit_16.net_2 24 200
| device Reg_32bit_3.Reg_1bit_16.inverter_1.pmos.4 550 200
p Reg_32bit_3.Reg_1bit_16.net_1 vdd Reg_32bit_3.Reg_1bit_16.net_2 24 200
| end Reg_32bit_3.Reg_1bit_16.inverter_1
| begin Reg_32bit_3.Reg_1bit_16.inverter_2 290 260
| device Reg_32bit_3.Reg_1bit_16.inverter_2.nmos.1 550 360
n data[16] gnd Reg_32bit_3.Reg_1bit_16.net_3 24 100
| device Reg_32bit_3.Reg_1bit_16.inverter_2.nmos.2 550 360
n data[16] gnd Reg_32bit_3.Reg_1bit_16.net_3 24 100
| device Reg_32bit_3.Reg_1bit_16.inverter_2.nmos.3 550 360
n data[16] gnd Reg_32bit_3.Reg_1bit_16.net_3 24 100
| device Reg_32bit_3.Reg_1bit_16.inverter_2.nmos.4 550 360
n data[16] gnd Reg_32bit_3.Reg_1bit_16.net_3 24 100
| device Reg_32bit_3.Reg_1bit_16.inverter_2.pmos.1 550 200
p data[16] vdd Reg_32bit_3.Reg_1bit_16.net_3 24 200
| device Reg_32bit_3.Reg_1bit_16.inverter_2.pmos.2 550 200
p data[16] vdd Reg_32bit_3.Reg_1bit_16.net_3 24 200
| device Reg_32bit_3.Reg_1bit_16.inverter_2.pmos.3 550 200
p data[16] vdd Reg_32bit_3.Reg_1bit_16.net_3 24 200
| device Reg_32bit_3.Reg_1bit_16.inverter_2.pmos.4 550 200
p data[16] vdd Reg_32bit_3.Reg_1bit_16.net_3 24 200
| end Reg_32bit_3.Reg_1bit_16.inverter_2
| device Reg_32bit_3.Reg_1bit_16.nmos_1 730 230
n inR1[4] Reg_32bit_3.Reg_1bit_16.net_2 out1[16] 24 100
| device Reg_32bit_3.Reg_1bit_16.nmos_2 730 360
n inR2[4] Reg_32bit_3.Reg_1bit_16.net_2 out2[16] 24 100
| end Reg_32bit_3.Reg_1bit_16
| begin Reg_32bit_3.Reg_1bit_17 510 2330
| begin Reg_32bit_3.Reg_1bit_17.inverter 560 210
| device Reg_32bit_3.Reg_1bit_17.inverter.nmos 550 360
n Reg_32bit_3.Reg_1bit_17.net_2 gnd Reg_32bit_3.Reg_1bit_17.net_1 24 100
| device Reg_32bit_3.Reg_1bit_17.inverter.pmos 550 200
p Reg_32bit_3.Reg_1bit_17.net_2 vdd Reg_32bit_3.Reg_1bit_17.net_1 24 200
| end Reg_32bit_3.Reg_1bit_17.inverter
| device Reg_32bit_3.Reg_1bit_17.nmos.1 390 260
n w[4] Reg_32bit_3.Reg_1bit_17.net_3 Reg_32bit_3.Reg_1bit_17.net_1 24 100
| device Reg_32bit_3.Reg_1bit_17.nmos.2 390 260
n w[4] Reg_32bit_3.Reg_1bit_17.net_3 Reg_32bit_3.Reg_1bit_17.net_1 24 100
| device Reg_32bit_3.Reg_1bit_17.nmos.3 390 260
n w[4] Reg_32bit_3.Reg_1bit_17.net_3 Reg_32bit_3.Reg_1bit_17.net_1 24 100
| device Reg_32bit_3.Reg_1bit_17.nmos.4 390 260
n w[4] Reg_32bit_3.Reg_1bit_17.net_3 Reg_32bit_3.Reg_1bit_17.net_1 24 100
| begin Reg_32bit_3.Reg_1bit_17.inverter_1 550 380
| device Reg_32bit_3.Reg_1bit_17.inverter_1.nmos.1 550 360
n Reg_32bit_3.Reg_1bit_17.net_1 gnd Reg_32bit_3.Reg_1bit_17.net_2 24 100
| device Reg_32bit_3.Reg_1bit_17.inverter_1.nmos.2 550 360
n Reg_32bit_3.Reg_1bit_17.net_1 gnd Reg_32bit_3.Reg_1bit_17.net_2 24 100
| device Reg_32bit_3.Reg_1bit_17.inverter_1.nmos.3 550 360
n Reg_32bit_3.Reg_1bit_17.net_1 gnd Reg_32bit_3.Reg_1bit_17.net_2 24 100
| device Reg_32bit_3.Reg_1bit_17.inverter_1.nmos.4 550 360
n Reg_32bit_3.Reg_1bit_17.net_1 gnd Reg_32bit_3.Reg_1bit_17.net_2 24 100
| device Reg_32bit_3.Reg_1bit_17.inverter_1.pmos.1 550 200
p Reg_32bit_3.Reg_1bit_17.net_1 vdd Reg_32bit_3.Reg_1bit_17.net_2 24 200
| device Reg_32bit_3.Reg_1bit_17.inverter_1.pmos.2 550 200
p Reg_32bit_3.Reg_1bit_17.net_1 vdd Reg_32bit_3.Reg_1bit_17.net_2 24 200
| device Reg_32bit_3.Reg_1bit_17.inverter_1.pmos.3 550 200
p Reg_32bit_3.Reg_1bit_17.net_1 vdd Reg_32bit_3.Reg_1bit_17.net_2 24 200
| device Reg_32bit_3.Reg_1bit_17.inverter_1.pmos.4 550 200
p Reg_32bit_3.Reg_1bit_17.net_1 vdd Reg_32bit_3.Reg_1bit_17.net_2 24 200
| end Reg_32bit_3.Reg_1bit_17.inverter_1
| begin Reg_32bit_3.Reg_1bit_17.inverter_2 290 260
| device Reg_32bit_3.Reg_1bit_17.inverter_2.nmos.1 550 360
n data[17] gnd Reg_32bit_3.Reg_1bit_17.net_3 24 100
| device Reg_32bit_3.Reg_1bit_17.inverter_2.nmos.2 550 360
n data[17] gnd Reg_32bit_3.Reg_1bit_17.net_3 24 100
| device Reg_32bit_3.Reg_1bit_17.inverter_2.nmos.3 550 360
n data[17] gnd Reg_32bit_3.Reg_1bit_17.net_3 24 100
| device Reg_32bit_3.Reg_1bit_17.inverter_2.nmos.4 550 360
n data[17] gnd Reg_32bit_3.Reg_1bit_17.net_3 24 100
| device Reg_32bit_3.Reg_1bit_17.inverter_2.pmos.1 550 200
p data[17] vdd Reg_32bit_3.Reg_1bit_17.net_3 24 200
| device Reg_32bit_3.Reg_1bit_17.inverter_2.pmos.2 550 200
p data[17] vdd Reg_32bit_3.Reg_1bit_17.net_3 24 200
| device Reg_32bit_3.Reg_1bit_17.inverter_2.pmos.3 550 200
p data[17] vdd Reg_32bit_3.Reg_1bit_17.net_3 24 200
| device Reg_32bit_3.Reg_1bit_17.inverter_2.pmos.4 550 200
p data[17] vdd Reg_32bit_3.Reg_1bit_17.net_3 24 200
| end Reg_32bit_3.Reg_1bit_17.inverter_2
| device Reg_32bit_3.Reg_1bit_17.nmos_1 730 230
n inR1[4] Reg_32bit_3.Reg_1bit_17.net_2 out1[17] 24 100
| device Reg_32bit_3.Reg_1bit_17.nmos_2 730 360
n inR2[4] Reg_32bit_3.Reg_1bit_17.net_2 out2[17] 24 100
| end Reg_32bit_3.Reg_1bit_17
| begin Reg_32bit_3.Reg_1bit_18 510 2460
| begin Reg_32bit_3.Reg_1bit_18.inverter 560 210
| device Reg_32bit_3.Reg_1bit_18.inverter.nmos 550 360
n Reg_32bit_3.Reg_1bit_18.net_2 gnd Reg_32bit_3.Reg_1bit_18.net_1 24 100
| device Reg_32bit_3.Reg_1bit_18.inverter.pmos 550 200
p Reg_32bit_3.Reg_1bit_18.net_2 vdd Reg_32bit_3.Reg_1bit_18.net_1 24 200
| end Reg_32bit_3.Reg_1bit_18.inverter
| device Reg_32bit_3.Reg_1bit_18.nmos.1 390 260
n w[4] Reg_32bit_3.Reg_1bit_18.net_3 Reg_32bit_3.Reg_1bit_18.net_1 24 100
| device Reg_32bit_3.Reg_1bit_18.nmos.2 390 260
n w[4] Reg_32bit_3.Reg_1bit_18.net_3 Reg_32bit_3.Reg_1bit_18.net_1 24 100
| device Reg_32bit_3.Reg_1bit_18.nmos.3 390 260
n w[4] Reg_32bit_3.Reg_1bit_18.net_3 Reg_32bit_3.Reg_1bit_18.net_1 24 100
| device Reg_32bit_3.Reg_1bit_18.nmos.4 390 260
n w[4] Reg_32bit_3.Reg_1bit_18.net_3 Reg_32bit_3.Reg_1bit_18.net_1 24 100
| begin Reg_32bit_3.Reg_1bit_18.inverter_1 550 380
| device Reg_32bit_3.Reg_1bit_18.inverter_1.nmos.1 550 360
n Reg_32bit_3.Reg_1bit_18.net_1 gnd Reg_32bit_3.Reg_1bit_18.net_2 24 100
| device Reg_32bit_3.Reg_1bit_18.inverter_1.nmos.2 550 360
n Reg_32bit_3.Reg_1bit_18.net_1 gnd Reg_32bit_3.Reg_1bit_18.net_2 24 100
| device Reg_32bit_3.Reg_1bit_18.inverter_1.nmos.3 550 360
n Reg_32bit_3.Reg_1bit_18.net_1 gnd Reg_32bit_3.Reg_1bit_18.net_2 24 100
| device Reg_32bit_3.Reg_1bit_18.inverter_1.nmos.4 550 360
n Reg_32bit_3.Reg_1bit_18.net_1 gnd Reg_32bit_3.Reg_1bit_18.net_2 24 100
| device Reg_32bit_3.Reg_1bit_18.inverter_1.pmos.1 550 200
p Reg_32bit_3.Reg_1bit_18.net_1 vdd Reg_32bit_3.Reg_1bit_18.net_2 24 200
| device Reg_32bit_3.Reg_1bit_18.inverter_1.pmos.2 550 200
p Reg_32bit_3.Reg_1bit_18.net_1 vdd Reg_32bit_3.Reg_1bit_18.net_2 24 200
| device Reg_32bit_3.Reg_1bit_18.inverter_1.pmos.3 550 200
p Reg_32bit_3.Reg_1bit_18.net_1 vdd Reg_32bit_3.Reg_1bit_18.net_2 24 200
| device Reg_32bit_3.Reg_1bit_18.inverter_1.pmos.4 550 200
p Reg_32bit_3.Reg_1bit_18.net_1 vdd Reg_32bit_3.Reg_1bit_18.net_2 24 200
| end Reg_32bit_3.Reg_1bit_18.inverter_1
| begin Reg_32bit_3.Reg_1bit_18.inverter_2 290 260
| device Reg_32bit_3.Reg_1bit_18.inverter_2.nmos.1 550 360
n data[18] gnd Reg_32bit_3.Reg_1bit_18.net_3 24 100
| device Reg_32bit_3.Reg_1bit_18.inverter_2.nmos.2 550 360
n data[18] gnd Reg_32bit_3.Reg_1bit_18.net_3 24 100
| device Reg_32bit_3.Reg_1bit_18.inverter_2.nmos.3 550 360
n data[18] gnd Reg_32bit_3.Reg_1bit_18.net_3 24 100
| device Reg_32bit_3.Reg_1bit_18.inverter_2.nmos.4 550 360
n data[18] gnd Reg_32bit_3.Reg_1bit_18.net_3 24 100
| device Reg_32bit_3.Reg_1bit_18.inverter_2.pmos.1 550 200
p data[18] vdd Reg_32bit_3.Reg_1bit_18.net_3 24 200
| device Reg_32bit_3.Reg_1bit_18.inverter_2.pmos.2 550 200
p data[18] vdd Reg_32bit_3.Reg_1bit_18.net_3 24 200
| device Reg_32bit_3.Reg_1bit_18.inverter_2.pmos.3 550 200
p data[18] vdd Reg_32bit_3.Reg_1bit_18.net_3 24 200
| device Reg_32bit_3.Reg_1bit_18.inverter_2.pmos.4 550 200
p data[18] vdd Reg_32bit_3.Reg_1bit_18.net_3 24 200
| end Reg_32bit_3.Reg_1bit_18.inverter_2
| device Reg_32bit_3.Reg_1bit_18.nmos_1 730 230
n inR1[4] Reg_32bit_3.Reg_1bit_18.net_2 out1[18] 24 100
| device Reg_32bit_3.Reg_1bit_18.nmos_2 730 360
n inR2[4] Reg_32bit_3.Reg_1bit_18.net_2 out2[18] 24 100
| end Reg_32bit_3.Reg_1bit_18
| begin Reg_32bit_3.Reg_1bit_19 510 2590
| begin Reg_32bit_3.Reg_1bit_19.inverter 560 210
| device Reg_32bit_3.Reg_1bit_19.inverter.nmos 550 360
n Reg_32bit_3.Reg_1bit_19.net_2 gnd Reg_32bit_3.Reg_1bit_19.net_1 24 100
| device Reg_32bit_3.Reg_1bit_19.inverter.pmos 550 200
p Reg_32bit_3.Reg_1bit_19.net_2 vdd Reg_32bit_3.Reg_1bit_19.net_1 24 200
| end Reg_32bit_3.Reg_1bit_19.inverter
| device Reg_32bit_3.Reg_1bit_19.nmos.1 390 260
n w[4] Reg_32bit_3.Reg_1bit_19.net_3 Reg_32bit_3.Reg_1bit_19.net_1 24 100
| device Reg_32bit_3.Reg_1bit_19.nmos.2 390 260
n w[4] Reg_32bit_3.Reg_1bit_19.net_3 Reg_32bit_3.Reg_1bit_19.net_1 24 100
| device Reg_32bit_3.Reg_1bit_19.nmos.3 390 260
n w[4] Reg_32bit_3.Reg_1bit_19.net_3 Reg_32bit_3.Reg_1bit_19.net_1 24 100
| device Reg_32bit_3.Reg_1bit_19.nmos.4 390 260
n w[4] Reg_32bit_3.Reg_1bit_19.net_3 Reg_32bit_3.Reg_1bit_19.net_1 24 100
| begin Reg_32bit_3.Reg_1bit_19.inverter_1 550 380
| device Reg_32bit_3.Reg_1bit_19.inverter_1.nmos.1 550 360
n Reg_32bit_3.Reg_1bit_19.net_1 gnd Reg_32bit_3.Reg_1bit_19.net_2 24 100
| device Reg_32bit_3.Reg_1bit_19.inverter_1.nmos.2 550 360
n Reg_32bit_3.Reg_1bit_19.net_1 gnd Reg_32bit_3.Reg_1bit_19.net_2 24 100
| device Reg_32bit_3.Reg_1bit_19.inverter_1.nmos.3 550 360
n Reg_32bit_3.Reg_1bit_19.net_1 gnd Reg_32bit_3.Reg_1bit_19.net_2 24 100
| device Reg_32bit_3.Reg_1bit_19.inverter_1.nmos.4 550 360
n Reg_32bit_3.Reg_1bit_19.net_1 gnd Reg_32bit_3.Reg_1bit_19.net_2 24 100
| device Reg_32bit_3.Reg_1bit_19.inverter_1.pmos.1 550 200
p Reg_32bit_3.Reg_1bit_19.net_1 vdd Reg_32bit_3.Reg_1bit_19.net_2 24 200
| device Reg_32bit_3.Reg_1bit_19.inverter_1.pmos.2 550 200
p Reg_32bit_3.Reg_1bit_19.net_1 vdd Reg_32bit_3.Reg_1bit_19.net_2 24 200
| device Reg_32bit_3.Reg_1bit_19.inverter_1.pmos.3 550 200
p Reg_32bit_3.Reg_1bit_19.net_1 vdd Reg_32bit_3.Reg_1bit_19.net_2 24 200
| device Reg_32bit_3.Reg_1bit_19.inverter_1.pmos.4 550 200
p Reg_32bit_3.Reg_1bit_19.net_1 vdd Reg_32bit_3.Reg_1bit_19.net_2 24 200
| end Reg_32bit_3.Reg_1bit_19.inverter_1
| begin Reg_32bit_3.Reg_1bit_19.inverter_2 290 260
| device Reg_32bit_3.Reg_1bit_19.inverter_2.nmos.1 550 360
n data[19] gnd Reg_32bit_3.Reg_1bit_19.net_3 24 100
| device Reg_32bit_3.Reg_1bit_19.inverter_2.nmos.2 550 360
n data[19] gnd Reg_32bit_3.Reg_1bit_19.net_3 24 100
| device Reg_32bit_3.Reg_1bit_19.inverter_2.nmos.3 550 360
n data[19] gnd Reg_32bit_3.Reg_1bit_19.net_3 24 100
| device Reg_32bit_3.Reg_1bit_19.inverter_2.nmos.4 550 360
n data[19] gnd Reg_32bit_3.Reg_1bit_19.net_3 24 100
| device Reg_32bit_3.Reg_1bit_19.inverter_2.pmos.1 550 200
p data[19] vdd Reg_32bit_3.Reg_1bit_19.net_3 24 200
| device Reg_32bit_3.Reg_1bit_19.inverter_2.pmos.2 550 200
p data[19] vdd Reg_32bit_3.Reg_1bit_19.net_3 24 200
| device Reg_32bit_3.Reg_1bit_19.inverter_2.pmos.3 550 200
p data[19] vdd Reg_32bit_3.Reg_1bit_19.net_3 24 200
| device Reg_32bit_3.Reg_1bit_19.inverter_2.pmos.4 550 200
p data[19] vdd Reg_32bit_3.Reg_1bit_19.net_3 24 200
| end Reg_32bit_3.Reg_1bit_19.inverter_2
| device Reg_32bit_3.Reg_1bit_19.nmos_1 730 230
n inR1[4] Reg_32bit_3.Reg_1bit_19.net_2 out1[19] 24 100
| device Reg_32bit_3.Reg_1bit_19.nmos_2 730 360
n inR2[4] Reg_32bit_3.Reg_1bit_19.net_2 out2[19] 24 100
| end Reg_32bit_3.Reg_1bit_19
| begin Reg_32bit_3.Reg_1bit_20 510 2720
| begin Reg_32bit_3.Reg_1bit_20.inverter 560 210
| device Reg_32bit_3.Reg_1bit_20.inverter.nmos 550 360
n Reg_32bit_3.Reg_1bit_20.net_2 gnd Reg_32bit_3.Reg_1bit_20.net_1 24 100
| device Reg_32bit_3.Reg_1bit_20.inverter.pmos 550 200
p Reg_32bit_3.Reg_1bit_20.net_2 vdd Reg_32bit_3.Reg_1bit_20.net_1 24 200
| end Reg_32bit_3.Reg_1bit_20.inverter
| device Reg_32bit_3.Reg_1bit_20.nmos.1 390 260
n w[4] Reg_32bit_3.Reg_1bit_20.net_3 Reg_32bit_3.Reg_1bit_20.net_1 24 100
| device Reg_32bit_3.Reg_1bit_20.nmos.2 390 260
n w[4] Reg_32bit_3.Reg_1bit_20.net_3 Reg_32bit_3.Reg_1bit_20.net_1 24 100
| device Reg_32bit_3.Reg_1bit_20.nmos.3 390 260
n w[4] Reg_32bit_3.Reg_1bit_20.net_3 Reg_32bit_3.Reg_1bit_20.net_1 24 100
| device Reg_32bit_3.Reg_1bit_20.nmos.4 390 260
n w[4] Reg_32bit_3.Reg_1bit_20.net_3 Reg_32bit_3.Reg_1bit_20.net_1 24 100
| begin Reg_32bit_3.Reg_1bit_20.inverter_1 550 380
| device Reg_32bit_3.Reg_1bit_20.inverter_1.nmos.1 550 360
n Reg_32bit_3.Reg_1bit_20.net_1 gnd Reg_32bit_3.Reg_1bit_20.net_2 24 100
| device Reg_32bit_3.Reg_1bit_20.inverter_1.nmos.2 550 360
n Reg_32bit_3.Reg_1bit_20.net_1 gnd Reg_32bit_3.Reg_1bit_20.net_2 24 100
| device Reg_32bit_3.Reg_1bit_20.inverter_1.nmos.3 550 360
n Reg_32bit_3.Reg_1bit_20.net_1 gnd Reg_32bit_3.Reg_1bit_20.net_2 24 100
| device Reg_32bit_3.Reg_1bit_20.inverter_1.nmos.4 550 360
n Reg_32bit_3.Reg_1bit_20.net_1 gnd Reg_32bit_3.Reg_1bit_20.net_2 24 100
| device Reg_32bit_3.Reg_1bit_20.inverter_1.pmos.1 550 200
p Reg_32bit_3.Reg_1bit_20.net_1 vdd Reg_32bit_3.Reg_1bit_20.net_2 24 200
| device Reg_32bit_3.Reg_1bit_20.inverter_1.pmos.2 550 200
p Reg_32bit_3.Reg_1bit_20.net_1 vdd Reg_32bit_3.Reg_1bit_20.net_2 24 200
| device Reg_32bit_3.Reg_1bit_20.inverter_1.pmos.3 550 200
p Reg_32bit_3.Reg_1bit_20.net_1 vdd Reg_32bit_3.Reg_1bit_20.net_2 24 200
| device Reg_32bit_3.Reg_1bit_20.inverter_1.pmos.4 550 200
p Reg_32bit_3.Reg_1bit_20.net_1 vdd Reg_32bit_3.Reg_1bit_20.net_2 24 200
| end Reg_32bit_3.Reg_1bit_20.inverter_1
| begin Reg_32bit_3.Reg_1bit_20.inverter_2 290 260
| device Reg_32bit_3.Reg_1bit_20.inverter_2.nmos.1 550 360
n data[20] gnd Reg_32bit_3.Reg_1bit_20.net_3 24 100
| device Reg_32bit_3.Reg_1bit_20.inverter_2.nmos.2 550 360
n data[20] gnd Reg_32bit_3.Reg_1bit_20.net_3 24 100
| device Reg_32bit_3.Reg_1bit_20.inverter_2.nmos.3 550 360
n data[20] gnd Reg_32bit_3.Reg_1bit_20.net_3 24 100
| device Reg_32bit_3.Reg_1bit_20.inverter_2.nmos.4 550 360
n data[20] gnd Reg_32bit_3.Reg_1bit_20.net_3 24 100
| device Reg_32bit_3.Reg_1bit_20.inverter_2.pmos.1 550 200
p data[20] vdd Reg_32bit_3.Reg_1bit_20.net_3 24 200
| device Reg_32bit_3.Reg_1bit_20.inverter_2.pmos.2 550 200
p data[20] vdd Reg_32bit_3.Reg_1bit_20.net_3 24 200
| device Reg_32bit_3.Reg_1bit_20.inverter_2.pmos.3 550 200
p data[20] vdd Reg_32bit_3.Reg_1bit_20.net_3 24 200
| device Reg_32bit_3.Reg_1bit_20.inverter_2.pmos.4 550 200
p data[20] vdd Reg_32bit_3.Reg_1bit_20.net_3 24 200
| end Reg_32bit_3.Reg_1bit_20.inverter_2
| device Reg_32bit_3.Reg_1bit_20.nmos_1 730 230
n inR1[4] Reg_32bit_3.Reg_1bit_20.net_2 out1[20] 24 100
| device Reg_32bit_3.Reg_1bit_20.nmos_2 730 360
n inR2[4] Reg_32bit_3.Reg_1bit_20.net_2 out2[20] 24 100
| end Reg_32bit_3.Reg_1bit_20
| begin Reg_32bit_3.Reg_1bit_21 510 2850
| begin Reg_32bit_3.Reg_1bit_21.inverter 560 210
| device Reg_32bit_3.Reg_1bit_21.inverter.nmos 550 360
n Reg_32bit_3.Reg_1bit_21.net_2 gnd Reg_32bit_3.Reg_1bit_21.net_1 24 100
| device Reg_32bit_3.Reg_1bit_21.inverter.pmos 550 200
p Reg_32bit_3.Reg_1bit_21.net_2 vdd Reg_32bit_3.Reg_1bit_21.net_1 24 200
| end Reg_32bit_3.Reg_1bit_21.inverter
| device Reg_32bit_3.Reg_1bit_21.nmos.1 390 260
n w[4] Reg_32bit_3.Reg_1bit_21.net_3 Reg_32bit_3.Reg_1bit_21.net_1 24 100
| device Reg_32bit_3.Reg_1bit_21.nmos.2 390 260
n w[4] Reg_32bit_3.Reg_1bit_21.net_3 Reg_32bit_3.Reg_1bit_21.net_1 24 100
| device Reg_32bit_3.Reg_1bit_21.nmos.3 390 260
n w[4] Reg_32bit_3.Reg_1bit_21.net_3 Reg_32bit_3.Reg_1bit_21.net_1 24 100
| device Reg_32bit_3.Reg_1bit_21.nmos.4 390 260
n w[4] Reg_32bit_3.Reg_1bit_21.net_3 Reg_32bit_3.Reg_1bit_21.net_1 24 100
| begin Reg_32bit_3.Reg_1bit_21.inverter_1 550 380
| device Reg_32bit_3.Reg_1bit_21.inverter_1.nmos.1 550 360
n Reg_32bit_3.Reg_1bit_21.net_1 gnd Reg_32bit_3.Reg_1bit_21.net_2 24 100
| device Reg_32bit_3.Reg_1bit_21.inverter_1.nmos.2 550 360
n Reg_32bit_3.Reg_1bit_21.net_1 gnd Reg_32bit_3.Reg_1bit_21.net_2 24 100
| device Reg_32bit_3.Reg_1bit_21.inverter_1.nmos.3 550 360
n Reg_32bit_3.Reg_1bit_21.net_1 gnd Reg_32bit_3.Reg_1bit_21.net_2 24 100
| device Reg_32bit_3.Reg_1bit_21.inverter_1.nmos.4 550 360
n Reg_32bit_3.Reg_1bit_21.net_1 gnd Reg_32bit_3.Reg_1bit_21.net_2 24 100
| device Reg_32bit_3.Reg_1bit_21.inverter_1.pmos.1 550 200
p Reg_32bit_3.Reg_1bit_21.net_1 vdd Reg_32bit_3.Reg_1bit_21.net_2 24 200
| device Reg_32bit_3.Reg_1bit_21.inverter_1.pmos.2 550 200
p Reg_32bit_3.Reg_1bit_21.net_1 vdd Reg_32bit_3.Reg_1bit_21.net_2 24 200
| device Reg_32bit_3.Reg_1bit_21.inverter_1.pmos.3 550 200
p Reg_32bit_3.Reg_1bit_21.net_1 vdd Reg_32bit_3.Reg_1bit_21.net_2 24 200
| device Reg_32bit_3.Reg_1bit_21.inverter_1.pmos.4 550 200
p Reg_32bit_3.Reg_1bit_21.net_1 vdd Reg_32bit_3.Reg_1bit_21.net_2 24 200
| end Reg_32bit_3.Reg_1bit_21.inverter_1
| begin Reg_32bit_3.Reg_1bit_21.inverter_2 290 260
| device Reg_32bit_3.Reg_1bit_21.inverter_2.nmos.1 550 360
n data[21] gnd Reg_32bit_3.Reg_1bit_21.net_3 24 100
| device Reg_32bit_3.Reg_1bit_21.inverter_2.nmos.2 550 360
n data[21] gnd Reg_32bit_3.Reg_1bit_21.net_3 24 100
| device Reg_32bit_3.Reg_1bit_21.inverter_2.nmos.3 550 360
n data[21] gnd Reg_32bit_3.Reg_1bit_21.net_3 24 100
| device Reg_32bit_3.Reg_1bit_21.inverter_2.nmos.4 550 360
n data[21] gnd Reg_32bit_3.Reg_1bit_21.net_3 24 100
| device Reg_32bit_3.Reg_1bit_21.inverter_2.pmos.1 550 200
p data[21] vdd Reg_32bit_3.Reg_1bit_21.net_3 24 200
| device Reg_32bit_3.Reg_1bit_21.inverter_2.pmos.2 550 200
p data[21] vdd Reg_32bit_3.Reg_1bit_21.net_3 24 200
| device Reg_32bit_3.Reg_1bit_21.inverter_2.pmos.3 550 200
p data[21] vdd Reg_32bit_3.Reg_1bit_21.net_3 24 200
| device Reg_32bit_3.Reg_1bit_21.inverter_2.pmos.4 550 200
p data[21] vdd Reg_32bit_3.Reg_1bit_21.net_3 24 200
| end Reg_32bit_3.Reg_1bit_21.inverter_2
| device Reg_32bit_3.Reg_1bit_21.nmos_1 730 230
n inR1[4] Reg_32bit_3.Reg_1bit_21.net_2 out1[21] 24 100
| device Reg_32bit_3.Reg_1bit_21.nmos_2 730 360
n inR2[4] Reg_32bit_3.Reg_1bit_21.net_2 out2[21] 24 100
| end Reg_32bit_3.Reg_1bit_21
| begin Reg_32bit_3.Reg_1bit_22 510 2980
| begin Reg_32bit_3.Reg_1bit_22.inverter 560 210
| device Reg_32bit_3.Reg_1bit_22.inverter.nmos 550 360
n Reg_32bit_3.Reg_1bit_22.net_2 gnd Reg_32bit_3.Reg_1bit_22.net_1 24 100
| device Reg_32bit_3.Reg_1bit_22.inverter.pmos 550 200
p Reg_32bit_3.Reg_1bit_22.net_2 vdd Reg_32bit_3.Reg_1bit_22.net_1 24 200
| end Reg_32bit_3.Reg_1bit_22.inverter
| device Reg_32bit_3.Reg_1bit_22.nmos.1 390 260
n w[4] Reg_32bit_3.Reg_1bit_22.net_3 Reg_32bit_3.Reg_1bit_22.net_1 24 100
| device Reg_32bit_3.Reg_1bit_22.nmos.2 390 260
n w[4] Reg_32bit_3.Reg_1bit_22.net_3 Reg_32bit_3.Reg_1bit_22.net_1 24 100
| device Reg_32bit_3.Reg_1bit_22.nmos.3 390 260
n w[4] Reg_32bit_3.Reg_1bit_22.net_3 Reg_32bit_3.Reg_1bit_22.net_1 24 100
| device Reg_32bit_3.Reg_1bit_22.nmos.4 390 260
n w[4] Reg_32bit_3.Reg_1bit_22.net_3 Reg_32bit_3.Reg_1bit_22.net_1 24 100
| begin Reg_32bit_3.Reg_1bit_22.inverter_1 550 380
| device Reg_32bit_3.Reg_1bit_22.inverter_1.nmos.1 550 360
n Reg_32bit_3.Reg_1bit_22.net_1 gnd Reg_32bit_3.Reg_1bit_22.net_2 24 100
| device Reg_32bit_3.Reg_1bit_22.inverter_1.nmos.2 550 360
n Reg_32bit_3.Reg_1bit_22.net_1 gnd Reg_32bit_3.Reg_1bit_22.net_2 24 100
| device Reg_32bit_3.Reg_1bit_22.inverter_1.nmos.3 550 360
n Reg_32bit_3.Reg_1bit_22.net_1 gnd Reg_32bit_3.Reg_1bit_22.net_2 24 100
| device Reg_32bit_3.Reg_1bit_22.inverter_1.nmos.4 550 360
n Reg_32bit_3.Reg_1bit_22.net_1 gnd Reg_32bit_3.Reg_1bit_22.net_2 24 100
| device Reg_32bit_3.Reg_1bit_22.inverter_1.pmos.1 550 200
p Reg_32bit_3.Reg_1bit_22.net_1 vdd Reg_32bit_3.Reg_1bit_22.net_2 24 200
| device Reg_32bit_3.Reg_1bit_22.inverter_1.pmos.2 550 200
p Reg_32bit_3.Reg_1bit_22.net_1 vdd Reg_32bit_3.Reg_1bit_22.net_2 24 200
| device Reg_32bit_3.Reg_1bit_22.inverter_1.pmos.3 550 200
p Reg_32bit_3.Reg_1bit_22.net_1 vdd Reg_32bit_3.Reg_1bit_22.net_2 24 200
| device Reg_32bit_3.Reg_1bit_22.inverter_1.pmos.4 550 200
p Reg_32bit_3.Reg_1bit_22.net_1 vdd Reg_32bit_3.Reg_1bit_22.net_2 24 200
| end Reg_32bit_3.Reg_1bit_22.inverter_1
| begin Reg_32bit_3.Reg_1bit_22.inverter_2 290 260
| device Reg_32bit_3.Reg_1bit_22.inverter_2.nmos.1 550 360
n data[22] gnd Reg_32bit_3.Reg_1bit_22.net_3 24 100
| device Reg_32bit_3.Reg_1bit_22.inverter_2.nmos.2 550 360
n data[22] gnd Reg_32bit_3.Reg_1bit_22.net_3 24 100
| device Reg_32bit_3.Reg_1bit_22.inverter_2.nmos.3 550 360
n data[22] gnd Reg_32bit_3.Reg_1bit_22.net_3 24 100
| device Reg_32bit_3.Reg_1bit_22.inverter_2.nmos.4 550 360
n data[22] gnd Reg_32bit_3.Reg_1bit_22.net_3 24 100
| device Reg_32bit_3.Reg_1bit_22.inverter_2.pmos.1 550 200
p data[22] vdd Reg_32bit_3.Reg_1bit_22.net_3 24 200
| device Reg_32bit_3.Reg_1bit_22.inverter_2.pmos.2 550 200
p data[22] vdd Reg_32bit_3.Reg_1bit_22.net_3 24 200
| device Reg_32bit_3.Reg_1bit_22.inverter_2.pmos.3 550 200
p data[22] vdd Reg_32bit_3.Reg_1bit_22.net_3 24 200
| device Reg_32bit_3.Reg_1bit_22.inverter_2.pmos.4 550 200
p data[22] vdd Reg_32bit_3.Reg_1bit_22.net_3 24 200
| end Reg_32bit_3.Reg_1bit_22.inverter_2
| device Reg_32bit_3.Reg_1bit_22.nmos_1 730 230
n inR1[4] Reg_32bit_3.Reg_1bit_22.net_2 out1[22] 24 100
| device Reg_32bit_3.Reg_1bit_22.nmos_2 730 360
n inR2[4] Reg_32bit_3.Reg_1bit_22.net_2 out2[22] 24 100
| end Reg_32bit_3.Reg_1bit_22
| begin Reg_32bit_3.Reg_1bit_23 510 3110
| begin Reg_32bit_3.Reg_1bit_23.inverter 560 210
| device Reg_32bit_3.Reg_1bit_23.inverter.nmos 550 360
n Reg_32bit_3.Reg_1bit_23.net_2 gnd Reg_32bit_3.Reg_1bit_23.net_1 24 100
| device Reg_32bit_3.Reg_1bit_23.inverter.pmos 550 200
p Reg_32bit_3.Reg_1bit_23.net_2 vdd Reg_32bit_3.Reg_1bit_23.net_1 24 200
| end Reg_32bit_3.Reg_1bit_23.inverter
| device Reg_32bit_3.Reg_1bit_23.nmos.1 390 260
n w[4] Reg_32bit_3.Reg_1bit_23.net_3 Reg_32bit_3.Reg_1bit_23.net_1 24 100
| device Reg_32bit_3.Reg_1bit_23.nmos.2 390 260
n w[4] Reg_32bit_3.Reg_1bit_23.net_3 Reg_32bit_3.Reg_1bit_23.net_1 24 100
| device Reg_32bit_3.Reg_1bit_23.nmos.3 390 260
n w[4] Reg_32bit_3.Reg_1bit_23.net_3 Reg_32bit_3.Reg_1bit_23.net_1 24 100
| device Reg_32bit_3.Reg_1bit_23.nmos.4 390 260
n w[4] Reg_32bit_3.Reg_1bit_23.net_3 Reg_32bit_3.Reg_1bit_23.net_1 24 100
| begin Reg_32bit_3.Reg_1bit_23.inverter_1 550 380
| device Reg_32bit_3.Reg_1bit_23.inverter_1.nmos.1 550 360
n Reg_32bit_3.Reg_1bit_23.net_1 gnd Reg_32bit_3.Reg_1bit_23.net_2 24 100
| device Reg_32bit_3.Reg_1bit_23.inverter_1.nmos.2 550 360
n Reg_32bit_3.Reg_1bit_23.net_1 gnd Reg_32bit_3.Reg_1bit_23.net_2 24 100
| device Reg_32bit_3.Reg_1bit_23.inverter_1.nmos.3 550 360
n Reg_32bit_3.Reg_1bit_23.net_1 gnd Reg_32bit_3.Reg_1bit_23.net_2 24 100
| device Reg_32bit_3.Reg_1bit_23.inverter_1.nmos.4 550 360
n Reg_32bit_3.Reg_1bit_23.net_1 gnd Reg_32bit_3.Reg_1bit_23.net_2 24 100
| device Reg_32bit_3.Reg_1bit_23.inverter_1.pmos.1 550 200
p Reg_32bit_3.Reg_1bit_23.net_1 vdd Reg_32bit_3.Reg_1bit_23.net_2 24 200
| device Reg_32bit_3.Reg_1bit_23.inverter_1.pmos.2 550 200
p Reg_32bit_3.Reg_1bit_23.net_1 vdd Reg_32bit_3.Reg_1bit_23.net_2 24 200
| device Reg_32bit_3.Reg_1bit_23.inverter_1.pmos.3 550 200
p Reg_32bit_3.Reg_1bit_23.net_1 vdd Reg_32bit_3.Reg_1bit_23.net_2 24 200
| device Reg_32bit_3.Reg_1bit_23.inverter_1.pmos.4 550 200
p Reg_32bit_3.Reg_1bit_23.net_1 vdd Reg_32bit_3.Reg_1bit_23.net_2 24 200
| end Reg_32bit_3.Reg_1bit_23.inverter_1
| begin Reg_32bit_3.Reg_1bit_23.inverter_2 290 260
| device Reg_32bit_3.Reg_1bit_23.inverter_2.nmos.1 550 360
n data[23] gnd Reg_32bit_3.Reg_1bit_23.net_3 24 100
| device Reg_32bit_3.Reg_1bit_23.inverter_2.nmos.2 550 360
n data[23] gnd Reg_32bit_3.Reg_1bit_23.net_3 24 100
| device Reg_32bit_3.Reg_1bit_23.inverter_2.nmos.3 550 360
n data[23] gnd Reg_32bit_3.Reg_1bit_23.net_3 24 100
| device Reg_32bit_3.Reg_1bit_23.inverter_2.nmos.4 550 360
n data[23] gnd Reg_32bit_3.Reg_1bit_23.net_3 24 100
| device Reg_32bit_3.Reg_1bit_23.inverter_2.pmos.1 550 200
p data[23] vdd Reg_32bit_3.Reg_1bit_23.net_3 24 200
| device Reg_32bit_3.Reg_1bit_23.inverter_2.pmos.2 550 200
p data[23] vdd Reg_32bit_3.Reg_1bit_23.net_3 24 200
| device Reg_32bit_3.Reg_1bit_23.inverter_2.pmos.3 550 200
p data[23] vdd Reg_32bit_3.Reg_1bit_23.net_3 24 200
| device Reg_32bit_3.Reg_1bit_23.inverter_2.pmos.4 550 200
p data[23] vdd Reg_32bit_3.Reg_1bit_23.net_3 24 200
| end Reg_32bit_3.Reg_1bit_23.inverter_2
| device Reg_32bit_3.Reg_1bit_23.nmos_1 730 230
n inR1[4] Reg_32bit_3.Reg_1bit_23.net_2 out1[23] 24 100
| device Reg_32bit_3.Reg_1bit_23.nmos_2 730 360
n inR2[4] Reg_32bit_3.Reg_1bit_23.net_2 out2[23] 24 100
| end Reg_32bit_3.Reg_1bit_23
| begin Reg_32bit_3.Reg_1bit_24 510 3250
| begin Reg_32bit_3.Reg_1bit_24.inverter 560 210
| device Reg_32bit_3.Reg_1bit_24.inverter.nmos 550 360
n Reg_32bit_3.Reg_1bit_24.net_2 gnd Reg_32bit_3.Reg_1bit_24.net_1 24 100
| device Reg_32bit_3.Reg_1bit_24.inverter.pmos 550 200
p Reg_32bit_3.Reg_1bit_24.net_2 vdd Reg_32bit_3.Reg_1bit_24.net_1 24 200
| end Reg_32bit_3.Reg_1bit_24.inverter
| device Reg_32bit_3.Reg_1bit_24.nmos.1 390 260
n w[4] Reg_32bit_3.Reg_1bit_24.net_3 Reg_32bit_3.Reg_1bit_24.net_1 24 100
| device Reg_32bit_3.Reg_1bit_24.nmos.2 390 260
n w[4] Reg_32bit_3.Reg_1bit_24.net_3 Reg_32bit_3.Reg_1bit_24.net_1 24 100
| device Reg_32bit_3.Reg_1bit_24.nmos.3 390 260
n w[4] Reg_32bit_3.Reg_1bit_24.net_3 Reg_32bit_3.Reg_1bit_24.net_1 24 100
| device Reg_32bit_3.Reg_1bit_24.nmos.4 390 260
n w[4] Reg_32bit_3.Reg_1bit_24.net_3 Reg_32bit_3.Reg_1bit_24.net_1 24 100
| begin Reg_32bit_3.Reg_1bit_24.inverter_1 550 380
| device Reg_32bit_3.Reg_1bit_24.inverter_1.nmos.1 550 360
n Reg_32bit_3.Reg_1bit_24.net_1 gnd Reg_32bit_3.Reg_1bit_24.net_2 24 100
| device Reg_32bit_3.Reg_1bit_24.inverter_1.nmos.2 550 360
n Reg_32bit_3.Reg_1bit_24.net_1 gnd Reg_32bit_3.Reg_1bit_24.net_2 24 100
| device Reg_32bit_3.Reg_1bit_24.inverter_1.nmos.3 550 360
n Reg_32bit_3.Reg_1bit_24.net_1 gnd Reg_32bit_3.Reg_1bit_24.net_2 24 100
| device Reg_32bit_3.Reg_1bit_24.inverter_1.nmos.4 550 360
n Reg_32bit_3.Reg_1bit_24.net_1 gnd Reg_32bit_3.Reg_1bit_24.net_2 24 100
| device Reg_32bit_3.Reg_1bit_24.inverter_1.pmos.1 550 200
p Reg_32bit_3.Reg_1bit_24.net_1 vdd Reg_32bit_3.Reg_1bit_24.net_2 24 200
| device Reg_32bit_3.Reg_1bit_24.inverter_1.pmos.2 550 200
p Reg_32bit_3.Reg_1bit_24.net_1 vdd Reg_32bit_3.Reg_1bit_24.net_2 24 200
| device Reg_32bit_3.Reg_1bit_24.inverter_1.pmos.3 550 200
p Reg_32bit_3.Reg_1bit_24.net_1 vdd Reg_32bit_3.Reg_1bit_24.net_2 24 200
| device Reg_32bit_3.Reg_1bit_24.inverter_1.pmos.4 550 200
p Reg_32bit_3.Reg_1bit_24.net_1 vdd Reg_32bit_3.Reg_1bit_24.net_2 24 200
| end Reg_32bit_3.Reg_1bit_24.inverter_1
| begin Reg_32bit_3.Reg_1bit_24.inverter_2 290 260
| device Reg_32bit_3.Reg_1bit_24.inverter_2.nmos.1 550 360
n data[24] gnd Reg_32bit_3.Reg_1bit_24.net_3 24 100
| device Reg_32bit_3.Reg_1bit_24.inverter_2.nmos.2 550 360
n data[24] gnd Reg_32bit_3.Reg_1bit_24.net_3 24 100
| device Reg_32bit_3.Reg_1bit_24.inverter_2.nmos.3 550 360
n data[24] gnd Reg_32bit_3.Reg_1bit_24.net_3 24 100
| device Reg_32bit_3.Reg_1bit_24.inverter_2.nmos.4 550 360
n data[24] gnd Reg_32bit_3.Reg_1bit_24.net_3 24 100
| device Reg_32bit_3.Reg_1bit_24.inverter_2.pmos.1 550 200
p data[24] vdd Reg_32bit_3.Reg_1bit_24.net_3 24 200
| device Reg_32bit_3.Reg_1bit_24.inverter_2.pmos.2 550 200
p data[24] vdd Reg_32bit_3.Reg_1bit_24.net_3 24 200
| device Reg_32bit_3.Reg_1bit_24.inverter_2.pmos.3 550 200
p data[24] vdd Reg_32bit_3.Reg_1bit_24.net_3 24 200
| device Reg_32bit_3.Reg_1bit_24.inverter_2.pmos.4 550 200
p data[24] vdd Reg_32bit_3.Reg_1bit_24.net_3 24 200
| end Reg_32bit_3.Reg_1bit_24.inverter_2
| device Reg_32bit_3.Reg_1bit_24.nmos_1 730 230
n inR1[4] Reg_32bit_3.Reg_1bit_24.net_2 out1[24] 24 100
| device Reg_32bit_3.Reg_1bit_24.nmos_2 730 360
n inR2[4] Reg_32bit_3.Reg_1bit_24.net_2 out2[24] 24 100
| end Reg_32bit_3.Reg_1bit_24
| begin Reg_32bit_3.Reg_1bit_25 510 3380
| begin Reg_32bit_3.Reg_1bit_25.inverter 560 210
| device Reg_32bit_3.Reg_1bit_25.inverter.nmos 550 360
n Reg_32bit_3.Reg_1bit_25.net_2 gnd Reg_32bit_3.Reg_1bit_25.net_1 24 100
| device Reg_32bit_3.Reg_1bit_25.inverter.pmos 550 200
p Reg_32bit_3.Reg_1bit_25.net_2 vdd Reg_32bit_3.Reg_1bit_25.net_1 24 200
| end Reg_32bit_3.Reg_1bit_25.inverter
| device Reg_32bit_3.Reg_1bit_25.nmos.1 390 260
n w[4] Reg_32bit_3.Reg_1bit_25.net_3 Reg_32bit_3.Reg_1bit_25.net_1 24 100
| device Reg_32bit_3.Reg_1bit_25.nmos.2 390 260
n w[4] Reg_32bit_3.Reg_1bit_25.net_3 Reg_32bit_3.Reg_1bit_25.net_1 24 100
| device Reg_32bit_3.Reg_1bit_25.nmos.3 390 260
n w[4] Reg_32bit_3.Reg_1bit_25.net_3 Reg_32bit_3.Reg_1bit_25.net_1 24 100
| device Reg_32bit_3.Reg_1bit_25.nmos.4 390 260
n w[4] Reg_32bit_3.Reg_1bit_25.net_3 Reg_32bit_3.Reg_1bit_25.net_1 24 100
| begin Reg_32bit_3.Reg_1bit_25.inverter_1 550 380
| device Reg_32bit_3.Reg_1bit_25.inverter_1.nmos.1 550 360
n Reg_32bit_3.Reg_1bit_25.net_1 gnd Reg_32bit_3.Reg_1bit_25.net_2 24 100
| device Reg_32bit_3.Reg_1bit_25.inverter_1.nmos.2 550 360
n Reg_32bit_3.Reg_1bit_25.net_1 gnd Reg_32bit_3.Reg_1bit_25.net_2 24 100
| device Reg_32bit_3.Reg_1bit_25.inverter_1.nmos.3 550 360
n Reg_32bit_3.Reg_1bit_25.net_1 gnd Reg_32bit_3.Reg_1bit_25.net_2 24 100
| device Reg_32bit_3.Reg_1bit_25.inverter_1.nmos.4 550 360
n Reg_32bit_3.Reg_1bit_25.net_1 gnd Reg_32bit_3.Reg_1bit_25.net_2 24 100
| device Reg_32bit_3.Reg_1bit_25.inverter_1.pmos.1 550 200
p Reg_32bit_3.Reg_1bit_25.net_1 vdd Reg_32bit_3.Reg_1bit_25.net_2 24 200
| device Reg_32bit_3.Reg_1bit_25.inverter_1.pmos.2 550 200
p Reg_32bit_3.Reg_1bit_25.net_1 vdd Reg_32bit_3.Reg_1bit_25.net_2 24 200
| device Reg_32bit_3.Reg_1bit_25.inverter_1.pmos.3 550 200
p Reg_32bit_3.Reg_1bit_25.net_1 vdd Reg_32bit_3.Reg_1bit_25.net_2 24 200
| device Reg_32bit_3.Reg_1bit_25.inverter_1.pmos.4 550 200
p Reg_32bit_3.Reg_1bit_25.net_1 vdd Reg_32bit_3.Reg_1bit_25.net_2 24 200
| end Reg_32bit_3.Reg_1bit_25.inverter_1
| begin Reg_32bit_3.Reg_1bit_25.inverter_2 290 260
| device Reg_32bit_3.Reg_1bit_25.inverter_2.nmos.1 550 360
n data[25] gnd Reg_32bit_3.Reg_1bit_25.net_3 24 100
| device Reg_32bit_3.Reg_1bit_25.inverter_2.nmos.2 550 360
n data[25] gnd Reg_32bit_3.Reg_1bit_25.net_3 24 100
| device Reg_32bit_3.Reg_1bit_25.inverter_2.nmos.3 550 360
n data[25] gnd Reg_32bit_3.Reg_1bit_25.net_3 24 100
| device Reg_32bit_3.Reg_1bit_25.inverter_2.nmos.4 550 360
n data[25] gnd Reg_32bit_3.Reg_1bit_25.net_3 24 100
| device Reg_32bit_3.Reg_1bit_25.inverter_2.pmos.1 550 200
p data[25] vdd Reg_32bit_3.Reg_1bit_25.net_3 24 200
| device Reg_32bit_3.Reg_1bit_25.inverter_2.pmos.2 550 200
p data[25] vdd Reg_32bit_3.Reg_1bit_25.net_3 24 200
| device Reg_32bit_3.Reg_1bit_25.inverter_2.pmos.3 550 200
p data[25] vdd Reg_32bit_3.Reg_1bit_25.net_3 24 200
| device Reg_32bit_3.Reg_1bit_25.inverter_2.pmos.4 550 200
p data[25] vdd Reg_32bit_3.Reg_1bit_25.net_3 24 200
| end Reg_32bit_3.Reg_1bit_25.inverter_2
| device Reg_32bit_3.Reg_1bit_25.nmos_1 730 230
n inR1[4] Reg_32bit_3.Reg_1bit_25.net_2 out1[25] 24 100
| device Reg_32bit_3.Reg_1bit_25.nmos_2 730 360
n inR2[4] Reg_32bit_3.Reg_1bit_25.net_2 out2[25] 24 100
| end Reg_32bit_3.Reg_1bit_25
| begin Reg_32bit_3.Reg_1bit_26 510 3510
| begin Reg_32bit_3.Reg_1bit_26.inverter 560 210
| device Reg_32bit_3.Reg_1bit_26.inverter.nmos 550 360
n Reg_32bit_3.Reg_1bit_26.net_2 gnd Reg_32bit_3.Reg_1bit_26.net_1 24 100
| device Reg_32bit_3.Reg_1bit_26.inverter.pmos 550 200
p Reg_32bit_3.Reg_1bit_26.net_2 vdd Reg_32bit_3.Reg_1bit_26.net_1 24 200
| end Reg_32bit_3.Reg_1bit_26.inverter
| device Reg_32bit_3.Reg_1bit_26.nmos.1 390 260
n w[4] Reg_32bit_3.Reg_1bit_26.net_3 Reg_32bit_3.Reg_1bit_26.net_1 24 100
| device Reg_32bit_3.Reg_1bit_26.nmos.2 390 260
n w[4] Reg_32bit_3.Reg_1bit_26.net_3 Reg_32bit_3.Reg_1bit_26.net_1 24 100
| device Reg_32bit_3.Reg_1bit_26.nmos.3 390 260
n w[4] Reg_32bit_3.Reg_1bit_26.net_3 Reg_32bit_3.Reg_1bit_26.net_1 24 100
| device Reg_32bit_3.Reg_1bit_26.nmos.4 390 260
n w[4] Reg_32bit_3.Reg_1bit_26.net_3 Reg_32bit_3.Reg_1bit_26.net_1 24 100
| begin Reg_32bit_3.Reg_1bit_26.inverter_1 550 380
| device Reg_32bit_3.Reg_1bit_26.inverter_1.nmos.1 550 360
n Reg_32bit_3.Reg_1bit_26.net_1 gnd Reg_32bit_3.Reg_1bit_26.net_2 24 100
| device Reg_32bit_3.Reg_1bit_26.inverter_1.nmos.2 550 360
n Reg_32bit_3.Reg_1bit_26.net_1 gnd Reg_32bit_3.Reg_1bit_26.net_2 24 100
| device Reg_32bit_3.Reg_1bit_26.inverter_1.nmos.3 550 360
n Reg_32bit_3.Reg_1bit_26.net_1 gnd Reg_32bit_3.Reg_1bit_26.net_2 24 100
| device Reg_32bit_3.Reg_1bit_26.inverter_1.nmos.4 550 360
n Reg_32bit_3.Reg_1bit_26.net_1 gnd Reg_32bit_3.Reg_1bit_26.net_2 24 100
| device Reg_32bit_3.Reg_1bit_26.inverter_1.pmos.1 550 200
p Reg_32bit_3.Reg_1bit_26.net_1 vdd Reg_32bit_3.Reg_1bit_26.net_2 24 200
| device Reg_32bit_3.Reg_1bit_26.inverter_1.pmos.2 550 200
p Reg_32bit_3.Reg_1bit_26.net_1 vdd Reg_32bit_3.Reg_1bit_26.net_2 24 200
| device Reg_32bit_3.Reg_1bit_26.inverter_1.pmos.3 550 200
p Reg_32bit_3.Reg_1bit_26.net_1 vdd Reg_32bit_3.Reg_1bit_26.net_2 24 200
| device Reg_32bit_3.Reg_1bit_26.inverter_1.pmos.4 550 200
p Reg_32bit_3.Reg_1bit_26.net_1 vdd Reg_32bit_3.Reg_1bit_26.net_2 24 200
| end Reg_32bit_3.Reg_1bit_26.inverter_1
| begin Reg_32bit_3.Reg_1bit_26.inverter_2 290 260
| device Reg_32bit_3.Reg_1bit_26.inverter_2.nmos.1 550 360
n data[26] gnd Reg_32bit_3.Reg_1bit_26.net_3 24 100
| device Reg_32bit_3.Reg_1bit_26.inverter_2.nmos.2 550 360
n data[26] gnd Reg_32bit_3.Reg_1bit_26.net_3 24 100
| device Reg_32bit_3.Reg_1bit_26.inverter_2.nmos.3 550 360
n data[26] gnd Reg_32bit_3.Reg_1bit_26.net_3 24 100
| device Reg_32bit_3.Reg_1bit_26.inverter_2.nmos.4 550 360
n data[26] gnd Reg_32bit_3.Reg_1bit_26.net_3 24 100
| device Reg_32bit_3.Reg_1bit_26.inverter_2.pmos.1 550 200
p data[26] vdd Reg_32bit_3.Reg_1bit_26.net_3 24 200
| device Reg_32bit_3.Reg_1bit_26.inverter_2.pmos.2 550 200
p data[26] vdd Reg_32bit_3.Reg_1bit_26.net_3 24 200
| device Reg_32bit_3.Reg_1bit_26.inverter_2.pmos.3 550 200
p data[26] vdd Reg_32bit_3.Reg_1bit_26.net_3 24 200
| device Reg_32bit_3.Reg_1bit_26.inverter_2.pmos.4 550 200
p data[26] vdd Reg_32bit_3.Reg_1bit_26.net_3 24 200
| end Reg_32bit_3.Reg_1bit_26.inverter_2
| device Reg_32bit_3.Reg_1bit_26.nmos_1 730 230
n inR1[4] Reg_32bit_3.Reg_1bit_26.net_2 out1[26] 24 100
| device Reg_32bit_3.Reg_1bit_26.nmos_2 730 360
n inR2[4] Reg_32bit_3.Reg_1bit_26.net_2 out2[26] 24 100
| end Reg_32bit_3.Reg_1bit_26
| begin Reg_32bit_3.Reg_1bit_27 510 3640
| begin Reg_32bit_3.Reg_1bit_27.inverter 560 210
| device Reg_32bit_3.Reg_1bit_27.inverter.nmos 550 360
n Reg_32bit_3.Reg_1bit_27.net_2 gnd Reg_32bit_3.Reg_1bit_27.net_1 24 100
| device Reg_32bit_3.Reg_1bit_27.inverter.pmos 550 200
p Reg_32bit_3.Reg_1bit_27.net_2 vdd Reg_32bit_3.Reg_1bit_27.net_1 24 200
| end Reg_32bit_3.Reg_1bit_27.inverter
| device Reg_32bit_3.Reg_1bit_27.nmos.1 390 260
n w[4] Reg_32bit_3.Reg_1bit_27.net_3 Reg_32bit_3.Reg_1bit_27.net_1 24 100
| device Reg_32bit_3.Reg_1bit_27.nmos.2 390 260
n w[4] Reg_32bit_3.Reg_1bit_27.net_3 Reg_32bit_3.Reg_1bit_27.net_1 24 100
| device Reg_32bit_3.Reg_1bit_27.nmos.3 390 260
n w[4] Reg_32bit_3.Reg_1bit_27.net_3 Reg_32bit_3.Reg_1bit_27.net_1 24 100
| device Reg_32bit_3.Reg_1bit_27.nmos.4 390 260
n w[4] Reg_32bit_3.Reg_1bit_27.net_3 Reg_32bit_3.Reg_1bit_27.net_1 24 100
| begin Reg_32bit_3.Reg_1bit_27.inverter_1 550 380
| device Reg_32bit_3.Reg_1bit_27.inverter_1.nmos.1 550 360
n Reg_32bit_3.Reg_1bit_27.net_1 gnd Reg_32bit_3.Reg_1bit_27.net_2 24 100
| device Reg_32bit_3.Reg_1bit_27.inverter_1.nmos.2 550 360
n Reg_32bit_3.Reg_1bit_27.net_1 gnd Reg_32bit_3.Reg_1bit_27.net_2 24 100
| device Reg_32bit_3.Reg_1bit_27.inverter_1.nmos.3 550 360
n Reg_32bit_3.Reg_1bit_27.net_1 gnd Reg_32bit_3.Reg_1bit_27.net_2 24 100
| device Reg_32bit_3.Reg_1bit_27.inverter_1.nmos.4 550 360
n Reg_32bit_3.Reg_1bit_27.net_1 gnd Reg_32bit_3.Reg_1bit_27.net_2 24 100
| device Reg_32bit_3.Reg_1bit_27.inverter_1.pmos.1 550 200
p Reg_32bit_3.Reg_1bit_27.net_1 vdd Reg_32bit_3.Reg_1bit_27.net_2 24 200
| device Reg_32bit_3.Reg_1bit_27.inverter_1.pmos.2 550 200
p Reg_32bit_3.Reg_1bit_27.net_1 vdd Reg_32bit_3.Reg_1bit_27.net_2 24 200
| device Reg_32bit_3.Reg_1bit_27.inverter_1.pmos.3 550 200
p Reg_32bit_3.Reg_1bit_27.net_1 vdd Reg_32bit_3.Reg_1bit_27.net_2 24 200
| device Reg_32bit_3.Reg_1bit_27.inverter_1.pmos.4 550 200
p Reg_32bit_3.Reg_1bit_27.net_1 vdd Reg_32bit_3.Reg_1bit_27.net_2 24 200
| end Reg_32bit_3.Reg_1bit_27.inverter_1
| begin Reg_32bit_3.Reg_1bit_27.inverter_2 290 260
| device Reg_32bit_3.Reg_1bit_27.inverter_2.nmos.1 550 360
n data[27] gnd Reg_32bit_3.Reg_1bit_27.net_3 24 100
| device Reg_32bit_3.Reg_1bit_27.inverter_2.nmos.2 550 360
n data[27] gnd Reg_32bit_3.Reg_1bit_27.net_3 24 100
| device Reg_32bit_3.Reg_1bit_27.inverter_2.nmos.3 550 360
n data[27] gnd Reg_32bit_3.Reg_1bit_27.net_3 24 100
| device Reg_32bit_3.Reg_1bit_27.inverter_2.nmos.4 550 360
n data[27] gnd Reg_32bit_3.Reg_1bit_27.net_3 24 100
| device Reg_32bit_3.Reg_1bit_27.inverter_2.pmos.1 550 200
p data[27] vdd Reg_32bit_3.Reg_1bit_27.net_3 24 200
| device Reg_32bit_3.Reg_1bit_27.inverter_2.pmos.2 550 200
p data[27] vdd Reg_32bit_3.Reg_1bit_27.net_3 24 200
| device Reg_32bit_3.Reg_1bit_27.inverter_2.pmos.3 550 200
p data[27] vdd Reg_32bit_3.Reg_1bit_27.net_3 24 200
| device Reg_32bit_3.Reg_1bit_27.inverter_2.pmos.4 550 200
p data[27] vdd Reg_32bit_3.Reg_1bit_27.net_3 24 200
| end Reg_32bit_3.Reg_1bit_27.inverter_2
| device Reg_32bit_3.Reg_1bit_27.nmos_1 730 230
n inR1[4] Reg_32bit_3.Reg_1bit_27.net_2 out1[27] 24 100
| device Reg_32bit_3.Reg_1bit_27.nmos_2 730 360
n inR2[4] Reg_32bit_3.Reg_1bit_27.net_2 out2[27] 24 100
| end Reg_32bit_3.Reg_1bit_27
| begin Reg_32bit_3.Reg_1bit_28 510 3770
| begin Reg_32bit_3.Reg_1bit_28.inverter 560 210
| device Reg_32bit_3.Reg_1bit_28.inverter.nmos 550 360
n Reg_32bit_3.Reg_1bit_28.net_2 gnd Reg_32bit_3.Reg_1bit_28.net_1 24 100
| device Reg_32bit_3.Reg_1bit_28.inverter.pmos 550 200
p Reg_32bit_3.Reg_1bit_28.net_2 vdd Reg_32bit_3.Reg_1bit_28.net_1 24 200
| end Reg_32bit_3.Reg_1bit_28.inverter
| device Reg_32bit_3.Reg_1bit_28.nmos.1 390 260
n w[4] Reg_32bit_3.Reg_1bit_28.net_3 Reg_32bit_3.Reg_1bit_28.net_1 24 100
| device Reg_32bit_3.Reg_1bit_28.nmos.2 390 260
n w[4] Reg_32bit_3.Reg_1bit_28.net_3 Reg_32bit_3.Reg_1bit_28.net_1 24 100
| device Reg_32bit_3.Reg_1bit_28.nmos.3 390 260
n w[4] Reg_32bit_3.Reg_1bit_28.net_3 Reg_32bit_3.Reg_1bit_28.net_1 24 100
| device Reg_32bit_3.Reg_1bit_28.nmos.4 390 260
n w[4] Reg_32bit_3.Reg_1bit_28.net_3 Reg_32bit_3.Reg_1bit_28.net_1 24 100
| begin Reg_32bit_3.Reg_1bit_28.inverter_1 550 380
| device Reg_32bit_3.Reg_1bit_28.inverter_1.nmos.1 550 360
n Reg_32bit_3.Reg_1bit_28.net_1 gnd Reg_32bit_3.Reg_1bit_28.net_2 24 100
| device Reg_32bit_3.Reg_1bit_28.inverter_1.nmos.2 550 360
n Reg_32bit_3.Reg_1bit_28.net_1 gnd Reg_32bit_3.Reg_1bit_28.net_2 24 100
| device Reg_32bit_3.Reg_1bit_28.inverter_1.nmos.3 550 360
n Reg_32bit_3.Reg_1bit_28.net_1 gnd Reg_32bit_3.Reg_1bit_28.net_2 24 100
| device Reg_32bit_3.Reg_1bit_28.inverter_1.nmos.4 550 360
n Reg_32bit_3.Reg_1bit_28.net_1 gnd Reg_32bit_3.Reg_1bit_28.net_2 24 100
| device Reg_32bit_3.Reg_1bit_28.inverter_1.pmos.1 550 200
p Reg_32bit_3.Reg_1bit_28.net_1 vdd Reg_32bit_3.Reg_1bit_28.net_2 24 200
| device Reg_32bit_3.Reg_1bit_28.inverter_1.pmos.2 550 200
p Reg_32bit_3.Reg_1bit_28.net_1 vdd Reg_32bit_3.Reg_1bit_28.net_2 24 200
| device Reg_32bit_3.Reg_1bit_28.inverter_1.pmos.3 550 200
p Reg_32bit_3.Reg_1bit_28.net_1 vdd Reg_32bit_3.Reg_1bit_28.net_2 24 200
| device Reg_32bit_3.Reg_1bit_28.inverter_1.pmos.4 550 200
p Reg_32bit_3.Reg_1bit_28.net_1 vdd Reg_32bit_3.Reg_1bit_28.net_2 24 200
| end Reg_32bit_3.Reg_1bit_28.inverter_1
| begin Reg_32bit_3.Reg_1bit_28.inverter_2 290 260
| device Reg_32bit_3.Reg_1bit_28.inverter_2.nmos.1 550 360
n data[28] gnd Reg_32bit_3.Reg_1bit_28.net_3 24 100
| device Reg_32bit_3.Reg_1bit_28.inverter_2.nmos.2 550 360
n data[28] gnd Reg_32bit_3.Reg_1bit_28.net_3 24 100
| device Reg_32bit_3.Reg_1bit_28.inverter_2.nmos.3 550 360
n data[28] gnd Reg_32bit_3.Reg_1bit_28.net_3 24 100
| device Reg_32bit_3.Reg_1bit_28.inverter_2.nmos.4 550 360
n data[28] gnd Reg_32bit_3.Reg_1bit_28.net_3 24 100
| device Reg_32bit_3.Reg_1bit_28.inverter_2.pmos.1 550 200
p data[28] vdd Reg_32bit_3.Reg_1bit_28.net_3 24 200
| device Reg_32bit_3.Reg_1bit_28.inverter_2.pmos.2 550 200
p data[28] vdd Reg_32bit_3.Reg_1bit_28.net_3 24 200
| device Reg_32bit_3.Reg_1bit_28.inverter_2.pmos.3 550 200
p data[28] vdd Reg_32bit_3.Reg_1bit_28.net_3 24 200
| device Reg_32bit_3.Reg_1bit_28.inverter_2.pmos.4 550 200
p data[28] vdd Reg_32bit_3.Reg_1bit_28.net_3 24 200
| end Reg_32bit_3.Reg_1bit_28.inverter_2
| device Reg_32bit_3.Reg_1bit_28.nmos_1 730 230
n inR1[4] Reg_32bit_3.Reg_1bit_28.net_2 out1[28] 24 100
| device Reg_32bit_3.Reg_1bit_28.nmos_2 730 360
n inR2[4] Reg_32bit_3.Reg_1bit_28.net_2 out2[28] 24 100
| end Reg_32bit_3.Reg_1bit_28
| begin Reg_32bit_3.Reg_1bit_29 510 3900
| begin Reg_32bit_3.Reg_1bit_29.inverter 560 210
| device Reg_32bit_3.Reg_1bit_29.inverter.nmos 550 360
n Reg_32bit_3.Reg_1bit_29.net_2 gnd Reg_32bit_3.Reg_1bit_29.net_1 24 100
| device Reg_32bit_3.Reg_1bit_29.inverter.pmos 550 200
p Reg_32bit_3.Reg_1bit_29.net_2 vdd Reg_32bit_3.Reg_1bit_29.net_1 24 200
| end Reg_32bit_3.Reg_1bit_29.inverter
| device Reg_32bit_3.Reg_1bit_29.nmos.1 390 260
n w[4] Reg_32bit_3.Reg_1bit_29.net_3 Reg_32bit_3.Reg_1bit_29.net_1 24 100
| device Reg_32bit_3.Reg_1bit_29.nmos.2 390 260
n w[4] Reg_32bit_3.Reg_1bit_29.net_3 Reg_32bit_3.Reg_1bit_29.net_1 24 100
| device Reg_32bit_3.Reg_1bit_29.nmos.3 390 260
n w[4] Reg_32bit_3.Reg_1bit_29.net_3 Reg_32bit_3.Reg_1bit_29.net_1 24 100
| device Reg_32bit_3.Reg_1bit_29.nmos.4 390 260
n w[4] Reg_32bit_3.Reg_1bit_29.net_3 Reg_32bit_3.Reg_1bit_29.net_1 24 100
| begin Reg_32bit_3.Reg_1bit_29.inverter_1 550 380
| device Reg_32bit_3.Reg_1bit_29.inverter_1.nmos.1 550 360
n Reg_32bit_3.Reg_1bit_29.net_1 gnd Reg_32bit_3.Reg_1bit_29.net_2 24 100
| device Reg_32bit_3.Reg_1bit_29.inverter_1.nmos.2 550 360
n Reg_32bit_3.Reg_1bit_29.net_1 gnd Reg_32bit_3.Reg_1bit_29.net_2 24 100
| device Reg_32bit_3.Reg_1bit_29.inverter_1.nmos.3 550 360
n Reg_32bit_3.Reg_1bit_29.net_1 gnd Reg_32bit_3.Reg_1bit_29.net_2 24 100
| device Reg_32bit_3.Reg_1bit_29.inverter_1.nmos.4 550 360
n Reg_32bit_3.Reg_1bit_29.net_1 gnd Reg_32bit_3.Reg_1bit_29.net_2 24 100
| device Reg_32bit_3.Reg_1bit_29.inverter_1.pmos.1 550 200
p Reg_32bit_3.Reg_1bit_29.net_1 vdd Reg_32bit_3.Reg_1bit_29.net_2 24 200
| device Reg_32bit_3.Reg_1bit_29.inverter_1.pmos.2 550 200
p Reg_32bit_3.Reg_1bit_29.net_1 vdd Reg_32bit_3.Reg_1bit_29.net_2 24 200
| device Reg_32bit_3.Reg_1bit_29.inverter_1.pmos.3 550 200
p Reg_32bit_3.Reg_1bit_29.net_1 vdd Reg_32bit_3.Reg_1bit_29.net_2 24 200
| device Reg_32bit_3.Reg_1bit_29.inverter_1.pmos.4 550 200
p Reg_32bit_3.Reg_1bit_29.net_1 vdd Reg_32bit_3.Reg_1bit_29.net_2 24 200
| end Reg_32bit_3.Reg_1bit_29.inverter_1
| begin Reg_32bit_3.Reg_1bit_29.inverter_2 290 260
| device Reg_32bit_3.Reg_1bit_29.inverter_2.nmos.1 550 360
n data[29] gnd Reg_32bit_3.Reg_1bit_29.net_3 24 100
| device Reg_32bit_3.Reg_1bit_29.inverter_2.nmos.2 550 360
n data[29] gnd Reg_32bit_3.Reg_1bit_29.net_3 24 100
| device Reg_32bit_3.Reg_1bit_29.inverter_2.nmos.3 550 360
n data[29] gnd Reg_32bit_3.Reg_1bit_29.net_3 24 100
| device Reg_32bit_3.Reg_1bit_29.inverter_2.nmos.4 550 360
n data[29] gnd Reg_32bit_3.Reg_1bit_29.net_3 24 100
| device Reg_32bit_3.Reg_1bit_29.inverter_2.pmos.1 550 200
p data[29] vdd Reg_32bit_3.Reg_1bit_29.net_3 24 200
| device Reg_32bit_3.Reg_1bit_29.inverter_2.pmos.2 550 200
p data[29] vdd Reg_32bit_3.Reg_1bit_29.net_3 24 200
| device Reg_32bit_3.Reg_1bit_29.inverter_2.pmos.3 550 200
p data[29] vdd Reg_32bit_3.Reg_1bit_29.net_3 24 200
| device Reg_32bit_3.Reg_1bit_29.inverter_2.pmos.4 550 200
p data[29] vdd Reg_32bit_3.Reg_1bit_29.net_3 24 200
| end Reg_32bit_3.Reg_1bit_29.inverter_2
| device Reg_32bit_3.Reg_1bit_29.nmos_1 730 230
n inR1[4] Reg_32bit_3.Reg_1bit_29.net_2 out1[29] 24 100
| device Reg_32bit_3.Reg_1bit_29.nmos_2 730 360
n inR2[4] Reg_32bit_3.Reg_1bit_29.net_2 out2[29] 24 100
| end Reg_32bit_3.Reg_1bit_29
| begin Reg_32bit_3.Reg_1bit_30 510 4030
| begin Reg_32bit_3.Reg_1bit_30.inverter 560 210
| device Reg_32bit_3.Reg_1bit_30.inverter.nmos 550 360
n Reg_32bit_3.Reg_1bit_30.net_2 gnd Reg_32bit_3.Reg_1bit_30.net_1 24 100
| device Reg_32bit_3.Reg_1bit_30.inverter.pmos 550 200
p Reg_32bit_3.Reg_1bit_30.net_2 vdd Reg_32bit_3.Reg_1bit_30.net_1 24 200
| end Reg_32bit_3.Reg_1bit_30.inverter
| device Reg_32bit_3.Reg_1bit_30.nmos.1 390 260
n w[4] Reg_32bit_3.Reg_1bit_30.net_3 Reg_32bit_3.Reg_1bit_30.net_1 24 100
| device Reg_32bit_3.Reg_1bit_30.nmos.2 390 260
n w[4] Reg_32bit_3.Reg_1bit_30.net_3 Reg_32bit_3.Reg_1bit_30.net_1 24 100
| device Reg_32bit_3.Reg_1bit_30.nmos.3 390 260
n w[4] Reg_32bit_3.Reg_1bit_30.net_3 Reg_32bit_3.Reg_1bit_30.net_1 24 100
| device Reg_32bit_3.Reg_1bit_30.nmos.4 390 260
n w[4] Reg_32bit_3.Reg_1bit_30.net_3 Reg_32bit_3.Reg_1bit_30.net_1 24 100
| begin Reg_32bit_3.Reg_1bit_30.inverter_1 550 380
| device Reg_32bit_3.Reg_1bit_30.inverter_1.nmos.1 550 360
n Reg_32bit_3.Reg_1bit_30.net_1 gnd Reg_32bit_3.Reg_1bit_30.net_2 24 100
| device Reg_32bit_3.Reg_1bit_30.inverter_1.nmos.2 550 360
n Reg_32bit_3.Reg_1bit_30.net_1 gnd Reg_32bit_3.Reg_1bit_30.net_2 24 100
| device Reg_32bit_3.Reg_1bit_30.inverter_1.nmos.3 550 360
n Reg_32bit_3.Reg_1bit_30.net_1 gnd Reg_32bit_3.Reg_1bit_30.net_2 24 100
| device Reg_32bit_3.Reg_1bit_30.inverter_1.nmos.4 550 360
n Reg_32bit_3.Reg_1bit_30.net_1 gnd Reg_32bit_3.Reg_1bit_30.net_2 24 100
| device Reg_32bit_3.Reg_1bit_30.inverter_1.pmos.1 550 200
p Reg_32bit_3.Reg_1bit_30.net_1 vdd Reg_32bit_3.Reg_1bit_30.net_2 24 200
| device Reg_32bit_3.Reg_1bit_30.inverter_1.pmos.2 550 200
p Reg_32bit_3.Reg_1bit_30.net_1 vdd Reg_32bit_3.Reg_1bit_30.net_2 24 200
| device Reg_32bit_3.Reg_1bit_30.inverter_1.pmos.3 550 200
p Reg_32bit_3.Reg_1bit_30.net_1 vdd Reg_32bit_3.Reg_1bit_30.net_2 24 200
| device Reg_32bit_3.Reg_1bit_30.inverter_1.pmos.4 550 200
p Reg_32bit_3.Reg_1bit_30.net_1 vdd Reg_32bit_3.Reg_1bit_30.net_2 24 200
| end Reg_32bit_3.Reg_1bit_30.inverter_1
| begin Reg_32bit_3.Reg_1bit_30.inverter_2 290 260
| device Reg_32bit_3.Reg_1bit_30.inverter_2.nmos.1 550 360
n data[30] gnd Reg_32bit_3.Reg_1bit_30.net_3 24 100
| device Reg_32bit_3.Reg_1bit_30.inverter_2.nmos.2 550 360
n data[30] gnd Reg_32bit_3.Reg_1bit_30.net_3 24 100
| device Reg_32bit_3.Reg_1bit_30.inverter_2.nmos.3 550 360
n data[30] gnd Reg_32bit_3.Reg_1bit_30.net_3 24 100
| device Reg_32bit_3.Reg_1bit_30.inverter_2.nmos.4 550 360
n data[30] gnd Reg_32bit_3.Reg_1bit_30.net_3 24 100
| device Reg_32bit_3.Reg_1bit_30.inverter_2.pmos.1 550 200
p data[30] vdd Reg_32bit_3.Reg_1bit_30.net_3 24 200
| device Reg_32bit_3.Reg_1bit_30.inverter_2.pmos.2 550 200
p data[30] vdd Reg_32bit_3.Reg_1bit_30.net_3 24 200
| device Reg_32bit_3.Reg_1bit_30.inverter_2.pmos.3 550 200
p data[30] vdd Reg_32bit_3.Reg_1bit_30.net_3 24 200
| device Reg_32bit_3.Reg_1bit_30.inverter_2.pmos.4 550 200
p data[30] vdd Reg_32bit_3.Reg_1bit_30.net_3 24 200
| end Reg_32bit_3.Reg_1bit_30.inverter_2
| device Reg_32bit_3.Reg_1bit_30.nmos_1 730 230
n inR1[4] Reg_32bit_3.Reg_1bit_30.net_2 out1[30] 24 100
| device Reg_32bit_3.Reg_1bit_30.nmos_2 730 360
n inR2[4] Reg_32bit_3.Reg_1bit_30.net_2 out2[30] 24 100
| end Reg_32bit_3.Reg_1bit_30
| begin Reg_32bit_3.Reg_1bit_31 510 4160
| begin Reg_32bit_3.Reg_1bit_31.inverter 560 210
| device Reg_32bit_3.Reg_1bit_31.inverter.nmos 550 360
n Reg_32bit_3.Reg_1bit_31.net_2 gnd Reg_32bit_3.Reg_1bit_31.net_1 24 100
| device Reg_32bit_3.Reg_1bit_31.inverter.pmos 550 200
p Reg_32bit_3.Reg_1bit_31.net_2 vdd Reg_32bit_3.Reg_1bit_31.net_1 24 200
| end Reg_32bit_3.Reg_1bit_31.inverter
| device Reg_32bit_3.Reg_1bit_31.nmos.1 390 260
n w[4] Reg_32bit_3.Reg_1bit_31.net_3 Reg_32bit_3.Reg_1bit_31.net_1 24 100
| device Reg_32bit_3.Reg_1bit_31.nmos.2 390 260
n w[4] Reg_32bit_3.Reg_1bit_31.net_3 Reg_32bit_3.Reg_1bit_31.net_1 24 100
| device Reg_32bit_3.Reg_1bit_31.nmos.3 390 260
n w[4] Reg_32bit_3.Reg_1bit_31.net_3 Reg_32bit_3.Reg_1bit_31.net_1 24 100
| device Reg_32bit_3.Reg_1bit_31.nmos.4 390 260
n w[4] Reg_32bit_3.Reg_1bit_31.net_3 Reg_32bit_3.Reg_1bit_31.net_1 24 100
| begin Reg_32bit_3.Reg_1bit_31.inverter_1 550 380
| device Reg_32bit_3.Reg_1bit_31.inverter_1.nmos.1 550 360
n Reg_32bit_3.Reg_1bit_31.net_1 gnd Reg_32bit_3.Reg_1bit_31.net_2 24 100
| device Reg_32bit_3.Reg_1bit_31.inverter_1.nmos.2 550 360
n Reg_32bit_3.Reg_1bit_31.net_1 gnd Reg_32bit_3.Reg_1bit_31.net_2 24 100
| device Reg_32bit_3.Reg_1bit_31.inverter_1.nmos.3 550 360
n Reg_32bit_3.Reg_1bit_31.net_1 gnd Reg_32bit_3.Reg_1bit_31.net_2 24 100
| device Reg_32bit_3.Reg_1bit_31.inverter_1.nmos.4 550 360
n Reg_32bit_3.Reg_1bit_31.net_1 gnd Reg_32bit_3.Reg_1bit_31.net_2 24 100
| device Reg_32bit_3.Reg_1bit_31.inverter_1.pmos.1 550 200
p Reg_32bit_3.Reg_1bit_31.net_1 vdd Reg_32bit_3.Reg_1bit_31.net_2 24 200
| device Reg_32bit_3.Reg_1bit_31.inverter_1.pmos.2 550 200
p Reg_32bit_3.Reg_1bit_31.net_1 vdd Reg_32bit_3.Reg_1bit_31.net_2 24 200
| device Reg_32bit_3.Reg_1bit_31.inverter_1.pmos.3 550 200
p Reg_32bit_3.Reg_1bit_31.net_1 vdd Reg_32bit_3.Reg_1bit_31.net_2 24 200
| device Reg_32bit_3.Reg_1bit_31.inverter_1.pmos.4 550 200
p Reg_32bit_3.Reg_1bit_31.net_1 vdd Reg_32bit_3.Reg_1bit_31.net_2 24 200
| end Reg_32bit_3.Reg_1bit_31.inverter_1
| begin Reg_32bit_3.Reg_1bit_31.inverter_2 290 260
| device Reg_32bit_3.Reg_1bit_31.inverter_2.nmos.1 550 360
n data[31] gnd Reg_32bit_3.Reg_1bit_31.net_3 24 100
| device Reg_32bit_3.Reg_1bit_31.inverter_2.nmos.2 550 360
n data[31] gnd Reg_32bit_3.Reg_1bit_31.net_3 24 100
| device Reg_32bit_3.Reg_1bit_31.inverter_2.nmos.3 550 360
n data[31] gnd Reg_32bit_3.Reg_1bit_31.net_3 24 100
| device Reg_32bit_3.Reg_1bit_31.inverter_2.nmos.4 550 360
n data[31] gnd Reg_32bit_3.Reg_1bit_31.net_3 24 100
| device Reg_32bit_3.Reg_1bit_31.inverter_2.pmos.1 550 200
p data[31] vdd Reg_32bit_3.Reg_1bit_31.net_3 24 200
| device Reg_32bit_3.Reg_1bit_31.inverter_2.pmos.2 550 200
p data[31] vdd Reg_32bit_3.Reg_1bit_31.net_3 24 200
| device Reg_32bit_3.Reg_1bit_31.inverter_2.pmos.3 550 200
p data[31] vdd Reg_32bit_3.Reg_1bit_31.net_3 24 200
| device Reg_32bit_3.Reg_1bit_31.inverter_2.pmos.4 550 200
p data[31] vdd Reg_32bit_3.Reg_1bit_31.net_3 24 200
| end Reg_32bit_3.Reg_1bit_31.inverter_2
| device Reg_32bit_3.Reg_1bit_31.nmos_1 730 230
n inR1[4] Reg_32bit_3.Reg_1bit_31.net_2 out1[31] 24 100
| device Reg_32bit_3.Reg_1bit_31.nmos_2 730 360
n inR2[4] Reg_32bit_3.Reg_1bit_31.net_2 out2[31] 24 100
| end Reg_32bit_3.Reg_1bit_31
| end Reg_32bit_3
| begin Reg_32bit_4 940 530
| begin Reg_32bit_4.Reg_1bit 510 100
| begin Reg_32bit_4.Reg_1bit.inverter 560 210
| device Reg_32bit_4.Reg_1bit.inverter.nmos 550 360
n Reg_32bit_4.Reg_1bit.net_2 gnd Reg_32bit_4.Reg_1bit.net_1 24 100
| device Reg_32bit_4.Reg_1bit.inverter.pmos 550 200
p Reg_32bit_4.Reg_1bit.net_2 vdd Reg_32bit_4.Reg_1bit.net_1 24 200
| end Reg_32bit_4.Reg_1bit.inverter
| device Reg_32bit_4.Reg_1bit.nmos.1 390 260
n w[5] Reg_32bit_4.Reg_1bit.net_3 Reg_32bit_4.Reg_1bit.net_1 24 100
| device Reg_32bit_4.Reg_1bit.nmos.2 390 260
n w[5] Reg_32bit_4.Reg_1bit.net_3 Reg_32bit_4.Reg_1bit.net_1 24 100
| device Reg_32bit_4.Reg_1bit.nmos.3 390 260
n w[5] Reg_32bit_4.Reg_1bit.net_3 Reg_32bit_4.Reg_1bit.net_1 24 100
| device Reg_32bit_4.Reg_1bit.nmos.4 390 260
n w[5] Reg_32bit_4.Reg_1bit.net_3 Reg_32bit_4.Reg_1bit.net_1 24 100
| begin Reg_32bit_4.Reg_1bit.inverter_1 550 380
| device Reg_32bit_4.Reg_1bit.inverter_1.nmos.1 550 360
n Reg_32bit_4.Reg_1bit.net_1 gnd Reg_32bit_4.Reg_1bit.net_2 24 100
| device Reg_32bit_4.Reg_1bit.inverter_1.nmos.2 550 360
n Reg_32bit_4.Reg_1bit.net_1 gnd Reg_32bit_4.Reg_1bit.net_2 24 100
| device Reg_32bit_4.Reg_1bit.inverter_1.nmos.3 550 360
n Reg_32bit_4.Reg_1bit.net_1 gnd Reg_32bit_4.Reg_1bit.net_2 24 100
| device Reg_32bit_4.Reg_1bit.inverter_1.nmos.4 550 360
n Reg_32bit_4.Reg_1bit.net_1 gnd Reg_32bit_4.Reg_1bit.net_2 24 100
| device Reg_32bit_4.Reg_1bit.inverter_1.pmos.1 550 200
p Reg_32bit_4.Reg_1bit.net_1 vdd Reg_32bit_4.Reg_1bit.net_2 24 200
| device Reg_32bit_4.Reg_1bit.inverter_1.pmos.2 550 200
p Reg_32bit_4.Reg_1bit.net_1 vdd Reg_32bit_4.Reg_1bit.net_2 24 200
| device Reg_32bit_4.Reg_1bit.inverter_1.pmos.3 550 200
p Reg_32bit_4.Reg_1bit.net_1 vdd Reg_32bit_4.Reg_1bit.net_2 24 200
| device Reg_32bit_4.Reg_1bit.inverter_1.pmos.4 550 200
p Reg_32bit_4.Reg_1bit.net_1 vdd Reg_32bit_4.Reg_1bit.net_2 24 200
| end Reg_32bit_4.Reg_1bit.inverter_1
| begin Reg_32bit_4.Reg_1bit.inverter_2 290 260
| device Reg_32bit_4.Reg_1bit.inverter_2.nmos.1 550 360
n data[0] gnd Reg_32bit_4.Reg_1bit.net_3 24 100
| device Reg_32bit_4.Reg_1bit.inverter_2.nmos.2 550 360
n data[0] gnd Reg_32bit_4.Reg_1bit.net_3 24 100
| device Reg_32bit_4.Reg_1bit.inverter_2.nmos.3 550 360
n data[0] gnd Reg_32bit_4.Reg_1bit.net_3 24 100
| device Reg_32bit_4.Reg_1bit.inverter_2.nmos.4 550 360
n data[0] gnd Reg_32bit_4.Reg_1bit.net_3 24 100
| device Reg_32bit_4.Reg_1bit.inverter_2.pmos.1 550 200
p data[0] vdd Reg_32bit_4.Reg_1bit.net_3 24 200
| device Reg_32bit_4.Reg_1bit.inverter_2.pmos.2 550 200
p data[0] vdd Reg_32bit_4.Reg_1bit.net_3 24 200
| device Reg_32bit_4.Reg_1bit.inverter_2.pmos.3 550 200
p data[0] vdd Reg_32bit_4.Reg_1bit.net_3 24 200
| device Reg_32bit_4.Reg_1bit.inverter_2.pmos.4 550 200
p data[0] vdd Reg_32bit_4.Reg_1bit.net_3 24 200
| end Reg_32bit_4.Reg_1bit.inverter_2
| device Reg_32bit_4.Reg_1bit.nmos_1 730 230
n inR1[5] Reg_32bit_4.Reg_1bit.net_2 out1[0] 24 100
| device Reg_32bit_4.Reg_1bit.nmos_2 730 360
n inR2[5] Reg_32bit_4.Reg_1bit.net_2 out2[0] 24 100
| end Reg_32bit_4.Reg_1bit
| begin Reg_32bit_4.Reg_1bit_1 510 230
| begin Reg_32bit_4.Reg_1bit_1.inverter 560 210
| device Reg_32bit_4.Reg_1bit_1.inverter.nmos 550 360
n Reg_32bit_4.Reg_1bit_1.net_2 gnd Reg_32bit_4.Reg_1bit_1.net_1 24 100
| device Reg_32bit_4.Reg_1bit_1.inverter.pmos 550 200
p Reg_32bit_4.Reg_1bit_1.net_2 vdd Reg_32bit_4.Reg_1bit_1.net_1 24 200
| end Reg_32bit_4.Reg_1bit_1.inverter
| device Reg_32bit_4.Reg_1bit_1.nmos.1 390 260
n w[5] Reg_32bit_4.Reg_1bit_1.net_3 Reg_32bit_4.Reg_1bit_1.net_1 24 100
| device Reg_32bit_4.Reg_1bit_1.nmos.2 390 260
n w[5] Reg_32bit_4.Reg_1bit_1.net_3 Reg_32bit_4.Reg_1bit_1.net_1 24 100
| device Reg_32bit_4.Reg_1bit_1.nmos.3 390 260
n w[5] Reg_32bit_4.Reg_1bit_1.net_3 Reg_32bit_4.Reg_1bit_1.net_1 24 100
| device Reg_32bit_4.Reg_1bit_1.nmos.4 390 260
n w[5] Reg_32bit_4.Reg_1bit_1.net_3 Reg_32bit_4.Reg_1bit_1.net_1 24 100
| begin Reg_32bit_4.Reg_1bit_1.inverter_1 550 380
| device Reg_32bit_4.Reg_1bit_1.inverter_1.nmos.1 550 360
n Reg_32bit_4.Reg_1bit_1.net_1 gnd Reg_32bit_4.Reg_1bit_1.net_2 24 100
| device Reg_32bit_4.Reg_1bit_1.inverter_1.nmos.2 550 360
n Reg_32bit_4.Reg_1bit_1.net_1 gnd Reg_32bit_4.Reg_1bit_1.net_2 24 100
| device Reg_32bit_4.Reg_1bit_1.inverter_1.nmos.3 550 360
n Reg_32bit_4.Reg_1bit_1.net_1 gnd Reg_32bit_4.Reg_1bit_1.net_2 24 100
| device Reg_32bit_4.Reg_1bit_1.inverter_1.nmos.4 550 360
n Reg_32bit_4.Reg_1bit_1.net_1 gnd Reg_32bit_4.Reg_1bit_1.net_2 24 100
| device Reg_32bit_4.Reg_1bit_1.inverter_1.pmos.1 550 200
p Reg_32bit_4.Reg_1bit_1.net_1 vdd Reg_32bit_4.Reg_1bit_1.net_2 24 200
| device Reg_32bit_4.Reg_1bit_1.inverter_1.pmos.2 550 200
p Reg_32bit_4.Reg_1bit_1.net_1 vdd Reg_32bit_4.Reg_1bit_1.net_2 24 200
| device Reg_32bit_4.Reg_1bit_1.inverter_1.pmos.3 550 200
p Reg_32bit_4.Reg_1bit_1.net_1 vdd Reg_32bit_4.Reg_1bit_1.net_2 24 200
| device Reg_32bit_4.Reg_1bit_1.inverter_1.pmos.4 550 200
p Reg_32bit_4.Reg_1bit_1.net_1 vdd Reg_32bit_4.Reg_1bit_1.net_2 24 200
| end Reg_32bit_4.Reg_1bit_1.inverter_1
| begin Reg_32bit_4.Reg_1bit_1.inverter_2 290 260
| device Reg_32bit_4.Reg_1bit_1.inverter_2.nmos.1 550 360
n data[1] gnd Reg_32bit_4.Reg_1bit_1.net_3 24 100
| device Reg_32bit_4.Reg_1bit_1.inverter_2.nmos.2 550 360
n data[1] gnd Reg_32bit_4.Reg_1bit_1.net_3 24 100
| device Reg_32bit_4.Reg_1bit_1.inverter_2.nmos.3 550 360
n data[1] gnd Reg_32bit_4.Reg_1bit_1.net_3 24 100
| device Reg_32bit_4.Reg_1bit_1.inverter_2.nmos.4 550 360
n data[1] gnd Reg_32bit_4.Reg_1bit_1.net_3 24 100
| device Reg_32bit_4.Reg_1bit_1.inverter_2.pmos.1 550 200
p data[1] vdd Reg_32bit_4.Reg_1bit_1.net_3 24 200
| device Reg_32bit_4.Reg_1bit_1.inverter_2.pmos.2 550 200
p data[1] vdd Reg_32bit_4.Reg_1bit_1.net_3 24 200
| device Reg_32bit_4.Reg_1bit_1.inverter_2.pmos.3 550 200
p data[1] vdd Reg_32bit_4.Reg_1bit_1.net_3 24 200
| device Reg_32bit_4.Reg_1bit_1.inverter_2.pmos.4 550 200
p data[1] vdd Reg_32bit_4.Reg_1bit_1.net_3 24 200
| end Reg_32bit_4.Reg_1bit_1.inverter_2
| device Reg_32bit_4.Reg_1bit_1.nmos_1 730 230
n inR1[5] Reg_32bit_4.Reg_1bit_1.net_2 out1[1] 24 100
| device Reg_32bit_4.Reg_1bit_1.nmos_2 730 360
n inR2[5] Reg_32bit_4.Reg_1bit_1.net_2 out2[1] 24 100
| end Reg_32bit_4.Reg_1bit_1
| begin Reg_32bit_4.Reg_1bit_2 510 360
| begin Reg_32bit_4.Reg_1bit_2.inverter 560 210
| device Reg_32bit_4.Reg_1bit_2.inverter.nmos 550 360
n Reg_32bit_4.Reg_1bit_2.net_2 gnd Reg_32bit_4.Reg_1bit_2.net_1 24 100
| device Reg_32bit_4.Reg_1bit_2.inverter.pmos 550 200
p Reg_32bit_4.Reg_1bit_2.net_2 vdd Reg_32bit_4.Reg_1bit_2.net_1 24 200
| end Reg_32bit_4.Reg_1bit_2.inverter
| device Reg_32bit_4.Reg_1bit_2.nmos.1 390 260
n w[5] Reg_32bit_4.Reg_1bit_2.net_3 Reg_32bit_4.Reg_1bit_2.net_1 24 100
| device Reg_32bit_4.Reg_1bit_2.nmos.2 390 260
n w[5] Reg_32bit_4.Reg_1bit_2.net_3 Reg_32bit_4.Reg_1bit_2.net_1 24 100
| device Reg_32bit_4.Reg_1bit_2.nmos.3 390 260
n w[5] Reg_32bit_4.Reg_1bit_2.net_3 Reg_32bit_4.Reg_1bit_2.net_1 24 100
| device Reg_32bit_4.Reg_1bit_2.nmos.4 390 260
n w[5] Reg_32bit_4.Reg_1bit_2.net_3 Reg_32bit_4.Reg_1bit_2.net_1 24 100
| begin Reg_32bit_4.Reg_1bit_2.inverter_1 550 380
| device Reg_32bit_4.Reg_1bit_2.inverter_1.nmos.1 550 360
n Reg_32bit_4.Reg_1bit_2.net_1 gnd Reg_32bit_4.Reg_1bit_2.net_2 24 100
| device Reg_32bit_4.Reg_1bit_2.inverter_1.nmos.2 550 360
n Reg_32bit_4.Reg_1bit_2.net_1 gnd Reg_32bit_4.Reg_1bit_2.net_2 24 100
| device Reg_32bit_4.Reg_1bit_2.inverter_1.nmos.3 550 360
n Reg_32bit_4.Reg_1bit_2.net_1 gnd Reg_32bit_4.Reg_1bit_2.net_2 24 100
| device Reg_32bit_4.Reg_1bit_2.inverter_1.nmos.4 550 360
n Reg_32bit_4.Reg_1bit_2.net_1 gnd Reg_32bit_4.Reg_1bit_2.net_2 24 100
| device Reg_32bit_4.Reg_1bit_2.inverter_1.pmos.1 550 200
p Reg_32bit_4.Reg_1bit_2.net_1 vdd Reg_32bit_4.Reg_1bit_2.net_2 24 200
| device Reg_32bit_4.Reg_1bit_2.inverter_1.pmos.2 550 200
p Reg_32bit_4.Reg_1bit_2.net_1 vdd Reg_32bit_4.Reg_1bit_2.net_2 24 200
| device Reg_32bit_4.Reg_1bit_2.inverter_1.pmos.3 550 200
p Reg_32bit_4.Reg_1bit_2.net_1 vdd Reg_32bit_4.Reg_1bit_2.net_2 24 200
| device Reg_32bit_4.Reg_1bit_2.inverter_1.pmos.4 550 200
p Reg_32bit_4.Reg_1bit_2.net_1 vdd Reg_32bit_4.Reg_1bit_2.net_2 24 200
| end Reg_32bit_4.Reg_1bit_2.inverter_1
| begin Reg_32bit_4.Reg_1bit_2.inverter_2 290 260
| device Reg_32bit_4.Reg_1bit_2.inverter_2.nmos.1 550 360
n data[2] gnd Reg_32bit_4.Reg_1bit_2.net_3 24 100
| device Reg_32bit_4.Reg_1bit_2.inverter_2.nmos.2 550 360
n data[2] gnd Reg_32bit_4.Reg_1bit_2.net_3 24 100
| device Reg_32bit_4.Reg_1bit_2.inverter_2.nmos.3 550 360
n data[2] gnd Reg_32bit_4.Reg_1bit_2.net_3 24 100
| device Reg_32bit_4.Reg_1bit_2.inverter_2.nmos.4 550 360
n data[2] gnd Reg_32bit_4.Reg_1bit_2.net_3 24 100
| device Reg_32bit_4.Reg_1bit_2.inverter_2.pmos.1 550 200
p data[2] vdd Reg_32bit_4.Reg_1bit_2.net_3 24 200
| device Reg_32bit_4.Reg_1bit_2.inverter_2.pmos.2 550 200
p data[2] vdd Reg_32bit_4.Reg_1bit_2.net_3 24 200
| device Reg_32bit_4.Reg_1bit_2.inverter_2.pmos.3 550 200
p data[2] vdd Reg_32bit_4.Reg_1bit_2.net_3 24 200
| device Reg_32bit_4.Reg_1bit_2.inverter_2.pmos.4 550 200
p data[2] vdd Reg_32bit_4.Reg_1bit_2.net_3 24 200
| end Reg_32bit_4.Reg_1bit_2.inverter_2
| device Reg_32bit_4.Reg_1bit_2.nmos_1 730 230
n inR1[5] Reg_32bit_4.Reg_1bit_2.net_2 out1[2] 24 100
| device Reg_32bit_4.Reg_1bit_2.nmos_2 730 360
n inR2[5] Reg_32bit_4.Reg_1bit_2.net_2 out2[2] 24 100
| end Reg_32bit_4.Reg_1bit_2
| begin Reg_32bit_4.Reg_1bit_3 510 490
| begin Reg_32bit_4.Reg_1bit_3.inverter 560 210
| device Reg_32bit_4.Reg_1bit_3.inverter.nmos 550 360
n Reg_32bit_4.Reg_1bit_3.net_2 gnd Reg_32bit_4.Reg_1bit_3.net_1 24 100
| device Reg_32bit_4.Reg_1bit_3.inverter.pmos 550 200
p Reg_32bit_4.Reg_1bit_3.net_2 vdd Reg_32bit_4.Reg_1bit_3.net_1 24 200
| end Reg_32bit_4.Reg_1bit_3.inverter
| device Reg_32bit_4.Reg_1bit_3.nmos.1 390 260
n w[5] Reg_32bit_4.Reg_1bit_3.net_3 Reg_32bit_4.Reg_1bit_3.net_1 24 100
| device Reg_32bit_4.Reg_1bit_3.nmos.2 390 260
n w[5] Reg_32bit_4.Reg_1bit_3.net_3 Reg_32bit_4.Reg_1bit_3.net_1 24 100
| device Reg_32bit_4.Reg_1bit_3.nmos.3 390 260
n w[5] Reg_32bit_4.Reg_1bit_3.net_3 Reg_32bit_4.Reg_1bit_3.net_1 24 100
| device Reg_32bit_4.Reg_1bit_3.nmos.4 390 260
n w[5] Reg_32bit_4.Reg_1bit_3.net_3 Reg_32bit_4.Reg_1bit_3.net_1 24 100
| begin Reg_32bit_4.Reg_1bit_3.inverter_1 550 380
| device Reg_32bit_4.Reg_1bit_3.inverter_1.nmos.1 550 360
n Reg_32bit_4.Reg_1bit_3.net_1 gnd Reg_32bit_4.Reg_1bit_3.net_2 24 100
| device Reg_32bit_4.Reg_1bit_3.inverter_1.nmos.2 550 360
n Reg_32bit_4.Reg_1bit_3.net_1 gnd Reg_32bit_4.Reg_1bit_3.net_2 24 100
| device Reg_32bit_4.Reg_1bit_3.inverter_1.nmos.3 550 360
n Reg_32bit_4.Reg_1bit_3.net_1 gnd Reg_32bit_4.Reg_1bit_3.net_2 24 100
| device Reg_32bit_4.Reg_1bit_3.inverter_1.nmos.4 550 360
n Reg_32bit_4.Reg_1bit_3.net_1 gnd Reg_32bit_4.Reg_1bit_3.net_2 24 100
| device Reg_32bit_4.Reg_1bit_3.inverter_1.pmos.1 550 200
p Reg_32bit_4.Reg_1bit_3.net_1 vdd Reg_32bit_4.Reg_1bit_3.net_2 24 200
| device Reg_32bit_4.Reg_1bit_3.inverter_1.pmos.2 550 200
p Reg_32bit_4.Reg_1bit_3.net_1 vdd Reg_32bit_4.Reg_1bit_3.net_2 24 200
| device Reg_32bit_4.Reg_1bit_3.inverter_1.pmos.3 550 200
p Reg_32bit_4.Reg_1bit_3.net_1 vdd Reg_32bit_4.Reg_1bit_3.net_2 24 200
| device Reg_32bit_4.Reg_1bit_3.inverter_1.pmos.4 550 200
p Reg_32bit_4.Reg_1bit_3.net_1 vdd Reg_32bit_4.Reg_1bit_3.net_2 24 200
| end Reg_32bit_4.Reg_1bit_3.inverter_1
| begin Reg_32bit_4.Reg_1bit_3.inverter_2 290 260
| device Reg_32bit_4.Reg_1bit_3.inverter_2.nmos.1 550 360
n data[3] gnd Reg_32bit_4.Reg_1bit_3.net_3 24 100
| device Reg_32bit_4.Reg_1bit_3.inverter_2.nmos.2 550 360
n data[3] gnd Reg_32bit_4.Reg_1bit_3.net_3 24 100
| device Reg_32bit_4.Reg_1bit_3.inverter_2.nmos.3 550 360
n data[3] gnd Reg_32bit_4.Reg_1bit_3.net_3 24 100
| device Reg_32bit_4.Reg_1bit_3.inverter_2.nmos.4 550 360
n data[3] gnd Reg_32bit_4.Reg_1bit_3.net_3 24 100
| device Reg_32bit_4.Reg_1bit_3.inverter_2.pmos.1 550 200
p data[3] vdd Reg_32bit_4.Reg_1bit_3.net_3 24 200
| device Reg_32bit_4.Reg_1bit_3.inverter_2.pmos.2 550 200
p data[3] vdd Reg_32bit_4.Reg_1bit_3.net_3 24 200
| device Reg_32bit_4.Reg_1bit_3.inverter_2.pmos.3 550 200
p data[3] vdd Reg_32bit_4.Reg_1bit_3.net_3 24 200
| device Reg_32bit_4.Reg_1bit_3.inverter_2.pmos.4 550 200
p data[3] vdd Reg_32bit_4.Reg_1bit_3.net_3 24 200
| end Reg_32bit_4.Reg_1bit_3.inverter_2
| device Reg_32bit_4.Reg_1bit_3.nmos_1 730 230
n inR1[5] Reg_32bit_4.Reg_1bit_3.net_2 out1[3] 24 100
| device Reg_32bit_4.Reg_1bit_3.nmos_2 730 360
n inR2[5] Reg_32bit_4.Reg_1bit_3.net_2 out2[3] 24 100
| end Reg_32bit_4.Reg_1bit_3
| begin Reg_32bit_4.Reg_1bit_4 510 620
| begin Reg_32bit_4.Reg_1bit_4.inverter 560 210
| device Reg_32bit_4.Reg_1bit_4.inverter.nmos 550 360
n Reg_32bit_4.Reg_1bit_4.net_2 gnd Reg_32bit_4.Reg_1bit_4.net_1 24 100
| device Reg_32bit_4.Reg_1bit_4.inverter.pmos 550 200
p Reg_32bit_4.Reg_1bit_4.net_2 vdd Reg_32bit_4.Reg_1bit_4.net_1 24 200
| end Reg_32bit_4.Reg_1bit_4.inverter
| device Reg_32bit_4.Reg_1bit_4.nmos.1 390 260
n w[5] Reg_32bit_4.Reg_1bit_4.net_3 Reg_32bit_4.Reg_1bit_4.net_1 24 100
| device Reg_32bit_4.Reg_1bit_4.nmos.2 390 260
n w[5] Reg_32bit_4.Reg_1bit_4.net_3 Reg_32bit_4.Reg_1bit_4.net_1 24 100
| device Reg_32bit_4.Reg_1bit_4.nmos.3 390 260
n w[5] Reg_32bit_4.Reg_1bit_4.net_3 Reg_32bit_4.Reg_1bit_4.net_1 24 100
| device Reg_32bit_4.Reg_1bit_4.nmos.4 390 260
n w[5] Reg_32bit_4.Reg_1bit_4.net_3 Reg_32bit_4.Reg_1bit_4.net_1 24 100
| begin Reg_32bit_4.Reg_1bit_4.inverter_1 550 380
| device Reg_32bit_4.Reg_1bit_4.inverter_1.nmos.1 550 360
n Reg_32bit_4.Reg_1bit_4.net_1 gnd Reg_32bit_4.Reg_1bit_4.net_2 24 100
| device Reg_32bit_4.Reg_1bit_4.inverter_1.nmos.2 550 360
n Reg_32bit_4.Reg_1bit_4.net_1 gnd Reg_32bit_4.Reg_1bit_4.net_2 24 100
| device Reg_32bit_4.Reg_1bit_4.inverter_1.nmos.3 550 360
n Reg_32bit_4.Reg_1bit_4.net_1 gnd Reg_32bit_4.Reg_1bit_4.net_2 24 100
| device Reg_32bit_4.Reg_1bit_4.inverter_1.nmos.4 550 360
n Reg_32bit_4.Reg_1bit_4.net_1 gnd Reg_32bit_4.Reg_1bit_4.net_2 24 100
| device Reg_32bit_4.Reg_1bit_4.inverter_1.pmos.1 550 200
p Reg_32bit_4.Reg_1bit_4.net_1 vdd Reg_32bit_4.Reg_1bit_4.net_2 24 200
| device Reg_32bit_4.Reg_1bit_4.inverter_1.pmos.2 550 200
p Reg_32bit_4.Reg_1bit_4.net_1 vdd Reg_32bit_4.Reg_1bit_4.net_2 24 200
| device Reg_32bit_4.Reg_1bit_4.inverter_1.pmos.3 550 200
p Reg_32bit_4.Reg_1bit_4.net_1 vdd Reg_32bit_4.Reg_1bit_4.net_2 24 200
| device Reg_32bit_4.Reg_1bit_4.inverter_1.pmos.4 550 200
p Reg_32bit_4.Reg_1bit_4.net_1 vdd Reg_32bit_4.Reg_1bit_4.net_2 24 200
| end Reg_32bit_4.Reg_1bit_4.inverter_1
| begin Reg_32bit_4.Reg_1bit_4.inverter_2 290 260
| device Reg_32bit_4.Reg_1bit_4.inverter_2.nmos.1 550 360
n data[4] gnd Reg_32bit_4.Reg_1bit_4.net_3 24 100
| device Reg_32bit_4.Reg_1bit_4.inverter_2.nmos.2 550 360
n data[4] gnd Reg_32bit_4.Reg_1bit_4.net_3 24 100
| device Reg_32bit_4.Reg_1bit_4.inverter_2.nmos.3 550 360
n data[4] gnd Reg_32bit_4.Reg_1bit_4.net_3 24 100
| device Reg_32bit_4.Reg_1bit_4.inverter_2.nmos.4 550 360
n data[4] gnd Reg_32bit_4.Reg_1bit_4.net_3 24 100
| device Reg_32bit_4.Reg_1bit_4.inverter_2.pmos.1 550 200
p data[4] vdd Reg_32bit_4.Reg_1bit_4.net_3 24 200
| device Reg_32bit_4.Reg_1bit_4.inverter_2.pmos.2 550 200
p data[4] vdd Reg_32bit_4.Reg_1bit_4.net_3 24 200
| device Reg_32bit_4.Reg_1bit_4.inverter_2.pmos.3 550 200
p data[4] vdd Reg_32bit_4.Reg_1bit_4.net_3 24 200
| device Reg_32bit_4.Reg_1bit_4.inverter_2.pmos.4 550 200
p data[4] vdd Reg_32bit_4.Reg_1bit_4.net_3 24 200
| end Reg_32bit_4.Reg_1bit_4.inverter_2
| device Reg_32bit_4.Reg_1bit_4.nmos_1 730 230
n inR1[5] Reg_32bit_4.Reg_1bit_4.net_2 out1[4] 24 100
| device Reg_32bit_4.Reg_1bit_4.nmos_2 730 360
n inR2[5] Reg_32bit_4.Reg_1bit_4.net_2 out2[4] 24 100
| end Reg_32bit_4.Reg_1bit_4
| begin Reg_32bit_4.Reg_1bit_5 510 750
| begin Reg_32bit_4.Reg_1bit_5.inverter 560 210
| device Reg_32bit_4.Reg_1bit_5.inverter.nmos 550 360
n Reg_32bit_4.Reg_1bit_5.net_2 gnd Reg_32bit_4.Reg_1bit_5.net_1 24 100
| device Reg_32bit_4.Reg_1bit_5.inverter.pmos 550 200
p Reg_32bit_4.Reg_1bit_5.net_2 vdd Reg_32bit_4.Reg_1bit_5.net_1 24 200
| end Reg_32bit_4.Reg_1bit_5.inverter
| device Reg_32bit_4.Reg_1bit_5.nmos.1 390 260
n w[5] Reg_32bit_4.Reg_1bit_5.net_3 Reg_32bit_4.Reg_1bit_5.net_1 24 100
| device Reg_32bit_4.Reg_1bit_5.nmos.2 390 260
n w[5] Reg_32bit_4.Reg_1bit_5.net_3 Reg_32bit_4.Reg_1bit_5.net_1 24 100
| device Reg_32bit_4.Reg_1bit_5.nmos.3 390 260
n w[5] Reg_32bit_4.Reg_1bit_5.net_3 Reg_32bit_4.Reg_1bit_5.net_1 24 100
| device Reg_32bit_4.Reg_1bit_5.nmos.4 390 260
n w[5] Reg_32bit_4.Reg_1bit_5.net_3 Reg_32bit_4.Reg_1bit_5.net_1 24 100
| begin Reg_32bit_4.Reg_1bit_5.inverter_1 550 380
| device Reg_32bit_4.Reg_1bit_5.inverter_1.nmos.1 550 360
n Reg_32bit_4.Reg_1bit_5.net_1 gnd Reg_32bit_4.Reg_1bit_5.net_2 24 100
| device Reg_32bit_4.Reg_1bit_5.inverter_1.nmos.2 550 360
n Reg_32bit_4.Reg_1bit_5.net_1 gnd Reg_32bit_4.Reg_1bit_5.net_2 24 100
| device Reg_32bit_4.Reg_1bit_5.inverter_1.nmos.3 550 360
n Reg_32bit_4.Reg_1bit_5.net_1 gnd Reg_32bit_4.Reg_1bit_5.net_2 24 100
| device Reg_32bit_4.Reg_1bit_5.inverter_1.nmos.4 550 360
n Reg_32bit_4.Reg_1bit_5.net_1 gnd Reg_32bit_4.Reg_1bit_5.net_2 24 100
| device Reg_32bit_4.Reg_1bit_5.inverter_1.pmos.1 550 200
p Reg_32bit_4.Reg_1bit_5.net_1 vdd Reg_32bit_4.Reg_1bit_5.net_2 24 200
| device Reg_32bit_4.Reg_1bit_5.inverter_1.pmos.2 550 200
p Reg_32bit_4.Reg_1bit_5.net_1 vdd Reg_32bit_4.Reg_1bit_5.net_2 24 200
| device Reg_32bit_4.Reg_1bit_5.inverter_1.pmos.3 550 200
p Reg_32bit_4.Reg_1bit_5.net_1 vdd Reg_32bit_4.Reg_1bit_5.net_2 24 200
| device Reg_32bit_4.Reg_1bit_5.inverter_1.pmos.4 550 200
p Reg_32bit_4.Reg_1bit_5.net_1 vdd Reg_32bit_4.Reg_1bit_5.net_2 24 200
| end Reg_32bit_4.Reg_1bit_5.inverter_1
| begin Reg_32bit_4.Reg_1bit_5.inverter_2 290 260
| device Reg_32bit_4.Reg_1bit_5.inverter_2.nmos.1 550 360
n data[5] gnd Reg_32bit_4.Reg_1bit_5.net_3 24 100
| device Reg_32bit_4.Reg_1bit_5.inverter_2.nmos.2 550 360
n data[5] gnd Reg_32bit_4.Reg_1bit_5.net_3 24 100
| device Reg_32bit_4.Reg_1bit_5.inverter_2.nmos.3 550 360
n data[5] gnd Reg_32bit_4.Reg_1bit_5.net_3 24 100
| device Reg_32bit_4.Reg_1bit_5.inverter_2.nmos.4 550 360
n data[5] gnd Reg_32bit_4.Reg_1bit_5.net_3 24 100
| device Reg_32bit_4.Reg_1bit_5.inverter_2.pmos.1 550 200
p data[5] vdd Reg_32bit_4.Reg_1bit_5.net_3 24 200
| device Reg_32bit_4.Reg_1bit_5.inverter_2.pmos.2 550 200
p data[5] vdd Reg_32bit_4.Reg_1bit_5.net_3 24 200
| device Reg_32bit_4.Reg_1bit_5.inverter_2.pmos.3 550 200
p data[5] vdd Reg_32bit_4.Reg_1bit_5.net_3 24 200
| device Reg_32bit_4.Reg_1bit_5.inverter_2.pmos.4 550 200
p data[5] vdd Reg_32bit_4.Reg_1bit_5.net_3 24 200
| end Reg_32bit_4.Reg_1bit_5.inverter_2
| device Reg_32bit_4.Reg_1bit_5.nmos_1 730 230
n inR1[5] Reg_32bit_4.Reg_1bit_5.net_2 out1[5] 24 100
| device Reg_32bit_4.Reg_1bit_5.nmos_2 730 360
n inR2[5] Reg_32bit_4.Reg_1bit_5.net_2 out2[5] 24 100
| end Reg_32bit_4.Reg_1bit_5
| begin Reg_32bit_4.Reg_1bit_6 510 880
| begin Reg_32bit_4.Reg_1bit_6.inverter 560 210
| device Reg_32bit_4.Reg_1bit_6.inverter.nmos 550 360
n Reg_32bit_4.Reg_1bit_6.net_2 gnd Reg_32bit_4.Reg_1bit_6.net_1 24 100
| device Reg_32bit_4.Reg_1bit_6.inverter.pmos 550 200
p Reg_32bit_4.Reg_1bit_6.net_2 vdd Reg_32bit_4.Reg_1bit_6.net_1 24 200
| end Reg_32bit_4.Reg_1bit_6.inverter
| device Reg_32bit_4.Reg_1bit_6.nmos.1 390 260
n w[5] Reg_32bit_4.Reg_1bit_6.net_3 Reg_32bit_4.Reg_1bit_6.net_1 24 100
| device Reg_32bit_4.Reg_1bit_6.nmos.2 390 260
n w[5] Reg_32bit_4.Reg_1bit_6.net_3 Reg_32bit_4.Reg_1bit_6.net_1 24 100
| device Reg_32bit_4.Reg_1bit_6.nmos.3 390 260
n w[5] Reg_32bit_4.Reg_1bit_6.net_3 Reg_32bit_4.Reg_1bit_6.net_1 24 100
| device Reg_32bit_4.Reg_1bit_6.nmos.4 390 260
n w[5] Reg_32bit_4.Reg_1bit_6.net_3 Reg_32bit_4.Reg_1bit_6.net_1 24 100
| begin Reg_32bit_4.Reg_1bit_6.inverter_1 550 380
| device Reg_32bit_4.Reg_1bit_6.inverter_1.nmos.1 550 360
n Reg_32bit_4.Reg_1bit_6.net_1 gnd Reg_32bit_4.Reg_1bit_6.net_2 24 100
| device Reg_32bit_4.Reg_1bit_6.inverter_1.nmos.2 550 360
n Reg_32bit_4.Reg_1bit_6.net_1 gnd Reg_32bit_4.Reg_1bit_6.net_2 24 100
| device Reg_32bit_4.Reg_1bit_6.inverter_1.nmos.3 550 360
n Reg_32bit_4.Reg_1bit_6.net_1 gnd Reg_32bit_4.Reg_1bit_6.net_2 24 100
| device Reg_32bit_4.Reg_1bit_6.inverter_1.nmos.4 550 360
n Reg_32bit_4.Reg_1bit_6.net_1 gnd Reg_32bit_4.Reg_1bit_6.net_2 24 100
| device Reg_32bit_4.Reg_1bit_6.inverter_1.pmos.1 550 200
p Reg_32bit_4.Reg_1bit_6.net_1 vdd Reg_32bit_4.Reg_1bit_6.net_2 24 200
| device Reg_32bit_4.Reg_1bit_6.inverter_1.pmos.2 550 200
p Reg_32bit_4.Reg_1bit_6.net_1 vdd Reg_32bit_4.Reg_1bit_6.net_2 24 200
| device Reg_32bit_4.Reg_1bit_6.inverter_1.pmos.3 550 200
p Reg_32bit_4.Reg_1bit_6.net_1 vdd Reg_32bit_4.Reg_1bit_6.net_2 24 200
| device Reg_32bit_4.Reg_1bit_6.inverter_1.pmos.4 550 200
p Reg_32bit_4.Reg_1bit_6.net_1 vdd Reg_32bit_4.Reg_1bit_6.net_2 24 200
| end Reg_32bit_4.Reg_1bit_6.inverter_1
| begin Reg_32bit_4.Reg_1bit_6.inverter_2 290 260
| device Reg_32bit_4.Reg_1bit_6.inverter_2.nmos.1 550 360
n data[6] gnd Reg_32bit_4.Reg_1bit_6.net_3 24 100
| device Reg_32bit_4.Reg_1bit_6.inverter_2.nmos.2 550 360
n data[6] gnd Reg_32bit_4.Reg_1bit_6.net_3 24 100
| device Reg_32bit_4.Reg_1bit_6.inverter_2.nmos.3 550 360
n data[6] gnd Reg_32bit_4.Reg_1bit_6.net_3 24 100
| device Reg_32bit_4.Reg_1bit_6.inverter_2.nmos.4 550 360
n data[6] gnd Reg_32bit_4.Reg_1bit_6.net_3 24 100
| device Reg_32bit_4.Reg_1bit_6.inverter_2.pmos.1 550 200
p data[6] vdd Reg_32bit_4.Reg_1bit_6.net_3 24 200
| device Reg_32bit_4.Reg_1bit_6.inverter_2.pmos.2 550 200
p data[6] vdd Reg_32bit_4.Reg_1bit_6.net_3 24 200
| device Reg_32bit_4.Reg_1bit_6.inverter_2.pmos.3 550 200
p data[6] vdd Reg_32bit_4.Reg_1bit_6.net_3 24 200
| device Reg_32bit_4.Reg_1bit_6.inverter_2.pmos.4 550 200
p data[6] vdd Reg_32bit_4.Reg_1bit_6.net_3 24 200
| end Reg_32bit_4.Reg_1bit_6.inverter_2
| device Reg_32bit_4.Reg_1bit_6.nmos_1 730 230
n inR1[5] Reg_32bit_4.Reg_1bit_6.net_2 out1[6] 24 100
| device Reg_32bit_4.Reg_1bit_6.nmos_2 730 360
n inR2[5] Reg_32bit_4.Reg_1bit_6.net_2 out2[6] 24 100
| end Reg_32bit_4.Reg_1bit_6
| begin Reg_32bit_4.Reg_1bit_7 510 1010
| begin Reg_32bit_4.Reg_1bit_7.inverter 560 210
| device Reg_32bit_4.Reg_1bit_7.inverter.nmos 550 360
n Reg_32bit_4.Reg_1bit_7.net_2 gnd Reg_32bit_4.Reg_1bit_7.net_1 24 100
| device Reg_32bit_4.Reg_1bit_7.inverter.pmos 550 200
p Reg_32bit_4.Reg_1bit_7.net_2 vdd Reg_32bit_4.Reg_1bit_7.net_1 24 200
| end Reg_32bit_4.Reg_1bit_7.inverter
| device Reg_32bit_4.Reg_1bit_7.nmos.1 390 260
n w[5] Reg_32bit_4.Reg_1bit_7.net_3 Reg_32bit_4.Reg_1bit_7.net_1 24 100
| device Reg_32bit_4.Reg_1bit_7.nmos.2 390 260
n w[5] Reg_32bit_4.Reg_1bit_7.net_3 Reg_32bit_4.Reg_1bit_7.net_1 24 100
| device Reg_32bit_4.Reg_1bit_7.nmos.3 390 260
n w[5] Reg_32bit_4.Reg_1bit_7.net_3 Reg_32bit_4.Reg_1bit_7.net_1 24 100
| device Reg_32bit_4.Reg_1bit_7.nmos.4 390 260
n w[5] Reg_32bit_4.Reg_1bit_7.net_3 Reg_32bit_4.Reg_1bit_7.net_1 24 100
| begin Reg_32bit_4.Reg_1bit_7.inverter_1 550 380
| device Reg_32bit_4.Reg_1bit_7.inverter_1.nmos.1 550 360
n Reg_32bit_4.Reg_1bit_7.net_1 gnd Reg_32bit_4.Reg_1bit_7.net_2 24 100
| device Reg_32bit_4.Reg_1bit_7.inverter_1.nmos.2 550 360
n Reg_32bit_4.Reg_1bit_7.net_1 gnd Reg_32bit_4.Reg_1bit_7.net_2 24 100
| device Reg_32bit_4.Reg_1bit_7.inverter_1.nmos.3 550 360
n Reg_32bit_4.Reg_1bit_7.net_1 gnd Reg_32bit_4.Reg_1bit_7.net_2 24 100
| device Reg_32bit_4.Reg_1bit_7.inverter_1.nmos.4 550 360
n Reg_32bit_4.Reg_1bit_7.net_1 gnd Reg_32bit_4.Reg_1bit_7.net_2 24 100
| device Reg_32bit_4.Reg_1bit_7.inverter_1.pmos.1 550 200
p Reg_32bit_4.Reg_1bit_7.net_1 vdd Reg_32bit_4.Reg_1bit_7.net_2 24 200
| device Reg_32bit_4.Reg_1bit_7.inverter_1.pmos.2 550 200
p Reg_32bit_4.Reg_1bit_7.net_1 vdd Reg_32bit_4.Reg_1bit_7.net_2 24 200
| device Reg_32bit_4.Reg_1bit_7.inverter_1.pmos.3 550 200
p Reg_32bit_4.Reg_1bit_7.net_1 vdd Reg_32bit_4.Reg_1bit_7.net_2 24 200
| device Reg_32bit_4.Reg_1bit_7.inverter_1.pmos.4 550 200
p Reg_32bit_4.Reg_1bit_7.net_1 vdd Reg_32bit_4.Reg_1bit_7.net_2 24 200
| end Reg_32bit_4.Reg_1bit_7.inverter_1
| begin Reg_32bit_4.Reg_1bit_7.inverter_2 290 260
| device Reg_32bit_4.Reg_1bit_7.inverter_2.nmos.1 550 360
n data[7] gnd Reg_32bit_4.Reg_1bit_7.net_3 24 100
| device Reg_32bit_4.Reg_1bit_7.inverter_2.nmos.2 550 360
n data[7] gnd Reg_32bit_4.Reg_1bit_7.net_3 24 100
| device Reg_32bit_4.Reg_1bit_7.inverter_2.nmos.3 550 360
n data[7] gnd Reg_32bit_4.Reg_1bit_7.net_3 24 100
| device Reg_32bit_4.Reg_1bit_7.inverter_2.nmos.4 550 360
n data[7] gnd Reg_32bit_4.Reg_1bit_7.net_3 24 100
| device Reg_32bit_4.Reg_1bit_7.inverter_2.pmos.1 550 200
p data[7] vdd Reg_32bit_4.Reg_1bit_7.net_3 24 200
| device Reg_32bit_4.Reg_1bit_7.inverter_2.pmos.2 550 200
p data[7] vdd Reg_32bit_4.Reg_1bit_7.net_3 24 200
| device Reg_32bit_4.Reg_1bit_7.inverter_2.pmos.3 550 200
p data[7] vdd Reg_32bit_4.Reg_1bit_7.net_3 24 200
| device Reg_32bit_4.Reg_1bit_7.inverter_2.pmos.4 550 200
p data[7] vdd Reg_32bit_4.Reg_1bit_7.net_3 24 200
| end Reg_32bit_4.Reg_1bit_7.inverter_2
| device Reg_32bit_4.Reg_1bit_7.nmos_1 730 230
n inR1[5] Reg_32bit_4.Reg_1bit_7.net_2 out1[7] 24 100
| device Reg_32bit_4.Reg_1bit_7.nmos_2 730 360
n inR2[5] Reg_32bit_4.Reg_1bit_7.net_2 out2[7] 24 100
| end Reg_32bit_4.Reg_1bit_7
| begin Reg_32bit_4.Reg_1bit_8 510 1150
| begin Reg_32bit_4.Reg_1bit_8.inverter 560 210
| device Reg_32bit_4.Reg_1bit_8.inverter.nmos 550 360
n Reg_32bit_4.Reg_1bit_8.net_2 gnd Reg_32bit_4.Reg_1bit_8.net_1 24 100
| device Reg_32bit_4.Reg_1bit_8.inverter.pmos 550 200
p Reg_32bit_4.Reg_1bit_8.net_2 vdd Reg_32bit_4.Reg_1bit_8.net_1 24 200
| end Reg_32bit_4.Reg_1bit_8.inverter
| device Reg_32bit_4.Reg_1bit_8.nmos.1 390 260
n w[5] Reg_32bit_4.Reg_1bit_8.net_3 Reg_32bit_4.Reg_1bit_8.net_1 24 100
| device Reg_32bit_4.Reg_1bit_8.nmos.2 390 260
n w[5] Reg_32bit_4.Reg_1bit_8.net_3 Reg_32bit_4.Reg_1bit_8.net_1 24 100
| device Reg_32bit_4.Reg_1bit_8.nmos.3 390 260
n w[5] Reg_32bit_4.Reg_1bit_8.net_3 Reg_32bit_4.Reg_1bit_8.net_1 24 100
| device Reg_32bit_4.Reg_1bit_8.nmos.4 390 260
n w[5] Reg_32bit_4.Reg_1bit_8.net_3 Reg_32bit_4.Reg_1bit_8.net_1 24 100
| begin Reg_32bit_4.Reg_1bit_8.inverter_1 550 380
| device Reg_32bit_4.Reg_1bit_8.inverter_1.nmos.1 550 360
n Reg_32bit_4.Reg_1bit_8.net_1 gnd Reg_32bit_4.Reg_1bit_8.net_2 24 100
| device Reg_32bit_4.Reg_1bit_8.inverter_1.nmos.2 550 360
n Reg_32bit_4.Reg_1bit_8.net_1 gnd Reg_32bit_4.Reg_1bit_8.net_2 24 100
| device Reg_32bit_4.Reg_1bit_8.inverter_1.nmos.3 550 360
n Reg_32bit_4.Reg_1bit_8.net_1 gnd Reg_32bit_4.Reg_1bit_8.net_2 24 100
| device Reg_32bit_4.Reg_1bit_8.inverter_1.nmos.4 550 360
n Reg_32bit_4.Reg_1bit_8.net_1 gnd Reg_32bit_4.Reg_1bit_8.net_2 24 100
| device Reg_32bit_4.Reg_1bit_8.inverter_1.pmos.1 550 200
p Reg_32bit_4.Reg_1bit_8.net_1 vdd Reg_32bit_4.Reg_1bit_8.net_2 24 200
| device Reg_32bit_4.Reg_1bit_8.inverter_1.pmos.2 550 200
p Reg_32bit_4.Reg_1bit_8.net_1 vdd Reg_32bit_4.Reg_1bit_8.net_2 24 200
| device Reg_32bit_4.Reg_1bit_8.inverter_1.pmos.3 550 200
p Reg_32bit_4.Reg_1bit_8.net_1 vdd Reg_32bit_4.Reg_1bit_8.net_2 24 200
| device Reg_32bit_4.Reg_1bit_8.inverter_1.pmos.4 550 200
p Reg_32bit_4.Reg_1bit_8.net_1 vdd Reg_32bit_4.Reg_1bit_8.net_2 24 200
| end Reg_32bit_4.Reg_1bit_8.inverter_1
| begin Reg_32bit_4.Reg_1bit_8.inverter_2 290 260
| device Reg_32bit_4.Reg_1bit_8.inverter_2.nmos.1 550 360
n data[8] gnd Reg_32bit_4.Reg_1bit_8.net_3 24 100
| device Reg_32bit_4.Reg_1bit_8.inverter_2.nmos.2 550 360
n data[8] gnd Reg_32bit_4.Reg_1bit_8.net_3 24 100
| device Reg_32bit_4.Reg_1bit_8.inverter_2.nmos.3 550 360
n data[8] gnd Reg_32bit_4.Reg_1bit_8.net_3 24 100
| device Reg_32bit_4.Reg_1bit_8.inverter_2.nmos.4 550 360
n data[8] gnd Reg_32bit_4.Reg_1bit_8.net_3 24 100
| device Reg_32bit_4.Reg_1bit_8.inverter_2.pmos.1 550 200
p data[8] vdd Reg_32bit_4.Reg_1bit_8.net_3 24 200
| device Reg_32bit_4.Reg_1bit_8.inverter_2.pmos.2 550 200
p data[8] vdd Reg_32bit_4.Reg_1bit_8.net_3 24 200
| device Reg_32bit_4.Reg_1bit_8.inverter_2.pmos.3 550 200
p data[8] vdd Reg_32bit_4.Reg_1bit_8.net_3 24 200
| device Reg_32bit_4.Reg_1bit_8.inverter_2.pmos.4 550 200
p data[8] vdd Reg_32bit_4.Reg_1bit_8.net_3 24 200
| end Reg_32bit_4.Reg_1bit_8.inverter_2
| device Reg_32bit_4.Reg_1bit_8.nmos_1 730 230
n inR1[5] Reg_32bit_4.Reg_1bit_8.net_2 out1[8] 24 100
| device Reg_32bit_4.Reg_1bit_8.nmos_2 730 360
n inR2[5] Reg_32bit_4.Reg_1bit_8.net_2 out2[8] 24 100
| end Reg_32bit_4.Reg_1bit_8
| begin Reg_32bit_4.Reg_1bit_9 510 1280
| begin Reg_32bit_4.Reg_1bit_9.inverter 560 210
| device Reg_32bit_4.Reg_1bit_9.inverter.nmos 550 360
n Reg_32bit_4.Reg_1bit_9.net_2 gnd Reg_32bit_4.Reg_1bit_9.net_1 24 100
| device Reg_32bit_4.Reg_1bit_9.inverter.pmos 550 200
p Reg_32bit_4.Reg_1bit_9.net_2 vdd Reg_32bit_4.Reg_1bit_9.net_1 24 200
| end Reg_32bit_4.Reg_1bit_9.inverter
| device Reg_32bit_4.Reg_1bit_9.nmos.1 390 260
n w[5] Reg_32bit_4.Reg_1bit_9.net_3 Reg_32bit_4.Reg_1bit_9.net_1 24 100
| device Reg_32bit_4.Reg_1bit_9.nmos.2 390 260
n w[5] Reg_32bit_4.Reg_1bit_9.net_3 Reg_32bit_4.Reg_1bit_9.net_1 24 100
| device Reg_32bit_4.Reg_1bit_9.nmos.3 390 260
n w[5] Reg_32bit_4.Reg_1bit_9.net_3 Reg_32bit_4.Reg_1bit_9.net_1 24 100
| device Reg_32bit_4.Reg_1bit_9.nmos.4 390 260
n w[5] Reg_32bit_4.Reg_1bit_9.net_3 Reg_32bit_4.Reg_1bit_9.net_1 24 100
| begin Reg_32bit_4.Reg_1bit_9.inverter_1 550 380
| device Reg_32bit_4.Reg_1bit_9.inverter_1.nmos.1 550 360
n Reg_32bit_4.Reg_1bit_9.net_1 gnd Reg_32bit_4.Reg_1bit_9.net_2 24 100
| device Reg_32bit_4.Reg_1bit_9.inverter_1.nmos.2 550 360
n Reg_32bit_4.Reg_1bit_9.net_1 gnd Reg_32bit_4.Reg_1bit_9.net_2 24 100
| device Reg_32bit_4.Reg_1bit_9.inverter_1.nmos.3 550 360
n Reg_32bit_4.Reg_1bit_9.net_1 gnd Reg_32bit_4.Reg_1bit_9.net_2 24 100
| device Reg_32bit_4.Reg_1bit_9.inverter_1.nmos.4 550 360
n Reg_32bit_4.Reg_1bit_9.net_1 gnd Reg_32bit_4.Reg_1bit_9.net_2 24 100
| device Reg_32bit_4.Reg_1bit_9.inverter_1.pmos.1 550 200
p Reg_32bit_4.Reg_1bit_9.net_1 vdd Reg_32bit_4.Reg_1bit_9.net_2 24 200
| device Reg_32bit_4.Reg_1bit_9.inverter_1.pmos.2 550 200
p Reg_32bit_4.Reg_1bit_9.net_1 vdd Reg_32bit_4.Reg_1bit_9.net_2 24 200
| device Reg_32bit_4.Reg_1bit_9.inverter_1.pmos.3 550 200
p Reg_32bit_4.Reg_1bit_9.net_1 vdd Reg_32bit_4.Reg_1bit_9.net_2 24 200
| device Reg_32bit_4.Reg_1bit_9.inverter_1.pmos.4 550 200
p Reg_32bit_4.Reg_1bit_9.net_1 vdd Reg_32bit_4.Reg_1bit_9.net_2 24 200
| end Reg_32bit_4.Reg_1bit_9.inverter_1
| begin Reg_32bit_4.Reg_1bit_9.inverter_2 290 260
| device Reg_32bit_4.Reg_1bit_9.inverter_2.nmos.1 550 360
n data[9] gnd Reg_32bit_4.Reg_1bit_9.net_3 24 100
| device Reg_32bit_4.Reg_1bit_9.inverter_2.nmos.2 550 360
n data[9] gnd Reg_32bit_4.Reg_1bit_9.net_3 24 100
| device Reg_32bit_4.Reg_1bit_9.inverter_2.nmos.3 550 360
n data[9] gnd Reg_32bit_4.Reg_1bit_9.net_3 24 100
| device Reg_32bit_4.Reg_1bit_9.inverter_2.nmos.4 550 360
n data[9] gnd Reg_32bit_4.Reg_1bit_9.net_3 24 100
| device Reg_32bit_4.Reg_1bit_9.inverter_2.pmos.1 550 200
p data[9] vdd Reg_32bit_4.Reg_1bit_9.net_3 24 200
| device Reg_32bit_4.Reg_1bit_9.inverter_2.pmos.2 550 200
p data[9] vdd Reg_32bit_4.Reg_1bit_9.net_3 24 200
| device Reg_32bit_4.Reg_1bit_9.inverter_2.pmos.3 550 200
p data[9] vdd Reg_32bit_4.Reg_1bit_9.net_3 24 200
| device Reg_32bit_4.Reg_1bit_9.inverter_2.pmos.4 550 200
p data[9] vdd Reg_32bit_4.Reg_1bit_9.net_3 24 200
| end Reg_32bit_4.Reg_1bit_9.inverter_2
| device Reg_32bit_4.Reg_1bit_9.nmos_1 730 230
n inR1[5] Reg_32bit_4.Reg_1bit_9.net_2 out1[9] 24 100
| device Reg_32bit_4.Reg_1bit_9.nmos_2 730 360
n inR2[5] Reg_32bit_4.Reg_1bit_9.net_2 out2[9] 24 100
| end Reg_32bit_4.Reg_1bit_9
| begin Reg_32bit_4.Reg_1bit_10 510 1410
| begin Reg_32bit_4.Reg_1bit_10.inverter 560 210
| device Reg_32bit_4.Reg_1bit_10.inverter.nmos 550 360
n Reg_32bit_4.Reg_1bit_10.net_2 gnd Reg_32bit_4.Reg_1bit_10.net_1 24 100
| device Reg_32bit_4.Reg_1bit_10.inverter.pmos 550 200
p Reg_32bit_4.Reg_1bit_10.net_2 vdd Reg_32bit_4.Reg_1bit_10.net_1 24 200
| end Reg_32bit_4.Reg_1bit_10.inverter
| device Reg_32bit_4.Reg_1bit_10.nmos.1 390 260
n w[5] Reg_32bit_4.Reg_1bit_10.net_3 Reg_32bit_4.Reg_1bit_10.net_1 24 100
| device Reg_32bit_4.Reg_1bit_10.nmos.2 390 260
n w[5] Reg_32bit_4.Reg_1bit_10.net_3 Reg_32bit_4.Reg_1bit_10.net_1 24 100
| device Reg_32bit_4.Reg_1bit_10.nmos.3 390 260
n w[5] Reg_32bit_4.Reg_1bit_10.net_3 Reg_32bit_4.Reg_1bit_10.net_1 24 100
| device Reg_32bit_4.Reg_1bit_10.nmos.4 390 260
n w[5] Reg_32bit_4.Reg_1bit_10.net_3 Reg_32bit_4.Reg_1bit_10.net_1 24 100
| begin Reg_32bit_4.Reg_1bit_10.inverter_1 550 380
| device Reg_32bit_4.Reg_1bit_10.inverter_1.nmos.1 550 360
n Reg_32bit_4.Reg_1bit_10.net_1 gnd Reg_32bit_4.Reg_1bit_10.net_2 24 100
| device Reg_32bit_4.Reg_1bit_10.inverter_1.nmos.2 550 360
n Reg_32bit_4.Reg_1bit_10.net_1 gnd Reg_32bit_4.Reg_1bit_10.net_2 24 100
| device Reg_32bit_4.Reg_1bit_10.inverter_1.nmos.3 550 360
n Reg_32bit_4.Reg_1bit_10.net_1 gnd Reg_32bit_4.Reg_1bit_10.net_2 24 100
| device Reg_32bit_4.Reg_1bit_10.inverter_1.nmos.4 550 360
n Reg_32bit_4.Reg_1bit_10.net_1 gnd Reg_32bit_4.Reg_1bit_10.net_2 24 100
| device Reg_32bit_4.Reg_1bit_10.inverter_1.pmos.1 550 200
p Reg_32bit_4.Reg_1bit_10.net_1 vdd Reg_32bit_4.Reg_1bit_10.net_2 24 200
| device Reg_32bit_4.Reg_1bit_10.inverter_1.pmos.2 550 200
p Reg_32bit_4.Reg_1bit_10.net_1 vdd Reg_32bit_4.Reg_1bit_10.net_2 24 200
| device Reg_32bit_4.Reg_1bit_10.inverter_1.pmos.3 550 200
p Reg_32bit_4.Reg_1bit_10.net_1 vdd Reg_32bit_4.Reg_1bit_10.net_2 24 200
| device Reg_32bit_4.Reg_1bit_10.inverter_1.pmos.4 550 200
p Reg_32bit_4.Reg_1bit_10.net_1 vdd Reg_32bit_4.Reg_1bit_10.net_2 24 200
| end Reg_32bit_4.Reg_1bit_10.inverter_1
| begin Reg_32bit_4.Reg_1bit_10.inverter_2 290 260
| device Reg_32bit_4.Reg_1bit_10.inverter_2.nmos.1 550 360
n data[10] gnd Reg_32bit_4.Reg_1bit_10.net_3 24 100
| device Reg_32bit_4.Reg_1bit_10.inverter_2.nmos.2 550 360
n data[10] gnd Reg_32bit_4.Reg_1bit_10.net_3 24 100
| device Reg_32bit_4.Reg_1bit_10.inverter_2.nmos.3 550 360
n data[10] gnd Reg_32bit_4.Reg_1bit_10.net_3 24 100
| device Reg_32bit_4.Reg_1bit_10.inverter_2.nmos.4 550 360
n data[10] gnd Reg_32bit_4.Reg_1bit_10.net_3 24 100
| device Reg_32bit_4.Reg_1bit_10.inverter_2.pmos.1 550 200
p data[10] vdd Reg_32bit_4.Reg_1bit_10.net_3 24 200
| device Reg_32bit_4.Reg_1bit_10.inverter_2.pmos.2 550 200
p data[10] vdd Reg_32bit_4.Reg_1bit_10.net_3 24 200
| device Reg_32bit_4.Reg_1bit_10.inverter_2.pmos.3 550 200
p data[10] vdd Reg_32bit_4.Reg_1bit_10.net_3 24 200
| device Reg_32bit_4.Reg_1bit_10.inverter_2.pmos.4 550 200
p data[10] vdd Reg_32bit_4.Reg_1bit_10.net_3 24 200
| end Reg_32bit_4.Reg_1bit_10.inverter_2
| device Reg_32bit_4.Reg_1bit_10.nmos_1 730 230
n inR1[5] Reg_32bit_4.Reg_1bit_10.net_2 out1[10] 24 100
| device Reg_32bit_4.Reg_1bit_10.nmos_2 730 360
n inR2[5] Reg_32bit_4.Reg_1bit_10.net_2 out2[10] 24 100
| end Reg_32bit_4.Reg_1bit_10
| begin Reg_32bit_4.Reg_1bit_11 510 1540
| begin Reg_32bit_4.Reg_1bit_11.inverter 560 210
| device Reg_32bit_4.Reg_1bit_11.inverter.nmos 550 360
n Reg_32bit_4.Reg_1bit_11.net_2 gnd Reg_32bit_4.Reg_1bit_11.net_1 24 100
| device Reg_32bit_4.Reg_1bit_11.inverter.pmos 550 200
p Reg_32bit_4.Reg_1bit_11.net_2 vdd Reg_32bit_4.Reg_1bit_11.net_1 24 200
| end Reg_32bit_4.Reg_1bit_11.inverter
| device Reg_32bit_4.Reg_1bit_11.nmos.1 390 260
n w[5] Reg_32bit_4.Reg_1bit_11.net_3 Reg_32bit_4.Reg_1bit_11.net_1 24 100
| device Reg_32bit_4.Reg_1bit_11.nmos.2 390 260
n w[5] Reg_32bit_4.Reg_1bit_11.net_3 Reg_32bit_4.Reg_1bit_11.net_1 24 100
| device Reg_32bit_4.Reg_1bit_11.nmos.3 390 260
n w[5] Reg_32bit_4.Reg_1bit_11.net_3 Reg_32bit_4.Reg_1bit_11.net_1 24 100
| device Reg_32bit_4.Reg_1bit_11.nmos.4 390 260
n w[5] Reg_32bit_4.Reg_1bit_11.net_3 Reg_32bit_4.Reg_1bit_11.net_1 24 100
| begin Reg_32bit_4.Reg_1bit_11.inverter_1 550 380
| device Reg_32bit_4.Reg_1bit_11.inverter_1.nmos.1 550 360
n Reg_32bit_4.Reg_1bit_11.net_1 gnd Reg_32bit_4.Reg_1bit_11.net_2 24 100
| device Reg_32bit_4.Reg_1bit_11.inverter_1.nmos.2 550 360
n Reg_32bit_4.Reg_1bit_11.net_1 gnd Reg_32bit_4.Reg_1bit_11.net_2 24 100
| device Reg_32bit_4.Reg_1bit_11.inverter_1.nmos.3 550 360
n Reg_32bit_4.Reg_1bit_11.net_1 gnd Reg_32bit_4.Reg_1bit_11.net_2 24 100
| device Reg_32bit_4.Reg_1bit_11.inverter_1.nmos.4 550 360
n Reg_32bit_4.Reg_1bit_11.net_1 gnd Reg_32bit_4.Reg_1bit_11.net_2 24 100
| device Reg_32bit_4.Reg_1bit_11.inverter_1.pmos.1 550 200
p Reg_32bit_4.Reg_1bit_11.net_1 vdd Reg_32bit_4.Reg_1bit_11.net_2 24 200
| device Reg_32bit_4.Reg_1bit_11.inverter_1.pmos.2 550 200
p Reg_32bit_4.Reg_1bit_11.net_1 vdd Reg_32bit_4.Reg_1bit_11.net_2 24 200
| device Reg_32bit_4.Reg_1bit_11.inverter_1.pmos.3 550 200
p Reg_32bit_4.Reg_1bit_11.net_1 vdd Reg_32bit_4.Reg_1bit_11.net_2 24 200
| device Reg_32bit_4.Reg_1bit_11.inverter_1.pmos.4 550 200
p Reg_32bit_4.Reg_1bit_11.net_1 vdd Reg_32bit_4.Reg_1bit_11.net_2 24 200
| end Reg_32bit_4.Reg_1bit_11.inverter_1
| begin Reg_32bit_4.Reg_1bit_11.inverter_2 290 260
| device Reg_32bit_4.Reg_1bit_11.inverter_2.nmos.1 550 360
n data[11] gnd Reg_32bit_4.Reg_1bit_11.net_3 24 100
| device Reg_32bit_4.Reg_1bit_11.inverter_2.nmos.2 550 360
n data[11] gnd Reg_32bit_4.Reg_1bit_11.net_3 24 100
| device Reg_32bit_4.Reg_1bit_11.inverter_2.nmos.3 550 360
n data[11] gnd Reg_32bit_4.Reg_1bit_11.net_3 24 100
| device Reg_32bit_4.Reg_1bit_11.inverter_2.nmos.4 550 360
n data[11] gnd Reg_32bit_4.Reg_1bit_11.net_3 24 100
| device Reg_32bit_4.Reg_1bit_11.inverter_2.pmos.1 550 200
p data[11] vdd Reg_32bit_4.Reg_1bit_11.net_3 24 200
| device Reg_32bit_4.Reg_1bit_11.inverter_2.pmos.2 550 200
p data[11] vdd Reg_32bit_4.Reg_1bit_11.net_3 24 200
| device Reg_32bit_4.Reg_1bit_11.inverter_2.pmos.3 550 200
p data[11] vdd Reg_32bit_4.Reg_1bit_11.net_3 24 200
| device Reg_32bit_4.Reg_1bit_11.inverter_2.pmos.4 550 200
p data[11] vdd Reg_32bit_4.Reg_1bit_11.net_3 24 200
| end Reg_32bit_4.Reg_1bit_11.inverter_2
| device Reg_32bit_4.Reg_1bit_11.nmos_1 730 230
n inR1[5] Reg_32bit_4.Reg_1bit_11.net_2 out1[11] 24 100
| device Reg_32bit_4.Reg_1bit_11.nmos_2 730 360
n inR2[5] Reg_32bit_4.Reg_1bit_11.net_2 out2[11] 24 100
| end Reg_32bit_4.Reg_1bit_11
| begin Reg_32bit_4.Reg_1bit_12 510 1670
| begin Reg_32bit_4.Reg_1bit_12.inverter 560 210
| device Reg_32bit_4.Reg_1bit_12.inverter.nmos 550 360
n Reg_32bit_4.Reg_1bit_12.net_2 gnd Reg_32bit_4.Reg_1bit_12.net_1 24 100
| device Reg_32bit_4.Reg_1bit_12.inverter.pmos 550 200
p Reg_32bit_4.Reg_1bit_12.net_2 vdd Reg_32bit_4.Reg_1bit_12.net_1 24 200
| end Reg_32bit_4.Reg_1bit_12.inverter
| device Reg_32bit_4.Reg_1bit_12.nmos.1 390 260
n w[5] Reg_32bit_4.Reg_1bit_12.net_3 Reg_32bit_4.Reg_1bit_12.net_1 24 100
| device Reg_32bit_4.Reg_1bit_12.nmos.2 390 260
n w[5] Reg_32bit_4.Reg_1bit_12.net_3 Reg_32bit_4.Reg_1bit_12.net_1 24 100
| device Reg_32bit_4.Reg_1bit_12.nmos.3 390 260
n w[5] Reg_32bit_4.Reg_1bit_12.net_3 Reg_32bit_4.Reg_1bit_12.net_1 24 100
| device Reg_32bit_4.Reg_1bit_12.nmos.4 390 260
n w[5] Reg_32bit_4.Reg_1bit_12.net_3 Reg_32bit_4.Reg_1bit_12.net_1 24 100
| begin Reg_32bit_4.Reg_1bit_12.inverter_1 550 380
| device Reg_32bit_4.Reg_1bit_12.inverter_1.nmos.1 550 360
n Reg_32bit_4.Reg_1bit_12.net_1 gnd Reg_32bit_4.Reg_1bit_12.net_2 24 100
| device Reg_32bit_4.Reg_1bit_12.inverter_1.nmos.2 550 360
n Reg_32bit_4.Reg_1bit_12.net_1 gnd Reg_32bit_4.Reg_1bit_12.net_2 24 100
| device Reg_32bit_4.Reg_1bit_12.inverter_1.nmos.3 550 360
n Reg_32bit_4.Reg_1bit_12.net_1 gnd Reg_32bit_4.Reg_1bit_12.net_2 24 100
| device Reg_32bit_4.Reg_1bit_12.inverter_1.nmos.4 550 360
n Reg_32bit_4.Reg_1bit_12.net_1 gnd Reg_32bit_4.Reg_1bit_12.net_2 24 100
| device Reg_32bit_4.Reg_1bit_12.inverter_1.pmos.1 550 200
p Reg_32bit_4.Reg_1bit_12.net_1 vdd Reg_32bit_4.Reg_1bit_12.net_2 24 200
| device Reg_32bit_4.Reg_1bit_12.inverter_1.pmos.2 550 200
p Reg_32bit_4.Reg_1bit_12.net_1 vdd Reg_32bit_4.Reg_1bit_12.net_2 24 200
| device Reg_32bit_4.Reg_1bit_12.inverter_1.pmos.3 550 200
p Reg_32bit_4.Reg_1bit_12.net_1 vdd Reg_32bit_4.Reg_1bit_12.net_2 24 200
| device Reg_32bit_4.Reg_1bit_12.inverter_1.pmos.4 550 200
p Reg_32bit_4.Reg_1bit_12.net_1 vdd Reg_32bit_4.Reg_1bit_12.net_2 24 200
| end Reg_32bit_4.Reg_1bit_12.inverter_1
| begin Reg_32bit_4.Reg_1bit_12.inverter_2 290 260
| device Reg_32bit_4.Reg_1bit_12.inverter_2.nmos.1 550 360
n data[12] gnd Reg_32bit_4.Reg_1bit_12.net_3 24 100
| device Reg_32bit_4.Reg_1bit_12.inverter_2.nmos.2 550 360
n data[12] gnd Reg_32bit_4.Reg_1bit_12.net_3 24 100
| device Reg_32bit_4.Reg_1bit_12.inverter_2.nmos.3 550 360
n data[12] gnd Reg_32bit_4.Reg_1bit_12.net_3 24 100
| device Reg_32bit_4.Reg_1bit_12.inverter_2.nmos.4 550 360
n data[12] gnd Reg_32bit_4.Reg_1bit_12.net_3 24 100
| device Reg_32bit_4.Reg_1bit_12.inverter_2.pmos.1 550 200
p data[12] vdd Reg_32bit_4.Reg_1bit_12.net_3 24 200
| device Reg_32bit_4.Reg_1bit_12.inverter_2.pmos.2 550 200
p data[12] vdd Reg_32bit_4.Reg_1bit_12.net_3 24 200
| device Reg_32bit_4.Reg_1bit_12.inverter_2.pmos.3 550 200
p data[12] vdd Reg_32bit_4.Reg_1bit_12.net_3 24 200
| device Reg_32bit_4.Reg_1bit_12.inverter_2.pmos.4 550 200
p data[12] vdd Reg_32bit_4.Reg_1bit_12.net_3 24 200
| end Reg_32bit_4.Reg_1bit_12.inverter_2
| device Reg_32bit_4.Reg_1bit_12.nmos_1 730 230
n inR1[5] Reg_32bit_4.Reg_1bit_12.net_2 out1[12] 24 100
| device Reg_32bit_4.Reg_1bit_12.nmos_2 730 360
n inR2[5] Reg_32bit_4.Reg_1bit_12.net_2 out2[12] 24 100
| end Reg_32bit_4.Reg_1bit_12
| begin Reg_32bit_4.Reg_1bit_13 510 1800
| begin Reg_32bit_4.Reg_1bit_13.inverter 560 210
| device Reg_32bit_4.Reg_1bit_13.inverter.nmos 550 360
n Reg_32bit_4.Reg_1bit_13.net_2 gnd Reg_32bit_4.Reg_1bit_13.net_1 24 100
| device Reg_32bit_4.Reg_1bit_13.inverter.pmos 550 200
p Reg_32bit_4.Reg_1bit_13.net_2 vdd Reg_32bit_4.Reg_1bit_13.net_1 24 200
| end Reg_32bit_4.Reg_1bit_13.inverter
| device Reg_32bit_4.Reg_1bit_13.nmos.1 390 260
n w[5] Reg_32bit_4.Reg_1bit_13.net_3 Reg_32bit_4.Reg_1bit_13.net_1 24 100
| device Reg_32bit_4.Reg_1bit_13.nmos.2 390 260
n w[5] Reg_32bit_4.Reg_1bit_13.net_3 Reg_32bit_4.Reg_1bit_13.net_1 24 100
| device Reg_32bit_4.Reg_1bit_13.nmos.3 390 260
n w[5] Reg_32bit_4.Reg_1bit_13.net_3 Reg_32bit_4.Reg_1bit_13.net_1 24 100
| device Reg_32bit_4.Reg_1bit_13.nmos.4 390 260
n w[5] Reg_32bit_4.Reg_1bit_13.net_3 Reg_32bit_4.Reg_1bit_13.net_1 24 100
| begin Reg_32bit_4.Reg_1bit_13.inverter_1 550 380
| device Reg_32bit_4.Reg_1bit_13.inverter_1.nmos.1 550 360
n Reg_32bit_4.Reg_1bit_13.net_1 gnd Reg_32bit_4.Reg_1bit_13.net_2 24 100
| device Reg_32bit_4.Reg_1bit_13.inverter_1.nmos.2 550 360
n Reg_32bit_4.Reg_1bit_13.net_1 gnd Reg_32bit_4.Reg_1bit_13.net_2 24 100
| device Reg_32bit_4.Reg_1bit_13.inverter_1.nmos.3 550 360
n Reg_32bit_4.Reg_1bit_13.net_1 gnd Reg_32bit_4.Reg_1bit_13.net_2 24 100
| device Reg_32bit_4.Reg_1bit_13.inverter_1.nmos.4 550 360
n Reg_32bit_4.Reg_1bit_13.net_1 gnd Reg_32bit_4.Reg_1bit_13.net_2 24 100
| device Reg_32bit_4.Reg_1bit_13.inverter_1.pmos.1 550 200
p Reg_32bit_4.Reg_1bit_13.net_1 vdd Reg_32bit_4.Reg_1bit_13.net_2 24 200
| device Reg_32bit_4.Reg_1bit_13.inverter_1.pmos.2 550 200
p Reg_32bit_4.Reg_1bit_13.net_1 vdd Reg_32bit_4.Reg_1bit_13.net_2 24 200
| device Reg_32bit_4.Reg_1bit_13.inverter_1.pmos.3 550 200
p Reg_32bit_4.Reg_1bit_13.net_1 vdd Reg_32bit_4.Reg_1bit_13.net_2 24 200
| device Reg_32bit_4.Reg_1bit_13.inverter_1.pmos.4 550 200
p Reg_32bit_4.Reg_1bit_13.net_1 vdd Reg_32bit_4.Reg_1bit_13.net_2 24 200
| end Reg_32bit_4.Reg_1bit_13.inverter_1
| begin Reg_32bit_4.Reg_1bit_13.inverter_2 290 260
| device Reg_32bit_4.Reg_1bit_13.inverter_2.nmos.1 550 360
n data[13] gnd Reg_32bit_4.Reg_1bit_13.net_3 24 100
| device Reg_32bit_4.Reg_1bit_13.inverter_2.nmos.2 550 360
n data[13] gnd Reg_32bit_4.Reg_1bit_13.net_3 24 100
| device Reg_32bit_4.Reg_1bit_13.inverter_2.nmos.3 550 360
n data[13] gnd Reg_32bit_4.Reg_1bit_13.net_3 24 100
| device Reg_32bit_4.Reg_1bit_13.inverter_2.nmos.4 550 360
n data[13] gnd Reg_32bit_4.Reg_1bit_13.net_3 24 100
| device Reg_32bit_4.Reg_1bit_13.inverter_2.pmos.1 550 200
p data[13] vdd Reg_32bit_4.Reg_1bit_13.net_3 24 200
| device Reg_32bit_4.Reg_1bit_13.inverter_2.pmos.2 550 200
p data[13] vdd Reg_32bit_4.Reg_1bit_13.net_3 24 200
| device Reg_32bit_4.Reg_1bit_13.inverter_2.pmos.3 550 200
p data[13] vdd Reg_32bit_4.Reg_1bit_13.net_3 24 200
| device Reg_32bit_4.Reg_1bit_13.inverter_2.pmos.4 550 200
p data[13] vdd Reg_32bit_4.Reg_1bit_13.net_3 24 200
| end Reg_32bit_4.Reg_1bit_13.inverter_2
| device Reg_32bit_4.Reg_1bit_13.nmos_1 730 230
n inR1[5] Reg_32bit_4.Reg_1bit_13.net_2 out1[13] 24 100
| device Reg_32bit_4.Reg_1bit_13.nmos_2 730 360
n inR2[5] Reg_32bit_4.Reg_1bit_13.net_2 out2[13] 24 100
| end Reg_32bit_4.Reg_1bit_13
| begin Reg_32bit_4.Reg_1bit_14 510 1930
| begin Reg_32bit_4.Reg_1bit_14.inverter 560 210
| device Reg_32bit_4.Reg_1bit_14.inverter.nmos 550 360
n Reg_32bit_4.Reg_1bit_14.net_2 gnd Reg_32bit_4.Reg_1bit_14.net_1 24 100
| device Reg_32bit_4.Reg_1bit_14.inverter.pmos 550 200
p Reg_32bit_4.Reg_1bit_14.net_2 vdd Reg_32bit_4.Reg_1bit_14.net_1 24 200
| end Reg_32bit_4.Reg_1bit_14.inverter
| device Reg_32bit_4.Reg_1bit_14.nmos.1 390 260
n w[5] Reg_32bit_4.Reg_1bit_14.net_3 Reg_32bit_4.Reg_1bit_14.net_1 24 100
| device Reg_32bit_4.Reg_1bit_14.nmos.2 390 260
n w[5] Reg_32bit_4.Reg_1bit_14.net_3 Reg_32bit_4.Reg_1bit_14.net_1 24 100
| device Reg_32bit_4.Reg_1bit_14.nmos.3 390 260
n w[5] Reg_32bit_4.Reg_1bit_14.net_3 Reg_32bit_4.Reg_1bit_14.net_1 24 100
| device Reg_32bit_4.Reg_1bit_14.nmos.4 390 260
n w[5] Reg_32bit_4.Reg_1bit_14.net_3 Reg_32bit_4.Reg_1bit_14.net_1 24 100
| begin Reg_32bit_4.Reg_1bit_14.inverter_1 550 380
| device Reg_32bit_4.Reg_1bit_14.inverter_1.nmos.1 550 360
n Reg_32bit_4.Reg_1bit_14.net_1 gnd Reg_32bit_4.Reg_1bit_14.net_2 24 100
| device Reg_32bit_4.Reg_1bit_14.inverter_1.nmos.2 550 360
n Reg_32bit_4.Reg_1bit_14.net_1 gnd Reg_32bit_4.Reg_1bit_14.net_2 24 100
| device Reg_32bit_4.Reg_1bit_14.inverter_1.nmos.3 550 360
n Reg_32bit_4.Reg_1bit_14.net_1 gnd Reg_32bit_4.Reg_1bit_14.net_2 24 100
| device Reg_32bit_4.Reg_1bit_14.inverter_1.nmos.4 550 360
n Reg_32bit_4.Reg_1bit_14.net_1 gnd Reg_32bit_4.Reg_1bit_14.net_2 24 100
| device Reg_32bit_4.Reg_1bit_14.inverter_1.pmos.1 550 200
p Reg_32bit_4.Reg_1bit_14.net_1 vdd Reg_32bit_4.Reg_1bit_14.net_2 24 200
| device Reg_32bit_4.Reg_1bit_14.inverter_1.pmos.2 550 200
p Reg_32bit_4.Reg_1bit_14.net_1 vdd Reg_32bit_4.Reg_1bit_14.net_2 24 200
| device Reg_32bit_4.Reg_1bit_14.inverter_1.pmos.3 550 200
p Reg_32bit_4.Reg_1bit_14.net_1 vdd Reg_32bit_4.Reg_1bit_14.net_2 24 200
| device Reg_32bit_4.Reg_1bit_14.inverter_1.pmos.4 550 200
p Reg_32bit_4.Reg_1bit_14.net_1 vdd Reg_32bit_4.Reg_1bit_14.net_2 24 200
| end Reg_32bit_4.Reg_1bit_14.inverter_1
| begin Reg_32bit_4.Reg_1bit_14.inverter_2 290 260
| device Reg_32bit_4.Reg_1bit_14.inverter_2.nmos.1 550 360
n data[14] gnd Reg_32bit_4.Reg_1bit_14.net_3 24 100
| device Reg_32bit_4.Reg_1bit_14.inverter_2.nmos.2 550 360
n data[14] gnd Reg_32bit_4.Reg_1bit_14.net_3 24 100
| device Reg_32bit_4.Reg_1bit_14.inverter_2.nmos.3 550 360
n data[14] gnd Reg_32bit_4.Reg_1bit_14.net_3 24 100
| device Reg_32bit_4.Reg_1bit_14.inverter_2.nmos.4 550 360
n data[14] gnd Reg_32bit_4.Reg_1bit_14.net_3 24 100
| device Reg_32bit_4.Reg_1bit_14.inverter_2.pmos.1 550 200
p data[14] vdd Reg_32bit_4.Reg_1bit_14.net_3 24 200
| device Reg_32bit_4.Reg_1bit_14.inverter_2.pmos.2 550 200
p data[14] vdd Reg_32bit_4.Reg_1bit_14.net_3 24 200
| device Reg_32bit_4.Reg_1bit_14.inverter_2.pmos.3 550 200
p data[14] vdd Reg_32bit_4.Reg_1bit_14.net_3 24 200
| device Reg_32bit_4.Reg_1bit_14.inverter_2.pmos.4 550 200
p data[14] vdd Reg_32bit_4.Reg_1bit_14.net_3 24 200
| end Reg_32bit_4.Reg_1bit_14.inverter_2
| device Reg_32bit_4.Reg_1bit_14.nmos_1 730 230
n inR1[5] Reg_32bit_4.Reg_1bit_14.net_2 out1[14] 24 100
| device Reg_32bit_4.Reg_1bit_14.nmos_2 730 360
n inR2[5] Reg_32bit_4.Reg_1bit_14.net_2 out2[14] 24 100
| end Reg_32bit_4.Reg_1bit_14
| begin Reg_32bit_4.Reg_1bit_15 510 2060
| begin Reg_32bit_4.Reg_1bit_15.inverter 560 210
| device Reg_32bit_4.Reg_1bit_15.inverter.nmos 550 360
n Reg_32bit_4.Reg_1bit_15.net_2 gnd Reg_32bit_4.Reg_1bit_15.net_1 24 100
| device Reg_32bit_4.Reg_1bit_15.inverter.pmos 550 200
p Reg_32bit_4.Reg_1bit_15.net_2 vdd Reg_32bit_4.Reg_1bit_15.net_1 24 200
| end Reg_32bit_4.Reg_1bit_15.inverter
| device Reg_32bit_4.Reg_1bit_15.nmos.1 390 260
n w[5] Reg_32bit_4.Reg_1bit_15.net_3 Reg_32bit_4.Reg_1bit_15.net_1 24 100
| device Reg_32bit_4.Reg_1bit_15.nmos.2 390 260
n w[5] Reg_32bit_4.Reg_1bit_15.net_3 Reg_32bit_4.Reg_1bit_15.net_1 24 100
| device Reg_32bit_4.Reg_1bit_15.nmos.3 390 260
n w[5] Reg_32bit_4.Reg_1bit_15.net_3 Reg_32bit_4.Reg_1bit_15.net_1 24 100
| device Reg_32bit_4.Reg_1bit_15.nmos.4 390 260
n w[5] Reg_32bit_4.Reg_1bit_15.net_3 Reg_32bit_4.Reg_1bit_15.net_1 24 100
| begin Reg_32bit_4.Reg_1bit_15.inverter_1 550 380
| device Reg_32bit_4.Reg_1bit_15.inverter_1.nmos.1 550 360
n Reg_32bit_4.Reg_1bit_15.net_1 gnd Reg_32bit_4.Reg_1bit_15.net_2 24 100
| device Reg_32bit_4.Reg_1bit_15.inverter_1.nmos.2 550 360
n Reg_32bit_4.Reg_1bit_15.net_1 gnd Reg_32bit_4.Reg_1bit_15.net_2 24 100
| device Reg_32bit_4.Reg_1bit_15.inverter_1.nmos.3 550 360
n Reg_32bit_4.Reg_1bit_15.net_1 gnd Reg_32bit_4.Reg_1bit_15.net_2 24 100
| device Reg_32bit_4.Reg_1bit_15.inverter_1.nmos.4 550 360
n Reg_32bit_4.Reg_1bit_15.net_1 gnd Reg_32bit_4.Reg_1bit_15.net_2 24 100
| device Reg_32bit_4.Reg_1bit_15.inverter_1.pmos.1 550 200
p Reg_32bit_4.Reg_1bit_15.net_1 vdd Reg_32bit_4.Reg_1bit_15.net_2 24 200
| device Reg_32bit_4.Reg_1bit_15.inverter_1.pmos.2 550 200
p Reg_32bit_4.Reg_1bit_15.net_1 vdd Reg_32bit_4.Reg_1bit_15.net_2 24 200
| device Reg_32bit_4.Reg_1bit_15.inverter_1.pmos.3 550 200
p Reg_32bit_4.Reg_1bit_15.net_1 vdd Reg_32bit_4.Reg_1bit_15.net_2 24 200
| device Reg_32bit_4.Reg_1bit_15.inverter_1.pmos.4 550 200
p Reg_32bit_4.Reg_1bit_15.net_1 vdd Reg_32bit_4.Reg_1bit_15.net_2 24 200
| end Reg_32bit_4.Reg_1bit_15.inverter_1
| begin Reg_32bit_4.Reg_1bit_15.inverter_2 290 260
| device Reg_32bit_4.Reg_1bit_15.inverter_2.nmos.1 550 360
n data[15] gnd Reg_32bit_4.Reg_1bit_15.net_3 24 100
| device Reg_32bit_4.Reg_1bit_15.inverter_2.nmos.2 550 360
n data[15] gnd Reg_32bit_4.Reg_1bit_15.net_3 24 100
| device Reg_32bit_4.Reg_1bit_15.inverter_2.nmos.3 550 360
n data[15] gnd Reg_32bit_4.Reg_1bit_15.net_3 24 100
| device Reg_32bit_4.Reg_1bit_15.inverter_2.nmos.4 550 360
n data[15] gnd Reg_32bit_4.Reg_1bit_15.net_3 24 100
| device Reg_32bit_4.Reg_1bit_15.inverter_2.pmos.1 550 200
p data[15] vdd Reg_32bit_4.Reg_1bit_15.net_3 24 200
| device Reg_32bit_4.Reg_1bit_15.inverter_2.pmos.2 550 200
p data[15] vdd Reg_32bit_4.Reg_1bit_15.net_3 24 200
| device Reg_32bit_4.Reg_1bit_15.inverter_2.pmos.3 550 200
p data[15] vdd Reg_32bit_4.Reg_1bit_15.net_3 24 200
| device Reg_32bit_4.Reg_1bit_15.inverter_2.pmos.4 550 200
p data[15] vdd Reg_32bit_4.Reg_1bit_15.net_3 24 200
| end Reg_32bit_4.Reg_1bit_15.inverter_2
| device Reg_32bit_4.Reg_1bit_15.nmos_1 730 230
n inR1[5] Reg_32bit_4.Reg_1bit_15.net_2 out1[15] 24 100
| device Reg_32bit_4.Reg_1bit_15.nmos_2 730 360
n inR2[5] Reg_32bit_4.Reg_1bit_15.net_2 out2[15] 24 100
| end Reg_32bit_4.Reg_1bit_15
| begin Reg_32bit_4.Reg_1bit_16 510 2200
| begin Reg_32bit_4.Reg_1bit_16.inverter 560 210
| device Reg_32bit_4.Reg_1bit_16.inverter.nmos 550 360
n Reg_32bit_4.Reg_1bit_16.net_2 gnd Reg_32bit_4.Reg_1bit_16.net_1 24 100
| device Reg_32bit_4.Reg_1bit_16.inverter.pmos 550 200
p Reg_32bit_4.Reg_1bit_16.net_2 vdd Reg_32bit_4.Reg_1bit_16.net_1 24 200
| end Reg_32bit_4.Reg_1bit_16.inverter
| device Reg_32bit_4.Reg_1bit_16.nmos.1 390 260
n w[5] Reg_32bit_4.Reg_1bit_16.net_3 Reg_32bit_4.Reg_1bit_16.net_1 24 100
| device Reg_32bit_4.Reg_1bit_16.nmos.2 390 260
n w[5] Reg_32bit_4.Reg_1bit_16.net_3 Reg_32bit_4.Reg_1bit_16.net_1 24 100
| device Reg_32bit_4.Reg_1bit_16.nmos.3 390 260
n w[5] Reg_32bit_4.Reg_1bit_16.net_3 Reg_32bit_4.Reg_1bit_16.net_1 24 100
| device Reg_32bit_4.Reg_1bit_16.nmos.4 390 260
n w[5] Reg_32bit_4.Reg_1bit_16.net_3 Reg_32bit_4.Reg_1bit_16.net_1 24 100
| begin Reg_32bit_4.Reg_1bit_16.inverter_1 550 380
| device Reg_32bit_4.Reg_1bit_16.inverter_1.nmos.1 550 360
n Reg_32bit_4.Reg_1bit_16.net_1 gnd Reg_32bit_4.Reg_1bit_16.net_2 24 100
| device Reg_32bit_4.Reg_1bit_16.inverter_1.nmos.2 550 360
n Reg_32bit_4.Reg_1bit_16.net_1 gnd Reg_32bit_4.Reg_1bit_16.net_2 24 100
| device Reg_32bit_4.Reg_1bit_16.inverter_1.nmos.3 550 360
n Reg_32bit_4.Reg_1bit_16.net_1 gnd Reg_32bit_4.Reg_1bit_16.net_2 24 100
| device Reg_32bit_4.Reg_1bit_16.inverter_1.nmos.4 550 360
n Reg_32bit_4.Reg_1bit_16.net_1 gnd Reg_32bit_4.Reg_1bit_16.net_2 24 100
| device Reg_32bit_4.Reg_1bit_16.inverter_1.pmos.1 550 200
p Reg_32bit_4.Reg_1bit_16.net_1 vdd Reg_32bit_4.Reg_1bit_16.net_2 24 200
| device Reg_32bit_4.Reg_1bit_16.inverter_1.pmos.2 550 200
p Reg_32bit_4.Reg_1bit_16.net_1 vdd Reg_32bit_4.Reg_1bit_16.net_2 24 200
| device Reg_32bit_4.Reg_1bit_16.inverter_1.pmos.3 550 200
p Reg_32bit_4.Reg_1bit_16.net_1 vdd Reg_32bit_4.Reg_1bit_16.net_2 24 200
| device Reg_32bit_4.Reg_1bit_16.inverter_1.pmos.4 550 200
p Reg_32bit_4.Reg_1bit_16.net_1 vdd Reg_32bit_4.Reg_1bit_16.net_2 24 200
| end Reg_32bit_4.Reg_1bit_16.inverter_1
| begin Reg_32bit_4.Reg_1bit_16.inverter_2 290 260
| device Reg_32bit_4.Reg_1bit_16.inverter_2.nmos.1 550 360
n data[16] gnd Reg_32bit_4.Reg_1bit_16.net_3 24 100
| device Reg_32bit_4.Reg_1bit_16.inverter_2.nmos.2 550 360
n data[16] gnd Reg_32bit_4.Reg_1bit_16.net_3 24 100
| device Reg_32bit_4.Reg_1bit_16.inverter_2.nmos.3 550 360
n data[16] gnd Reg_32bit_4.Reg_1bit_16.net_3 24 100
| device Reg_32bit_4.Reg_1bit_16.inverter_2.nmos.4 550 360
n data[16] gnd Reg_32bit_4.Reg_1bit_16.net_3 24 100
| device Reg_32bit_4.Reg_1bit_16.inverter_2.pmos.1 550 200
p data[16] vdd Reg_32bit_4.Reg_1bit_16.net_3 24 200
| device Reg_32bit_4.Reg_1bit_16.inverter_2.pmos.2 550 200
p data[16] vdd Reg_32bit_4.Reg_1bit_16.net_3 24 200
| device Reg_32bit_4.Reg_1bit_16.inverter_2.pmos.3 550 200
p data[16] vdd Reg_32bit_4.Reg_1bit_16.net_3 24 200
| device Reg_32bit_4.Reg_1bit_16.inverter_2.pmos.4 550 200
p data[16] vdd Reg_32bit_4.Reg_1bit_16.net_3 24 200
| end Reg_32bit_4.Reg_1bit_16.inverter_2
| device Reg_32bit_4.Reg_1bit_16.nmos_1 730 230
n inR1[5] Reg_32bit_4.Reg_1bit_16.net_2 out1[16] 24 100
| device Reg_32bit_4.Reg_1bit_16.nmos_2 730 360
n inR2[5] Reg_32bit_4.Reg_1bit_16.net_2 out2[16] 24 100
| end Reg_32bit_4.Reg_1bit_16
| begin Reg_32bit_4.Reg_1bit_17 510 2330
| begin Reg_32bit_4.Reg_1bit_17.inverter 560 210
| device Reg_32bit_4.Reg_1bit_17.inverter.nmos 550 360
n Reg_32bit_4.Reg_1bit_17.net_2 gnd Reg_32bit_4.Reg_1bit_17.net_1 24 100
| device Reg_32bit_4.Reg_1bit_17.inverter.pmos 550 200
p Reg_32bit_4.Reg_1bit_17.net_2 vdd Reg_32bit_4.Reg_1bit_17.net_1 24 200
| end Reg_32bit_4.Reg_1bit_17.inverter
| device Reg_32bit_4.Reg_1bit_17.nmos.1 390 260
n w[5] Reg_32bit_4.Reg_1bit_17.net_3 Reg_32bit_4.Reg_1bit_17.net_1 24 100
| device Reg_32bit_4.Reg_1bit_17.nmos.2 390 260
n w[5] Reg_32bit_4.Reg_1bit_17.net_3 Reg_32bit_4.Reg_1bit_17.net_1 24 100
| device Reg_32bit_4.Reg_1bit_17.nmos.3 390 260
n w[5] Reg_32bit_4.Reg_1bit_17.net_3 Reg_32bit_4.Reg_1bit_17.net_1 24 100
| device Reg_32bit_4.Reg_1bit_17.nmos.4 390 260
n w[5] Reg_32bit_4.Reg_1bit_17.net_3 Reg_32bit_4.Reg_1bit_17.net_1 24 100
| begin Reg_32bit_4.Reg_1bit_17.inverter_1 550 380
| device Reg_32bit_4.Reg_1bit_17.inverter_1.nmos.1 550 360
n Reg_32bit_4.Reg_1bit_17.net_1 gnd Reg_32bit_4.Reg_1bit_17.net_2 24 100
| device Reg_32bit_4.Reg_1bit_17.inverter_1.nmos.2 550 360
n Reg_32bit_4.Reg_1bit_17.net_1 gnd Reg_32bit_4.Reg_1bit_17.net_2 24 100
| device Reg_32bit_4.Reg_1bit_17.inverter_1.nmos.3 550 360
n Reg_32bit_4.Reg_1bit_17.net_1 gnd Reg_32bit_4.Reg_1bit_17.net_2 24 100
| device Reg_32bit_4.Reg_1bit_17.inverter_1.nmos.4 550 360
n Reg_32bit_4.Reg_1bit_17.net_1 gnd Reg_32bit_4.Reg_1bit_17.net_2 24 100
| device Reg_32bit_4.Reg_1bit_17.inverter_1.pmos.1 550 200
p Reg_32bit_4.Reg_1bit_17.net_1 vdd Reg_32bit_4.Reg_1bit_17.net_2 24 200
| device Reg_32bit_4.Reg_1bit_17.inverter_1.pmos.2 550 200
p Reg_32bit_4.Reg_1bit_17.net_1 vdd Reg_32bit_4.Reg_1bit_17.net_2 24 200
| device Reg_32bit_4.Reg_1bit_17.inverter_1.pmos.3 550 200
p Reg_32bit_4.Reg_1bit_17.net_1 vdd Reg_32bit_4.Reg_1bit_17.net_2 24 200
| device Reg_32bit_4.Reg_1bit_17.inverter_1.pmos.4 550 200
p Reg_32bit_4.Reg_1bit_17.net_1 vdd Reg_32bit_4.Reg_1bit_17.net_2 24 200
| end Reg_32bit_4.Reg_1bit_17.inverter_1
| begin Reg_32bit_4.Reg_1bit_17.inverter_2 290 260
| device Reg_32bit_4.Reg_1bit_17.inverter_2.nmos.1 550 360
n data[17] gnd Reg_32bit_4.Reg_1bit_17.net_3 24 100
| device Reg_32bit_4.Reg_1bit_17.inverter_2.nmos.2 550 360
n data[17] gnd Reg_32bit_4.Reg_1bit_17.net_3 24 100
| device Reg_32bit_4.Reg_1bit_17.inverter_2.nmos.3 550 360
n data[17] gnd Reg_32bit_4.Reg_1bit_17.net_3 24 100
| device Reg_32bit_4.Reg_1bit_17.inverter_2.nmos.4 550 360
n data[17] gnd Reg_32bit_4.Reg_1bit_17.net_3 24 100
| device Reg_32bit_4.Reg_1bit_17.inverter_2.pmos.1 550 200
p data[17] vdd Reg_32bit_4.Reg_1bit_17.net_3 24 200
| device Reg_32bit_4.Reg_1bit_17.inverter_2.pmos.2 550 200
p data[17] vdd Reg_32bit_4.Reg_1bit_17.net_3 24 200
| device Reg_32bit_4.Reg_1bit_17.inverter_2.pmos.3 550 200
p data[17] vdd Reg_32bit_4.Reg_1bit_17.net_3 24 200
| device Reg_32bit_4.Reg_1bit_17.inverter_2.pmos.4 550 200
p data[17] vdd Reg_32bit_4.Reg_1bit_17.net_3 24 200
| end Reg_32bit_4.Reg_1bit_17.inverter_2
| device Reg_32bit_4.Reg_1bit_17.nmos_1 730 230
n inR1[5] Reg_32bit_4.Reg_1bit_17.net_2 out1[17] 24 100
| device Reg_32bit_4.Reg_1bit_17.nmos_2 730 360
n inR2[5] Reg_32bit_4.Reg_1bit_17.net_2 out2[17] 24 100
| end Reg_32bit_4.Reg_1bit_17
| begin Reg_32bit_4.Reg_1bit_18 510 2460
| begin Reg_32bit_4.Reg_1bit_18.inverter 560 210
| device Reg_32bit_4.Reg_1bit_18.inverter.nmos 550 360
n Reg_32bit_4.Reg_1bit_18.net_2 gnd Reg_32bit_4.Reg_1bit_18.net_1 24 100
| device Reg_32bit_4.Reg_1bit_18.inverter.pmos 550 200
p Reg_32bit_4.Reg_1bit_18.net_2 vdd Reg_32bit_4.Reg_1bit_18.net_1 24 200
| end Reg_32bit_4.Reg_1bit_18.inverter
| device Reg_32bit_4.Reg_1bit_18.nmos.1 390 260
n w[5] Reg_32bit_4.Reg_1bit_18.net_3 Reg_32bit_4.Reg_1bit_18.net_1 24 100
| device Reg_32bit_4.Reg_1bit_18.nmos.2 390 260
n w[5] Reg_32bit_4.Reg_1bit_18.net_3 Reg_32bit_4.Reg_1bit_18.net_1 24 100
| device Reg_32bit_4.Reg_1bit_18.nmos.3 390 260
n w[5] Reg_32bit_4.Reg_1bit_18.net_3 Reg_32bit_4.Reg_1bit_18.net_1 24 100
| device Reg_32bit_4.Reg_1bit_18.nmos.4 390 260
n w[5] Reg_32bit_4.Reg_1bit_18.net_3 Reg_32bit_4.Reg_1bit_18.net_1 24 100
| begin Reg_32bit_4.Reg_1bit_18.inverter_1 550 380
| device Reg_32bit_4.Reg_1bit_18.inverter_1.nmos.1 550 360
n Reg_32bit_4.Reg_1bit_18.net_1 gnd Reg_32bit_4.Reg_1bit_18.net_2 24 100
| device Reg_32bit_4.Reg_1bit_18.inverter_1.nmos.2 550 360
n Reg_32bit_4.Reg_1bit_18.net_1 gnd Reg_32bit_4.Reg_1bit_18.net_2 24 100
| device Reg_32bit_4.Reg_1bit_18.inverter_1.nmos.3 550 360
n Reg_32bit_4.Reg_1bit_18.net_1 gnd Reg_32bit_4.Reg_1bit_18.net_2 24 100
| device Reg_32bit_4.Reg_1bit_18.inverter_1.nmos.4 550 360
n Reg_32bit_4.Reg_1bit_18.net_1 gnd Reg_32bit_4.Reg_1bit_18.net_2 24 100
| device Reg_32bit_4.Reg_1bit_18.inverter_1.pmos.1 550 200
p Reg_32bit_4.Reg_1bit_18.net_1 vdd Reg_32bit_4.Reg_1bit_18.net_2 24 200
| device Reg_32bit_4.Reg_1bit_18.inverter_1.pmos.2 550 200
p Reg_32bit_4.Reg_1bit_18.net_1 vdd Reg_32bit_4.Reg_1bit_18.net_2 24 200
| device Reg_32bit_4.Reg_1bit_18.inverter_1.pmos.3 550 200
p Reg_32bit_4.Reg_1bit_18.net_1 vdd Reg_32bit_4.Reg_1bit_18.net_2 24 200
| device Reg_32bit_4.Reg_1bit_18.inverter_1.pmos.4 550 200
p Reg_32bit_4.Reg_1bit_18.net_1 vdd Reg_32bit_4.Reg_1bit_18.net_2 24 200
| end Reg_32bit_4.Reg_1bit_18.inverter_1
| begin Reg_32bit_4.Reg_1bit_18.inverter_2 290 260
| device Reg_32bit_4.Reg_1bit_18.inverter_2.nmos.1 550 360
n data[18] gnd Reg_32bit_4.Reg_1bit_18.net_3 24 100
| device Reg_32bit_4.Reg_1bit_18.inverter_2.nmos.2 550 360
n data[18] gnd Reg_32bit_4.Reg_1bit_18.net_3 24 100
| device Reg_32bit_4.Reg_1bit_18.inverter_2.nmos.3 550 360
n data[18] gnd Reg_32bit_4.Reg_1bit_18.net_3 24 100
| device Reg_32bit_4.Reg_1bit_18.inverter_2.nmos.4 550 360
n data[18] gnd Reg_32bit_4.Reg_1bit_18.net_3 24 100
| device Reg_32bit_4.Reg_1bit_18.inverter_2.pmos.1 550 200
p data[18] vdd Reg_32bit_4.Reg_1bit_18.net_3 24 200
| device Reg_32bit_4.Reg_1bit_18.inverter_2.pmos.2 550 200
p data[18] vdd Reg_32bit_4.Reg_1bit_18.net_3 24 200
| device Reg_32bit_4.Reg_1bit_18.inverter_2.pmos.3 550 200
p data[18] vdd Reg_32bit_4.Reg_1bit_18.net_3 24 200
| device Reg_32bit_4.Reg_1bit_18.inverter_2.pmos.4 550 200
p data[18] vdd Reg_32bit_4.Reg_1bit_18.net_3 24 200
| end Reg_32bit_4.Reg_1bit_18.inverter_2
| device Reg_32bit_4.Reg_1bit_18.nmos_1 730 230
n inR1[5] Reg_32bit_4.Reg_1bit_18.net_2 out1[18] 24 100
| device Reg_32bit_4.Reg_1bit_18.nmos_2 730 360
n inR2[5] Reg_32bit_4.Reg_1bit_18.net_2 out2[18] 24 100
| end Reg_32bit_4.Reg_1bit_18
| begin Reg_32bit_4.Reg_1bit_19 510 2590
| begin Reg_32bit_4.Reg_1bit_19.inverter 560 210
| device Reg_32bit_4.Reg_1bit_19.inverter.nmos 550 360
n Reg_32bit_4.Reg_1bit_19.net_2 gnd Reg_32bit_4.Reg_1bit_19.net_1 24 100
| device Reg_32bit_4.Reg_1bit_19.inverter.pmos 550 200
p Reg_32bit_4.Reg_1bit_19.net_2 vdd Reg_32bit_4.Reg_1bit_19.net_1 24 200
| end Reg_32bit_4.Reg_1bit_19.inverter
| device Reg_32bit_4.Reg_1bit_19.nmos.1 390 260
n w[5] Reg_32bit_4.Reg_1bit_19.net_3 Reg_32bit_4.Reg_1bit_19.net_1 24 100
| device Reg_32bit_4.Reg_1bit_19.nmos.2 390 260
n w[5] Reg_32bit_4.Reg_1bit_19.net_3 Reg_32bit_4.Reg_1bit_19.net_1 24 100
| device Reg_32bit_4.Reg_1bit_19.nmos.3 390 260
n w[5] Reg_32bit_4.Reg_1bit_19.net_3 Reg_32bit_4.Reg_1bit_19.net_1 24 100
| device Reg_32bit_4.Reg_1bit_19.nmos.4 390 260
n w[5] Reg_32bit_4.Reg_1bit_19.net_3 Reg_32bit_4.Reg_1bit_19.net_1 24 100
| begin Reg_32bit_4.Reg_1bit_19.inverter_1 550 380
| device Reg_32bit_4.Reg_1bit_19.inverter_1.nmos.1 550 360
n Reg_32bit_4.Reg_1bit_19.net_1 gnd Reg_32bit_4.Reg_1bit_19.net_2 24 100
| device Reg_32bit_4.Reg_1bit_19.inverter_1.nmos.2 550 360
n Reg_32bit_4.Reg_1bit_19.net_1 gnd Reg_32bit_4.Reg_1bit_19.net_2 24 100
| device Reg_32bit_4.Reg_1bit_19.inverter_1.nmos.3 550 360
n Reg_32bit_4.Reg_1bit_19.net_1 gnd Reg_32bit_4.Reg_1bit_19.net_2 24 100
| device Reg_32bit_4.Reg_1bit_19.inverter_1.nmos.4 550 360
n Reg_32bit_4.Reg_1bit_19.net_1 gnd Reg_32bit_4.Reg_1bit_19.net_2 24 100
| device Reg_32bit_4.Reg_1bit_19.inverter_1.pmos.1 550 200
p Reg_32bit_4.Reg_1bit_19.net_1 vdd Reg_32bit_4.Reg_1bit_19.net_2 24 200
| device Reg_32bit_4.Reg_1bit_19.inverter_1.pmos.2 550 200
p Reg_32bit_4.Reg_1bit_19.net_1 vdd Reg_32bit_4.Reg_1bit_19.net_2 24 200
| device Reg_32bit_4.Reg_1bit_19.inverter_1.pmos.3 550 200
p Reg_32bit_4.Reg_1bit_19.net_1 vdd Reg_32bit_4.Reg_1bit_19.net_2 24 200
| device Reg_32bit_4.Reg_1bit_19.inverter_1.pmos.4 550 200
p Reg_32bit_4.Reg_1bit_19.net_1 vdd Reg_32bit_4.Reg_1bit_19.net_2 24 200
| end Reg_32bit_4.Reg_1bit_19.inverter_1
| begin Reg_32bit_4.Reg_1bit_19.inverter_2 290 260
| device Reg_32bit_4.Reg_1bit_19.inverter_2.nmos.1 550 360
n data[19] gnd Reg_32bit_4.Reg_1bit_19.net_3 24 100
| device Reg_32bit_4.Reg_1bit_19.inverter_2.nmos.2 550 360
n data[19] gnd Reg_32bit_4.Reg_1bit_19.net_3 24 100
| device Reg_32bit_4.Reg_1bit_19.inverter_2.nmos.3 550 360
n data[19] gnd Reg_32bit_4.Reg_1bit_19.net_3 24 100
| device Reg_32bit_4.Reg_1bit_19.inverter_2.nmos.4 550 360
n data[19] gnd Reg_32bit_4.Reg_1bit_19.net_3 24 100
| device Reg_32bit_4.Reg_1bit_19.inverter_2.pmos.1 550 200
p data[19] vdd Reg_32bit_4.Reg_1bit_19.net_3 24 200
| device Reg_32bit_4.Reg_1bit_19.inverter_2.pmos.2 550 200
p data[19] vdd Reg_32bit_4.Reg_1bit_19.net_3 24 200
| device Reg_32bit_4.Reg_1bit_19.inverter_2.pmos.3 550 200
p data[19] vdd Reg_32bit_4.Reg_1bit_19.net_3 24 200
| device Reg_32bit_4.Reg_1bit_19.inverter_2.pmos.4 550 200
p data[19] vdd Reg_32bit_4.Reg_1bit_19.net_3 24 200
| end Reg_32bit_4.Reg_1bit_19.inverter_2
| device Reg_32bit_4.Reg_1bit_19.nmos_1 730 230
n inR1[5] Reg_32bit_4.Reg_1bit_19.net_2 out1[19] 24 100
| device Reg_32bit_4.Reg_1bit_19.nmos_2 730 360
n inR2[5] Reg_32bit_4.Reg_1bit_19.net_2 out2[19] 24 100
| end Reg_32bit_4.Reg_1bit_19
| begin Reg_32bit_4.Reg_1bit_20 510 2720
| begin Reg_32bit_4.Reg_1bit_20.inverter 560 210
| device Reg_32bit_4.Reg_1bit_20.inverter.nmos 550 360
n Reg_32bit_4.Reg_1bit_20.net_2 gnd Reg_32bit_4.Reg_1bit_20.net_1 24 100
| device Reg_32bit_4.Reg_1bit_20.inverter.pmos 550 200
p Reg_32bit_4.Reg_1bit_20.net_2 vdd Reg_32bit_4.Reg_1bit_20.net_1 24 200
| end Reg_32bit_4.Reg_1bit_20.inverter
| device Reg_32bit_4.Reg_1bit_20.nmos.1 390 260
n w[5] Reg_32bit_4.Reg_1bit_20.net_3 Reg_32bit_4.Reg_1bit_20.net_1 24 100
| device Reg_32bit_4.Reg_1bit_20.nmos.2 390 260
n w[5] Reg_32bit_4.Reg_1bit_20.net_3 Reg_32bit_4.Reg_1bit_20.net_1 24 100
| device Reg_32bit_4.Reg_1bit_20.nmos.3 390 260
n w[5] Reg_32bit_4.Reg_1bit_20.net_3 Reg_32bit_4.Reg_1bit_20.net_1 24 100
| device Reg_32bit_4.Reg_1bit_20.nmos.4 390 260
n w[5] Reg_32bit_4.Reg_1bit_20.net_3 Reg_32bit_4.Reg_1bit_20.net_1 24 100
| begin Reg_32bit_4.Reg_1bit_20.inverter_1 550 380
| device Reg_32bit_4.Reg_1bit_20.inverter_1.nmos.1 550 360
n Reg_32bit_4.Reg_1bit_20.net_1 gnd Reg_32bit_4.Reg_1bit_20.net_2 24 100
| device Reg_32bit_4.Reg_1bit_20.inverter_1.nmos.2 550 360
n Reg_32bit_4.Reg_1bit_20.net_1 gnd Reg_32bit_4.Reg_1bit_20.net_2 24 100
| device Reg_32bit_4.Reg_1bit_20.inverter_1.nmos.3 550 360
n Reg_32bit_4.Reg_1bit_20.net_1 gnd Reg_32bit_4.Reg_1bit_20.net_2 24 100
| device Reg_32bit_4.Reg_1bit_20.inverter_1.nmos.4 550 360
n Reg_32bit_4.Reg_1bit_20.net_1 gnd Reg_32bit_4.Reg_1bit_20.net_2 24 100
| device Reg_32bit_4.Reg_1bit_20.inverter_1.pmos.1 550 200
p Reg_32bit_4.Reg_1bit_20.net_1 vdd Reg_32bit_4.Reg_1bit_20.net_2 24 200
| device Reg_32bit_4.Reg_1bit_20.inverter_1.pmos.2 550 200
p Reg_32bit_4.Reg_1bit_20.net_1 vdd Reg_32bit_4.Reg_1bit_20.net_2 24 200
| device Reg_32bit_4.Reg_1bit_20.inverter_1.pmos.3 550 200
p Reg_32bit_4.Reg_1bit_20.net_1 vdd Reg_32bit_4.Reg_1bit_20.net_2 24 200
| device Reg_32bit_4.Reg_1bit_20.inverter_1.pmos.4 550 200
p Reg_32bit_4.Reg_1bit_20.net_1 vdd Reg_32bit_4.Reg_1bit_20.net_2 24 200
| end Reg_32bit_4.Reg_1bit_20.inverter_1
| begin Reg_32bit_4.Reg_1bit_20.inverter_2 290 260
| device Reg_32bit_4.Reg_1bit_20.inverter_2.nmos.1 550 360
n data[20] gnd Reg_32bit_4.Reg_1bit_20.net_3 24 100
| device Reg_32bit_4.Reg_1bit_20.inverter_2.nmos.2 550 360
n data[20] gnd Reg_32bit_4.Reg_1bit_20.net_3 24 100
| device Reg_32bit_4.Reg_1bit_20.inverter_2.nmos.3 550 360
n data[20] gnd Reg_32bit_4.Reg_1bit_20.net_3 24 100
| device Reg_32bit_4.Reg_1bit_20.inverter_2.nmos.4 550 360
n data[20] gnd Reg_32bit_4.Reg_1bit_20.net_3 24 100
| device Reg_32bit_4.Reg_1bit_20.inverter_2.pmos.1 550 200
p data[20] vdd Reg_32bit_4.Reg_1bit_20.net_3 24 200
| device Reg_32bit_4.Reg_1bit_20.inverter_2.pmos.2 550 200
p data[20] vdd Reg_32bit_4.Reg_1bit_20.net_3 24 200
| device Reg_32bit_4.Reg_1bit_20.inverter_2.pmos.3 550 200
p data[20] vdd Reg_32bit_4.Reg_1bit_20.net_3 24 200
| device Reg_32bit_4.Reg_1bit_20.inverter_2.pmos.4 550 200
p data[20] vdd Reg_32bit_4.Reg_1bit_20.net_3 24 200
| end Reg_32bit_4.Reg_1bit_20.inverter_2
| device Reg_32bit_4.Reg_1bit_20.nmos_1 730 230
n inR1[5] Reg_32bit_4.Reg_1bit_20.net_2 out1[20] 24 100
| device Reg_32bit_4.Reg_1bit_20.nmos_2 730 360
n inR2[5] Reg_32bit_4.Reg_1bit_20.net_2 out2[20] 24 100
| end Reg_32bit_4.Reg_1bit_20
| begin Reg_32bit_4.Reg_1bit_21 510 2850
| begin Reg_32bit_4.Reg_1bit_21.inverter 560 210
| device Reg_32bit_4.Reg_1bit_21.inverter.nmos 550 360
n Reg_32bit_4.Reg_1bit_21.net_2 gnd Reg_32bit_4.Reg_1bit_21.net_1 24 100
| device Reg_32bit_4.Reg_1bit_21.inverter.pmos 550 200
p Reg_32bit_4.Reg_1bit_21.net_2 vdd Reg_32bit_4.Reg_1bit_21.net_1 24 200
| end Reg_32bit_4.Reg_1bit_21.inverter
| device Reg_32bit_4.Reg_1bit_21.nmos.1 390 260
n w[5] Reg_32bit_4.Reg_1bit_21.net_3 Reg_32bit_4.Reg_1bit_21.net_1 24 100
| device Reg_32bit_4.Reg_1bit_21.nmos.2 390 260
n w[5] Reg_32bit_4.Reg_1bit_21.net_3 Reg_32bit_4.Reg_1bit_21.net_1 24 100
| device Reg_32bit_4.Reg_1bit_21.nmos.3 390 260
n w[5] Reg_32bit_4.Reg_1bit_21.net_3 Reg_32bit_4.Reg_1bit_21.net_1 24 100
| device Reg_32bit_4.Reg_1bit_21.nmos.4 390 260
n w[5] Reg_32bit_4.Reg_1bit_21.net_3 Reg_32bit_4.Reg_1bit_21.net_1 24 100
| begin Reg_32bit_4.Reg_1bit_21.inverter_1 550 380
| device Reg_32bit_4.Reg_1bit_21.inverter_1.nmos.1 550 360
n Reg_32bit_4.Reg_1bit_21.net_1 gnd Reg_32bit_4.Reg_1bit_21.net_2 24 100
| device Reg_32bit_4.Reg_1bit_21.inverter_1.nmos.2 550 360
n Reg_32bit_4.Reg_1bit_21.net_1 gnd Reg_32bit_4.Reg_1bit_21.net_2 24 100
| device Reg_32bit_4.Reg_1bit_21.inverter_1.nmos.3 550 360
n Reg_32bit_4.Reg_1bit_21.net_1 gnd Reg_32bit_4.Reg_1bit_21.net_2 24 100
| device Reg_32bit_4.Reg_1bit_21.inverter_1.nmos.4 550 360
n Reg_32bit_4.Reg_1bit_21.net_1 gnd Reg_32bit_4.Reg_1bit_21.net_2 24 100
| device Reg_32bit_4.Reg_1bit_21.inverter_1.pmos.1 550 200
p Reg_32bit_4.Reg_1bit_21.net_1 vdd Reg_32bit_4.Reg_1bit_21.net_2 24 200
| device Reg_32bit_4.Reg_1bit_21.inverter_1.pmos.2 550 200
p Reg_32bit_4.Reg_1bit_21.net_1 vdd Reg_32bit_4.Reg_1bit_21.net_2 24 200
| device Reg_32bit_4.Reg_1bit_21.inverter_1.pmos.3 550 200
p Reg_32bit_4.Reg_1bit_21.net_1 vdd Reg_32bit_4.Reg_1bit_21.net_2 24 200
| device Reg_32bit_4.Reg_1bit_21.inverter_1.pmos.4 550 200
p Reg_32bit_4.Reg_1bit_21.net_1 vdd Reg_32bit_4.Reg_1bit_21.net_2 24 200
| end Reg_32bit_4.Reg_1bit_21.inverter_1
| begin Reg_32bit_4.Reg_1bit_21.inverter_2 290 260
| device Reg_32bit_4.Reg_1bit_21.inverter_2.nmos.1 550 360
n data[21] gnd Reg_32bit_4.Reg_1bit_21.net_3 24 100
| device Reg_32bit_4.Reg_1bit_21.inverter_2.nmos.2 550 360
n data[21] gnd Reg_32bit_4.Reg_1bit_21.net_3 24 100
| device Reg_32bit_4.Reg_1bit_21.inverter_2.nmos.3 550 360
n data[21] gnd Reg_32bit_4.Reg_1bit_21.net_3 24 100
| device Reg_32bit_4.Reg_1bit_21.inverter_2.nmos.4 550 360
n data[21] gnd Reg_32bit_4.Reg_1bit_21.net_3 24 100
| device Reg_32bit_4.Reg_1bit_21.inverter_2.pmos.1 550 200
p data[21] vdd Reg_32bit_4.Reg_1bit_21.net_3 24 200
| device Reg_32bit_4.Reg_1bit_21.inverter_2.pmos.2 550 200
p data[21] vdd Reg_32bit_4.Reg_1bit_21.net_3 24 200
| device Reg_32bit_4.Reg_1bit_21.inverter_2.pmos.3 550 200
p data[21] vdd Reg_32bit_4.Reg_1bit_21.net_3 24 200
| device Reg_32bit_4.Reg_1bit_21.inverter_2.pmos.4 550 200
p data[21] vdd Reg_32bit_4.Reg_1bit_21.net_3 24 200
| end Reg_32bit_4.Reg_1bit_21.inverter_2
| device Reg_32bit_4.Reg_1bit_21.nmos_1 730 230
n inR1[5] Reg_32bit_4.Reg_1bit_21.net_2 out1[21] 24 100
| device Reg_32bit_4.Reg_1bit_21.nmos_2 730 360
n inR2[5] Reg_32bit_4.Reg_1bit_21.net_2 out2[21] 24 100
| end Reg_32bit_4.Reg_1bit_21
| begin Reg_32bit_4.Reg_1bit_22 510 2980
| begin Reg_32bit_4.Reg_1bit_22.inverter 560 210
| device Reg_32bit_4.Reg_1bit_22.inverter.nmos 550 360
n Reg_32bit_4.Reg_1bit_22.net_2 gnd Reg_32bit_4.Reg_1bit_22.net_1 24 100
| device Reg_32bit_4.Reg_1bit_22.inverter.pmos 550 200
p Reg_32bit_4.Reg_1bit_22.net_2 vdd Reg_32bit_4.Reg_1bit_22.net_1 24 200
| end Reg_32bit_4.Reg_1bit_22.inverter
| device Reg_32bit_4.Reg_1bit_22.nmos.1 390 260
n w[5] Reg_32bit_4.Reg_1bit_22.net_3 Reg_32bit_4.Reg_1bit_22.net_1 24 100
| device Reg_32bit_4.Reg_1bit_22.nmos.2 390 260
n w[5] Reg_32bit_4.Reg_1bit_22.net_3 Reg_32bit_4.Reg_1bit_22.net_1 24 100
| device Reg_32bit_4.Reg_1bit_22.nmos.3 390 260
n w[5] Reg_32bit_4.Reg_1bit_22.net_3 Reg_32bit_4.Reg_1bit_22.net_1 24 100
| device Reg_32bit_4.Reg_1bit_22.nmos.4 390 260
n w[5] Reg_32bit_4.Reg_1bit_22.net_3 Reg_32bit_4.Reg_1bit_22.net_1 24 100
| begin Reg_32bit_4.Reg_1bit_22.inverter_1 550 380
| device Reg_32bit_4.Reg_1bit_22.inverter_1.nmos.1 550 360
n Reg_32bit_4.Reg_1bit_22.net_1 gnd Reg_32bit_4.Reg_1bit_22.net_2 24 100
| device Reg_32bit_4.Reg_1bit_22.inverter_1.nmos.2 550 360
n Reg_32bit_4.Reg_1bit_22.net_1 gnd Reg_32bit_4.Reg_1bit_22.net_2 24 100
| device Reg_32bit_4.Reg_1bit_22.inverter_1.nmos.3 550 360
n Reg_32bit_4.Reg_1bit_22.net_1 gnd Reg_32bit_4.Reg_1bit_22.net_2 24 100
| device Reg_32bit_4.Reg_1bit_22.inverter_1.nmos.4 550 360
n Reg_32bit_4.Reg_1bit_22.net_1 gnd Reg_32bit_4.Reg_1bit_22.net_2 24 100
| device Reg_32bit_4.Reg_1bit_22.inverter_1.pmos.1 550 200
p Reg_32bit_4.Reg_1bit_22.net_1 vdd Reg_32bit_4.Reg_1bit_22.net_2 24 200
| device Reg_32bit_4.Reg_1bit_22.inverter_1.pmos.2 550 200
p Reg_32bit_4.Reg_1bit_22.net_1 vdd Reg_32bit_4.Reg_1bit_22.net_2 24 200
| device Reg_32bit_4.Reg_1bit_22.inverter_1.pmos.3 550 200
p Reg_32bit_4.Reg_1bit_22.net_1 vdd Reg_32bit_4.Reg_1bit_22.net_2 24 200
| device Reg_32bit_4.Reg_1bit_22.inverter_1.pmos.4 550 200
p Reg_32bit_4.Reg_1bit_22.net_1 vdd Reg_32bit_4.Reg_1bit_22.net_2 24 200
| end Reg_32bit_4.Reg_1bit_22.inverter_1
| begin Reg_32bit_4.Reg_1bit_22.inverter_2 290 260
| device Reg_32bit_4.Reg_1bit_22.inverter_2.nmos.1 550 360
n data[22] gnd Reg_32bit_4.Reg_1bit_22.net_3 24 100
| device Reg_32bit_4.Reg_1bit_22.inverter_2.nmos.2 550 360
n data[22] gnd Reg_32bit_4.Reg_1bit_22.net_3 24 100
| device Reg_32bit_4.Reg_1bit_22.inverter_2.nmos.3 550 360
n data[22] gnd Reg_32bit_4.Reg_1bit_22.net_3 24 100
| device Reg_32bit_4.Reg_1bit_22.inverter_2.nmos.4 550 360
n data[22] gnd Reg_32bit_4.Reg_1bit_22.net_3 24 100
| device Reg_32bit_4.Reg_1bit_22.inverter_2.pmos.1 550 200
p data[22] vdd Reg_32bit_4.Reg_1bit_22.net_3 24 200
| device Reg_32bit_4.Reg_1bit_22.inverter_2.pmos.2 550 200
p data[22] vdd Reg_32bit_4.Reg_1bit_22.net_3 24 200
| device Reg_32bit_4.Reg_1bit_22.inverter_2.pmos.3 550 200
p data[22] vdd Reg_32bit_4.Reg_1bit_22.net_3 24 200
| device Reg_32bit_4.Reg_1bit_22.inverter_2.pmos.4 550 200
p data[22] vdd Reg_32bit_4.Reg_1bit_22.net_3 24 200
| end Reg_32bit_4.Reg_1bit_22.inverter_2
| device Reg_32bit_4.Reg_1bit_22.nmos_1 730 230
n inR1[5] Reg_32bit_4.Reg_1bit_22.net_2 out1[22] 24 100
| device Reg_32bit_4.Reg_1bit_22.nmos_2 730 360
n inR2[5] Reg_32bit_4.Reg_1bit_22.net_2 out2[22] 24 100
| end Reg_32bit_4.Reg_1bit_22
| begin Reg_32bit_4.Reg_1bit_23 510 3110
| begin Reg_32bit_4.Reg_1bit_23.inverter 560 210
| device Reg_32bit_4.Reg_1bit_23.inverter.nmos 550 360
n Reg_32bit_4.Reg_1bit_23.net_2 gnd Reg_32bit_4.Reg_1bit_23.net_1 24 100
| device Reg_32bit_4.Reg_1bit_23.inverter.pmos 550 200
p Reg_32bit_4.Reg_1bit_23.net_2 vdd Reg_32bit_4.Reg_1bit_23.net_1 24 200
| end Reg_32bit_4.Reg_1bit_23.inverter
| device Reg_32bit_4.Reg_1bit_23.nmos.1 390 260
n w[5] Reg_32bit_4.Reg_1bit_23.net_3 Reg_32bit_4.Reg_1bit_23.net_1 24 100
| device Reg_32bit_4.Reg_1bit_23.nmos.2 390 260
n w[5] Reg_32bit_4.Reg_1bit_23.net_3 Reg_32bit_4.Reg_1bit_23.net_1 24 100
| device Reg_32bit_4.Reg_1bit_23.nmos.3 390 260
n w[5] Reg_32bit_4.Reg_1bit_23.net_3 Reg_32bit_4.Reg_1bit_23.net_1 24 100
| device Reg_32bit_4.Reg_1bit_23.nmos.4 390 260
n w[5] Reg_32bit_4.Reg_1bit_23.net_3 Reg_32bit_4.Reg_1bit_23.net_1 24 100
| begin Reg_32bit_4.Reg_1bit_23.inverter_1 550 380
| device Reg_32bit_4.Reg_1bit_23.inverter_1.nmos.1 550 360
n Reg_32bit_4.Reg_1bit_23.net_1 gnd Reg_32bit_4.Reg_1bit_23.net_2 24 100
| device Reg_32bit_4.Reg_1bit_23.inverter_1.nmos.2 550 360
n Reg_32bit_4.Reg_1bit_23.net_1 gnd Reg_32bit_4.Reg_1bit_23.net_2 24 100
| device Reg_32bit_4.Reg_1bit_23.inverter_1.nmos.3 550 360
n Reg_32bit_4.Reg_1bit_23.net_1 gnd Reg_32bit_4.Reg_1bit_23.net_2 24 100
| device Reg_32bit_4.Reg_1bit_23.inverter_1.nmos.4 550 360
n Reg_32bit_4.Reg_1bit_23.net_1 gnd Reg_32bit_4.Reg_1bit_23.net_2 24 100
| device Reg_32bit_4.Reg_1bit_23.inverter_1.pmos.1 550 200
p Reg_32bit_4.Reg_1bit_23.net_1 vdd Reg_32bit_4.Reg_1bit_23.net_2 24 200
| device Reg_32bit_4.Reg_1bit_23.inverter_1.pmos.2 550 200
p Reg_32bit_4.Reg_1bit_23.net_1 vdd Reg_32bit_4.Reg_1bit_23.net_2 24 200
| device Reg_32bit_4.Reg_1bit_23.inverter_1.pmos.3 550 200
p Reg_32bit_4.Reg_1bit_23.net_1 vdd Reg_32bit_4.Reg_1bit_23.net_2 24 200
| device Reg_32bit_4.Reg_1bit_23.inverter_1.pmos.4 550 200
p Reg_32bit_4.Reg_1bit_23.net_1 vdd Reg_32bit_4.Reg_1bit_23.net_2 24 200
| end Reg_32bit_4.Reg_1bit_23.inverter_1
| begin Reg_32bit_4.Reg_1bit_23.inverter_2 290 260
| device Reg_32bit_4.Reg_1bit_23.inverter_2.nmos.1 550 360
n data[23] gnd Reg_32bit_4.Reg_1bit_23.net_3 24 100
| device Reg_32bit_4.Reg_1bit_23.inverter_2.nmos.2 550 360
n data[23] gnd Reg_32bit_4.Reg_1bit_23.net_3 24 100
| device Reg_32bit_4.Reg_1bit_23.inverter_2.nmos.3 550 360
n data[23] gnd Reg_32bit_4.Reg_1bit_23.net_3 24 100
| device Reg_32bit_4.Reg_1bit_23.inverter_2.nmos.4 550 360
n data[23] gnd Reg_32bit_4.Reg_1bit_23.net_3 24 100
| device Reg_32bit_4.Reg_1bit_23.inverter_2.pmos.1 550 200
p data[23] vdd Reg_32bit_4.Reg_1bit_23.net_3 24 200
| device Reg_32bit_4.Reg_1bit_23.inverter_2.pmos.2 550 200
p data[23] vdd Reg_32bit_4.Reg_1bit_23.net_3 24 200
| device Reg_32bit_4.Reg_1bit_23.inverter_2.pmos.3 550 200
p data[23] vdd Reg_32bit_4.Reg_1bit_23.net_3 24 200
| device Reg_32bit_4.Reg_1bit_23.inverter_2.pmos.4 550 200
p data[23] vdd Reg_32bit_4.Reg_1bit_23.net_3 24 200
| end Reg_32bit_4.Reg_1bit_23.inverter_2
| device Reg_32bit_4.Reg_1bit_23.nmos_1 730 230
n inR1[5] Reg_32bit_4.Reg_1bit_23.net_2 out1[23] 24 100
| device Reg_32bit_4.Reg_1bit_23.nmos_2 730 360
n inR2[5] Reg_32bit_4.Reg_1bit_23.net_2 out2[23] 24 100
| end Reg_32bit_4.Reg_1bit_23
| begin Reg_32bit_4.Reg_1bit_24 510 3250
| begin Reg_32bit_4.Reg_1bit_24.inverter 560 210
| device Reg_32bit_4.Reg_1bit_24.inverter.nmos 550 360
n Reg_32bit_4.Reg_1bit_24.net_2 gnd Reg_32bit_4.Reg_1bit_24.net_1 24 100
| device Reg_32bit_4.Reg_1bit_24.inverter.pmos 550 200
p Reg_32bit_4.Reg_1bit_24.net_2 vdd Reg_32bit_4.Reg_1bit_24.net_1 24 200
| end Reg_32bit_4.Reg_1bit_24.inverter
| device Reg_32bit_4.Reg_1bit_24.nmos.1 390 260
n w[5] Reg_32bit_4.Reg_1bit_24.net_3 Reg_32bit_4.Reg_1bit_24.net_1 24 100
| device Reg_32bit_4.Reg_1bit_24.nmos.2 390 260
n w[5] Reg_32bit_4.Reg_1bit_24.net_3 Reg_32bit_4.Reg_1bit_24.net_1 24 100
| device Reg_32bit_4.Reg_1bit_24.nmos.3 390 260
n w[5] Reg_32bit_4.Reg_1bit_24.net_3 Reg_32bit_4.Reg_1bit_24.net_1 24 100
| device Reg_32bit_4.Reg_1bit_24.nmos.4 390 260
n w[5] Reg_32bit_4.Reg_1bit_24.net_3 Reg_32bit_4.Reg_1bit_24.net_1 24 100
| begin Reg_32bit_4.Reg_1bit_24.inverter_1 550 380
| device Reg_32bit_4.Reg_1bit_24.inverter_1.nmos.1 550 360
n Reg_32bit_4.Reg_1bit_24.net_1 gnd Reg_32bit_4.Reg_1bit_24.net_2 24 100
| device Reg_32bit_4.Reg_1bit_24.inverter_1.nmos.2 550 360
n Reg_32bit_4.Reg_1bit_24.net_1 gnd Reg_32bit_4.Reg_1bit_24.net_2 24 100
| device Reg_32bit_4.Reg_1bit_24.inverter_1.nmos.3 550 360
n Reg_32bit_4.Reg_1bit_24.net_1 gnd Reg_32bit_4.Reg_1bit_24.net_2 24 100
| device Reg_32bit_4.Reg_1bit_24.inverter_1.nmos.4 550 360
n Reg_32bit_4.Reg_1bit_24.net_1 gnd Reg_32bit_4.Reg_1bit_24.net_2 24 100
| device Reg_32bit_4.Reg_1bit_24.inverter_1.pmos.1 550 200
p Reg_32bit_4.Reg_1bit_24.net_1 vdd Reg_32bit_4.Reg_1bit_24.net_2 24 200
| device Reg_32bit_4.Reg_1bit_24.inverter_1.pmos.2 550 200
p Reg_32bit_4.Reg_1bit_24.net_1 vdd Reg_32bit_4.Reg_1bit_24.net_2 24 200
| device Reg_32bit_4.Reg_1bit_24.inverter_1.pmos.3 550 200
p Reg_32bit_4.Reg_1bit_24.net_1 vdd Reg_32bit_4.Reg_1bit_24.net_2 24 200
| device Reg_32bit_4.Reg_1bit_24.inverter_1.pmos.4 550 200
p Reg_32bit_4.Reg_1bit_24.net_1 vdd Reg_32bit_4.Reg_1bit_24.net_2 24 200
| end Reg_32bit_4.Reg_1bit_24.inverter_1
| begin Reg_32bit_4.Reg_1bit_24.inverter_2 290 260
| device Reg_32bit_4.Reg_1bit_24.inverter_2.nmos.1 550 360
n data[24] gnd Reg_32bit_4.Reg_1bit_24.net_3 24 100
| device Reg_32bit_4.Reg_1bit_24.inverter_2.nmos.2 550 360
n data[24] gnd Reg_32bit_4.Reg_1bit_24.net_3 24 100
| device Reg_32bit_4.Reg_1bit_24.inverter_2.nmos.3 550 360
n data[24] gnd Reg_32bit_4.Reg_1bit_24.net_3 24 100
| device Reg_32bit_4.Reg_1bit_24.inverter_2.nmos.4 550 360
n data[24] gnd Reg_32bit_4.Reg_1bit_24.net_3 24 100
| device Reg_32bit_4.Reg_1bit_24.inverter_2.pmos.1 550 200
p data[24] vdd Reg_32bit_4.Reg_1bit_24.net_3 24 200
| device Reg_32bit_4.Reg_1bit_24.inverter_2.pmos.2 550 200
p data[24] vdd Reg_32bit_4.Reg_1bit_24.net_3 24 200
| device Reg_32bit_4.Reg_1bit_24.inverter_2.pmos.3 550 200
p data[24] vdd Reg_32bit_4.Reg_1bit_24.net_3 24 200
| device Reg_32bit_4.Reg_1bit_24.inverter_2.pmos.4 550 200
p data[24] vdd Reg_32bit_4.Reg_1bit_24.net_3 24 200
| end Reg_32bit_4.Reg_1bit_24.inverter_2
| device Reg_32bit_4.Reg_1bit_24.nmos_1 730 230
n inR1[5] Reg_32bit_4.Reg_1bit_24.net_2 out1[24] 24 100
| device Reg_32bit_4.Reg_1bit_24.nmos_2 730 360
n inR2[5] Reg_32bit_4.Reg_1bit_24.net_2 out2[24] 24 100
| end Reg_32bit_4.Reg_1bit_24
| begin Reg_32bit_4.Reg_1bit_25 510 3380
| begin Reg_32bit_4.Reg_1bit_25.inverter 560 210
| device Reg_32bit_4.Reg_1bit_25.inverter.nmos 550 360
n Reg_32bit_4.Reg_1bit_25.net_2 gnd Reg_32bit_4.Reg_1bit_25.net_1 24 100
| device Reg_32bit_4.Reg_1bit_25.inverter.pmos 550 200
p Reg_32bit_4.Reg_1bit_25.net_2 vdd Reg_32bit_4.Reg_1bit_25.net_1 24 200
| end Reg_32bit_4.Reg_1bit_25.inverter
| device Reg_32bit_4.Reg_1bit_25.nmos.1 390 260
n w[5] Reg_32bit_4.Reg_1bit_25.net_3 Reg_32bit_4.Reg_1bit_25.net_1 24 100
| device Reg_32bit_4.Reg_1bit_25.nmos.2 390 260
n w[5] Reg_32bit_4.Reg_1bit_25.net_3 Reg_32bit_4.Reg_1bit_25.net_1 24 100
| device Reg_32bit_4.Reg_1bit_25.nmos.3 390 260
n w[5] Reg_32bit_4.Reg_1bit_25.net_3 Reg_32bit_4.Reg_1bit_25.net_1 24 100
| device Reg_32bit_4.Reg_1bit_25.nmos.4 390 260
n w[5] Reg_32bit_4.Reg_1bit_25.net_3 Reg_32bit_4.Reg_1bit_25.net_1 24 100
| begin Reg_32bit_4.Reg_1bit_25.inverter_1 550 380
| device Reg_32bit_4.Reg_1bit_25.inverter_1.nmos.1 550 360
n Reg_32bit_4.Reg_1bit_25.net_1 gnd Reg_32bit_4.Reg_1bit_25.net_2 24 100
| device Reg_32bit_4.Reg_1bit_25.inverter_1.nmos.2 550 360
n Reg_32bit_4.Reg_1bit_25.net_1 gnd Reg_32bit_4.Reg_1bit_25.net_2 24 100
| device Reg_32bit_4.Reg_1bit_25.inverter_1.nmos.3 550 360
n Reg_32bit_4.Reg_1bit_25.net_1 gnd Reg_32bit_4.Reg_1bit_25.net_2 24 100
| device Reg_32bit_4.Reg_1bit_25.inverter_1.nmos.4 550 360
n Reg_32bit_4.Reg_1bit_25.net_1 gnd Reg_32bit_4.Reg_1bit_25.net_2 24 100
| device Reg_32bit_4.Reg_1bit_25.inverter_1.pmos.1 550 200
p Reg_32bit_4.Reg_1bit_25.net_1 vdd Reg_32bit_4.Reg_1bit_25.net_2 24 200
| device Reg_32bit_4.Reg_1bit_25.inverter_1.pmos.2 550 200
p Reg_32bit_4.Reg_1bit_25.net_1 vdd Reg_32bit_4.Reg_1bit_25.net_2 24 200
| device Reg_32bit_4.Reg_1bit_25.inverter_1.pmos.3 550 200
p Reg_32bit_4.Reg_1bit_25.net_1 vdd Reg_32bit_4.Reg_1bit_25.net_2 24 200
| device Reg_32bit_4.Reg_1bit_25.inverter_1.pmos.4 550 200
p Reg_32bit_4.Reg_1bit_25.net_1 vdd Reg_32bit_4.Reg_1bit_25.net_2 24 200
| end Reg_32bit_4.Reg_1bit_25.inverter_1
| begin Reg_32bit_4.Reg_1bit_25.inverter_2 290 260
| device Reg_32bit_4.Reg_1bit_25.inverter_2.nmos.1 550 360
n data[25] gnd Reg_32bit_4.Reg_1bit_25.net_3 24 100
| device Reg_32bit_4.Reg_1bit_25.inverter_2.nmos.2 550 360
n data[25] gnd Reg_32bit_4.Reg_1bit_25.net_3 24 100
| device Reg_32bit_4.Reg_1bit_25.inverter_2.nmos.3 550 360
n data[25] gnd Reg_32bit_4.Reg_1bit_25.net_3 24 100
| device Reg_32bit_4.Reg_1bit_25.inverter_2.nmos.4 550 360
n data[25] gnd Reg_32bit_4.Reg_1bit_25.net_3 24 100
| device Reg_32bit_4.Reg_1bit_25.inverter_2.pmos.1 550 200
p data[25] vdd Reg_32bit_4.Reg_1bit_25.net_3 24 200
| device Reg_32bit_4.Reg_1bit_25.inverter_2.pmos.2 550 200
p data[25] vdd Reg_32bit_4.Reg_1bit_25.net_3 24 200
| device Reg_32bit_4.Reg_1bit_25.inverter_2.pmos.3 550 200
p data[25] vdd Reg_32bit_4.Reg_1bit_25.net_3 24 200
| device Reg_32bit_4.Reg_1bit_25.inverter_2.pmos.4 550 200
p data[25] vdd Reg_32bit_4.Reg_1bit_25.net_3 24 200
| end Reg_32bit_4.Reg_1bit_25.inverter_2
| device Reg_32bit_4.Reg_1bit_25.nmos_1 730 230
n inR1[5] Reg_32bit_4.Reg_1bit_25.net_2 out1[25] 24 100
| device Reg_32bit_4.Reg_1bit_25.nmos_2 730 360
n inR2[5] Reg_32bit_4.Reg_1bit_25.net_2 out2[25] 24 100
| end Reg_32bit_4.Reg_1bit_25
| begin Reg_32bit_4.Reg_1bit_26 510 3510
| begin Reg_32bit_4.Reg_1bit_26.inverter 560 210
| device Reg_32bit_4.Reg_1bit_26.inverter.nmos 550 360
n Reg_32bit_4.Reg_1bit_26.net_2 gnd Reg_32bit_4.Reg_1bit_26.net_1 24 100
| device Reg_32bit_4.Reg_1bit_26.inverter.pmos 550 200
p Reg_32bit_4.Reg_1bit_26.net_2 vdd Reg_32bit_4.Reg_1bit_26.net_1 24 200
| end Reg_32bit_4.Reg_1bit_26.inverter
| device Reg_32bit_4.Reg_1bit_26.nmos.1 390 260
n w[5] Reg_32bit_4.Reg_1bit_26.net_3 Reg_32bit_4.Reg_1bit_26.net_1 24 100
| device Reg_32bit_4.Reg_1bit_26.nmos.2 390 260
n w[5] Reg_32bit_4.Reg_1bit_26.net_3 Reg_32bit_4.Reg_1bit_26.net_1 24 100
| device Reg_32bit_4.Reg_1bit_26.nmos.3 390 260
n w[5] Reg_32bit_4.Reg_1bit_26.net_3 Reg_32bit_4.Reg_1bit_26.net_1 24 100
| device Reg_32bit_4.Reg_1bit_26.nmos.4 390 260
n w[5] Reg_32bit_4.Reg_1bit_26.net_3 Reg_32bit_4.Reg_1bit_26.net_1 24 100
| begin Reg_32bit_4.Reg_1bit_26.inverter_1 550 380
| device Reg_32bit_4.Reg_1bit_26.inverter_1.nmos.1 550 360
n Reg_32bit_4.Reg_1bit_26.net_1 gnd Reg_32bit_4.Reg_1bit_26.net_2 24 100
| device Reg_32bit_4.Reg_1bit_26.inverter_1.nmos.2 550 360
n Reg_32bit_4.Reg_1bit_26.net_1 gnd Reg_32bit_4.Reg_1bit_26.net_2 24 100
| device Reg_32bit_4.Reg_1bit_26.inverter_1.nmos.3 550 360
n Reg_32bit_4.Reg_1bit_26.net_1 gnd Reg_32bit_4.Reg_1bit_26.net_2 24 100
| device Reg_32bit_4.Reg_1bit_26.inverter_1.nmos.4 550 360
n Reg_32bit_4.Reg_1bit_26.net_1 gnd Reg_32bit_4.Reg_1bit_26.net_2 24 100
| device Reg_32bit_4.Reg_1bit_26.inverter_1.pmos.1 550 200
p Reg_32bit_4.Reg_1bit_26.net_1 vdd Reg_32bit_4.Reg_1bit_26.net_2 24 200
| device Reg_32bit_4.Reg_1bit_26.inverter_1.pmos.2 550 200
p Reg_32bit_4.Reg_1bit_26.net_1 vdd Reg_32bit_4.Reg_1bit_26.net_2 24 200
| device Reg_32bit_4.Reg_1bit_26.inverter_1.pmos.3 550 200
p Reg_32bit_4.Reg_1bit_26.net_1 vdd Reg_32bit_4.Reg_1bit_26.net_2 24 200
| device Reg_32bit_4.Reg_1bit_26.inverter_1.pmos.4 550 200
p Reg_32bit_4.Reg_1bit_26.net_1 vdd Reg_32bit_4.Reg_1bit_26.net_2 24 200
| end Reg_32bit_4.Reg_1bit_26.inverter_1
| begin Reg_32bit_4.Reg_1bit_26.inverter_2 290 260
| device Reg_32bit_4.Reg_1bit_26.inverter_2.nmos.1 550 360
n data[26] gnd Reg_32bit_4.Reg_1bit_26.net_3 24 100
| device Reg_32bit_4.Reg_1bit_26.inverter_2.nmos.2 550 360
n data[26] gnd Reg_32bit_4.Reg_1bit_26.net_3 24 100
| device Reg_32bit_4.Reg_1bit_26.inverter_2.nmos.3 550 360
n data[26] gnd Reg_32bit_4.Reg_1bit_26.net_3 24 100
| device Reg_32bit_4.Reg_1bit_26.inverter_2.nmos.4 550 360
n data[26] gnd Reg_32bit_4.Reg_1bit_26.net_3 24 100
| device Reg_32bit_4.Reg_1bit_26.inverter_2.pmos.1 550 200
p data[26] vdd Reg_32bit_4.Reg_1bit_26.net_3 24 200
| device Reg_32bit_4.Reg_1bit_26.inverter_2.pmos.2 550 200
p data[26] vdd Reg_32bit_4.Reg_1bit_26.net_3 24 200
| device Reg_32bit_4.Reg_1bit_26.inverter_2.pmos.3 550 200
p data[26] vdd Reg_32bit_4.Reg_1bit_26.net_3 24 200
| device Reg_32bit_4.Reg_1bit_26.inverter_2.pmos.4 550 200
p data[26] vdd Reg_32bit_4.Reg_1bit_26.net_3 24 200
| end Reg_32bit_4.Reg_1bit_26.inverter_2
| device Reg_32bit_4.Reg_1bit_26.nmos_1 730 230
n inR1[5] Reg_32bit_4.Reg_1bit_26.net_2 out1[26] 24 100
| device Reg_32bit_4.Reg_1bit_26.nmos_2 730 360
n inR2[5] Reg_32bit_4.Reg_1bit_26.net_2 out2[26] 24 100
| end Reg_32bit_4.Reg_1bit_26
| begin Reg_32bit_4.Reg_1bit_27 510 3640
| begin Reg_32bit_4.Reg_1bit_27.inverter 560 210
| device Reg_32bit_4.Reg_1bit_27.inverter.nmos 550 360
n Reg_32bit_4.Reg_1bit_27.net_2 gnd Reg_32bit_4.Reg_1bit_27.net_1 24 100
| device Reg_32bit_4.Reg_1bit_27.inverter.pmos 550 200
p Reg_32bit_4.Reg_1bit_27.net_2 vdd Reg_32bit_4.Reg_1bit_27.net_1 24 200
| end Reg_32bit_4.Reg_1bit_27.inverter
| device Reg_32bit_4.Reg_1bit_27.nmos.1 390 260
n w[5] Reg_32bit_4.Reg_1bit_27.net_3 Reg_32bit_4.Reg_1bit_27.net_1 24 100
| device Reg_32bit_4.Reg_1bit_27.nmos.2 390 260
n w[5] Reg_32bit_4.Reg_1bit_27.net_3 Reg_32bit_4.Reg_1bit_27.net_1 24 100
| device Reg_32bit_4.Reg_1bit_27.nmos.3 390 260
n w[5] Reg_32bit_4.Reg_1bit_27.net_3 Reg_32bit_4.Reg_1bit_27.net_1 24 100
| device Reg_32bit_4.Reg_1bit_27.nmos.4 390 260
n w[5] Reg_32bit_4.Reg_1bit_27.net_3 Reg_32bit_4.Reg_1bit_27.net_1 24 100
| begin Reg_32bit_4.Reg_1bit_27.inverter_1 550 380
| device Reg_32bit_4.Reg_1bit_27.inverter_1.nmos.1 550 360
n Reg_32bit_4.Reg_1bit_27.net_1 gnd Reg_32bit_4.Reg_1bit_27.net_2 24 100
| device Reg_32bit_4.Reg_1bit_27.inverter_1.nmos.2 550 360
n Reg_32bit_4.Reg_1bit_27.net_1 gnd Reg_32bit_4.Reg_1bit_27.net_2 24 100
| device Reg_32bit_4.Reg_1bit_27.inverter_1.nmos.3 550 360
n Reg_32bit_4.Reg_1bit_27.net_1 gnd Reg_32bit_4.Reg_1bit_27.net_2 24 100
| device Reg_32bit_4.Reg_1bit_27.inverter_1.nmos.4 550 360
n Reg_32bit_4.Reg_1bit_27.net_1 gnd Reg_32bit_4.Reg_1bit_27.net_2 24 100
| device Reg_32bit_4.Reg_1bit_27.inverter_1.pmos.1 550 200
p Reg_32bit_4.Reg_1bit_27.net_1 vdd Reg_32bit_4.Reg_1bit_27.net_2 24 200
| device Reg_32bit_4.Reg_1bit_27.inverter_1.pmos.2 550 200
p Reg_32bit_4.Reg_1bit_27.net_1 vdd Reg_32bit_4.Reg_1bit_27.net_2 24 200
| device Reg_32bit_4.Reg_1bit_27.inverter_1.pmos.3 550 200
p Reg_32bit_4.Reg_1bit_27.net_1 vdd Reg_32bit_4.Reg_1bit_27.net_2 24 200
| device Reg_32bit_4.Reg_1bit_27.inverter_1.pmos.4 550 200
p Reg_32bit_4.Reg_1bit_27.net_1 vdd Reg_32bit_4.Reg_1bit_27.net_2 24 200
| end Reg_32bit_4.Reg_1bit_27.inverter_1
| begin Reg_32bit_4.Reg_1bit_27.inverter_2 290 260
| device Reg_32bit_4.Reg_1bit_27.inverter_2.nmos.1 550 360
n data[27] gnd Reg_32bit_4.Reg_1bit_27.net_3 24 100
| device Reg_32bit_4.Reg_1bit_27.inverter_2.nmos.2 550 360
n data[27] gnd Reg_32bit_4.Reg_1bit_27.net_3 24 100
| device Reg_32bit_4.Reg_1bit_27.inverter_2.nmos.3 550 360
n data[27] gnd Reg_32bit_4.Reg_1bit_27.net_3 24 100
| device Reg_32bit_4.Reg_1bit_27.inverter_2.nmos.4 550 360
n data[27] gnd Reg_32bit_4.Reg_1bit_27.net_3 24 100
| device Reg_32bit_4.Reg_1bit_27.inverter_2.pmos.1 550 200
p data[27] vdd Reg_32bit_4.Reg_1bit_27.net_3 24 200
| device Reg_32bit_4.Reg_1bit_27.inverter_2.pmos.2 550 200
p data[27] vdd Reg_32bit_4.Reg_1bit_27.net_3 24 200
| device Reg_32bit_4.Reg_1bit_27.inverter_2.pmos.3 550 200
p data[27] vdd Reg_32bit_4.Reg_1bit_27.net_3 24 200
| device Reg_32bit_4.Reg_1bit_27.inverter_2.pmos.4 550 200
p data[27] vdd Reg_32bit_4.Reg_1bit_27.net_3 24 200
| end Reg_32bit_4.Reg_1bit_27.inverter_2
| device Reg_32bit_4.Reg_1bit_27.nmos_1 730 230
n inR1[5] Reg_32bit_4.Reg_1bit_27.net_2 out1[27] 24 100
| device Reg_32bit_4.Reg_1bit_27.nmos_2 730 360
n inR2[5] Reg_32bit_4.Reg_1bit_27.net_2 out2[27] 24 100
| end Reg_32bit_4.Reg_1bit_27
| begin Reg_32bit_4.Reg_1bit_28 510 3770
| begin Reg_32bit_4.Reg_1bit_28.inverter 560 210
| device Reg_32bit_4.Reg_1bit_28.inverter.nmos 550 360
n Reg_32bit_4.Reg_1bit_28.net_2 gnd Reg_32bit_4.Reg_1bit_28.net_1 24 100
| device Reg_32bit_4.Reg_1bit_28.inverter.pmos 550 200
p Reg_32bit_4.Reg_1bit_28.net_2 vdd Reg_32bit_4.Reg_1bit_28.net_1 24 200
| end Reg_32bit_4.Reg_1bit_28.inverter
| device Reg_32bit_4.Reg_1bit_28.nmos.1 390 260
n w[5] Reg_32bit_4.Reg_1bit_28.net_3 Reg_32bit_4.Reg_1bit_28.net_1 24 100
| device Reg_32bit_4.Reg_1bit_28.nmos.2 390 260
n w[5] Reg_32bit_4.Reg_1bit_28.net_3 Reg_32bit_4.Reg_1bit_28.net_1 24 100
| device Reg_32bit_4.Reg_1bit_28.nmos.3 390 260
n w[5] Reg_32bit_4.Reg_1bit_28.net_3 Reg_32bit_4.Reg_1bit_28.net_1 24 100
| device Reg_32bit_4.Reg_1bit_28.nmos.4 390 260
n w[5] Reg_32bit_4.Reg_1bit_28.net_3 Reg_32bit_4.Reg_1bit_28.net_1 24 100
| begin Reg_32bit_4.Reg_1bit_28.inverter_1 550 380
| device Reg_32bit_4.Reg_1bit_28.inverter_1.nmos.1 550 360
n Reg_32bit_4.Reg_1bit_28.net_1 gnd Reg_32bit_4.Reg_1bit_28.net_2 24 100
| device Reg_32bit_4.Reg_1bit_28.inverter_1.nmos.2 550 360
n Reg_32bit_4.Reg_1bit_28.net_1 gnd Reg_32bit_4.Reg_1bit_28.net_2 24 100
| device Reg_32bit_4.Reg_1bit_28.inverter_1.nmos.3 550 360
n Reg_32bit_4.Reg_1bit_28.net_1 gnd Reg_32bit_4.Reg_1bit_28.net_2 24 100
| device Reg_32bit_4.Reg_1bit_28.inverter_1.nmos.4 550 360
n Reg_32bit_4.Reg_1bit_28.net_1 gnd Reg_32bit_4.Reg_1bit_28.net_2 24 100
| device Reg_32bit_4.Reg_1bit_28.inverter_1.pmos.1 550 200
p Reg_32bit_4.Reg_1bit_28.net_1 vdd Reg_32bit_4.Reg_1bit_28.net_2 24 200
| device Reg_32bit_4.Reg_1bit_28.inverter_1.pmos.2 550 200
p Reg_32bit_4.Reg_1bit_28.net_1 vdd Reg_32bit_4.Reg_1bit_28.net_2 24 200
| device Reg_32bit_4.Reg_1bit_28.inverter_1.pmos.3 550 200
p Reg_32bit_4.Reg_1bit_28.net_1 vdd Reg_32bit_4.Reg_1bit_28.net_2 24 200
| device Reg_32bit_4.Reg_1bit_28.inverter_1.pmos.4 550 200
p Reg_32bit_4.Reg_1bit_28.net_1 vdd Reg_32bit_4.Reg_1bit_28.net_2 24 200
| end Reg_32bit_4.Reg_1bit_28.inverter_1
| begin Reg_32bit_4.Reg_1bit_28.inverter_2 290 260
| device Reg_32bit_4.Reg_1bit_28.inverter_2.nmos.1 550 360
n data[28] gnd Reg_32bit_4.Reg_1bit_28.net_3 24 100
| device Reg_32bit_4.Reg_1bit_28.inverter_2.nmos.2 550 360
n data[28] gnd Reg_32bit_4.Reg_1bit_28.net_3 24 100
| device Reg_32bit_4.Reg_1bit_28.inverter_2.nmos.3 550 360
n data[28] gnd Reg_32bit_4.Reg_1bit_28.net_3 24 100
| device Reg_32bit_4.Reg_1bit_28.inverter_2.nmos.4 550 360
n data[28] gnd Reg_32bit_4.Reg_1bit_28.net_3 24 100
| device Reg_32bit_4.Reg_1bit_28.inverter_2.pmos.1 550 200
p data[28] vdd Reg_32bit_4.Reg_1bit_28.net_3 24 200
| device Reg_32bit_4.Reg_1bit_28.inverter_2.pmos.2 550 200
p data[28] vdd Reg_32bit_4.Reg_1bit_28.net_3 24 200
| device Reg_32bit_4.Reg_1bit_28.inverter_2.pmos.3 550 200
p data[28] vdd Reg_32bit_4.Reg_1bit_28.net_3 24 200
| device Reg_32bit_4.Reg_1bit_28.inverter_2.pmos.4 550 200
p data[28] vdd Reg_32bit_4.Reg_1bit_28.net_3 24 200
| end Reg_32bit_4.Reg_1bit_28.inverter_2
| device Reg_32bit_4.Reg_1bit_28.nmos_1 730 230
n inR1[5] Reg_32bit_4.Reg_1bit_28.net_2 out1[28] 24 100
| device Reg_32bit_4.Reg_1bit_28.nmos_2 730 360
n inR2[5] Reg_32bit_4.Reg_1bit_28.net_2 out2[28] 24 100
| end Reg_32bit_4.Reg_1bit_28
| begin Reg_32bit_4.Reg_1bit_29 510 3900
| begin Reg_32bit_4.Reg_1bit_29.inverter 560 210
| device Reg_32bit_4.Reg_1bit_29.inverter.nmos 550 360
n Reg_32bit_4.Reg_1bit_29.net_2 gnd Reg_32bit_4.Reg_1bit_29.net_1 24 100
| device Reg_32bit_4.Reg_1bit_29.inverter.pmos 550 200
p Reg_32bit_4.Reg_1bit_29.net_2 vdd Reg_32bit_4.Reg_1bit_29.net_1 24 200
| end Reg_32bit_4.Reg_1bit_29.inverter
| device Reg_32bit_4.Reg_1bit_29.nmos.1 390 260
n w[5] Reg_32bit_4.Reg_1bit_29.net_3 Reg_32bit_4.Reg_1bit_29.net_1 24 100
| device Reg_32bit_4.Reg_1bit_29.nmos.2 390 260
n w[5] Reg_32bit_4.Reg_1bit_29.net_3 Reg_32bit_4.Reg_1bit_29.net_1 24 100
| device Reg_32bit_4.Reg_1bit_29.nmos.3 390 260
n w[5] Reg_32bit_4.Reg_1bit_29.net_3 Reg_32bit_4.Reg_1bit_29.net_1 24 100
| device Reg_32bit_4.Reg_1bit_29.nmos.4 390 260
n w[5] Reg_32bit_4.Reg_1bit_29.net_3 Reg_32bit_4.Reg_1bit_29.net_1 24 100
| begin Reg_32bit_4.Reg_1bit_29.inverter_1 550 380
| device Reg_32bit_4.Reg_1bit_29.inverter_1.nmos.1 550 360
n Reg_32bit_4.Reg_1bit_29.net_1 gnd Reg_32bit_4.Reg_1bit_29.net_2 24 100
| device Reg_32bit_4.Reg_1bit_29.inverter_1.nmos.2 550 360
n Reg_32bit_4.Reg_1bit_29.net_1 gnd Reg_32bit_4.Reg_1bit_29.net_2 24 100
| device Reg_32bit_4.Reg_1bit_29.inverter_1.nmos.3 550 360
n Reg_32bit_4.Reg_1bit_29.net_1 gnd Reg_32bit_4.Reg_1bit_29.net_2 24 100
| device Reg_32bit_4.Reg_1bit_29.inverter_1.nmos.4 550 360
n Reg_32bit_4.Reg_1bit_29.net_1 gnd Reg_32bit_4.Reg_1bit_29.net_2 24 100
| device Reg_32bit_4.Reg_1bit_29.inverter_1.pmos.1 550 200
p Reg_32bit_4.Reg_1bit_29.net_1 vdd Reg_32bit_4.Reg_1bit_29.net_2 24 200
| device Reg_32bit_4.Reg_1bit_29.inverter_1.pmos.2 550 200
p Reg_32bit_4.Reg_1bit_29.net_1 vdd Reg_32bit_4.Reg_1bit_29.net_2 24 200
| device Reg_32bit_4.Reg_1bit_29.inverter_1.pmos.3 550 200
p Reg_32bit_4.Reg_1bit_29.net_1 vdd Reg_32bit_4.Reg_1bit_29.net_2 24 200
| device Reg_32bit_4.Reg_1bit_29.inverter_1.pmos.4 550 200
p Reg_32bit_4.Reg_1bit_29.net_1 vdd Reg_32bit_4.Reg_1bit_29.net_2 24 200
| end Reg_32bit_4.Reg_1bit_29.inverter_1
| begin Reg_32bit_4.Reg_1bit_29.inverter_2 290 260
| device Reg_32bit_4.Reg_1bit_29.inverter_2.nmos.1 550 360
n data[29] gnd Reg_32bit_4.Reg_1bit_29.net_3 24 100
| device Reg_32bit_4.Reg_1bit_29.inverter_2.nmos.2 550 360
n data[29] gnd Reg_32bit_4.Reg_1bit_29.net_3 24 100
| device Reg_32bit_4.Reg_1bit_29.inverter_2.nmos.3 550 360
n data[29] gnd Reg_32bit_4.Reg_1bit_29.net_3 24 100
| device Reg_32bit_4.Reg_1bit_29.inverter_2.nmos.4 550 360
n data[29] gnd Reg_32bit_4.Reg_1bit_29.net_3 24 100
| device Reg_32bit_4.Reg_1bit_29.inverter_2.pmos.1 550 200
p data[29] vdd Reg_32bit_4.Reg_1bit_29.net_3 24 200
| device Reg_32bit_4.Reg_1bit_29.inverter_2.pmos.2 550 200
p data[29] vdd Reg_32bit_4.Reg_1bit_29.net_3 24 200
| device Reg_32bit_4.Reg_1bit_29.inverter_2.pmos.3 550 200
p data[29] vdd Reg_32bit_4.Reg_1bit_29.net_3 24 200
| device Reg_32bit_4.Reg_1bit_29.inverter_2.pmos.4 550 200
p data[29] vdd Reg_32bit_4.Reg_1bit_29.net_3 24 200
| end Reg_32bit_4.Reg_1bit_29.inverter_2
| device Reg_32bit_4.Reg_1bit_29.nmos_1 730 230
n inR1[5] Reg_32bit_4.Reg_1bit_29.net_2 out1[29] 24 100
| device Reg_32bit_4.Reg_1bit_29.nmos_2 730 360
n inR2[5] Reg_32bit_4.Reg_1bit_29.net_2 out2[29] 24 100
| end Reg_32bit_4.Reg_1bit_29
| begin Reg_32bit_4.Reg_1bit_30 510 4030
| begin Reg_32bit_4.Reg_1bit_30.inverter 560 210
| device Reg_32bit_4.Reg_1bit_30.inverter.nmos 550 360
n Reg_32bit_4.Reg_1bit_30.net_2 gnd Reg_32bit_4.Reg_1bit_30.net_1 24 100
| device Reg_32bit_4.Reg_1bit_30.inverter.pmos 550 200
p Reg_32bit_4.Reg_1bit_30.net_2 vdd Reg_32bit_4.Reg_1bit_30.net_1 24 200
| end Reg_32bit_4.Reg_1bit_30.inverter
| device Reg_32bit_4.Reg_1bit_30.nmos.1 390 260
n w[5] Reg_32bit_4.Reg_1bit_30.net_3 Reg_32bit_4.Reg_1bit_30.net_1 24 100
| device Reg_32bit_4.Reg_1bit_30.nmos.2 390 260
n w[5] Reg_32bit_4.Reg_1bit_30.net_3 Reg_32bit_4.Reg_1bit_30.net_1 24 100
| device Reg_32bit_4.Reg_1bit_30.nmos.3 390 260
n w[5] Reg_32bit_4.Reg_1bit_30.net_3 Reg_32bit_4.Reg_1bit_30.net_1 24 100
| device Reg_32bit_4.Reg_1bit_30.nmos.4 390 260
n w[5] Reg_32bit_4.Reg_1bit_30.net_3 Reg_32bit_4.Reg_1bit_30.net_1 24 100
| begin Reg_32bit_4.Reg_1bit_30.inverter_1 550 380
| device Reg_32bit_4.Reg_1bit_30.inverter_1.nmos.1 550 360
n Reg_32bit_4.Reg_1bit_30.net_1 gnd Reg_32bit_4.Reg_1bit_30.net_2 24 100
| device Reg_32bit_4.Reg_1bit_30.inverter_1.nmos.2 550 360
n Reg_32bit_4.Reg_1bit_30.net_1 gnd Reg_32bit_4.Reg_1bit_30.net_2 24 100
| device Reg_32bit_4.Reg_1bit_30.inverter_1.nmos.3 550 360
n Reg_32bit_4.Reg_1bit_30.net_1 gnd Reg_32bit_4.Reg_1bit_30.net_2 24 100
| device Reg_32bit_4.Reg_1bit_30.inverter_1.nmos.4 550 360
n Reg_32bit_4.Reg_1bit_30.net_1 gnd Reg_32bit_4.Reg_1bit_30.net_2 24 100
| device Reg_32bit_4.Reg_1bit_30.inverter_1.pmos.1 550 200
p Reg_32bit_4.Reg_1bit_30.net_1 vdd Reg_32bit_4.Reg_1bit_30.net_2 24 200
| device Reg_32bit_4.Reg_1bit_30.inverter_1.pmos.2 550 200
p Reg_32bit_4.Reg_1bit_30.net_1 vdd Reg_32bit_4.Reg_1bit_30.net_2 24 200
| device Reg_32bit_4.Reg_1bit_30.inverter_1.pmos.3 550 200
p Reg_32bit_4.Reg_1bit_30.net_1 vdd Reg_32bit_4.Reg_1bit_30.net_2 24 200
| device Reg_32bit_4.Reg_1bit_30.inverter_1.pmos.4 550 200
p Reg_32bit_4.Reg_1bit_30.net_1 vdd Reg_32bit_4.Reg_1bit_30.net_2 24 200
| end Reg_32bit_4.Reg_1bit_30.inverter_1
| begin Reg_32bit_4.Reg_1bit_30.inverter_2 290 260
| device Reg_32bit_4.Reg_1bit_30.inverter_2.nmos.1 550 360
n data[30] gnd Reg_32bit_4.Reg_1bit_30.net_3 24 100
| device Reg_32bit_4.Reg_1bit_30.inverter_2.nmos.2 550 360
n data[30] gnd Reg_32bit_4.Reg_1bit_30.net_3 24 100
| device Reg_32bit_4.Reg_1bit_30.inverter_2.nmos.3 550 360
n data[30] gnd Reg_32bit_4.Reg_1bit_30.net_3 24 100
| device Reg_32bit_4.Reg_1bit_30.inverter_2.nmos.4 550 360
n data[30] gnd Reg_32bit_4.Reg_1bit_30.net_3 24 100
| device Reg_32bit_4.Reg_1bit_30.inverter_2.pmos.1 550 200
p data[30] vdd Reg_32bit_4.Reg_1bit_30.net_3 24 200
| device Reg_32bit_4.Reg_1bit_30.inverter_2.pmos.2 550 200
p data[30] vdd Reg_32bit_4.Reg_1bit_30.net_3 24 200
| device Reg_32bit_4.Reg_1bit_30.inverter_2.pmos.3 550 200
p data[30] vdd Reg_32bit_4.Reg_1bit_30.net_3 24 200
| device Reg_32bit_4.Reg_1bit_30.inverter_2.pmos.4 550 200
p data[30] vdd Reg_32bit_4.Reg_1bit_30.net_3 24 200
| end Reg_32bit_4.Reg_1bit_30.inverter_2
| device Reg_32bit_4.Reg_1bit_30.nmos_1 730 230
n inR1[5] Reg_32bit_4.Reg_1bit_30.net_2 out1[30] 24 100
| device Reg_32bit_4.Reg_1bit_30.nmos_2 730 360
n inR2[5] Reg_32bit_4.Reg_1bit_30.net_2 out2[30] 24 100
| end Reg_32bit_4.Reg_1bit_30
| begin Reg_32bit_4.Reg_1bit_31 510 4160
| begin Reg_32bit_4.Reg_1bit_31.inverter 560 210
| device Reg_32bit_4.Reg_1bit_31.inverter.nmos 550 360
n Reg_32bit_4.Reg_1bit_31.net_2 gnd Reg_32bit_4.Reg_1bit_31.net_1 24 100
| device Reg_32bit_4.Reg_1bit_31.inverter.pmos 550 200
p Reg_32bit_4.Reg_1bit_31.net_2 vdd Reg_32bit_4.Reg_1bit_31.net_1 24 200
| end Reg_32bit_4.Reg_1bit_31.inverter
| device Reg_32bit_4.Reg_1bit_31.nmos.1 390 260
n w[5] Reg_32bit_4.Reg_1bit_31.net_3 Reg_32bit_4.Reg_1bit_31.net_1 24 100
| device Reg_32bit_4.Reg_1bit_31.nmos.2 390 260
n w[5] Reg_32bit_4.Reg_1bit_31.net_3 Reg_32bit_4.Reg_1bit_31.net_1 24 100
| device Reg_32bit_4.Reg_1bit_31.nmos.3 390 260
n w[5] Reg_32bit_4.Reg_1bit_31.net_3 Reg_32bit_4.Reg_1bit_31.net_1 24 100
| device Reg_32bit_4.Reg_1bit_31.nmos.4 390 260
n w[5] Reg_32bit_4.Reg_1bit_31.net_3 Reg_32bit_4.Reg_1bit_31.net_1 24 100
| begin Reg_32bit_4.Reg_1bit_31.inverter_1 550 380
| device Reg_32bit_4.Reg_1bit_31.inverter_1.nmos.1 550 360
n Reg_32bit_4.Reg_1bit_31.net_1 gnd Reg_32bit_4.Reg_1bit_31.net_2 24 100
| device Reg_32bit_4.Reg_1bit_31.inverter_1.nmos.2 550 360
n Reg_32bit_4.Reg_1bit_31.net_1 gnd Reg_32bit_4.Reg_1bit_31.net_2 24 100
| device Reg_32bit_4.Reg_1bit_31.inverter_1.nmos.3 550 360
n Reg_32bit_4.Reg_1bit_31.net_1 gnd Reg_32bit_4.Reg_1bit_31.net_2 24 100
| device Reg_32bit_4.Reg_1bit_31.inverter_1.nmos.4 550 360
n Reg_32bit_4.Reg_1bit_31.net_1 gnd Reg_32bit_4.Reg_1bit_31.net_2 24 100
| device Reg_32bit_4.Reg_1bit_31.inverter_1.pmos.1 550 200
p Reg_32bit_4.Reg_1bit_31.net_1 vdd Reg_32bit_4.Reg_1bit_31.net_2 24 200
| device Reg_32bit_4.Reg_1bit_31.inverter_1.pmos.2 550 200
p Reg_32bit_4.Reg_1bit_31.net_1 vdd Reg_32bit_4.Reg_1bit_31.net_2 24 200
| device Reg_32bit_4.Reg_1bit_31.inverter_1.pmos.3 550 200
p Reg_32bit_4.Reg_1bit_31.net_1 vdd Reg_32bit_4.Reg_1bit_31.net_2 24 200
| device Reg_32bit_4.Reg_1bit_31.inverter_1.pmos.4 550 200
p Reg_32bit_4.Reg_1bit_31.net_1 vdd Reg_32bit_4.Reg_1bit_31.net_2 24 200
| end Reg_32bit_4.Reg_1bit_31.inverter_1
| begin Reg_32bit_4.Reg_1bit_31.inverter_2 290 260
| device Reg_32bit_4.Reg_1bit_31.inverter_2.nmos.1 550 360
n data[31] gnd Reg_32bit_4.Reg_1bit_31.net_3 24 100
| device Reg_32bit_4.Reg_1bit_31.inverter_2.nmos.2 550 360
n data[31] gnd Reg_32bit_4.Reg_1bit_31.net_3 24 100
| device Reg_32bit_4.Reg_1bit_31.inverter_2.nmos.3 550 360
n data[31] gnd Reg_32bit_4.Reg_1bit_31.net_3 24 100
| device Reg_32bit_4.Reg_1bit_31.inverter_2.nmos.4 550 360
n data[31] gnd Reg_32bit_4.Reg_1bit_31.net_3 24 100
| device Reg_32bit_4.Reg_1bit_31.inverter_2.pmos.1 550 200
p data[31] vdd Reg_32bit_4.Reg_1bit_31.net_3 24 200
| device Reg_32bit_4.Reg_1bit_31.inverter_2.pmos.2 550 200
p data[31] vdd Reg_32bit_4.Reg_1bit_31.net_3 24 200
| device Reg_32bit_4.Reg_1bit_31.inverter_2.pmos.3 550 200
p data[31] vdd Reg_32bit_4.Reg_1bit_31.net_3 24 200
| device Reg_32bit_4.Reg_1bit_31.inverter_2.pmos.4 550 200
p data[31] vdd Reg_32bit_4.Reg_1bit_31.net_3 24 200
| end Reg_32bit_4.Reg_1bit_31.inverter_2
| device Reg_32bit_4.Reg_1bit_31.nmos_1 730 230
n inR1[5] Reg_32bit_4.Reg_1bit_31.net_2 out1[31] 24 100
| device Reg_32bit_4.Reg_1bit_31.nmos_2 730 360
n inR2[5] Reg_32bit_4.Reg_1bit_31.net_2 out2[31] 24 100
| end Reg_32bit_4.Reg_1bit_31
| end Reg_32bit_4
| begin Reg_32bit_5 940 650
| begin Reg_32bit_5.Reg_1bit 510 100
| begin Reg_32bit_5.Reg_1bit.inverter 560 210
| device Reg_32bit_5.Reg_1bit.inverter.nmos 550 360
n Reg_32bit_5.Reg_1bit.net_2 gnd Reg_32bit_5.Reg_1bit.net_1 24 100
| device Reg_32bit_5.Reg_1bit.inverter.pmos 550 200
p Reg_32bit_5.Reg_1bit.net_2 vdd Reg_32bit_5.Reg_1bit.net_1 24 200
| end Reg_32bit_5.Reg_1bit.inverter
| device Reg_32bit_5.Reg_1bit.nmos.1 390 260
n w[6] Reg_32bit_5.Reg_1bit.net_3 Reg_32bit_5.Reg_1bit.net_1 24 100
| device Reg_32bit_5.Reg_1bit.nmos.2 390 260
n w[6] Reg_32bit_5.Reg_1bit.net_3 Reg_32bit_5.Reg_1bit.net_1 24 100
| device Reg_32bit_5.Reg_1bit.nmos.3 390 260
n w[6] Reg_32bit_5.Reg_1bit.net_3 Reg_32bit_5.Reg_1bit.net_1 24 100
| device Reg_32bit_5.Reg_1bit.nmos.4 390 260
n w[6] Reg_32bit_5.Reg_1bit.net_3 Reg_32bit_5.Reg_1bit.net_1 24 100
| begin Reg_32bit_5.Reg_1bit.inverter_1 550 380
| device Reg_32bit_5.Reg_1bit.inverter_1.nmos.1 550 360
n Reg_32bit_5.Reg_1bit.net_1 gnd Reg_32bit_5.Reg_1bit.net_2 24 100
| device Reg_32bit_5.Reg_1bit.inverter_1.nmos.2 550 360
n Reg_32bit_5.Reg_1bit.net_1 gnd Reg_32bit_5.Reg_1bit.net_2 24 100
| device Reg_32bit_5.Reg_1bit.inverter_1.nmos.3 550 360
n Reg_32bit_5.Reg_1bit.net_1 gnd Reg_32bit_5.Reg_1bit.net_2 24 100
| device Reg_32bit_5.Reg_1bit.inverter_1.nmos.4 550 360
n Reg_32bit_5.Reg_1bit.net_1 gnd Reg_32bit_5.Reg_1bit.net_2 24 100
| device Reg_32bit_5.Reg_1bit.inverter_1.pmos.1 550 200
p Reg_32bit_5.Reg_1bit.net_1 vdd Reg_32bit_5.Reg_1bit.net_2 24 200
| device Reg_32bit_5.Reg_1bit.inverter_1.pmos.2 550 200
p Reg_32bit_5.Reg_1bit.net_1 vdd Reg_32bit_5.Reg_1bit.net_2 24 200
| device Reg_32bit_5.Reg_1bit.inverter_1.pmos.3 550 200
p Reg_32bit_5.Reg_1bit.net_1 vdd Reg_32bit_5.Reg_1bit.net_2 24 200
| device Reg_32bit_5.Reg_1bit.inverter_1.pmos.4 550 200
p Reg_32bit_5.Reg_1bit.net_1 vdd Reg_32bit_5.Reg_1bit.net_2 24 200
| end Reg_32bit_5.Reg_1bit.inverter_1
| begin Reg_32bit_5.Reg_1bit.inverter_2 290 260
| device Reg_32bit_5.Reg_1bit.inverter_2.nmos.1 550 360
n data[0] gnd Reg_32bit_5.Reg_1bit.net_3 24 100
| device Reg_32bit_5.Reg_1bit.inverter_2.nmos.2 550 360
n data[0] gnd Reg_32bit_5.Reg_1bit.net_3 24 100
| device Reg_32bit_5.Reg_1bit.inverter_2.nmos.3 550 360
n data[0] gnd Reg_32bit_5.Reg_1bit.net_3 24 100
| device Reg_32bit_5.Reg_1bit.inverter_2.nmos.4 550 360
n data[0] gnd Reg_32bit_5.Reg_1bit.net_3 24 100
| device Reg_32bit_5.Reg_1bit.inverter_2.pmos.1 550 200
p data[0] vdd Reg_32bit_5.Reg_1bit.net_3 24 200
| device Reg_32bit_5.Reg_1bit.inverter_2.pmos.2 550 200
p data[0] vdd Reg_32bit_5.Reg_1bit.net_3 24 200
| device Reg_32bit_5.Reg_1bit.inverter_2.pmos.3 550 200
p data[0] vdd Reg_32bit_5.Reg_1bit.net_3 24 200
| device Reg_32bit_5.Reg_1bit.inverter_2.pmos.4 550 200
p data[0] vdd Reg_32bit_5.Reg_1bit.net_3 24 200
| end Reg_32bit_5.Reg_1bit.inverter_2
| device Reg_32bit_5.Reg_1bit.nmos_1 730 230
n inR1[6] Reg_32bit_5.Reg_1bit.net_2 out1[0] 24 100
| device Reg_32bit_5.Reg_1bit.nmos_2 730 360
n inR2[6] Reg_32bit_5.Reg_1bit.net_2 out2[0] 24 100
| end Reg_32bit_5.Reg_1bit
| begin Reg_32bit_5.Reg_1bit_1 510 230
| begin Reg_32bit_5.Reg_1bit_1.inverter 560 210
| device Reg_32bit_5.Reg_1bit_1.inverter.nmos 550 360
n Reg_32bit_5.Reg_1bit_1.net_2 gnd Reg_32bit_5.Reg_1bit_1.net_1 24 100
| device Reg_32bit_5.Reg_1bit_1.inverter.pmos 550 200
p Reg_32bit_5.Reg_1bit_1.net_2 vdd Reg_32bit_5.Reg_1bit_1.net_1 24 200
| end Reg_32bit_5.Reg_1bit_1.inverter
| device Reg_32bit_5.Reg_1bit_1.nmos.1 390 260
n w[6] Reg_32bit_5.Reg_1bit_1.net_3 Reg_32bit_5.Reg_1bit_1.net_1 24 100
| device Reg_32bit_5.Reg_1bit_1.nmos.2 390 260
n w[6] Reg_32bit_5.Reg_1bit_1.net_3 Reg_32bit_5.Reg_1bit_1.net_1 24 100
| device Reg_32bit_5.Reg_1bit_1.nmos.3 390 260
n w[6] Reg_32bit_5.Reg_1bit_1.net_3 Reg_32bit_5.Reg_1bit_1.net_1 24 100
| device Reg_32bit_5.Reg_1bit_1.nmos.4 390 260
n w[6] Reg_32bit_5.Reg_1bit_1.net_3 Reg_32bit_5.Reg_1bit_1.net_1 24 100
| begin Reg_32bit_5.Reg_1bit_1.inverter_1 550 380
| device Reg_32bit_5.Reg_1bit_1.inverter_1.nmos.1 550 360
n Reg_32bit_5.Reg_1bit_1.net_1 gnd Reg_32bit_5.Reg_1bit_1.net_2 24 100
| device Reg_32bit_5.Reg_1bit_1.inverter_1.nmos.2 550 360
n Reg_32bit_5.Reg_1bit_1.net_1 gnd Reg_32bit_5.Reg_1bit_1.net_2 24 100
| device Reg_32bit_5.Reg_1bit_1.inverter_1.nmos.3 550 360
n Reg_32bit_5.Reg_1bit_1.net_1 gnd Reg_32bit_5.Reg_1bit_1.net_2 24 100
| device Reg_32bit_5.Reg_1bit_1.inverter_1.nmos.4 550 360
n Reg_32bit_5.Reg_1bit_1.net_1 gnd Reg_32bit_5.Reg_1bit_1.net_2 24 100
| device Reg_32bit_5.Reg_1bit_1.inverter_1.pmos.1 550 200
p Reg_32bit_5.Reg_1bit_1.net_1 vdd Reg_32bit_5.Reg_1bit_1.net_2 24 200
| device Reg_32bit_5.Reg_1bit_1.inverter_1.pmos.2 550 200
p Reg_32bit_5.Reg_1bit_1.net_1 vdd Reg_32bit_5.Reg_1bit_1.net_2 24 200
| device Reg_32bit_5.Reg_1bit_1.inverter_1.pmos.3 550 200
p Reg_32bit_5.Reg_1bit_1.net_1 vdd Reg_32bit_5.Reg_1bit_1.net_2 24 200
| device Reg_32bit_5.Reg_1bit_1.inverter_1.pmos.4 550 200
p Reg_32bit_5.Reg_1bit_1.net_1 vdd Reg_32bit_5.Reg_1bit_1.net_2 24 200
| end Reg_32bit_5.Reg_1bit_1.inverter_1
| begin Reg_32bit_5.Reg_1bit_1.inverter_2 290 260
| device Reg_32bit_5.Reg_1bit_1.inverter_2.nmos.1 550 360
n data[1] gnd Reg_32bit_5.Reg_1bit_1.net_3 24 100
| device Reg_32bit_5.Reg_1bit_1.inverter_2.nmos.2 550 360
n data[1] gnd Reg_32bit_5.Reg_1bit_1.net_3 24 100
| device Reg_32bit_5.Reg_1bit_1.inverter_2.nmos.3 550 360
n data[1] gnd Reg_32bit_5.Reg_1bit_1.net_3 24 100
| device Reg_32bit_5.Reg_1bit_1.inverter_2.nmos.4 550 360
n data[1] gnd Reg_32bit_5.Reg_1bit_1.net_3 24 100
| device Reg_32bit_5.Reg_1bit_1.inverter_2.pmos.1 550 200
p data[1] vdd Reg_32bit_5.Reg_1bit_1.net_3 24 200
| device Reg_32bit_5.Reg_1bit_1.inverter_2.pmos.2 550 200
p data[1] vdd Reg_32bit_5.Reg_1bit_1.net_3 24 200
| device Reg_32bit_5.Reg_1bit_1.inverter_2.pmos.3 550 200
p data[1] vdd Reg_32bit_5.Reg_1bit_1.net_3 24 200
| device Reg_32bit_5.Reg_1bit_1.inverter_2.pmos.4 550 200
p data[1] vdd Reg_32bit_5.Reg_1bit_1.net_3 24 200
| end Reg_32bit_5.Reg_1bit_1.inverter_2
| device Reg_32bit_5.Reg_1bit_1.nmos_1 730 230
n inR1[6] Reg_32bit_5.Reg_1bit_1.net_2 out1[1] 24 100
| device Reg_32bit_5.Reg_1bit_1.nmos_2 730 360
n inR2[6] Reg_32bit_5.Reg_1bit_1.net_2 out2[1] 24 100
| end Reg_32bit_5.Reg_1bit_1
| begin Reg_32bit_5.Reg_1bit_2 510 360
| begin Reg_32bit_5.Reg_1bit_2.inverter 560 210
| device Reg_32bit_5.Reg_1bit_2.inverter.nmos 550 360
n Reg_32bit_5.Reg_1bit_2.net_2 gnd Reg_32bit_5.Reg_1bit_2.net_1 24 100
| device Reg_32bit_5.Reg_1bit_2.inverter.pmos 550 200
p Reg_32bit_5.Reg_1bit_2.net_2 vdd Reg_32bit_5.Reg_1bit_2.net_1 24 200
| end Reg_32bit_5.Reg_1bit_2.inverter
| device Reg_32bit_5.Reg_1bit_2.nmos.1 390 260
n w[6] Reg_32bit_5.Reg_1bit_2.net_3 Reg_32bit_5.Reg_1bit_2.net_1 24 100
| device Reg_32bit_5.Reg_1bit_2.nmos.2 390 260
n w[6] Reg_32bit_5.Reg_1bit_2.net_3 Reg_32bit_5.Reg_1bit_2.net_1 24 100
| device Reg_32bit_5.Reg_1bit_2.nmos.3 390 260
n w[6] Reg_32bit_5.Reg_1bit_2.net_3 Reg_32bit_5.Reg_1bit_2.net_1 24 100
| device Reg_32bit_5.Reg_1bit_2.nmos.4 390 260
n w[6] Reg_32bit_5.Reg_1bit_2.net_3 Reg_32bit_5.Reg_1bit_2.net_1 24 100
| begin Reg_32bit_5.Reg_1bit_2.inverter_1 550 380
| device Reg_32bit_5.Reg_1bit_2.inverter_1.nmos.1 550 360
n Reg_32bit_5.Reg_1bit_2.net_1 gnd Reg_32bit_5.Reg_1bit_2.net_2 24 100
| device Reg_32bit_5.Reg_1bit_2.inverter_1.nmos.2 550 360
n Reg_32bit_5.Reg_1bit_2.net_1 gnd Reg_32bit_5.Reg_1bit_2.net_2 24 100
| device Reg_32bit_5.Reg_1bit_2.inverter_1.nmos.3 550 360
n Reg_32bit_5.Reg_1bit_2.net_1 gnd Reg_32bit_5.Reg_1bit_2.net_2 24 100
| device Reg_32bit_5.Reg_1bit_2.inverter_1.nmos.4 550 360
n Reg_32bit_5.Reg_1bit_2.net_1 gnd Reg_32bit_5.Reg_1bit_2.net_2 24 100
| device Reg_32bit_5.Reg_1bit_2.inverter_1.pmos.1 550 200
p Reg_32bit_5.Reg_1bit_2.net_1 vdd Reg_32bit_5.Reg_1bit_2.net_2 24 200
| device Reg_32bit_5.Reg_1bit_2.inverter_1.pmos.2 550 200
p Reg_32bit_5.Reg_1bit_2.net_1 vdd Reg_32bit_5.Reg_1bit_2.net_2 24 200
| device Reg_32bit_5.Reg_1bit_2.inverter_1.pmos.3 550 200
p Reg_32bit_5.Reg_1bit_2.net_1 vdd Reg_32bit_5.Reg_1bit_2.net_2 24 200
| device Reg_32bit_5.Reg_1bit_2.inverter_1.pmos.4 550 200
p Reg_32bit_5.Reg_1bit_2.net_1 vdd Reg_32bit_5.Reg_1bit_2.net_2 24 200
| end Reg_32bit_5.Reg_1bit_2.inverter_1
| begin Reg_32bit_5.Reg_1bit_2.inverter_2 290 260
| device Reg_32bit_5.Reg_1bit_2.inverter_2.nmos.1 550 360
n data[2] gnd Reg_32bit_5.Reg_1bit_2.net_3 24 100
| device Reg_32bit_5.Reg_1bit_2.inverter_2.nmos.2 550 360
n data[2] gnd Reg_32bit_5.Reg_1bit_2.net_3 24 100
| device Reg_32bit_5.Reg_1bit_2.inverter_2.nmos.3 550 360
n data[2] gnd Reg_32bit_5.Reg_1bit_2.net_3 24 100
| device Reg_32bit_5.Reg_1bit_2.inverter_2.nmos.4 550 360
n data[2] gnd Reg_32bit_5.Reg_1bit_2.net_3 24 100
| device Reg_32bit_5.Reg_1bit_2.inverter_2.pmos.1 550 200
p data[2] vdd Reg_32bit_5.Reg_1bit_2.net_3 24 200
| device Reg_32bit_5.Reg_1bit_2.inverter_2.pmos.2 550 200
p data[2] vdd Reg_32bit_5.Reg_1bit_2.net_3 24 200
| device Reg_32bit_5.Reg_1bit_2.inverter_2.pmos.3 550 200
p data[2] vdd Reg_32bit_5.Reg_1bit_2.net_3 24 200
| device Reg_32bit_5.Reg_1bit_2.inverter_2.pmos.4 550 200
p data[2] vdd Reg_32bit_5.Reg_1bit_2.net_3 24 200
| end Reg_32bit_5.Reg_1bit_2.inverter_2
| device Reg_32bit_5.Reg_1bit_2.nmos_1 730 230
n inR1[6] Reg_32bit_5.Reg_1bit_2.net_2 out1[2] 24 100
| device Reg_32bit_5.Reg_1bit_2.nmos_2 730 360
n inR2[6] Reg_32bit_5.Reg_1bit_2.net_2 out2[2] 24 100
| end Reg_32bit_5.Reg_1bit_2
| begin Reg_32bit_5.Reg_1bit_3 510 490
| begin Reg_32bit_5.Reg_1bit_3.inverter 560 210
| device Reg_32bit_5.Reg_1bit_3.inverter.nmos 550 360
n Reg_32bit_5.Reg_1bit_3.net_2 gnd Reg_32bit_5.Reg_1bit_3.net_1 24 100
| device Reg_32bit_5.Reg_1bit_3.inverter.pmos 550 200
p Reg_32bit_5.Reg_1bit_3.net_2 vdd Reg_32bit_5.Reg_1bit_3.net_1 24 200
| end Reg_32bit_5.Reg_1bit_3.inverter
| device Reg_32bit_5.Reg_1bit_3.nmos.1 390 260
n w[6] Reg_32bit_5.Reg_1bit_3.net_3 Reg_32bit_5.Reg_1bit_3.net_1 24 100
| device Reg_32bit_5.Reg_1bit_3.nmos.2 390 260
n w[6] Reg_32bit_5.Reg_1bit_3.net_3 Reg_32bit_5.Reg_1bit_3.net_1 24 100
| device Reg_32bit_5.Reg_1bit_3.nmos.3 390 260
n w[6] Reg_32bit_5.Reg_1bit_3.net_3 Reg_32bit_5.Reg_1bit_3.net_1 24 100
| device Reg_32bit_5.Reg_1bit_3.nmos.4 390 260
n w[6] Reg_32bit_5.Reg_1bit_3.net_3 Reg_32bit_5.Reg_1bit_3.net_1 24 100
| begin Reg_32bit_5.Reg_1bit_3.inverter_1 550 380
| device Reg_32bit_5.Reg_1bit_3.inverter_1.nmos.1 550 360
n Reg_32bit_5.Reg_1bit_3.net_1 gnd Reg_32bit_5.Reg_1bit_3.net_2 24 100
| device Reg_32bit_5.Reg_1bit_3.inverter_1.nmos.2 550 360
n Reg_32bit_5.Reg_1bit_3.net_1 gnd Reg_32bit_5.Reg_1bit_3.net_2 24 100
| device Reg_32bit_5.Reg_1bit_3.inverter_1.nmos.3 550 360
n Reg_32bit_5.Reg_1bit_3.net_1 gnd Reg_32bit_5.Reg_1bit_3.net_2 24 100
| device Reg_32bit_5.Reg_1bit_3.inverter_1.nmos.4 550 360
n Reg_32bit_5.Reg_1bit_3.net_1 gnd Reg_32bit_5.Reg_1bit_3.net_2 24 100
| device Reg_32bit_5.Reg_1bit_3.inverter_1.pmos.1 550 200
p Reg_32bit_5.Reg_1bit_3.net_1 vdd Reg_32bit_5.Reg_1bit_3.net_2 24 200
| device Reg_32bit_5.Reg_1bit_3.inverter_1.pmos.2 550 200
p Reg_32bit_5.Reg_1bit_3.net_1 vdd Reg_32bit_5.Reg_1bit_3.net_2 24 200
| device Reg_32bit_5.Reg_1bit_3.inverter_1.pmos.3 550 200
p Reg_32bit_5.Reg_1bit_3.net_1 vdd Reg_32bit_5.Reg_1bit_3.net_2 24 200
| device Reg_32bit_5.Reg_1bit_3.inverter_1.pmos.4 550 200
p Reg_32bit_5.Reg_1bit_3.net_1 vdd Reg_32bit_5.Reg_1bit_3.net_2 24 200
| end Reg_32bit_5.Reg_1bit_3.inverter_1
| begin Reg_32bit_5.Reg_1bit_3.inverter_2 290 260
| device Reg_32bit_5.Reg_1bit_3.inverter_2.nmos.1 550 360
n data[3] gnd Reg_32bit_5.Reg_1bit_3.net_3 24 100
| device Reg_32bit_5.Reg_1bit_3.inverter_2.nmos.2 550 360
n data[3] gnd Reg_32bit_5.Reg_1bit_3.net_3 24 100
| device Reg_32bit_5.Reg_1bit_3.inverter_2.nmos.3 550 360
n data[3] gnd Reg_32bit_5.Reg_1bit_3.net_3 24 100
| device Reg_32bit_5.Reg_1bit_3.inverter_2.nmos.4 550 360
n data[3] gnd Reg_32bit_5.Reg_1bit_3.net_3 24 100
| device Reg_32bit_5.Reg_1bit_3.inverter_2.pmos.1 550 200
p data[3] vdd Reg_32bit_5.Reg_1bit_3.net_3 24 200
| device Reg_32bit_5.Reg_1bit_3.inverter_2.pmos.2 550 200
p data[3] vdd Reg_32bit_5.Reg_1bit_3.net_3 24 200
| device Reg_32bit_5.Reg_1bit_3.inverter_2.pmos.3 550 200
p data[3] vdd Reg_32bit_5.Reg_1bit_3.net_3 24 200
| device Reg_32bit_5.Reg_1bit_3.inverter_2.pmos.4 550 200
p data[3] vdd Reg_32bit_5.Reg_1bit_3.net_3 24 200
| end Reg_32bit_5.Reg_1bit_3.inverter_2
| device Reg_32bit_5.Reg_1bit_3.nmos_1 730 230
n inR1[6] Reg_32bit_5.Reg_1bit_3.net_2 out1[3] 24 100
| device Reg_32bit_5.Reg_1bit_3.nmos_2 730 360
n inR2[6] Reg_32bit_5.Reg_1bit_3.net_2 out2[3] 24 100
| end Reg_32bit_5.Reg_1bit_3
| begin Reg_32bit_5.Reg_1bit_4 510 620
| begin Reg_32bit_5.Reg_1bit_4.inverter 560 210
| device Reg_32bit_5.Reg_1bit_4.inverter.nmos 550 360
n Reg_32bit_5.Reg_1bit_4.net_2 gnd Reg_32bit_5.Reg_1bit_4.net_1 24 100
| device Reg_32bit_5.Reg_1bit_4.inverter.pmos 550 200
p Reg_32bit_5.Reg_1bit_4.net_2 vdd Reg_32bit_5.Reg_1bit_4.net_1 24 200
| end Reg_32bit_5.Reg_1bit_4.inverter
| device Reg_32bit_5.Reg_1bit_4.nmos.1 390 260
n w[6] Reg_32bit_5.Reg_1bit_4.net_3 Reg_32bit_5.Reg_1bit_4.net_1 24 100
| device Reg_32bit_5.Reg_1bit_4.nmos.2 390 260
n w[6] Reg_32bit_5.Reg_1bit_4.net_3 Reg_32bit_5.Reg_1bit_4.net_1 24 100
| device Reg_32bit_5.Reg_1bit_4.nmos.3 390 260
n w[6] Reg_32bit_5.Reg_1bit_4.net_3 Reg_32bit_5.Reg_1bit_4.net_1 24 100
| device Reg_32bit_5.Reg_1bit_4.nmos.4 390 260
n w[6] Reg_32bit_5.Reg_1bit_4.net_3 Reg_32bit_5.Reg_1bit_4.net_1 24 100
| begin Reg_32bit_5.Reg_1bit_4.inverter_1 550 380
| device Reg_32bit_5.Reg_1bit_4.inverter_1.nmos.1 550 360
n Reg_32bit_5.Reg_1bit_4.net_1 gnd Reg_32bit_5.Reg_1bit_4.net_2 24 100
| device Reg_32bit_5.Reg_1bit_4.inverter_1.nmos.2 550 360
n Reg_32bit_5.Reg_1bit_4.net_1 gnd Reg_32bit_5.Reg_1bit_4.net_2 24 100
| device Reg_32bit_5.Reg_1bit_4.inverter_1.nmos.3 550 360
n Reg_32bit_5.Reg_1bit_4.net_1 gnd Reg_32bit_5.Reg_1bit_4.net_2 24 100
| device Reg_32bit_5.Reg_1bit_4.inverter_1.nmos.4 550 360
n Reg_32bit_5.Reg_1bit_4.net_1 gnd Reg_32bit_5.Reg_1bit_4.net_2 24 100
| device Reg_32bit_5.Reg_1bit_4.inverter_1.pmos.1 550 200
p Reg_32bit_5.Reg_1bit_4.net_1 vdd Reg_32bit_5.Reg_1bit_4.net_2 24 200
| device Reg_32bit_5.Reg_1bit_4.inverter_1.pmos.2 550 200
p Reg_32bit_5.Reg_1bit_4.net_1 vdd Reg_32bit_5.Reg_1bit_4.net_2 24 200
| device Reg_32bit_5.Reg_1bit_4.inverter_1.pmos.3 550 200
p Reg_32bit_5.Reg_1bit_4.net_1 vdd Reg_32bit_5.Reg_1bit_4.net_2 24 200
| device Reg_32bit_5.Reg_1bit_4.inverter_1.pmos.4 550 200
p Reg_32bit_5.Reg_1bit_4.net_1 vdd Reg_32bit_5.Reg_1bit_4.net_2 24 200
| end Reg_32bit_5.Reg_1bit_4.inverter_1
| begin Reg_32bit_5.Reg_1bit_4.inverter_2 290 260
| device Reg_32bit_5.Reg_1bit_4.inverter_2.nmos.1 550 360
n data[4] gnd Reg_32bit_5.Reg_1bit_4.net_3 24 100
| device Reg_32bit_5.Reg_1bit_4.inverter_2.nmos.2 550 360
n data[4] gnd Reg_32bit_5.Reg_1bit_4.net_3 24 100
| device Reg_32bit_5.Reg_1bit_4.inverter_2.nmos.3 550 360
n data[4] gnd Reg_32bit_5.Reg_1bit_4.net_3 24 100
| device Reg_32bit_5.Reg_1bit_4.inverter_2.nmos.4 550 360
n data[4] gnd Reg_32bit_5.Reg_1bit_4.net_3 24 100
| device Reg_32bit_5.Reg_1bit_4.inverter_2.pmos.1 550 200
p data[4] vdd Reg_32bit_5.Reg_1bit_4.net_3 24 200
| device Reg_32bit_5.Reg_1bit_4.inverter_2.pmos.2 550 200
p data[4] vdd Reg_32bit_5.Reg_1bit_4.net_3 24 200
| device Reg_32bit_5.Reg_1bit_4.inverter_2.pmos.3 550 200
p data[4] vdd Reg_32bit_5.Reg_1bit_4.net_3 24 200
| device Reg_32bit_5.Reg_1bit_4.inverter_2.pmos.4 550 200
p data[4] vdd Reg_32bit_5.Reg_1bit_4.net_3 24 200
| end Reg_32bit_5.Reg_1bit_4.inverter_2
| device Reg_32bit_5.Reg_1bit_4.nmos_1 730 230
n inR1[6] Reg_32bit_5.Reg_1bit_4.net_2 out1[4] 24 100
| device Reg_32bit_5.Reg_1bit_4.nmos_2 730 360
n inR2[6] Reg_32bit_5.Reg_1bit_4.net_2 out2[4] 24 100
| end Reg_32bit_5.Reg_1bit_4
| begin Reg_32bit_5.Reg_1bit_5 510 750
| begin Reg_32bit_5.Reg_1bit_5.inverter 560 210
| device Reg_32bit_5.Reg_1bit_5.inverter.nmos 550 360
n Reg_32bit_5.Reg_1bit_5.net_2 gnd Reg_32bit_5.Reg_1bit_5.net_1 24 100
| device Reg_32bit_5.Reg_1bit_5.inverter.pmos 550 200
p Reg_32bit_5.Reg_1bit_5.net_2 vdd Reg_32bit_5.Reg_1bit_5.net_1 24 200
| end Reg_32bit_5.Reg_1bit_5.inverter
| device Reg_32bit_5.Reg_1bit_5.nmos.1 390 260
n w[6] Reg_32bit_5.Reg_1bit_5.net_3 Reg_32bit_5.Reg_1bit_5.net_1 24 100
| device Reg_32bit_5.Reg_1bit_5.nmos.2 390 260
n w[6] Reg_32bit_5.Reg_1bit_5.net_3 Reg_32bit_5.Reg_1bit_5.net_1 24 100
| device Reg_32bit_5.Reg_1bit_5.nmos.3 390 260
n w[6] Reg_32bit_5.Reg_1bit_5.net_3 Reg_32bit_5.Reg_1bit_5.net_1 24 100
| device Reg_32bit_5.Reg_1bit_5.nmos.4 390 260
n w[6] Reg_32bit_5.Reg_1bit_5.net_3 Reg_32bit_5.Reg_1bit_5.net_1 24 100
| begin Reg_32bit_5.Reg_1bit_5.inverter_1 550 380
| device Reg_32bit_5.Reg_1bit_5.inverter_1.nmos.1 550 360
n Reg_32bit_5.Reg_1bit_5.net_1 gnd Reg_32bit_5.Reg_1bit_5.net_2 24 100
| device Reg_32bit_5.Reg_1bit_5.inverter_1.nmos.2 550 360
n Reg_32bit_5.Reg_1bit_5.net_1 gnd Reg_32bit_5.Reg_1bit_5.net_2 24 100
| device Reg_32bit_5.Reg_1bit_5.inverter_1.nmos.3 550 360
n Reg_32bit_5.Reg_1bit_5.net_1 gnd Reg_32bit_5.Reg_1bit_5.net_2 24 100
| device Reg_32bit_5.Reg_1bit_5.inverter_1.nmos.4 550 360
n Reg_32bit_5.Reg_1bit_5.net_1 gnd Reg_32bit_5.Reg_1bit_5.net_2 24 100
| device Reg_32bit_5.Reg_1bit_5.inverter_1.pmos.1 550 200
p Reg_32bit_5.Reg_1bit_5.net_1 vdd Reg_32bit_5.Reg_1bit_5.net_2 24 200
| device Reg_32bit_5.Reg_1bit_5.inverter_1.pmos.2 550 200
p Reg_32bit_5.Reg_1bit_5.net_1 vdd Reg_32bit_5.Reg_1bit_5.net_2 24 200
| device Reg_32bit_5.Reg_1bit_5.inverter_1.pmos.3 550 200
p Reg_32bit_5.Reg_1bit_5.net_1 vdd Reg_32bit_5.Reg_1bit_5.net_2 24 200
| device Reg_32bit_5.Reg_1bit_5.inverter_1.pmos.4 550 200
p Reg_32bit_5.Reg_1bit_5.net_1 vdd Reg_32bit_5.Reg_1bit_5.net_2 24 200
| end Reg_32bit_5.Reg_1bit_5.inverter_1
| begin Reg_32bit_5.Reg_1bit_5.inverter_2 290 260
| device Reg_32bit_5.Reg_1bit_5.inverter_2.nmos.1 550 360
n data[5] gnd Reg_32bit_5.Reg_1bit_5.net_3 24 100
| device Reg_32bit_5.Reg_1bit_5.inverter_2.nmos.2 550 360
n data[5] gnd Reg_32bit_5.Reg_1bit_5.net_3 24 100
| device Reg_32bit_5.Reg_1bit_5.inverter_2.nmos.3 550 360
n data[5] gnd Reg_32bit_5.Reg_1bit_5.net_3 24 100
| device Reg_32bit_5.Reg_1bit_5.inverter_2.nmos.4 550 360
n data[5] gnd Reg_32bit_5.Reg_1bit_5.net_3 24 100
| device Reg_32bit_5.Reg_1bit_5.inverter_2.pmos.1 550 200
p data[5] vdd Reg_32bit_5.Reg_1bit_5.net_3 24 200
| device Reg_32bit_5.Reg_1bit_5.inverter_2.pmos.2 550 200
p data[5] vdd Reg_32bit_5.Reg_1bit_5.net_3 24 200
| device Reg_32bit_5.Reg_1bit_5.inverter_2.pmos.3 550 200
p data[5] vdd Reg_32bit_5.Reg_1bit_5.net_3 24 200
| device Reg_32bit_5.Reg_1bit_5.inverter_2.pmos.4 550 200
p data[5] vdd Reg_32bit_5.Reg_1bit_5.net_3 24 200
| end Reg_32bit_5.Reg_1bit_5.inverter_2
| device Reg_32bit_5.Reg_1bit_5.nmos_1 730 230
n inR1[6] Reg_32bit_5.Reg_1bit_5.net_2 out1[5] 24 100
| device Reg_32bit_5.Reg_1bit_5.nmos_2 730 360
n inR2[6] Reg_32bit_5.Reg_1bit_5.net_2 out2[5] 24 100
| end Reg_32bit_5.Reg_1bit_5
| begin Reg_32bit_5.Reg_1bit_6 510 880
| begin Reg_32bit_5.Reg_1bit_6.inverter 560 210
| device Reg_32bit_5.Reg_1bit_6.inverter.nmos 550 360
n Reg_32bit_5.Reg_1bit_6.net_2 gnd Reg_32bit_5.Reg_1bit_6.net_1 24 100
| device Reg_32bit_5.Reg_1bit_6.inverter.pmos 550 200
p Reg_32bit_5.Reg_1bit_6.net_2 vdd Reg_32bit_5.Reg_1bit_6.net_1 24 200
| end Reg_32bit_5.Reg_1bit_6.inverter
| device Reg_32bit_5.Reg_1bit_6.nmos.1 390 260
n w[6] Reg_32bit_5.Reg_1bit_6.net_3 Reg_32bit_5.Reg_1bit_6.net_1 24 100
| device Reg_32bit_5.Reg_1bit_6.nmos.2 390 260
n w[6] Reg_32bit_5.Reg_1bit_6.net_3 Reg_32bit_5.Reg_1bit_6.net_1 24 100
| device Reg_32bit_5.Reg_1bit_6.nmos.3 390 260
n w[6] Reg_32bit_5.Reg_1bit_6.net_3 Reg_32bit_5.Reg_1bit_6.net_1 24 100
| device Reg_32bit_5.Reg_1bit_6.nmos.4 390 260
n w[6] Reg_32bit_5.Reg_1bit_6.net_3 Reg_32bit_5.Reg_1bit_6.net_1 24 100
| begin Reg_32bit_5.Reg_1bit_6.inverter_1 550 380
| device Reg_32bit_5.Reg_1bit_6.inverter_1.nmos.1 550 360
n Reg_32bit_5.Reg_1bit_6.net_1 gnd Reg_32bit_5.Reg_1bit_6.net_2 24 100
| device Reg_32bit_5.Reg_1bit_6.inverter_1.nmos.2 550 360
n Reg_32bit_5.Reg_1bit_6.net_1 gnd Reg_32bit_5.Reg_1bit_6.net_2 24 100
| device Reg_32bit_5.Reg_1bit_6.inverter_1.nmos.3 550 360
n Reg_32bit_5.Reg_1bit_6.net_1 gnd Reg_32bit_5.Reg_1bit_6.net_2 24 100
| device Reg_32bit_5.Reg_1bit_6.inverter_1.nmos.4 550 360
n Reg_32bit_5.Reg_1bit_6.net_1 gnd Reg_32bit_5.Reg_1bit_6.net_2 24 100
| device Reg_32bit_5.Reg_1bit_6.inverter_1.pmos.1 550 200
p Reg_32bit_5.Reg_1bit_6.net_1 vdd Reg_32bit_5.Reg_1bit_6.net_2 24 200
| device Reg_32bit_5.Reg_1bit_6.inverter_1.pmos.2 550 200
p Reg_32bit_5.Reg_1bit_6.net_1 vdd Reg_32bit_5.Reg_1bit_6.net_2 24 200
| device Reg_32bit_5.Reg_1bit_6.inverter_1.pmos.3 550 200
p Reg_32bit_5.Reg_1bit_6.net_1 vdd Reg_32bit_5.Reg_1bit_6.net_2 24 200
| device Reg_32bit_5.Reg_1bit_6.inverter_1.pmos.4 550 200
p Reg_32bit_5.Reg_1bit_6.net_1 vdd Reg_32bit_5.Reg_1bit_6.net_2 24 200
| end Reg_32bit_5.Reg_1bit_6.inverter_1
| begin Reg_32bit_5.Reg_1bit_6.inverter_2 290 260
| device Reg_32bit_5.Reg_1bit_6.inverter_2.nmos.1 550 360
n data[6] gnd Reg_32bit_5.Reg_1bit_6.net_3 24 100
| device Reg_32bit_5.Reg_1bit_6.inverter_2.nmos.2 550 360
n data[6] gnd Reg_32bit_5.Reg_1bit_6.net_3 24 100
| device Reg_32bit_5.Reg_1bit_6.inverter_2.nmos.3 550 360
n data[6] gnd Reg_32bit_5.Reg_1bit_6.net_3 24 100
| device Reg_32bit_5.Reg_1bit_6.inverter_2.nmos.4 550 360
n data[6] gnd Reg_32bit_5.Reg_1bit_6.net_3 24 100
| device Reg_32bit_5.Reg_1bit_6.inverter_2.pmos.1 550 200
p data[6] vdd Reg_32bit_5.Reg_1bit_6.net_3 24 200
| device Reg_32bit_5.Reg_1bit_6.inverter_2.pmos.2 550 200
p data[6] vdd Reg_32bit_5.Reg_1bit_6.net_3 24 200
| device Reg_32bit_5.Reg_1bit_6.inverter_2.pmos.3 550 200
p data[6] vdd Reg_32bit_5.Reg_1bit_6.net_3 24 200
| device Reg_32bit_5.Reg_1bit_6.inverter_2.pmos.4 550 200
p data[6] vdd Reg_32bit_5.Reg_1bit_6.net_3 24 200
| end Reg_32bit_5.Reg_1bit_6.inverter_2
| device Reg_32bit_5.Reg_1bit_6.nmos_1 730 230
n inR1[6] Reg_32bit_5.Reg_1bit_6.net_2 out1[6] 24 100
| device Reg_32bit_5.Reg_1bit_6.nmos_2 730 360
n inR2[6] Reg_32bit_5.Reg_1bit_6.net_2 out2[6] 24 100
| end Reg_32bit_5.Reg_1bit_6
| begin Reg_32bit_5.Reg_1bit_7 510 1010
| begin Reg_32bit_5.Reg_1bit_7.inverter 560 210
| device Reg_32bit_5.Reg_1bit_7.inverter.nmos 550 360
n Reg_32bit_5.Reg_1bit_7.net_2 gnd Reg_32bit_5.Reg_1bit_7.net_1 24 100
| device Reg_32bit_5.Reg_1bit_7.inverter.pmos 550 200
p Reg_32bit_5.Reg_1bit_7.net_2 vdd Reg_32bit_5.Reg_1bit_7.net_1 24 200
| end Reg_32bit_5.Reg_1bit_7.inverter
| device Reg_32bit_5.Reg_1bit_7.nmos.1 390 260
n w[6] Reg_32bit_5.Reg_1bit_7.net_3 Reg_32bit_5.Reg_1bit_7.net_1 24 100
| device Reg_32bit_5.Reg_1bit_7.nmos.2 390 260
n w[6] Reg_32bit_5.Reg_1bit_7.net_3 Reg_32bit_5.Reg_1bit_7.net_1 24 100
| device Reg_32bit_5.Reg_1bit_7.nmos.3 390 260
n w[6] Reg_32bit_5.Reg_1bit_7.net_3 Reg_32bit_5.Reg_1bit_7.net_1 24 100
| device Reg_32bit_5.Reg_1bit_7.nmos.4 390 260
n w[6] Reg_32bit_5.Reg_1bit_7.net_3 Reg_32bit_5.Reg_1bit_7.net_1 24 100
| begin Reg_32bit_5.Reg_1bit_7.inverter_1 550 380
| device Reg_32bit_5.Reg_1bit_7.inverter_1.nmos.1 550 360
n Reg_32bit_5.Reg_1bit_7.net_1 gnd Reg_32bit_5.Reg_1bit_7.net_2 24 100
| device Reg_32bit_5.Reg_1bit_7.inverter_1.nmos.2 550 360
n Reg_32bit_5.Reg_1bit_7.net_1 gnd Reg_32bit_5.Reg_1bit_7.net_2 24 100
| device Reg_32bit_5.Reg_1bit_7.inverter_1.nmos.3 550 360
n Reg_32bit_5.Reg_1bit_7.net_1 gnd Reg_32bit_5.Reg_1bit_7.net_2 24 100
| device Reg_32bit_5.Reg_1bit_7.inverter_1.nmos.4 550 360
n Reg_32bit_5.Reg_1bit_7.net_1 gnd Reg_32bit_5.Reg_1bit_7.net_2 24 100
| device Reg_32bit_5.Reg_1bit_7.inverter_1.pmos.1 550 200
p Reg_32bit_5.Reg_1bit_7.net_1 vdd Reg_32bit_5.Reg_1bit_7.net_2 24 200
| device Reg_32bit_5.Reg_1bit_7.inverter_1.pmos.2 550 200
p Reg_32bit_5.Reg_1bit_7.net_1 vdd Reg_32bit_5.Reg_1bit_7.net_2 24 200
| device Reg_32bit_5.Reg_1bit_7.inverter_1.pmos.3 550 200
p Reg_32bit_5.Reg_1bit_7.net_1 vdd Reg_32bit_5.Reg_1bit_7.net_2 24 200
| device Reg_32bit_5.Reg_1bit_7.inverter_1.pmos.4 550 200
p Reg_32bit_5.Reg_1bit_7.net_1 vdd Reg_32bit_5.Reg_1bit_7.net_2 24 200
| end Reg_32bit_5.Reg_1bit_7.inverter_1
| begin Reg_32bit_5.Reg_1bit_7.inverter_2 290 260
| device Reg_32bit_5.Reg_1bit_7.inverter_2.nmos.1 550 360
n data[7] gnd Reg_32bit_5.Reg_1bit_7.net_3 24 100
| device Reg_32bit_5.Reg_1bit_7.inverter_2.nmos.2 550 360
n data[7] gnd Reg_32bit_5.Reg_1bit_7.net_3 24 100
| device Reg_32bit_5.Reg_1bit_7.inverter_2.nmos.3 550 360
n data[7] gnd Reg_32bit_5.Reg_1bit_7.net_3 24 100
| device Reg_32bit_5.Reg_1bit_7.inverter_2.nmos.4 550 360
n data[7] gnd Reg_32bit_5.Reg_1bit_7.net_3 24 100
| device Reg_32bit_5.Reg_1bit_7.inverter_2.pmos.1 550 200
p data[7] vdd Reg_32bit_5.Reg_1bit_7.net_3 24 200
| device Reg_32bit_5.Reg_1bit_7.inverter_2.pmos.2 550 200
p data[7] vdd Reg_32bit_5.Reg_1bit_7.net_3 24 200
| device Reg_32bit_5.Reg_1bit_7.inverter_2.pmos.3 550 200
p data[7] vdd Reg_32bit_5.Reg_1bit_7.net_3 24 200
| device Reg_32bit_5.Reg_1bit_7.inverter_2.pmos.4 550 200
p data[7] vdd Reg_32bit_5.Reg_1bit_7.net_3 24 200
| end Reg_32bit_5.Reg_1bit_7.inverter_2
| device Reg_32bit_5.Reg_1bit_7.nmos_1 730 230
n inR1[6] Reg_32bit_5.Reg_1bit_7.net_2 out1[7] 24 100
| device Reg_32bit_5.Reg_1bit_7.nmos_2 730 360
n inR2[6] Reg_32bit_5.Reg_1bit_7.net_2 out2[7] 24 100
| end Reg_32bit_5.Reg_1bit_7
| begin Reg_32bit_5.Reg_1bit_8 510 1150
| begin Reg_32bit_5.Reg_1bit_8.inverter 560 210
| device Reg_32bit_5.Reg_1bit_8.inverter.nmos 550 360
n Reg_32bit_5.Reg_1bit_8.net_2 gnd Reg_32bit_5.Reg_1bit_8.net_1 24 100
| device Reg_32bit_5.Reg_1bit_8.inverter.pmos 550 200
p Reg_32bit_5.Reg_1bit_8.net_2 vdd Reg_32bit_5.Reg_1bit_8.net_1 24 200
| end Reg_32bit_5.Reg_1bit_8.inverter
| device Reg_32bit_5.Reg_1bit_8.nmos.1 390 260
n w[6] Reg_32bit_5.Reg_1bit_8.net_3 Reg_32bit_5.Reg_1bit_8.net_1 24 100
| device Reg_32bit_5.Reg_1bit_8.nmos.2 390 260
n w[6] Reg_32bit_5.Reg_1bit_8.net_3 Reg_32bit_5.Reg_1bit_8.net_1 24 100
| device Reg_32bit_5.Reg_1bit_8.nmos.3 390 260
n w[6] Reg_32bit_5.Reg_1bit_8.net_3 Reg_32bit_5.Reg_1bit_8.net_1 24 100
| device Reg_32bit_5.Reg_1bit_8.nmos.4 390 260
n w[6] Reg_32bit_5.Reg_1bit_8.net_3 Reg_32bit_5.Reg_1bit_8.net_1 24 100
| begin Reg_32bit_5.Reg_1bit_8.inverter_1 550 380
| device Reg_32bit_5.Reg_1bit_8.inverter_1.nmos.1 550 360
n Reg_32bit_5.Reg_1bit_8.net_1 gnd Reg_32bit_5.Reg_1bit_8.net_2 24 100
| device Reg_32bit_5.Reg_1bit_8.inverter_1.nmos.2 550 360
n Reg_32bit_5.Reg_1bit_8.net_1 gnd Reg_32bit_5.Reg_1bit_8.net_2 24 100
| device Reg_32bit_5.Reg_1bit_8.inverter_1.nmos.3 550 360
n Reg_32bit_5.Reg_1bit_8.net_1 gnd Reg_32bit_5.Reg_1bit_8.net_2 24 100
| device Reg_32bit_5.Reg_1bit_8.inverter_1.nmos.4 550 360
n Reg_32bit_5.Reg_1bit_8.net_1 gnd Reg_32bit_5.Reg_1bit_8.net_2 24 100
| device Reg_32bit_5.Reg_1bit_8.inverter_1.pmos.1 550 200
p Reg_32bit_5.Reg_1bit_8.net_1 vdd Reg_32bit_5.Reg_1bit_8.net_2 24 200
| device Reg_32bit_5.Reg_1bit_8.inverter_1.pmos.2 550 200
p Reg_32bit_5.Reg_1bit_8.net_1 vdd Reg_32bit_5.Reg_1bit_8.net_2 24 200
| device Reg_32bit_5.Reg_1bit_8.inverter_1.pmos.3 550 200
p Reg_32bit_5.Reg_1bit_8.net_1 vdd Reg_32bit_5.Reg_1bit_8.net_2 24 200
| device Reg_32bit_5.Reg_1bit_8.inverter_1.pmos.4 550 200
p Reg_32bit_5.Reg_1bit_8.net_1 vdd Reg_32bit_5.Reg_1bit_8.net_2 24 200
| end Reg_32bit_5.Reg_1bit_8.inverter_1
| begin Reg_32bit_5.Reg_1bit_8.inverter_2 290 260
| device Reg_32bit_5.Reg_1bit_8.inverter_2.nmos.1 550 360
n data[8] gnd Reg_32bit_5.Reg_1bit_8.net_3 24 100
| device Reg_32bit_5.Reg_1bit_8.inverter_2.nmos.2 550 360
n data[8] gnd Reg_32bit_5.Reg_1bit_8.net_3 24 100
| device Reg_32bit_5.Reg_1bit_8.inverter_2.nmos.3 550 360
n data[8] gnd Reg_32bit_5.Reg_1bit_8.net_3 24 100
| device Reg_32bit_5.Reg_1bit_8.inverter_2.nmos.4 550 360
n data[8] gnd Reg_32bit_5.Reg_1bit_8.net_3 24 100
| device Reg_32bit_5.Reg_1bit_8.inverter_2.pmos.1 550 200
p data[8] vdd Reg_32bit_5.Reg_1bit_8.net_3 24 200
| device Reg_32bit_5.Reg_1bit_8.inverter_2.pmos.2 550 200
p data[8] vdd Reg_32bit_5.Reg_1bit_8.net_3 24 200
| device Reg_32bit_5.Reg_1bit_8.inverter_2.pmos.3 550 200
p data[8] vdd Reg_32bit_5.Reg_1bit_8.net_3 24 200
| device Reg_32bit_5.Reg_1bit_8.inverter_2.pmos.4 550 200
p data[8] vdd Reg_32bit_5.Reg_1bit_8.net_3 24 200
| end Reg_32bit_5.Reg_1bit_8.inverter_2
| device Reg_32bit_5.Reg_1bit_8.nmos_1 730 230
n inR1[6] Reg_32bit_5.Reg_1bit_8.net_2 out1[8] 24 100
| device Reg_32bit_5.Reg_1bit_8.nmos_2 730 360
n inR2[6] Reg_32bit_5.Reg_1bit_8.net_2 out2[8] 24 100
| end Reg_32bit_5.Reg_1bit_8
| begin Reg_32bit_5.Reg_1bit_9 510 1280
| begin Reg_32bit_5.Reg_1bit_9.inverter 560 210
| device Reg_32bit_5.Reg_1bit_9.inverter.nmos 550 360
n Reg_32bit_5.Reg_1bit_9.net_2 gnd Reg_32bit_5.Reg_1bit_9.net_1 24 100
| device Reg_32bit_5.Reg_1bit_9.inverter.pmos 550 200
p Reg_32bit_5.Reg_1bit_9.net_2 vdd Reg_32bit_5.Reg_1bit_9.net_1 24 200
| end Reg_32bit_5.Reg_1bit_9.inverter
| device Reg_32bit_5.Reg_1bit_9.nmos.1 390 260
n w[6] Reg_32bit_5.Reg_1bit_9.net_3 Reg_32bit_5.Reg_1bit_9.net_1 24 100
| device Reg_32bit_5.Reg_1bit_9.nmos.2 390 260
n w[6] Reg_32bit_5.Reg_1bit_9.net_3 Reg_32bit_5.Reg_1bit_9.net_1 24 100
| device Reg_32bit_5.Reg_1bit_9.nmos.3 390 260
n w[6] Reg_32bit_5.Reg_1bit_9.net_3 Reg_32bit_5.Reg_1bit_9.net_1 24 100
| device Reg_32bit_5.Reg_1bit_9.nmos.4 390 260
n w[6] Reg_32bit_5.Reg_1bit_9.net_3 Reg_32bit_5.Reg_1bit_9.net_1 24 100
| begin Reg_32bit_5.Reg_1bit_9.inverter_1 550 380
| device Reg_32bit_5.Reg_1bit_9.inverter_1.nmos.1 550 360
n Reg_32bit_5.Reg_1bit_9.net_1 gnd Reg_32bit_5.Reg_1bit_9.net_2 24 100
| device Reg_32bit_5.Reg_1bit_9.inverter_1.nmos.2 550 360
n Reg_32bit_5.Reg_1bit_9.net_1 gnd Reg_32bit_5.Reg_1bit_9.net_2 24 100
| device Reg_32bit_5.Reg_1bit_9.inverter_1.nmos.3 550 360
n Reg_32bit_5.Reg_1bit_9.net_1 gnd Reg_32bit_5.Reg_1bit_9.net_2 24 100
| device Reg_32bit_5.Reg_1bit_9.inverter_1.nmos.4 550 360
n Reg_32bit_5.Reg_1bit_9.net_1 gnd Reg_32bit_5.Reg_1bit_9.net_2 24 100
| device Reg_32bit_5.Reg_1bit_9.inverter_1.pmos.1 550 200
p Reg_32bit_5.Reg_1bit_9.net_1 vdd Reg_32bit_5.Reg_1bit_9.net_2 24 200
| device Reg_32bit_5.Reg_1bit_9.inverter_1.pmos.2 550 200
p Reg_32bit_5.Reg_1bit_9.net_1 vdd Reg_32bit_5.Reg_1bit_9.net_2 24 200
| device Reg_32bit_5.Reg_1bit_9.inverter_1.pmos.3 550 200
p Reg_32bit_5.Reg_1bit_9.net_1 vdd Reg_32bit_5.Reg_1bit_9.net_2 24 200
| device Reg_32bit_5.Reg_1bit_9.inverter_1.pmos.4 550 200
p Reg_32bit_5.Reg_1bit_9.net_1 vdd Reg_32bit_5.Reg_1bit_9.net_2 24 200
| end Reg_32bit_5.Reg_1bit_9.inverter_1
| begin Reg_32bit_5.Reg_1bit_9.inverter_2 290 260
| device Reg_32bit_5.Reg_1bit_9.inverter_2.nmos.1 550 360
n data[9] gnd Reg_32bit_5.Reg_1bit_9.net_3 24 100
| device Reg_32bit_5.Reg_1bit_9.inverter_2.nmos.2 550 360
n data[9] gnd Reg_32bit_5.Reg_1bit_9.net_3 24 100
| device Reg_32bit_5.Reg_1bit_9.inverter_2.nmos.3 550 360
n data[9] gnd Reg_32bit_5.Reg_1bit_9.net_3 24 100
| device Reg_32bit_5.Reg_1bit_9.inverter_2.nmos.4 550 360
n data[9] gnd Reg_32bit_5.Reg_1bit_9.net_3 24 100
| device Reg_32bit_5.Reg_1bit_9.inverter_2.pmos.1 550 200
p data[9] vdd Reg_32bit_5.Reg_1bit_9.net_3 24 200
| device Reg_32bit_5.Reg_1bit_9.inverter_2.pmos.2 550 200
p data[9] vdd Reg_32bit_5.Reg_1bit_9.net_3 24 200
| device Reg_32bit_5.Reg_1bit_9.inverter_2.pmos.3 550 200
p data[9] vdd Reg_32bit_5.Reg_1bit_9.net_3 24 200
| device Reg_32bit_5.Reg_1bit_9.inverter_2.pmos.4 550 200
p data[9] vdd Reg_32bit_5.Reg_1bit_9.net_3 24 200
| end Reg_32bit_5.Reg_1bit_9.inverter_2
| device Reg_32bit_5.Reg_1bit_9.nmos_1 730 230
n inR1[6] Reg_32bit_5.Reg_1bit_9.net_2 out1[9] 24 100
| device Reg_32bit_5.Reg_1bit_9.nmos_2 730 360
n inR2[6] Reg_32bit_5.Reg_1bit_9.net_2 out2[9] 24 100
| end Reg_32bit_5.Reg_1bit_9
| begin Reg_32bit_5.Reg_1bit_10 510 1410
| begin Reg_32bit_5.Reg_1bit_10.inverter 560 210
| device Reg_32bit_5.Reg_1bit_10.inverter.nmos 550 360
n Reg_32bit_5.Reg_1bit_10.net_2 gnd Reg_32bit_5.Reg_1bit_10.net_1 24 100
| device Reg_32bit_5.Reg_1bit_10.inverter.pmos 550 200
p Reg_32bit_5.Reg_1bit_10.net_2 vdd Reg_32bit_5.Reg_1bit_10.net_1 24 200
| end Reg_32bit_5.Reg_1bit_10.inverter
| device Reg_32bit_5.Reg_1bit_10.nmos.1 390 260
n w[6] Reg_32bit_5.Reg_1bit_10.net_3 Reg_32bit_5.Reg_1bit_10.net_1 24 100
| device Reg_32bit_5.Reg_1bit_10.nmos.2 390 260
n w[6] Reg_32bit_5.Reg_1bit_10.net_3 Reg_32bit_5.Reg_1bit_10.net_1 24 100
| device Reg_32bit_5.Reg_1bit_10.nmos.3 390 260
n w[6] Reg_32bit_5.Reg_1bit_10.net_3 Reg_32bit_5.Reg_1bit_10.net_1 24 100
| device Reg_32bit_5.Reg_1bit_10.nmos.4 390 260
n w[6] Reg_32bit_5.Reg_1bit_10.net_3 Reg_32bit_5.Reg_1bit_10.net_1 24 100
| begin Reg_32bit_5.Reg_1bit_10.inverter_1 550 380
| device Reg_32bit_5.Reg_1bit_10.inverter_1.nmos.1 550 360
n Reg_32bit_5.Reg_1bit_10.net_1 gnd Reg_32bit_5.Reg_1bit_10.net_2 24 100
| device Reg_32bit_5.Reg_1bit_10.inverter_1.nmos.2 550 360
n Reg_32bit_5.Reg_1bit_10.net_1 gnd Reg_32bit_5.Reg_1bit_10.net_2 24 100
| device Reg_32bit_5.Reg_1bit_10.inverter_1.nmos.3 550 360
n Reg_32bit_5.Reg_1bit_10.net_1 gnd Reg_32bit_5.Reg_1bit_10.net_2 24 100
| device Reg_32bit_5.Reg_1bit_10.inverter_1.nmos.4 550 360
n Reg_32bit_5.Reg_1bit_10.net_1 gnd Reg_32bit_5.Reg_1bit_10.net_2 24 100
| device Reg_32bit_5.Reg_1bit_10.inverter_1.pmos.1 550 200
p Reg_32bit_5.Reg_1bit_10.net_1 vdd Reg_32bit_5.Reg_1bit_10.net_2 24 200
| device Reg_32bit_5.Reg_1bit_10.inverter_1.pmos.2 550 200
p Reg_32bit_5.Reg_1bit_10.net_1 vdd Reg_32bit_5.Reg_1bit_10.net_2 24 200
| device Reg_32bit_5.Reg_1bit_10.inverter_1.pmos.3 550 200
p Reg_32bit_5.Reg_1bit_10.net_1 vdd Reg_32bit_5.Reg_1bit_10.net_2 24 200
| device Reg_32bit_5.Reg_1bit_10.inverter_1.pmos.4 550 200
p Reg_32bit_5.Reg_1bit_10.net_1 vdd Reg_32bit_5.Reg_1bit_10.net_2 24 200
| end Reg_32bit_5.Reg_1bit_10.inverter_1
| begin Reg_32bit_5.Reg_1bit_10.inverter_2 290 260
| device Reg_32bit_5.Reg_1bit_10.inverter_2.nmos.1 550 360
n data[10] gnd Reg_32bit_5.Reg_1bit_10.net_3 24 100
| device Reg_32bit_5.Reg_1bit_10.inverter_2.nmos.2 550 360
n data[10] gnd Reg_32bit_5.Reg_1bit_10.net_3 24 100
| device Reg_32bit_5.Reg_1bit_10.inverter_2.nmos.3 550 360
n data[10] gnd Reg_32bit_5.Reg_1bit_10.net_3 24 100
| device Reg_32bit_5.Reg_1bit_10.inverter_2.nmos.4 550 360
n data[10] gnd Reg_32bit_5.Reg_1bit_10.net_3 24 100
| device Reg_32bit_5.Reg_1bit_10.inverter_2.pmos.1 550 200
p data[10] vdd Reg_32bit_5.Reg_1bit_10.net_3 24 200
| device Reg_32bit_5.Reg_1bit_10.inverter_2.pmos.2 550 200
p data[10] vdd Reg_32bit_5.Reg_1bit_10.net_3 24 200
| device Reg_32bit_5.Reg_1bit_10.inverter_2.pmos.3 550 200
p data[10] vdd Reg_32bit_5.Reg_1bit_10.net_3 24 200
| device Reg_32bit_5.Reg_1bit_10.inverter_2.pmos.4 550 200
p data[10] vdd Reg_32bit_5.Reg_1bit_10.net_3 24 200
| end Reg_32bit_5.Reg_1bit_10.inverter_2
| device Reg_32bit_5.Reg_1bit_10.nmos_1 730 230
n inR1[6] Reg_32bit_5.Reg_1bit_10.net_2 out1[10] 24 100
| device Reg_32bit_5.Reg_1bit_10.nmos_2 730 360
n inR2[6] Reg_32bit_5.Reg_1bit_10.net_2 out2[10] 24 100
| end Reg_32bit_5.Reg_1bit_10
| begin Reg_32bit_5.Reg_1bit_11 510 1540
| begin Reg_32bit_5.Reg_1bit_11.inverter 560 210
| device Reg_32bit_5.Reg_1bit_11.inverter.nmos 550 360
n Reg_32bit_5.Reg_1bit_11.net_2 gnd Reg_32bit_5.Reg_1bit_11.net_1 24 100
| device Reg_32bit_5.Reg_1bit_11.inverter.pmos 550 200
p Reg_32bit_5.Reg_1bit_11.net_2 vdd Reg_32bit_5.Reg_1bit_11.net_1 24 200
| end Reg_32bit_5.Reg_1bit_11.inverter
| device Reg_32bit_5.Reg_1bit_11.nmos.1 390 260
n w[6] Reg_32bit_5.Reg_1bit_11.net_3 Reg_32bit_5.Reg_1bit_11.net_1 24 100
| device Reg_32bit_5.Reg_1bit_11.nmos.2 390 260
n w[6] Reg_32bit_5.Reg_1bit_11.net_3 Reg_32bit_5.Reg_1bit_11.net_1 24 100
| device Reg_32bit_5.Reg_1bit_11.nmos.3 390 260
n w[6] Reg_32bit_5.Reg_1bit_11.net_3 Reg_32bit_5.Reg_1bit_11.net_1 24 100
| device Reg_32bit_5.Reg_1bit_11.nmos.4 390 260
n w[6] Reg_32bit_5.Reg_1bit_11.net_3 Reg_32bit_5.Reg_1bit_11.net_1 24 100
| begin Reg_32bit_5.Reg_1bit_11.inverter_1 550 380
| device Reg_32bit_5.Reg_1bit_11.inverter_1.nmos.1 550 360
n Reg_32bit_5.Reg_1bit_11.net_1 gnd Reg_32bit_5.Reg_1bit_11.net_2 24 100
| device Reg_32bit_5.Reg_1bit_11.inverter_1.nmos.2 550 360
n Reg_32bit_5.Reg_1bit_11.net_1 gnd Reg_32bit_5.Reg_1bit_11.net_2 24 100
| device Reg_32bit_5.Reg_1bit_11.inverter_1.nmos.3 550 360
n Reg_32bit_5.Reg_1bit_11.net_1 gnd Reg_32bit_5.Reg_1bit_11.net_2 24 100
| device Reg_32bit_5.Reg_1bit_11.inverter_1.nmos.4 550 360
n Reg_32bit_5.Reg_1bit_11.net_1 gnd Reg_32bit_5.Reg_1bit_11.net_2 24 100
| device Reg_32bit_5.Reg_1bit_11.inverter_1.pmos.1 550 200
p Reg_32bit_5.Reg_1bit_11.net_1 vdd Reg_32bit_5.Reg_1bit_11.net_2 24 200
| device Reg_32bit_5.Reg_1bit_11.inverter_1.pmos.2 550 200
p Reg_32bit_5.Reg_1bit_11.net_1 vdd Reg_32bit_5.Reg_1bit_11.net_2 24 200
| device Reg_32bit_5.Reg_1bit_11.inverter_1.pmos.3 550 200
p Reg_32bit_5.Reg_1bit_11.net_1 vdd Reg_32bit_5.Reg_1bit_11.net_2 24 200
| device Reg_32bit_5.Reg_1bit_11.inverter_1.pmos.4 550 200
p Reg_32bit_5.Reg_1bit_11.net_1 vdd Reg_32bit_5.Reg_1bit_11.net_2 24 200
| end Reg_32bit_5.Reg_1bit_11.inverter_1
| begin Reg_32bit_5.Reg_1bit_11.inverter_2 290 260
| device Reg_32bit_5.Reg_1bit_11.inverter_2.nmos.1 550 360
n data[11] gnd Reg_32bit_5.Reg_1bit_11.net_3 24 100
| device Reg_32bit_5.Reg_1bit_11.inverter_2.nmos.2 550 360
n data[11] gnd Reg_32bit_5.Reg_1bit_11.net_3 24 100
| device Reg_32bit_5.Reg_1bit_11.inverter_2.nmos.3 550 360
n data[11] gnd Reg_32bit_5.Reg_1bit_11.net_3 24 100
| device Reg_32bit_5.Reg_1bit_11.inverter_2.nmos.4 550 360
n data[11] gnd Reg_32bit_5.Reg_1bit_11.net_3 24 100
| device Reg_32bit_5.Reg_1bit_11.inverter_2.pmos.1 550 200
p data[11] vdd Reg_32bit_5.Reg_1bit_11.net_3 24 200
| device Reg_32bit_5.Reg_1bit_11.inverter_2.pmos.2 550 200
p data[11] vdd Reg_32bit_5.Reg_1bit_11.net_3 24 200
| device Reg_32bit_5.Reg_1bit_11.inverter_2.pmos.3 550 200
p data[11] vdd Reg_32bit_5.Reg_1bit_11.net_3 24 200
| device Reg_32bit_5.Reg_1bit_11.inverter_2.pmos.4 550 200
p data[11] vdd Reg_32bit_5.Reg_1bit_11.net_3 24 200
| end Reg_32bit_5.Reg_1bit_11.inverter_2
| device Reg_32bit_5.Reg_1bit_11.nmos_1 730 230
n inR1[6] Reg_32bit_5.Reg_1bit_11.net_2 out1[11] 24 100
| device Reg_32bit_5.Reg_1bit_11.nmos_2 730 360
n inR2[6] Reg_32bit_5.Reg_1bit_11.net_2 out2[11] 24 100
| end Reg_32bit_5.Reg_1bit_11
| begin Reg_32bit_5.Reg_1bit_12 510 1670
| begin Reg_32bit_5.Reg_1bit_12.inverter 560 210
| device Reg_32bit_5.Reg_1bit_12.inverter.nmos 550 360
n Reg_32bit_5.Reg_1bit_12.net_2 gnd Reg_32bit_5.Reg_1bit_12.net_1 24 100
| device Reg_32bit_5.Reg_1bit_12.inverter.pmos 550 200
p Reg_32bit_5.Reg_1bit_12.net_2 vdd Reg_32bit_5.Reg_1bit_12.net_1 24 200
| end Reg_32bit_5.Reg_1bit_12.inverter
| device Reg_32bit_5.Reg_1bit_12.nmos.1 390 260
n w[6] Reg_32bit_5.Reg_1bit_12.net_3 Reg_32bit_5.Reg_1bit_12.net_1 24 100
| device Reg_32bit_5.Reg_1bit_12.nmos.2 390 260
n w[6] Reg_32bit_5.Reg_1bit_12.net_3 Reg_32bit_5.Reg_1bit_12.net_1 24 100
| device Reg_32bit_5.Reg_1bit_12.nmos.3 390 260
n w[6] Reg_32bit_5.Reg_1bit_12.net_3 Reg_32bit_5.Reg_1bit_12.net_1 24 100
| device Reg_32bit_5.Reg_1bit_12.nmos.4 390 260
n w[6] Reg_32bit_5.Reg_1bit_12.net_3 Reg_32bit_5.Reg_1bit_12.net_1 24 100
| begin Reg_32bit_5.Reg_1bit_12.inverter_1 550 380
| device Reg_32bit_5.Reg_1bit_12.inverter_1.nmos.1 550 360
n Reg_32bit_5.Reg_1bit_12.net_1 gnd Reg_32bit_5.Reg_1bit_12.net_2 24 100
| device Reg_32bit_5.Reg_1bit_12.inverter_1.nmos.2 550 360
n Reg_32bit_5.Reg_1bit_12.net_1 gnd Reg_32bit_5.Reg_1bit_12.net_2 24 100
| device Reg_32bit_5.Reg_1bit_12.inverter_1.nmos.3 550 360
n Reg_32bit_5.Reg_1bit_12.net_1 gnd Reg_32bit_5.Reg_1bit_12.net_2 24 100
| device Reg_32bit_5.Reg_1bit_12.inverter_1.nmos.4 550 360
n Reg_32bit_5.Reg_1bit_12.net_1 gnd Reg_32bit_5.Reg_1bit_12.net_2 24 100
| device Reg_32bit_5.Reg_1bit_12.inverter_1.pmos.1 550 200
p Reg_32bit_5.Reg_1bit_12.net_1 vdd Reg_32bit_5.Reg_1bit_12.net_2 24 200
| device Reg_32bit_5.Reg_1bit_12.inverter_1.pmos.2 550 200
p Reg_32bit_5.Reg_1bit_12.net_1 vdd Reg_32bit_5.Reg_1bit_12.net_2 24 200
| device Reg_32bit_5.Reg_1bit_12.inverter_1.pmos.3 550 200
p Reg_32bit_5.Reg_1bit_12.net_1 vdd Reg_32bit_5.Reg_1bit_12.net_2 24 200
| device Reg_32bit_5.Reg_1bit_12.inverter_1.pmos.4 550 200
p Reg_32bit_5.Reg_1bit_12.net_1 vdd Reg_32bit_5.Reg_1bit_12.net_2 24 200
| end Reg_32bit_5.Reg_1bit_12.inverter_1
| begin Reg_32bit_5.Reg_1bit_12.inverter_2 290 260
| device Reg_32bit_5.Reg_1bit_12.inverter_2.nmos.1 550 360
n data[12] gnd Reg_32bit_5.Reg_1bit_12.net_3 24 100
| device Reg_32bit_5.Reg_1bit_12.inverter_2.nmos.2 550 360
n data[12] gnd Reg_32bit_5.Reg_1bit_12.net_3 24 100
| device Reg_32bit_5.Reg_1bit_12.inverter_2.nmos.3 550 360
n data[12] gnd Reg_32bit_5.Reg_1bit_12.net_3 24 100
| device Reg_32bit_5.Reg_1bit_12.inverter_2.nmos.4 550 360
n data[12] gnd Reg_32bit_5.Reg_1bit_12.net_3 24 100
| device Reg_32bit_5.Reg_1bit_12.inverter_2.pmos.1 550 200
p data[12] vdd Reg_32bit_5.Reg_1bit_12.net_3 24 200
| device Reg_32bit_5.Reg_1bit_12.inverter_2.pmos.2 550 200
p data[12] vdd Reg_32bit_5.Reg_1bit_12.net_3 24 200
| device Reg_32bit_5.Reg_1bit_12.inverter_2.pmos.3 550 200
p data[12] vdd Reg_32bit_5.Reg_1bit_12.net_3 24 200
| device Reg_32bit_5.Reg_1bit_12.inverter_2.pmos.4 550 200
p data[12] vdd Reg_32bit_5.Reg_1bit_12.net_3 24 200
| end Reg_32bit_5.Reg_1bit_12.inverter_2
| device Reg_32bit_5.Reg_1bit_12.nmos_1 730 230
n inR1[6] Reg_32bit_5.Reg_1bit_12.net_2 out1[12] 24 100
| device Reg_32bit_5.Reg_1bit_12.nmos_2 730 360
n inR2[6] Reg_32bit_5.Reg_1bit_12.net_2 out2[12] 24 100
| end Reg_32bit_5.Reg_1bit_12
| begin Reg_32bit_5.Reg_1bit_13 510 1800
| begin Reg_32bit_5.Reg_1bit_13.inverter 560 210
| device Reg_32bit_5.Reg_1bit_13.inverter.nmos 550 360
n Reg_32bit_5.Reg_1bit_13.net_2 gnd Reg_32bit_5.Reg_1bit_13.net_1 24 100
| device Reg_32bit_5.Reg_1bit_13.inverter.pmos 550 200
p Reg_32bit_5.Reg_1bit_13.net_2 vdd Reg_32bit_5.Reg_1bit_13.net_1 24 200
| end Reg_32bit_5.Reg_1bit_13.inverter
| device Reg_32bit_5.Reg_1bit_13.nmos.1 390 260
n w[6] Reg_32bit_5.Reg_1bit_13.net_3 Reg_32bit_5.Reg_1bit_13.net_1 24 100
| device Reg_32bit_5.Reg_1bit_13.nmos.2 390 260
n w[6] Reg_32bit_5.Reg_1bit_13.net_3 Reg_32bit_5.Reg_1bit_13.net_1 24 100
| device Reg_32bit_5.Reg_1bit_13.nmos.3 390 260
n w[6] Reg_32bit_5.Reg_1bit_13.net_3 Reg_32bit_5.Reg_1bit_13.net_1 24 100
| device Reg_32bit_5.Reg_1bit_13.nmos.4 390 260
n w[6] Reg_32bit_5.Reg_1bit_13.net_3 Reg_32bit_5.Reg_1bit_13.net_1 24 100
| begin Reg_32bit_5.Reg_1bit_13.inverter_1 550 380
| device Reg_32bit_5.Reg_1bit_13.inverter_1.nmos.1 550 360
n Reg_32bit_5.Reg_1bit_13.net_1 gnd Reg_32bit_5.Reg_1bit_13.net_2 24 100
| device Reg_32bit_5.Reg_1bit_13.inverter_1.nmos.2 550 360
n Reg_32bit_5.Reg_1bit_13.net_1 gnd Reg_32bit_5.Reg_1bit_13.net_2 24 100
| device Reg_32bit_5.Reg_1bit_13.inverter_1.nmos.3 550 360
n Reg_32bit_5.Reg_1bit_13.net_1 gnd Reg_32bit_5.Reg_1bit_13.net_2 24 100
| device Reg_32bit_5.Reg_1bit_13.inverter_1.nmos.4 550 360
n Reg_32bit_5.Reg_1bit_13.net_1 gnd Reg_32bit_5.Reg_1bit_13.net_2 24 100
| device Reg_32bit_5.Reg_1bit_13.inverter_1.pmos.1 550 200
p Reg_32bit_5.Reg_1bit_13.net_1 vdd Reg_32bit_5.Reg_1bit_13.net_2 24 200
| device Reg_32bit_5.Reg_1bit_13.inverter_1.pmos.2 550 200
p Reg_32bit_5.Reg_1bit_13.net_1 vdd Reg_32bit_5.Reg_1bit_13.net_2 24 200
| device Reg_32bit_5.Reg_1bit_13.inverter_1.pmos.3 550 200
p Reg_32bit_5.Reg_1bit_13.net_1 vdd Reg_32bit_5.Reg_1bit_13.net_2 24 200
| device Reg_32bit_5.Reg_1bit_13.inverter_1.pmos.4 550 200
p Reg_32bit_5.Reg_1bit_13.net_1 vdd Reg_32bit_5.Reg_1bit_13.net_2 24 200
| end Reg_32bit_5.Reg_1bit_13.inverter_1
| begin Reg_32bit_5.Reg_1bit_13.inverter_2 290 260
| device Reg_32bit_5.Reg_1bit_13.inverter_2.nmos.1 550 360
n data[13] gnd Reg_32bit_5.Reg_1bit_13.net_3 24 100
| device Reg_32bit_5.Reg_1bit_13.inverter_2.nmos.2 550 360
n data[13] gnd Reg_32bit_5.Reg_1bit_13.net_3 24 100
| device Reg_32bit_5.Reg_1bit_13.inverter_2.nmos.3 550 360
n data[13] gnd Reg_32bit_5.Reg_1bit_13.net_3 24 100
| device Reg_32bit_5.Reg_1bit_13.inverter_2.nmos.4 550 360
n data[13] gnd Reg_32bit_5.Reg_1bit_13.net_3 24 100
| device Reg_32bit_5.Reg_1bit_13.inverter_2.pmos.1 550 200
p data[13] vdd Reg_32bit_5.Reg_1bit_13.net_3 24 200
| device Reg_32bit_5.Reg_1bit_13.inverter_2.pmos.2 550 200
p data[13] vdd Reg_32bit_5.Reg_1bit_13.net_3 24 200
| device Reg_32bit_5.Reg_1bit_13.inverter_2.pmos.3 550 200
p data[13] vdd Reg_32bit_5.Reg_1bit_13.net_3 24 200
| device Reg_32bit_5.Reg_1bit_13.inverter_2.pmos.4 550 200
p data[13] vdd Reg_32bit_5.Reg_1bit_13.net_3 24 200
| end Reg_32bit_5.Reg_1bit_13.inverter_2
| device Reg_32bit_5.Reg_1bit_13.nmos_1 730 230
n inR1[6] Reg_32bit_5.Reg_1bit_13.net_2 out1[13] 24 100
| device Reg_32bit_5.Reg_1bit_13.nmos_2 730 360
n inR2[6] Reg_32bit_5.Reg_1bit_13.net_2 out2[13] 24 100
| end Reg_32bit_5.Reg_1bit_13
| begin Reg_32bit_5.Reg_1bit_14 510 1930
| begin Reg_32bit_5.Reg_1bit_14.inverter 560 210
| device Reg_32bit_5.Reg_1bit_14.inverter.nmos 550 360
n Reg_32bit_5.Reg_1bit_14.net_2 gnd Reg_32bit_5.Reg_1bit_14.net_1 24 100
| device Reg_32bit_5.Reg_1bit_14.inverter.pmos 550 200
p Reg_32bit_5.Reg_1bit_14.net_2 vdd Reg_32bit_5.Reg_1bit_14.net_1 24 200
| end Reg_32bit_5.Reg_1bit_14.inverter
| device Reg_32bit_5.Reg_1bit_14.nmos.1 390 260
n w[6] Reg_32bit_5.Reg_1bit_14.net_3 Reg_32bit_5.Reg_1bit_14.net_1 24 100
| device Reg_32bit_5.Reg_1bit_14.nmos.2 390 260
n w[6] Reg_32bit_5.Reg_1bit_14.net_3 Reg_32bit_5.Reg_1bit_14.net_1 24 100
| device Reg_32bit_5.Reg_1bit_14.nmos.3 390 260
n w[6] Reg_32bit_5.Reg_1bit_14.net_3 Reg_32bit_5.Reg_1bit_14.net_1 24 100
| device Reg_32bit_5.Reg_1bit_14.nmos.4 390 260
n w[6] Reg_32bit_5.Reg_1bit_14.net_3 Reg_32bit_5.Reg_1bit_14.net_1 24 100
| begin Reg_32bit_5.Reg_1bit_14.inverter_1 550 380
| device Reg_32bit_5.Reg_1bit_14.inverter_1.nmos.1 550 360
n Reg_32bit_5.Reg_1bit_14.net_1 gnd Reg_32bit_5.Reg_1bit_14.net_2 24 100
| device Reg_32bit_5.Reg_1bit_14.inverter_1.nmos.2 550 360
n Reg_32bit_5.Reg_1bit_14.net_1 gnd Reg_32bit_5.Reg_1bit_14.net_2 24 100
| device Reg_32bit_5.Reg_1bit_14.inverter_1.nmos.3 550 360
n Reg_32bit_5.Reg_1bit_14.net_1 gnd Reg_32bit_5.Reg_1bit_14.net_2 24 100
| device Reg_32bit_5.Reg_1bit_14.inverter_1.nmos.4 550 360
n Reg_32bit_5.Reg_1bit_14.net_1 gnd Reg_32bit_5.Reg_1bit_14.net_2 24 100
| device Reg_32bit_5.Reg_1bit_14.inverter_1.pmos.1 550 200
p Reg_32bit_5.Reg_1bit_14.net_1 vdd Reg_32bit_5.Reg_1bit_14.net_2 24 200
| device Reg_32bit_5.Reg_1bit_14.inverter_1.pmos.2 550 200
p Reg_32bit_5.Reg_1bit_14.net_1 vdd Reg_32bit_5.Reg_1bit_14.net_2 24 200
| device Reg_32bit_5.Reg_1bit_14.inverter_1.pmos.3 550 200
p Reg_32bit_5.Reg_1bit_14.net_1 vdd Reg_32bit_5.Reg_1bit_14.net_2 24 200
| device Reg_32bit_5.Reg_1bit_14.inverter_1.pmos.4 550 200
p Reg_32bit_5.Reg_1bit_14.net_1 vdd Reg_32bit_5.Reg_1bit_14.net_2 24 200
| end Reg_32bit_5.Reg_1bit_14.inverter_1
| begin Reg_32bit_5.Reg_1bit_14.inverter_2 290 260
| device Reg_32bit_5.Reg_1bit_14.inverter_2.nmos.1 550 360
n data[14] gnd Reg_32bit_5.Reg_1bit_14.net_3 24 100
| device Reg_32bit_5.Reg_1bit_14.inverter_2.nmos.2 550 360
n data[14] gnd Reg_32bit_5.Reg_1bit_14.net_3 24 100
| device Reg_32bit_5.Reg_1bit_14.inverter_2.nmos.3 550 360
n data[14] gnd Reg_32bit_5.Reg_1bit_14.net_3 24 100
| device Reg_32bit_5.Reg_1bit_14.inverter_2.nmos.4 550 360
n data[14] gnd Reg_32bit_5.Reg_1bit_14.net_3 24 100
| device Reg_32bit_5.Reg_1bit_14.inverter_2.pmos.1 550 200
p data[14] vdd Reg_32bit_5.Reg_1bit_14.net_3 24 200
| device Reg_32bit_5.Reg_1bit_14.inverter_2.pmos.2 550 200
p data[14] vdd Reg_32bit_5.Reg_1bit_14.net_3 24 200
| device Reg_32bit_5.Reg_1bit_14.inverter_2.pmos.3 550 200
p data[14] vdd Reg_32bit_5.Reg_1bit_14.net_3 24 200
| device Reg_32bit_5.Reg_1bit_14.inverter_2.pmos.4 550 200
p data[14] vdd Reg_32bit_5.Reg_1bit_14.net_3 24 200
| end Reg_32bit_5.Reg_1bit_14.inverter_2
| device Reg_32bit_5.Reg_1bit_14.nmos_1 730 230
n inR1[6] Reg_32bit_5.Reg_1bit_14.net_2 out1[14] 24 100
| device Reg_32bit_5.Reg_1bit_14.nmos_2 730 360
n inR2[6] Reg_32bit_5.Reg_1bit_14.net_2 out2[14] 24 100
| end Reg_32bit_5.Reg_1bit_14
| begin Reg_32bit_5.Reg_1bit_15 510 2060
| begin Reg_32bit_5.Reg_1bit_15.inverter 560 210
| device Reg_32bit_5.Reg_1bit_15.inverter.nmos 550 360
n Reg_32bit_5.Reg_1bit_15.net_2 gnd Reg_32bit_5.Reg_1bit_15.net_1 24 100
| device Reg_32bit_5.Reg_1bit_15.inverter.pmos 550 200
p Reg_32bit_5.Reg_1bit_15.net_2 vdd Reg_32bit_5.Reg_1bit_15.net_1 24 200
| end Reg_32bit_5.Reg_1bit_15.inverter
| device Reg_32bit_5.Reg_1bit_15.nmos.1 390 260
n w[6] Reg_32bit_5.Reg_1bit_15.net_3 Reg_32bit_5.Reg_1bit_15.net_1 24 100
| device Reg_32bit_5.Reg_1bit_15.nmos.2 390 260
n w[6] Reg_32bit_5.Reg_1bit_15.net_3 Reg_32bit_5.Reg_1bit_15.net_1 24 100
| device Reg_32bit_5.Reg_1bit_15.nmos.3 390 260
n w[6] Reg_32bit_5.Reg_1bit_15.net_3 Reg_32bit_5.Reg_1bit_15.net_1 24 100
| device Reg_32bit_5.Reg_1bit_15.nmos.4 390 260
n w[6] Reg_32bit_5.Reg_1bit_15.net_3 Reg_32bit_5.Reg_1bit_15.net_1 24 100
| begin Reg_32bit_5.Reg_1bit_15.inverter_1 550 380
| device Reg_32bit_5.Reg_1bit_15.inverter_1.nmos.1 550 360
n Reg_32bit_5.Reg_1bit_15.net_1 gnd Reg_32bit_5.Reg_1bit_15.net_2 24 100
| device Reg_32bit_5.Reg_1bit_15.inverter_1.nmos.2 550 360
n Reg_32bit_5.Reg_1bit_15.net_1 gnd Reg_32bit_5.Reg_1bit_15.net_2 24 100
| device Reg_32bit_5.Reg_1bit_15.inverter_1.nmos.3 550 360
n Reg_32bit_5.Reg_1bit_15.net_1 gnd Reg_32bit_5.Reg_1bit_15.net_2 24 100
| device Reg_32bit_5.Reg_1bit_15.inverter_1.nmos.4 550 360
n Reg_32bit_5.Reg_1bit_15.net_1 gnd Reg_32bit_5.Reg_1bit_15.net_2 24 100
| device Reg_32bit_5.Reg_1bit_15.inverter_1.pmos.1 550 200
p Reg_32bit_5.Reg_1bit_15.net_1 vdd Reg_32bit_5.Reg_1bit_15.net_2 24 200
| device Reg_32bit_5.Reg_1bit_15.inverter_1.pmos.2 550 200
p Reg_32bit_5.Reg_1bit_15.net_1 vdd Reg_32bit_5.Reg_1bit_15.net_2 24 200
| device Reg_32bit_5.Reg_1bit_15.inverter_1.pmos.3 550 200
p Reg_32bit_5.Reg_1bit_15.net_1 vdd Reg_32bit_5.Reg_1bit_15.net_2 24 200
| device Reg_32bit_5.Reg_1bit_15.inverter_1.pmos.4 550 200
p Reg_32bit_5.Reg_1bit_15.net_1 vdd Reg_32bit_5.Reg_1bit_15.net_2 24 200
| end Reg_32bit_5.Reg_1bit_15.inverter_1
| begin Reg_32bit_5.Reg_1bit_15.inverter_2 290 260
| device Reg_32bit_5.Reg_1bit_15.inverter_2.nmos.1 550 360
n data[15] gnd Reg_32bit_5.Reg_1bit_15.net_3 24 100
| device Reg_32bit_5.Reg_1bit_15.inverter_2.nmos.2 550 360
n data[15] gnd Reg_32bit_5.Reg_1bit_15.net_3 24 100
| device Reg_32bit_5.Reg_1bit_15.inverter_2.nmos.3 550 360
n data[15] gnd Reg_32bit_5.Reg_1bit_15.net_3 24 100
| device Reg_32bit_5.Reg_1bit_15.inverter_2.nmos.4 550 360
n data[15] gnd Reg_32bit_5.Reg_1bit_15.net_3 24 100
| device Reg_32bit_5.Reg_1bit_15.inverter_2.pmos.1 550 200
p data[15] vdd Reg_32bit_5.Reg_1bit_15.net_3 24 200
| device Reg_32bit_5.Reg_1bit_15.inverter_2.pmos.2 550 200
p data[15] vdd Reg_32bit_5.Reg_1bit_15.net_3 24 200
| device Reg_32bit_5.Reg_1bit_15.inverter_2.pmos.3 550 200
p data[15] vdd Reg_32bit_5.Reg_1bit_15.net_3 24 200
| device Reg_32bit_5.Reg_1bit_15.inverter_2.pmos.4 550 200
p data[15] vdd Reg_32bit_5.Reg_1bit_15.net_3 24 200
| end Reg_32bit_5.Reg_1bit_15.inverter_2
| device Reg_32bit_5.Reg_1bit_15.nmos_1 730 230
n inR1[6] Reg_32bit_5.Reg_1bit_15.net_2 out1[15] 24 100
| device Reg_32bit_5.Reg_1bit_15.nmos_2 730 360
n inR2[6] Reg_32bit_5.Reg_1bit_15.net_2 out2[15] 24 100
| end Reg_32bit_5.Reg_1bit_15
| begin Reg_32bit_5.Reg_1bit_16 510 2200
| begin Reg_32bit_5.Reg_1bit_16.inverter 560 210
| device Reg_32bit_5.Reg_1bit_16.inverter.nmos 550 360
n Reg_32bit_5.Reg_1bit_16.net_2 gnd Reg_32bit_5.Reg_1bit_16.net_1 24 100
| device Reg_32bit_5.Reg_1bit_16.inverter.pmos 550 200
p Reg_32bit_5.Reg_1bit_16.net_2 vdd Reg_32bit_5.Reg_1bit_16.net_1 24 200
| end Reg_32bit_5.Reg_1bit_16.inverter
| device Reg_32bit_5.Reg_1bit_16.nmos.1 390 260
n w[6] Reg_32bit_5.Reg_1bit_16.net_3 Reg_32bit_5.Reg_1bit_16.net_1 24 100
| device Reg_32bit_5.Reg_1bit_16.nmos.2 390 260
n w[6] Reg_32bit_5.Reg_1bit_16.net_3 Reg_32bit_5.Reg_1bit_16.net_1 24 100
| device Reg_32bit_5.Reg_1bit_16.nmos.3 390 260
n w[6] Reg_32bit_5.Reg_1bit_16.net_3 Reg_32bit_5.Reg_1bit_16.net_1 24 100
| device Reg_32bit_5.Reg_1bit_16.nmos.4 390 260
n w[6] Reg_32bit_5.Reg_1bit_16.net_3 Reg_32bit_5.Reg_1bit_16.net_1 24 100
| begin Reg_32bit_5.Reg_1bit_16.inverter_1 550 380
| device Reg_32bit_5.Reg_1bit_16.inverter_1.nmos.1 550 360
n Reg_32bit_5.Reg_1bit_16.net_1 gnd Reg_32bit_5.Reg_1bit_16.net_2 24 100
| device Reg_32bit_5.Reg_1bit_16.inverter_1.nmos.2 550 360
n Reg_32bit_5.Reg_1bit_16.net_1 gnd Reg_32bit_5.Reg_1bit_16.net_2 24 100
| device Reg_32bit_5.Reg_1bit_16.inverter_1.nmos.3 550 360
n Reg_32bit_5.Reg_1bit_16.net_1 gnd Reg_32bit_5.Reg_1bit_16.net_2 24 100
| device Reg_32bit_5.Reg_1bit_16.inverter_1.nmos.4 550 360
n Reg_32bit_5.Reg_1bit_16.net_1 gnd Reg_32bit_5.Reg_1bit_16.net_2 24 100
| device Reg_32bit_5.Reg_1bit_16.inverter_1.pmos.1 550 200
p Reg_32bit_5.Reg_1bit_16.net_1 vdd Reg_32bit_5.Reg_1bit_16.net_2 24 200
| device Reg_32bit_5.Reg_1bit_16.inverter_1.pmos.2 550 200
p Reg_32bit_5.Reg_1bit_16.net_1 vdd Reg_32bit_5.Reg_1bit_16.net_2 24 200
| device Reg_32bit_5.Reg_1bit_16.inverter_1.pmos.3 550 200
p Reg_32bit_5.Reg_1bit_16.net_1 vdd Reg_32bit_5.Reg_1bit_16.net_2 24 200
| device Reg_32bit_5.Reg_1bit_16.inverter_1.pmos.4 550 200
p Reg_32bit_5.Reg_1bit_16.net_1 vdd Reg_32bit_5.Reg_1bit_16.net_2 24 200
| end Reg_32bit_5.Reg_1bit_16.inverter_1
| begin Reg_32bit_5.Reg_1bit_16.inverter_2 290 260
| device Reg_32bit_5.Reg_1bit_16.inverter_2.nmos.1 550 360
n data[16] gnd Reg_32bit_5.Reg_1bit_16.net_3 24 100
| device Reg_32bit_5.Reg_1bit_16.inverter_2.nmos.2 550 360
n data[16] gnd Reg_32bit_5.Reg_1bit_16.net_3 24 100
| device Reg_32bit_5.Reg_1bit_16.inverter_2.nmos.3 550 360
n data[16] gnd Reg_32bit_5.Reg_1bit_16.net_3 24 100
| device Reg_32bit_5.Reg_1bit_16.inverter_2.nmos.4 550 360
n data[16] gnd Reg_32bit_5.Reg_1bit_16.net_3 24 100
| device Reg_32bit_5.Reg_1bit_16.inverter_2.pmos.1 550 200
p data[16] vdd Reg_32bit_5.Reg_1bit_16.net_3 24 200
| device Reg_32bit_5.Reg_1bit_16.inverter_2.pmos.2 550 200
p data[16] vdd Reg_32bit_5.Reg_1bit_16.net_3 24 200
| device Reg_32bit_5.Reg_1bit_16.inverter_2.pmos.3 550 200
p data[16] vdd Reg_32bit_5.Reg_1bit_16.net_3 24 200
| device Reg_32bit_5.Reg_1bit_16.inverter_2.pmos.4 550 200
p data[16] vdd Reg_32bit_5.Reg_1bit_16.net_3 24 200
| end Reg_32bit_5.Reg_1bit_16.inverter_2
| device Reg_32bit_5.Reg_1bit_16.nmos_1 730 230
n inR1[6] Reg_32bit_5.Reg_1bit_16.net_2 out1[16] 24 100
| device Reg_32bit_5.Reg_1bit_16.nmos_2 730 360
n inR2[6] Reg_32bit_5.Reg_1bit_16.net_2 out2[16] 24 100
| end Reg_32bit_5.Reg_1bit_16
| begin Reg_32bit_5.Reg_1bit_17 510 2330
| begin Reg_32bit_5.Reg_1bit_17.inverter 560 210
| device Reg_32bit_5.Reg_1bit_17.inverter.nmos 550 360
n Reg_32bit_5.Reg_1bit_17.net_2 gnd Reg_32bit_5.Reg_1bit_17.net_1 24 100
| device Reg_32bit_5.Reg_1bit_17.inverter.pmos 550 200
p Reg_32bit_5.Reg_1bit_17.net_2 vdd Reg_32bit_5.Reg_1bit_17.net_1 24 200
| end Reg_32bit_5.Reg_1bit_17.inverter
| device Reg_32bit_5.Reg_1bit_17.nmos.1 390 260
n w[6] Reg_32bit_5.Reg_1bit_17.net_3 Reg_32bit_5.Reg_1bit_17.net_1 24 100
| device Reg_32bit_5.Reg_1bit_17.nmos.2 390 260
n w[6] Reg_32bit_5.Reg_1bit_17.net_3 Reg_32bit_5.Reg_1bit_17.net_1 24 100
| device Reg_32bit_5.Reg_1bit_17.nmos.3 390 260
n w[6] Reg_32bit_5.Reg_1bit_17.net_3 Reg_32bit_5.Reg_1bit_17.net_1 24 100
| device Reg_32bit_5.Reg_1bit_17.nmos.4 390 260
n w[6] Reg_32bit_5.Reg_1bit_17.net_3 Reg_32bit_5.Reg_1bit_17.net_1 24 100
| begin Reg_32bit_5.Reg_1bit_17.inverter_1 550 380
| device Reg_32bit_5.Reg_1bit_17.inverter_1.nmos.1 550 360
n Reg_32bit_5.Reg_1bit_17.net_1 gnd Reg_32bit_5.Reg_1bit_17.net_2 24 100
| device Reg_32bit_5.Reg_1bit_17.inverter_1.nmos.2 550 360
n Reg_32bit_5.Reg_1bit_17.net_1 gnd Reg_32bit_5.Reg_1bit_17.net_2 24 100
| device Reg_32bit_5.Reg_1bit_17.inverter_1.nmos.3 550 360
n Reg_32bit_5.Reg_1bit_17.net_1 gnd Reg_32bit_5.Reg_1bit_17.net_2 24 100
| device Reg_32bit_5.Reg_1bit_17.inverter_1.nmos.4 550 360
n Reg_32bit_5.Reg_1bit_17.net_1 gnd Reg_32bit_5.Reg_1bit_17.net_2 24 100
| device Reg_32bit_5.Reg_1bit_17.inverter_1.pmos.1 550 200
p Reg_32bit_5.Reg_1bit_17.net_1 vdd Reg_32bit_5.Reg_1bit_17.net_2 24 200
| device Reg_32bit_5.Reg_1bit_17.inverter_1.pmos.2 550 200
p Reg_32bit_5.Reg_1bit_17.net_1 vdd Reg_32bit_5.Reg_1bit_17.net_2 24 200
| device Reg_32bit_5.Reg_1bit_17.inverter_1.pmos.3 550 200
p Reg_32bit_5.Reg_1bit_17.net_1 vdd Reg_32bit_5.Reg_1bit_17.net_2 24 200
| device Reg_32bit_5.Reg_1bit_17.inverter_1.pmos.4 550 200
p Reg_32bit_5.Reg_1bit_17.net_1 vdd Reg_32bit_5.Reg_1bit_17.net_2 24 200
| end Reg_32bit_5.Reg_1bit_17.inverter_1
| begin Reg_32bit_5.Reg_1bit_17.inverter_2 290 260
| device Reg_32bit_5.Reg_1bit_17.inverter_2.nmos.1 550 360
n data[17] gnd Reg_32bit_5.Reg_1bit_17.net_3 24 100
| device Reg_32bit_5.Reg_1bit_17.inverter_2.nmos.2 550 360
n data[17] gnd Reg_32bit_5.Reg_1bit_17.net_3 24 100
| device Reg_32bit_5.Reg_1bit_17.inverter_2.nmos.3 550 360
n data[17] gnd Reg_32bit_5.Reg_1bit_17.net_3 24 100
| device Reg_32bit_5.Reg_1bit_17.inverter_2.nmos.4 550 360
n data[17] gnd Reg_32bit_5.Reg_1bit_17.net_3 24 100
| device Reg_32bit_5.Reg_1bit_17.inverter_2.pmos.1 550 200
p data[17] vdd Reg_32bit_5.Reg_1bit_17.net_3 24 200
| device Reg_32bit_5.Reg_1bit_17.inverter_2.pmos.2 550 200
p data[17] vdd Reg_32bit_5.Reg_1bit_17.net_3 24 200
| device Reg_32bit_5.Reg_1bit_17.inverter_2.pmos.3 550 200
p data[17] vdd Reg_32bit_5.Reg_1bit_17.net_3 24 200
| device Reg_32bit_5.Reg_1bit_17.inverter_2.pmos.4 550 200
p data[17] vdd Reg_32bit_5.Reg_1bit_17.net_3 24 200
| end Reg_32bit_5.Reg_1bit_17.inverter_2
| device Reg_32bit_5.Reg_1bit_17.nmos_1 730 230
n inR1[6] Reg_32bit_5.Reg_1bit_17.net_2 out1[17] 24 100
| device Reg_32bit_5.Reg_1bit_17.nmos_2 730 360
n inR2[6] Reg_32bit_5.Reg_1bit_17.net_2 out2[17] 24 100
| end Reg_32bit_5.Reg_1bit_17
| begin Reg_32bit_5.Reg_1bit_18 510 2460
| begin Reg_32bit_5.Reg_1bit_18.inverter 560 210
| device Reg_32bit_5.Reg_1bit_18.inverter.nmos 550 360
n Reg_32bit_5.Reg_1bit_18.net_2 gnd Reg_32bit_5.Reg_1bit_18.net_1 24 100
| device Reg_32bit_5.Reg_1bit_18.inverter.pmos 550 200
p Reg_32bit_5.Reg_1bit_18.net_2 vdd Reg_32bit_5.Reg_1bit_18.net_1 24 200
| end Reg_32bit_5.Reg_1bit_18.inverter
| device Reg_32bit_5.Reg_1bit_18.nmos.1 390 260
n w[6] Reg_32bit_5.Reg_1bit_18.net_3 Reg_32bit_5.Reg_1bit_18.net_1 24 100
| device Reg_32bit_5.Reg_1bit_18.nmos.2 390 260
n w[6] Reg_32bit_5.Reg_1bit_18.net_3 Reg_32bit_5.Reg_1bit_18.net_1 24 100
| device Reg_32bit_5.Reg_1bit_18.nmos.3 390 260
n w[6] Reg_32bit_5.Reg_1bit_18.net_3 Reg_32bit_5.Reg_1bit_18.net_1 24 100
| device Reg_32bit_5.Reg_1bit_18.nmos.4 390 260
n w[6] Reg_32bit_5.Reg_1bit_18.net_3 Reg_32bit_5.Reg_1bit_18.net_1 24 100
| begin Reg_32bit_5.Reg_1bit_18.inverter_1 550 380
| device Reg_32bit_5.Reg_1bit_18.inverter_1.nmos.1 550 360
n Reg_32bit_5.Reg_1bit_18.net_1 gnd Reg_32bit_5.Reg_1bit_18.net_2 24 100
| device Reg_32bit_5.Reg_1bit_18.inverter_1.nmos.2 550 360
n Reg_32bit_5.Reg_1bit_18.net_1 gnd Reg_32bit_5.Reg_1bit_18.net_2 24 100
| device Reg_32bit_5.Reg_1bit_18.inverter_1.nmos.3 550 360
n Reg_32bit_5.Reg_1bit_18.net_1 gnd Reg_32bit_5.Reg_1bit_18.net_2 24 100
| device Reg_32bit_5.Reg_1bit_18.inverter_1.nmos.4 550 360
n Reg_32bit_5.Reg_1bit_18.net_1 gnd Reg_32bit_5.Reg_1bit_18.net_2 24 100
| device Reg_32bit_5.Reg_1bit_18.inverter_1.pmos.1 550 200
p Reg_32bit_5.Reg_1bit_18.net_1 vdd Reg_32bit_5.Reg_1bit_18.net_2 24 200
| device Reg_32bit_5.Reg_1bit_18.inverter_1.pmos.2 550 200
p Reg_32bit_5.Reg_1bit_18.net_1 vdd Reg_32bit_5.Reg_1bit_18.net_2 24 200
| device Reg_32bit_5.Reg_1bit_18.inverter_1.pmos.3 550 200
p Reg_32bit_5.Reg_1bit_18.net_1 vdd Reg_32bit_5.Reg_1bit_18.net_2 24 200
| device Reg_32bit_5.Reg_1bit_18.inverter_1.pmos.4 550 200
p Reg_32bit_5.Reg_1bit_18.net_1 vdd Reg_32bit_5.Reg_1bit_18.net_2 24 200
| end Reg_32bit_5.Reg_1bit_18.inverter_1
| begin Reg_32bit_5.Reg_1bit_18.inverter_2 290 260
| device Reg_32bit_5.Reg_1bit_18.inverter_2.nmos.1 550 360
n data[18] gnd Reg_32bit_5.Reg_1bit_18.net_3 24 100
| device Reg_32bit_5.Reg_1bit_18.inverter_2.nmos.2 550 360
n data[18] gnd Reg_32bit_5.Reg_1bit_18.net_3 24 100
| device Reg_32bit_5.Reg_1bit_18.inverter_2.nmos.3 550 360
n data[18] gnd Reg_32bit_5.Reg_1bit_18.net_3 24 100
| device Reg_32bit_5.Reg_1bit_18.inverter_2.nmos.4 550 360
n data[18] gnd Reg_32bit_5.Reg_1bit_18.net_3 24 100
| device Reg_32bit_5.Reg_1bit_18.inverter_2.pmos.1 550 200
p data[18] vdd Reg_32bit_5.Reg_1bit_18.net_3 24 200
| device Reg_32bit_5.Reg_1bit_18.inverter_2.pmos.2 550 200
p data[18] vdd Reg_32bit_5.Reg_1bit_18.net_3 24 200
| device Reg_32bit_5.Reg_1bit_18.inverter_2.pmos.3 550 200
p data[18] vdd Reg_32bit_5.Reg_1bit_18.net_3 24 200
| device Reg_32bit_5.Reg_1bit_18.inverter_2.pmos.4 550 200
p data[18] vdd Reg_32bit_5.Reg_1bit_18.net_3 24 200
| end Reg_32bit_5.Reg_1bit_18.inverter_2
| device Reg_32bit_5.Reg_1bit_18.nmos_1 730 230
n inR1[6] Reg_32bit_5.Reg_1bit_18.net_2 out1[18] 24 100
| device Reg_32bit_5.Reg_1bit_18.nmos_2 730 360
n inR2[6] Reg_32bit_5.Reg_1bit_18.net_2 out2[18] 24 100
| end Reg_32bit_5.Reg_1bit_18
| begin Reg_32bit_5.Reg_1bit_19 510 2590
| begin Reg_32bit_5.Reg_1bit_19.inverter 560 210
| device Reg_32bit_5.Reg_1bit_19.inverter.nmos 550 360
n Reg_32bit_5.Reg_1bit_19.net_2 gnd Reg_32bit_5.Reg_1bit_19.net_1 24 100
| device Reg_32bit_5.Reg_1bit_19.inverter.pmos 550 200
p Reg_32bit_5.Reg_1bit_19.net_2 vdd Reg_32bit_5.Reg_1bit_19.net_1 24 200
| end Reg_32bit_5.Reg_1bit_19.inverter
| device Reg_32bit_5.Reg_1bit_19.nmos.1 390 260
n w[6] Reg_32bit_5.Reg_1bit_19.net_3 Reg_32bit_5.Reg_1bit_19.net_1 24 100
| device Reg_32bit_5.Reg_1bit_19.nmos.2 390 260
n w[6] Reg_32bit_5.Reg_1bit_19.net_3 Reg_32bit_5.Reg_1bit_19.net_1 24 100
| device Reg_32bit_5.Reg_1bit_19.nmos.3 390 260
n w[6] Reg_32bit_5.Reg_1bit_19.net_3 Reg_32bit_5.Reg_1bit_19.net_1 24 100
| device Reg_32bit_5.Reg_1bit_19.nmos.4 390 260
n w[6] Reg_32bit_5.Reg_1bit_19.net_3 Reg_32bit_5.Reg_1bit_19.net_1 24 100
| begin Reg_32bit_5.Reg_1bit_19.inverter_1 550 380
| device Reg_32bit_5.Reg_1bit_19.inverter_1.nmos.1 550 360
n Reg_32bit_5.Reg_1bit_19.net_1 gnd Reg_32bit_5.Reg_1bit_19.net_2 24 100
| device Reg_32bit_5.Reg_1bit_19.inverter_1.nmos.2 550 360
n Reg_32bit_5.Reg_1bit_19.net_1 gnd Reg_32bit_5.Reg_1bit_19.net_2 24 100
| device Reg_32bit_5.Reg_1bit_19.inverter_1.nmos.3 550 360
n Reg_32bit_5.Reg_1bit_19.net_1 gnd Reg_32bit_5.Reg_1bit_19.net_2 24 100
| device Reg_32bit_5.Reg_1bit_19.inverter_1.nmos.4 550 360
n Reg_32bit_5.Reg_1bit_19.net_1 gnd Reg_32bit_5.Reg_1bit_19.net_2 24 100
| device Reg_32bit_5.Reg_1bit_19.inverter_1.pmos.1 550 200
p Reg_32bit_5.Reg_1bit_19.net_1 vdd Reg_32bit_5.Reg_1bit_19.net_2 24 200
| device Reg_32bit_5.Reg_1bit_19.inverter_1.pmos.2 550 200
p Reg_32bit_5.Reg_1bit_19.net_1 vdd Reg_32bit_5.Reg_1bit_19.net_2 24 200
| device Reg_32bit_5.Reg_1bit_19.inverter_1.pmos.3 550 200
p Reg_32bit_5.Reg_1bit_19.net_1 vdd Reg_32bit_5.Reg_1bit_19.net_2 24 200
| device Reg_32bit_5.Reg_1bit_19.inverter_1.pmos.4 550 200
p Reg_32bit_5.Reg_1bit_19.net_1 vdd Reg_32bit_5.Reg_1bit_19.net_2 24 200
| end Reg_32bit_5.Reg_1bit_19.inverter_1
| begin Reg_32bit_5.Reg_1bit_19.inverter_2 290 260
| device Reg_32bit_5.Reg_1bit_19.inverter_2.nmos.1 550 360
n data[19] gnd Reg_32bit_5.Reg_1bit_19.net_3 24 100
| device Reg_32bit_5.Reg_1bit_19.inverter_2.nmos.2 550 360
n data[19] gnd Reg_32bit_5.Reg_1bit_19.net_3 24 100
| device Reg_32bit_5.Reg_1bit_19.inverter_2.nmos.3 550 360
n data[19] gnd Reg_32bit_5.Reg_1bit_19.net_3 24 100
| device Reg_32bit_5.Reg_1bit_19.inverter_2.nmos.4 550 360
n data[19] gnd Reg_32bit_5.Reg_1bit_19.net_3 24 100
| device Reg_32bit_5.Reg_1bit_19.inverter_2.pmos.1 550 200
p data[19] vdd Reg_32bit_5.Reg_1bit_19.net_3 24 200
| device Reg_32bit_5.Reg_1bit_19.inverter_2.pmos.2 550 200
p data[19] vdd Reg_32bit_5.Reg_1bit_19.net_3 24 200
| device Reg_32bit_5.Reg_1bit_19.inverter_2.pmos.3 550 200
p data[19] vdd Reg_32bit_5.Reg_1bit_19.net_3 24 200
| device Reg_32bit_5.Reg_1bit_19.inverter_2.pmos.4 550 200
p data[19] vdd Reg_32bit_5.Reg_1bit_19.net_3 24 200
| end Reg_32bit_5.Reg_1bit_19.inverter_2
| device Reg_32bit_5.Reg_1bit_19.nmos_1 730 230
n inR1[6] Reg_32bit_5.Reg_1bit_19.net_2 out1[19] 24 100
| device Reg_32bit_5.Reg_1bit_19.nmos_2 730 360
n inR2[6] Reg_32bit_5.Reg_1bit_19.net_2 out2[19] 24 100
| end Reg_32bit_5.Reg_1bit_19
| begin Reg_32bit_5.Reg_1bit_20 510 2720
| begin Reg_32bit_5.Reg_1bit_20.inverter 560 210
| device Reg_32bit_5.Reg_1bit_20.inverter.nmos 550 360
n Reg_32bit_5.Reg_1bit_20.net_2 gnd Reg_32bit_5.Reg_1bit_20.net_1 24 100
| device Reg_32bit_5.Reg_1bit_20.inverter.pmos 550 200
p Reg_32bit_5.Reg_1bit_20.net_2 vdd Reg_32bit_5.Reg_1bit_20.net_1 24 200
| end Reg_32bit_5.Reg_1bit_20.inverter
| device Reg_32bit_5.Reg_1bit_20.nmos.1 390 260
n w[6] Reg_32bit_5.Reg_1bit_20.net_3 Reg_32bit_5.Reg_1bit_20.net_1 24 100
| device Reg_32bit_5.Reg_1bit_20.nmos.2 390 260
n w[6] Reg_32bit_5.Reg_1bit_20.net_3 Reg_32bit_5.Reg_1bit_20.net_1 24 100
| device Reg_32bit_5.Reg_1bit_20.nmos.3 390 260
n w[6] Reg_32bit_5.Reg_1bit_20.net_3 Reg_32bit_5.Reg_1bit_20.net_1 24 100
| device Reg_32bit_5.Reg_1bit_20.nmos.4 390 260
n w[6] Reg_32bit_5.Reg_1bit_20.net_3 Reg_32bit_5.Reg_1bit_20.net_1 24 100
| begin Reg_32bit_5.Reg_1bit_20.inverter_1 550 380
| device Reg_32bit_5.Reg_1bit_20.inverter_1.nmos.1 550 360
n Reg_32bit_5.Reg_1bit_20.net_1 gnd Reg_32bit_5.Reg_1bit_20.net_2 24 100
| device Reg_32bit_5.Reg_1bit_20.inverter_1.nmos.2 550 360
n Reg_32bit_5.Reg_1bit_20.net_1 gnd Reg_32bit_5.Reg_1bit_20.net_2 24 100
| device Reg_32bit_5.Reg_1bit_20.inverter_1.nmos.3 550 360
n Reg_32bit_5.Reg_1bit_20.net_1 gnd Reg_32bit_5.Reg_1bit_20.net_2 24 100
| device Reg_32bit_5.Reg_1bit_20.inverter_1.nmos.4 550 360
n Reg_32bit_5.Reg_1bit_20.net_1 gnd Reg_32bit_5.Reg_1bit_20.net_2 24 100
| device Reg_32bit_5.Reg_1bit_20.inverter_1.pmos.1 550 200
p Reg_32bit_5.Reg_1bit_20.net_1 vdd Reg_32bit_5.Reg_1bit_20.net_2 24 200
| device Reg_32bit_5.Reg_1bit_20.inverter_1.pmos.2 550 200
p Reg_32bit_5.Reg_1bit_20.net_1 vdd Reg_32bit_5.Reg_1bit_20.net_2 24 200
| device Reg_32bit_5.Reg_1bit_20.inverter_1.pmos.3 550 200
p Reg_32bit_5.Reg_1bit_20.net_1 vdd Reg_32bit_5.Reg_1bit_20.net_2 24 200
| device Reg_32bit_5.Reg_1bit_20.inverter_1.pmos.4 550 200
p Reg_32bit_5.Reg_1bit_20.net_1 vdd Reg_32bit_5.Reg_1bit_20.net_2 24 200
| end Reg_32bit_5.Reg_1bit_20.inverter_1
| begin Reg_32bit_5.Reg_1bit_20.inverter_2 290 260
| device Reg_32bit_5.Reg_1bit_20.inverter_2.nmos.1 550 360
n data[20] gnd Reg_32bit_5.Reg_1bit_20.net_3 24 100
| device Reg_32bit_5.Reg_1bit_20.inverter_2.nmos.2 550 360
n data[20] gnd Reg_32bit_5.Reg_1bit_20.net_3 24 100
| device Reg_32bit_5.Reg_1bit_20.inverter_2.nmos.3 550 360
n data[20] gnd Reg_32bit_5.Reg_1bit_20.net_3 24 100
| device Reg_32bit_5.Reg_1bit_20.inverter_2.nmos.4 550 360
n data[20] gnd Reg_32bit_5.Reg_1bit_20.net_3 24 100
| device Reg_32bit_5.Reg_1bit_20.inverter_2.pmos.1 550 200
p data[20] vdd Reg_32bit_5.Reg_1bit_20.net_3 24 200
| device Reg_32bit_5.Reg_1bit_20.inverter_2.pmos.2 550 200
p data[20] vdd Reg_32bit_5.Reg_1bit_20.net_3 24 200
| device Reg_32bit_5.Reg_1bit_20.inverter_2.pmos.3 550 200
p data[20] vdd Reg_32bit_5.Reg_1bit_20.net_3 24 200
| device Reg_32bit_5.Reg_1bit_20.inverter_2.pmos.4 550 200
p data[20] vdd Reg_32bit_5.Reg_1bit_20.net_3 24 200
| end Reg_32bit_5.Reg_1bit_20.inverter_2
| device Reg_32bit_5.Reg_1bit_20.nmos_1 730 230
n inR1[6] Reg_32bit_5.Reg_1bit_20.net_2 out1[20] 24 100
| device Reg_32bit_5.Reg_1bit_20.nmos_2 730 360
n inR2[6] Reg_32bit_5.Reg_1bit_20.net_2 out2[20] 24 100
| end Reg_32bit_5.Reg_1bit_20
| begin Reg_32bit_5.Reg_1bit_21 510 2850
| begin Reg_32bit_5.Reg_1bit_21.inverter 560 210
| device Reg_32bit_5.Reg_1bit_21.inverter.nmos 550 360
n Reg_32bit_5.Reg_1bit_21.net_2 gnd Reg_32bit_5.Reg_1bit_21.net_1 24 100
| device Reg_32bit_5.Reg_1bit_21.inverter.pmos 550 200
p Reg_32bit_5.Reg_1bit_21.net_2 vdd Reg_32bit_5.Reg_1bit_21.net_1 24 200
| end Reg_32bit_5.Reg_1bit_21.inverter
| device Reg_32bit_5.Reg_1bit_21.nmos.1 390 260
n w[6] Reg_32bit_5.Reg_1bit_21.net_3 Reg_32bit_5.Reg_1bit_21.net_1 24 100
| device Reg_32bit_5.Reg_1bit_21.nmos.2 390 260
n w[6] Reg_32bit_5.Reg_1bit_21.net_3 Reg_32bit_5.Reg_1bit_21.net_1 24 100
| device Reg_32bit_5.Reg_1bit_21.nmos.3 390 260
n w[6] Reg_32bit_5.Reg_1bit_21.net_3 Reg_32bit_5.Reg_1bit_21.net_1 24 100
| device Reg_32bit_5.Reg_1bit_21.nmos.4 390 260
n w[6] Reg_32bit_5.Reg_1bit_21.net_3 Reg_32bit_5.Reg_1bit_21.net_1 24 100
| begin Reg_32bit_5.Reg_1bit_21.inverter_1 550 380
| device Reg_32bit_5.Reg_1bit_21.inverter_1.nmos.1 550 360
n Reg_32bit_5.Reg_1bit_21.net_1 gnd Reg_32bit_5.Reg_1bit_21.net_2 24 100
| device Reg_32bit_5.Reg_1bit_21.inverter_1.nmos.2 550 360
n Reg_32bit_5.Reg_1bit_21.net_1 gnd Reg_32bit_5.Reg_1bit_21.net_2 24 100
| device Reg_32bit_5.Reg_1bit_21.inverter_1.nmos.3 550 360
n Reg_32bit_5.Reg_1bit_21.net_1 gnd Reg_32bit_5.Reg_1bit_21.net_2 24 100
| device Reg_32bit_5.Reg_1bit_21.inverter_1.nmos.4 550 360
n Reg_32bit_5.Reg_1bit_21.net_1 gnd Reg_32bit_5.Reg_1bit_21.net_2 24 100
| device Reg_32bit_5.Reg_1bit_21.inverter_1.pmos.1 550 200
p Reg_32bit_5.Reg_1bit_21.net_1 vdd Reg_32bit_5.Reg_1bit_21.net_2 24 200
| device Reg_32bit_5.Reg_1bit_21.inverter_1.pmos.2 550 200
p Reg_32bit_5.Reg_1bit_21.net_1 vdd Reg_32bit_5.Reg_1bit_21.net_2 24 200
| device Reg_32bit_5.Reg_1bit_21.inverter_1.pmos.3 550 200
p Reg_32bit_5.Reg_1bit_21.net_1 vdd Reg_32bit_5.Reg_1bit_21.net_2 24 200
| device Reg_32bit_5.Reg_1bit_21.inverter_1.pmos.4 550 200
p Reg_32bit_5.Reg_1bit_21.net_1 vdd Reg_32bit_5.Reg_1bit_21.net_2 24 200
| end Reg_32bit_5.Reg_1bit_21.inverter_1
| begin Reg_32bit_5.Reg_1bit_21.inverter_2 290 260
| device Reg_32bit_5.Reg_1bit_21.inverter_2.nmos.1 550 360
n data[21] gnd Reg_32bit_5.Reg_1bit_21.net_3 24 100
| device Reg_32bit_5.Reg_1bit_21.inverter_2.nmos.2 550 360
n data[21] gnd Reg_32bit_5.Reg_1bit_21.net_3 24 100
| device Reg_32bit_5.Reg_1bit_21.inverter_2.nmos.3 550 360
n data[21] gnd Reg_32bit_5.Reg_1bit_21.net_3 24 100
| device Reg_32bit_5.Reg_1bit_21.inverter_2.nmos.4 550 360
n data[21] gnd Reg_32bit_5.Reg_1bit_21.net_3 24 100
| device Reg_32bit_5.Reg_1bit_21.inverter_2.pmos.1 550 200
p data[21] vdd Reg_32bit_5.Reg_1bit_21.net_3 24 200
| device Reg_32bit_5.Reg_1bit_21.inverter_2.pmos.2 550 200
p data[21] vdd Reg_32bit_5.Reg_1bit_21.net_3 24 200
| device Reg_32bit_5.Reg_1bit_21.inverter_2.pmos.3 550 200
p data[21] vdd Reg_32bit_5.Reg_1bit_21.net_3 24 200
| device Reg_32bit_5.Reg_1bit_21.inverter_2.pmos.4 550 200
p data[21] vdd Reg_32bit_5.Reg_1bit_21.net_3 24 200
| end Reg_32bit_5.Reg_1bit_21.inverter_2
| device Reg_32bit_5.Reg_1bit_21.nmos_1 730 230
n inR1[6] Reg_32bit_5.Reg_1bit_21.net_2 out1[21] 24 100
| device Reg_32bit_5.Reg_1bit_21.nmos_2 730 360
n inR2[6] Reg_32bit_5.Reg_1bit_21.net_2 out2[21] 24 100
| end Reg_32bit_5.Reg_1bit_21
| begin Reg_32bit_5.Reg_1bit_22 510 2980
| begin Reg_32bit_5.Reg_1bit_22.inverter 560 210
| device Reg_32bit_5.Reg_1bit_22.inverter.nmos 550 360
n Reg_32bit_5.Reg_1bit_22.net_2 gnd Reg_32bit_5.Reg_1bit_22.net_1 24 100
| device Reg_32bit_5.Reg_1bit_22.inverter.pmos 550 200
p Reg_32bit_5.Reg_1bit_22.net_2 vdd Reg_32bit_5.Reg_1bit_22.net_1 24 200
| end Reg_32bit_5.Reg_1bit_22.inverter
| device Reg_32bit_5.Reg_1bit_22.nmos.1 390 260
n w[6] Reg_32bit_5.Reg_1bit_22.net_3 Reg_32bit_5.Reg_1bit_22.net_1 24 100
| device Reg_32bit_5.Reg_1bit_22.nmos.2 390 260
n w[6] Reg_32bit_5.Reg_1bit_22.net_3 Reg_32bit_5.Reg_1bit_22.net_1 24 100
| device Reg_32bit_5.Reg_1bit_22.nmos.3 390 260
n w[6] Reg_32bit_5.Reg_1bit_22.net_3 Reg_32bit_5.Reg_1bit_22.net_1 24 100
| device Reg_32bit_5.Reg_1bit_22.nmos.4 390 260
n w[6] Reg_32bit_5.Reg_1bit_22.net_3 Reg_32bit_5.Reg_1bit_22.net_1 24 100
| begin Reg_32bit_5.Reg_1bit_22.inverter_1 550 380
| device Reg_32bit_5.Reg_1bit_22.inverter_1.nmos.1 550 360
n Reg_32bit_5.Reg_1bit_22.net_1 gnd Reg_32bit_5.Reg_1bit_22.net_2 24 100
| device Reg_32bit_5.Reg_1bit_22.inverter_1.nmos.2 550 360
n Reg_32bit_5.Reg_1bit_22.net_1 gnd Reg_32bit_5.Reg_1bit_22.net_2 24 100
| device Reg_32bit_5.Reg_1bit_22.inverter_1.nmos.3 550 360
n Reg_32bit_5.Reg_1bit_22.net_1 gnd Reg_32bit_5.Reg_1bit_22.net_2 24 100
| device Reg_32bit_5.Reg_1bit_22.inverter_1.nmos.4 550 360
n Reg_32bit_5.Reg_1bit_22.net_1 gnd Reg_32bit_5.Reg_1bit_22.net_2 24 100
| device Reg_32bit_5.Reg_1bit_22.inverter_1.pmos.1 550 200
p Reg_32bit_5.Reg_1bit_22.net_1 vdd Reg_32bit_5.Reg_1bit_22.net_2 24 200
| device Reg_32bit_5.Reg_1bit_22.inverter_1.pmos.2 550 200
p Reg_32bit_5.Reg_1bit_22.net_1 vdd Reg_32bit_5.Reg_1bit_22.net_2 24 200
| device Reg_32bit_5.Reg_1bit_22.inverter_1.pmos.3 550 200
p Reg_32bit_5.Reg_1bit_22.net_1 vdd Reg_32bit_5.Reg_1bit_22.net_2 24 200
| device Reg_32bit_5.Reg_1bit_22.inverter_1.pmos.4 550 200
p Reg_32bit_5.Reg_1bit_22.net_1 vdd Reg_32bit_5.Reg_1bit_22.net_2 24 200
| end Reg_32bit_5.Reg_1bit_22.inverter_1
| begin Reg_32bit_5.Reg_1bit_22.inverter_2 290 260
| device Reg_32bit_5.Reg_1bit_22.inverter_2.nmos.1 550 360
n data[22] gnd Reg_32bit_5.Reg_1bit_22.net_3 24 100
| device Reg_32bit_5.Reg_1bit_22.inverter_2.nmos.2 550 360
n data[22] gnd Reg_32bit_5.Reg_1bit_22.net_3 24 100
| device Reg_32bit_5.Reg_1bit_22.inverter_2.nmos.3 550 360
n data[22] gnd Reg_32bit_5.Reg_1bit_22.net_3 24 100
| device Reg_32bit_5.Reg_1bit_22.inverter_2.nmos.4 550 360
n data[22] gnd Reg_32bit_5.Reg_1bit_22.net_3 24 100
| device Reg_32bit_5.Reg_1bit_22.inverter_2.pmos.1 550 200
p data[22] vdd Reg_32bit_5.Reg_1bit_22.net_3 24 200
| device Reg_32bit_5.Reg_1bit_22.inverter_2.pmos.2 550 200
p data[22] vdd Reg_32bit_5.Reg_1bit_22.net_3 24 200
| device Reg_32bit_5.Reg_1bit_22.inverter_2.pmos.3 550 200
p data[22] vdd Reg_32bit_5.Reg_1bit_22.net_3 24 200
| device Reg_32bit_5.Reg_1bit_22.inverter_2.pmos.4 550 200
p data[22] vdd Reg_32bit_5.Reg_1bit_22.net_3 24 200
| end Reg_32bit_5.Reg_1bit_22.inverter_2
| device Reg_32bit_5.Reg_1bit_22.nmos_1 730 230
n inR1[6] Reg_32bit_5.Reg_1bit_22.net_2 out1[22] 24 100
| device Reg_32bit_5.Reg_1bit_22.nmos_2 730 360
n inR2[6] Reg_32bit_5.Reg_1bit_22.net_2 out2[22] 24 100
| end Reg_32bit_5.Reg_1bit_22
| begin Reg_32bit_5.Reg_1bit_23 510 3110
| begin Reg_32bit_5.Reg_1bit_23.inverter 560 210
| device Reg_32bit_5.Reg_1bit_23.inverter.nmos 550 360
n Reg_32bit_5.Reg_1bit_23.net_2 gnd Reg_32bit_5.Reg_1bit_23.net_1 24 100
| device Reg_32bit_5.Reg_1bit_23.inverter.pmos 550 200
p Reg_32bit_5.Reg_1bit_23.net_2 vdd Reg_32bit_5.Reg_1bit_23.net_1 24 200
| end Reg_32bit_5.Reg_1bit_23.inverter
| device Reg_32bit_5.Reg_1bit_23.nmos.1 390 260
n w[6] Reg_32bit_5.Reg_1bit_23.net_3 Reg_32bit_5.Reg_1bit_23.net_1 24 100
| device Reg_32bit_5.Reg_1bit_23.nmos.2 390 260
n w[6] Reg_32bit_5.Reg_1bit_23.net_3 Reg_32bit_5.Reg_1bit_23.net_1 24 100
| device Reg_32bit_5.Reg_1bit_23.nmos.3 390 260
n w[6] Reg_32bit_5.Reg_1bit_23.net_3 Reg_32bit_5.Reg_1bit_23.net_1 24 100
| device Reg_32bit_5.Reg_1bit_23.nmos.4 390 260
n w[6] Reg_32bit_5.Reg_1bit_23.net_3 Reg_32bit_5.Reg_1bit_23.net_1 24 100
| begin Reg_32bit_5.Reg_1bit_23.inverter_1 550 380
| device Reg_32bit_5.Reg_1bit_23.inverter_1.nmos.1 550 360
n Reg_32bit_5.Reg_1bit_23.net_1 gnd Reg_32bit_5.Reg_1bit_23.net_2 24 100
| device Reg_32bit_5.Reg_1bit_23.inverter_1.nmos.2 550 360
n Reg_32bit_5.Reg_1bit_23.net_1 gnd Reg_32bit_5.Reg_1bit_23.net_2 24 100
| device Reg_32bit_5.Reg_1bit_23.inverter_1.nmos.3 550 360
n Reg_32bit_5.Reg_1bit_23.net_1 gnd Reg_32bit_5.Reg_1bit_23.net_2 24 100
| device Reg_32bit_5.Reg_1bit_23.inverter_1.nmos.4 550 360
n Reg_32bit_5.Reg_1bit_23.net_1 gnd Reg_32bit_5.Reg_1bit_23.net_2 24 100
| device Reg_32bit_5.Reg_1bit_23.inverter_1.pmos.1 550 200
p Reg_32bit_5.Reg_1bit_23.net_1 vdd Reg_32bit_5.Reg_1bit_23.net_2 24 200
| device Reg_32bit_5.Reg_1bit_23.inverter_1.pmos.2 550 200
p Reg_32bit_5.Reg_1bit_23.net_1 vdd Reg_32bit_5.Reg_1bit_23.net_2 24 200
| device Reg_32bit_5.Reg_1bit_23.inverter_1.pmos.3 550 200
p Reg_32bit_5.Reg_1bit_23.net_1 vdd Reg_32bit_5.Reg_1bit_23.net_2 24 200
| device Reg_32bit_5.Reg_1bit_23.inverter_1.pmos.4 550 200
p Reg_32bit_5.Reg_1bit_23.net_1 vdd Reg_32bit_5.Reg_1bit_23.net_2 24 200
| end Reg_32bit_5.Reg_1bit_23.inverter_1
| begin Reg_32bit_5.Reg_1bit_23.inverter_2 290 260
| device Reg_32bit_5.Reg_1bit_23.inverter_2.nmos.1 550 360
n data[23] gnd Reg_32bit_5.Reg_1bit_23.net_3 24 100
| device Reg_32bit_5.Reg_1bit_23.inverter_2.nmos.2 550 360
n data[23] gnd Reg_32bit_5.Reg_1bit_23.net_3 24 100
| device Reg_32bit_5.Reg_1bit_23.inverter_2.nmos.3 550 360
n data[23] gnd Reg_32bit_5.Reg_1bit_23.net_3 24 100
| device Reg_32bit_5.Reg_1bit_23.inverter_2.nmos.4 550 360
n data[23] gnd Reg_32bit_5.Reg_1bit_23.net_3 24 100
| device Reg_32bit_5.Reg_1bit_23.inverter_2.pmos.1 550 200
p data[23] vdd Reg_32bit_5.Reg_1bit_23.net_3 24 200
| device Reg_32bit_5.Reg_1bit_23.inverter_2.pmos.2 550 200
p data[23] vdd Reg_32bit_5.Reg_1bit_23.net_3 24 200
| device Reg_32bit_5.Reg_1bit_23.inverter_2.pmos.3 550 200
p data[23] vdd Reg_32bit_5.Reg_1bit_23.net_3 24 200
| device Reg_32bit_5.Reg_1bit_23.inverter_2.pmos.4 550 200
p data[23] vdd Reg_32bit_5.Reg_1bit_23.net_3 24 200
| end Reg_32bit_5.Reg_1bit_23.inverter_2
| device Reg_32bit_5.Reg_1bit_23.nmos_1 730 230
n inR1[6] Reg_32bit_5.Reg_1bit_23.net_2 out1[23] 24 100
| device Reg_32bit_5.Reg_1bit_23.nmos_2 730 360
n inR2[6] Reg_32bit_5.Reg_1bit_23.net_2 out2[23] 24 100
| end Reg_32bit_5.Reg_1bit_23
| begin Reg_32bit_5.Reg_1bit_24 510 3250
| begin Reg_32bit_5.Reg_1bit_24.inverter 560 210
| device Reg_32bit_5.Reg_1bit_24.inverter.nmos 550 360
n Reg_32bit_5.Reg_1bit_24.net_2 gnd Reg_32bit_5.Reg_1bit_24.net_1 24 100
| device Reg_32bit_5.Reg_1bit_24.inverter.pmos 550 200
p Reg_32bit_5.Reg_1bit_24.net_2 vdd Reg_32bit_5.Reg_1bit_24.net_1 24 200
| end Reg_32bit_5.Reg_1bit_24.inverter
| device Reg_32bit_5.Reg_1bit_24.nmos.1 390 260
n w[6] Reg_32bit_5.Reg_1bit_24.net_3 Reg_32bit_5.Reg_1bit_24.net_1 24 100
| device Reg_32bit_5.Reg_1bit_24.nmos.2 390 260
n w[6] Reg_32bit_5.Reg_1bit_24.net_3 Reg_32bit_5.Reg_1bit_24.net_1 24 100
| device Reg_32bit_5.Reg_1bit_24.nmos.3 390 260
n w[6] Reg_32bit_5.Reg_1bit_24.net_3 Reg_32bit_5.Reg_1bit_24.net_1 24 100
| device Reg_32bit_5.Reg_1bit_24.nmos.4 390 260
n w[6] Reg_32bit_5.Reg_1bit_24.net_3 Reg_32bit_5.Reg_1bit_24.net_1 24 100
| begin Reg_32bit_5.Reg_1bit_24.inverter_1 550 380
| device Reg_32bit_5.Reg_1bit_24.inverter_1.nmos.1 550 360
n Reg_32bit_5.Reg_1bit_24.net_1 gnd Reg_32bit_5.Reg_1bit_24.net_2 24 100
| device Reg_32bit_5.Reg_1bit_24.inverter_1.nmos.2 550 360
n Reg_32bit_5.Reg_1bit_24.net_1 gnd Reg_32bit_5.Reg_1bit_24.net_2 24 100
| device Reg_32bit_5.Reg_1bit_24.inverter_1.nmos.3 550 360
n Reg_32bit_5.Reg_1bit_24.net_1 gnd Reg_32bit_5.Reg_1bit_24.net_2 24 100
| device Reg_32bit_5.Reg_1bit_24.inverter_1.nmos.4 550 360
n Reg_32bit_5.Reg_1bit_24.net_1 gnd Reg_32bit_5.Reg_1bit_24.net_2 24 100
| device Reg_32bit_5.Reg_1bit_24.inverter_1.pmos.1 550 200
p Reg_32bit_5.Reg_1bit_24.net_1 vdd Reg_32bit_5.Reg_1bit_24.net_2 24 200
| device Reg_32bit_5.Reg_1bit_24.inverter_1.pmos.2 550 200
p Reg_32bit_5.Reg_1bit_24.net_1 vdd Reg_32bit_5.Reg_1bit_24.net_2 24 200
| device Reg_32bit_5.Reg_1bit_24.inverter_1.pmos.3 550 200
p Reg_32bit_5.Reg_1bit_24.net_1 vdd Reg_32bit_5.Reg_1bit_24.net_2 24 200
| device Reg_32bit_5.Reg_1bit_24.inverter_1.pmos.4 550 200
p Reg_32bit_5.Reg_1bit_24.net_1 vdd Reg_32bit_5.Reg_1bit_24.net_2 24 200
| end Reg_32bit_5.Reg_1bit_24.inverter_1
| begin Reg_32bit_5.Reg_1bit_24.inverter_2 290 260
| device Reg_32bit_5.Reg_1bit_24.inverter_2.nmos.1 550 360
n data[24] gnd Reg_32bit_5.Reg_1bit_24.net_3 24 100
| device Reg_32bit_5.Reg_1bit_24.inverter_2.nmos.2 550 360
n data[24] gnd Reg_32bit_5.Reg_1bit_24.net_3 24 100
| device Reg_32bit_5.Reg_1bit_24.inverter_2.nmos.3 550 360
n data[24] gnd Reg_32bit_5.Reg_1bit_24.net_3 24 100
| device Reg_32bit_5.Reg_1bit_24.inverter_2.nmos.4 550 360
n data[24] gnd Reg_32bit_5.Reg_1bit_24.net_3 24 100
| device Reg_32bit_5.Reg_1bit_24.inverter_2.pmos.1 550 200
p data[24] vdd Reg_32bit_5.Reg_1bit_24.net_3 24 200
| device Reg_32bit_5.Reg_1bit_24.inverter_2.pmos.2 550 200
p data[24] vdd Reg_32bit_5.Reg_1bit_24.net_3 24 200
| device Reg_32bit_5.Reg_1bit_24.inverter_2.pmos.3 550 200
p data[24] vdd Reg_32bit_5.Reg_1bit_24.net_3 24 200
| device Reg_32bit_5.Reg_1bit_24.inverter_2.pmos.4 550 200
p data[24] vdd Reg_32bit_5.Reg_1bit_24.net_3 24 200
| end Reg_32bit_5.Reg_1bit_24.inverter_2
| device Reg_32bit_5.Reg_1bit_24.nmos_1 730 230
n inR1[6] Reg_32bit_5.Reg_1bit_24.net_2 out1[24] 24 100
| device Reg_32bit_5.Reg_1bit_24.nmos_2 730 360
n inR2[6] Reg_32bit_5.Reg_1bit_24.net_2 out2[24] 24 100
| end Reg_32bit_5.Reg_1bit_24
| begin Reg_32bit_5.Reg_1bit_25 510 3380
| begin Reg_32bit_5.Reg_1bit_25.inverter 560 210
| device Reg_32bit_5.Reg_1bit_25.inverter.nmos 550 360
n Reg_32bit_5.Reg_1bit_25.net_2 gnd Reg_32bit_5.Reg_1bit_25.net_1 24 100
| device Reg_32bit_5.Reg_1bit_25.inverter.pmos 550 200
p Reg_32bit_5.Reg_1bit_25.net_2 vdd Reg_32bit_5.Reg_1bit_25.net_1 24 200
| end Reg_32bit_5.Reg_1bit_25.inverter
| device Reg_32bit_5.Reg_1bit_25.nmos.1 390 260
n w[6] Reg_32bit_5.Reg_1bit_25.net_3 Reg_32bit_5.Reg_1bit_25.net_1 24 100
| device Reg_32bit_5.Reg_1bit_25.nmos.2 390 260
n w[6] Reg_32bit_5.Reg_1bit_25.net_3 Reg_32bit_5.Reg_1bit_25.net_1 24 100
| device Reg_32bit_5.Reg_1bit_25.nmos.3 390 260
n w[6] Reg_32bit_5.Reg_1bit_25.net_3 Reg_32bit_5.Reg_1bit_25.net_1 24 100
| device Reg_32bit_5.Reg_1bit_25.nmos.4 390 260
n w[6] Reg_32bit_5.Reg_1bit_25.net_3 Reg_32bit_5.Reg_1bit_25.net_1 24 100
| begin Reg_32bit_5.Reg_1bit_25.inverter_1 550 380
| device Reg_32bit_5.Reg_1bit_25.inverter_1.nmos.1 550 360
n Reg_32bit_5.Reg_1bit_25.net_1 gnd Reg_32bit_5.Reg_1bit_25.net_2 24 100
| device Reg_32bit_5.Reg_1bit_25.inverter_1.nmos.2 550 360
n Reg_32bit_5.Reg_1bit_25.net_1 gnd Reg_32bit_5.Reg_1bit_25.net_2 24 100
| device Reg_32bit_5.Reg_1bit_25.inverter_1.nmos.3 550 360
n Reg_32bit_5.Reg_1bit_25.net_1 gnd Reg_32bit_5.Reg_1bit_25.net_2 24 100
| device Reg_32bit_5.Reg_1bit_25.inverter_1.nmos.4 550 360
n Reg_32bit_5.Reg_1bit_25.net_1 gnd Reg_32bit_5.Reg_1bit_25.net_2 24 100
| device Reg_32bit_5.Reg_1bit_25.inverter_1.pmos.1 550 200
p Reg_32bit_5.Reg_1bit_25.net_1 vdd Reg_32bit_5.Reg_1bit_25.net_2 24 200
| device Reg_32bit_5.Reg_1bit_25.inverter_1.pmos.2 550 200
p Reg_32bit_5.Reg_1bit_25.net_1 vdd Reg_32bit_5.Reg_1bit_25.net_2 24 200
| device Reg_32bit_5.Reg_1bit_25.inverter_1.pmos.3 550 200
p Reg_32bit_5.Reg_1bit_25.net_1 vdd Reg_32bit_5.Reg_1bit_25.net_2 24 200
| device Reg_32bit_5.Reg_1bit_25.inverter_1.pmos.4 550 200
p Reg_32bit_5.Reg_1bit_25.net_1 vdd Reg_32bit_5.Reg_1bit_25.net_2 24 200
| end Reg_32bit_5.Reg_1bit_25.inverter_1
| begin Reg_32bit_5.Reg_1bit_25.inverter_2 290 260
| device Reg_32bit_5.Reg_1bit_25.inverter_2.nmos.1 550 360
n data[25] gnd Reg_32bit_5.Reg_1bit_25.net_3 24 100
| device Reg_32bit_5.Reg_1bit_25.inverter_2.nmos.2 550 360
n data[25] gnd Reg_32bit_5.Reg_1bit_25.net_3 24 100
| device Reg_32bit_5.Reg_1bit_25.inverter_2.nmos.3 550 360
n data[25] gnd Reg_32bit_5.Reg_1bit_25.net_3 24 100
| device Reg_32bit_5.Reg_1bit_25.inverter_2.nmos.4 550 360
n data[25] gnd Reg_32bit_5.Reg_1bit_25.net_3 24 100
| device Reg_32bit_5.Reg_1bit_25.inverter_2.pmos.1 550 200
p data[25] vdd Reg_32bit_5.Reg_1bit_25.net_3 24 200
| device Reg_32bit_5.Reg_1bit_25.inverter_2.pmos.2 550 200
p data[25] vdd Reg_32bit_5.Reg_1bit_25.net_3 24 200
| device Reg_32bit_5.Reg_1bit_25.inverter_2.pmos.3 550 200
p data[25] vdd Reg_32bit_5.Reg_1bit_25.net_3 24 200
| device Reg_32bit_5.Reg_1bit_25.inverter_2.pmos.4 550 200
p data[25] vdd Reg_32bit_5.Reg_1bit_25.net_3 24 200
| end Reg_32bit_5.Reg_1bit_25.inverter_2
| device Reg_32bit_5.Reg_1bit_25.nmos_1 730 230
n inR1[6] Reg_32bit_5.Reg_1bit_25.net_2 out1[25] 24 100
| device Reg_32bit_5.Reg_1bit_25.nmos_2 730 360
n inR2[6] Reg_32bit_5.Reg_1bit_25.net_2 out2[25] 24 100
| end Reg_32bit_5.Reg_1bit_25
| begin Reg_32bit_5.Reg_1bit_26 510 3510
| begin Reg_32bit_5.Reg_1bit_26.inverter 560 210
| device Reg_32bit_5.Reg_1bit_26.inverter.nmos 550 360
n Reg_32bit_5.Reg_1bit_26.net_2 gnd Reg_32bit_5.Reg_1bit_26.net_1 24 100
| device Reg_32bit_5.Reg_1bit_26.inverter.pmos 550 200
p Reg_32bit_5.Reg_1bit_26.net_2 vdd Reg_32bit_5.Reg_1bit_26.net_1 24 200
| end Reg_32bit_5.Reg_1bit_26.inverter
| device Reg_32bit_5.Reg_1bit_26.nmos.1 390 260
n w[6] Reg_32bit_5.Reg_1bit_26.net_3 Reg_32bit_5.Reg_1bit_26.net_1 24 100
| device Reg_32bit_5.Reg_1bit_26.nmos.2 390 260
n w[6] Reg_32bit_5.Reg_1bit_26.net_3 Reg_32bit_5.Reg_1bit_26.net_1 24 100
| device Reg_32bit_5.Reg_1bit_26.nmos.3 390 260
n w[6] Reg_32bit_5.Reg_1bit_26.net_3 Reg_32bit_5.Reg_1bit_26.net_1 24 100
| device Reg_32bit_5.Reg_1bit_26.nmos.4 390 260
n w[6] Reg_32bit_5.Reg_1bit_26.net_3 Reg_32bit_5.Reg_1bit_26.net_1 24 100
| begin Reg_32bit_5.Reg_1bit_26.inverter_1 550 380
| device Reg_32bit_5.Reg_1bit_26.inverter_1.nmos.1 550 360
n Reg_32bit_5.Reg_1bit_26.net_1 gnd Reg_32bit_5.Reg_1bit_26.net_2 24 100
| device Reg_32bit_5.Reg_1bit_26.inverter_1.nmos.2 550 360
n Reg_32bit_5.Reg_1bit_26.net_1 gnd Reg_32bit_5.Reg_1bit_26.net_2 24 100
| device Reg_32bit_5.Reg_1bit_26.inverter_1.nmos.3 550 360
n Reg_32bit_5.Reg_1bit_26.net_1 gnd Reg_32bit_5.Reg_1bit_26.net_2 24 100
| device Reg_32bit_5.Reg_1bit_26.inverter_1.nmos.4 550 360
n Reg_32bit_5.Reg_1bit_26.net_1 gnd Reg_32bit_5.Reg_1bit_26.net_2 24 100
| device Reg_32bit_5.Reg_1bit_26.inverter_1.pmos.1 550 200
p Reg_32bit_5.Reg_1bit_26.net_1 vdd Reg_32bit_5.Reg_1bit_26.net_2 24 200
| device Reg_32bit_5.Reg_1bit_26.inverter_1.pmos.2 550 200
p Reg_32bit_5.Reg_1bit_26.net_1 vdd Reg_32bit_5.Reg_1bit_26.net_2 24 200
| device Reg_32bit_5.Reg_1bit_26.inverter_1.pmos.3 550 200
p Reg_32bit_5.Reg_1bit_26.net_1 vdd Reg_32bit_5.Reg_1bit_26.net_2 24 200
| device Reg_32bit_5.Reg_1bit_26.inverter_1.pmos.4 550 200
p Reg_32bit_5.Reg_1bit_26.net_1 vdd Reg_32bit_5.Reg_1bit_26.net_2 24 200
| end Reg_32bit_5.Reg_1bit_26.inverter_1
| begin Reg_32bit_5.Reg_1bit_26.inverter_2 290 260
| device Reg_32bit_5.Reg_1bit_26.inverter_2.nmos.1 550 360
n data[26] gnd Reg_32bit_5.Reg_1bit_26.net_3 24 100
| device Reg_32bit_5.Reg_1bit_26.inverter_2.nmos.2 550 360
n data[26] gnd Reg_32bit_5.Reg_1bit_26.net_3 24 100
| device Reg_32bit_5.Reg_1bit_26.inverter_2.nmos.3 550 360
n data[26] gnd Reg_32bit_5.Reg_1bit_26.net_3 24 100
| device Reg_32bit_5.Reg_1bit_26.inverter_2.nmos.4 550 360
n data[26] gnd Reg_32bit_5.Reg_1bit_26.net_3 24 100
| device Reg_32bit_5.Reg_1bit_26.inverter_2.pmos.1 550 200
p data[26] vdd Reg_32bit_5.Reg_1bit_26.net_3 24 200
| device Reg_32bit_5.Reg_1bit_26.inverter_2.pmos.2 550 200
p data[26] vdd Reg_32bit_5.Reg_1bit_26.net_3 24 200
| device Reg_32bit_5.Reg_1bit_26.inverter_2.pmos.3 550 200
p data[26] vdd Reg_32bit_5.Reg_1bit_26.net_3 24 200
| device Reg_32bit_5.Reg_1bit_26.inverter_2.pmos.4 550 200
p data[26] vdd Reg_32bit_5.Reg_1bit_26.net_3 24 200
| end Reg_32bit_5.Reg_1bit_26.inverter_2
| device Reg_32bit_5.Reg_1bit_26.nmos_1 730 230
n inR1[6] Reg_32bit_5.Reg_1bit_26.net_2 out1[26] 24 100
| device Reg_32bit_5.Reg_1bit_26.nmos_2 730 360
n inR2[6] Reg_32bit_5.Reg_1bit_26.net_2 out2[26] 24 100
| end Reg_32bit_5.Reg_1bit_26
| begin Reg_32bit_5.Reg_1bit_27 510 3640
| begin Reg_32bit_5.Reg_1bit_27.inverter 560 210
| device Reg_32bit_5.Reg_1bit_27.inverter.nmos 550 360
n Reg_32bit_5.Reg_1bit_27.net_2 gnd Reg_32bit_5.Reg_1bit_27.net_1 24 100
| device Reg_32bit_5.Reg_1bit_27.inverter.pmos 550 200
p Reg_32bit_5.Reg_1bit_27.net_2 vdd Reg_32bit_5.Reg_1bit_27.net_1 24 200
| end Reg_32bit_5.Reg_1bit_27.inverter
| device Reg_32bit_5.Reg_1bit_27.nmos.1 390 260
n w[6] Reg_32bit_5.Reg_1bit_27.net_3 Reg_32bit_5.Reg_1bit_27.net_1 24 100
| device Reg_32bit_5.Reg_1bit_27.nmos.2 390 260
n w[6] Reg_32bit_5.Reg_1bit_27.net_3 Reg_32bit_5.Reg_1bit_27.net_1 24 100
| device Reg_32bit_5.Reg_1bit_27.nmos.3 390 260
n w[6] Reg_32bit_5.Reg_1bit_27.net_3 Reg_32bit_5.Reg_1bit_27.net_1 24 100
| device Reg_32bit_5.Reg_1bit_27.nmos.4 390 260
n w[6] Reg_32bit_5.Reg_1bit_27.net_3 Reg_32bit_5.Reg_1bit_27.net_1 24 100
| begin Reg_32bit_5.Reg_1bit_27.inverter_1 550 380
| device Reg_32bit_5.Reg_1bit_27.inverter_1.nmos.1 550 360
n Reg_32bit_5.Reg_1bit_27.net_1 gnd Reg_32bit_5.Reg_1bit_27.net_2 24 100
| device Reg_32bit_5.Reg_1bit_27.inverter_1.nmos.2 550 360
n Reg_32bit_5.Reg_1bit_27.net_1 gnd Reg_32bit_5.Reg_1bit_27.net_2 24 100
| device Reg_32bit_5.Reg_1bit_27.inverter_1.nmos.3 550 360
n Reg_32bit_5.Reg_1bit_27.net_1 gnd Reg_32bit_5.Reg_1bit_27.net_2 24 100
| device Reg_32bit_5.Reg_1bit_27.inverter_1.nmos.4 550 360
n Reg_32bit_5.Reg_1bit_27.net_1 gnd Reg_32bit_5.Reg_1bit_27.net_2 24 100
| device Reg_32bit_5.Reg_1bit_27.inverter_1.pmos.1 550 200
p Reg_32bit_5.Reg_1bit_27.net_1 vdd Reg_32bit_5.Reg_1bit_27.net_2 24 200
| device Reg_32bit_5.Reg_1bit_27.inverter_1.pmos.2 550 200
p Reg_32bit_5.Reg_1bit_27.net_1 vdd Reg_32bit_5.Reg_1bit_27.net_2 24 200
| device Reg_32bit_5.Reg_1bit_27.inverter_1.pmos.3 550 200
p Reg_32bit_5.Reg_1bit_27.net_1 vdd Reg_32bit_5.Reg_1bit_27.net_2 24 200
| device Reg_32bit_5.Reg_1bit_27.inverter_1.pmos.4 550 200
p Reg_32bit_5.Reg_1bit_27.net_1 vdd Reg_32bit_5.Reg_1bit_27.net_2 24 200
| end Reg_32bit_5.Reg_1bit_27.inverter_1
| begin Reg_32bit_5.Reg_1bit_27.inverter_2 290 260
| device Reg_32bit_5.Reg_1bit_27.inverter_2.nmos.1 550 360
n data[27] gnd Reg_32bit_5.Reg_1bit_27.net_3 24 100
| device Reg_32bit_5.Reg_1bit_27.inverter_2.nmos.2 550 360
n data[27] gnd Reg_32bit_5.Reg_1bit_27.net_3 24 100
| device Reg_32bit_5.Reg_1bit_27.inverter_2.nmos.3 550 360
n data[27] gnd Reg_32bit_5.Reg_1bit_27.net_3 24 100
| device Reg_32bit_5.Reg_1bit_27.inverter_2.nmos.4 550 360
n data[27] gnd Reg_32bit_5.Reg_1bit_27.net_3 24 100
| device Reg_32bit_5.Reg_1bit_27.inverter_2.pmos.1 550 200
p data[27] vdd Reg_32bit_5.Reg_1bit_27.net_3 24 200
| device Reg_32bit_5.Reg_1bit_27.inverter_2.pmos.2 550 200
p data[27] vdd Reg_32bit_5.Reg_1bit_27.net_3 24 200
| device Reg_32bit_5.Reg_1bit_27.inverter_2.pmos.3 550 200
p data[27] vdd Reg_32bit_5.Reg_1bit_27.net_3 24 200
| device Reg_32bit_5.Reg_1bit_27.inverter_2.pmos.4 550 200
p data[27] vdd Reg_32bit_5.Reg_1bit_27.net_3 24 200
| end Reg_32bit_5.Reg_1bit_27.inverter_2
| device Reg_32bit_5.Reg_1bit_27.nmos_1 730 230
n inR1[6] Reg_32bit_5.Reg_1bit_27.net_2 out1[27] 24 100
| device Reg_32bit_5.Reg_1bit_27.nmos_2 730 360
n inR2[6] Reg_32bit_5.Reg_1bit_27.net_2 out2[27] 24 100
| end Reg_32bit_5.Reg_1bit_27
| begin Reg_32bit_5.Reg_1bit_28 510 3770
| begin Reg_32bit_5.Reg_1bit_28.inverter 560 210
| device Reg_32bit_5.Reg_1bit_28.inverter.nmos 550 360
n Reg_32bit_5.Reg_1bit_28.net_2 gnd Reg_32bit_5.Reg_1bit_28.net_1 24 100
| device Reg_32bit_5.Reg_1bit_28.inverter.pmos 550 200
p Reg_32bit_5.Reg_1bit_28.net_2 vdd Reg_32bit_5.Reg_1bit_28.net_1 24 200
| end Reg_32bit_5.Reg_1bit_28.inverter
| device Reg_32bit_5.Reg_1bit_28.nmos.1 390 260
n w[6] Reg_32bit_5.Reg_1bit_28.net_3 Reg_32bit_5.Reg_1bit_28.net_1 24 100
| device Reg_32bit_5.Reg_1bit_28.nmos.2 390 260
n w[6] Reg_32bit_5.Reg_1bit_28.net_3 Reg_32bit_5.Reg_1bit_28.net_1 24 100
| device Reg_32bit_5.Reg_1bit_28.nmos.3 390 260
n w[6] Reg_32bit_5.Reg_1bit_28.net_3 Reg_32bit_5.Reg_1bit_28.net_1 24 100
| device Reg_32bit_5.Reg_1bit_28.nmos.4 390 260
n w[6] Reg_32bit_5.Reg_1bit_28.net_3 Reg_32bit_5.Reg_1bit_28.net_1 24 100
| begin Reg_32bit_5.Reg_1bit_28.inverter_1 550 380
| device Reg_32bit_5.Reg_1bit_28.inverter_1.nmos.1 550 360
n Reg_32bit_5.Reg_1bit_28.net_1 gnd Reg_32bit_5.Reg_1bit_28.net_2 24 100
| device Reg_32bit_5.Reg_1bit_28.inverter_1.nmos.2 550 360
n Reg_32bit_5.Reg_1bit_28.net_1 gnd Reg_32bit_5.Reg_1bit_28.net_2 24 100
| device Reg_32bit_5.Reg_1bit_28.inverter_1.nmos.3 550 360
n Reg_32bit_5.Reg_1bit_28.net_1 gnd Reg_32bit_5.Reg_1bit_28.net_2 24 100
| device Reg_32bit_5.Reg_1bit_28.inverter_1.nmos.4 550 360
n Reg_32bit_5.Reg_1bit_28.net_1 gnd Reg_32bit_5.Reg_1bit_28.net_2 24 100
| device Reg_32bit_5.Reg_1bit_28.inverter_1.pmos.1 550 200
p Reg_32bit_5.Reg_1bit_28.net_1 vdd Reg_32bit_5.Reg_1bit_28.net_2 24 200
| device Reg_32bit_5.Reg_1bit_28.inverter_1.pmos.2 550 200
p Reg_32bit_5.Reg_1bit_28.net_1 vdd Reg_32bit_5.Reg_1bit_28.net_2 24 200
| device Reg_32bit_5.Reg_1bit_28.inverter_1.pmos.3 550 200
p Reg_32bit_5.Reg_1bit_28.net_1 vdd Reg_32bit_5.Reg_1bit_28.net_2 24 200
| device Reg_32bit_5.Reg_1bit_28.inverter_1.pmos.4 550 200
p Reg_32bit_5.Reg_1bit_28.net_1 vdd Reg_32bit_5.Reg_1bit_28.net_2 24 200
| end Reg_32bit_5.Reg_1bit_28.inverter_1
| begin Reg_32bit_5.Reg_1bit_28.inverter_2 290 260
| device Reg_32bit_5.Reg_1bit_28.inverter_2.nmos.1 550 360
n data[28] gnd Reg_32bit_5.Reg_1bit_28.net_3 24 100
| device Reg_32bit_5.Reg_1bit_28.inverter_2.nmos.2 550 360
n data[28] gnd Reg_32bit_5.Reg_1bit_28.net_3 24 100
| device Reg_32bit_5.Reg_1bit_28.inverter_2.nmos.3 550 360
n data[28] gnd Reg_32bit_5.Reg_1bit_28.net_3 24 100
| device Reg_32bit_5.Reg_1bit_28.inverter_2.nmos.4 550 360
n data[28] gnd Reg_32bit_5.Reg_1bit_28.net_3 24 100
| device Reg_32bit_5.Reg_1bit_28.inverter_2.pmos.1 550 200
p data[28] vdd Reg_32bit_5.Reg_1bit_28.net_3 24 200
| device Reg_32bit_5.Reg_1bit_28.inverter_2.pmos.2 550 200
p data[28] vdd Reg_32bit_5.Reg_1bit_28.net_3 24 200
| device Reg_32bit_5.Reg_1bit_28.inverter_2.pmos.3 550 200
p data[28] vdd Reg_32bit_5.Reg_1bit_28.net_3 24 200
| device Reg_32bit_5.Reg_1bit_28.inverter_2.pmos.4 550 200
p data[28] vdd Reg_32bit_5.Reg_1bit_28.net_3 24 200
| end Reg_32bit_5.Reg_1bit_28.inverter_2
| device Reg_32bit_5.Reg_1bit_28.nmos_1 730 230
n inR1[6] Reg_32bit_5.Reg_1bit_28.net_2 out1[28] 24 100
| device Reg_32bit_5.Reg_1bit_28.nmos_2 730 360
n inR2[6] Reg_32bit_5.Reg_1bit_28.net_2 out2[28] 24 100
| end Reg_32bit_5.Reg_1bit_28
| begin Reg_32bit_5.Reg_1bit_29 510 3900
| begin Reg_32bit_5.Reg_1bit_29.inverter 560 210
| device Reg_32bit_5.Reg_1bit_29.inverter.nmos 550 360
n Reg_32bit_5.Reg_1bit_29.net_2 gnd Reg_32bit_5.Reg_1bit_29.net_1 24 100
| device Reg_32bit_5.Reg_1bit_29.inverter.pmos 550 200
p Reg_32bit_5.Reg_1bit_29.net_2 vdd Reg_32bit_5.Reg_1bit_29.net_1 24 200
| end Reg_32bit_5.Reg_1bit_29.inverter
| device Reg_32bit_5.Reg_1bit_29.nmos.1 390 260
n w[6] Reg_32bit_5.Reg_1bit_29.net_3 Reg_32bit_5.Reg_1bit_29.net_1 24 100
| device Reg_32bit_5.Reg_1bit_29.nmos.2 390 260
n w[6] Reg_32bit_5.Reg_1bit_29.net_3 Reg_32bit_5.Reg_1bit_29.net_1 24 100
| device Reg_32bit_5.Reg_1bit_29.nmos.3 390 260
n w[6] Reg_32bit_5.Reg_1bit_29.net_3 Reg_32bit_5.Reg_1bit_29.net_1 24 100
| device Reg_32bit_5.Reg_1bit_29.nmos.4 390 260
n w[6] Reg_32bit_5.Reg_1bit_29.net_3 Reg_32bit_5.Reg_1bit_29.net_1 24 100
| begin Reg_32bit_5.Reg_1bit_29.inverter_1 550 380
| device Reg_32bit_5.Reg_1bit_29.inverter_1.nmos.1 550 360
n Reg_32bit_5.Reg_1bit_29.net_1 gnd Reg_32bit_5.Reg_1bit_29.net_2 24 100
| device Reg_32bit_5.Reg_1bit_29.inverter_1.nmos.2 550 360
n Reg_32bit_5.Reg_1bit_29.net_1 gnd Reg_32bit_5.Reg_1bit_29.net_2 24 100
| device Reg_32bit_5.Reg_1bit_29.inverter_1.nmos.3 550 360
n Reg_32bit_5.Reg_1bit_29.net_1 gnd Reg_32bit_5.Reg_1bit_29.net_2 24 100
| device Reg_32bit_5.Reg_1bit_29.inverter_1.nmos.4 550 360
n Reg_32bit_5.Reg_1bit_29.net_1 gnd Reg_32bit_5.Reg_1bit_29.net_2 24 100
| device Reg_32bit_5.Reg_1bit_29.inverter_1.pmos.1 550 200
p Reg_32bit_5.Reg_1bit_29.net_1 vdd Reg_32bit_5.Reg_1bit_29.net_2 24 200
| device Reg_32bit_5.Reg_1bit_29.inverter_1.pmos.2 550 200
p Reg_32bit_5.Reg_1bit_29.net_1 vdd Reg_32bit_5.Reg_1bit_29.net_2 24 200
| device Reg_32bit_5.Reg_1bit_29.inverter_1.pmos.3 550 200
p Reg_32bit_5.Reg_1bit_29.net_1 vdd Reg_32bit_5.Reg_1bit_29.net_2 24 200
| device Reg_32bit_5.Reg_1bit_29.inverter_1.pmos.4 550 200
p Reg_32bit_5.Reg_1bit_29.net_1 vdd Reg_32bit_5.Reg_1bit_29.net_2 24 200
| end Reg_32bit_5.Reg_1bit_29.inverter_1
| begin Reg_32bit_5.Reg_1bit_29.inverter_2 290 260
| device Reg_32bit_5.Reg_1bit_29.inverter_2.nmos.1 550 360
n data[29] gnd Reg_32bit_5.Reg_1bit_29.net_3 24 100
| device Reg_32bit_5.Reg_1bit_29.inverter_2.nmos.2 550 360
n data[29] gnd Reg_32bit_5.Reg_1bit_29.net_3 24 100
| device Reg_32bit_5.Reg_1bit_29.inverter_2.nmos.3 550 360
n data[29] gnd Reg_32bit_5.Reg_1bit_29.net_3 24 100
| device Reg_32bit_5.Reg_1bit_29.inverter_2.nmos.4 550 360
n data[29] gnd Reg_32bit_5.Reg_1bit_29.net_3 24 100
| device Reg_32bit_5.Reg_1bit_29.inverter_2.pmos.1 550 200
p data[29] vdd Reg_32bit_5.Reg_1bit_29.net_3 24 200
| device Reg_32bit_5.Reg_1bit_29.inverter_2.pmos.2 550 200
p data[29] vdd Reg_32bit_5.Reg_1bit_29.net_3 24 200
| device Reg_32bit_5.Reg_1bit_29.inverter_2.pmos.3 550 200
p data[29] vdd Reg_32bit_5.Reg_1bit_29.net_3 24 200
| device Reg_32bit_5.Reg_1bit_29.inverter_2.pmos.4 550 200
p data[29] vdd Reg_32bit_5.Reg_1bit_29.net_3 24 200
| end Reg_32bit_5.Reg_1bit_29.inverter_2
| device Reg_32bit_5.Reg_1bit_29.nmos_1 730 230
n inR1[6] Reg_32bit_5.Reg_1bit_29.net_2 out1[29] 24 100
| device Reg_32bit_5.Reg_1bit_29.nmos_2 730 360
n inR2[6] Reg_32bit_5.Reg_1bit_29.net_2 out2[29] 24 100
| end Reg_32bit_5.Reg_1bit_29
| begin Reg_32bit_5.Reg_1bit_30 510 4030
| begin Reg_32bit_5.Reg_1bit_30.inverter 560 210
| device Reg_32bit_5.Reg_1bit_30.inverter.nmos 550 360
n Reg_32bit_5.Reg_1bit_30.net_2 gnd Reg_32bit_5.Reg_1bit_30.net_1 24 100
| device Reg_32bit_5.Reg_1bit_30.inverter.pmos 550 200
p Reg_32bit_5.Reg_1bit_30.net_2 vdd Reg_32bit_5.Reg_1bit_30.net_1 24 200
| end Reg_32bit_5.Reg_1bit_30.inverter
| device Reg_32bit_5.Reg_1bit_30.nmos.1 390 260
n w[6] Reg_32bit_5.Reg_1bit_30.net_3 Reg_32bit_5.Reg_1bit_30.net_1 24 100
| device Reg_32bit_5.Reg_1bit_30.nmos.2 390 260
n w[6] Reg_32bit_5.Reg_1bit_30.net_3 Reg_32bit_5.Reg_1bit_30.net_1 24 100
| device Reg_32bit_5.Reg_1bit_30.nmos.3 390 260
n w[6] Reg_32bit_5.Reg_1bit_30.net_3 Reg_32bit_5.Reg_1bit_30.net_1 24 100
| device Reg_32bit_5.Reg_1bit_30.nmos.4 390 260
n w[6] Reg_32bit_5.Reg_1bit_30.net_3 Reg_32bit_5.Reg_1bit_30.net_1 24 100
| begin Reg_32bit_5.Reg_1bit_30.inverter_1 550 380
| device Reg_32bit_5.Reg_1bit_30.inverter_1.nmos.1 550 360
n Reg_32bit_5.Reg_1bit_30.net_1 gnd Reg_32bit_5.Reg_1bit_30.net_2 24 100
| device Reg_32bit_5.Reg_1bit_30.inverter_1.nmos.2 550 360
n Reg_32bit_5.Reg_1bit_30.net_1 gnd Reg_32bit_5.Reg_1bit_30.net_2 24 100
| device Reg_32bit_5.Reg_1bit_30.inverter_1.nmos.3 550 360
n Reg_32bit_5.Reg_1bit_30.net_1 gnd Reg_32bit_5.Reg_1bit_30.net_2 24 100
| device Reg_32bit_5.Reg_1bit_30.inverter_1.nmos.4 550 360
n Reg_32bit_5.Reg_1bit_30.net_1 gnd Reg_32bit_5.Reg_1bit_30.net_2 24 100
| device Reg_32bit_5.Reg_1bit_30.inverter_1.pmos.1 550 200
p Reg_32bit_5.Reg_1bit_30.net_1 vdd Reg_32bit_5.Reg_1bit_30.net_2 24 200
| device Reg_32bit_5.Reg_1bit_30.inverter_1.pmos.2 550 200
p Reg_32bit_5.Reg_1bit_30.net_1 vdd Reg_32bit_5.Reg_1bit_30.net_2 24 200
| device Reg_32bit_5.Reg_1bit_30.inverter_1.pmos.3 550 200
p Reg_32bit_5.Reg_1bit_30.net_1 vdd Reg_32bit_5.Reg_1bit_30.net_2 24 200
| device Reg_32bit_5.Reg_1bit_30.inverter_1.pmos.4 550 200
p Reg_32bit_5.Reg_1bit_30.net_1 vdd Reg_32bit_5.Reg_1bit_30.net_2 24 200
| end Reg_32bit_5.Reg_1bit_30.inverter_1
| begin Reg_32bit_5.Reg_1bit_30.inverter_2 290 260
| device Reg_32bit_5.Reg_1bit_30.inverter_2.nmos.1 550 360
n data[30] gnd Reg_32bit_5.Reg_1bit_30.net_3 24 100
| device Reg_32bit_5.Reg_1bit_30.inverter_2.nmos.2 550 360
n data[30] gnd Reg_32bit_5.Reg_1bit_30.net_3 24 100
| device Reg_32bit_5.Reg_1bit_30.inverter_2.nmos.3 550 360
n data[30] gnd Reg_32bit_5.Reg_1bit_30.net_3 24 100
| device Reg_32bit_5.Reg_1bit_30.inverter_2.nmos.4 550 360
n data[30] gnd Reg_32bit_5.Reg_1bit_30.net_3 24 100
| device Reg_32bit_5.Reg_1bit_30.inverter_2.pmos.1 550 200
p data[30] vdd Reg_32bit_5.Reg_1bit_30.net_3 24 200
| device Reg_32bit_5.Reg_1bit_30.inverter_2.pmos.2 550 200
p data[30] vdd Reg_32bit_5.Reg_1bit_30.net_3 24 200
| device Reg_32bit_5.Reg_1bit_30.inverter_2.pmos.3 550 200
p data[30] vdd Reg_32bit_5.Reg_1bit_30.net_3 24 200
| device Reg_32bit_5.Reg_1bit_30.inverter_2.pmos.4 550 200
p data[30] vdd Reg_32bit_5.Reg_1bit_30.net_3 24 200
| end Reg_32bit_5.Reg_1bit_30.inverter_2
| device Reg_32bit_5.Reg_1bit_30.nmos_1 730 230
n inR1[6] Reg_32bit_5.Reg_1bit_30.net_2 out1[30] 24 100
| device Reg_32bit_5.Reg_1bit_30.nmos_2 730 360
n inR2[6] Reg_32bit_5.Reg_1bit_30.net_2 out2[30] 24 100
| end Reg_32bit_5.Reg_1bit_30
| begin Reg_32bit_5.Reg_1bit_31 510 4160
| begin Reg_32bit_5.Reg_1bit_31.inverter 560 210
| device Reg_32bit_5.Reg_1bit_31.inverter.nmos 550 360
n Reg_32bit_5.Reg_1bit_31.net_2 gnd Reg_32bit_5.Reg_1bit_31.net_1 24 100
| device Reg_32bit_5.Reg_1bit_31.inverter.pmos 550 200
p Reg_32bit_5.Reg_1bit_31.net_2 vdd Reg_32bit_5.Reg_1bit_31.net_1 24 200
| end Reg_32bit_5.Reg_1bit_31.inverter
| device Reg_32bit_5.Reg_1bit_31.nmos.1 390 260
n w[6] Reg_32bit_5.Reg_1bit_31.net_3 Reg_32bit_5.Reg_1bit_31.net_1 24 100
| device Reg_32bit_5.Reg_1bit_31.nmos.2 390 260
n w[6] Reg_32bit_5.Reg_1bit_31.net_3 Reg_32bit_5.Reg_1bit_31.net_1 24 100
| device Reg_32bit_5.Reg_1bit_31.nmos.3 390 260
n w[6] Reg_32bit_5.Reg_1bit_31.net_3 Reg_32bit_5.Reg_1bit_31.net_1 24 100
| device Reg_32bit_5.Reg_1bit_31.nmos.4 390 260
n w[6] Reg_32bit_5.Reg_1bit_31.net_3 Reg_32bit_5.Reg_1bit_31.net_1 24 100
| begin Reg_32bit_5.Reg_1bit_31.inverter_1 550 380
| device Reg_32bit_5.Reg_1bit_31.inverter_1.nmos.1 550 360
n Reg_32bit_5.Reg_1bit_31.net_1 gnd Reg_32bit_5.Reg_1bit_31.net_2 24 100
| device Reg_32bit_5.Reg_1bit_31.inverter_1.nmos.2 550 360
n Reg_32bit_5.Reg_1bit_31.net_1 gnd Reg_32bit_5.Reg_1bit_31.net_2 24 100
| device Reg_32bit_5.Reg_1bit_31.inverter_1.nmos.3 550 360
n Reg_32bit_5.Reg_1bit_31.net_1 gnd Reg_32bit_5.Reg_1bit_31.net_2 24 100
| device Reg_32bit_5.Reg_1bit_31.inverter_1.nmos.4 550 360
n Reg_32bit_5.Reg_1bit_31.net_1 gnd Reg_32bit_5.Reg_1bit_31.net_2 24 100
| device Reg_32bit_5.Reg_1bit_31.inverter_1.pmos.1 550 200
p Reg_32bit_5.Reg_1bit_31.net_1 vdd Reg_32bit_5.Reg_1bit_31.net_2 24 200
| device Reg_32bit_5.Reg_1bit_31.inverter_1.pmos.2 550 200
p Reg_32bit_5.Reg_1bit_31.net_1 vdd Reg_32bit_5.Reg_1bit_31.net_2 24 200
| device Reg_32bit_5.Reg_1bit_31.inverter_1.pmos.3 550 200
p Reg_32bit_5.Reg_1bit_31.net_1 vdd Reg_32bit_5.Reg_1bit_31.net_2 24 200
| device Reg_32bit_5.Reg_1bit_31.inverter_1.pmos.4 550 200
p Reg_32bit_5.Reg_1bit_31.net_1 vdd Reg_32bit_5.Reg_1bit_31.net_2 24 200
| end Reg_32bit_5.Reg_1bit_31.inverter_1
| begin Reg_32bit_5.Reg_1bit_31.inverter_2 290 260
| device Reg_32bit_5.Reg_1bit_31.inverter_2.nmos.1 550 360
n data[31] gnd Reg_32bit_5.Reg_1bit_31.net_3 24 100
| device Reg_32bit_5.Reg_1bit_31.inverter_2.nmos.2 550 360
n data[31] gnd Reg_32bit_5.Reg_1bit_31.net_3 24 100
| device Reg_32bit_5.Reg_1bit_31.inverter_2.nmos.3 550 360
n data[31] gnd Reg_32bit_5.Reg_1bit_31.net_3 24 100
| device Reg_32bit_5.Reg_1bit_31.inverter_2.nmos.4 550 360
n data[31] gnd Reg_32bit_5.Reg_1bit_31.net_3 24 100
| device Reg_32bit_5.Reg_1bit_31.inverter_2.pmos.1 550 200
p data[31] vdd Reg_32bit_5.Reg_1bit_31.net_3 24 200
| device Reg_32bit_5.Reg_1bit_31.inverter_2.pmos.2 550 200
p data[31] vdd Reg_32bit_5.Reg_1bit_31.net_3 24 200
| device Reg_32bit_5.Reg_1bit_31.inverter_2.pmos.3 550 200
p data[31] vdd Reg_32bit_5.Reg_1bit_31.net_3 24 200
| device Reg_32bit_5.Reg_1bit_31.inverter_2.pmos.4 550 200
p data[31] vdd Reg_32bit_5.Reg_1bit_31.net_3 24 200
| end Reg_32bit_5.Reg_1bit_31.inverter_2
| device Reg_32bit_5.Reg_1bit_31.nmos_1 730 230
n inR1[6] Reg_32bit_5.Reg_1bit_31.net_2 out1[31] 24 100
| device Reg_32bit_5.Reg_1bit_31.nmos_2 730 360
n inR2[6] Reg_32bit_5.Reg_1bit_31.net_2 out2[31] 24 100
| end Reg_32bit_5.Reg_1bit_31
| end Reg_32bit_5
| begin Reg_32bit_6 940 770
| begin Reg_32bit_6.Reg_1bit 510 100
| begin Reg_32bit_6.Reg_1bit.inverter 560 210
| device Reg_32bit_6.Reg_1bit.inverter.nmos 550 360
n Reg_32bit_6.Reg_1bit.net_2 gnd Reg_32bit_6.Reg_1bit.net_1 24 100
| device Reg_32bit_6.Reg_1bit.inverter.pmos 550 200
p Reg_32bit_6.Reg_1bit.net_2 vdd Reg_32bit_6.Reg_1bit.net_1 24 200
| end Reg_32bit_6.Reg_1bit.inverter
| device Reg_32bit_6.Reg_1bit.nmos.1 390 260
n w[7] Reg_32bit_6.Reg_1bit.net_3 Reg_32bit_6.Reg_1bit.net_1 24 100
| device Reg_32bit_6.Reg_1bit.nmos.2 390 260
n w[7] Reg_32bit_6.Reg_1bit.net_3 Reg_32bit_6.Reg_1bit.net_1 24 100
| device Reg_32bit_6.Reg_1bit.nmos.3 390 260
n w[7] Reg_32bit_6.Reg_1bit.net_3 Reg_32bit_6.Reg_1bit.net_1 24 100
| device Reg_32bit_6.Reg_1bit.nmos.4 390 260
n w[7] Reg_32bit_6.Reg_1bit.net_3 Reg_32bit_6.Reg_1bit.net_1 24 100
| begin Reg_32bit_6.Reg_1bit.inverter_1 550 380
| device Reg_32bit_6.Reg_1bit.inverter_1.nmos.1 550 360
n Reg_32bit_6.Reg_1bit.net_1 gnd Reg_32bit_6.Reg_1bit.net_2 24 100
| device Reg_32bit_6.Reg_1bit.inverter_1.nmos.2 550 360
n Reg_32bit_6.Reg_1bit.net_1 gnd Reg_32bit_6.Reg_1bit.net_2 24 100
| device Reg_32bit_6.Reg_1bit.inverter_1.nmos.3 550 360
n Reg_32bit_6.Reg_1bit.net_1 gnd Reg_32bit_6.Reg_1bit.net_2 24 100
| device Reg_32bit_6.Reg_1bit.inverter_1.nmos.4 550 360
n Reg_32bit_6.Reg_1bit.net_1 gnd Reg_32bit_6.Reg_1bit.net_2 24 100
| device Reg_32bit_6.Reg_1bit.inverter_1.pmos.1 550 200
p Reg_32bit_6.Reg_1bit.net_1 vdd Reg_32bit_6.Reg_1bit.net_2 24 200
| device Reg_32bit_6.Reg_1bit.inverter_1.pmos.2 550 200
p Reg_32bit_6.Reg_1bit.net_1 vdd Reg_32bit_6.Reg_1bit.net_2 24 200
| device Reg_32bit_6.Reg_1bit.inverter_1.pmos.3 550 200
p Reg_32bit_6.Reg_1bit.net_1 vdd Reg_32bit_6.Reg_1bit.net_2 24 200
| device Reg_32bit_6.Reg_1bit.inverter_1.pmos.4 550 200
p Reg_32bit_6.Reg_1bit.net_1 vdd Reg_32bit_6.Reg_1bit.net_2 24 200
| end Reg_32bit_6.Reg_1bit.inverter_1
| begin Reg_32bit_6.Reg_1bit.inverter_2 290 260
| device Reg_32bit_6.Reg_1bit.inverter_2.nmos.1 550 360
n data[0] gnd Reg_32bit_6.Reg_1bit.net_3 24 100
| device Reg_32bit_6.Reg_1bit.inverter_2.nmos.2 550 360
n data[0] gnd Reg_32bit_6.Reg_1bit.net_3 24 100
| device Reg_32bit_6.Reg_1bit.inverter_2.nmos.3 550 360
n data[0] gnd Reg_32bit_6.Reg_1bit.net_3 24 100
| device Reg_32bit_6.Reg_1bit.inverter_2.nmos.4 550 360
n data[0] gnd Reg_32bit_6.Reg_1bit.net_3 24 100
| device Reg_32bit_6.Reg_1bit.inverter_2.pmos.1 550 200
p data[0] vdd Reg_32bit_6.Reg_1bit.net_3 24 200
| device Reg_32bit_6.Reg_1bit.inverter_2.pmos.2 550 200
p data[0] vdd Reg_32bit_6.Reg_1bit.net_3 24 200
| device Reg_32bit_6.Reg_1bit.inverter_2.pmos.3 550 200
p data[0] vdd Reg_32bit_6.Reg_1bit.net_3 24 200
| device Reg_32bit_6.Reg_1bit.inverter_2.pmos.4 550 200
p data[0] vdd Reg_32bit_6.Reg_1bit.net_3 24 200
| end Reg_32bit_6.Reg_1bit.inverter_2
| device Reg_32bit_6.Reg_1bit.nmos_1 730 230
n inR1[7] Reg_32bit_6.Reg_1bit.net_2 out1[0] 24 100
| device Reg_32bit_6.Reg_1bit.nmos_2 730 360
n inR2[7] Reg_32bit_6.Reg_1bit.net_2 out2[0] 24 100
| end Reg_32bit_6.Reg_1bit
| begin Reg_32bit_6.Reg_1bit_1 510 230
| begin Reg_32bit_6.Reg_1bit_1.inverter 560 210
| device Reg_32bit_6.Reg_1bit_1.inverter.nmos 550 360
n Reg_32bit_6.Reg_1bit_1.net_2 gnd Reg_32bit_6.Reg_1bit_1.net_1 24 100
| device Reg_32bit_6.Reg_1bit_1.inverter.pmos 550 200
p Reg_32bit_6.Reg_1bit_1.net_2 vdd Reg_32bit_6.Reg_1bit_1.net_1 24 200
| end Reg_32bit_6.Reg_1bit_1.inverter
| device Reg_32bit_6.Reg_1bit_1.nmos.1 390 260
n w[7] Reg_32bit_6.Reg_1bit_1.net_3 Reg_32bit_6.Reg_1bit_1.net_1 24 100
| device Reg_32bit_6.Reg_1bit_1.nmos.2 390 260
n w[7] Reg_32bit_6.Reg_1bit_1.net_3 Reg_32bit_6.Reg_1bit_1.net_1 24 100
| device Reg_32bit_6.Reg_1bit_1.nmos.3 390 260
n w[7] Reg_32bit_6.Reg_1bit_1.net_3 Reg_32bit_6.Reg_1bit_1.net_1 24 100
| device Reg_32bit_6.Reg_1bit_1.nmos.4 390 260
n w[7] Reg_32bit_6.Reg_1bit_1.net_3 Reg_32bit_6.Reg_1bit_1.net_1 24 100
| begin Reg_32bit_6.Reg_1bit_1.inverter_1 550 380
| device Reg_32bit_6.Reg_1bit_1.inverter_1.nmos.1 550 360
n Reg_32bit_6.Reg_1bit_1.net_1 gnd Reg_32bit_6.Reg_1bit_1.net_2 24 100
| device Reg_32bit_6.Reg_1bit_1.inverter_1.nmos.2 550 360
n Reg_32bit_6.Reg_1bit_1.net_1 gnd Reg_32bit_6.Reg_1bit_1.net_2 24 100
| device Reg_32bit_6.Reg_1bit_1.inverter_1.nmos.3 550 360
n Reg_32bit_6.Reg_1bit_1.net_1 gnd Reg_32bit_6.Reg_1bit_1.net_2 24 100
| device Reg_32bit_6.Reg_1bit_1.inverter_1.nmos.4 550 360
n Reg_32bit_6.Reg_1bit_1.net_1 gnd Reg_32bit_6.Reg_1bit_1.net_2 24 100
| device Reg_32bit_6.Reg_1bit_1.inverter_1.pmos.1 550 200
p Reg_32bit_6.Reg_1bit_1.net_1 vdd Reg_32bit_6.Reg_1bit_1.net_2 24 200
| device Reg_32bit_6.Reg_1bit_1.inverter_1.pmos.2 550 200
p Reg_32bit_6.Reg_1bit_1.net_1 vdd Reg_32bit_6.Reg_1bit_1.net_2 24 200
| device Reg_32bit_6.Reg_1bit_1.inverter_1.pmos.3 550 200
p Reg_32bit_6.Reg_1bit_1.net_1 vdd Reg_32bit_6.Reg_1bit_1.net_2 24 200
| device Reg_32bit_6.Reg_1bit_1.inverter_1.pmos.4 550 200
p Reg_32bit_6.Reg_1bit_1.net_1 vdd Reg_32bit_6.Reg_1bit_1.net_2 24 200
| end Reg_32bit_6.Reg_1bit_1.inverter_1
| begin Reg_32bit_6.Reg_1bit_1.inverter_2 290 260
| device Reg_32bit_6.Reg_1bit_1.inverter_2.nmos.1 550 360
n data[1] gnd Reg_32bit_6.Reg_1bit_1.net_3 24 100
| device Reg_32bit_6.Reg_1bit_1.inverter_2.nmos.2 550 360
n data[1] gnd Reg_32bit_6.Reg_1bit_1.net_3 24 100
| device Reg_32bit_6.Reg_1bit_1.inverter_2.nmos.3 550 360
n data[1] gnd Reg_32bit_6.Reg_1bit_1.net_3 24 100
| device Reg_32bit_6.Reg_1bit_1.inverter_2.nmos.4 550 360
n data[1] gnd Reg_32bit_6.Reg_1bit_1.net_3 24 100
| device Reg_32bit_6.Reg_1bit_1.inverter_2.pmos.1 550 200
p data[1] vdd Reg_32bit_6.Reg_1bit_1.net_3 24 200
| device Reg_32bit_6.Reg_1bit_1.inverter_2.pmos.2 550 200
p data[1] vdd Reg_32bit_6.Reg_1bit_1.net_3 24 200
| device Reg_32bit_6.Reg_1bit_1.inverter_2.pmos.3 550 200
p data[1] vdd Reg_32bit_6.Reg_1bit_1.net_3 24 200
| device Reg_32bit_6.Reg_1bit_1.inverter_2.pmos.4 550 200
p data[1] vdd Reg_32bit_6.Reg_1bit_1.net_3 24 200
| end Reg_32bit_6.Reg_1bit_1.inverter_2
| device Reg_32bit_6.Reg_1bit_1.nmos_1 730 230
n inR1[7] Reg_32bit_6.Reg_1bit_1.net_2 out1[1] 24 100
| device Reg_32bit_6.Reg_1bit_1.nmos_2 730 360
n inR2[7] Reg_32bit_6.Reg_1bit_1.net_2 out2[1] 24 100
| end Reg_32bit_6.Reg_1bit_1
| begin Reg_32bit_6.Reg_1bit_2 510 360
| begin Reg_32bit_6.Reg_1bit_2.inverter 560 210
| device Reg_32bit_6.Reg_1bit_2.inverter.nmos 550 360
n Reg_32bit_6.Reg_1bit_2.net_2 gnd Reg_32bit_6.Reg_1bit_2.net_1 24 100
| device Reg_32bit_6.Reg_1bit_2.inverter.pmos 550 200
p Reg_32bit_6.Reg_1bit_2.net_2 vdd Reg_32bit_6.Reg_1bit_2.net_1 24 200
| end Reg_32bit_6.Reg_1bit_2.inverter
| device Reg_32bit_6.Reg_1bit_2.nmos.1 390 260
n w[7] Reg_32bit_6.Reg_1bit_2.net_3 Reg_32bit_6.Reg_1bit_2.net_1 24 100
| device Reg_32bit_6.Reg_1bit_2.nmos.2 390 260
n w[7] Reg_32bit_6.Reg_1bit_2.net_3 Reg_32bit_6.Reg_1bit_2.net_1 24 100
| device Reg_32bit_6.Reg_1bit_2.nmos.3 390 260
n w[7] Reg_32bit_6.Reg_1bit_2.net_3 Reg_32bit_6.Reg_1bit_2.net_1 24 100
| device Reg_32bit_6.Reg_1bit_2.nmos.4 390 260
n w[7] Reg_32bit_6.Reg_1bit_2.net_3 Reg_32bit_6.Reg_1bit_2.net_1 24 100
| begin Reg_32bit_6.Reg_1bit_2.inverter_1 550 380
| device Reg_32bit_6.Reg_1bit_2.inverter_1.nmos.1 550 360
n Reg_32bit_6.Reg_1bit_2.net_1 gnd Reg_32bit_6.Reg_1bit_2.net_2 24 100
| device Reg_32bit_6.Reg_1bit_2.inverter_1.nmos.2 550 360
n Reg_32bit_6.Reg_1bit_2.net_1 gnd Reg_32bit_6.Reg_1bit_2.net_2 24 100
| device Reg_32bit_6.Reg_1bit_2.inverter_1.nmos.3 550 360
n Reg_32bit_6.Reg_1bit_2.net_1 gnd Reg_32bit_6.Reg_1bit_2.net_2 24 100
| device Reg_32bit_6.Reg_1bit_2.inverter_1.nmos.4 550 360
n Reg_32bit_6.Reg_1bit_2.net_1 gnd Reg_32bit_6.Reg_1bit_2.net_2 24 100
| device Reg_32bit_6.Reg_1bit_2.inverter_1.pmos.1 550 200
p Reg_32bit_6.Reg_1bit_2.net_1 vdd Reg_32bit_6.Reg_1bit_2.net_2 24 200
| device Reg_32bit_6.Reg_1bit_2.inverter_1.pmos.2 550 200
p Reg_32bit_6.Reg_1bit_2.net_1 vdd Reg_32bit_6.Reg_1bit_2.net_2 24 200
| device Reg_32bit_6.Reg_1bit_2.inverter_1.pmos.3 550 200
p Reg_32bit_6.Reg_1bit_2.net_1 vdd Reg_32bit_6.Reg_1bit_2.net_2 24 200
| device Reg_32bit_6.Reg_1bit_2.inverter_1.pmos.4 550 200
p Reg_32bit_6.Reg_1bit_2.net_1 vdd Reg_32bit_6.Reg_1bit_2.net_2 24 200
| end Reg_32bit_6.Reg_1bit_2.inverter_1
| begin Reg_32bit_6.Reg_1bit_2.inverter_2 290 260
| device Reg_32bit_6.Reg_1bit_2.inverter_2.nmos.1 550 360
n data[2] gnd Reg_32bit_6.Reg_1bit_2.net_3 24 100
| device Reg_32bit_6.Reg_1bit_2.inverter_2.nmos.2 550 360
n data[2] gnd Reg_32bit_6.Reg_1bit_2.net_3 24 100
| device Reg_32bit_6.Reg_1bit_2.inverter_2.nmos.3 550 360
n data[2] gnd Reg_32bit_6.Reg_1bit_2.net_3 24 100
| device Reg_32bit_6.Reg_1bit_2.inverter_2.nmos.4 550 360
n data[2] gnd Reg_32bit_6.Reg_1bit_2.net_3 24 100
| device Reg_32bit_6.Reg_1bit_2.inverter_2.pmos.1 550 200
p data[2] vdd Reg_32bit_6.Reg_1bit_2.net_3 24 200
| device Reg_32bit_6.Reg_1bit_2.inverter_2.pmos.2 550 200
p data[2] vdd Reg_32bit_6.Reg_1bit_2.net_3 24 200
| device Reg_32bit_6.Reg_1bit_2.inverter_2.pmos.3 550 200
p data[2] vdd Reg_32bit_6.Reg_1bit_2.net_3 24 200
| device Reg_32bit_6.Reg_1bit_2.inverter_2.pmos.4 550 200
p data[2] vdd Reg_32bit_6.Reg_1bit_2.net_3 24 200
| end Reg_32bit_6.Reg_1bit_2.inverter_2
| device Reg_32bit_6.Reg_1bit_2.nmos_1 730 230
n inR1[7] Reg_32bit_6.Reg_1bit_2.net_2 out1[2] 24 100
| device Reg_32bit_6.Reg_1bit_2.nmos_2 730 360
n inR2[7] Reg_32bit_6.Reg_1bit_2.net_2 out2[2] 24 100
| end Reg_32bit_6.Reg_1bit_2
| begin Reg_32bit_6.Reg_1bit_3 510 490
| begin Reg_32bit_6.Reg_1bit_3.inverter 560 210
| device Reg_32bit_6.Reg_1bit_3.inverter.nmos 550 360
n Reg_32bit_6.Reg_1bit_3.net_2 gnd Reg_32bit_6.Reg_1bit_3.net_1 24 100
| device Reg_32bit_6.Reg_1bit_3.inverter.pmos 550 200
p Reg_32bit_6.Reg_1bit_3.net_2 vdd Reg_32bit_6.Reg_1bit_3.net_1 24 200
| end Reg_32bit_6.Reg_1bit_3.inverter
| device Reg_32bit_6.Reg_1bit_3.nmos.1 390 260
n w[7] Reg_32bit_6.Reg_1bit_3.net_3 Reg_32bit_6.Reg_1bit_3.net_1 24 100
| device Reg_32bit_6.Reg_1bit_3.nmos.2 390 260
n w[7] Reg_32bit_6.Reg_1bit_3.net_3 Reg_32bit_6.Reg_1bit_3.net_1 24 100
| device Reg_32bit_6.Reg_1bit_3.nmos.3 390 260
n w[7] Reg_32bit_6.Reg_1bit_3.net_3 Reg_32bit_6.Reg_1bit_3.net_1 24 100
| device Reg_32bit_6.Reg_1bit_3.nmos.4 390 260
n w[7] Reg_32bit_6.Reg_1bit_3.net_3 Reg_32bit_6.Reg_1bit_3.net_1 24 100
| begin Reg_32bit_6.Reg_1bit_3.inverter_1 550 380
| device Reg_32bit_6.Reg_1bit_3.inverter_1.nmos.1 550 360
n Reg_32bit_6.Reg_1bit_3.net_1 gnd Reg_32bit_6.Reg_1bit_3.net_2 24 100
| device Reg_32bit_6.Reg_1bit_3.inverter_1.nmos.2 550 360
n Reg_32bit_6.Reg_1bit_3.net_1 gnd Reg_32bit_6.Reg_1bit_3.net_2 24 100
| device Reg_32bit_6.Reg_1bit_3.inverter_1.nmos.3 550 360
n Reg_32bit_6.Reg_1bit_3.net_1 gnd Reg_32bit_6.Reg_1bit_3.net_2 24 100
| device Reg_32bit_6.Reg_1bit_3.inverter_1.nmos.4 550 360
n Reg_32bit_6.Reg_1bit_3.net_1 gnd Reg_32bit_6.Reg_1bit_3.net_2 24 100
| device Reg_32bit_6.Reg_1bit_3.inverter_1.pmos.1 550 200
p Reg_32bit_6.Reg_1bit_3.net_1 vdd Reg_32bit_6.Reg_1bit_3.net_2 24 200
| device Reg_32bit_6.Reg_1bit_3.inverter_1.pmos.2 550 200
p Reg_32bit_6.Reg_1bit_3.net_1 vdd Reg_32bit_6.Reg_1bit_3.net_2 24 200
| device Reg_32bit_6.Reg_1bit_3.inverter_1.pmos.3 550 200
p Reg_32bit_6.Reg_1bit_3.net_1 vdd Reg_32bit_6.Reg_1bit_3.net_2 24 200
| device Reg_32bit_6.Reg_1bit_3.inverter_1.pmos.4 550 200
p Reg_32bit_6.Reg_1bit_3.net_1 vdd Reg_32bit_6.Reg_1bit_3.net_2 24 200
| end Reg_32bit_6.Reg_1bit_3.inverter_1
| begin Reg_32bit_6.Reg_1bit_3.inverter_2 290 260
| device Reg_32bit_6.Reg_1bit_3.inverter_2.nmos.1 550 360
n data[3] gnd Reg_32bit_6.Reg_1bit_3.net_3 24 100
| device Reg_32bit_6.Reg_1bit_3.inverter_2.nmos.2 550 360
n data[3] gnd Reg_32bit_6.Reg_1bit_3.net_3 24 100
| device Reg_32bit_6.Reg_1bit_3.inverter_2.nmos.3 550 360
n data[3] gnd Reg_32bit_6.Reg_1bit_3.net_3 24 100
| device Reg_32bit_6.Reg_1bit_3.inverter_2.nmos.4 550 360
n data[3] gnd Reg_32bit_6.Reg_1bit_3.net_3 24 100
| device Reg_32bit_6.Reg_1bit_3.inverter_2.pmos.1 550 200
p data[3] vdd Reg_32bit_6.Reg_1bit_3.net_3 24 200
| device Reg_32bit_6.Reg_1bit_3.inverter_2.pmos.2 550 200
p data[3] vdd Reg_32bit_6.Reg_1bit_3.net_3 24 200
| device Reg_32bit_6.Reg_1bit_3.inverter_2.pmos.3 550 200
p data[3] vdd Reg_32bit_6.Reg_1bit_3.net_3 24 200
| device Reg_32bit_6.Reg_1bit_3.inverter_2.pmos.4 550 200
p data[3] vdd Reg_32bit_6.Reg_1bit_3.net_3 24 200
| end Reg_32bit_6.Reg_1bit_3.inverter_2
| device Reg_32bit_6.Reg_1bit_3.nmos_1 730 230
n inR1[7] Reg_32bit_6.Reg_1bit_3.net_2 out1[3] 24 100
| device Reg_32bit_6.Reg_1bit_3.nmos_2 730 360
n inR2[7] Reg_32bit_6.Reg_1bit_3.net_2 out2[3] 24 100
| end Reg_32bit_6.Reg_1bit_3
| begin Reg_32bit_6.Reg_1bit_4 510 620
| begin Reg_32bit_6.Reg_1bit_4.inverter 560 210
| device Reg_32bit_6.Reg_1bit_4.inverter.nmos 550 360
n Reg_32bit_6.Reg_1bit_4.net_2 gnd Reg_32bit_6.Reg_1bit_4.net_1 24 100
| device Reg_32bit_6.Reg_1bit_4.inverter.pmos 550 200
p Reg_32bit_6.Reg_1bit_4.net_2 vdd Reg_32bit_6.Reg_1bit_4.net_1 24 200
| end Reg_32bit_6.Reg_1bit_4.inverter
| device Reg_32bit_6.Reg_1bit_4.nmos.1 390 260
n w[7] Reg_32bit_6.Reg_1bit_4.net_3 Reg_32bit_6.Reg_1bit_4.net_1 24 100
| device Reg_32bit_6.Reg_1bit_4.nmos.2 390 260
n w[7] Reg_32bit_6.Reg_1bit_4.net_3 Reg_32bit_6.Reg_1bit_4.net_1 24 100
| device Reg_32bit_6.Reg_1bit_4.nmos.3 390 260
n w[7] Reg_32bit_6.Reg_1bit_4.net_3 Reg_32bit_6.Reg_1bit_4.net_1 24 100
| device Reg_32bit_6.Reg_1bit_4.nmos.4 390 260
n w[7] Reg_32bit_6.Reg_1bit_4.net_3 Reg_32bit_6.Reg_1bit_4.net_1 24 100
| begin Reg_32bit_6.Reg_1bit_4.inverter_1 550 380
| device Reg_32bit_6.Reg_1bit_4.inverter_1.nmos.1 550 360
n Reg_32bit_6.Reg_1bit_4.net_1 gnd Reg_32bit_6.Reg_1bit_4.net_2 24 100
| device Reg_32bit_6.Reg_1bit_4.inverter_1.nmos.2 550 360
n Reg_32bit_6.Reg_1bit_4.net_1 gnd Reg_32bit_6.Reg_1bit_4.net_2 24 100
| device Reg_32bit_6.Reg_1bit_4.inverter_1.nmos.3 550 360
n Reg_32bit_6.Reg_1bit_4.net_1 gnd Reg_32bit_6.Reg_1bit_4.net_2 24 100
| device Reg_32bit_6.Reg_1bit_4.inverter_1.nmos.4 550 360
n Reg_32bit_6.Reg_1bit_4.net_1 gnd Reg_32bit_6.Reg_1bit_4.net_2 24 100
| device Reg_32bit_6.Reg_1bit_4.inverter_1.pmos.1 550 200
p Reg_32bit_6.Reg_1bit_4.net_1 vdd Reg_32bit_6.Reg_1bit_4.net_2 24 200
| device Reg_32bit_6.Reg_1bit_4.inverter_1.pmos.2 550 200
p Reg_32bit_6.Reg_1bit_4.net_1 vdd Reg_32bit_6.Reg_1bit_4.net_2 24 200
| device Reg_32bit_6.Reg_1bit_4.inverter_1.pmos.3 550 200
p Reg_32bit_6.Reg_1bit_4.net_1 vdd Reg_32bit_6.Reg_1bit_4.net_2 24 200
| device Reg_32bit_6.Reg_1bit_4.inverter_1.pmos.4 550 200
p Reg_32bit_6.Reg_1bit_4.net_1 vdd Reg_32bit_6.Reg_1bit_4.net_2 24 200
| end Reg_32bit_6.Reg_1bit_4.inverter_1
| begin Reg_32bit_6.Reg_1bit_4.inverter_2 290 260
| device Reg_32bit_6.Reg_1bit_4.inverter_2.nmos.1 550 360
n data[4] gnd Reg_32bit_6.Reg_1bit_4.net_3 24 100
| device Reg_32bit_6.Reg_1bit_4.inverter_2.nmos.2 550 360
n data[4] gnd Reg_32bit_6.Reg_1bit_4.net_3 24 100
| device Reg_32bit_6.Reg_1bit_4.inverter_2.nmos.3 550 360
n data[4] gnd Reg_32bit_6.Reg_1bit_4.net_3 24 100
| device Reg_32bit_6.Reg_1bit_4.inverter_2.nmos.4 550 360
n data[4] gnd Reg_32bit_6.Reg_1bit_4.net_3 24 100
| device Reg_32bit_6.Reg_1bit_4.inverter_2.pmos.1 550 200
p data[4] vdd Reg_32bit_6.Reg_1bit_4.net_3 24 200
| device Reg_32bit_6.Reg_1bit_4.inverter_2.pmos.2 550 200
p data[4] vdd Reg_32bit_6.Reg_1bit_4.net_3 24 200
| device Reg_32bit_6.Reg_1bit_4.inverter_2.pmos.3 550 200
p data[4] vdd Reg_32bit_6.Reg_1bit_4.net_3 24 200
| device Reg_32bit_6.Reg_1bit_4.inverter_2.pmos.4 550 200
p data[4] vdd Reg_32bit_6.Reg_1bit_4.net_3 24 200
| end Reg_32bit_6.Reg_1bit_4.inverter_2
| device Reg_32bit_6.Reg_1bit_4.nmos_1 730 230
n inR1[7] Reg_32bit_6.Reg_1bit_4.net_2 out1[4] 24 100
| device Reg_32bit_6.Reg_1bit_4.nmos_2 730 360
n inR2[7] Reg_32bit_6.Reg_1bit_4.net_2 out2[4] 24 100
| end Reg_32bit_6.Reg_1bit_4
| begin Reg_32bit_6.Reg_1bit_5 510 750
| begin Reg_32bit_6.Reg_1bit_5.inverter 560 210
| device Reg_32bit_6.Reg_1bit_5.inverter.nmos 550 360
n Reg_32bit_6.Reg_1bit_5.net_2 gnd Reg_32bit_6.Reg_1bit_5.net_1 24 100
| device Reg_32bit_6.Reg_1bit_5.inverter.pmos 550 200
p Reg_32bit_6.Reg_1bit_5.net_2 vdd Reg_32bit_6.Reg_1bit_5.net_1 24 200
| end Reg_32bit_6.Reg_1bit_5.inverter
| device Reg_32bit_6.Reg_1bit_5.nmos.1 390 260
n w[7] Reg_32bit_6.Reg_1bit_5.net_3 Reg_32bit_6.Reg_1bit_5.net_1 24 100
| device Reg_32bit_6.Reg_1bit_5.nmos.2 390 260
n w[7] Reg_32bit_6.Reg_1bit_5.net_3 Reg_32bit_6.Reg_1bit_5.net_1 24 100
| device Reg_32bit_6.Reg_1bit_5.nmos.3 390 260
n w[7] Reg_32bit_6.Reg_1bit_5.net_3 Reg_32bit_6.Reg_1bit_5.net_1 24 100
| device Reg_32bit_6.Reg_1bit_5.nmos.4 390 260
n w[7] Reg_32bit_6.Reg_1bit_5.net_3 Reg_32bit_6.Reg_1bit_5.net_1 24 100
| begin Reg_32bit_6.Reg_1bit_5.inverter_1 550 380
| device Reg_32bit_6.Reg_1bit_5.inverter_1.nmos.1 550 360
n Reg_32bit_6.Reg_1bit_5.net_1 gnd Reg_32bit_6.Reg_1bit_5.net_2 24 100
| device Reg_32bit_6.Reg_1bit_5.inverter_1.nmos.2 550 360
n Reg_32bit_6.Reg_1bit_5.net_1 gnd Reg_32bit_6.Reg_1bit_5.net_2 24 100
| device Reg_32bit_6.Reg_1bit_5.inverter_1.nmos.3 550 360
n Reg_32bit_6.Reg_1bit_5.net_1 gnd Reg_32bit_6.Reg_1bit_5.net_2 24 100
| device Reg_32bit_6.Reg_1bit_5.inverter_1.nmos.4 550 360
n Reg_32bit_6.Reg_1bit_5.net_1 gnd Reg_32bit_6.Reg_1bit_5.net_2 24 100
| device Reg_32bit_6.Reg_1bit_5.inverter_1.pmos.1 550 200
p Reg_32bit_6.Reg_1bit_5.net_1 vdd Reg_32bit_6.Reg_1bit_5.net_2 24 200
| device Reg_32bit_6.Reg_1bit_5.inverter_1.pmos.2 550 200
p Reg_32bit_6.Reg_1bit_5.net_1 vdd Reg_32bit_6.Reg_1bit_5.net_2 24 200
| device Reg_32bit_6.Reg_1bit_5.inverter_1.pmos.3 550 200
p Reg_32bit_6.Reg_1bit_5.net_1 vdd Reg_32bit_6.Reg_1bit_5.net_2 24 200
| device Reg_32bit_6.Reg_1bit_5.inverter_1.pmos.4 550 200
p Reg_32bit_6.Reg_1bit_5.net_1 vdd Reg_32bit_6.Reg_1bit_5.net_2 24 200
| end Reg_32bit_6.Reg_1bit_5.inverter_1
| begin Reg_32bit_6.Reg_1bit_5.inverter_2 290 260
| device Reg_32bit_6.Reg_1bit_5.inverter_2.nmos.1 550 360
n data[5] gnd Reg_32bit_6.Reg_1bit_5.net_3 24 100
| device Reg_32bit_6.Reg_1bit_5.inverter_2.nmos.2 550 360
n data[5] gnd Reg_32bit_6.Reg_1bit_5.net_3 24 100
| device Reg_32bit_6.Reg_1bit_5.inverter_2.nmos.3 550 360
n data[5] gnd Reg_32bit_6.Reg_1bit_5.net_3 24 100
| device Reg_32bit_6.Reg_1bit_5.inverter_2.nmos.4 550 360
n data[5] gnd Reg_32bit_6.Reg_1bit_5.net_3 24 100
| device Reg_32bit_6.Reg_1bit_5.inverter_2.pmos.1 550 200
p data[5] vdd Reg_32bit_6.Reg_1bit_5.net_3 24 200
| device Reg_32bit_6.Reg_1bit_5.inverter_2.pmos.2 550 200
p data[5] vdd Reg_32bit_6.Reg_1bit_5.net_3 24 200
| device Reg_32bit_6.Reg_1bit_5.inverter_2.pmos.3 550 200
p data[5] vdd Reg_32bit_6.Reg_1bit_5.net_3 24 200
| device Reg_32bit_6.Reg_1bit_5.inverter_2.pmos.4 550 200
p data[5] vdd Reg_32bit_6.Reg_1bit_5.net_3 24 200
| end Reg_32bit_6.Reg_1bit_5.inverter_2
| device Reg_32bit_6.Reg_1bit_5.nmos_1 730 230
n inR1[7] Reg_32bit_6.Reg_1bit_5.net_2 out1[5] 24 100
| device Reg_32bit_6.Reg_1bit_5.nmos_2 730 360
n inR2[7] Reg_32bit_6.Reg_1bit_5.net_2 out2[5] 24 100
| end Reg_32bit_6.Reg_1bit_5
| begin Reg_32bit_6.Reg_1bit_6 510 880
| begin Reg_32bit_6.Reg_1bit_6.inverter 560 210
| device Reg_32bit_6.Reg_1bit_6.inverter.nmos 550 360
n Reg_32bit_6.Reg_1bit_6.net_2 gnd Reg_32bit_6.Reg_1bit_6.net_1 24 100
| device Reg_32bit_6.Reg_1bit_6.inverter.pmos 550 200
p Reg_32bit_6.Reg_1bit_6.net_2 vdd Reg_32bit_6.Reg_1bit_6.net_1 24 200
| end Reg_32bit_6.Reg_1bit_6.inverter
| device Reg_32bit_6.Reg_1bit_6.nmos.1 390 260
n w[7] Reg_32bit_6.Reg_1bit_6.net_3 Reg_32bit_6.Reg_1bit_6.net_1 24 100
| device Reg_32bit_6.Reg_1bit_6.nmos.2 390 260
n w[7] Reg_32bit_6.Reg_1bit_6.net_3 Reg_32bit_6.Reg_1bit_6.net_1 24 100
| device Reg_32bit_6.Reg_1bit_6.nmos.3 390 260
n w[7] Reg_32bit_6.Reg_1bit_6.net_3 Reg_32bit_6.Reg_1bit_6.net_1 24 100
| device Reg_32bit_6.Reg_1bit_6.nmos.4 390 260
n w[7] Reg_32bit_6.Reg_1bit_6.net_3 Reg_32bit_6.Reg_1bit_6.net_1 24 100
| begin Reg_32bit_6.Reg_1bit_6.inverter_1 550 380
| device Reg_32bit_6.Reg_1bit_6.inverter_1.nmos.1 550 360
n Reg_32bit_6.Reg_1bit_6.net_1 gnd Reg_32bit_6.Reg_1bit_6.net_2 24 100
| device Reg_32bit_6.Reg_1bit_6.inverter_1.nmos.2 550 360
n Reg_32bit_6.Reg_1bit_6.net_1 gnd Reg_32bit_6.Reg_1bit_6.net_2 24 100
| device Reg_32bit_6.Reg_1bit_6.inverter_1.nmos.3 550 360
n Reg_32bit_6.Reg_1bit_6.net_1 gnd Reg_32bit_6.Reg_1bit_6.net_2 24 100
| device Reg_32bit_6.Reg_1bit_6.inverter_1.nmos.4 550 360
n Reg_32bit_6.Reg_1bit_6.net_1 gnd Reg_32bit_6.Reg_1bit_6.net_2 24 100
| device Reg_32bit_6.Reg_1bit_6.inverter_1.pmos.1 550 200
p Reg_32bit_6.Reg_1bit_6.net_1 vdd Reg_32bit_6.Reg_1bit_6.net_2 24 200
| device Reg_32bit_6.Reg_1bit_6.inverter_1.pmos.2 550 200
p Reg_32bit_6.Reg_1bit_6.net_1 vdd Reg_32bit_6.Reg_1bit_6.net_2 24 200
| device Reg_32bit_6.Reg_1bit_6.inverter_1.pmos.3 550 200
p Reg_32bit_6.Reg_1bit_6.net_1 vdd Reg_32bit_6.Reg_1bit_6.net_2 24 200
| device Reg_32bit_6.Reg_1bit_6.inverter_1.pmos.4 550 200
p Reg_32bit_6.Reg_1bit_6.net_1 vdd Reg_32bit_6.Reg_1bit_6.net_2 24 200
| end Reg_32bit_6.Reg_1bit_6.inverter_1
| begin Reg_32bit_6.Reg_1bit_6.inverter_2 290 260
| device Reg_32bit_6.Reg_1bit_6.inverter_2.nmos.1 550 360
n data[6] gnd Reg_32bit_6.Reg_1bit_6.net_3 24 100
| device Reg_32bit_6.Reg_1bit_6.inverter_2.nmos.2 550 360
n data[6] gnd Reg_32bit_6.Reg_1bit_6.net_3 24 100
| device Reg_32bit_6.Reg_1bit_6.inverter_2.nmos.3 550 360
n data[6] gnd Reg_32bit_6.Reg_1bit_6.net_3 24 100
| device Reg_32bit_6.Reg_1bit_6.inverter_2.nmos.4 550 360
n data[6] gnd Reg_32bit_6.Reg_1bit_6.net_3 24 100
| device Reg_32bit_6.Reg_1bit_6.inverter_2.pmos.1 550 200
p data[6] vdd Reg_32bit_6.Reg_1bit_6.net_3 24 200
| device Reg_32bit_6.Reg_1bit_6.inverter_2.pmos.2 550 200
p data[6] vdd Reg_32bit_6.Reg_1bit_6.net_3 24 200
| device Reg_32bit_6.Reg_1bit_6.inverter_2.pmos.3 550 200
p data[6] vdd Reg_32bit_6.Reg_1bit_6.net_3 24 200
| device Reg_32bit_6.Reg_1bit_6.inverter_2.pmos.4 550 200
p data[6] vdd Reg_32bit_6.Reg_1bit_6.net_3 24 200
| end Reg_32bit_6.Reg_1bit_6.inverter_2
| device Reg_32bit_6.Reg_1bit_6.nmos_1 730 230
n inR1[7] Reg_32bit_6.Reg_1bit_6.net_2 out1[6] 24 100
| device Reg_32bit_6.Reg_1bit_6.nmos_2 730 360
n inR2[7] Reg_32bit_6.Reg_1bit_6.net_2 out2[6] 24 100
| end Reg_32bit_6.Reg_1bit_6
| begin Reg_32bit_6.Reg_1bit_7 510 1010
| begin Reg_32bit_6.Reg_1bit_7.inverter 560 210
| device Reg_32bit_6.Reg_1bit_7.inverter.nmos 550 360
n Reg_32bit_6.Reg_1bit_7.net_2 gnd Reg_32bit_6.Reg_1bit_7.net_1 24 100
| device Reg_32bit_6.Reg_1bit_7.inverter.pmos 550 200
p Reg_32bit_6.Reg_1bit_7.net_2 vdd Reg_32bit_6.Reg_1bit_7.net_1 24 200
| end Reg_32bit_6.Reg_1bit_7.inverter
| device Reg_32bit_6.Reg_1bit_7.nmos.1 390 260
n w[7] Reg_32bit_6.Reg_1bit_7.net_3 Reg_32bit_6.Reg_1bit_7.net_1 24 100
| device Reg_32bit_6.Reg_1bit_7.nmos.2 390 260
n w[7] Reg_32bit_6.Reg_1bit_7.net_3 Reg_32bit_6.Reg_1bit_7.net_1 24 100
| device Reg_32bit_6.Reg_1bit_7.nmos.3 390 260
n w[7] Reg_32bit_6.Reg_1bit_7.net_3 Reg_32bit_6.Reg_1bit_7.net_1 24 100
| device Reg_32bit_6.Reg_1bit_7.nmos.4 390 260
n w[7] Reg_32bit_6.Reg_1bit_7.net_3 Reg_32bit_6.Reg_1bit_7.net_1 24 100
| begin Reg_32bit_6.Reg_1bit_7.inverter_1 550 380
| device Reg_32bit_6.Reg_1bit_7.inverter_1.nmos.1 550 360
n Reg_32bit_6.Reg_1bit_7.net_1 gnd Reg_32bit_6.Reg_1bit_7.net_2 24 100
| device Reg_32bit_6.Reg_1bit_7.inverter_1.nmos.2 550 360
n Reg_32bit_6.Reg_1bit_7.net_1 gnd Reg_32bit_6.Reg_1bit_7.net_2 24 100
| device Reg_32bit_6.Reg_1bit_7.inverter_1.nmos.3 550 360
n Reg_32bit_6.Reg_1bit_7.net_1 gnd Reg_32bit_6.Reg_1bit_7.net_2 24 100
| device Reg_32bit_6.Reg_1bit_7.inverter_1.nmos.4 550 360
n Reg_32bit_6.Reg_1bit_7.net_1 gnd Reg_32bit_6.Reg_1bit_7.net_2 24 100
| device Reg_32bit_6.Reg_1bit_7.inverter_1.pmos.1 550 200
p Reg_32bit_6.Reg_1bit_7.net_1 vdd Reg_32bit_6.Reg_1bit_7.net_2 24 200
| device Reg_32bit_6.Reg_1bit_7.inverter_1.pmos.2 550 200
p Reg_32bit_6.Reg_1bit_7.net_1 vdd Reg_32bit_6.Reg_1bit_7.net_2 24 200
| device Reg_32bit_6.Reg_1bit_7.inverter_1.pmos.3 550 200
p Reg_32bit_6.Reg_1bit_7.net_1 vdd Reg_32bit_6.Reg_1bit_7.net_2 24 200
| device Reg_32bit_6.Reg_1bit_7.inverter_1.pmos.4 550 200
p Reg_32bit_6.Reg_1bit_7.net_1 vdd Reg_32bit_6.Reg_1bit_7.net_2 24 200
| end Reg_32bit_6.Reg_1bit_7.inverter_1
| begin Reg_32bit_6.Reg_1bit_7.inverter_2 290 260
| device Reg_32bit_6.Reg_1bit_7.inverter_2.nmos.1 550 360
n data[7] gnd Reg_32bit_6.Reg_1bit_7.net_3 24 100
| device Reg_32bit_6.Reg_1bit_7.inverter_2.nmos.2 550 360
n data[7] gnd Reg_32bit_6.Reg_1bit_7.net_3 24 100
| device Reg_32bit_6.Reg_1bit_7.inverter_2.nmos.3 550 360
n data[7] gnd Reg_32bit_6.Reg_1bit_7.net_3 24 100
| device Reg_32bit_6.Reg_1bit_7.inverter_2.nmos.4 550 360
n data[7] gnd Reg_32bit_6.Reg_1bit_7.net_3 24 100
| device Reg_32bit_6.Reg_1bit_7.inverter_2.pmos.1 550 200
p data[7] vdd Reg_32bit_6.Reg_1bit_7.net_3 24 200
| device Reg_32bit_6.Reg_1bit_7.inverter_2.pmos.2 550 200
p data[7] vdd Reg_32bit_6.Reg_1bit_7.net_3 24 200
| device Reg_32bit_6.Reg_1bit_7.inverter_2.pmos.3 550 200
p data[7] vdd Reg_32bit_6.Reg_1bit_7.net_3 24 200
| device Reg_32bit_6.Reg_1bit_7.inverter_2.pmos.4 550 200
p data[7] vdd Reg_32bit_6.Reg_1bit_7.net_3 24 200
| end Reg_32bit_6.Reg_1bit_7.inverter_2
| device Reg_32bit_6.Reg_1bit_7.nmos_1 730 230
n inR1[7] Reg_32bit_6.Reg_1bit_7.net_2 out1[7] 24 100
| device Reg_32bit_6.Reg_1bit_7.nmos_2 730 360
n inR2[7] Reg_32bit_6.Reg_1bit_7.net_2 out2[7] 24 100
| end Reg_32bit_6.Reg_1bit_7
| begin Reg_32bit_6.Reg_1bit_8 510 1150
| begin Reg_32bit_6.Reg_1bit_8.inverter 560 210
| device Reg_32bit_6.Reg_1bit_8.inverter.nmos 550 360
n Reg_32bit_6.Reg_1bit_8.net_2 gnd Reg_32bit_6.Reg_1bit_8.net_1 24 100
| device Reg_32bit_6.Reg_1bit_8.inverter.pmos 550 200
p Reg_32bit_6.Reg_1bit_8.net_2 vdd Reg_32bit_6.Reg_1bit_8.net_1 24 200
| end Reg_32bit_6.Reg_1bit_8.inverter
| device Reg_32bit_6.Reg_1bit_8.nmos.1 390 260
n w[7] Reg_32bit_6.Reg_1bit_8.net_3 Reg_32bit_6.Reg_1bit_8.net_1 24 100
| device Reg_32bit_6.Reg_1bit_8.nmos.2 390 260
n w[7] Reg_32bit_6.Reg_1bit_8.net_3 Reg_32bit_6.Reg_1bit_8.net_1 24 100
| device Reg_32bit_6.Reg_1bit_8.nmos.3 390 260
n w[7] Reg_32bit_6.Reg_1bit_8.net_3 Reg_32bit_6.Reg_1bit_8.net_1 24 100
| device Reg_32bit_6.Reg_1bit_8.nmos.4 390 260
n w[7] Reg_32bit_6.Reg_1bit_8.net_3 Reg_32bit_6.Reg_1bit_8.net_1 24 100
| begin Reg_32bit_6.Reg_1bit_8.inverter_1 550 380
| device Reg_32bit_6.Reg_1bit_8.inverter_1.nmos.1 550 360
n Reg_32bit_6.Reg_1bit_8.net_1 gnd Reg_32bit_6.Reg_1bit_8.net_2 24 100
| device Reg_32bit_6.Reg_1bit_8.inverter_1.nmos.2 550 360
n Reg_32bit_6.Reg_1bit_8.net_1 gnd Reg_32bit_6.Reg_1bit_8.net_2 24 100
| device Reg_32bit_6.Reg_1bit_8.inverter_1.nmos.3 550 360
n Reg_32bit_6.Reg_1bit_8.net_1 gnd Reg_32bit_6.Reg_1bit_8.net_2 24 100
| device Reg_32bit_6.Reg_1bit_8.inverter_1.nmos.4 550 360
n Reg_32bit_6.Reg_1bit_8.net_1 gnd Reg_32bit_6.Reg_1bit_8.net_2 24 100
| device Reg_32bit_6.Reg_1bit_8.inverter_1.pmos.1 550 200
p Reg_32bit_6.Reg_1bit_8.net_1 vdd Reg_32bit_6.Reg_1bit_8.net_2 24 200
| device Reg_32bit_6.Reg_1bit_8.inverter_1.pmos.2 550 200
p Reg_32bit_6.Reg_1bit_8.net_1 vdd Reg_32bit_6.Reg_1bit_8.net_2 24 200
| device Reg_32bit_6.Reg_1bit_8.inverter_1.pmos.3 550 200
p Reg_32bit_6.Reg_1bit_8.net_1 vdd Reg_32bit_6.Reg_1bit_8.net_2 24 200
| device Reg_32bit_6.Reg_1bit_8.inverter_1.pmos.4 550 200
p Reg_32bit_6.Reg_1bit_8.net_1 vdd Reg_32bit_6.Reg_1bit_8.net_2 24 200
| end Reg_32bit_6.Reg_1bit_8.inverter_1
| begin Reg_32bit_6.Reg_1bit_8.inverter_2 290 260
| device Reg_32bit_6.Reg_1bit_8.inverter_2.nmos.1 550 360
n data[8] gnd Reg_32bit_6.Reg_1bit_8.net_3 24 100
| device Reg_32bit_6.Reg_1bit_8.inverter_2.nmos.2 550 360
n data[8] gnd Reg_32bit_6.Reg_1bit_8.net_3 24 100
| device Reg_32bit_6.Reg_1bit_8.inverter_2.nmos.3 550 360
n data[8] gnd Reg_32bit_6.Reg_1bit_8.net_3 24 100
| device Reg_32bit_6.Reg_1bit_8.inverter_2.nmos.4 550 360
n data[8] gnd Reg_32bit_6.Reg_1bit_8.net_3 24 100
| device Reg_32bit_6.Reg_1bit_8.inverter_2.pmos.1 550 200
p data[8] vdd Reg_32bit_6.Reg_1bit_8.net_3 24 200
| device Reg_32bit_6.Reg_1bit_8.inverter_2.pmos.2 550 200
p data[8] vdd Reg_32bit_6.Reg_1bit_8.net_3 24 200
| device Reg_32bit_6.Reg_1bit_8.inverter_2.pmos.3 550 200
p data[8] vdd Reg_32bit_6.Reg_1bit_8.net_3 24 200
| device Reg_32bit_6.Reg_1bit_8.inverter_2.pmos.4 550 200
p data[8] vdd Reg_32bit_6.Reg_1bit_8.net_3 24 200
| end Reg_32bit_6.Reg_1bit_8.inverter_2
| device Reg_32bit_6.Reg_1bit_8.nmos_1 730 230
n inR1[7] Reg_32bit_6.Reg_1bit_8.net_2 out1[8] 24 100
| device Reg_32bit_6.Reg_1bit_8.nmos_2 730 360
n inR2[7] Reg_32bit_6.Reg_1bit_8.net_2 out2[8] 24 100
| end Reg_32bit_6.Reg_1bit_8
| begin Reg_32bit_6.Reg_1bit_9 510 1280
| begin Reg_32bit_6.Reg_1bit_9.inverter 560 210
| device Reg_32bit_6.Reg_1bit_9.inverter.nmos 550 360
n Reg_32bit_6.Reg_1bit_9.net_2 gnd Reg_32bit_6.Reg_1bit_9.net_1 24 100
| device Reg_32bit_6.Reg_1bit_9.inverter.pmos 550 200
p Reg_32bit_6.Reg_1bit_9.net_2 vdd Reg_32bit_6.Reg_1bit_9.net_1 24 200
| end Reg_32bit_6.Reg_1bit_9.inverter
| device Reg_32bit_6.Reg_1bit_9.nmos.1 390 260
n w[7] Reg_32bit_6.Reg_1bit_9.net_3 Reg_32bit_6.Reg_1bit_9.net_1 24 100
| device Reg_32bit_6.Reg_1bit_9.nmos.2 390 260
n w[7] Reg_32bit_6.Reg_1bit_9.net_3 Reg_32bit_6.Reg_1bit_9.net_1 24 100
| device Reg_32bit_6.Reg_1bit_9.nmos.3 390 260
n w[7] Reg_32bit_6.Reg_1bit_9.net_3 Reg_32bit_6.Reg_1bit_9.net_1 24 100
| device Reg_32bit_6.Reg_1bit_9.nmos.4 390 260
n w[7] Reg_32bit_6.Reg_1bit_9.net_3 Reg_32bit_6.Reg_1bit_9.net_1 24 100
| begin Reg_32bit_6.Reg_1bit_9.inverter_1 550 380
| device Reg_32bit_6.Reg_1bit_9.inverter_1.nmos.1 550 360
n Reg_32bit_6.Reg_1bit_9.net_1 gnd Reg_32bit_6.Reg_1bit_9.net_2 24 100
| device Reg_32bit_6.Reg_1bit_9.inverter_1.nmos.2 550 360
n Reg_32bit_6.Reg_1bit_9.net_1 gnd Reg_32bit_6.Reg_1bit_9.net_2 24 100
| device Reg_32bit_6.Reg_1bit_9.inverter_1.nmos.3 550 360
n Reg_32bit_6.Reg_1bit_9.net_1 gnd Reg_32bit_6.Reg_1bit_9.net_2 24 100
| device Reg_32bit_6.Reg_1bit_9.inverter_1.nmos.4 550 360
n Reg_32bit_6.Reg_1bit_9.net_1 gnd Reg_32bit_6.Reg_1bit_9.net_2 24 100
| device Reg_32bit_6.Reg_1bit_9.inverter_1.pmos.1 550 200
p Reg_32bit_6.Reg_1bit_9.net_1 vdd Reg_32bit_6.Reg_1bit_9.net_2 24 200
| device Reg_32bit_6.Reg_1bit_9.inverter_1.pmos.2 550 200
p Reg_32bit_6.Reg_1bit_9.net_1 vdd Reg_32bit_6.Reg_1bit_9.net_2 24 200
| device Reg_32bit_6.Reg_1bit_9.inverter_1.pmos.3 550 200
p Reg_32bit_6.Reg_1bit_9.net_1 vdd Reg_32bit_6.Reg_1bit_9.net_2 24 200
| device Reg_32bit_6.Reg_1bit_9.inverter_1.pmos.4 550 200
p Reg_32bit_6.Reg_1bit_9.net_1 vdd Reg_32bit_6.Reg_1bit_9.net_2 24 200
| end Reg_32bit_6.Reg_1bit_9.inverter_1
| begin Reg_32bit_6.Reg_1bit_9.inverter_2 290 260
| device Reg_32bit_6.Reg_1bit_9.inverter_2.nmos.1 550 360
n data[9] gnd Reg_32bit_6.Reg_1bit_9.net_3 24 100
| device Reg_32bit_6.Reg_1bit_9.inverter_2.nmos.2 550 360
n data[9] gnd Reg_32bit_6.Reg_1bit_9.net_3 24 100
| device Reg_32bit_6.Reg_1bit_9.inverter_2.nmos.3 550 360
n data[9] gnd Reg_32bit_6.Reg_1bit_9.net_3 24 100
| device Reg_32bit_6.Reg_1bit_9.inverter_2.nmos.4 550 360
n data[9] gnd Reg_32bit_6.Reg_1bit_9.net_3 24 100
| device Reg_32bit_6.Reg_1bit_9.inverter_2.pmos.1 550 200
p data[9] vdd Reg_32bit_6.Reg_1bit_9.net_3 24 200
| device Reg_32bit_6.Reg_1bit_9.inverter_2.pmos.2 550 200
p data[9] vdd Reg_32bit_6.Reg_1bit_9.net_3 24 200
| device Reg_32bit_6.Reg_1bit_9.inverter_2.pmos.3 550 200
p data[9] vdd Reg_32bit_6.Reg_1bit_9.net_3 24 200
| device Reg_32bit_6.Reg_1bit_9.inverter_2.pmos.4 550 200
p data[9] vdd Reg_32bit_6.Reg_1bit_9.net_3 24 200
| end Reg_32bit_6.Reg_1bit_9.inverter_2
| device Reg_32bit_6.Reg_1bit_9.nmos_1 730 230
n inR1[7] Reg_32bit_6.Reg_1bit_9.net_2 out1[9] 24 100
| device Reg_32bit_6.Reg_1bit_9.nmos_2 730 360
n inR2[7] Reg_32bit_6.Reg_1bit_9.net_2 out2[9] 24 100
| end Reg_32bit_6.Reg_1bit_9
| begin Reg_32bit_6.Reg_1bit_10 510 1410
| begin Reg_32bit_6.Reg_1bit_10.inverter 560 210
| device Reg_32bit_6.Reg_1bit_10.inverter.nmos 550 360
n Reg_32bit_6.Reg_1bit_10.net_2 gnd Reg_32bit_6.Reg_1bit_10.net_1 24 100
| device Reg_32bit_6.Reg_1bit_10.inverter.pmos 550 200
p Reg_32bit_6.Reg_1bit_10.net_2 vdd Reg_32bit_6.Reg_1bit_10.net_1 24 200
| end Reg_32bit_6.Reg_1bit_10.inverter
| device Reg_32bit_6.Reg_1bit_10.nmos.1 390 260
n w[7] Reg_32bit_6.Reg_1bit_10.net_3 Reg_32bit_6.Reg_1bit_10.net_1 24 100
| device Reg_32bit_6.Reg_1bit_10.nmos.2 390 260
n w[7] Reg_32bit_6.Reg_1bit_10.net_3 Reg_32bit_6.Reg_1bit_10.net_1 24 100
| device Reg_32bit_6.Reg_1bit_10.nmos.3 390 260
n w[7] Reg_32bit_6.Reg_1bit_10.net_3 Reg_32bit_6.Reg_1bit_10.net_1 24 100
| device Reg_32bit_6.Reg_1bit_10.nmos.4 390 260
n w[7] Reg_32bit_6.Reg_1bit_10.net_3 Reg_32bit_6.Reg_1bit_10.net_1 24 100
| begin Reg_32bit_6.Reg_1bit_10.inverter_1 550 380
| device Reg_32bit_6.Reg_1bit_10.inverter_1.nmos.1 550 360
n Reg_32bit_6.Reg_1bit_10.net_1 gnd Reg_32bit_6.Reg_1bit_10.net_2 24 100
| device Reg_32bit_6.Reg_1bit_10.inverter_1.nmos.2 550 360
n Reg_32bit_6.Reg_1bit_10.net_1 gnd Reg_32bit_6.Reg_1bit_10.net_2 24 100
| device Reg_32bit_6.Reg_1bit_10.inverter_1.nmos.3 550 360
n Reg_32bit_6.Reg_1bit_10.net_1 gnd Reg_32bit_6.Reg_1bit_10.net_2 24 100
| device Reg_32bit_6.Reg_1bit_10.inverter_1.nmos.4 550 360
n Reg_32bit_6.Reg_1bit_10.net_1 gnd Reg_32bit_6.Reg_1bit_10.net_2 24 100
| device Reg_32bit_6.Reg_1bit_10.inverter_1.pmos.1 550 200
p Reg_32bit_6.Reg_1bit_10.net_1 vdd Reg_32bit_6.Reg_1bit_10.net_2 24 200
| device Reg_32bit_6.Reg_1bit_10.inverter_1.pmos.2 550 200
p Reg_32bit_6.Reg_1bit_10.net_1 vdd Reg_32bit_6.Reg_1bit_10.net_2 24 200
| device Reg_32bit_6.Reg_1bit_10.inverter_1.pmos.3 550 200
p Reg_32bit_6.Reg_1bit_10.net_1 vdd Reg_32bit_6.Reg_1bit_10.net_2 24 200
| device Reg_32bit_6.Reg_1bit_10.inverter_1.pmos.4 550 200
p Reg_32bit_6.Reg_1bit_10.net_1 vdd Reg_32bit_6.Reg_1bit_10.net_2 24 200
| end Reg_32bit_6.Reg_1bit_10.inverter_1
| begin Reg_32bit_6.Reg_1bit_10.inverter_2 290 260
| device Reg_32bit_6.Reg_1bit_10.inverter_2.nmos.1 550 360
n data[10] gnd Reg_32bit_6.Reg_1bit_10.net_3 24 100
| device Reg_32bit_6.Reg_1bit_10.inverter_2.nmos.2 550 360
n data[10] gnd Reg_32bit_6.Reg_1bit_10.net_3 24 100
| device Reg_32bit_6.Reg_1bit_10.inverter_2.nmos.3 550 360
n data[10] gnd Reg_32bit_6.Reg_1bit_10.net_3 24 100
| device Reg_32bit_6.Reg_1bit_10.inverter_2.nmos.4 550 360
n data[10] gnd Reg_32bit_6.Reg_1bit_10.net_3 24 100
| device Reg_32bit_6.Reg_1bit_10.inverter_2.pmos.1 550 200
p data[10] vdd Reg_32bit_6.Reg_1bit_10.net_3 24 200
| device Reg_32bit_6.Reg_1bit_10.inverter_2.pmos.2 550 200
p data[10] vdd Reg_32bit_6.Reg_1bit_10.net_3 24 200
| device Reg_32bit_6.Reg_1bit_10.inverter_2.pmos.3 550 200
p data[10] vdd Reg_32bit_6.Reg_1bit_10.net_3 24 200
| device Reg_32bit_6.Reg_1bit_10.inverter_2.pmos.4 550 200
p data[10] vdd Reg_32bit_6.Reg_1bit_10.net_3 24 200
| end Reg_32bit_6.Reg_1bit_10.inverter_2
| device Reg_32bit_6.Reg_1bit_10.nmos_1 730 230
n inR1[7] Reg_32bit_6.Reg_1bit_10.net_2 out1[10] 24 100
| device Reg_32bit_6.Reg_1bit_10.nmos_2 730 360
n inR2[7] Reg_32bit_6.Reg_1bit_10.net_2 out2[10] 24 100
| end Reg_32bit_6.Reg_1bit_10
| begin Reg_32bit_6.Reg_1bit_11 510 1540
| begin Reg_32bit_6.Reg_1bit_11.inverter 560 210
| device Reg_32bit_6.Reg_1bit_11.inverter.nmos 550 360
n Reg_32bit_6.Reg_1bit_11.net_2 gnd Reg_32bit_6.Reg_1bit_11.net_1 24 100
| device Reg_32bit_6.Reg_1bit_11.inverter.pmos 550 200
p Reg_32bit_6.Reg_1bit_11.net_2 vdd Reg_32bit_6.Reg_1bit_11.net_1 24 200
| end Reg_32bit_6.Reg_1bit_11.inverter
| device Reg_32bit_6.Reg_1bit_11.nmos.1 390 260
n w[7] Reg_32bit_6.Reg_1bit_11.net_3 Reg_32bit_6.Reg_1bit_11.net_1 24 100
| device Reg_32bit_6.Reg_1bit_11.nmos.2 390 260
n w[7] Reg_32bit_6.Reg_1bit_11.net_3 Reg_32bit_6.Reg_1bit_11.net_1 24 100
| device Reg_32bit_6.Reg_1bit_11.nmos.3 390 260
n w[7] Reg_32bit_6.Reg_1bit_11.net_3 Reg_32bit_6.Reg_1bit_11.net_1 24 100
| device Reg_32bit_6.Reg_1bit_11.nmos.4 390 260
n w[7] Reg_32bit_6.Reg_1bit_11.net_3 Reg_32bit_6.Reg_1bit_11.net_1 24 100
| begin Reg_32bit_6.Reg_1bit_11.inverter_1 550 380
| device Reg_32bit_6.Reg_1bit_11.inverter_1.nmos.1 550 360
n Reg_32bit_6.Reg_1bit_11.net_1 gnd Reg_32bit_6.Reg_1bit_11.net_2 24 100
| device Reg_32bit_6.Reg_1bit_11.inverter_1.nmos.2 550 360
n Reg_32bit_6.Reg_1bit_11.net_1 gnd Reg_32bit_6.Reg_1bit_11.net_2 24 100
| device Reg_32bit_6.Reg_1bit_11.inverter_1.nmos.3 550 360
n Reg_32bit_6.Reg_1bit_11.net_1 gnd Reg_32bit_6.Reg_1bit_11.net_2 24 100
| device Reg_32bit_6.Reg_1bit_11.inverter_1.nmos.4 550 360
n Reg_32bit_6.Reg_1bit_11.net_1 gnd Reg_32bit_6.Reg_1bit_11.net_2 24 100
| device Reg_32bit_6.Reg_1bit_11.inverter_1.pmos.1 550 200
p Reg_32bit_6.Reg_1bit_11.net_1 vdd Reg_32bit_6.Reg_1bit_11.net_2 24 200
| device Reg_32bit_6.Reg_1bit_11.inverter_1.pmos.2 550 200
p Reg_32bit_6.Reg_1bit_11.net_1 vdd Reg_32bit_6.Reg_1bit_11.net_2 24 200
| device Reg_32bit_6.Reg_1bit_11.inverter_1.pmos.3 550 200
p Reg_32bit_6.Reg_1bit_11.net_1 vdd Reg_32bit_6.Reg_1bit_11.net_2 24 200
| device Reg_32bit_6.Reg_1bit_11.inverter_1.pmos.4 550 200
p Reg_32bit_6.Reg_1bit_11.net_1 vdd Reg_32bit_6.Reg_1bit_11.net_2 24 200
| end Reg_32bit_6.Reg_1bit_11.inverter_1
| begin Reg_32bit_6.Reg_1bit_11.inverter_2 290 260
| device Reg_32bit_6.Reg_1bit_11.inverter_2.nmos.1 550 360
n data[11] gnd Reg_32bit_6.Reg_1bit_11.net_3 24 100
| device Reg_32bit_6.Reg_1bit_11.inverter_2.nmos.2 550 360
n data[11] gnd Reg_32bit_6.Reg_1bit_11.net_3 24 100
| device Reg_32bit_6.Reg_1bit_11.inverter_2.nmos.3 550 360
n data[11] gnd Reg_32bit_6.Reg_1bit_11.net_3 24 100
| device Reg_32bit_6.Reg_1bit_11.inverter_2.nmos.4 550 360
n data[11] gnd Reg_32bit_6.Reg_1bit_11.net_3 24 100
| device Reg_32bit_6.Reg_1bit_11.inverter_2.pmos.1 550 200
p data[11] vdd Reg_32bit_6.Reg_1bit_11.net_3 24 200
| device Reg_32bit_6.Reg_1bit_11.inverter_2.pmos.2 550 200
p data[11] vdd Reg_32bit_6.Reg_1bit_11.net_3 24 200
| device Reg_32bit_6.Reg_1bit_11.inverter_2.pmos.3 550 200
p data[11] vdd Reg_32bit_6.Reg_1bit_11.net_3 24 200
| device Reg_32bit_6.Reg_1bit_11.inverter_2.pmos.4 550 200
p data[11] vdd Reg_32bit_6.Reg_1bit_11.net_3 24 200
| end Reg_32bit_6.Reg_1bit_11.inverter_2
| device Reg_32bit_6.Reg_1bit_11.nmos_1 730 230
n inR1[7] Reg_32bit_6.Reg_1bit_11.net_2 out1[11] 24 100
| device Reg_32bit_6.Reg_1bit_11.nmos_2 730 360
n inR2[7] Reg_32bit_6.Reg_1bit_11.net_2 out2[11] 24 100
| end Reg_32bit_6.Reg_1bit_11
| begin Reg_32bit_6.Reg_1bit_12 510 1670
| begin Reg_32bit_6.Reg_1bit_12.inverter 560 210
| device Reg_32bit_6.Reg_1bit_12.inverter.nmos 550 360
n Reg_32bit_6.Reg_1bit_12.net_2 gnd Reg_32bit_6.Reg_1bit_12.net_1 24 100
| device Reg_32bit_6.Reg_1bit_12.inverter.pmos 550 200
p Reg_32bit_6.Reg_1bit_12.net_2 vdd Reg_32bit_6.Reg_1bit_12.net_1 24 200
| end Reg_32bit_6.Reg_1bit_12.inverter
| device Reg_32bit_6.Reg_1bit_12.nmos.1 390 260
n w[7] Reg_32bit_6.Reg_1bit_12.net_3 Reg_32bit_6.Reg_1bit_12.net_1 24 100
| device Reg_32bit_6.Reg_1bit_12.nmos.2 390 260
n w[7] Reg_32bit_6.Reg_1bit_12.net_3 Reg_32bit_6.Reg_1bit_12.net_1 24 100
| device Reg_32bit_6.Reg_1bit_12.nmos.3 390 260
n w[7] Reg_32bit_6.Reg_1bit_12.net_3 Reg_32bit_6.Reg_1bit_12.net_1 24 100
| device Reg_32bit_6.Reg_1bit_12.nmos.4 390 260
n w[7] Reg_32bit_6.Reg_1bit_12.net_3 Reg_32bit_6.Reg_1bit_12.net_1 24 100
| begin Reg_32bit_6.Reg_1bit_12.inverter_1 550 380
| device Reg_32bit_6.Reg_1bit_12.inverter_1.nmos.1 550 360
n Reg_32bit_6.Reg_1bit_12.net_1 gnd Reg_32bit_6.Reg_1bit_12.net_2 24 100
| device Reg_32bit_6.Reg_1bit_12.inverter_1.nmos.2 550 360
n Reg_32bit_6.Reg_1bit_12.net_1 gnd Reg_32bit_6.Reg_1bit_12.net_2 24 100
| device Reg_32bit_6.Reg_1bit_12.inverter_1.nmos.3 550 360
n Reg_32bit_6.Reg_1bit_12.net_1 gnd Reg_32bit_6.Reg_1bit_12.net_2 24 100
| device Reg_32bit_6.Reg_1bit_12.inverter_1.nmos.4 550 360
n Reg_32bit_6.Reg_1bit_12.net_1 gnd Reg_32bit_6.Reg_1bit_12.net_2 24 100
| device Reg_32bit_6.Reg_1bit_12.inverter_1.pmos.1 550 200
p Reg_32bit_6.Reg_1bit_12.net_1 vdd Reg_32bit_6.Reg_1bit_12.net_2 24 200
| device Reg_32bit_6.Reg_1bit_12.inverter_1.pmos.2 550 200
p Reg_32bit_6.Reg_1bit_12.net_1 vdd Reg_32bit_6.Reg_1bit_12.net_2 24 200
| device Reg_32bit_6.Reg_1bit_12.inverter_1.pmos.3 550 200
p Reg_32bit_6.Reg_1bit_12.net_1 vdd Reg_32bit_6.Reg_1bit_12.net_2 24 200
| device Reg_32bit_6.Reg_1bit_12.inverter_1.pmos.4 550 200
p Reg_32bit_6.Reg_1bit_12.net_1 vdd Reg_32bit_6.Reg_1bit_12.net_2 24 200
| end Reg_32bit_6.Reg_1bit_12.inverter_1
| begin Reg_32bit_6.Reg_1bit_12.inverter_2 290 260
| device Reg_32bit_6.Reg_1bit_12.inverter_2.nmos.1 550 360
n data[12] gnd Reg_32bit_6.Reg_1bit_12.net_3 24 100
| device Reg_32bit_6.Reg_1bit_12.inverter_2.nmos.2 550 360
n data[12] gnd Reg_32bit_6.Reg_1bit_12.net_3 24 100
| device Reg_32bit_6.Reg_1bit_12.inverter_2.nmos.3 550 360
n data[12] gnd Reg_32bit_6.Reg_1bit_12.net_3 24 100
| device Reg_32bit_6.Reg_1bit_12.inverter_2.nmos.4 550 360
n data[12] gnd Reg_32bit_6.Reg_1bit_12.net_3 24 100
| device Reg_32bit_6.Reg_1bit_12.inverter_2.pmos.1 550 200
p data[12] vdd Reg_32bit_6.Reg_1bit_12.net_3 24 200
| device Reg_32bit_6.Reg_1bit_12.inverter_2.pmos.2 550 200
p data[12] vdd Reg_32bit_6.Reg_1bit_12.net_3 24 200
| device Reg_32bit_6.Reg_1bit_12.inverter_2.pmos.3 550 200
p data[12] vdd Reg_32bit_6.Reg_1bit_12.net_3 24 200
| device Reg_32bit_6.Reg_1bit_12.inverter_2.pmos.4 550 200
p data[12] vdd Reg_32bit_6.Reg_1bit_12.net_3 24 200
| end Reg_32bit_6.Reg_1bit_12.inverter_2
| device Reg_32bit_6.Reg_1bit_12.nmos_1 730 230
n inR1[7] Reg_32bit_6.Reg_1bit_12.net_2 out1[12] 24 100
| device Reg_32bit_6.Reg_1bit_12.nmos_2 730 360
n inR2[7] Reg_32bit_6.Reg_1bit_12.net_2 out2[12] 24 100
| end Reg_32bit_6.Reg_1bit_12
| begin Reg_32bit_6.Reg_1bit_13 510 1800
| begin Reg_32bit_6.Reg_1bit_13.inverter 560 210
| device Reg_32bit_6.Reg_1bit_13.inverter.nmos 550 360
n Reg_32bit_6.Reg_1bit_13.net_2 gnd Reg_32bit_6.Reg_1bit_13.net_1 24 100
| device Reg_32bit_6.Reg_1bit_13.inverter.pmos 550 200
p Reg_32bit_6.Reg_1bit_13.net_2 vdd Reg_32bit_6.Reg_1bit_13.net_1 24 200
| end Reg_32bit_6.Reg_1bit_13.inverter
| device Reg_32bit_6.Reg_1bit_13.nmos.1 390 260
n w[7] Reg_32bit_6.Reg_1bit_13.net_3 Reg_32bit_6.Reg_1bit_13.net_1 24 100
| device Reg_32bit_6.Reg_1bit_13.nmos.2 390 260
n w[7] Reg_32bit_6.Reg_1bit_13.net_3 Reg_32bit_6.Reg_1bit_13.net_1 24 100
| device Reg_32bit_6.Reg_1bit_13.nmos.3 390 260
n w[7] Reg_32bit_6.Reg_1bit_13.net_3 Reg_32bit_6.Reg_1bit_13.net_1 24 100
| device Reg_32bit_6.Reg_1bit_13.nmos.4 390 260
n w[7] Reg_32bit_6.Reg_1bit_13.net_3 Reg_32bit_6.Reg_1bit_13.net_1 24 100
| begin Reg_32bit_6.Reg_1bit_13.inverter_1 550 380
| device Reg_32bit_6.Reg_1bit_13.inverter_1.nmos.1 550 360
n Reg_32bit_6.Reg_1bit_13.net_1 gnd Reg_32bit_6.Reg_1bit_13.net_2 24 100
| device Reg_32bit_6.Reg_1bit_13.inverter_1.nmos.2 550 360
n Reg_32bit_6.Reg_1bit_13.net_1 gnd Reg_32bit_6.Reg_1bit_13.net_2 24 100
| device Reg_32bit_6.Reg_1bit_13.inverter_1.nmos.3 550 360
n Reg_32bit_6.Reg_1bit_13.net_1 gnd Reg_32bit_6.Reg_1bit_13.net_2 24 100
| device Reg_32bit_6.Reg_1bit_13.inverter_1.nmos.4 550 360
n Reg_32bit_6.Reg_1bit_13.net_1 gnd Reg_32bit_6.Reg_1bit_13.net_2 24 100
| device Reg_32bit_6.Reg_1bit_13.inverter_1.pmos.1 550 200
p Reg_32bit_6.Reg_1bit_13.net_1 vdd Reg_32bit_6.Reg_1bit_13.net_2 24 200
| device Reg_32bit_6.Reg_1bit_13.inverter_1.pmos.2 550 200
p Reg_32bit_6.Reg_1bit_13.net_1 vdd Reg_32bit_6.Reg_1bit_13.net_2 24 200
| device Reg_32bit_6.Reg_1bit_13.inverter_1.pmos.3 550 200
p Reg_32bit_6.Reg_1bit_13.net_1 vdd Reg_32bit_6.Reg_1bit_13.net_2 24 200
| device Reg_32bit_6.Reg_1bit_13.inverter_1.pmos.4 550 200
p Reg_32bit_6.Reg_1bit_13.net_1 vdd Reg_32bit_6.Reg_1bit_13.net_2 24 200
| end Reg_32bit_6.Reg_1bit_13.inverter_1
| begin Reg_32bit_6.Reg_1bit_13.inverter_2 290 260
| device Reg_32bit_6.Reg_1bit_13.inverter_2.nmos.1 550 360
n data[13] gnd Reg_32bit_6.Reg_1bit_13.net_3 24 100
| device Reg_32bit_6.Reg_1bit_13.inverter_2.nmos.2 550 360
n data[13] gnd Reg_32bit_6.Reg_1bit_13.net_3 24 100
| device Reg_32bit_6.Reg_1bit_13.inverter_2.nmos.3 550 360
n data[13] gnd Reg_32bit_6.Reg_1bit_13.net_3 24 100
| device Reg_32bit_6.Reg_1bit_13.inverter_2.nmos.4 550 360
n data[13] gnd Reg_32bit_6.Reg_1bit_13.net_3 24 100
| device Reg_32bit_6.Reg_1bit_13.inverter_2.pmos.1 550 200
p data[13] vdd Reg_32bit_6.Reg_1bit_13.net_3 24 200
| device Reg_32bit_6.Reg_1bit_13.inverter_2.pmos.2 550 200
p data[13] vdd Reg_32bit_6.Reg_1bit_13.net_3 24 200
| device Reg_32bit_6.Reg_1bit_13.inverter_2.pmos.3 550 200
p data[13] vdd Reg_32bit_6.Reg_1bit_13.net_3 24 200
| device Reg_32bit_6.Reg_1bit_13.inverter_2.pmos.4 550 200
p data[13] vdd Reg_32bit_6.Reg_1bit_13.net_3 24 200
| end Reg_32bit_6.Reg_1bit_13.inverter_2
| device Reg_32bit_6.Reg_1bit_13.nmos_1 730 230
n inR1[7] Reg_32bit_6.Reg_1bit_13.net_2 out1[13] 24 100
| device Reg_32bit_6.Reg_1bit_13.nmos_2 730 360
n inR2[7] Reg_32bit_6.Reg_1bit_13.net_2 out2[13] 24 100
| end Reg_32bit_6.Reg_1bit_13
| begin Reg_32bit_6.Reg_1bit_14 510 1930
| begin Reg_32bit_6.Reg_1bit_14.inverter 560 210
| device Reg_32bit_6.Reg_1bit_14.inverter.nmos 550 360
n Reg_32bit_6.Reg_1bit_14.net_2 gnd Reg_32bit_6.Reg_1bit_14.net_1 24 100
| device Reg_32bit_6.Reg_1bit_14.inverter.pmos 550 200
p Reg_32bit_6.Reg_1bit_14.net_2 vdd Reg_32bit_6.Reg_1bit_14.net_1 24 200
| end Reg_32bit_6.Reg_1bit_14.inverter
| device Reg_32bit_6.Reg_1bit_14.nmos.1 390 260
n w[7] Reg_32bit_6.Reg_1bit_14.net_3 Reg_32bit_6.Reg_1bit_14.net_1 24 100
| device Reg_32bit_6.Reg_1bit_14.nmos.2 390 260
n w[7] Reg_32bit_6.Reg_1bit_14.net_3 Reg_32bit_6.Reg_1bit_14.net_1 24 100
| device Reg_32bit_6.Reg_1bit_14.nmos.3 390 260
n w[7] Reg_32bit_6.Reg_1bit_14.net_3 Reg_32bit_6.Reg_1bit_14.net_1 24 100
| device Reg_32bit_6.Reg_1bit_14.nmos.4 390 260
n w[7] Reg_32bit_6.Reg_1bit_14.net_3 Reg_32bit_6.Reg_1bit_14.net_1 24 100
| begin Reg_32bit_6.Reg_1bit_14.inverter_1 550 380
| device Reg_32bit_6.Reg_1bit_14.inverter_1.nmos.1 550 360
n Reg_32bit_6.Reg_1bit_14.net_1 gnd Reg_32bit_6.Reg_1bit_14.net_2 24 100
| device Reg_32bit_6.Reg_1bit_14.inverter_1.nmos.2 550 360
n Reg_32bit_6.Reg_1bit_14.net_1 gnd Reg_32bit_6.Reg_1bit_14.net_2 24 100
| device Reg_32bit_6.Reg_1bit_14.inverter_1.nmos.3 550 360
n Reg_32bit_6.Reg_1bit_14.net_1 gnd Reg_32bit_6.Reg_1bit_14.net_2 24 100
| device Reg_32bit_6.Reg_1bit_14.inverter_1.nmos.4 550 360
n Reg_32bit_6.Reg_1bit_14.net_1 gnd Reg_32bit_6.Reg_1bit_14.net_2 24 100
| device Reg_32bit_6.Reg_1bit_14.inverter_1.pmos.1 550 200
p Reg_32bit_6.Reg_1bit_14.net_1 vdd Reg_32bit_6.Reg_1bit_14.net_2 24 200
| device Reg_32bit_6.Reg_1bit_14.inverter_1.pmos.2 550 200
p Reg_32bit_6.Reg_1bit_14.net_1 vdd Reg_32bit_6.Reg_1bit_14.net_2 24 200
| device Reg_32bit_6.Reg_1bit_14.inverter_1.pmos.3 550 200
p Reg_32bit_6.Reg_1bit_14.net_1 vdd Reg_32bit_6.Reg_1bit_14.net_2 24 200
| device Reg_32bit_6.Reg_1bit_14.inverter_1.pmos.4 550 200
p Reg_32bit_6.Reg_1bit_14.net_1 vdd Reg_32bit_6.Reg_1bit_14.net_2 24 200
| end Reg_32bit_6.Reg_1bit_14.inverter_1
| begin Reg_32bit_6.Reg_1bit_14.inverter_2 290 260
| device Reg_32bit_6.Reg_1bit_14.inverter_2.nmos.1 550 360
n data[14] gnd Reg_32bit_6.Reg_1bit_14.net_3 24 100
| device Reg_32bit_6.Reg_1bit_14.inverter_2.nmos.2 550 360
n data[14] gnd Reg_32bit_6.Reg_1bit_14.net_3 24 100
| device Reg_32bit_6.Reg_1bit_14.inverter_2.nmos.3 550 360
n data[14] gnd Reg_32bit_6.Reg_1bit_14.net_3 24 100
| device Reg_32bit_6.Reg_1bit_14.inverter_2.nmos.4 550 360
n data[14] gnd Reg_32bit_6.Reg_1bit_14.net_3 24 100
| device Reg_32bit_6.Reg_1bit_14.inverter_2.pmos.1 550 200
p data[14] vdd Reg_32bit_6.Reg_1bit_14.net_3 24 200
| device Reg_32bit_6.Reg_1bit_14.inverter_2.pmos.2 550 200
p data[14] vdd Reg_32bit_6.Reg_1bit_14.net_3 24 200
| device Reg_32bit_6.Reg_1bit_14.inverter_2.pmos.3 550 200
p data[14] vdd Reg_32bit_6.Reg_1bit_14.net_3 24 200
| device Reg_32bit_6.Reg_1bit_14.inverter_2.pmos.4 550 200
p data[14] vdd Reg_32bit_6.Reg_1bit_14.net_3 24 200
| end Reg_32bit_6.Reg_1bit_14.inverter_2
| device Reg_32bit_6.Reg_1bit_14.nmos_1 730 230
n inR1[7] Reg_32bit_6.Reg_1bit_14.net_2 out1[14] 24 100
| device Reg_32bit_6.Reg_1bit_14.nmos_2 730 360
n inR2[7] Reg_32bit_6.Reg_1bit_14.net_2 out2[14] 24 100
| end Reg_32bit_6.Reg_1bit_14
| begin Reg_32bit_6.Reg_1bit_15 510 2060
| begin Reg_32bit_6.Reg_1bit_15.inverter 560 210
| device Reg_32bit_6.Reg_1bit_15.inverter.nmos 550 360
n Reg_32bit_6.Reg_1bit_15.net_2 gnd Reg_32bit_6.Reg_1bit_15.net_1 24 100
| device Reg_32bit_6.Reg_1bit_15.inverter.pmos 550 200
p Reg_32bit_6.Reg_1bit_15.net_2 vdd Reg_32bit_6.Reg_1bit_15.net_1 24 200
| end Reg_32bit_6.Reg_1bit_15.inverter
| device Reg_32bit_6.Reg_1bit_15.nmos.1 390 260
n w[7] Reg_32bit_6.Reg_1bit_15.net_3 Reg_32bit_6.Reg_1bit_15.net_1 24 100
| device Reg_32bit_6.Reg_1bit_15.nmos.2 390 260
n w[7] Reg_32bit_6.Reg_1bit_15.net_3 Reg_32bit_6.Reg_1bit_15.net_1 24 100
| device Reg_32bit_6.Reg_1bit_15.nmos.3 390 260
n w[7] Reg_32bit_6.Reg_1bit_15.net_3 Reg_32bit_6.Reg_1bit_15.net_1 24 100
| device Reg_32bit_6.Reg_1bit_15.nmos.4 390 260
n w[7] Reg_32bit_6.Reg_1bit_15.net_3 Reg_32bit_6.Reg_1bit_15.net_1 24 100
| begin Reg_32bit_6.Reg_1bit_15.inverter_1 550 380
| device Reg_32bit_6.Reg_1bit_15.inverter_1.nmos.1 550 360
n Reg_32bit_6.Reg_1bit_15.net_1 gnd Reg_32bit_6.Reg_1bit_15.net_2 24 100
| device Reg_32bit_6.Reg_1bit_15.inverter_1.nmos.2 550 360
n Reg_32bit_6.Reg_1bit_15.net_1 gnd Reg_32bit_6.Reg_1bit_15.net_2 24 100
| device Reg_32bit_6.Reg_1bit_15.inverter_1.nmos.3 550 360
n Reg_32bit_6.Reg_1bit_15.net_1 gnd Reg_32bit_6.Reg_1bit_15.net_2 24 100
| device Reg_32bit_6.Reg_1bit_15.inverter_1.nmos.4 550 360
n Reg_32bit_6.Reg_1bit_15.net_1 gnd Reg_32bit_6.Reg_1bit_15.net_2 24 100
| device Reg_32bit_6.Reg_1bit_15.inverter_1.pmos.1 550 200
p Reg_32bit_6.Reg_1bit_15.net_1 vdd Reg_32bit_6.Reg_1bit_15.net_2 24 200
| device Reg_32bit_6.Reg_1bit_15.inverter_1.pmos.2 550 200
p Reg_32bit_6.Reg_1bit_15.net_1 vdd Reg_32bit_6.Reg_1bit_15.net_2 24 200
| device Reg_32bit_6.Reg_1bit_15.inverter_1.pmos.3 550 200
p Reg_32bit_6.Reg_1bit_15.net_1 vdd Reg_32bit_6.Reg_1bit_15.net_2 24 200
| device Reg_32bit_6.Reg_1bit_15.inverter_1.pmos.4 550 200
p Reg_32bit_6.Reg_1bit_15.net_1 vdd Reg_32bit_6.Reg_1bit_15.net_2 24 200
| end Reg_32bit_6.Reg_1bit_15.inverter_1
| begin Reg_32bit_6.Reg_1bit_15.inverter_2 290 260
| device Reg_32bit_6.Reg_1bit_15.inverter_2.nmos.1 550 360
n data[15] gnd Reg_32bit_6.Reg_1bit_15.net_3 24 100
| device Reg_32bit_6.Reg_1bit_15.inverter_2.nmos.2 550 360
n data[15] gnd Reg_32bit_6.Reg_1bit_15.net_3 24 100
| device Reg_32bit_6.Reg_1bit_15.inverter_2.nmos.3 550 360
n data[15] gnd Reg_32bit_6.Reg_1bit_15.net_3 24 100
| device Reg_32bit_6.Reg_1bit_15.inverter_2.nmos.4 550 360
n data[15] gnd Reg_32bit_6.Reg_1bit_15.net_3 24 100
| device Reg_32bit_6.Reg_1bit_15.inverter_2.pmos.1 550 200
p data[15] vdd Reg_32bit_6.Reg_1bit_15.net_3 24 200
| device Reg_32bit_6.Reg_1bit_15.inverter_2.pmos.2 550 200
p data[15] vdd Reg_32bit_6.Reg_1bit_15.net_3 24 200
| device Reg_32bit_6.Reg_1bit_15.inverter_2.pmos.3 550 200
p data[15] vdd Reg_32bit_6.Reg_1bit_15.net_3 24 200
| device Reg_32bit_6.Reg_1bit_15.inverter_2.pmos.4 550 200
p data[15] vdd Reg_32bit_6.Reg_1bit_15.net_3 24 200
| end Reg_32bit_6.Reg_1bit_15.inverter_2
| device Reg_32bit_6.Reg_1bit_15.nmos_1 730 230
n inR1[7] Reg_32bit_6.Reg_1bit_15.net_2 out1[15] 24 100
| device Reg_32bit_6.Reg_1bit_15.nmos_2 730 360
n inR2[7] Reg_32bit_6.Reg_1bit_15.net_2 out2[15] 24 100
| end Reg_32bit_6.Reg_1bit_15
| begin Reg_32bit_6.Reg_1bit_16 510 2200
| begin Reg_32bit_6.Reg_1bit_16.inverter 560 210
| device Reg_32bit_6.Reg_1bit_16.inverter.nmos 550 360
n Reg_32bit_6.Reg_1bit_16.net_2 gnd Reg_32bit_6.Reg_1bit_16.net_1 24 100
| device Reg_32bit_6.Reg_1bit_16.inverter.pmos 550 200
p Reg_32bit_6.Reg_1bit_16.net_2 vdd Reg_32bit_6.Reg_1bit_16.net_1 24 200
| end Reg_32bit_6.Reg_1bit_16.inverter
| device Reg_32bit_6.Reg_1bit_16.nmos.1 390 260
n w[7] Reg_32bit_6.Reg_1bit_16.net_3 Reg_32bit_6.Reg_1bit_16.net_1 24 100
| device Reg_32bit_6.Reg_1bit_16.nmos.2 390 260
n w[7] Reg_32bit_6.Reg_1bit_16.net_3 Reg_32bit_6.Reg_1bit_16.net_1 24 100
| device Reg_32bit_6.Reg_1bit_16.nmos.3 390 260
n w[7] Reg_32bit_6.Reg_1bit_16.net_3 Reg_32bit_6.Reg_1bit_16.net_1 24 100
| device Reg_32bit_6.Reg_1bit_16.nmos.4 390 260
n w[7] Reg_32bit_6.Reg_1bit_16.net_3 Reg_32bit_6.Reg_1bit_16.net_1 24 100
| begin Reg_32bit_6.Reg_1bit_16.inverter_1 550 380
| device Reg_32bit_6.Reg_1bit_16.inverter_1.nmos.1 550 360
n Reg_32bit_6.Reg_1bit_16.net_1 gnd Reg_32bit_6.Reg_1bit_16.net_2 24 100
| device Reg_32bit_6.Reg_1bit_16.inverter_1.nmos.2 550 360
n Reg_32bit_6.Reg_1bit_16.net_1 gnd Reg_32bit_6.Reg_1bit_16.net_2 24 100
| device Reg_32bit_6.Reg_1bit_16.inverter_1.nmos.3 550 360
n Reg_32bit_6.Reg_1bit_16.net_1 gnd Reg_32bit_6.Reg_1bit_16.net_2 24 100
| device Reg_32bit_6.Reg_1bit_16.inverter_1.nmos.4 550 360
n Reg_32bit_6.Reg_1bit_16.net_1 gnd Reg_32bit_6.Reg_1bit_16.net_2 24 100
| device Reg_32bit_6.Reg_1bit_16.inverter_1.pmos.1 550 200
p Reg_32bit_6.Reg_1bit_16.net_1 vdd Reg_32bit_6.Reg_1bit_16.net_2 24 200
| device Reg_32bit_6.Reg_1bit_16.inverter_1.pmos.2 550 200
p Reg_32bit_6.Reg_1bit_16.net_1 vdd Reg_32bit_6.Reg_1bit_16.net_2 24 200
| device Reg_32bit_6.Reg_1bit_16.inverter_1.pmos.3 550 200
p Reg_32bit_6.Reg_1bit_16.net_1 vdd Reg_32bit_6.Reg_1bit_16.net_2 24 200
| device Reg_32bit_6.Reg_1bit_16.inverter_1.pmos.4 550 200
p Reg_32bit_6.Reg_1bit_16.net_1 vdd Reg_32bit_6.Reg_1bit_16.net_2 24 200
| end Reg_32bit_6.Reg_1bit_16.inverter_1
| begin Reg_32bit_6.Reg_1bit_16.inverter_2 290 260
| device Reg_32bit_6.Reg_1bit_16.inverter_2.nmos.1 550 360
n data[16] gnd Reg_32bit_6.Reg_1bit_16.net_3 24 100
| device Reg_32bit_6.Reg_1bit_16.inverter_2.nmos.2 550 360
n data[16] gnd Reg_32bit_6.Reg_1bit_16.net_3 24 100
| device Reg_32bit_6.Reg_1bit_16.inverter_2.nmos.3 550 360
n data[16] gnd Reg_32bit_6.Reg_1bit_16.net_3 24 100
| device Reg_32bit_6.Reg_1bit_16.inverter_2.nmos.4 550 360
n data[16] gnd Reg_32bit_6.Reg_1bit_16.net_3 24 100
| device Reg_32bit_6.Reg_1bit_16.inverter_2.pmos.1 550 200
p data[16] vdd Reg_32bit_6.Reg_1bit_16.net_3 24 200
| device Reg_32bit_6.Reg_1bit_16.inverter_2.pmos.2 550 200
p data[16] vdd Reg_32bit_6.Reg_1bit_16.net_3 24 200
| device Reg_32bit_6.Reg_1bit_16.inverter_2.pmos.3 550 200
p data[16] vdd Reg_32bit_6.Reg_1bit_16.net_3 24 200
| device Reg_32bit_6.Reg_1bit_16.inverter_2.pmos.4 550 200
p data[16] vdd Reg_32bit_6.Reg_1bit_16.net_3 24 200
| end Reg_32bit_6.Reg_1bit_16.inverter_2
| device Reg_32bit_6.Reg_1bit_16.nmos_1 730 230
n inR1[7] Reg_32bit_6.Reg_1bit_16.net_2 out1[16] 24 100
| device Reg_32bit_6.Reg_1bit_16.nmos_2 730 360
n inR2[7] Reg_32bit_6.Reg_1bit_16.net_2 out2[16] 24 100
| end Reg_32bit_6.Reg_1bit_16
| begin Reg_32bit_6.Reg_1bit_17 510 2330
| begin Reg_32bit_6.Reg_1bit_17.inverter 560 210
| device Reg_32bit_6.Reg_1bit_17.inverter.nmos 550 360
n Reg_32bit_6.Reg_1bit_17.net_2 gnd Reg_32bit_6.Reg_1bit_17.net_1 24 100
| device Reg_32bit_6.Reg_1bit_17.inverter.pmos 550 200
p Reg_32bit_6.Reg_1bit_17.net_2 vdd Reg_32bit_6.Reg_1bit_17.net_1 24 200
| end Reg_32bit_6.Reg_1bit_17.inverter
| device Reg_32bit_6.Reg_1bit_17.nmos.1 390 260
n w[7] Reg_32bit_6.Reg_1bit_17.net_3 Reg_32bit_6.Reg_1bit_17.net_1 24 100
| device Reg_32bit_6.Reg_1bit_17.nmos.2 390 260
n w[7] Reg_32bit_6.Reg_1bit_17.net_3 Reg_32bit_6.Reg_1bit_17.net_1 24 100
| device Reg_32bit_6.Reg_1bit_17.nmos.3 390 260
n w[7] Reg_32bit_6.Reg_1bit_17.net_3 Reg_32bit_6.Reg_1bit_17.net_1 24 100
| device Reg_32bit_6.Reg_1bit_17.nmos.4 390 260
n w[7] Reg_32bit_6.Reg_1bit_17.net_3 Reg_32bit_6.Reg_1bit_17.net_1 24 100
| begin Reg_32bit_6.Reg_1bit_17.inverter_1 550 380
| device Reg_32bit_6.Reg_1bit_17.inverter_1.nmos.1 550 360
n Reg_32bit_6.Reg_1bit_17.net_1 gnd Reg_32bit_6.Reg_1bit_17.net_2 24 100
| device Reg_32bit_6.Reg_1bit_17.inverter_1.nmos.2 550 360
n Reg_32bit_6.Reg_1bit_17.net_1 gnd Reg_32bit_6.Reg_1bit_17.net_2 24 100
| device Reg_32bit_6.Reg_1bit_17.inverter_1.nmos.3 550 360
n Reg_32bit_6.Reg_1bit_17.net_1 gnd Reg_32bit_6.Reg_1bit_17.net_2 24 100
| device Reg_32bit_6.Reg_1bit_17.inverter_1.nmos.4 550 360
n Reg_32bit_6.Reg_1bit_17.net_1 gnd Reg_32bit_6.Reg_1bit_17.net_2 24 100
| device Reg_32bit_6.Reg_1bit_17.inverter_1.pmos.1 550 200
p Reg_32bit_6.Reg_1bit_17.net_1 vdd Reg_32bit_6.Reg_1bit_17.net_2 24 200
| device Reg_32bit_6.Reg_1bit_17.inverter_1.pmos.2 550 200
p Reg_32bit_6.Reg_1bit_17.net_1 vdd Reg_32bit_6.Reg_1bit_17.net_2 24 200
| device Reg_32bit_6.Reg_1bit_17.inverter_1.pmos.3 550 200
p Reg_32bit_6.Reg_1bit_17.net_1 vdd Reg_32bit_6.Reg_1bit_17.net_2 24 200
| device Reg_32bit_6.Reg_1bit_17.inverter_1.pmos.4 550 200
p Reg_32bit_6.Reg_1bit_17.net_1 vdd Reg_32bit_6.Reg_1bit_17.net_2 24 200
| end Reg_32bit_6.Reg_1bit_17.inverter_1
| begin Reg_32bit_6.Reg_1bit_17.inverter_2 290 260
| device Reg_32bit_6.Reg_1bit_17.inverter_2.nmos.1 550 360
n data[17] gnd Reg_32bit_6.Reg_1bit_17.net_3 24 100
| device Reg_32bit_6.Reg_1bit_17.inverter_2.nmos.2 550 360
n data[17] gnd Reg_32bit_6.Reg_1bit_17.net_3 24 100
| device Reg_32bit_6.Reg_1bit_17.inverter_2.nmos.3 550 360
n data[17] gnd Reg_32bit_6.Reg_1bit_17.net_3 24 100
| device Reg_32bit_6.Reg_1bit_17.inverter_2.nmos.4 550 360
n data[17] gnd Reg_32bit_6.Reg_1bit_17.net_3 24 100
| device Reg_32bit_6.Reg_1bit_17.inverter_2.pmos.1 550 200
p data[17] vdd Reg_32bit_6.Reg_1bit_17.net_3 24 200
| device Reg_32bit_6.Reg_1bit_17.inverter_2.pmos.2 550 200
p data[17] vdd Reg_32bit_6.Reg_1bit_17.net_3 24 200
| device Reg_32bit_6.Reg_1bit_17.inverter_2.pmos.3 550 200
p data[17] vdd Reg_32bit_6.Reg_1bit_17.net_3 24 200
| device Reg_32bit_6.Reg_1bit_17.inverter_2.pmos.4 550 200
p data[17] vdd Reg_32bit_6.Reg_1bit_17.net_3 24 200
| end Reg_32bit_6.Reg_1bit_17.inverter_2
| device Reg_32bit_6.Reg_1bit_17.nmos_1 730 230
n inR1[7] Reg_32bit_6.Reg_1bit_17.net_2 out1[17] 24 100
| device Reg_32bit_6.Reg_1bit_17.nmos_2 730 360
n inR2[7] Reg_32bit_6.Reg_1bit_17.net_2 out2[17] 24 100
| end Reg_32bit_6.Reg_1bit_17
| begin Reg_32bit_6.Reg_1bit_18 510 2460
| begin Reg_32bit_6.Reg_1bit_18.inverter 560 210
| device Reg_32bit_6.Reg_1bit_18.inverter.nmos 550 360
n Reg_32bit_6.Reg_1bit_18.net_2 gnd Reg_32bit_6.Reg_1bit_18.net_1 24 100
| device Reg_32bit_6.Reg_1bit_18.inverter.pmos 550 200
p Reg_32bit_6.Reg_1bit_18.net_2 vdd Reg_32bit_6.Reg_1bit_18.net_1 24 200
| end Reg_32bit_6.Reg_1bit_18.inverter
| device Reg_32bit_6.Reg_1bit_18.nmos.1 390 260
n w[7] Reg_32bit_6.Reg_1bit_18.net_3 Reg_32bit_6.Reg_1bit_18.net_1 24 100
| device Reg_32bit_6.Reg_1bit_18.nmos.2 390 260
n w[7] Reg_32bit_6.Reg_1bit_18.net_3 Reg_32bit_6.Reg_1bit_18.net_1 24 100
| device Reg_32bit_6.Reg_1bit_18.nmos.3 390 260
n w[7] Reg_32bit_6.Reg_1bit_18.net_3 Reg_32bit_6.Reg_1bit_18.net_1 24 100
| device Reg_32bit_6.Reg_1bit_18.nmos.4 390 260
n w[7] Reg_32bit_6.Reg_1bit_18.net_3 Reg_32bit_6.Reg_1bit_18.net_1 24 100
| begin Reg_32bit_6.Reg_1bit_18.inverter_1 550 380
| device Reg_32bit_6.Reg_1bit_18.inverter_1.nmos.1 550 360
n Reg_32bit_6.Reg_1bit_18.net_1 gnd Reg_32bit_6.Reg_1bit_18.net_2 24 100
| device Reg_32bit_6.Reg_1bit_18.inverter_1.nmos.2 550 360
n Reg_32bit_6.Reg_1bit_18.net_1 gnd Reg_32bit_6.Reg_1bit_18.net_2 24 100
| device Reg_32bit_6.Reg_1bit_18.inverter_1.nmos.3 550 360
n Reg_32bit_6.Reg_1bit_18.net_1 gnd Reg_32bit_6.Reg_1bit_18.net_2 24 100
| device Reg_32bit_6.Reg_1bit_18.inverter_1.nmos.4 550 360
n Reg_32bit_6.Reg_1bit_18.net_1 gnd Reg_32bit_6.Reg_1bit_18.net_2 24 100
| device Reg_32bit_6.Reg_1bit_18.inverter_1.pmos.1 550 200
p Reg_32bit_6.Reg_1bit_18.net_1 vdd Reg_32bit_6.Reg_1bit_18.net_2 24 200
| device Reg_32bit_6.Reg_1bit_18.inverter_1.pmos.2 550 200
p Reg_32bit_6.Reg_1bit_18.net_1 vdd Reg_32bit_6.Reg_1bit_18.net_2 24 200
| device Reg_32bit_6.Reg_1bit_18.inverter_1.pmos.3 550 200
p Reg_32bit_6.Reg_1bit_18.net_1 vdd Reg_32bit_6.Reg_1bit_18.net_2 24 200
| device Reg_32bit_6.Reg_1bit_18.inverter_1.pmos.4 550 200
p Reg_32bit_6.Reg_1bit_18.net_1 vdd Reg_32bit_6.Reg_1bit_18.net_2 24 200
| end Reg_32bit_6.Reg_1bit_18.inverter_1
| begin Reg_32bit_6.Reg_1bit_18.inverter_2 290 260
| device Reg_32bit_6.Reg_1bit_18.inverter_2.nmos.1 550 360
n data[18] gnd Reg_32bit_6.Reg_1bit_18.net_3 24 100
| device Reg_32bit_6.Reg_1bit_18.inverter_2.nmos.2 550 360
n data[18] gnd Reg_32bit_6.Reg_1bit_18.net_3 24 100
| device Reg_32bit_6.Reg_1bit_18.inverter_2.nmos.3 550 360
n data[18] gnd Reg_32bit_6.Reg_1bit_18.net_3 24 100
| device Reg_32bit_6.Reg_1bit_18.inverter_2.nmos.4 550 360
n data[18] gnd Reg_32bit_6.Reg_1bit_18.net_3 24 100
| device Reg_32bit_6.Reg_1bit_18.inverter_2.pmos.1 550 200
p data[18] vdd Reg_32bit_6.Reg_1bit_18.net_3 24 200
| device Reg_32bit_6.Reg_1bit_18.inverter_2.pmos.2 550 200
p data[18] vdd Reg_32bit_6.Reg_1bit_18.net_3 24 200
| device Reg_32bit_6.Reg_1bit_18.inverter_2.pmos.3 550 200
p data[18] vdd Reg_32bit_6.Reg_1bit_18.net_3 24 200
| device Reg_32bit_6.Reg_1bit_18.inverter_2.pmos.4 550 200
p data[18] vdd Reg_32bit_6.Reg_1bit_18.net_3 24 200
| end Reg_32bit_6.Reg_1bit_18.inverter_2
| device Reg_32bit_6.Reg_1bit_18.nmos_1 730 230
n inR1[7] Reg_32bit_6.Reg_1bit_18.net_2 out1[18] 24 100
| device Reg_32bit_6.Reg_1bit_18.nmos_2 730 360
n inR2[7] Reg_32bit_6.Reg_1bit_18.net_2 out2[18] 24 100
| end Reg_32bit_6.Reg_1bit_18
| begin Reg_32bit_6.Reg_1bit_19 510 2590
| begin Reg_32bit_6.Reg_1bit_19.inverter 560 210
| device Reg_32bit_6.Reg_1bit_19.inverter.nmos 550 360
n Reg_32bit_6.Reg_1bit_19.net_2 gnd Reg_32bit_6.Reg_1bit_19.net_1 24 100
| device Reg_32bit_6.Reg_1bit_19.inverter.pmos 550 200
p Reg_32bit_6.Reg_1bit_19.net_2 vdd Reg_32bit_6.Reg_1bit_19.net_1 24 200
| end Reg_32bit_6.Reg_1bit_19.inverter
| device Reg_32bit_6.Reg_1bit_19.nmos.1 390 260
n w[7] Reg_32bit_6.Reg_1bit_19.net_3 Reg_32bit_6.Reg_1bit_19.net_1 24 100
| device Reg_32bit_6.Reg_1bit_19.nmos.2 390 260
n w[7] Reg_32bit_6.Reg_1bit_19.net_3 Reg_32bit_6.Reg_1bit_19.net_1 24 100
| device Reg_32bit_6.Reg_1bit_19.nmos.3 390 260
n w[7] Reg_32bit_6.Reg_1bit_19.net_3 Reg_32bit_6.Reg_1bit_19.net_1 24 100
| device Reg_32bit_6.Reg_1bit_19.nmos.4 390 260
n w[7] Reg_32bit_6.Reg_1bit_19.net_3 Reg_32bit_6.Reg_1bit_19.net_1 24 100
| begin Reg_32bit_6.Reg_1bit_19.inverter_1 550 380
| device Reg_32bit_6.Reg_1bit_19.inverter_1.nmos.1 550 360
n Reg_32bit_6.Reg_1bit_19.net_1 gnd Reg_32bit_6.Reg_1bit_19.net_2 24 100
| device Reg_32bit_6.Reg_1bit_19.inverter_1.nmos.2 550 360
n Reg_32bit_6.Reg_1bit_19.net_1 gnd Reg_32bit_6.Reg_1bit_19.net_2 24 100
| device Reg_32bit_6.Reg_1bit_19.inverter_1.nmos.3 550 360
n Reg_32bit_6.Reg_1bit_19.net_1 gnd Reg_32bit_6.Reg_1bit_19.net_2 24 100
| device Reg_32bit_6.Reg_1bit_19.inverter_1.nmos.4 550 360
n Reg_32bit_6.Reg_1bit_19.net_1 gnd Reg_32bit_6.Reg_1bit_19.net_2 24 100
| device Reg_32bit_6.Reg_1bit_19.inverter_1.pmos.1 550 200
p Reg_32bit_6.Reg_1bit_19.net_1 vdd Reg_32bit_6.Reg_1bit_19.net_2 24 200
| device Reg_32bit_6.Reg_1bit_19.inverter_1.pmos.2 550 200
p Reg_32bit_6.Reg_1bit_19.net_1 vdd Reg_32bit_6.Reg_1bit_19.net_2 24 200
| device Reg_32bit_6.Reg_1bit_19.inverter_1.pmos.3 550 200
p Reg_32bit_6.Reg_1bit_19.net_1 vdd Reg_32bit_6.Reg_1bit_19.net_2 24 200
| device Reg_32bit_6.Reg_1bit_19.inverter_1.pmos.4 550 200
p Reg_32bit_6.Reg_1bit_19.net_1 vdd Reg_32bit_6.Reg_1bit_19.net_2 24 200
| end Reg_32bit_6.Reg_1bit_19.inverter_1
| begin Reg_32bit_6.Reg_1bit_19.inverter_2 290 260
| device Reg_32bit_6.Reg_1bit_19.inverter_2.nmos.1 550 360
n data[19] gnd Reg_32bit_6.Reg_1bit_19.net_3 24 100
| device Reg_32bit_6.Reg_1bit_19.inverter_2.nmos.2 550 360
n data[19] gnd Reg_32bit_6.Reg_1bit_19.net_3 24 100
| device Reg_32bit_6.Reg_1bit_19.inverter_2.nmos.3 550 360
n data[19] gnd Reg_32bit_6.Reg_1bit_19.net_3 24 100
| device Reg_32bit_6.Reg_1bit_19.inverter_2.nmos.4 550 360
n data[19] gnd Reg_32bit_6.Reg_1bit_19.net_3 24 100
| device Reg_32bit_6.Reg_1bit_19.inverter_2.pmos.1 550 200
p data[19] vdd Reg_32bit_6.Reg_1bit_19.net_3 24 200
| device Reg_32bit_6.Reg_1bit_19.inverter_2.pmos.2 550 200
p data[19] vdd Reg_32bit_6.Reg_1bit_19.net_3 24 200
| device Reg_32bit_6.Reg_1bit_19.inverter_2.pmos.3 550 200
p data[19] vdd Reg_32bit_6.Reg_1bit_19.net_3 24 200
| device Reg_32bit_6.Reg_1bit_19.inverter_2.pmos.4 550 200
p data[19] vdd Reg_32bit_6.Reg_1bit_19.net_3 24 200
| end Reg_32bit_6.Reg_1bit_19.inverter_2
| device Reg_32bit_6.Reg_1bit_19.nmos_1 730 230
n inR1[7] Reg_32bit_6.Reg_1bit_19.net_2 out1[19] 24 100
| device Reg_32bit_6.Reg_1bit_19.nmos_2 730 360
n inR2[7] Reg_32bit_6.Reg_1bit_19.net_2 out2[19] 24 100
| end Reg_32bit_6.Reg_1bit_19
| begin Reg_32bit_6.Reg_1bit_20 510 2720
| begin Reg_32bit_6.Reg_1bit_20.inverter 560 210
| device Reg_32bit_6.Reg_1bit_20.inverter.nmos 550 360
n Reg_32bit_6.Reg_1bit_20.net_2 gnd Reg_32bit_6.Reg_1bit_20.net_1 24 100
| device Reg_32bit_6.Reg_1bit_20.inverter.pmos 550 200
p Reg_32bit_6.Reg_1bit_20.net_2 vdd Reg_32bit_6.Reg_1bit_20.net_1 24 200
| end Reg_32bit_6.Reg_1bit_20.inverter
| device Reg_32bit_6.Reg_1bit_20.nmos.1 390 260
n w[7] Reg_32bit_6.Reg_1bit_20.net_3 Reg_32bit_6.Reg_1bit_20.net_1 24 100
| device Reg_32bit_6.Reg_1bit_20.nmos.2 390 260
n w[7] Reg_32bit_6.Reg_1bit_20.net_3 Reg_32bit_6.Reg_1bit_20.net_1 24 100
| device Reg_32bit_6.Reg_1bit_20.nmos.3 390 260
n w[7] Reg_32bit_6.Reg_1bit_20.net_3 Reg_32bit_6.Reg_1bit_20.net_1 24 100
| device Reg_32bit_6.Reg_1bit_20.nmos.4 390 260
n w[7] Reg_32bit_6.Reg_1bit_20.net_3 Reg_32bit_6.Reg_1bit_20.net_1 24 100
| begin Reg_32bit_6.Reg_1bit_20.inverter_1 550 380
| device Reg_32bit_6.Reg_1bit_20.inverter_1.nmos.1 550 360
n Reg_32bit_6.Reg_1bit_20.net_1 gnd Reg_32bit_6.Reg_1bit_20.net_2 24 100
| device Reg_32bit_6.Reg_1bit_20.inverter_1.nmos.2 550 360
n Reg_32bit_6.Reg_1bit_20.net_1 gnd Reg_32bit_6.Reg_1bit_20.net_2 24 100
| device Reg_32bit_6.Reg_1bit_20.inverter_1.nmos.3 550 360
n Reg_32bit_6.Reg_1bit_20.net_1 gnd Reg_32bit_6.Reg_1bit_20.net_2 24 100
| device Reg_32bit_6.Reg_1bit_20.inverter_1.nmos.4 550 360
n Reg_32bit_6.Reg_1bit_20.net_1 gnd Reg_32bit_6.Reg_1bit_20.net_2 24 100
| device Reg_32bit_6.Reg_1bit_20.inverter_1.pmos.1 550 200
p Reg_32bit_6.Reg_1bit_20.net_1 vdd Reg_32bit_6.Reg_1bit_20.net_2 24 200
| device Reg_32bit_6.Reg_1bit_20.inverter_1.pmos.2 550 200
p Reg_32bit_6.Reg_1bit_20.net_1 vdd Reg_32bit_6.Reg_1bit_20.net_2 24 200
| device Reg_32bit_6.Reg_1bit_20.inverter_1.pmos.3 550 200
p Reg_32bit_6.Reg_1bit_20.net_1 vdd Reg_32bit_6.Reg_1bit_20.net_2 24 200
| device Reg_32bit_6.Reg_1bit_20.inverter_1.pmos.4 550 200
p Reg_32bit_6.Reg_1bit_20.net_1 vdd Reg_32bit_6.Reg_1bit_20.net_2 24 200
| end Reg_32bit_6.Reg_1bit_20.inverter_1
| begin Reg_32bit_6.Reg_1bit_20.inverter_2 290 260
| device Reg_32bit_6.Reg_1bit_20.inverter_2.nmos.1 550 360
n data[20] gnd Reg_32bit_6.Reg_1bit_20.net_3 24 100
| device Reg_32bit_6.Reg_1bit_20.inverter_2.nmos.2 550 360
n data[20] gnd Reg_32bit_6.Reg_1bit_20.net_3 24 100
| device Reg_32bit_6.Reg_1bit_20.inverter_2.nmos.3 550 360
n data[20] gnd Reg_32bit_6.Reg_1bit_20.net_3 24 100
| device Reg_32bit_6.Reg_1bit_20.inverter_2.nmos.4 550 360
n data[20] gnd Reg_32bit_6.Reg_1bit_20.net_3 24 100
| device Reg_32bit_6.Reg_1bit_20.inverter_2.pmos.1 550 200
p data[20] vdd Reg_32bit_6.Reg_1bit_20.net_3 24 200
| device Reg_32bit_6.Reg_1bit_20.inverter_2.pmos.2 550 200
p data[20] vdd Reg_32bit_6.Reg_1bit_20.net_3 24 200
| device Reg_32bit_6.Reg_1bit_20.inverter_2.pmos.3 550 200
p data[20] vdd Reg_32bit_6.Reg_1bit_20.net_3 24 200
| device Reg_32bit_6.Reg_1bit_20.inverter_2.pmos.4 550 200
p data[20] vdd Reg_32bit_6.Reg_1bit_20.net_3 24 200
| end Reg_32bit_6.Reg_1bit_20.inverter_2
| device Reg_32bit_6.Reg_1bit_20.nmos_1 730 230
n inR1[7] Reg_32bit_6.Reg_1bit_20.net_2 out1[20] 24 100
| device Reg_32bit_6.Reg_1bit_20.nmos_2 730 360
n inR2[7] Reg_32bit_6.Reg_1bit_20.net_2 out2[20] 24 100
| end Reg_32bit_6.Reg_1bit_20
| begin Reg_32bit_6.Reg_1bit_21 510 2850
| begin Reg_32bit_6.Reg_1bit_21.inverter 560 210
| device Reg_32bit_6.Reg_1bit_21.inverter.nmos 550 360
n Reg_32bit_6.Reg_1bit_21.net_2 gnd Reg_32bit_6.Reg_1bit_21.net_1 24 100
| device Reg_32bit_6.Reg_1bit_21.inverter.pmos 550 200
p Reg_32bit_6.Reg_1bit_21.net_2 vdd Reg_32bit_6.Reg_1bit_21.net_1 24 200
| end Reg_32bit_6.Reg_1bit_21.inverter
| device Reg_32bit_6.Reg_1bit_21.nmos.1 390 260
n w[7] Reg_32bit_6.Reg_1bit_21.net_3 Reg_32bit_6.Reg_1bit_21.net_1 24 100
| device Reg_32bit_6.Reg_1bit_21.nmos.2 390 260
n w[7] Reg_32bit_6.Reg_1bit_21.net_3 Reg_32bit_6.Reg_1bit_21.net_1 24 100
| device Reg_32bit_6.Reg_1bit_21.nmos.3 390 260
n w[7] Reg_32bit_6.Reg_1bit_21.net_3 Reg_32bit_6.Reg_1bit_21.net_1 24 100
| device Reg_32bit_6.Reg_1bit_21.nmos.4 390 260
n w[7] Reg_32bit_6.Reg_1bit_21.net_3 Reg_32bit_6.Reg_1bit_21.net_1 24 100
| begin Reg_32bit_6.Reg_1bit_21.inverter_1 550 380
| device Reg_32bit_6.Reg_1bit_21.inverter_1.nmos.1 550 360
n Reg_32bit_6.Reg_1bit_21.net_1 gnd Reg_32bit_6.Reg_1bit_21.net_2 24 100
| device Reg_32bit_6.Reg_1bit_21.inverter_1.nmos.2 550 360
n Reg_32bit_6.Reg_1bit_21.net_1 gnd Reg_32bit_6.Reg_1bit_21.net_2 24 100
| device Reg_32bit_6.Reg_1bit_21.inverter_1.nmos.3 550 360
n Reg_32bit_6.Reg_1bit_21.net_1 gnd Reg_32bit_6.Reg_1bit_21.net_2 24 100
| device Reg_32bit_6.Reg_1bit_21.inverter_1.nmos.4 550 360
n Reg_32bit_6.Reg_1bit_21.net_1 gnd Reg_32bit_6.Reg_1bit_21.net_2 24 100
| device Reg_32bit_6.Reg_1bit_21.inverter_1.pmos.1 550 200
p Reg_32bit_6.Reg_1bit_21.net_1 vdd Reg_32bit_6.Reg_1bit_21.net_2 24 200
| device Reg_32bit_6.Reg_1bit_21.inverter_1.pmos.2 550 200
p Reg_32bit_6.Reg_1bit_21.net_1 vdd Reg_32bit_6.Reg_1bit_21.net_2 24 200
| device Reg_32bit_6.Reg_1bit_21.inverter_1.pmos.3 550 200
p Reg_32bit_6.Reg_1bit_21.net_1 vdd Reg_32bit_6.Reg_1bit_21.net_2 24 200
| device Reg_32bit_6.Reg_1bit_21.inverter_1.pmos.4 550 200
p Reg_32bit_6.Reg_1bit_21.net_1 vdd Reg_32bit_6.Reg_1bit_21.net_2 24 200
| end Reg_32bit_6.Reg_1bit_21.inverter_1
| begin Reg_32bit_6.Reg_1bit_21.inverter_2 290 260
| device Reg_32bit_6.Reg_1bit_21.inverter_2.nmos.1 550 360
n data[21] gnd Reg_32bit_6.Reg_1bit_21.net_3 24 100
| device Reg_32bit_6.Reg_1bit_21.inverter_2.nmos.2 550 360
n data[21] gnd Reg_32bit_6.Reg_1bit_21.net_3 24 100
| device Reg_32bit_6.Reg_1bit_21.inverter_2.nmos.3 550 360
n data[21] gnd Reg_32bit_6.Reg_1bit_21.net_3 24 100
| device Reg_32bit_6.Reg_1bit_21.inverter_2.nmos.4 550 360
n data[21] gnd Reg_32bit_6.Reg_1bit_21.net_3 24 100
| device Reg_32bit_6.Reg_1bit_21.inverter_2.pmos.1 550 200
p data[21] vdd Reg_32bit_6.Reg_1bit_21.net_3 24 200
| device Reg_32bit_6.Reg_1bit_21.inverter_2.pmos.2 550 200
p data[21] vdd Reg_32bit_6.Reg_1bit_21.net_3 24 200
| device Reg_32bit_6.Reg_1bit_21.inverter_2.pmos.3 550 200
p data[21] vdd Reg_32bit_6.Reg_1bit_21.net_3 24 200
| device Reg_32bit_6.Reg_1bit_21.inverter_2.pmos.4 550 200
p data[21] vdd Reg_32bit_6.Reg_1bit_21.net_3 24 200
| end Reg_32bit_6.Reg_1bit_21.inverter_2
| device Reg_32bit_6.Reg_1bit_21.nmos_1 730 230
n inR1[7] Reg_32bit_6.Reg_1bit_21.net_2 out1[21] 24 100
| device Reg_32bit_6.Reg_1bit_21.nmos_2 730 360
n inR2[7] Reg_32bit_6.Reg_1bit_21.net_2 out2[21] 24 100
| end Reg_32bit_6.Reg_1bit_21
| begin Reg_32bit_6.Reg_1bit_22 510 2980
| begin Reg_32bit_6.Reg_1bit_22.inverter 560 210
| device Reg_32bit_6.Reg_1bit_22.inverter.nmos 550 360
n Reg_32bit_6.Reg_1bit_22.net_2 gnd Reg_32bit_6.Reg_1bit_22.net_1 24 100
| device Reg_32bit_6.Reg_1bit_22.inverter.pmos 550 200
p Reg_32bit_6.Reg_1bit_22.net_2 vdd Reg_32bit_6.Reg_1bit_22.net_1 24 200
| end Reg_32bit_6.Reg_1bit_22.inverter
| device Reg_32bit_6.Reg_1bit_22.nmos.1 390 260
n w[7] Reg_32bit_6.Reg_1bit_22.net_3 Reg_32bit_6.Reg_1bit_22.net_1 24 100
| device Reg_32bit_6.Reg_1bit_22.nmos.2 390 260
n w[7] Reg_32bit_6.Reg_1bit_22.net_3 Reg_32bit_6.Reg_1bit_22.net_1 24 100
| device Reg_32bit_6.Reg_1bit_22.nmos.3 390 260
n w[7] Reg_32bit_6.Reg_1bit_22.net_3 Reg_32bit_6.Reg_1bit_22.net_1 24 100
| device Reg_32bit_6.Reg_1bit_22.nmos.4 390 260
n w[7] Reg_32bit_6.Reg_1bit_22.net_3 Reg_32bit_6.Reg_1bit_22.net_1 24 100
| begin Reg_32bit_6.Reg_1bit_22.inverter_1 550 380
| device Reg_32bit_6.Reg_1bit_22.inverter_1.nmos.1 550 360
n Reg_32bit_6.Reg_1bit_22.net_1 gnd Reg_32bit_6.Reg_1bit_22.net_2 24 100
| device Reg_32bit_6.Reg_1bit_22.inverter_1.nmos.2 550 360
n Reg_32bit_6.Reg_1bit_22.net_1 gnd Reg_32bit_6.Reg_1bit_22.net_2 24 100
| device Reg_32bit_6.Reg_1bit_22.inverter_1.nmos.3 550 360
n Reg_32bit_6.Reg_1bit_22.net_1 gnd Reg_32bit_6.Reg_1bit_22.net_2 24 100
| device Reg_32bit_6.Reg_1bit_22.inverter_1.nmos.4 550 360
n Reg_32bit_6.Reg_1bit_22.net_1 gnd Reg_32bit_6.Reg_1bit_22.net_2 24 100
| device Reg_32bit_6.Reg_1bit_22.inverter_1.pmos.1 550 200
p Reg_32bit_6.Reg_1bit_22.net_1 vdd Reg_32bit_6.Reg_1bit_22.net_2 24 200
| device Reg_32bit_6.Reg_1bit_22.inverter_1.pmos.2 550 200
p Reg_32bit_6.Reg_1bit_22.net_1 vdd Reg_32bit_6.Reg_1bit_22.net_2 24 200
| device Reg_32bit_6.Reg_1bit_22.inverter_1.pmos.3 550 200
p Reg_32bit_6.Reg_1bit_22.net_1 vdd Reg_32bit_6.Reg_1bit_22.net_2 24 200
| device Reg_32bit_6.Reg_1bit_22.inverter_1.pmos.4 550 200
p Reg_32bit_6.Reg_1bit_22.net_1 vdd Reg_32bit_6.Reg_1bit_22.net_2 24 200
| end Reg_32bit_6.Reg_1bit_22.inverter_1
| begin Reg_32bit_6.Reg_1bit_22.inverter_2 290 260
| device Reg_32bit_6.Reg_1bit_22.inverter_2.nmos.1 550 360
n data[22] gnd Reg_32bit_6.Reg_1bit_22.net_3 24 100
| device Reg_32bit_6.Reg_1bit_22.inverter_2.nmos.2 550 360
n data[22] gnd Reg_32bit_6.Reg_1bit_22.net_3 24 100
| device Reg_32bit_6.Reg_1bit_22.inverter_2.nmos.3 550 360
n data[22] gnd Reg_32bit_6.Reg_1bit_22.net_3 24 100
| device Reg_32bit_6.Reg_1bit_22.inverter_2.nmos.4 550 360
n data[22] gnd Reg_32bit_6.Reg_1bit_22.net_3 24 100
| device Reg_32bit_6.Reg_1bit_22.inverter_2.pmos.1 550 200
p data[22] vdd Reg_32bit_6.Reg_1bit_22.net_3 24 200
| device Reg_32bit_6.Reg_1bit_22.inverter_2.pmos.2 550 200
p data[22] vdd Reg_32bit_6.Reg_1bit_22.net_3 24 200
| device Reg_32bit_6.Reg_1bit_22.inverter_2.pmos.3 550 200
p data[22] vdd Reg_32bit_6.Reg_1bit_22.net_3 24 200
| device Reg_32bit_6.Reg_1bit_22.inverter_2.pmos.4 550 200
p data[22] vdd Reg_32bit_6.Reg_1bit_22.net_3 24 200
| end Reg_32bit_6.Reg_1bit_22.inverter_2
| device Reg_32bit_6.Reg_1bit_22.nmos_1 730 230
n inR1[7] Reg_32bit_6.Reg_1bit_22.net_2 out1[22] 24 100
| device Reg_32bit_6.Reg_1bit_22.nmos_2 730 360
n inR2[7] Reg_32bit_6.Reg_1bit_22.net_2 out2[22] 24 100
| end Reg_32bit_6.Reg_1bit_22
| begin Reg_32bit_6.Reg_1bit_23 510 3110
| begin Reg_32bit_6.Reg_1bit_23.inverter 560 210
| device Reg_32bit_6.Reg_1bit_23.inverter.nmos 550 360
n Reg_32bit_6.Reg_1bit_23.net_2 gnd Reg_32bit_6.Reg_1bit_23.net_1 24 100
| device Reg_32bit_6.Reg_1bit_23.inverter.pmos 550 200
p Reg_32bit_6.Reg_1bit_23.net_2 vdd Reg_32bit_6.Reg_1bit_23.net_1 24 200
| end Reg_32bit_6.Reg_1bit_23.inverter
| device Reg_32bit_6.Reg_1bit_23.nmos.1 390 260
n w[7] Reg_32bit_6.Reg_1bit_23.net_3 Reg_32bit_6.Reg_1bit_23.net_1 24 100
| device Reg_32bit_6.Reg_1bit_23.nmos.2 390 260
n w[7] Reg_32bit_6.Reg_1bit_23.net_3 Reg_32bit_6.Reg_1bit_23.net_1 24 100
| device Reg_32bit_6.Reg_1bit_23.nmos.3 390 260
n w[7] Reg_32bit_6.Reg_1bit_23.net_3 Reg_32bit_6.Reg_1bit_23.net_1 24 100
| device Reg_32bit_6.Reg_1bit_23.nmos.4 390 260
n w[7] Reg_32bit_6.Reg_1bit_23.net_3 Reg_32bit_6.Reg_1bit_23.net_1 24 100
| begin Reg_32bit_6.Reg_1bit_23.inverter_1 550 380
| device Reg_32bit_6.Reg_1bit_23.inverter_1.nmos.1 550 360
n Reg_32bit_6.Reg_1bit_23.net_1 gnd Reg_32bit_6.Reg_1bit_23.net_2 24 100
| device Reg_32bit_6.Reg_1bit_23.inverter_1.nmos.2 550 360
n Reg_32bit_6.Reg_1bit_23.net_1 gnd Reg_32bit_6.Reg_1bit_23.net_2 24 100
| device Reg_32bit_6.Reg_1bit_23.inverter_1.nmos.3 550 360
n Reg_32bit_6.Reg_1bit_23.net_1 gnd Reg_32bit_6.Reg_1bit_23.net_2 24 100
| device Reg_32bit_6.Reg_1bit_23.inverter_1.nmos.4 550 360
n Reg_32bit_6.Reg_1bit_23.net_1 gnd Reg_32bit_6.Reg_1bit_23.net_2 24 100
| device Reg_32bit_6.Reg_1bit_23.inverter_1.pmos.1 550 200
p Reg_32bit_6.Reg_1bit_23.net_1 vdd Reg_32bit_6.Reg_1bit_23.net_2 24 200
| device Reg_32bit_6.Reg_1bit_23.inverter_1.pmos.2 550 200
p Reg_32bit_6.Reg_1bit_23.net_1 vdd Reg_32bit_6.Reg_1bit_23.net_2 24 200
| device Reg_32bit_6.Reg_1bit_23.inverter_1.pmos.3 550 200
p Reg_32bit_6.Reg_1bit_23.net_1 vdd Reg_32bit_6.Reg_1bit_23.net_2 24 200
| device Reg_32bit_6.Reg_1bit_23.inverter_1.pmos.4 550 200
p Reg_32bit_6.Reg_1bit_23.net_1 vdd Reg_32bit_6.Reg_1bit_23.net_2 24 200
| end Reg_32bit_6.Reg_1bit_23.inverter_1
| begin Reg_32bit_6.Reg_1bit_23.inverter_2 290 260
| device Reg_32bit_6.Reg_1bit_23.inverter_2.nmos.1 550 360
n data[23] gnd Reg_32bit_6.Reg_1bit_23.net_3 24 100
| device Reg_32bit_6.Reg_1bit_23.inverter_2.nmos.2 550 360
n data[23] gnd Reg_32bit_6.Reg_1bit_23.net_3 24 100
| device Reg_32bit_6.Reg_1bit_23.inverter_2.nmos.3 550 360
n data[23] gnd Reg_32bit_6.Reg_1bit_23.net_3 24 100
| device Reg_32bit_6.Reg_1bit_23.inverter_2.nmos.4 550 360
n data[23] gnd Reg_32bit_6.Reg_1bit_23.net_3 24 100
| device Reg_32bit_6.Reg_1bit_23.inverter_2.pmos.1 550 200
p data[23] vdd Reg_32bit_6.Reg_1bit_23.net_3 24 200
| device Reg_32bit_6.Reg_1bit_23.inverter_2.pmos.2 550 200
p data[23] vdd Reg_32bit_6.Reg_1bit_23.net_3 24 200
| device Reg_32bit_6.Reg_1bit_23.inverter_2.pmos.3 550 200
p data[23] vdd Reg_32bit_6.Reg_1bit_23.net_3 24 200
| device Reg_32bit_6.Reg_1bit_23.inverter_2.pmos.4 550 200
p data[23] vdd Reg_32bit_6.Reg_1bit_23.net_3 24 200
| end Reg_32bit_6.Reg_1bit_23.inverter_2
| device Reg_32bit_6.Reg_1bit_23.nmos_1 730 230
n inR1[7] Reg_32bit_6.Reg_1bit_23.net_2 out1[23] 24 100
| device Reg_32bit_6.Reg_1bit_23.nmos_2 730 360
n inR2[7] Reg_32bit_6.Reg_1bit_23.net_2 out2[23] 24 100
| end Reg_32bit_6.Reg_1bit_23
| begin Reg_32bit_6.Reg_1bit_24 510 3250
| begin Reg_32bit_6.Reg_1bit_24.inverter 560 210
| device Reg_32bit_6.Reg_1bit_24.inverter.nmos 550 360
n Reg_32bit_6.Reg_1bit_24.net_2 gnd Reg_32bit_6.Reg_1bit_24.net_1 24 100
| device Reg_32bit_6.Reg_1bit_24.inverter.pmos 550 200
p Reg_32bit_6.Reg_1bit_24.net_2 vdd Reg_32bit_6.Reg_1bit_24.net_1 24 200
| end Reg_32bit_6.Reg_1bit_24.inverter
| device Reg_32bit_6.Reg_1bit_24.nmos.1 390 260
n w[7] Reg_32bit_6.Reg_1bit_24.net_3 Reg_32bit_6.Reg_1bit_24.net_1 24 100
| device Reg_32bit_6.Reg_1bit_24.nmos.2 390 260
n w[7] Reg_32bit_6.Reg_1bit_24.net_3 Reg_32bit_6.Reg_1bit_24.net_1 24 100
| device Reg_32bit_6.Reg_1bit_24.nmos.3 390 260
n w[7] Reg_32bit_6.Reg_1bit_24.net_3 Reg_32bit_6.Reg_1bit_24.net_1 24 100
| device Reg_32bit_6.Reg_1bit_24.nmos.4 390 260
n w[7] Reg_32bit_6.Reg_1bit_24.net_3 Reg_32bit_6.Reg_1bit_24.net_1 24 100
| begin Reg_32bit_6.Reg_1bit_24.inverter_1 550 380
| device Reg_32bit_6.Reg_1bit_24.inverter_1.nmos.1 550 360
n Reg_32bit_6.Reg_1bit_24.net_1 gnd Reg_32bit_6.Reg_1bit_24.net_2 24 100
| device Reg_32bit_6.Reg_1bit_24.inverter_1.nmos.2 550 360
n Reg_32bit_6.Reg_1bit_24.net_1 gnd Reg_32bit_6.Reg_1bit_24.net_2 24 100
| device Reg_32bit_6.Reg_1bit_24.inverter_1.nmos.3 550 360
n Reg_32bit_6.Reg_1bit_24.net_1 gnd Reg_32bit_6.Reg_1bit_24.net_2 24 100
| device Reg_32bit_6.Reg_1bit_24.inverter_1.nmos.4 550 360
n Reg_32bit_6.Reg_1bit_24.net_1 gnd Reg_32bit_6.Reg_1bit_24.net_2 24 100
| device Reg_32bit_6.Reg_1bit_24.inverter_1.pmos.1 550 200
p Reg_32bit_6.Reg_1bit_24.net_1 vdd Reg_32bit_6.Reg_1bit_24.net_2 24 200
| device Reg_32bit_6.Reg_1bit_24.inverter_1.pmos.2 550 200
p Reg_32bit_6.Reg_1bit_24.net_1 vdd Reg_32bit_6.Reg_1bit_24.net_2 24 200
| device Reg_32bit_6.Reg_1bit_24.inverter_1.pmos.3 550 200
p Reg_32bit_6.Reg_1bit_24.net_1 vdd Reg_32bit_6.Reg_1bit_24.net_2 24 200
| device Reg_32bit_6.Reg_1bit_24.inverter_1.pmos.4 550 200
p Reg_32bit_6.Reg_1bit_24.net_1 vdd Reg_32bit_6.Reg_1bit_24.net_2 24 200
| end Reg_32bit_6.Reg_1bit_24.inverter_1
| begin Reg_32bit_6.Reg_1bit_24.inverter_2 290 260
| device Reg_32bit_6.Reg_1bit_24.inverter_2.nmos.1 550 360
n data[24] gnd Reg_32bit_6.Reg_1bit_24.net_3 24 100
| device Reg_32bit_6.Reg_1bit_24.inverter_2.nmos.2 550 360
n data[24] gnd Reg_32bit_6.Reg_1bit_24.net_3 24 100
| device Reg_32bit_6.Reg_1bit_24.inverter_2.nmos.3 550 360
n data[24] gnd Reg_32bit_6.Reg_1bit_24.net_3 24 100
| device Reg_32bit_6.Reg_1bit_24.inverter_2.nmos.4 550 360
n data[24] gnd Reg_32bit_6.Reg_1bit_24.net_3 24 100
| device Reg_32bit_6.Reg_1bit_24.inverter_2.pmos.1 550 200
p data[24] vdd Reg_32bit_6.Reg_1bit_24.net_3 24 200
| device Reg_32bit_6.Reg_1bit_24.inverter_2.pmos.2 550 200
p data[24] vdd Reg_32bit_6.Reg_1bit_24.net_3 24 200
| device Reg_32bit_6.Reg_1bit_24.inverter_2.pmos.3 550 200
p data[24] vdd Reg_32bit_6.Reg_1bit_24.net_3 24 200
| device Reg_32bit_6.Reg_1bit_24.inverter_2.pmos.4 550 200
p data[24] vdd Reg_32bit_6.Reg_1bit_24.net_3 24 200
| end Reg_32bit_6.Reg_1bit_24.inverter_2
| device Reg_32bit_6.Reg_1bit_24.nmos_1 730 230
n inR1[7] Reg_32bit_6.Reg_1bit_24.net_2 out1[24] 24 100
| device Reg_32bit_6.Reg_1bit_24.nmos_2 730 360
n inR2[7] Reg_32bit_6.Reg_1bit_24.net_2 out2[24] 24 100
| end Reg_32bit_6.Reg_1bit_24
| begin Reg_32bit_6.Reg_1bit_25 510 3380
| begin Reg_32bit_6.Reg_1bit_25.inverter 560 210
| device Reg_32bit_6.Reg_1bit_25.inverter.nmos 550 360
n Reg_32bit_6.Reg_1bit_25.net_2 gnd Reg_32bit_6.Reg_1bit_25.net_1 24 100
| device Reg_32bit_6.Reg_1bit_25.inverter.pmos 550 200
p Reg_32bit_6.Reg_1bit_25.net_2 vdd Reg_32bit_6.Reg_1bit_25.net_1 24 200
| end Reg_32bit_6.Reg_1bit_25.inverter
| device Reg_32bit_6.Reg_1bit_25.nmos.1 390 260
n w[7] Reg_32bit_6.Reg_1bit_25.net_3 Reg_32bit_6.Reg_1bit_25.net_1 24 100
| device Reg_32bit_6.Reg_1bit_25.nmos.2 390 260
n w[7] Reg_32bit_6.Reg_1bit_25.net_3 Reg_32bit_6.Reg_1bit_25.net_1 24 100
| device Reg_32bit_6.Reg_1bit_25.nmos.3 390 260
n w[7] Reg_32bit_6.Reg_1bit_25.net_3 Reg_32bit_6.Reg_1bit_25.net_1 24 100
| device Reg_32bit_6.Reg_1bit_25.nmos.4 390 260
n w[7] Reg_32bit_6.Reg_1bit_25.net_3 Reg_32bit_6.Reg_1bit_25.net_1 24 100
| begin Reg_32bit_6.Reg_1bit_25.inverter_1 550 380
| device Reg_32bit_6.Reg_1bit_25.inverter_1.nmos.1 550 360
n Reg_32bit_6.Reg_1bit_25.net_1 gnd Reg_32bit_6.Reg_1bit_25.net_2 24 100
| device Reg_32bit_6.Reg_1bit_25.inverter_1.nmos.2 550 360
n Reg_32bit_6.Reg_1bit_25.net_1 gnd Reg_32bit_6.Reg_1bit_25.net_2 24 100
| device Reg_32bit_6.Reg_1bit_25.inverter_1.nmos.3 550 360
n Reg_32bit_6.Reg_1bit_25.net_1 gnd Reg_32bit_6.Reg_1bit_25.net_2 24 100
| device Reg_32bit_6.Reg_1bit_25.inverter_1.nmos.4 550 360
n Reg_32bit_6.Reg_1bit_25.net_1 gnd Reg_32bit_6.Reg_1bit_25.net_2 24 100
| device Reg_32bit_6.Reg_1bit_25.inverter_1.pmos.1 550 200
p Reg_32bit_6.Reg_1bit_25.net_1 vdd Reg_32bit_6.Reg_1bit_25.net_2 24 200
| device Reg_32bit_6.Reg_1bit_25.inverter_1.pmos.2 550 200
p Reg_32bit_6.Reg_1bit_25.net_1 vdd Reg_32bit_6.Reg_1bit_25.net_2 24 200
| device Reg_32bit_6.Reg_1bit_25.inverter_1.pmos.3 550 200
p Reg_32bit_6.Reg_1bit_25.net_1 vdd Reg_32bit_6.Reg_1bit_25.net_2 24 200
| device Reg_32bit_6.Reg_1bit_25.inverter_1.pmos.4 550 200
p Reg_32bit_6.Reg_1bit_25.net_1 vdd Reg_32bit_6.Reg_1bit_25.net_2 24 200
| end Reg_32bit_6.Reg_1bit_25.inverter_1
| begin Reg_32bit_6.Reg_1bit_25.inverter_2 290 260
| device Reg_32bit_6.Reg_1bit_25.inverter_2.nmos.1 550 360
n data[25] gnd Reg_32bit_6.Reg_1bit_25.net_3 24 100
| device Reg_32bit_6.Reg_1bit_25.inverter_2.nmos.2 550 360
n data[25] gnd Reg_32bit_6.Reg_1bit_25.net_3 24 100
| device Reg_32bit_6.Reg_1bit_25.inverter_2.nmos.3 550 360
n data[25] gnd Reg_32bit_6.Reg_1bit_25.net_3 24 100
| device Reg_32bit_6.Reg_1bit_25.inverter_2.nmos.4 550 360
n data[25] gnd Reg_32bit_6.Reg_1bit_25.net_3 24 100
| device Reg_32bit_6.Reg_1bit_25.inverter_2.pmos.1 550 200
p data[25] vdd Reg_32bit_6.Reg_1bit_25.net_3 24 200
| device Reg_32bit_6.Reg_1bit_25.inverter_2.pmos.2 550 200
p data[25] vdd Reg_32bit_6.Reg_1bit_25.net_3 24 200
| device Reg_32bit_6.Reg_1bit_25.inverter_2.pmos.3 550 200
p data[25] vdd Reg_32bit_6.Reg_1bit_25.net_3 24 200
| device Reg_32bit_6.Reg_1bit_25.inverter_2.pmos.4 550 200
p data[25] vdd Reg_32bit_6.Reg_1bit_25.net_3 24 200
| end Reg_32bit_6.Reg_1bit_25.inverter_2
| device Reg_32bit_6.Reg_1bit_25.nmos_1 730 230
n inR1[7] Reg_32bit_6.Reg_1bit_25.net_2 out1[25] 24 100
| device Reg_32bit_6.Reg_1bit_25.nmos_2 730 360
n inR2[7] Reg_32bit_6.Reg_1bit_25.net_2 out2[25] 24 100
| end Reg_32bit_6.Reg_1bit_25
| begin Reg_32bit_6.Reg_1bit_26 510 3510
| begin Reg_32bit_6.Reg_1bit_26.inverter 560 210
| device Reg_32bit_6.Reg_1bit_26.inverter.nmos 550 360
n Reg_32bit_6.Reg_1bit_26.net_2 gnd Reg_32bit_6.Reg_1bit_26.net_1 24 100
| device Reg_32bit_6.Reg_1bit_26.inverter.pmos 550 200
p Reg_32bit_6.Reg_1bit_26.net_2 vdd Reg_32bit_6.Reg_1bit_26.net_1 24 200
| end Reg_32bit_6.Reg_1bit_26.inverter
| device Reg_32bit_6.Reg_1bit_26.nmos.1 390 260
n w[7] Reg_32bit_6.Reg_1bit_26.net_3 Reg_32bit_6.Reg_1bit_26.net_1 24 100
| device Reg_32bit_6.Reg_1bit_26.nmos.2 390 260
n w[7] Reg_32bit_6.Reg_1bit_26.net_3 Reg_32bit_6.Reg_1bit_26.net_1 24 100
| device Reg_32bit_6.Reg_1bit_26.nmos.3 390 260
n w[7] Reg_32bit_6.Reg_1bit_26.net_3 Reg_32bit_6.Reg_1bit_26.net_1 24 100
| device Reg_32bit_6.Reg_1bit_26.nmos.4 390 260
n w[7] Reg_32bit_6.Reg_1bit_26.net_3 Reg_32bit_6.Reg_1bit_26.net_1 24 100
| begin Reg_32bit_6.Reg_1bit_26.inverter_1 550 380
| device Reg_32bit_6.Reg_1bit_26.inverter_1.nmos.1 550 360
n Reg_32bit_6.Reg_1bit_26.net_1 gnd Reg_32bit_6.Reg_1bit_26.net_2 24 100
| device Reg_32bit_6.Reg_1bit_26.inverter_1.nmos.2 550 360
n Reg_32bit_6.Reg_1bit_26.net_1 gnd Reg_32bit_6.Reg_1bit_26.net_2 24 100
| device Reg_32bit_6.Reg_1bit_26.inverter_1.nmos.3 550 360
n Reg_32bit_6.Reg_1bit_26.net_1 gnd Reg_32bit_6.Reg_1bit_26.net_2 24 100
| device Reg_32bit_6.Reg_1bit_26.inverter_1.nmos.4 550 360
n Reg_32bit_6.Reg_1bit_26.net_1 gnd Reg_32bit_6.Reg_1bit_26.net_2 24 100
| device Reg_32bit_6.Reg_1bit_26.inverter_1.pmos.1 550 200
p Reg_32bit_6.Reg_1bit_26.net_1 vdd Reg_32bit_6.Reg_1bit_26.net_2 24 200
| device Reg_32bit_6.Reg_1bit_26.inverter_1.pmos.2 550 200
p Reg_32bit_6.Reg_1bit_26.net_1 vdd Reg_32bit_6.Reg_1bit_26.net_2 24 200
| device Reg_32bit_6.Reg_1bit_26.inverter_1.pmos.3 550 200
p Reg_32bit_6.Reg_1bit_26.net_1 vdd Reg_32bit_6.Reg_1bit_26.net_2 24 200
| device Reg_32bit_6.Reg_1bit_26.inverter_1.pmos.4 550 200
p Reg_32bit_6.Reg_1bit_26.net_1 vdd Reg_32bit_6.Reg_1bit_26.net_2 24 200
| end Reg_32bit_6.Reg_1bit_26.inverter_1
| begin Reg_32bit_6.Reg_1bit_26.inverter_2 290 260
| device Reg_32bit_6.Reg_1bit_26.inverter_2.nmos.1 550 360
n data[26] gnd Reg_32bit_6.Reg_1bit_26.net_3 24 100
| device Reg_32bit_6.Reg_1bit_26.inverter_2.nmos.2 550 360
n data[26] gnd Reg_32bit_6.Reg_1bit_26.net_3 24 100
| device Reg_32bit_6.Reg_1bit_26.inverter_2.nmos.3 550 360
n data[26] gnd Reg_32bit_6.Reg_1bit_26.net_3 24 100
| device Reg_32bit_6.Reg_1bit_26.inverter_2.nmos.4 550 360
n data[26] gnd Reg_32bit_6.Reg_1bit_26.net_3 24 100
| device Reg_32bit_6.Reg_1bit_26.inverter_2.pmos.1 550 200
p data[26] vdd Reg_32bit_6.Reg_1bit_26.net_3 24 200
| device Reg_32bit_6.Reg_1bit_26.inverter_2.pmos.2 550 200
p data[26] vdd Reg_32bit_6.Reg_1bit_26.net_3 24 200
| device Reg_32bit_6.Reg_1bit_26.inverter_2.pmos.3 550 200
p data[26] vdd Reg_32bit_6.Reg_1bit_26.net_3 24 200
| device Reg_32bit_6.Reg_1bit_26.inverter_2.pmos.4 550 200
p data[26] vdd Reg_32bit_6.Reg_1bit_26.net_3 24 200
| end Reg_32bit_6.Reg_1bit_26.inverter_2
| device Reg_32bit_6.Reg_1bit_26.nmos_1 730 230
n inR1[7] Reg_32bit_6.Reg_1bit_26.net_2 out1[26] 24 100
| device Reg_32bit_6.Reg_1bit_26.nmos_2 730 360
n inR2[7] Reg_32bit_6.Reg_1bit_26.net_2 out2[26] 24 100
| end Reg_32bit_6.Reg_1bit_26
| begin Reg_32bit_6.Reg_1bit_27 510 3640
| begin Reg_32bit_6.Reg_1bit_27.inverter 560 210
| device Reg_32bit_6.Reg_1bit_27.inverter.nmos 550 360
n Reg_32bit_6.Reg_1bit_27.net_2 gnd Reg_32bit_6.Reg_1bit_27.net_1 24 100
| device Reg_32bit_6.Reg_1bit_27.inverter.pmos 550 200
p Reg_32bit_6.Reg_1bit_27.net_2 vdd Reg_32bit_6.Reg_1bit_27.net_1 24 200
| end Reg_32bit_6.Reg_1bit_27.inverter
| device Reg_32bit_6.Reg_1bit_27.nmos.1 390 260
n w[7] Reg_32bit_6.Reg_1bit_27.net_3 Reg_32bit_6.Reg_1bit_27.net_1 24 100
| device Reg_32bit_6.Reg_1bit_27.nmos.2 390 260
n w[7] Reg_32bit_6.Reg_1bit_27.net_3 Reg_32bit_6.Reg_1bit_27.net_1 24 100
| device Reg_32bit_6.Reg_1bit_27.nmos.3 390 260
n w[7] Reg_32bit_6.Reg_1bit_27.net_3 Reg_32bit_6.Reg_1bit_27.net_1 24 100
| device Reg_32bit_6.Reg_1bit_27.nmos.4 390 260
n w[7] Reg_32bit_6.Reg_1bit_27.net_3 Reg_32bit_6.Reg_1bit_27.net_1 24 100
| begin Reg_32bit_6.Reg_1bit_27.inverter_1 550 380
| device Reg_32bit_6.Reg_1bit_27.inverter_1.nmos.1 550 360
n Reg_32bit_6.Reg_1bit_27.net_1 gnd Reg_32bit_6.Reg_1bit_27.net_2 24 100
| device Reg_32bit_6.Reg_1bit_27.inverter_1.nmos.2 550 360
n Reg_32bit_6.Reg_1bit_27.net_1 gnd Reg_32bit_6.Reg_1bit_27.net_2 24 100
| device Reg_32bit_6.Reg_1bit_27.inverter_1.nmos.3 550 360
n Reg_32bit_6.Reg_1bit_27.net_1 gnd Reg_32bit_6.Reg_1bit_27.net_2 24 100
| device Reg_32bit_6.Reg_1bit_27.inverter_1.nmos.4 550 360
n Reg_32bit_6.Reg_1bit_27.net_1 gnd Reg_32bit_6.Reg_1bit_27.net_2 24 100
| device Reg_32bit_6.Reg_1bit_27.inverter_1.pmos.1 550 200
p Reg_32bit_6.Reg_1bit_27.net_1 vdd Reg_32bit_6.Reg_1bit_27.net_2 24 200
| device Reg_32bit_6.Reg_1bit_27.inverter_1.pmos.2 550 200
p Reg_32bit_6.Reg_1bit_27.net_1 vdd Reg_32bit_6.Reg_1bit_27.net_2 24 200
| device Reg_32bit_6.Reg_1bit_27.inverter_1.pmos.3 550 200
p Reg_32bit_6.Reg_1bit_27.net_1 vdd Reg_32bit_6.Reg_1bit_27.net_2 24 200
| device Reg_32bit_6.Reg_1bit_27.inverter_1.pmos.4 550 200
p Reg_32bit_6.Reg_1bit_27.net_1 vdd Reg_32bit_6.Reg_1bit_27.net_2 24 200
| end Reg_32bit_6.Reg_1bit_27.inverter_1
| begin Reg_32bit_6.Reg_1bit_27.inverter_2 290 260
| device Reg_32bit_6.Reg_1bit_27.inverter_2.nmos.1 550 360
n data[27] gnd Reg_32bit_6.Reg_1bit_27.net_3 24 100
| device Reg_32bit_6.Reg_1bit_27.inverter_2.nmos.2 550 360
n data[27] gnd Reg_32bit_6.Reg_1bit_27.net_3 24 100
| device Reg_32bit_6.Reg_1bit_27.inverter_2.nmos.3 550 360
n data[27] gnd Reg_32bit_6.Reg_1bit_27.net_3 24 100
| device Reg_32bit_6.Reg_1bit_27.inverter_2.nmos.4 550 360
n data[27] gnd Reg_32bit_6.Reg_1bit_27.net_3 24 100
| device Reg_32bit_6.Reg_1bit_27.inverter_2.pmos.1 550 200
p data[27] vdd Reg_32bit_6.Reg_1bit_27.net_3 24 200
| device Reg_32bit_6.Reg_1bit_27.inverter_2.pmos.2 550 200
p data[27] vdd Reg_32bit_6.Reg_1bit_27.net_3 24 200
| device Reg_32bit_6.Reg_1bit_27.inverter_2.pmos.3 550 200
p data[27] vdd Reg_32bit_6.Reg_1bit_27.net_3 24 200
| device Reg_32bit_6.Reg_1bit_27.inverter_2.pmos.4 550 200
p data[27] vdd Reg_32bit_6.Reg_1bit_27.net_3 24 200
| end Reg_32bit_6.Reg_1bit_27.inverter_2
| device Reg_32bit_6.Reg_1bit_27.nmos_1 730 230
n inR1[7] Reg_32bit_6.Reg_1bit_27.net_2 out1[27] 24 100
| device Reg_32bit_6.Reg_1bit_27.nmos_2 730 360
n inR2[7] Reg_32bit_6.Reg_1bit_27.net_2 out2[27] 24 100
| end Reg_32bit_6.Reg_1bit_27
| begin Reg_32bit_6.Reg_1bit_28 510 3770
| begin Reg_32bit_6.Reg_1bit_28.inverter 560 210
| device Reg_32bit_6.Reg_1bit_28.inverter.nmos 550 360
n Reg_32bit_6.Reg_1bit_28.net_2 gnd Reg_32bit_6.Reg_1bit_28.net_1 24 100
| device Reg_32bit_6.Reg_1bit_28.inverter.pmos 550 200
p Reg_32bit_6.Reg_1bit_28.net_2 vdd Reg_32bit_6.Reg_1bit_28.net_1 24 200
| end Reg_32bit_6.Reg_1bit_28.inverter
| device Reg_32bit_6.Reg_1bit_28.nmos.1 390 260
n w[7] Reg_32bit_6.Reg_1bit_28.net_3 Reg_32bit_6.Reg_1bit_28.net_1 24 100
| device Reg_32bit_6.Reg_1bit_28.nmos.2 390 260
n w[7] Reg_32bit_6.Reg_1bit_28.net_3 Reg_32bit_6.Reg_1bit_28.net_1 24 100
| device Reg_32bit_6.Reg_1bit_28.nmos.3 390 260
n w[7] Reg_32bit_6.Reg_1bit_28.net_3 Reg_32bit_6.Reg_1bit_28.net_1 24 100
| device Reg_32bit_6.Reg_1bit_28.nmos.4 390 260
n w[7] Reg_32bit_6.Reg_1bit_28.net_3 Reg_32bit_6.Reg_1bit_28.net_1 24 100
| begin Reg_32bit_6.Reg_1bit_28.inverter_1 550 380
| device Reg_32bit_6.Reg_1bit_28.inverter_1.nmos.1 550 360
n Reg_32bit_6.Reg_1bit_28.net_1 gnd Reg_32bit_6.Reg_1bit_28.net_2 24 100
| device Reg_32bit_6.Reg_1bit_28.inverter_1.nmos.2 550 360
n Reg_32bit_6.Reg_1bit_28.net_1 gnd Reg_32bit_6.Reg_1bit_28.net_2 24 100
| device Reg_32bit_6.Reg_1bit_28.inverter_1.nmos.3 550 360
n Reg_32bit_6.Reg_1bit_28.net_1 gnd Reg_32bit_6.Reg_1bit_28.net_2 24 100
| device Reg_32bit_6.Reg_1bit_28.inverter_1.nmos.4 550 360
n Reg_32bit_6.Reg_1bit_28.net_1 gnd Reg_32bit_6.Reg_1bit_28.net_2 24 100
| device Reg_32bit_6.Reg_1bit_28.inverter_1.pmos.1 550 200
p Reg_32bit_6.Reg_1bit_28.net_1 vdd Reg_32bit_6.Reg_1bit_28.net_2 24 200
| device Reg_32bit_6.Reg_1bit_28.inverter_1.pmos.2 550 200
p Reg_32bit_6.Reg_1bit_28.net_1 vdd Reg_32bit_6.Reg_1bit_28.net_2 24 200
| device Reg_32bit_6.Reg_1bit_28.inverter_1.pmos.3 550 200
p Reg_32bit_6.Reg_1bit_28.net_1 vdd Reg_32bit_6.Reg_1bit_28.net_2 24 200
| device Reg_32bit_6.Reg_1bit_28.inverter_1.pmos.4 550 200
p Reg_32bit_6.Reg_1bit_28.net_1 vdd Reg_32bit_6.Reg_1bit_28.net_2 24 200
| end Reg_32bit_6.Reg_1bit_28.inverter_1
| begin Reg_32bit_6.Reg_1bit_28.inverter_2 290 260
| device Reg_32bit_6.Reg_1bit_28.inverter_2.nmos.1 550 360
n data[28] gnd Reg_32bit_6.Reg_1bit_28.net_3 24 100
| device Reg_32bit_6.Reg_1bit_28.inverter_2.nmos.2 550 360
n data[28] gnd Reg_32bit_6.Reg_1bit_28.net_3 24 100
| device Reg_32bit_6.Reg_1bit_28.inverter_2.nmos.3 550 360
n data[28] gnd Reg_32bit_6.Reg_1bit_28.net_3 24 100
| device Reg_32bit_6.Reg_1bit_28.inverter_2.nmos.4 550 360
n data[28] gnd Reg_32bit_6.Reg_1bit_28.net_3 24 100
| device Reg_32bit_6.Reg_1bit_28.inverter_2.pmos.1 550 200
p data[28] vdd Reg_32bit_6.Reg_1bit_28.net_3 24 200
| device Reg_32bit_6.Reg_1bit_28.inverter_2.pmos.2 550 200
p data[28] vdd Reg_32bit_6.Reg_1bit_28.net_3 24 200
| device Reg_32bit_6.Reg_1bit_28.inverter_2.pmos.3 550 200
p data[28] vdd Reg_32bit_6.Reg_1bit_28.net_3 24 200
| device Reg_32bit_6.Reg_1bit_28.inverter_2.pmos.4 550 200
p data[28] vdd Reg_32bit_6.Reg_1bit_28.net_3 24 200
| end Reg_32bit_6.Reg_1bit_28.inverter_2
| device Reg_32bit_6.Reg_1bit_28.nmos_1 730 230
n inR1[7] Reg_32bit_6.Reg_1bit_28.net_2 out1[28] 24 100
| device Reg_32bit_6.Reg_1bit_28.nmos_2 730 360
n inR2[7] Reg_32bit_6.Reg_1bit_28.net_2 out2[28] 24 100
| end Reg_32bit_6.Reg_1bit_28
| begin Reg_32bit_6.Reg_1bit_29 510 3900
| begin Reg_32bit_6.Reg_1bit_29.inverter 560 210
| device Reg_32bit_6.Reg_1bit_29.inverter.nmos 550 360
n Reg_32bit_6.Reg_1bit_29.net_2 gnd Reg_32bit_6.Reg_1bit_29.net_1 24 100
| device Reg_32bit_6.Reg_1bit_29.inverter.pmos 550 200
p Reg_32bit_6.Reg_1bit_29.net_2 vdd Reg_32bit_6.Reg_1bit_29.net_1 24 200
| end Reg_32bit_6.Reg_1bit_29.inverter
| device Reg_32bit_6.Reg_1bit_29.nmos.1 390 260
n w[7] Reg_32bit_6.Reg_1bit_29.net_3 Reg_32bit_6.Reg_1bit_29.net_1 24 100
| device Reg_32bit_6.Reg_1bit_29.nmos.2 390 260
n w[7] Reg_32bit_6.Reg_1bit_29.net_3 Reg_32bit_6.Reg_1bit_29.net_1 24 100
| device Reg_32bit_6.Reg_1bit_29.nmos.3 390 260
n w[7] Reg_32bit_6.Reg_1bit_29.net_3 Reg_32bit_6.Reg_1bit_29.net_1 24 100
| device Reg_32bit_6.Reg_1bit_29.nmos.4 390 260
n w[7] Reg_32bit_6.Reg_1bit_29.net_3 Reg_32bit_6.Reg_1bit_29.net_1 24 100
| begin Reg_32bit_6.Reg_1bit_29.inverter_1 550 380
| device Reg_32bit_6.Reg_1bit_29.inverter_1.nmos.1 550 360
n Reg_32bit_6.Reg_1bit_29.net_1 gnd Reg_32bit_6.Reg_1bit_29.net_2 24 100
| device Reg_32bit_6.Reg_1bit_29.inverter_1.nmos.2 550 360
n Reg_32bit_6.Reg_1bit_29.net_1 gnd Reg_32bit_6.Reg_1bit_29.net_2 24 100
| device Reg_32bit_6.Reg_1bit_29.inverter_1.nmos.3 550 360
n Reg_32bit_6.Reg_1bit_29.net_1 gnd Reg_32bit_6.Reg_1bit_29.net_2 24 100
| device Reg_32bit_6.Reg_1bit_29.inverter_1.nmos.4 550 360
n Reg_32bit_6.Reg_1bit_29.net_1 gnd Reg_32bit_6.Reg_1bit_29.net_2 24 100
| device Reg_32bit_6.Reg_1bit_29.inverter_1.pmos.1 550 200
p Reg_32bit_6.Reg_1bit_29.net_1 vdd Reg_32bit_6.Reg_1bit_29.net_2 24 200
| device Reg_32bit_6.Reg_1bit_29.inverter_1.pmos.2 550 200
p Reg_32bit_6.Reg_1bit_29.net_1 vdd Reg_32bit_6.Reg_1bit_29.net_2 24 200
| device Reg_32bit_6.Reg_1bit_29.inverter_1.pmos.3 550 200
p Reg_32bit_6.Reg_1bit_29.net_1 vdd Reg_32bit_6.Reg_1bit_29.net_2 24 200
| device Reg_32bit_6.Reg_1bit_29.inverter_1.pmos.4 550 200
p Reg_32bit_6.Reg_1bit_29.net_1 vdd Reg_32bit_6.Reg_1bit_29.net_2 24 200
| end Reg_32bit_6.Reg_1bit_29.inverter_1
| begin Reg_32bit_6.Reg_1bit_29.inverter_2 290 260
| device Reg_32bit_6.Reg_1bit_29.inverter_2.nmos.1 550 360
n data[29] gnd Reg_32bit_6.Reg_1bit_29.net_3 24 100
| device Reg_32bit_6.Reg_1bit_29.inverter_2.nmos.2 550 360
n data[29] gnd Reg_32bit_6.Reg_1bit_29.net_3 24 100
| device Reg_32bit_6.Reg_1bit_29.inverter_2.nmos.3 550 360
n data[29] gnd Reg_32bit_6.Reg_1bit_29.net_3 24 100
| device Reg_32bit_6.Reg_1bit_29.inverter_2.nmos.4 550 360
n data[29] gnd Reg_32bit_6.Reg_1bit_29.net_3 24 100
| device Reg_32bit_6.Reg_1bit_29.inverter_2.pmos.1 550 200
p data[29] vdd Reg_32bit_6.Reg_1bit_29.net_3 24 200
| device Reg_32bit_6.Reg_1bit_29.inverter_2.pmos.2 550 200
p data[29] vdd Reg_32bit_6.Reg_1bit_29.net_3 24 200
| device Reg_32bit_6.Reg_1bit_29.inverter_2.pmos.3 550 200
p data[29] vdd Reg_32bit_6.Reg_1bit_29.net_3 24 200
| device Reg_32bit_6.Reg_1bit_29.inverter_2.pmos.4 550 200
p data[29] vdd Reg_32bit_6.Reg_1bit_29.net_3 24 200
| end Reg_32bit_6.Reg_1bit_29.inverter_2
| device Reg_32bit_6.Reg_1bit_29.nmos_1 730 230
n inR1[7] Reg_32bit_6.Reg_1bit_29.net_2 out1[29] 24 100
| device Reg_32bit_6.Reg_1bit_29.nmos_2 730 360
n inR2[7] Reg_32bit_6.Reg_1bit_29.net_2 out2[29] 24 100
| end Reg_32bit_6.Reg_1bit_29
| begin Reg_32bit_6.Reg_1bit_30 510 4030
| begin Reg_32bit_6.Reg_1bit_30.inverter 560 210
| device Reg_32bit_6.Reg_1bit_30.inverter.nmos 550 360
n Reg_32bit_6.Reg_1bit_30.net_2 gnd Reg_32bit_6.Reg_1bit_30.net_1 24 100
| device Reg_32bit_6.Reg_1bit_30.inverter.pmos 550 200
p Reg_32bit_6.Reg_1bit_30.net_2 vdd Reg_32bit_6.Reg_1bit_30.net_1 24 200
| end Reg_32bit_6.Reg_1bit_30.inverter
| device Reg_32bit_6.Reg_1bit_30.nmos.1 390 260
n w[7] Reg_32bit_6.Reg_1bit_30.net_3 Reg_32bit_6.Reg_1bit_30.net_1 24 100
| device Reg_32bit_6.Reg_1bit_30.nmos.2 390 260
n w[7] Reg_32bit_6.Reg_1bit_30.net_3 Reg_32bit_6.Reg_1bit_30.net_1 24 100
| device Reg_32bit_6.Reg_1bit_30.nmos.3 390 260
n w[7] Reg_32bit_6.Reg_1bit_30.net_3 Reg_32bit_6.Reg_1bit_30.net_1 24 100
| device Reg_32bit_6.Reg_1bit_30.nmos.4 390 260
n w[7] Reg_32bit_6.Reg_1bit_30.net_3 Reg_32bit_6.Reg_1bit_30.net_1 24 100
| begin Reg_32bit_6.Reg_1bit_30.inverter_1 550 380
| device Reg_32bit_6.Reg_1bit_30.inverter_1.nmos.1 550 360
n Reg_32bit_6.Reg_1bit_30.net_1 gnd Reg_32bit_6.Reg_1bit_30.net_2 24 100
| device Reg_32bit_6.Reg_1bit_30.inverter_1.nmos.2 550 360
n Reg_32bit_6.Reg_1bit_30.net_1 gnd Reg_32bit_6.Reg_1bit_30.net_2 24 100
| device Reg_32bit_6.Reg_1bit_30.inverter_1.nmos.3 550 360
n Reg_32bit_6.Reg_1bit_30.net_1 gnd Reg_32bit_6.Reg_1bit_30.net_2 24 100
| device Reg_32bit_6.Reg_1bit_30.inverter_1.nmos.4 550 360
n Reg_32bit_6.Reg_1bit_30.net_1 gnd Reg_32bit_6.Reg_1bit_30.net_2 24 100
| device Reg_32bit_6.Reg_1bit_30.inverter_1.pmos.1 550 200
p Reg_32bit_6.Reg_1bit_30.net_1 vdd Reg_32bit_6.Reg_1bit_30.net_2 24 200
| device Reg_32bit_6.Reg_1bit_30.inverter_1.pmos.2 550 200
p Reg_32bit_6.Reg_1bit_30.net_1 vdd Reg_32bit_6.Reg_1bit_30.net_2 24 200
| device Reg_32bit_6.Reg_1bit_30.inverter_1.pmos.3 550 200
p Reg_32bit_6.Reg_1bit_30.net_1 vdd Reg_32bit_6.Reg_1bit_30.net_2 24 200
| device Reg_32bit_6.Reg_1bit_30.inverter_1.pmos.4 550 200
p Reg_32bit_6.Reg_1bit_30.net_1 vdd Reg_32bit_6.Reg_1bit_30.net_2 24 200
| end Reg_32bit_6.Reg_1bit_30.inverter_1
| begin Reg_32bit_6.Reg_1bit_30.inverter_2 290 260
| device Reg_32bit_6.Reg_1bit_30.inverter_2.nmos.1 550 360
n data[30] gnd Reg_32bit_6.Reg_1bit_30.net_3 24 100
| device Reg_32bit_6.Reg_1bit_30.inverter_2.nmos.2 550 360
n data[30] gnd Reg_32bit_6.Reg_1bit_30.net_3 24 100
| device Reg_32bit_6.Reg_1bit_30.inverter_2.nmos.3 550 360
n data[30] gnd Reg_32bit_6.Reg_1bit_30.net_3 24 100
| device Reg_32bit_6.Reg_1bit_30.inverter_2.nmos.4 550 360
n data[30] gnd Reg_32bit_6.Reg_1bit_30.net_3 24 100
| device Reg_32bit_6.Reg_1bit_30.inverter_2.pmos.1 550 200
p data[30] vdd Reg_32bit_6.Reg_1bit_30.net_3 24 200
| device Reg_32bit_6.Reg_1bit_30.inverter_2.pmos.2 550 200
p data[30] vdd Reg_32bit_6.Reg_1bit_30.net_3 24 200
| device Reg_32bit_6.Reg_1bit_30.inverter_2.pmos.3 550 200
p data[30] vdd Reg_32bit_6.Reg_1bit_30.net_3 24 200
| device Reg_32bit_6.Reg_1bit_30.inverter_2.pmos.4 550 200
p data[30] vdd Reg_32bit_6.Reg_1bit_30.net_3 24 200
| end Reg_32bit_6.Reg_1bit_30.inverter_2
| device Reg_32bit_6.Reg_1bit_30.nmos_1 730 230
n inR1[7] Reg_32bit_6.Reg_1bit_30.net_2 out1[30] 24 100
| device Reg_32bit_6.Reg_1bit_30.nmos_2 730 360
n inR2[7] Reg_32bit_6.Reg_1bit_30.net_2 out2[30] 24 100
| end Reg_32bit_6.Reg_1bit_30
| begin Reg_32bit_6.Reg_1bit_31 510 4160
| begin Reg_32bit_6.Reg_1bit_31.inverter 560 210
| device Reg_32bit_6.Reg_1bit_31.inverter.nmos 550 360
n Reg_32bit_6.Reg_1bit_31.net_2 gnd Reg_32bit_6.Reg_1bit_31.net_1 24 100
| device Reg_32bit_6.Reg_1bit_31.inverter.pmos 550 200
p Reg_32bit_6.Reg_1bit_31.net_2 vdd Reg_32bit_6.Reg_1bit_31.net_1 24 200
| end Reg_32bit_6.Reg_1bit_31.inverter
| device Reg_32bit_6.Reg_1bit_31.nmos.1 390 260
n w[7] Reg_32bit_6.Reg_1bit_31.net_3 Reg_32bit_6.Reg_1bit_31.net_1 24 100
| device Reg_32bit_6.Reg_1bit_31.nmos.2 390 260
n w[7] Reg_32bit_6.Reg_1bit_31.net_3 Reg_32bit_6.Reg_1bit_31.net_1 24 100
| device Reg_32bit_6.Reg_1bit_31.nmos.3 390 260
n w[7] Reg_32bit_6.Reg_1bit_31.net_3 Reg_32bit_6.Reg_1bit_31.net_1 24 100
| device Reg_32bit_6.Reg_1bit_31.nmos.4 390 260
n w[7] Reg_32bit_6.Reg_1bit_31.net_3 Reg_32bit_6.Reg_1bit_31.net_1 24 100
| begin Reg_32bit_6.Reg_1bit_31.inverter_1 550 380
| device Reg_32bit_6.Reg_1bit_31.inverter_1.nmos.1 550 360
n Reg_32bit_6.Reg_1bit_31.net_1 gnd Reg_32bit_6.Reg_1bit_31.net_2 24 100
| device Reg_32bit_6.Reg_1bit_31.inverter_1.nmos.2 550 360
n Reg_32bit_6.Reg_1bit_31.net_1 gnd Reg_32bit_6.Reg_1bit_31.net_2 24 100
| device Reg_32bit_6.Reg_1bit_31.inverter_1.nmos.3 550 360
n Reg_32bit_6.Reg_1bit_31.net_1 gnd Reg_32bit_6.Reg_1bit_31.net_2 24 100
| device Reg_32bit_6.Reg_1bit_31.inverter_1.nmos.4 550 360
n Reg_32bit_6.Reg_1bit_31.net_1 gnd Reg_32bit_6.Reg_1bit_31.net_2 24 100
| device Reg_32bit_6.Reg_1bit_31.inverter_1.pmos.1 550 200
p Reg_32bit_6.Reg_1bit_31.net_1 vdd Reg_32bit_6.Reg_1bit_31.net_2 24 200
| device Reg_32bit_6.Reg_1bit_31.inverter_1.pmos.2 550 200
p Reg_32bit_6.Reg_1bit_31.net_1 vdd Reg_32bit_6.Reg_1bit_31.net_2 24 200
| device Reg_32bit_6.Reg_1bit_31.inverter_1.pmos.3 550 200
p Reg_32bit_6.Reg_1bit_31.net_1 vdd Reg_32bit_6.Reg_1bit_31.net_2 24 200
| device Reg_32bit_6.Reg_1bit_31.inverter_1.pmos.4 550 200
p Reg_32bit_6.Reg_1bit_31.net_1 vdd Reg_32bit_6.Reg_1bit_31.net_2 24 200
| end Reg_32bit_6.Reg_1bit_31.inverter_1
| begin Reg_32bit_6.Reg_1bit_31.inverter_2 290 260
| device Reg_32bit_6.Reg_1bit_31.inverter_2.nmos.1 550 360
n data[31] gnd Reg_32bit_6.Reg_1bit_31.net_3 24 100
| device Reg_32bit_6.Reg_1bit_31.inverter_2.nmos.2 550 360
n data[31] gnd Reg_32bit_6.Reg_1bit_31.net_3 24 100
| device Reg_32bit_6.Reg_1bit_31.inverter_2.nmos.3 550 360
n data[31] gnd Reg_32bit_6.Reg_1bit_31.net_3 24 100
| device Reg_32bit_6.Reg_1bit_31.inverter_2.nmos.4 550 360
n data[31] gnd Reg_32bit_6.Reg_1bit_31.net_3 24 100
| device Reg_32bit_6.Reg_1bit_31.inverter_2.pmos.1 550 200
p data[31] vdd Reg_32bit_6.Reg_1bit_31.net_3 24 200
| device Reg_32bit_6.Reg_1bit_31.inverter_2.pmos.2 550 200
p data[31] vdd Reg_32bit_6.Reg_1bit_31.net_3 24 200
| device Reg_32bit_6.Reg_1bit_31.inverter_2.pmos.3 550 200
p data[31] vdd Reg_32bit_6.Reg_1bit_31.net_3 24 200
| device Reg_32bit_6.Reg_1bit_31.inverter_2.pmos.4 550 200
p data[31] vdd Reg_32bit_6.Reg_1bit_31.net_3 24 200
| end Reg_32bit_6.Reg_1bit_31.inverter_2
| device Reg_32bit_6.Reg_1bit_31.nmos_1 730 230
n inR1[7] Reg_32bit_6.Reg_1bit_31.net_2 out1[31] 24 100
| device Reg_32bit_6.Reg_1bit_31.nmos_2 730 360
n inR2[7] Reg_32bit_6.Reg_1bit_31.net_2 out2[31] 24 100
| end Reg_32bit_6.Reg_1bit_31
| end Reg_32bit_6
| begin Reg_32bit_7 940 890
| begin Reg_32bit_7.Reg_1bit 510 100
| begin Reg_32bit_7.Reg_1bit.inverter 560 210
| device Reg_32bit_7.Reg_1bit.inverter.nmos 550 360
n Reg_32bit_7.Reg_1bit.net_2 gnd Reg_32bit_7.Reg_1bit.net_1 24 100
| device Reg_32bit_7.Reg_1bit.inverter.pmos 550 200
p Reg_32bit_7.Reg_1bit.net_2 vdd Reg_32bit_7.Reg_1bit.net_1 24 200
| end Reg_32bit_7.Reg_1bit.inverter
| device Reg_32bit_7.Reg_1bit.nmos.1 390 260
n w[8] Reg_32bit_7.Reg_1bit.net_3 Reg_32bit_7.Reg_1bit.net_1 24 100
| device Reg_32bit_7.Reg_1bit.nmos.2 390 260
n w[8] Reg_32bit_7.Reg_1bit.net_3 Reg_32bit_7.Reg_1bit.net_1 24 100
| device Reg_32bit_7.Reg_1bit.nmos.3 390 260
n w[8] Reg_32bit_7.Reg_1bit.net_3 Reg_32bit_7.Reg_1bit.net_1 24 100
| device Reg_32bit_7.Reg_1bit.nmos.4 390 260
n w[8] Reg_32bit_7.Reg_1bit.net_3 Reg_32bit_7.Reg_1bit.net_1 24 100
| begin Reg_32bit_7.Reg_1bit.inverter_1 550 380
| device Reg_32bit_7.Reg_1bit.inverter_1.nmos.1 550 360
n Reg_32bit_7.Reg_1bit.net_1 gnd Reg_32bit_7.Reg_1bit.net_2 24 100
| device Reg_32bit_7.Reg_1bit.inverter_1.nmos.2 550 360
n Reg_32bit_7.Reg_1bit.net_1 gnd Reg_32bit_7.Reg_1bit.net_2 24 100
| device Reg_32bit_7.Reg_1bit.inverter_1.nmos.3 550 360
n Reg_32bit_7.Reg_1bit.net_1 gnd Reg_32bit_7.Reg_1bit.net_2 24 100
| device Reg_32bit_7.Reg_1bit.inverter_1.nmos.4 550 360
n Reg_32bit_7.Reg_1bit.net_1 gnd Reg_32bit_7.Reg_1bit.net_2 24 100
| device Reg_32bit_7.Reg_1bit.inverter_1.pmos.1 550 200
p Reg_32bit_7.Reg_1bit.net_1 vdd Reg_32bit_7.Reg_1bit.net_2 24 200
| device Reg_32bit_7.Reg_1bit.inverter_1.pmos.2 550 200
p Reg_32bit_7.Reg_1bit.net_1 vdd Reg_32bit_7.Reg_1bit.net_2 24 200
| device Reg_32bit_7.Reg_1bit.inverter_1.pmos.3 550 200
p Reg_32bit_7.Reg_1bit.net_1 vdd Reg_32bit_7.Reg_1bit.net_2 24 200
| device Reg_32bit_7.Reg_1bit.inverter_1.pmos.4 550 200
p Reg_32bit_7.Reg_1bit.net_1 vdd Reg_32bit_7.Reg_1bit.net_2 24 200
| end Reg_32bit_7.Reg_1bit.inverter_1
| begin Reg_32bit_7.Reg_1bit.inverter_2 290 260
| device Reg_32bit_7.Reg_1bit.inverter_2.nmos.1 550 360
n data[0] gnd Reg_32bit_7.Reg_1bit.net_3 24 100
| device Reg_32bit_7.Reg_1bit.inverter_2.nmos.2 550 360
n data[0] gnd Reg_32bit_7.Reg_1bit.net_3 24 100
| device Reg_32bit_7.Reg_1bit.inverter_2.nmos.3 550 360
n data[0] gnd Reg_32bit_7.Reg_1bit.net_3 24 100
| device Reg_32bit_7.Reg_1bit.inverter_2.nmos.4 550 360
n data[0] gnd Reg_32bit_7.Reg_1bit.net_3 24 100
| device Reg_32bit_7.Reg_1bit.inverter_2.pmos.1 550 200
p data[0] vdd Reg_32bit_7.Reg_1bit.net_3 24 200
| device Reg_32bit_7.Reg_1bit.inverter_2.pmos.2 550 200
p data[0] vdd Reg_32bit_7.Reg_1bit.net_3 24 200
| device Reg_32bit_7.Reg_1bit.inverter_2.pmos.3 550 200
p data[0] vdd Reg_32bit_7.Reg_1bit.net_3 24 200
| device Reg_32bit_7.Reg_1bit.inverter_2.pmos.4 550 200
p data[0] vdd Reg_32bit_7.Reg_1bit.net_3 24 200
| end Reg_32bit_7.Reg_1bit.inverter_2
| device Reg_32bit_7.Reg_1bit.nmos_1 730 230
n inR1[8] Reg_32bit_7.Reg_1bit.net_2 out1[0] 24 100
| device Reg_32bit_7.Reg_1bit.nmos_2 730 360
n inR2[8] Reg_32bit_7.Reg_1bit.net_2 out2[0] 24 100
| end Reg_32bit_7.Reg_1bit
| begin Reg_32bit_7.Reg_1bit_1 510 230
| begin Reg_32bit_7.Reg_1bit_1.inverter 560 210
| device Reg_32bit_7.Reg_1bit_1.inverter.nmos 550 360
n Reg_32bit_7.Reg_1bit_1.net_2 gnd Reg_32bit_7.Reg_1bit_1.net_1 24 100
| device Reg_32bit_7.Reg_1bit_1.inverter.pmos 550 200
p Reg_32bit_7.Reg_1bit_1.net_2 vdd Reg_32bit_7.Reg_1bit_1.net_1 24 200
| end Reg_32bit_7.Reg_1bit_1.inverter
| device Reg_32bit_7.Reg_1bit_1.nmos.1 390 260
n w[8] Reg_32bit_7.Reg_1bit_1.net_3 Reg_32bit_7.Reg_1bit_1.net_1 24 100
| device Reg_32bit_7.Reg_1bit_1.nmos.2 390 260
n w[8] Reg_32bit_7.Reg_1bit_1.net_3 Reg_32bit_7.Reg_1bit_1.net_1 24 100
| device Reg_32bit_7.Reg_1bit_1.nmos.3 390 260
n w[8] Reg_32bit_7.Reg_1bit_1.net_3 Reg_32bit_7.Reg_1bit_1.net_1 24 100
| device Reg_32bit_7.Reg_1bit_1.nmos.4 390 260
n w[8] Reg_32bit_7.Reg_1bit_1.net_3 Reg_32bit_7.Reg_1bit_1.net_1 24 100
| begin Reg_32bit_7.Reg_1bit_1.inverter_1 550 380
| device Reg_32bit_7.Reg_1bit_1.inverter_1.nmos.1 550 360
n Reg_32bit_7.Reg_1bit_1.net_1 gnd Reg_32bit_7.Reg_1bit_1.net_2 24 100
| device Reg_32bit_7.Reg_1bit_1.inverter_1.nmos.2 550 360
n Reg_32bit_7.Reg_1bit_1.net_1 gnd Reg_32bit_7.Reg_1bit_1.net_2 24 100
| device Reg_32bit_7.Reg_1bit_1.inverter_1.nmos.3 550 360
n Reg_32bit_7.Reg_1bit_1.net_1 gnd Reg_32bit_7.Reg_1bit_1.net_2 24 100
| device Reg_32bit_7.Reg_1bit_1.inverter_1.nmos.4 550 360
n Reg_32bit_7.Reg_1bit_1.net_1 gnd Reg_32bit_7.Reg_1bit_1.net_2 24 100
| device Reg_32bit_7.Reg_1bit_1.inverter_1.pmos.1 550 200
p Reg_32bit_7.Reg_1bit_1.net_1 vdd Reg_32bit_7.Reg_1bit_1.net_2 24 200
| device Reg_32bit_7.Reg_1bit_1.inverter_1.pmos.2 550 200
p Reg_32bit_7.Reg_1bit_1.net_1 vdd Reg_32bit_7.Reg_1bit_1.net_2 24 200
| device Reg_32bit_7.Reg_1bit_1.inverter_1.pmos.3 550 200
p Reg_32bit_7.Reg_1bit_1.net_1 vdd Reg_32bit_7.Reg_1bit_1.net_2 24 200
| device Reg_32bit_7.Reg_1bit_1.inverter_1.pmos.4 550 200
p Reg_32bit_7.Reg_1bit_1.net_1 vdd Reg_32bit_7.Reg_1bit_1.net_2 24 200
| end Reg_32bit_7.Reg_1bit_1.inverter_1
| begin Reg_32bit_7.Reg_1bit_1.inverter_2 290 260
| device Reg_32bit_7.Reg_1bit_1.inverter_2.nmos.1 550 360
n data[1] gnd Reg_32bit_7.Reg_1bit_1.net_3 24 100
| device Reg_32bit_7.Reg_1bit_1.inverter_2.nmos.2 550 360
n data[1] gnd Reg_32bit_7.Reg_1bit_1.net_3 24 100
| device Reg_32bit_7.Reg_1bit_1.inverter_2.nmos.3 550 360
n data[1] gnd Reg_32bit_7.Reg_1bit_1.net_3 24 100
| device Reg_32bit_7.Reg_1bit_1.inverter_2.nmos.4 550 360
n data[1] gnd Reg_32bit_7.Reg_1bit_1.net_3 24 100
| device Reg_32bit_7.Reg_1bit_1.inverter_2.pmos.1 550 200
p data[1] vdd Reg_32bit_7.Reg_1bit_1.net_3 24 200
| device Reg_32bit_7.Reg_1bit_1.inverter_2.pmos.2 550 200
p data[1] vdd Reg_32bit_7.Reg_1bit_1.net_3 24 200
| device Reg_32bit_7.Reg_1bit_1.inverter_2.pmos.3 550 200
p data[1] vdd Reg_32bit_7.Reg_1bit_1.net_3 24 200
| device Reg_32bit_7.Reg_1bit_1.inverter_2.pmos.4 550 200
p data[1] vdd Reg_32bit_7.Reg_1bit_1.net_3 24 200
| end Reg_32bit_7.Reg_1bit_1.inverter_2
| device Reg_32bit_7.Reg_1bit_1.nmos_1 730 230
n inR1[8] Reg_32bit_7.Reg_1bit_1.net_2 out1[1] 24 100
| device Reg_32bit_7.Reg_1bit_1.nmos_2 730 360
n inR2[8] Reg_32bit_7.Reg_1bit_1.net_2 out2[1] 24 100
| end Reg_32bit_7.Reg_1bit_1
| begin Reg_32bit_7.Reg_1bit_2 510 360
| begin Reg_32bit_7.Reg_1bit_2.inverter 560 210
| device Reg_32bit_7.Reg_1bit_2.inverter.nmos 550 360
n Reg_32bit_7.Reg_1bit_2.net_2 gnd Reg_32bit_7.Reg_1bit_2.net_1 24 100
| device Reg_32bit_7.Reg_1bit_2.inverter.pmos 550 200
p Reg_32bit_7.Reg_1bit_2.net_2 vdd Reg_32bit_7.Reg_1bit_2.net_1 24 200
| end Reg_32bit_7.Reg_1bit_2.inverter
| device Reg_32bit_7.Reg_1bit_2.nmos.1 390 260
n w[8] Reg_32bit_7.Reg_1bit_2.net_3 Reg_32bit_7.Reg_1bit_2.net_1 24 100
| device Reg_32bit_7.Reg_1bit_2.nmos.2 390 260
n w[8] Reg_32bit_7.Reg_1bit_2.net_3 Reg_32bit_7.Reg_1bit_2.net_1 24 100
| device Reg_32bit_7.Reg_1bit_2.nmos.3 390 260
n w[8] Reg_32bit_7.Reg_1bit_2.net_3 Reg_32bit_7.Reg_1bit_2.net_1 24 100
| device Reg_32bit_7.Reg_1bit_2.nmos.4 390 260
n w[8] Reg_32bit_7.Reg_1bit_2.net_3 Reg_32bit_7.Reg_1bit_2.net_1 24 100
| begin Reg_32bit_7.Reg_1bit_2.inverter_1 550 380
| device Reg_32bit_7.Reg_1bit_2.inverter_1.nmos.1 550 360
n Reg_32bit_7.Reg_1bit_2.net_1 gnd Reg_32bit_7.Reg_1bit_2.net_2 24 100
| device Reg_32bit_7.Reg_1bit_2.inverter_1.nmos.2 550 360
n Reg_32bit_7.Reg_1bit_2.net_1 gnd Reg_32bit_7.Reg_1bit_2.net_2 24 100
| device Reg_32bit_7.Reg_1bit_2.inverter_1.nmos.3 550 360
n Reg_32bit_7.Reg_1bit_2.net_1 gnd Reg_32bit_7.Reg_1bit_2.net_2 24 100
| device Reg_32bit_7.Reg_1bit_2.inverter_1.nmos.4 550 360
n Reg_32bit_7.Reg_1bit_2.net_1 gnd Reg_32bit_7.Reg_1bit_2.net_2 24 100
| device Reg_32bit_7.Reg_1bit_2.inverter_1.pmos.1 550 200
p Reg_32bit_7.Reg_1bit_2.net_1 vdd Reg_32bit_7.Reg_1bit_2.net_2 24 200
| device Reg_32bit_7.Reg_1bit_2.inverter_1.pmos.2 550 200
p Reg_32bit_7.Reg_1bit_2.net_1 vdd Reg_32bit_7.Reg_1bit_2.net_2 24 200
| device Reg_32bit_7.Reg_1bit_2.inverter_1.pmos.3 550 200
p Reg_32bit_7.Reg_1bit_2.net_1 vdd Reg_32bit_7.Reg_1bit_2.net_2 24 200
| device Reg_32bit_7.Reg_1bit_2.inverter_1.pmos.4 550 200
p Reg_32bit_7.Reg_1bit_2.net_1 vdd Reg_32bit_7.Reg_1bit_2.net_2 24 200
| end Reg_32bit_7.Reg_1bit_2.inverter_1
| begin Reg_32bit_7.Reg_1bit_2.inverter_2 290 260
| device Reg_32bit_7.Reg_1bit_2.inverter_2.nmos.1 550 360
n data[2] gnd Reg_32bit_7.Reg_1bit_2.net_3 24 100
| device Reg_32bit_7.Reg_1bit_2.inverter_2.nmos.2 550 360
n data[2] gnd Reg_32bit_7.Reg_1bit_2.net_3 24 100
| device Reg_32bit_7.Reg_1bit_2.inverter_2.nmos.3 550 360
n data[2] gnd Reg_32bit_7.Reg_1bit_2.net_3 24 100
| device Reg_32bit_7.Reg_1bit_2.inverter_2.nmos.4 550 360
n data[2] gnd Reg_32bit_7.Reg_1bit_2.net_3 24 100
| device Reg_32bit_7.Reg_1bit_2.inverter_2.pmos.1 550 200
p data[2] vdd Reg_32bit_7.Reg_1bit_2.net_3 24 200
| device Reg_32bit_7.Reg_1bit_2.inverter_2.pmos.2 550 200
p data[2] vdd Reg_32bit_7.Reg_1bit_2.net_3 24 200
| device Reg_32bit_7.Reg_1bit_2.inverter_2.pmos.3 550 200
p data[2] vdd Reg_32bit_7.Reg_1bit_2.net_3 24 200
| device Reg_32bit_7.Reg_1bit_2.inverter_2.pmos.4 550 200
p data[2] vdd Reg_32bit_7.Reg_1bit_2.net_3 24 200
| end Reg_32bit_7.Reg_1bit_2.inverter_2
| device Reg_32bit_7.Reg_1bit_2.nmos_1 730 230
n inR1[8] Reg_32bit_7.Reg_1bit_2.net_2 out1[2] 24 100
| device Reg_32bit_7.Reg_1bit_2.nmos_2 730 360
n inR2[8] Reg_32bit_7.Reg_1bit_2.net_2 out2[2] 24 100
| end Reg_32bit_7.Reg_1bit_2
| begin Reg_32bit_7.Reg_1bit_3 510 490
| begin Reg_32bit_7.Reg_1bit_3.inverter 560 210
| device Reg_32bit_7.Reg_1bit_3.inverter.nmos 550 360
n Reg_32bit_7.Reg_1bit_3.net_2 gnd Reg_32bit_7.Reg_1bit_3.net_1 24 100
| device Reg_32bit_7.Reg_1bit_3.inverter.pmos 550 200
p Reg_32bit_7.Reg_1bit_3.net_2 vdd Reg_32bit_7.Reg_1bit_3.net_1 24 200
| end Reg_32bit_7.Reg_1bit_3.inverter
| device Reg_32bit_7.Reg_1bit_3.nmos.1 390 260
n w[8] Reg_32bit_7.Reg_1bit_3.net_3 Reg_32bit_7.Reg_1bit_3.net_1 24 100
| device Reg_32bit_7.Reg_1bit_3.nmos.2 390 260
n w[8] Reg_32bit_7.Reg_1bit_3.net_3 Reg_32bit_7.Reg_1bit_3.net_1 24 100
| device Reg_32bit_7.Reg_1bit_3.nmos.3 390 260
n w[8] Reg_32bit_7.Reg_1bit_3.net_3 Reg_32bit_7.Reg_1bit_3.net_1 24 100
| device Reg_32bit_7.Reg_1bit_3.nmos.4 390 260
n w[8] Reg_32bit_7.Reg_1bit_3.net_3 Reg_32bit_7.Reg_1bit_3.net_1 24 100
| begin Reg_32bit_7.Reg_1bit_3.inverter_1 550 380
| device Reg_32bit_7.Reg_1bit_3.inverter_1.nmos.1 550 360
n Reg_32bit_7.Reg_1bit_3.net_1 gnd Reg_32bit_7.Reg_1bit_3.net_2 24 100
| device Reg_32bit_7.Reg_1bit_3.inverter_1.nmos.2 550 360
n Reg_32bit_7.Reg_1bit_3.net_1 gnd Reg_32bit_7.Reg_1bit_3.net_2 24 100
| device Reg_32bit_7.Reg_1bit_3.inverter_1.nmos.3 550 360
n Reg_32bit_7.Reg_1bit_3.net_1 gnd Reg_32bit_7.Reg_1bit_3.net_2 24 100
| device Reg_32bit_7.Reg_1bit_3.inverter_1.nmos.4 550 360
n Reg_32bit_7.Reg_1bit_3.net_1 gnd Reg_32bit_7.Reg_1bit_3.net_2 24 100
| device Reg_32bit_7.Reg_1bit_3.inverter_1.pmos.1 550 200
p Reg_32bit_7.Reg_1bit_3.net_1 vdd Reg_32bit_7.Reg_1bit_3.net_2 24 200
| device Reg_32bit_7.Reg_1bit_3.inverter_1.pmos.2 550 200
p Reg_32bit_7.Reg_1bit_3.net_1 vdd Reg_32bit_7.Reg_1bit_3.net_2 24 200
| device Reg_32bit_7.Reg_1bit_3.inverter_1.pmos.3 550 200
p Reg_32bit_7.Reg_1bit_3.net_1 vdd Reg_32bit_7.Reg_1bit_3.net_2 24 200
| device Reg_32bit_7.Reg_1bit_3.inverter_1.pmos.4 550 200
p Reg_32bit_7.Reg_1bit_3.net_1 vdd Reg_32bit_7.Reg_1bit_3.net_2 24 200
| end Reg_32bit_7.Reg_1bit_3.inverter_1
| begin Reg_32bit_7.Reg_1bit_3.inverter_2 290 260
| device Reg_32bit_7.Reg_1bit_3.inverter_2.nmos.1 550 360
n data[3] gnd Reg_32bit_7.Reg_1bit_3.net_3 24 100
| device Reg_32bit_7.Reg_1bit_3.inverter_2.nmos.2 550 360
n data[3] gnd Reg_32bit_7.Reg_1bit_3.net_3 24 100
| device Reg_32bit_7.Reg_1bit_3.inverter_2.nmos.3 550 360
n data[3] gnd Reg_32bit_7.Reg_1bit_3.net_3 24 100
| device Reg_32bit_7.Reg_1bit_3.inverter_2.nmos.4 550 360
n data[3] gnd Reg_32bit_7.Reg_1bit_3.net_3 24 100
| device Reg_32bit_7.Reg_1bit_3.inverter_2.pmos.1 550 200
p data[3] vdd Reg_32bit_7.Reg_1bit_3.net_3 24 200
| device Reg_32bit_7.Reg_1bit_3.inverter_2.pmos.2 550 200
p data[3] vdd Reg_32bit_7.Reg_1bit_3.net_3 24 200
| device Reg_32bit_7.Reg_1bit_3.inverter_2.pmos.3 550 200
p data[3] vdd Reg_32bit_7.Reg_1bit_3.net_3 24 200
| device Reg_32bit_7.Reg_1bit_3.inverter_2.pmos.4 550 200
p data[3] vdd Reg_32bit_7.Reg_1bit_3.net_3 24 200
| end Reg_32bit_7.Reg_1bit_3.inverter_2
| device Reg_32bit_7.Reg_1bit_3.nmos_1 730 230
n inR1[8] Reg_32bit_7.Reg_1bit_3.net_2 out1[3] 24 100
| device Reg_32bit_7.Reg_1bit_3.nmos_2 730 360
n inR2[8] Reg_32bit_7.Reg_1bit_3.net_2 out2[3] 24 100
| end Reg_32bit_7.Reg_1bit_3
| begin Reg_32bit_7.Reg_1bit_4 510 620
| begin Reg_32bit_7.Reg_1bit_4.inverter 560 210
| device Reg_32bit_7.Reg_1bit_4.inverter.nmos 550 360
n Reg_32bit_7.Reg_1bit_4.net_2 gnd Reg_32bit_7.Reg_1bit_4.net_1 24 100
| device Reg_32bit_7.Reg_1bit_4.inverter.pmos 550 200
p Reg_32bit_7.Reg_1bit_4.net_2 vdd Reg_32bit_7.Reg_1bit_4.net_1 24 200
| end Reg_32bit_7.Reg_1bit_4.inverter
| device Reg_32bit_7.Reg_1bit_4.nmos.1 390 260
n w[8] Reg_32bit_7.Reg_1bit_4.net_3 Reg_32bit_7.Reg_1bit_4.net_1 24 100
| device Reg_32bit_7.Reg_1bit_4.nmos.2 390 260
n w[8] Reg_32bit_7.Reg_1bit_4.net_3 Reg_32bit_7.Reg_1bit_4.net_1 24 100
| device Reg_32bit_7.Reg_1bit_4.nmos.3 390 260
n w[8] Reg_32bit_7.Reg_1bit_4.net_3 Reg_32bit_7.Reg_1bit_4.net_1 24 100
| device Reg_32bit_7.Reg_1bit_4.nmos.4 390 260
n w[8] Reg_32bit_7.Reg_1bit_4.net_3 Reg_32bit_7.Reg_1bit_4.net_1 24 100
| begin Reg_32bit_7.Reg_1bit_4.inverter_1 550 380
| device Reg_32bit_7.Reg_1bit_4.inverter_1.nmos.1 550 360
n Reg_32bit_7.Reg_1bit_4.net_1 gnd Reg_32bit_7.Reg_1bit_4.net_2 24 100
| device Reg_32bit_7.Reg_1bit_4.inverter_1.nmos.2 550 360
n Reg_32bit_7.Reg_1bit_4.net_1 gnd Reg_32bit_7.Reg_1bit_4.net_2 24 100
| device Reg_32bit_7.Reg_1bit_4.inverter_1.nmos.3 550 360
n Reg_32bit_7.Reg_1bit_4.net_1 gnd Reg_32bit_7.Reg_1bit_4.net_2 24 100
| device Reg_32bit_7.Reg_1bit_4.inverter_1.nmos.4 550 360
n Reg_32bit_7.Reg_1bit_4.net_1 gnd Reg_32bit_7.Reg_1bit_4.net_2 24 100
| device Reg_32bit_7.Reg_1bit_4.inverter_1.pmos.1 550 200
p Reg_32bit_7.Reg_1bit_4.net_1 vdd Reg_32bit_7.Reg_1bit_4.net_2 24 200
| device Reg_32bit_7.Reg_1bit_4.inverter_1.pmos.2 550 200
p Reg_32bit_7.Reg_1bit_4.net_1 vdd Reg_32bit_7.Reg_1bit_4.net_2 24 200
| device Reg_32bit_7.Reg_1bit_4.inverter_1.pmos.3 550 200
p Reg_32bit_7.Reg_1bit_4.net_1 vdd Reg_32bit_7.Reg_1bit_4.net_2 24 200
| device Reg_32bit_7.Reg_1bit_4.inverter_1.pmos.4 550 200
p Reg_32bit_7.Reg_1bit_4.net_1 vdd Reg_32bit_7.Reg_1bit_4.net_2 24 200
| end Reg_32bit_7.Reg_1bit_4.inverter_1
| begin Reg_32bit_7.Reg_1bit_4.inverter_2 290 260
| device Reg_32bit_7.Reg_1bit_4.inverter_2.nmos.1 550 360
n data[4] gnd Reg_32bit_7.Reg_1bit_4.net_3 24 100
| device Reg_32bit_7.Reg_1bit_4.inverter_2.nmos.2 550 360
n data[4] gnd Reg_32bit_7.Reg_1bit_4.net_3 24 100
| device Reg_32bit_7.Reg_1bit_4.inverter_2.nmos.3 550 360
n data[4] gnd Reg_32bit_7.Reg_1bit_4.net_3 24 100
| device Reg_32bit_7.Reg_1bit_4.inverter_2.nmos.4 550 360
n data[4] gnd Reg_32bit_7.Reg_1bit_4.net_3 24 100
| device Reg_32bit_7.Reg_1bit_4.inverter_2.pmos.1 550 200
p data[4] vdd Reg_32bit_7.Reg_1bit_4.net_3 24 200
| device Reg_32bit_7.Reg_1bit_4.inverter_2.pmos.2 550 200
p data[4] vdd Reg_32bit_7.Reg_1bit_4.net_3 24 200
| device Reg_32bit_7.Reg_1bit_4.inverter_2.pmos.3 550 200
p data[4] vdd Reg_32bit_7.Reg_1bit_4.net_3 24 200
| device Reg_32bit_7.Reg_1bit_4.inverter_2.pmos.4 550 200
p data[4] vdd Reg_32bit_7.Reg_1bit_4.net_3 24 200
| end Reg_32bit_7.Reg_1bit_4.inverter_2
| device Reg_32bit_7.Reg_1bit_4.nmos_1 730 230
n inR1[8] Reg_32bit_7.Reg_1bit_4.net_2 out1[4] 24 100
| device Reg_32bit_7.Reg_1bit_4.nmos_2 730 360
n inR2[8] Reg_32bit_7.Reg_1bit_4.net_2 out2[4] 24 100
| end Reg_32bit_7.Reg_1bit_4
| begin Reg_32bit_7.Reg_1bit_5 510 750
| begin Reg_32bit_7.Reg_1bit_5.inverter 560 210
| device Reg_32bit_7.Reg_1bit_5.inverter.nmos 550 360
n Reg_32bit_7.Reg_1bit_5.net_2 gnd Reg_32bit_7.Reg_1bit_5.net_1 24 100
| device Reg_32bit_7.Reg_1bit_5.inverter.pmos 550 200
p Reg_32bit_7.Reg_1bit_5.net_2 vdd Reg_32bit_7.Reg_1bit_5.net_1 24 200
| end Reg_32bit_7.Reg_1bit_5.inverter
| device Reg_32bit_7.Reg_1bit_5.nmos.1 390 260
n w[8] Reg_32bit_7.Reg_1bit_5.net_3 Reg_32bit_7.Reg_1bit_5.net_1 24 100
| device Reg_32bit_7.Reg_1bit_5.nmos.2 390 260
n w[8] Reg_32bit_7.Reg_1bit_5.net_3 Reg_32bit_7.Reg_1bit_5.net_1 24 100
| device Reg_32bit_7.Reg_1bit_5.nmos.3 390 260
n w[8] Reg_32bit_7.Reg_1bit_5.net_3 Reg_32bit_7.Reg_1bit_5.net_1 24 100
| device Reg_32bit_7.Reg_1bit_5.nmos.4 390 260
n w[8] Reg_32bit_7.Reg_1bit_5.net_3 Reg_32bit_7.Reg_1bit_5.net_1 24 100
| begin Reg_32bit_7.Reg_1bit_5.inverter_1 550 380
| device Reg_32bit_7.Reg_1bit_5.inverter_1.nmos.1 550 360
n Reg_32bit_7.Reg_1bit_5.net_1 gnd Reg_32bit_7.Reg_1bit_5.net_2 24 100
| device Reg_32bit_7.Reg_1bit_5.inverter_1.nmos.2 550 360
n Reg_32bit_7.Reg_1bit_5.net_1 gnd Reg_32bit_7.Reg_1bit_5.net_2 24 100
| device Reg_32bit_7.Reg_1bit_5.inverter_1.nmos.3 550 360
n Reg_32bit_7.Reg_1bit_5.net_1 gnd Reg_32bit_7.Reg_1bit_5.net_2 24 100
| device Reg_32bit_7.Reg_1bit_5.inverter_1.nmos.4 550 360
n Reg_32bit_7.Reg_1bit_5.net_1 gnd Reg_32bit_7.Reg_1bit_5.net_2 24 100
| device Reg_32bit_7.Reg_1bit_5.inverter_1.pmos.1 550 200
p Reg_32bit_7.Reg_1bit_5.net_1 vdd Reg_32bit_7.Reg_1bit_5.net_2 24 200
| device Reg_32bit_7.Reg_1bit_5.inverter_1.pmos.2 550 200
p Reg_32bit_7.Reg_1bit_5.net_1 vdd Reg_32bit_7.Reg_1bit_5.net_2 24 200
| device Reg_32bit_7.Reg_1bit_5.inverter_1.pmos.3 550 200
p Reg_32bit_7.Reg_1bit_5.net_1 vdd Reg_32bit_7.Reg_1bit_5.net_2 24 200
| device Reg_32bit_7.Reg_1bit_5.inverter_1.pmos.4 550 200
p Reg_32bit_7.Reg_1bit_5.net_1 vdd Reg_32bit_7.Reg_1bit_5.net_2 24 200
| end Reg_32bit_7.Reg_1bit_5.inverter_1
| begin Reg_32bit_7.Reg_1bit_5.inverter_2 290 260
| device Reg_32bit_7.Reg_1bit_5.inverter_2.nmos.1 550 360
n data[5] gnd Reg_32bit_7.Reg_1bit_5.net_3 24 100
| device Reg_32bit_7.Reg_1bit_5.inverter_2.nmos.2 550 360
n data[5] gnd Reg_32bit_7.Reg_1bit_5.net_3 24 100
| device Reg_32bit_7.Reg_1bit_5.inverter_2.nmos.3 550 360
n data[5] gnd Reg_32bit_7.Reg_1bit_5.net_3 24 100
| device Reg_32bit_7.Reg_1bit_5.inverter_2.nmos.4 550 360
n data[5] gnd Reg_32bit_7.Reg_1bit_5.net_3 24 100
| device Reg_32bit_7.Reg_1bit_5.inverter_2.pmos.1 550 200
p data[5] vdd Reg_32bit_7.Reg_1bit_5.net_3 24 200
| device Reg_32bit_7.Reg_1bit_5.inverter_2.pmos.2 550 200
p data[5] vdd Reg_32bit_7.Reg_1bit_5.net_3 24 200
| device Reg_32bit_7.Reg_1bit_5.inverter_2.pmos.3 550 200
p data[5] vdd Reg_32bit_7.Reg_1bit_5.net_3 24 200
| device Reg_32bit_7.Reg_1bit_5.inverter_2.pmos.4 550 200
p data[5] vdd Reg_32bit_7.Reg_1bit_5.net_3 24 200
| end Reg_32bit_7.Reg_1bit_5.inverter_2
| device Reg_32bit_7.Reg_1bit_5.nmos_1 730 230
n inR1[8] Reg_32bit_7.Reg_1bit_5.net_2 out1[5] 24 100
| device Reg_32bit_7.Reg_1bit_5.nmos_2 730 360
n inR2[8] Reg_32bit_7.Reg_1bit_5.net_2 out2[5] 24 100
| end Reg_32bit_7.Reg_1bit_5
| begin Reg_32bit_7.Reg_1bit_6 510 880
| begin Reg_32bit_7.Reg_1bit_6.inverter 560 210
| device Reg_32bit_7.Reg_1bit_6.inverter.nmos 550 360
n Reg_32bit_7.Reg_1bit_6.net_2 gnd Reg_32bit_7.Reg_1bit_6.net_1 24 100
| device Reg_32bit_7.Reg_1bit_6.inverter.pmos 550 200
p Reg_32bit_7.Reg_1bit_6.net_2 vdd Reg_32bit_7.Reg_1bit_6.net_1 24 200
| end Reg_32bit_7.Reg_1bit_6.inverter
| device Reg_32bit_7.Reg_1bit_6.nmos.1 390 260
n w[8] Reg_32bit_7.Reg_1bit_6.net_3 Reg_32bit_7.Reg_1bit_6.net_1 24 100
| device Reg_32bit_7.Reg_1bit_6.nmos.2 390 260
n w[8] Reg_32bit_7.Reg_1bit_6.net_3 Reg_32bit_7.Reg_1bit_6.net_1 24 100
| device Reg_32bit_7.Reg_1bit_6.nmos.3 390 260
n w[8] Reg_32bit_7.Reg_1bit_6.net_3 Reg_32bit_7.Reg_1bit_6.net_1 24 100
| device Reg_32bit_7.Reg_1bit_6.nmos.4 390 260
n w[8] Reg_32bit_7.Reg_1bit_6.net_3 Reg_32bit_7.Reg_1bit_6.net_1 24 100
| begin Reg_32bit_7.Reg_1bit_6.inverter_1 550 380
| device Reg_32bit_7.Reg_1bit_6.inverter_1.nmos.1 550 360
n Reg_32bit_7.Reg_1bit_6.net_1 gnd Reg_32bit_7.Reg_1bit_6.net_2 24 100
| device Reg_32bit_7.Reg_1bit_6.inverter_1.nmos.2 550 360
n Reg_32bit_7.Reg_1bit_6.net_1 gnd Reg_32bit_7.Reg_1bit_6.net_2 24 100
| device Reg_32bit_7.Reg_1bit_6.inverter_1.nmos.3 550 360
n Reg_32bit_7.Reg_1bit_6.net_1 gnd Reg_32bit_7.Reg_1bit_6.net_2 24 100
| device Reg_32bit_7.Reg_1bit_6.inverter_1.nmos.4 550 360
n Reg_32bit_7.Reg_1bit_6.net_1 gnd Reg_32bit_7.Reg_1bit_6.net_2 24 100
| device Reg_32bit_7.Reg_1bit_6.inverter_1.pmos.1 550 200
p Reg_32bit_7.Reg_1bit_6.net_1 vdd Reg_32bit_7.Reg_1bit_6.net_2 24 200
| device Reg_32bit_7.Reg_1bit_6.inverter_1.pmos.2 550 200
p Reg_32bit_7.Reg_1bit_6.net_1 vdd Reg_32bit_7.Reg_1bit_6.net_2 24 200
| device Reg_32bit_7.Reg_1bit_6.inverter_1.pmos.3 550 200
p Reg_32bit_7.Reg_1bit_6.net_1 vdd Reg_32bit_7.Reg_1bit_6.net_2 24 200
| device Reg_32bit_7.Reg_1bit_6.inverter_1.pmos.4 550 200
p Reg_32bit_7.Reg_1bit_6.net_1 vdd Reg_32bit_7.Reg_1bit_6.net_2 24 200
| end Reg_32bit_7.Reg_1bit_6.inverter_1
| begin Reg_32bit_7.Reg_1bit_6.inverter_2 290 260
| device Reg_32bit_7.Reg_1bit_6.inverter_2.nmos.1 550 360
n data[6] gnd Reg_32bit_7.Reg_1bit_6.net_3 24 100
| device Reg_32bit_7.Reg_1bit_6.inverter_2.nmos.2 550 360
n data[6] gnd Reg_32bit_7.Reg_1bit_6.net_3 24 100
| device Reg_32bit_7.Reg_1bit_6.inverter_2.nmos.3 550 360
n data[6] gnd Reg_32bit_7.Reg_1bit_6.net_3 24 100
| device Reg_32bit_7.Reg_1bit_6.inverter_2.nmos.4 550 360
n data[6] gnd Reg_32bit_7.Reg_1bit_6.net_3 24 100
| device Reg_32bit_7.Reg_1bit_6.inverter_2.pmos.1 550 200
p data[6] vdd Reg_32bit_7.Reg_1bit_6.net_3 24 200
| device Reg_32bit_7.Reg_1bit_6.inverter_2.pmos.2 550 200
p data[6] vdd Reg_32bit_7.Reg_1bit_6.net_3 24 200
| device Reg_32bit_7.Reg_1bit_6.inverter_2.pmos.3 550 200
p data[6] vdd Reg_32bit_7.Reg_1bit_6.net_3 24 200
| device Reg_32bit_7.Reg_1bit_6.inverter_2.pmos.4 550 200
p data[6] vdd Reg_32bit_7.Reg_1bit_6.net_3 24 200
| end Reg_32bit_7.Reg_1bit_6.inverter_2
| device Reg_32bit_7.Reg_1bit_6.nmos_1 730 230
n inR1[8] Reg_32bit_7.Reg_1bit_6.net_2 out1[6] 24 100
| device Reg_32bit_7.Reg_1bit_6.nmos_2 730 360
n inR2[8] Reg_32bit_7.Reg_1bit_6.net_2 out2[6] 24 100
| end Reg_32bit_7.Reg_1bit_6
| begin Reg_32bit_7.Reg_1bit_7 510 1010
| begin Reg_32bit_7.Reg_1bit_7.inverter 560 210
| device Reg_32bit_7.Reg_1bit_7.inverter.nmos 550 360
n Reg_32bit_7.Reg_1bit_7.net_2 gnd Reg_32bit_7.Reg_1bit_7.net_1 24 100
| device Reg_32bit_7.Reg_1bit_7.inverter.pmos 550 200
p Reg_32bit_7.Reg_1bit_7.net_2 vdd Reg_32bit_7.Reg_1bit_7.net_1 24 200
| end Reg_32bit_7.Reg_1bit_7.inverter
| device Reg_32bit_7.Reg_1bit_7.nmos.1 390 260
n w[8] Reg_32bit_7.Reg_1bit_7.net_3 Reg_32bit_7.Reg_1bit_7.net_1 24 100
| device Reg_32bit_7.Reg_1bit_7.nmos.2 390 260
n w[8] Reg_32bit_7.Reg_1bit_7.net_3 Reg_32bit_7.Reg_1bit_7.net_1 24 100
| device Reg_32bit_7.Reg_1bit_7.nmos.3 390 260
n w[8] Reg_32bit_7.Reg_1bit_7.net_3 Reg_32bit_7.Reg_1bit_7.net_1 24 100
| device Reg_32bit_7.Reg_1bit_7.nmos.4 390 260
n w[8] Reg_32bit_7.Reg_1bit_7.net_3 Reg_32bit_7.Reg_1bit_7.net_1 24 100
| begin Reg_32bit_7.Reg_1bit_7.inverter_1 550 380
| device Reg_32bit_7.Reg_1bit_7.inverter_1.nmos.1 550 360
n Reg_32bit_7.Reg_1bit_7.net_1 gnd Reg_32bit_7.Reg_1bit_7.net_2 24 100
| device Reg_32bit_7.Reg_1bit_7.inverter_1.nmos.2 550 360
n Reg_32bit_7.Reg_1bit_7.net_1 gnd Reg_32bit_7.Reg_1bit_7.net_2 24 100
| device Reg_32bit_7.Reg_1bit_7.inverter_1.nmos.3 550 360
n Reg_32bit_7.Reg_1bit_7.net_1 gnd Reg_32bit_7.Reg_1bit_7.net_2 24 100
| device Reg_32bit_7.Reg_1bit_7.inverter_1.nmos.4 550 360
n Reg_32bit_7.Reg_1bit_7.net_1 gnd Reg_32bit_7.Reg_1bit_7.net_2 24 100
| device Reg_32bit_7.Reg_1bit_7.inverter_1.pmos.1 550 200
p Reg_32bit_7.Reg_1bit_7.net_1 vdd Reg_32bit_7.Reg_1bit_7.net_2 24 200
| device Reg_32bit_7.Reg_1bit_7.inverter_1.pmos.2 550 200
p Reg_32bit_7.Reg_1bit_7.net_1 vdd Reg_32bit_7.Reg_1bit_7.net_2 24 200
| device Reg_32bit_7.Reg_1bit_7.inverter_1.pmos.3 550 200
p Reg_32bit_7.Reg_1bit_7.net_1 vdd Reg_32bit_7.Reg_1bit_7.net_2 24 200
| device Reg_32bit_7.Reg_1bit_7.inverter_1.pmos.4 550 200
p Reg_32bit_7.Reg_1bit_7.net_1 vdd Reg_32bit_7.Reg_1bit_7.net_2 24 200
| end Reg_32bit_7.Reg_1bit_7.inverter_1
| begin Reg_32bit_7.Reg_1bit_7.inverter_2 290 260
| device Reg_32bit_7.Reg_1bit_7.inverter_2.nmos.1 550 360
n data[7] gnd Reg_32bit_7.Reg_1bit_7.net_3 24 100
| device Reg_32bit_7.Reg_1bit_7.inverter_2.nmos.2 550 360
n data[7] gnd Reg_32bit_7.Reg_1bit_7.net_3 24 100
| device Reg_32bit_7.Reg_1bit_7.inverter_2.nmos.3 550 360
n data[7] gnd Reg_32bit_7.Reg_1bit_7.net_3 24 100
| device Reg_32bit_7.Reg_1bit_7.inverter_2.nmos.4 550 360
n data[7] gnd Reg_32bit_7.Reg_1bit_7.net_3 24 100
| device Reg_32bit_7.Reg_1bit_7.inverter_2.pmos.1 550 200
p data[7] vdd Reg_32bit_7.Reg_1bit_7.net_3 24 200
| device Reg_32bit_7.Reg_1bit_7.inverter_2.pmos.2 550 200
p data[7] vdd Reg_32bit_7.Reg_1bit_7.net_3 24 200
| device Reg_32bit_7.Reg_1bit_7.inverter_2.pmos.3 550 200
p data[7] vdd Reg_32bit_7.Reg_1bit_7.net_3 24 200
| device Reg_32bit_7.Reg_1bit_7.inverter_2.pmos.4 550 200
p data[7] vdd Reg_32bit_7.Reg_1bit_7.net_3 24 200
| end Reg_32bit_7.Reg_1bit_7.inverter_2
| device Reg_32bit_7.Reg_1bit_7.nmos_1 730 230
n inR1[8] Reg_32bit_7.Reg_1bit_7.net_2 out1[7] 24 100
| device Reg_32bit_7.Reg_1bit_7.nmos_2 730 360
n inR2[8] Reg_32bit_7.Reg_1bit_7.net_2 out2[7] 24 100
| end Reg_32bit_7.Reg_1bit_7
| begin Reg_32bit_7.Reg_1bit_8 510 1150
| begin Reg_32bit_7.Reg_1bit_8.inverter 560 210
| device Reg_32bit_7.Reg_1bit_8.inverter.nmos 550 360
n Reg_32bit_7.Reg_1bit_8.net_2 gnd Reg_32bit_7.Reg_1bit_8.net_1 24 100
| device Reg_32bit_7.Reg_1bit_8.inverter.pmos 550 200
p Reg_32bit_7.Reg_1bit_8.net_2 vdd Reg_32bit_7.Reg_1bit_8.net_1 24 200
| end Reg_32bit_7.Reg_1bit_8.inverter
| device Reg_32bit_7.Reg_1bit_8.nmos.1 390 260
n w[8] Reg_32bit_7.Reg_1bit_8.net_3 Reg_32bit_7.Reg_1bit_8.net_1 24 100
| device Reg_32bit_7.Reg_1bit_8.nmos.2 390 260
n w[8] Reg_32bit_7.Reg_1bit_8.net_3 Reg_32bit_7.Reg_1bit_8.net_1 24 100
| device Reg_32bit_7.Reg_1bit_8.nmos.3 390 260
n w[8] Reg_32bit_7.Reg_1bit_8.net_3 Reg_32bit_7.Reg_1bit_8.net_1 24 100
| device Reg_32bit_7.Reg_1bit_8.nmos.4 390 260
n w[8] Reg_32bit_7.Reg_1bit_8.net_3 Reg_32bit_7.Reg_1bit_8.net_1 24 100
| begin Reg_32bit_7.Reg_1bit_8.inverter_1 550 380
| device Reg_32bit_7.Reg_1bit_8.inverter_1.nmos.1 550 360
n Reg_32bit_7.Reg_1bit_8.net_1 gnd Reg_32bit_7.Reg_1bit_8.net_2 24 100
| device Reg_32bit_7.Reg_1bit_8.inverter_1.nmos.2 550 360
n Reg_32bit_7.Reg_1bit_8.net_1 gnd Reg_32bit_7.Reg_1bit_8.net_2 24 100
| device Reg_32bit_7.Reg_1bit_8.inverter_1.nmos.3 550 360
n Reg_32bit_7.Reg_1bit_8.net_1 gnd Reg_32bit_7.Reg_1bit_8.net_2 24 100
| device Reg_32bit_7.Reg_1bit_8.inverter_1.nmos.4 550 360
n Reg_32bit_7.Reg_1bit_8.net_1 gnd Reg_32bit_7.Reg_1bit_8.net_2 24 100
| device Reg_32bit_7.Reg_1bit_8.inverter_1.pmos.1 550 200
p Reg_32bit_7.Reg_1bit_8.net_1 vdd Reg_32bit_7.Reg_1bit_8.net_2 24 200
| device Reg_32bit_7.Reg_1bit_8.inverter_1.pmos.2 550 200
p Reg_32bit_7.Reg_1bit_8.net_1 vdd Reg_32bit_7.Reg_1bit_8.net_2 24 200
| device Reg_32bit_7.Reg_1bit_8.inverter_1.pmos.3 550 200
p Reg_32bit_7.Reg_1bit_8.net_1 vdd Reg_32bit_7.Reg_1bit_8.net_2 24 200
| device Reg_32bit_7.Reg_1bit_8.inverter_1.pmos.4 550 200
p Reg_32bit_7.Reg_1bit_8.net_1 vdd Reg_32bit_7.Reg_1bit_8.net_2 24 200
| end Reg_32bit_7.Reg_1bit_8.inverter_1
| begin Reg_32bit_7.Reg_1bit_8.inverter_2 290 260
| device Reg_32bit_7.Reg_1bit_8.inverter_2.nmos.1 550 360
n data[8] gnd Reg_32bit_7.Reg_1bit_8.net_3 24 100
| device Reg_32bit_7.Reg_1bit_8.inverter_2.nmos.2 550 360
n data[8] gnd Reg_32bit_7.Reg_1bit_8.net_3 24 100
| device Reg_32bit_7.Reg_1bit_8.inverter_2.nmos.3 550 360
n data[8] gnd Reg_32bit_7.Reg_1bit_8.net_3 24 100
| device Reg_32bit_7.Reg_1bit_8.inverter_2.nmos.4 550 360
n data[8] gnd Reg_32bit_7.Reg_1bit_8.net_3 24 100
| device Reg_32bit_7.Reg_1bit_8.inverter_2.pmos.1 550 200
p data[8] vdd Reg_32bit_7.Reg_1bit_8.net_3 24 200
| device Reg_32bit_7.Reg_1bit_8.inverter_2.pmos.2 550 200
p data[8] vdd Reg_32bit_7.Reg_1bit_8.net_3 24 200
| device Reg_32bit_7.Reg_1bit_8.inverter_2.pmos.3 550 200
p data[8] vdd Reg_32bit_7.Reg_1bit_8.net_3 24 200
| device Reg_32bit_7.Reg_1bit_8.inverter_2.pmos.4 550 200
p data[8] vdd Reg_32bit_7.Reg_1bit_8.net_3 24 200
| end Reg_32bit_7.Reg_1bit_8.inverter_2
| device Reg_32bit_7.Reg_1bit_8.nmos_1 730 230
n inR1[8] Reg_32bit_7.Reg_1bit_8.net_2 out1[8] 24 100
| device Reg_32bit_7.Reg_1bit_8.nmos_2 730 360
n inR2[8] Reg_32bit_7.Reg_1bit_8.net_2 out2[8] 24 100
| end Reg_32bit_7.Reg_1bit_8
| begin Reg_32bit_7.Reg_1bit_9 510 1280
| begin Reg_32bit_7.Reg_1bit_9.inverter 560 210
| device Reg_32bit_7.Reg_1bit_9.inverter.nmos 550 360
n Reg_32bit_7.Reg_1bit_9.net_2 gnd Reg_32bit_7.Reg_1bit_9.net_1 24 100
| device Reg_32bit_7.Reg_1bit_9.inverter.pmos 550 200
p Reg_32bit_7.Reg_1bit_9.net_2 vdd Reg_32bit_7.Reg_1bit_9.net_1 24 200
| end Reg_32bit_7.Reg_1bit_9.inverter
| device Reg_32bit_7.Reg_1bit_9.nmos.1 390 260
n w[8] Reg_32bit_7.Reg_1bit_9.net_3 Reg_32bit_7.Reg_1bit_9.net_1 24 100
| device Reg_32bit_7.Reg_1bit_9.nmos.2 390 260
n w[8] Reg_32bit_7.Reg_1bit_9.net_3 Reg_32bit_7.Reg_1bit_9.net_1 24 100
| device Reg_32bit_7.Reg_1bit_9.nmos.3 390 260
n w[8] Reg_32bit_7.Reg_1bit_9.net_3 Reg_32bit_7.Reg_1bit_9.net_1 24 100
| device Reg_32bit_7.Reg_1bit_9.nmos.4 390 260
n w[8] Reg_32bit_7.Reg_1bit_9.net_3 Reg_32bit_7.Reg_1bit_9.net_1 24 100
| begin Reg_32bit_7.Reg_1bit_9.inverter_1 550 380
| device Reg_32bit_7.Reg_1bit_9.inverter_1.nmos.1 550 360
n Reg_32bit_7.Reg_1bit_9.net_1 gnd Reg_32bit_7.Reg_1bit_9.net_2 24 100
| device Reg_32bit_7.Reg_1bit_9.inverter_1.nmos.2 550 360
n Reg_32bit_7.Reg_1bit_9.net_1 gnd Reg_32bit_7.Reg_1bit_9.net_2 24 100
| device Reg_32bit_7.Reg_1bit_9.inverter_1.nmos.3 550 360
n Reg_32bit_7.Reg_1bit_9.net_1 gnd Reg_32bit_7.Reg_1bit_9.net_2 24 100
| device Reg_32bit_7.Reg_1bit_9.inverter_1.nmos.4 550 360
n Reg_32bit_7.Reg_1bit_9.net_1 gnd Reg_32bit_7.Reg_1bit_9.net_2 24 100
| device Reg_32bit_7.Reg_1bit_9.inverter_1.pmos.1 550 200
p Reg_32bit_7.Reg_1bit_9.net_1 vdd Reg_32bit_7.Reg_1bit_9.net_2 24 200
| device Reg_32bit_7.Reg_1bit_9.inverter_1.pmos.2 550 200
p Reg_32bit_7.Reg_1bit_9.net_1 vdd Reg_32bit_7.Reg_1bit_9.net_2 24 200
| device Reg_32bit_7.Reg_1bit_9.inverter_1.pmos.3 550 200
p Reg_32bit_7.Reg_1bit_9.net_1 vdd Reg_32bit_7.Reg_1bit_9.net_2 24 200
| device Reg_32bit_7.Reg_1bit_9.inverter_1.pmos.4 550 200
p Reg_32bit_7.Reg_1bit_9.net_1 vdd Reg_32bit_7.Reg_1bit_9.net_2 24 200
| end Reg_32bit_7.Reg_1bit_9.inverter_1
| begin Reg_32bit_7.Reg_1bit_9.inverter_2 290 260
| device Reg_32bit_7.Reg_1bit_9.inverter_2.nmos.1 550 360
n data[9] gnd Reg_32bit_7.Reg_1bit_9.net_3 24 100
| device Reg_32bit_7.Reg_1bit_9.inverter_2.nmos.2 550 360
n data[9] gnd Reg_32bit_7.Reg_1bit_9.net_3 24 100
| device Reg_32bit_7.Reg_1bit_9.inverter_2.nmos.3 550 360
n data[9] gnd Reg_32bit_7.Reg_1bit_9.net_3 24 100
| device Reg_32bit_7.Reg_1bit_9.inverter_2.nmos.4 550 360
n data[9] gnd Reg_32bit_7.Reg_1bit_9.net_3 24 100
| device Reg_32bit_7.Reg_1bit_9.inverter_2.pmos.1 550 200
p data[9] vdd Reg_32bit_7.Reg_1bit_9.net_3 24 200
| device Reg_32bit_7.Reg_1bit_9.inverter_2.pmos.2 550 200
p data[9] vdd Reg_32bit_7.Reg_1bit_9.net_3 24 200
| device Reg_32bit_7.Reg_1bit_9.inverter_2.pmos.3 550 200
p data[9] vdd Reg_32bit_7.Reg_1bit_9.net_3 24 200
| device Reg_32bit_7.Reg_1bit_9.inverter_2.pmos.4 550 200
p data[9] vdd Reg_32bit_7.Reg_1bit_9.net_3 24 200
| end Reg_32bit_7.Reg_1bit_9.inverter_2
| device Reg_32bit_7.Reg_1bit_9.nmos_1 730 230
n inR1[8] Reg_32bit_7.Reg_1bit_9.net_2 out1[9] 24 100
| device Reg_32bit_7.Reg_1bit_9.nmos_2 730 360
n inR2[8] Reg_32bit_7.Reg_1bit_9.net_2 out2[9] 24 100
| end Reg_32bit_7.Reg_1bit_9
| begin Reg_32bit_7.Reg_1bit_10 510 1410
| begin Reg_32bit_7.Reg_1bit_10.inverter 560 210
| device Reg_32bit_7.Reg_1bit_10.inverter.nmos 550 360
n Reg_32bit_7.Reg_1bit_10.net_2 gnd Reg_32bit_7.Reg_1bit_10.net_1 24 100
| device Reg_32bit_7.Reg_1bit_10.inverter.pmos 550 200
p Reg_32bit_7.Reg_1bit_10.net_2 vdd Reg_32bit_7.Reg_1bit_10.net_1 24 200
| end Reg_32bit_7.Reg_1bit_10.inverter
| device Reg_32bit_7.Reg_1bit_10.nmos.1 390 260
n w[8] Reg_32bit_7.Reg_1bit_10.net_3 Reg_32bit_7.Reg_1bit_10.net_1 24 100
| device Reg_32bit_7.Reg_1bit_10.nmos.2 390 260
n w[8] Reg_32bit_7.Reg_1bit_10.net_3 Reg_32bit_7.Reg_1bit_10.net_1 24 100
| device Reg_32bit_7.Reg_1bit_10.nmos.3 390 260
n w[8] Reg_32bit_7.Reg_1bit_10.net_3 Reg_32bit_7.Reg_1bit_10.net_1 24 100
| device Reg_32bit_7.Reg_1bit_10.nmos.4 390 260
n w[8] Reg_32bit_7.Reg_1bit_10.net_3 Reg_32bit_7.Reg_1bit_10.net_1 24 100
| begin Reg_32bit_7.Reg_1bit_10.inverter_1 550 380
| device Reg_32bit_7.Reg_1bit_10.inverter_1.nmos.1 550 360
n Reg_32bit_7.Reg_1bit_10.net_1 gnd Reg_32bit_7.Reg_1bit_10.net_2 24 100
| device Reg_32bit_7.Reg_1bit_10.inverter_1.nmos.2 550 360
n Reg_32bit_7.Reg_1bit_10.net_1 gnd Reg_32bit_7.Reg_1bit_10.net_2 24 100
| device Reg_32bit_7.Reg_1bit_10.inverter_1.nmos.3 550 360
n Reg_32bit_7.Reg_1bit_10.net_1 gnd Reg_32bit_7.Reg_1bit_10.net_2 24 100
| device Reg_32bit_7.Reg_1bit_10.inverter_1.nmos.4 550 360
n Reg_32bit_7.Reg_1bit_10.net_1 gnd Reg_32bit_7.Reg_1bit_10.net_2 24 100
| device Reg_32bit_7.Reg_1bit_10.inverter_1.pmos.1 550 200
p Reg_32bit_7.Reg_1bit_10.net_1 vdd Reg_32bit_7.Reg_1bit_10.net_2 24 200
| device Reg_32bit_7.Reg_1bit_10.inverter_1.pmos.2 550 200
p Reg_32bit_7.Reg_1bit_10.net_1 vdd Reg_32bit_7.Reg_1bit_10.net_2 24 200
| device Reg_32bit_7.Reg_1bit_10.inverter_1.pmos.3 550 200
p Reg_32bit_7.Reg_1bit_10.net_1 vdd Reg_32bit_7.Reg_1bit_10.net_2 24 200
| device Reg_32bit_7.Reg_1bit_10.inverter_1.pmos.4 550 200
p Reg_32bit_7.Reg_1bit_10.net_1 vdd Reg_32bit_7.Reg_1bit_10.net_2 24 200
| end Reg_32bit_7.Reg_1bit_10.inverter_1
| begin Reg_32bit_7.Reg_1bit_10.inverter_2 290 260
| device Reg_32bit_7.Reg_1bit_10.inverter_2.nmos.1 550 360
n data[10] gnd Reg_32bit_7.Reg_1bit_10.net_3 24 100
| device Reg_32bit_7.Reg_1bit_10.inverter_2.nmos.2 550 360
n data[10] gnd Reg_32bit_7.Reg_1bit_10.net_3 24 100
| device Reg_32bit_7.Reg_1bit_10.inverter_2.nmos.3 550 360
n data[10] gnd Reg_32bit_7.Reg_1bit_10.net_3 24 100
| device Reg_32bit_7.Reg_1bit_10.inverter_2.nmos.4 550 360
n data[10] gnd Reg_32bit_7.Reg_1bit_10.net_3 24 100
| device Reg_32bit_7.Reg_1bit_10.inverter_2.pmos.1 550 200
p data[10] vdd Reg_32bit_7.Reg_1bit_10.net_3 24 200
| device Reg_32bit_7.Reg_1bit_10.inverter_2.pmos.2 550 200
p data[10] vdd Reg_32bit_7.Reg_1bit_10.net_3 24 200
| device Reg_32bit_7.Reg_1bit_10.inverter_2.pmos.3 550 200
p data[10] vdd Reg_32bit_7.Reg_1bit_10.net_3 24 200
| device Reg_32bit_7.Reg_1bit_10.inverter_2.pmos.4 550 200
p data[10] vdd Reg_32bit_7.Reg_1bit_10.net_3 24 200
| end Reg_32bit_7.Reg_1bit_10.inverter_2
| device Reg_32bit_7.Reg_1bit_10.nmos_1 730 230
n inR1[8] Reg_32bit_7.Reg_1bit_10.net_2 out1[10] 24 100
| device Reg_32bit_7.Reg_1bit_10.nmos_2 730 360
n inR2[8] Reg_32bit_7.Reg_1bit_10.net_2 out2[10] 24 100
| end Reg_32bit_7.Reg_1bit_10
| begin Reg_32bit_7.Reg_1bit_11 510 1540
| begin Reg_32bit_7.Reg_1bit_11.inverter 560 210
| device Reg_32bit_7.Reg_1bit_11.inverter.nmos 550 360
n Reg_32bit_7.Reg_1bit_11.net_2 gnd Reg_32bit_7.Reg_1bit_11.net_1 24 100
| device Reg_32bit_7.Reg_1bit_11.inverter.pmos 550 200
p Reg_32bit_7.Reg_1bit_11.net_2 vdd Reg_32bit_7.Reg_1bit_11.net_1 24 200
| end Reg_32bit_7.Reg_1bit_11.inverter
| device Reg_32bit_7.Reg_1bit_11.nmos.1 390 260
n w[8] Reg_32bit_7.Reg_1bit_11.net_3 Reg_32bit_7.Reg_1bit_11.net_1 24 100
| device Reg_32bit_7.Reg_1bit_11.nmos.2 390 260
n w[8] Reg_32bit_7.Reg_1bit_11.net_3 Reg_32bit_7.Reg_1bit_11.net_1 24 100
| device Reg_32bit_7.Reg_1bit_11.nmos.3 390 260
n w[8] Reg_32bit_7.Reg_1bit_11.net_3 Reg_32bit_7.Reg_1bit_11.net_1 24 100
| device Reg_32bit_7.Reg_1bit_11.nmos.4 390 260
n w[8] Reg_32bit_7.Reg_1bit_11.net_3 Reg_32bit_7.Reg_1bit_11.net_1 24 100
| begin Reg_32bit_7.Reg_1bit_11.inverter_1 550 380
| device Reg_32bit_7.Reg_1bit_11.inverter_1.nmos.1 550 360
n Reg_32bit_7.Reg_1bit_11.net_1 gnd Reg_32bit_7.Reg_1bit_11.net_2 24 100
| device Reg_32bit_7.Reg_1bit_11.inverter_1.nmos.2 550 360
n Reg_32bit_7.Reg_1bit_11.net_1 gnd Reg_32bit_7.Reg_1bit_11.net_2 24 100
| device Reg_32bit_7.Reg_1bit_11.inverter_1.nmos.3 550 360
n Reg_32bit_7.Reg_1bit_11.net_1 gnd Reg_32bit_7.Reg_1bit_11.net_2 24 100
| device Reg_32bit_7.Reg_1bit_11.inverter_1.nmos.4 550 360
n Reg_32bit_7.Reg_1bit_11.net_1 gnd Reg_32bit_7.Reg_1bit_11.net_2 24 100
| device Reg_32bit_7.Reg_1bit_11.inverter_1.pmos.1 550 200
p Reg_32bit_7.Reg_1bit_11.net_1 vdd Reg_32bit_7.Reg_1bit_11.net_2 24 200
| device Reg_32bit_7.Reg_1bit_11.inverter_1.pmos.2 550 200
p Reg_32bit_7.Reg_1bit_11.net_1 vdd Reg_32bit_7.Reg_1bit_11.net_2 24 200
| device Reg_32bit_7.Reg_1bit_11.inverter_1.pmos.3 550 200
p Reg_32bit_7.Reg_1bit_11.net_1 vdd Reg_32bit_7.Reg_1bit_11.net_2 24 200
| device Reg_32bit_7.Reg_1bit_11.inverter_1.pmos.4 550 200
p Reg_32bit_7.Reg_1bit_11.net_1 vdd Reg_32bit_7.Reg_1bit_11.net_2 24 200
| end Reg_32bit_7.Reg_1bit_11.inverter_1
| begin Reg_32bit_7.Reg_1bit_11.inverter_2 290 260
| device Reg_32bit_7.Reg_1bit_11.inverter_2.nmos.1 550 360
n data[11] gnd Reg_32bit_7.Reg_1bit_11.net_3 24 100
| device Reg_32bit_7.Reg_1bit_11.inverter_2.nmos.2 550 360
n data[11] gnd Reg_32bit_7.Reg_1bit_11.net_3 24 100
| device Reg_32bit_7.Reg_1bit_11.inverter_2.nmos.3 550 360
n data[11] gnd Reg_32bit_7.Reg_1bit_11.net_3 24 100
| device Reg_32bit_7.Reg_1bit_11.inverter_2.nmos.4 550 360
n data[11] gnd Reg_32bit_7.Reg_1bit_11.net_3 24 100
| device Reg_32bit_7.Reg_1bit_11.inverter_2.pmos.1 550 200
p data[11] vdd Reg_32bit_7.Reg_1bit_11.net_3 24 200
| device Reg_32bit_7.Reg_1bit_11.inverter_2.pmos.2 550 200
p data[11] vdd Reg_32bit_7.Reg_1bit_11.net_3 24 200
| device Reg_32bit_7.Reg_1bit_11.inverter_2.pmos.3 550 200
p data[11] vdd Reg_32bit_7.Reg_1bit_11.net_3 24 200
| device Reg_32bit_7.Reg_1bit_11.inverter_2.pmos.4 550 200
p data[11] vdd Reg_32bit_7.Reg_1bit_11.net_3 24 200
| end Reg_32bit_7.Reg_1bit_11.inverter_2
| device Reg_32bit_7.Reg_1bit_11.nmos_1 730 230
n inR1[8] Reg_32bit_7.Reg_1bit_11.net_2 out1[11] 24 100
| device Reg_32bit_7.Reg_1bit_11.nmos_2 730 360
n inR2[8] Reg_32bit_7.Reg_1bit_11.net_2 out2[11] 24 100
| end Reg_32bit_7.Reg_1bit_11
| begin Reg_32bit_7.Reg_1bit_12 510 1670
| begin Reg_32bit_7.Reg_1bit_12.inverter 560 210
| device Reg_32bit_7.Reg_1bit_12.inverter.nmos 550 360
n Reg_32bit_7.Reg_1bit_12.net_2 gnd Reg_32bit_7.Reg_1bit_12.net_1 24 100
| device Reg_32bit_7.Reg_1bit_12.inverter.pmos 550 200
p Reg_32bit_7.Reg_1bit_12.net_2 vdd Reg_32bit_7.Reg_1bit_12.net_1 24 200
| end Reg_32bit_7.Reg_1bit_12.inverter
| device Reg_32bit_7.Reg_1bit_12.nmos.1 390 260
n w[8] Reg_32bit_7.Reg_1bit_12.net_3 Reg_32bit_7.Reg_1bit_12.net_1 24 100
| device Reg_32bit_7.Reg_1bit_12.nmos.2 390 260
n w[8] Reg_32bit_7.Reg_1bit_12.net_3 Reg_32bit_7.Reg_1bit_12.net_1 24 100
| device Reg_32bit_7.Reg_1bit_12.nmos.3 390 260
n w[8] Reg_32bit_7.Reg_1bit_12.net_3 Reg_32bit_7.Reg_1bit_12.net_1 24 100
| device Reg_32bit_7.Reg_1bit_12.nmos.4 390 260
n w[8] Reg_32bit_7.Reg_1bit_12.net_3 Reg_32bit_7.Reg_1bit_12.net_1 24 100
| begin Reg_32bit_7.Reg_1bit_12.inverter_1 550 380
| device Reg_32bit_7.Reg_1bit_12.inverter_1.nmos.1 550 360
n Reg_32bit_7.Reg_1bit_12.net_1 gnd Reg_32bit_7.Reg_1bit_12.net_2 24 100
| device Reg_32bit_7.Reg_1bit_12.inverter_1.nmos.2 550 360
n Reg_32bit_7.Reg_1bit_12.net_1 gnd Reg_32bit_7.Reg_1bit_12.net_2 24 100
| device Reg_32bit_7.Reg_1bit_12.inverter_1.nmos.3 550 360
n Reg_32bit_7.Reg_1bit_12.net_1 gnd Reg_32bit_7.Reg_1bit_12.net_2 24 100
| device Reg_32bit_7.Reg_1bit_12.inverter_1.nmos.4 550 360
n Reg_32bit_7.Reg_1bit_12.net_1 gnd Reg_32bit_7.Reg_1bit_12.net_2 24 100
| device Reg_32bit_7.Reg_1bit_12.inverter_1.pmos.1 550 200
p Reg_32bit_7.Reg_1bit_12.net_1 vdd Reg_32bit_7.Reg_1bit_12.net_2 24 200
| device Reg_32bit_7.Reg_1bit_12.inverter_1.pmos.2 550 200
p Reg_32bit_7.Reg_1bit_12.net_1 vdd Reg_32bit_7.Reg_1bit_12.net_2 24 200
| device Reg_32bit_7.Reg_1bit_12.inverter_1.pmos.3 550 200
p Reg_32bit_7.Reg_1bit_12.net_1 vdd Reg_32bit_7.Reg_1bit_12.net_2 24 200
| device Reg_32bit_7.Reg_1bit_12.inverter_1.pmos.4 550 200
p Reg_32bit_7.Reg_1bit_12.net_1 vdd Reg_32bit_7.Reg_1bit_12.net_2 24 200
| end Reg_32bit_7.Reg_1bit_12.inverter_1
| begin Reg_32bit_7.Reg_1bit_12.inverter_2 290 260
| device Reg_32bit_7.Reg_1bit_12.inverter_2.nmos.1 550 360
n data[12] gnd Reg_32bit_7.Reg_1bit_12.net_3 24 100
| device Reg_32bit_7.Reg_1bit_12.inverter_2.nmos.2 550 360
n data[12] gnd Reg_32bit_7.Reg_1bit_12.net_3 24 100
| device Reg_32bit_7.Reg_1bit_12.inverter_2.nmos.3 550 360
n data[12] gnd Reg_32bit_7.Reg_1bit_12.net_3 24 100
| device Reg_32bit_7.Reg_1bit_12.inverter_2.nmos.4 550 360
n data[12] gnd Reg_32bit_7.Reg_1bit_12.net_3 24 100
| device Reg_32bit_7.Reg_1bit_12.inverter_2.pmos.1 550 200
p data[12] vdd Reg_32bit_7.Reg_1bit_12.net_3 24 200
| device Reg_32bit_7.Reg_1bit_12.inverter_2.pmos.2 550 200
p data[12] vdd Reg_32bit_7.Reg_1bit_12.net_3 24 200
| device Reg_32bit_7.Reg_1bit_12.inverter_2.pmos.3 550 200
p data[12] vdd Reg_32bit_7.Reg_1bit_12.net_3 24 200
| device Reg_32bit_7.Reg_1bit_12.inverter_2.pmos.4 550 200
p data[12] vdd Reg_32bit_7.Reg_1bit_12.net_3 24 200
| end Reg_32bit_7.Reg_1bit_12.inverter_2
| device Reg_32bit_7.Reg_1bit_12.nmos_1 730 230
n inR1[8] Reg_32bit_7.Reg_1bit_12.net_2 out1[12] 24 100
| device Reg_32bit_7.Reg_1bit_12.nmos_2 730 360
n inR2[8] Reg_32bit_7.Reg_1bit_12.net_2 out2[12] 24 100
| end Reg_32bit_7.Reg_1bit_12
| begin Reg_32bit_7.Reg_1bit_13 510 1800
| begin Reg_32bit_7.Reg_1bit_13.inverter 560 210
| device Reg_32bit_7.Reg_1bit_13.inverter.nmos 550 360
n Reg_32bit_7.Reg_1bit_13.net_2 gnd Reg_32bit_7.Reg_1bit_13.net_1 24 100
| device Reg_32bit_7.Reg_1bit_13.inverter.pmos 550 200
p Reg_32bit_7.Reg_1bit_13.net_2 vdd Reg_32bit_7.Reg_1bit_13.net_1 24 200
| end Reg_32bit_7.Reg_1bit_13.inverter
| device Reg_32bit_7.Reg_1bit_13.nmos.1 390 260
n w[8] Reg_32bit_7.Reg_1bit_13.net_3 Reg_32bit_7.Reg_1bit_13.net_1 24 100
| device Reg_32bit_7.Reg_1bit_13.nmos.2 390 260
n w[8] Reg_32bit_7.Reg_1bit_13.net_3 Reg_32bit_7.Reg_1bit_13.net_1 24 100
| device Reg_32bit_7.Reg_1bit_13.nmos.3 390 260
n w[8] Reg_32bit_7.Reg_1bit_13.net_3 Reg_32bit_7.Reg_1bit_13.net_1 24 100
| device Reg_32bit_7.Reg_1bit_13.nmos.4 390 260
n w[8] Reg_32bit_7.Reg_1bit_13.net_3 Reg_32bit_7.Reg_1bit_13.net_1 24 100
| begin Reg_32bit_7.Reg_1bit_13.inverter_1 550 380
| device Reg_32bit_7.Reg_1bit_13.inverter_1.nmos.1 550 360
n Reg_32bit_7.Reg_1bit_13.net_1 gnd Reg_32bit_7.Reg_1bit_13.net_2 24 100
| device Reg_32bit_7.Reg_1bit_13.inverter_1.nmos.2 550 360
n Reg_32bit_7.Reg_1bit_13.net_1 gnd Reg_32bit_7.Reg_1bit_13.net_2 24 100
| device Reg_32bit_7.Reg_1bit_13.inverter_1.nmos.3 550 360
n Reg_32bit_7.Reg_1bit_13.net_1 gnd Reg_32bit_7.Reg_1bit_13.net_2 24 100
| device Reg_32bit_7.Reg_1bit_13.inverter_1.nmos.4 550 360
n Reg_32bit_7.Reg_1bit_13.net_1 gnd Reg_32bit_7.Reg_1bit_13.net_2 24 100
| device Reg_32bit_7.Reg_1bit_13.inverter_1.pmos.1 550 200
p Reg_32bit_7.Reg_1bit_13.net_1 vdd Reg_32bit_7.Reg_1bit_13.net_2 24 200
| device Reg_32bit_7.Reg_1bit_13.inverter_1.pmos.2 550 200
p Reg_32bit_7.Reg_1bit_13.net_1 vdd Reg_32bit_7.Reg_1bit_13.net_2 24 200
| device Reg_32bit_7.Reg_1bit_13.inverter_1.pmos.3 550 200
p Reg_32bit_7.Reg_1bit_13.net_1 vdd Reg_32bit_7.Reg_1bit_13.net_2 24 200
| device Reg_32bit_7.Reg_1bit_13.inverter_1.pmos.4 550 200
p Reg_32bit_7.Reg_1bit_13.net_1 vdd Reg_32bit_7.Reg_1bit_13.net_2 24 200
| end Reg_32bit_7.Reg_1bit_13.inverter_1
| begin Reg_32bit_7.Reg_1bit_13.inverter_2 290 260
| device Reg_32bit_7.Reg_1bit_13.inverter_2.nmos.1 550 360
n data[13] gnd Reg_32bit_7.Reg_1bit_13.net_3 24 100
| device Reg_32bit_7.Reg_1bit_13.inverter_2.nmos.2 550 360
n data[13] gnd Reg_32bit_7.Reg_1bit_13.net_3 24 100
| device Reg_32bit_7.Reg_1bit_13.inverter_2.nmos.3 550 360
n data[13] gnd Reg_32bit_7.Reg_1bit_13.net_3 24 100
| device Reg_32bit_7.Reg_1bit_13.inverter_2.nmos.4 550 360
n data[13] gnd Reg_32bit_7.Reg_1bit_13.net_3 24 100
| device Reg_32bit_7.Reg_1bit_13.inverter_2.pmos.1 550 200
p data[13] vdd Reg_32bit_7.Reg_1bit_13.net_3 24 200
| device Reg_32bit_7.Reg_1bit_13.inverter_2.pmos.2 550 200
p data[13] vdd Reg_32bit_7.Reg_1bit_13.net_3 24 200
| device Reg_32bit_7.Reg_1bit_13.inverter_2.pmos.3 550 200
p data[13] vdd Reg_32bit_7.Reg_1bit_13.net_3 24 200
| device Reg_32bit_7.Reg_1bit_13.inverter_2.pmos.4 550 200
p data[13] vdd Reg_32bit_7.Reg_1bit_13.net_3 24 200
| end Reg_32bit_7.Reg_1bit_13.inverter_2
| device Reg_32bit_7.Reg_1bit_13.nmos_1 730 230
n inR1[8] Reg_32bit_7.Reg_1bit_13.net_2 out1[13] 24 100
| device Reg_32bit_7.Reg_1bit_13.nmos_2 730 360
n inR2[8] Reg_32bit_7.Reg_1bit_13.net_2 out2[13] 24 100
| end Reg_32bit_7.Reg_1bit_13
| begin Reg_32bit_7.Reg_1bit_14 510 1930
| begin Reg_32bit_7.Reg_1bit_14.inverter 560 210
| device Reg_32bit_7.Reg_1bit_14.inverter.nmos 550 360
n Reg_32bit_7.Reg_1bit_14.net_2 gnd Reg_32bit_7.Reg_1bit_14.net_1 24 100
| device Reg_32bit_7.Reg_1bit_14.inverter.pmos 550 200
p Reg_32bit_7.Reg_1bit_14.net_2 vdd Reg_32bit_7.Reg_1bit_14.net_1 24 200
| end Reg_32bit_7.Reg_1bit_14.inverter
| device Reg_32bit_7.Reg_1bit_14.nmos.1 390 260
n w[8] Reg_32bit_7.Reg_1bit_14.net_3 Reg_32bit_7.Reg_1bit_14.net_1 24 100
| device Reg_32bit_7.Reg_1bit_14.nmos.2 390 260
n w[8] Reg_32bit_7.Reg_1bit_14.net_3 Reg_32bit_7.Reg_1bit_14.net_1 24 100
| device Reg_32bit_7.Reg_1bit_14.nmos.3 390 260
n w[8] Reg_32bit_7.Reg_1bit_14.net_3 Reg_32bit_7.Reg_1bit_14.net_1 24 100
| device Reg_32bit_7.Reg_1bit_14.nmos.4 390 260
n w[8] Reg_32bit_7.Reg_1bit_14.net_3 Reg_32bit_7.Reg_1bit_14.net_1 24 100
| begin Reg_32bit_7.Reg_1bit_14.inverter_1 550 380
| device Reg_32bit_7.Reg_1bit_14.inverter_1.nmos.1 550 360
n Reg_32bit_7.Reg_1bit_14.net_1 gnd Reg_32bit_7.Reg_1bit_14.net_2 24 100
| device Reg_32bit_7.Reg_1bit_14.inverter_1.nmos.2 550 360
n Reg_32bit_7.Reg_1bit_14.net_1 gnd Reg_32bit_7.Reg_1bit_14.net_2 24 100
| device Reg_32bit_7.Reg_1bit_14.inverter_1.nmos.3 550 360
n Reg_32bit_7.Reg_1bit_14.net_1 gnd Reg_32bit_7.Reg_1bit_14.net_2 24 100
| device Reg_32bit_7.Reg_1bit_14.inverter_1.nmos.4 550 360
n Reg_32bit_7.Reg_1bit_14.net_1 gnd Reg_32bit_7.Reg_1bit_14.net_2 24 100
| device Reg_32bit_7.Reg_1bit_14.inverter_1.pmos.1 550 200
p Reg_32bit_7.Reg_1bit_14.net_1 vdd Reg_32bit_7.Reg_1bit_14.net_2 24 200
| device Reg_32bit_7.Reg_1bit_14.inverter_1.pmos.2 550 200
p Reg_32bit_7.Reg_1bit_14.net_1 vdd Reg_32bit_7.Reg_1bit_14.net_2 24 200
| device Reg_32bit_7.Reg_1bit_14.inverter_1.pmos.3 550 200
p Reg_32bit_7.Reg_1bit_14.net_1 vdd Reg_32bit_7.Reg_1bit_14.net_2 24 200
| device Reg_32bit_7.Reg_1bit_14.inverter_1.pmos.4 550 200
p Reg_32bit_7.Reg_1bit_14.net_1 vdd Reg_32bit_7.Reg_1bit_14.net_2 24 200
| end Reg_32bit_7.Reg_1bit_14.inverter_1
| begin Reg_32bit_7.Reg_1bit_14.inverter_2 290 260
| device Reg_32bit_7.Reg_1bit_14.inverter_2.nmos.1 550 360
n data[14] gnd Reg_32bit_7.Reg_1bit_14.net_3 24 100
| device Reg_32bit_7.Reg_1bit_14.inverter_2.nmos.2 550 360
n data[14] gnd Reg_32bit_7.Reg_1bit_14.net_3 24 100
| device Reg_32bit_7.Reg_1bit_14.inverter_2.nmos.3 550 360
n data[14] gnd Reg_32bit_7.Reg_1bit_14.net_3 24 100
| device Reg_32bit_7.Reg_1bit_14.inverter_2.nmos.4 550 360
n data[14] gnd Reg_32bit_7.Reg_1bit_14.net_3 24 100
| device Reg_32bit_7.Reg_1bit_14.inverter_2.pmos.1 550 200
p data[14] vdd Reg_32bit_7.Reg_1bit_14.net_3 24 200
| device Reg_32bit_7.Reg_1bit_14.inverter_2.pmos.2 550 200
p data[14] vdd Reg_32bit_7.Reg_1bit_14.net_3 24 200
| device Reg_32bit_7.Reg_1bit_14.inverter_2.pmos.3 550 200
p data[14] vdd Reg_32bit_7.Reg_1bit_14.net_3 24 200
| device Reg_32bit_7.Reg_1bit_14.inverter_2.pmos.4 550 200
p data[14] vdd Reg_32bit_7.Reg_1bit_14.net_3 24 200
| end Reg_32bit_7.Reg_1bit_14.inverter_2
| device Reg_32bit_7.Reg_1bit_14.nmos_1 730 230
n inR1[8] Reg_32bit_7.Reg_1bit_14.net_2 out1[14] 24 100
| device Reg_32bit_7.Reg_1bit_14.nmos_2 730 360
n inR2[8] Reg_32bit_7.Reg_1bit_14.net_2 out2[14] 24 100
| end Reg_32bit_7.Reg_1bit_14
| begin Reg_32bit_7.Reg_1bit_15 510 2060
| begin Reg_32bit_7.Reg_1bit_15.inverter 560 210
| device Reg_32bit_7.Reg_1bit_15.inverter.nmos 550 360
n Reg_32bit_7.Reg_1bit_15.net_2 gnd Reg_32bit_7.Reg_1bit_15.net_1 24 100
| device Reg_32bit_7.Reg_1bit_15.inverter.pmos 550 200
p Reg_32bit_7.Reg_1bit_15.net_2 vdd Reg_32bit_7.Reg_1bit_15.net_1 24 200
| end Reg_32bit_7.Reg_1bit_15.inverter
| device Reg_32bit_7.Reg_1bit_15.nmos.1 390 260
n w[8] Reg_32bit_7.Reg_1bit_15.net_3 Reg_32bit_7.Reg_1bit_15.net_1 24 100
| device Reg_32bit_7.Reg_1bit_15.nmos.2 390 260
n w[8] Reg_32bit_7.Reg_1bit_15.net_3 Reg_32bit_7.Reg_1bit_15.net_1 24 100
| device Reg_32bit_7.Reg_1bit_15.nmos.3 390 260
n w[8] Reg_32bit_7.Reg_1bit_15.net_3 Reg_32bit_7.Reg_1bit_15.net_1 24 100
| device Reg_32bit_7.Reg_1bit_15.nmos.4 390 260
n w[8] Reg_32bit_7.Reg_1bit_15.net_3 Reg_32bit_7.Reg_1bit_15.net_1 24 100
| begin Reg_32bit_7.Reg_1bit_15.inverter_1 550 380
| device Reg_32bit_7.Reg_1bit_15.inverter_1.nmos.1 550 360
n Reg_32bit_7.Reg_1bit_15.net_1 gnd Reg_32bit_7.Reg_1bit_15.net_2 24 100
| device Reg_32bit_7.Reg_1bit_15.inverter_1.nmos.2 550 360
n Reg_32bit_7.Reg_1bit_15.net_1 gnd Reg_32bit_7.Reg_1bit_15.net_2 24 100
| device Reg_32bit_7.Reg_1bit_15.inverter_1.nmos.3 550 360
n Reg_32bit_7.Reg_1bit_15.net_1 gnd Reg_32bit_7.Reg_1bit_15.net_2 24 100
| device Reg_32bit_7.Reg_1bit_15.inverter_1.nmos.4 550 360
n Reg_32bit_7.Reg_1bit_15.net_1 gnd Reg_32bit_7.Reg_1bit_15.net_2 24 100
| device Reg_32bit_7.Reg_1bit_15.inverter_1.pmos.1 550 200
p Reg_32bit_7.Reg_1bit_15.net_1 vdd Reg_32bit_7.Reg_1bit_15.net_2 24 200
| device Reg_32bit_7.Reg_1bit_15.inverter_1.pmos.2 550 200
p Reg_32bit_7.Reg_1bit_15.net_1 vdd Reg_32bit_7.Reg_1bit_15.net_2 24 200
| device Reg_32bit_7.Reg_1bit_15.inverter_1.pmos.3 550 200
p Reg_32bit_7.Reg_1bit_15.net_1 vdd Reg_32bit_7.Reg_1bit_15.net_2 24 200
| device Reg_32bit_7.Reg_1bit_15.inverter_1.pmos.4 550 200
p Reg_32bit_7.Reg_1bit_15.net_1 vdd Reg_32bit_7.Reg_1bit_15.net_2 24 200
| end Reg_32bit_7.Reg_1bit_15.inverter_1
| begin Reg_32bit_7.Reg_1bit_15.inverter_2 290 260
| device Reg_32bit_7.Reg_1bit_15.inverter_2.nmos.1 550 360
n data[15] gnd Reg_32bit_7.Reg_1bit_15.net_3 24 100
| device Reg_32bit_7.Reg_1bit_15.inverter_2.nmos.2 550 360
n data[15] gnd Reg_32bit_7.Reg_1bit_15.net_3 24 100
| device Reg_32bit_7.Reg_1bit_15.inverter_2.nmos.3 550 360
n data[15] gnd Reg_32bit_7.Reg_1bit_15.net_3 24 100
| device Reg_32bit_7.Reg_1bit_15.inverter_2.nmos.4 550 360
n data[15] gnd Reg_32bit_7.Reg_1bit_15.net_3 24 100
| device Reg_32bit_7.Reg_1bit_15.inverter_2.pmos.1 550 200
p data[15] vdd Reg_32bit_7.Reg_1bit_15.net_3 24 200
| device Reg_32bit_7.Reg_1bit_15.inverter_2.pmos.2 550 200
p data[15] vdd Reg_32bit_7.Reg_1bit_15.net_3 24 200
| device Reg_32bit_7.Reg_1bit_15.inverter_2.pmos.3 550 200
p data[15] vdd Reg_32bit_7.Reg_1bit_15.net_3 24 200
| device Reg_32bit_7.Reg_1bit_15.inverter_2.pmos.4 550 200
p data[15] vdd Reg_32bit_7.Reg_1bit_15.net_3 24 200
| end Reg_32bit_7.Reg_1bit_15.inverter_2
| device Reg_32bit_7.Reg_1bit_15.nmos_1 730 230
n inR1[8] Reg_32bit_7.Reg_1bit_15.net_2 out1[15] 24 100
| device Reg_32bit_7.Reg_1bit_15.nmos_2 730 360
n inR2[8] Reg_32bit_7.Reg_1bit_15.net_2 out2[15] 24 100
| end Reg_32bit_7.Reg_1bit_15
| begin Reg_32bit_7.Reg_1bit_16 510 2200
| begin Reg_32bit_7.Reg_1bit_16.inverter 560 210
| device Reg_32bit_7.Reg_1bit_16.inverter.nmos 550 360
n Reg_32bit_7.Reg_1bit_16.net_2 gnd Reg_32bit_7.Reg_1bit_16.net_1 24 100
| device Reg_32bit_7.Reg_1bit_16.inverter.pmos 550 200
p Reg_32bit_7.Reg_1bit_16.net_2 vdd Reg_32bit_7.Reg_1bit_16.net_1 24 200
| end Reg_32bit_7.Reg_1bit_16.inverter
| device Reg_32bit_7.Reg_1bit_16.nmos.1 390 260
n w[8] Reg_32bit_7.Reg_1bit_16.net_3 Reg_32bit_7.Reg_1bit_16.net_1 24 100
| device Reg_32bit_7.Reg_1bit_16.nmos.2 390 260
n w[8] Reg_32bit_7.Reg_1bit_16.net_3 Reg_32bit_7.Reg_1bit_16.net_1 24 100
| device Reg_32bit_7.Reg_1bit_16.nmos.3 390 260
n w[8] Reg_32bit_7.Reg_1bit_16.net_3 Reg_32bit_7.Reg_1bit_16.net_1 24 100
| device Reg_32bit_7.Reg_1bit_16.nmos.4 390 260
n w[8] Reg_32bit_7.Reg_1bit_16.net_3 Reg_32bit_7.Reg_1bit_16.net_1 24 100
| begin Reg_32bit_7.Reg_1bit_16.inverter_1 550 380
| device Reg_32bit_7.Reg_1bit_16.inverter_1.nmos.1 550 360
n Reg_32bit_7.Reg_1bit_16.net_1 gnd Reg_32bit_7.Reg_1bit_16.net_2 24 100
| device Reg_32bit_7.Reg_1bit_16.inverter_1.nmos.2 550 360
n Reg_32bit_7.Reg_1bit_16.net_1 gnd Reg_32bit_7.Reg_1bit_16.net_2 24 100
| device Reg_32bit_7.Reg_1bit_16.inverter_1.nmos.3 550 360
n Reg_32bit_7.Reg_1bit_16.net_1 gnd Reg_32bit_7.Reg_1bit_16.net_2 24 100
| device Reg_32bit_7.Reg_1bit_16.inverter_1.nmos.4 550 360
n Reg_32bit_7.Reg_1bit_16.net_1 gnd Reg_32bit_7.Reg_1bit_16.net_2 24 100
| device Reg_32bit_7.Reg_1bit_16.inverter_1.pmos.1 550 200
p Reg_32bit_7.Reg_1bit_16.net_1 vdd Reg_32bit_7.Reg_1bit_16.net_2 24 200
| device Reg_32bit_7.Reg_1bit_16.inverter_1.pmos.2 550 200
p Reg_32bit_7.Reg_1bit_16.net_1 vdd Reg_32bit_7.Reg_1bit_16.net_2 24 200
| device Reg_32bit_7.Reg_1bit_16.inverter_1.pmos.3 550 200
p Reg_32bit_7.Reg_1bit_16.net_1 vdd Reg_32bit_7.Reg_1bit_16.net_2 24 200
| device Reg_32bit_7.Reg_1bit_16.inverter_1.pmos.4 550 200
p Reg_32bit_7.Reg_1bit_16.net_1 vdd Reg_32bit_7.Reg_1bit_16.net_2 24 200
| end Reg_32bit_7.Reg_1bit_16.inverter_1
| begin Reg_32bit_7.Reg_1bit_16.inverter_2 290 260
| device Reg_32bit_7.Reg_1bit_16.inverter_2.nmos.1 550 360
n data[16] gnd Reg_32bit_7.Reg_1bit_16.net_3 24 100
| device Reg_32bit_7.Reg_1bit_16.inverter_2.nmos.2 550 360
n data[16] gnd Reg_32bit_7.Reg_1bit_16.net_3 24 100
| device Reg_32bit_7.Reg_1bit_16.inverter_2.nmos.3 550 360
n data[16] gnd Reg_32bit_7.Reg_1bit_16.net_3 24 100
| device Reg_32bit_7.Reg_1bit_16.inverter_2.nmos.4 550 360
n data[16] gnd Reg_32bit_7.Reg_1bit_16.net_3 24 100
| device Reg_32bit_7.Reg_1bit_16.inverter_2.pmos.1 550 200
p data[16] vdd Reg_32bit_7.Reg_1bit_16.net_3 24 200
| device Reg_32bit_7.Reg_1bit_16.inverter_2.pmos.2 550 200
p data[16] vdd Reg_32bit_7.Reg_1bit_16.net_3 24 200
| device Reg_32bit_7.Reg_1bit_16.inverter_2.pmos.3 550 200
p data[16] vdd Reg_32bit_7.Reg_1bit_16.net_3 24 200
| device Reg_32bit_7.Reg_1bit_16.inverter_2.pmos.4 550 200
p data[16] vdd Reg_32bit_7.Reg_1bit_16.net_3 24 200
| end Reg_32bit_7.Reg_1bit_16.inverter_2
| device Reg_32bit_7.Reg_1bit_16.nmos_1 730 230
n inR1[8] Reg_32bit_7.Reg_1bit_16.net_2 out1[16] 24 100
| device Reg_32bit_7.Reg_1bit_16.nmos_2 730 360
n inR2[8] Reg_32bit_7.Reg_1bit_16.net_2 out2[16] 24 100
| end Reg_32bit_7.Reg_1bit_16
| begin Reg_32bit_7.Reg_1bit_17 510 2330
| begin Reg_32bit_7.Reg_1bit_17.inverter 560 210
| device Reg_32bit_7.Reg_1bit_17.inverter.nmos 550 360
n Reg_32bit_7.Reg_1bit_17.net_2 gnd Reg_32bit_7.Reg_1bit_17.net_1 24 100
| device Reg_32bit_7.Reg_1bit_17.inverter.pmos 550 200
p Reg_32bit_7.Reg_1bit_17.net_2 vdd Reg_32bit_7.Reg_1bit_17.net_1 24 200
| end Reg_32bit_7.Reg_1bit_17.inverter
| device Reg_32bit_7.Reg_1bit_17.nmos.1 390 260
n w[8] Reg_32bit_7.Reg_1bit_17.net_3 Reg_32bit_7.Reg_1bit_17.net_1 24 100
| device Reg_32bit_7.Reg_1bit_17.nmos.2 390 260
n w[8] Reg_32bit_7.Reg_1bit_17.net_3 Reg_32bit_7.Reg_1bit_17.net_1 24 100
| device Reg_32bit_7.Reg_1bit_17.nmos.3 390 260
n w[8] Reg_32bit_7.Reg_1bit_17.net_3 Reg_32bit_7.Reg_1bit_17.net_1 24 100
| device Reg_32bit_7.Reg_1bit_17.nmos.4 390 260
n w[8] Reg_32bit_7.Reg_1bit_17.net_3 Reg_32bit_7.Reg_1bit_17.net_1 24 100
| begin Reg_32bit_7.Reg_1bit_17.inverter_1 550 380
| device Reg_32bit_7.Reg_1bit_17.inverter_1.nmos.1 550 360
n Reg_32bit_7.Reg_1bit_17.net_1 gnd Reg_32bit_7.Reg_1bit_17.net_2 24 100
| device Reg_32bit_7.Reg_1bit_17.inverter_1.nmos.2 550 360
n Reg_32bit_7.Reg_1bit_17.net_1 gnd Reg_32bit_7.Reg_1bit_17.net_2 24 100
| device Reg_32bit_7.Reg_1bit_17.inverter_1.nmos.3 550 360
n Reg_32bit_7.Reg_1bit_17.net_1 gnd Reg_32bit_7.Reg_1bit_17.net_2 24 100
| device Reg_32bit_7.Reg_1bit_17.inverter_1.nmos.4 550 360
n Reg_32bit_7.Reg_1bit_17.net_1 gnd Reg_32bit_7.Reg_1bit_17.net_2 24 100
| device Reg_32bit_7.Reg_1bit_17.inverter_1.pmos.1 550 200
p Reg_32bit_7.Reg_1bit_17.net_1 vdd Reg_32bit_7.Reg_1bit_17.net_2 24 200
| device Reg_32bit_7.Reg_1bit_17.inverter_1.pmos.2 550 200
p Reg_32bit_7.Reg_1bit_17.net_1 vdd Reg_32bit_7.Reg_1bit_17.net_2 24 200
| device Reg_32bit_7.Reg_1bit_17.inverter_1.pmos.3 550 200
p Reg_32bit_7.Reg_1bit_17.net_1 vdd Reg_32bit_7.Reg_1bit_17.net_2 24 200
| device Reg_32bit_7.Reg_1bit_17.inverter_1.pmos.4 550 200
p Reg_32bit_7.Reg_1bit_17.net_1 vdd Reg_32bit_7.Reg_1bit_17.net_2 24 200
| end Reg_32bit_7.Reg_1bit_17.inverter_1
| begin Reg_32bit_7.Reg_1bit_17.inverter_2 290 260
| device Reg_32bit_7.Reg_1bit_17.inverter_2.nmos.1 550 360
n data[17] gnd Reg_32bit_7.Reg_1bit_17.net_3 24 100
| device Reg_32bit_7.Reg_1bit_17.inverter_2.nmos.2 550 360
n data[17] gnd Reg_32bit_7.Reg_1bit_17.net_3 24 100
| device Reg_32bit_7.Reg_1bit_17.inverter_2.nmos.3 550 360
n data[17] gnd Reg_32bit_7.Reg_1bit_17.net_3 24 100
| device Reg_32bit_7.Reg_1bit_17.inverter_2.nmos.4 550 360
n data[17] gnd Reg_32bit_7.Reg_1bit_17.net_3 24 100
| device Reg_32bit_7.Reg_1bit_17.inverter_2.pmos.1 550 200
p data[17] vdd Reg_32bit_7.Reg_1bit_17.net_3 24 200
| device Reg_32bit_7.Reg_1bit_17.inverter_2.pmos.2 550 200
p data[17] vdd Reg_32bit_7.Reg_1bit_17.net_3 24 200
| device Reg_32bit_7.Reg_1bit_17.inverter_2.pmos.3 550 200
p data[17] vdd Reg_32bit_7.Reg_1bit_17.net_3 24 200
| device Reg_32bit_7.Reg_1bit_17.inverter_2.pmos.4 550 200
p data[17] vdd Reg_32bit_7.Reg_1bit_17.net_3 24 200
| end Reg_32bit_7.Reg_1bit_17.inverter_2
| device Reg_32bit_7.Reg_1bit_17.nmos_1 730 230
n inR1[8] Reg_32bit_7.Reg_1bit_17.net_2 out1[17] 24 100
| device Reg_32bit_7.Reg_1bit_17.nmos_2 730 360
n inR2[8] Reg_32bit_7.Reg_1bit_17.net_2 out2[17] 24 100
| end Reg_32bit_7.Reg_1bit_17
| begin Reg_32bit_7.Reg_1bit_18 510 2460
| begin Reg_32bit_7.Reg_1bit_18.inverter 560 210
| device Reg_32bit_7.Reg_1bit_18.inverter.nmos 550 360
n Reg_32bit_7.Reg_1bit_18.net_2 gnd Reg_32bit_7.Reg_1bit_18.net_1 24 100
| device Reg_32bit_7.Reg_1bit_18.inverter.pmos 550 200
p Reg_32bit_7.Reg_1bit_18.net_2 vdd Reg_32bit_7.Reg_1bit_18.net_1 24 200
| end Reg_32bit_7.Reg_1bit_18.inverter
| device Reg_32bit_7.Reg_1bit_18.nmos.1 390 260
n w[8] Reg_32bit_7.Reg_1bit_18.net_3 Reg_32bit_7.Reg_1bit_18.net_1 24 100
| device Reg_32bit_7.Reg_1bit_18.nmos.2 390 260
n w[8] Reg_32bit_7.Reg_1bit_18.net_3 Reg_32bit_7.Reg_1bit_18.net_1 24 100
| device Reg_32bit_7.Reg_1bit_18.nmos.3 390 260
n w[8] Reg_32bit_7.Reg_1bit_18.net_3 Reg_32bit_7.Reg_1bit_18.net_1 24 100
| device Reg_32bit_7.Reg_1bit_18.nmos.4 390 260
n w[8] Reg_32bit_7.Reg_1bit_18.net_3 Reg_32bit_7.Reg_1bit_18.net_1 24 100
| begin Reg_32bit_7.Reg_1bit_18.inverter_1 550 380
| device Reg_32bit_7.Reg_1bit_18.inverter_1.nmos.1 550 360
n Reg_32bit_7.Reg_1bit_18.net_1 gnd Reg_32bit_7.Reg_1bit_18.net_2 24 100
| device Reg_32bit_7.Reg_1bit_18.inverter_1.nmos.2 550 360
n Reg_32bit_7.Reg_1bit_18.net_1 gnd Reg_32bit_7.Reg_1bit_18.net_2 24 100
| device Reg_32bit_7.Reg_1bit_18.inverter_1.nmos.3 550 360
n Reg_32bit_7.Reg_1bit_18.net_1 gnd Reg_32bit_7.Reg_1bit_18.net_2 24 100
| device Reg_32bit_7.Reg_1bit_18.inverter_1.nmos.4 550 360
n Reg_32bit_7.Reg_1bit_18.net_1 gnd Reg_32bit_7.Reg_1bit_18.net_2 24 100
| device Reg_32bit_7.Reg_1bit_18.inverter_1.pmos.1 550 200
p Reg_32bit_7.Reg_1bit_18.net_1 vdd Reg_32bit_7.Reg_1bit_18.net_2 24 200
| device Reg_32bit_7.Reg_1bit_18.inverter_1.pmos.2 550 200
p Reg_32bit_7.Reg_1bit_18.net_1 vdd Reg_32bit_7.Reg_1bit_18.net_2 24 200
| device Reg_32bit_7.Reg_1bit_18.inverter_1.pmos.3 550 200
p Reg_32bit_7.Reg_1bit_18.net_1 vdd Reg_32bit_7.Reg_1bit_18.net_2 24 200
| device Reg_32bit_7.Reg_1bit_18.inverter_1.pmos.4 550 200
p Reg_32bit_7.Reg_1bit_18.net_1 vdd Reg_32bit_7.Reg_1bit_18.net_2 24 200
| end Reg_32bit_7.Reg_1bit_18.inverter_1
| begin Reg_32bit_7.Reg_1bit_18.inverter_2 290 260
| device Reg_32bit_7.Reg_1bit_18.inverter_2.nmos.1 550 360
n data[18] gnd Reg_32bit_7.Reg_1bit_18.net_3 24 100
| device Reg_32bit_7.Reg_1bit_18.inverter_2.nmos.2 550 360
n data[18] gnd Reg_32bit_7.Reg_1bit_18.net_3 24 100
| device Reg_32bit_7.Reg_1bit_18.inverter_2.nmos.3 550 360
n data[18] gnd Reg_32bit_7.Reg_1bit_18.net_3 24 100
| device Reg_32bit_7.Reg_1bit_18.inverter_2.nmos.4 550 360
n data[18] gnd Reg_32bit_7.Reg_1bit_18.net_3 24 100
| device Reg_32bit_7.Reg_1bit_18.inverter_2.pmos.1 550 200
p data[18] vdd Reg_32bit_7.Reg_1bit_18.net_3 24 200
| device Reg_32bit_7.Reg_1bit_18.inverter_2.pmos.2 550 200
p data[18] vdd Reg_32bit_7.Reg_1bit_18.net_3 24 200
| device Reg_32bit_7.Reg_1bit_18.inverter_2.pmos.3 550 200
p data[18] vdd Reg_32bit_7.Reg_1bit_18.net_3 24 200
| device Reg_32bit_7.Reg_1bit_18.inverter_2.pmos.4 550 200
p data[18] vdd Reg_32bit_7.Reg_1bit_18.net_3 24 200
| end Reg_32bit_7.Reg_1bit_18.inverter_2
| device Reg_32bit_7.Reg_1bit_18.nmos_1 730 230
n inR1[8] Reg_32bit_7.Reg_1bit_18.net_2 out1[18] 24 100
| device Reg_32bit_7.Reg_1bit_18.nmos_2 730 360
n inR2[8] Reg_32bit_7.Reg_1bit_18.net_2 out2[18] 24 100
| end Reg_32bit_7.Reg_1bit_18
| begin Reg_32bit_7.Reg_1bit_19 510 2590
| begin Reg_32bit_7.Reg_1bit_19.inverter 560 210
| device Reg_32bit_7.Reg_1bit_19.inverter.nmos 550 360
n Reg_32bit_7.Reg_1bit_19.net_2 gnd Reg_32bit_7.Reg_1bit_19.net_1 24 100
| device Reg_32bit_7.Reg_1bit_19.inverter.pmos 550 200
p Reg_32bit_7.Reg_1bit_19.net_2 vdd Reg_32bit_7.Reg_1bit_19.net_1 24 200
| end Reg_32bit_7.Reg_1bit_19.inverter
| device Reg_32bit_7.Reg_1bit_19.nmos.1 390 260
n w[8] Reg_32bit_7.Reg_1bit_19.net_3 Reg_32bit_7.Reg_1bit_19.net_1 24 100
| device Reg_32bit_7.Reg_1bit_19.nmos.2 390 260
n w[8] Reg_32bit_7.Reg_1bit_19.net_3 Reg_32bit_7.Reg_1bit_19.net_1 24 100
| device Reg_32bit_7.Reg_1bit_19.nmos.3 390 260
n w[8] Reg_32bit_7.Reg_1bit_19.net_3 Reg_32bit_7.Reg_1bit_19.net_1 24 100
| device Reg_32bit_7.Reg_1bit_19.nmos.4 390 260
n w[8] Reg_32bit_7.Reg_1bit_19.net_3 Reg_32bit_7.Reg_1bit_19.net_1 24 100
| begin Reg_32bit_7.Reg_1bit_19.inverter_1 550 380
| device Reg_32bit_7.Reg_1bit_19.inverter_1.nmos.1 550 360
n Reg_32bit_7.Reg_1bit_19.net_1 gnd Reg_32bit_7.Reg_1bit_19.net_2 24 100
| device Reg_32bit_7.Reg_1bit_19.inverter_1.nmos.2 550 360
n Reg_32bit_7.Reg_1bit_19.net_1 gnd Reg_32bit_7.Reg_1bit_19.net_2 24 100
| device Reg_32bit_7.Reg_1bit_19.inverter_1.nmos.3 550 360
n Reg_32bit_7.Reg_1bit_19.net_1 gnd Reg_32bit_7.Reg_1bit_19.net_2 24 100
| device Reg_32bit_7.Reg_1bit_19.inverter_1.nmos.4 550 360
n Reg_32bit_7.Reg_1bit_19.net_1 gnd Reg_32bit_7.Reg_1bit_19.net_2 24 100
| device Reg_32bit_7.Reg_1bit_19.inverter_1.pmos.1 550 200
p Reg_32bit_7.Reg_1bit_19.net_1 vdd Reg_32bit_7.Reg_1bit_19.net_2 24 200
| device Reg_32bit_7.Reg_1bit_19.inverter_1.pmos.2 550 200
p Reg_32bit_7.Reg_1bit_19.net_1 vdd Reg_32bit_7.Reg_1bit_19.net_2 24 200
| device Reg_32bit_7.Reg_1bit_19.inverter_1.pmos.3 550 200
p Reg_32bit_7.Reg_1bit_19.net_1 vdd Reg_32bit_7.Reg_1bit_19.net_2 24 200
| device Reg_32bit_7.Reg_1bit_19.inverter_1.pmos.4 550 200
p Reg_32bit_7.Reg_1bit_19.net_1 vdd Reg_32bit_7.Reg_1bit_19.net_2 24 200
| end Reg_32bit_7.Reg_1bit_19.inverter_1
| begin Reg_32bit_7.Reg_1bit_19.inverter_2 290 260
| device Reg_32bit_7.Reg_1bit_19.inverter_2.nmos.1 550 360
n data[19] gnd Reg_32bit_7.Reg_1bit_19.net_3 24 100
| device Reg_32bit_7.Reg_1bit_19.inverter_2.nmos.2 550 360
n data[19] gnd Reg_32bit_7.Reg_1bit_19.net_3 24 100
| device Reg_32bit_7.Reg_1bit_19.inverter_2.nmos.3 550 360
n data[19] gnd Reg_32bit_7.Reg_1bit_19.net_3 24 100
| device Reg_32bit_7.Reg_1bit_19.inverter_2.nmos.4 550 360
n data[19] gnd Reg_32bit_7.Reg_1bit_19.net_3 24 100
| device Reg_32bit_7.Reg_1bit_19.inverter_2.pmos.1 550 200
p data[19] vdd Reg_32bit_7.Reg_1bit_19.net_3 24 200
| device Reg_32bit_7.Reg_1bit_19.inverter_2.pmos.2 550 200
p data[19] vdd Reg_32bit_7.Reg_1bit_19.net_3 24 200
| device Reg_32bit_7.Reg_1bit_19.inverter_2.pmos.3 550 200
p data[19] vdd Reg_32bit_7.Reg_1bit_19.net_3 24 200
| device Reg_32bit_7.Reg_1bit_19.inverter_2.pmos.4 550 200
p data[19] vdd Reg_32bit_7.Reg_1bit_19.net_3 24 200
| end Reg_32bit_7.Reg_1bit_19.inverter_2
| device Reg_32bit_7.Reg_1bit_19.nmos_1 730 230
n inR1[8] Reg_32bit_7.Reg_1bit_19.net_2 out1[19] 24 100
| device Reg_32bit_7.Reg_1bit_19.nmos_2 730 360
n inR2[8] Reg_32bit_7.Reg_1bit_19.net_2 out2[19] 24 100
| end Reg_32bit_7.Reg_1bit_19
| begin Reg_32bit_7.Reg_1bit_20 510 2720
| begin Reg_32bit_7.Reg_1bit_20.inverter 560 210
| device Reg_32bit_7.Reg_1bit_20.inverter.nmos 550 360
n Reg_32bit_7.Reg_1bit_20.net_2 gnd Reg_32bit_7.Reg_1bit_20.net_1 24 100
| device Reg_32bit_7.Reg_1bit_20.inverter.pmos 550 200
p Reg_32bit_7.Reg_1bit_20.net_2 vdd Reg_32bit_7.Reg_1bit_20.net_1 24 200
| end Reg_32bit_7.Reg_1bit_20.inverter
| device Reg_32bit_7.Reg_1bit_20.nmos.1 390 260
n w[8] Reg_32bit_7.Reg_1bit_20.net_3 Reg_32bit_7.Reg_1bit_20.net_1 24 100
| device Reg_32bit_7.Reg_1bit_20.nmos.2 390 260
n w[8] Reg_32bit_7.Reg_1bit_20.net_3 Reg_32bit_7.Reg_1bit_20.net_1 24 100
| device Reg_32bit_7.Reg_1bit_20.nmos.3 390 260
n w[8] Reg_32bit_7.Reg_1bit_20.net_3 Reg_32bit_7.Reg_1bit_20.net_1 24 100
| device Reg_32bit_7.Reg_1bit_20.nmos.4 390 260
n w[8] Reg_32bit_7.Reg_1bit_20.net_3 Reg_32bit_7.Reg_1bit_20.net_1 24 100
| begin Reg_32bit_7.Reg_1bit_20.inverter_1 550 380
| device Reg_32bit_7.Reg_1bit_20.inverter_1.nmos.1 550 360
n Reg_32bit_7.Reg_1bit_20.net_1 gnd Reg_32bit_7.Reg_1bit_20.net_2 24 100
| device Reg_32bit_7.Reg_1bit_20.inverter_1.nmos.2 550 360
n Reg_32bit_7.Reg_1bit_20.net_1 gnd Reg_32bit_7.Reg_1bit_20.net_2 24 100
| device Reg_32bit_7.Reg_1bit_20.inverter_1.nmos.3 550 360
n Reg_32bit_7.Reg_1bit_20.net_1 gnd Reg_32bit_7.Reg_1bit_20.net_2 24 100
| device Reg_32bit_7.Reg_1bit_20.inverter_1.nmos.4 550 360
n Reg_32bit_7.Reg_1bit_20.net_1 gnd Reg_32bit_7.Reg_1bit_20.net_2 24 100
| device Reg_32bit_7.Reg_1bit_20.inverter_1.pmos.1 550 200
p Reg_32bit_7.Reg_1bit_20.net_1 vdd Reg_32bit_7.Reg_1bit_20.net_2 24 200
| device Reg_32bit_7.Reg_1bit_20.inverter_1.pmos.2 550 200
p Reg_32bit_7.Reg_1bit_20.net_1 vdd Reg_32bit_7.Reg_1bit_20.net_2 24 200
| device Reg_32bit_7.Reg_1bit_20.inverter_1.pmos.3 550 200
p Reg_32bit_7.Reg_1bit_20.net_1 vdd Reg_32bit_7.Reg_1bit_20.net_2 24 200
| device Reg_32bit_7.Reg_1bit_20.inverter_1.pmos.4 550 200
p Reg_32bit_7.Reg_1bit_20.net_1 vdd Reg_32bit_7.Reg_1bit_20.net_2 24 200
| end Reg_32bit_7.Reg_1bit_20.inverter_1
| begin Reg_32bit_7.Reg_1bit_20.inverter_2 290 260
| device Reg_32bit_7.Reg_1bit_20.inverter_2.nmos.1 550 360
n data[20] gnd Reg_32bit_7.Reg_1bit_20.net_3 24 100
| device Reg_32bit_7.Reg_1bit_20.inverter_2.nmos.2 550 360
n data[20] gnd Reg_32bit_7.Reg_1bit_20.net_3 24 100
| device Reg_32bit_7.Reg_1bit_20.inverter_2.nmos.3 550 360
n data[20] gnd Reg_32bit_7.Reg_1bit_20.net_3 24 100
| device Reg_32bit_7.Reg_1bit_20.inverter_2.nmos.4 550 360
n data[20] gnd Reg_32bit_7.Reg_1bit_20.net_3 24 100
| device Reg_32bit_7.Reg_1bit_20.inverter_2.pmos.1 550 200
p data[20] vdd Reg_32bit_7.Reg_1bit_20.net_3 24 200
| device Reg_32bit_7.Reg_1bit_20.inverter_2.pmos.2 550 200
p data[20] vdd Reg_32bit_7.Reg_1bit_20.net_3 24 200
| device Reg_32bit_7.Reg_1bit_20.inverter_2.pmos.3 550 200
p data[20] vdd Reg_32bit_7.Reg_1bit_20.net_3 24 200
| device Reg_32bit_7.Reg_1bit_20.inverter_2.pmos.4 550 200
p data[20] vdd Reg_32bit_7.Reg_1bit_20.net_3 24 200
| end Reg_32bit_7.Reg_1bit_20.inverter_2
| device Reg_32bit_7.Reg_1bit_20.nmos_1 730 230
n inR1[8] Reg_32bit_7.Reg_1bit_20.net_2 out1[20] 24 100
| device Reg_32bit_7.Reg_1bit_20.nmos_2 730 360
n inR2[8] Reg_32bit_7.Reg_1bit_20.net_2 out2[20] 24 100
| end Reg_32bit_7.Reg_1bit_20
| begin Reg_32bit_7.Reg_1bit_21 510 2850
| begin Reg_32bit_7.Reg_1bit_21.inverter 560 210
| device Reg_32bit_7.Reg_1bit_21.inverter.nmos 550 360
n Reg_32bit_7.Reg_1bit_21.net_2 gnd Reg_32bit_7.Reg_1bit_21.net_1 24 100
| device Reg_32bit_7.Reg_1bit_21.inverter.pmos 550 200
p Reg_32bit_7.Reg_1bit_21.net_2 vdd Reg_32bit_7.Reg_1bit_21.net_1 24 200
| end Reg_32bit_7.Reg_1bit_21.inverter
| device Reg_32bit_7.Reg_1bit_21.nmos.1 390 260
n w[8] Reg_32bit_7.Reg_1bit_21.net_3 Reg_32bit_7.Reg_1bit_21.net_1 24 100
| device Reg_32bit_7.Reg_1bit_21.nmos.2 390 260
n w[8] Reg_32bit_7.Reg_1bit_21.net_3 Reg_32bit_7.Reg_1bit_21.net_1 24 100
| device Reg_32bit_7.Reg_1bit_21.nmos.3 390 260
n w[8] Reg_32bit_7.Reg_1bit_21.net_3 Reg_32bit_7.Reg_1bit_21.net_1 24 100
| device Reg_32bit_7.Reg_1bit_21.nmos.4 390 260
n w[8] Reg_32bit_7.Reg_1bit_21.net_3 Reg_32bit_7.Reg_1bit_21.net_1 24 100
| begin Reg_32bit_7.Reg_1bit_21.inverter_1 550 380
| device Reg_32bit_7.Reg_1bit_21.inverter_1.nmos.1 550 360
n Reg_32bit_7.Reg_1bit_21.net_1 gnd Reg_32bit_7.Reg_1bit_21.net_2 24 100
| device Reg_32bit_7.Reg_1bit_21.inverter_1.nmos.2 550 360
n Reg_32bit_7.Reg_1bit_21.net_1 gnd Reg_32bit_7.Reg_1bit_21.net_2 24 100
| device Reg_32bit_7.Reg_1bit_21.inverter_1.nmos.3 550 360
n Reg_32bit_7.Reg_1bit_21.net_1 gnd Reg_32bit_7.Reg_1bit_21.net_2 24 100
| device Reg_32bit_7.Reg_1bit_21.inverter_1.nmos.4 550 360
n Reg_32bit_7.Reg_1bit_21.net_1 gnd Reg_32bit_7.Reg_1bit_21.net_2 24 100
| device Reg_32bit_7.Reg_1bit_21.inverter_1.pmos.1 550 200
p Reg_32bit_7.Reg_1bit_21.net_1 vdd Reg_32bit_7.Reg_1bit_21.net_2 24 200
| device Reg_32bit_7.Reg_1bit_21.inverter_1.pmos.2 550 200
p Reg_32bit_7.Reg_1bit_21.net_1 vdd Reg_32bit_7.Reg_1bit_21.net_2 24 200
| device Reg_32bit_7.Reg_1bit_21.inverter_1.pmos.3 550 200
p Reg_32bit_7.Reg_1bit_21.net_1 vdd Reg_32bit_7.Reg_1bit_21.net_2 24 200
| device Reg_32bit_7.Reg_1bit_21.inverter_1.pmos.4 550 200
p Reg_32bit_7.Reg_1bit_21.net_1 vdd Reg_32bit_7.Reg_1bit_21.net_2 24 200
| end Reg_32bit_7.Reg_1bit_21.inverter_1
| begin Reg_32bit_7.Reg_1bit_21.inverter_2 290 260
| device Reg_32bit_7.Reg_1bit_21.inverter_2.nmos.1 550 360
n data[21] gnd Reg_32bit_7.Reg_1bit_21.net_3 24 100
| device Reg_32bit_7.Reg_1bit_21.inverter_2.nmos.2 550 360
n data[21] gnd Reg_32bit_7.Reg_1bit_21.net_3 24 100
| device Reg_32bit_7.Reg_1bit_21.inverter_2.nmos.3 550 360
n data[21] gnd Reg_32bit_7.Reg_1bit_21.net_3 24 100
| device Reg_32bit_7.Reg_1bit_21.inverter_2.nmos.4 550 360
n data[21] gnd Reg_32bit_7.Reg_1bit_21.net_3 24 100
| device Reg_32bit_7.Reg_1bit_21.inverter_2.pmos.1 550 200
p data[21] vdd Reg_32bit_7.Reg_1bit_21.net_3 24 200
| device Reg_32bit_7.Reg_1bit_21.inverter_2.pmos.2 550 200
p data[21] vdd Reg_32bit_7.Reg_1bit_21.net_3 24 200
| device Reg_32bit_7.Reg_1bit_21.inverter_2.pmos.3 550 200
p data[21] vdd Reg_32bit_7.Reg_1bit_21.net_3 24 200
| device Reg_32bit_7.Reg_1bit_21.inverter_2.pmos.4 550 200
p data[21] vdd Reg_32bit_7.Reg_1bit_21.net_3 24 200
| end Reg_32bit_7.Reg_1bit_21.inverter_2
| device Reg_32bit_7.Reg_1bit_21.nmos_1 730 230
n inR1[8] Reg_32bit_7.Reg_1bit_21.net_2 out1[21] 24 100
| device Reg_32bit_7.Reg_1bit_21.nmos_2 730 360
n inR2[8] Reg_32bit_7.Reg_1bit_21.net_2 out2[21] 24 100
| end Reg_32bit_7.Reg_1bit_21
| begin Reg_32bit_7.Reg_1bit_22 510 2980
| begin Reg_32bit_7.Reg_1bit_22.inverter 560 210
| device Reg_32bit_7.Reg_1bit_22.inverter.nmos 550 360
n Reg_32bit_7.Reg_1bit_22.net_2 gnd Reg_32bit_7.Reg_1bit_22.net_1 24 100
| device Reg_32bit_7.Reg_1bit_22.inverter.pmos 550 200
p Reg_32bit_7.Reg_1bit_22.net_2 vdd Reg_32bit_7.Reg_1bit_22.net_1 24 200
| end Reg_32bit_7.Reg_1bit_22.inverter
| device Reg_32bit_7.Reg_1bit_22.nmos.1 390 260
n w[8] Reg_32bit_7.Reg_1bit_22.net_3 Reg_32bit_7.Reg_1bit_22.net_1 24 100
| device Reg_32bit_7.Reg_1bit_22.nmos.2 390 260
n w[8] Reg_32bit_7.Reg_1bit_22.net_3 Reg_32bit_7.Reg_1bit_22.net_1 24 100
| device Reg_32bit_7.Reg_1bit_22.nmos.3 390 260
n w[8] Reg_32bit_7.Reg_1bit_22.net_3 Reg_32bit_7.Reg_1bit_22.net_1 24 100
| device Reg_32bit_7.Reg_1bit_22.nmos.4 390 260
n w[8] Reg_32bit_7.Reg_1bit_22.net_3 Reg_32bit_7.Reg_1bit_22.net_1 24 100
| begin Reg_32bit_7.Reg_1bit_22.inverter_1 550 380
| device Reg_32bit_7.Reg_1bit_22.inverter_1.nmos.1 550 360
n Reg_32bit_7.Reg_1bit_22.net_1 gnd Reg_32bit_7.Reg_1bit_22.net_2 24 100
| device Reg_32bit_7.Reg_1bit_22.inverter_1.nmos.2 550 360
n Reg_32bit_7.Reg_1bit_22.net_1 gnd Reg_32bit_7.Reg_1bit_22.net_2 24 100
| device Reg_32bit_7.Reg_1bit_22.inverter_1.nmos.3 550 360
n Reg_32bit_7.Reg_1bit_22.net_1 gnd Reg_32bit_7.Reg_1bit_22.net_2 24 100
| device Reg_32bit_7.Reg_1bit_22.inverter_1.nmos.4 550 360
n Reg_32bit_7.Reg_1bit_22.net_1 gnd Reg_32bit_7.Reg_1bit_22.net_2 24 100
| device Reg_32bit_7.Reg_1bit_22.inverter_1.pmos.1 550 200
p Reg_32bit_7.Reg_1bit_22.net_1 vdd Reg_32bit_7.Reg_1bit_22.net_2 24 200
| device Reg_32bit_7.Reg_1bit_22.inverter_1.pmos.2 550 200
p Reg_32bit_7.Reg_1bit_22.net_1 vdd Reg_32bit_7.Reg_1bit_22.net_2 24 200
| device Reg_32bit_7.Reg_1bit_22.inverter_1.pmos.3 550 200
p Reg_32bit_7.Reg_1bit_22.net_1 vdd Reg_32bit_7.Reg_1bit_22.net_2 24 200
| device Reg_32bit_7.Reg_1bit_22.inverter_1.pmos.4 550 200
p Reg_32bit_7.Reg_1bit_22.net_1 vdd Reg_32bit_7.Reg_1bit_22.net_2 24 200
| end Reg_32bit_7.Reg_1bit_22.inverter_1
| begin Reg_32bit_7.Reg_1bit_22.inverter_2 290 260
| device Reg_32bit_7.Reg_1bit_22.inverter_2.nmos.1 550 360
n data[22] gnd Reg_32bit_7.Reg_1bit_22.net_3 24 100
| device Reg_32bit_7.Reg_1bit_22.inverter_2.nmos.2 550 360
n data[22] gnd Reg_32bit_7.Reg_1bit_22.net_3 24 100
| device Reg_32bit_7.Reg_1bit_22.inverter_2.nmos.3 550 360
n data[22] gnd Reg_32bit_7.Reg_1bit_22.net_3 24 100
| device Reg_32bit_7.Reg_1bit_22.inverter_2.nmos.4 550 360
n data[22] gnd Reg_32bit_7.Reg_1bit_22.net_3 24 100
| device Reg_32bit_7.Reg_1bit_22.inverter_2.pmos.1 550 200
p data[22] vdd Reg_32bit_7.Reg_1bit_22.net_3 24 200
| device Reg_32bit_7.Reg_1bit_22.inverter_2.pmos.2 550 200
p data[22] vdd Reg_32bit_7.Reg_1bit_22.net_3 24 200
| device Reg_32bit_7.Reg_1bit_22.inverter_2.pmos.3 550 200
p data[22] vdd Reg_32bit_7.Reg_1bit_22.net_3 24 200
| device Reg_32bit_7.Reg_1bit_22.inverter_2.pmos.4 550 200
p data[22] vdd Reg_32bit_7.Reg_1bit_22.net_3 24 200
| end Reg_32bit_7.Reg_1bit_22.inverter_2
| device Reg_32bit_7.Reg_1bit_22.nmos_1 730 230
n inR1[8] Reg_32bit_7.Reg_1bit_22.net_2 out1[22] 24 100
| device Reg_32bit_7.Reg_1bit_22.nmos_2 730 360
n inR2[8] Reg_32bit_7.Reg_1bit_22.net_2 out2[22] 24 100
| end Reg_32bit_7.Reg_1bit_22
| begin Reg_32bit_7.Reg_1bit_23 510 3110
| begin Reg_32bit_7.Reg_1bit_23.inverter 560 210
| device Reg_32bit_7.Reg_1bit_23.inverter.nmos 550 360
n Reg_32bit_7.Reg_1bit_23.net_2 gnd Reg_32bit_7.Reg_1bit_23.net_1 24 100
| device Reg_32bit_7.Reg_1bit_23.inverter.pmos 550 200
p Reg_32bit_7.Reg_1bit_23.net_2 vdd Reg_32bit_7.Reg_1bit_23.net_1 24 200
| end Reg_32bit_7.Reg_1bit_23.inverter
| device Reg_32bit_7.Reg_1bit_23.nmos.1 390 260
n w[8] Reg_32bit_7.Reg_1bit_23.net_3 Reg_32bit_7.Reg_1bit_23.net_1 24 100
| device Reg_32bit_7.Reg_1bit_23.nmos.2 390 260
n w[8] Reg_32bit_7.Reg_1bit_23.net_3 Reg_32bit_7.Reg_1bit_23.net_1 24 100
| device Reg_32bit_7.Reg_1bit_23.nmos.3 390 260
n w[8] Reg_32bit_7.Reg_1bit_23.net_3 Reg_32bit_7.Reg_1bit_23.net_1 24 100
| device Reg_32bit_7.Reg_1bit_23.nmos.4 390 260
n w[8] Reg_32bit_7.Reg_1bit_23.net_3 Reg_32bit_7.Reg_1bit_23.net_1 24 100
| begin Reg_32bit_7.Reg_1bit_23.inverter_1 550 380
| device Reg_32bit_7.Reg_1bit_23.inverter_1.nmos.1 550 360
n Reg_32bit_7.Reg_1bit_23.net_1 gnd Reg_32bit_7.Reg_1bit_23.net_2 24 100
| device Reg_32bit_7.Reg_1bit_23.inverter_1.nmos.2 550 360
n Reg_32bit_7.Reg_1bit_23.net_1 gnd Reg_32bit_7.Reg_1bit_23.net_2 24 100
| device Reg_32bit_7.Reg_1bit_23.inverter_1.nmos.3 550 360
n Reg_32bit_7.Reg_1bit_23.net_1 gnd Reg_32bit_7.Reg_1bit_23.net_2 24 100
| device Reg_32bit_7.Reg_1bit_23.inverter_1.nmos.4 550 360
n Reg_32bit_7.Reg_1bit_23.net_1 gnd Reg_32bit_7.Reg_1bit_23.net_2 24 100
| device Reg_32bit_7.Reg_1bit_23.inverter_1.pmos.1 550 200
p Reg_32bit_7.Reg_1bit_23.net_1 vdd Reg_32bit_7.Reg_1bit_23.net_2 24 200
| device Reg_32bit_7.Reg_1bit_23.inverter_1.pmos.2 550 200
p Reg_32bit_7.Reg_1bit_23.net_1 vdd Reg_32bit_7.Reg_1bit_23.net_2 24 200
| device Reg_32bit_7.Reg_1bit_23.inverter_1.pmos.3 550 200
p Reg_32bit_7.Reg_1bit_23.net_1 vdd Reg_32bit_7.Reg_1bit_23.net_2 24 200
| device Reg_32bit_7.Reg_1bit_23.inverter_1.pmos.4 550 200
p Reg_32bit_7.Reg_1bit_23.net_1 vdd Reg_32bit_7.Reg_1bit_23.net_2 24 200
| end Reg_32bit_7.Reg_1bit_23.inverter_1
| begin Reg_32bit_7.Reg_1bit_23.inverter_2 290 260
| device Reg_32bit_7.Reg_1bit_23.inverter_2.nmos.1 550 360
n data[23] gnd Reg_32bit_7.Reg_1bit_23.net_3 24 100
| device Reg_32bit_7.Reg_1bit_23.inverter_2.nmos.2 550 360
n data[23] gnd Reg_32bit_7.Reg_1bit_23.net_3 24 100
| device Reg_32bit_7.Reg_1bit_23.inverter_2.nmos.3 550 360
n data[23] gnd Reg_32bit_7.Reg_1bit_23.net_3 24 100
| device Reg_32bit_7.Reg_1bit_23.inverter_2.nmos.4 550 360
n data[23] gnd Reg_32bit_7.Reg_1bit_23.net_3 24 100
| device Reg_32bit_7.Reg_1bit_23.inverter_2.pmos.1 550 200
p data[23] vdd Reg_32bit_7.Reg_1bit_23.net_3 24 200
| device Reg_32bit_7.Reg_1bit_23.inverter_2.pmos.2 550 200
p data[23] vdd Reg_32bit_7.Reg_1bit_23.net_3 24 200
| device Reg_32bit_7.Reg_1bit_23.inverter_2.pmos.3 550 200
p data[23] vdd Reg_32bit_7.Reg_1bit_23.net_3 24 200
| device Reg_32bit_7.Reg_1bit_23.inverter_2.pmos.4 550 200
p data[23] vdd Reg_32bit_7.Reg_1bit_23.net_3 24 200
| end Reg_32bit_7.Reg_1bit_23.inverter_2
| device Reg_32bit_7.Reg_1bit_23.nmos_1 730 230
n inR1[8] Reg_32bit_7.Reg_1bit_23.net_2 out1[23] 24 100
| device Reg_32bit_7.Reg_1bit_23.nmos_2 730 360
n inR2[8] Reg_32bit_7.Reg_1bit_23.net_2 out2[23] 24 100
| end Reg_32bit_7.Reg_1bit_23
| begin Reg_32bit_7.Reg_1bit_24 510 3250
| begin Reg_32bit_7.Reg_1bit_24.inverter 560 210
| device Reg_32bit_7.Reg_1bit_24.inverter.nmos 550 360
n Reg_32bit_7.Reg_1bit_24.net_2 gnd Reg_32bit_7.Reg_1bit_24.net_1 24 100
| device Reg_32bit_7.Reg_1bit_24.inverter.pmos 550 200
p Reg_32bit_7.Reg_1bit_24.net_2 vdd Reg_32bit_7.Reg_1bit_24.net_1 24 200
| end Reg_32bit_7.Reg_1bit_24.inverter
| device Reg_32bit_7.Reg_1bit_24.nmos.1 390 260
n w[8] Reg_32bit_7.Reg_1bit_24.net_3 Reg_32bit_7.Reg_1bit_24.net_1 24 100
| device Reg_32bit_7.Reg_1bit_24.nmos.2 390 260
n w[8] Reg_32bit_7.Reg_1bit_24.net_3 Reg_32bit_7.Reg_1bit_24.net_1 24 100
| device Reg_32bit_7.Reg_1bit_24.nmos.3 390 260
n w[8] Reg_32bit_7.Reg_1bit_24.net_3 Reg_32bit_7.Reg_1bit_24.net_1 24 100
| device Reg_32bit_7.Reg_1bit_24.nmos.4 390 260
n w[8] Reg_32bit_7.Reg_1bit_24.net_3 Reg_32bit_7.Reg_1bit_24.net_1 24 100
| begin Reg_32bit_7.Reg_1bit_24.inverter_1 550 380
| device Reg_32bit_7.Reg_1bit_24.inverter_1.nmos.1 550 360
n Reg_32bit_7.Reg_1bit_24.net_1 gnd Reg_32bit_7.Reg_1bit_24.net_2 24 100
| device Reg_32bit_7.Reg_1bit_24.inverter_1.nmos.2 550 360
n Reg_32bit_7.Reg_1bit_24.net_1 gnd Reg_32bit_7.Reg_1bit_24.net_2 24 100
| device Reg_32bit_7.Reg_1bit_24.inverter_1.nmos.3 550 360
n Reg_32bit_7.Reg_1bit_24.net_1 gnd Reg_32bit_7.Reg_1bit_24.net_2 24 100
| device Reg_32bit_7.Reg_1bit_24.inverter_1.nmos.4 550 360
n Reg_32bit_7.Reg_1bit_24.net_1 gnd Reg_32bit_7.Reg_1bit_24.net_2 24 100
| device Reg_32bit_7.Reg_1bit_24.inverter_1.pmos.1 550 200
p Reg_32bit_7.Reg_1bit_24.net_1 vdd Reg_32bit_7.Reg_1bit_24.net_2 24 200
| device Reg_32bit_7.Reg_1bit_24.inverter_1.pmos.2 550 200
p Reg_32bit_7.Reg_1bit_24.net_1 vdd Reg_32bit_7.Reg_1bit_24.net_2 24 200
| device Reg_32bit_7.Reg_1bit_24.inverter_1.pmos.3 550 200
p Reg_32bit_7.Reg_1bit_24.net_1 vdd Reg_32bit_7.Reg_1bit_24.net_2 24 200
| device Reg_32bit_7.Reg_1bit_24.inverter_1.pmos.4 550 200
p Reg_32bit_7.Reg_1bit_24.net_1 vdd Reg_32bit_7.Reg_1bit_24.net_2 24 200
| end Reg_32bit_7.Reg_1bit_24.inverter_1
| begin Reg_32bit_7.Reg_1bit_24.inverter_2 290 260
| device Reg_32bit_7.Reg_1bit_24.inverter_2.nmos.1 550 360
n data[24] gnd Reg_32bit_7.Reg_1bit_24.net_3 24 100
| device Reg_32bit_7.Reg_1bit_24.inverter_2.nmos.2 550 360
n data[24] gnd Reg_32bit_7.Reg_1bit_24.net_3 24 100
| device Reg_32bit_7.Reg_1bit_24.inverter_2.nmos.3 550 360
n data[24] gnd Reg_32bit_7.Reg_1bit_24.net_3 24 100
| device Reg_32bit_7.Reg_1bit_24.inverter_2.nmos.4 550 360
n data[24] gnd Reg_32bit_7.Reg_1bit_24.net_3 24 100
| device Reg_32bit_7.Reg_1bit_24.inverter_2.pmos.1 550 200
p data[24] vdd Reg_32bit_7.Reg_1bit_24.net_3 24 200
| device Reg_32bit_7.Reg_1bit_24.inverter_2.pmos.2 550 200
p data[24] vdd Reg_32bit_7.Reg_1bit_24.net_3 24 200
| device Reg_32bit_7.Reg_1bit_24.inverter_2.pmos.3 550 200
p data[24] vdd Reg_32bit_7.Reg_1bit_24.net_3 24 200
| device Reg_32bit_7.Reg_1bit_24.inverter_2.pmos.4 550 200
p data[24] vdd Reg_32bit_7.Reg_1bit_24.net_3 24 200
| end Reg_32bit_7.Reg_1bit_24.inverter_2
| device Reg_32bit_7.Reg_1bit_24.nmos_1 730 230
n inR1[8] Reg_32bit_7.Reg_1bit_24.net_2 out1[24] 24 100
| device Reg_32bit_7.Reg_1bit_24.nmos_2 730 360
n inR2[8] Reg_32bit_7.Reg_1bit_24.net_2 out2[24] 24 100
| end Reg_32bit_7.Reg_1bit_24
| begin Reg_32bit_7.Reg_1bit_25 510 3380
| begin Reg_32bit_7.Reg_1bit_25.inverter 560 210
| device Reg_32bit_7.Reg_1bit_25.inverter.nmos 550 360
n Reg_32bit_7.Reg_1bit_25.net_2 gnd Reg_32bit_7.Reg_1bit_25.net_1 24 100
| device Reg_32bit_7.Reg_1bit_25.inverter.pmos 550 200
p Reg_32bit_7.Reg_1bit_25.net_2 vdd Reg_32bit_7.Reg_1bit_25.net_1 24 200
| end Reg_32bit_7.Reg_1bit_25.inverter
| device Reg_32bit_7.Reg_1bit_25.nmos.1 390 260
n w[8] Reg_32bit_7.Reg_1bit_25.net_3 Reg_32bit_7.Reg_1bit_25.net_1 24 100
| device Reg_32bit_7.Reg_1bit_25.nmos.2 390 260
n w[8] Reg_32bit_7.Reg_1bit_25.net_3 Reg_32bit_7.Reg_1bit_25.net_1 24 100
| device Reg_32bit_7.Reg_1bit_25.nmos.3 390 260
n w[8] Reg_32bit_7.Reg_1bit_25.net_3 Reg_32bit_7.Reg_1bit_25.net_1 24 100
| device Reg_32bit_7.Reg_1bit_25.nmos.4 390 260
n w[8] Reg_32bit_7.Reg_1bit_25.net_3 Reg_32bit_7.Reg_1bit_25.net_1 24 100
| begin Reg_32bit_7.Reg_1bit_25.inverter_1 550 380
| device Reg_32bit_7.Reg_1bit_25.inverter_1.nmos.1 550 360
n Reg_32bit_7.Reg_1bit_25.net_1 gnd Reg_32bit_7.Reg_1bit_25.net_2 24 100
| device Reg_32bit_7.Reg_1bit_25.inverter_1.nmos.2 550 360
n Reg_32bit_7.Reg_1bit_25.net_1 gnd Reg_32bit_7.Reg_1bit_25.net_2 24 100
| device Reg_32bit_7.Reg_1bit_25.inverter_1.nmos.3 550 360
n Reg_32bit_7.Reg_1bit_25.net_1 gnd Reg_32bit_7.Reg_1bit_25.net_2 24 100
| device Reg_32bit_7.Reg_1bit_25.inverter_1.nmos.4 550 360
n Reg_32bit_7.Reg_1bit_25.net_1 gnd Reg_32bit_7.Reg_1bit_25.net_2 24 100
| device Reg_32bit_7.Reg_1bit_25.inverter_1.pmos.1 550 200
p Reg_32bit_7.Reg_1bit_25.net_1 vdd Reg_32bit_7.Reg_1bit_25.net_2 24 200
| device Reg_32bit_7.Reg_1bit_25.inverter_1.pmos.2 550 200
p Reg_32bit_7.Reg_1bit_25.net_1 vdd Reg_32bit_7.Reg_1bit_25.net_2 24 200
| device Reg_32bit_7.Reg_1bit_25.inverter_1.pmos.3 550 200
p Reg_32bit_7.Reg_1bit_25.net_1 vdd Reg_32bit_7.Reg_1bit_25.net_2 24 200
| device Reg_32bit_7.Reg_1bit_25.inverter_1.pmos.4 550 200
p Reg_32bit_7.Reg_1bit_25.net_1 vdd Reg_32bit_7.Reg_1bit_25.net_2 24 200
| end Reg_32bit_7.Reg_1bit_25.inverter_1
| begin Reg_32bit_7.Reg_1bit_25.inverter_2 290 260
| device Reg_32bit_7.Reg_1bit_25.inverter_2.nmos.1 550 360
n data[25] gnd Reg_32bit_7.Reg_1bit_25.net_3 24 100
| device Reg_32bit_7.Reg_1bit_25.inverter_2.nmos.2 550 360
n data[25] gnd Reg_32bit_7.Reg_1bit_25.net_3 24 100
| device Reg_32bit_7.Reg_1bit_25.inverter_2.nmos.3 550 360
n data[25] gnd Reg_32bit_7.Reg_1bit_25.net_3 24 100
| device Reg_32bit_7.Reg_1bit_25.inverter_2.nmos.4 550 360
n data[25] gnd Reg_32bit_7.Reg_1bit_25.net_3 24 100
| device Reg_32bit_7.Reg_1bit_25.inverter_2.pmos.1 550 200
p data[25] vdd Reg_32bit_7.Reg_1bit_25.net_3 24 200
| device Reg_32bit_7.Reg_1bit_25.inverter_2.pmos.2 550 200
p data[25] vdd Reg_32bit_7.Reg_1bit_25.net_3 24 200
| device Reg_32bit_7.Reg_1bit_25.inverter_2.pmos.3 550 200
p data[25] vdd Reg_32bit_7.Reg_1bit_25.net_3 24 200
| device Reg_32bit_7.Reg_1bit_25.inverter_2.pmos.4 550 200
p data[25] vdd Reg_32bit_7.Reg_1bit_25.net_3 24 200
| end Reg_32bit_7.Reg_1bit_25.inverter_2
| device Reg_32bit_7.Reg_1bit_25.nmos_1 730 230
n inR1[8] Reg_32bit_7.Reg_1bit_25.net_2 out1[25] 24 100
| device Reg_32bit_7.Reg_1bit_25.nmos_2 730 360
n inR2[8] Reg_32bit_7.Reg_1bit_25.net_2 out2[25] 24 100
| end Reg_32bit_7.Reg_1bit_25
| begin Reg_32bit_7.Reg_1bit_26 510 3510
| begin Reg_32bit_7.Reg_1bit_26.inverter 560 210
| device Reg_32bit_7.Reg_1bit_26.inverter.nmos 550 360
n Reg_32bit_7.Reg_1bit_26.net_2 gnd Reg_32bit_7.Reg_1bit_26.net_1 24 100
| device Reg_32bit_7.Reg_1bit_26.inverter.pmos 550 200
p Reg_32bit_7.Reg_1bit_26.net_2 vdd Reg_32bit_7.Reg_1bit_26.net_1 24 200
| end Reg_32bit_7.Reg_1bit_26.inverter
| device Reg_32bit_7.Reg_1bit_26.nmos.1 390 260
n w[8] Reg_32bit_7.Reg_1bit_26.net_3 Reg_32bit_7.Reg_1bit_26.net_1 24 100
| device Reg_32bit_7.Reg_1bit_26.nmos.2 390 260
n w[8] Reg_32bit_7.Reg_1bit_26.net_3 Reg_32bit_7.Reg_1bit_26.net_1 24 100
| device Reg_32bit_7.Reg_1bit_26.nmos.3 390 260
n w[8] Reg_32bit_7.Reg_1bit_26.net_3 Reg_32bit_7.Reg_1bit_26.net_1 24 100
| device Reg_32bit_7.Reg_1bit_26.nmos.4 390 260
n w[8] Reg_32bit_7.Reg_1bit_26.net_3 Reg_32bit_7.Reg_1bit_26.net_1 24 100
| begin Reg_32bit_7.Reg_1bit_26.inverter_1 550 380
| device Reg_32bit_7.Reg_1bit_26.inverter_1.nmos.1 550 360
n Reg_32bit_7.Reg_1bit_26.net_1 gnd Reg_32bit_7.Reg_1bit_26.net_2 24 100
| device Reg_32bit_7.Reg_1bit_26.inverter_1.nmos.2 550 360
n Reg_32bit_7.Reg_1bit_26.net_1 gnd Reg_32bit_7.Reg_1bit_26.net_2 24 100
| device Reg_32bit_7.Reg_1bit_26.inverter_1.nmos.3 550 360
n Reg_32bit_7.Reg_1bit_26.net_1 gnd Reg_32bit_7.Reg_1bit_26.net_2 24 100
| device Reg_32bit_7.Reg_1bit_26.inverter_1.nmos.4 550 360
n Reg_32bit_7.Reg_1bit_26.net_1 gnd Reg_32bit_7.Reg_1bit_26.net_2 24 100
| device Reg_32bit_7.Reg_1bit_26.inverter_1.pmos.1 550 200
p Reg_32bit_7.Reg_1bit_26.net_1 vdd Reg_32bit_7.Reg_1bit_26.net_2 24 200
| device Reg_32bit_7.Reg_1bit_26.inverter_1.pmos.2 550 200
p Reg_32bit_7.Reg_1bit_26.net_1 vdd Reg_32bit_7.Reg_1bit_26.net_2 24 200
| device Reg_32bit_7.Reg_1bit_26.inverter_1.pmos.3 550 200
p Reg_32bit_7.Reg_1bit_26.net_1 vdd Reg_32bit_7.Reg_1bit_26.net_2 24 200
| device Reg_32bit_7.Reg_1bit_26.inverter_1.pmos.4 550 200
p Reg_32bit_7.Reg_1bit_26.net_1 vdd Reg_32bit_7.Reg_1bit_26.net_2 24 200
| end Reg_32bit_7.Reg_1bit_26.inverter_1
| begin Reg_32bit_7.Reg_1bit_26.inverter_2 290 260
| device Reg_32bit_7.Reg_1bit_26.inverter_2.nmos.1 550 360
n data[26] gnd Reg_32bit_7.Reg_1bit_26.net_3 24 100
| device Reg_32bit_7.Reg_1bit_26.inverter_2.nmos.2 550 360
n data[26] gnd Reg_32bit_7.Reg_1bit_26.net_3 24 100
| device Reg_32bit_7.Reg_1bit_26.inverter_2.nmos.3 550 360
n data[26] gnd Reg_32bit_7.Reg_1bit_26.net_3 24 100
| device Reg_32bit_7.Reg_1bit_26.inverter_2.nmos.4 550 360
n data[26] gnd Reg_32bit_7.Reg_1bit_26.net_3 24 100
| device Reg_32bit_7.Reg_1bit_26.inverter_2.pmos.1 550 200
p data[26] vdd Reg_32bit_7.Reg_1bit_26.net_3 24 200
| device Reg_32bit_7.Reg_1bit_26.inverter_2.pmos.2 550 200
p data[26] vdd Reg_32bit_7.Reg_1bit_26.net_3 24 200
| device Reg_32bit_7.Reg_1bit_26.inverter_2.pmos.3 550 200
p data[26] vdd Reg_32bit_7.Reg_1bit_26.net_3 24 200
| device Reg_32bit_7.Reg_1bit_26.inverter_2.pmos.4 550 200
p data[26] vdd Reg_32bit_7.Reg_1bit_26.net_3 24 200
| end Reg_32bit_7.Reg_1bit_26.inverter_2
| device Reg_32bit_7.Reg_1bit_26.nmos_1 730 230
n inR1[8] Reg_32bit_7.Reg_1bit_26.net_2 out1[26] 24 100
| device Reg_32bit_7.Reg_1bit_26.nmos_2 730 360
n inR2[8] Reg_32bit_7.Reg_1bit_26.net_2 out2[26] 24 100
| end Reg_32bit_7.Reg_1bit_26
| begin Reg_32bit_7.Reg_1bit_27 510 3640
| begin Reg_32bit_7.Reg_1bit_27.inverter 560 210
| device Reg_32bit_7.Reg_1bit_27.inverter.nmos 550 360
n Reg_32bit_7.Reg_1bit_27.net_2 gnd Reg_32bit_7.Reg_1bit_27.net_1 24 100
| device Reg_32bit_7.Reg_1bit_27.inverter.pmos 550 200
p Reg_32bit_7.Reg_1bit_27.net_2 vdd Reg_32bit_7.Reg_1bit_27.net_1 24 200
| end Reg_32bit_7.Reg_1bit_27.inverter
| device Reg_32bit_7.Reg_1bit_27.nmos.1 390 260
n w[8] Reg_32bit_7.Reg_1bit_27.net_3 Reg_32bit_7.Reg_1bit_27.net_1 24 100
| device Reg_32bit_7.Reg_1bit_27.nmos.2 390 260
n w[8] Reg_32bit_7.Reg_1bit_27.net_3 Reg_32bit_7.Reg_1bit_27.net_1 24 100
| device Reg_32bit_7.Reg_1bit_27.nmos.3 390 260
n w[8] Reg_32bit_7.Reg_1bit_27.net_3 Reg_32bit_7.Reg_1bit_27.net_1 24 100
| device Reg_32bit_7.Reg_1bit_27.nmos.4 390 260
n w[8] Reg_32bit_7.Reg_1bit_27.net_3 Reg_32bit_7.Reg_1bit_27.net_1 24 100
| begin Reg_32bit_7.Reg_1bit_27.inverter_1 550 380
| device Reg_32bit_7.Reg_1bit_27.inverter_1.nmos.1 550 360
n Reg_32bit_7.Reg_1bit_27.net_1 gnd Reg_32bit_7.Reg_1bit_27.net_2 24 100
| device Reg_32bit_7.Reg_1bit_27.inverter_1.nmos.2 550 360
n Reg_32bit_7.Reg_1bit_27.net_1 gnd Reg_32bit_7.Reg_1bit_27.net_2 24 100
| device Reg_32bit_7.Reg_1bit_27.inverter_1.nmos.3 550 360
n Reg_32bit_7.Reg_1bit_27.net_1 gnd Reg_32bit_7.Reg_1bit_27.net_2 24 100
| device Reg_32bit_7.Reg_1bit_27.inverter_1.nmos.4 550 360
n Reg_32bit_7.Reg_1bit_27.net_1 gnd Reg_32bit_7.Reg_1bit_27.net_2 24 100
| device Reg_32bit_7.Reg_1bit_27.inverter_1.pmos.1 550 200
p Reg_32bit_7.Reg_1bit_27.net_1 vdd Reg_32bit_7.Reg_1bit_27.net_2 24 200
| device Reg_32bit_7.Reg_1bit_27.inverter_1.pmos.2 550 200
p Reg_32bit_7.Reg_1bit_27.net_1 vdd Reg_32bit_7.Reg_1bit_27.net_2 24 200
| device Reg_32bit_7.Reg_1bit_27.inverter_1.pmos.3 550 200
p Reg_32bit_7.Reg_1bit_27.net_1 vdd Reg_32bit_7.Reg_1bit_27.net_2 24 200
| device Reg_32bit_7.Reg_1bit_27.inverter_1.pmos.4 550 200
p Reg_32bit_7.Reg_1bit_27.net_1 vdd Reg_32bit_7.Reg_1bit_27.net_2 24 200
| end Reg_32bit_7.Reg_1bit_27.inverter_1
| begin Reg_32bit_7.Reg_1bit_27.inverter_2 290 260
| device Reg_32bit_7.Reg_1bit_27.inverter_2.nmos.1 550 360
n data[27] gnd Reg_32bit_7.Reg_1bit_27.net_3 24 100
| device Reg_32bit_7.Reg_1bit_27.inverter_2.nmos.2 550 360
n data[27] gnd Reg_32bit_7.Reg_1bit_27.net_3 24 100
| device Reg_32bit_7.Reg_1bit_27.inverter_2.nmos.3 550 360
n data[27] gnd Reg_32bit_7.Reg_1bit_27.net_3 24 100
| device Reg_32bit_7.Reg_1bit_27.inverter_2.nmos.4 550 360
n data[27] gnd Reg_32bit_7.Reg_1bit_27.net_3 24 100
| device Reg_32bit_7.Reg_1bit_27.inverter_2.pmos.1 550 200
p data[27] vdd Reg_32bit_7.Reg_1bit_27.net_3 24 200
| device Reg_32bit_7.Reg_1bit_27.inverter_2.pmos.2 550 200
p data[27] vdd Reg_32bit_7.Reg_1bit_27.net_3 24 200
| device Reg_32bit_7.Reg_1bit_27.inverter_2.pmos.3 550 200
p data[27] vdd Reg_32bit_7.Reg_1bit_27.net_3 24 200
| device Reg_32bit_7.Reg_1bit_27.inverter_2.pmos.4 550 200
p data[27] vdd Reg_32bit_7.Reg_1bit_27.net_3 24 200
| end Reg_32bit_7.Reg_1bit_27.inverter_2
| device Reg_32bit_7.Reg_1bit_27.nmos_1 730 230
n inR1[8] Reg_32bit_7.Reg_1bit_27.net_2 out1[27] 24 100
| device Reg_32bit_7.Reg_1bit_27.nmos_2 730 360
n inR2[8] Reg_32bit_7.Reg_1bit_27.net_2 out2[27] 24 100
| end Reg_32bit_7.Reg_1bit_27
| begin Reg_32bit_7.Reg_1bit_28 510 3770
| begin Reg_32bit_7.Reg_1bit_28.inverter 560 210
| device Reg_32bit_7.Reg_1bit_28.inverter.nmos 550 360
n Reg_32bit_7.Reg_1bit_28.net_2 gnd Reg_32bit_7.Reg_1bit_28.net_1 24 100
| device Reg_32bit_7.Reg_1bit_28.inverter.pmos 550 200
p Reg_32bit_7.Reg_1bit_28.net_2 vdd Reg_32bit_7.Reg_1bit_28.net_1 24 200
| end Reg_32bit_7.Reg_1bit_28.inverter
| device Reg_32bit_7.Reg_1bit_28.nmos.1 390 260
n w[8] Reg_32bit_7.Reg_1bit_28.net_3 Reg_32bit_7.Reg_1bit_28.net_1 24 100
| device Reg_32bit_7.Reg_1bit_28.nmos.2 390 260
n w[8] Reg_32bit_7.Reg_1bit_28.net_3 Reg_32bit_7.Reg_1bit_28.net_1 24 100
| device Reg_32bit_7.Reg_1bit_28.nmos.3 390 260
n w[8] Reg_32bit_7.Reg_1bit_28.net_3 Reg_32bit_7.Reg_1bit_28.net_1 24 100
| device Reg_32bit_7.Reg_1bit_28.nmos.4 390 260
n w[8] Reg_32bit_7.Reg_1bit_28.net_3 Reg_32bit_7.Reg_1bit_28.net_1 24 100
| begin Reg_32bit_7.Reg_1bit_28.inverter_1 550 380
| device Reg_32bit_7.Reg_1bit_28.inverter_1.nmos.1 550 360
n Reg_32bit_7.Reg_1bit_28.net_1 gnd Reg_32bit_7.Reg_1bit_28.net_2 24 100
| device Reg_32bit_7.Reg_1bit_28.inverter_1.nmos.2 550 360
n Reg_32bit_7.Reg_1bit_28.net_1 gnd Reg_32bit_7.Reg_1bit_28.net_2 24 100
| device Reg_32bit_7.Reg_1bit_28.inverter_1.nmos.3 550 360
n Reg_32bit_7.Reg_1bit_28.net_1 gnd Reg_32bit_7.Reg_1bit_28.net_2 24 100
| device Reg_32bit_7.Reg_1bit_28.inverter_1.nmos.4 550 360
n Reg_32bit_7.Reg_1bit_28.net_1 gnd Reg_32bit_7.Reg_1bit_28.net_2 24 100
| device Reg_32bit_7.Reg_1bit_28.inverter_1.pmos.1 550 200
p Reg_32bit_7.Reg_1bit_28.net_1 vdd Reg_32bit_7.Reg_1bit_28.net_2 24 200
| device Reg_32bit_7.Reg_1bit_28.inverter_1.pmos.2 550 200
p Reg_32bit_7.Reg_1bit_28.net_1 vdd Reg_32bit_7.Reg_1bit_28.net_2 24 200
| device Reg_32bit_7.Reg_1bit_28.inverter_1.pmos.3 550 200
p Reg_32bit_7.Reg_1bit_28.net_1 vdd Reg_32bit_7.Reg_1bit_28.net_2 24 200
| device Reg_32bit_7.Reg_1bit_28.inverter_1.pmos.4 550 200
p Reg_32bit_7.Reg_1bit_28.net_1 vdd Reg_32bit_7.Reg_1bit_28.net_2 24 200
| end Reg_32bit_7.Reg_1bit_28.inverter_1
| begin Reg_32bit_7.Reg_1bit_28.inverter_2 290 260
| device Reg_32bit_7.Reg_1bit_28.inverter_2.nmos.1 550 360
n data[28] gnd Reg_32bit_7.Reg_1bit_28.net_3 24 100
| device Reg_32bit_7.Reg_1bit_28.inverter_2.nmos.2 550 360
n data[28] gnd Reg_32bit_7.Reg_1bit_28.net_3 24 100
| device Reg_32bit_7.Reg_1bit_28.inverter_2.nmos.3 550 360
n data[28] gnd Reg_32bit_7.Reg_1bit_28.net_3 24 100
| device Reg_32bit_7.Reg_1bit_28.inverter_2.nmos.4 550 360
n data[28] gnd Reg_32bit_7.Reg_1bit_28.net_3 24 100
| device Reg_32bit_7.Reg_1bit_28.inverter_2.pmos.1 550 200
p data[28] vdd Reg_32bit_7.Reg_1bit_28.net_3 24 200
| device Reg_32bit_7.Reg_1bit_28.inverter_2.pmos.2 550 200
p data[28] vdd Reg_32bit_7.Reg_1bit_28.net_3 24 200
| device Reg_32bit_7.Reg_1bit_28.inverter_2.pmos.3 550 200
p data[28] vdd Reg_32bit_7.Reg_1bit_28.net_3 24 200
| device Reg_32bit_7.Reg_1bit_28.inverter_2.pmos.4 550 200
p data[28] vdd Reg_32bit_7.Reg_1bit_28.net_3 24 200
| end Reg_32bit_7.Reg_1bit_28.inverter_2
| device Reg_32bit_7.Reg_1bit_28.nmos_1 730 230
n inR1[8] Reg_32bit_7.Reg_1bit_28.net_2 out1[28] 24 100
| device Reg_32bit_7.Reg_1bit_28.nmos_2 730 360
n inR2[8] Reg_32bit_7.Reg_1bit_28.net_2 out2[28] 24 100
| end Reg_32bit_7.Reg_1bit_28
| begin Reg_32bit_7.Reg_1bit_29 510 3900
| begin Reg_32bit_7.Reg_1bit_29.inverter 560 210
| device Reg_32bit_7.Reg_1bit_29.inverter.nmos 550 360
n Reg_32bit_7.Reg_1bit_29.net_2 gnd Reg_32bit_7.Reg_1bit_29.net_1 24 100
| device Reg_32bit_7.Reg_1bit_29.inverter.pmos 550 200
p Reg_32bit_7.Reg_1bit_29.net_2 vdd Reg_32bit_7.Reg_1bit_29.net_1 24 200
| end Reg_32bit_7.Reg_1bit_29.inverter
| device Reg_32bit_7.Reg_1bit_29.nmos.1 390 260
n w[8] Reg_32bit_7.Reg_1bit_29.net_3 Reg_32bit_7.Reg_1bit_29.net_1 24 100
| device Reg_32bit_7.Reg_1bit_29.nmos.2 390 260
n w[8] Reg_32bit_7.Reg_1bit_29.net_3 Reg_32bit_7.Reg_1bit_29.net_1 24 100
| device Reg_32bit_7.Reg_1bit_29.nmos.3 390 260
n w[8] Reg_32bit_7.Reg_1bit_29.net_3 Reg_32bit_7.Reg_1bit_29.net_1 24 100
| device Reg_32bit_7.Reg_1bit_29.nmos.4 390 260
n w[8] Reg_32bit_7.Reg_1bit_29.net_3 Reg_32bit_7.Reg_1bit_29.net_1 24 100
| begin Reg_32bit_7.Reg_1bit_29.inverter_1 550 380
| device Reg_32bit_7.Reg_1bit_29.inverter_1.nmos.1 550 360
n Reg_32bit_7.Reg_1bit_29.net_1 gnd Reg_32bit_7.Reg_1bit_29.net_2 24 100
| device Reg_32bit_7.Reg_1bit_29.inverter_1.nmos.2 550 360
n Reg_32bit_7.Reg_1bit_29.net_1 gnd Reg_32bit_7.Reg_1bit_29.net_2 24 100
| device Reg_32bit_7.Reg_1bit_29.inverter_1.nmos.3 550 360
n Reg_32bit_7.Reg_1bit_29.net_1 gnd Reg_32bit_7.Reg_1bit_29.net_2 24 100
| device Reg_32bit_7.Reg_1bit_29.inverter_1.nmos.4 550 360
n Reg_32bit_7.Reg_1bit_29.net_1 gnd Reg_32bit_7.Reg_1bit_29.net_2 24 100
| device Reg_32bit_7.Reg_1bit_29.inverter_1.pmos.1 550 200
p Reg_32bit_7.Reg_1bit_29.net_1 vdd Reg_32bit_7.Reg_1bit_29.net_2 24 200
| device Reg_32bit_7.Reg_1bit_29.inverter_1.pmos.2 550 200
p Reg_32bit_7.Reg_1bit_29.net_1 vdd Reg_32bit_7.Reg_1bit_29.net_2 24 200
| device Reg_32bit_7.Reg_1bit_29.inverter_1.pmos.3 550 200
p Reg_32bit_7.Reg_1bit_29.net_1 vdd Reg_32bit_7.Reg_1bit_29.net_2 24 200
| device Reg_32bit_7.Reg_1bit_29.inverter_1.pmos.4 550 200
p Reg_32bit_7.Reg_1bit_29.net_1 vdd Reg_32bit_7.Reg_1bit_29.net_2 24 200
| end Reg_32bit_7.Reg_1bit_29.inverter_1
| begin Reg_32bit_7.Reg_1bit_29.inverter_2 290 260
| device Reg_32bit_7.Reg_1bit_29.inverter_2.nmos.1 550 360
n data[29] gnd Reg_32bit_7.Reg_1bit_29.net_3 24 100
| device Reg_32bit_7.Reg_1bit_29.inverter_2.nmos.2 550 360
n data[29] gnd Reg_32bit_7.Reg_1bit_29.net_3 24 100
| device Reg_32bit_7.Reg_1bit_29.inverter_2.nmos.3 550 360
n data[29] gnd Reg_32bit_7.Reg_1bit_29.net_3 24 100
| device Reg_32bit_7.Reg_1bit_29.inverter_2.nmos.4 550 360
n data[29] gnd Reg_32bit_7.Reg_1bit_29.net_3 24 100
| device Reg_32bit_7.Reg_1bit_29.inverter_2.pmos.1 550 200
p data[29] vdd Reg_32bit_7.Reg_1bit_29.net_3 24 200
| device Reg_32bit_7.Reg_1bit_29.inverter_2.pmos.2 550 200
p data[29] vdd Reg_32bit_7.Reg_1bit_29.net_3 24 200
| device Reg_32bit_7.Reg_1bit_29.inverter_2.pmos.3 550 200
p data[29] vdd Reg_32bit_7.Reg_1bit_29.net_3 24 200
| device Reg_32bit_7.Reg_1bit_29.inverter_2.pmos.4 550 200
p data[29] vdd Reg_32bit_7.Reg_1bit_29.net_3 24 200
| end Reg_32bit_7.Reg_1bit_29.inverter_2
| device Reg_32bit_7.Reg_1bit_29.nmos_1 730 230
n inR1[8] Reg_32bit_7.Reg_1bit_29.net_2 out1[29] 24 100
| device Reg_32bit_7.Reg_1bit_29.nmos_2 730 360
n inR2[8] Reg_32bit_7.Reg_1bit_29.net_2 out2[29] 24 100
| end Reg_32bit_7.Reg_1bit_29
| begin Reg_32bit_7.Reg_1bit_30 510 4030
| begin Reg_32bit_7.Reg_1bit_30.inverter 560 210
| device Reg_32bit_7.Reg_1bit_30.inverter.nmos 550 360
n Reg_32bit_7.Reg_1bit_30.net_2 gnd Reg_32bit_7.Reg_1bit_30.net_1 24 100
| device Reg_32bit_7.Reg_1bit_30.inverter.pmos 550 200
p Reg_32bit_7.Reg_1bit_30.net_2 vdd Reg_32bit_7.Reg_1bit_30.net_1 24 200
| end Reg_32bit_7.Reg_1bit_30.inverter
| device Reg_32bit_7.Reg_1bit_30.nmos.1 390 260
n w[8] Reg_32bit_7.Reg_1bit_30.net_3 Reg_32bit_7.Reg_1bit_30.net_1 24 100
| device Reg_32bit_7.Reg_1bit_30.nmos.2 390 260
n w[8] Reg_32bit_7.Reg_1bit_30.net_3 Reg_32bit_7.Reg_1bit_30.net_1 24 100
| device Reg_32bit_7.Reg_1bit_30.nmos.3 390 260
n w[8] Reg_32bit_7.Reg_1bit_30.net_3 Reg_32bit_7.Reg_1bit_30.net_1 24 100
| device Reg_32bit_7.Reg_1bit_30.nmos.4 390 260
n w[8] Reg_32bit_7.Reg_1bit_30.net_3 Reg_32bit_7.Reg_1bit_30.net_1 24 100
| begin Reg_32bit_7.Reg_1bit_30.inverter_1 550 380
| device Reg_32bit_7.Reg_1bit_30.inverter_1.nmos.1 550 360
n Reg_32bit_7.Reg_1bit_30.net_1 gnd Reg_32bit_7.Reg_1bit_30.net_2 24 100
| device Reg_32bit_7.Reg_1bit_30.inverter_1.nmos.2 550 360
n Reg_32bit_7.Reg_1bit_30.net_1 gnd Reg_32bit_7.Reg_1bit_30.net_2 24 100
| device Reg_32bit_7.Reg_1bit_30.inverter_1.nmos.3 550 360
n Reg_32bit_7.Reg_1bit_30.net_1 gnd Reg_32bit_7.Reg_1bit_30.net_2 24 100
| device Reg_32bit_7.Reg_1bit_30.inverter_1.nmos.4 550 360
n Reg_32bit_7.Reg_1bit_30.net_1 gnd Reg_32bit_7.Reg_1bit_30.net_2 24 100
| device Reg_32bit_7.Reg_1bit_30.inverter_1.pmos.1 550 200
p Reg_32bit_7.Reg_1bit_30.net_1 vdd Reg_32bit_7.Reg_1bit_30.net_2 24 200
| device Reg_32bit_7.Reg_1bit_30.inverter_1.pmos.2 550 200
p Reg_32bit_7.Reg_1bit_30.net_1 vdd Reg_32bit_7.Reg_1bit_30.net_2 24 200
| device Reg_32bit_7.Reg_1bit_30.inverter_1.pmos.3 550 200
p Reg_32bit_7.Reg_1bit_30.net_1 vdd Reg_32bit_7.Reg_1bit_30.net_2 24 200
| device Reg_32bit_7.Reg_1bit_30.inverter_1.pmos.4 550 200
p Reg_32bit_7.Reg_1bit_30.net_1 vdd Reg_32bit_7.Reg_1bit_30.net_2 24 200
| end Reg_32bit_7.Reg_1bit_30.inverter_1
| begin Reg_32bit_7.Reg_1bit_30.inverter_2 290 260
| device Reg_32bit_7.Reg_1bit_30.inverter_2.nmos.1 550 360
n data[30] gnd Reg_32bit_7.Reg_1bit_30.net_3 24 100
| device Reg_32bit_7.Reg_1bit_30.inverter_2.nmos.2 550 360
n data[30] gnd Reg_32bit_7.Reg_1bit_30.net_3 24 100
| device Reg_32bit_7.Reg_1bit_30.inverter_2.nmos.3 550 360
n data[30] gnd Reg_32bit_7.Reg_1bit_30.net_3 24 100
| device Reg_32bit_7.Reg_1bit_30.inverter_2.nmos.4 550 360
n data[30] gnd Reg_32bit_7.Reg_1bit_30.net_3 24 100
| device Reg_32bit_7.Reg_1bit_30.inverter_2.pmos.1 550 200
p data[30] vdd Reg_32bit_7.Reg_1bit_30.net_3 24 200
| device Reg_32bit_7.Reg_1bit_30.inverter_2.pmos.2 550 200
p data[30] vdd Reg_32bit_7.Reg_1bit_30.net_3 24 200
| device Reg_32bit_7.Reg_1bit_30.inverter_2.pmos.3 550 200
p data[30] vdd Reg_32bit_7.Reg_1bit_30.net_3 24 200
| device Reg_32bit_7.Reg_1bit_30.inverter_2.pmos.4 550 200
p data[30] vdd Reg_32bit_7.Reg_1bit_30.net_3 24 200
| end Reg_32bit_7.Reg_1bit_30.inverter_2
| device Reg_32bit_7.Reg_1bit_30.nmos_1 730 230
n inR1[8] Reg_32bit_7.Reg_1bit_30.net_2 out1[30] 24 100
| device Reg_32bit_7.Reg_1bit_30.nmos_2 730 360
n inR2[8] Reg_32bit_7.Reg_1bit_30.net_2 out2[30] 24 100
| end Reg_32bit_7.Reg_1bit_30
| begin Reg_32bit_7.Reg_1bit_31 510 4160
| begin Reg_32bit_7.Reg_1bit_31.inverter 560 210
| device Reg_32bit_7.Reg_1bit_31.inverter.nmos 550 360
n Reg_32bit_7.Reg_1bit_31.net_2 gnd Reg_32bit_7.Reg_1bit_31.net_1 24 100
| device Reg_32bit_7.Reg_1bit_31.inverter.pmos 550 200
p Reg_32bit_7.Reg_1bit_31.net_2 vdd Reg_32bit_7.Reg_1bit_31.net_1 24 200
| end Reg_32bit_7.Reg_1bit_31.inverter
| device Reg_32bit_7.Reg_1bit_31.nmos.1 390 260
n w[8] Reg_32bit_7.Reg_1bit_31.net_3 Reg_32bit_7.Reg_1bit_31.net_1 24 100
| device Reg_32bit_7.Reg_1bit_31.nmos.2 390 260
n w[8] Reg_32bit_7.Reg_1bit_31.net_3 Reg_32bit_7.Reg_1bit_31.net_1 24 100
| device Reg_32bit_7.Reg_1bit_31.nmos.3 390 260
n w[8] Reg_32bit_7.Reg_1bit_31.net_3 Reg_32bit_7.Reg_1bit_31.net_1 24 100
| device Reg_32bit_7.Reg_1bit_31.nmos.4 390 260
n w[8] Reg_32bit_7.Reg_1bit_31.net_3 Reg_32bit_7.Reg_1bit_31.net_1 24 100
| begin Reg_32bit_7.Reg_1bit_31.inverter_1 550 380
| device Reg_32bit_7.Reg_1bit_31.inverter_1.nmos.1 550 360
n Reg_32bit_7.Reg_1bit_31.net_1 gnd Reg_32bit_7.Reg_1bit_31.net_2 24 100
| device Reg_32bit_7.Reg_1bit_31.inverter_1.nmos.2 550 360
n Reg_32bit_7.Reg_1bit_31.net_1 gnd Reg_32bit_7.Reg_1bit_31.net_2 24 100
| device Reg_32bit_7.Reg_1bit_31.inverter_1.nmos.3 550 360
n Reg_32bit_7.Reg_1bit_31.net_1 gnd Reg_32bit_7.Reg_1bit_31.net_2 24 100
| device Reg_32bit_7.Reg_1bit_31.inverter_1.nmos.4 550 360
n Reg_32bit_7.Reg_1bit_31.net_1 gnd Reg_32bit_7.Reg_1bit_31.net_2 24 100
| device Reg_32bit_7.Reg_1bit_31.inverter_1.pmos.1 550 200
p Reg_32bit_7.Reg_1bit_31.net_1 vdd Reg_32bit_7.Reg_1bit_31.net_2 24 200
| device Reg_32bit_7.Reg_1bit_31.inverter_1.pmos.2 550 200
p Reg_32bit_7.Reg_1bit_31.net_1 vdd Reg_32bit_7.Reg_1bit_31.net_2 24 200
| device Reg_32bit_7.Reg_1bit_31.inverter_1.pmos.3 550 200
p Reg_32bit_7.Reg_1bit_31.net_1 vdd Reg_32bit_7.Reg_1bit_31.net_2 24 200
| device Reg_32bit_7.Reg_1bit_31.inverter_1.pmos.4 550 200
p Reg_32bit_7.Reg_1bit_31.net_1 vdd Reg_32bit_7.Reg_1bit_31.net_2 24 200
| end Reg_32bit_7.Reg_1bit_31.inverter_1
| begin Reg_32bit_7.Reg_1bit_31.inverter_2 290 260
| device Reg_32bit_7.Reg_1bit_31.inverter_2.nmos.1 550 360
n data[31] gnd Reg_32bit_7.Reg_1bit_31.net_3 24 100
| device Reg_32bit_7.Reg_1bit_31.inverter_2.nmos.2 550 360
n data[31] gnd Reg_32bit_7.Reg_1bit_31.net_3 24 100
| device Reg_32bit_7.Reg_1bit_31.inverter_2.nmos.3 550 360
n data[31] gnd Reg_32bit_7.Reg_1bit_31.net_3 24 100
| device Reg_32bit_7.Reg_1bit_31.inverter_2.nmos.4 550 360
n data[31] gnd Reg_32bit_7.Reg_1bit_31.net_3 24 100
| device Reg_32bit_7.Reg_1bit_31.inverter_2.pmos.1 550 200
p data[31] vdd Reg_32bit_7.Reg_1bit_31.net_3 24 200
| device Reg_32bit_7.Reg_1bit_31.inverter_2.pmos.2 550 200
p data[31] vdd Reg_32bit_7.Reg_1bit_31.net_3 24 200
| device Reg_32bit_7.Reg_1bit_31.inverter_2.pmos.3 550 200
p data[31] vdd Reg_32bit_7.Reg_1bit_31.net_3 24 200
| device Reg_32bit_7.Reg_1bit_31.inverter_2.pmos.4 550 200
p data[31] vdd Reg_32bit_7.Reg_1bit_31.net_3 24 200
| end Reg_32bit_7.Reg_1bit_31.inverter_2
| device Reg_32bit_7.Reg_1bit_31.nmos_1 730 230
n inR1[8] Reg_32bit_7.Reg_1bit_31.net_2 out1[31] 24 100
| device Reg_32bit_7.Reg_1bit_31.nmos_2 730 360
n inR2[8] Reg_32bit_7.Reg_1bit_31.net_2 out2[31] 24 100
| end Reg_32bit_7.Reg_1bit_31
| end Reg_32bit_7
| begin Reg_32bit_8 940 1020
| begin Reg_32bit_8.Reg_1bit 510 100
| begin Reg_32bit_8.Reg_1bit.inverter 560 210
| device Reg_32bit_8.Reg_1bit.inverter.nmos 550 360
n Reg_32bit_8.Reg_1bit.net_2 gnd Reg_32bit_8.Reg_1bit.net_1 24 100
| device Reg_32bit_8.Reg_1bit.inverter.pmos 550 200
p Reg_32bit_8.Reg_1bit.net_2 vdd Reg_32bit_8.Reg_1bit.net_1 24 200
| end Reg_32bit_8.Reg_1bit.inverter
| device Reg_32bit_8.Reg_1bit.nmos.1 390 260
n w[9] Reg_32bit_8.Reg_1bit.net_3 Reg_32bit_8.Reg_1bit.net_1 24 100
| device Reg_32bit_8.Reg_1bit.nmos.2 390 260
n w[9] Reg_32bit_8.Reg_1bit.net_3 Reg_32bit_8.Reg_1bit.net_1 24 100
| device Reg_32bit_8.Reg_1bit.nmos.3 390 260
n w[9] Reg_32bit_8.Reg_1bit.net_3 Reg_32bit_8.Reg_1bit.net_1 24 100
| device Reg_32bit_8.Reg_1bit.nmos.4 390 260
n w[9] Reg_32bit_8.Reg_1bit.net_3 Reg_32bit_8.Reg_1bit.net_1 24 100
| begin Reg_32bit_8.Reg_1bit.inverter_1 550 380
| device Reg_32bit_8.Reg_1bit.inverter_1.nmos.1 550 360
n Reg_32bit_8.Reg_1bit.net_1 gnd Reg_32bit_8.Reg_1bit.net_2 24 100
| device Reg_32bit_8.Reg_1bit.inverter_1.nmos.2 550 360
n Reg_32bit_8.Reg_1bit.net_1 gnd Reg_32bit_8.Reg_1bit.net_2 24 100
| device Reg_32bit_8.Reg_1bit.inverter_1.nmos.3 550 360
n Reg_32bit_8.Reg_1bit.net_1 gnd Reg_32bit_8.Reg_1bit.net_2 24 100
| device Reg_32bit_8.Reg_1bit.inverter_1.nmos.4 550 360
n Reg_32bit_8.Reg_1bit.net_1 gnd Reg_32bit_8.Reg_1bit.net_2 24 100
| device Reg_32bit_8.Reg_1bit.inverter_1.pmos.1 550 200
p Reg_32bit_8.Reg_1bit.net_1 vdd Reg_32bit_8.Reg_1bit.net_2 24 200
| device Reg_32bit_8.Reg_1bit.inverter_1.pmos.2 550 200
p Reg_32bit_8.Reg_1bit.net_1 vdd Reg_32bit_8.Reg_1bit.net_2 24 200
| device Reg_32bit_8.Reg_1bit.inverter_1.pmos.3 550 200
p Reg_32bit_8.Reg_1bit.net_1 vdd Reg_32bit_8.Reg_1bit.net_2 24 200
| device Reg_32bit_8.Reg_1bit.inverter_1.pmos.4 550 200
p Reg_32bit_8.Reg_1bit.net_1 vdd Reg_32bit_8.Reg_1bit.net_2 24 200
| end Reg_32bit_8.Reg_1bit.inverter_1
| begin Reg_32bit_8.Reg_1bit.inverter_2 290 260
| device Reg_32bit_8.Reg_1bit.inverter_2.nmos.1 550 360
n data[0] gnd Reg_32bit_8.Reg_1bit.net_3 24 100
| device Reg_32bit_8.Reg_1bit.inverter_2.nmos.2 550 360
n data[0] gnd Reg_32bit_8.Reg_1bit.net_3 24 100
| device Reg_32bit_8.Reg_1bit.inverter_2.nmos.3 550 360
n data[0] gnd Reg_32bit_8.Reg_1bit.net_3 24 100
| device Reg_32bit_8.Reg_1bit.inverter_2.nmos.4 550 360
n data[0] gnd Reg_32bit_8.Reg_1bit.net_3 24 100
| device Reg_32bit_8.Reg_1bit.inverter_2.pmos.1 550 200
p data[0] vdd Reg_32bit_8.Reg_1bit.net_3 24 200
| device Reg_32bit_8.Reg_1bit.inverter_2.pmos.2 550 200
p data[0] vdd Reg_32bit_8.Reg_1bit.net_3 24 200
| device Reg_32bit_8.Reg_1bit.inverter_2.pmos.3 550 200
p data[0] vdd Reg_32bit_8.Reg_1bit.net_3 24 200
| device Reg_32bit_8.Reg_1bit.inverter_2.pmos.4 550 200
p data[0] vdd Reg_32bit_8.Reg_1bit.net_3 24 200
| end Reg_32bit_8.Reg_1bit.inverter_2
| device Reg_32bit_8.Reg_1bit.nmos_1 730 230
n inR1[9] Reg_32bit_8.Reg_1bit.net_2 out1[0] 24 100
| device Reg_32bit_8.Reg_1bit.nmos_2 730 360
n inR2[9] Reg_32bit_8.Reg_1bit.net_2 out2[0] 24 100
| end Reg_32bit_8.Reg_1bit
| begin Reg_32bit_8.Reg_1bit_1 510 230
| begin Reg_32bit_8.Reg_1bit_1.inverter 560 210
| device Reg_32bit_8.Reg_1bit_1.inverter.nmos 550 360
n Reg_32bit_8.Reg_1bit_1.net_2 gnd Reg_32bit_8.Reg_1bit_1.net_1 24 100
| device Reg_32bit_8.Reg_1bit_1.inverter.pmos 550 200
p Reg_32bit_8.Reg_1bit_1.net_2 vdd Reg_32bit_8.Reg_1bit_1.net_1 24 200
| end Reg_32bit_8.Reg_1bit_1.inverter
| device Reg_32bit_8.Reg_1bit_1.nmos.1 390 260
n w[9] Reg_32bit_8.Reg_1bit_1.net_3 Reg_32bit_8.Reg_1bit_1.net_1 24 100
| device Reg_32bit_8.Reg_1bit_1.nmos.2 390 260
n w[9] Reg_32bit_8.Reg_1bit_1.net_3 Reg_32bit_8.Reg_1bit_1.net_1 24 100
| device Reg_32bit_8.Reg_1bit_1.nmos.3 390 260
n w[9] Reg_32bit_8.Reg_1bit_1.net_3 Reg_32bit_8.Reg_1bit_1.net_1 24 100
| device Reg_32bit_8.Reg_1bit_1.nmos.4 390 260
n w[9] Reg_32bit_8.Reg_1bit_1.net_3 Reg_32bit_8.Reg_1bit_1.net_1 24 100
| begin Reg_32bit_8.Reg_1bit_1.inverter_1 550 380
| device Reg_32bit_8.Reg_1bit_1.inverter_1.nmos.1 550 360
n Reg_32bit_8.Reg_1bit_1.net_1 gnd Reg_32bit_8.Reg_1bit_1.net_2 24 100
| device Reg_32bit_8.Reg_1bit_1.inverter_1.nmos.2 550 360
n Reg_32bit_8.Reg_1bit_1.net_1 gnd Reg_32bit_8.Reg_1bit_1.net_2 24 100
| device Reg_32bit_8.Reg_1bit_1.inverter_1.nmos.3 550 360
n Reg_32bit_8.Reg_1bit_1.net_1 gnd Reg_32bit_8.Reg_1bit_1.net_2 24 100
| device Reg_32bit_8.Reg_1bit_1.inverter_1.nmos.4 550 360
n Reg_32bit_8.Reg_1bit_1.net_1 gnd Reg_32bit_8.Reg_1bit_1.net_2 24 100
| device Reg_32bit_8.Reg_1bit_1.inverter_1.pmos.1 550 200
p Reg_32bit_8.Reg_1bit_1.net_1 vdd Reg_32bit_8.Reg_1bit_1.net_2 24 200
| device Reg_32bit_8.Reg_1bit_1.inverter_1.pmos.2 550 200
p Reg_32bit_8.Reg_1bit_1.net_1 vdd Reg_32bit_8.Reg_1bit_1.net_2 24 200
| device Reg_32bit_8.Reg_1bit_1.inverter_1.pmos.3 550 200
p Reg_32bit_8.Reg_1bit_1.net_1 vdd Reg_32bit_8.Reg_1bit_1.net_2 24 200
| device Reg_32bit_8.Reg_1bit_1.inverter_1.pmos.4 550 200
p Reg_32bit_8.Reg_1bit_1.net_1 vdd Reg_32bit_8.Reg_1bit_1.net_2 24 200
| end Reg_32bit_8.Reg_1bit_1.inverter_1
| begin Reg_32bit_8.Reg_1bit_1.inverter_2 290 260
| device Reg_32bit_8.Reg_1bit_1.inverter_2.nmos.1 550 360
n data[1] gnd Reg_32bit_8.Reg_1bit_1.net_3 24 100
| device Reg_32bit_8.Reg_1bit_1.inverter_2.nmos.2 550 360
n data[1] gnd Reg_32bit_8.Reg_1bit_1.net_3 24 100
| device Reg_32bit_8.Reg_1bit_1.inverter_2.nmos.3 550 360
n data[1] gnd Reg_32bit_8.Reg_1bit_1.net_3 24 100
| device Reg_32bit_8.Reg_1bit_1.inverter_2.nmos.4 550 360
n data[1] gnd Reg_32bit_8.Reg_1bit_1.net_3 24 100
| device Reg_32bit_8.Reg_1bit_1.inverter_2.pmos.1 550 200
p data[1] vdd Reg_32bit_8.Reg_1bit_1.net_3 24 200
| device Reg_32bit_8.Reg_1bit_1.inverter_2.pmos.2 550 200
p data[1] vdd Reg_32bit_8.Reg_1bit_1.net_3 24 200
| device Reg_32bit_8.Reg_1bit_1.inverter_2.pmos.3 550 200
p data[1] vdd Reg_32bit_8.Reg_1bit_1.net_3 24 200
| device Reg_32bit_8.Reg_1bit_1.inverter_2.pmos.4 550 200
p data[1] vdd Reg_32bit_8.Reg_1bit_1.net_3 24 200
| end Reg_32bit_8.Reg_1bit_1.inverter_2
| device Reg_32bit_8.Reg_1bit_1.nmos_1 730 230
n inR1[9] Reg_32bit_8.Reg_1bit_1.net_2 out1[1] 24 100
| device Reg_32bit_8.Reg_1bit_1.nmos_2 730 360
n inR2[9] Reg_32bit_8.Reg_1bit_1.net_2 out2[1] 24 100
| end Reg_32bit_8.Reg_1bit_1
| begin Reg_32bit_8.Reg_1bit_2 510 360
| begin Reg_32bit_8.Reg_1bit_2.inverter 560 210
| device Reg_32bit_8.Reg_1bit_2.inverter.nmos 550 360
n Reg_32bit_8.Reg_1bit_2.net_2 gnd Reg_32bit_8.Reg_1bit_2.net_1 24 100
| device Reg_32bit_8.Reg_1bit_2.inverter.pmos 550 200
p Reg_32bit_8.Reg_1bit_2.net_2 vdd Reg_32bit_8.Reg_1bit_2.net_1 24 200
| end Reg_32bit_8.Reg_1bit_2.inverter
| device Reg_32bit_8.Reg_1bit_2.nmos.1 390 260
n w[9] Reg_32bit_8.Reg_1bit_2.net_3 Reg_32bit_8.Reg_1bit_2.net_1 24 100
| device Reg_32bit_8.Reg_1bit_2.nmos.2 390 260
n w[9] Reg_32bit_8.Reg_1bit_2.net_3 Reg_32bit_8.Reg_1bit_2.net_1 24 100
| device Reg_32bit_8.Reg_1bit_2.nmos.3 390 260
n w[9] Reg_32bit_8.Reg_1bit_2.net_3 Reg_32bit_8.Reg_1bit_2.net_1 24 100
| device Reg_32bit_8.Reg_1bit_2.nmos.4 390 260
n w[9] Reg_32bit_8.Reg_1bit_2.net_3 Reg_32bit_8.Reg_1bit_2.net_1 24 100
| begin Reg_32bit_8.Reg_1bit_2.inverter_1 550 380
| device Reg_32bit_8.Reg_1bit_2.inverter_1.nmos.1 550 360
n Reg_32bit_8.Reg_1bit_2.net_1 gnd Reg_32bit_8.Reg_1bit_2.net_2 24 100
| device Reg_32bit_8.Reg_1bit_2.inverter_1.nmos.2 550 360
n Reg_32bit_8.Reg_1bit_2.net_1 gnd Reg_32bit_8.Reg_1bit_2.net_2 24 100
| device Reg_32bit_8.Reg_1bit_2.inverter_1.nmos.3 550 360
n Reg_32bit_8.Reg_1bit_2.net_1 gnd Reg_32bit_8.Reg_1bit_2.net_2 24 100
| device Reg_32bit_8.Reg_1bit_2.inverter_1.nmos.4 550 360
n Reg_32bit_8.Reg_1bit_2.net_1 gnd Reg_32bit_8.Reg_1bit_2.net_2 24 100
| device Reg_32bit_8.Reg_1bit_2.inverter_1.pmos.1 550 200
p Reg_32bit_8.Reg_1bit_2.net_1 vdd Reg_32bit_8.Reg_1bit_2.net_2 24 200
| device Reg_32bit_8.Reg_1bit_2.inverter_1.pmos.2 550 200
p Reg_32bit_8.Reg_1bit_2.net_1 vdd Reg_32bit_8.Reg_1bit_2.net_2 24 200
| device Reg_32bit_8.Reg_1bit_2.inverter_1.pmos.3 550 200
p Reg_32bit_8.Reg_1bit_2.net_1 vdd Reg_32bit_8.Reg_1bit_2.net_2 24 200
| device Reg_32bit_8.Reg_1bit_2.inverter_1.pmos.4 550 200
p Reg_32bit_8.Reg_1bit_2.net_1 vdd Reg_32bit_8.Reg_1bit_2.net_2 24 200
| end Reg_32bit_8.Reg_1bit_2.inverter_1
| begin Reg_32bit_8.Reg_1bit_2.inverter_2 290 260
| device Reg_32bit_8.Reg_1bit_2.inverter_2.nmos.1 550 360
n data[2] gnd Reg_32bit_8.Reg_1bit_2.net_3 24 100
| device Reg_32bit_8.Reg_1bit_2.inverter_2.nmos.2 550 360
n data[2] gnd Reg_32bit_8.Reg_1bit_2.net_3 24 100
| device Reg_32bit_8.Reg_1bit_2.inverter_2.nmos.3 550 360
n data[2] gnd Reg_32bit_8.Reg_1bit_2.net_3 24 100
| device Reg_32bit_8.Reg_1bit_2.inverter_2.nmos.4 550 360
n data[2] gnd Reg_32bit_8.Reg_1bit_2.net_3 24 100
| device Reg_32bit_8.Reg_1bit_2.inverter_2.pmos.1 550 200
p data[2] vdd Reg_32bit_8.Reg_1bit_2.net_3 24 200
| device Reg_32bit_8.Reg_1bit_2.inverter_2.pmos.2 550 200
p data[2] vdd Reg_32bit_8.Reg_1bit_2.net_3 24 200
| device Reg_32bit_8.Reg_1bit_2.inverter_2.pmos.3 550 200
p data[2] vdd Reg_32bit_8.Reg_1bit_2.net_3 24 200
| device Reg_32bit_8.Reg_1bit_2.inverter_2.pmos.4 550 200
p data[2] vdd Reg_32bit_8.Reg_1bit_2.net_3 24 200
| end Reg_32bit_8.Reg_1bit_2.inverter_2
| device Reg_32bit_8.Reg_1bit_2.nmos_1 730 230
n inR1[9] Reg_32bit_8.Reg_1bit_2.net_2 out1[2] 24 100
| device Reg_32bit_8.Reg_1bit_2.nmos_2 730 360
n inR2[9] Reg_32bit_8.Reg_1bit_2.net_2 out2[2] 24 100
| end Reg_32bit_8.Reg_1bit_2
| begin Reg_32bit_8.Reg_1bit_3 510 490
| begin Reg_32bit_8.Reg_1bit_3.inverter 560 210
| device Reg_32bit_8.Reg_1bit_3.inverter.nmos 550 360
n Reg_32bit_8.Reg_1bit_3.net_2 gnd Reg_32bit_8.Reg_1bit_3.net_1 24 100
| device Reg_32bit_8.Reg_1bit_3.inverter.pmos 550 200
p Reg_32bit_8.Reg_1bit_3.net_2 vdd Reg_32bit_8.Reg_1bit_3.net_1 24 200
| end Reg_32bit_8.Reg_1bit_3.inverter
| device Reg_32bit_8.Reg_1bit_3.nmos.1 390 260
n w[9] Reg_32bit_8.Reg_1bit_3.net_3 Reg_32bit_8.Reg_1bit_3.net_1 24 100
| device Reg_32bit_8.Reg_1bit_3.nmos.2 390 260
n w[9] Reg_32bit_8.Reg_1bit_3.net_3 Reg_32bit_8.Reg_1bit_3.net_1 24 100
| device Reg_32bit_8.Reg_1bit_3.nmos.3 390 260
n w[9] Reg_32bit_8.Reg_1bit_3.net_3 Reg_32bit_8.Reg_1bit_3.net_1 24 100
| device Reg_32bit_8.Reg_1bit_3.nmos.4 390 260
n w[9] Reg_32bit_8.Reg_1bit_3.net_3 Reg_32bit_8.Reg_1bit_3.net_1 24 100
| begin Reg_32bit_8.Reg_1bit_3.inverter_1 550 380
| device Reg_32bit_8.Reg_1bit_3.inverter_1.nmos.1 550 360
n Reg_32bit_8.Reg_1bit_3.net_1 gnd Reg_32bit_8.Reg_1bit_3.net_2 24 100
| device Reg_32bit_8.Reg_1bit_3.inverter_1.nmos.2 550 360
n Reg_32bit_8.Reg_1bit_3.net_1 gnd Reg_32bit_8.Reg_1bit_3.net_2 24 100
| device Reg_32bit_8.Reg_1bit_3.inverter_1.nmos.3 550 360
n Reg_32bit_8.Reg_1bit_3.net_1 gnd Reg_32bit_8.Reg_1bit_3.net_2 24 100
| device Reg_32bit_8.Reg_1bit_3.inverter_1.nmos.4 550 360
n Reg_32bit_8.Reg_1bit_3.net_1 gnd Reg_32bit_8.Reg_1bit_3.net_2 24 100
| device Reg_32bit_8.Reg_1bit_3.inverter_1.pmos.1 550 200
p Reg_32bit_8.Reg_1bit_3.net_1 vdd Reg_32bit_8.Reg_1bit_3.net_2 24 200
| device Reg_32bit_8.Reg_1bit_3.inverter_1.pmos.2 550 200
p Reg_32bit_8.Reg_1bit_3.net_1 vdd Reg_32bit_8.Reg_1bit_3.net_2 24 200
| device Reg_32bit_8.Reg_1bit_3.inverter_1.pmos.3 550 200
p Reg_32bit_8.Reg_1bit_3.net_1 vdd Reg_32bit_8.Reg_1bit_3.net_2 24 200
| device Reg_32bit_8.Reg_1bit_3.inverter_1.pmos.4 550 200
p Reg_32bit_8.Reg_1bit_3.net_1 vdd Reg_32bit_8.Reg_1bit_3.net_2 24 200
| end Reg_32bit_8.Reg_1bit_3.inverter_1
| begin Reg_32bit_8.Reg_1bit_3.inverter_2 290 260
| device Reg_32bit_8.Reg_1bit_3.inverter_2.nmos.1 550 360
n data[3] gnd Reg_32bit_8.Reg_1bit_3.net_3 24 100
| device Reg_32bit_8.Reg_1bit_3.inverter_2.nmos.2 550 360
n data[3] gnd Reg_32bit_8.Reg_1bit_3.net_3 24 100
| device Reg_32bit_8.Reg_1bit_3.inverter_2.nmos.3 550 360
n data[3] gnd Reg_32bit_8.Reg_1bit_3.net_3 24 100
| device Reg_32bit_8.Reg_1bit_3.inverter_2.nmos.4 550 360
n data[3] gnd Reg_32bit_8.Reg_1bit_3.net_3 24 100
| device Reg_32bit_8.Reg_1bit_3.inverter_2.pmos.1 550 200
p data[3] vdd Reg_32bit_8.Reg_1bit_3.net_3 24 200
| device Reg_32bit_8.Reg_1bit_3.inverter_2.pmos.2 550 200
p data[3] vdd Reg_32bit_8.Reg_1bit_3.net_3 24 200
| device Reg_32bit_8.Reg_1bit_3.inverter_2.pmos.3 550 200
p data[3] vdd Reg_32bit_8.Reg_1bit_3.net_3 24 200
| device Reg_32bit_8.Reg_1bit_3.inverter_2.pmos.4 550 200
p data[3] vdd Reg_32bit_8.Reg_1bit_3.net_3 24 200
| end Reg_32bit_8.Reg_1bit_3.inverter_2
| device Reg_32bit_8.Reg_1bit_3.nmos_1 730 230
n inR1[9] Reg_32bit_8.Reg_1bit_3.net_2 out1[3] 24 100
| device Reg_32bit_8.Reg_1bit_3.nmos_2 730 360
n inR2[9] Reg_32bit_8.Reg_1bit_3.net_2 out2[3] 24 100
| end Reg_32bit_8.Reg_1bit_3
| begin Reg_32bit_8.Reg_1bit_4 510 620
| begin Reg_32bit_8.Reg_1bit_4.inverter 560 210
| device Reg_32bit_8.Reg_1bit_4.inverter.nmos 550 360
n Reg_32bit_8.Reg_1bit_4.net_2 gnd Reg_32bit_8.Reg_1bit_4.net_1 24 100
| device Reg_32bit_8.Reg_1bit_4.inverter.pmos 550 200
p Reg_32bit_8.Reg_1bit_4.net_2 vdd Reg_32bit_8.Reg_1bit_4.net_1 24 200
| end Reg_32bit_8.Reg_1bit_4.inverter
| device Reg_32bit_8.Reg_1bit_4.nmos.1 390 260
n w[9] Reg_32bit_8.Reg_1bit_4.net_3 Reg_32bit_8.Reg_1bit_4.net_1 24 100
| device Reg_32bit_8.Reg_1bit_4.nmos.2 390 260
n w[9] Reg_32bit_8.Reg_1bit_4.net_3 Reg_32bit_8.Reg_1bit_4.net_1 24 100
| device Reg_32bit_8.Reg_1bit_4.nmos.3 390 260
n w[9] Reg_32bit_8.Reg_1bit_4.net_3 Reg_32bit_8.Reg_1bit_4.net_1 24 100
| device Reg_32bit_8.Reg_1bit_4.nmos.4 390 260
n w[9] Reg_32bit_8.Reg_1bit_4.net_3 Reg_32bit_8.Reg_1bit_4.net_1 24 100
| begin Reg_32bit_8.Reg_1bit_4.inverter_1 550 380
| device Reg_32bit_8.Reg_1bit_4.inverter_1.nmos.1 550 360
n Reg_32bit_8.Reg_1bit_4.net_1 gnd Reg_32bit_8.Reg_1bit_4.net_2 24 100
| device Reg_32bit_8.Reg_1bit_4.inverter_1.nmos.2 550 360
n Reg_32bit_8.Reg_1bit_4.net_1 gnd Reg_32bit_8.Reg_1bit_4.net_2 24 100
| device Reg_32bit_8.Reg_1bit_4.inverter_1.nmos.3 550 360
n Reg_32bit_8.Reg_1bit_4.net_1 gnd Reg_32bit_8.Reg_1bit_4.net_2 24 100
| device Reg_32bit_8.Reg_1bit_4.inverter_1.nmos.4 550 360
n Reg_32bit_8.Reg_1bit_4.net_1 gnd Reg_32bit_8.Reg_1bit_4.net_2 24 100
| device Reg_32bit_8.Reg_1bit_4.inverter_1.pmos.1 550 200
p Reg_32bit_8.Reg_1bit_4.net_1 vdd Reg_32bit_8.Reg_1bit_4.net_2 24 200
| device Reg_32bit_8.Reg_1bit_4.inverter_1.pmos.2 550 200
p Reg_32bit_8.Reg_1bit_4.net_1 vdd Reg_32bit_8.Reg_1bit_4.net_2 24 200
| device Reg_32bit_8.Reg_1bit_4.inverter_1.pmos.3 550 200
p Reg_32bit_8.Reg_1bit_4.net_1 vdd Reg_32bit_8.Reg_1bit_4.net_2 24 200
| device Reg_32bit_8.Reg_1bit_4.inverter_1.pmos.4 550 200
p Reg_32bit_8.Reg_1bit_4.net_1 vdd Reg_32bit_8.Reg_1bit_4.net_2 24 200
| end Reg_32bit_8.Reg_1bit_4.inverter_1
| begin Reg_32bit_8.Reg_1bit_4.inverter_2 290 260
| device Reg_32bit_8.Reg_1bit_4.inverter_2.nmos.1 550 360
n data[4] gnd Reg_32bit_8.Reg_1bit_4.net_3 24 100
| device Reg_32bit_8.Reg_1bit_4.inverter_2.nmos.2 550 360
n data[4] gnd Reg_32bit_8.Reg_1bit_4.net_3 24 100
| device Reg_32bit_8.Reg_1bit_4.inverter_2.nmos.3 550 360
n data[4] gnd Reg_32bit_8.Reg_1bit_4.net_3 24 100
| device Reg_32bit_8.Reg_1bit_4.inverter_2.nmos.4 550 360
n data[4] gnd Reg_32bit_8.Reg_1bit_4.net_3 24 100
| device Reg_32bit_8.Reg_1bit_4.inverter_2.pmos.1 550 200
p data[4] vdd Reg_32bit_8.Reg_1bit_4.net_3 24 200
| device Reg_32bit_8.Reg_1bit_4.inverter_2.pmos.2 550 200
p data[4] vdd Reg_32bit_8.Reg_1bit_4.net_3 24 200
| device Reg_32bit_8.Reg_1bit_4.inverter_2.pmos.3 550 200
p data[4] vdd Reg_32bit_8.Reg_1bit_4.net_3 24 200
| device Reg_32bit_8.Reg_1bit_4.inverter_2.pmos.4 550 200
p data[4] vdd Reg_32bit_8.Reg_1bit_4.net_3 24 200
| end Reg_32bit_8.Reg_1bit_4.inverter_2
| device Reg_32bit_8.Reg_1bit_4.nmos_1 730 230
n inR1[9] Reg_32bit_8.Reg_1bit_4.net_2 out1[4] 24 100
| device Reg_32bit_8.Reg_1bit_4.nmos_2 730 360
n inR2[9] Reg_32bit_8.Reg_1bit_4.net_2 out2[4] 24 100
| end Reg_32bit_8.Reg_1bit_4
| begin Reg_32bit_8.Reg_1bit_5 510 750
| begin Reg_32bit_8.Reg_1bit_5.inverter 560 210
| device Reg_32bit_8.Reg_1bit_5.inverter.nmos 550 360
n Reg_32bit_8.Reg_1bit_5.net_2 gnd Reg_32bit_8.Reg_1bit_5.net_1 24 100
| device Reg_32bit_8.Reg_1bit_5.inverter.pmos 550 200
p Reg_32bit_8.Reg_1bit_5.net_2 vdd Reg_32bit_8.Reg_1bit_5.net_1 24 200
| end Reg_32bit_8.Reg_1bit_5.inverter
| device Reg_32bit_8.Reg_1bit_5.nmos.1 390 260
n w[9] Reg_32bit_8.Reg_1bit_5.net_3 Reg_32bit_8.Reg_1bit_5.net_1 24 100
| device Reg_32bit_8.Reg_1bit_5.nmos.2 390 260
n w[9] Reg_32bit_8.Reg_1bit_5.net_3 Reg_32bit_8.Reg_1bit_5.net_1 24 100
| device Reg_32bit_8.Reg_1bit_5.nmos.3 390 260
n w[9] Reg_32bit_8.Reg_1bit_5.net_3 Reg_32bit_8.Reg_1bit_5.net_1 24 100
| device Reg_32bit_8.Reg_1bit_5.nmos.4 390 260
n w[9] Reg_32bit_8.Reg_1bit_5.net_3 Reg_32bit_8.Reg_1bit_5.net_1 24 100
| begin Reg_32bit_8.Reg_1bit_5.inverter_1 550 380
| device Reg_32bit_8.Reg_1bit_5.inverter_1.nmos.1 550 360
n Reg_32bit_8.Reg_1bit_5.net_1 gnd Reg_32bit_8.Reg_1bit_5.net_2 24 100
| device Reg_32bit_8.Reg_1bit_5.inverter_1.nmos.2 550 360
n Reg_32bit_8.Reg_1bit_5.net_1 gnd Reg_32bit_8.Reg_1bit_5.net_2 24 100
| device Reg_32bit_8.Reg_1bit_5.inverter_1.nmos.3 550 360
n Reg_32bit_8.Reg_1bit_5.net_1 gnd Reg_32bit_8.Reg_1bit_5.net_2 24 100
| device Reg_32bit_8.Reg_1bit_5.inverter_1.nmos.4 550 360
n Reg_32bit_8.Reg_1bit_5.net_1 gnd Reg_32bit_8.Reg_1bit_5.net_2 24 100
| device Reg_32bit_8.Reg_1bit_5.inverter_1.pmos.1 550 200
p Reg_32bit_8.Reg_1bit_5.net_1 vdd Reg_32bit_8.Reg_1bit_5.net_2 24 200
| device Reg_32bit_8.Reg_1bit_5.inverter_1.pmos.2 550 200
p Reg_32bit_8.Reg_1bit_5.net_1 vdd Reg_32bit_8.Reg_1bit_5.net_2 24 200
| device Reg_32bit_8.Reg_1bit_5.inverter_1.pmos.3 550 200
p Reg_32bit_8.Reg_1bit_5.net_1 vdd Reg_32bit_8.Reg_1bit_5.net_2 24 200
| device Reg_32bit_8.Reg_1bit_5.inverter_1.pmos.4 550 200
p Reg_32bit_8.Reg_1bit_5.net_1 vdd Reg_32bit_8.Reg_1bit_5.net_2 24 200
| end Reg_32bit_8.Reg_1bit_5.inverter_1
| begin Reg_32bit_8.Reg_1bit_5.inverter_2 290 260
| device Reg_32bit_8.Reg_1bit_5.inverter_2.nmos.1 550 360
n data[5] gnd Reg_32bit_8.Reg_1bit_5.net_3 24 100
| device Reg_32bit_8.Reg_1bit_5.inverter_2.nmos.2 550 360
n data[5] gnd Reg_32bit_8.Reg_1bit_5.net_3 24 100
| device Reg_32bit_8.Reg_1bit_5.inverter_2.nmos.3 550 360
n data[5] gnd Reg_32bit_8.Reg_1bit_5.net_3 24 100
| device Reg_32bit_8.Reg_1bit_5.inverter_2.nmos.4 550 360
n data[5] gnd Reg_32bit_8.Reg_1bit_5.net_3 24 100
| device Reg_32bit_8.Reg_1bit_5.inverter_2.pmos.1 550 200
p data[5] vdd Reg_32bit_8.Reg_1bit_5.net_3 24 200
| device Reg_32bit_8.Reg_1bit_5.inverter_2.pmos.2 550 200
p data[5] vdd Reg_32bit_8.Reg_1bit_5.net_3 24 200
| device Reg_32bit_8.Reg_1bit_5.inverter_2.pmos.3 550 200
p data[5] vdd Reg_32bit_8.Reg_1bit_5.net_3 24 200
| device Reg_32bit_8.Reg_1bit_5.inverter_2.pmos.4 550 200
p data[5] vdd Reg_32bit_8.Reg_1bit_5.net_3 24 200
| end Reg_32bit_8.Reg_1bit_5.inverter_2
| device Reg_32bit_8.Reg_1bit_5.nmos_1 730 230
n inR1[9] Reg_32bit_8.Reg_1bit_5.net_2 out1[5] 24 100
| device Reg_32bit_8.Reg_1bit_5.nmos_2 730 360
n inR2[9] Reg_32bit_8.Reg_1bit_5.net_2 out2[5] 24 100
| end Reg_32bit_8.Reg_1bit_5
| begin Reg_32bit_8.Reg_1bit_6 510 880
| begin Reg_32bit_8.Reg_1bit_6.inverter 560 210
| device Reg_32bit_8.Reg_1bit_6.inverter.nmos 550 360
n Reg_32bit_8.Reg_1bit_6.net_2 gnd Reg_32bit_8.Reg_1bit_6.net_1 24 100
| device Reg_32bit_8.Reg_1bit_6.inverter.pmos 550 200
p Reg_32bit_8.Reg_1bit_6.net_2 vdd Reg_32bit_8.Reg_1bit_6.net_1 24 200
| end Reg_32bit_8.Reg_1bit_6.inverter
| device Reg_32bit_8.Reg_1bit_6.nmos.1 390 260
n w[9] Reg_32bit_8.Reg_1bit_6.net_3 Reg_32bit_8.Reg_1bit_6.net_1 24 100
| device Reg_32bit_8.Reg_1bit_6.nmos.2 390 260
n w[9] Reg_32bit_8.Reg_1bit_6.net_3 Reg_32bit_8.Reg_1bit_6.net_1 24 100
| device Reg_32bit_8.Reg_1bit_6.nmos.3 390 260
n w[9] Reg_32bit_8.Reg_1bit_6.net_3 Reg_32bit_8.Reg_1bit_6.net_1 24 100
| device Reg_32bit_8.Reg_1bit_6.nmos.4 390 260
n w[9] Reg_32bit_8.Reg_1bit_6.net_3 Reg_32bit_8.Reg_1bit_6.net_1 24 100
| begin Reg_32bit_8.Reg_1bit_6.inverter_1 550 380
| device Reg_32bit_8.Reg_1bit_6.inverter_1.nmos.1 550 360
n Reg_32bit_8.Reg_1bit_6.net_1 gnd Reg_32bit_8.Reg_1bit_6.net_2 24 100
| device Reg_32bit_8.Reg_1bit_6.inverter_1.nmos.2 550 360
n Reg_32bit_8.Reg_1bit_6.net_1 gnd Reg_32bit_8.Reg_1bit_6.net_2 24 100
| device Reg_32bit_8.Reg_1bit_6.inverter_1.nmos.3 550 360
n Reg_32bit_8.Reg_1bit_6.net_1 gnd Reg_32bit_8.Reg_1bit_6.net_2 24 100
| device Reg_32bit_8.Reg_1bit_6.inverter_1.nmos.4 550 360
n Reg_32bit_8.Reg_1bit_6.net_1 gnd Reg_32bit_8.Reg_1bit_6.net_2 24 100
| device Reg_32bit_8.Reg_1bit_6.inverter_1.pmos.1 550 200
p Reg_32bit_8.Reg_1bit_6.net_1 vdd Reg_32bit_8.Reg_1bit_6.net_2 24 200
| device Reg_32bit_8.Reg_1bit_6.inverter_1.pmos.2 550 200
p Reg_32bit_8.Reg_1bit_6.net_1 vdd Reg_32bit_8.Reg_1bit_6.net_2 24 200
| device Reg_32bit_8.Reg_1bit_6.inverter_1.pmos.3 550 200
p Reg_32bit_8.Reg_1bit_6.net_1 vdd Reg_32bit_8.Reg_1bit_6.net_2 24 200
| device Reg_32bit_8.Reg_1bit_6.inverter_1.pmos.4 550 200
p Reg_32bit_8.Reg_1bit_6.net_1 vdd Reg_32bit_8.Reg_1bit_6.net_2 24 200
| end Reg_32bit_8.Reg_1bit_6.inverter_1
| begin Reg_32bit_8.Reg_1bit_6.inverter_2 290 260
| device Reg_32bit_8.Reg_1bit_6.inverter_2.nmos.1 550 360
n data[6] gnd Reg_32bit_8.Reg_1bit_6.net_3 24 100
| device Reg_32bit_8.Reg_1bit_6.inverter_2.nmos.2 550 360
n data[6] gnd Reg_32bit_8.Reg_1bit_6.net_3 24 100
| device Reg_32bit_8.Reg_1bit_6.inverter_2.nmos.3 550 360
n data[6] gnd Reg_32bit_8.Reg_1bit_6.net_3 24 100
| device Reg_32bit_8.Reg_1bit_6.inverter_2.nmos.4 550 360
n data[6] gnd Reg_32bit_8.Reg_1bit_6.net_3 24 100
| device Reg_32bit_8.Reg_1bit_6.inverter_2.pmos.1 550 200
p data[6] vdd Reg_32bit_8.Reg_1bit_6.net_3 24 200
| device Reg_32bit_8.Reg_1bit_6.inverter_2.pmos.2 550 200
p data[6] vdd Reg_32bit_8.Reg_1bit_6.net_3 24 200
| device Reg_32bit_8.Reg_1bit_6.inverter_2.pmos.3 550 200
p data[6] vdd Reg_32bit_8.Reg_1bit_6.net_3 24 200
| device Reg_32bit_8.Reg_1bit_6.inverter_2.pmos.4 550 200
p data[6] vdd Reg_32bit_8.Reg_1bit_6.net_3 24 200
| end Reg_32bit_8.Reg_1bit_6.inverter_2
| device Reg_32bit_8.Reg_1bit_6.nmos_1 730 230
n inR1[9] Reg_32bit_8.Reg_1bit_6.net_2 out1[6] 24 100
| device Reg_32bit_8.Reg_1bit_6.nmos_2 730 360
n inR2[9] Reg_32bit_8.Reg_1bit_6.net_2 out2[6] 24 100
| end Reg_32bit_8.Reg_1bit_6
| begin Reg_32bit_8.Reg_1bit_7 510 1010
| begin Reg_32bit_8.Reg_1bit_7.inverter 560 210
| device Reg_32bit_8.Reg_1bit_7.inverter.nmos 550 360
n Reg_32bit_8.Reg_1bit_7.net_2 gnd Reg_32bit_8.Reg_1bit_7.net_1 24 100
| device Reg_32bit_8.Reg_1bit_7.inverter.pmos 550 200
p Reg_32bit_8.Reg_1bit_7.net_2 vdd Reg_32bit_8.Reg_1bit_7.net_1 24 200
| end Reg_32bit_8.Reg_1bit_7.inverter
| device Reg_32bit_8.Reg_1bit_7.nmos.1 390 260
n w[9] Reg_32bit_8.Reg_1bit_7.net_3 Reg_32bit_8.Reg_1bit_7.net_1 24 100
| device Reg_32bit_8.Reg_1bit_7.nmos.2 390 260
n w[9] Reg_32bit_8.Reg_1bit_7.net_3 Reg_32bit_8.Reg_1bit_7.net_1 24 100
| device Reg_32bit_8.Reg_1bit_7.nmos.3 390 260
n w[9] Reg_32bit_8.Reg_1bit_7.net_3 Reg_32bit_8.Reg_1bit_7.net_1 24 100
| device Reg_32bit_8.Reg_1bit_7.nmos.4 390 260
n w[9] Reg_32bit_8.Reg_1bit_7.net_3 Reg_32bit_8.Reg_1bit_7.net_1 24 100
| begin Reg_32bit_8.Reg_1bit_7.inverter_1 550 380
| device Reg_32bit_8.Reg_1bit_7.inverter_1.nmos.1 550 360
n Reg_32bit_8.Reg_1bit_7.net_1 gnd Reg_32bit_8.Reg_1bit_7.net_2 24 100
| device Reg_32bit_8.Reg_1bit_7.inverter_1.nmos.2 550 360
n Reg_32bit_8.Reg_1bit_7.net_1 gnd Reg_32bit_8.Reg_1bit_7.net_2 24 100
| device Reg_32bit_8.Reg_1bit_7.inverter_1.nmos.3 550 360
n Reg_32bit_8.Reg_1bit_7.net_1 gnd Reg_32bit_8.Reg_1bit_7.net_2 24 100
| device Reg_32bit_8.Reg_1bit_7.inverter_1.nmos.4 550 360
n Reg_32bit_8.Reg_1bit_7.net_1 gnd Reg_32bit_8.Reg_1bit_7.net_2 24 100
| device Reg_32bit_8.Reg_1bit_7.inverter_1.pmos.1 550 200
p Reg_32bit_8.Reg_1bit_7.net_1 vdd Reg_32bit_8.Reg_1bit_7.net_2 24 200
| device Reg_32bit_8.Reg_1bit_7.inverter_1.pmos.2 550 200
p Reg_32bit_8.Reg_1bit_7.net_1 vdd Reg_32bit_8.Reg_1bit_7.net_2 24 200
| device Reg_32bit_8.Reg_1bit_7.inverter_1.pmos.3 550 200
p Reg_32bit_8.Reg_1bit_7.net_1 vdd Reg_32bit_8.Reg_1bit_7.net_2 24 200
| device Reg_32bit_8.Reg_1bit_7.inverter_1.pmos.4 550 200
p Reg_32bit_8.Reg_1bit_7.net_1 vdd Reg_32bit_8.Reg_1bit_7.net_2 24 200
| end Reg_32bit_8.Reg_1bit_7.inverter_1
| begin Reg_32bit_8.Reg_1bit_7.inverter_2 290 260
| device Reg_32bit_8.Reg_1bit_7.inverter_2.nmos.1 550 360
n data[7] gnd Reg_32bit_8.Reg_1bit_7.net_3 24 100
| device Reg_32bit_8.Reg_1bit_7.inverter_2.nmos.2 550 360
n data[7] gnd Reg_32bit_8.Reg_1bit_7.net_3 24 100
| device Reg_32bit_8.Reg_1bit_7.inverter_2.nmos.3 550 360
n data[7] gnd Reg_32bit_8.Reg_1bit_7.net_3 24 100
| device Reg_32bit_8.Reg_1bit_7.inverter_2.nmos.4 550 360
n data[7] gnd Reg_32bit_8.Reg_1bit_7.net_3 24 100
| device Reg_32bit_8.Reg_1bit_7.inverter_2.pmos.1 550 200
p data[7] vdd Reg_32bit_8.Reg_1bit_7.net_3 24 200
| device Reg_32bit_8.Reg_1bit_7.inverter_2.pmos.2 550 200
p data[7] vdd Reg_32bit_8.Reg_1bit_7.net_3 24 200
| device Reg_32bit_8.Reg_1bit_7.inverter_2.pmos.3 550 200
p data[7] vdd Reg_32bit_8.Reg_1bit_7.net_3 24 200
| device Reg_32bit_8.Reg_1bit_7.inverter_2.pmos.4 550 200
p data[7] vdd Reg_32bit_8.Reg_1bit_7.net_3 24 200
| end Reg_32bit_8.Reg_1bit_7.inverter_2
| device Reg_32bit_8.Reg_1bit_7.nmos_1 730 230
n inR1[9] Reg_32bit_8.Reg_1bit_7.net_2 out1[7] 24 100
| device Reg_32bit_8.Reg_1bit_7.nmos_2 730 360
n inR2[9] Reg_32bit_8.Reg_1bit_7.net_2 out2[7] 24 100
| end Reg_32bit_8.Reg_1bit_7
| begin Reg_32bit_8.Reg_1bit_8 510 1150
| begin Reg_32bit_8.Reg_1bit_8.inverter 560 210
| device Reg_32bit_8.Reg_1bit_8.inverter.nmos 550 360
n Reg_32bit_8.Reg_1bit_8.net_2 gnd Reg_32bit_8.Reg_1bit_8.net_1 24 100
| device Reg_32bit_8.Reg_1bit_8.inverter.pmos 550 200
p Reg_32bit_8.Reg_1bit_8.net_2 vdd Reg_32bit_8.Reg_1bit_8.net_1 24 200
| end Reg_32bit_8.Reg_1bit_8.inverter
| device Reg_32bit_8.Reg_1bit_8.nmos.1 390 260
n w[9] Reg_32bit_8.Reg_1bit_8.net_3 Reg_32bit_8.Reg_1bit_8.net_1 24 100
| device Reg_32bit_8.Reg_1bit_8.nmos.2 390 260
n w[9] Reg_32bit_8.Reg_1bit_8.net_3 Reg_32bit_8.Reg_1bit_8.net_1 24 100
| device Reg_32bit_8.Reg_1bit_8.nmos.3 390 260
n w[9] Reg_32bit_8.Reg_1bit_8.net_3 Reg_32bit_8.Reg_1bit_8.net_1 24 100
| device Reg_32bit_8.Reg_1bit_8.nmos.4 390 260
n w[9] Reg_32bit_8.Reg_1bit_8.net_3 Reg_32bit_8.Reg_1bit_8.net_1 24 100
| begin Reg_32bit_8.Reg_1bit_8.inverter_1 550 380
| device Reg_32bit_8.Reg_1bit_8.inverter_1.nmos.1 550 360
n Reg_32bit_8.Reg_1bit_8.net_1 gnd Reg_32bit_8.Reg_1bit_8.net_2 24 100
| device Reg_32bit_8.Reg_1bit_8.inverter_1.nmos.2 550 360
n Reg_32bit_8.Reg_1bit_8.net_1 gnd Reg_32bit_8.Reg_1bit_8.net_2 24 100
| device Reg_32bit_8.Reg_1bit_8.inverter_1.nmos.3 550 360
n Reg_32bit_8.Reg_1bit_8.net_1 gnd Reg_32bit_8.Reg_1bit_8.net_2 24 100
| device Reg_32bit_8.Reg_1bit_8.inverter_1.nmos.4 550 360
n Reg_32bit_8.Reg_1bit_8.net_1 gnd Reg_32bit_8.Reg_1bit_8.net_2 24 100
| device Reg_32bit_8.Reg_1bit_8.inverter_1.pmos.1 550 200
p Reg_32bit_8.Reg_1bit_8.net_1 vdd Reg_32bit_8.Reg_1bit_8.net_2 24 200
| device Reg_32bit_8.Reg_1bit_8.inverter_1.pmos.2 550 200
p Reg_32bit_8.Reg_1bit_8.net_1 vdd Reg_32bit_8.Reg_1bit_8.net_2 24 200
| device Reg_32bit_8.Reg_1bit_8.inverter_1.pmos.3 550 200
p Reg_32bit_8.Reg_1bit_8.net_1 vdd Reg_32bit_8.Reg_1bit_8.net_2 24 200
| device Reg_32bit_8.Reg_1bit_8.inverter_1.pmos.4 550 200
p Reg_32bit_8.Reg_1bit_8.net_1 vdd Reg_32bit_8.Reg_1bit_8.net_2 24 200
| end Reg_32bit_8.Reg_1bit_8.inverter_1
| begin Reg_32bit_8.Reg_1bit_8.inverter_2 290 260
| device Reg_32bit_8.Reg_1bit_8.inverter_2.nmos.1 550 360
n data[8] gnd Reg_32bit_8.Reg_1bit_8.net_3 24 100
| device Reg_32bit_8.Reg_1bit_8.inverter_2.nmos.2 550 360
n data[8] gnd Reg_32bit_8.Reg_1bit_8.net_3 24 100
| device Reg_32bit_8.Reg_1bit_8.inverter_2.nmos.3 550 360
n data[8] gnd Reg_32bit_8.Reg_1bit_8.net_3 24 100
| device Reg_32bit_8.Reg_1bit_8.inverter_2.nmos.4 550 360
n data[8] gnd Reg_32bit_8.Reg_1bit_8.net_3 24 100
| device Reg_32bit_8.Reg_1bit_8.inverter_2.pmos.1 550 200
p data[8] vdd Reg_32bit_8.Reg_1bit_8.net_3 24 200
| device Reg_32bit_8.Reg_1bit_8.inverter_2.pmos.2 550 200
p data[8] vdd Reg_32bit_8.Reg_1bit_8.net_3 24 200
| device Reg_32bit_8.Reg_1bit_8.inverter_2.pmos.3 550 200
p data[8] vdd Reg_32bit_8.Reg_1bit_8.net_3 24 200
| device Reg_32bit_8.Reg_1bit_8.inverter_2.pmos.4 550 200
p data[8] vdd Reg_32bit_8.Reg_1bit_8.net_3 24 200
| end Reg_32bit_8.Reg_1bit_8.inverter_2
| device Reg_32bit_8.Reg_1bit_8.nmos_1 730 230
n inR1[9] Reg_32bit_8.Reg_1bit_8.net_2 out1[8] 24 100
| device Reg_32bit_8.Reg_1bit_8.nmos_2 730 360
n inR2[9] Reg_32bit_8.Reg_1bit_8.net_2 out2[8] 24 100
| end Reg_32bit_8.Reg_1bit_8
| begin Reg_32bit_8.Reg_1bit_9 510 1280
| begin Reg_32bit_8.Reg_1bit_9.inverter 560 210
| device Reg_32bit_8.Reg_1bit_9.inverter.nmos 550 360
n Reg_32bit_8.Reg_1bit_9.net_2 gnd Reg_32bit_8.Reg_1bit_9.net_1 24 100
| device Reg_32bit_8.Reg_1bit_9.inverter.pmos 550 200
p Reg_32bit_8.Reg_1bit_9.net_2 vdd Reg_32bit_8.Reg_1bit_9.net_1 24 200
| end Reg_32bit_8.Reg_1bit_9.inverter
| device Reg_32bit_8.Reg_1bit_9.nmos.1 390 260
n w[9] Reg_32bit_8.Reg_1bit_9.net_3 Reg_32bit_8.Reg_1bit_9.net_1 24 100
| device Reg_32bit_8.Reg_1bit_9.nmos.2 390 260
n w[9] Reg_32bit_8.Reg_1bit_9.net_3 Reg_32bit_8.Reg_1bit_9.net_1 24 100
| device Reg_32bit_8.Reg_1bit_9.nmos.3 390 260
n w[9] Reg_32bit_8.Reg_1bit_9.net_3 Reg_32bit_8.Reg_1bit_9.net_1 24 100
| device Reg_32bit_8.Reg_1bit_9.nmos.4 390 260
n w[9] Reg_32bit_8.Reg_1bit_9.net_3 Reg_32bit_8.Reg_1bit_9.net_1 24 100
| begin Reg_32bit_8.Reg_1bit_9.inverter_1 550 380
| device Reg_32bit_8.Reg_1bit_9.inverter_1.nmos.1 550 360
n Reg_32bit_8.Reg_1bit_9.net_1 gnd Reg_32bit_8.Reg_1bit_9.net_2 24 100
| device Reg_32bit_8.Reg_1bit_9.inverter_1.nmos.2 550 360
n Reg_32bit_8.Reg_1bit_9.net_1 gnd Reg_32bit_8.Reg_1bit_9.net_2 24 100
| device Reg_32bit_8.Reg_1bit_9.inverter_1.nmos.3 550 360
n Reg_32bit_8.Reg_1bit_9.net_1 gnd Reg_32bit_8.Reg_1bit_9.net_2 24 100
| device Reg_32bit_8.Reg_1bit_9.inverter_1.nmos.4 550 360
n Reg_32bit_8.Reg_1bit_9.net_1 gnd Reg_32bit_8.Reg_1bit_9.net_2 24 100
| device Reg_32bit_8.Reg_1bit_9.inverter_1.pmos.1 550 200
p Reg_32bit_8.Reg_1bit_9.net_1 vdd Reg_32bit_8.Reg_1bit_9.net_2 24 200
| device Reg_32bit_8.Reg_1bit_9.inverter_1.pmos.2 550 200
p Reg_32bit_8.Reg_1bit_9.net_1 vdd Reg_32bit_8.Reg_1bit_9.net_2 24 200
| device Reg_32bit_8.Reg_1bit_9.inverter_1.pmos.3 550 200
p Reg_32bit_8.Reg_1bit_9.net_1 vdd Reg_32bit_8.Reg_1bit_9.net_2 24 200
| device Reg_32bit_8.Reg_1bit_9.inverter_1.pmos.4 550 200
p Reg_32bit_8.Reg_1bit_9.net_1 vdd Reg_32bit_8.Reg_1bit_9.net_2 24 200
| end Reg_32bit_8.Reg_1bit_9.inverter_1
| begin Reg_32bit_8.Reg_1bit_9.inverter_2 290 260
| device Reg_32bit_8.Reg_1bit_9.inverter_2.nmos.1 550 360
n data[9] gnd Reg_32bit_8.Reg_1bit_9.net_3 24 100
| device Reg_32bit_8.Reg_1bit_9.inverter_2.nmos.2 550 360
n data[9] gnd Reg_32bit_8.Reg_1bit_9.net_3 24 100
| device Reg_32bit_8.Reg_1bit_9.inverter_2.nmos.3 550 360
n data[9] gnd Reg_32bit_8.Reg_1bit_9.net_3 24 100
| device Reg_32bit_8.Reg_1bit_9.inverter_2.nmos.4 550 360
n data[9] gnd Reg_32bit_8.Reg_1bit_9.net_3 24 100
| device Reg_32bit_8.Reg_1bit_9.inverter_2.pmos.1 550 200
p data[9] vdd Reg_32bit_8.Reg_1bit_9.net_3 24 200
| device Reg_32bit_8.Reg_1bit_9.inverter_2.pmos.2 550 200
p data[9] vdd Reg_32bit_8.Reg_1bit_9.net_3 24 200
| device Reg_32bit_8.Reg_1bit_9.inverter_2.pmos.3 550 200
p data[9] vdd Reg_32bit_8.Reg_1bit_9.net_3 24 200
| device Reg_32bit_8.Reg_1bit_9.inverter_2.pmos.4 550 200
p data[9] vdd Reg_32bit_8.Reg_1bit_9.net_3 24 200
| end Reg_32bit_8.Reg_1bit_9.inverter_2
| device Reg_32bit_8.Reg_1bit_9.nmos_1 730 230
n inR1[9] Reg_32bit_8.Reg_1bit_9.net_2 out1[9] 24 100
| device Reg_32bit_8.Reg_1bit_9.nmos_2 730 360
n inR2[9] Reg_32bit_8.Reg_1bit_9.net_2 out2[9] 24 100
| end Reg_32bit_8.Reg_1bit_9
| begin Reg_32bit_8.Reg_1bit_10 510 1410
| begin Reg_32bit_8.Reg_1bit_10.inverter 560 210
| device Reg_32bit_8.Reg_1bit_10.inverter.nmos 550 360
n Reg_32bit_8.Reg_1bit_10.net_2 gnd Reg_32bit_8.Reg_1bit_10.net_1 24 100
| device Reg_32bit_8.Reg_1bit_10.inverter.pmos 550 200
p Reg_32bit_8.Reg_1bit_10.net_2 vdd Reg_32bit_8.Reg_1bit_10.net_1 24 200
| end Reg_32bit_8.Reg_1bit_10.inverter
| device Reg_32bit_8.Reg_1bit_10.nmos.1 390 260
n w[9] Reg_32bit_8.Reg_1bit_10.net_3 Reg_32bit_8.Reg_1bit_10.net_1 24 100
| device Reg_32bit_8.Reg_1bit_10.nmos.2 390 260
n w[9] Reg_32bit_8.Reg_1bit_10.net_3 Reg_32bit_8.Reg_1bit_10.net_1 24 100
| device Reg_32bit_8.Reg_1bit_10.nmos.3 390 260
n w[9] Reg_32bit_8.Reg_1bit_10.net_3 Reg_32bit_8.Reg_1bit_10.net_1 24 100
| device Reg_32bit_8.Reg_1bit_10.nmos.4 390 260
n w[9] Reg_32bit_8.Reg_1bit_10.net_3 Reg_32bit_8.Reg_1bit_10.net_1 24 100
| begin Reg_32bit_8.Reg_1bit_10.inverter_1 550 380
| device Reg_32bit_8.Reg_1bit_10.inverter_1.nmos.1 550 360
n Reg_32bit_8.Reg_1bit_10.net_1 gnd Reg_32bit_8.Reg_1bit_10.net_2 24 100
| device Reg_32bit_8.Reg_1bit_10.inverter_1.nmos.2 550 360
n Reg_32bit_8.Reg_1bit_10.net_1 gnd Reg_32bit_8.Reg_1bit_10.net_2 24 100
| device Reg_32bit_8.Reg_1bit_10.inverter_1.nmos.3 550 360
n Reg_32bit_8.Reg_1bit_10.net_1 gnd Reg_32bit_8.Reg_1bit_10.net_2 24 100
| device Reg_32bit_8.Reg_1bit_10.inverter_1.nmos.4 550 360
n Reg_32bit_8.Reg_1bit_10.net_1 gnd Reg_32bit_8.Reg_1bit_10.net_2 24 100
| device Reg_32bit_8.Reg_1bit_10.inverter_1.pmos.1 550 200
p Reg_32bit_8.Reg_1bit_10.net_1 vdd Reg_32bit_8.Reg_1bit_10.net_2 24 200
| device Reg_32bit_8.Reg_1bit_10.inverter_1.pmos.2 550 200
p Reg_32bit_8.Reg_1bit_10.net_1 vdd Reg_32bit_8.Reg_1bit_10.net_2 24 200
| device Reg_32bit_8.Reg_1bit_10.inverter_1.pmos.3 550 200
p Reg_32bit_8.Reg_1bit_10.net_1 vdd Reg_32bit_8.Reg_1bit_10.net_2 24 200
| device Reg_32bit_8.Reg_1bit_10.inverter_1.pmos.4 550 200
p Reg_32bit_8.Reg_1bit_10.net_1 vdd Reg_32bit_8.Reg_1bit_10.net_2 24 200
| end Reg_32bit_8.Reg_1bit_10.inverter_1
| begin Reg_32bit_8.Reg_1bit_10.inverter_2 290 260
| device Reg_32bit_8.Reg_1bit_10.inverter_2.nmos.1 550 360
n data[10] gnd Reg_32bit_8.Reg_1bit_10.net_3 24 100
| device Reg_32bit_8.Reg_1bit_10.inverter_2.nmos.2 550 360
n data[10] gnd Reg_32bit_8.Reg_1bit_10.net_3 24 100
| device Reg_32bit_8.Reg_1bit_10.inverter_2.nmos.3 550 360
n data[10] gnd Reg_32bit_8.Reg_1bit_10.net_3 24 100
| device Reg_32bit_8.Reg_1bit_10.inverter_2.nmos.4 550 360
n data[10] gnd Reg_32bit_8.Reg_1bit_10.net_3 24 100
| device Reg_32bit_8.Reg_1bit_10.inverter_2.pmos.1 550 200
p data[10] vdd Reg_32bit_8.Reg_1bit_10.net_3 24 200
| device Reg_32bit_8.Reg_1bit_10.inverter_2.pmos.2 550 200
p data[10] vdd Reg_32bit_8.Reg_1bit_10.net_3 24 200
| device Reg_32bit_8.Reg_1bit_10.inverter_2.pmos.3 550 200
p data[10] vdd Reg_32bit_8.Reg_1bit_10.net_3 24 200
| device Reg_32bit_8.Reg_1bit_10.inverter_2.pmos.4 550 200
p data[10] vdd Reg_32bit_8.Reg_1bit_10.net_3 24 200
| end Reg_32bit_8.Reg_1bit_10.inverter_2
| device Reg_32bit_8.Reg_1bit_10.nmos_1 730 230
n inR1[9] Reg_32bit_8.Reg_1bit_10.net_2 out1[10] 24 100
| device Reg_32bit_8.Reg_1bit_10.nmos_2 730 360
n inR2[9] Reg_32bit_8.Reg_1bit_10.net_2 out2[10] 24 100
| end Reg_32bit_8.Reg_1bit_10
| begin Reg_32bit_8.Reg_1bit_11 510 1540
| begin Reg_32bit_8.Reg_1bit_11.inverter 560 210
| device Reg_32bit_8.Reg_1bit_11.inverter.nmos 550 360
n Reg_32bit_8.Reg_1bit_11.net_2 gnd Reg_32bit_8.Reg_1bit_11.net_1 24 100
| device Reg_32bit_8.Reg_1bit_11.inverter.pmos 550 200
p Reg_32bit_8.Reg_1bit_11.net_2 vdd Reg_32bit_8.Reg_1bit_11.net_1 24 200
| end Reg_32bit_8.Reg_1bit_11.inverter
| device Reg_32bit_8.Reg_1bit_11.nmos.1 390 260
n w[9] Reg_32bit_8.Reg_1bit_11.net_3 Reg_32bit_8.Reg_1bit_11.net_1 24 100
| device Reg_32bit_8.Reg_1bit_11.nmos.2 390 260
n w[9] Reg_32bit_8.Reg_1bit_11.net_3 Reg_32bit_8.Reg_1bit_11.net_1 24 100
| device Reg_32bit_8.Reg_1bit_11.nmos.3 390 260
n w[9] Reg_32bit_8.Reg_1bit_11.net_3 Reg_32bit_8.Reg_1bit_11.net_1 24 100
| device Reg_32bit_8.Reg_1bit_11.nmos.4 390 260
n w[9] Reg_32bit_8.Reg_1bit_11.net_3 Reg_32bit_8.Reg_1bit_11.net_1 24 100
| begin Reg_32bit_8.Reg_1bit_11.inverter_1 550 380
| device Reg_32bit_8.Reg_1bit_11.inverter_1.nmos.1 550 360
n Reg_32bit_8.Reg_1bit_11.net_1 gnd Reg_32bit_8.Reg_1bit_11.net_2 24 100
| device Reg_32bit_8.Reg_1bit_11.inverter_1.nmos.2 550 360
n Reg_32bit_8.Reg_1bit_11.net_1 gnd Reg_32bit_8.Reg_1bit_11.net_2 24 100
| device Reg_32bit_8.Reg_1bit_11.inverter_1.nmos.3 550 360
n Reg_32bit_8.Reg_1bit_11.net_1 gnd Reg_32bit_8.Reg_1bit_11.net_2 24 100
| device Reg_32bit_8.Reg_1bit_11.inverter_1.nmos.4 550 360
n Reg_32bit_8.Reg_1bit_11.net_1 gnd Reg_32bit_8.Reg_1bit_11.net_2 24 100
| device Reg_32bit_8.Reg_1bit_11.inverter_1.pmos.1 550 200
p Reg_32bit_8.Reg_1bit_11.net_1 vdd Reg_32bit_8.Reg_1bit_11.net_2 24 200
| device Reg_32bit_8.Reg_1bit_11.inverter_1.pmos.2 550 200
p Reg_32bit_8.Reg_1bit_11.net_1 vdd Reg_32bit_8.Reg_1bit_11.net_2 24 200
| device Reg_32bit_8.Reg_1bit_11.inverter_1.pmos.3 550 200
p Reg_32bit_8.Reg_1bit_11.net_1 vdd Reg_32bit_8.Reg_1bit_11.net_2 24 200
| device Reg_32bit_8.Reg_1bit_11.inverter_1.pmos.4 550 200
p Reg_32bit_8.Reg_1bit_11.net_1 vdd Reg_32bit_8.Reg_1bit_11.net_2 24 200
| end Reg_32bit_8.Reg_1bit_11.inverter_1
| begin Reg_32bit_8.Reg_1bit_11.inverter_2 290 260
| device Reg_32bit_8.Reg_1bit_11.inverter_2.nmos.1 550 360
n data[11] gnd Reg_32bit_8.Reg_1bit_11.net_3 24 100
| device Reg_32bit_8.Reg_1bit_11.inverter_2.nmos.2 550 360
n data[11] gnd Reg_32bit_8.Reg_1bit_11.net_3 24 100
| device Reg_32bit_8.Reg_1bit_11.inverter_2.nmos.3 550 360
n data[11] gnd Reg_32bit_8.Reg_1bit_11.net_3 24 100
| device Reg_32bit_8.Reg_1bit_11.inverter_2.nmos.4 550 360
n data[11] gnd Reg_32bit_8.Reg_1bit_11.net_3 24 100
| device Reg_32bit_8.Reg_1bit_11.inverter_2.pmos.1 550 200
p data[11] vdd Reg_32bit_8.Reg_1bit_11.net_3 24 200
| device Reg_32bit_8.Reg_1bit_11.inverter_2.pmos.2 550 200
p data[11] vdd Reg_32bit_8.Reg_1bit_11.net_3 24 200
| device Reg_32bit_8.Reg_1bit_11.inverter_2.pmos.3 550 200
p data[11] vdd Reg_32bit_8.Reg_1bit_11.net_3 24 200
| device Reg_32bit_8.Reg_1bit_11.inverter_2.pmos.4 550 200
p data[11] vdd Reg_32bit_8.Reg_1bit_11.net_3 24 200
| end Reg_32bit_8.Reg_1bit_11.inverter_2
| device Reg_32bit_8.Reg_1bit_11.nmos_1 730 230
n inR1[9] Reg_32bit_8.Reg_1bit_11.net_2 out1[11] 24 100
| device Reg_32bit_8.Reg_1bit_11.nmos_2 730 360
n inR2[9] Reg_32bit_8.Reg_1bit_11.net_2 out2[11] 24 100
| end Reg_32bit_8.Reg_1bit_11
| begin Reg_32bit_8.Reg_1bit_12 510 1670
| begin Reg_32bit_8.Reg_1bit_12.inverter 560 210
| device Reg_32bit_8.Reg_1bit_12.inverter.nmos 550 360
n Reg_32bit_8.Reg_1bit_12.net_2 gnd Reg_32bit_8.Reg_1bit_12.net_1 24 100
| device Reg_32bit_8.Reg_1bit_12.inverter.pmos 550 200
p Reg_32bit_8.Reg_1bit_12.net_2 vdd Reg_32bit_8.Reg_1bit_12.net_1 24 200
| end Reg_32bit_8.Reg_1bit_12.inverter
| device Reg_32bit_8.Reg_1bit_12.nmos.1 390 260
n w[9] Reg_32bit_8.Reg_1bit_12.net_3 Reg_32bit_8.Reg_1bit_12.net_1 24 100
| device Reg_32bit_8.Reg_1bit_12.nmos.2 390 260
n w[9] Reg_32bit_8.Reg_1bit_12.net_3 Reg_32bit_8.Reg_1bit_12.net_1 24 100
| device Reg_32bit_8.Reg_1bit_12.nmos.3 390 260
n w[9] Reg_32bit_8.Reg_1bit_12.net_3 Reg_32bit_8.Reg_1bit_12.net_1 24 100
| device Reg_32bit_8.Reg_1bit_12.nmos.4 390 260
n w[9] Reg_32bit_8.Reg_1bit_12.net_3 Reg_32bit_8.Reg_1bit_12.net_1 24 100
| begin Reg_32bit_8.Reg_1bit_12.inverter_1 550 380
| device Reg_32bit_8.Reg_1bit_12.inverter_1.nmos.1 550 360
n Reg_32bit_8.Reg_1bit_12.net_1 gnd Reg_32bit_8.Reg_1bit_12.net_2 24 100
| device Reg_32bit_8.Reg_1bit_12.inverter_1.nmos.2 550 360
n Reg_32bit_8.Reg_1bit_12.net_1 gnd Reg_32bit_8.Reg_1bit_12.net_2 24 100
| device Reg_32bit_8.Reg_1bit_12.inverter_1.nmos.3 550 360
n Reg_32bit_8.Reg_1bit_12.net_1 gnd Reg_32bit_8.Reg_1bit_12.net_2 24 100
| device Reg_32bit_8.Reg_1bit_12.inverter_1.nmos.4 550 360
n Reg_32bit_8.Reg_1bit_12.net_1 gnd Reg_32bit_8.Reg_1bit_12.net_2 24 100
| device Reg_32bit_8.Reg_1bit_12.inverter_1.pmos.1 550 200
p Reg_32bit_8.Reg_1bit_12.net_1 vdd Reg_32bit_8.Reg_1bit_12.net_2 24 200
| device Reg_32bit_8.Reg_1bit_12.inverter_1.pmos.2 550 200
p Reg_32bit_8.Reg_1bit_12.net_1 vdd Reg_32bit_8.Reg_1bit_12.net_2 24 200
| device Reg_32bit_8.Reg_1bit_12.inverter_1.pmos.3 550 200
p Reg_32bit_8.Reg_1bit_12.net_1 vdd Reg_32bit_8.Reg_1bit_12.net_2 24 200
| device Reg_32bit_8.Reg_1bit_12.inverter_1.pmos.4 550 200
p Reg_32bit_8.Reg_1bit_12.net_1 vdd Reg_32bit_8.Reg_1bit_12.net_2 24 200
| end Reg_32bit_8.Reg_1bit_12.inverter_1
| begin Reg_32bit_8.Reg_1bit_12.inverter_2 290 260
| device Reg_32bit_8.Reg_1bit_12.inverter_2.nmos.1 550 360
n data[12] gnd Reg_32bit_8.Reg_1bit_12.net_3 24 100
| device Reg_32bit_8.Reg_1bit_12.inverter_2.nmos.2 550 360
n data[12] gnd Reg_32bit_8.Reg_1bit_12.net_3 24 100
| device Reg_32bit_8.Reg_1bit_12.inverter_2.nmos.3 550 360
n data[12] gnd Reg_32bit_8.Reg_1bit_12.net_3 24 100
| device Reg_32bit_8.Reg_1bit_12.inverter_2.nmos.4 550 360
n data[12] gnd Reg_32bit_8.Reg_1bit_12.net_3 24 100
| device Reg_32bit_8.Reg_1bit_12.inverter_2.pmos.1 550 200
p data[12] vdd Reg_32bit_8.Reg_1bit_12.net_3 24 200
| device Reg_32bit_8.Reg_1bit_12.inverter_2.pmos.2 550 200
p data[12] vdd Reg_32bit_8.Reg_1bit_12.net_3 24 200
| device Reg_32bit_8.Reg_1bit_12.inverter_2.pmos.3 550 200
p data[12] vdd Reg_32bit_8.Reg_1bit_12.net_3 24 200
| device Reg_32bit_8.Reg_1bit_12.inverter_2.pmos.4 550 200
p data[12] vdd Reg_32bit_8.Reg_1bit_12.net_3 24 200
| end Reg_32bit_8.Reg_1bit_12.inverter_2
| device Reg_32bit_8.Reg_1bit_12.nmos_1 730 230
n inR1[9] Reg_32bit_8.Reg_1bit_12.net_2 out1[12] 24 100
| device Reg_32bit_8.Reg_1bit_12.nmos_2 730 360
n inR2[9] Reg_32bit_8.Reg_1bit_12.net_2 out2[12] 24 100
| end Reg_32bit_8.Reg_1bit_12
| begin Reg_32bit_8.Reg_1bit_13 510 1800
| begin Reg_32bit_8.Reg_1bit_13.inverter 560 210
| device Reg_32bit_8.Reg_1bit_13.inverter.nmos 550 360
n Reg_32bit_8.Reg_1bit_13.net_2 gnd Reg_32bit_8.Reg_1bit_13.net_1 24 100
| device Reg_32bit_8.Reg_1bit_13.inverter.pmos 550 200
p Reg_32bit_8.Reg_1bit_13.net_2 vdd Reg_32bit_8.Reg_1bit_13.net_1 24 200
| end Reg_32bit_8.Reg_1bit_13.inverter
| device Reg_32bit_8.Reg_1bit_13.nmos.1 390 260
n w[9] Reg_32bit_8.Reg_1bit_13.net_3 Reg_32bit_8.Reg_1bit_13.net_1 24 100
| device Reg_32bit_8.Reg_1bit_13.nmos.2 390 260
n w[9] Reg_32bit_8.Reg_1bit_13.net_3 Reg_32bit_8.Reg_1bit_13.net_1 24 100
| device Reg_32bit_8.Reg_1bit_13.nmos.3 390 260
n w[9] Reg_32bit_8.Reg_1bit_13.net_3 Reg_32bit_8.Reg_1bit_13.net_1 24 100
| device Reg_32bit_8.Reg_1bit_13.nmos.4 390 260
n w[9] Reg_32bit_8.Reg_1bit_13.net_3 Reg_32bit_8.Reg_1bit_13.net_1 24 100
| begin Reg_32bit_8.Reg_1bit_13.inverter_1 550 380
| device Reg_32bit_8.Reg_1bit_13.inverter_1.nmos.1 550 360
n Reg_32bit_8.Reg_1bit_13.net_1 gnd Reg_32bit_8.Reg_1bit_13.net_2 24 100
| device Reg_32bit_8.Reg_1bit_13.inverter_1.nmos.2 550 360
n Reg_32bit_8.Reg_1bit_13.net_1 gnd Reg_32bit_8.Reg_1bit_13.net_2 24 100
| device Reg_32bit_8.Reg_1bit_13.inverter_1.nmos.3 550 360
n Reg_32bit_8.Reg_1bit_13.net_1 gnd Reg_32bit_8.Reg_1bit_13.net_2 24 100
| device Reg_32bit_8.Reg_1bit_13.inverter_1.nmos.4 550 360
n Reg_32bit_8.Reg_1bit_13.net_1 gnd Reg_32bit_8.Reg_1bit_13.net_2 24 100
| device Reg_32bit_8.Reg_1bit_13.inverter_1.pmos.1 550 200
p Reg_32bit_8.Reg_1bit_13.net_1 vdd Reg_32bit_8.Reg_1bit_13.net_2 24 200
| device Reg_32bit_8.Reg_1bit_13.inverter_1.pmos.2 550 200
p Reg_32bit_8.Reg_1bit_13.net_1 vdd Reg_32bit_8.Reg_1bit_13.net_2 24 200
| device Reg_32bit_8.Reg_1bit_13.inverter_1.pmos.3 550 200
p Reg_32bit_8.Reg_1bit_13.net_1 vdd Reg_32bit_8.Reg_1bit_13.net_2 24 200
| device Reg_32bit_8.Reg_1bit_13.inverter_1.pmos.4 550 200
p Reg_32bit_8.Reg_1bit_13.net_1 vdd Reg_32bit_8.Reg_1bit_13.net_2 24 200
| end Reg_32bit_8.Reg_1bit_13.inverter_1
| begin Reg_32bit_8.Reg_1bit_13.inverter_2 290 260
| device Reg_32bit_8.Reg_1bit_13.inverter_2.nmos.1 550 360
n data[13] gnd Reg_32bit_8.Reg_1bit_13.net_3 24 100
| device Reg_32bit_8.Reg_1bit_13.inverter_2.nmos.2 550 360
n data[13] gnd Reg_32bit_8.Reg_1bit_13.net_3 24 100
| device Reg_32bit_8.Reg_1bit_13.inverter_2.nmos.3 550 360
n data[13] gnd Reg_32bit_8.Reg_1bit_13.net_3 24 100
| device Reg_32bit_8.Reg_1bit_13.inverter_2.nmos.4 550 360
n data[13] gnd Reg_32bit_8.Reg_1bit_13.net_3 24 100
| device Reg_32bit_8.Reg_1bit_13.inverter_2.pmos.1 550 200
p data[13] vdd Reg_32bit_8.Reg_1bit_13.net_3 24 200
| device Reg_32bit_8.Reg_1bit_13.inverter_2.pmos.2 550 200
p data[13] vdd Reg_32bit_8.Reg_1bit_13.net_3 24 200
| device Reg_32bit_8.Reg_1bit_13.inverter_2.pmos.3 550 200
p data[13] vdd Reg_32bit_8.Reg_1bit_13.net_3 24 200
| device Reg_32bit_8.Reg_1bit_13.inverter_2.pmos.4 550 200
p data[13] vdd Reg_32bit_8.Reg_1bit_13.net_3 24 200
| end Reg_32bit_8.Reg_1bit_13.inverter_2
| device Reg_32bit_8.Reg_1bit_13.nmos_1 730 230
n inR1[9] Reg_32bit_8.Reg_1bit_13.net_2 out1[13] 24 100
| device Reg_32bit_8.Reg_1bit_13.nmos_2 730 360
n inR2[9] Reg_32bit_8.Reg_1bit_13.net_2 out2[13] 24 100
| end Reg_32bit_8.Reg_1bit_13
| begin Reg_32bit_8.Reg_1bit_14 510 1930
| begin Reg_32bit_8.Reg_1bit_14.inverter 560 210
| device Reg_32bit_8.Reg_1bit_14.inverter.nmos 550 360
n Reg_32bit_8.Reg_1bit_14.net_2 gnd Reg_32bit_8.Reg_1bit_14.net_1 24 100
| device Reg_32bit_8.Reg_1bit_14.inverter.pmos 550 200
p Reg_32bit_8.Reg_1bit_14.net_2 vdd Reg_32bit_8.Reg_1bit_14.net_1 24 200
| end Reg_32bit_8.Reg_1bit_14.inverter
| device Reg_32bit_8.Reg_1bit_14.nmos.1 390 260
n w[9] Reg_32bit_8.Reg_1bit_14.net_3 Reg_32bit_8.Reg_1bit_14.net_1 24 100
| device Reg_32bit_8.Reg_1bit_14.nmos.2 390 260
n w[9] Reg_32bit_8.Reg_1bit_14.net_3 Reg_32bit_8.Reg_1bit_14.net_1 24 100
| device Reg_32bit_8.Reg_1bit_14.nmos.3 390 260
n w[9] Reg_32bit_8.Reg_1bit_14.net_3 Reg_32bit_8.Reg_1bit_14.net_1 24 100
| device Reg_32bit_8.Reg_1bit_14.nmos.4 390 260
n w[9] Reg_32bit_8.Reg_1bit_14.net_3 Reg_32bit_8.Reg_1bit_14.net_1 24 100
| begin Reg_32bit_8.Reg_1bit_14.inverter_1 550 380
| device Reg_32bit_8.Reg_1bit_14.inverter_1.nmos.1 550 360
n Reg_32bit_8.Reg_1bit_14.net_1 gnd Reg_32bit_8.Reg_1bit_14.net_2 24 100
| device Reg_32bit_8.Reg_1bit_14.inverter_1.nmos.2 550 360
n Reg_32bit_8.Reg_1bit_14.net_1 gnd Reg_32bit_8.Reg_1bit_14.net_2 24 100
| device Reg_32bit_8.Reg_1bit_14.inverter_1.nmos.3 550 360
n Reg_32bit_8.Reg_1bit_14.net_1 gnd Reg_32bit_8.Reg_1bit_14.net_2 24 100
| device Reg_32bit_8.Reg_1bit_14.inverter_1.nmos.4 550 360
n Reg_32bit_8.Reg_1bit_14.net_1 gnd Reg_32bit_8.Reg_1bit_14.net_2 24 100
| device Reg_32bit_8.Reg_1bit_14.inverter_1.pmos.1 550 200
p Reg_32bit_8.Reg_1bit_14.net_1 vdd Reg_32bit_8.Reg_1bit_14.net_2 24 200
| device Reg_32bit_8.Reg_1bit_14.inverter_1.pmos.2 550 200
p Reg_32bit_8.Reg_1bit_14.net_1 vdd Reg_32bit_8.Reg_1bit_14.net_2 24 200
| device Reg_32bit_8.Reg_1bit_14.inverter_1.pmos.3 550 200
p Reg_32bit_8.Reg_1bit_14.net_1 vdd Reg_32bit_8.Reg_1bit_14.net_2 24 200
| device Reg_32bit_8.Reg_1bit_14.inverter_1.pmos.4 550 200
p Reg_32bit_8.Reg_1bit_14.net_1 vdd Reg_32bit_8.Reg_1bit_14.net_2 24 200
| end Reg_32bit_8.Reg_1bit_14.inverter_1
| begin Reg_32bit_8.Reg_1bit_14.inverter_2 290 260
| device Reg_32bit_8.Reg_1bit_14.inverter_2.nmos.1 550 360
n data[14] gnd Reg_32bit_8.Reg_1bit_14.net_3 24 100
| device Reg_32bit_8.Reg_1bit_14.inverter_2.nmos.2 550 360
n data[14] gnd Reg_32bit_8.Reg_1bit_14.net_3 24 100
| device Reg_32bit_8.Reg_1bit_14.inverter_2.nmos.3 550 360
n data[14] gnd Reg_32bit_8.Reg_1bit_14.net_3 24 100
| device Reg_32bit_8.Reg_1bit_14.inverter_2.nmos.4 550 360
n data[14] gnd Reg_32bit_8.Reg_1bit_14.net_3 24 100
| device Reg_32bit_8.Reg_1bit_14.inverter_2.pmos.1 550 200
p data[14] vdd Reg_32bit_8.Reg_1bit_14.net_3 24 200
| device Reg_32bit_8.Reg_1bit_14.inverter_2.pmos.2 550 200
p data[14] vdd Reg_32bit_8.Reg_1bit_14.net_3 24 200
| device Reg_32bit_8.Reg_1bit_14.inverter_2.pmos.3 550 200
p data[14] vdd Reg_32bit_8.Reg_1bit_14.net_3 24 200
| device Reg_32bit_8.Reg_1bit_14.inverter_2.pmos.4 550 200
p data[14] vdd Reg_32bit_8.Reg_1bit_14.net_3 24 200
| end Reg_32bit_8.Reg_1bit_14.inverter_2
| device Reg_32bit_8.Reg_1bit_14.nmos_1 730 230
n inR1[9] Reg_32bit_8.Reg_1bit_14.net_2 out1[14] 24 100
| device Reg_32bit_8.Reg_1bit_14.nmos_2 730 360
n inR2[9] Reg_32bit_8.Reg_1bit_14.net_2 out2[14] 24 100
| end Reg_32bit_8.Reg_1bit_14
| begin Reg_32bit_8.Reg_1bit_15 510 2060
| begin Reg_32bit_8.Reg_1bit_15.inverter 560 210
| device Reg_32bit_8.Reg_1bit_15.inverter.nmos 550 360
n Reg_32bit_8.Reg_1bit_15.net_2 gnd Reg_32bit_8.Reg_1bit_15.net_1 24 100
| device Reg_32bit_8.Reg_1bit_15.inverter.pmos 550 200
p Reg_32bit_8.Reg_1bit_15.net_2 vdd Reg_32bit_8.Reg_1bit_15.net_1 24 200
| end Reg_32bit_8.Reg_1bit_15.inverter
| device Reg_32bit_8.Reg_1bit_15.nmos.1 390 260
n w[9] Reg_32bit_8.Reg_1bit_15.net_3 Reg_32bit_8.Reg_1bit_15.net_1 24 100
| device Reg_32bit_8.Reg_1bit_15.nmos.2 390 260
n w[9] Reg_32bit_8.Reg_1bit_15.net_3 Reg_32bit_8.Reg_1bit_15.net_1 24 100
| device Reg_32bit_8.Reg_1bit_15.nmos.3 390 260
n w[9] Reg_32bit_8.Reg_1bit_15.net_3 Reg_32bit_8.Reg_1bit_15.net_1 24 100
| device Reg_32bit_8.Reg_1bit_15.nmos.4 390 260
n w[9] Reg_32bit_8.Reg_1bit_15.net_3 Reg_32bit_8.Reg_1bit_15.net_1 24 100
| begin Reg_32bit_8.Reg_1bit_15.inverter_1 550 380
| device Reg_32bit_8.Reg_1bit_15.inverter_1.nmos.1 550 360
n Reg_32bit_8.Reg_1bit_15.net_1 gnd Reg_32bit_8.Reg_1bit_15.net_2 24 100
| device Reg_32bit_8.Reg_1bit_15.inverter_1.nmos.2 550 360
n Reg_32bit_8.Reg_1bit_15.net_1 gnd Reg_32bit_8.Reg_1bit_15.net_2 24 100
| device Reg_32bit_8.Reg_1bit_15.inverter_1.nmos.3 550 360
n Reg_32bit_8.Reg_1bit_15.net_1 gnd Reg_32bit_8.Reg_1bit_15.net_2 24 100
| device Reg_32bit_8.Reg_1bit_15.inverter_1.nmos.4 550 360
n Reg_32bit_8.Reg_1bit_15.net_1 gnd Reg_32bit_8.Reg_1bit_15.net_2 24 100
| device Reg_32bit_8.Reg_1bit_15.inverter_1.pmos.1 550 200
p Reg_32bit_8.Reg_1bit_15.net_1 vdd Reg_32bit_8.Reg_1bit_15.net_2 24 200
| device Reg_32bit_8.Reg_1bit_15.inverter_1.pmos.2 550 200
p Reg_32bit_8.Reg_1bit_15.net_1 vdd Reg_32bit_8.Reg_1bit_15.net_2 24 200
| device Reg_32bit_8.Reg_1bit_15.inverter_1.pmos.3 550 200
p Reg_32bit_8.Reg_1bit_15.net_1 vdd Reg_32bit_8.Reg_1bit_15.net_2 24 200
| device Reg_32bit_8.Reg_1bit_15.inverter_1.pmos.4 550 200
p Reg_32bit_8.Reg_1bit_15.net_1 vdd Reg_32bit_8.Reg_1bit_15.net_2 24 200
| end Reg_32bit_8.Reg_1bit_15.inverter_1
| begin Reg_32bit_8.Reg_1bit_15.inverter_2 290 260
| device Reg_32bit_8.Reg_1bit_15.inverter_2.nmos.1 550 360
n data[15] gnd Reg_32bit_8.Reg_1bit_15.net_3 24 100
| device Reg_32bit_8.Reg_1bit_15.inverter_2.nmos.2 550 360
n data[15] gnd Reg_32bit_8.Reg_1bit_15.net_3 24 100
| device Reg_32bit_8.Reg_1bit_15.inverter_2.nmos.3 550 360
n data[15] gnd Reg_32bit_8.Reg_1bit_15.net_3 24 100
| device Reg_32bit_8.Reg_1bit_15.inverter_2.nmos.4 550 360
n data[15] gnd Reg_32bit_8.Reg_1bit_15.net_3 24 100
| device Reg_32bit_8.Reg_1bit_15.inverter_2.pmos.1 550 200
p data[15] vdd Reg_32bit_8.Reg_1bit_15.net_3 24 200
| device Reg_32bit_8.Reg_1bit_15.inverter_2.pmos.2 550 200
p data[15] vdd Reg_32bit_8.Reg_1bit_15.net_3 24 200
| device Reg_32bit_8.Reg_1bit_15.inverter_2.pmos.3 550 200
p data[15] vdd Reg_32bit_8.Reg_1bit_15.net_3 24 200
| device Reg_32bit_8.Reg_1bit_15.inverter_2.pmos.4 550 200
p data[15] vdd Reg_32bit_8.Reg_1bit_15.net_3 24 200
| end Reg_32bit_8.Reg_1bit_15.inverter_2
| device Reg_32bit_8.Reg_1bit_15.nmos_1 730 230
n inR1[9] Reg_32bit_8.Reg_1bit_15.net_2 out1[15] 24 100
| device Reg_32bit_8.Reg_1bit_15.nmos_2 730 360
n inR2[9] Reg_32bit_8.Reg_1bit_15.net_2 out2[15] 24 100
| end Reg_32bit_8.Reg_1bit_15
| begin Reg_32bit_8.Reg_1bit_16 510 2200
| begin Reg_32bit_8.Reg_1bit_16.inverter 560 210
| device Reg_32bit_8.Reg_1bit_16.inverter.nmos 550 360
n Reg_32bit_8.Reg_1bit_16.net_2 gnd Reg_32bit_8.Reg_1bit_16.net_1 24 100
| device Reg_32bit_8.Reg_1bit_16.inverter.pmos 550 200
p Reg_32bit_8.Reg_1bit_16.net_2 vdd Reg_32bit_8.Reg_1bit_16.net_1 24 200
| end Reg_32bit_8.Reg_1bit_16.inverter
| device Reg_32bit_8.Reg_1bit_16.nmos.1 390 260
n w[9] Reg_32bit_8.Reg_1bit_16.net_3 Reg_32bit_8.Reg_1bit_16.net_1 24 100
| device Reg_32bit_8.Reg_1bit_16.nmos.2 390 260
n w[9] Reg_32bit_8.Reg_1bit_16.net_3 Reg_32bit_8.Reg_1bit_16.net_1 24 100
| device Reg_32bit_8.Reg_1bit_16.nmos.3 390 260
n w[9] Reg_32bit_8.Reg_1bit_16.net_3 Reg_32bit_8.Reg_1bit_16.net_1 24 100
| device Reg_32bit_8.Reg_1bit_16.nmos.4 390 260
n w[9] Reg_32bit_8.Reg_1bit_16.net_3 Reg_32bit_8.Reg_1bit_16.net_1 24 100
| begin Reg_32bit_8.Reg_1bit_16.inverter_1 550 380
| device Reg_32bit_8.Reg_1bit_16.inverter_1.nmos.1 550 360
n Reg_32bit_8.Reg_1bit_16.net_1 gnd Reg_32bit_8.Reg_1bit_16.net_2 24 100
| device Reg_32bit_8.Reg_1bit_16.inverter_1.nmos.2 550 360
n Reg_32bit_8.Reg_1bit_16.net_1 gnd Reg_32bit_8.Reg_1bit_16.net_2 24 100
| device Reg_32bit_8.Reg_1bit_16.inverter_1.nmos.3 550 360
n Reg_32bit_8.Reg_1bit_16.net_1 gnd Reg_32bit_8.Reg_1bit_16.net_2 24 100
| device Reg_32bit_8.Reg_1bit_16.inverter_1.nmos.4 550 360
n Reg_32bit_8.Reg_1bit_16.net_1 gnd Reg_32bit_8.Reg_1bit_16.net_2 24 100
| device Reg_32bit_8.Reg_1bit_16.inverter_1.pmos.1 550 200
p Reg_32bit_8.Reg_1bit_16.net_1 vdd Reg_32bit_8.Reg_1bit_16.net_2 24 200
| device Reg_32bit_8.Reg_1bit_16.inverter_1.pmos.2 550 200
p Reg_32bit_8.Reg_1bit_16.net_1 vdd Reg_32bit_8.Reg_1bit_16.net_2 24 200
| device Reg_32bit_8.Reg_1bit_16.inverter_1.pmos.3 550 200
p Reg_32bit_8.Reg_1bit_16.net_1 vdd Reg_32bit_8.Reg_1bit_16.net_2 24 200
| device Reg_32bit_8.Reg_1bit_16.inverter_1.pmos.4 550 200
p Reg_32bit_8.Reg_1bit_16.net_1 vdd Reg_32bit_8.Reg_1bit_16.net_2 24 200
| end Reg_32bit_8.Reg_1bit_16.inverter_1
| begin Reg_32bit_8.Reg_1bit_16.inverter_2 290 260
| device Reg_32bit_8.Reg_1bit_16.inverter_2.nmos.1 550 360
n data[16] gnd Reg_32bit_8.Reg_1bit_16.net_3 24 100
| device Reg_32bit_8.Reg_1bit_16.inverter_2.nmos.2 550 360
n data[16] gnd Reg_32bit_8.Reg_1bit_16.net_3 24 100
| device Reg_32bit_8.Reg_1bit_16.inverter_2.nmos.3 550 360
n data[16] gnd Reg_32bit_8.Reg_1bit_16.net_3 24 100
| device Reg_32bit_8.Reg_1bit_16.inverter_2.nmos.4 550 360
n data[16] gnd Reg_32bit_8.Reg_1bit_16.net_3 24 100
| device Reg_32bit_8.Reg_1bit_16.inverter_2.pmos.1 550 200
p data[16] vdd Reg_32bit_8.Reg_1bit_16.net_3 24 200
| device Reg_32bit_8.Reg_1bit_16.inverter_2.pmos.2 550 200
p data[16] vdd Reg_32bit_8.Reg_1bit_16.net_3 24 200
| device Reg_32bit_8.Reg_1bit_16.inverter_2.pmos.3 550 200
p data[16] vdd Reg_32bit_8.Reg_1bit_16.net_3 24 200
| device Reg_32bit_8.Reg_1bit_16.inverter_2.pmos.4 550 200
p data[16] vdd Reg_32bit_8.Reg_1bit_16.net_3 24 200
| end Reg_32bit_8.Reg_1bit_16.inverter_2
| device Reg_32bit_8.Reg_1bit_16.nmos_1 730 230
n inR1[9] Reg_32bit_8.Reg_1bit_16.net_2 out1[16] 24 100
| device Reg_32bit_8.Reg_1bit_16.nmos_2 730 360
n inR2[9] Reg_32bit_8.Reg_1bit_16.net_2 out2[16] 24 100
| end Reg_32bit_8.Reg_1bit_16
| begin Reg_32bit_8.Reg_1bit_17 510 2330
| begin Reg_32bit_8.Reg_1bit_17.inverter 560 210
| device Reg_32bit_8.Reg_1bit_17.inverter.nmos 550 360
n Reg_32bit_8.Reg_1bit_17.net_2 gnd Reg_32bit_8.Reg_1bit_17.net_1 24 100
| device Reg_32bit_8.Reg_1bit_17.inverter.pmos 550 200
p Reg_32bit_8.Reg_1bit_17.net_2 vdd Reg_32bit_8.Reg_1bit_17.net_1 24 200
| end Reg_32bit_8.Reg_1bit_17.inverter
| device Reg_32bit_8.Reg_1bit_17.nmos.1 390 260
n w[9] Reg_32bit_8.Reg_1bit_17.net_3 Reg_32bit_8.Reg_1bit_17.net_1 24 100
| device Reg_32bit_8.Reg_1bit_17.nmos.2 390 260
n w[9] Reg_32bit_8.Reg_1bit_17.net_3 Reg_32bit_8.Reg_1bit_17.net_1 24 100
| device Reg_32bit_8.Reg_1bit_17.nmos.3 390 260
n w[9] Reg_32bit_8.Reg_1bit_17.net_3 Reg_32bit_8.Reg_1bit_17.net_1 24 100
| device Reg_32bit_8.Reg_1bit_17.nmos.4 390 260
n w[9] Reg_32bit_8.Reg_1bit_17.net_3 Reg_32bit_8.Reg_1bit_17.net_1 24 100
| begin Reg_32bit_8.Reg_1bit_17.inverter_1 550 380
| device Reg_32bit_8.Reg_1bit_17.inverter_1.nmos.1 550 360
n Reg_32bit_8.Reg_1bit_17.net_1 gnd Reg_32bit_8.Reg_1bit_17.net_2 24 100
| device Reg_32bit_8.Reg_1bit_17.inverter_1.nmos.2 550 360
n Reg_32bit_8.Reg_1bit_17.net_1 gnd Reg_32bit_8.Reg_1bit_17.net_2 24 100
| device Reg_32bit_8.Reg_1bit_17.inverter_1.nmos.3 550 360
n Reg_32bit_8.Reg_1bit_17.net_1 gnd Reg_32bit_8.Reg_1bit_17.net_2 24 100
| device Reg_32bit_8.Reg_1bit_17.inverter_1.nmos.4 550 360
n Reg_32bit_8.Reg_1bit_17.net_1 gnd Reg_32bit_8.Reg_1bit_17.net_2 24 100
| device Reg_32bit_8.Reg_1bit_17.inverter_1.pmos.1 550 200
p Reg_32bit_8.Reg_1bit_17.net_1 vdd Reg_32bit_8.Reg_1bit_17.net_2 24 200
| device Reg_32bit_8.Reg_1bit_17.inverter_1.pmos.2 550 200
p Reg_32bit_8.Reg_1bit_17.net_1 vdd Reg_32bit_8.Reg_1bit_17.net_2 24 200
| device Reg_32bit_8.Reg_1bit_17.inverter_1.pmos.3 550 200
p Reg_32bit_8.Reg_1bit_17.net_1 vdd Reg_32bit_8.Reg_1bit_17.net_2 24 200
| device Reg_32bit_8.Reg_1bit_17.inverter_1.pmos.4 550 200
p Reg_32bit_8.Reg_1bit_17.net_1 vdd Reg_32bit_8.Reg_1bit_17.net_2 24 200
| end Reg_32bit_8.Reg_1bit_17.inverter_1
| begin Reg_32bit_8.Reg_1bit_17.inverter_2 290 260
| device Reg_32bit_8.Reg_1bit_17.inverter_2.nmos.1 550 360
n data[17] gnd Reg_32bit_8.Reg_1bit_17.net_3 24 100
| device Reg_32bit_8.Reg_1bit_17.inverter_2.nmos.2 550 360
n data[17] gnd Reg_32bit_8.Reg_1bit_17.net_3 24 100
| device Reg_32bit_8.Reg_1bit_17.inverter_2.nmos.3 550 360
n data[17] gnd Reg_32bit_8.Reg_1bit_17.net_3 24 100
| device Reg_32bit_8.Reg_1bit_17.inverter_2.nmos.4 550 360
n data[17] gnd Reg_32bit_8.Reg_1bit_17.net_3 24 100
| device Reg_32bit_8.Reg_1bit_17.inverter_2.pmos.1 550 200
p data[17] vdd Reg_32bit_8.Reg_1bit_17.net_3 24 200
| device Reg_32bit_8.Reg_1bit_17.inverter_2.pmos.2 550 200
p data[17] vdd Reg_32bit_8.Reg_1bit_17.net_3 24 200
| device Reg_32bit_8.Reg_1bit_17.inverter_2.pmos.3 550 200
p data[17] vdd Reg_32bit_8.Reg_1bit_17.net_3 24 200
| device Reg_32bit_8.Reg_1bit_17.inverter_2.pmos.4 550 200
p data[17] vdd Reg_32bit_8.Reg_1bit_17.net_3 24 200
| end Reg_32bit_8.Reg_1bit_17.inverter_2
| device Reg_32bit_8.Reg_1bit_17.nmos_1 730 230
n inR1[9] Reg_32bit_8.Reg_1bit_17.net_2 out1[17] 24 100
| device Reg_32bit_8.Reg_1bit_17.nmos_2 730 360
n inR2[9] Reg_32bit_8.Reg_1bit_17.net_2 out2[17] 24 100
| end Reg_32bit_8.Reg_1bit_17
| begin Reg_32bit_8.Reg_1bit_18 510 2460
| begin Reg_32bit_8.Reg_1bit_18.inverter 560 210
| device Reg_32bit_8.Reg_1bit_18.inverter.nmos 550 360
n Reg_32bit_8.Reg_1bit_18.net_2 gnd Reg_32bit_8.Reg_1bit_18.net_1 24 100
| device Reg_32bit_8.Reg_1bit_18.inverter.pmos 550 200
p Reg_32bit_8.Reg_1bit_18.net_2 vdd Reg_32bit_8.Reg_1bit_18.net_1 24 200
| end Reg_32bit_8.Reg_1bit_18.inverter
| device Reg_32bit_8.Reg_1bit_18.nmos.1 390 260
n w[9] Reg_32bit_8.Reg_1bit_18.net_3 Reg_32bit_8.Reg_1bit_18.net_1 24 100
| device Reg_32bit_8.Reg_1bit_18.nmos.2 390 260
n w[9] Reg_32bit_8.Reg_1bit_18.net_3 Reg_32bit_8.Reg_1bit_18.net_1 24 100
| device Reg_32bit_8.Reg_1bit_18.nmos.3 390 260
n w[9] Reg_32bit_8.Reg_1bit_18.net_3 Reg_32bit_8.Reg_1bit_18.net_1 24 100
| device Reg_32bit_8.Reg_1bit_18.nmos.4 390 260
n w[9] Reg_32bit_8.Reg_1bit_18.net_3 Reg_32bit_8.Reg_1bit_18.net_1 24 100
| begin Reg_32bit_8.Reg_1bit_18.inverter_1 550 380
| device Reg_32bit_8.Reg_1bit_18.inverter_1.nmos.1 550 360
n Reg_32bit_8.Reg_1bit_18.net_1 gnd Reg_32bit_8.Reg_1bit_18.net_2 24 100
| device Reg_32bit_8.Reg_1bit_18.inverter_1.nmos.2 550 360
n Reg_32bit_8.Reg_1bit_18.net_1 gnd Reg_32bit_8.Reg_1bit_18.net_2 24 100
| device Reg_32bit_8.Reg_1bit_18.inverter_1.nmos.3 550 360
n Reg_32bit_8.Reg_1bit_18.net_1 gnd Reg_32bit_8.Reg_1bit_18.net_2 24 100
| device Reg_32bit_8.Reg_1bit_18.inverter_1.nmos.4 550 360
n Reg_32bit_8.Reg_1bit_18.net_1 gnd Reg_32bit_8.Reg_1bit_18.net_2 24 100
| device Reg_32bit_8.Reg_1bit_18.inverter_1.pmos.1 550 200
p Reg_32bit_8.Reg_1bit_18.net_1 vdd Reg_32bit_8.Reg_1bit_18.net_2 24 200
| device Reg_32bit_8.Reg_1bit_18.inverter_1.pmos.2 550 200
p Reg_32bit_8.Reg_1bit_18.net_1 vdd Reg_32bit_8.Reg_1bit_18.net_2 24 200
| device Reg_32bit_8.Reg_1bit_18.inverter_1.pmos.3 550 200
p Reg_32bit_8.Reg_1bit_18.net_1 vdd Reg_32bit_8.Reg_1bit_18.net_2 24 200
| device Reg_32bit_8.Reg_1bit_18.inverter_1.pmos.4 550 200
p Reg_32bit_8.Reg_1bit_18.net_1 vdd Reg_32bit_8.Reg_1bit_18.net_2 24 200
| end Reg_32bit_8.Reg_1bit_18.inverter_1
| begin Reg_32bit_8.Reg_1bit_18.inverter_2 290 260
| device Reg_32bit_8.Reg_1bit_18.inverter_2.nmos.1 550 360
n data[18] gnd Reg_32bit_8.Reg_1bit_18.net_3 24 100
| device Reg_32bit_8.Reg_1bit_18.inverter_2.nmos.2 550 360
n data[18] gnd Reg_32bit_8.Reg_1bit_18.net_3 24 100
| device Reg_32bit_8.Reg_1bit_18.inverter_2.nmos.3 550 360
n data[18] gnd Reg_32bit_8.Reg_1bit_18.net_3 24 100
| device Reg_32bit_8.Reg_1bit_18.inverter_2.nmos.4 550 360
n data[18] gnd Reg_32bit_8.Reg_1bit_18.net_3 24 100
| device Reg_32bit_8.Reg_1bit_18.inverter_2.pmos.1 550 200
p data[18] vdd Reg_32bit_8.Reg_1bit_18.net_3 24 200
| device Reg_32bit_8.Reg_1bit_18.inverter_2.pmos.2 550 200
p data[18] vdd Reg_32bit_8.Reg_1bit_18.net_3 24 200
| device Reg_32bit_8.Reg_1bit_18.inverter_2.pmos.3 550 200
p data[18] vdd Reg_32bit_8.Reg_1bit_18.net_3 24 200
| device Reg_32bit_8.Reg_1bit_18.inverter_2.pmos.4 550 200
p data[18] vdd Reg_32bit_8.Reg_1bit_18.net_3 24 200
| end Reg_32bit_8.Reg_1bit_18.inverter_2
| device Reg_32bit_8.Reg_1bit_18.nmos_1 730 230
n inR1[9] Reg_32bit_8.Reg_1bit_18.net_2 out1[18] 24 100
| device Reg_32bit_8.Reg_1bit_18.nmos_2 730 360
n inR2[9] Reg_32bit_8.Reg_1bit_18.net_2 out2[18] 24 100
| end Reg_32bit_8.Reg_1bit_18
| begin Reg_32bit_8.Reg_1bit_19 510 2590
| begin Reg_32bit_8.Reg_1bit_19.inverter 560 210
| device Reg_32bit_8.Reg_1bit_19.inverter.nmos 550 360
n Reg_32bit_8.Reg_1bit_19.net_2 gnd Reg_32bit_8.Reg_1bit_19.net_1 24 100
| device Reg_32bit_8.Reg_1bit_19.inverter.pmos 550 200
p Reg_32bit_8.Reg_1bit_19.net_2 vdd Reg_32bit_8.Reg_1bit_19.net_1 24 200
| end Reg_32bit_8.Reg_1bit_19.inverter
| device Reg_32bit_8.Reg_1bit_19.nmos.1 390 260
n w[9] Reg_32bit_8.Reg_1bit_19.net_3 Reg_32bit_8.Reg_1bit_19.net_1 24 100
| device Reg_32bit_8.Reg_1bit_19.nmos.2 390 260
n w[9] Reg_32bit_8.Reg_1bit_19.net_3 Reg_32bit_8.Reg_1bit_19.net_1 24 100
| device Reg_32bit_8.Reg_1bit_19.nmos.3 390 260
n w[9] Reg_32bit_8.Reg_1bit_19.net_3 Reg_32bit_8.Reg_1bit_19.net_1 24 100
| device Reg_32bit_8.Reg_1bit_19.nmos.4 390 260
n w[9] Reg_32bit_8.Reg_1bit_19.net_3 Reg_32bit_8.Reg_1bit_19.net_1 24 100
| begin Reg_32bit_8.Reg_1bit_19.inverter_1 550 380
| device Reg_32bit_8.Reg_1bit_19.inverter_1.nmos.1 550 360
n Reg_32bit_8.Reg_1bit_19.net_1 gnd Reg_32bit_8.Reg_1bit_19.net_2 24 100
| device Reg_32bit_8.Reg_1bit_19.inverter_1.nmos.2 550 360
n Reg_32bit_8.Reg_1bit_19.net_1 gnd Reg_32bit_8.Reg_1bit_19.net_2 24 100
| device Reg_32bit_8.Reg_1bit_19.inverter_1.nmos.3 550 360
n Reg_32bit_8.Reg_1bit_19.net_1 gnd Reg_32bit_8.Reg_1bit_19.net_2 24 100
| device Reg_32bit_8.Reg_1bit_19.inverter_1.nmos.4 550 360
n Reg_32bit_8.Reg_1bit_19.net_1 gnd Reg_32bit_8.Reg_1bit_19.net_2 24 100
| device Reg_32bit_8.Reg_1bit_19.inverter_1.pmos.1 550 200
p Reg_32bit_8.Reg_1bit_19.net_1 vdd Reg_32bit_8.Reg_1bit_19.net_2 24 200
| device Reg_32bit_8.Reg_1bit_19.inverter_1.pmos.2 550 200
p Reg_32bit_8.Reg_1bit_19.net_1 vdd Reg_32bit_8.Reg_1bit_19.net_2 24 200
| device Reg_32bit_8.Reg_1bit_19.inverter_1.pmos.3 550 200
p Reg_32bit_8.Reg_1bit_19.net_1 vdd Reg_32bit_8.Reg_1bit_19.net_2 24 200
| device Reg_32bit_8.Reg_1bit_19.inverter_1.pmos.4 550 200
p Reg_32bit_8.Reg_1bit_19.net_1 vdd Reg_32bit_8.Reg_1bit_19.net_2 24 200
| end Reg_32bit_8.Reg_1bit_19.inverter_1
| begin Reg_32bit_8.Reg_1bit_19.inverter_2 290 260
| device Reg_32bit_8.Reg_1bit_19.inverter_2.nmos.1 550 360
n data[19] gnd Reg_32bit_8.Reg_1bit_19.net_3 24 100
| device Reg_32bit_8.Reg_1bit_19.inverter_2.nmos.2 550 360
n data[19] gnd Reg_32bit_8.Reg_1bit_19.net_3 24 100
| device Reg_32bit_8.Reg_1bit_19.inverter_2.nmos.3 550 360
n data[19] gnd Reg_32bit_8.Reg_1bit_19.net_3 24 100
| device Reg_32bit_8.Reg_1bit_19.inverter_2.nmos.4 550 360
n data[19] gnd Reg_32bit_8.Reg_1bit_19.net_3 24 100
| device Reg_32bit_8.Reg_1bit_19.inverter_2.pmos.1 550 200
p data[19] vdd Reg_32bit_8.Reg_1bit_19.net_3 24 200
| device Reg_32bit_8.Reg_1bit_19.inverter_2.pmos.2 550 200
p data[19] vdd Reg_32bit_8.Reg_1bit_19.net_3 24 200
| device Reg_32bit_8.Reg_1bit_19.inverter_2.pmos.3 550 200
p data[19] vdd Reg_32bit_8.Reg_1bit_19.net_3 24 200
| device Reg_32bit_8.Reg_1bit_19.inverter_2.pmos.4 550 200
p data[19] vdd Reg_32bit_8.Reg_1bit_19.net_3 24 200
| end Reg_32bit_8.Reg_1bit_19.inverter_2
| device Reg_32bit_8.Reg_1bit_19.nmos_1 730 230
n inR1[9] Reg_32bit_8.Reg_1bit_19.net_2 out1[19] 24 100
| device Reg_32bit_8.Reg_1bit_19.nmos_2 730 360
n inR2[9] Reg_32bit_8.Reg_1bit_19.net_2 out2[19] 24 100
| end Reg_32bit_8.Reg_1bit_19
| begin Reg_32bit_8.Reg_1bit_20 510 2720
| begin Reg_32bit_8.Reg_1bit_20.inverter 560 210
| device Reg_32bit_8.Reg_1bit_20.inverter.nmos 550 360
n Reg_32bit_8.Reg_1bit_20.net_2 gnd Reg_32bit_8.Reg_1bit_20.net_1 24 100
| device Reg_32bit_8.Reg_1bit_20.inverter.pmos 550 200
p Reg_32bit_8.Reg_1bit_20.net_2 vdd Reg_32bit_8.Reg_1bit_20.net_1 24 200
| end Reg_32bit_8.Reg_1bit_20.inverter
| device Reg_32bit_8.Reg_1bit_20.nmos.1 390 260
n w[9] Reg_32bit_8.Reg_1bit_20.net_3 Reg_32bit_8.Reg_1bit_20.net_1 24 100
| device Reg_32bit_8.Reg_1bit_20.nmos.2 390 260
n w[9] Reg_32bit_8.Reg_1bit_20.net_3 Reg_32bit_8.Reg_1bit_20.net_1 24 100
| device Reg_32bit_8.Reg_1bit_20.nmos.3 390 260
n w[9] Reg_32bit_8.Reg_1bit_20.net_3 Reg_32bit_8.Reg_1bit_20.net_1 24 100
| device Reg_32bit_8.Reg_1bit_20.nmos.4 390 260
n w[9] Reg_32bit_8.Reg_1bit_20.net_3 Reg_32bit_8.Reg_1bit_20.net_1 24 100
| begin Reg_32bit_8.Reg_1bit_20.inverter_1 550 380
| device Reg_32bit_8.Reg_1bit_20.inverter_1.nmos.1 550 360
n Reg_32bit_8.Reg_1bit_20.net_1 gnd Reg_32bit_8.Reg_1bit_20.net_2 24 100
| device Reg_32bit_8.Reg_1bit_20.inverter_1.nmos.2 550 360
n Reg_32bit_8.Reg_1bit_20.net_1 gnd Reg_32bit_8.Reg_1bit_20.net_2 24 100
| device Reg_32bit_8.Reg_1bit_20.inverter_1.nmos.3 550 360
n Reg_32bit_8.Reg_1bit_20.net_1 gnd Reg_32bit_8.Reg_1bit_20.net_2 24 100
| device Reg_32bit_8.Reg_1bit_20.inverter_1.nmos.4 550 360
n Reg_32bit_8.Reg_1bit_20.net_1 gnd Reg_32bit_8.Reg_1bit_20.net_2 24 100
| device Reg_32bit_8.Reg_1bit_20.inverter_1.pmos.1 550 200
p Reg_32bit_8.Reg_1bit_20.net_1 vdd Reg_32bit_8.Reg_1bit_20.net_2 24 200
| device Reg_32bit_8.Reg_1bit_20.inverter_1.pmos.2 550 200
p Reg_32bit_8.Reg_1bit_20.net_1 vdd Reg_32bit_8.Reg_1bit_20.net_2 24 200
| device Reg_32bit_8.Reg_1bit_20.inverter_1.pmos.3 550 200
p Reg_32bit_8.Reg_1bit_20.net_1 vdd Reg_32bit_8.Reg_1bit_20.net_2 24 200
| device Reg_32bit_8.Reg_1bit_20.inverter_1.pmos.4 550 200
p Reg_32bit_8.Reg_1bit_20.net_1 vdd Reg_32bit_8.Reg_1bit_20.net_2 24 200
| end Reg_32bit_8.Reg_1bit_20.inverter_1
| begin Reg_32bit_8.Reg_1bit_20.inverter_2 290 260
| device Reg_32bit_8.Reg_1bit_20.inverter_2.nmos.1 550 360
n data[20] gnd Reg_32bit_8.Reg_1bit_20.net_3 24 100
| device Reg_32bit_8.Reg_1bit_20.inverter_2.nmos.2 550 360
n data[20] gnd Reg_32bit_8.Reg_1bit_20.net_3 24 100
| device Reg_32bit_8.Reg_1bit_20.inverter_2.nmos.3 550 360
n data[20] gnd Reg_32bit_8.Reg_1bit_20.net_3 24 100
| device Reg_32bit_8.Reg_1bit_20.inverter_2.nmos.4 550 360
n data[20] gnd Reg_32bit_8.Reg_1bit_20.net_3 24 100
| device Reg_32bit_8.Reg_1bit_20.inverter_2.pmos.1 550 200
p data[20] vdd Reg_32bit_8.Reg_1bit_20.net_3 24 200
| device Reg_32bit_8.Reg_1bit_20.inverter_2.pmos.2 550 200
p data[20] vdd Reg_32bit_8.Reg_1bit_20.net_3 24 200
| device Reg_32bit_8.Reg_1bit_20.inverter_2.pmos.3 550 200
p data[20] vdd Reg_32bit_8.Reg_1bit_20.net_3 24 200
| device Reg_32bit_8.Reg_1bit_20.inverter_2.pmos.4 550 200
p data[20] vdd Reg_32bit_8.Reg_1bit_20.net_3 24 200
| end Reg_32bit_8.Reg_1bit_20.inverter_2
| device Reg_32bit_8.Reg_1bit_20.nmos_1 730 230
n inR1[9] Reg_32bit_8.Reg_1bit_20.net_2 out1[20] 24 100
| device Reg_32bit_8.Reg_1bit_20.nmos_2 730 360
n inR2[9] Reg_32bit_8.Reg_1bit_20.net_2 out2[20] 24 100
| end Reg_32bit_8.Reg_1bit_20
| begin Reg_32bit_8.Reg_1bit_21 510 2850
| begin Reg_32bit_8.Reg_1bit_21.inverter 560 210
| device Reg_32bit_8.Reg_1bit_21.inverter.nmos 550 360
n Reg_32bit_8.Reg_1bit_21.net_2 gnd Reg_32bit_8.Reg_1bit_21.net_1 24 100
| device Reg_32bit_8.Reg_1bit_21.inverter.pmos 550 200
p Reg_32bit_8.Reg_1bit_21.net_2 vdd Reg_32bit_8.Reg_1bit_21.net_1 24 200
| end Reg_32bit_8.Reg_1bit_21.inverter
| device Reg_32bit_8.Reg_1bit_21.nmos.1 390 260
n w[9] Reg_32bit_8.Reg_1bit_21.net_3 Reg_32bit_8.Reg_1bit_21.net_1 24 100
| device Reg_32bit_8.Reg_1bit_21.nmos.2 390 260
n w[9] Reg_32bit_8.Reg_1bit_21.net_3 Reg_32bit_8.Reg_1bit_21.net_1 24 100
| device Reg_32bit_8.Reg_1bit_21.nmos.3 390 260
n w[9] Reg_32bit_8.Reg_1bit_21.net_3 Reg_32bit_8.Reg_1bit_21.net_1 24 100
| device Reg_32bit_8.Reg_1bit_21.nmos.4 390 260
n w[9] Reg_32bit_8.Reg_1bit_21.net_3 Reg_32bit_8.Reg_1bit_21.net_1 24 100
| begin Reg_32bit_8.Reg_1bit_21.inverter_1 550 380
| device Reg_32bit_8.Reg_1bit_21.inverter_1.nmos.1 550 360
n Reg_32bit_8.Reg_1bit_21.net_1 gnd Reg_32bit_8.Reg_1bit_21.net_2 24 100
| device Reg_32bit_8.Reg_1bit_21.inverter_1.nmos.2 550 360
n Reg_32bit_8.Reg_1bit_21.net_1 gnd Reg_32bit_8.Reg_1bit_21.net_2 24 100
| device Reg_32bit_8.Reg_1bit_21.inverter_1.nmos.3 550 360
n Reg_32bit_8.Reg_1bit_21.net_1 gnd Reg_32bit_8.Reg_1bit_21.net_2 24 100
| device Reg_32bit_8.Reg_1bit_21.inverter_1.nmos.4 550 360
n Reg_32bit_8.Reg_1bit_21.net_1 gnd Reg_32bit_8.Reg_1bit_21.net_2 24 100
| device Reg_32bit_8.Reg_1bit_21.inverter_1.pmos.1 550 200
p Reg_32bit_8.Reg_1bit_21.net_1 vdd Reg_32bit_8.Reg_1bit_21.net_2 24 200
| device Reg_32bit_8.Reg_1bit_21.inverter_1.pmos.2 550 200
p Reg_32bit_8.Reg_1bit_21.net_1 vdd Reg_32bit_8.Reg_1bit_21.net_2 24 200
| device Reg_32bit_8.Reg_1bit_21.inverter_1.pmos.3 550 200
p Reg_32bit_8.Reg_1bit_21.net_1 vdd Reg_32bit_8.Reg_1bit_21.net_2 24 200
| device Reg_32bit_8.Reg_1bit_21.inverter_1.pmos.4 550 200
p Reg_32bit_8.Reg_1bit_21.net_1 vdd Reg_32bit_8.Reg_1bit_21.net_2 24 200
| end Reg_32bit_8.Reg_1bit_21.inverter_1
| begin Reg_32bit_8.Reg_1bit_21.inverter_2 290 260
| device Reg_32bit_8.Reg_1bit_21.inverter_2.nmos.1 550 360
n data[21] gnd Reg_32bit_8.Reg_1bit_21.net_3 24 100
| device Reg_32bit_8.Reg_1bit_21.inverter_2.nmos.2 550 360
n data[21] gnd Reg_32bit_8.Reg_1bit_21.net_3 24 100
| device Reg_32bit_8.Reg_1bit_21.inverter_2.nmos.3 550 360
n data[21] gnd Reg_32bit_8.Reg_1bit_21.net_3 24 100
| device Reg_32bit_8.Reg_1bit_21.inverter_2.nmos.4 550 360
n data[21] gnd Reg_32bit_8.Reg_1bit_21.net_3 24 100
| device Reg_32bit_8.Reg_1bit_21.inverter_2.pmos.1 550 200
p data[21] vdd Reg_32bit_8.Reg_1bit_21.net_3 24 200
| device Reg_32bit_8.Reg_1bit_21.inverter_2.pmos.2 550 200
p data[21] vdd Reg_32bit_8.Reg_1bit_21.net_3 24 200
| device Reg_32bit_8.Reg_1bit_21.inverter_2.pmos.3 550 200
p data[21] vdd Reg_32bit_8.Reg_1bit_21.net_3 24 200
| device Reg_32bit_8.Reg_1bit_21.inverter_2.pmos.4 550 200
p data[21] vdd Reg_32bit_8.Reg_1bit_21.net_3 24 200
| end Reg_32bit_8.Reg_1bit_21.inverter_2
| device Reg_32bit_8.Reg_1bit_21.nmos_1 730 230
n inR1[9] Reg_32bit_8.Reg_1bit_21.net_2 out1[21] 24 100
| device Reg_32bit_8.Reg_1bit_21.nmos_2 730 360
n inR2[9] Reg_32bit_8.Reg_1bit_21.net_2 out2[21] 24 100
| end Reg_32bit_8.Reg_1bit_21
| begin Reg_32bit_8.Reg_1bit_22 510 2980
| begin Reg_32bit_8.Reg_1bit_22.inverter 560 210
| device Reg_32bit_8.Reg_1bit_22.inverter.nmos 550 360
n Reg_32bit_8.Reg_1bit_22.net_2 gnd Reg_32bit_8.Reg_1bit_22.net_1 24 100
| device Reg_32bit_8.Reg_1bit_22.inverter.pmos 550 200
p Reg_32bit_8.Reg_1bit_22.net_2 vdd Reg_32bit_8.Reg_1bit_22.net_1 24 200
| end Reg_32bit_8.Reg_1bit_22.inverter
| device Reg_32bit_8.Reg_1bit_22.nmos.1 390 260
n w[9] Reg_32bit_8.Reg_1bit_22.net_3 Reg_32bit_8.Reg_1bit_22.net_1 24 100
| device Reg_32bit_8.Reg_1bit_22.nmos.2 390 260
n w[9] Reg_32bit_8.Reg_1bit_22.net_3 Reg_32bit_8.Reg_1bit_22.net_1 24 100
| device Reg_32bit_8.Reg_1bit_22.nmos.3 390 260
n w[9] Reg_32bit_8.Reg_1bit_22.net_3 Reg_32bit_8.Reg_1bit_22.net_1 24 100
| device Reg_32bit_8.Reg_1bit_22.nmos.4 390 260
n w[9] Reg_32bit_8.Reg_1bit_22.net_3 Reg_32bit_8.Reg_1bit_22.net_1 24 100
| begin Reg_32bit_8.Reg_1bit_22.inverter_1 550 380
| device Reg_32bit_8.Reg_1bit_22.inverter_1.nmos.1 550 360
n Reg_32bit_8.Reg_1bit_22.net_1 gnd Reg_32bit_8.Reg_1bit_22.net_2 24 100
| device Reg_32bit_8.Reg_1bit_22.inverter_1.nmos.2 550 360
n Reg_32bit_8.Reg_1bit_22.net_1 gnd Reg_32bit_8.Reg_1bit_22.net_2 24 100
| device Reg_32bit_8.Reg_1bit_22.inverter_1.nmos.3 550 360
n Reg_32bit_8.Reg_1bit_22.net_1 gnd Reg_32bit_8.Reg_1bit_22.net_2 24 100
| device Reg_32bit_8.Reg_1bit_22.inverter_1.nmos.4 550 360
n Reg_32bit_8.Reg_1bit_22.net_1 gnd Reg_32bit_8.Reg_1bit_22.net_2 24 100
| device Reg_32bit_8.Reg_1bit_22.inverter_1.pmos.1 550 200
p Reg_32bit_8.Reg_1bit_22.net_1 vdd Reg_32bit_8.Reg_1bit_22.net_2 24 200
| device Reg_32bit_8.Reg_1bit_22.inverter_1.pmos.2 550 200
p Reg_32bit_8.Reg_1bit_22.net_1 vdd Reg_32bit_8.Reg_1bit_22.net_2 24 200
| device Reg_32bit_8.Reg_1bit_22.inverter_1.pmos.3 550 200
p Reg_32bit_8.Reg_1bit_22.net_1 vdd Reg_32bit_8.Reg_1bit_22.net_2 24 200
| device Reg_32bit_8.Reg_1bit_22.inverter_1.pmos.4 550 200
p Reg_32bit_8.Reg_1bit_22.net_1 vdd Reg_32bit_8.Reg_1bit_22.net_2 24 200
| end Reg_32bit_8.Reg_1bit_22.inverter_1
| begin Reg_32bit_8.Reg_1bit_22.inverter_2 290 260
| device Reg_32bit_8.Reg_1bit_22.inverter_2.nmos.1 550 360
n data[22] gnd Reg_32bit_8.Reg_1bit_22.net_3 24 100
| device Reg_32bit_8.Reg_1bit_22.inverter_2.nmos.2 550 360
n data[22] gnd Reg_32bit_8.Reg_1bit_22.net_3 24 100
| device Reg_32bit_8.Reg_1bit_22.inverter_2.nmos.3 550 360
n data[22] gnd Reg_32bit_8.Reg_1bit_22.net_3 24 100
| device Reg_32bit_8.Reg_1bit_22.inverter_2.nmos.4 550 360
n data[22] gnd Reg_32bit_8.Reg_1bit_22.net_3 24 100
| device Reg_32bit_8.Reg_1bit_22.inverter_2.pmos.1 550 200
p data[22] vdd Reg_32bit_8.Reg_1bit_22.net_3 24 200
| device Reg_32bit_8.Reg_1bit_22.inverter_2.pmos.2 550 200
p data[22] vdd Reg_32bit_8.Reg_1bit_22.net_3 24 200
| device Reg_32bit_8.Reg_1bit_22.inverter_2.pmos.3 550 200
p data[22] vdd Reg_32bit_8.Reg_1bit_22.net_3 24 200
| device Reg_32bit_8.Reg_1bit_22.inverter_2.pmos.4 550 200
p data[22] vdd Reg_32bit_8.Reg_1bit_22.net_3 24 200
| end Reg_32bit_8.Reg_1bit_22.inverter_2
| device Reg_32bit_8.Reg_1bit_22.nmos_1 730 230
n inR1[9] Reg_32bit_8.Reg_1bit_22.net_2 out1[22] 24 100
| device Reg_32bit_8.Reg_1bit_22.nmos_2 730 360
n inR2[9] Reg_32bit_8.Reg_1bit_22.net_2 out2[22] 24 100
| end Reg_32bit_8.Reg_1bit_22
| begin Reg_32bit_8.Reg_1bit_23 510 3110
| begin Reg_32bit_8.Reg_1bit_23.inverter 560 210
| device Reg_32bit_8.Reg_1bit_23.inverter.nmos 550 360
n Reg_32bit_8.Reg_1bit_23.net_2 gnd Reg_32bit_8.Reg_1bit_23.net_1 24 100
| device Reg_32bit_8.Reg_1bit_23.inverter.pmos 550 200
p Reg_32bit_8.Reg_1bit_23.net_2 vdd Reg_32bit_8.Reg_1bit_23.net_1 24 200
| end Reg_32bit_8.Reg_1bit_23.inverter
| device Reg_32bit_8.Reg_1bit_23.nmos.1 390 260
n w[9] Reg_32bit_8.Reg_1bit_23.net_3 Reg_32bit_8.Reg_1bit_23.net_1 24 100
| device Reg_32bit_8.Reg_1bit_23.nmos.2 390 260
n w[9] Reg_32bit_8.Reg_1bit_23.net_3 Reg_32bit_8.Reg_1bit_23.net_1 24 100
| device Reg_32bit_8.Reg_1bit_23.nmos.3 390 260
n w[9] Reg_32bit_8.Reg_1bit_23.net_3 Reg_32bit_8.Reg_1bit_23.net_1 24 100
| device Reg_32bit_8.Reg_1bit_23.nmos.4 390 260
n w[9] Reg_32bit_8.Reg_1bit_23.net_3 Reg_32bit_8.Reg_1bit_23.net_1 24 100
| begin Reg_32bit_8.Reg_1bit_23.inverter_1 550 380
| device Reg_32bit_8.Reg_1bit_23.inverter_1.nmos.1 550 360
n Reg_32bit_8.Reg_1bit_23.net_1 gnd Reg_32bit_8.Reg_1bit_23.net_2 24 100
| device Reg_32bit_8.Reg_1bit_23.inverter_1.nmos.2 550 360
n Reg_32bit_8.Reg_1bit_23.net_1 gnd Reg_32bit_8.Reg_1bit_23.net_2 24 100
| device Reg_32bit_8.Reg_1bit_23.inverter_1.nmos.3 550 360
n Reg_32bit_8.Reg_1bit_23.net_1 gnd Reg_32bit_8.Reg_1bit_23.net_2 24 100
| device Reg_32bit_8.Reg_1bit_23.inverter_1.nmos.4 550 360
n Reg_32bit_8.Reg_1bit_23.net_1 gnd Reg_32bit_8.Reg_1bit_23.net_2 24 100
| device Reg_32bit_8.Reg_1bit_23.inverter_1.pmos.1 550 200
p Reg_32bit_8.Reg_1bit_23.net_1 vdd Reg_32bit_8.Reg_1bit_23.net_2 24 200
| device Reg_32bit_8.Reg_1bit_23.inverter_1.pmos.2 550 200
p Reg_32bit_8.Reg_1bit_23.net_1 vdd Reg_32bit_8.Reg_1bit_23.net_2 24 200
| device Reg_32bit_8.Reg_1bit_23.inverter_1.pmos.3 550 200
p Reg_32bit_8.Reg_1bit_23.net_1 vdd Reg_32bit_8.Reg_1bit_23.net_2 24 200
| device Reg_32bit_8.Reg_1bit_23.inverter_1.pmos.4 550 200
p Reg_32bit_8.Reg_1bit_23.net_1 vdd Reg_32bit_8.Reg_1bit_23.net_2 24 200
| end Reg_32bit_8.Reg_1bit_23.inverter_1
| begin Reg_32bit_8.Reg_1bit_23.inverter_2 290 260
| device Reg_32bit_8.Reg_1bit_23.inverter_2.nmos.1 550 360
n data[23] gnd Reg_32bit_8.Reg_1bit_23.net_3 24 100
| device Reg_32bit_8.Reg_1bit_23.inverter_2.nmos.2 550 360
n data[23] gnd Reg_32bit_8.Reg_1bit_23.net_3 24 100
| device Reg_32bit_8.Reg_1bit_23.inverter_2.nmos.3 550 360
n data[23] gnd Reg_32bit_8.Reg_1bit_23.net_3 24 100
| device Reg_32bit_8.Reg_1bit_23.inverter_2.nmos.4 550 360
n data[23] gnd Reg_32bit_8.Reg_1bit_23.net_3 24 100
| device Reg_32bit_8.Reg_1bit_23.inverter_2.pmos.1 550 200
p data[23] vdd Reg_32bit_8.Reg_1bit_23.net_3 24 200
| device Reg_32bit_8.Reg_1bit_23.inverter_2.pmos.2 550 200
p data[23] vdd Reg_32bit_8.Reg_1bit_23.net_3 24 200
| device Reg_32bit_8.Reg_1bit_23.inverter_2.pmos.3 550 200
p data[23] vdd Reg_32bit_8.Reg_1bit_23.net_3 24 200
| device Reg_32bit_8.Reg_1bit_23.inverter_2.pmos.4 550 200
p data[23] vdd Reg_32bit_8.Reg_1bit_23.net_3 24 200
| end Reg_32bit_8.Reg_1bit_23.inverter_2
| device Reg_32bit_8.Reg_1bit_23.nmos_1 730 230
n inR1[9] Reg_32bit_8.Reg_1bit_23.net_2 out1[23] 24 100
| device Reg_32bit_8.Reg_1bit_23.nmos_2 730 360
n inR2[9] Reg_32bit_8.Reg_1bit_23.net_2 out2[23] 24 100
| end Reg_32bit_8.Reg_1bit_23
| begin Reg_32bit_8.Reg_1bit_24 510 3250
| begin Reg_32bit_8.Reg_1bit_24.inverter 560 210
| device Reg_32bit_8.Reg_1bit_24.inverter.nmos 550 360
n Reg_32bit_8.Reg_1bit_24.net_2 gnd Reg_32bit_8.Reg_1bit_24.net_1 24 100
| device Reg_32bit_8.Reg_1bit_24.inverter.pmos 550 200
p Reg_32bit_8.Reg_1bit_24.net_2 vdd Reg_32bit_8.Reg_1bit_24.net_1 24 200
| end Reg_32bit_8.Reg_1bit_24.inverter
| device Reg_32bit_8.Reg_1bit_24.nmos.1 390 260
n w[9] Reg_32bit_8.Reg_1bit_24.net_3 Reg_32bit_8.Reg_1bit_24.net_1 24 100
| device Reg_32bit_8.Reg_1bit_24.nmos.2 390 260
n w[9] Reg_32bit_8.Reg_1bit_24.net_3 Reg_32bit_8.Reg_1bit_24.net_1 24 100
| device Reg_32bit_8.Reg_1bit_24.nmos.3 390 260
n w[9] Reg_32bit_8.Reg_1bit_24.net_3 Reg_32bit_8.Reg_1bit_24.net_1 24 100
| device Reg_32bit_8.Reg_1bit_24.nmos.4 390 260
n w[9] Reg_32bit_8.Reg_1bit_24.net_3 Reg_32bit_8.Reg_1bit_24.net_1 24 100
| begin Reg_32bit_8.Reg_1bit_24.inverter_1 550 380
| device Reg_32bit_8.Reg_1bit_24.inverter_1.nmos.1 550 360
n Reg_32bit_8.Reg_1bit_24.net_1 gnd Reg_32bit_8.Reg_1bit_24.net_2 24 100
| device Reg_32bit_8.Reg_1bit_24.inverter_1.nmos.2 550 360
n Reg_32bit_8.Reg_1bit_24.net_1 gnd Reg_32bit_8.Reg_1bit_24.net_2 24 100
| device Reg_32bit_8.Reg_1bit_24.inverter_1.nmos.3 550 360
n Reg_32bit_8.Reg_1bit_24.net_1 gnd Reg_32bit_8.Reg_1bit_24.net_2 24 100
| device Reg_32bit_8.Reg_1bit_24.inverter_1.nmos.4 550 360
n Reg_32bit_8.Reg_1bit_24.net_1 gnd Reg_32bit_8.Reg_1bit_24.net_2 24 100
| device Reg_32bit_8.Reg_1bit_24.inverter_1.pmos.1 550 200
p Reg_32bit_8.Reg_1bit_24.net_1 vdd Reg_32bit_8.Reg_1bit_24.net_2 24 200
| device Reg_32bit_8.Reg_1bit_24.inverter_1.pmos.2 550 200
p Reg_32bit_8.Reg_1bit_24.net_1 vdd Reg_32bit_8.Reg_1bit_24.net_2 24 200
| device Reg_32bit_8.Reg_1bit_24.inverter_1.pmos.3 550 200
p Reg_32bit_8.Reg_1bit_24.net_1 vdd Reg_32bit_8.Reg_1bit_24.net_2 24 200
| device Reg_32bit_8.Reg_1bit_24.inverter_1.pmos.4 550 200
p Reg_32bit_8.Reg_1bit_24.net_1 vdd Reg_32bit_8.Reg_1bit_24.net_2 24 200
| end Reg_32bit_8.Reg_1bit_24.inverter_1
| begin Reg_32bit_8.Reg_1bit_24.inverter_2 290 260
| device Reg_32bit_8.Reg_1bit_24.inverter_2.nmos.1 550 360
n data[24] gnd Reg_32bit_8.Reg_1bit_24.net_3 24 100
| device Reg_32bit_8.Reg_1bit_24.inverter_2.nmos.2 550 360
n data[24] gnd Reg_32bit_8.Reg_1bit_24.net_3 24 100
| device Reg_32bit_8.Reg_1bit_24.inverter_2.nmos.3 550 360
n data[24] gnd Reg_32bit_8.Reg_1bit_24.net_3 24 100
| device Reg_32bit_8.Reg_1bit_24.inverter_2.nmos.4 550 360
n data[24] gnd Reg_32bit_8.Reg_1bit_24.net_3 24 100
| device Reg_32bit_8.Reg_1bit_24.inverter_2.pmos.1 550 200
p data[24] vdd Reg_32bit_8.Reg_1bit_24.net_3 24 200
| device Reg_32bit_8.Reg_1bit_24.inverter_2.pmos.2 550 200
p data[24] vdd Reg_32bit_8.Reg_1bit_24.net_3 24 200
| device Reg_32bit_8.Reg_1bit_24.inverter_2.pmos.3 550 200
p data[24] vdd Reg_32bit_8.Reg_1bit_24.net_3 24 200
| device Reg_32bit_8.Reg_1bit_24.inverter_2.pmos.4 550 200
p data[24] vdd Reg_32bit_8.Reg_1bit_24.net_3 24 200
| end Reg_32bit_8.Reg_1bit_24.inverter_2
| device Reg_32bit_8.Reg_1bit_24.nmos_1 730 230
n inR1[9] Reg_32bit_8.Reg_1bit_24.net_2 out1[24] 24 100
| device Reg_32bit_8.Reg_1bit_24.nmos_2 730 360
n inR2[9] Reg_32bit_8.Reg_1bit_24.net_2 out2[24] 24 100
| end Reg_32bit_8.Reg_1bit_24
| begin Reg_32bit_8.Reg_1bit_25 510 3380
| begin Reg_32bit_8.Reg_1bit_25.inverter 560 210
| device Reg_32bit_8.Reg_1bit_25.inverter.nmos 550 360
n Reg_32bit_8.Reg_1bit_25.net_2 gnd Reg_32bit_8.Reg_1bit_25.net_1 24 100
| device Reg_32bit_8.Reg_1bit_25.inverter.pmos 550 200
p Reg_32bit_8.Reg_1bit_25.net_2 vdd Reg_32bit_8.Reg_1bit_25.net_1 24 200
| end Reg_32bit_8.Reg_1bit_25.inverter
| device Reg_32bit_8.Reg_1bit_25.nmos.1 390 260
n w[9] Reg_32bit_8.Reg_1bit_25.net_3 Reg_32bit_8.Reg_1bit_25.net_1 24 100
| device Reg_32bit_8.Reg_1bit_25.nmos.2 390 260
n w[9] Reg_32bit_8.Reg_1bit_25.net_3 Reg_32bit_8.Reg_1bit_25.net_1 24 100
| device Reg_32bit_8.Reg_1bit_25.nmos.3 390 260
n w[9] Reg_32bit_8.Reg_1bit_25.net_3 Reg_32bit_8.Reg_1bit_25.net_1 24 100
| device Reg_32bit_8.Reg_1bit_25.nmos.4 390 260
n w[9] Reg_32bit_8.Reg_1bit_25.net_3 Reg_32bit_8.Reg_1bit_25.net_1 24 100
| begin Reg_32bit_8.Reg_1bit_25.inverter_1 550 380
| device Reg_32bit_8.Reg_1bit_25.inverter_1.nmos.1 550 360
n Reg_32bit_8.Reg_1bit_25.net_1 gnd Reg_32bit_8.Reg_1bit_25.net_2 24 100
| device Reg_32bit_8.Reg_1bit_25.inverter_1.nmos.2 550 360
n Reg_32bit_8.Reg_1bit_25.net_1 gnd Reg_32bit_8.Reg_1bit_25.net_2 24 100
| device Reg_32bit_8.Reg_1bit_25.inverter_1.nmos.3 550 360
n Reg_32bit_8.Reg_1bit_25.net_1 gnd Reg_32bit_8.Reg_1bit_25.net_2 24 100
| device Reg_32bit_8.Reg_1bit_25.inverter_1.nmos.4 550 360
n Reg_32bit_8.Reg_1bit_25.net_1 gnd Reg_32bit_8.Reg_1bit_25.net_2 24 100
| device Reg_32bit_8.Reg_1bit_25.inverter_1.pmos.1 550 200
p Reg_32bit_8.Reg_1bit_25.net_1 vdd Reg_32bit_8.Reg_1bit_25.net_2 24 200
| device Reg_32bit_8.Reg_1bit_25.inverter_1.pmos.2 550 200
p Reg_32bit_8.Reg_1bit_25.net_1 vdd Reg_32bit_8.Reg_1bit_25.net_2 24 200
| device Reg_32bit_8.Reg_1bit_25.inverter_1.pmos.3 550 200
p Reg_32bit_8.Reg_1bit_25.net_1 vdd Reg_32bit_8.Reg_1bit_25.net_2 24 200
| device Reg_32bit_8.Reg_1bit_25.inverter_1.pmos.4 550 200
p Reg_32bit_8.Reg_1bit_25.net_1 vdd Reg_32bit_8.Reg_1bit_25.net_2 24 200
| end Reg_32bit_8.Reg_1bit_25.inverter_1
| begin Reg_32bit_8.Reg_1bit_25.inverter_2 290 260
| device Reg_32bit_8.Reg_1bit_25.inverter_2.nmos.1 550 360
n data[25] gnd Reg_32bit_8.Reg_1bit_25.net_3 24 100
| device Reg_32bit_8.Reg_1bit_25.inverter_2.nmos.2 550 360
n data[25] gnd Reg_32bit_8.Reg_1bit_25.net_3 24 100
| device Reg_32bit_8.Reg_1bit_25.inverter_2.nmos.3 550 360
n data[25] gnd Reg_32bit_8.Reg_1bit_25.net_3 24 100
| device Reg_32bit_8.Reg_1bit_25.inverter_2.nmos.4 550 360
n data[25] gnd Reg_32bit_8.Reg_1bit_25.net_3 24 100
| device Reg_32bit_8.Reg_1bit_25.inverter_2.pmos.1 550 200
p data[25] vdd Reg_32bit_8.Reg_1bit_25.net_3 24 200
| device Reg_32bit_8.Reg_1bit_25.inverter_2.pmos.2 550 200
p data[25] vdd Reg_32bit_8.Reg_1bit_25.net_3 24 200
| device Reg_32bit_8.Reg_1bit_25.inverter_2.pmos.3 550 200
p data[25] vdd Reg_32bit_8.Reg_1bit_25.net_3 24 200
| device Reg_32bit_8.Reg_1bit_25.inverter_2.pmos.4 550 200
p data[25] vdd Reg_32bit_8.Reg_1bit_25.net_3 24 200
| end Reg_32bit_8.Reg_1bit_25.inverter_2
| device Reg_32bit_8.Reg_1bit_25.nmos_1 730 230
n inR1[9] Reg_32bit_8.Reg_1bit_25.net_2 out1[25] 24 100
| device Reg_32bit_8.Reg_1bit_25.nmos_2 730 360
n inR2[9] Reg_32bit_8.Reg_1bit_25.net_2 out2[25] 24 100
| end Reg_32bit_8.Reg_1bit_25
| begin Reg_32bit_8.Reg_1bit_26 510 3510
| begin Reg_32bit_8.Reg_1bit_26.inverter 560 210
| device Reg_32bit_8.Reg_1bit_26.inverter.nmos 550 360
n Reg_32bit_8.Reg_1bit_26.net_2 gnd Reg_32bit_8.Reg_1bit_26.net_1 24 100
| device Reg_32bit_8.Reg_1bit_26.inverter.pmos 550 200
p Reg_32bit_8.Reg_1bit_26.net_2 vdd Reg_32bit_8.Reg_1bit_26.net_1 24 200
| end Reg_32bit_8.Reg_1bit_26.inverter
| device Reg_32bit_8.Reg_1bit_26.nmos.1 390 260
n w[9] Reg_32bit_8.Reg_1bit_26.net_3 Reg_32bit_8.Reg_1bit_26.net_1 24 100
| device Reg_32bit_8.Reg_1bit_26.nmos.2 390 260
n w[9] Reg_32bit_8.Reg_1bit_26.net_3 Reg_32bit_8.Reg_1bit_26.net_1 24 100
| device Reg_32bit_8.Reg_1bit_26.nmos.3 390 260
n w[9] Reg_32bit_8.Reg_1bit_26.net_3 Reg_32bit_8.Reg_1bit_26.net_1 24 100
| device Reg_32bit_8.Reg_1bit_26.nmos.4 390 260
n w[9] Reg_32bit_8.Reg_1bit_26.net_3 Reg_32bit_8.Reg_1bit_26.net_1 24 100
| begin Reg_32bit_8.Reg_1bit_26.inverter_1 550 380
| device Reg_32bit_8.Reg_1bit_26.inverter_1.nmos.1 550 360
n Reg_32bit_8.Reg_1bit_26.net_1 gnd Reg_32bit_8.Reg_1bit_26.net_2 24 100
| device Reg_32bit_8.Reg_1bit_26.inverter_1.nmos.2 550 360
n Reg_32bit_8.Reg_1bit_26.net_1 gnd Reg_32bit_8.Reg_1bit_26.net_2 24 100
| device Reg_32bit_8.Reg_1bit_26.inverter_1.nmos.3 550 360
n Reg_32bit_8.Reg_1bit_26.net_1 gnd Reg_32bit_8.Reg_1bit_26.net_2 24 100
| device Reg_32bit_8.Reg_1bit_26.inverter_1.nmos.4 550 360
n Reg_32bit_8.Reg_1bit_26.net_1 gnd Reg_32bit_8.Reg_1bit_26.net_2 24 100
| device Reg_32bit_8.Reg_1bit_26.inverter_1.pmos.1 550 200
p Reg_32bit_8.Reg_1bit_26.net_1 vdd Reg_32bit_8.Reg_1bit_26.net_2 24 200
| device Reg_32bit_8.Reg_1bit_26.inverter_1.pmos.2 550 200
p Reg_32bit_8.Reg_1bit_26.net_1 vdd Reg_32bit_8.Reg_1bit_26.net_2 24 200
| device Reg_32bit_8.Reg_1bit_26.inverter_1.pmos.3 550 200
p Reg_32bit_8.Reg_1bit_26.net_1 vdd Reg_32bit_8.Reg_1bit_26.net_2 24 200
| device Reg_32bit_8.Reg_1bit_26.inverter_1.pmos.4 550 200
p Reg_32bit_8.Reg_1bit_26.net_1 vdd Reg_32bit_8.Reg_1bit_26.net_2 24 200
| end Reg_32bit_8.Reg_1bit_26.inverter_1
| begin Reg_32bit_8.Reg_1bit_26.inverter_2 290 260
| device Reg_32bit_8.Reg_1bit_26.inverter_2.nmos.1 550 360
n data[26] gnd Reg_32bit_8.Reg_1bit_26.net_3 24 100
| device Reg_32bit_8.Reg_1bit_26.inverter_2.nmos.2 550 360
n data[26] gnd Reg_32bit_8.Reg_1bit_26.net_3 24 100
| device Reg_32bit_8.Reg_1bit_26.inverter_2.nmos.3 550 360
n data[26] gnd Reg_32bit_8.Reg_1bit_26.net_3 24 100
| device Reg_32bit_8.Reg_1bit_26.inverter_2.nmos.4 550 360
n data[26] gnd Reg_32bit_8.Reg_1bit_26.net_3 24 100
| device Reg_32bit_8.Reg_1bit_26.inverter_2.pmos.1 550 200
p data[26] vdd Reg_32bit_8.Reg_1bit_26.net_3 24 200
| device Reg_32bit_8.Reg_1bit_26.inverter_2.pmos.2 550 200
p data[26] vdd Reg_32bit_8.Reg_1bit_26.net_3 24 200
| device Reg_32bit_8.Reg_1bit_26.inverter_2.pmos.3 550 200
p data[26] vdd Reg_32bit_8.Reg_1bit_26.net_3 24 200
| device Reg_32bit_8.Reg_1bit_26.inverter_2.pmos.4 550 200
p data[26] vdd Reg_32bit_8.Reg_1bit_26.net_3 24 200
| end Reg_32bit_8.Reg_1bit_26.inverter_2
| device Reg_32bit_8.Reg_1bit_26.nmos_1 730 230
n inR1[9] Reg_32bit_8.Reg_1bit_26.net_2 out1[26] 24 100
| device Reg_32bit_8.Reg_1bit_26.nmos_2 730 360
n inR2[9] Reg_32bit_8.Reg_1bit_26.net_2 out2[26] 24 100
| end Reg_32bit_8.Reg_1bit_26
| begin Reg_32bit_8.Reg_1bit_27 510 3640
| begin Reg_32bit_8.Reg_1bit_27.inverter 560 210
| device Reg_32bit_8.Reg_1bit_27.inverter.nmos 550 360
n Reg_32bit_8.Reg_1bit_27.net_2 gnd Reg_32bit_8.Reg_1bit_27.net_1 24 100
| device Reg_32bit_8.Reg_1bit_27.inverter.pmos 550 200
p Reg_32bit_8.Reg_1bit_27.net_2 vdd Reg_32bit_8.Reg_1bit_27.net_1 24 200
| end Reg_32bit_8.Reg_1bit_27.inverter
| device Reg_32bit_8.Reg_1bit_27.nmos.1 390 260
n w[9] Reg_32bit_8.Reg_1bit_27.net_3 Reg_32bit_8.Reg_1bit_27.net_1 24 100
| device Reg_32bit_8.Reg_1bit_27.nmos.2 390 260
n w[9] Reg_32bit_8.Reg_1bit_27.net_3 Reg_32bit_8.Reg_1bit_27.net_1 24 100
| device Reg_32bit_8.Reg_1bit_27.nmos.3 390 260
n w[9] Reg_32bit_8.Reg_1bit_27.net_3 Reg_32bit_8.Reg_1bit_27.net_1 24 100
| device Reg_32bit_8.Reg_1bit_27.nmos.4 390 260
n w[9] Reg_32bit_8.Reg_1bit_27.net_3 Reg_32bit_8.Reg_1bit_27.net_1 24 100
| begin Reg_32bit_8.Reg_1bit_27.inverter_1 550 380
| device Reg_32bit_8.Reg_1bit_27.inverter_1.nmos.1 550 360
n Reg_32bit_8.Reg_1bit_27.net_1 gnd Reg_32bit_8.Reg_1bit_27.net_2 24 100
| device Reg_32bit_8.Reg_1bit_27.inverter_1.nmos.2 550 360
n Reg_32bit_8.Reg_1bit_27.net_1 gnd Reg_32bit_8.Reg_1bit_27.net_2 24 100
| device Reg_32bit_8.Reg_1bit_27.inverter_1.nmos.3 550 360
n Reg_32bit_8.Reg_1bit_27.net_1 gnd Reg_32bit_8.Reg_1bit_27.net_2 24 100
| device Reg_32bit_8.Reg_1bit_27.inverter_1.nmos.4 550 360
n Reg_32bit_8.Reg_1bit_27.net_1 gnd Reg_32bit_8.Reg_1bit_27.net_2 24 100
| device Reg_32bit_8.Reg_1bit_27.inverter_1.pmos.1 550 200
p Reg_32bit_8.Reg_1bit_27.net_1 vdd Reg_32bit_8.Reg_1bit_27.net_2 24 200
| device Reg_32bit_8.Reg_1bit_27.inverter_1.pmos.2 550 200
p Reg_32bit_8.Reg_1bit_27.net_1 vdd Reg_32bit_8.Reg_1bit_27.net_2 24 200
| device Reg_32bit_8.Reg_1bit_27.inverter_1.pmos.3 550 200
p Reg_32bit_8.Reg_1bit_27.net_1 vdd Reg_32bit_8.Reg_1bit_27.net_2 24 200
| device Reg_32bit_8.Reg_1bit_27.inverter_1.pmos.4 550 200
p Reg_32bit_8.Reg_1bit_27.net_1 vdd Reg_32bit_8.Reg_1bit_27.net_2 24 200
| end Reg_32bit_8.Reg_1bit_27.inverter_1
| begin Reg_32bit_8.Reg_1bit_27.inverter_2 290 260
| device Reg_32bit_8.Reg_1bit_27.inverter_2.nmos.1 550 360
n data[27] gnd Reg_32bit_8.Reg_1bit_27.net_3 24 100
| device Reg_32bit_8.Reg_1bit_27.inverter_2.nmos.2 550 360
n data[27] gnd Reg_32bit_8.Reg_1bit_27.net_3 24 100
| device Reg_32bit_8.Reg_1bit_27.inverter_2.nmos.3 550 360
n data[27] gnd Reg_32bit_8.Reg_1bit_27.net_3 24 100
| device Reg_32bit_8.Reg_1bit_27.inverter_2.nmos.4 550 360
n data[27] gnd Reg_32bit_8.Reg_1bit_27.net_3 24 100
| device Reg_32bit_8.Reg_1bit_27.inverter_2.pmos.1 550 200
p data[27] vdd Reg_32bit_8.Reg_1bit_27.net_3 24 200
| device Reg_32bit_8.Reg_1bit_27.inverter_2.pmos.2 550 200
p data[27] vdd Reg_32bit_8.Reg_1bit_27.net_3 24 200
| device Reg_32bit_8.Reg_1bit_27.inverter_2.pmos.3 550 200
p data[27] vdd Reg_32bit_8.Reg_1bit_27.net_3 24 200
| device Reg_32bit_8.Reg_1bit_27.inverter_2.pmos.4 550 200
p data[27] vdd Reg_32bit_8.Reg_1bit_27.net_3 24 200
| end Reg_32bit_8.Reg_1bit_27.inverter_2
| device Reg_32bit_8.Reg_1bit_27.nmos_1 730 230
n inR1[9] Reg_32bit_8.Reg_1bit_27.net_2 out1[27] 24 100
| device Reg_32bit_8.Reg_1bit_27.nmos_2 730 360
n inR2[9] Reg_32bit_8.Reg_1bit_27.net_2 out2[27] 24 100
| end Reg_32bit_8.Reg_1bit_27
| begin Reg_32bit_8.Reg_1bit_28 510 3770
| begin Reg_32bit_8.Reg_1bit_28.inverter 560 210
| device Reg_32bit_8.Reg_1bit_28.inverter.nmos 550 360
n Reg_32bit_8.Reg_1bit_28.net_2 gnd Reg_32bit_8.Reg_1bit_28.net_1 24 100
| device Reg_32bit_8.Reg_1bit_28.inverter.pmos 550 200
p Reg_32bit_8.Reg_1bit_28.net_2 vdd Reg_32bit_8.Reg_1bit_28.net_1 24 200
| end Reg_32bit_8.Reg_1bit_28.inverter
| device Reg_32bit_8.Reg_1bit_28.nmos.1 390 260
n w[9] Reg_32bit_8.Reg_1bit_28.net_3 Reg_32bit_8.Reg_1bit_28.net_1 24 100
| device Reg_32bit_8.Reg_1bit_28.nmos.2 390 260
n w[9] Reg_32bit_8.Reg_1bit_28.net_3 Reg_32bit_8.Reg_1bit_28.net_1 24 100
| device Reg_32bit_8.Reg_1bit_28.nmos.3 390 260
n w[9] Reg_32bit_8.Reg_1bit_28.net_3 Reg_32bit_8.Reg_1bit_28.net_1 24 100
| device Reg_32bit_8.Reg_1bit_28.nmos.4 390 260
n w[9] Reg_32bit_8.Reg_1bit_28.net_3 Reg_32bit_8.Reg_1bit_28.net_1 24 100
| begin Reg_32bit_8.Reg_1bit_28.inverter_1 550 380
| device Reg_32bit_8.Reg_1bit_28.inverter_1.nmos.1 550 360
n Reg_32bit_8.Reg_1bit_28.net_1 gnd Reg_32bit_8.Reg_1bit_28.net_2 24 100
| device Reg_32bit_8.Reg_1bit_28.inverter_1.nmos.2 550 360
n Reg_32bit_8.Reg_1bit_28.net_1 gnd Reg_32bit_8.Reg_1bit_28.net_2 24 100
| device Reg_32bit_8.Reg_1bit_28.inverter_1.nmos.3 550 360
n Reg_32bit_8.Reg_1bit_28.net_1 gnd Reg_32bit_8.Reg_1bit_28.net_2 24 100
| device Reg_32bit_8.Reg_1bit_28.inverter_1.nmos.4 550 360
n Reg_32bit_8.Reg_1bit_28.net_1 gnd Reg_32bit_8.Reg_1bit_28.net_2 24 100
| device Reg_32bit_8.Reg_1bit_28.inverter_1.pmos.1 550 200
p Reg_32bit_8.Reg_1bit_28.net_1 vdd Reg_32bit_8.Reg_1bit_28.net_2 24 200
| device Reg_32bit_8.Reg_1bit_28.inverter_1.pmos.2 550 200
p Reg_32bit_8.Reg_1bit_28.net_1 vdd Reg_32bit_8.Reg_1bit_28.net_2 24 200
| device Reg_32bit_8.Reg_1bit_28.inverter_1.pmos.3 550 200
p Reg_32bit_8.Reg_1bit_28.net_1 vdd Reg_32bit_8.Reg_1bit_28.net_2 24 200
| device Reg_32bit_8.Reg_1bit_28.inverter_1.pmos.4 550 200
p Reg_32bit_8.Reg_1bit_28.net_1 vdd Reg_32bit_8.Reg_1bit_28.net_2 24 200
| end Reg_32bit_8.Reg_1bit_28.inverter_1
| begin Reg_32bit_8.Reg_1bit_28.inverter_2 290 260
| device Reg_32bit_8.Reg_1bit_28.inverter_2.nmos.1 550 360
n data[28] gnd Reg_32bit_8.Reg_1bit_28.net_3 24 100
| device Reg_32bit_8.Reg_1bit_28.inverter_2.nmos.2 550 360
n data[28] gnd Reg_32bit_8.Reg_1bit_28.net_3 24 100
| device Reg_32bit_8.Reg_1bit_28.inverter_2.nmos.3 550 360
n data[28] gnd Reg_32bit_8.Reg_1bit_28.net_3 24 100
| device Reg_32bit_8.Reg_1bit_28.inverter_2.nmos.4 550 360
n data[28] gnd Reg_32bit_8.Reg_1bit_28.net_3 24 100
| device Reg_32bit_8.Reg_1bit_28.inverter_2.pmos.1 550 200
p data[28] vdd Reg_32bit_8.Reg_1bit_28.net_3 24 200
| device Reg_32bit_8.Reg_1bit_28.inverter_2.pmos.2 550 200
p data[28] vdd Reg_32bit_8.Reg_1bit_28.net_3 24 200
| device Reg_32bit_8.Reg_1bit_28.inverter_2.pmos.3 550 200
p data[28] vdd Reg_32bit_8.Reg_1bit_28.net_3 24 200
| device Reg_32bit_8.Reg_1bit_28.inverter_2.pmos.4 550 200
p data[28] vdd Reg_32bit_8.Reg_1bit_28.net_3 24 200
| end Reg_32bit_8.Reg_1bit_28.inverter_2
| device Reg_32bit_8.Reg_1bit_28.nmos_1 730 230
n inR1[9] Reg_32bit_8.Reg_1bit_28.net_2 out1[28] 24 100
| device Reg_32bit_8.Reg_1bit_28.nmos_2 730 360
n inR2[9] Reg_32bit_8.Reg_1bit_28.net_2 out2[28] 24 100
| end Reg_32bit_8.Reg_1bit_28
| begin Reg_32bit_8.Reg_1bit_29 510 3900
| begin Reg_32bit_8.Reg_1bit_29.inverter 560 210
| device Reg_32bit_8.Reg_1bit_29.inverter.nmos 550 360
n Reg_32bit_8.Reg_1bit_29.net_2 gnd Reg_32bit_8.Reg_1bit_29.net_1 24 100
| device Reg_32bit_8.Reg_1bit_29.inverter.pmos 550 200
p Reg_32bit_8.Reg_1bit_29.net_2 vdd Reg_32bit_8.Reg_1bit_29.net_1 24 200
| end Reg_32bit_8.Reg_1bit_29.inverter
| device Reg_32bit_8.Reg_1bit_29.nmos.1 390 260
n w[9] Reg_32bit_8.Reg_1bit_29.net_3 Reg_32bit_8.Reg_1bit_29.net_1 24 100
| device Reg_32bit_8.Reg_1bit_29.nmos.2 390 260
n w[9] Reg_32bit_8.Reg_1bit_29.net_3 Reg_32bit_8.Reg_1bit_29.net_1 24 100
| device Reg_32bit_8.Reg_1bit_29.nmos.3 390 260
n w[9] Reg_32bit_8.Reg_1bit_29.net_3 Reg_32bit_8.Reg_1bit_29.net_1 24 100
| device Reg_32bit_8.Reg_1bit_29.nmos.4 390 260
n w[9] Reg_32bit_8.Reg_1bit_29.net_3 Reg_32bit_8.Reg_1bit_29.net_1 24 100
| begin Reg_32bit_8.Reg_1bit_29.inverter_1 550 380
| device Reg_32bit_8.Reg_1bit_29.inverter_1.nmos.1 550 360
n Reg_32bit_8.Reg_1bit_29.net_1 gnd Reg_32bit_8.Reg_1bit_29.net_2 24 100
| device Reg_32bit_8.Reg_1bit_29.inverter_1.nmos.2 550 360
n Reg_32bit_8.Reg_1bit_29.net_1 gnd Reg_32bit_8.Reg_1bit_29.net_2 24 100
| device Reg_32bit_8.Reg_1bit_29.inverter_1.nmos.3 550 360
n Reg_32bit_8.Reg_1bit_29.net_1 gnd Reg_32bit_8.Reg_1bit_29.net_2 24 100
| device Reg_32bit_8.Reg_1bit_29.inverter_1.nmos.4 550 360
n Reg_32bit_8.Reg_1bit_29.net_1 gnd Reg_32bit_8.Reg_1bit_29.net_2 24 100
| device Reg_32bit_8.Reg_1bit_29.inverter_1.pmos.1 550 200
p Reg_32bit_8.Reg_1bit_29.net_1 vdd Reg_32bit_8.Reg_1bit_29.net_2 24 200
| device Reg_32bit_8.Reg_1bit_29.inverter_1.pmos.2 550 200
p Reg_32bit_8.Reg_1bit_29.net_1 vdd Reg_32bit_8.Reg_1bit_29.net_2 24 200
| device Reg_32bit_8.Reg_1bit_29.inverter_1.pmos.3 550 200
p Reg_32bit_8.Reg_1bit_29.net_1 vdd Reg_32bit_8.Reg_1bit_29.net_2 24 200
| device Reg_32bit_8.Reg_1bit_29.inverter_1.pmos.4 550 200
p Reg_32bit_8.Reg_1bit_29.net_1 vdd Reg_32bit_8.Reg_1bit_29.net_2 24 200
| end Reg_32bit_8.Reg_1bit_29.inverter_1
| begin Reg_32bit_8.Reg_1bit_29.inverter_2 290 260
| device Reg_32bit_8.Reg_1bit_29.inverter_2.nmos.1 550 360
n data[29] gnd Reg_32bit_8.Reg_1bit_29.net_3 24 100
| device Reg_32bit_8.Reg_1bit_29.inverter_2.nmos.2 550 360
n data[29] gnd Reg_32bit_8.Reg_1bit_29.net_3 24 100
| device Reg_32bit_8.Reg_1bit_29.inverter_2.nmos.3 550 360
n data[29] gnd Reg_32bit_8.Reg_1bit_29.net_3 24 100
| device Reg_32bit_8.Reg_1bit_29.inverter_2.nmos.4 550 360
n data[29] gnd Reg_32bit_8.Reg_1bit_29.net_3 24 100
| device Reg_32bit_8.Reg_1bit_29.inverter_2.pmos.1 550 200
p data[29] vdd Reg_32bit_8.Reg_1bit_29.net_3 24 200
| device Reg_32bit_8.Reg_1bit_29.inverter_2.pmos.2 550 200
p data[29] vdd Reg_32bit_8.Reg_1bit_29.net_3 24 200
| device Reg_32bit_8.Reg_1bit_29.inverter_2.pmos.3 550 200
p data[29] vdd Reg_32bit_8.Reg_1bit_29.net_3 24 200
| device Reg_32bit_8.Reg_1bit_29.inverter_2.pmos.4 550 200
p data[29] vdd Reg_32bit_8.Reg_1bit_29.net_3 24 200
| end Reg_32bit_8.Reg_1bit_29.inverter_2
| device Reg_32bit_8.Reg_1bit_29.nmos_1 730 230
n inR1[9] Reg_32bit_8.Reg_1bit_29.net_2 out1[29] 24 100
| device Reg_32bit_8.Reg_1bit_29.nmos_2 730 360
n inR2[9] Reg_32bit_8.Reg_1bit_29.net_2 out2[29] 24 100
| end Reg_32bit_8.Reg_1bit_29
| begin Reg_32bit_8.Reg_1bit_30 510 4030
| begin Reg_32bit_8.Reg_1bit_30.inverter 560 210
| device Reg_32bit_8.Reg_1bit_30.inverter.nmos 550 360
n Reg_32bit_8.Reg_1bit_30.net_2 gnd Reg_32bit_8.Reg_1bit_30.net_1 24 100
| device Reg_32bit_8.Reg_1bit_30.inverter.pmos 550 200
p Reg_32bit_8.Reg_1bit_30.net_2 vdd Reg_32bit_8.Reg_1bit_30.net_1 24 200
| end Reg_32bit_8.Reg_1bit_30.inverter
| device Reg_32bit_8.Reg_1bit_30.nmos.1 390 260
n w[9] Reg_32bit_8.Reg_1bit_30.net_3 Reg_32bit_8.Reg_1bit_30.net_1 24 100
| device Reg_32bit_8.Reg_1bit_30.nmos.2 390 260
n w[9] Reg_32bit_8.Reg_1bit_30.net_3 Reg_32bit_8.Reg_1bit_30.net_1 24 100
| device Reg_32bit_8.Reg_1bit_30.nmos.3 390 260
n w[9] Reg_32bit_8.Reg_1bit_30.net_3 Reg_32bit_8.Reg_1bit_30.net_1 24 100
| device Reg_32bit_8.Reg_1bit_30.nmos.4 390 260
n w[9] Reg_32bit_8.Reg_1bit_30.net_3 Reg_32bit_8.Reg_1bit_30.net_1 24 100
| begin Reg_32bit_8.Reg_1bit_30.inverter_1 550 380
| device Reg_32bit_8.Reg_1bit_30.inverter_1.nmos.1 550 360
n Reg_32bit_8.Reg_1bit_30.net_1 gnd Reg_32bit_8.Reg_1bit_30.net_2 24 100
| device Reg_32bit_8.Reg_1bit_30.inverter_1.nmos.2 550 360
n Reg_32bit_8.Reg_1bit_30.net_1 gnd Reg_32bit_8.Reg_1bit_30.net_2 24 100
| device Reg_32bit_8.Reg_1bit_30.inverter_1.nmos.3 550 360
n Reg_32bit_8.Reg_1bit_30.net_1 gnd Reg_32bit_8.Reg_1bit_30.net_2 24 100
| device Reg_32bit_8.Reg_1bit_30.inverter_1.nmos.4 550 360
n Reg_32bit_8.Reg_1bit_30.net_1 gnd Reg_32bit_8.Reg_1bit_30.net_2 24 100
| device Reg_32bit_8.Reg_1bit_30.inverter_1.pmos.1 550 200
p Reg_32bit_8.Reg_1bit_30.net_1 vdd Reg_32bit_8.Reg_1bit_30.net_2 24 200
| device Reg_32bit_8.Reg_1bit_30.inverter_1.pmos.2 550 200
p Reg_32bit_8.Reg_1bit_30.net_1 vdd Reg_32bit_8.Reg_1bit_30.net_2 24 200
| device Reg_32bit_8.Reg_1bit_30.inverter_1.pmos.3 550 200
p Reg_32bit_8.Reg_1bit_30.net_1 vdd Reg_32bit_8.Reg_1bit_30.net_2 24 200
| device Reg_32bit_8.Reg_1bit_30.inverter_1.pmos.4 550 200
p Reg_32bit_8.Reg_1bit_30.net_1 vdd Reg_32bit_8.Reg_1bit_30.net_2 24 200
| end Reg_32bit_8.Reg_1bit_30.inverter_1
| begin Reg_32bit_8.Reg_1bit_30.inverter_2 290 260
| device Reg_32bit_8.Reg_1bit_30.inverter_2.nmos.1 550 360
n data[30] gnd Reg_32bit_8.Reg_1bit_30.net_3 24 100
| device Reg_32bit_8.Reg_1bit_30.inverter_2.nmos.2 550 360
n data[30] gnd Reg_32bit_8.Reg_1bit_30.net_3 24 100
| device Reg_32bit_8.Reg_1bit_30.inverter_2.nmos.3 550 360
n data[30] gnd Reg_32bit_8.Reg_1bit_30.net_3 24 100
| device Reg_32bit_8.Reg_1bit_30.inverter_2.nmos.4 550 360
n data[30] gnd Reg_32bit_8.Reg_1bit_30.net_3 24 100
| device Reg_32bit_8.Reg_1bit_30.inverter_2.pmos.1 550 200
p data[30] vdd Reg_32bit_8.Reg_1bit_30.net_3 24 200
| device Reg_32bit_8.Reg_1bit_30.inverter_2.pmos.2 550 200
p data[30] vdd Reg_32bit_8.Reg_1bit_30.net_3 24 200
| device Reg_32bit_8.Reg_1bit_30.inverter_2.pmos.3 550 200
p data[30] vdd Reg_32bit_8.Reg_1bit_30.net_3 24 200
| device Reg_32bit_8.Reg_1bit_30.inverter_2.pmos.4 550 200
p data[30] vdd Reg_32bit_8.Reg_1bit_30.net_3 24 200
| end Reg_32bit_8.Reg_1bit_30.inverter_2
| device Reg_32bit_8.Reg_1bit_30.nmos_1 730 230
n inR1[9] Reg_32bit_8.Reg_1bit_30.net_2 out1[30] 24 100
| device Reg_32bit_8.Reg_1bit_30.nmos_2 730 360
n inR2[9] Reg_32bit_8.Reg_1bit_30.net_2 out2[30] 24 100
| end Reg_32bit_8.Reg_1bit_30
| begin Reg_32bit_8.Reg_1bit_31 510 4160
| begin Reg_32bit_8.Reg_1bit_31.inverter 560 210
| device Reg_32bit_8.Reg_1bit_31.inverter.nmos 550 360
n Reg_32bit_8.Reg_1bit_31.net_2 gnd Reg_32bit_8.Reg_1bit_31.net_1 24 100
| device Reg_32bit_8.Reg_1bit_31.inverter.pmos 550 200
p Reg_32bit_8.Reg_1bit_31.net_2 vdd Reg_32bit_8.Reg_1bit_31.net_1 24 200
| end Reg_32bit_8.Reg_1bit_31.inverter
| device Reg_32bit_8.Reg_1bit_31.nmos.1 390 260
n w[9] Reg_32bit_8.Reg_1bit_31.net_3 Reg_32bit_8.Reg_1bit_31.net_1 24 100
| device Reg_32bit_8.Reg_1bit_31.nmos.2 390 260
n w[9] Reg_32bit_8.Reg_1bit_31.net_3 Reg_32bit_8.Reg_1bit_31.net_1 24 100
| device Reg_32bit_8.Reg_1bit_31.nmos.3 390 260
n w[9] Reg_32bit_8.Reg_1bit_31.net_3 Reg_32bit_8.Reg_1bit_31.net_1 24 100
| device Reg_32bit_8.Reg_1bit_31.nmos.4 390 260
n w[9] Reg_32bit_8.Reg_1bit_31.net_3 Reg_32bit_8.Reg_1bit_31.net_1 24 100
| begin Reg_32bit_8.Reg_1bit_31.inverter_1 550 380
| device Reg_32bit_8.Reg_1bit_31.inverter_1.nmos.1 550 360
n Reg_32bit_8.Reg_1bit_31.net_1 gnd Reg_32bit_8.Reg_1bit_31.net_2 24 100
| device Reg_32bit_8.Reg_1bit_31.inverter_1.nmos.2 550 360
n Reg_32bit_8.Reg_1bit_31.net_1 gnd Reg_32bit_8.Reg_1bit_31.net_2 24 100
| device Reg_32bit_8.Reg_1bit_31.inverter_1.nmos.3 550 360
n Reg_32bit_8.Reg_1bit_31.net_1 gnd Reg_32bit_8.Reg_1bit_31.net_2 24 100
| device Reg_32bit_8.Reg_1bit_31.inverter_1.nmos.4 550 360
n Reg_32bit_8.Reg_1bit_31.net_1 gnd Reg_32bit_8.Reg_1bit_31.net_2 24 100
| device Reg_32bit_8.Reg_1bit_31.inverter_1.pmos.1 550 200
p Reg_32bit_8.Reg_1bit_31.net_1 vdd Reg_32bit_8.Reg_1bit_31.net_2 24 200
| device Reg_32bit_8.Reg_1bit_31.inverter_1.pmos.2 550 200
p Reg_32bit_8.Reg_1bit_31.net_1 vdd Reg_32bit_8.Reg_1bit_31.net_2 24 200
| device Reg_32bit_8.Reg_1bit_31.inverter_1.pmos.3 550 200
p Reg_32bit_8.Reg_1bit_31.net_1 vdd Reg_32bit_8.Reg_1bit_31.net_2 24 200
| device Reg_32bit_8.Reg_1bit_31.inverter_1.pmos.4 550 200
p Reg_32bit_8.Reg_1bit_31.net_1 vdd Reg_32bit_8.Reg_1bit_31.net_2 24 200
| end Reg_32bit_8.Reg_1bit_31.inverter_1
| begin Reg_32bit_8.Reg_1bit_31.inverter_2 290 260
| device Reg_32bit_8.Reg_1bit_31.inverter_2.nmos.1 550 360
n data[31] gnd Reg_32bit_8.Reg_1bit_31.net_3 24 100
| device Reg_32bit_8.Reg_1bit_31.inverter_2.nmos.2 550 360
n data[31] gnd Reg_32bit_8.Reg_1bit_31.net_3 24 100
| device Reg_32bit_8.Reg_1bit_31.inverter_2.nmos.3 550 360
n data[31] gnd Reg_32bit_8.Reg_1bit_31.net_3 24 100
| device Reg_32bit_8.Reg_1bit_31.inverter_2.nmos.4 550 360
n data[31] gnd Reg_32bit_8.Reg_1bit_31.net_3 24 100
| device Reg_32bit_8.Reg_1bit_31.inverter_2.pmos.1 550 200
p data[31] vdd Reg_32bit_8.Reg_1bit_31.net_3 24 200
| device Reg_32bit_8.Reg_1bit_31.inverter_2.pmos.2 550 200
p data[31] vdd Reg_32bit_8.Reg_1bit_31.net_3 24 200
| device Reg_32bit_8.Reg_1bit_31.inverter_2.pmos.3 550 200
p data[31] vdd Reg_32bit_8.Reg_1bit_31.net_3 24 200
| device Reg_32bit_8.Reg_1bit_31.inverter_2.pmos.4 550 200
p data[31] vdd Reg_32bit_8.Reg_1bit_31.net_3 24 200
| end Reg_32bit_8.Reg_1bit_31.inverter_2
| device Reg_32bit_8.Reg_1bit_31.nmos_1 730 230
n inR1[9] Reg_32bit_8.Reg_1bit_31.net_2 out1[31] 24 100
| device Reg_32bit_8.Reg_1bit_31.nmos_2 730 360
n inR2[9] Reg_32bit_8.Reg_1bit_31.net_2 out2[31] 24 100
| end Reg_32bit_8.Reg_1bit_31
| end Reg_32bit_8
| begin Reg_32bit_9 940 1140
| begin Reg_32bit_9.Reg_1bit 510 100
| begin Reg_32bit_9.Reg_1bit.inverter 560 210
| device Reg_32bit_9.Reg_1bit.inverter.nmos 550 360
n Reg_32bit_9.Reg_1bit.net_2 gnd Reg_32bit_9.Reg_1bit.net_1 24 100
| device Reg_32bit_9.Reg_1bit.inverter.pmos 550 200
p Reg_32bit_9.Reg_1bit.net_2 vdd Reg_32bit_9.Reg_1bit.net_1 24 200
| end Reg_32bit_9.Reg_1bit.inverter
| device Reg_32bit_9.Reg_1bit.nmos.1 390 260
n w[10] Reg_32bit_9.Reg_1bit.net_3 Reg_32bit_9.Reg_1bit.net_1 24 100
| device Reg_32bit_9.Reg_1bit.nmos.2 390 260
n w[10] Reg_32bit_9.Reg_1bit.net_3 Reg_32bit_9.Reg_1bit.net_1 24 100
| device Reg_32bit_9.Reg_1bit.nmos.3 390 260
n w[10] Reg_32bit_9.Reg_1bit.net_3 Reg_32bit_9.Reg_1bit.net_1 24 100
| device Reg_32bit_9.Reg_1bit.nmos.4 390 260
n w[10] Reg_32bit_9.Reg_1bit.net_3 Reg_32bit_9.Reg_1bit.net_1 24 100
| begin Reg_32bit_9.Reg_1bit.inverter_1 550 380
| device Reg_32bit_9.Reg_1bit.inverter_1.nmos.1 550 360
n Reg_32bit_9.Reg_1bit.net_1 gnd Reg_32bit_9.Reg_1bit.net_2 24 100
| device Reg_32bit_9.Reg_1bit.inverter_1.nmos.2 550 360
n Reg_32bit_9.Reg_1bit.net_1 gnd Reg_32bit_9.Reg_1bit.net_2 24 100
| device Reg_32bit_9.Reg_1bit.inverter_1.nmos.3 550 360
n Reg_32bit_9.Reg_1bit.net_1 gnd Reg_32bit_9.Reg_1bit.net_2 24 100
| device Reg_32bit_9.Reg_1bit.inverter_1.nmos.4 550 360
n Reg_32bit_9.Reg_1bit.net_1 gnd Reg_32bit_9.Reg_1bit.net_2 24 100
| device Reg_32bit_9.Reg_1bit.inverter_1.pmos.1 550 200
p Reg_32bit_9.Reg_1bit.net_1 vdd Reg_32bit_9.Reg_1bit.net_2 24 200
| device Reg_32bit_9.Reg_1bit.inverter_1.pmos.2 550 200
p Reg_32bit_9.Reg_1bit.net_1 vdd Reg_32bit_9.Reg_1bit.net_2 24 200
| device Reg_32bit_9.Reg_1bit.inverter_1.pmos.3 550 200
p Reg_32bit_9.Reg_1bit.net_1 vdd Reg_32bit_9.Reg_1bit.net_2 24 200
| device Reg_32bit_9.Reg_1bit.inverter_1.pmos.4 550 200
p Reg_32bit_9.Reg_1bit.net_1 vdd Reg_32bit_9.Reg_1bit.net_2 24 200
| end Reg_32bit_9.Reg_1bit.inverter_1
| begin Reg_32bit_9.Reg_1bit.inverter_2 290 260
| device Reg_32bit_9.Reg_1bit.inverter_2.nmos.1 550 360
n data[0] gnd Reg_32bit_9.Reg_1bit.net_3 24 100
| device Reg_32bit_9.Reg_1bit.inverter_2.nmos.2 550 360
n data[0] gnd Reg_32bit_9.Reg_1bit.net_3 24 100
| device Reg_32bit_9.Reg_1bit.inverter_2.nmos.3 550 360
n data[0] gnd Reg_32bit_9.Reg_1bit.net_3 24 100
| device Reg_32bit_9.Reg_1bit.inverter_2.nmos.4 550 360
n data[0] gnd Reg_32bit_9.Reg_1bit.net_3 24 100
| device Reg_32bit_9.Reg_1bit.inverter_2.pmos.1 550 200
p data[0] vdd Reg_32bit_9.Reg_1bit.net_3 24 200
| device Reg_32bit_9.Reg_1bit.inverter_2.pmos.2 550 200
p data[0] vdd Reg_32bit_9.Reg_1bit.net_3 24 200
| device Reg_32bit_9.Reg_1bit.inverter_2.pmos.3 550 200
p data[0] vdd Reg_32bit_9.Reg_1bit.net_3 24 200
| device Reg_32bit_9.Reg_1bit.inverter_2.pmos.4 550 200
p data[0] vdd Reg_32bit_9.Reg_1bit.net_3 24 200
| end Reg_32bit_9.Reg_1bit.inverter_2
| device Reg_32bit_9.Reg_1bit.nmos_1 730 230
n inR1[10] Reg_32bit_9.Reg_1bit.net_2 out1[0] 24 100
| device Reg_32bit_9.Reg_1bit.nmos_2 730 360
n inR2[10] Reg_32bit_9.Reg_1bit.net_2 out2[0] 24 100
| end Reg_32bit_9.Reg_1bit
| begin Reg_32bit_9.Reg_1bit_1 510 230
| begin Reg_32bit_9.Reg_1bit_1.inverter 560 210
| device Reg_32bit_9.Reg_1bit_1.inverter.nmos 550 360
n Reg_32bit_9.Reg_1bit_1.net_2 gnd Reg_32bit_9.Reg_1bit_1.net_1 24 100
| device Reg_32bit_9.Reg_1bit_1.inverter.pmos 550 200
p Reg_32bit_9.Reg_1bit_1.net_2 vdd Reg_32bit_9.Reg_1bit_1.net_1 24 200
| end Reg_32bit_9.Reg_1bit_1.inverter
| device Reg_32bit_9.Reg_1bit_1.nmos.1 390 260
n w[10] Reg_32bit_9.Reg_1bit_1.net_3 Reg_32bit_9.Reg_1bit_1.net_1 24 100
| device Reg_32bit_9.Reg_1bit_1.nmos.2 390 260
n w[10] Reg_32bit_9.Reg_1bit_1.net_3 Reg_32bit_9.Reg_1bit_1.net_1 24 100
| device Reg_32bit_9.Reg_1bit_1.nmos.3 390 260
n w[10] Reg_32bit_9.Reg_1bit_1.net_3 Reg_32bit_9.Reg_1bit_1.net_1 24 100
| device Reg_32bit_9.Reg_1bit_1.nmos.4 390 260
n w[10] Reg_32bit_9.Reg_1bit_1.net_3 Reg_32bit_9.Reg_1bit_1.net_1 24 100
| begin Reg_32bit_9.Reg_1bit_1.inverter_1 550 380
| device Reg_32bit_9.Reg_1bit_1.inverter_1.nmos.1 550 360
n Reg_32bit_9.Reg_1bit_1.net_1 gnd Reg_32bit_9.Reg_1bit_1.net_2 24 100
| device Reg_32bit_9.Reg_1bit_1.inverter_1.nmos.2 550 360
n Reg_32bit_9.Reg_1bit_1.net_1 gnd Reg_32bit_9.Reg_1bit_1.net_2 24 100
| device Reg_32bit_9.Reg_1bit_1.inverter_1.nmos.3 550 360
n Reg_32bit_9.Reg_1bit_1.net_1 gnd Reg_32bit_9.Reg_1bit_1.net_2 24 100
| device Reg_32bit_9.Reg_1bit_1.inverter_1.nmos.4 550 360
n Reg_32bit_9.Reg_1bit_1.net_1 gnd Reg_32bit_9.Reg_1bit_1.net_2 24 100
| device Reg_32bit_9.Reg_1bit_1.inverter_1.pmos.1 550 200
p Reg_32bit_9.Reg_1bit_1.net_1 vdd Reg_32bit_9.Reg_1bit_1.net_2 24 200
| device Reg_32bit_9.Reg_1bit_1.inverter_1.pmos.2 550 200
p Reg_32bit_9.Reg_1bit_1.net_1 vdd Reg_32bit_9.Reg_1bit_1.net_2 24 200
| device Reg_32bit_9.Reg_1bit_1.inverter_1.pmos.3 550 200
p Reg_32bit_9.Reg_1bit_1.net_1 vdd Reg_32bit_9.Reg_1bit_1.net_2 24 200
| device Reg_32bit_9.Reg_1bit_1.inverter_1.pmos.4 550 200
p Reg_32bit_9.Reg_1bit_1.net_1 vdd Reg_32bit_9.Reg_1bit_1.net_2 24 200
| end Reg_32bit_9.Reg_1bit_1.inverter_1
| begin Reg_32bit_9.Reg_1bit_1.inverter_2 290 260
| device Reg_32bit_9.Reg_1bit_1.inverter_2.nmos.1 550 360
n data[1] gnd Reg_32bit_9.Reg_1bit_1.net_3 24 100
| device Reg_32bit_9.Reg_1bit_1.inverter_2.nmos.2 550 360
n data[1] gnd Reg_32bit_9.Reg_1bit_1.net_3 24 100
| device Reg_32bit_9.Reg_1bit_1.inverter_2.nmos.3 550 360
n data[1] gnd Reg_32bit_9.Reg_1bit_1.net_3 24 100
| device Reg_32bit_9.Reg_1bit_1.inverter_2.nmos.4 550 360
n data[1] gnd Reg_32bit_9.Reg_1bit_1.net_3 24 100
| device Reg_32bit_9.Reg_1bit_1.inverter_2.pmos.1 550 200
p data[1] vdd Reg_32bit_9.Reg_1bit_1.net_3 24 200
| device Reg_32bit_9.Reg_1bit_1.inverter_2.pmos.2 550 200
p data[1] vdd Reg_32bit_9.Reg_1bit_1.net_3 24 200
| device Reg_32bit_9.Reg_1bit_1.inverter_2.pmos.3 550 200
p data[1] vdd Reg_32bit_9.Reg_1bit_1.net_3 24 200
| device Reg_32bit_9.Reg_1bit_1.inverter_2.pmos.4 550 200
p data[1] vdd Reg_32bit_9.Reg_1bit_1.net_3 24 200
| end Reg_32bit_9.Reg_1bit_1.inverter_2
| device Reg_32bit_9.Reg_1bit_1.nmos_1 730 230
n inR1[10] Reg_32bit_9.Reg_1bit_1.net_2 out1[1] 24 100
| device Reg_32bit_9.Reg_1bit_1.nmos_2 730 360
n inR2[10] Reg_32bit_9.Reg_1bit_1.net_2 out2[1] 24 100
| end Reg_32bit_9.Reg_1bit_1
| begin Reg_32bit_9.Reg_1bit_2 510 360
| begin Reg_32bit_9.Reg_1bit_2.inverter 560 210
| device Reg_32bit_9.Reg_1bit_2.inverter.nmos 550 360
n Reg_32bit_9.Reg_1bit_2.net_2 gnd Reg_32bit_9.Reg_1bit_2.net_1 24 100
| device Reg_32bit_9.Reg_1bit_2.inverter.pmos 550 200
p Reg_32bit_9.Reg_1bit_2.net_2 vdd Reg_32bit_9.Reg_1bit_2.net_1 24 200
| end Reg_32bit_9.Reg_1bit_2.inverter
| device Reg_32bit_9.Reg_1bit_2.nmos.1 390 260
n w[10] Reg_32bit_9.Reg_1bit_2.net_3 Reg_32bit_9.Reg_1bit_2.net_1 24 100
| device Reg_32bit_9.Reg_1bit_2.nmos.2 390 260
n w[10] Reg_32bit_9.Reg_1bit_2.net_3 Reg_32bit_9.Reg_1bit_2.net_1 24 100
| device Reg_32bit_9.Reg_1bit_2.nmos.3 390 260
n w[10] Reg_32bit_9.Reg_1bit_2.net_3 Reg_32bit_9.Reg_1bit_2.net_1 24 100
| device Reg_32bit_9.Reg_1bit_2.nmos.4 390 260
n w[10] Reg_32bit_9.Reg_1bit_2.net_3 Reg_32bit_9.Reg_1bit_2.net_1 24 100
| begin Reg_32bit_9.Reg_1bit_2.inverter_1 550 380
| device Reg_32bit_9.Reg_1bit_2.inverter_1.nmos.1 550 360
n Reg_32bit_9.Reg_1bit_2.net_1 gnd Reg_32bit_9.Reg_1bit_2.net_2 24 100
| device Reg_32bit_9.Reg_1bit_2.inverter_1.nmos.2 550 360
n Reg_32bit_9.Reg_1bit_2.net_1 gnd Reg_32bit_9.Reg_1bit_2.net_2 24 100
| device Reg_32bit_9.Reg_1bit_2.inverter_1.nmos.3 550 360
n Reg_32bit_9.Reg_1bit_2.net_1 gnd Reg_32bit_9.Reg_1bit_2.net_2 24 100
| device Reg_32bit_9.Reg_1bit_2.inverter_1.nmos.4 550 360
n Reg_32bit_9.Reg_1bit_2.net_1 gnd Reg_32bit_9.Reg_1bit_2.net_2 24 100
| device Reg_32bit_9.Reg_1bit_2.inverter_1.pmos.1 550 200
p Reg_32bit_9.Reg_1bit_2.net_1 vdd Reg_32bit_9.Reg_1bit_2.net_2 24 200
| device Reg_32bit_9.Reg_1bit_2.inverter_1.pmos.2 550 200
p Reg_32bit_9.Reg_1bit_2.net_1 vdd Reg_32bit_9.Reg_1bit_2.net_2 24 200
| device Reg_32bit_9.Reg_1bit_2.inverter_1.pmos.3 550 200
p Reg_32bit_9.Reg_1bit_2.net_1 vdd Reg_32bit_9.Reg_1bit_2.net_2 24 200
| device Reg_32bit_9.Reg_1bit_2.inverter_1.pmos.4 550 200
p Reg_32bit_9.Reg_1bit_2.net_1 vdd Reg_32bit_9.Reg_1bit_2.net_2 24 200
| end Reg_32bit_9.Reg_1bit_2.inverter_1
| begin Reg_32bit_9.Reg_1bit_2.inverter_2 290 260
| device Reg_32bit_9.Reg_1bit_2.inverter_2.nmos.1 550 360
n data[2] gnd Reg_32bit_9.Reg_1bit_2.net_3 24 100
| device Reg_32bit_9.Reg_1bit_2.inverter_2.nmos.2 550 360
n data[2] gnd Reg_32bit_9.Reg_1bit_2.net_3 24 100
| device Reg_32bit_9.Reg_1bit_2.inverter_2.nmos.3 550 360
n data[2] gnd Reg_32bit_9.Reg_1bit_2.net_3 24 100
| device Reg_32bit_9.Reg_1bit_2.inverter_2.nmos.4 550 360
n data[2] gnd Reg_32bit_9.Reg_1bit_2.net_3 24 100
| device Reg_32bit_9.Reg_1bit_2.inverter_2.pmos.1 550 200
p data[2] vdd Reg_32bit_9.Reg_1bit_2.net_3 24 200
| device Reg_32bit_9.Reg_1bit_2.inverter_2.pmos.2 550 200
p data[2] vdd Reg_32bit_9.Reg_1bit_2.net_3 24 200
| device Reg_32bit_9.Reg_1bit_2.inverter_2.pmos.3 550 200
p data[2] vdd Reg_32bit_9.Reg_1bit_2.net_3 24 200
| device Reg_32bit_9.Reg_1bit_2.inverter_2.pmos.4 550 200
p data[2] vdd Reg_32bit_9.Reg_1bit_2.net_3 24 200
| end Reg_32bit_9.Reg_1bit_2.inverter_2
| device Reg_32bit_9.Reg_1bit_2.nmos_1 730 230
n inR1[10] Reg_32bit_9.Reg_1bit_2.net_2 out1[2] 24 100
| device Reg_32bit_9.Reg_1bit_2.nmos_2 730 360
n inR2[10] Reg_32bit_9.Reg_1bit_2.net_2 out2[2] 24 100
| end Reg_32bit_9.Reg_1bit_2
| begin Reg_32bit_9.Reg_1bit_3 510 490
| begin Reg_32bit_9.Reg_1bit_3.inverter 560 210
| device Reg_32bit_9.Reg_1bit_3.inverter.nmos 550 360
n Reg_32bit_9.Reg_1bit_3.net_2 gnd Reg_32bit_9.Reg_1bit_3.net_1 24 100
| device Reg_32bit_9.Reg_1bit_3.inverter.pmos 550 200
p Reg_32bit_9.Reg_1bit_3.net_2 vdd Reg_32bit_9.Reg_1bit_3.net_1 24 200
| end Reg_32bit_9.Reg_1bit_3.inverter
| device Reg_32bit_9.Reg_1bit_3.nmos.1 390 260
n w[10] Reg_32bit_9.Reg_1bit_3.net_3 Reg_32bit_9.Reg_1bit_3.net_1 24 100
| device Reg_32bit_9.Reg_1bit_3.nmos.2 390 260
n w[10] Reg_32bit_9.Reg_1bit_3.net_3 Reg_32bit_9.Reg_1bit_3.net_1 24 100
| device Reg_32bit_9.Reg_1bit_3.nmos.3 390 260
n w[10] Reg_32bit_9.Reg_1bit_3.net_3 Reg_32bit_9.Reg_1bit_3.net_1 24 100
| device Reg_32bit_9.Reg_1bit_3.nmos.4 390 260
n w[10] Reg_32bit_9.Reg_1bit_3.net_3 Reg_32bit_9.Reg_1bit_3.net_1 24 100
| begin Reg_32bit_9.Reg_1bit_3.inverter_1 550 380
| device Reg_32bit_9.Reg_1bit_3.inverter_1.nmos.1 550 360
n Reg_32bit_9.Reg_1bit_3.net_1 gnd Reg_32bit_9.Reg_1bit_3.net_2 24 100
| device Reg_32bit_9.Reg_1bit_3.inverter_1.nmos.2 550 360
n Reg_32bit_9.Reg_1bit_3.net_1 gnd Reg_32bit_9.Reg_1bit_3.net_2 24 100
| device Reg_32bit_9.Reg_1bit_3.inverter_1.nmos.3 550 360
n Reg_32bit_9.Reg_1bit_3.net_1 gnd Reg_32bit_9.Reg_1bit_3.net_2 24 100
| device Reg_32bit_9.Reg_1bit_3.inverter_1.nmos.4 550 360
n Reg_32bit_9.Reg_1bit_3.net_1 gnd Reg_32bit_9.Reg_1bit_3.net_2 24 100
| device Reg_32bit_9.Reg_1bit_3.inverter_1.pmos.1 550 200
p Reg_32bit_9.Reg_1bit_3.net_1 vdd Reg_32bit_9.Reg_1bit_3.net_2 24 200
| device Reg_32bit_9.Reg_1bit_3.inverter_1.pmos.2 550 200
p Reg_32bit_9.Reg_1bit_3.net_1 vdd Reg_32bit_9.Reg_1bit_3.net_2 24 200
| device Reg_32bit_9.Reg_1bit_3.inverter_1.pmos.3 550 200
p Reg_32bit_9.Reg_1bit_3.net_1 vdd Reg_32bit_9.Reg_1bit_3.net_2 24 200
| device Reg_32bit_9.Reg_1bit_3.inverter_1.pmos.4 550 200
p Reg_32bit_9.Reg_1bit_3.net_1 vdd Reg_32bit_9.Reg_1bit_3.net_2 24 200
| end Reg_32bit_9.Reg_1bit_3.inverter_1
| begin Reg_32bit_9.Reg_1bit_3.inverter_2 290 260
| device Reg_32bit_9.Reg_1bit_3.inverter_2.nmos.1 550 360
n data[3] gnd Reg_32bit_9.Reg_1bit_3.net_3 24 100
| device Reg_32bit_9.Reg_1bit_3.inverter_2.nmos.2 550 360
n data[3] gnd Reg_32bit_9.Reg_1bit_3.net_3 24 100
| device Reg_32bit_9.Reg_1bit_3.inverter_2.nmos.3 550 360
n data[3] gnd Reg_32bit_9.Reg_1bit_3.net_3 24 100
| device Reg_32bit_9.Reg_1bit_3.inverter_2.nmos.4 550 360
n data[3] gnd Reg_32bit_9.Reg_1bit_3.net_3 24 100
| device Reg_32bit_9.Reg_1bit_3.inverter_2.pmos.1 550 200
p data[3] vdd Reg_32bit_9.Reg_1bit_3.net_3 24 200
| device Reg_32bit_9.Reg_1bit_3.inverter_2.pmos.2 550 200
p data[3] vdd Reg_32bit_9.Reg_1bit_3.net_3 24 200
| device Reg_32bit_9.Reg_1bit_3.inverter_2.pmos.3 550 200
p data[3] vdd Reg_32bit_9.Reg_1bit_3.net_3 24 200
| device Reg_32bit_9.Reg_1bit_3.inverter_2.pmos.4 550 200
p data[3] vdd Reg_32bit_9.Reg_1bit_3.net_3 24 200
| end Reg_32bit_9.Reg_1bit_3.inverter_2
| device Reg_32bit_9.Reg_1bit_3.nmos_1 730 230
n inR1[10] Reg_32bit_9.Reg_1bit_3.net_2 out1[3] 24 100
| device Reg_32bit_9.Reg_1bit_3.nmos_2 730 360
n inR2[10] Reg_32bit_9.Reg_1bit_3.net_2 out2[3] 24 100
| end Reg_32bit_9.Reg_1bit_3
| begin Reg_32bit_9.Reg_1bit_4 510 620
| begin Reg_32bit_9.Reg_1bit_4.inverter 560 210
| device Reg_32bit_9.Reg_1bit_4.inverter.nmos 550 360
n Reg_32bit_9.Reg_1bit_4.net_2 gnd Reg_32bit_9.Reg_1bit_4.net_1 24 100
| device Reg_32bit_9.Reg_1bit_4.inverter.pmos 550 200
p Reg_32bit_9.Reg_1bit_4.net_2 vdd Reg_32bit_9.Reg_1bit_4.net_1 24 200
| end Reg_32bit_9.Reg_1bit_4.inverter
| device Reg_32bit_9.Reg_1bit_4.nmos.1 390 260
n w[10] Reg_32bit_9.Reg_1bit_4.net_3 Reg_32bit_9.Reg_1bit_4.net_1 24 100
| device Reg_32bit_9.Reg_1bit_4.nmos.2 390 260
n w[10] Reg_32bit_9.Reg_1bit_4.net_3 Reg_32bit_9.Reg_1bit_4.net_1 24 100
| device Reg_32bit_9.Reg_1bit_4.nmos.3 390 260
n w[10] Reg_32bit_9.Reg_1bit_4.net_3 Reg_32bit_9.Reg_1bit_4.net_1 24 100
| device Reg_32bit_9.Reg_1bit_4.nmos.4 390 260
n w[10] Reg_32bit_9.Reg_1bit_4.net_3 Reg_32bit_9.Reg_1bit_4.net_1 24 100
| begin Reg_32bit_9.Reg_1bit_4.inverter_1 550 380
| device Reg_32bit_9.Reg_1bit_4.inverter_1.nmos.1 550 360
n Reg_32bit_9.Reg_1bit_4.net_1 gnd Reg_32bit_9.Reg_1bit_4.net_2 24 100
| device Reg_32bit_9.Reg_1bit_4.inverter_1.nmos.2 550 360
n Reg_32bit_9.Reg_1bit_4.net_1 gnd Reg_32bit_9.Reg_1bit_4.net_2 24 100
| device Reg_32bit_9.Reg_1bit_4.inverter_1.nmos.3 550 360
n Reg_32bit_9.Reg_1bit_4.net_1 gnd Reg_32bit_9.Reg_1bit_4.net_2 24 100
| device Reg_32bit_9.Reg_1bit_4.inverter_1.nmos.4 550 360
n Reg_32bit_9.Reg_1bit_4.net_1 gnd Reg_32bit_9.Reg_1bit_4.net_2 24 100
| device Reg_32bit_9.Reg_1bit_4.inverter_1.pmos.1 550 200
p Reg_32bit_9.Reg_1bit_4.net_1 vdd Reg_32bit_9.Reg_1bit_4.net_2 24 200
| device Reg_32bit_9.Reg_1bit_4.inverter_1.pmos.2 550 200
p Reg_32bit_9.Reg_1bit_4.net_1 vdd Reg_32bit_9.Reg_1bit_4.net_2 24 200
| device Reg_32bit_9.Reg_1bit_4.inverter_1.pmos.3 550 200
p Reg_32bit_9.Reg_1bit_4.net_1 vdd Reg_32bit_9.Reg_1bit_4.net_2 24 200
| device Reg_32bit_9.Reg_1bit_4.inverter_1.pmos.4 550 200
p Reg_32bit_9.Reg_1bit_4.net_1 vdd Reg_32bit_9.Reg_1bit_4.net_2 24 200
| end Reg_32bit_9.Reg_1bit_4.inverter_1
| begin Reg_32bit_9.Reg_1bit_4.inverter_2 290 260
| device Reg_32bit_9.Reg_1bit_4.inverter_2.nmos.1 550 360
n data[4] gnd Reg_32bit_9.Reg_1bit_4.net_3 24 100
| device Reg_32bit_9.Reg_1bit_4.inverter_2.nmos.2 550 360
n data[4] gnd Reg_32bit_9.Reg_1bit_4.net_3 24 100
| device Reg_32bit_9.Reg_1bit_4.inverter_2.nmos.3 550 360
n data[4] gnd Reg_32bit_9.Reg_1bit_4.net_3 24 100
| device Reg_32bit_9.Reg_1bit_4.inverter_2.nmos.4 550 360
n data[4] gnd Reg_32bit_9.Reg_1bit_4.net_3 24 100
| device Reg_32bit_9.Reg_1bit_4.inverter_2.pmos.1 550 200
p data[4] vdd Reg_32bit_9.Reg_1bit_4.net_3 24 200
| device Reg_32bit_9.Reg_1bit_4.inverter_2.pmos.2 550 200
p data[4] vdd Reg_32bit_9.Reg_1bit_4.net_3 24 200
| device Reg_32bit_9.Reg_1bit_4.inverter_2.pmos.3 550 200
p data[4] vdd Reg_32bit_9.Reg_1bit_4.net_3 24 200
| device Reg_32bit_9.Reg_1bit_4.inverter_2.pmos.4 550 200
p data[4] vdd Reg_32bit_9.Reg_1bit_4.net_3 24 200
| end Reg_32bit_9.Reg_1bit_4.inverter_2
| device Reg_32bit_9.Reg_1bit_4.nmos_1 730 230
n inR1[10] Reg_32bit_9.Reg_1bit_4.net_2 out1[4] 24 100
| device Reg_32bit_9.Reg_1bit_4.nmos_2 730 360
n inR2[10] Reg_32bit_9.Reg_1bit_4.net_2 out2[4] 24 100
| end Reg_32bit_9.Reg_1bit_4
| begin Reg_32bit_9.Reg_1bit_5 510 750
| begin Reg_32bit_9.Reg_1bit_5.inverter 560 210
| device Reg_32bit_9.Reg_1bit_5.inverter.nmos 550 360
n Reg_32bit_9.Reg_1bit_5.net_2 gnd Reg_32bit_9.Reg_1bit_5.net_1 24 100
| device Reg_32bit_9.Reg_1bit_5.inverter.pmos 550 200
p Reg_32bit_9.Reg_1bit_5.net_2 vdd Reg_32bit_9.Reg_1bit_5.net_1 24 200
| end Reg_32bit_9.Reg_1bit_5.inverter
| device Reg_32bit_9.Reg_1bit_5.nmos.1 390 260
n w[10] Reg_32bit_9.Reg_1bit_5.net_3 Reg_32bit_9.Reg_1bit_5.net_1 24 100
| device Reg_32bit_9.Reg_1bit_5.nmos.2 390 260
n w[10] Reg_32bit_9.Reg_1bit_5.net_3 Reg_32bit_9.Reg_1bit_5.net_1 24 100
| device Reg_32bit_9.Reg_1bit_5.nmos.3 390 260
n w[10] Reg_32bit_9.Reg_1bit_5.net_3 Reg_32bit_9.Reg_1bit_5.net_1 24 100
| device Reg_32bit_9.Reg_1bit_5.nmos.4 390 260
n w[10] Reg_32bit_9.Reg_1bit_5.net_3 Reg_32bit_9.Reg_1bit_5.net_1 24 100
| begin Reg_32bit_9.Reg_1bit_5.inverter_1 550 380
| device Reg_32bit_9.Reg_1bit_5.inverter_1.nmos.1 550 360
n Reg_32bit_9.Reg_1bit_5.net_1 gnd Reg_32bit_9.Reg_1bit_5.net_2 24 100
| device Reg_32bit_9.Reg_1bit_5.inverter_1.nmos.2 550 360
n Reg_32bit_9.Reg_1bit_5.net_1 gnd Reg_32bit_9.Reg_1bit_5.net_2 24 100
| device Reg_32bit_9.Reg_1bit_5.inverter_1.nmos.3 550 360
n Reg_32bit_9.Reg_1bit_5.net_1 gnd Reg_32bit_9.Reg_1bit_5.net_2 24 100
| device Reg_32bit_9.Reg_1bit_5.inverter_1.nmos.4 550 360
n Reg_32bit_9.Reg_1bit_5.net_1 gnd Reg_32bit_9.Reg_1bit_5.net_2 24 100
| device Reg_32bit_9.Reg_1bit_5.inverter_1.pmos.1 550 200
p Reg_32bit_9.Reg_1bit_5.net_1 vdd Reg_32bit_9.Reg_1bit_5.net_2 24 200
| device Reg_32bit_9.Reg_1bit_5.inverter_1.pmos.2 550 200
p Reg_32bit_9.Reg_1bit_5.net_1 vdd Reg_32bit_9.Reg_1bit_5.net_2 24 200
| device Reg_32bit_9.Reg_1bit_5.inverter_1.pmos.3 550 200
p Reg_32bit_9.Reg_1bit_5.net_1 vdd Reg_32bit_9.Reg_1bit_5.net_2 24 200
| device Reg_32bit_9.Reg_1bit_5.inverter_1.pmos.4 550 200
p Reg_32bit_9.Reg_1bit_5.net_1 vdd Reg_32bit_9.Reg_1bit_5.net_2 24 200
| end Reg_32bit_9.Reg_1bit_5.inverter_1
| begin Reg_32bit_9.Reg_1bit_5.inverter_2 290 260
| device Reg_32bit_9.Reg_1bit_5.inverter_2.nmos.1 550 360
n data[5] gnd Reg_32bit_9.Reg_1bit_5.net_3 24 100
| device Reg_32bit_9.Reg_1bit_5.inverter_2.nmos.2 550 360
n data[5] gnd Reg_32bit_9.Reg_1bit_5.net_3 24 100
| device Reg_32bit_9.Reg_1bit_5.inverter_2.nmos.3 550 360
n data[5] gnd Reg_32bit_9.Reg_1bit_5.net_3 24 100
| device Reg_32bit_9.Reg_1bit_5.inverter_2.nmos.4 550 360
n data[5] gnd Reg_32bit_9.Reg_1bit_5.net_3 24 100
| device Reg_32bit_9.Reg_1bit_5.inverter_2.pmos.1 550 200
p data[5] vdd Reg_32bit_9.Reg_1bit_5.net_3 24 200
| device Reg_32bit_9.Reg_1bit_5.inverter_2.pmos.2 550 200
p data[5] vdd Reg_32bit_9.Reg_1bit_5.net_3 24 200
| device Reg_32bit_9.Reg_1bit_5.inverter_2.pmos.3 550 200
p data[5] vdd Reg_32bit_9.Reg_1bit_5.net_3 24 200
| device Reg_32bit_9.Reg_1bit_5.inverter_2.pmos.4 550 200
p data[5] vdd Reg_32bit_9.Reg_1bit_5.net_3 24 200
| end Reg_32bit_9.Reg_1bit_5.inverter_2
| device Reg_32bit_9.Reg_1bit_5.nmos_1 730 230
n inR1[10] Reg_32bit_9.Reg_1bit_5.net_2 out1[5] 24 100
| device Reg_32bit_9.Reg_1bit_5.nmos_2 730 360
n inR2[10] Reg_32bit_9.Reg_1bit_5.net_2 out2[5] 24 100
| end Reg_32bit_9.Reg_1bit_5
| begin Reg_32bit_9.Reg_1bit_6 510 880
| begin Reg_32bit_9.Reg_1bit_6.inverter 560 210
| device Reg_32bit_9.Reg_1bit_6.inverter.nmos 550 360
n Reg_32bit_9.Reg_1bit_6.net_2 gnd Reg_32bit_9.Reg_1bit_6.net_1 24 100
| device Reg_32bit_9.Reg_1bit_6.inverter.pmos 550 200
p Reg_32bit_9.Reg_1bit_6.net_2 vdd Reg_32bit_9.Reg_1bit_6.net_1 24 200
| end Reg_32bit_9.Reg_1bit_6.inverter
| device Reg_32bit_9.Reg_1bit_6.nmos.1 390 260
n w[10] Reg_32bit_9.Reg_1bit_6.net_3 Reg_32bit_9.Reg_1bit_6.net_1 24 100
| device Reg_32bit_9.Reg_1bit_6.nmos.2 390 260
n w[10] Reg_32bit_9.Reg_1bit_6.net_3 Reg_32bit_9.Reg_1bit_6.net_1 24 100
| device Reg_32bit_9.Reg_1bit_6.nmos.3 390 260
n w[10] Reg_32bit_9.Reg_1bit_6.net_3 Reg_32bit_9.Reg_1bit_6.net_1 24 100
| device Reg_32bit_9.Reg_1bit_6.nmos.4 390 260
n w[10] Reg_32bit_9.Reg_1bit_6.net_3 Reg_32bit_9.Reg_1bit_6.net_1 24 100
| begin Reg_32bit_9.Reg_1bit_6.inverter_1 550 380
| device Reg_32bit_9.Reg_1bit_6.inverter_1.nmos.1 550 360
n Reg_32bit_9.Reg_1bit_6.net_1 gnd Reg_32bit_9.Reg_1bit_6.net_2 24 100
| device Reg_32bit_9.Reg_1bit_6.inverter_1.nmos.2 550 360
n Reg_32bit_9.Reg_1bit_6.net_1 gnd Reg_32bit_9.Reg_1bit_6.net_2 24 100
| device Reg_32bit_9.Reg_1bit_6.inverter_1.nmos.3 550 360
n Reg_32bit_9.Reg_1bit_6.net_1 gnd Reg_32bit_9.Reg_1bit_6.net_2 24 100
| device Reg_32bit_9.Reg_1bit_6.inverter_1.nmos.4 550 360
n Reg_32bit_9.Reg_1bit_6.net_1 gnd Reg_32bit_9.Reg_1bit_6.net_2 24 100
| device Reg_32bit_9.Reg_1bit_6.inverter_1.pmos.1 550 200
p Reg_32bit_9.Reg_1bit_6.net_1 vdd Reg_32bit_9.Reg_1bit_6.net_2 24 200
| device Reg_32bit_9.Reg_1bit_6.inverter_1.pmos.2 550 200
p Reg_32bit_9.Reg_1bit_6.net_1 vdd Reg_32bit_9.Reg_1bit_6.net_2 24 200
| device Reg_32bit_9.Reg_1bit_6.inverter_1.pmos.3 550 200
p Reg_32bit_9.Reg_1bit_6.net_1 vdd Reg_32bit_9.Reg_1bit_6.net_2 24 200
| device Reg_32bit_9.Reg_1bit_6.inverter_1.pmos.4 550 200
p Reg_32bit_9.Reg_1bit_6.net_1 vdd Reg_32bit_9.Reg_1bit_6.net_2 24 200
| end Reg_32bit_9.Reg_1bit_6.inverter_1
| begin Reg_32bit_9.Reg_1bit_6.inverter_2 290 260
| device Reg_32bit_9.Reg_1bit_6.inverter_2.nmos.1 550 360
n data[6] gnd Reg_32bit_9.Reg_1bit_6.net_3 24 100
| device Reg_32bit_9.Reg_1bit_6.inverter_2.nmos.2 550 360
n data[6] gnd Reg_32bit_9.Reg_1bit_6.net_3 24 100
| device Reg_32bit_9.Reg_1bit_6.inverter_2.nmos.3 550 360
n data[6] gnd Reg_32bit_9.Reg_1bit_6.net_3 24 100
| device Reg_32bit_9.Reg_1bit_6.inverter_2.nmos.4 550 360
n data[6] gnd Reg_32bit_9.Reg_1bit_6.net_3 24 100
| device Reg_32bit_9.Reg_1bit_6.inverter_2.pmos.1 550 200
p data[6] vdd Reg_32bit_9.Reg_1bit_6.net_3 24 200
| device Reg_32bit_9.Reg_1bit_6.inverter_2.pmos.2 550 200
p data[6] vdd Reg_32bit_9.Reg_1bit_6.net_3 24 200
| device Reg_32bit_9.Reg_1bit_6.inverter_2.pmos.3 550 200
p data[6] vdd Reg_32bit_9.Reg_1bit_6.net_3 24 200
| device Reg_32bit_9.Reg_1bit_6.inverter_2.pmos.4 550 200
p data[6] vdd Reg_32bit_9.Reg_1bit_6.net_3 24 200
| end Reg_32bit_9.Reg_1bit_6.inverter_2
| device Reg_32bit_9.Reg_1bit_6.nmos_1 730 230
n inR1[10] Reg_32bit_9.Reg_1bit_6.net_2 out1[6] 24 100
| device Reg_32bit_9.Reg_1bit_6.nmos_2 730 360
n inR2[10] Reg_32bit_9.Reg_1bit_6.net_2 out2[6] 24 100
| end Reg_32bit_9.Reg_1bit_6
| begin Reg_32bit_9.Reg_1bit_7 510 1010
| begin Reg_32bit_9.Reg_1bit_7.inverter 560 210
| device Reg_32bit_9.Reg_1bit_7.inverter.nmos 550 360
n Reg_32bit_9.Reg_1bit_7.net_2 gnd Reg_32bit_9.Reg_1bit_7.net_1 24 100
| device Reg_32bit_9.Reg_1bit_7.inverter.pmos 550 200
p Reg_32bit_9.Reg_1bit_7.net_2 vdd Reg_32bit_9.Reg_1bit_7.net_1 24 200
| end Reg_32bit_9.Reg_1bit_7.inverter
| device Reg_32bit_9.Reg_1bit_7.nmos.1 390 260
n w[10] Reg_32bit_9.Reg_1bit_7.net_3 Reg_32bit_9.Reg_1bit_7.net_1 24 100
| device Reg_32bit_9.Reg_1bit_7.nmos.2 390 260
n w[10] Reg_32bit_9.Reg_1bit_7.net_3 Reg_32bit_9.Reg_1bit_7.net_1 24 100
| device Reg_32bit_9.Reg_1bit_7.nmos.3 390 260
n w[10] Reg_32bit_9.Reg_1bit_7.net_3 Reg_32bit_9.Reg_1bit_7.net_1 24 100
| device Reg_32bit_9.Reg_1bit_7.nmos.4 390 260
n w[10] Reg_32bit_9.Reg_1bit_7.net_3 Reg_32bit_9.Reg_1bit_7.net_1 24 100
| begin Reg_32bit_9.Reg_1bit_7.inverter_1 550 380
| device Reg_32bit_9.Reg_1bit_7.inverter_1.nmos.1 550 360
n Reg_32bit_9.Reg_1bit_7.net_1 gnd Reg_32bit_9.Reg_1bit_7.net_2 24 100
| device Reg_32bit_9.Reg_1bit_7.inverter_1.nmos.2 550 360
n Reg_32bit_9.Reg_1bit_7.net_1 gnd Reg_32bit_9.Reg_1bit_7.net_2 24 100
| device Reg_32bit_9.Reg_1bit_7.inverter_1.nmos.3 550 360
n Reg_32bit_9.Reg_1bit_7.net_1 gnd Reg_32bit_9.Reg_1bit_7.net_2 24 100
| device Reg_32bit_9.Reg_1bit_7.inverter_1.nmos.4 550 360
n Reg_32bit_9.Reg_1bit_7.net_1 gnd Reg_32bit_9.Reg_1bit_7.net_2 24 100
| device Reg_32bit_9.Reg_1bit_7.inverter_1.pmos.1 550 200
p Reg_32bit_9.Reg_1bit_7.net_1 vdd Reg_32bit_9.Reg_1bit_7.net_2 24 200
| device Reg_32bit_9.Reg_1bit_7.inverter_1.pmos.2 550 200
p Reg_32bit_9.Reg_1bit_7.net_1 vdd Reg_32bit_9.Reg_1bit_7.net_2 24 200
| device Reg_32bit_9.Reg_1bit_7.inverter_1.pmos.3 550 200
p Reg_32bit_9.Reg_1bit_7.net_1 vdd Reg_32bit_9.Reg_1bit_7.net_2 24 200
| device Reg_32bit_9.Reg_1bit_7.inverter_1.pmos.4 550 200
p Reg_32bit_9.Reg_1bit_7.net_1 vdd Reg_32bit_9.Reg_1bit_7.net_2 24 200
| end Reg_32bit_9.Reg_1bit_7.inverter_1
| begin Reg_32bit_9.Reg_1bit_7.inverter_2 290 260
| device Reg_32bit_9.Reg_1bit_7.inverter_2.nmos.1 550 360
n data[7] gnd Reg_32bit_9.Reg_1bit_7.net_3 24 100
| device Reg_32bit_9.Reg_1bit_7.inverter_2.nmos.2 550 360
n data[7] gnd Reg_32bit_9.Reg_1bit_7.net_3 24 100
| device Reg_32bit_9.Reg_1bit_7.inverter_2.nmos.3 550 360
n data[7] gnd Reg_32bit_9.Reg_1bit_7.net_3 24 100
| device Reg_32bit_9.Reg_1bit_7.inverter_2.nmos.4 550 360
n data[7] gnd Reg_32bit_9.Reg_1bit_7.net_3 24 100
| device Reg_32bit_9.Reg_1bit_7.inverter_2.pmos.1 550 200
p data[7] vdd Reg_32bit_9.Reg_1bit_7.net_3 24 200
| device Reg_32bit_9.Reg_1bit_7.inverter_2.pmos.2 550 200
p data[7] vdd Reg_32bit_9.Reg_1bit_7.net_3 24 200
| device Reg_32bit_9.Reg_1bit_7.inverter_2.pmos.3 550 200
p data[7] vdd Reg_32bit_9.Reg_1bit_7.net_3 24 200
| device Reg_32bit_9.Reg_1bit_7.inverter_2.pmos.4 550 200
p data[7] vdd Reg_32bit_9.Reg_1bit_7.net_3 24 200
| end Reg_32bit_9.Reg_1bit_7.inverter_2
| device Reg_32bit_9.Reg_1bit_7.nmos_1 730 230
n inR1[10] Reg_32bit_9.Reg_1bit_7.net_2 out1[7] 24 100
| device Reg_32bit_9.Reg_1bit_7.nmos_2 730 360
n inR2[10] Reg_32bit_9.Reg_1bit_7.net_2 out2[7] 24 100
| end Reg_32bit_9.Reg_1bit_7
| begin Reg_32bit_9.Reg_1bit_8 510 1150
| begin Reg_32bit_9.Reg_1bit_8.inverter 560 210
| device Reg_32bit_9.Reg_1bit_8.inverter.nmos 550 360
n Reg_32bit_9.Reg_1bit_8.net_2 gnd Reg_32bit_9.Reg_1bit_8.net_1 24 100
| device Reg_32bit_9.Reg_1bit_8.inverter.pmos 550 200
p Reg_32bit_9.Reg_1bit_8.net_2 vdd Reg_32bit_9.Reg_1bit_8.net_1 24 200
| end Reg_32bit_9.Reg_1bit_8.inverter
| device Reg_32bit_9.Reg_1bit_8.nmos.1 390 260
n w[10] Reg_32bit_9.Reg_1bit_8.net_3 Reg_32bit_9.Reg_1bit_8.net_1 24 100
| device Reg_32bit_9.Reg_1bit_8.nmos.2 390 260
n w[10] Reg_32bit_9.Reg_1bit_8.net_3 Reg_32bit_9.Reg_1bit_8.net_1 24 100
| device Reg_32bit_9.Reg_1bit_8.nmos.3 390 260
n w[10] Reg_32bit_9.Reg_1bit_8.net_3 Reg_32bit_9.Reg_1bit_8.net_1 24 100
| device Reg_32bit_9.Reg_1bit_8.nmos.4 390 260
n w[10] Reg_32bit_9.Reg_1bit_8.net_3 Reg_32bit_9.Reg_1bit_8.net_1 24 100
| begin Reg_32bit_9.Reg_1bit_8.inverter_1 550 380
| device Reg_32bit_9.Reg_1bit_8.inverter_1.nmos.1 550 360
n Reg_32bit_9.Reg_1bit_8.net_1 gnd Reg_32bit_9.Reg_1bit_8.net_2 24 100
| device Reg_32bit_9.Reg_1bit_8.inverter_1.nmos.2 550 360
n Reg_32bit_9.Reg_1bit_8.net_1 gnd Reg_32bit_9.Reg_1bit_8.net_2 24 100
| device Reg_32bit_9.Reg_1bit_8.inverter_1.nmos.3 550 360
n Reg_32bit_9.Reg_1bit_8.net_1 gnd Reg_32bit_9.Reg_1bit_8.net_2 24 100
| device Reg_32bit_9.Reg_1bit_8.inverter_1.nmos.4 550 360
n Reg_32bit_9.Reg_1bit_8.net_1 gnd Reg_32bit_9.Reg_1bit_8.net_2 24 100
| device Reg_32bit_9.Reg_1bit_8.inverter_1.pmos.1 550 200
p Reg_32bit_9.Reg_1bit_8.net_1 vdd Reg_32bit_9.Reg_1bit_8.net_2 24 200
| device Reg_32bit_9.Reg_1bit_8.inverter_1.pmos.2 550 200
p Reg_32bit_9.Reg_1bit_8.net_1 vdd Reg_32bit_9.Reg_1bit_8.net_2 24 200
| device Reg_32bit_9.Reg_1bit_8.inverter_1.pmos.3 550 200
p Reg_32bit_9.Reg_1bit_8.net_1 vdd Reg_32bit_9.Reg_1bit_8.net_2 24 200
| device Reg_32bit_9.Reg_1bit_8.inverter_1.pmos.4 550 200
p Reg_32bit_9.Reg_1bit_8.net_1 vdd Reg_32bit_9.Reg_1bit_8.net_2 24 200
| end Reg_32bit_9.Reg_1bit_8.inverter_1
| begin Reg_32bit_9.Reg_1bit_8.inverter_2 290 260
| device Reg_32bit_9.Reg_1bit_8.inverter_2.nmos.1 550 360
n data[8] gnd Reg_32bit_9.Reg_1bit_8.net_3 24 100
| device Reg_32bit_9.Reg_1bit_8.inverter_2.nmos.2 550 360
n data[8] gnd Reg_32bit_9.Reg_1bit_8.net_3 24 100
| device Reg_32bit_9.Reg_1bit_8.inverter_2.nmos.3 550 360
n data[8] gnd Reg_32bit_9.Reg_1bit_8.net_3 24 100
| device Reg_32bit_9.Reg_1bit_8.inverter_2.nmos.4 550 360
n data[8] gnd Reg_32bit_9.Reg_1bit_8.net_3 24 100
| device Reg_32bit_9.Reg_1bit_8.inverter_2.pmos.1 550 200
p data[8] vdd Reg_32bit_9.Reg_1bit_8.net_3 24 200
| device Reg_32bit_9.Reg_1bit_8.inverter_2.pmos.2 550 200
p data[8] vdd Reg_32bit_9.Reg_1bit_8.net_3 24 200
| device Reg_32bit_9.Reg_1bit_8.inverter_2.pmos.3 550 200
p data[8] vdd Reg_32bit_9.Reg_1bit_8.net_3 24 200
| device Reg_32bit_9.Reg_1bit_8.inverter_2.pmos.4 550 200
p data[8] vdd Reg_32bit_9.Reg_1bit_8.net_3 24 200
| end Reg_32bit_9.Reg_1bit_8.inverter_2
| device Reg_32bit_9.Reg_1bit_8.nmos_1 730 230
n inR1[10] Reg_32bit_9.Reg_1bit_8.net_2 out1[8] 24 100
| device Reg_32bit_9.Reg_1bit_8.nmos_2 730 360
n inR2[10] Reg_32bit_9.Reg_1bit_8.net_2 out2[8] 24 100
| end Reg_32bit_9.Reg_1bit_8
| begin Reg_32bit_9.Reg_1bit_9 510 1280
| begin Reg_32bit_9.Reg_1bit_9.inverter 560 210
| device Reg_32bit_9.Reg_1bit_9.inverter.nmos 550 360
n Reg_32bit_9.Reg_1bit_9.net_2 gnd Reg_32bit_9.Reg_1bit_9.net_1 24 100
| device Reg_32bit_9.Reg_1bit_9.inverter.pmos 550 200
p Reg_32bit_9.Reg_1bit_9.net_2 vdd Reg_32bit_9.Reg_1bit_9.net_1 24 200
| end Reg_32bit_9.Reg_1bit_9.inverter
| device Reg_32bit_9.Reg_1bit_9.nmos.1 390 260
n w[10] Reg_32bit_9.Reg_1bit_9.net_3 Reg_32bit_9.Reg_1bit_9.net_1 24 100
| device Reg_32bit_9.Reg_1bit_9.nmos.2 390 260
n w[10] Reg_32bit_9.Reg_1bit_9.net_3 Reg_32bit_9.Reg_1bit_9.net_1 24 100
| device Reg_32bit_9.Reg_1bit_9.nmos.3 390 260
n w[10] Reg_32bit_9.Reg_1bit_9.net_3 Reg_32bit_9.Reg_1bit_9.net_1 24 100
| device Reg_32bit_9.Reg_1bit_9.nmos.4 390 260
n w[10] Reg_32bit_9.Reg_1bit_9.net_3 Reg_32bit_9.Reg_1bit_9.net_1 24 100
| begin Reg_32bit_9.Reg_1bit_9.inverter_1 550 380
| device Reg_32bit_9.Reg_1bit_9.inverter_1.nmos.1 550 360
n Reg_32bit_9.Reg_1bit_9.net_1 gnd Reg_32bit_9.Reg_1bit_9.net_2 24 100
| device Reg_32bit_9.Reg_1bit_9.inverter_1.nmos.2 550 360
n Reg_32bit_9.Reg_1bit_9.net_1 gnd Reg_32bit_9.Reg_1bit_9.net_2 24 100
| device Reg_32bit_9.Reg_1bit_9.inverter_1.nmos.3 550 360
n Reg_32bit_9.Reg_1bit_9.net_1 gnd Reg_32bit_9.Reg_1bit_9.net_2 24 100
| device Reg_32bit_9.Reg_1bit_9.inverter_1.nmos.4 550 360
n Reg_32bit_9.Reg_1bit_9.net_1 gnd Reg_32bit_9.Reg_1bit_9.net_2 24 100
| device Reg_32bit_9.Reg_1bit_9.inverter_1.pmos.1 550 200
p Reg_32bit_9.Reg_1bit_9.net_1 vdd Reg_32bit_9.Reg_1bit_9.net_2 24 200
| device Reg_32bit_9.Reg_1bit_9.inverter_1.pmos.2 550 200
p Reg_32bit_9.Reg_1bit_9.net_1 vdd Reg_32bit_9.Reg_1bit_9.net_2 24 200
| device Reg_32bit_9.Reg_1bit_9.inverter_1.pmos.3 550 200
p Reg_32bit_9.Reg_1bit_9.net_1 vdd Reg_32bit_9.Reg_1bit_9.net_2 24 200
| device Reg_32bit_9.Reg_1bit_9.inverter_1.pmos.4 550 200
p Reg_32bit_9.Reg_1bit_9.net_1 vdd Reg_32bit_9.Reg_1bit_9.net_2 24 200
| end Reg_32bit_9.Reg_1bit_9.inverter_1
| begin Reg_32bit_9.Reg_1bit_9.inverter_2 290 260
| device Reg_32bit_9.Reg_1bit_9.inverter_2.nmos.1 550 360
n data[9] gnd Reg_32bit_9.Reg_1bit_9.net_3 24 100
| device Reg_32bit_9.Reg_1bit_9.inverter_2.nmos.2 550 360
n data[9] gnd Reg_32bit_9.Reg_1bit_9.net_3 24 100
| device Reg_32bit_9.Reg_1bit_9.inverter_2.nmos.3 550 360
n data[9] gnd Reg_32bit_9.Reg_1bit_9.net_3 24 100
| device Reg_32bit_9.Reg_1bit_9.inverter_2.nmos.4 550 360
n data[9] gnd Reg_32bit_9.Reg_1bit_9.net_3 24 100
| device Reg_32bit_9.Reg_1bit_9.inverter_2.pmos.1 550 200
p data[9] vdd Reg_32bit_9.Reg_1bit_9.net_3 24 200
| device Reg_32bit_9.Reg_1bit_9.inverter_2.pmos.2 550 200
p data[9] vdd Reg_32bit_9.Reg_1bit_9.net_3 24 200
| device Reg_32bit_9.Reg_1bit_9.inverter_2.pmos.3 550 200
p data[9] vdd Reg_32bit_9.Reg_1bit_9.net_3 24 200
| device Reg_32bit_9.Reg_1bit_9.inverter_2.pmos.4 550 200
p data[9] vdd Reg_32bit_9.Reg_1bit_9.net_3 24 200
| end Reg_32bit_9.Reg_1bit_9.inverter_2
| device Reg_32bit_9.Reg_1bit_9.nmos_1 730 230
n inR1[10] Reg_32bit_9.Reg_1bit_9.net_2 out1[9] 24 100
| device Reg_32bit_9.Reg_1bit_9.nmos_2 730 360
n inR2[10] Reg_32bit_9.Reg_1bit_9.net_2 out2[9] 24 100
| end Reg_32bit_9.Reg_1bit_9
| begin Reg_32bit_9.Reg_1bit_10 510 1410
| begin Reg_32bit_9.Reg_1bit_10.inverter 560 210
| device Reg_32bit_9.Reg_1bit_10.inverter.nmos 550 360
n Reg_32bit_9.Reg_1bit_10.net_2 gnd Reg_32bit_9.Reg_1bit_10.net_1 24 100
| device Reg_32bit_9.Reg_1bit_10.inverter.pmos 550 200
p Reg_32bit_9.Reg_1bit_10.net_2 vdd Reg_32bit_9.Reg_1bit_10.net_1 24 200
| end Reg_32bit_9.Reg_1bit_10.inverter
| device Reg_32bit_9.Reg_1bit_10.nmos.1 390 260
n w[10] Reg_32bit_9.Reg_1bit_10.net_3 Reg_32bit_9.Reg_1bit_10.net_1 24 100
| device Reg_32bit_9.Reg_1bit_10.nmos.2 390 260
n w[10] Reg_32bit_9.Reg_1bit_10.net_3 Reg_32bit_9.Reg_1bit_10.net_1 24 100
| device Reg_32bit_9.Reg_1bit_10.nmos.3 390 260
n w[10] Reg_32bit_9.Reg_1bit_10.net_3 Reg_32bit_9.Reg_1bit_10.net_1 24 100
| device Reg_32bit_9.Reg_1bit_10.nmos.4 390 260
n w[10] Reg_32bit_9.Reg_1bit_10.net_3 Reg_32bit_9.Reg_1bit_10.net_1 24 100
| begin Reg_32bit_9.Reg_1bit_10.inverter_1 550 380
| device Reg_32bit_9.Reg_1bit_10.inverter_1.nmos.1 550 360
n Reg_32bit_9.Reg_1bit_10.net_1 gnd Reg_32bit_9.Reg_1bit_10.net_2 24 100
| device Reg_32bit_9.Reg_1bit_10.inverter_1.nmos.2 550 360
n Reg_32bit_9.Reg_1bit_10.net_1 gnd Reg_32bit_9.Reg_1bit_10.net_2 24 100
| device Reg_32bit_9.Reg_1bit_10.inverter_1.nmos.3 550 360
n Reg_32bit_9.Reg_1bit_10.net_1 gnd Reg_32bit_9.Reg_1bit_10.net_2 24 100
| device Reg_32bit_9.Reg_1bit_10.inverter_1.nmos.4 550 360
n Reg_32bit_9.Reg_1bit_10.net_1 gnd Reg_32bit_9.Reg_1bit_10.net_2 24 100
| device Reg_32bit_9.Reg_1bit_10.inverter_1.pmos.1 550 200
p Reg_32bit_9.Reg_1bit_10.net_1 vdd Reg_32bit_9.Reg_1bit_10.net_2 24 200
| device Reg_32bit_9.Reg_1bit_10.inverter_1.pmos.2 550 200
p Reg_32bit_9.Reg_1bit_10.net_1 vdd Reg_32bit_9.Reg_1bit_10.net_2 24 200
| device Reg_32bit_9.Reg_1bit_10.inverter_1.pmos.3 550 200
p Reg_32bit_9.Reg_1bit_10.net_1 vdd Reg_32bit_9.Reg_1bit_10.net_2 24 200
| device Reg_32bit_9.Reg_1bit_10.inverter_1.pmos.4 550 200
p Reg_32bit_9.Reg_1bit_10.net_1 vdd Reg_32bit_9.Reg_1bit_10.net_2 24 200
| end Reg_32bit_9.Reg_1bit_10.inverter_1
| begin Reg_32bit_9.Reg_1bit_10.inverter_2 290 260
| device Reg_32bit_9.Reg_1bit_10.inverter_2.nmos.1 550 360
n data[10] gnd Reg_32bit_9.Reg_1bit_10.net_3 24 100
| device Reg_32bit_9.Reg_1bit_10.inverter_2.nmos.2 550 360
n data[10] gnd Reg_32bit_9.Reg_1bit_10.net_3 24 100
| device Reg_32bit_9.Reg_1bit_10.inverter_2.nmos.3 550 360
n data[10] gnd Reg_32bit_9.Reg_1bit_10.net_3 24 100
| device Reg_32bit_9.Reg_1bit_10.inverter_2.nmos.4 550 360
n data[10] gnd Reg_32bit_9.Reg_1bit_10.net_3 24 100
| device Reg_32bit_9.Reg_1bit_10.inverter_2.pmos.1 550 200
p data[10] vdd Reg_32bit_9.Reg_1bit_10.net_3 24 200
| device Reg_32bit_9.Reg_1bit_10.inverter_2.pmos.2 550 200
p data[10] vdd Reg_32bit_9.Reg_1bit_10.net_3 24 200
| device Reg_32bit_9.Reg_1bit_10.inverter_2.pmos.3 550 200
p data[10] vdd Reg_32bit_9.Reg_1bit_10.net_3 24 200
| device Reg_32bit_9.Reg_1bit_10.inverter_2.pmos.4 550 200
p data[10] vdd Reg_32bit_9.Reg_1bit_10.net_3 24 200
| end Reg_32bit_9.Reg_1bit_10.inverter_2
| device Reg_32bit_9.Reg_1bit_10.nmos_1 730 230
n inR1[10] Reg_32bit_9.Reg_1bit_10.net_2 out1[10] 24 100
| device Reg_32bit_9.Reg_1bit_10.nmos_2 730 360
n inR2[10] Reg_32bit_9.Reg_1bit_10.net_2 out2[10] 24 100
| end Reg_32bit_9.Reg_1bit_10
| begin Reg_32bit_9.Reg_1bit_11 510 1540
| begin Reg_32bit_9.Reg_1bit_11.inverter 560 210
| device Reg_32bit_9.Reg_1bit_11.inverter.nmos 550 360
n Reg_32bit_9.Reg_1bit_11.net_2 gnd Reg_32bit_9.Reg_1bit_11.net_1 24 100
| device Reg_32bit_9.Reg_1bit_11.inverter.pmos 550 200
p Reg_32bit_9.Reg_1bit_11.net_2 vdd Reg_32bit_9.Reg_1bit_11.net_1 24 200
| end Reg_32bit_9.Reg_1bit_11.inverter
| device Reg_32bit_9.Reg_1bit_11.nmos.1 390 260
n w[10] Reg_32bit_9.Reg_1bit_11.net_3 Reg_32bit_9.Reg_1bit_11.net_1 24 100
| device Reg_32bit_9.Reg_1bit_11.nmos.2 390 260
n w[10] Reg_32bit_9.Reg_1bit_11.net_3 Reg_32bit_9.Reg_1bit_11.net_1 24 100
| device Reg_32bit_9.Reg_1bit_11.nmos.3 390 260
n w[10] Reg_32bit_9.Reg_1bit_11.net_3 Reg_32bit_9.Reg_1bit_11.net_1 24 100
| device Reg_32bit_9.Reg_1bit_11.nmos.4 390 260
n w[10] Reg_32bit_9.Reg_1bit_11.net_3 Reg_32bit_9.Reg_1bit_11.net_1 24 100
| begin Reg_32bit_9.Reg_1bit_11.inverter_1 550 380
| device Reg_32bit_9.Reg_1bit_11.inverter_1.nmos.1 550 360
n Reg_32bit_9.Reg_1bit_11.net_1 gnd Reg_32bit_9.Reg_1bit_11.net_2 24 100
| device Reg_32bit_9.Reg_1bit_11.inverter_1.nmos.2 550 360
n Reg_32bit_9.Reg_1bit_11.net_1 gnd Reg_32bit_9.Reg_1bit_11.net_2 24 100
| device Reg_32bit_9.Reg_1bit_11.inverter_1.nmos.3 550 360
n Reg_32bit_9.Reg_1bit_11.net_1 gnd Reg_32bit_9.Reg_1bit_11.net_2 24 100
| device Reg_32bit_9.Reg_1bit_11.inverter_1.nmos.4 550 360
n Reg_32bit_9.Reg_1bit_11.net_1 gnd Reg_32bit_9.Reg_1bit_11.net_2 24 100
| device Reg_32bit_9.Reg_1bit_11.inverter_1.pmos.1 550 200
p Reg_32bit_9.Reg_1bit_11.net_1 vdd Reg_32bit_9.Reg_1bit_11.net_2 24 200
| device Reg_32bit_9.Reg_1bit_11.inverter_1.pmos.2 550 200
p Reg_32bit_9.Reg_1bit_11.net_1 vdd Reg_32bit_9.Reg_1bit_11.net_2 24 200
| device Reg_32bit_9.Reg_1bit_11.inverter_1.pmos.3 550 200
p Reg_32bit_9.Reg_1bit_11.net_1 vdd Reg_32bit_9.Reg_1bit_11.net_2 24 200
| device Reg_32bit_9.Reg_1bit_11.inverter_1.pmos.4 550 200
p Reg_32bit_9.Reg_1bit_11.net_1 vdd Reg_32bit_9.Reg_1bit_11.net_2 24 200
| end Reg_32bit_9.Reg_1bit_11.inverter_1
| begin Reg_32bit_9.Reg_1bit_11.inverter_2 290 260
| device Reg_32bit_9.Reg_1bit_11.inverter_2.nmos.1 550 360
n data[11] gnd Reg_32bit_9.Reg_1bit_11.net_3 24 100
| device Reg_32bit_9.Reg_1bit_11.inverter_2.nmos.2 550 360
n data[11] gnd Reg_32bit_9.Reg_1bit_11.net_3 24 100
| device Reg_32bit_9.Reg_1bit_11.inverter_2.nmos.3 550 360
n data[11] gnd Reg_32bit_9.Reg_1bit_11.net_3 24 100
| device Reg_32bit_9.Reg_1bit_11.inverter_2.nmos.4 550 360
n data[11] gnd Reg_32bit_9.Reg_1bit_11.net_3 24 100
| device Reg_32bit_9.Reg_1bit_11.inverter_2.pmos.1 550 200
p data[11] vdd Reg_32bit_9.Reg_1bit_11.net_3 24 200
| device Reg_32bit_9.Reg_1bit_11.inverter_2.pmos.2 550 200
p data[11] vdd Reg_32bit_9.Reg_1bit_11.net_3 24 200
| device Reg_32bit_9.Reg_1bit_11.inverter_2.pmos.3 550 200
p data[11] vdd Reg_32bit_9.Reg_1bit_11.net_3 24 200
| device Reg_32bit_9.Reg_1bit_11.inverter_2.pmos.4 550 200
p data[11] vdd Reg_32bit_9.Reg_1bit_11.net_3 24 200
| end Reg_32bit_9.Reg_1bit_11.inverter_2
| device Reg_32bit_9.Reg_1bit_11.nmos_1 730 230
n inR1[10] Reg_32bit_9.Reg_1bit_11.net_2 out1[11] 24 100
| device Reg_32bit_9.Reg_1bit_11.nmos_2 730 360
n inR2[10] Reg_32bit_9.Reg_1bit_11.net_2 out2[11] 24 100
| end Reg_32bit_9.Reg_1bit_11
| begin Reg_32bit_9.Reg_1bit_12 510 1670
| begin Reg_32bit_9.Reg_1bit_12.inverter 560 210
| device Reg_32bit_9.Reg_1bit_12.inverter.nmos 550 360
n Reg_32bit_9.Reg_1bit_12.net_2 gnd Reg_32bit_9.Reg_1bit_12.net_1 24 100
| device Reg_32bit_9.Reg_1bit_12.inverter.pmos 550 200
p Reg_32bit_9.Reg_1bit_12.net_2 vdd Reg_32bit_9.Reg_1bit_12.net_1 24 200
| end Reg_32bit_9.Reg_1bit_12.inverter
| device Reg_32bit_9.Reg_1bit_12.nmos.1 390 260
n w[10] Reg_32bit_9.Reg_1bit_12.net_3 Reg_32bit_9.Reg_1bit_12.net_1 24 100
| device Reg_32bit_9.Reg_1bit_12.nmos.2 390 260
n w[10] Reg_32bit_9.Reg_1bit_12.net_3 Reg_32bit_9.Reg_1bit_12.net_1 24 100
| device Reg_32bit_9.Reg_1bit_12.nmos.3 390 260
n w[10] Reg_32bit_9.Reg_1bit_12.net_3 Reg_32bit_9.Reg_1bit_12.net_1 24 100
| device Reg_32bit_9.Reg_1bit_12.nmos.4 390 260
n w[10] Reg_32bit_9.Reg_1bit_12.net_3 Reg_32bit_9.Reg_1bit_12.net_1 24 100
| begin Reg_32bit_9.Reg_1bit_12.inverter_1 550 380
| device Reg_32bit_9.Reg_1bit_12.inverter_1.nmos.1 550 360
n Reg_32bit_9.Reg_1bit_12.net_1 gnd Reg_32bit_9.Reg_1bit_12.net_2 24 100
| device Reg_32bit_9.Reg_1bit_12.inverter_1.nmos.2 550 360
n Reg_32bit_9.Reg_1bit_12.net_1 gnd Reg_32bit_9.Reg_1bit_12.net_2 24 100
| device Reg_32bit_9.Reg_1bit_12.inverter_1.nmos.3 550 360
n Reg_32bit_9.Reg_1bit_12.net_1 gnd Reg_32bit_9.Reg_1bit_12.net_2 24 100
| device Reg_32bit_9.Reg_1bit_12.inverter_1.nmos.4 550 360
n Reg_32bit_9.Reg_1bit_12.net_1 gnd Reg_32bit_9.Reg_1bit_12.net_2 24 100
| device Reg_32bit_9.Reg_1bit_12.inverter_1.pmos.1 550 200
p Reg_32bit_9.Reg_1bit_12.net_1 vdd Reg_32bit_9.Reg_1bit_12.net_2 24 200
| device Reg_32bit_9.Reg_1bit_12.inverter_1.pmos.2 550 200
p Reg_32bit_9.Reg_1bit_12.net_1 vdd Reg_32bit_9.Reg_1bit_12.net_2 24 200
| device Reg_32bit_9.Reg_1bit_12.inverter_1.pmos.3 550 200
p Reg_32bit_9.Reg_1bit_12.net_1 vdd Reg_32bit_9.Reg_1bit_12.net_2 24 200
| device Reg_32bit_9.Reg_1bit_12.inverter_1.pmos.4 550 200
p Reg_32bit_9.Reg_1bit_12.net_1 vdd Reg_32bit_9.Reg_1bit_12.net_2 24 200
| end Reg_32bit_9.Reg_1bit_12.inverter_1
| begin Reg_32bit_9.Reg_1bit_12.inverter_2 290 260
| device Reg_32bit_9.Reg_1bit_12.inverter_2.nmos.1 550 360
n data[12] gnd Reg_32bit_9.Reg_1bit_12.net_3 24 100
| device Reg_32bit_9.Reg_1bit_12.inverter_2.nmos.2 550 360
n data[12] gnd Reg_32bit_9.Reg_1bit_12.net_3 24 100
| device Reg_32bit_9.Reg_1bit_12.inverter_2.nmos.3 550 360
n data[12] gnd Reg_32bit_9.Reg_1bit_12.net_3 24 100
| device Reg_32bit_9.Reg_1bit_12.inverter_2.nmos.4 550 360
n data[12] gnd Reg_32bit_9.Reg_1bit_12.net_3 24 100
| device Reg_32bit_9.Reg_1bit_12.inverter_2.pmos.1 550 200
p data[12] vdd Reg_32bit_9.Reg_1bit_12.net_3 24 200
| device Reg_32bit_9.Reg_1bit_12.inverter_2.pmos.2 550 200
p data[12] vdd Reg_32bit_9.Reg_1bit_12.net_3 24 200
| device Reg_32bit_9.Reg_1bit_12.inverter_2.pmos.3 550 200
p data[12] vdd Reg_32bit_9.Reg_1bit_12.net_3 24 200
| device Reg_32bit_9.Reg_1bit_12.inverter_2.pmos.4 550 200
p data[12] vdd Reg_32bit_9.Reg_1bit_12.net_3 24 200
| end Reg_32bit_9.Reg_1bit_12.inverter_2
| device Reg_32bit_9.Reg_1bit_12.nmos_1 730 230
n inR1[10] Reg_32bit_9.Reg_1bit_12.net_2 out1[12] 24 100
| device Reg_32bit_9.Reg_1bit_12.nmos_2 730 360
n inR2[10] Reg_32bit_9.Reg_1bit_12.net_2 out2[12] 24 100
| end Reg_32bit_9.Reg_1bit_12
| begin Reg_32bit_9.Reg_1bit_13 510 1800
| begin Reg_32bit_9.Reg_1bit_13.inverter 560 210
| device Reg_32bit_9.Reg_1bit_13.inverter.nmos 550 360
n Reg_32bit_9.Reg_1bit_13.net_2 gnd Reg_32bit_9.Reg_1bit_13.net_1 24 100
| device Reg_32bit_9.Reg_1bit_13.inverter.pmos 550 200
p Reg_32bit_9.Reg_1bit_13.net_2 vdd Reg_32bit_9.Reg_1bit_13.net_1 24 200
| end Reg_32bit_9.Reg_1bit_13.inverter
| device Reg_32bit_9.Reg_1bit_13.nmos.1 390 260
n w[10] Reg_32bit_9.Reg_1bit_13.net_3 Reg_32bit_9.Reg_1bit_13.net_1 24 100
| device Reg_32bit_9.Reg_1bit_13.nmos.2 390 260
n w[10] Reg_32bit_9.Reg_1bit_13.net_3 Reg_32bit_9.Reg_1bit_13.net_1 24 100
| device Reg_32bit_9.Reg_1bit_13.nmos.3 390 260
n w[10] Reg_32bit_9.Reg_1bit_13.net_3 Reg_32bit_9.Reg_1bit_13.net_1 24 100
| device Reg_32bit_9.Reg_1bit_13.nmos.4 390 260
n w[10] Reg_32bit_9.Reg_1bit_13.net_3 Reg_32bit_9.Reg_1bit_13.net_1 24 100
| begin Reg_32bit_9.Reg_1bit_13.inverter_1 550 380
| device Reg_32bit_9.Reg_1bit_13.inverter_1.nmos.1 550 360
n Reg_32bit_9.Reg_1bit_13.net_1 gnd Reg_32bit_9.Reg_1bit_13.net_2 24 100
| device Reg_32bit_9.Reg_1bit_13.inverter_1.nmos.2 550 360
n Reg_32bit_9.Reg_1bit_13.net_1 gnd Reg_32bit_9.Reg_1bit_13.net_2 24 100
| device Reg_32bit_9.Reg_1bit_13.inverter_1.nmos.3 550 360
n Reg_32bit_9.Reg_1bit_13.net_1 gnd Reg_32bit_9.Reg_1bit_13.net_2 24 100
| device Reg_32bit_9.Reg_1bit_13.inverter_1.nmos.4 550 360
n Reg_32bit_9.Reg_1bit_13.net_1 gnd Reg_32bit_9.Reg_1bit_13.net_2 24 100
| device Reg_32bit_9.Reg_1bit_13.inverter_1.pmos.1 550 200
p Reg_32bit_9.Reg_1bit_13.net_1 vdd Reg_32bit_9.Reg_1bit_13.net_2 24 200
| device Reg_32bit_9.Reg_1bit_13.inverter_1.pmos.2 550 200
p Reg_32bit_9.Reg_1bit_13.net_1 vdd Reg_32bit_9.Reg_1bit_13.net_2 24 200
| device Reg_32bit_9.Reg_1bit_13.inverter_1.pmos.3 550 200
p Reg_32bit_9.Reg_1bit_13.net_1 vdd Reg_32bit_9.Reg_1bit_13.net_2 24 200
| device Reg_32bit_9.Reg_1bit_13.inverter_1.pmos.4 550 200
p Reg_32bit_9.Reg_1bit_13.net_1 vdd Reg_32bit_9.Reg_1bit_13.net_2 24 200
| end Reg_32bit_9.Reg_1bit_13.inverter_1
| begin Reg_32bit_9.Reg_1bit_13.inverter_2 290 260
| device Reg_32bit_9.Reg_1bit_13.inverter_2.nmos.1 550 360
n data[13] gnd Reg_32bit_9.Reg_1bit_13.net_3 24 100
| device Reg_32bit_9.Reg_1bit_13.inverter_2.nmos.2 550 360
n data[13] gnd Reg_32bit_9.Reg_1bit_13.net_3 24 100
| device Reg_32bit_9.Reg_1bit_13.inverter_2.nmos.3 550 360
n data[13] gnd Reg_32bit_9.Reg_1bit_13.net_3 24 100
| device Reg_32bit_9.Reg_1bit_13.inverter_2.nmos.4 550 360
n data[13] gnd Reg_32bit_9.Reg_1bit_13.net_3 24 100
| device Reg_32bit_9.Reg_1bit_13.inverter_2.pmos.1 550 200
p data[13] vdd Reg_32bit_9.Reg_1bit_13.net_3 24 200
| device Reg_32bit_9.Reg_1bit_13.inverter_2.pmos.2 550 200
p data[13] vdd Reg_32bit_9.Reg_1bit_13.net_3 24 200
| device Reg_32bit_9.Reg_1bit_13.inverter_2.pmos.3 550 200
p data[13] vdd Reg_32bit_9.Reg_1bit_13.net_3 24 200
| device Reg_32bit_9.Reg_1bit_13.inverter_2.pmos.4 550 200
p data[13] vdd Reg_32bit_9.Reg_1bit_13.net_3 24 200
| end Reg_32bit_9.Reg_1bit_13.inverter_2
| device Reg_32bit_9.Reg_1bit_13.nmos_1 730 230
n inR1[10] Reg_32bit_9.Reg_1bit_13.net_2 out1[13] 24 100
| device Reg_32bit_9.Reg_1bit_13.nmos_2 730 360
n inR2[10] Reg_32bit_9.Reg_1bit_13.net_2 out2[13] 24 100
| end Reg_32bit_9.Reg_1bit_13
| begin Reg_32bit_9.Reg_1bit_14 510 1930
| begin Reg_32bit_9.Reg_1bit_14.inverter 560 210
| device Reg_32bit_9.Reg_1bit_14.inverter.nmos 550 360
n Reg_32bit_9.Reg_1bit_14.net_2 gnd Reg_32bit_9.Reg_1bit_14.net_1 24 100
| device Reg_32bit_9.Reg_1bit_14.inverter.pmos 550 200
p Reg_32bit_9.Reg_1bit_14.net_2 vdd Reg_32bit_9.Reg_1bit_14.net_1 24 200
| end Reg_32bit_9.Reg_1bit_14.inverter
| device Reg_32bit_9.Reg_1bit_14.nmos.1 390 260
n w[10] Reg_32bit_9.Reg_1bit_14.net_3 Reg_32bit_9.Reg_1bit_14.net_1 24 100
| device Reg_32bit_9.Reg_1bit_14.nmos.2 390 260
n w[10] Reg_32bit_9.Reg_1bit_14.net_3 Reg_32bit_9.Reg_1bit_14.net_1 24 100
| device Reg_32bit_9.Reg_1bit_14.nmos.3 390 260
n w[10] Reg_32bit_9.Reg_1bit_14.net_3 Reg_32bit_9.Reg_1bit_14.net_1 24 100
| device Reg_32bit_9.Reg_1bit_14.nmos.4 390 260
n w[10] Reg_32bit_9.Reg_1bit_14.net_3 Reg_32bit_9.Reg_1bit_14.net_1 24 100
| begin Reg_32bit_9.Reg_1bit_14.inverter_1 550 380
| device Reg_32bit_9.Reg_1bit_14.inverter_1.nmos.1 550 360
n Reg_32bit_9.Reg_1bit_14.net_1 gnd Reg_32bit_9.Reg_1bit_14.net_2 24 100
| device Reg_32bit_9.Reg_1bit_14.inverter_1.nmos.2 550 360
n Reg_32bit_9.Reg_1bit_14.net_1 gnd Reg_32bit_9.Reg_1bit_14.net_2 24 100
| device Reg_32bit_9.Reg_1bit_14.inverter_1.nmos.3 550 360
n Reg_32bit_9.Reg_1bit_14.net_1 gnd Reg_32bit_9.Reg_1bit_14.net_2 24 100
| device Reg_32bit_9.Reg_1bit_14.inverter_1.nmos.4 550 360
n Reg_32bit_9.Reg_1bit_14.net_1 gnd Reg_32bit_9.Reg_1bit_14.net_2 24 100
| device Reg_32bit_9.Reg_1bit_14.inverter_1.pmos.1 550 200
p Reg_32bit_9.Reg_1bit_14.net_1 vdd Reg_32bit_9.Reg_1bit_14.net_2 24 200
| device Reg_32bit_9.Reg_1bit_14.inverter_1.pmos.2 550 200
p Reg_32bit_9.Reg_1bit_14.net_1 vdd Reg_32bit_9.Reg_1bit_14.net_2 24 200
| device Reg_32bit_9.Reg_1bit_14.inverter_1.pmos.3 550 200
p Reg_32bit_9.Reg_1bit_14.net_1 vdd Reg_32bit_9.Reg_1bit_14.net_2 24 200
| device Reg_32bit_9.Reg_1bit_14.inverter_1.pmos.4 550 200
p Reg_32bit_9.Reg_1bit_14.net_1 vdd Reg_32bit_9.Reg_1bit_14.net_2 24 200
| end Reg_32bit_9.Reg_1bit_14.inverter_1
| begin Reg_32bit_9.Reg_1bit_14.inverter_2 290 260
| device Reg_32bit_9.Reg_1bit_14.inverter_2.nmos.1 550 360
n data[14] gnd Reg_32bit_9.Reg_1bit_14.net_3 24 100
| device Reg_32bit_9.Reg_1bit_14.inverter_2.nmos.2 550 360
n data[14] gnd Reg_32bit_9.Reg_1bit_14.net_3 24 100
| device Reg_32bit_9.Reg_1bit_14.inverter_2.nmos.3 550 360
n data[14] gnd Reg_32bit_9.Reg_1bit_14.net_3 24 100
| device Reg_32bit_9.Reg_1bit_14.inverter_2.nmos.4 550 360
n data[14] gnd Reg_32bit_9.Reg_1bit_14.net_3 24 100
| device Reg_32bit_9.Reg_1bit_14.inverter_2.pmos.1 550 200
p data[14] vdd Reg_32bit_9.Reg_1bit_14.net_3 24 200
| device Reg_32bit_9.Reg_1bit_14.inverter_2.pmos.2 550 200
p data[14] vdd Reg_32bit_9.Reg_1bit_14.net_3 24 200
| device Reg_32bit_9.Reg_1bit_14.inverter_2.pmos.3 550 200
p data[14] vdd Reg_32bit_9.Reg_1bit_14.net_3 24 200
| device Reg_32bit_9.Reg_1bit_14.inverter_2.pmos.4 550 200
p data[14] vdd Reg_32bit_9.Reg_1bit_14.net_3 24 200
| end Reg_32bit_9.Reg_1bit_14.inverter_2
| device Reg_32bit_9.Reg_1bit_14.nmos_1 730 230
n inR1[10] Reg_32bit_9.Reg_1bit_14.net_2 out1[14] 24 100
| device Reg_32bit_9.Reg_1bit_14.nmos_2 730 360
n inR2[10] Reg_32bit_9.Reg_1bit_14.net_2 out2[14] 24 100
| end Reg_32bit_9.Reg_1bit_14
| begin Reg_32bit_9.Reg_1bit_15 510 2060
| begin Reg_32bit_9.Reg_1bit_15.inverter 560 210
| device Reg_32bit_9.Reg_1bit_15.inverter.nmos 550 360
n Reg_32bit_9.Reg_1bit_15.net_2 gnd Reg_32bit_9.Reg_1bit_15.net_1 24 100
| device Reg_32bit_9.Reg_1bit_15.inverter.pmos 550 200
p Reg_32bit_9.Reg_1bit_15.net_2 vdd Reg_32bit_9.Reg_1bit_15.net_1 24 200
| end Reg_32bit_9.Reg_1bit_15.inverter
| device Reg_32bit_9.Reg_1bit_15.nmos.1 390 260
n w[10] Reg_32bit_9.Reg_1bit_15.net_3 Reg_32bit_9.Reg_1bit_15.net_1 24 100
| device Reg_32bit_9.Reg_1bit_15.nmos.2 390 260
n w[10] Reg_32bit_9.Reg_1bit_15.net_3 Reg_32bit_9.Reg_1bit_15.net_1 24 100
| device Reg_32bit_9.Reg_1bit_15.nmos.3 390 260
n w[10] Reg_32bit_9.Reg_1bit_15.net_3 Reg_32bit_9.Reg_1bit_15.net_1 24 100
| device Reg_32bit_9.Reg_1bit_15.nmos.4 390 260
n w[10] Reg_32bit_9.Reg_1bit_15.net_3 Reg_32bit_9.Reg_1bit_15.net_1 24 100
| begin Reg_32bit_9.Reg_1bit_15.inverter_1 550 380
| device Reg_32bit_9.Reg_1bit_15.inverter_1.nmos.1 550 360
n Reg_32bit_9.Reg_1bit_15.net_1 gnd Reg_32bit_9.Reg_1bit_15.net_2 24 100
| device Reg_32bit_9.Reg_1bit_15.inverter_1.nmos.2 550 360
n Reg_32bit_9.Reg_1bit_15.net_1 gnd Reg_32bit_9.Reg_1bit_15.net_2 24 100
| device Reg_32bit_9.Reg_1bit_15.inverter_1.nmos.3 550 360
n Reg_32bit_9.Reg_1bit_15.net_1 gnd Reg_32bit_9.Reg_1bit_15.net_2 24 100
| device Reg_32bit_9.Reg_1bit_15.inverter_1.nmos.4 550 360
n Reg_32bit_9.Reg_1bit_15.net_1 gnd Reg_32bit_9.Reg_1bit_15.net_2 24 100
| device Reg_32bit_9.Reg_1bit_15.inverter_1.pmos.1 550 200
p Reg_32bit_9.Reg_1bit_15.net_1 vdd Reg_32bit_9.Reg_1bit_15.net_2 24 200
| device Reg_32bit_9.Reg_1bit_15.inverter_1.pmos.2 550 200
p Reg_32bit_9.Reg_1bit_15.net_1 vdd Reg_32bit_9.Reg_1bit_15.net_2 24 200
| device Reg_32bit_9.Reg_1bit_15.inverter_1.pmos.3 550 200
p Reg_32bit_9.Reg_1bit_15.net_1 vdd Reg_32bit_9.Reg_1bit_15.net_2 24 200
| device Reg_32bit_9.Reg_1bit_15.inverter_1.pmos.4 550 200
p Reg_32bit_9.Reg_1bit_15.net_1 vdd Reg_32bit_9.Reg_1bit_15.net_2 24 200
| end Reg_32bit_9.Reg_1bit_15.inverter_1
| begin Reg_32bit_9.Reg_1bit_15.inverter_2 290 260
| device Reg_32bit_9.Reg_1bit_15.inverter_2.nmos.1 550 360
n data[15] gnd Reg_32bit_9.Reg_1bit_15.net_3 24 100
| device Reg_32bit_9.Reg_1bit_15.inverter_2.nmos.2 550 360
n data[15] gnd Reg_32bit_9.Reg_1bit_15.net_3 24 100
| device Reg_32bit_9.Reg_1bit_15.inverter_2.nmos.3 550 360
n data[15] gnd Reg_32bit_9.Reg_1bit_15.net_3 24 100
| device Reg_32bit_9.Reg_1bit_15.inverter_2.nmos.4 550 360
n data[15] gnd Reg_32bit_9.Reg_1bit_15.net_3 24 100
| device Reg_32bit_9.Reg_1bit_15.inverter_2.pmos.1 550 200
p data[15] vdd Reg_32bit_9.Reg_1bit_15.net_3 24 200
| device Reg_32bit_9.Reg_1bit_15.inverter_2.pmos.2 550 200
p data[15] vdd Reg_32bit_9.Reg_1bit_15.net_3 24 200
| device Reg_32bit_9.Reg_1bit_15.inverter_2.pmos.3 550 200
p data[15] vdd Reg_32bit_9.Reg_1bit_15.net_3 24 200
| device Reg_32bit_9.Reg_1bit_15.inverter_2.pmos.4 550 200
p data[15] vdd Reg_32bit_9.Reg_1bit_15.net_3 24 200
| end Reg_32bit_9.Reg_1bit_15.inverter_2
| device Reg_32bit_9.Reg_1bit_15.nmos_1 730 230
n inR1[10] Reg_32bit_9.Reg_1bit_15.net_2 out1[15] 24 100
| device Reg_32bit_9.Reg_1bit_15.nmos_2 730 360
n inR2[10] Reg_32bit_9.Reg_1bit_15.net_2 out2[15] 24 100
| end Reg_32bit_9.Reg_1bit_15
| begin Reg_32bit_9.Reg_1bit_16 510 2200
| begin Reg_32bit_9.Reg_1bit_16.inverter 560 210
| device Reg_32bit_9.Reg_1bit_16.inverter.nmos 550 360
n Reg_32bit_9.Reg_1bit_16.net_2 gnd Reg_32bit_9.Reg_1bit_16.net_1 24 100
| device Reg_32bit_9.Reg_1bit_16.inverter.pmos 550 200
p Reg_32bit_9.Reg_1bit_16.net_2 vdd Reg_32bit_9.Reg_1bit_16.net_1 24 200
| end Reg_32bit_9.Reg_1bit_16.inverter
| device Reg_32bit_9.Reg_1bit_16.nmos.1 390 260
n w[10] Reg_32bit_9.Reg_1bit_16.net_3 Reg_32bit_9.Reg_1bit_16.net_1 24 100
| device Reg_32bit_9.Reg_1bit_16.nmos.2 390 260
n w[10] Reg_32bit_9.Reg_1bit_16.net_3 Reg_32bit_9.Reg_1bit_16.net_1 24 100
| device Reg_32bit_9.Reg_1bit_16.nmos.3 390 260
n w[10] Reg_32bit_9.Reg_1bit_16.net_3 Reg_32bit_9.Reg_1bit_16.net_1 24 100
| device Reg_32bit_9.Reg_1bit_16.nmos.4 390 260
n w[10] Reg_32bit_9.Reg_1bit_16.net_3 Reg_32bit_9.Reg_1bit_16.net_1 24 100
| begin Reg_32bit_9.Reg_1bit_16.inverter_1 550 380
| device Reg_32bit_9.Reg_1bit_16.inverter_1.nmos.1 550 360
n Reg_32bit_9.Reg_1bit_16.net_1 gnd Reg_32bit_9.Reg_1bit_16.net_2 24 100
| device Reg_32bit_9.Reg_1bit_16.inverter_1.nmos.2 550 360
n Reg_32bit_9.Reg_1bit_16.net_1 gnd Reg_32bit_9.Reg_1bit_16.net_2 24 100
| device Reg_32bit_9.Reg_1bit_16.inverter_1.nmos.3 550 360
n Reg_32bit_9.Reg_1bit_16.net_1 gnd Reg_32bit_9.Reg_1bit_16.net_2 24 100
| device Reg_32bit_9.Reg_1bit_16.inverter_1.nmos.4 550 360
n Reg_32bit_9.Reg_1bit_16.net_1 gnd Reg_32bit_9.Reg_1bit_16.net_2 24 100
| device Reg_32bit_9.Reg_1bit_16.inverter_1.pmos.1 550 200
p Reg_32bit_9.Reg_1bit_16.net_1 vdd Reg_32bit_9.Reg_1bit_16.net_2 24 200
| device Reg_32bit_9.Reg_1bit_16.inverter_1.pmos.2 550 200
p Reg_32bit_9.Reg_1bit_16.net_1 vdd Reg_32bit_9.Reg_1bit_16.net_2 24 200
| device Reg_32bit_9.Reg_1bit_16.inverter_1.pmos.3 550 200
p Reg_32bit_9.Reg_1bit_16.net_1 vdd Reg_32bit_9.Reg_1bit_16.net_2 24 200
| device Reg_32bit_9.Reg_1bit_16.inverter_1.pmos.4 550 200
p Reg_32bit_9.Reg_1bit_16.net_1 vdd Reg_32bit_9.Reg_1bit_16.net_2 24 200
| end Reg_32bit_9.Reg_1bit_16.inverter_1
| begin Reg_32bit_9.Reg_1bit_16.inverter_2 290 260
| device Reg_32bit_9.Reg_1bit_16.inverter_2.nmos.1 550 360
n data[16] gnd Reg_32bit_9.Reg_1bit_16.net_3 24 100
| device Reg_32bit_9.Reg_1bit_16.inverter_2.nmos.2 550 360
n data[16] gnd Reg_32bit_9.Reg_1bit_16.net_3 24 100
| device Reg_32bit_9.Reg_1bit_16.inverter_2.nmos.3 550 360
n data[16] gnd Reg_32bit_9.Reg_1bit_16.net_3 24 100
| device Reg_32bit_9.Reg_1bit_16.inverter_2.nmos.4 550 360
n data[16] gnd Reg_32bit_9.Reg_1bit_16.net_3 24 100
| device Reg_32bit_9.Reg_1bit_16.inverter_2.pmos.1 550 200
p data[16] vdd Reg_32bit_9.Reg_1bit_16.net_3 24 200
| device Reg_32bit_9.Reg_1bit_16.inverter_2.pmos.2 550 200
p data[16] vdd Reg_32bit_9.Reg_1bit_16.net_3 24 200
| device Reg_32bit_9.Reg_1bit_16.inverter_2.pmos.3 550 200
p data[16] vdd Reg_32bit_9.Reg_1bit_16.net_3 24 200
| device Reg_32bit_9.Reg_1bit_16.inverter_2.pmos.4 550 200
p data[16] vdd Reg_32bit_9.Reg_1bit_16.net_3 24 200
| end Reg_32bit_9.Reg_1bit_16.inverter_2
| device Reg_32bit_9.Reg_1bit_16.nmos_1 730 230
n inR1[10] Reg_32bit_9.Reg_1bit_16.net_2 out1[16] 24 100
| device Reg_32bit_9.Reg_1bit_16.nmos_2 730 360
n inR2[10] Reg_32bit_9.Reg_1bit_16.net_2 out2[16] 24 100
| end Reg_32bit_9.Reg_1bit_16
| begin Reg_32bit_9.Reg_1bit_17 510 2330
| begin Reg_32bit_9.Reg_1bit_17.inverter 560 210
| device Reg_32bit_9.Reg_1bit_17.inverter.nmos 550 360
n Reg_32bit_9.Reg_1bit_17.net_2 gnd Reg_32bit_9.Reg_1bit_17.net_1 24 100
| device Reg_32bit_9.Reg_1bit_17.inverter.pmos 550 200
p Reg_32bit_9.Reg_1bit_17.net_2 vdd Reg_32bit_9.Reg_1bit_17.net_1 24 200
| end Reg_32bit_9.Reg_1bit_17.inverter
| device Reg_32bit_9.Reg_1bit_17.nmos.1 390 260
n w[10] Reg_32bit_9.Reg_1bit_17.net_3 Reg_32bit_9.Reg_1bit_17.net_1 24 100
| device Reg_32bit_9.Reg_1bit_17.nmos.2 390 260
n w[10] Reg_32bit_9.Reg_1bit_17.net_3 Reg_32bit_9.Reg_1bit_17.net_1 24 100
| device Reg_32bit_9.Reg_1bit_17.nmos.3 390 260
n w[10] Reg_32bit_9.Reg_1bit_17.net_3 Reg_32bit_9.Reg_1bit_17.net_1 24 100
| device Reg_32bit_9.Reg_1bit_17.nmos.4 390 260
n w[10] Reg_32bit_9.Reg_1bit_17.net_3 Reg_32bit_9.Reg_1bit_17.net_1 24 100
| begin Reg_32bit_9.Reg_1bit_17.inverter_1 550 380
| device Reg_32bit_9.Reg_1bit_17.inverter_1.nmos.1 550 360
n Reg_32bit_9.Reg_1bit_17.net_1 gnd Reg_32bit_9.Reg_1bit_17.net_2 24 100
| device Reg_32bit_9.Reg_1bit_17.inverter_1.nmos.2 550 360
n Reg_32bit_9.Reg_1bit_17.net_1 gnd Reg_32bit_9.Reg_1bit_17.net_2 24 100
| device Reg_32bit_9.Reg_1bit_17.inverter_1.nmos.3 550 360
n Reg_32bit_9.Reg_1bit_17.net_1 gnd Reg_32bit_9.Reg_1bit_17.net_2 24 100
| device Reg_32bit_9.Reg_1bit_17.inverter_1.nmos.4 550 360
n Reg_32bit_9.Reg_1bit_17.net_1 gnd Reg_32bit_9.Reg_1bit_17.net_2 24 100
| device Reg_32bit_9.Reg_1bit_17.inverter_1.pmos.1 550 200
p Reg_32bit_9.Reg_1bit_17.net_1 vdd Reg_32bit_9.Reg_1bit_17.net_2 24 200
| device Reg_32bit_9.Reg_1bit_17.inverter_1.pmos.2 550 200
p Reg_32bit_9.Reg_1bit_17.net_1 vdd Reg_32bit_9.Reg_1bit_17.net_2 24 200
| device Reg_32bit_9.Reg_1bit_17.inverter_1.pmos.3 550 200
p Reg_32bit_9.Reg_1bit_17.net_1 vdd Reg_32bit_9.Reg_1bit_17.net_2 24 200
| device Reg_32bit_9.Reg_1bit_17.inverter_1.pmos.4 550 200
p Reg_32bit_9.Reg_1bit_17.net_1 vdd Reg_32bit_9.Reg_1bit_17.net_2 24 200
| end Reg_32bit_9.Reg_1bit_17.inverter_1
| begin Reg_32bit_9.Reg_1bit_17.inverter_2 290 260
| device Reg_32bit_9.Reg_1bit_17.inverter_2.nmos.1 550 360
n data[17] gnd Reg_32bit_9.Reg_1bit_17.net_3 24 100
| device Reg_32bit_9.Reg_1bit_17.inverter_2.nmos.2 550 360
n data[17] gnd Reg_32bit_9.Reg_1bit_17.net_3 24 100
| device Reg_32bit_9.Reg_1bit_17.inverter_2.nmos.3 550 360
n data[17] gnd Reg_32bit_9.Reg_1bit_17.net_3 24 100
| device Reg_32bit_9.Reg_1bit_17.inverter_2.nmos.4 550 360
n data[17] gnd Reg_32bit_9.Reg_1bit_17.net_3 24 100
| device Reg_32bit_9.Reg_1bit_17.inverter_2.pmos.1 550 200
p data[17] vdd Reg_32bit_9.Reg_1bit_17.net_3 24 200
| device Reg_32bit_9.Reg_1bit_17.inverter_2.pmos.2 550 200
p data[17] vdd Reg_32bit_9.Reg_1bit_17.net_3 24 200
| device Reg_32bit_9.Reg_1bit_17.inverter_2.pmos.3 550 200
p data[17] vdd Reg_32bit_9.Reg_1bit_17.net_3 24 200
| device Reg_32bit_9.Reg_1bit_17.inverter_2.pmos.4 550 200
p data[17] vdd Reg_32bit_9.Reg_1bit_17.net_3 24 200
| end Reg_32bit_9.Reg_1bit_17.inverter_2
| device Reg_32bit_9.Reg_1bit_17.nmos_1 730 230
n inR1[10] Reg_32bit_9.Reg_1bit_17.net_2 out1[17] 24 100
| device Reg_32bit_9.Reg_1bit_17.nmos_2 730 360
n inR2[10] Reg_32bit_9.Reg_1bit_17.net_2 out2[17] 24 100
| end Reg_32bit_9.Reg_1bit_17
| begin Reg_32bit_9.Reg_1bit_18 510 2460
| begin Reg_32bit_9.Reg_1bit_18.inverter 560 210
| device Reg_32bit_9.Reg_1bit_18.inverter.nmos 550 360
n Reg_32bit_9.Reg_1bit_18.net_2 gnd Reg_32bit_9.Reg_1bit_18.net_1 24 100
| device Reg_32bit_9.Reg_1bit_18.inverter.pmos 550 200
p Reg_32bit_9.Reg_1bit_18.net_2 vdd Reg_32bit_9.Reg_1bit_18.net_1 24 200
| end Reg_32bit_9.Reg_1bit_18.inverter
| device Reg_32bit_9.Reg_1bit_18.nmos.1 390 260
n w[10] Reg_32bit_9.Reg_1bit_18.net_3 Reg_32bit_9.Reg_1bit_18.net_1 24 100
| device Reg_32bit_9.Reg_1bit_18.nmos.2 390 260
n w[10] Reg_32bit_9.Reg_1bit_18.net_3 Reg_32bit_9.Reg_1bit_18.net_1 24 100
| device Reg_32bit_9.Reg_1bit_18.nmos.3 390 260
n w[10] Reg_32bit_9.Reg_1bit_18.net_3 Reg_32bit_9.Reg_1bit_18.net_1 24 100
| device Reg_32bit_9.Reg_1bit_18.nmos.4 390 260
n w[10] Reg_32bit_9.Reg_1bit_18.net_3 Reg_32bit_9.Reg_1bit_18.net_1 24 100
| begin Reg_32bit_9.Reg_1bit_18.inverter_1 550 380
| device Reg_32bit_9.Reg_1bit_18.inverter_1.nmos.1 550 360
n Reg_32bit_9.Reg_1bit_18.net_1 gnd Reg_32bit_9.Reg_1bit_18.net_2 24 100
| device Reg_32bit_9.Reg_1bit_18.inverter_1.nmos.2 550 360
n Reg_32bit_9.Reg_1bit_18.net_1 gnd Reg_32bit_9.Reg_1bit_18.net_2 24 100
| device Reg_32bit_9.Reg_1bit_18.inverter_1.nmos.3 550 360
n Reg_32bit_9.Reg_1bit_18.net_1 gnd Reg_32bit_9.Reg_1bit_18.net_2 24 100
| device Reg_32bit_9.Reg_1bit_18.inverter_1.nmos.4 550 360
n Reg_32bit_9.Reg_1bit_18.net_1 gnd Reg_32bit_9.Reg_1bit_18.net_2 24 100
| device Reg_32bit_9.Reg_1bit_18.inverter_1.pmos.1 550 200
p Reg_32bit_9.Reg_1bit_18.net_1 vdd Reg_32bit_9.Reg_1bit_18.net_2 24 200
| device Reg_32bit_9.Reg_1bit_18.inverter_1.pmos.2 550 200
p Reg_32bit_9.Reg_1bit_18.net_1 vdd Reg_32bit_9.Reg_1bit_18.net_2 24 200
| device Reg_32bit_9.Reg_1bit_18.inverter_1.pmos.3 550 200
p Reg_32bit_9.Reg_1bit_18.net_1 vdd Reg_32bit_9.Reg_1bit_18.net_2 24 200
| device Reg_32bit_9.Reg_1bit_18.inverter_1.pmos.4 550 200
p Reg_32bit_9.Reg_1bit_18.net_1 vdd Reg_32bit_9.Reg_1bit_18.net_2 24 200
| end Reg_32bit_9.Reg_1bit_18.inverter_1
| begin Reg_32bit_9.Reg_1bit_18.inverter_2 290 260
| device Reg_32bit_9.Reg_1bit_18.inverter_2.nmos.1 550 360
n data[18] gnd Reg_32bit_9.Reg_1bit_18.net_3 24 100
| device Reg_32bit_9.Reg_1bit_18.inverter_2.nmos.2 550 360
n data[18] gnd Reg_32bit_9.Reg_1bit_18.net_3 24 100
| device Reg_32bit_9.Reg_1bit_18.inverter_2.nmos.3 550 360
n data[18] gnd Reg_32bit_9.Reg_1bit_18.net_3 24 100
| device Reg_32bit_9.Reg_1bit_18.inverter_2.nmos.4 550 360
n data[18] gnd Reg_32bit_9.Reg_1bit_18.net_3 24 100
| device Reg_32bit_9.Reg_1bit_18.inverter_2.pmos.1 550 200
p data[18] vdd Reg_32bit_9.Reg_1bit_18.net_3 24 200
| device Reg_32bit_9.Reg_1bit_18.inverter_2.pmos.2 550 200
p data[18] vdd Reg_32bit_9.Reg_1bit_18.net_3 24 200
| device Reg_32bit_9.Reg_1bit_18.inverter_2.pmos.3 550 200
p data[18] vdd Reg_32bit_9.Reg_1bit_18.net_3 24 200
| device Reg_32bit_9.Reg_1bit_18.inverter_2.pmos.4 550 200
p data[18] vdd Reg_32bit_9.Reg_1bit_18.net_3 24 200
| end Reg_32bit_9.Reg_1bit_18.inverter_2
| device Reg_32bit_9.Reg_1bit_18.nmos_1 730 230
n inR1[10] Reg_32bit_9.Reg_1bit_18.net_2 out1[18] 24 100
| device Reg_32bit_9.Reg_1bit_18.nmos_2 730 360
n inR2[10] Reg_32bit_9.Reg_1bit_18.net_2 out2[18] 24 100
| end Reg_32bit_9.Reg_1bit_18
| begin Reg_32bit_9.Reg_1bit_19 510 2590
| begin Reg_32bit_9.Reg_1bit_19.inverter 560 210
| device Reg_32bit_9.Reg_1bit_19.inverter.nmos 550 360
n Reg_32bit_9.Reg_1bit_19.net_2 gnd Reg_32bit_9.Reg_1bit_19.net_1 24 100
| device Reg_32bit_9.Reg_1bit_19.inverter.pmos 550 200
p Reg_32bit_9.Reg_1bit_19.net_2 vdd Reg_32bit_9.Reg_1bit_19.net_1 24 200
| end Reg_32bit_9.Reg_1bit_19.inverter
| device Reg_32bit_9.Reg_1bit_19.nmos.1 390 260
n w[10] Reg_32bit_9.Reg_1bit_19.net_3 Reg_32bit_9.Reg_1bit_19.net_1 24 100
| device Reg_32bit_9.Reg_1bit_19.nmos.2 390 260
n w[10] Reg_32bit_9.Reg_1bit_19.net_3 Reg_32bit_9.Reg_1bit_19.net_1 24 100
| device Reg_32bit_9.Reg_1bit_19.nmos.3 390 260
n w[10] Reg_32bit_9.Reg_1bit_19.net_3 Reg_32bit_9.Reg_1bit_19.net_1 24 100
| device Reg_32bit_9.Reg_1bit_19.nmos.4 390 260
n w[10] Reg_32bit_9.Reg_1bit_19.net_3 Reg_32bit_9.Reg_1bit_19.net_1 24 100
| begin Reg_32bit_9.Reg_1bit_19.inverter_1 550 380
| device Reg_32bit_9.Reg_1bit_19.inverter_1.nmos.1 550 360
n Reg_32bit_9.Reg_1bit_19.net_1 gnd Reg_32bit_9.Reg_1bit_19.net_2 24 100
| device Reg_32bit_9.Reg_1bit_19.inverter_1.nmos.2 550 360
n Reg_32bit_9.Reg_1bit_19.net_1 gnd Reg_32bit_9.Reg_1bit_19.net_2 24 100
| device Reg_32bit_9.Reg_1bit_19.inverter_1.nmos.3 550 360
n Reg_32bit_9.Reg_1bit_19.net_1 gnd Reg_32bit_9.Reg_1bit_19.net_2 24 100
| device Reg_32bit_9.Reg_1bit_19.inverter_1.nmos.4 550 360
n Reg_32bit_9.Reg_1bit_19.net_1 gnd Reg_32bit_9.Reg_1bit_19.net_2 24 100
| device Reg_32bit_9.Reg_1bit_19.inverter_1.pmos.1 550 200
p Reg_32bit_9.Reg_1bit_19.net_1 vdd Reg_32bit_9.Reg_1bit_19.net_2 24 200
| device Reg_32bit_9.Reg_1bit_19.inverter_1.pmos.2 550 200
p Reg_32bit_9.Reg_1bit_19.net_1 vdd Reg_32bit_9.Reg_1bit_19.net_2 24 200
| device Reg_32bit_9.Reg_1bit_19.inverter_1.pmos.3 550 200
p Reg_32bit_9.Reg_1bit_19.net_1 vdd Reg_32bit_9.Reg_1bit_19.net_2 24 200
| device Reg_32bit_9.Reg_1bit_19.inverter_1.pmos.4 550 200
p Reg_32bit_9.Reg_1bit_19.net_1 vdd Reg_32bit_9.Reg_1bit_19.net_2 24 200
| end Reg_32bit_9.Reg_1bit_19.inverter_1
| begin Reg_32bit_9.Reg_1bit_19.inverter_2 290 260
| device Reg_32bit_9.Reg_1bit_19.inverter_2.nmos.1 550 360
n data[19] gnd Reg_32bit_9.Reg_1bit_19.net_3 24 100
| device Reg_32bit_9.Reg_1bit_19.inverter_2.nmos.2 550 360
n data[19] gnd Reg_32bit_9.Reg_1bit_19.net_3 24 100
| device Reg_32bit_9.Reg_1bit_19.inverter_2.nmos.3 550 360
n data[19] gnd Reg_32bit_9.Reg_1bit_19.net_3 24 100
| device Reg_32bit_9.Reg_1bit_19.inverter_2.nmos.4 550 360
n data[19] gnd Reg_32bit_9.Reg_1bit_19.net_3 24 100
| device Reg_32bit_9.Reg_1bit_19.inverter_2.pmos.1 550 200
p data[19] vdd Reg_32bit_9.Reg_1bit_19.net_3 24 200
| device Reg_32bit_9.Reg_1bit_19.inverter_2.pmos.2 550 200
p data[19] vdd Reg_32bit_9.Reg_1bit_19.net_3 24 200
| device Reg_32bit_9.Reg_1bit_19.inverter_2.pmos.3 550 200
p data[19] vdd Reg_32bit_9.Reg_1bit_19.net_3 24 200
| device Reg_32bit_9.Reg_1bit_19.inverter_2.pmos.4 550 200
p data[19] vdd Reg_32bit_9.Reg_1bit_19.net_3 24 200
| end Reg_32bit_9.Reg_1bit_19.inverter_2
| device Reg_32bit_9.Reg_1bit_19.nmos_1 730 230
n inR1[10] Reg_32bit_9.Reg_1bit_19.net_2 out1[19] 24 100
| device Reg_32bit_9.Reg_1bit_19.nmos_2 730 360
n inR2[10] Reg_32bit_9.Reg_1bit_19.net_2 out2[19] 24 100
| end Reg_32bit_9.Reg_1bit_19
| begin Reg_32bit_9.Reg_1bit_20 510 2720
| begin Reg_32bit_9.Reg_1bit_20.inverter 560 210
| device Reg_32bit_9.Reg_1bit_20.inverter.nmos 550 360
n Reg_32bit_9.Reg_1bit_20.net_2 gnd Reg_32bit_9.Reg_1bit_20.net_1 24 100
| device Reg_32bit_9.Reg_1bit_20.inverter.pmos 550 200
p Reg_32bit_9.Reg_1bit_20.net_2 vdd Reg_32bit_9.Reg_1bit_20.net_1 24 200
| end Reg_32bit_9.Reg_1bit_20.inverter
| device Reg_32bit_9.Reg_1bit_20.nmos.1 390 260
n w[10] Reg_32bit_9.Reg_1bit_20.net_3 Reg_32bit_9.Reg_1bit_20.net_1 24 100
| device Reg_32bit_9.Reg_1bit_20.nmos.2 390 260
n w[10] Reg_32bit_9.Reg_1bit_20.net_3 Reg_32bit_9.Reg_1bit_20.net_1 24 100
| device Reg_32bit_9.Reg_1bit_20.nmos.3 390 260
n w[10] Reg_32bit_9.Reg_1bit_20.net_3 Reg_32bit_9.Reg_1bit_20.net_1 24 100
| device Reg_32bit_9.Reg_1bit_20.nmos.4 390 260
n w[10] Reg_32bit_9.Reg_1bit_20.net_3 Reg_32bit_9.Reg_1bit_20.net_1 24 100
| begin Reg_32bit_9.Reg_1bit_20.inverter_1 550 380
| device Reg_32bit_9.Reg_1bit_20.inverter_1.nmos.1 550 360
n Reg_32bit_9.Reg_1bit_20.net_1 gnd Reg_32bit_9.Reg_1bit_20.net_2 24 100
| device Reg_32bit_9.Reg_1bit_20.inverter_1.nmos.2 550 360
n Reg_32bit_9.Reg_1bit_20.net_1 gnd Reg_32bit_9.Reg_1bit_20.net_2 24 100
| device Reg_32bit_9.Reg_1bit_20.inverter_1.nmos.3 550 360
n Reg_32bit_9.Reg_1bit_20.net_1 gnd Reg_32bit_9.Reg_1bit_20.net_2 24 100
| device Reg_32bit_9.Reg_1bit_20.inverter_1.nmos.4 550 360
n Reg_32bit_9.Reg_1bit_20.net_1 gnd Reg_32bit_9.Reg_1bit_20.net_2 24 100
| device Reg_32bit_9.Reg_1bit_20.inverter_1.pmos.1 550 200
p Reg_32bit_9.Reg_1bit_20.net_1 vdd Reg_32bit_9.Reg_1bit_20.net_2 24 200
| device Reg_32bit_9.Reg_1bit_20.inverter_1.pmos.2 550 200
p Reg_32bit_9.Reg_1bit_20.net_1 vdd Reg_32bit_9.Reg_1bit_20.net_2 24 200
| device Reg_32bit_9.Reg_1bit_20.inverter_1.pmos.3 550 200
p Reg_32bit_9.Reg_1bit_20.net_1 vdd Reg_32bit_9.Reg_1bit_20.net_2 24 200
| device Reg_32bit_9.Reg_1bit_20.inverter_1.pmos.4 550 200
p Reg_32bit_9.Reg_1bit_20.net_1 vdd Reg_32bit_9.Reg_1bit_20.net_2 24 200
| end Reg_32bit_9.Reg_1bit_20.inverter_1
| begin Reg_32bit_9.Reg_1bit_20.inverter_2 290 260
| device Reg_32bit_9.Reg_1bit_20.inverter_2.nmos.1 550 360
n data[20] gnd Reg_32bit_9.Reg_1bit_20.net_3 24 100
| device Reg_32bit_9.Reg_1bit_20.inverter_2.nmos.2 550 360
n data[20] gnd Reg_32bit_9.Reg_1bit_20.net_3 24 100
| device Reg_32bit_9.Reg_1bit_20.inverter_2.nmos.3 550 360
n data[20] gnd Reg_32bit_9.Reg_1bit_20.net_3 24 100
| device Reg_32bit_9.Reg_1bit_20.inverter_2.nmos.4 550 360
n data[20] gnd Reg_32bit_9.Reg_1bit_20.net_3 24 100
| device Reg_32bit_9.Reg_1bit_20.inverter_2.pmos.1 550 200
p data[20] vdd Reg_32bit_9.Reg_1bit_20.net_3 24 200
| device Reg_32bit_9.Reg_1bit_20.inverter_2.pmos.2 550 200
p data[20] vdd Reg_32bit_9.Reg_1bit_20.net_3 24 200
| device Reg_32bit_9.Reg_1bit_20.inverter_2.pmos.3 550 200
p data[20] vdd Reg_32bit_9.Reg_1bit_20.net_3 24 200
| device Reg_32bit_9.Reg_1bit_20.inverter_2.pmos.4 550 200
p data[20] vdd Reg_32bit_9.Reg_1bit_20.net_3 24 200
| end Reg_32bit_9.Reg_1bit_20.inverter_2
| device Reg_32bit_9.Reg_1bit_20.nmos_1 730 230
n inR1[10] Reg_32bit_9.Reg_1bit_20.net_2 out1[20] 24 100
| device Reg_32bit_9.Reg_1bit_20.nmos_2 730 360
n inR2[10] Reg_32bit_9.Reg_1bit_20.net_2 out2[20] 24 100
| end Reg_32bit_9.Reg_1bit_20
| begin Reg_32bit_9.Reg_1bit_21 510 2850
| begin Reg_32bit_9.Reg_1bit_21.inverter 560 210
| device Reg_32bit_9.Reg_1bit_21.inverter.nmos 550 360
n Reg_32bit_9.Reg_1bit_21.net_2 gnd Reg_32bit_9.Reg_1bit_21.net_1 24 100
| device Reg_32bit_9.Reg_1bit_21.inverter.pmos 550 200
p Reg_32bit_9.Reg_1bit_21.net_2 vdd Reg_32bit_9.Reg_1bit_21.net_1 24 200
| end Reg_32bit_9.Reg_1bit_21.inverter
| device Reg_32bit_9.Reg_1bit_21.nmos.1 390 260
n w[10] Reg_32bit_9.Reg_1bit_21.net_3 Reg_32bit_9.Reg_1bit_21.net_1 24 100
| device Reg_32bit_9.Reg_1bit_21.nmos.2 390 260
n w[10] Reg_32bit_9.Reg_1bit_21.net_3 Reg_32bit_9.Reg_1bit_21.net_1 24 100
| device Reg_32bit_9.Reg_1bit_21.nmos.3 390 260
n w[10] Reg_32bit_9.Reg_1bit_21.net_3 Reg_32bit_9.Reg_1bit_21.net_1 24 100
| device Reg_32bit_9.Reg_1bit_21.nmos.4 390 260
n w[10] Reg_32bit_9.Reg_1bit_21.net_3 Reg_32bit_9.Reg_1bit_21.net_1 24 100
| begin Reg_32bit_9.Reg_1bit_21.inverter_1 550 380
| device Reg_32bit_9.Reg_1bit_21.inverter_1.nmos.1 550 360
n Reg_32bit_9.Reg_1bit_21.net_1 gnd Reg_32bit_9.Reg_1bit_21.net_2 24 100
| device Reg_32bit_9.Reg_1bit_21.inverter_1.nmos.2 550 360
n Reg_32bit_9.Reg_1bit_21.net_1 gnd Reg_32bit_9.Reg_1bit_21.net_2 24 100
| device Reg_32bit_9.Reg_1bit_21.inverter_1.nmos.3 550 360
n Reg_32bit_9.Reg_1bit_21.net_1 gnd Reg_32bit_9.Reg_1bit_21.net_2 24 100
| device Reg_32bit_9.Reg_1bit_21.inverter_1.nmos.4 550 360
n Reg_32bit_9.Reg_1bit_21.net_1 gnd Reg_32bit_9.Reg_1bit_21.net_2 24 100
| device Reg_32bit_9.Reg_1bit_21.inverter_1.pmos.1 550 200
p Reg_32bit_9.Reg_1bit_21.net_1 vdd Reg_32bit_9.Reg_1bit_21.net_2 24 200
| device Reg_32bit_9.Reg_1bit_21.inverter_1.pmos.2 550 200
p Reg_32bit_9.Reg_1bit_21.net_1 vdd Reg_32bit_9.Reg_1bit_21.net_2 24 200
| device Reg_32bit_9.Reg_1bit_21.inverter_1.pmos.3 550 200
p Reg_32bit_9.Reg_1bit_21.net_1 vdd Reg_32bit_9.Reg_1bit_21.net_2 24 200
| device Reg_32bit_9.Reg_1bit_21.inverter_1.pmos.4 550 200
p Reg_32bit_9.Reg_1bit_21.net_1 vdd Reg_32bit_9.Reg_1bit_21.net_2 24 200
| end Reg_32bit_9.Reg_1bit_21.inverter_1
| begin Reg_32bit_9.Reg_1bit_21.inverter_2 290 260
| device Reg_32bit_9.Reg_1bit_21.inverter_2.nmos.1 550 360
n data[21] gnd Reg_32bit_9.Reg_1bit_21.net_3 24 100
| device Reg_32bit_9.Reg_1bit_21.inverter_2.nmos.2 550 360
n data[21] gnd Reg_32bit_9.Reg_1bit_21.net_3 24 100
| device Reg_32bit_9.Reg_1bit_21.inverter_2.nmos.3 550 360
n data[21] gnd Reg_32bit_9.Reg_1bit_21.net_3 24 100
| device Reg_32bit_9.Reg_1bit_21.inverter_2.nmos.4 550 360
n data[21] gnd Reg_32bit_9.Reg_1bit_21.net_3 24 100
| device Reg_32bit_9.Reg_1bit_21.inverter_2.pmos.1 550 200
p data[21] vdd Reg_32bit_9.Reg_1bit_21.net_3 24 200
| device Reg_32bit_9.Reg_1bit_21.inverter_2.pmos.2 550 200
p data[21] vdd Reg_32bit_9.Reg_1bit_21.net_3 24 200
| device Reg_32bit_9.Reg_1bit_21.inverter_2.pmos.3 550 200
p data[21] vdd Reg_32bit_9.Reg_1bit_21.net_3 24 200
| device Reg_32bit_9.Reg_1bit_21.inverter_2.pmos.4 550 200
p data[21] vdd Reg_32bit_9.Reg_1bit_21.net_3 24 200
| end Reg_32bit_9.Reg_1bit_21.inverter_2
| device Reg_32bit_9.Reg_1bit_21.nmos_1 730 230
n inR1[10] Reg_32bit_9.Reg_1bit_21.net_2 out1[21] 24 100
| device Reg_32bit_9.Reg_1bit_21.nmos_2 730 360
n inR2[10] Reg_32bit_9.Reg_1bit_21.net_2 out2[21] 24 100
| end Reg_32bit_9.Reg_1bit_21
| begin Reg_32bit_9.Reg_1bit_22 510 2980
| begin Reg_32bit_9.Reg_1bit_22.inverter 560 210
| device Reg_32bit_9.Reg_1bit_22.inverter.nmos 550 360
n Reg_32bit_9.Reg_1bit_22.net_2 gnd Reg_32bit_9.Reg_1bit_22.net_1 24 100
| device Reg_32bit_9.Reg_1bit_22.inverter.pmos 550 200
p Reg_32bit_9.Reg_1bit_22.net_2 vdd Reg_32bit_9.Reg_1bit_22.net_1 24 200
| end Reg_32bit_9.Reg_1bit_22.inverter
| device Reg_32bit_9.Reg_1bit_22.nmos.1 390 260
n w[10] Reg_32bit_9.Reg_1bit_22.net_3 Reg_32bit_9.Reg_1bit_22.net_1 24 100
| device Reg_32bit_9.Reg_1bit_22.nmos.2 390 260
n w[10] Reg_32bit_9.Reg_1bit_22.net_3 Reg_32bit_9.Reg_1bit_22.net_1 24 100
| device Reg_32bit_9.Reg_1bit_22.nmos.3 390 260
n w[10] Reg_32bit_9.Reg_1bit_22.net_3 Reg_32bit_9.Reg_1bit_22.net_1 24 100
| device Reg_32bit_9.Reg_1bit_22.nmos.4 390 260
n w[10] Reg_32bit_9.Reg_1bit_22.net_3 Reg_32bit_9.Reg_1bit_22.net_1 24 100
| begin Reg_32bit_9.Reg_1bit_22.inverter_1 550 380
| device Reg_32bit_9.Reg_1bit_22.inverter_1.nmos.1 550 360
n Reg_32bit_9.Reg_1bit_22.net_1 gnd Reg_32bit_9.Reg_1bit_22.net_2 24 100
| device Reg_32bit_9.Reg_1bit_22.inverter_1.nmos.2 550 360
n Reg_32bit_9.Reg_1bit_22.net_1 gnd Reg_32bit_9.Reg_1bit_22.net_2 24 100
| device Reg_32bit_9.Reg_1bit_22.inverter_1.nmos.3 550 360
n Reg_32bit_9.Reg_1bit_22.net_1 gnd Reg_32bit_9.Reg_1bit_22.net_2 24 100
| device Reg_32bit_9.Reg_1bit_22.inverter_1.nmos.4 550 360
n Reg_32bit_9.Reg_1bit_22.net_1 gnd Reg_32bit_9.Reg_1bit_22.net_2 24 100
| device Reg_32bit_9.Reg_1bit_22.inverter_1.pmos.1 550 200
p Reg_32bit_9.Reg_1bit_22.net_1 vdd Reg_32bit_9.Reg_1bit_22.net_2 24 200
| device Reg_32bit_9.Reg_1bit_22.inverter_1.pmos.2 550 200
p Reg_32bit_9.Reg_1bit_22.net_1 vdd Reg_32bit_9.Reg_1bit_22.net_2 24 200
| device Reg_32bit_9.Reg_1bit_22.inverter_1.pmos.3 550 200
p Reg_32bit_9.Reg_1bit_22.net_1 vdd Reg_32bit_9.Reg_1bit_22.net_2 24 200
| device Reg_32bit_9.Reg_1bit_22.inverter_1.pmos.4 550 200
p Reg_32bit_9.Reg_1bit_22.net_1 vdd Reg_32bit_9.Reg_1bit_22.net_2 24 200
| end Reg_32bit_9.Reg_1bit_22.inverter_1
| begin Reg_32bit_9.Reg_1bit_22.inverter_2 290 260
| device Reg_32bit_9.Reg_1bit_22.inverter_2.nmos.1 550 360
n data[22] gnd Reg_32bit_9.Reg_1bit_22.net_3 24 100
| device Reg_32bit_9.Reg_1bit_22.inverter_2.nmos.2 550 360
n data[22] gnd Reg_32bit_9.Reg_1bit_22.net_3 24 100
| device Reg_32bit_9.Reg_1bit_22.inverter_2.nmos.3 550 360
n data[22] gnd Reg_32bit_9.Reg_1bit_22.net_3 24 100
| device Reg_32bit_9.Reg_1bit_22.inverter_2.nmos.4 550 360
n data[22] gnd Reg_32bit_9.Reg_1bit_22.net_3 24 100
| device Reg_32bit_9.Reg_1bit_22.inverter_2.pmos.1 550 200
p data[22] vdd Reg_32bit_9.Reg_1bit_22.net_3 24 200
| device Reg_32bit_9.Reg_1bit_22.inverter_2.pmos.2 550 200
p data[22] vdd Reg_32bit_9.Reg_1bit_22.net_3 24 200
| device Reg_32bit_9.Reg_1bit_22.inverter_2.pmos.3 550 200
p data[22] vdd Reg_32bit_9.Reg_1bit_22.net_3 24 200
| device Reg_32bit_9.Reg_1bit_22.inverter_2.pmos.4 550 200
p data[22] vdd Reg_32bit_9.Reg_1bit_22.net_3 24 200
| end Reg_32bit_9.Reg_1bit_22.inverter_2
| device Reg_32bit_9.Reg_1bit_22.nmos_1 730 230
n inR1[10] Reg_32bit_9.Reg_1bit_22.net_2 out1[22] 24 100
| device Reg_32bit_9.Reg_1bit_22.nmos_2 730 360
n inR2[10] Reg_32bit_9.Reg_1bit_22.net_2 out2[22] 24 100
| end Reg_32bit_9.Reg_1bit_22
| begin Reg_32bit_9.Reg_1bit_23 510 3110
| begin Reg_32bit_9.Reg_1bit_23.inverter 560 210
| device Reg_32bit_9.Reg_1bit_23.inverter.nmos 550 360
n Reg_32bit_9.Reg_1bit_23.net_2 gnd Reg_32bit_9.Reg_1bit_23.net_1 24 100
| device Reg_32bit_9.Reg_1bit_23.inverter.pmos 550 200
p Reg_32bit_9.Reg_1bit_23.net_2 vdd Reg_32bit_9.Reg_1bit_23.net_1 24 200
| end Reg_32bit_9.Reg_1bit_23.inverter
| device Reg_32bit_9.Reg_1bit_23.nmos.1 390 260
n w[10] Reg_32bit_9.Reg_1bit_23.net_3 Reg_32bit_9.Reg_1bit_23.net_1 24 100
| device Reg_32bit_9.Reg_1bit_23.nmos.2 390 260
n w[10] Reg_32bit_9.Reg_1bit_23.net_3 Reg_32bit_9.Reg_1bit_23.net_1 24 100
| device Reg_32bit_9.Reg_1bit_23.nmos.3 390 260
n w[10] Reg_32bit_9.Reg_1bit_23.net_3 Reg_32bit_9.Reg_1bit_23.net_1 24 100
| device Reg_32bit_9.Reg_1bit_23.nmos.4 390 260
n w[10] Reg_32bit_9.Reg_1bit_23.net_3 Reg_32bit_9.Reg_1bit_23.net_1 24 100
| begin Reg_32bit_9.Reg_1bit_23.inverter_1 550 380
| device Reg_32bit_9.Reg_1bit_23.inverter_1.nmos.1 550 360
n Reg_32bit_9.Reg_1bit_23.net_1 gnd Reg_32bit_9.Reg_1bit_23.net_2 24 100
| device Reg_32bit_9.Reg_1bit_23.inverter_1.nmos.2 550 360
n Reg_32bit_9.Reg_1bit_23.net_1 gnd Reg_32bit_9.Reg_1bit_23.net_2 24 100
| device Reg_32bit_9.Reg_1bit_23.inverter_1.nmos.3 550 360
n Reg_32bit_9.Reg_1bit_23.net_1 gnd Reg_32bit_9.Reg_1bit_23.net_2 24 100
| device Reg_32bit_9.Reg_1bit_23.inverter_1.nmos.4 550 360
n Reg_32bit_9.Reg_1bit_23.net_1 gnd Reg_32bit_9.Reg_1bit_23.net_2 24 100
| device Reg_32bit_9.Reg_1bit_23.inverter_1.pmos.1 550 200
p Reg_32bit_9.Reg_1bit_23.net_1 vdd Reg_32bit_9.Reg_1bit_23.net_2 24 200
| device Reg_32bit_9.Reg_1bit_23.inverter_1.pmos.2 550 200
p Reg_32bit_9.Reg_1bit_23.net_1 vdd Reg_32bit_9.Reg_1bit_23.net_2 24 200
| device Reg_32bit_9.Reg_1bit_23.inverter_1.pmos.3 550 200
p Reg_32bit_9.Reg_1bit_23.net_1 vdd Reg_32bit_9.Reg_1bit_23.net_2 24 200
| device Reg_32bit_9.Reg_1bit_23.inverter_1.pmos.4 550 200
p Reg_32bit_9.Reg_1bit_23.net_1 vdd Reg_32bit_9.Reg_1bit_23.net_2 24 200
| end Reg_32bit_9.Reg_1bit_23.inverter_1
| begin Reg_32bit_9.Reg_1bit_23.inverter_2 290 260
| device Reg_32bit_9.Reg_1bit_23.inverter_2.nmos.1 550 360
n data[23] gnd Reg_32bit_9.Reg_1bit_23.net_3 24 100
| device Reg_32bit_9.Reg_1bit_23.inverter_2.nmos.2 550 360
n data[23] gnd Reg_32bit_9.Reg_1bit_23.net_3 24 100
| device Reg_32bit_9.Reg_1bit_23.inverter_2.nmos.3 550 360
n data[23] gnd Reg_32bit_9.Reg_1bit_23.net_3 24 100
| device Reg_32bit_9.Reg_1bit_23.inverter_2.nmos.4 550 360
n data[23] gnd Reg_32bit_9.Reg_1bit_23.net_3 24 100
| device Reg_32bit_9.Reg_1bit_23.inverter_2.pmos.1 550 200
p data[23] vdd Reg_32bit_9.Reg_1bit_23.net_3 24 200
| device Reg_32bit_9.Reg_1bit_23.inverter_2.pmos.2 550 200
p data[23] vdd Reg_32bit_9.Reg_1bit_23.net_3 24 200
| device Reg_32bit_9.Reg_1bit_23.inverter_2.pmos.3 550 200
p data[23] vdd Reg_32bit_9.Reg_1bit_23.net_3 24 200
| device Reg_32bit_9.Reg_1bit_23.inverter_2.pmos.4 550 200
p data[23] vdd Reg_32bit_9.Reg_1bit_23.net_3 24 200
| end Reg_32bit_9.Reg_1bit_23.inverter_2
| device Reg_32bit_9.Reg_1bit_23.nmos_1 730 230
n inR1[10] Reg_32bit_9.Reg_1bit_23.net_2 out1[23] 24 100
| device Reg_32bit_9.Reg_1bit_23.nmos_2 730 360
n inR2[10] Reg_32bit_9.Reg_1bit_23.net_2 out2[23] 24 100
| end Reg_32bit_9.Reg_1bit_23
| begin Reg_32bit_9.Reg_1bit_24 510 3250
| begin Reg_32bit_9.Reg_1bit_24.inverter 560 210
| device Reg_32bit_9.Reg_1bit_24.inverter.nmos 550 360
n Reg_32bit_9.Reg_1bit_24.net_2 gnd Reg_32bit_9.Reg_1bit_24.net_1 24 100
| device Reg_32bit_9.Reg_1bit_24.inverter.pmos 550 200
p Reg_32bit_9.Reg_1bit_24.net_2 vdd Reg_32bit_9.Reg_1bit_24.net_1 24 200
| end Reg_32bit_9.Reg_1bit_24.inverter
| device Reg_32bit_9.Reg_1bit_24.nmos.1 390 260
n w[10] Reg_32bit_9.Reg_1bit_24.net_3 Reg_32bit_9.Reg_1bit_24.net_1 24 100
| device Reg_32bit_9.Reg_1bit_24.nmos.2 390 260
n w[10] Reg_32bit_9.Reg_1bit_24.net_3 Reg_32bit_9.Reg_1bit_24.net_1 24 100
| device Reg_32bit_9.Reg_1bit_24.nmos.3 390 260
n w[10] Reg_32bit_9.Reg_1bit_24.net_3 Reg_32bit_9.Reg_1bit_24.net_1 24 100
| device Reg_32bit_9.Reg_1bit_24.nmos.4 390 260
n w[10] Reg_32bit_9.Reg_1bit_24.net_3 Reg_32bit_9.Reg_1bit_24.net_1 24 100
| begin Reg_32bit_9.Reg_1bit_24.inverter_1 550 380
| device Reg_32bit_9.Reg_1bit_24.inverter_1.nmos.1 550 360
n Reg_32bit_9.Reg_1bit_24.net_1 gnd Reg_32bit_9.Reg_1bit_24.net_2 24 100
| device Reg_32bit_9.Reg_1bit_24.inverter_1.nmos.2 550 360
n Reg_32bit_9.Reg_1bit_24.net_1 gnd Reg_32bit_9.Reg_1bit_24.net_2 24 100
| device Reg_32bit_9.Reg_1bit_24.inverter_1.nmos.3 550 360
n Reg_32bit_9.Reg_1bit_24.net_1 gnd Reg_32bit_9.Reg_1bit_24.net_2 24 100
| device Reg_32bit_9.Reg_1bit_24.inverter_1.nmos.4 550 360
n Reg_32bit_9.Reg_1bit_24.net_1 gnd Reg_32bit_9.Reg_1bit_24.net_2 24 100
| device Reg_32bit_9.Reg_1bit_24.inverter_1.pmos.1 550 200
p Reg_32bit_9.Reg_1bit_24.net_1 vdd Reg_32bit_9.Reg_1bit_24.net_2 24 200
| device Reg_32bit_9.Reg_1bit_24.inverter_1.pmos.2 550 200
p Reg_32bit_9.Reg_1bit_24.net_1 vdd Reg_32bit_9.Reg_1bit_24.net_2 24 200
| device Reg_32bit_9.Reg_1bit_24.inverter_1.pmos.3 550 200
p Reg_32bit_9.Reg_1bit_24.net_1 vdd Reg_32bit_9.Reg_1bit_24.net_2 24 200
| device Reg_32bit_9.Reg_1bit_24.inverter_1.pmos.4 550 200
p Reg_32bit_9.Reg_1bit_24.net_1 vdd Reg_32bit_9.Reg_1bit_24.net_2 24 200
| end Reg_32bit_9.Reg_1bit_24.inverter_1
| begin Reg_32bit_9.Reg_1bit_24.inverter_2 290 260
| device Reg_32bit_9.Reg_1bit_24.inverter_2.nmos.1 550 360
n data[24] gnd Reg_32bit_9.Reg_1bit_24.net_3 24 100
| device Reg_32bit_9.Reg_1bit_24.inverter_2.nmos.2 550 360
n data[24] gnd Reg_32bit_9.Reg_1bit_24.net_3 24 100
| device Reg_32bit_9.Reg_1bit_24.inverter_2.nmos.3 550 360
n data[24] gnd Reg_32bit_9.Reg_1bit_24.net_3 24 100
| device Reg_32bit_9.Reg_1bit_24.inverter_2.nmos.4 550 360
n data[24] gnd Reg_32bit_9.Reg_1bit_24.net_3 24 100
| device Reg_32bit_9.Reg_1bit_24.inverter_2.pmos.1 550 200
p data[24] vdd Reg_32bit_9.Reg_1bit_24.net_3 24 200
| device Reg_32bit_9.Reg_1bit_24.inverter_2.pmos.2 550 200
p data[24] vdd Reg_32bit_9.Reg_1bit_24.net_3 24 200
| device Reg_32bit_9.Reg_1bit_24.inverter_2.pmos.3 550 200
p data[24] vdd Reg_32bit_9.Reg_1bit_24.net_3 24 200
| device Reg_32bit_9.Reg_1bit_24.inverter_2.pmos.4 550 200
p data[24] vdd Reg_32bit_9.Reg_1bit_24.net_3 24 200
| end Reg_32bit_9.Reg_1bit_24.inverter_2
| device Reg_32bit_9.Reg_1bit_24.nmos_1 730 230
n inR1[10] Reg_32bit_9.Reg_1bit_24.net_2 out1[24] 24 100
| device Reg_32bit_9.Reg_1bit_24.nmos_2 730 360
n inR2[10] Reg_32bit_9.Reg_1bit_24.net_2 out2[24] 24 100
| end Reg_32bit_9.Reg_1bit_24
| begin Reg_32bit_9.Reg_1bit_25 510 3380
| begin Reg_32bit_9.Reg_1bit_25.inverter 560 210
| device Reg_32bit_9.Reg_1bit_25.inverter.nmos 550 360
n Reg_32bit_9.Reg_1bit_25.net_2 gnd Reg_32bit_9.Reg_1bit_25.net_1 24 100
| device Reg_32bit_9.Reg_1bit_25.inverter.pmos 550 200
p Reg_32bit_9.Reg_1bit_25.net_2 vdd Reg_32bit_9.Reg_1bit_25.net_1 24 200
| end Reg_32bit_9.Reg_1bit_25.inverter
| device Reg_32bit_9.Reg_1bit_25.nmos.1 390 260
n w[10] Reg_32bit_9.Reg_1bit_25.net_3 Reg_32bit_9.Reg_1bit_25.net_1 24 100
| device Reg_32bit_9.Reg_1bit_25.nmos.2 390 260
n w[10] Reg_32bit_9.Reg_1bit_25.net_3 Reg_32bit_9.Reg_1bit_25.net_1 24 100
| device Reg_32bit_9.Reg_1bit_25.nmos.3 390 260
n w[10] Reg_32bit_9.Reg_1bit_25.net_3 Reg_32bit_9.Reg_1bit_25.net_1 24 100
| device Reg_32bit_9.Reg_1bit_25.nmos.4 390 260
n w[10] Reg_32bit_9.Reg_1bit_25.net_3 Reg_32bit_9.Reg_1bit_25.net_1 24 100
| begin Reg_32bit_9.Reg_1bit_25.inverter_1 550 380
| device Reg_32bit_9.Reg_1bit_25.inverter_1.nmos.1 550 360
n Reg_32bit_9.Reg_1bit_25.net_1 gnd Reg_32bit_9.Reg_1bit_25.net_2 24 100
| device Reg_32bit_9.Reg_1bit_25.inverter_1.nmos.2 550 360
n Reg_32bit_9.Reg_1bit_25.net_1 gnd Reg_32bit_9.Reg_1bit_25.net_2 24 100
| device Reg_32bit_9.Reg_1bit_25.inverter_1.nmos.3 550 360
n Reg_32bit_9.Reg_1bit_25.net_1 gnd Reg_32bit_9.Reg_1bit_25.net_2 24 100
| device Reg_32bit_9.Reg_1bit_25.inverter_1.nmos.4 550 360
n Reg_32bit_9.Reg_1bit_25.net_1 gnd Reg_32bit_9.Reg_1bit_25.net_2 24 100
| device Reg_32bit_9.Reg_1bit_25.inverter_1.pmos.1 550 200
p Reg_32bit_9.Reg_1bit_25.net_1 vdd Reg_32bit_9.Reg_1bit_25.net_2 24 200
| device Reg_32bit_9.Reg_1bit_25.inverter_1.pmos.2 550 200
p Reg_32bit_9.Reg_1bit_25.net_1 vdd Reg_32bit_9.Reg_1bit_25.net_2 24 200
| device Reg_32bit_9.Reg_1bit_25.inverter_1.pmos.3 550 200
p Reg_32bit_9.Reg_1bit_25.net_1 vdd Reg_32bit_9.Reg_1bit_25.net_2 24 200
| device Reg_32bit_9.Reg_1bit_25.inverter_1.pmos.4 550 200
p Reg_32bit_9.Reg_1bit_25.net_1 vdd Reg_32bit_9.Reg_1bit_25.net_2 24 200
| end Reg_32bit_9.Reg_1bit_25.inverter_1
| begin Reg_32bit_9.Reg_1bit_25.inverter_2 290 260
| device Reg_32bit_9.Reg_1bit_25.inverter_2.nmos.1 550 360
n data[25] gnd Reg_32bit_9.Reg_1bit_25.net_3 24 100
| device Reg_32bit_9.Reg_1bit_25.inverter_2.nmos.2 550 360
n data[25] gnd Reg_32bit_9.Reg_1bit_25.net_3 24 100
| device Reg_32bit_9.Reg_1bit_25.inverter_2.nmos.3 550 360
n data[25] gnd Reg_32bit_9.Reg_1bit_25.net_3 24 100
| device Reg_32bit_9.Reg_1bit_25.inverter_2.nmos.4 550 360
n data[25] gnd Reg_32bit_9.Reg_1bit_25.net_3 24 100
| device Reg_32bit_9.Reg_1bit_25.inverter_2.pmos.1 550 200
p data[25] vdd Reg_32bit_9.Reg_1bit_25.net_3 24 200
| device Reg_32bit_9.Reg_1bit_25.inverter_2.pmos.2 550 200
p data[25] vdd Reg_32bit_9.Reg_1bit_25.net_3 24 200
| device Reg_32bit_9.Reg_1bit_25.inverter_2.pmos.3 550 200
p data[25] vdd Reg_32bit_9.Reg_1bit_25.net_3 24 200
| device Reg_32bit_9.Reg_1bit_25.inverter_2.pmos.4 550 200
p data[25] vdd Reg_32bit_9.Reg_1bit_25.net_3 24 200
| end Reg_32bit_9.Reg_1bit_25.inverter_2
| device Reg_32bit_9.Reg_1bit_25.nmos_1 730 230
n inR1[10] Reg_32bit_9.Reg_1bit_25.net_2 out1[25] 24 100
| device Reg_32bit_9.Reg_1bit_25.nmos_2 730 360
n inR2[10] Reg_32bit_9.Reg_1bit_25.net_2 out2[25] 24 100
| end Reg_32bit_9.Reg_1bit_25
| begin Reg_32bit_9.Reg_1bit_26 510 3510
| begin Reg_32bit_9.Reg_1bit_26.inverter 560 210
| device Reg_32bit_9.Reg_1bit_26.inverter.nmos 550 360
n Reg_32bit_9.Reg_1bit_26.net_2 gnd Reg_32bit_9.Reg_1bit_26.net_1 24 100
| device Reg_32bit_9.Reg_1bit_26.inverter.pmos 550 200
p Reg_32bit_9.Reg_1bit_26.net_2 vdd Reg_32bit_9.Reg_1bit_26.net_1 24 200
| end Reg_32bit_9.Reg_1bit_26.inverter
| device Reg_32bit_9.Reg_1bit_26.nmos.1 390 260
n w[10] Reg_32bit_9.Reg_1bit_26.net_3 Reg_32bit_9.Reg_1bit_26.net_1 24 100
| device Reg_32bit_9.Reg_1bit_26.nmos.2 390 260
n w[10] Reg_32bit_9.Reg_1bit_26.net_3 Reg_32bit_9.Reg_1bit_26.net_1 24 100
| device Reg_32bit_9.Reg_1bit_26.nmos.3 390 260
n w[10] Reg_32bit_9.Reg_1bit_26.net_3 Reg_32bit_9.Reg_1bit_26.net_1 24 100
| device Reg_32bit_9.Reg_1bit_26.nmos.4 390 260
n w[10] Reg_32bit_9.Reg_1bit_26.net_3 Reg_32bit_9.Reg_1bit_26.net_1 24 100
| begin Reg_32bit_9.Reg_1bit_26.inverter_1 550 380
| device Reg_32bit_9.Reg_1bit_26.inverter_1.nmos.1 550 360
n Reg_32bit_9.Reg_1bit_26.net_1 gnd Reg_32bit_9.Reg_1bit_26.net_2 24 100
| device Reg_32bit_9.Reg_1bit_26.inverter_1.nmos.2 550 360
n Reg_32bit_9.Reg_1bit_26.net_1 gnd Reg_32bit_9.Reg_1bit_26.net_2 24 100
| device Reg_32bit_9.Reg_1bit_26.inverter_1.nmos.3 550 360
n Reg_32bit_9.Reg_1bit_26.net_1 gnd Reg_32bit_9.Reg_1bit_26.net_2 24 100
| device Reg_32bit_9.Reg_1bit_26.inverter_1.nmos.4 550 360
n Reg_32bit_9.Reg_1bit_26.net_1 gnd Reg_32bit_9.Reg_1bit_26.net_2 24 100
| device Reg_32bit_9.Reg_1bit_26.inverter_1.pmos.1 550 200
p Reg_32bit_9.Reg_1bit_26.net_1 vdd Reg_32bit_9.Reg_1bit_26.net_2 24 200
| device Reg_32bit_9.Reg_1bit_26.inverter_1.pmos.2 550 200
p Reg_32bit_9.Reg_1bit_26.net_1 vdd Reg_32bit_9.Reg_1bit_26.net_2 24 200
| device Reg_32bit_9.Reg_1bit_26.inverter_1.pmos.3 550 200
p Reg_32bit_9.Reg_1bit_26.net_1 vdd Reg_32bit_9.Reg_1bit_26.net_2 24 200
| device Reg_32bit_9.Reg_1bit_26.inverter_1.pmos.4 550 200
p Reg_32bit_9.Reg_1bit_26.net_1 vdd Reg_32bit_9.Reg_1bit_26.net_2 24 200
| end Reg_32bit_9.Reg_1bit_26.inverter_1
| begin Reg_32bit_9.Reg_1bit_26.inverter_2 290 260
| device Reg_32bit_9.Reg_1bit_26.inverter_2.nmos.1 550 360
n data[26] gnd Reg_32bit_9.Reg_1bit_26.net_3 24 100
| device Reg_32bit_9.Reg_1bit_26.inverter_2.nmos.2 550 360
n data[26] gnd Reg_32bit_9.Reg_1bit_26.net_3 24 100
| device Reg_32bit_9.Reg_1bit_26.inverter_2.nmos.3 550 360
n data[26] gnd Reg_32bit_9.Reg_1bit_26.net_3 24 100
| device Reg_32bit_9.Reg_1bit_26.inverter_2.nmos.4 550 360
n data[26] gnd Reg_32bit_9.Reg_1bit_26.net_3 24 100
| device Reg_32bit_9.Reg_1bit_26.inverter_2.pmos.1 550 200
p data[26] vdd Reg_32bit_9.Reg_1bit_26.net_3 24 200
| device Reg_32bit_9.Reg_1bit_26.inverter_2.pmos.2 550 200
p data[26] vdd Reg_32bit_9.Reg_1bit_26.net_3 24 200
| device Reg_32bit_9.Reg_1bit_26.inverter_2.pmos.3 550 200
p data[26] vdd Reg_32bit_9.Reg_1bit_26.net_3 24 200
| device Reg_32bit_9.Reg_1bit_26.inverter_2.pmos.4 550 200
p data[26] vdd Reg_32bit_9.Reg_1bit_26.net_3 24 200
| end Reg_32bit_9.Reg_1bit_26.inverter_2
| device Reg_32bit_9.Reg_1bit_26.nmos_1 730 230
n inR1[10] Reg_32bit_9.Reg_1bit_26.net_2 out1[26] 24 100
| device Reg_32bit_9.Reg_1bit_26.nmos_2 730 360
n inR2[10] Reg_32bit_9.Reg_1bit_26.net_2 out2[26] 24 100
| end Reg_32bit_9.Reg_1bit_26
| begin Reg_32bit_9.Reg_1bit_27 510 3640
| begin Reg_32bit_9.Reg_1bit_27.inverter 560 210
| device Reg_32bit_9.Reg_1bit_27.inverter.nmos 550 360
n Reg_32bit_9.Reg_1bit_27.net_2 gnd Reg_32bit_9.Reg_1bit_27.net_1 24 100
| device Reg_32bit_9.Reg_1bit_27.inverter.pmos 550 200
p Reg_32bit_9.Reg_1bit_27.net_2 vdd Reg_32bit_9.Reg_1bit_27.net_1 24 200
| end Reg_32bit_9.Reg_1bit_27.inverter
| device Reg_32bit_9.Reg_1bit_27.nmos.1 390 260
n w[10] Reg_32bit_9.Reg_1bit_27.net_3 Reg_32bit_9.Reg_1bit_27.net_1 24 100
| device Reg_32bit_9.Reg_1bit_27.nmos.2 390 260
n w[10] Reg_32bit_9.Reg_1bit_27.net_3 Reg_32bit_9.Reg_1bit_27.net_1 24 100
| device Reg_32bit_9.Reg_1bit_27.nmos.3 390 260
n w[10] Reg_32bit_9.Reg_1bit_27.net_3 Reg_32bit_9.Reg_1bit_27.net_1 24 100
| device Reg_32bit_9.Reg_1bit_27.nmos.4 390 260
n w[10] Reg_32bit_9.Reg_1bit_27.net_3 Reg_32bit_9.Reg_1bit_27.net_1 24 100
| begin Reg_32bit_9.Reg_1bit_27.inverter_1 550 380
| device Reg_32bit_9.Reg_1bit_27.inverter_1.nmos.1 550 360
n Reg_32bit_9.Reg_1bit_27.net_1 gnd Reg_32bit_9.Reg_1bit_27.net_2 24 100
| device Reg_32bit_9.Reg_1bit_27.inverter_1.nmos.2 550 360
n Reg_32bit_9.Reg_1bit_27.net_1 gnd Reg_32bit_9.Reg_1bit_27.net_2 24 100
| device Reg_32bit_9.Reg_1bit_27.inverter_1.nmos.3 550 360
n Reg_32bit_9.Reg_1bit_27.net_1 gnd Reg_32bit_9.Reg_1bit_27.net_2 24 100
| device Reg_32bit_9.Reg_1bit_27.inverter_1.nmos.4 550 360
n Reg_32bit_9.Reg_1bit_27.net_1 gnd Reg_32bit_9.Reg_1bit_27.net_2 24 100
| device Reg_32bit_9.Reg_1bit_27.inverter_1.pmos.1 550 200
p Reg_32bit_9.Reg_1bit_27.net_1 vdd Reg_32bit_9.Reg_1bit_27.net_2 24 200
| device Reg_32bit_9.Reg_1bit_27.inverter_1.pmos.2 550 200
p Reg_32bit_9.Reg_1bit_27.net_1 vdd Reg_32bit_9.Reg_1bit_27.net_2 24 200
| device Reg_32bit_9.Reg_1bit_27.inverter_1.pmos.3 550 200
p Reg_32bit_9.Reg_1bit_27.net_1 vdd Reg_32bit_9.Reg_1bit_27.net_2 24 200
| device Reg_32bit_9.Reg_1bit_27.inverter_1.pmos.4 550 200
p Reg_32bit_9.Reg_1bit_27.net_1 vdd Reg_32bit_9.Reg_1bit_27.net_2 24 200
| end Reg_32bit_9.Reg_1bit_27.inverter_1
| begin Reg_32bit_9.Reg_1bit_27.inverter_2 290 260
| device Reg_32bit_9.Reg_1bit_27.inverter_2.nmos.1 550 360
n data[27] gnd Reg_32bit_9.Reg_1bit_27.net_3 24 100
| device Reg_32bit_9.Reg_1bit_27.inverter_2.nmos.2 550 360
n data[27] gnd Reg_32bit_9.Reg_1bit_27.net_3 24 100
| device Reg_32bit_9.Reg_1bit_27.inverter_2.nmos.3 550 360
n data[27] gnd Reg_32bit_9.Reg_1bit_27.net_3 24 100
| device Reg_32bit_9.Reg_1bit_27.inverter_2.nmos.4 550 360
n data[27] gnd Reg_32bit_9.Reg_1bit_27.net_3 24 100
| device Reg_32bit_9.Reg_1bit_27.inverter_2.pmos.1 550 200
p data[27] vdd Reg_32bit_9.Reg_1bit_27.net_3 24 200
| device Reg_32bit_9.Reg_1bit_27.inverter_2.pmos.2 550 200
p data[27] vdd Reg_32bit_9.Reg_1bit_27.net_3 24 200
| device Reg_32bit_9.Reg_1bit_27.inverter_2.pmos.3 550 200
p data[27] vdd Reg_32bit_9.Reg_1bit_27.net_3 24 200
| device Reg_32bit_9.Reg_1bit_27.inverter_2.pmos.4 550 200
p data[27] vdd Reg_32bit_9.Reg_1bit_27.net_3 24 200
| end Reg_32bit_9.Reg_1bit_27.inverter_2
| device Reg_32bit_9.Reg_1bit_27.nmos_1 730 230
n inR1[10] Reg_32bit_9.Reg_1bit_27.net_2 out1[27] 24 100
| device Reg_32bit_9.Reg_1bit_27.nmos_2 730 360
n inR2[10] Reg_32bit_9.Reg_1bit_27.net_2 out2[27] 24 100
| end Reg_32bit_9.Reg_1bit_27
| begin Reg_32bit_9.Reg_1bit_28 510 3770
| begin Reg_32bit_9.Reg_1bit_28.inverter 560 210
| device Reg_32bit_9.Reg_1bit_28.inverter.nmos 550 360
n Reg_32bit_9.Reg_1bit_28.net_2 gnd Reg_32bit_9.Reg_1bit_28.net_1 24 100
| device Reg_32bit_9.Reg_1bit_28.inverter.pmos 550 200
p Reg_32bit_9.Reg_1bit_28.net_2 vdd Reg_32bit_9.Reg_1bit_28.net_1 24 200
| end Reg_32bit_9.Reg_1bit_28.inverter
| device Reg_32bit_9.Reg_1bit_28.nmos.1 390 260
n w[10] Reg_32bit_9.Reg_1bit_28.net_3 Reg_32bit_9.Reg_1bit_28.net_1 24 100
| device Reg_32bit_9.Reg_1bit_28.nmos.2 390 260
n w[10] Reg_32bit_9.Reg_1bit_28.net_3 Reg_32bit_9.Reg_1bit_28.net_1 24 100
| device Reg_32bit_9.Reg_1bit_28.nmos.3 390 260
n w[10] Reg_32bit_9.Reg_1bit_28.net_3 Reg_32bit_9.Reg_1bit_28.net_1 24 100
| device Reg_32bit_9.Reg_1bit_28.nmos.4 390 260
n w[10] Reg_32bit_9.Reg_1bit_28.net_3 Reg_32bit_9.Reg_1bit_28.net_1 24 100
| begin Reg_32bit_9.Reg_1bit_28.inverter_1 550 380
| device Reg_32bit_9.Reg_1bit_28.inverter_1.nmos.1 550 360
n Reg_32bit_9.Reg_1bit_28.net_1 gnd Reg_32bit_9.Reg_1bit_28.net_2 24 100
| device Reg_32bit_9.Reg_1bit_28.inverter_1.nmos.2 550 360
n Reg_32bit_9.Reg_1bit_28.net_1 gnd Reg_32bit_9.Reg_1bit_28.net_2 24 100
| device Reg_32bit_9.Reg_1bit_28.inverter_1.nmos.3 550 360
n Reg_32bit_9.Reg_1bit_28.net_1 gnd Reg_32bit_9.Reg_1bit_28.net_2 24 100
| device Reg_32bit_9.Reg_1bit_28.inverter_1.nmos.4 550 360
n Reg_32bit_9.Reg_1bit_28.net_1 gnd Reg_32bit_9.Reg_1bit_28.net_2 24 100
| device Reg_32bit_9.Reg_1bit_28.inverter_1.pmos.1 550 200
p Reg_32bit_9.Reg_1bit_28.net_1 vdd Reg_32bit_9.Reg_1bit_28.net_2 24 200
| device Reg_32bit_9.Reg_1bit_28.inverter_1.pmos.2 550 200
p Reg_32bit_9.Reg_1bit_28.net_1 vdd Reg_32bit_9.Reg_1bit_28.net_2 24 200
| device Reg_32bit_9.Reg_1bit_28.inverter_1.pmos.3 550 200
p Reg_32bit_9.Reg_1bit_28.net_1 vdd Reg_32bit_9.Reg_1bit_28.net_2 24 200
| device Reg_32bit_9.Reg_1bit_28.inverter_1.pmos.4 550 200
p Reg_32bit_9.Reg_1bit_28.net_1 vdd Reg_32bit_9.Reg_1bit_28.net_2 24 200
| end Reg_32bit_9.Reg_1bit_28.inverter_1
| begin Reg_32bit_9.Reg_1bit_28.inverter_2 290 260
| device Reg_32bit_9.Reg_1bit_28.inverter_2.nmos.1 550 360
n data[28] gnd Reg_32bit_9.Reg_1bit_28.net_3 24 100
| device Reg_32bit_9.Reg_1bit_28.inverter_2.nmos.2 550 360
n data[28] gnd Reg_32bit_9.Reg_1bit_28.net_3 24 100
| device Reg_32bit_9.Reg_1bit_28.inverter_2.nmos.3 550 360
n data[28] gnd Reg_32bit_9.Reg_1bit_28.net_3 24 100
| device Reg_32bit_9.Reg_1bit_28.inverter_2.nmos.4 550 360
n data[28] gnd Reg_32bit_9.Reg_1bit_28.net_3 24 100
| device Reg_32bit_9.Reg_1bit_28.inverter_2.pmos.1 550 200
p data[28] vdd Reg_32bit_9.Reg_1bit_28.net_3 24 200
| device Reg_32bit_9.Reg_1bit_28.inverter_2.pmos.2 550 200
p data[28] vdd Reg_32bit_9.Reg_1bit_28.net_3 24 200
| device Reg_32bit_9.Reg_1bit_28.inverter_2.pmos.3 550 200
p data[28] vdd Reg_32bit_9.Reg_1bit_28.net_3 24 200
| device Reg_32bit_9.Reg_1bit_28.inverter_2.pmos.4 550 200
p data[28] vdd Reg_32bit_9.Reg_1bit_28.net_3 24 200
| end Reg_32bit_9.Reg_1bit_28.inverter_2
| device Reg_32bit_9.Reg_1bit_28.nmos_1 730 230
n inR1[10] Reg_32bit_9.Reg_1bit_28.net_2 out1[28] 24 100
| device Reg_32bit_9.Reg_1bit_28.nmos_2 730 360
n inR2[10] Reg_32bit_9.Reg_1bit_28.net_2 out2[28] 24 100
| end Reg_32bit_9.Reg_1bit_28
| begin Reg_32bit_9.Reg_1bit_29 510 3900
| begin Reg_32bit_9.Reg_1bit_29.inverter 560 210
| device Reg_32bit_9.Reg_1bit_29.inverter.nmos 550 360
n Reg_32bit_9.Reg_1bit_29.net_2 gnd Reg_32bit_9.Reg_1bit_29.net_1 24 100
| device Reg_32bit_9.Reg_1bit_29.inverter.pmos 550 200
p Reg_32bit_9.Reg_1bit_29.net_2 vdd Reg_32bit_9.Reg_1bit_29.net_1 24 200
| end Reg_32bit_9.Reg_1bit_29.inverter
| device Reg_32bit_9.Reg_1bit_29.nmos.1 390 260
n w[10] Reg_32bit_9.Reg_1bit_29.net_3 Reg_32bit_9.Reg_1bit_29.net_1 24 100
| device Reg_32bit_9.Reg_1bit_29.nmos.2 390 260
n w[10] Reg_32bit_9.Reg_1bit_29.net_3 Reg_32bit_9.Reg_1bit_29.net_1 24 100
| device Reg_32bit_9.Reg_1bit_29.nmos.3 390 260
n w[10] Reg_32bit_9.Reg_1bit_29.net_3 Reg_32bit_9.Reg_1bit_29.net_1 24 100
| device Reg_32bit_9.Reg_1bit_29.nmos.4 390 260
n w[10] Reg_32bit_9.Reg_1bit_29.net_3 Reg_32bit_9.Reg_1bit_29.net_1 24 100
| begin Reg_32bit_9.Reg_1bit_29.inverter_1 550 380
| device Reg_32bit_9.Reg_1bit_29.inverter_1.nmos.1 550 360
n Reg_32bit_9.Reg_1bit_29.net_1 gnd Reg_32bit_9.Reg_1bit_29.net_2 24 100
| device Reg_32bit_9.Reg_1bit_29.inverter_1.nmos.2 550 360
n Reg_32bit_9.Reg_1bit_29.net_1 gnd Reg_32bit_9.Reg_1bit_29.net_2 24 100
| device Reg_32bit_9.Reg_1bit_29.inverter_1.nmos.3 550 360
n Reg_32bit_9.Reg_1bit_29.net_1 gnd Reg_32bit_9.Reg_1bit_29.net_2 24 100
| device Reg_32bit_9.Reg_1bit_29.inverter_1.nmos.4 550 360
n Reg_32bit_9.Reg_1bit_29.net_1 gnd Reg_32bit_9.Reg_1bit_29.net_2 24 100
| device Reg_32bit_9.Reg_1bit_29.inverter_1.pmos.1 550 200
p Reg_32bit_9.Reg_1bit_29.net_1 vdd Reg_32bit_9.Reg_1bit_29.net_2 24 200
| device Reg_32bit_9.Reg_1bit_29.inverter_1.pmos.2 550 200
p Reg_32bit_9.Reg_1bit_29.net_1 vdd Reg_32bit_9.Reg_1bit_29.net_2 24 200
| device Reg_32bit_9.Reg_1bit_29.inverter_1.pmos.3 550 200
p Reg_32bit_9.Reg_1bit_29.net_1 vdd Reg_32bit_9.Reg_1bit_29.net_2 24 200
| device Reg_32bit_9.Reg_1bit_29.inverter_1.pmos.4 550 200
p Reg_32bit_9.Reg_1bit_29.net_1 vdd Reg_32bit_9.Reg_1bit_29.net_2 24 200
| end Reg_32bit_9.Reg_1bit_29.inverter_1
| begin Reg_32bit_9.Reg_1bit_29.inverter_2 290 260
| device Reg_32bit_9.Reg_1bit_29.inverter_2.nmos.1 550 360
n data[29] gnd Reg_32bit_9.Reg_1bit_29.net_3 24 100
| device Reg_32bit_9.Reg_1bit_29.inverter_2.nmos.2 550 360
n data[29] gnd Reg_32bit_9.Reg_1bit_29.net_3 24 100
| device Reg_32bit_9.Reg_1bit_29.inverter_2.nmos.3 550 360
n data[29] gnd Reg_32bit_9.Reg_1bit_29.net_3 24 100
| device Reg_32bit_9.Reg_1bit_29.inverter_2.nmos.4 550 360
n data[29] gnd Reg_32bit_9.Reg_1bit_29.net_3 24 100
| device Reg_32bit_9.Reg_1bit_29.inverter_2.pmos.1 550 200
p data[29] vdd Reg_32bit_9.Reg_1bit_29.net_3 24 200
| device Reg_32bit_9.Reg_1bit_29.inverter_2.pmos.2 550 200
p data[29] vdd Reg_32bit_9.Reg_1bit_29.net_3 24 200
| device Reg_32bit_9.Reg_1bit_29.inverter_2.pmos.3 550 200
p data[29] vdd Reg_32bit_9.Reg_1bit_29.net_3 24 200
| device Reg_32bit_9.Reg_1bit_29.inverter_2.pmos.4 550 200
p data[29] vdd Reg_32bit_9.Reg_1bit_29.net_3 24 200
| end Reg_32bit_9.Reg_1bit_29.inverter_2
| device Reg_32bit_9.Reg_1bit_29.nmos_1 730 230
n inR1[10] Reg_32bit_9.Reg_1bit_29.net_2 out1[29] 24 100
| device Reg_32bit_9.Reg_1bit_29.nmos_2 730 360
n inR2[10] Reg_32bit_9.Reg_1bit_29.net_2 out2[29] 24 100
| end Reg_32bit_9.Reg_1bit_29
| begin Reg_32bit_9.Reg_1bit_30 510 4030
| begin Reg_32bit_9.Reg_1bit_30.inverter 560 210
| device Reg_32bit_9.Reg_1bit_30.inverter.nmos 550 360
n Reg_32bit_9.Reg_1bit_30.net_2 gnd Reg_32bit_9.Reg_1bit_30.net_1 24 100
| device Reg_32bit_9.Reg_1bit_30.inverter.pmos 550 200
p Reg_32bit_9.Reg_1bit_30.net_2 vdd Reg_32bit_9.Reg_1bit_30.net_1 24 200
| end Reg_32bit_9.Reg_1bit_30.inverter
| device Reg_32bit_9.Reg_1bit_30.nmos.1 390 260
n w[10] Reg_32bit_9.Reg_1bit_30.net_3 Reg_32bit_9.Reg_1bit_30.net_1 24 100
| device Reg_32bit_9.Reg_1bit_30.nmos.2 390 260
n w[10] Reg_32bit_9.Reg_1bit_30.net_3 Reg_32bit_9.Reg_1bit_30.net_1 24 100
| device Reg_32bit_9.Reg_1bit_30.nmos.3 390 260
n w[10] Reg_32bit_9.Reg_1bit_30.net_3 Reg_32bit_9.Reg_1bit_30.net_1 24 100
| device Reg_32bit_9.Reg_1bit_30.nmos.4 390 260
n w[10] Reg_32bit_9.Reg_1bit_30.net_3 Reg_32bit_9.Reg_1bit_30.net_1 24 100
| begin Reg_32bit_9.Reg_1bit_30.inverter_1 550 380
| device Reg_32bit_9.Reg_1bit_30.inverter_1.nmos.1 550 360
n Reg_32bit_9.Reg_1bit_30.net_1 gnd Reg_32bit_9.Reg_1bit_30.net_2 24 100
| device Reg_32bit_9.Reg_1bit_30.inverter_1.nmos.2 550 360
n Reg_32bit_9.Reg_1bit_30.net_1 gnd Reg_32bit_9.Reg_1bit_30.net_2 24 100
| device Reg_32bit_9.Reg_1bit_30.inverter_1.nmos.3 550 360
n Reg_32bit_9.Reg_1bit_30.net_1 gnd Reg_32bit_9.Reg_1bit_30.net_2 24 100
| device Reg_32bit_9.Reg_1bit_30.inverter_1.nmos.4 550 360
n Reg_32bit_9.Reg_1bit_30.net_1 gnd Reg_32bit_9.Reg_1bit_30.net_2 24 100
| device Reg_32bit_9.Reg_1bit_30.inverter_1.pmos.1 550 200
p Reg_32bit_9.Reg_1bit_30.net_1 vdd Reg_32bit_9.Reg_1bit_30.net_2 24 200
| device Reg_32bit_9.Reg_1bit_30.inverter_1.pmos.2 550 200
p Reg_32bit_9.Reg_1bit_30.net_1 vdd Reg_32bit_9.Reg_1bit_30.net_2 24 200
| device Reg_32bit_9.Reg_1bit_30.inverter_1.pmos.3 550 200
p Reg_32bit_9.Reg_1bit_30.net_1 vdd Reg_32bit_9.Reg_1bit_30.net_2 24 200
| device Reg_32bit_9.Reg_1bit_30.inverter_1.pmos.4 550 200
p Reg_32bit_9.Reg_1bit_30.net_1 vdd Reg_32bit_9.Reg_1bit_30.net_2 24 200
| end Reg_32bit_9.Reg_1bit_30.inverter_1
| begin Reg_32bit_9.Reg_1bit_30.inverter_2 290 260
| device Reg_32bit_9.Reg_1bit_30.inverter_2.nmos.1 550 360
n data[30] gnd Reg_32bit_9.Reg_1bit_30.net_3 24 100
| device Reg_32bit_9.Reg_1bit_30.inverter_2.nmos.2 550 360
n data[30] gnd Reg_32bit_9.Reg_1bit_30.net_3 24 100
| device Reg_32bit_9.Reg_1bit_30.inverter_2.nmos.3 550 360
n data[30] gnd Reg_32bit_9.Reg_1bit_30.net_3 24 100
| device Reg_32bit_9.Reg_1bit_30.inverter_2.nmos.4 550 360
n data[30] gnd Reg_32bit_9.Reg_1bit_30.net_3 24 100
| device Reg_32bit_9.Reg_1bit_30.inverter_2.pmos.1 550 200
p data[30] vdd Reg_32bit_9.Reg_1bit_30.net_3 24 200
| device Reg_32bit_9.Reg_1bit_30.inverter_2.pmos.2 550 200
p data[30] vdd Reg_32bit_9.Reg_1bit_30.net_3 24 200
| device Reg_32bit_9.Reg_1bit_30.inverter_2.pmos.3 550 200
p data[30] vdd Reg_32bit_9.Reg_1bit_30.net_3 24 200
| device Reg_32bit_9.Reg_1bit_30.inverter_2.pmos.4 550 200
p data[30] vdd Reg_32bit_9.Reg_1bit_30.net_3 24 200
| end Reg_32bit_9.Reg_1bit_30.inverter_2
| device Reg_32bit_9.Reg_1bit_30.nmos_1 730 230
n inR1[10] Reg_32bit_9.Reg_1bit_30.net_2 out1[30] 24 100
| device Reg_32bit_9.Reg_1bit_30.nmos_2 730 360
n inR2[10] Reg_32bit_9.Reg_1bit_30.net_2 out2[30] 24 100
| end Reg_32bit_9.Reg_1bit_30
| begin Reg_32bit_9.Reg_1bit_31 510 4160
| begin Reg_32bit_9.Reg_1bit_31.inverter 560 210
| device Reg_32bit_9.Reg_1bit_31.inverter.nmos 550 360
n Reg_32bit_9.Reg_1bit_31.net_2 gnd Reg_32bit_9.Reg_1bit_31.net_1 24 100
| device Reg_32bit_9.Reg_1bit_31.inverter.pmos 550 200
p Reg_32bit_9.Reg_1bit_31.net_2 vdd Reg_32bit_9.Reg_1bit_31.net_1 24 200
| end Reg_32bit_9.Reg_1bit_31.inverter
| device Reg_32bit_9.Reg_1bit_31.nmos.1 390 260
n w[10] Reg_32bit_9.Reg_1bit_31.net_3 Reg_32bit_9.Reg_1bit_31.net_1 24 100
| device Reg_32bit_9.Reg_1bit_31.nmos.2 390 260
n w[10] Reg_32bit_9.Reg_1bit_31.net_3 Reg_32bit_9.Reg_1bit_31.net_1 24 100
| device Reg_32bit_9.Reg_1bit_31.nmos.3 390 260
n w[10] Reg_32bit_9.Reg_1bit_31.net_3 Reg_32bit_9.Reg_1bit_31.net_1 24 100
| device Reg_32bit_9.Reg_1bit_31.nmos.4 390 260
n w[10] Reg_32bit_9.Reg_1bit_31.net_3 Reg_32bit_9.Reg_1bit_31.net_1 24 100
| begin Reg_32bit_9.Reg_1bit_31.inverter_1 550 380
| device Reg_32bit_9.Reg_1bit_31.inverter_1.nmos.1 550 360
n Reg_32bit_9.Reg_1bit_31.net_1 gnd Reg_32bit_9.Reg_1bit_31.net_2 24 100
| device Reg_32bit_9.Reg_1bit_31.inverter_1.nmos.2 550 360
n Reg_32bit_9.Reg_1bit_31.net_1 gnd Reg_32bit_9.Reg_1bit_31.net_2 24 100
| device Reg_32bit_9.Reg_1bit_31.inverter_1.nmos.3 550 360
n Reg_32bit_9.Reg_1bit_31.net_1 gnd Reg_32bit_9.Reg_1bit_31.net_2 24 100
| device Reg_32bit_9.Reg_1bit_31.inverter_1.nmos.4 550 360
n Reg_32bit_9.Reg_1bit_31.net_1 gnd Reg_32bit_9.Reg_1bit_31.net_2 24 100
| device Reg_32bit_9.Reg_1bit_31.inverter_1.pmos.1 550 200
p Reg_32bit_9.Reg_1bit_31.net_1 vdd Reg_32bit_9.Reg_1bit_31.net_2 24 200
| device Reg_32bit_9.Reg_1bit_31.inverter_1.pmos.2 550 200
p Reg_32bit_9.Reg_1bit_31.net_1 vdd Reg_32bit_9.Reg_1bit_31.net_2 24 200
| device Reg_32bit_9.Reg_1bit_31.inverter_1.pmos.3 550 200
p Reg_32bit_9.Reg_1bit_31.net_1 vdd Reg_32bit_9.Reg_1bit_31.net_2 24 200
| device Reg_32bit_9.Reg_1bit_31.inverter_1.pmos.4 550 200
p Reg_32bit_9.Reg_1bit_31.net_1 vdd Reg_32bit_9.Reg_1bit_31.net_2 24 200
| end Reg_32bit_9.Reg_1bit_31.inverter_1
| begin Reg_32bit_9.Reg_1bit_31.inverter_2 290 260
| device Reg_32bit_9.Reg_1bit_31.inverter_2.nmos.1 550 360
n data[31] gnd Reg_32bit_9.Reg_1bit_31.net_3 24 100
| device Reg_32bit_9.Reg_1bit_31.inverter_2.nmos.2 550 360
n data[31] gnd Reg_32bit_9.Reg_1bit_31.net_3 24 100
| device Reg_32bit_9.Reg_1bit_31.inverter_2.nmos.3 550 360
n data[31] gnd Reg_32bit_9.Reg_1bit_31.net_3 24 100
| device Reg_32bit_9.Reg_1bit_31.inverter_2.nmos.4 550 360
n data[31] gnd Reg_32bit_9.Reg_1bit_31.net_3 24 100
| device Reg_32bit_9.Reg_1bit_31.inverter_2.pmos.1 550 200
p data[31] vdd Reg_32bit_9.Reg_1bit_31.net_3 24 200
| device Reg_32bit_9.Reg_1bit_31.inverter_2.pmos.2 550 200
p data[31] vdd Reg_32bit_9.Reg_1bit_31.net_3 24 200
| device Reg_32bit_9.Reg_1bit_31.inverter_2.pmos.3 550 200
p data[31] vdd Reg_32bit_9.Reg_1bit_31.net_3 24 200
| device Reg_32bit_9.Reg_1bit_31.inverter_2.pmos.4 550 200
p data[31] vdd Reg_32bit_9.Reg_1bit_31.net_3 24 200
| end Reg_32bit_9.Reg_1bit_31.inverter_2
| device Reg_32bit_9.Reg_1bit_31.nmos_1 730 230
n inR1[10] Reg_32bit_9.Reg_1bit_31.net_2 out1[31] 24 100
| device Reg_32bit_9.Reg_1bit_31.nmos_2 730 360
n inR2[10] Reg_32bit_9.Reg_1bit_31.net_2 out2[31] 24 100
| end Reg_32bit_9.Reg_1bit_31
| end Reg_32bit_9
| begin Reg_32bit_10 940 1260
| begin Reg_32bit_10.Reg_1bit 510 100
| begin Reg_32bit_10.Reg_1bit.inverter 560 210
| device Reg_32bit_10.Reg_1bit.inverter.nmos 550 360
n Reg_32bit_10.Reg_1bit.net_2 gnd Reg_32bit_10.Reg_1bit.net_1 24 100
| device Reg_32bit_10.Reg_1bit.inverter.pmos 550 200
p Reg_32bit_10.Reg_1bit.net_2 vdd Reg_32bit_10.Reg_1bit.net_1 24 200
| end Reg_32bit_10.Reg_1bit.inverter
| device Reg_32bit_10.Reg_1bit.nmos.1 390 260
n w[11] Reg_32bit_10.Reg_1bit.net_3 Reg_32bit_10.Reg_1bit.net_1 24 100
| device Reg_32bit_10.Reg_1bit.nmos.2 390 260
n w[11] Reg_32bit_10.Reg_1bit.net_3 Reg_32bit_10.Reg_1bit.net_1 24 100
| device Reg_32bit_10.Reg_1bit.nmos.3 390 260
n w[11] Reg_32bit_10.Reg_1bit.net_3 Reg_32bit_10.Reg_1bit.net_1 24 100
| device Reg_32bit_10.Reg_1bit.nmos.4 390 260
n w[11] Reg_32bit_10.Reg_1bit.net_3 Reg_32bit_10.Reg_1bit.net_1 24 100
| begin Reg_32bit_10.Reg_1bit.inverter_1 550 380
| device Reg_32bit_10.Reg_1bit.inverter_1.nmos.1 550 360
n Reg_32bit_10.Reg_1bit.net_1 gnd Reg_32bit_10.Reg_1bit.net_2 24 100
| device Reg_32bit_10.Reg_1bit.inverter_1.nmos.2 550 360
n Reg_32bit_10.Reg_1bit.net_1 gnd Reg_32bit_10.Reg_1bit.net_2 24 100
| device Reg_32bit_10.Reg_1bit.inverter_1.nmos.3 550 360
n Reg_32bit_10.Reg_1bit.net_1 gnd Reg_32bit_10.Reg_1bit.net_2 24 100
| device Reg_32bit_10.Reg_1bit.inverter_1.nmos.4 550 360
n Reg_32bit_10.Reg_1bit.net_1 gnd Reg_32bit_10.Reg_1bit.net_2 24 100
| device Reg_32bit_10.Reg_1bit.inverter_1.pmos.1 550 200
p Reg_32bit_10.Reg_1bit.net_1 vdd Reg_32bit_10.Reg_1bit.net_2 24 200
| device Reg_32bit_10.Reg_1bit.inverter_1.pmos.2 550 200
p Reg_32bit_10.Reg_1bit.net_1 vdd Reg_32bit_10.Reg_1bit.net_2 24 200
| device Reg_32bit_10.Reg_1bit.inverter_1.pmos.3 550 200
p Reg_32bit_10.Reg_1bit.net_1 vdd Reg_32bit_10.Reg_1bit.net_2 24 200
| device Reg_32bit_10.Reg_1bit.inverter_1.pmos.4 550 200
p Reg_32bit_10.Reg_1bit.net_1 vdd Reg_32bit_10.Reg_1bit.net_2 24 200
| end Reg_32bit_10.Reg_1bit.inverter_1
| begin Reg_32bit_10.Reg_1bit.inverter_2 290 260
| device Reg_32bit_10.Reg_1bit.inverter_2.nmos.1 550 360
n data[0] gnd Reg_32bit_10.Reg_1bit.net_3 24 100
| device Reg_32bit_10.Reg_1bit.inverter_2.nmos.2 550 360
n data[0] gnd Reg_32bit_10.Reg_1bit.net_3 24 100
| device Reg_32bit_10.Reg_1bit.inverter_2.nmos.3 550 360
n data[0] gnd Reg_32bit_10.Reg_1bit.net_3 24 100
| device Reg_32bit_10.Reg_1bit.inverter_2.nmos.4 550 360
n data[0] gnd Reg_32bit_10.Reg_1bit.net_3 24 100
| device Reg_32bit_10.Reg_1bit.inverter_2.pmos.1 550 200
p data[0] vdd Reg_32bit_10.Reg_1bit.net_3 24 200
| device Reg_32bit_10.Reg_1bit.inverter_2.pmos.2 550 200
p data[0] vdd Reg_32bit_10.Reg_1bit.net_3 24 200
| device Reg_32bit_10.Reg_1bit.inverter_2.pmos.3 550 200
p data[0] vdd Reg_32bit_10.Reg_1bit.net_3 24 200
| device Reg_32bit_10.Reg_1bit.inverter_2.pmos.4 550 200
p data[0] vdd Reg_32bit_10.Reg_1bit.net_3 24 200
| end Reg_32bit_10.Reg_1bit.inverter_2
| device Reg_32bit_10.Reg_1bit.nmos_1 730 230
n inR1[11] Reg_32bit_10.Reg_1bit.net_2 out1[0] 24 100
| device Reg_32bit_10.Reg_1bit.nmos_2 730 360
n inR2[11] Reg_32bit_10.Reg_1bit.net_2 out2[0] 24 100
| end Reg_32bit_10.Reg_1bit
| begin Reg_32bit_10.Reg_1bit_1 510 230
| begin Reg_32bit_10.Reg_1bit_1.inverter 560 210
| device Reg_32bit_10.Reg_1bit_1.inverter.nmos 550 360
n Reg_32bit_10.Reg_1bit_1.net_2 gnd Reg_32bit_10.Reg_1bit_1.net_1 24 100
| device Reg_32bit_10.Reg_1bit_1.inverter.pmos 550 200
p Reg_32bit_10.Reg_1bit_1.net_2 vdd Reg_32bit_10.Reg_1bit_1.net_1 24 200
| end Reg_32bit_10.Reg_1bit_1.inverter
| device Reg_32bit_10.Reg_1bit_1.nmos.1 390 260
n w[11] Reg_32bit_10.Reg_1bit_1.net_3 Reg_32bit_10.Reg_1bit_1.net_1 24 100
| device Reg_32bit_10.Reg_1bit_1.nmos.2 390 260
n w[11] Reg_32bit_10.Reg_1bit_1.net_3 Reg_32bit_10.Reg_1bit_1.net_1 24 100
| device Reg_32bit_10.Reg_1bit_1.nmos.3 390 260
n w[11] Reg_32bit_10.Reg_1bit_1.net_3 Reg_32bit_10.Reg_1bit_1.net_1 24 100
| device Reg_32bit_10.Reg_1bit_1.nmos.4 390 260
n w[11] Reg_32bit_10.Reg_1bit_1.net_3 Reg_32bit_10.Reg_1bit_1.net_1 24 100
| begin Reg_32bit_10.Reg_1bit_1.inverter_1 550 380
| device Reg_32bit_10.Reg_1bit_1.inverter_1.nmos.1 550 360
n Reg_32bit_10.Reg_1bit_1.net_1 gnd Reg_32bit_10.Reg_1bit_1.net_2 24 100
| device Reg_32bit_10.Reg_1bit_1.inverter_1.nmos.2 550 360
n Reg_32bit_10.Reg_1bit_1.net_1 gnd Reg_32bit_10.Reg_1bit_1.net_2 24 100
| device Reg_32bit_10.Reg_1bit_1.inverter_1.nmos.3 550 360
n Reg_32bit_10.Reg_1bit_1.net_1 gnd Reg_32bit_10.Reg_1bit_1.net_2 24 100
| device Reg_32bit_10.Reg_1bit_1.inverter_1.nmos.4 550 360
n Reg_32bit_10.Reg_1bit_1.net_1 gnd Reg_32bit_10.Reg_1bit_1.net_2 24 100
| device Reg_32bit_10.Reg_1bit_1.inverter_1.pmos.1 550 200
p Reg_32bit_10.Reg_1bit_1.net_1 vdd Reg_32bit_10.Reg_1bit_1.net_2 24 200
| device Reg_32bit_10.Reg_1bit_1.inverter_1.pmos.2 550 200
p Reg_32bit_10.Reg_1bit_1.net_1 vdd Reg_32bit_10.Reg_1bit_1.net_2 24 200
| device Reg_32bit_10.Reg_1bit_1.inverter_1.pmos.3 550 200
p Reg_32bit_10.Reg_1bit_1.net_1 vdd Reg_32bit_10.Reg_1bit_1.net_2 24 200
| device Reg_32bit_10.Reg_1bit_1.inverter_1.pmos.4 550 200
p Reg_32bit_10.Reg_1bit_1.net_1 vdd Reg_32bit_10.Reg_1bit_1.net_2 24 200
| end Reg_32bit_10.Reg_1bit_1.inverter_1
| begin Reg_32bit_10.Reg_1bit_1.inverter_2 290 260
| device Reg_32bit_10.Reg_1bit_1.inverter_2.nmos.1 550 360
n data[1] gnd Reg_32bit_10.Reg_1bit_1.net_3 24 100
| device Reg_32bit_10.Reg_1bit_1.inverter_2.nmos.2 550 360
n data[1] gnd Reg_32bit_10.Reg_1bit_1.net_3 24 100
| device Reg_32bit_10.Reg_1bit_1.inverter_2.nmos.3 550 360
n data[1] gnd Reg_32bit_10.Reg_1bit_1.net_3 24 100
| device Reg_32bit_10.Reg_1bit_1.inverter_2.nmos.4 550 360
n data[1] gnd Reg_32bit_10.Reg_1bit_1.net_3 24 100
| device Reg_32bit_10.Reg_1bit_1.inverter_2.pmos.1 550 200
p data[1] vdd Reg_32bit_10.Reg_1bit_1.net_3 24 200
| device Reg_32bit_10.Reg_1bit_1.inverter_2.pmos.2 550 200
p data[1] vdd Reg_32bit_10.Reg_1bit_1.net_3 24 200
| device Reg_32bit_10.Reg_1bit_1.inverter_2.pmos.3 550 200
p data[1] vdd Reg_32bit_10.Reg_1bit_1.net_3 24 200
| device Reg_32bit_10.Reg_1bit_1.inverter_2.pmos.4 550 200
p data[1] vdd Reg_32bit_10.Reg_1bit_1.net_3 24 200
| end Reg_32bit_10.Reg_1bit_1.inverter_2
| device Reg_32bit_10.Reg_1bit_1.nmos_1 730 230
n inR1[11] Reg_32bit_10.Reg_1bit_1.net_2 out1[1] 24 100
| device Reg_32bit_10.Reg_1bit_1.nmos_2 730 360
n inR2[11] Reg_32bit_10.Reg_1bit_1.net_2 out2[1] 24 100
| end Reg_32bit_10.Reg_1bit_1
| begin Reg_32bit_10.Reg_1bit_2 510 360
| begin Reg_32bit_10.Reg_1bit_2.inverter 560 210
| device Reg_32bit_10.Reg_1bit_2.inverter.nmos 550 360
n Reg_32bit_10.Reg_1bit_2.net_2 gnd Reg_32bit_10.Reg_1bit_2.net_1 24 100
| device Reg_32bit_10.Reg_1bit_2.inverter.pmos 550 200
p Reg_32bit_10.Reg_1bit_2.net_2 vdd Reg_32bit_10.Reg_1bit_2.net_1 24 200
| end Reg_32bit_10.Reg_1bit_2.inverter
| device Reg_32bit_10.Reg_1bit_2.nmos.1 390 260
n w[11] Reg_32bit_10.Reg_1bit_2.net_3 Reg_32bit_10.Reg_1bit_2.net_1 24 100
| device Reg_32bit_10.Reg_1bit_2.nmos.2 390 260
n w[11] Reg_32bit_10.Reg_1bit_2.net_3 Reg_32bit_10.Reg_1bit_2.net_1 24 100
| device Reg_32bit_10.Reg_1bit_2.nmos.3 390 260
n w[11] Reg_32bit_10.Reg_1bit_2.net_3 Reg_32bit_10.Reg_1bit_2.net_1 24 100
| device Reg_32bit_10.Reg_1bit_2.nmos.4 390 260
n w[11] Reg_32bit_10.Reg_1bit_2.net_3 Reg_32bit_10.Reg_1bit_2.net_1 24 100
| begin Reg_32bit_10.Reg_1bit_2.inverter_1 550 380
| device Reg_32bit_10.Reg_1bit_2.inverter_1.nmos.1 550 360
n Reg_32bit_10.Reg_1bit_2.net_1 gnd Reg_32bit_10.Reg_1bit_2.net_2 24 100
| device Reg_32bit_10.Reg_1bit_2.inverter_1.nmos.2 550 360
n Reg_32bit_10.Reg_1bit_2.net_1 gnd Reg_32bit_10.Reg_1bit_2.net_2 24 100
| device Reg_32bit_10.Reg_1bit_2.inverter_1.nmos.3 550 360
n Reg_32bit_10.Reg_1bit_2.net_1 gnd Reg_32bit_10.Reg_1bit_2.net_2 24 100
| device Reg_32bit_10.Reg_1bit_2.inverter_1.nmos.4 550 360
n Reg_32bit_10.Reg_1bit_2.net_1 gnd Reg_32bit_10.Reg_1bit_2.net_2 24 100
| device Reg_32bit_10.Reg_1bit_2.inverter_1.pmos.1 550 200
p Reg_32bit_10.Reg_1bit_2.net_1 vdd Reg_32bit_10.Reg_1bit_2.net_2 24 200
| device Reg_32bit_10.Reg_1bit_2.inverter_1.pmos.2 550 200
p Reg_32bit_10.Reg_1bit_2.net_1 vdd Reg_32bit_10.Reg_1bit_2.net_2 24 200
| device Reg_32bit_10.Reg_1bit_2.inverter_1.pmos.3 550 200
p Reg_32bit_10.Reg_1bit_2.net_1 vdd Reg_32bit_10.Reg_1bit_2.net_2 24 200
| device Reg_32bit_10.Reg_1bit_2.inverter_1.pmos.4 550 200
p Reg_32bit_10.Reg_1bit_2.net_1 vdd Reg_32bit_10.Reg_1bit_2.net_2 24 200
| end Reg_32bit_10.Reg_1bit_2.inverter_1
| begin Reg_32bit_10.Reg_1bit_2.inverter_2 290 260
| device Reg_32bit_10.Reg_1bit_2.inverter_2.nmos.1 550 360
n data[2] gnd Reg_32bit_10.Reg_1bit_2.net_3 24 100
| device Reg_32bit_10.Reg_1bit_2.inverter_2.nmos.2 550 360
n data[2] gnd Reg_32bit_10.Reg_1bit_2.net_3 24 100
| device Reg_32bit_10.Reg_1bit_2.inverter_2.nmos.3 550 360
n data[2] gnd Reg_32bit_10.Reg_1bit_2.net_3 24 100
| device Reg_32bit_10.Reg_1bit_2.inverter_2.nmos.4 550 360
n data[2] gnd Reg_32bit_10.Reg_1bit_2.net_3 24 100
| device Reg_32bit_10.Reg_1bit_2.inverter_2.pmos.1 550 200
p data[2] vdd Reg_32bit_10.Reg_1bit_2.net_3 24 200
| device Reg_32bit_10.Reg_1bit_2.inverter_2.pmos.2 550 200
p data[2] vdd Reg_32bit_10.Reg_1bit_2.net_3 24 200
| device Reg_32bit_10.Reg_1bit_2.inverter_2.pmos.3 550 200
p data[2] vdd Reg_32bit_10.Reg_1bit_2.net_3 24 200
| device Reg_32bit_10.Reg_1bit_2.inverter_2.pmos.4 550 200
p data[2] vdd Reg_32bit_10.Reg_1bit_2.net_3 24 200
| end Reg_32bit_10.Reg_1bit_2.inverter_2
| device Reg_32bit_10.Reg_1bit_2.nmos_1 730 230
n inR1[11] Reg_32bit_10.Reg_1bit_2.net_2 out1[2] 24 100
| device Reg_32bit_10.Reg_1bit_2.nmos_2 730 360
n inR2[11] Reg_32bit_10.Reg_1bit_2.net_2 out2[2] 24 100
| end Reg_32bit_10.Reg_1bit_2
| begin Reg_32bit_10.Reg_1bit_3 510 490
| begin Reg_32bit_10.Reg_1bit_3.inverter 560 210
| device Reg_32bit_10.Reg_1bit_3.inverter.nmos 550 360
n Reg_32bit_10.Reg_1bit_3.net_2 gnd Reg_32bit_10.Reg_1bit_3.net_1 24 100
| device Reg_32bit_10.Reg_1bit_3.inverter.pmos 550 200
p Reg_32bit_10.Reg_1bit_3.net_2 vdd Reg_32bit_10.Reg_1bit_3.net_1 24 200
| end Reg_32bit_10.Reg_1bit_3.inverter
| device Reg_32bit_10.Reg_1bit_3.nmos.1 390 260
n w[11] Reg_32bit_10.Reg_1bit_3.net_3 Reg_32bit_10.Reg_1bit_3.net_1 24 100
| device Reg_32bit_10.Reg_1bit_3.nmos.2 390 260
n w[11] Reg_32bit_10.Reg_1bit_3.net_3 Reg_32bit_10.Reg_1bit_3.net_1 24 100
| device Reg_32bit_10.Reg_1bit_3.nmos.3 390 260
n w[11] Reg_32bit_10.Reg_1bit_3.net_3 Reg_32bit_10.Reg_1bit_3.net_1 24 100
| device Reg_32bit_10.Reg_1bit_3.nmos.4 390 260
n w[11] Reg_32bit_10.Reg_1bit_3.net_3 Reg_32bit_10.Reg_1bit_3.net_1 24 100
| begin Reg_32bit_10.Reg_1bit_3.inverter_1 550 380
| device Reg_32bit_10.Reg_1bit_3.inverter_1.nmos.1 550 360
n Reg_32bit_10.Reg_1bit_3.net_1 gnd Reg_32bit_10.Reg_1bit_3.net_2 24 100
| device Reg_32bit_10.Reg_1bit_3.inverter_1.nmos.2 550 360
n Reg_32bit_10.Reg_1bit_3.net_1 gnd Reg_32bit_10.Reg_1bit_3.net_2 24 100
| device Reg_32bit_10.Reg_1bit_3.inverter_1.nmos.3 550 360
n Reg_32bit_10.Reg_1bit_3.net_1 gnd Reg_32bit_10.Reg_1bit_3.net_2 24 100
| device Reg_32bit_10.Reg_1bit_3.inverter_1.nmos.4 550 360
n Reg_32bit_10.Reg_1bit_3.net_1 gnd Reg_32bit_10.Reg_1bit_3.net_2 24 100
| device Reg_32bit_10.Reg_1bit_3.inverter_1.pmos.1 550 200
p Reg_32bit_10.Reg_1bit_3.net_1 vdd Reg_32bit_10.Reg_1bit_3.net_2 24 200
| device Reg_32bit_10.Reg_1bit_3.inverter_1.pmos.2 550 200
p Reg_32bit_10.Reg_1bit_3.net_1 vdd Reg_32bit_10.Reg_1bit_3.net_2 24 200
| device Reg_32bit_10.Reg_1bit_3.inverter_1.pmos.3 550 200
p Reg_32bit_10.Reg_1bit_3.net_1 vdd Reg_32bit_10.Reg_1bit_3.net_2 24 200
| device Reg_32bit_10.Reg_1bit_3.inverter_1.pmos.4 550 200
p Reg_32bit_10.Reg_1bit_3.net_1 vdd Reg_32bit_10.Reg_1bit_3.net_2 24 200
| end Reg_32bit_10.Reg_1bit_3.inverter_1
| begin Reg_32bit_10.Reg_1bit_3.inverter_2 290 260
| device Reg_32bit_10.Reg_1bit_3.inverter_2.nmos.1 550 360
n data[3] gnd Reg_32bit_10.Reg_1bit_3.net_3 24 100
| device Reg_32bit_10.Reg_1bit_3.inverter_2.nmos.2 550 360
n data[3] gnd Reg_32bit_10.Reg_1bit_3.net_3 24 100
| device Reg_32bit_10.Reg_1bit_3.inverter_2.nmos.3 550 360
n data[3] gnd Reg_32bit_10.Reg_1bit_3.net_3 24 100
| device Reg_32bit_10.Reg_1bit_3.inverter_2.nmos.4 550 360
n data[3] gnd Reg_32bit_10.Reg_1bit_3.net_3 24 100
| device Reg_32bit_10.Reg_1bit_3.inverter_2.pmos.1 550 200
p data[3] vdd Reg_32bit_10.Reg_1bit_3.net_3 24 200
| device Reg_32bit_10.Reg_1bit_3.inverter_2.pmos.2 550 200
p data[3] vdd Reg_32bit_10.Reg_1bit_3.net_3 24 200
| device Reg_32bit_10.Reg_1bit_3.inverter_2.pmos.3 550 200
p data[3] vdd Reg_32bit_10.Reg_1bit_3.net_3 24 200
| device Reg_32bit_10.Reg_1bit_3.inverter_2.pmos.4 550 200
p data[3] vdd Reg_32bit_10.Reg_1bit_3.net_3 24 200
| end Reg_32bit_10.Reg_1bit_3.inverter_2
| device Reg_32bit_10.Reg_1bit_3.nmos_1 730 230
n inR1[11] Reg_32bit_10.Reg_1bit_3.net_2 out1[3] 24 100
| device Reg_32bit_10.Reg_1bit_3.nmos_2 730 360
n inR2[11] Reg_32bit_10.Reg_1bit_3.net_2 out2[3] 24 100
| end Reg_32bit_10.Reg_1bit_3
| begin Reg_32bit_10.Reg_1bit_4 510 620
| begin Reg_32bit_10.Reg_1bit_4.inverter 560 210
| device Reg_32bit_10.Reg_1bit_4.inverter.nmos 550 360
n Reg_32bit_10.Reg_1bit_4.net_2 gnd Reg_32bit_10.Reg_1bit_4.net_1 24 100
| device Reg_32bit_10.Reg_1bit_4.inverter.pmos 550 200
p Reg_32bit_10.Reg_1bit_4.net_2 vdd Reg_32bit_10.Reg_1bit_4.net_1 24 200
| end Reg_32bit_10.Reg_1bit_4.inverter
| device Reg_32bit_10.Reg_1bit_4.nmos.1 390 260
n w[11] Reg_32bit_10.Reg_1bit_4.net_3 Reg_32bit_10.Reg_1bit_4.net_1 24 100
| device Reg_32bit_10.Reg_1bit_4.nmos.2 390 260
n w[11] Reg_32bit_10.Reg_1bit_4.net_3 Reg_32bit_10.Reg_1bit_4.net_1 24 100
| device Reg_32bit_10.Reg_1bit_4.nmos.3 390 260
n w[11] Reg_32bit_10.Reg_1bit_4.net_3 Reg_32bit_10.Reg_1bit_4.net_1 24 100
| device Reg_32bit_10.Reg_1bit_4.nmos.4 390 260
n w[11] Reg_32bit_10.Reg_1bit_4.net_3 Reg_32bit_10.Reg_1bit_4.net_1 24 100
| begin Reg_32bit_10.Reg_1bit_4.inverter_1 550 380
| device Reg_32bit_10.Reg_1bit_4.inverter_1.nmos.1 550 360
n Reg_32bit_10.Reg_1bit_4.net_1 gnd Reg_32bit_10.Reg_1bit_4.net_2 24 100
| device Reg_32bit_10.Reg_1bit_4.inverter_1.nmos.2 550 360
n Reg_32bit_10.Reg_1bit_4.net_1 gnd Reg_32bit_10.Reg_1bit_4.net_2 24 100
| device Reg_32bit_10.Reg_1bit_4.inverter_1.nmos.3 550 360
n Reg_32bit_10.Reg_1bit_4.net_1 gnd Reg_32bit_10.Reg_1bit_4.net_2 24 100
| device Reg_32bit_10.Reg_1bit_4.inverter_1.nmos.4 550 360
n Reg_32bit_10.Reg_1bit_4.net_1 gnd Reg_32bit_10.Reg_1bit_4.net_2 24 100
| device Reg_32bit_10.Reg_1bit_4.inverter_1.pmos.1 550 200
p Reg_32bit_10.Reg_1bit_4.net_1 vdd Reg_32bit_10.Reg_1bit_4.net_2 24 200
| device Reg_32bit_10.Reg_1bit_4.inverter_1.pmos.2 550 200
p Reg_32bit_10.Reg_1bit_4.net_1 vdd Reg_32bit_10.Reg_1bit_4.net_2 24 200
| device Reg_32bit_10.Reg_1bit_4.inverter_1.pmos.3 550 200
p Reg_32bit_10.Reg_1bit_4.net_1 vdd Reg_32bit_10.Reg_1bit_4.net_2 24 200
| device Reg_32bit_10.Reg_1bit_4.inverter_1.pmos.4 550 200
p Reg_32bit_10.Reg_1bit_4.net_1 vdd Reg_32bit_10.Reg_1bit_4.net_2 24 200
| end Reg_32bit_10.Reg_1bit_4.inverter_1
| begin Reg_32bit_10.Reg_1bit_4.inverter_2 290 260
| device Reg_32bit_10.Reg_1bit_4.inverter_2.nmos.1 550 360
n data[4] gnd Reg_32bit_10.Reg_1bit_4.net_3 24 100
| device Reg_32bit_10.Reg_1bit_4.inverter_2.nmos.2 550 360
n data[4] gnd Reg_32bit_10.Reg_1bit_4.net_3 24 100
| device Reg_32bit_10.Reg_1bit_4.inverter_2.nmos.3 550 360
n data[4] gnd Reg_32bit_10.Reg_1bit_4.net_3 24 100
| device Reg_32bit_10.Reg_1bit_4.inverter_2.nmos.4 550 360
n data[4] gnd Reg_32bit_10.Reg_1bit_4.net_3 24 100
| device Reg_32bit_10.Reg_1bit_4.inverter_2.pmos.1 550 200
p data[4] vdd Reg_32bit_10.Reg_1bit_4.net_3 24 200
| device Reg_32bit_10.Reg_1bit_4.inverter_2.pmos.2 550 200
p data[4] vdd Reg_32bit_10.Reg_1bit_4.net_3 24 200
| device Reg_32bit_10.Reg_1bit_4.inverter_2.pmos.3 550 200
p data[4] vdd Reg_32bit_10.Reg_1bit_4.net_3 24 200
| device Reg_32bit_10.Reg_1bit_4.inverter_2.pmos.4 550 200
p data[4] vdd Reg_32bit_10.Reg_1bit_4.net_3 24 200
| end Reg_32bit_10.Reg_1bit_4.inverter_2
| device Reg_32bit_10.Reg_1bit_4.nmos_1 730 230
n inR1[11] Reg_32bit_10.Reg_1bit_4.net_2 out1[4] 24 100
| device Reg_32bit_10.Reg_1bit_4.nmos_2 730 360
n inR2[11] Reg_32bit_10.Reg_1bit_4.net_2 out2[4] 24 100
| end Reg_32bit_10.Reg_1bit_4
| begin Reg_32bit_10.Reg_1bit_5 510 750
| begin Reg_32bit_10.Reg_1bit_5.inverter 560 210
| device Reg_32bit_10.Reg_1bit_5.inverter.nmos 550 360
n Reg_32bit_10.Reg_1bit_5.net_2 gnd Reg_32bit_10.Reg_1bit_5.net_1 24 100
| device Reg_32bit_10.Reg_1bit_5.inverter.pmos 550 200
p Reg_32bit_10.Reg_1bit_5.net_2 vdd Reg_32bit_10.Reg_1bit_5.net_1 24 200
| end Reg_32bit_10.Reg_1bit_5.inverter
| device Reg_32bit_10.Reg_1bit_5.nmos.1 390 260
n w[11] Reg_32bit_10.Reg_1bit_5.net_3 Reg_32bit_10.Reg_1bit_5.net_1 24 100
| device Reg_32bit_10.Reg_1bit_5.nmos.2 390 260
n w[11] Reg_32bit_10.Reg_1bit_5.net_3 Reg_32bit_10.Reg_1bit_5.net_1 24 100
| device Reg_32bit_10.Reg_1bit_5.nmos.3 390 260
n w[11] Reg_32bit_10.Reg_1bit_5.net_3 Reg_32bit_10.Reg_1bit_5.net_1 24 100
| device Reg_32bit_10.Reg_1bit_5.nmos.4 390 260
n w[11] Reg_32bit_10.Reg_1bit_5.net_3 Reg_32bit_10.Reg_1bit_5.net_1 24 100
| begin Reg_32bit_10.Reg_1bit_5.inverter_1 550 380
| device Reg_32bit_10.Reg_1bit_5.inverter_1.nmos.1 550 360
n Reg_32bit_10.Reg_1bit_5.net_1 gnd Reg_32bit_10.Reg_1bit_5.net_2 24 100
| device Reg_32bit_10.Reg_1bit_5.inverter_1.nmos.2 550 360
n Reg_32bit_10.Reg_1bit_5.net_1 gnd Reg_32bit_10.Reg_1bit_5.net_2 24 100
| device Reg_32bit_10.Reg_1bit_5.inverter_1.nmos.3 550 360
n Reg_32bit_10.Reg_1bit_5.net_1 gnd Reg_32bit_10.Reg_1bit_5.net_2 24 100
| device Reg_32bit_10.Reg_1bit_5.inverter_1.nmos.4 550 360
n Reg_32bit_10.Reg_1bit_5.net_1 gnd Reg_32bit_10.Reg_1bit_5.net_2 24 100
| device Reg_32bit_10.Reg_1bit_5.inverter_1.pmos.1 550 200
p Reg_32bit_10.Reg_1bit_5.net_1 vdd Reg_32bit_10.Reg_1bit_5.net_2 24 200
| device Reg_32bit_10.Reg_1bit_5.inverter_1.pmos.2 550 200
p Reg_32bit_10.Reg_1bit_5.net_1 vdd Reg_32bit_10.Reg_1bit_5.net_2 24 200
| device Reg_32bit_10.Reg_1bit_5.inverter_1.pmos.3 550 200
p Reg_32bit_10.Reg_1bit_5.net_1 vdd Reg_32bit_10.Reg_1bit_5.net_2 24 200
| device Reg_32bit_10.Reg_1bit_5.inverter_1.pmos.4 550 200
p Reg_32bit_10.Reg_1bit_5.net_1 vdd Reg_32bit_10.Reg_1bit_5.net_2 24 200
| end Reg_32bit_10.Reg_1bit_5.inverter_1
| begin Reg_32bit_10.Reg_1bit_5.inverter_2 290 260
| device Reg_32bit_10.Reg_1bit_5.inverter_2.nmos.1 550 360
n data[5] gnd Reg_32bit_10.Reg_1bit_5.net_3 24 100
| device Reg_32bit_10.Reg_1bit_5.inverter_2.nmos.2 550 360
n data[5] gnd Reg_32bit_10.Reg_1bit_5.net_3 24 100
| device Reg_32bit_10.Reg_1bit_5.inverter_2.nmos.3 550 360
n data[5] gnd Reg_32bit_10.Reg_1bit_5.net_3 24 100
| device Reg_32bit_10.Reg_1bit_5.inverter_2.nmos.4 550 360
n data[5] gnd Reg_32bit_10.Reg_1bit_5.net_3 24 100
| device Reg_32bit_10.Reg_1bit_5.inverter_2.pmos.1 550 200
p data[5] vdd Reg_32bit_10.Reg_1bit_5.net_3 24 200
| device Reg_32bit_10.Reg_1bit_5.inverter_2.pmos.2 550 200
p data[5] vdd Reg_32bit_10.Reg_1bit_5.net_3 24 200
| device Reg_32bit_10.Reg_1bit_5.inverter_2.pmos.3 550 200
p data[5] vdd Reg_32bit_10.Reg_1bit_5.net_3 24 200
| device Reg_32bit_10.Reg_1bit_5.inverter_2.pmos.4 550 200
p data[5] vdd Reg_32bit_10.Reg_1bit_5.net_3 24 200
| end Reg_32bit_10.Reg_1bit_5.inverter_2
| device Reg_32bit_10.Reg_1bit_5.nmos_1 730 230
n inR1[11] Reg_32bit_10.Reg_1bit_5.net_2 out1[5] 24 100
| device Reg_32bit_10.Reg_1bit_5.nmos_2 730 360
n inR2[11] Reg_32bit_10.Reg_1bit_5.net_2 out2[5] 24 100
| end Reg_32bit_10.Reg_1bit_5
| begin Reg_32bit_10.Reg_1bit_6 510 880
| begin Reg_32bit_10.Reg_1bit_6.inverter 560 210
| device Reg_32bit_10.Reg_1bit_6.inverter.nmos 550 360
n Reg_32bit_10.Reg_1bit_6.net_2 gnd Reg_32bit_10.Reg_1bit_6.net_1 24 100
| device Reg_32bit_10.Reg_1bit_6.inverter.pmos 550 200
p Reg_32bit_10.Reg_1bit_6.net_2 vdd Reg_32bit_10.Reg_1bit_6.net_1 24 200
| end Reg_32bit_10.Reg_1bit_6.inverter
| device Reg_32bit_10.Reg_1bit_6.nmos.1 390 260
n w[11] Reg_32bit_10.Reg_1bit_6.net_3 Reg_32bit_10.Reg_1bit_6.net_1 24 100
| device Reg_32bit_10.Reg_1bit_6.nmos.2 390 260
n w[11] Reg_32bit_10.Reg_1bit_6.net_3 Reg_32bit_10.Reg_1bit_6.net_1 24 100
| device Reg_32bit_10.Reg_1bit_6.nmos.3 390 260
n w[11] Reg_32bit_10.Reg_1bit_6.net_3 Reg_32bit_10.Reg_1bit_6.net_1 24 100
| device Reg_32bit_10.Reg_1bit_6.nmos.4 390 260
n w[11] Reg_32bit_10.Reg_1bit_6.net_3 Reg_32bit_10.Reg_1bit_6.net_1 24 100
| begin Reg_32bit_10.Reg_1bit_6.inverter_1 550 380
| device Reg_32bit_10.Reg_1bit_6.inverter_1.nmos.1 550 360
n Reg_32bit_10.Reg_1bit_6.net_1 gnd Reg_32bit_10.Reg_1bit_6.net_2 24 100
| device Reg_32bit_10.Reg_1bit_6.inverter_1.nmos.2 550 360
n Reg_32bit_10.Reg_1bit_6.net_1 gnd Reg_32bit_10.Reg_1bit_6.net_2 24 100
| device Reg_32bit_10.Reg_1bit_6.inverter_1.nmos.3 550 360
n Reg_32bit_10.Reg_1bit_6.net_1 gnd Reg_32bit_10.Reg_1bit_6.net_2 24 100
| device Reg_32bit_10.Reg_1bit_6.inverter_1.nmos.4 550 360
n Reg_32bit_10.Reg_1bit_6.net_1 gnd Reg_32bit_10.Reg_1bit_6.net_2 24 100
| device Reg_32bit_10.Reg_1bit_6.inverter_1.pmos.1 550 200
p Reg_32bit_10.Reg_1bit_6.net_1 vdd Reg_32bit_10.Reg_1bit_6.net_2 24 200
| device Reg_32bit_10.Reg_1bit_6.inverter_1.pmos.2 550 200
p Reg_32bit_10.Reg_1bit_6.net_1 vdd Reg_32bit_10.Reg_1bit_6.net_2 24 200
| device Reg_32bit_10.Reg_1bit_6.inverter_1.pmos.3 550 200
p Reg_32bit_10.Reg_1bit_6.net_1 vdd Reg_32bit_10.Reg_1bit_6.net_2 24 200
| device Reg_32bit_10.Reg_1bit_6.inverter_1.pmos.4 550 200
p Reg_32bit_10.Reg_1bit_6.net_1 vdd Reg_32bit_10.Reg_1bit_6.net_2 24 200
| end Reg_32bit_10.Reg_1bit_6.inverter_1
| begin Reg_32bit_10.Reg_1bit_6.inverter_2 290 260
| device Reg_32bit_10.Reg_1bit_6.inverter_2.nmos.1 550 360
n data[6] gnd Reg_32bit_10.Reg_1bit_6.net_3 24 100
| device Reg_32bit_10.Reg_1bit_6.inverter_2.nmos.2 550 360
n data[6] gnd Reg_32bit_10.Reg_1bit_6.net_3 24 100
| device Reg_32bit_10.Reg_1bit_6.inverter_2.nmos.3 550 360
n data[6] gnd Reg_32bit_10.Reg_1bit_6.net_3 24 100
| device Reg_32bit_10.Reg_1bit_6.inverter_2.nmos.4 550 360
n data[6] gnd Reg_32bit_10.Reg_1bit_6.net_3 24 100
| device Reg_32bit_10.Reg_1bit_6.inverter_2.pmos.1 550 200
p data[6] vdd Reg_32bit_10.Reg_1bit_6.net_3 24 200
| device Reg_32bit_10.Reg_1bit_6.inverter_2.pmos.2 550 200
p data[6] vdd Reg_32bit_10.Reg_1bit_6.net_3 24 200
| device Reg_32bit_10.Reg_1bit_6.inverter_2.pmos.3 550 200
p data[6] vdd Reg_32bit_10.Reg_1bit_6.net_3 24 200
| device Reg_32bit_10.Reg_1bit_6.inverter_2.pmos.4 550 200
p data[6] vdd Reg_32bit_10.Reg_1bit_6.net_3 24 200
| end Reg_32bit_10.Reg_1bit_6.inverter_2
| device Reg_32bit_10.Reg_1bit_6.nmos_1 730 230
n inR1[11] Reg_32bit_10.Reg_1bit_6.net_2 out1[6] 24 100
| device Reg_32bit_10.Reg_1bit_6.nmos_2 730 360
n inR2[11] Reg_32bit_10.Reg_1bit_6.net_2 out2[6] 24 100
| end Reg_32bit_10.Reg_1bit_6
| begin Reg_32bit_10.Reg_1bit_7 510 1010
| begin Reg_32bit_10.Reg_1bit_7.inverter 560 210
| device Reg_32bit_10.Reg_1bit_7.inverter.nmos 550 360
n Reg_32bit_10.Reg_1bit_7.net_2 gnd Reg_32bit_10.Reg_1bit_7.net_1 24 100
| device Reg_32bit_10.Reg_1bit_7.inverter.pmos 550 200
p Reg_32bit_10.Reg_1bit_7.net_2 vdd Reg_32bit_10.Reg_1bit_7.net_1 24 200
| end Reg_32bit_10.Reg_1bit_7.inverter
| device Reg_32bit_10.Reg_1bit_7.nmos.1 390 260
n w[11] Reg_32bit_10.Reg_1bit_7.net_3 Reg_32bit_10.Reg_1bit_7.net_1 24 100
| device Reg_32bit_10.Reg_1bit_7.nmos.2 390 260
n w[11] Reg_32bit_10.Reg_1bit_7.net_3 Reg_32bit_10.Reg_1bit_7.net_1 24 100
| device Reg_32bit_10.Reg_1bit_7.nmos.3 390 260
n w[11] Reg_32bit_10.Reg_1bit_7.net_3 Reg_32bit_10.Reg_1bit_7.net_1 24 100
| device Reg_32bit_10.Reg_1bit_7.nmos.4 390 260
n w[11] Reg_32bit_10.Reg_1bit_7.net_3 Reg_32bit_10.Reg_1bit_7.net_1 24 100
| begin Reg_32bit_10.Reg_1bit_7.inverter_1 550 380
| device Reg_32bit_10.Reg_1bit_7.inverter_1.nmos.1 550 360
n Reg_32bit_10.Reg_1bit_7.net_1 gnd Reg_32bit_10.Reg_1bit_7.net_2 24 100
| device Reg_32bit_10.Reg_1bit_7.inverter_1.nmos.2 550 360
n Reg_32bit_10.Reg_1bit_7.net_1 gnd Reg_32bit_10.Reg_1bit_7.net_2 24 100
| device Reg_32bit_10.Reg_1bit_7.inverter_1.nmos.3 550 360
n Reg_32bit_10.Reg_1bit_7.net_1 gnd Reg_32bit_10.Reg_1bit_7.net_2 24 100
| device Reg_32bit_10.Reg_1bit_7.inverter_1.nmos.4 550 360
n Reg_32bit_10.Reg_1bit_7.net_1 gnd Reg_32bit_10.Reg_1bit_7.net_2 24 100
| device Reg_32bit_10.Reg_1bit_7.inverter_1.pmos.1 550 200
p Reg_32bit_10.Reg_1bit_7.net_1 vdd Reg_32bit_10.Reg_1bit_7.net_2 24 200
| device Reg_32bit_10.Reg_1bit_7.inverter_1.pmos.2 550 200
p Reg_32bit_10.Reg_1bit_7.net_1 vdd Reg_32bit_10.Reg_1bit_7.net_2 24 200
| device Reg_32bit_10.Reg_1bit_7.inverter_1.pmos.3 550 200
p Reg_32bit_10.Reg_1bit_7.net_1 vdd Reg_32bit_10.Reg_1bit_7.net_2 24 200
| device Reg_32bit_10.Reg_1bit_7.inverter_1.pmos.4 550 200
p Reg_32bit_10.Reg_1bit_7.net_1 vdd Reg_32bit_10.Reg_1bit_7.net_2 24 200
| end Reg_32bit_10.Reg_1bit_7.inverter_1
| begin Reg_32bit_10.Reg_1bit_7.inverter_2 290 260
| device Reg_32bit_10.Reg_1bit_7.inverter_2.nmos.1 550 360
n data[7] gnd Reg_32bit_10.Reg_1bit_7.net_3 24 100
| device Reg_32bit_10.Reg_1bit_7.inverter_2.nmos.2 550 360
n data[7] gnd Reg_32bit_10.Reg_1bit_7.net_3 24 100
| device Reg_32bit_10.Reg_1bit_7.inverter_2.nmos.3 550 360
n data[7] gnd Reg_32bit_10.Reg_1bit_7.net_3 24 100
| device Reg_32bit_10.Reg_1bit_7.inverter_2.nmos.4 550 360
n data[7] gnd Reg_32bit_10.Reg_1bit_7.net_3 24 100
| device Reg_32bit_10.Reg_1bit_7.inverter_2.pmos.1 550 200
p data[7] vdd Reg_32bit_10.Reg_1bit_7.net_3 24 200
| device Reg_32bit_10.Reg_1bit_7.inverter_2.pmos.2 550 200
p data[7] vdd Reg_32bit_10.Reg_1bit_7.net_3 24 200
| device Reg_32bit_10.Reg_1bit_7.inverter_2.pmos.3 550 200
p data[7] vdd Reg_32bit_10.Reg_1bit_7.net_3 24 200
| device Reg_32bit_10.Reg_1bit_7.inverter_2.pmos.4 550 200
p data[7] vdd Reg_32bit_10.Reg_1bit_7.net_3 24 200
| end Reg_32bit_10.Reg_1bit_7.inverter_2
| device Reg_32bit_10.Reg_1bit_7.nmos_1 730 230
n inR1[11] Reg_32bit_10.Reg_1bit_7.net_2 out1[7] 24 100
| device Reg_32bit_10.Reg_1bit_7.nmos_2 730 360
n inR2[11] Reg_32bit_10.Reg_1bit_7.net_2 out2[7] 24 100
| end Reg_32bit_10.Reg_1bit_7
| begin Reg_32bit_10.Reg_1bit_8 510 1150
| begin Reg_32bit_10.Reg_1bit_8.inverter 560 210
| device Reg_32bit_10.Reg_1bit_8.inverter.nmos 550 360
n Reg_32bit_10.Reg_1bit_8.net_2 gnd Reg_32bit_10.Reg_1bit_8.net_1 24 100
| device Reg_32bit_10.Reg_1bit_8.inverter.pmos 550 200
p Reg_32bit_10.Reg_1bit_8.net_2 vdd Reg_32bit_10.Reg_1bit_8.net_1 24 200
| end Reg_32bit_10.Reg_1bit_8.inverter
| device Reg_32bit_10.Reg_1bit_8.nmos.1 390 260
n w[11] Reg_32bit_10.Reg_1bit_8.net_3 Reg_32bit_10.Reg_1bit_8.net_1 24 100
| device Reg_32bit_10.Reg_1bit_8.nmos.2 390 260
n w[11] Reg_32bit_10.Reg_1bit_8.net_3 Reg_32bit_10.Reg_1bit_8.net_1 24 100
| device Reg_32bit_10.Reg_1bit_8.nmos.3 390 260
n w[11] Reg_32bit_10.Reg_1bit_8.net_3 Reg_32bit_10.Reg_1bit_8.net_1 24 100
| device Reg_32bit_10.Reg_1bit_8.nmos.4 390 260
n w[11] Reg_32bit_10.Reg_1bit_8.net_3 Reg_32bit_10.Reg_1bit_8.net_1 24 100
| begin Reg_32bit_10.Reg_1bit_8.inverter_1 550 380
| device Reg_32bit_10.Reg_1bit_8.inverter_1.nmos.1 550 360
n Reg_32bit_10.Reg_1bit_8.net_1 gnd Reg_32bit_10.Reg_1bit_8.net_2 24 100
| device Reg_32bit_10.Reg_1bit_8.inverter_1.nmos.2 550 360
n Reg_32bit_10.Reg_1bit_8.net_1 gnd Reg_32bit_10.Reg_1bit_8.net_2 24 100
| device Reg_32bit_10.Reg_1bit_8.inverter_1.nmos.3 550 360
n Reg_32bit_10.Reg_1bit_8.net_1 gnd Reg_32bit_10.Reg_1bit_8.net_2 24 100
| device Reg_32bit_10.Reg_1bit_8.inverter_1.nmos.4 550 360
n Reg_32bit_10.Reg_1bit_8.net_1 gnd Reg_32bit_10.Reg_1bit_8.net_2 24 100
| device Reg_32bit_10.Reg_1bit_8.inverter_1.pmos.1 550 200
p Reg_32bit_10.Reg_1bit_8.net_1 vdd Reg_32bit_10.Reg_1bit_8.net_2 24 200
| device Reg_32bit_10.Reg_1bit_8.inverter_1.pmos.2 550 200
p Reg_32bit_10.Reg_1bit_8.net_1 vdd Reg_32bit_10.Reg_1bit_8.net_2 24 200
| device Reg_32bit_10.Reg_1bit_8.inverter_1.pmos.3 550 200
p Reg_32bit_10.Reg_1bit_8.net_1 vdd Reg_32bit_10.Reg_1bit_8.net_2 24 200
| device Reg_32bit_10.Reg_1bit_8.inverter_1.pmos.4 550 200
p Reg_32bit_10.Reg_1bit_8.net_1 vdd Reg_32bit_10.Reg_1bit_8.net_2 24 200
| end Reg_32bit_10.Reg_1bit_8.inverter_1
| begin Reg_32bit_10.Reg_1bit_8.inverter_2 290 260
| device Reg_32bit_10.Reg_1bit_8.inverter_2.nmos.1 550 360
n data[8] gnd Reg_32bit_10.Reg_1bit_8.net_3 24 100
| device Reg_32bit_10.Reg_1bit_8.inverter_2.nmos.2 550 360
n data[8] gnd Reg_32bit_10.Reg_1bit_8.net_3 24 100
| device Reg_32bit_10.Reg_1bit_8.inverter_2.nmos.3 550 360
n data[8] gnd Reg_32bit_10.Reg_1bit_8.net_3 24 100
| device Reg_32bit_10.Reg_1bit_8.inverter_2.nmos.4 550 360
n data[8] gnd Reg_32bit_10.Reg_1bit_8.net_3 24 100
| device Reg_32bit_10.Reg_1bit_8.inverter_2.pmos.1 550 200
p data[8] vdd Reg_32bit_10.Reg_1bit_8.net_3 24 200
| device Reg_32bit_10.Reg_1bit_8.inverter_2.pmos.2 550 200
p data[8] vdd Reg_32bit_10.Reg_1bit_8.net_3 24 200
| device Reg_32bit_10.Reg_1bit_8.inverter_2.pmos.3 550 200
p data[8] vdd Reg_32bit_10.Reg_1bit_8.net_3 24 200
| device Reg_32bit_10.Reg_1bit_8.inverter_2.pmos.4 550 200
p data[8] vdd Reg_32bit_10.Reg_1bit_8.net_3 24 200
| end Reg_32bit_10.Reg_1bit_8.inverter_2
| device Reg_32bit_10.Reg_1bit_8.nmos_1 730 230
n inR1[11] Reg_32bit_10.Reg_1bit_8.net_2 out1[8] 24 100
| device Reg_32bit_10.Reg_1bit_8.nmos_2 730 360
n inR2[11] Reg_32bit_10.Reg_1bit_8.net_2 out2[8] 24 100
| end Reg_32bit_10.Reg_1bit_8
| begin Reg_32bit_10.Reg_1bit_9 510 1280
| begin Reg_32bit_10.Reg_1bit_9.inverter 560 210
| device Reg_32bit_10.Reg_1bit_9.inverter.nmos 550 360
n Reg_32bit_10.Reg_1bit_9.net_2 gnd Reg_32bit_10.Reg_1bit_9.net_1 24 100
| device Reg_32bit_10.Reg_1bit_9.inverter.pmos 550 200
p Reg_32bit_10.Reg_1bit_9.net_2 vdd Reg_32bit_10.Reg_1bit_9.net_1 24 200
| end Reg_32bit_10.Reg_1bit_9.inverter
| device Reg_32bit_10.Reg_1bit_9.nmos.1 390 260
n w[11] Reg_32bit_10.Reg_1bit_9.net_3 Reg_32bit_10.Reg_1bit_9.net_1 24 100
| device Reg_32bit_10.Reg_1bit_9.nmos.2 390 260
n w[11] Reg_32bit_10.Reg_1bit_9.net_3 Reg_32bit_10.Reg_1bit_9.net_1 24 100
| device Reg_32bit_10.Reg_1bit_9.nmos.3 390 260
n w[11] Reg_32bit_10.Reg_1bit_9.net_3 Reg_32bit_10.Reg_1bit_9.net_1 24 100
| device Reg_32bit_10.Reg_1bit_9.nmos.4 390 260
n w[11] Reg_32bit_10.Reg_1bit_9.net_3 Reg_32bit_10.Reg_1bit_9.net_1 24 100
| begin Reg_32bit_10.Reg_1bit_9.inverter_1 550 380
| device Reg_32bit_10.Reg_1bit_9.inverter_1.nmos.1 550 360
n Reg_32bit_10.Reg_1bit_9.net_1 gnd Reg_32bit_10.Reg_1bit_9.net_2 24 100
| device Reg_32bit_10.Reg_1bit_9.inverter_1.nmos.2 550 360
n Reg_32bit_10.Reg_1bit_9.net_1 gnd Reg_32bit_10.Reg_1bit_9.net_2 24 100
| device Reg_32bit_10.Reg_1bit_9.inverter_1.nmos.3 550 360
n Reg_32bit_10.Reg_1bit_9.net_1 gnd Reg_32bit_10.Reg_1bit_9.net_2 24 100
| device Reg_32bit_10.Reg_1bit_9.inverter_1.nmos.4 550 360
n Reg_32bit_10.Reg_1bit_9.net_1 gnd Reg_32bit_10.Reg_1bit_9.net_2 24 100
| device Reg_32bit_10.Reg_1bit_9.inverter_1.pmos.1 550 200
p Reg_32bit_10.Reg_1bit_9.net_1 vdd Reg_32bit_10.Reg_1bit_9.net_2 24 200
| device Reg_32bit_10.Reg_1bit_9.inverter_1.pmos.2 550 200
p Reg_32bit_10.Reg_1bit_9.net_1 vdd Reg_32bit_10.Reg_1bit_9.net_2 24 200
| device Reg_32bit_10.Reg_1bit_9.inverter_1.pmos.3 550 200
p Reg_32bit_10.Reg_1bit_9.net_1 vdd Reg_32bit_10.Reg_1bit_9.net_2 24 200
| device Reg_32bit_10.Reg_1bit_9.inverter_1.pmos.4 550 200
p Reg_32bit_10.Reg_1bit_9.net_1 vdd Reg_32bit_10.Reg_1bit_9.net_2 24 200
| end Reg_32bit_10.Reg_1bit_9.inverter_1
| begin Reg_32bit_10.Reg_1bit_9.inverter_2 290 260
| device Reg_32bit_10.Reg_1bit_9.inverter_2.nmos.1 550 360
n data[9] gnd Reg_32bit_10.Reg_1bit_9.net_3 24 100
| device Reg_32bit_10.Reg_1bit_9.inverter_2.nmos.2 550 360
n data[9] gnd Reg_32bit_10.Reg_1bit_9.net_3 24 100
| device Reg_32bit_10.Reg_1bit_9.inverter_2.nmos.3 550 360
n data[9] gnd Reg_32bit_10.Reg_1bit_9.net_3 24 100
| device Reg_32bit_10.Reg_1bit_9.inverter_2.nmos.4 550 360
n data[9] gnd Reg_32bit_10.Reg_1bit_9.net_3 24 100
| device Reg_32bit_10.Reg_1bit_9.inverter_2.pmos.1 550 200
p data[9] vdd Reg_32bit_10.Reg_1bit_9.net_3 24 200
| device Reg_32bit_10.Reg_1bit_9.inverter_2.pmos.2 550 200
p data[9] vdd Reg_32bit_10.Reg_1bit_9.net_3 24 200
| device Reg_32bit_10.Reg_1bit_9.inverter_2.pmos.3 550 200
p data[9] vdd Reg_32bit_10.Reg_1bit_9.net_3 24 200
| device Reg_32bit_10.Reg_1bit_9.inverter_2.pmos.4 550 200
p data[9] vdd Reg_32bit_10.Reg_1bit_9.net_3 24 200
| end Reg_32bit_10.Reg_1bit_9.inverter_2
| device Reg_32bit_10.Reg_1bit_9.nmos_1 730 230
n inR1[11] Reg_32bit_10.Reg_1bit_9.net_2 out1[9] 24 100
| device Reg_32bit_10.Reg_1bit_9.nmos_2 730 360
n inR2[11] Reg_32bit_10.Reg_1bit_9.net_2 out2[9] 24 100
| end Reg_32bit_10.Reg_1bit_9
| begin Reg_32bit_10.Reg_1bit_10 510 1410
| begin Reg_32bit_10.Reg_1bit_10.inverter 560 210
| device Reg_32bit_10.Reg_1bit_10.inverter.nmos 550 360
n Reg_32bit_10.Reg_1bit_10.net_2 gnd Reg_32bit_10.Reg_1bit_10.net_1 24 100
| device Reg_32bit_10.Reg_1bit_10.inverter.pmos 550 200
p Reg_32bit_10.Reg_1bit_10.net_2 vdd Reg_32bit_10.Reg_1bit_10.net_1 24 200
| end Reg_32bit_10.Reg_1bit_10.inverter
| device Reg_32bit_10.Reg_1bit_10.nmos.1 390 260
n w[11] Reg_32bit_10.Reg_1bit_10.net_3 Reg_32bit_10.Reg_1bit_10.net_1 24 100
| device Reg_32bit_10.Reg_1bit_10.nmos.2 390 260
n w[11] Reg_32bit_10.Reg_1bit_10.net_3 Reg_32bit_10.Reg_1bit_10.net_1 24 100
| device Reg_32bit_10.Reg_1bit_10.nmos.3 390 260
n w[11] Reg_32bit_10.Reg_1bit_10.net_3 Reg_32bit_10.Reg_1bit_10.net_1 24 100
| device Reg_32bit_10.Reg_1bit_10.nmos.4 390 260
n w[11] Reg_32bit_10.Reg_1bit_10.net_3 Reg_32bit_10.Reg_1bit_10.net_1 24 100
| begin Reg_32bit_10.Reg_1bit_10.inverter_1 550 380
| device Reg_32bit_10.Reg_1bit_10.inverter_1.nmos.1 550 360
n Reg_32bit_10.Reg_1bit_10.net_1 gnd Reg_32bit_10.Reg_1bit_10.net_2 24 100
| device Reg_32bit_10.Reg_1bit_10.inverter_1.nmos.2 550 360
n Reg_32bit_10.Reg_1bit_10.net_1 gnd Reg_32bit_10.Reg_1bit_10.net_2 24 100
| device Reg_32bit_10.Reg_1bit_10.inverter_1.nmos.3 550 360
n Reg_32bit_10.Reg_1bit_10.net_1 gnd Reg_32bit_10.Reg_1bit_10.net_2 24 100
| device Reg_32bit_10.Reg_1bit_10.inverter_1.nmos.4 550 360
n Reg_32bit_10.Reg_1bit_10.net_1 gnd Reg_32bit_10.Reg_1bit_10.net_2 24 100
| device Reg_32bit_10.Reg_1bit_10.inverter_1.pmos.1 550 200
p Reg_32bit_10.Reg_1bit_10.net_1 vdd Reg_32bit_10.Reg_1bit_10.net_2 24 200
| device Reg_32bit_10.Reg_1bit_10.inverter_1.pmos.2 550 200
p Reg_32bit_10.Reg_1bit_10.net_1 vdd Reg_32bit_10.Reg_1bit_10.net_2 24 200
| device Reg_32bit_10.Reg_1bit_10.inverter_1.pmos.3 550 200
p Reg_32bit_10.Reg_1bit_10.net_1 vdd Reg_32bit_10.Reg_1bit_10.net_2 24 200
| device Reg_32bit_10.Reg_1bit_10.inverter_1.pmos.4 550 200
p Reg_32bit_10.Reg_1bit_10.net_1 vdd Reg_32bit_10.Reg_1bit_10.net_2 24 200
| end Reg_32bit_10.Reg_1bit_10.inverter_1
| begin Reg_32bit_10.Reg_1bit_10.inverter_2 290 260
| device Reg_32bit_10.Reg_1bit_10.inverter_2.nmos.1 550 360
n data[10] gnd Reg_32bit_10.Reg_1bit_10.net_3 24 100
| device Reg_32bit_10.Reg_1bit_10.inverter_2.nmos.2 550 360
n data[10] gnd Reg_32bit_10.Reg_1bit_10.net_3 24 100
| device Reg_32bit_10.Reg_1bit_10.inverter_2.nmos.3 550 360
n data[10] gnd Reg_32bit_10.Reg_1bit_10.net_3 24 100
| device Reg_32bit_10.Reg_1bit_10.inverter_2.nmos.4 550 360
n data[10] gnd Reg_32bit_10.Reg_1bit_10.net_3 24 100
| device Reg_32bit_10.Reg_1bit_10.inverter_2.pmos.1 550 200
p data[10] vdd Reg_32bit_10.Reg_1bit_10.net_3 24 200
| device Reg_32bit_10.Reg_1bit_10.inverter_2.pmos.2 550 200
p data[10] vdd Reg_32bit_10.Reg_1bit_10.net_3 24 200
| device Reg_32bit_10.Reg_1bit_10.inverter_2.pmos.3 550 200
p data[10] vdd Reg_32bit_10.Reg_1bit_10.net_3 24 200
| device Reg_32bit_10.Reg_1bit_10.inverter_2.pmos.4 550 200
p data[10] vdd Reg_32bit_10.Reg_1bit_10.net_3 24 200
| end Reg_32bit_10.Reg_1bit_10.inverter_2
| device Reg_32bit_10.Reg_1bit_10.nmos_1 730 230
n inR1[11] Reg_32bit_10.Reg_1bit_10.net_2 out1[10] 24 100
| device Reg_32bit_10.Reg_1bit_10.nmos_2 730 360
n inR2[11] Reg_32bit_10.Reg_1bit_10.net_2 out2[10] 24 100
| end Reg_32bit_10.Reg_1bit_10
| begin Reg_32bit_10.Reg_1bit_11 510 1540
| begin Reg_32bit_10.Reg_1bit_11.inverter 560 210
| device Reg_32bit_10.Reg_1bit_11.inverter.nmos 550 360
n Reg_32bit_10.Reg_1bit_11.net_2 gnd Reg_32bit_10.Reg_1bit_11.net_1 24 100
| device Reg_32bit_10.Reg_1bit_11.inverter.pmos 550 200
p Reg_32bit_10.Reg_1bit_11.net_2 vdd Reg_32bit_10.Reg_1bit_11.net_1 24 200
| end Reg_32bit_10.Reg_1bit_11.inverter
| device Reg_32bit_10.Reg_1bit_11.nmos.1 390 260
n w[11] Reg_32bit_10.Reg_1bit_11.net_3 Reg_32bit_10.Reg_1bit_11.net_1 24 100
| device Reg_32bit_10.Reg_1bit_11.nmos.2 390 260
n w[11] Reg_32bit_10.Reg_1bit_11.net_3 Reg_32bit_10.Reg_1bit_11.net_1 24 100
| device Reg_32bit_10.Reg_1bit_11.nmos.3 390 260
n w[11] Reg_32bit_10.Reg_1bit_11.net_3 Reg_32bit_10.Reg_1bit_11.net_1 24 100
| device Reg_32bit_10.Reg_1bit_11.nmos.4 390 260
n w[11] Reg_32bit_10.Reg_1bit_11.net_3 Reg_32bit_10.Reg_1bit_11.net_1 24 100
| begin Reg_32bit_10.Reg_1bit_11.inverter_1 550 380
| device Reg_32bit_10.Reg_1bit_11.inverter_1.nmos.1 550 360
n Reg_32bit_10.Reg_1bit_11.net_1 gnd Reg_32bit_10.Reg_1bit_11.net_2 24 100
| device Reg_32bit_10.Reg_1bit_11.inverter_1.nmos.2 550 360
n Reg_32bit_10.Reg_1bit_11.net_1 gnd Reg_32bit_10.Reg_1bit_11.net_2 24 100
| device Reg_32bit_10.Reg_1bit_11.inverter_1.nmos.3 550 360
n Reg_32bit_10.Reg_1bit_11.net_1 gnd Reg_32bit_10.Reg_1bit_11.net_2 24 100
| device Reg_32bit_10.Reg_1bit_11.inverter_1.nmos.4 550 360
n Reg_32bit_10.Reg_1bit_11.net_1 gnd Reg_32bit_10.Reg_1bit_11.net_2 24 100
| device Reg_32bit_10.Reg_1bit_11.inverter_1.pmos.1 550 200
p Reg_32bit_10.Reg_1bit_11.net_1 vdd Reg_32bit_10.Reg_1bit_11.net_2 24 200
| device Reg_32bit_10.Reg_1bit_11.inverter_1.pmos.2 550 200
p Reg_32bit_10.Reg_1bit_11.net_1 vdd Reg_32bit_10.Reg_1bit_11.net_2 24 200
| device Reg_32bit_10.Reg_1bit_11.inverter_1.pmos.3 550 200
p Reg_32bit_10.Reg_1bit_11.net_1 vdd Reg_32bit_10.Reg_1bit_11.net_2 24 200
| device Reg_32bit_10.Reg_1bit_11.inverter_1.pmos.4 550 200
p Reg_32bit_10.Reg_1bit_11.net_1 vdd Reg_32bit_10.Reg_1bit_11.net_2 24 200
| end Reg_32bit_10.Reg_1bit_11.inverter_1
| begin Reg_32bit_10.Reg_1bit_11.inverter_2 290 260
| device Reg_32bit_10.Reg_1bit_11.inverter_2.nmos.1 550 360
n data[11] gnd Reg_32bit_10.Reg_1bit_11.net_3 24 100
| device Reg_32bit_10.Reg_1bit_11.inverter_2.nmos.2 550 360
n data[11] gnd Reg_32bit_10.Reg_1bit_11.net_3 24 100
| device Reg_32bit_10.Reg_1bit_11.inverter_2.nmos.3 550 360
n data[11] gnd Reg_32bit_10.Reg_1bit_11.net_3 24 100
| device Reg_32bit_10.Reg_1bit_11.inverter_2.nmos.4 550 360
n data[11] gnd Reg_32bit_10.Reg_1bit_11.net_3 24 100
| device Reg_32bit_10.Reg_1bit_11.inverter_2.pmos.1 550 200
p data[11] vdd Reg_32bit_10.Reg_1bit_11.net_3 24 200
| device Reg_32bit_10.Reg_1bit_11.inverter_2.pmos.2 550 200
p data[11] vdd Reg_32bit_10.Reg_1bit_11.net_3 24 200
| device Reg_32bit_10.Reg_1bit_11.inverter_2.pmos.3 550 200
p data[11] vdd Reg_32bit_10.Reg_1bit_11.net_3 24 200
| device Reg_32bit_10.Reg_1bit_11.inverter_2.pmos.4 550 200
p data[11] vdd Reg_32bit_10.Reg_1bit_11.net_3 24 200
| end Reg_32bit_10.Reg_1bit_11.inverter_2
| device Reg_32bit_10.Reg_1bit_11.nmos_1 730 230
n inR1[11] Reg_32bit_10.Reg_1bit_11.net_2 out1[11] 24 100
| device Reg_32bit_10.Reg_1bit_11.nmos_2 730 360
n inR2[11] Reg_32bit_10.Reg_1bit_11.net_2 out2[11] 24 100
| end Reg_32bit_10.Reg_1bit_11
| begin Reg_32bit_10.Reg_1bit_12 510 1670
| begin Reg_32bit_10.Reg_1bit_12.inverter 560 210
| device Reg_32bit_10.Reg_1bit_12.inverter.nmos 550 360
n Reg_32bit_10.Reg_1bit_12.net_2 gnd Reg_32bit_10.Reg_1bit_12.net_1 24 100
| device Reg_32bit_10.Reg_1bit_12.inverter.pmos 550 200
p Reg_32bit_10.Reg_1bit_12.net_2 vdd Reg_32bit_10.Reg_1bit_12.net_1 24 200
| end Reg_32bit_10.Reg_1bit_12.inverter
| device Reg_32bit_10.Reg_1bit_12.nmos.1 390 260
n w[11] Reg_32bit_10.Reg_1bit_12.net_3 Reg_32bit_10.Reg_1bit_12.net_1 24 100
| device Reg_32bit_10.Reg_1bit_12.nmos.2 390 260
n w[11] Reg_32bit_10.Reg_1bit_12.net_3 Reg_32bit_10.Reg_1bit_12.net_1 24 100
| device Reg_32bit_10.Reg_1bit_12.nmos.3 390 260
n w[11] Reg_32bit_10.Reg_1bit_12.net_3 Reg_32bit_10.Reg_1bit_12.net_1 24 100
| device Reg_32bit_10.Reg_1bit_12.nmos.4 390 260
n w[11] Reg_32bit_10.Reg_1bit_12.net_3 Reg_32bit_10.Reg_1bit_12.net_1 24 100
| begin Reg_32bit_10.Reg_1bit_12.inverter_1 550 380
| device Reg_32bit_10.Reg_1bit_12.inverter_1.nmos.1 550 360
n Reg_32bit_10.Reg_1bit_12.net_1 gnd Reg_32bit_10.Reg_1bit_12.net_2 24 100
| device Reg_32bit_10.Reg_1bit_12.inverter_1.nmos.2 550 360
n Reg_32bit_10.Reg_1bit_12.net_1 gnd Reg_32bit_10.Reg_1bit_12.net_2 24 100
| device Reg_32bit_10.Reg_1bit_12.inverter_1.nmos.3 550 360
n Reg_32bit_10.Reg_1bit_12.net_1 gnd Reg_32bit_10.Reg_1bit_12.net_2 24 100
| device Reg_32bit_10.Reg_1bit_12.inverter_1.nmos.4 550 360
n Reg_32bit_10.Reg_1bit_12.net_1 gnd Reg_32bit_10.Reg_1bit_12.net_2 24 100
| device Reg_32bit_10.Reg_1bit_12.inverter_1.pmos.1 550 200
p Reg_32bit_10.Reg_1bit_12.net_1 vdd Reg_32bit_10.Reg_1bit_12.net_2 24 200
| device Reg_32bit_10.Reg_1bit_12.inverter_1.pmos.2 550 200
p Reg_32bit_10.Reg_1bit_12.net_1 vdd Reg_32bit_10.Reg_1bit_12.net_2 24 200
| device Reg_32bit_10.Reg_1bit_12.inverter_1.pmos.3 550 200
p Reg_32bit_10.Reg_1bit_12.net_1 vdd Reg_32bit_10.Reg_1bit_12.net_2 24 200
| device Reg_32bit_10.Reg_1bit_12.inverter_1.pmos.4 550 200
p Reg_32bit_10.Reg_1bit_12.net_1 vdd Reg_32bit_10.Reg_1bit_12.net_2 24 200
| end Reg_32bit_10.Reg_1bit_12.inverter_1
| begin Reg_32bit_10.Reg_1bit_12.inverter_2 290 260
| device Reg_32bit_10.Reg_1bit_12.inverter_2.nmos.1 550 360
n data[12] gnd Reg_32bit_10.Reg_1bit_12.net_3 24 100
| device Reg_32bit_10.Reg_1bit_12.inverter_2.nmos.2 550 360
n data[12] gnd Reg_32bit_10.Reg_1bit_12.net_3 24 100
| device Reg_32bit_10.Reg_1bit_12.inverter_2.nmos.3 550 360
n data[12] gnd Reg_32bit_10.Reg_1bit_12.net_3 24 100
| device Reg_32bit_10.Reg_1bit_12.inverter_2.nmos.4 550 360
n data[12] gnd Reg_32bit_10.Reg_1bit_12.net_3 24 100
| device Reg_32bit_10.Reg_1bit_12.inverter_2.pmos.1 550 200
p data[12] vdd Reg_32bit_10.Reg_1bit_12.net_3 24 200
| device Reg_32bit_10.Reg_1bit_12.inverter_2.pmos.2 550 200
p data[12] vdd Reg_32bit_10.Reg_1bit_12.net_3 24 200
| device Reg_32bit_10.Reg_1bit_12.inverter_2.pmos.3 550 200
p data[12] vdd Reg_32bit_10.Reg_1bit_12.net_3 24 200
| device Reg_32bit_10.Reg_1bit_12.inverter_2.pmos.4 550 200
p data[12] vdd Reg_32bit_10.Reg_1bit_12.net_3 24 200
| end Reg_32bit_10.Reg_1bit_12.inverter_2
| device Reg_32bit_10.Reg_1bit_12.nmos_1 730 230
n inR1[11] Reg_32bit_10.Reg_1bit_12.net_2 out1[12] 24 100
| device Reg_32bit_10.Reg_1bit_12.nmos_2 730 360
n inR2[11] Reg_32bit_10.Reg_1bit_12.net_2 out2[12] 24 100
| end Reg_32bit_10.Reg_1bit_12
| begin Reg_32bit_10.Reg_1bit_13 510 1800
| begin Reg_32bit_10.Reg_1bit_13.inverter 560 210
| device Reg_32bit_10.Reg_1bit_13.inverter.nmos 550 360
n Reg_32bit_10.Reg_1bit_13.net_2 gnd Reg_32bit_10.Reg_1bit_13.net_1 24 100
| device Reg_32bit_10.Reg_1bit_13.inverter.pmos 550 200
p Reg_32bit_10.Reg_1bit_13.net_2 vdd Reg_32bit_10.Reg_1bit_13.net_1 24 200
| end Reg_32bit_10.Reg_1bit_13.inverter
| device Reg_32bit_10.Reg_1bit_13.nmos.1 390 260
n w[11] Reg_32bit_10.Reg_1bit_13.net_3 Reg_32bit_10.Reg_1bit_13.net_1 24 100
| device Reg_32bit_10.Reg_1bit_13.nmos.2 390 260
n w[11] Reg_32bit_10.Reg_1bit_13.net_3 Reg_32bit_10.Reg_1bit_13.net_1 24 100
| device Reg_32bit_10.Reg_1bit_13.nmos.3 390 260
n w[11] Reg_32bit_10.Reg_1bit_13.net_3 Reg_32bit_10.Reg_1bit_13.net_1 24 100
| device Reg_32bit_10.Reg_1bit_13.nmos.4 390 260
n w[11] Reg_32bit_10.Reg_1bit_13.net_3 Reg_32bit_10.Reg_1bit_13.net_1 24 100
| begin Reg_32bit_10.Reg_1bit_13.inverter_1 550 380
| device Reg_32bit_10.Reg_1bit_13.inverter_1.nmos.1 550 360
n Reg_32bit_10.Reg_1bit_13.net_1 gnd Reg_32bit_10.Reg_1bit_13.net_2 24 100
| device Reg_32bit_10.Reg_1bit_13.inverter_1.nmos.2 550 360
n Reg_32bit_10.Reg_1bit_13.net_1 gnd Reg_32bit_10.Reg_1bit_13.net_2 24 100
| device Reg_32bit_10.Reg_1bit_13.inverter_1.nmos.3 550 360
n Reg_32bit_10.Reg_1bit_13.net_1 gnd Reg_32bit_10.Reg_1bit_13.net_2 24 100
| device Reg_32bit_10.Reg_1bit_13.inverter_1.nmos.4 550 360
n Reg_32bit_10.Reg_1bit_13.net_1 gnd Reg_32bit_10.Reg_1bit_13.net_2 24 100
| device Reg_32bit_10.Reg_1bit_13.inverter_1.pmos.1 550 200
p Reg_32bit_10.Reg_1bit_13.net_1 vdd Reg_32bit_10.Reg_1bit_13.net_2 24 200
| device Reg_32bit_10.Reg_1bit_13.inverter_1.pmos.2 550 200
p Reg_32bit_10.Reg_1bit_13.net_1 vdd Reg_32bit_10.Reg_1bit_13.net_2 24 200
| device Reg_32bit_10.Reg_1bit_13.inverter_1.pmos.3 550 200
p Reg_32bit_10.Reg_1bit_13.net_1 vdd Reg_32bit_10.Reg_1bit_13.net_2 24 200
| device Reg_32bit_10.Reg_1bit_13.inverter_1.pmos.4 550 200
p Reg_32bit_10.Reg_1bit_13.net_1 vdd Reg_32bit_10.Reg_1bit_13.net_2 24 200
| end Reg_32bit_10.Reg_1bit_13.inverter_1
| begin Reg_32bit_10.Reg_1bit_13.inverter_2 290 260
| device Reg_32bit_10.Reg_1bit_13.inverter_2.nmos.1 550 360
n data[13] gnd Reg_32bit_10.Reg_1bit_13.net_3 24 100
| device Reg_32bit_10.Reg_1bit_13.inverter_2.nmos.2 550 360
n data[13] gnd Reg_32bit_10.Reg_1bit_13.net_3 24 100
| device Reg_32bit_10.Reg_1bit_13.inverter_2.nmos.3 550 360
n data[13] gnd Reg_32bit_10.Reg_1bit_13.net_3 24 100
| device Reg_32bit_10.Reg_1bit_13.inverter_2.nmos.4 550 360
n data[13] gnd Reg_32bit_10.Reg_1bit_13.net_3 24 100
| device Reg_32bit_10.Reg_1bit_13.inverter_2.pmos.1 550 200
p data[13] vdd Reg_32bit_10.Reg_1bit_13.net_3 24 200
| device Reg_32bit_10.Reg_1bit_13.inverter_2.pmos.2 550 200
p data[13] vdd Reg_32bit_10.Reg_1bit_13.net_3 24 200
| device Reg_32bit_10.Reg_1bit_13.inverter_2.pmos.3 550 200
p data[13] vdd Reg_32bit_10.Reg_1bit_13.net_3 24 200
| device Reg_32bit_10.Reg_1bit_13.inverter_2.pmos.4 550 200
p data[13] vdd Reg_32bit_10.Reg_1bit_13.net_3 24 200
| end Reg_32bit_10.Reg_1bit_13.inverter_2
| device Reg_32bit_10.Reg_1bit_13.nmos_1 730 230
n inR1[11] Reg_32bit_10.Reg_1bit_13.net_2 out1[13] 24 100
| device Reg_32bit_10.Reg_1bit_13.nmos_2 730 360
n inR2[11] Reg_32bit_10.Reg_1bit_13.net_2 out2[13] 24 100
| end Reg_32bit_10.Reg_1bit_13
| begin Reg_32bit_10.Reg_1bit_14 510 1930
| begin Reg_32bit_10.Reg_1bit_14.inverter 560 210
| device Reg_32bit_10.Reg_1bit_14.inverter.nmos 550 360
n Reg_32bit_10.Reg_1bit_14.net_2 gnd Reg_32bit_10.Reg_1bit_14.net_1 24 100
| device Reg_32bit_10.Reg_1bit_14.inverter.pmos 550 200
p Reg_32bit_10.Reg_1bit_14.net_2 vdd Reg_32bit_10.Reg_1bit_14.net_1 24 200
| end Reg_32bit_10.Reg_1bit_14.inverter
| device Reg_32bit_10.Reg_1bit_14.nmos.1 390 260
n w[11] Reg_32bit_10.Reg_1bit_14.net_3 Reg_32bit_10.Reg_1bit_14.net_1 24 100
| device Reg_32bit_10.Reg_1bit_14.nmos.2 390 260
n w[11] Reg_32bit_10.Reg_1bit_14.net_3 Reg_32bit_10.Reg_1bit_14.net_1 24 100
| device Reg_32bit_10.Reg_1bit_14.nmos.3 390 260
n w[11] Reg_32bit_10.Reg_1bit_14.net_3 Reg_32bit_10.Reg_1bit_14.net_1 24 100
| device Reg_32bit_10.Reg_1bit_14.nmos.4 390 260
n w[11] Reg_32bit_10.Reg_1bit_14.net_3 Reg_32bit_10.Reg_1bit_14.net_1 24 100
| begin Reg_32bit_10.Reg_1bit_14.inverter_1 550 380
| device Reg_32bit_10.Reg_1bit_14.inverter_1.nmos.1 550 360
n Reg_32bit_10.Reg_1bit_14.net_1 gnd Reg_32bit_10.Reg_1bit_14.net_2 24 100
| device Reg_32bit_10.Reg_1bit_14.inverter_1.nmos.2 550 360
n Reg_32bit_10.Reg_1bit_14.net_1 gnd Reg_32bit_10.Reg_1bit_14.net_2 24 100
| device Reg_32bit_10.Reg_1bit_14.inverter_1.nmos.3 550 360
n Reg_32bit_10.Reg_1bit_14.net_1 gnd Reg_32bit_10.Reg_1bit_14.net_2 24 100
| device Reg_32bit_10.Reg_1bit_14.inverter_1.nmos.4 550 360
n Reg_32bit_10.Reg_1bit_14.net_1 gnd Reg_32bit_10.Reg_1bit_14.net_2 24 100
| device Reg_32bit_10.Reg_1bit_14.inverter_1.pmos.1 550 200
p Reg_32bit_10.Reg_1bit_14.net_1 vdd Reg_32bit_10.Reg_1bit_14.net_2 24 200
| device Reg_32bit_10.Reg_1bit_14.inverter_1.pmos.2 550 200
p Reg_32bit_10.Reg_1bit_14.net_1 vdd Reg_32bit_10.Reg_1bit_14.net_2 24 200
| device Reg_32bit_10.Reg_1bit_14.inverter_1.pmos.3 550 200
p Reg_32bit_10.Reg_1bit_14.net_1 vdd Reg_32bit_10.Reg_1bit_14.net_2 24 200
| device Reg_32bit_10.Reg_1bit_14.inverter_1.pmos.4 550 200
p Reg_32bit_10.Reg_1bit_14.net_1 vdd Reg_32bit_10.Reg_1bit_14.net_2 24 200
| end Reg_32bit_10.Reg_1bit_14.inverter_1
| begin Reg_32bit_10.Reg_1bit_14.inverter_2 290 260
| device Reg_32bit_10.Reg_1bit_14.inverter_2.nmos.1 550 360
n data[14] gnd Reg_32bit_10.Reg_1bit_14.net_3 24 100
| device Reg_32bit_10.Reg_1bit_14.inverter_2.nmos.2 550 360
n data[14] gnd Reg_32bit_10.Reg_1bit_14.net_3 24 100
| device Reg_32bit_10.Reg_1bit_14.inverter_2.nmos.3 550 360
n data[14] gnd Reg_32bit_10.Reg_1bit_14.net_3 24 100
| device Reg_32bit_10.Reg_1bit_14.inverter_2.nmos.4 550 360
n data[14] gnd Reg_32bit_10.Reg_1bit_14.net_3 24 100
| device Reg_32bit_10.Reg_1bit_14.inverter_2.pmos.1 550 200
p data[14] vdd Reg_32bit_10.Reg_1bit_14.net_3 24 200
| device Reg_32bit_10.Reg_1bit_14.inverter_2.pmos.2 550 200
p data[14] vdd Reg_32bit_10.Reg_1bit_14.net_3 24 200
| device Reg_32bit_10.Reg_1bit_14.inverter_2.pmos.3 550 200
p data[14] vdd Reg_32bit_10.Reg_1bit_14.net_3 24 200
| device Reg_32bit_10.Reg_1bit_14.inverter_2.pmos.4 550 200
p data[14] vdd Reg_32bit_10.Reg_1bit_14.net_3 24 200
| end Reg_32bit_10.Reg_1bit_14.inverter_2
| device Reg_32bit_10.Reg_1bit_14.nmos_1 730 230
n inR1[11] Reg_32bit_10.Reg_1bit_14.net_2 out1[14] 24 100
| device Reg_32bit_10.Reg_1bit_14.nmos_2 730 360
n inR2[11] Reg_32bit_10.Reg_1bit_14.net_2 out2[14] 24 100
| end Reg_32bit_10.Reg_1bit_14
| begin Reg_32bit_10.Reg_1bit_15 510 2060
| begin Reg_32bit_10.Reg_1bit_15.inverter 560 210
| device Reg_32bit_10.Reg_1bit_15.inverter.nmos 550 360
n Reg_32bit_10.Reg_1bit_15.net_2 gnd Reg_32bit_10.Reg_1bit_15.net_1 24 100
| device Reg_32bit_10.Reg_1bit_15.inverter.pmos 550 200
p Reg_32bit_10.Reg_1bit_15.net_2 vdd Reg_32bit_10.Reg_1bit_15.net_1 24 200
| end Reg_32bit_10.Reg_1bit_15.inverter
| device Reg_32bit_10.Reg_1bit_15.nmos.1 390 260
n w[11] Reg_32bit_10.Reg_1bit_15.net_3 Reg_32bit_10.Reg_1bit_15.net_1 24 100
| device Reg_32bit_10.Reg_1bit_15.nmos.2 390 260
n w[11] Reg_32bit_10.Reg_1bit_15.net_3 Reg_32bit_10.Reg_1bit_15.net_1 24 100
| device Reg_32bit_10.Reg_1bit_15.nmos.3 390 260
n w[11] Reg_32bit_10.Reg_1bit_15.net_3 Reg_32bit_10.Reg_1bit_15.net_1 24 100
| device Reg_32bit_10.Reg_1bit_15.nmos.4 390 260
n w[11] Reg_32bit_10.Reg_1bit_15.net_3 Reg_32bit_10.Reg_1bit_15.net_1 24 100
| begin Reg_32bit_10.Reg_1bit_15.inverter_1 550 380
| device Reg_32bit_10.Reg_1bit_15.inverter_1.nmos.1 550 360
n Reg_32bit_10.Reg_1bit_15.net_1 gnd Reg_32bit_10.Reg_1bit_15.net_2 24 100
| device Reg_32bit_10.Reg_1bit_15.inverter_1.nmos.2 550 360
n Reg_32bit_10.Reg_1bit_15.net_1 gnd Reg_32bit_10.Reg_1bit_15.net_2 24 100
| device Reg_32bit_10.Reg_1bit_15.inverter_1.nmos.3 550 360
n Reg_32bit_10.Reg_1bit_15.net_1 gnd Reg_32bit_10.Reg_1bit_15.net_2 24 100
| device Reg_32bit_10.Reg_1bit_15.inverter_1.nmos.4 550 360
n Reg_32bit_10.Reg_1bit_15.net_1 gnd Reg_32bit_10.Reg_1bit_15.net_2 24 100
| device Reg_32bit_10.Reg_1bit_15.inverter_1.pmos.1 550 200
p Reg_32bit_10.Reg_1bit_15.net_1 vdd Reg_32bit_10.Reg_1bit_15.net_2 24 200
| device Reg_32bit_10.Reg_1bit_15.inverter_1.pmos.2 550 200
p Reg_32bit_10.Reg_1bit_15.net_1 vdd Reg_32bit_10.Reg_1bit_15.net_2 24 200
| device Reg_32bit_10.Reg_1bit_15.inverter_1.pmos.3 550 200
p Reg_32bit_10.Reg_1bit_15.net_1 vdd Reg_32bit_10.Reg_1bit_15.net_2 24 200
| device Reg_32bit_10.Reg_1bit_15.inverter_1.pmos.4 550 200
p Reg_32bit_10.Reg_1bit_15.net_1 vdd Reg_32bit_10.Reg_1bit_15.net_2 24 200
| end Reg_32bit_10.Reg_1bit_15.inverter_1
| begin Reg_32bit_10.Reg_1bit_15.inverter_2 290 260
| device Reg_32bit_10.Reg_1bit_15.inverter_2.nmos.1 550 360
n data[15] gnd Reg_32bit_10.Reg_1bit_15.net_3 24 100
| device Reg_32bit_10.Reg_1bit_15.inverter_2.nmos.2 550 360
n data[15] gnd Reg_32bit_10.Reg_1bit_15.net_3 24 100
| device Reg_32bit_10.Reg_1bit_15.inverter_2.nmos.3 550 360
n data[15] gnd Reg_32bit_10.Reg_1bit_15.net_3 24 100
| device Reg_32bit_10.Reg_1bit_15.inverter_2.nmos.4 550 360
n data[15] gnd Reg_32bit_10.Reg_1bit_15.net_3 24 100
| device Reg_32bit_10.Reg_1bit_15.inverter_2.pmos.1 550 200
p data[15] vdd Reg_32bit_10.Reg_1bit_15.net_3 24 200
| device Reg_32bit_10.Reg_1bit_15.inverter_2.pmos.2 550 200
p data[15] vdd Reg_32bit_10.Reg_1bit_15.net_3 24 200
| device Reg_32bit_10.Reg_1bit_15.inverter_2.pmos.3 550 200
p data[15] vdd Reg_32bit_10.Reg_1bit_15.net_3 24 200
| device Reg_32bit_10.Reg_1bit_15.inverter_2.pmos.4 550 200
p data[15] vdd Reg_32bit_10.Reg_1bit_15.net_3 24 200
| end Reg_32bit_10.Reg_1bit_15.inverter_2
| device Reg_32bit_10.Reg_1bit_15.nmos_1 730 230
n inR1[11] Reg_32bit_10.Reg_1bit_15.net_2 out1[15] 24 100
| device Reg_32bit_10.Reg_1bit_15.nmos_2 730 360
n inR2[11] Reg_32bit_10.Reg_1bit_15.net_2 out2[15] 24 100
| end Reg_32bit_10.Reg_1bit_15
| begin Reg_32bit_10.Reg_1bit_16 510 2200
| begin Reg_32bit_10.Reg_1bit_16.inverter 560 210
| device Reg_32bit_10.Reg_1bit_16.inverter.nmos 550 360
n Reg_32bit_10.Reg_1bit_16.net_2 gnd Reg_32bit_10.Reg_1bit_16.net_1 24 100
| device Reg_32bit_10.Reg_1bit_16.inverter.pmos 550 200
p Reg_32bit_10.Reg_1bit_16.net_2 vdd Reg_32bit_10.Reg_1bit_16.net_1 24 200
| end Reg_32bit_10.Reg_1bit_16.inverter
| device Reg_32bit_10.Reg_1bit_16.nmos.1 390 260
n w[11] Reg_32bit_10.Reg_1bit_16.net_3 Reg_32bit_10.Reg_1bit_16.net_1 24 100
| device Reg_32bit_10.Reg_1bit_16.nmos.2 390 260
n w[11] Reg_32bit_10.Reg_1bit_16.net_3 Reg_32bit_10.Reg_1bit_16.net_1 24 100
| device Reg_32bit_10.Reg_1bit_16.nmos.3 390 260
n w[11] Reg_32bit_10.Reg_1bit_16.net_3 Reg_32bit_10.Reg_1bit_16.net_1 24 100
| device Reg_32bit_10.Reg_1bit_16.nmos.4 390 260
n w[11] Reg_32bit_10.Reg_1bit_16.net_3 Reg_32bit_10.Reg_1bit_16.net_1 24 100
| begin Reg_32bit_10.Reg_1bit_16.inverter_1 550 380
| device Reg_32bit_10.Reg_1bit_16.inverter_1.nmos.1 550 360
n Reg_32bit_10.Reg_1bit_16.net_1 gnd Reg_32bit_10.Reg_1bit_16.net_2 24 100
| device Reg_32bit_10.Reg_1bit_16.inverter_1.nmos.2 550 360
n Reg_32bit_10.Reg_1bit_16.net_1 gnd Reg_32bit_10.Reg_1bit_16.net_2 24 100
| device Reg_32bit_10.Reg_1bit_16.inverter_1.nmos.3 550 360
n Reg_32bit_10.Reg_1bit_16.net_1 gnd Reg_32bit_10.Reg_1bit_16.net_2 24 100
| device Reg_32bit_10.Reg_1bit_16.inverter_1.nmos.4 550 360
n Reg_32bit_10.Reg_1bit_16.net_1 gnd Reg_32bit_10.Reg_1bit_16.net_2 24 100
| device Reg_32bit_10.Reg_1bit_16.inverter_1.pmos.1 550 200
p Reg_32bit_10.Reg_1bit_16.net_1 vdd Reg_32bit_10.Reg_1bit_16.net_2 24 200
| device Reg_32bit_10.Reg_1bit_16.inverter_1.pmos.2 550 200
p Reg_32bit_10.Reg_1bit_16.net_1 vdd Reg_32bit_10.Reg_1bit_16.net_2 24 200
| device Reg_32bit_10.Reg_1bit_16.inverter_1.pmos.3 550 200
p Reg_32bit_10.Reg_1bit_16.net_1 vdd Reg_32bit_10.Reg_1bit_16.net_2 24 200
| device Reg_32bit_10.Reg_1bit_16.inverter_1.pmos.4 550 200
p Reg_32bit_10.Reg_1bit_16.net_1 vdd Reg_32bit_10.Reg_1bit_16.net_2 24 200
| end Reg_32bit_10.Reg_1bit_16.inverter_1
| begin Reg_32bit_10.Reg_1bit_16.inverter_2 290 260
| device Reg_32bit_10.Reg_1bit_16.inverter_2.nmos.1 550 360
n data[16] gnd Reg_32bit_10.Reg_1bit_16.net_3 24 100
| device Reg_32bit_10.Reg_1bit_16.inverter_2.nmos.2 550 360
n data[16] gnd Reg_32bit_10.Reg_1bit_16.net_3 24 100
| device Reg_32bit_10.Reg_1bit_16.inverter_2.nmos.3 550 360
n data[16] gnd Reg_32bit_10.Reg_1bit_16.net_3 24 100
| device Reg_32bit_10.Reg_1bit_16.inverter_2.nmos.4 550 360
n data[16] gnd Reg_32bit_10.Reg_1bit_16.net_3 24 100
| device Reg_32bit_10.Reg_1bit_16.inverter_2.pmos.1 550 200
p data[16] vdd Reg_32bit_10.Reg_1bit_16.net_3 24 200
| device Reg_32bit_10.Reg_1bit_16.inverter_2.pmos.2 550 200
p data[16] vdd Reg_32bit_10.Reg_1bit_16.net_3 24 200
| device Reg_32bit_10.Reg_1bit_16.inverter_2.pmos.3 550 200
p data[16] vdd Reg_32bit_10.Reg_1bit_16.net_3 24 200
| device Reg_32bit_10.Reg_1bit_16.inverter_2.pmos.4 550 200
p data[16] vdd Reg_32bit_10.Reg_1bit_16.net_3 24 200
| end Reg_32bit_10.Reg_1bit_16.inverter_2
| device Reg_32bit_10.Reg_1bit_16.nmos_1 730 230
n inR1[11] Reg_32bit_10.Reg_1bit_16.net_2 out1[16] 24 100
| device Reg_32bit_10.Reg_1bit_16.nmos_2 730 360
n inR2[11] Reg_32bit_10.Reg_1bit_16.net_2 out2[16] 24 100
| end Reg_32bit_10.Reg_1bit_16
| begin Reg_32bit_10.Reg_1bit_17 510 2330
| begin Reg_32bit_10.Reg_1bit_17.inverter 560 210
| device Reg_32bit_10.Reg_1bit_17.inverter.nmos 550 360
n Reg_32bit_10.Reg_1bit_17.net_2 gnd Reg_32bit_10.Reg_1bit_17.net_1 24 100
| device Reg_32bit_10.Reg_1bit_17.inverter.pmos 550 200
p Reg_32bit_10.Reg_1bit_17.net_2 vdd Reg_32bit_10.Reg_1bit_17.net_1 24 200
| end Reg_32bit_10.Reg_1bit_17.inverter
| device Reg_32bit_10.Reg_1bit_17.nmos.1 390 260
n w[11] Reg_32bit_10.Reg_1bit_17.net_3 Reg_32bit_10.Reg_1bit_17.net_1 24 100
| device Reg_32bit_10.Reg_1bit_17.nmos.2 390 260
n w[11] Reg_32bit_10.Reg_1bit_17.net_3 Reg_32bit_10.Reg_1bit_17.net_1 24 100
| device Reg_32bit_10.Reg_1bit_17.nmos.3 390 260
n w[11] Reg_32bit_10.Reg_1bit_17.net_3 Reg_32bit_10.Reg_1bit_17.net_1 24 100
| device Reg_32bit_10.Reg_1bit_17.nmos.4 390 260
n w[11] Reg_32bit_10.Reg_1bit_17.net_3 Reg_32bit_10.Reg_1bit_17.net_1 24 100
| begin Reg_32bit_10.Reg_1bit_17.inverter_1 550 380
| device Reg_32bit_10.Reg_1bit_17.inverter_1.nmos.1 550 360
n Reg_32bit_10.Reg_1bit_17.net_1 gnd Reg_32bit_10.Reg_1bit_17.net_2 24 100
| device Reg_32bit_10.Reg_1bit_17.inverter_1.nmos.2 550 360
n Reg_32bit_10.Reg_1bit_17.net_1 gnd Reg_32bit_10.Reg_1bit_17.net_2 24 100
| device Reg_32bit_10.Reg_1bit_17.inverter_1.nmos.3 550 360
n Reg_32bit_10.Reg_1bit_17.net_1 gnd Reg_32bit_10.Reg_1bit_17.net_2 24 100
| device Reg_32bit_10.Reg_1bit_17.inverter_1.nmos.4 550 360
n Reg_32bit_10.Reg_1bit_17.net_1 gnd Reg_32bit_10.Reg_1bit_17.net_2 24 100
| device Reg_32bit_10.Reg_1bit_17.inverter_1.pmos.1 550 200
p Reg_32bit_10.Reg_1bit_17.net_1 vdd Reg_32bit_10.Reg_1bit_17.net_2 24 200
| device Reg_32bit_10.Reg_1bit_17.inverter_1.pmos.2 550 200
p Reg_32bit_10.Reg_1bit_17.net_1 vdd Reg_32bit_10.Reg_1bit_17.net_2 24 200
| device Reg_32bit_10.Reg_1bit_17.inverter_1.pmos.3 550 200
p Reg_32bit_10.Reg_1bit_17.net_1 vdd Reg_32bit_10.Reg_1bit_17.net_2 24 200
| device Reg_32bit_10.Reg_1bit_17.inverter_1.pmos.4 550 200
p Reg_32bit_10.Reg_1bit_17.net_1 vdd Reg_32bit_10.Reg_1bit_17.net_2 24 200
| end Reg_32bit_10.Reg_1bit_17.inverter_1
| begin Reg_32bit_10.Reg_1bit_17.inverter_2 290 260
| device Reg_32bit_10.Reg_1bit_17.inverter_2.nmos.1 550 360
n data[17] gnd Reg_32bit_10.Reg_1bit_17.net_3 24 100
| device Reg_32bit_10.Reg_1bit_17.inverter_2.nmos.2 550 360
n data[17] gnd Reg_32bit_10.Reg_1bit_17.net_3 24 100
| device Reg_32bit_10.Reg_1bit_17.inverter_2.nmos.3 550 360
n data[17] gnd Reg_32bit_10.Reg_1bit_17.net_3 24 100
| device Reg_32bit_10.Reg_1bit_17.inverter_2.nmos.4 550 360
n data[17] gnd Reg_32bit_10.Reg_1bit_17.net_3 24 100
| device Reg_32bit_10.Reg_1bit_17.inverter_2.pmos.1 550 200
p data[17] vdd Reg_32bit_10.Reg_1bit_17.net_3 24 200
| device Reg_32bit_10.Reg_1bit_17.inverter_2.pmos.2 550 200
p data[17] vdd Reg_32bit_10.Reg_1bit_17.net_3 24 200
| device Reg_32bit_10.Reg_1bit_17.inverter_2.pmos.3 550 200
p data[17] vdd Reg_32bit_10.Reg_1bit_17.net_3 24 200
| device Reg_32bit_10.Reg_1bit_17.inverter_2.pmos.4 550 200
p data[17] vdd Reg_32bit_10.Reg_1bit_17.net_3 24 200
| end Reg_32bit_10.Reg_1bit_17.inverter_2
| device Reg_32bit_10.Reg_1bit_17.nmos_1 730 230
n inR1[11] Reg_32bit_10.Reg_1bit_17.net_2 out1[17] 24 100
| device Reg_32bit_10.Reg_1bit_17.nmos_2 730 360
n inR2[11] Reg_32bit_10.Reg_1bit_17.net_2 out2[17] 24 100
| end Reg_32bit_10.Reg_1bit_17
| begin Reg_32bit_10.Reg_1bit_18 510 2460
| begin Reg_32bit_10.Reg_1bit_18.inverter 560 210
| device Reg_32bit_10.Reg_1bit_18.inverter.nmos 550 360
n Reg_32bit_10.Reg_1bit_18.net_2 gnd Reg_32bit_10.Reg_1bit_18.net_1 24 100
| device Reg_32bit_10.Reg_1bit_18.inverter.pmos 550 200
p Reg_32bit_10.Reg_1bit_18.net_2 vdd Reg_32bit_10.Reg_1bit_18.net_1 24 200
| end Reg_32bit_10.Reg_1bit_18.inverter
| device Reg_32bit_10.Reg_1bit_18.nmos.1 390 260
n w[11] Reg_32bit_10.Reg_1bit_18.net_3 Reg_32bit_10.Reg_1bit_18.net_1 24 100
| device Reg_32bit_10.Reg_1bit_18.nmos.2 390 260
n w[11] Reg_32bit_10.Reg_1bit_18.net_3 Reg_32bit_10.Reg_1bit_18.net_1 24 100
| device Reg_32bit_10.Reg_1bit_18.nmos.3 390 260
n w[11] Reg_32bit_10.Reg_1bit_18.net_3 Reg_32bit_10.Reg_1bit_18.net_1 24 100
| device Reg_32bit_10.Reg_1bit_18.nmos.4 390 260
n w[11] Reg_32bit_10.Reg_1bit_18.net_3 Reg_32bit_10.Reg_1bit_18.net_1 24 100
| begin Reg_32bit_10.Reg_1bit_18.inverter_1 550 380
| device Reg_32bit_10.Reg_1bit_18.inverter_1.nmos.1 550 360
n Reg_32bit_10.Reg_1bit_18.net_1 gnd Reg_32bit_10.Reg_1bit_18.net_2 24 100
| device Reg_32bit_10.Reg_1bit_18.inverter_1.nmos.2 550 360
n Reg_32bit_10.Reg_1bit_18.net_1 gnd Reg_32bit_10.Reg_1bit_18.net_2 24 100
| device Reg_32bit_10.Reg_1bit_18.inverter_1.nmos.3 550 360
n Reg_32bit_10.Reg_1bit_18.net_1 gnd Reg_32bit_10.Reg_1bit_18.net_2 24 100
| device Reg_32bit_10.Reg_1bit_18.inverter_1.nmos.4 550 360
n Reg_32bit_10.Reg_1bit_18.net_1 gnd Reg_32bit_10.Reg_1bit_18.net_2 24 100
| device Reg_32bit_10.Reg_1bit_18.inverter_1.pmos.1 550 200
p Reg_32bit_10.Reg_1bit_18.net_1 vdd Reg_32bit_10.Reg_1bit_18.net_2 24 200
| device Reg_32bit_10.Reg_1bit_18.inverter_1.pmos.2 550 200
p Reg_32bit_10.Reg_1bit_18.net_1 vdd Reg_32bit_10.Reg_1bit_18.net_2 24 200
| device Reg_32bit_10.Reg_1bit_18.inverter_1.pmos.3 550 200
p Reg_32bit_10.Reg_1bit_18.net_1 vdd Reg_32bit_10.Reg_1bit_18.net_2 24 200
| device Reg_32bit_10.Reg_1bit_18.inverter_1.pmos.4 550 200
p Reg_32bit_10.Reg_1bit_18.net_1 vdd Reg_32bit_10.Reg_1bit_18.net_2 24 200
| end Reg_32bit_10.Reg_1bit_18.inverter_1
| begin Reg_32bit_10.Reg_1bit_18.inverter_2 290 260
| device Reg_32bit_10.Reg_1bit_18.inverter_2.nmos.1 550 360
n data[18] gnd Reg_32bit_10.Reg_1bit_18.net_3 24 100
| device Reg_32bit_10.Reg_1bit_18.inverter_2.nmos.2 550 360
n data[18] gnd Reg_32bit_10.Reg_1bit_18.net_3 24 100
| device Reg_32bit_10.Reg_1bit_18.inverter_2.nmos.3 550 360
n data[18] gnd Reg_32bit_10.Reg_1bit_18.net_3 24 100
| device Reg_32bit_10.Reg_1bit_18.inverter_2.nmos.4 550 360
n data[18] gnd Reg_32bit_10.Reg_1bit_18.net_3 24 100
| device Reg_32bit_10.Reg_1bit_18.inverter_2.pmos.1 550 200
p data[18] vdd Reg_32bit_10.Reg_1bit_18.net_3 24 200
| device Reg_32bit_10.Reg_1bit_18.inverter_2.pmos.2 550 200
p data[18] vdd Reg_32bit_10.Reg_1bit_18.net_3 24 200
| device Reg_32bit_10.Reg_1bit_18.inverter_2.pmos.3 550 200
p data[18] vdd Reg_32bit_10.Reg_1bit_18.net_3 24 200
| device Reg_32bit_10.Reg_1bit_18.inverter_2.pmos.4 550 200
p data[18] vdd Reg_32bit_10.Reg_1bit_18.net_3 24 200
| end Reg_32bit_10.Reg_1bit_18.inverter_2
| device Reg_32bit_10.Reg_1bit_18.nmos_1 730 230
n inR1[11] Reg_32bit_10.Reg_1bit_18.net_2 out1[18] 24 100
| device Reg_32bit_10.Reg_1bit_18.nmos_2 730 360
n inR2[11] Reg_32bit_10.Reg_1bit_18.net_2 out2[18] 24 100
| end Reg_32bit_10.Reg_1bit_18
| begin Reg_32bit_10.Reg_1bit_19 510 2590
| begin Reg_32bit_10.Reg_1bit_19.inverter 560 210
| device Reg_32bit_10.Reg_1bit_19.inverter.nmos 550 360
n Reg_32bit_10.Reg_1bit_19.net_2 gnd Reg_32bit_10.Reg_1bit_19.net_1 24 100
| device Reg_32bit_10.Reg_1bit_19.inverter.pmos 550 200
p Reg_32bit_10.Reg_1bit_19.net_2 vdd Reg_32bit_10.Reg_1bit_19.net_1 24 200
| end Reg_32bit_10.Reg_1bit_19.inverter
| device Reg_32bit_10.Reg_1bit_19.nmos.1 390 260
n w[11] Reg_32bit_10.Reg_1bit_19.net_3 Reg_32bit_10.Reg_1bit_19.net_1 24 100
| device Reg_32bit_10.Reg_1bit_19.nmos.2 390 260
n w[11] Reg_32bit_10.Reg_1bit_19.net_3 Reg_32bit_10.Reg_1bit_19.net_1 24 100
| device Reg_32bit_10.Reg_1bit_19.nmos.3 390 260
n w[11] Reg_32bit_10.Reg_1bit_19.net_3 Reg_32bit_10.Reg_1bit_19.net_1 24 100
| device Reg_32bit_10.Reg_1bit_19.nmos.4 390 260
n w[11] Reg_32bit_10.Reg_1bit_19.net_3 Reg_32bit_10.Reg_1bit_19.net_1 24 100
| begin Reg_32bit_10.Reg_1bit_19.inverter_1 550 380
| device Reg_32bit_10.Reg_1bit_19.inverter_1.nmos.1 550 360
n Reg_32bit_10.Reg_1bit_19.net_1 gnd Reg_32bit_10.Reg_1bit_19.net_2 24 100
| device Reg_32bit_10.Reg_1bit_19.inverter_1.nmos.2 550 360
n Reg_32bit_10.Reg_1bit_19.net_1 gnd Reg_32bit_10.Reg_1bit_19.net_2 24 100
| device Reg_32bit_10.Reg_1bit_19.inverter_1.nmos.3 550 360
n Reg_32bit_10.Reg_1bit_19.net_1 gnd Reg_32bit_10.Reg_1bit_19.net_2 24 100
| device Reg_32bit_10.Reg_1bit_19.inverter_1.nmos.4 550 360
n Reg_32bit_10.Reg_1bit_19.net_1 gnd Reg_32bit_10.Reg_1bit_19.net_2 24 100
| device Reg_32bit_10.Reg_1bit_19.inverter_1.pmos.1 550 200
p Reg_32bit_10.Reg_1bit_19.net_1 vdd Reg_32bit_10.Reg_1bit_19.net_2 24 200
| device Reg_32bit_10.Reg_1bit_19.inverter_1.pmos.2 550 200
p Reg_32bit_10.Reg_1bit_19.net_1 vdd Reg_32bit_10.Reg_1bit_19.net_2 24 200
| device Reg_32bit_10.Reg_1bit_19.inverter_1.pmos.3 550 200
p Reg_32bit_10.Reg_1bit_19.net_1 vdd Reg_32bit_10.Reg_1bit_19.net_2 24 200
| device Reg_32bit_10.Reg_1bit_19.inverter_1.pmos.4 550 200
p Reg_32bit_10.Reg_1bit_19.net_1 vdd Reg_32bit_10.Reg_1bit_19.net_2 24 200
| end Reg_32bit_10.Reg_1bit_19.inverter_1
| begin Reg_32bit_10.Reg_1bit_19.inverter_2 290 260
| device Reg_32bit_10.Reg_1bit_19.inverter_2.nmos.1 550 360
n data[19] gnd Reg_32bit_10.Reg_1bit_19.net_3 24 100
| device Reg_32bit_10.Reg_1bit_19.inverter_2.nmos.2 550 360
n data[19] gnd Reg_32bit_10.Reg_1bit_19.net_3 24 100
| device Reg_32bit_10.Reg_1bit_19.inverter_2.nmos.3 550 360
n data[19] gnd Reg_32bit_10.Reg_1bit_19.net_3 24 100
| device Reg_32bit_10.Reg_1bit_19.inverter_2.nmos.4 550 360
n data[19] gnd Reg_32bit_10.Reg_1bit_19.net_3 24 100
| device Reg_32bit_10.Reg_1bit_19.inverter_2.pmos.1 550 200
p data[19] vdd Reg_32bit_10.Reg_1bit_19.net_3 24 200
| device Reg_32bit_10.Reg_1bit_19.inverter_2.pmos.2 550 200
p data[19] vdd Reg_32bit_10.Reg_1bit_19.net_3 24 200
| device Reg_32bit_10.Reg_1bit_19.inverter_2.pmos.3 550 200
p data[19] vdd Reg_32bit_10.Reg_1bit_19.net_3 24 200
| device Reg_32bit_10.Reg_1bit_19.inverter_2.pmos.4 550 200
p data[19] vdd Reg_32bit_10.Reg_1bit_19.net_3 24 200
| end Reg_32bit_10.Reg_1bit_19.inverter_2
| device Reg_32bit_10.Reg_1bit_19.nmos_1 730 230
n inR1[11] Reg_32bit_10.Reg_1bit_19.net_2 out1[19] 24 100
| device Reg_32bit_10.Reg_1bit_19.nmos_2 730 360
n inR2[11] Reg_32bit_10.Reg_1bit_19.net_2 out2[19] 24 100
| end Reg_32bit_10.Reg_1bit_19
| begin Reg_32bit_10.Reg_1bit_20 510 2720
| begin Reg_32bit_10.Reg_1bit_20.inverter 560 210
| device Reg_32bit_10.Reg_1bit_20.inverter.nmos 550 360
n Reg_32bit_10.Reg_1bit_20.net_2 gnd Reg_32bit_10.Reg_1bit_20.net_1 24 100
| device Reg_32bit_10.Reg_1bit_20.inverter.pmos 550 200
p Reg_32bit_10.Reg_1bit_20.net_2 vdd Reg_32bit_10.Reg_1bit_20.net_1 24 200
| end Reg_32bit_10.Reg_1bit_20.inverter
| device Reg_32bit_10.Reg_1bit_20.nmos.1 390 260
n w[11] Reg_32bit_10.Reg_1bit_20.net_3 Reg_32bit_10.Reg_1bit_20.net_1 24 100
| device Reg_32bit_10.Reg_1bit_20.nmos.2 390 260
n w[11] Reg_32bit_10.Reg_1bit_20.net_3 Reg_32bit_10.Reg_1bit_20.net_1 24 100
| device Reg_32bit_10.Reg_1bit_20.nmos.3 390 260
n w[11] Reg_32bit_10.Reg_1bit_20.net_3 Reg_32bit_10.Reg_1bit_20.net_1 24 100
| device Reg_32bit_10.Reg_1bit_20.nmos.4 390 260
n w[11] Reg_32bit_10.Reg_1bit_20.net_3 Reg_32bit_10.Reg_1bit_20.net_1 24 100
| begin Reg_32bit_10.Reg_1bit_20.inverter_1 550 380
| device Reg_32bit_10.Reg_1bit_20.inverter_1.nmos.1 550 360
n Reg_32bit_10.Reg_1bit_20.net_1 gnd Reg_32bit_10.Reg_1bit_20.net_2 24 100
| device Reg_32bit_10.Reg_1bit_20.inverter_1.nmos.2 550 360
n Reg_32bit_10.Reg_1bit_20.net_1 gnd Reg_32bit_10.Reg_1bit_20.net_2 24 100
| device Reg_32bit_10.Reg_1bit_20.inverter_1.nmos.3 550 360
n Reg_32bit_10.Reg_1bit_20.net_1 gnd Reg_32bit_10.Reg_1bit_20.net_2 24 100
| device Reg_32bit_10.Reg_1bit_20.inverter_1.nmos.4 550 360
n Reg_32bit_10.Reg_1bit_20.net_1 gnd Reg_32bit_10.Reg_1bit_20.net_2 24 100
| device Reg_32bit_10.Reg_1bit_20.inverter_1.pmos.1 550 200
p Reg_32bit_10.Reg_1bit_20.net_1 vdd Reg_32bit_10.Reg_1bit_20.net_2 24 200
| device Reg_32bit_10.Reg_1bit_20.inverter_1.pmos.2 550 200
p Reg_32bit_10.Reg_1bit_20.net_1 vdd Reg_32bit_10.Reg_1bit_20.net_2 24 200
| device Reg_32bit_10.Reg_1bit_20.inverter_1.pmos.3 550 200
p Reg_32bit_10.Reg_1bit_20.net_1 vdd Reg_32bit_10.Reg_1bit_20.net_2 24 200
| device Reg_32bit_10.Reg_1bit_20.inverter_1.pmos.4 550 200
p Reg_32bit_10.Reg_1bit_20.net_1 vdd Reg_32bit_10.Reg_1bit_20.net_2 24 200
| end Reg_32bit_10.Reg_1bit_20.inverter_1
| begin Reg_32bit_10.Reg_1bit_20.inverter_2 290 260
| device Reg_32bit_10.Reg_1bit_20.inverter_2.nmos.1 550 360
n data[20] gnd Reg_32bit_10.Reg_1bit_20.net_3 24 100
| device Reg_32bit_10.Reg_1bit_20.inverter_2.nmos.2 550 360
n data[20] gnd Reg_32bit_10.Reg_1bit_20.net_3 24 100
| device Reg_32bit_10.Reg_1bit_20.inverter_2.nmos.3 550 360
n data[20] gnd Reg_32bit_10.Reg_1bit_20.net_3 24 100
| device Reg_32bit_10.Reg_1bit_20.inverter_2.nmos.4 550 360
n data[20] gnd Reg_32bit_10.Reg_1bit_20.net_3 24 100
| device Reg_32bit_10.Reg_1bit_20.inverter_2.pmos.1 550 200
p data[20] vdd Reg_32bit_10.Reg_1bit_20.net_3 24 200
| device Reg_32bit_10.Reg_1bit_20.inverter_2.pmos.2 550 200
p data[20] vdd Reg_32bit_10.Reg_1bit_20.net_3 24 200
| device Reg_32bit_10.Reg_1bit_20.inverter_2.pmos.3 550 200
p data[20] vdd Reg_32bit_10.Reg_1bit_20.net_3 24 200
| device Reg_32bit_10.Reg_1bit_20.inverter_2.pmos.4 550 200
p data[20] vdd Reg_32bit_10.Reg_1bit_20.net_3 24 200
| end Reg_32bit_10.Reg_1bit_20.inverter_2
| device Reg_32bit_10.Reg_1bit_20.nmos_1 730 230
n inR1[11] Reg_32bit_10.Reg_1bit_20.net_2 out1[20] 24 100
| device Reg_32bit_10.Reg_1bit_20.nmos_2 730 360
n inR2[11] Reg_32bit_10.Reg_1bit_20.net_2 out2[20] 24 100
| end Reg_32bit_10.Reg_1bit_20
| begin Reg_32bit_10.Reg_1bit_21 510 2850
| begin Reg_32bit_10.Reg_1bit_21.inverter 560 210
| device Reg_32bit_10.Reg_1bit_21.inverter.nmos 550 360
n Reg_32bit_10.Reg_1bit_21.net_2 gnd Reg_32bit_10.Reg_1bit_21.net_1 24 100
| device Reg_32bit_10.Reg_1bit_21.inverter.pmos 550 200
p Reg_32bit_10.Reg_1bit_21.net_2 vdd Reg_32bit_10.Reg_1bit_21.net_1 24 200
| end Reg_32bit_10.Reg_1bit_21.inverter
| device Reg_32bit_10.Reg_1bit_21.nmos.1 390 260
n w[11] Reg_32bit_10.Reg_1bit_21.net_3 Reg_32bit_10.Reg_1bit_21.net_1 24 100
| device Reg_32bit_10.Reg_1bit_21.nmos.2 390 260
n w[11] Reg_32bit_10.Reg_1bit_21.net_3 Reg_32bit_10.Reg_1bit_21.net_1 24 100
| device Reg_32bit_10.Reg_1bit_21.nmos.3 390 260
n w[11] Reg_32bit_10.Reg_1bit_21.net_3 Reg_32bit_10.Reg_1bit_21.net_1 24 100
| device Reg_32bit_10.Reg_1bit_21.nmos.4 390 260
n w[11] Reg_32bit_10.Reg_1bit_21.net_3 Reg_32bit_10.Reg_1bit_21.net_1 24 100
| begin Reg_32bit_10.Reg_1bit_21.inverter_1 550 380
| device Reg_32bit_10.Reg_1bit_21.inverter_1.nmos.1 550 360
n Reg_32bit_10.Reg_1bit_21.net_1 gnd Reg_32bit_10.Reg_1bit_21.net_2 24 100
| device Reg_32bit_10.Reg_1bit_21.inverter_1.nmos.2 550 360
n Reg_32bit_10.Reg_1bit_21.net_1 gnd Reg_32bit_10.Reg_1bit_21.net_2 24 100
| device Reg_32bit_10.Reg_1bit_21.inverter_1.nmos.3 550 360
n Reg_32bit_10.Reg_1bit_21.net_1 gnd Reg_32bit_10.Reg_1bit_21.net_2 24 100
| device Reg_32bit_10.Reg_1bit_21.inverter_1.nmos.4 550 360
n Reg_32bit_10.Reg_1bit_21.net_1 gnd Reg_32bit_10.Reg_1bit_21.net_2 24 100
| device Reg_32bit_10.Reg_1bit_21.inverter_1.pmos.1 550 200
p Reg_32bit_10.Reg_1bit_21.net_1 vdd Reg_32bit_10.Reg_1bit_21.net_2 24 200
| device Reg_32bit_10.Reg_1bit_21.inverter_1.pmos.2 550 200
p Reg_32bit_10.Reg_1bit_21.net_1 vdd Reg_32bit_10.Reg_1bit_21.net_2 24 200
| device Reg_32bit_10.Reg_1bit_21.inverter_1.pmos.3 550 200
p Reg_32bit_10.Reg_1bit_21.net_1 vdd Reg_32bit_10.Reg_1bit_21.net_2 24 200
| device Reg_32bit_10.Reg_1bit_21.inverter_1.pmos.4 550 200
p Reg_32bit_10.Reg_1bit_21.net_1 vdd Reg_32bit_10.Reg_1bit_21.net_2 24 200
| end Reg_32bit_10.Reg_1bit_21.inverter_1
| begin Reg_32bit_10.Reg_1bit_21.inverter_2 290 260
| device Reg_32bit_10.Reg_1bit_21.inverter_2.nmos.1 550 360
n data[21] gnd Reg_32bit_10.Reg_1bit_21.net_3 24 100
| device Reg_32bit_10.Reg_1bit_21.inverter_2.nmos.2 550 360
n data[21] gnd Reg_32bit_10.Reg_1bit_21.net_3 24 100
| device Reg_32bit_10.Reg_1bit_21.inverter_2.nmos.3 550 360
n data[21] gnd Reg_32bit_10.Reg_1bit_21.net_3 24 100
| device Reg_32bit_10.Reg_1bit_21.inverter_2.nmos.4 550 360
n data[21] gnd Reg_32bit_10.Reg_1bit_21.net_3 24 100
| device Reg_32bit_10.Reg_1bit_21.inverter_2.pmos.1 550 200
p data[21] vdd Reg_32bit_10.Reg_1bit_21.net_3 24 200
| device Reg_32bit_10.Reg_1bit_21.inverter_2.pmos.2 550 200
p data[21] vdd Reg_32bit_10.Reg_1bit_21.net_3 24 200
| device Reg_32bit_10.Reg_1bit_21.inverter_2.pmos.3 550 200
p data[21] vdd Reg_32bit_10.Reg_1bit_21.net_3 24 200
| device Reg_32bit_10.Reg_1bit_21.inverter_2.pmos.4 550 200
p data[21] vdd Reg_32bit_10.Reg_1bit_21.net_3 24 200
| end Reg_32bit_10.Reg_1bit_21.inverter_2
| device Reg_32bit_10.Reg_1bit_21.nmos_1 730 230
n inR1[11] Reg_32bit_10.Reg_1bit_21.net_2 out1[21] 24 100
| device Reg_32bit_10.Reg_1bit_21.nmos_2 730 360
n inR2[11] Reg_32bit_10.Reg_1bit_21.net_2 out2[21] 24 100
| end Reg_32bit_10.Reg_1bit_21
| begin Reg_32bit_10.Reg_1bit_22 510 2980
| begin Reg_32bit_10.Reg_1bit_22.inverter 560 210
| device Reg_32bit_10.Reg_1bit_22.inverter.nmos 550 360
n Reg_32bit_10.Reg_1bit_22.net_2 gnd Reg_32bit_10.Reg_1bit_22.net_1 24 100
| device Reg_32bit_10.Reg_1bit_22.inverter.pmos 550 200
p Reg_32bit_10.Reg_1bit_22.net_2 vdd Reg_32bit_10.Reg_1bit_22.net_1 24 200
| end Reg_32bit_10.Reg_1bit_22.inverter
| device Reg_32bit_10.Reg_1bit_22.nmos.1 390 260
n w[11] Reg_32bit_10.Reg_1bit_22.net_3 Reg_32bit_10.Reg_1bit_22.net_1 24 100
| device Reg_32bit_10.Reg_1bit_22.nmos.2 390 260
n w[11] Reg_32bit_10.Reg_1bit_22.net_3 Reg_32bit_10.Reg_1bit_22.net_1 24 100
| device Reg_32bit_10.Reg_1bit_22.nmos.3 390 260
n w[11] Reg_32bit_10.Reg_1bit_22.net_3 Reg_32bit_10.Reg_1bit_22.net_1 24 100
| device Reg_32bit_10.Reg_1bit_22.nmos.4 390 260
n w[11] Reg_32bit_10.Reg_1bit_22.net_3 Reg_32bit_10.Reg_1bit_22.net_1 24 100
| begin Reg_32bit_10.Reg_1bit_22.inverter_1 550 380
| device Reg_32bit_10.Reg_1bit_22.inverter_1.nmos.1 550 360
n Reg_32bit_10.Reg_1bit_22.net_1 gnd Reg_32bit_10.Reg_1bit_22.net_2 24 100
| device Reg_32bit_10.Reg_1bit_22.inverter_1.nmos.2 550 360
n Reg_32bit_10.Reg_1bit_22.net_1 gnd Reg_32bit_10.Reg_1bit_22.net_2 24 100
| device Reg_32bit_10.Reg_1bit_22.inverter_1.nmos.3 550 360
n Reg_32bit_10.Reg_1bit_22.net_1 gnd Reg_32bit_10.Reg_1bit_22.net_2 24 100
| device Reg_32bit_10.Reg_1bit_22.inverter_1.nmos.4 550 360
n Reg_32bit_10.Reg_1bit_22.net_1 gnd Reg_32bit_10.Reg_1bit_22.net_2 24 100
| device Reg_32bit_10.Reg_1bit_22.inverter_1.pmos.1 550 200
p Reg_32bit_10.Reg_1bit_22.net_1 vdd Reg_32bit_10.Reg_1bit_22.net_2 24 200
| device Reg_32bit_10.Reg_1bit_22.inverter_1.pmos.2 550 200
p Reg_32bit_10.Reg_1bit_22.net_1 vdd Reg_32bit_10.Reg_1bit_22.net_2 24 200
| device Reg_32bit_10.Reg_1bit_22.inverter_1.pmos.3 550 200
p Reg_32bit_10.Reg_1bit_22.net_1 vdd Reg_32bit_10.Reg_1bit_22.net_2 24 200
| device Reg_32bit_10.Reg_1bit_22.inverter_1.pmos.4 550 200
p Reg_32bit_10.Reg_1bit_22.net_1 vdd Reg_32bit_10.Reg_1bit_22.net_2 24 200
| end Reg_32bit_10.Reg_1bit_22.inverter_1
| begin Reg_32bit_10.Reg_1bit_22.inverter_2 290 260
| device Reg_32bit_10.Reg_1bit_22.inverter_2.nmos.1 550 360
n data[22] gnd Reg_32bit_10.Reg_1bit_22.net_3 24 100
| device Reg_32bit_10.Reg_1bit_22.inverter_2.nmos.2 550 360
n data[22] gnd Reg_32bit_10.Reg_1bit_22.net_3 24 100
| device Reg_32bit_10.Reg_1bit_22.inverter_2.nmos.3 550 360
n data[22] gnd Reg_32bit_10.Reg_1bit_22.net_3 24 100
| device Reg_32bit_10.Reg_1bit_22.inverter_2.nmos.4 550 360
n data[22] gnd Reg_32bit_10.Reg_1bit_22.net_3 24 100
| device Reg_32bit_10.Reg_1bit_22.inverter_2.pmos.1 550 200
p data[22] vdd Reg_32bit_10.Reg_1bit_22.net_3 24 200
| device Reg_32bit_10.Reg_1bit_22.inverter_2.pmos.2 550 200
p data[22] vdd Reg_32bit_10.Reg_1bit_22.net_3 24 200
| device Reg_32bit_10.Reg_1bit_22.inverter_2.pmos.3 550 200
p data[22] vdd Reg_32bit_10.Reg_1bit_22.net_3 24 200
| device Reg_32bit_10.Reg_1bit_22.inverter_2.pmos.4 550 200
p data[22] vdd Reg_32bit_10.Reg_1bit_22.net_3 24 200
| end Reg_32bit_10.Reg_1bit_22.inverter_2
| device Reg_32bit_10.Reg_1bit_22.nmos_1 730 230
n inR1[11] Reg_32bit_10.Reg_1bit_22.net_2 out1[22] 24 100
| device Reg_32bit_10.Reg_1bit_22.nmos_2 730 360
n inR2[11] Reg_32bit_10.Reg_1bit_22.net_2 out2[22] 24 100
| end Reg_32bit_10.Reg_1bit_22
| begin Reg_32bit_10.Reg_1bit_23 510 3110
| begin Reg_32bit_10.Reg_1bit_23.inverter 560 210
| device Reg_32bit_10.Reg_1bit_23.inverter.nmos 550 360
n Reg_32bit_10.Reg_1bit_23.net_2 gnd Reg_32bit_10.Reg_1bit_23.net_1 24 100
| device Reg_32bit_10.Reg_1bit_23.inverter.pmos 550 200
p Reg_32bit_10.Reg_1bit_23.net_2 vdd Reg_32bit_10.Reg_1bit_23.net_1 24 200
| end Reg_32bit_10.Reg_1bit_23.inverter
| device Reg_32bit_10.Reg_1bit_23.nmos.1 390 260
n w[11] Reg_32bit_10.Reg_1bit_23.net_3 Reg_32bit_10.Reg_1bit_23.net_1 24 100
| device Reg_32bit_10.Reg_1bit_23.nmos.2 390 260
n w[11] Reg_32bit_10.Reg_1bit_23.net_3 Reg_32bit_10.Reg_1bit_23.net_1 24 100
| device Reg_32bit_10.Reg_1bit_23.nmos.3 390 260
n w[11] Reg_32bit_10.Reg_1bit_23.net_3 Reg_32bit_10.Reg_1bit_23.net_1 24 100
| device Reg_32bit_10.Reg_1bit_23.nmos.4 390 260
n w[11] Reg_32bit_10.Reg_1bit_23.net_3 Reg_32bit_10.Reg_1bit_23.net_1 24 100
| begin Reg_32bit_10.Reg_1bit_23.inverter_1 550 380
| device Reg_32bit_10.Reg_1bit_23.inverter_1.nmos.1 550 360
n Reg_32bit_10.Reg_1bit_23.net_1 gnd Reg_32bit_10.Reg_1bit_23.net_2 24 100
| device Reg_32bit_10.Reg_1bit_23.inverter_1.nmos.2 550 360
n Reg_32bit_10.Reg_1bit_23.net_1 gnd Reg_32bit_10.Reg_1bit_23.net_2 24 100
| device Reg_32bit_10.Reg_1bit_23.inverter_1.nmos.3 550 360
n Reg_32bit_10.Reg_1bit_23.net_1 gnd Reg_32bit_10.Reg_1bit_23.net_2 24 100
| device Reg_32bit_10.Reg_1bit_23.inverter_1.nmos.4 550 360
n Reg_32bit_10.Reg_1bit_23.net_1 gnd Reg_32bit_10.Reg_1bit_23.net_2 24 100
| device Reg_32bit_10.Reg_1bit_23.inverter_1.pmos.1 550 200
p Reg_32bit_10.Reg_1bit_23.net_1 vdd Reg_32bit_10.Reg_1bit_23.net_2 24 200
| device Reg_32bit_10.Reg_1bit_23.inverter_1.pmos.2 550 200
p Reg_32bit_10.Reg_1bit_23.net_1 vdd Reg_32bit_10.Reg_1bit_23.net_2 24 200
| device Reg_32bit_10.Reg_1bit_23.inverter_1.pmos.3 550 200
p Reg_32bit_10.Reg_1bit_23.net_1 vdd Reg_32bit_10.Reg_1bit_23.net_2 24 200
| device Reg_32bit_10.Reg_1bit_23.inverter_1.pmos.4 550 200
p Reg_32bit_10.Reg_1bit_23.net_1 vdd Reg_32bit_10.Reg_1bit_23.net_2 24 200
| end Reg_32bit_10.Reg_1bit_23.inverter_1
| begin Reg_32bit_10.Reg_1bit_23.inverter_2 290 260
| device Reg_32bit_10.Reg_1bit_23.inverter_2.nmos.1 550 360
n data[23] gnd Reg_32bit_10.Reg_1bit_23.net_3 24 100
| device Reg_32bit_10.Reg_1bit_23.inverter_2.nmos.2 550 360
n data[23] gnd Reg_32bit_10.Reg_1bit_23.net_3 24 100
| device Reg_32bit_10.Reg_1bit_23.inverter_2.nmos.3 550 360
n data[23] gnd Reg_32bit_10.Reg_1bit_23.net_3 24 100
| device Reg_32bit_10.Reg_1bit_23.inverter_2.nmos.4 550 360
n data[23] gnd Reg_32bit_10.Reg_1bit_23.net_3 24 100
| device Reg_32bit_10.Reg_1bit_23.inverter_2.pmos.1 550 200
p data[23] vdd Reg_32bit_10.Reg_1bit_23.net_3 24 200
| device Reg_32bit_10.Reg_1bit_23.inverter_2.pmos.2 550 200
p data[23] vdd Reg_32bit_10.Reg_1bit_23.net_3 24 200
| device Reg_32bit_10.Reg_1bit_23.inverter_2.pmos.3 550 200
p data[23] vdd Reg_32bit_10.Reg_1bit_23.net_3 24 200
| device Reg_32bit_10.Reg_1bit_23.inverter_2.pmos.4 550 200
p data[23] vdd Reg_32bit_10.Reg_1bit_23.net_3 24 200
| end Reg_32bit_10.Reg_1bit_23.inverter_2
| device Reg_32bit_10.Reg_1bit_23.nmos_1 730 230
n inR1[11] Reg_32bit_10.Reg_1bit_23.net_2 out1[23] 24 100
| device Reg_32bit_10.Reg_1bit_23.nmos_2 730 360
n inR2[11] Reg_32bit_10.Reg_1bit_23.net_2 out2[23] 24 100
| end Reg_32bit_10.Reg_1bit_23
| begin Reg_32bit_10.Reg_1bit_24 510 3250
| begin Reg_32bit_10.Reg_1bit_24.inverter 560 210
| device Reg_32bit_10.Reg_1bit_24.inverter.nmos 550 360
n Reg_32bit_10.Reg_1bit_24.net_2 gnd Reg_32bit_10.Reg_1bit_24.net_1 24 100
| device Reg_32bit_10.Reg_1bit_24.inverter.pmos 550 200
p Reg_32bit_10.Reg_1bit_24.net_2 vdd Reg_32bit_10.Reg_1bit_24.net_1 24 200
| end Reg_32bit_10.Reg_1bit_24.inverter
| device Reg_32bit_10.Reg_1bit_24.nmos.1 390 260
n w[11] Reg_32bit_10.Reg_1bit_24.net_3 Reg_32bit_10.Reg_1bit_24.net_1 24 100
| device Reg_32bit_10.Reg_1bit_24.nmos.2 390 260
n w[11] Reg_32bit_10.Reg_1bit_24.net_3 Reg_32bit_10.Reg_1bit_24.net_1 24 100
| device Reg_32bit_10.Reg_1bit_24.nmos.3 390 260
n w[11] Reg_32bit_10.Reg_1bit_24.net_3 Reg_32bit_10.Reg_1bit_24.net_1 24 100
| device Reg_32bit_10.Reg_1bit_24.nmos.4 390 260
n w[11] Reg_32bit_10.Reg_1bit_24.net_3 Reg_32bit_10.Reg_1bit_24.net_1 24 100
| begin Reg_32bit_10.Reg_1bit_24.inverter_1 550 380
| device Reg_32bit_10.Reg_1bit_24.inverter_1.nmos.1 550 360
n Reg_32bit_10.Reg_1bit_24.net_1 gnd Reg_32bit_10.Reg_1bit_24.net_2 24 100
| device Reg_32bit_10.Reg_1bit_24.inverter_1.nmos.2 550 360
n Reg_32bit_10.Reg_1bit_24.net_1 gnd Reg_32bit_10.Reg_1bit_24.net_2 24 100
| device Reg_32bit_10.Reg_1bit_24.inverter_1.nmos.3 550 360
n Reg_32bit_10.Reg_1bit_24.net_1 gnd Reg_32bit_10.Reg_1bit_24.net_2 24 100
| device Reg_32bit_10.Reg_1bit_24.inverter_1.nmos.4 550 360
n Reg_32bit_10.Reg_1bit_24.net_1 gnd Reg_32bit_10.Reg_1bit_24.net_2 24 100
| device Reg_32bit_10.Reg_1bit_24.inverter_1.pmos.1 550 200
p Reg_32bit_10.Reg_1bit_24.net_1 vdd Reg_32bit_10.Reg_1bit_24.net_2 24 200
| device Reg_32bit_10.Reg_1bit_24.inverter_1.pmos.2 550 200
p Reg_32bit_10.Reg_1bit_24.net_1 vdd Reg_32bit_10.Reg_1bit_24.net_2 24 200
| device Reg_32bit_10.Reg_1bit_24.inverter_1.pmos.3 550 200
p Reg_32bit_10.Reg_1bit_24.net_1 vdd Reg_32bit_10.Reg_1bit_24.net_2 24 200
| device Reg_32bit_10.Reg_1bit_24.inverter_1.pmos.4 550 200
p Reg_32bit_10.Reg_1bit_24.net_1 vdd Reg_32bit_10.Reg_1bit_24.net_2 24 200
| end Reg_32bit_10.Reg_1bit_24.inverter_1
| begin Reg_32bit_10.Reg_1bit_24.inverter_2 290 260
| device Reg_32bit_10.Reg_1bit_24.inverter_2.nmos.1 550 360
n data[24] gnd Reg_32bit_10.Reg_1bit_24.net_3 24 100
| device Reg_32bit_10.Reg_1bit_24.inverter_2.nmos.2 550 360
n data[24] gnd Reg_32bit_10.Reg_1bit_24.net_3 24 100
| device Reg_32bit_10.Reg_1bit_24.inverter_2.nmos.3 550 360
n data[24] gnd Reg_32bit_10.Reg_1bit_24.net_3 24 100
| device Reg_32bit_10.Reg_1bit_24.inverter_2.nmos.4 550 360
n data[24] gnd Reg_32bit_10.Reg_1bit_24.net_3 24 100
| device Reg_32bit_10.Reg_1bit_24.inverter_2.pmos.1 550 200
p data[24] vdd Reg_32bit_10.Reg_1bit_24.net_3 24 200
| device Reg_32bit_10.Reg_1bit_24.inverter_2.pmos.2 550 200
p data[24] vdd Reg_32bit_10.Reg_1bit_24.net_3 24 200
| device Reg_32bit_10.Reg_1bit_24.inverter_2.pmos.3 550 200
p data[24] vdd Reg_32bit_10.Reg_1bit_24.net_3 24 200
| device Reg_32bit_10.Reg_1bit_24.inverter_2.pmos.4 550 200
p data[24] vdd Reg_32bit_10.Reg_1bit_24.net_3 24 200
| end Reg_32bit_10.Reg_1bit_24.inverter_2
| device Reg_32bit_10.Reg_1bit_24.nmos_1 730 230
n inR1[11] Reg_32bit_10.Reg_1bit_24.net_2 out1[24] 24 100
| device Reg_32bit_10.Reg_1bit_24.nmos_2 730 360
n inR2[11] Reg_32bit_10.Reg_1bit_24.net_2 out2[24] 24 100
| end Reg_32bit_10.Reg_1bit_24
| begin Reg_32bit_10.Reg_1bit_25 510 3380
| begin Reg_32bit_10.Reg_1bit_25.inverter 560 210
| device Reg_32bit_10.Reg_1bit_25.inverter.nmos 550 360
n Reg_32bit_10.Reg_1bit_25.net_2 gnd Reg_32bit_10.Reg_1bit_25.net_1 24 100
| device Reg_32bit_10.Reg_1bit_25.inverter.pmos 550 200
p Reg_32bit_10.Reg_1bit_25.net_2 vdd Reg_32bit_10.Reg_1bit_25.net_1 24 200
| end Reg_32bit_10.Reg_1bit_25.inverter
| device Reg_32bit_10.Reg_1bit_25.nmos.1 390 260
n w[11] Reg_32bit_10.Reg_1bit_25.net_3 Reg_32bit_10.Reg_1bit_25.net_1 24 100
| device Reg_32bit_10.Reg_1bit_25.nmos.2 390 260
n w[11] Reg_32bit_10.Reg_1bit_25.net_3 Reg_32bit_10.Reg_1bit_25.net_1 24 100
| device Reg_32bit_10.Reg_1bit_25.nmos.3 390 260
n w[11] Reg_32bit_10.Reg_1bit_25.net_3 Reg_32bit_10.Reg_1bit_25.net_1 24 100
| device Reg_32bit_10.Reg_1bit_25.nmos.4 390 260
n w[11] Reg_32bit_10.Reg_1bit_25.net_3 Reg_32bit_10.Reg_1bit_25.net_1 24 100
| begin Reg_32bit_10.Reg_1bit_25.inverter_1 550 380
| device Reg_32bit_10.Reg_1bit_25.inverter_1.nmos.1 550 360
n Reg_32bit_10.Reg_1bit_25.net_1 gnd Reg_32bit_10.Reg_1bit_25.net_2 24 100
| device Reg_32bit_10.Reg_1bit_25.inverter_1.nmos.2 550 360
n Reg_32bit_10.Reg_1bit_25.net_1 gnd Reg_32bit_10.Reg_1bit_25.net_2 24 100
| device Reg_32bit_10.Reg_1bit_25.inverter_1.nmos.3 550 360
n Reg_32bit_10.Reg_1bit_25.net_1 gnd Reg_32bit_10.Reg_1bit_25.net_2 24 100
| device Reg_32bit_10.Reg_1bit_25.inverter_1.nmos.4 550 360
n Reg_32bit_10.Reg_1bit_25.net_1 gnd Reg_32bit_10.Reg_1bit_25.net_2 24 100
| device Reg_32bit_10.Reg_1bit_25.inverter_1.pmos.1 550 200
p Reg_32bit_10.Reg_1bit_25.net_1 vdd Reg_32bit_10.Reg_1bit_25.net_2 24 200
| device Reg_32bit_10.Reg_1bit_25.inverter_1.pmos.2 550 200
p Reg_32bit_10.Reg_1bit_25.net_1 vdd Reg_32bit_10.Reg_1bit_25.net_2 24 200
| device Reg_32bit_10.Reg_1bit_25.inverter_1.pmos.3 550 200
p Reg_32bit_10.Reg_1bit_25.net_1 vdd Reg_32bit_10.Reg_1bit_25.net_2 24 200
| device Reg_32bit_10.Reg_1bit_25.inverter_1.pmos.4 550 200
p Reg_32bit_10.Reg_1bit_25.net_1 vdd Reg_32bit_10.Reg_1bit_25.net_2 24 200
| end Reg_32bit_10.Reg_1bit_25.inverter_1
| begin Reg_32bit_10.Reg_1bit_25.inverter_2 290 260
| device Reg_32bit_10.Reg_1bit_25.inverter_2.nmos.1 550 360
n data[25] gnd Reg_32bit_10.Reg_1bit_25.net_3 24 100
| device Reg_32bit_10.Reg_1bit_25.inverter_2.nmos.2 550 360
n data[25] gnd Reg_32bit_10.Reg_1bit_25.net_3 24 100
| device Reg_32bit_10.Reg_1bit_25.inverter_2.nmos.3 550 360
n data[25] gnd Reg_32bit_10.Reg_1bit_25.net_3 24 100
| device Reg_32bit_10.Reg_1bit_25.inverter_2.nmos.4 550 360
n data[25] gnd Reg_32bit_10.Reg_1bit_25.net_3 24 100
| device Reg_32bit_10.Reg_1bit_25.inverter_2.pmos.1 550 200
p data[25] vdd Reg_32bit_10.Reg_1bit_25.net_3 24 200
| device Reg_32bit_10.Reg_1bit_25.inverter_2.pmos.2 550 200
p data[25] vdd Reg_32bit_10.Reg_1bit_25.net_3 24 200
| device Reg_32bit_10.Reg_1bit_25.inverter_2.pmos.3 550 200
p data[25] vdd Reg_32bit_10.Reg_1bit_25.net_3 24 200
| device Reg_32bit_10.Reg_1bit_25.inverter_2.pmos.4 550 200
p data[25] vdd Reg_32bit_10.Reg_1bit_25.net_3 24 200
| end Reg_32bit_10.Reg_1bit_25.inverter_2
| device Reg_32bit_10.Reg_1bit_25.nmos_1 730 230
n inR1[11] Reg_32bit_10.Reg_1bit_25.net_2 out1[25] 24 100
| device Reg_32bit_10.Reg_1bit_25.nmos_2 730 360
n inR2[11] Reg_32bit_10.Reg_1bit_25.net_2 out2[25] 24 100
| end Reg_32bit_10.Reg_1bit_25
| begin Reg_32bit_10.Reg_1bit_26 510 3510
| begin Reg_32bit_10.Reg_1bit_26.inverter 560 210
| device Reg_32bit_10.Reg_1bit_26.inverter.nmos 550 360
n Reg_32bit_10.Reg_1bit_26.net_2 gnd Reg_32bit_10.Reg_1bit_26.net_1 24 100
| device Reg_32bit_10.Reg_1bit_26.inverter.pmos 550 200
p Reg_32bit_10.Reg_1bit_26.net_2 vdd Reg_32bit_10.Reg_1bit_26.net_1 24 200
| end Reg_32bit_10.Reg_1bit_26.inverter
| device Reg_32bit_10.Reg_1bit_26.nmos.1 390 260
n w[11] Reg_32bit_10.Reg_1bit_26.net_3 Reg_32bit_10.Reg_1bit_26.net_1 24 100
| device Reg_32bit_10.Reg_1bit_26.nmos.2 390 260
n w[11] Reg_32bit_10.Reg_1bit_26.net_3 Reg_32bit_10.Reg_1bit_26.net_1 24 100
| device Reg_32bit_10.Reg_1bit_26.nmos.3 390 260
n w[11] Reg_32bit_10.Reg_1bit_26.net_3 Reg_32bit_10.Reg_1bit_26.net_1 24 100
| device Reg_32bit_10.Reg_1bit_26.nmos.4 390 260
n w[11] Reg_32bit_10.Reg_1bit_26.net_3 Reg_32bit_10.Reg_1bit_26.net_1 24 100
| begin Reg_32bit_10.Reg_1bit_26.inverter_1 550 380
| device Reg_32bit_10.Reg_1bit_26.inverter_1.nmos.1 550 360
n Reg_32bit_10.Reg_1bit_26.net_1 gnd Reg_32bit_10.Reg_1bit_26.net_2 24 100
| device Reg_32bit_10.Reg_1bit_26.inverter_1.nmos.2 550 360
n Reg_32bit_10.Reg_1bit_26.net_1 gnd Reg_32bit_10.Reg_1bit_26.net_2 24 100
| device Reg_32bit_10.Reg_1bit_26.inverter_1.nmos.3 550 360
n Reg_32bit_10.Reg_1bit_26.net_1 gnd Reg_32bit_10.Reg_1bit_26.net_2 24 100
| device Reg_32bit_10.Reg_1bit_26.inverter_1.nmos.4 550 360
n Reg_32bit_10.Reg_1bit_26.net_1 gnd Reg_32bit_10.Reg_1bit_26.net_2 24 100
| device Reg_32bit_10.Reg_1bit_26.inverter_1.pmos.1 550 200
p Reg_32bit_10.Reg_1bit_26.net_1 vdd Reg_32bit_10.Reg_1bit_26.net_2 24 200
| device Reg_32bit_10.Reg_1bit_26.inverter_1.pmos.2 550 200
p Reg_32bit_10.Reg_1bit_26.net_1 vdd Reg_32bit_10.Reg_1bit_26.net_2 24 200
| device Reg_32bit_10.Reg_1bit_26.inverter_1.pmos.3 550 200
p Reg_32bit_10.Reg_1bit_26.net_1 vdd Reg_32bit_10.Reg_1bit_26.net_2 24 200
| device Reg_32bit_10.Reg_1bit_26.inverter_1.pmos.4 550 200
p Reg_32bit_10.Reg_1bit_26.net_1 vdd Reg_32bit_10.Reg_1bit_26.net_2 24 200
| end Reg_32bit_10.Reg_1bit_26.inverter_1
| begin Reg_32bit_10.Reg_1bit_26.inverter_2 290 260
| device Reg_32bit_10.Reg_1bit_26.inverter_2.nmos.1 550 360
n data[26] gnd Reg_32bit_10.Reg_1bit_26.net_3 24 100
| device Reg_32bit_10.Reg_1bit_26.inverter_2.nmos.2 550 360
n data[26] gnd Reg_32bit_10.Reg_1bit_26.net_3 24 100
| device Reg_32bit_10.Reg_1bit_26.inverter_2.nmos.3 550 360
n data[26] gnd Reg_32bit_10.Reg_1bit_26.net_3 24 100
| device Reg_32bit_10.Reg_1bit_26.inverter_2.nmos.4 550 360
n data[26] gnd Reg_32bit_10.Reg_1bit_26.net_3 24 100
| device Reg_32bit_10.Reg_1bit_26.inverter_2.pmos.1 550 200
p data[26] vdd Reg_32bit_10.Reg_1bit_26.net_3 24 200
| device Reg_32bit_10.Reg_1bit_26.inverter_2.pmos.2 550 200
p data[26] vdd Reg_32bit_10.Reg_1bit_26.net_3 24 200
| device Reg_32bit_10.Reg_1bit_26.inverter_2.pmos.3 550 200
p data[26] vdd Reg_32bit_10.Reg_1bit_26.net_3 24 200
| device Reg_32bit_10.Reg_1bit_26.inverter_2.pmos.4 550 200
p data[26] vdd Reg_32bit_10.Reg_1bit_26.net_3 24 200
| end Reg_32bit_10.Reg_1bit_26.inverter_2
| device Reg_32bit_10.Reg_1bit_26.nmos_1 730 230
n inR1[11] Reg_32bit_10.Reg_1bit_26.net_2 out1[26] 24 100
| device Reg_32bit_10.Reg_1bit_26.nmos_2 730 360
n inR2[11] Reg_32bit_10.Reg_1bit_26.net_2 out2[26] 24 100
| end Reg_32bit_10.Reg_1bit_26
| begin Reg_32bit_10.Reg_1bit_27 510 3640
| begin Reg_32bit_10.Reg_1bit_27.inverter 560 210
| device Reg_32bit_10.Reg_1bit_27.inverter.nmos 550 360
n Reg_32bit_10.Reg_1bit_27.net_2 gnd Reg_32bit_10.Reg_1bit_27.net_1 24 100
| device Reg_32bit_10.Reg_1bit_27.inverter.pmos 550 200
p Reg_32bit_10.Reg_1bit_27.net_2 vdd Reg_32bit_10.Reg_1bit_27.net_1 24 200
| end Reg_32bit_10.Reg_1bit_27.inverter
| device Reg_32bit_10.Reg_1bit_27.nmos.1 390 260
n w[11] Reg_32bit_10.Reg_1bit_27.net_3 Reg_32bit_10.Reg_1bit_27.net_1 24 100
| device Reg_32bit_10.Reg_1bit_27.nmos.2 390 260
n w[11] Reg_32bit_10.Reg_1bit_27.net_3 Reg_32bit_10.Reg_1bit_27.net_1 24 100
| device Reg_32bit_10.Reg_1bit_27.nmos.3 390 260
n w[11] Reg_32bit_10.Reg_1bit_27.net_3 Reg_32bit_10.Reg_1bit_27.net_1 24 100
| device Reg_32bit_10.Reg_1bit_27.nmos.4 390 260
n w[11] Reg_32bit_10.Reg_1bit_27.net_3 Reg_32bit_10.Reg_1bit_27.net_1 24 100
| begin Reg_32bit_10.Reg_1bit_27.inverter_1 550 380
| device Reg_32bit_10.Reg_1bit_27.inverter_1.nmos.1 550 360
n Reg_32bit_10.Reg_1bit_27.net_1 gnd Reg_32bit_10.Reg_1bit_27.net_2 24 100
| device Reg_32bit_10.Reg_1bit_27.inverter_1.nmos.2 550 360
n Reg_32bit_10.Reg_1bit_27.net_1 gnd Reg_32bit_10.Reg_1bit_27.net_2 24 100
| device Reg_32bit_10.Reg_1bit_27.inverter_1.nmos.3 550 360
n Reg_32bit_10.Reg_1bit_27.net_1 gnd Reg_32bit_10.Reg_1bit_27.net_2 24 100
| device Reg_32bit_10.Reg_1bit_27.inverter_1.nmos.4 550 360
n Reg_32bit_10.Reg_1bit_27.net_1 gnd Reg_32bit_10.Reg_1bit_27.net_2 24 100
| device Reg_32bit_10.Reg_1bit_27.inverter_1.pmos.1 550 200
p Reg_32bit_10.Reg_1bit_27.net_1 vdd Reg_32bit_10.Reg_1bit_27.net_2 24 200
| device Reg_32bit_10.Reg_1bit_27.inverter_1.pmos.2 550 200
p Reg_32bit_10.Reg_1bit_27.net_1 vdd Reg_32bit_10.Reg_1bit_27.net_2 24 200
| device Reg_32bit_10.Reg_1bit_27.inverter_1.pmos.3 550 200
p Reg_32bit_10.Reg_1bit_27.net_1 vdd Reg_32bit_10.Reg_1bit_27.net_2 24 200
| device Reg_32bit_10.Reg_1bit_27.inverter_1.pmos.4 550 200
p Reg_32bit_10.Reg_1bit_27.net_1 vdd Reg_32bit_10.Reg_1bit_27.net_2 24 200
| end Reg_32bit_10.Reg_1bit_27.inverter_1
| begin Reg_32bit_10.Reg_1bit_27.inverter_2 290 260
| device Reg_32bit_10.Reg_1bit_27.inverter_2.nmos.1 550 360
n data[27] gnd Reg_32bit_10.Reg_1bit_27.net_3 24 100
| device Reg_32bit_10.Reg_1bit_27.inverter_2.nmos.2 550 360
n data[27] gnd Reg_32bit_10.Reg_1bit_27.net_3 24 100
| device Reg_32bit_10.Reg_1bit_27.inverter_2.nmos.3 550 360
n data[27] gnd Reg_32bit_10.Reg_1bit_27.net_3 24 100
| device Reg_32bit_10.Reg_1bit_27.inverter_2.nmos.4 550 360
n data[27] gnd Reg_32bit_10.Reg_1bit_27.net_3 24 100
| device Reg_32bit_10.Reg_1bit_27.inverter_2.pmos.1 550 200
p data[27] vdd Reg_32bit_10.Reg_1bit_27.net_3 24 200
| device Reg_32bit_10.Reg_1bit_27.inverter_2.pmos.2 550 200
p data[27] vdd Reg_32bit_10.Reg_1bit_27.net_3 24 200
| device Reg_32bit_10.Reg_1bit_27.inverter_2.pmos.3 550 200
p data[27] vdd Reg_32bit_10.Reg_1bit_27.net_3 24 200
| device Reg_32bit_10.Reg_1bit_27.inverter_2.pmos.4 550 200
p data[27] vdd Reg_32bit_10.Reg_1bit_27.net_3 24 200
| end Reg_32bit_10.Reg_1bit_27.inverter_2
| device Reg_32bit_10.Reg_1bit_27.nmos_1 730 230
n inR1[11] Reg_32bit_10.Reg_1bit_27.net_2 out1[27] 24 100
| device Reg_32bit_10.Reg_1bit_27.nmos_2 730 360
n inR2[11] Reg_32bit_10.Reg_1bit_27.net_2 out2[27] 24 100
| end Reg_32bit_10.Reg_1bit_27
| begin Reg_32bit_10.Reg_1bit_28 510 3770
| begin Reg_32bit_10.Reg_1bit_28.inverter 560 210
| device Reg_32bit_10.Reg_1bit_28.inverter.nmos 550 360
n Reg_32bit_10.Reg_1bit_28.net_2 gnd Reg_32bit_10.Reg_1bit_28.net_1 24 100
| device Reg_32bit_10.Reg_1bit_28.inverter.pmos 550 200
p Reg_32bit_10.Reg_1bit_28.net_2 vdd Reg_32bit_10.Reg_1bit_28.net_1 24 200
| end Reg_32bit_10.Reg_1bit_28.inverter
| device Reg_32bit_10.Reg_1bit_28.nmos.1 390 260
n w[11] Reg_32bit_10.Reg_1bit_28.net_3 Reg_32bit_10.Reg_1bit_28.net_1 24 100
| device Reg_32bit_10.Reg_1bit_28.nmos.2 390 260
n w[11] Reg_32bit_10.Reg_1bit_28.net_3 Reg_32bit_10.Reg_1bit_28.net_1 24 100
| device Reg_32bit_10.Reg_1bit_28.nmos.3 390 260
n w[11] Reg_32bit_10.Reg_1bit_28.net_3 Reg_32bit_10.Reg_1bit_28.net_1 24 100
| device Reg_32bit_10.Reg_1bit_28.nmos.4 390 260
n w[11] Reg_32bit_10.Reg_1bit_28.net_3 Reg_32bit_10.Reg_1bit_28.net_1 24 100
| begin Reg_32bit_10.Reg_1bit_28.inverter_1 550 380
| device Reg_32bit_10.Reg_1bit_28.inverter_1.nmos.1 550 360
n Reg_32bit_10.Reg_1bit_28.net_1 gnd Reg_32bit_10.Reg_1bit_28.net_2 24 100
| device Reg_32bit_10.Reg_1bit_28.inverter_1.nmos.2 550 360
n Reg_32bit_10.Reg_1bit_28.net_1 gnd Reg_32bit_10.Reg_1bit_28.net_2 24 100
| device Reg_32bit_10.Reg_1bit_28.inverter_1.nmos.3 550 360
n Reg_32bit_10.Reg_1bit_28.net_1 gnd Reg_32bit_10.Reg_1bit_28.net_2 24 100
| device Reg_32bit_10.Reg_1bit_28.inverter_1.nmos.4 550 360
n Reg_32bit_10.Reg_1bit_28.net_1 gnd Reg_32bit_10.Reg_1bit_28.net_2 24 100
| device Reg_32bit_10.Reg_1bit_28.inverter_1.pmos.1 550 200
p Reg_32bit_10.Reg_1bit_28.net_1 vdd Reg_32bit_10.Reg_1bit_28.net_2 24 200
| device Reg_32bit_10.Reg_1bit_28.inverter_1.pmos.2 550 200
p Reg_32bit_10.Reg_1bit_28.net_1 vdd Reg_32bit_10.Reg_1bit_28.net_2 24 200
| device Reg_32bit_10.Reg_1bit_28.inverter_1.pmos.3 550 200
p Reg_32bit_10.Reg_1bit_28.net_1 vdd Reg_32bit_10.Reg_1bit_28.net_2 24 200
| device Reg_32bit_10.Reg_1bit_28.inverter_1.pmos.4 550 200
p Reg_32bit_10.Reg_1bit_28.net_1 vdd Reg_32bit_10.Reg_1bit_28.net_2 24 200
| end Reg_32bit_10.Reg_1bit_28.inverter_1
| begin Reg_32bit_10.Reg_1bit_28.inverter_2 290 260
| device Reg_32bit_10.Reg_1bit_28.inverter_2.nmos.1 550 360
n data[28] gnd Reg_32bit_10.Reg_1bit_28.net_3 24 100
| device Reg_32bit_10.Reg_1bit_28.inverter_2.nmos.2 550 360
n data[28] gnd Reg_32bit_10.Reg_1bit_28.net_3 24 100
| device Reg_32bit_10.Reg_1bit_28.inverter_2.nmos.3 550 360
n data[28] gnd Reg_32bit_10.Reg_1bit_28.net_3 24 100
| device Reg_32bit_10.Reg_1bit_28.inverter_2.nmos.4 550 360
n data[28] gnd Reg_32bit_10.Reg_1bit_28.net_3 24 100
| device Reg_32bit_10.Reg_1bit_28.inverter_2.pmos.1 550 200
p data[28] vdd Reg_32bit_10.Reg_1bit_28.net_3 24 200
| device Reg_32bit_10.Reg_1bit_28.inverter_2.pmos.2 550 200
p data[28] vdd Reg_32bit_10.Reg_1bit_28.net_3 24 200
| device Reg_32bit_10.Reg_1bit_28.inverter_2.pmos.3 550 200
p data[28] vdd Reg_32bit_10.Reg_1bit_28.net_3 24 200
| device Reg_32bit_10.Reg_1bit_28.inverter_2.pmos.4 550 200
p data[28] vdd Reg_32bit_10.Reg_1bit_28.net_3 24 200
| end Reg_32bit_10.Reg_1bit_28.inverter_2
| device Reg_32bit_10.Reg_1bit_28.nmos_1 730 230
n inR1[11] Reg_32bit_10.Reg_1bit_28.net_2 out1[28] 24 100
| device Reg_32bit_10.Reg_1bit_28.nmos_2 730 360
n inR2[11] Reg_32bit_10.Reg_1bit_28.net_2 out2[28] 24 100
| end Reg_32bit_10.Reg_1bit_28
| begin Reg_32bit_10.Reg_1bit_29 510 3900
| begin Reg_32bit_10.Reg_1bit_29.inverter 560 210
| device Reg_32bit_10.Reg_1bit_29.inverter.nmos 550 360
n Reg_32bit_10.Reg_1bit_29.net_2 gnd Reg_32bit_10.Reg_1bit_29.net_1 24 100
| device Reg_32bit_10.Reg_1bit_29.inverter.pmos 550 200
p Reg_32bit_10.Reg_1bit_29.net_2 vdd Reg_32bit_10.Reg_1bit_29.net_1 24 200
| end Reg_32bit_10.Reg_1bit_29.inverter
| device Reg_32bit_10.Reg_1bit_29.nmos.1 390 260
n w[11] Reg_32bit_10.Reg_1bit_29.net_3 Reg_32bit_10.Reg_1bit_29.net_1 24 100
| device Reg_32bit_10.Reg_1bit_29.nmos.2 390 260
n w[11] Reg_32bit_10.Reg_1bit_29.net_3 Reg_32bit_10.Reg_1bit_29.net_1 24 100
| device Reg_32bit_10.Reg_1bit_29.nmos.3 390 260
n w[11] Reg_32bit_10.Reg_1bit_29.net_3 Reg_32bit_10.Reg_1bit_29.net_1 24 100
| device Reg_32bit_10.Reg_1bit_29.nmos.4 390 260
n w[11] Reg_32bit_10.Reg_1bit_29.net_3 Reg_32bit_10.Reg_1bit_29.net_1 24 100
| begin Reg_32bit_10.Reg_1bit_29.inverter_1 550 380
| device Reg_32bit_10.Reg_1bit_29.inverter_1.nmos.1 550 360
n Reg_32bit_10.Reg_1bit_29.net_1 gnd Reg_32bit_10.Reg_1bit_29.net_2 24 100
| device Reg_32bit_10.Reg_1bit_29.inverter_1.nmos.2 550 360
n Reg_32bit_10.Reg_1bit_29.net_1 gnd Reg_32bit_10.Reg_1bit_29.net_2 24 100
| device Reg_32bit_10.Reg_1bit_29.inverter_1.nmos.3 550 360
n Reg_32bit_10.Reg_1bit_29.net_1 gnd Reg_32bit_10.Reg_1bit_29.net_2 24 100
| device Reg_32bit_10.Reg_1bit_29.inverter_1.nmos.4 550 360
n Reg_32bit_10.Reg_1bit_29.net_1 gnd Reg_32bit_10.Reg_1bit_29.net_2 24 100
| device Reg_32bit_10.Reg_1bit_29.inverter_1.pmos.1 550 200
p Reg_32bit_10.Reg_1bit_29.net_1 vdd Reg_32bit_10.Reg_1bit_29.net_2 24 200
| device Reg_32bit_10.Reg_1bit_29.inverter_1.pmos.2 550 200
p Reg_32bit_10.Reg_1bit_29.net_1 vdd Reg_32bit_10.Reg_1bit_29.net_2 24 200
| device Reg_32bit_10.Reg_1bit_29.inverter_1.pmos.3 550 200
p Reg_32bit_10.Reg_1bit_29.net_1 vdd Reg_32bit_10.Reg_1bit_29.net_2 24 200
| device Reg_32bit_10.Reg_1bit_29.inverter_1.pmos.4 550 200
p Reg_32bit_10.Reg_1bit_29.net_1 vdd Reg_32bit_10.Reg_1bit_29.net_2 24 200
| end Reg_32bit_10.Reg_1bit_29.inverter_1
| begin Reg_32bit_10.Reg_1bit_29.inverter_2 290 260
| device Reg_32bit_10.Reg_1bit_29.inverter_2.nmos.1 550 360
n data[29] gnd Reg_32bit_10.Reg_1bit_29.net_3 24 100
| device Reg_32bit_10.Reg_1bit_29.inverter_2.nmos.2 550 360
n data[29] gnd Reg_32bit_10.Reg_1bit_29.net_3 24 100
| device Reg_32bit_10.Reg_1bit_29.inverter_2.nmos.3 550 360
n data[29] gnd Reg_32bit_10.Reg_1bit_29.net_3 24 100
| device Reg_32bit_10.Reg_1bit_29.inverter_2.nmos.4 550 360
n data[29] gnd Reg_32bit_10.Reg_1bit_29.net_3 24 100
| device Reg_32bit_10.Reg_1bit_29.inverter_2.pmos.1 550 200
p data[29] vdd Reg_32bit_10.Reg_1bit_29.net_3 24 200
| device Reg_32bit_10.Reg_1bit_29.inverter_2.pmos.2 550 200
p data[29] vdd Reg_32bit_10.Reg_1bit_29.net_3 24 200
| device Reg_32bit_10.Reg_1bit_29.inverter_2.pmos.3 550 200
p data[29] vdd Reg_32bit_10.Reg_1bit_29.net_3 24 200
| device Reg_32bit_10.Reg_1bit_29.inverter_2.pmos.4 550 200
p data[29] vdd Reg_32bit_10.Reg_1bit_29.net_3 24 200
| end Reg_32bit_10.Reg_1bit_29.inverter_2
| device Reg_32bit_10.Reg_1bit_29.nmos_1 730 230
n inR1[11] Reg_32bit_10.Reg_1bit_29.net_2 out1[29] 24 100
| device Reg_32bit_10.Reg_1bit_29.nmos_2 730 360
n inR2[11] Reg_32bit_10.Reg_1bit_29.net_2 out2[29] 24 100
| end Reg_32bit_10.Reg_1bit_29
| begin Reg_32bit_10.Reg_1bit_30 510 4030
| begin Reg_32bit_10.Reg_1bit_30.inverter 560 210
| device Reg_32bit_10.Reg_1bit_30.inverter.nmos 550 360
n Reg_32bit_10.Reg_1bit_30.net_2 gnd Reg_32bit_10.Reg_1bit_30.net_1 24 100
| device Reg_32bit_10.Reg_1bit_30.inverter.pmos 550 200
p Reg_32bit_10.Reg_1bit_30.net_2 vdd Reg_32bit_10.Reg_1bit_30.net_1 24 200
| end Reg_32bit_10.Reg_1bit_30.inverter
| device Reg_32bit_10.Reg_1bit_30.nmos.1 390 260
n w[11] Reg_32bit_10.Reg_1bit_30.net_3 Reg_32bit_10.Reg_1bit_30.net_1 24 100
| device Reg_32bit_10.Reg_1bit_30.nmos.2 390 260
n w[11] Reg_32bit_10.Reg_1bit_30.net_3 Reg_32bit_10.Reg_1bit_30.net_1 24 100
| device Reg_32bit_10.Reg_1bit_30.nmos.3 390 260
n w[11] Reg_32bit_10.Reg_1bit_30.net_3 Reg_32bit_10.Reg_1bit_30.net_1 24 100
| device Reg_32bit_10.Reg_1bit_30.nmos.4 390 260
n w[11] Reg_32bit_10.Reg_1bit_30.net_3 Reg_32bit_10.Reg_1bit_30.net_1 24 100
| begin Reg_32bit_10.Reg_1bit_30.inverter_1 550 380
| device Reg_32bit_10.Reg_1bit_30.inverter_1.nmos.1 550 360
n Reg_32bit_10.Reg_1bit_30.net_1 gnd Reg_32bit_10.Reg_1bit_30.net_2 24 100
| device Reg_32bit_10.Reg_1bit_30.inverter_1.nmos.2 550 360
n Reg_32bit_10.Reg_1bit_30.net_1 gnd Reg_32bit_10.Reg_1bit_30.net_2 24 100
| device Reg_32bit_10.Reg_1bit_30.inverter_1.nmos.3 550 360
n Reg_32bit_10.Reg_1bit_30.net_1 gnd Reg_32bit_10.Reg_1bit_30.net_2 24 100
| device Reg_32bit_10.Reg_1bit_30.inverter_1.nmos.4 550 360
n Reg_32bit_10.Reg_1bit_30.net_1 gnd Reg_32bit_10.Reg_1bit_30.net_2 24 100
| device Reg_32bit_10.Reg_1bit_30.inverter_1.pmos.1 550 200
p Reg_32bit_10.Reg_1bit_30.net_1 vdd Reg_32bit_10.Reg_1bit_30.net_2 24 200
| device Reg_32bit_10.Reg_1bit_30.inverter_1.pmos.2 550 200
p Reg_32bit_10.Reg_1bit_30.net_1 vdd Reg_32bit_10.Reg_1bit_30.net_2 24 200
| device Reg_32bit_10.Reg_1bit_30.inverter_1.pmos.3 550 200
p Reg_32bit_10.Reg_1bit_30.net_1 vdd Reg_32bit_10.Reg_1bit_30.net_2 24 200
| device Reg_32bit_10.Reg_1bit_30.inverter_1.pmos.4 550 200
p Reg_32bit_10.Reg_1bit_30.net_1 vdd Reg_32bit_10.Reg_1bit_30.net_2 24 200
| end Reg_32bit_10.Reg_1bit_30.inverter_1
| begin Reg_32bit_10.Reg_1bit_30.inverter_2 290 260
| device Reg_32bit_10.Reg_1bit_30.inverter_2.nmos.1 550 360
n data[30] gnd Reg_32bit_10.Reg_1bit_30.net_3 24 100
| device Reg_32bit_10.Reg_1bit_30.inverter_2.nmos.2 550 360
n data[30] gnd Reg_32bit_10.Reg_1bit_30.net_3 24 100
| device Reg_32bit_10.Reg_1bit_30.inverter_2.nmos.3 550 360
n data[30] gnd Reg_32bit_10.Reg_1bit_30.net_3 24 100
| device Reg_32bit_10.Reg_1bit_30.inverter_2.nmos.4 550 360
n data[30] gnd Reg_32bit_10.Reg_1bit_30.net_3 24 100
| device Reg_32bit_10.Reg_1bit_30.inverter_2.pmos.1 550 200
p data[30] vdd Reg_32bit_10.Reg_1bit_30.net_3 24 200
| device Reg_32bit_10.Reg_1bit_30.inverter_2.pmos.2 550 200
p data[30] vdd Reg_32bit_10.Reg_1bit_30.net_3 24 200
| device Reg_32bit_10.Reg_1bit_30.inverter_2.pmos.3 550 200
p data[30] vdd Reg_32bit_10.Reg_1bit_30.net_3 24 200
| device Reg_32bit_10.Reg_1bit_30.inverter_2.pmos.4 550 200
p data[30] vdd Reg_32bit_10.Reg_1bit_30.net_3 24 200
| end Reg_32bit_10.Reg_1bit_30.inverter_2
| device Reg_32bit_10.Reg_1bit_30.nmos_1 730 230
n inR1[11] Reg_32bit_10.Reg_1bit_30.net_2 out1[30] 24 100
| device Reg_32bit_10.Reg_1bit_30.nmos_2 730 360
n inR2[11] Reg_32bit_10.Reg_1bit_30.net_2 out2[30] 24 100
| end Reg_32bit_10.Reg_1bit_30
| begin Reg_32bit_10.Reg_1bit_31 510 4160
| begin Reg_32bit_10.Reg_1bit_31.inverter 560 210
| device Reg_32bit_10.Reg_1bit_31.inverter.nmos 550 360
n Reg_32bit_10.Reg_1bit_31.net_2 gnd Reg_32bit_10.Reg_1bit_31.net_1 24 100
| device Reg_32bit_10.Reg_1bit_31.inverter.pmos 550 200
p Reg_32bit_10.Reg_1bit_31.net_2 vdd Reg_32bit_10.Reg_1bit_31.net_1 24 200
| end Reg_32bit_10.Reg_1bit_31.inverter
| device Reg_32bit_10.Reg_1bit_31.nmos.1 390 260
n w[11] Reg_32bit_10.Reg_1bit_31.net_3 Reg_32bit_10.Reg_1bit_31.net_1 24 100
| device Reg_32bit_10.Reg_1bit_31.nmos.2 390 260
n w[11] Reg_32bit_10.Reg_1bit_31.net_3 Reg_32bit_10.Reg_1bit_31.net_1 24 100
| device Reg_32bit_10.Reg_1bit_31.nmos.3 390 260
n w[11] Reg_32bit_10.Reg_1bit_31.net_3 Reg_32bit_10.Reg_1bit_31.net_1 24 100
| device Reg_32bit_10.Reg_1bit_31.nmos.4 390 260
n w[11] Reg_32bit_10.Reg_1bit_31.net_3 Reg_32bit_10.Reg_1bit_31.net_1 24 100
| begin Reg_32bit_10.Reg_1bit_31.inverter_1 550 380
| device Reg_32bit_10.Reg_1bit_31.inverter_1.nmos.1 550 360
n Reg_32bit_10.Reg_1bit_31.net_1 gnd Reg_32bit_10.Reg_1bit_31.net_2 24 100
| device Reg_32bit_10.Reg_1bit_31.inverter_1.nmos.2 550 360
n Reg_32bit_10.Reg_1bit_31.net_1 gnd Reg_32bit_10.Reg_1bit_31.net_2 24 100
| device Reg_32bit_10.Reg_1bit_31.inverter_1.nmos.3 550 360
n Reg_32bit_10.Reg_1bit_31.net_1 gnd Reg_32bit_10.Reg_1bit_31.net_2 24 100
| device Reg_32bit_10.Reg_1bit_31.inverter_1.nmos.4 550 360
n Reg_32bit_10.Reg_1bit_31.net_1 gnd Reg_32bit_10.Reg_1bit_31.net_2 24 100
| device Reg_32bit_10.Reg_1bit_31.inverter_1.pmos.1 550 200
p Reg_32bit_10.Reg_1bit_31.net_1 vdd Reg_32bit_10.Reg_1bit_31.net_2 24 200
| device Reg_32bit_10.Reg_1bit_31.inverter_1.pmos.2 550 200
p Reg_32bit_10.Reg_1bit_31.net_1 vdd Reg_32bit_10.Reg_1bit_31.net_2 24 200
| device Reg_32bit_10.Reg_1bit_31.inverter_1.pmos.3 550 200
p Reg_32bit_10.Reg_1bit_31.net_1 vdd Reg_32bit_10.Reg_1bit_31.net_2 24 200
| device Reg_32bit_10.Reg_1bit_31.inverter_1.pmos.4 550 200
p Reg_32bit_10.Reg_1bit_31.net_1 vdd Reg_32bit_10.Reg_1bit_31.net_2 24 200
| end Reg_32bit_10.Reg_1bit_31.inverter_1
| begin Reg_32bit_10.Reg_1bit_31.inverter_2 290 260
| device Reg_32bit_10.Reg_1bit_31.inverter_2.nmos.1 550 360
n data[31] gnd Reg_32bit_10.Reg_1bit_31.net_3 24 100
| device Reg_32bit_10.Reg_1bit_31.inverter_2.nmos.2 550 360
n data[31] gnd Reg_32bit_10.Reg_1bit_31.net_3 24 100
| device Reg_32bit_10.Reg_1bit_31.inverter_2.nmos.3 550 360
n data[31] gnd Reg_32bit_10.Reg_1bit_31.net_3 24 100
| device Reg_32bit_10.Reg_1bit_31.inverter_2.nmos.4 550 360
n data[31] gnd Reg_32bit_10.Reg_1bit_31.net_3 24 100
| device Reg_32bit_10.Reg_1bit_31.inverter_2.pmos.1 550 200
p data[31] vdd Reg_32bit_10.Reg_1bit_31.net_3 24 200
| device Reg_32bit_10.Reg_1bit_31.inverter_2.pmos.2 550 200
p data[31] vdd Reg_32bit_10.Reg_1bit_31.net_3 24 200
| device Reg_32bit_10.Reg_1bit_31.inverter_2.pmos.3 550 200
p data[31] vdd Reg_32bit_10.Reg_1bit_31.net_3 24 200
| device Reg_32bit_10.Reg_1bit_31.inverter_2.pmos.4 550 200
p data[31] vdd Reg_32bit_10.Reg_1bit_31.net_3 24 200
| end Reg_32bit_10.Reg_1bit_31.inverter_2
| device Reg_32bit_10.Reg_1bit_31.nmos_1 730 230
n inR1[11] Reg_32bit_10.Reg_1bit_31.net_2 out1[31] 24 100
| device Reg_32bit_10.Reg_1bit_31.nmos_2 730 360
n inR2[11] Reg_32bit_10.Reg_1bit_31.net_2 out2[31] 24 100
| end Reg_32bit_10.Reg_1bit_31
| end Reg_32bit_10
| begin Reg_32bit_11 940 1380
| begin Reg_32bit_11.Reg_1bit 510 100
| begin Reg_32bit_11.Reg_1bit.inverter 560 210
| device Reg_32bit_11.Reg_1bit.inverter.nmos 550 360
n Reg_32bit_11.Reg_1bit.net_2 gnd Reg_32bit_11.Reg_1bit.net_1 24 100
| device Reg_32bit_11.Reg_1bit.inverter.pmos 550 200
p Reg_32bit_11.Reg_1bit.net_2 vdd Reg_32bit_11.Reg_1bit.net_1 24 200
| end Reg_32bit_11.Reg_1bit.inverter
| device Reg_32bit_11.Reg_1bit.nmos.1 390 260
n w[12] Reg_32bit_11.Reg_1bit.net_3 Reg_32bit_11.Reg_1bit.net_1 24 100
| device Reg_32bit_11.Reg_1bit.nmos.2 390 260
n w[12] Reg_32bit_11.Reg_1bit.net_3 Reg_32bit_11.Reg_1bit.net_1 24 100
| device Reg_32bit_11.Reg_1bit.nmos.3 390 260
n w[12] Reg_32bit_11.Reg_1bit.net_3 Reg_32bit_11.Reg_1bit.net_1 24 100
| device Reg_32bit_11.Reg_1bit.nmos.4 390 260
n w[12] Reg_32bit_11.Reg_1bit.net_3 Reg_32bit_11.Reg_1bit.net_1 24 100
| begin Reg_32bit_11.Reg_1bit.inverter_1 550 380
| device Reg_32bit_11.Reg_1bit.inverter_1.nmos.1 550 360
n Reg_32bit_11.Reg_1bit.net_1 gnd Reg_32bit_11.Reg_1bit.net_2 24 100
| device Reg_32bit_11.Reg_1bit.inverter_1.nmos.2 550 360
n Reg_32bit_11.Reg_1bit.net_1 gnd Reg_32bit_11.Reg_1bit.net_2 24 100
| device Reg_32bit_11.Reg_1bit.inverter_1.nmos.3 550 360
n Reg_32bit_11.Reg_1bit.net_1 gnd Reg_32bit_11.Reg_1bit.net_2 24 100
| device Reg_32bit_11.Reg_1bit.inverter_1.nmos.4 550 360
n Reg_32bit_11.Reg_1bit.net_1 gnd Reg_32bit_11.Reg_1bit.net_2 24 100
| device Reg_32bit_11.Reg_1bit.inverter_1.pmos.1 550 200
p Reg_32bit_11.Reg_1bit.net_1 vdd Reg_32bit_11.Reg_1bit.net_2 24 200
| device Reg_32bit_11.Reg_1bit.inverter_1.pmos.2 550 200
p Reg_32bit_11.Reg_1bit.net_1 vdd Reg_32bit_11.Reg_1bit.net_2 24 200
| device Reg_32bit_11.Reg_1bit.inverter_1.pmos.3 550 200
p Reg_32bit_11.Reg_1bit.net_1 vdd Reg_32bit_11.Reg_1bit.net_2 24 200
| device Reg_32bit_11.Reg_1bit.inverter_1.pmos.4 550 200
p Reg_32bit_11.Reg_1bit.net_1 vdd Reg_32bit_11.Reg_1bit.net_2 24 200
| end Reg_32bit_11.Reg_1bit.inverter_1
| begin Reg_32bit_11.Reg_1bit.inverter_2 290 260
| device Reg_32bit_11.Reg_1bit.inverter_2.nmos.1 550 360
n data[0] gnd Reg_32bit_11.Reg_1bit.net_3 24 100
| device Reg_32bit_11.Reg_1bit.inverter_2.nmos.2 550 360
n data[0] gnd Reg_32bit_11.Reg_1bit.net_3 24 100
| device Reg_32bit_11.Reg_1bit.inverter_2.nmos.3 550 360
n data[0] gnd Reg_32bit_11.Reg_1bit.net_3 24 100
| device Reg_32bit_11.Reg_1bit.inverter_2.nmos.4 550 360
n data[0] gnd Reg_32bit_11.Reg_1bit.net_3 24 100
| device Reg_32bit_11.Reg_1bit.inverter_2.pmos.1 550 200
p data[0] vdd Reg_32bit_11.Reg_1bit.net_3 24 200
| device Reg_32bit_11.Reg_1bit.inverter_2.pmos.2 550 200
p data[0] vdd Reg_32bit_11.Reg_1bit.net_3 24 200
| device Reg_32bit_11.Reg_1bit.inverter_2.pmos.3 550 200
p data[0] vdd Reg_32bit_11.Reg_1bit.net_3 24 200
| device Reg_32bit_11.Reg_1bit.inverter_2.pmos.4 550 200
p data[0] vdd Reg_32bit_11.Reg_1bit.net_3 24 200
| end Reg_32bit_11.Reg_1bit.inverter_2
| device Reg_32bit_11.Reg_1bit.nmos_1 730 230
n inR1[12] Reg_32bit_11.Reg_1bit.net_2 out1[0] 24 100
| device Reg_32bit_11.Reg_1bit.nmos_2 730 360
n inR2[12] Reg_32bit_11.Reg_1bit.net_2 out2[0] 24 100
| end Reg_32bit_11.Reg_1bit
| begin Reg_32bit_11.Reg_1bit_1 510 230
| begin Reg_32bit_11.Reg_1bit_1.inverter 560 210
| device Reg_32bit_11.Reg_1bit_1.inverter.nmos 550 360
n Reg_32bit_11.Reg_1bit_1.net_2 gnd Reg_32bit_11.Reg_1bit_1.net_1 24 100
| device Reg_32bit_11.Reg_1bit_1.inverter.pmos 550 200
p Reg_32bit_11.Reg_1bit_1.net_2 vdd Reg_32bit_11.Reg_1bit_1.net_1 24 200
| end Reg_32bit_11.Reg_1bit_1.inverter
| device Reg_32bit_11.Reg_1bit_1.nmos.1 390 260
n w[12] Reg_32bit_11.Reg_1bit_1.net_3 Reg_32bit_11.Reg_1bit_1.net_1 24 100
| device Reg_32bit_11.Reg_1bit_1.nmos.2 390 260
n w[12] Reg_32bit_11.Reg_1bit_1.net_3 Reg_32bit_11.Reg_1bit_1.net_1 24 100
| device Reg_32bit_11.Reg_1bit_1.nmos.3 390 260
n w[12] Reg_32bit_11.Reg_1bit_1.net_3 Reg_32bit_11.Reg_1bit_1.net_1 24 100
| device Reg_32bit_11.Reg_1bit_1.nmos.4 390 260
n w[12] Reg_32bit_11.Reg_1bit_1.net_3 Reg_32bit_11.Reg_1bit_1.net_1 24 100
| begin Reg_32bit_11.Reg_1bit_1.inverter_1 550 380
| device Reg_32bit_11.Reg_1bit_1.inverter_1.nmos.1 550 360
n Reg_32bit_11.Reg_1bit_1.net_1 gnd Reg_32bit_11.Reg_1bit_1.net_2 24 100
| device Reg_32bit_11.Reg_1bit_1.inverter_1.nmos.2 550 360
n Reg_32bit_11.Reg_1bit_1.net_1 gnd Reg_32bit_11.Reg_1bit_1.net_2 24 100
| device Reg_32bit_11.Reg_1bit_1.inverter_1.nmos.3 550 360
n Reg_32bit_11.Reg_1bit_1.net_1 gnd Reg_32bit_11.Reg_1bit_1.net_2 24 100
| device Reg_32bit_11.Reg_1bit_1.inverter_1.nmos.4 550 360
n Reg_32bit_11.Reg_1bit_1.net_1 gnd Reg_32bit_11.Reg_1bit_1.net_2 24 100
| device Reg_32bit_11.Reg_1bit_1.inverter_1.pmos.1 550 200
p Reg_32bit_11.Reg_1bit_1.net_1 vdd Reg_32bit_11.Reg_1bit_1.net_2 24 200
| device Reg_32bit_11.Reg_1bit_1.inverter_1.pmos.2 550 200
p Reg_32bit_11.Reg_1bit_1.net_1 vdd Reg_32bit_11.Reg_1bit_1.net_2 24 200
| device Reg_32bit_11.Reg_1bit_1.inverter_1.pmos.3 550 200
p Reg_32bit_11.Reg_1bit_1.net_1 vdd Reg_32bit_11.Reg_1bit_1.net_2 24 200
| device Reg_32bit_11.Reg_1bit_1.inverter_1.pmos.4 550 200
p Reg_32bit_11.Reg_1bit_1.net_1 vdd Reg_32bit_11.Reg_1bit_1.net_2 24 200
| end Reg_32bit_11.Reg_1bit_1.inverter_1
| begin Reg_32bit_11.Reg_1bit_1.inverter_2 290 260
| device Reg_32bit_11.Reg_1bit_1.inverter_2.nmos.1 550 360
n data[1] gnd Reg_32bit_11.Reg_1bit_1.net_3 24 100
| device Reg_32bit_11.Reg_1bit_1.inverter_2.nmos.2 550 360
n data[1] gnd Reg_32bit_11.Reg_1bit_1.net_3 24 100
| device Reg_32bit_11.Reg_1bit_1.inverter_2.nmos.3 550 360
n data[1] gnd Reg_32bit_11.Reg_1bit_1.net_3 24 100
| device Reg_32bit_11.Reg_1bit_1.inverter_2.nmos.4 550 360
n data[1] gnd Reg_32bit_11.Reg_1bit_1.net_3 24 100
| device Reg_32bit_11.Reg_1bit_1.inverter_2.pmos.1 550 200
p data[1] vdd Reg_32bit_11.Reg_1bit_1.net_3 24 200
| device Reg_32bit_11.Reg_1bit_1.inverter_2.pmos.2 550 200
p data[1] vdd Reg_32bit_11.Reg_1bit_1.net_3 24 200
| device Reg_32bit_11.Reg_1bit_1.inverter_2.pmos.3 550 200
p data[1] vdd Reg_32bit_11.Reg_1bit_1.net_3 24 200
| device Reg_32bit_11.Reg_1bit_1.inverter_2.pmos.4 550 200
p data[1] vdd Reg_32bit_11.Reg_1bit_1.net_3 24 200
| end Reg_32bit_11.Reg_1bit_1.inverter_2
| device Reg_32bit_11.Reg_1bit_1.nmos_1 730 230
n inR1[12] Reg_32bit_11.Reg_1bit_1.net_2 out1[1] 24 100
| device Reg_32bit_11.Reg_1bit_1.nmos_2 730 360
n inR2[12] Reg_32bit_11.Reg_1bit_1.net_2 out2[1] 24 100
| end Reg_32bit_11.Reg_1bit_1
| begin Reg_32bit_11.Reg_1bit_2 510 360
| begin Reg_32bit_11.Reg_1bit_2.inverter 560 210
| device Reg_32bit_11.Reg_1bit_2.inverter.nmos 550 360
n Reg_32bit_11.Reg_1bit_2.net_2 gnd Reg_32bit_11.Reg_1bit_2.net_1 24 100
| device Reg_32bit_11.Reg_1bit_2.inverter.pmos 550 200
p Reg_32bit_11.Reg_1bit_2.net_2 vdd Reg_32bit_11.Reg_1bit_2.net_1 24 200
| end Reg_32bit_11.Reg_1bit_2.inverter
| device Reg_32bit_11.Reg_1bit_2.nmos.1 390 260
n w[12] Reg_32bit_11.Reg_1bit_2.net_3 Reg_32bit_11.Reg_1bit_2.net_1 24 100
| device Reg_32bit_11.Reg_1bit_2.nmos.2 390 260
n w[12] Reg_32bit_11.Reg_1bit_2.net_3 Reg_32bit_11.Reg_1bit_2.net_1 24 100
| device Reg_32bit_11.Reg_1bit_2.nmos.3 390 260
n w[12] Reg_32bit_11.Reg_1bit_2.net_3 Reg_32bit_11.Reg_1bit_2.net_1 24 100
| device Reg_32bit_11.Reg_1bit_2.nmos.4 390 260
n w[12] Reg_32bit_11.Reg_1bit_2.net_3 Reg_32bit_11.Reg_1bit_2.net_1 24 100
| begin Reg_32bit_11.Reg_1bit_2.inverter_1 550 380
| device Reg_32bit_11.Reg_1bit_2.inverter_1.nmos.1 550 360
n Reg_32bit_11.Reg_1bit_2.net_1 gnd Reg_32bit_11.Reg_1bit_2.net_2 24 100
| device Reg_32bit_11.Reg_1bit_2.inverter_1.nmos.2 550 360
n Reg_32bit_11.Reg_1bit_2.net_1 gnd Reg_32bit_11.Reg_1bit_2.net_2 24 100
| device Reg_32bit_11.Reg_1bit_2.inverter_1.nmos.3 550 360
n Reg_32bit_11.Reg_1bit_2.net_1 gnd Reg_32bit_11.Reg_1bit_2.net_2 24 100
| device Reg_32bit_11.Reg_1bit_2.inverter_1.nmos.4 550 360
n Reg_32bit_11.Reg_1bit_2.net_1 gnd Reg_32bit_11.Reg_1bit_2.net_2 24 100
| device Reg_32bit_11.Reg_1bit_2.inverter_1.pmos.1 550 200
p Reg_32bit_11.Reg_1bit_2.net_1 vdd Reg_32bit_11.Reg_1bit_2.net_2 24 200
| device Reg_32bit_11.Reg_1bit_2.inverter_1.pmos.2 550 200
p Reg_32bit_11.Reg_1bit_2.net_1 vdd Reg_32bit_11.Reg_1bit_2.net_2 24 200
| device Reg_32bit_11.Reg_1bit_2.inverter_1.pmos.3 550 200
p Reg_32bit_11.Reg_1bit_2.net_1 vdd Reg_32bit_11.Reg_1bit_2.net_2 24 200
| device Reg_32bit_11.Reg_1bit_2.inverter_1.pmos.4 550 200
p Reg_32bit_11.Reg_1bit_2.net_1 vdd Reg_32bit_11.Reg_1bit_2.net_2 24 200
| end Reg_32bit_11.Reg_1bit_2.inverter_1
| begin Reg_32bit_11.Reg_1bit_2.inverter_2 290 260
| device Reg_32bit_11.Reg_1bit_2.inverter_2.nmos.1 550 360
n data[2] gnd Reg_32bit_11.Reg_1bit_2.net_3 24 100
| device Reg_32bit_11.Reg_1bit_2.inverter_2.nmos.2 550 360
n data[2] gnd Reg_32bit_11.Reg_1bit_2.net_3 24 100
| device Reg_32bit_11.Reg_1bit_2.inverter_2.nmos.3 550 360
n data[2] gnd Reg_32bit_11.Reg_1bit_2.net_3 24 100
| device Reg_32bit_11.Reg_1bit_2.inverter_2.nmos.4 550 360
n data[2] gnd Reg_32bit_11.Reg_1bit_2.net_3 24 100
| device Reg_32bit_11.Reg_1bit_2.inverter_2.pmos.1 550 200
p data[2] vdd Reg_32bit_11.Reg_1bit_2.net_3 24 200
| device Reg_32bit_11.Reg_1bit_2.inverter_2.pmos.2 550 200
p data[2] vdd Reg_32bit_11.Reg_1bit_2.net_3 24 200
| device Reg_32bit_11.Reg_1bit_2.inverter_2.pmos.3 550 200
p data[2] vdd Reg_32bit_11.Reg_1bit_2.net_3 24 200
| device Reg_32bit_11.Reg_1bit_2.inverter_2.pmos.4 550 200
p data[2] vdd Reg_32bit_11.Reg_1bit_2.net_3 24 200
| end Reg_32bit_11.Reg_1bit_2.inverter_2
| device Reg_32bit_11.Reg_1bit_2.nmos_1 730 230
n inR1[12] Reg_32bit_11.Reg_1bit_2.net_2 out1[2] 24 100
| device Reg_32bit_11.Reg_1bit_2.nmos_2 730 360
n inR2[12] Reg_32bit_11.Reg_1bit_2.net_2 out2[2] 24 100
| end Reg_32bit_11.Reg_1bit_2
| begin Reg_32bit_11.Reg_1bit_3 510 490
| begin Reg_32bit_11.Reg_1bit_3.inverter 560 210
| device Reg_32bit_11.Reg_1bit_3.inverter.nmos 550 360
n Reg_32bit_11.Reg_1bit_3.net_2 gnd Reg_32bit_11.Reg_1bit_3.net_1 24 100
| device Reg_32bit_11.Reg_1bit_3.inverter.pmos 550 200
p Reg_32bit_11.Reg_1bit_3.net_2 vdd Reg_32bit_11.Reg_1bit_3.net_1 24 200
| end Reg_32bit_11.Reg_1bit_3.inverter
| device Reg_32bit_11.Reg_1bit_3.nmos.1 390 260
n w[12] Reg_32bit_11.Reg_1bit_3.net_3 Reg_32bit_11.Reg_1bit_3.net_1 24 100
| device Reg_32bit_11.Reg_1bit_3.nmos.2 390 260
n w[12] Reg_32bit_11.Reg_1bit_3.net_3 Reg_32bit_11.Reg_1bit_3.net_1 24 100
| device Reg_32bit_11.Reg_1bit_3.nmos.3 390 260
n w[12] Reg_32bit_11.Reg_1bit_3.net_3 Reg_32bit_11.Reg_1bit_3.net_1 24 100
| device Reg_32bit_11.Reg_1bit_3.nmos.4 390 260
n w[12] Reg_32bit_11.Reg_1bit_3.net_3 Reg_32bit_11.Reg_1bit_3.net_1 24 100
| begin Reg_32bit_11.Reg_1bit_3.inverter_1 550 380
| device Reg_32bit_11.Reg_1bit_3.inverter_1.nmos.1 550 360
n Reg_32bit_11.Reg_1bit_3.net_1 gnd Reg_32bit_11.Reg_1bit_3.net_2 24 100
| device Reg_32bit_11.Reg_1bit_3.inverter_1.nmos.2 550 360
n Reg_32bit_11.Reg_1bit_3.net_1 gnd Reg_32bit_11.Reg_1bit_3.net_2 24 100
| device Reg_32bit_11.Reg_1bit_3.inverter_1.nmos.3 550 360
n Reg_32bit_11.Reg_1bit_3.net_1 gnd Reg_32bit_11.Reg_1bit_3.net_2 24 100
| device Reg_32bit_11.Reg_1bit_3.inverter_1.nmos.4 550 360
n Reg_32bit_11.Reg_1bit_3.net_1 gnd Reg_32bit_11.Reg_1bit_3.net_2 24 100
| device Reg_32bit_11.Reg_1bit_3.inverter_1.pmos.1 550 200
p Reg_32bit_11.Reg_1bit_3.net_1 vdd Reg_32bit_11.Reg_1bit_3.net_2 24 200
| device Reg_32bit_11.Reg_1bit_3.inverter_1.pmos.2 550 200
p Reg_32bit_11.Reg_1bit_3.net_1 vdd Reg_32bit_11.Reg_1bit_3.net_2 24 200
| device Reg_32bit_11.Reg_1bit_3.inverter_1.pmos.3 550 200
p Reg_32bit_11.Reg_1bit_3.net_1 vdd Reg_32bit_11.Reg_1bit_3.net_2 24 200
| device Reg_32bit_11.Reg_1bit_3.inverter_1.pmos.4 550 200
p Reg_32bit_11.Reg_1bit_3.net_1 vdd Reg_32bit_11.Reg_1bit_3.net_2 24 200
| end Reg_32bit_11.Reg_1bit_3.inverter_1
| begin Reg_32bit_11.Reg_1bit_3.inverter_2 290 260
| device Reg_32bit_11.Reg_1bit_3.inverter_2.nmos.1 550 360
n data[3] gnd Reg_32bit_11.Reg_1bit_3.net_3 24 100
| device Reg_32bit_11.Reg_1bit_3.inverter_2.nmos.2 550 360
n data[3] gnd Reg_32bit_11.Reg_1bit_3.net_3 24 100
| device Reg_32bit_11.Reg_1bit_3.inverter_2.nmos.3 550 360
n data[3] gnd Reg_32bit_11.Reg_1bit_3.net_3 24 100
| device Reg_32bit_11.Reg_1bit_3.inverter_2.nmos.4 550 360
n data[3] gnd Reg_32bit_11.Reg_1bit_3.net_3 24 100
| device Reg_32bit_11.Reg_1bit_3.inverter_2.pmos.1 550 200
p data[3] vdd Reg_32bit_11.Reg_1bit_3.net_3 24 200
| device Reg_32bit_11.Reg_1bit_3.inverter_2.pmos.2 550 200
p data[3] vdd Reg_32bit_11.Reg_1bit_3.net_3 24 200
| device Reg_32bit_11.Reg_1bit_3.inverter_2.pmos.3 550 200
p data[3] vdd Reg_32bit_11.Reg_1bit_3.net_3 24 200
| device Reg_32bit_11.Reg_1bit_3.inverter_2.pmos.4 550 200
p data[3] vdd Reg_32bit_11.Reg_1bit_3.net_3 24 200
| end Reg_32bit_11.Reg_1bit_3.inverter_2
| device Reg_32bit_11.Reg_1bit_3.nmos_1 730 230
n inR1[12] Reg_32bit_11.Reg_1bit_3.net_2 out1[3] 24 100
| device Reg_32bit_11.Reg_1bit_3.nmos_2 730 360
n inR2[12] Reg_32bit_11.Reg_1bit_3.net_2 out2[3] 24 100
| end Reg_32bit_11.Reg_1bit_3
| begin Reg_32bit_11.Reg_1bit_4 510 620
| begin Reg_32bit_11.Reg_1bit_4.inverter 560 210
| device Reg_32bit_11.Reg_1bit_4.inverter.nmos 550 360
n Reg_32bit_11.Reg_1bit_4.net_2 gnd Reg_32bit_11.Reg_1bit_4.net_1 24 100
| device Reg_32bit_11.Reg_1bit_4.inverter.pmos 550 200
p Reg_32bit_11.Reg_1bit_4.net_2 vdd Reg_32bit_11.Reg_1bit_4.net_1 24 200
| end Reg_32bit_11.Reg_1bit_4.inverter
| device Reg_32bit_11.Reg_1bit_4.nmos.1 390 260
n w[12] Reg_32bit_11.Reg_1bit_4.net_3 Reg_32bit_11.Reg_1bit_4.net_1 24 100
| device Reg_32bit_11.Reg_1bit_4.nmos.2 390 260
n w[12] Reg_32bit_11.Reg_1bit_4.net_3 Reg_32bit_11.Reg_1bit_4.net_1 24 100
| device Reg_32bit_11.Reg_1bit_4.nmos.3 390 260
n w[12] Reg_32bit_11.Reg_1bit_4.net_3 Reg_32bit_11.Reg_1bit_4.net_1 24 100
| device Reg_32bit_11.Reg_1bit_4.nmos.4 390 260
n w[12] Reg_32bit_11.Reg_1bit_4.net_3 Reg_32bit_11.Reg_1bit_4.net_1 24 100
| begin Reg_32bit_11.Reg_1bit_4.inverter_1 550 380
| device Reg_32bit_11.Reg_1bit_4.inverter_1.nmos.1 550 360
n Reg_32bit_11.Reg_1bit_4.net_1 gnd Reg_32bit_11.Reg_1bit_4.net_2 24 100
| device Reg_32bit_11.Reg_1bit_4.inverter_1.nmos.2 550 360
n Reg_32bit_11.Reg_1bit_4.net_1 gnd Reg_32bit_11.Reg_1bit_4.net_2 24 100
| device Reg_32bit_11.Reg_1bit_4.inverter_1.nmos.3 550 360
n Reg_32bit_11.Reg_1bit_4.net_1 gnd Reg_32bit_11.Reg_1bit_4.net_2 24 100
| device Reg_32bit_11.Reg_1bit_4.inverter_1.nmos.4 550 360
n Reg_32bit_11.Reg_1bit_4.net_1 gnd Reg_32bit_11.Reg_1bit_4.net_2 24 100
| device Reg_32bit_11.Reg_1bit_4.inverter_1.pmos.1 550 200
p Reg_32bit_11.Reg_1bit_4.net_1 vdd Reg_32bit_11.Reg_1bit_4.net_2 24 200
| device Reg_32bit_11.Reg_1bit_4.inverter_1.pmos.2 550 200
p Reg_32bit_11.Reg_1bit_4.net_1 vdd Reg_32bit_11.Reg_1bit_4.net_2 24 200
| device Reg_32bit_11.Reg_1bit_4.inverter_1.pmos.3 550 200
p Reg_32bit_11.Reg_1bit_4.net_1 vdd Reg_32bit_11.Reg_1bit_4.net_2 24 200
| device Reg_32bit_11.Reg_1bit_4.inverter_1.pmos.4 550 200
p Reg_32bit_11.Reg_1bit_4.net_1 vdd Reg_32bit_11.Reg_1bit_4.net_2 24 200
| end Reg_32bit_11.Reg_1bit_4.inverter_1
| begin Reg_32bit_11.Reg_1bit_4.inverter_2 290 260
| device Reg_32bit_11.Reg_1bit_4.inverter_2.nmos.1 550 360
n data[4] gnd Reg_32bit_11.Reg_1bit_4.net_3 24 100
| device Reg_32bit_11.Reg_1bit_4.inverter_2.nmos.2 550 360
n data[4] gnd Reg_32bit_11.Reg_1bit_4.net_3 24 100
| device Reg_32bit_11.Reg_1bit_4.inverter_2.nmos.3 550 360
n data[4] gnd Reg_32bit_11.Reg_1bit_4.net_3 24 100
| device Reg_32bit_11.Reg_1bit_4.inverter_2.nmos.4 550 360
n data[4] gnd Reg_32bit_11.Reg_1bit_4.net_3 24 100
| device Reg_32bit_11.Reg_1bit_4.inverter_2.pmos.1 550 200
p data[4] vdd Reg_32bit_11.Reg_1bit_4.net_3 24 200
| device Reg_32bit_11.Reg_1bit_4.inverter_2.pmos.2 550 200
p data[4] vdd Reg_32bit_11.Reg_1bit_4.net_3 24 200
| device Reg_32bit_11.Reg_1bit_4.inverter_2.pmos.3 550 200
p data[4] vdd Reg_32bit_11.Reg_1bit_4.net_3 24 200
| device Reg_32bit_11.Reg_1bit_4.inverter_2.pmos.4 550 200
p data[4] vdd Reg_32bit_11.Reg_1bit_4.net_3 24 200
| end Reg_32bit_11.Reg_1bit_4.inverter_2
| device Reg_32bit_11.Reg_1bit_4.nmos_1 730 230
n inR1[12] Reg_32bit_11.Reg_1bit_4.net_2 out1[4] 24 100
| device Reg_32bit_11.Reg_1bit_4.nmos_2 730 360
n inR2[12] Reg_32bit_11.Reg_1bit_4.net_2 out2[4] 24 100
| end Reg_32bit_11.Reg_1bit_4
| begin Reg_32bit_11.Reg_1bit_5 510 750
| begin Reg_32bit_11.Reg_1bit_5.inverter 560 210
| device Reg_32bit_11.Reg_1bit_5.inverter.nmos 550 360
n Reg_32bit_11.Reg_1bit_5.net_2 gnd Reg_32bit_11.Reg_1bit_5.net_1 24 100
| device Reg_32bit_11.Reg_1bit_5.inverter.pmos 550 200
p Reg_32bit_11.Reg_1bit_5.net_2 vdd Reg_32bit_11.Reg_1bit_5.net_1 24 200
| end Reg_32bit_11.Reg_1bit_5.inverter
| device Reg_32bit_11.Reg_1bit_5.nmos.1 390 260
n w[12] Reg_32bit_11.Reg_1bit_5.net_3 Reg_32bit_11.Reg_1bit_5.net_1 24 100
| device Reg_32bit_11.Reg_1bit_5.nmos.2 390 260
n w[12] Reg_32bit_11.Reg_1bit_5.net_3 Reg_32bit_11.Reg_1bit_5.net_1 24 100
| device Reg_32bit_11.Reg_1bit_5.nmos.3 390 260
n w[12] Reg_32bit_11.Reg_1bit_5.net_3 Reg_32bit_11.Reg_1bit_5.net_1 24 100
| device Reg_32bit_11.Reg_1bit_5.nmos.4 390 260
n w[12] Reg_32bit_11.Reg_1bit_5.net_3 Reg_32bit_11.Reg_1bit_5.net_1 24 100
| begin Reg_32bit_11.Reg_1bit_5.inverter_1 550 380
| device Reg_32bit_11.Reg_1bit_5.inverter_1.nmos.1 550 360
n Reg_32bit_11.Reg_1bit_5.net_1 gnd Reg_32bit_11.Reg_1bit_5.net_2 24 100
| device Reg_32bit_11.Reg_1bit_5.inverter_1.nmos.2 550 360
n Reg_32bit_11.Reg_1bit_5.net_1 gnd Reg_32bit_11.Reg_1bit_5.net_2 24 100
| device Reg_32bit_11.Reg_1bit_5.inverter_1.nmos.3 550 360
n Reg_32bit_11.Reg_1bit_5.net_1 gnd Reg_32bit_11.Reg_1bit_5.net_2 24 100
| device Reg_32bit_11.Reg_1bit_5.inverter_1.nmos.4 550 360
n Reg_32bit_11.Reg_1bit_5.net_1 gnd Reg_32bit_11.Reg_1bit_5.net_2 24 100
| device Reg_32bit_11.Reg_1bit_5.inverter_1.pmos.1 550 200
p Reg_32bit_11.Reg_1bit_5.net_1 vdd Reg_32bit_11.Reg_1bit_5.net_2 24 200
| device Reg_32bit_11.Reg_1bit_5.inverter_1.pmos.2 550 200
p Reg_32bit_11.Reg_1bit_5.net_1 vdd Reg_32bit_11.Reg_1bit_5.net_2 24 200
| device Reg_32bit_11.Reg_1bit_5.inverter_1.pmos.3 550 200
p Reg_32bit_11.Reg_1bit_5.net_1 vdd Reg_32bit_11.Reg_1bit_5.net_2 24 200
| device Reg_32bit_11.Reg_1bit_5.inverter_1.pmos.4 550 200
p Reg_32bit_11.Reg_1bit_5.net_1 vdd Reg_32bit_11.Reg_1bit_5.net_2 24 200
| end Reg_32bit_11.Reg_1bit_5.inverter_1
| begin Reg_32bit_11.Reg_1bit_5.inverter_2 290 260
| device Reg_32bit_11.Reg_1bit_5.inverter_2.nmos.1 550 360
n data[5] gnd Reg_32bit_11.Reg_1bit_5.net_3 24 100
| device Reg_32bit_11.Reg_1bit_5.inverter_2.nmos.2 550 360
n data[5] gnd Reg_32bit_11.Reg_1bit_5.net_3 24 100
| device Reg_32bit_11.Reg_1bit_5.inverter_2.nmos.3 550 360
n data[5] gnd Reg_32bit_11.Reg_1bit_5.net_3 24 100
| device Reg_32bit_11.Reg_1bit_5.inverter_2.nmos.4 550 360
n data[5] gnd Reg_32bit_11.Reg_1bit_5.net_3 24 100
| device Reg_32bit_11.Reg_1bit_5.inverter_2.pmos.1 550 200
p data[5] vdd Reg_32bit_11.Reg_1bit_5.net_3 24 200
| device Reg_32bit_11.Reg_1bit_5.inverter_2.pmos.2 550 200
p data[5] vdd Reg_32bit_11.Reg_1bit_5.net_3 24 200
| device Reg_32bit_11.Reg_1bit_5.inverter_2.pmos.3 550 200
p data[5] vdd Reg_32bit_11.Reg_1bit_5.net_3 24 200
| device Reg_32bit_11.Reg_1bit_5.inverter_2.pmos.4 550 200
p data[5] vdd Reg_32bit_11.Reg_1bit_5.net_3 24 200
| end Reg_32bit_11.Reg_1bit_5.inverter_2
| device Reg_32bit_11.Reg_1bit_5.nmos_1 730 230
n inR1[12] Reg_32bit_11.Reg_1bit_5.net_2 out1[5] 24 100
| device Reg_32bit_11.Reg_1bit_5.nmos_2 730 360
n inR2[12] Reg_32bit_11.Reg_1bit_5.net_2 out2[5] 24 100
| end Reg_32bit_11.Reg_1bit_5
| begin Reg_32bit_11.Reg_1bit_6 510 880
| begin Reg_32bit_11.Reg_1bit_6.inverter 560 210
| device Reg_32bit_11.Reg_1bit_6.inverter.nmos 550 360
n Reg_32bit_11.Reg_1bit_6.net_2 gnd Reg_32bit_11.Reg_1bit_6.net_1 24 100
| device Reg_32bit_11.Reg_1bit_6.inverter.pmos 550 200
p Reg_32bit_11.Reg_1bit_6.net_2 vdd Reg_32bit_11.Reg_1bit_6.net_1 24 200
| end Reg_32bit_11.Reg_1bit_6.inverter
| device Reg_32bit_11.Reg_1bit_6.nmos.1 390 260
n w[12] Reg_32bit_11.Reg_1bit_6.net_3 Reg_32bit_11.Reg_1bit_6.net_1 24 100
| device Reg_32bit_11.Reg_1bit_6.nmos.2 390 260
n w[12] Reg_32bit_11.Reg_1bit_6.net_3 Reg_32bit_11.Reg_1bit_6.net_1 24 100
| device Reg_32bit_11.Reg_1bit_6.nmos.3 390 260
n w[12] Reg_32bit_11.Reg_1bit_6.net_3 Reg_32bit_11.Reg_1bit_6.net_1 24 100
| device Reg_32bit_11.Reg_1bit_6.nmos.4 390 260
n w[12] Reg_32bit_11.Reg_1bit_6.net_3 Reg_32bit_11.Reg_1bit_6.net_1 24 100
| begin Reg_32bit_11.Reg_1bit_6.inverter_1 550 380
| device Reg_32bit_11.Reg_1bit_6.inverter_1.nmos.1 550 360
n Reg_32bit_11.Reg_1bit_6.net_1 gnd Reg_32bit_11.Reg_1bit_6.net_2 24 100
| device Reg_32bit_11.Reg_1bit_6.inverter_1.nmos.2 550 360
n Reg_32bit_11.Reg_1bit_6.net_1 gnd Reg_32bit_11.Reg_1bit_6.net_2 24 100
| device Reg_32bit_11.Reg_1bit_6.inverter_1.nmos.3 550 360
n Reg_32bit_11.Reg_1bit_6.net_1 gnd Reg_32bit_11.Reg_1bit_6.net_2 24 100
| device Reg_32bit_11.Reg_1bit_6.inverter_1.nmos.4 550 360
n Reg_32bit_11.Reg_1bit_6.net_1 gnd Reg_32bit_11.Reg_1bit_6.net_2 24 100
| device Reg_32bit_11.Reg_1bit_6.inverter_1.pmos.1 550 200
p Reg_32bit_11.Reg_1bit_6.net_1 vdd Reg_32bit_11.Reg_1bit_6.net_2 24 200
| device Reg_32bit_11.Reg_1bit_6.inverter_1.pmos.2 550 200
p Reg_32bit_11.Reg_1bit_6.net_1 vdd Reg_32bit_11.Reg_1bit_6.net_2 24 200
| device Reg_32bit_11.Reg_1bit_6.inverter_1.pmos.3 550 200
p Reg_32bit_11.Reg_1bit_6.net_1 vdd Reg_32bit_11.Reg_1bit_6.net_2 24 200
| device Reg_32bit_11.Reg_1bit_6.inverter_1.pmos.4 550 200
p Reg_32bit_11.Reg_1bit_6.net_1 vdd Reg_32bit_11.Reg_1bit_6.net_2 24 200
| end Reg_32bit_11.Reg_1bit_6.inverter_1
| begin Reg_32bit_11.Reg_1bit_6.inverter_2 290 260
| device Reg_32bit_11.Reg_1bit_6.inverter_2.nmos.1 550 360
n data[6] gnd Reg_32bit_11.Reg_1bit_6.net_3 24 100
| device Reg_32bit_11.Reg_1bit_6.inverter_2.nmos.2 550 360
n data[6] gnd Reg_32bit_11.Reg_1bit_6.net_3 24 100
| device Reg_32bit_11.Reg_1bit_6.inverter_2.nmos.3 550 360
n data[6] gnd Reg_32bit_11.Reg_1bit_6.net_3 24 100
| device Reg_32bit_11.Reg_1bit_6.inverter_2.nmos.4 550 360
n data[6] gnd Reg_32bit_11.Reg_1bit_6.net_3 24 100
| device Reg_32bit_11.Reg_1bit_6.inverter_2.pmos.1 550 200
p data[6] vdd Reg_32bit_11.Reg_1bit_6.net_3 24 200
| device Reg_32bit_11.Reg_1bit_6.inverter_2.pmos.2 550 200
p data[6] vdd Reg_32bit_11.Reg_1bit_6.net_3 24 200
| device Reg_32bit_11.Reg_1bit_6.inverter_2.pmos.3 550 200
p data[6] vdd Reg_32bit_11.Reg_1bit_6.net_3 24 200
| device Reg_32bit_11.Reg_1bit_6.inverter_2.pmos.4 550 200
p data[6] vdd Reg_32bit_11.Reg_1bit_6.net_3 24 200
| end Reg_32bit_11.Reg_1bit_6.inverter_2
| device Reg_32bit_11.Reg_1bit_6.nmos_1 730 230
n inR1[12] Reg_32bit_11.Reg_1bit_6.net_2 out1[6] 24 100
| device Reg_32bit_11.Reg_1bit_6.nmos_2 730 360
n inR2[12] Reg_32bit_11.Reg_1bit_6.net_2 out2[6] 24 100
| end Reg_32bit_11.Reg_1bit_6
| begin Reg_32bit_11.Reg_1bit_7 510 1010
| begin Reg_32bit_11.Reg_1bit_7.inverter 560 210
| device Reg_32bit_11.Reg_1bit_7.inverter.nmos 550 360
n Reg_32bit_11.Reg_1bit_7.net_2 gnd Reg_32bit_11.Reg_1bit_7.net_1 24 100
| device Reg_32bit_11.Reg_1bit_7.inverter.pmos 550 200
p Reg_32bit_11.Reg_1bit_7.net_2 vdd Reg_32bit_11.Reg_1bit_7.net_1 24 200
| end Reg_32bit_11.Reg_1bit_7.inverter
| device Reg_32bit_11.Reg_1bit_7.nmos.1 390 260
n w[12] Reg_32bit_11.Reg_1bit_7.net_3 Reg_32bit_11.Reg_1bit_7.net_1 24 100
| device Reg_32bit_11.Reg_1bit_7.nmos.2 390 260
n w[12] Reg_32bit_11.Reg_1bit_7.net_3 Reg_32bit_11.Reg_1bit_7.net_1 24 100
| device Reg_32bit_11.Reg_1bit_7.nmos.3 390 260
n w[12] Reg_32bit_11.Reg_1bit_7.net_3 Reg_32bit_11.Reg_1bit_7.net_1 24 100
| device Reg_32bit_11.Reg_1bit_7.nmos.4 390 260
n w[12] Reg_32bit_11.Reg_1bit_7.net_3 Reg_32bit_11.Reg_1bit_7.net_1 24 100
| begin Reg_32bit_11.Reg_1bit_7.inverter_1 550 380
| device Reg_32bit_11.Reg_1bit_7.inverter_1.nmos.1 550 360
n Reg_32bit_11.Reg_1bit_7.net_1 gnd Reg_32bit_11.Reg_1bit_7.net_2 24 100
| device Reg_32bit_11.Reg_1bit_7.inverter_1.nmos.2 550 360
n Reg_32bit_11.Reg_1bit_7.net_1 gnd Reg_32bit_11.Reg_1bit_7.net_2 24 100
| device Reg_32bit_11.Reg_1bit_7.inverter_1.nmos.3 550 360
n Reg_32bit_11.Reg_1bit_7.net_1 gnd Reg_32bit_11.Reg_1bit_7.net_2 24 100
| device Reg_32bit_11.Reg_1bit_7.inverter_1.nmos.4 550 360
n Reg_32bit_11.Reg_1bit_7.net_1 gnd Reg_32bit_11.Reg_1bit_7.net_2 24 100
| device Reg_32bit_11.Reg_1bit_7.inverter_1.pmos.1 550 200
p Reg_32bit_11.Reg_1bit_7.net_1 vdd Reg_32bit_11.Reg_1bit_7.net_2 24 200
| device Reg_32bit_11.Reg_1bit_7.inverter_1.pmos.2 550 200
p Reg_32bit_11.Reg_1bit_7.net_1 vdd Reg_32bit_11.Reg_1bit_7.net_2 24 200
| device Reg_32bit_11.Reg_1bit_7.inverter_1.pmos.3 550 200
p Reg_32bit_11.Reg_1bit_7.net_1 vdd Reg_32bit_11.Reg_1bit_7.net_2 24 200
| device Reg_32bit_11.Reg_1bit_7.inverter_1.pmos.4 550 200
p Reg_32bit_11.Reg_1bit_7.net_1 vdd Reg_32bit_11.Reg_1bit_7.net_2 24 200
| end Reg_32bit_11.Reg_1bit_7.inverter_1
| begin Reg_32bit_11.Reg_1bit_7.inverter_2 290 260
| device Reg_32bit_11.Reg_1bit_7.inverter_2.nmos.1 550 360
n data[7] gnd Reg_32bit_11.Reg_1bit_7.net_3 24 100
| device Reg_32bit_11.Reg_1bit_7.inverter_2.nmos.2 550 360
n data[7] gnd Reg_32bit_11.Reg_1bit_7.net_3 24 100
| device Reg_32bit_11.Reg_1bit_7.inverter_2.nmos.3 550 360
n data[7] gnd Reg_32bit_11.Reg_1bit_7.net_3 24 100
| device Reg_32bit_11.Reg_1bit_7.inverter_2.nmos.4 550 360
n data[7] gnd Reg_32bit_11.Reg_1bit_7.net_3 24 100
| device Reg_32bit_11.Reg_1bit_7.inverter_2.pmos.1 550 200
p data[7] vdd Reg_32bit_11.Reg_1bit_7.net_3 24 200
| device Reg_32bit_11.Reg_1bit_7.inverter_2.pmos.2 550 200
p data[7] vdd Reg_32bit_11.Reg_1bit_7.net_3 24 200
| device Reg_32bit_11.Reg_1bit_7.inverter_2.pmos.3 550 200
p data[7] vdd Reg_32bit_11.Reg_1bit_7.net_3 24 200
| device Reg_32bit_11.Reg_1bit_7.inverter_2.pmos.4 550 200
p data[7] vdd Reg_32bit_11.Reg_1bit_7.net_3 24 200
| end Reg_32bit_11.Reg_1bit_7.inverter_2
| device Reg_32bit_11.Reg_1bit_7.nmos_1 730 230
n inR1[12] Reg_32bit_11.Reg_1bit_7.net_2 out1[7] 24 100
| device Reg_32bit_11.Reg_1bit_7.nmos_2 730 360
n inR2[12] Reg_32bit_11.Reg_1bit_7.net_2 out2[7] 24 100
| end Reg_32bit_11.Reg_1bit_7
| begin Reg_32bit_11.Reg_1bit_8 510 1150
| begin Reg_32bit_11.Reg_1bit_8.inverter 560 210
| device Reg_32bit_11.Reg_1bit_8.inverter.nmos 550 360
n Reg_32bit_11.Reg_1bit_8.net_2 gnd Reg_32bit_11.Reg_1bit_8.net_1 24 100
| device Reg_32bit_11.Reg_1bit_8.inverter.pmos 550 200
p Reg_32bit_11.Reg_1bit_8.net_2 vdd Reg_32bit_11.Reg_1bit_8.net_1 24 200
| end Reg_32bit_11.Reg_1bit_8.inverter
| device Reg_32bit_11.Reg_1bit_8.nmos.1 390 260
n w[12] Reg_32bit_11.Reg_1bit_8.net_3 Reg_32bit_11.Reg_1bit_8.net_1 24 100
| device Reg_32bit_11.Reg_1bit_8.nmos.2 390 260
n w[12] Reg_32bit_11.Reg_1bit_8.net_3 Reg_32bit_11.Reg_1bit_8.net_1 24 100
| device Reg_32bit_11.Reg_1bit_8.nmos.3 390 260
n w[12] Reg_32bit_11.Reg_1bit_8.net_3 Reg_32bit_11.Reg_1bit_8.net_1 24 100
| device Reg_32bit_11.Reg_1bit_8.nmos.4 390 260
n w[12] Reg_32bit_11.Reg_1bit_8.net_3 Reg_32bit_11.Reg_1bit_8.net_1 24 100
| begin Reg_32bit_11.Reg_1bit_8.inverter_1 550 380
| device Reg_32bit_11.Reg_1bit_8.inverter_1.nmos.1 550 360
n Reg_32bit_11.Reg_1bit_8.net_1 gnd Reg_32bit_11.Reg_1bit_8.net_2 24 100
| device Reg_32bit_11.Reg_1bit_8.inverter_1.nmos.2 550 360
n Reg_32bit_11.Reg_1bit_8.net_1 gnd Reg_32bit_11.Reg_1bit_8.net_2 24 100
| device Reg_32bit_11.Reg_1bit_8.inverter_1.nmos.3 550 360
n Reg_32bit_11.Reg_1bit_8.net_1 gnd Reg_32bit_11.Reg_1bit_8.net_2 24 100
| device Reg_32bit_11.Reg_1bit_8.inverter_1.nmos.4 550 360
n Reg_32bit_11.Reg_1bit_8.net_1 gnd Reg_32bit_11.Reg_1bit_8.net_2 24 100
| device Reg_32bit_11.Reg_1bit_8.inverter_1.pmos.1 550 200
p Reg_32bit_11.Reg_1bit_8.net_1 vdd Reg_32bit_11.Reg_1bit_8.net_2 24 200
| device Reg_32bit_11.Reg_1bit_8.inverter_1.pmos.2 550 200
p Reg_32bit_11.Reg_1bit_8.net_1 vdd Reg_32bit_11.Reg_1bit_8.net_2 24 200
| device Reg_32bit_11.Reg_1bit_8.inverter_1.pmos.3 550 200
p Reg_32bit_11.Reg_1bit_8.net_1 vdd Reg_32bit_11.Reg_1bit_8.net_2 24 200
| device Reg_32bit_11.Reg_1bit_8.inverter_1.pmos.4 550 200
p Reg_32bit_11.Reg_1bit_8.net_1 vdd Reg_32bit_11.Reg_1bit_8.net_2 24 200
| end Reg_32bit_11.Reg_1bit_8.inverter_1
| begin Reg_32bit_11.Reg_1bit_8.inverter_2 290 260
| device Reg_32bit_11.Reg_1bit_8.inverter_2.nmos.1 550 360
n data[8] gnd Reg_32bit_11.Reg_1bit_8.net_3 24 100
| device Reg_32bit_11.Reg_1bit_8.inverter_2.nmos.2 550 360
n data[8] gnd Reg_32bit_11.Reg_1bit_8.net_3 24 100
| device Reg_32bit_11.Reg_1bit_8.inverter_2.nmos.3 550 360
n data[8] gnd Reg_32bit_11.Reg_1bit_8.net_3 24 100
| device Reg_32bit_11.Reg_1bit_8.inverter_2.nmos.4 550 360
n data[8] gnd Reg_32bit_11.Reg_1bit_8.net_3 24 100
| device Reg_32bit_11.Reg_1bit_8.inverter_2.pmos.1 550 200
p data[8] vdd Reg_32bit_11.Reg_1bit_8.net_3 24 200
| device Reg_32bit_11.Reg_1bit_8.inverter_2.pmos.2 550 200
p data[8] vdd Reg_32bit_11.Reg_1bit_8.net_3 24 200
| device Reg_32bit_11.Reg_1bit_8.inverter_2.pmos.3 550 200
p data[8] vdd Reg_32bit_11.Reg_1bit_8.net_3 24 200
| device Reg_32bit_11.Reg_1bit_8.inverter_2.pmos.4 550 200
p data[8] vdd Reg_32bit_11.Reg_1bit_8.net_3 24 200
| end Reg_32bit_11.Reg_1bit_8.inverter_2
| device Reg_32bit_11.Reg_1bit_8.nmos_1 730 230
n inR1[12] Reg_32bit_11.Reg_1bit_8.net_2 out1[8] 24 100
| device Reg_32bit_11.Reg_1bit_8.nmos_2 730 360
n inR2[12] Reg_32bit_11.Reg_1bit_8.net_2 out2[8] 24 100
| end Reg_32bit_11.Reg_1bit_8
| begin Reg_32bit_11.Reg_1bit_9 510 1280
| begin Reg_32bit_11.Reg_1bit_9.inverter 560 210
| device Reg_32bit_11.Reg_1bit_9.inverter.nmos 550 360
n Reg_32bit_11.Reg_1bit_9.net_2 gnd Reg_32bit_11.Reg_1bit_9.net_1 24 100
| device Reg_32bit_11.Reg_1bit_9.inverter.pmos 550 200
p Reg_32bit_11.Reg_1bit_9.net_2 vdd Reg_32bit_11.Reg_1bit_9.net_1 24 200
| end Reg_32bit_11.Reg_1bit_9.inverter
| device Reg_32bit_11.Reg_1bit_9.nmos.1 390 260
n w[12] Reg_32bit_11.Reg_1bit_9.net_3 Reg_32bit_11.Reg_1bit_9.net_1 24 100
| device Reg_32bit_11.Reg_1bit_9.nmos.2 390 260
n w[12] Reg_32bit_11.Reg_1bit_9.net_3 Reg_32bit_11.Reg_1bit_9.net_1 24 100
| device Reg_32bit_11.Reg_1bit_9.nmos.3 390 260
n w[12] Reg_32bit_11.Reg_1bit_9.net_3 Reg_32bit_11.Reg_1bit_9.net_1 24 100
| device Reg_32bit_11.Reg_1bit_9.nmos.4 390 260
n w[12] Reg_32bit_11.Reg_1bit_9.net_3 Reg_32bit_11.Reg_1bit_9.net_1 24 100
| begin Reg_32bit_11.Reg_1bit_9.inverter_1 550 380
| device Reg_32bit_11.Reg_1bit_9.inverter_1.nmos.1 550 360
n Reg_32bit_11.Reg_1bit_9.net_1 gnd Reg_32bit_11.Reg_1bit_9.net_2 24 100
| device Reg_32bit_11.Reg_1bit_9.inverter_1.nmos.2 550 360
n Reg_32bit_11.Reg_1bit_9.net_1 gnd Reg_32bit_11.Reg_1bit_9.net_2 24 100
| device Reg_32bit_11.Reg_1bit_9.inverter_1.nmos.3 550 360
n Reg_32bit_11.Reg_1bit_9.net_1 gnd Reg_32bit_11.Reg_1bit_9.net_2 24 100
| device Reg_32bit_11.Reg_1bit_9.inverter_1.nmos.4 550 360
n Reg_32bit_11.Reg_1bit_9.net_1 gnd Reg_32bit_11.Reg_1bit_9.net_2 24 100
| device Reg_32bit_11.Reg_1bit_9.inverter_1.pmos.1 550 200
p Reg_32bit_11.Reg_1bit_9.net_1 vdd Reg_32bit_11.Reg_1bit_9.net_2 24 200
| device Reg_32bit_11.Reg_1bit_9.inverter_1.pmos.2 550 200
p Reg_32bit_11.Reg_1bit_9.net_1 vdd Reg_32bit_11.Reg_1bit_9.net_2 24 200
| device Reg_32bit_11.Reg_1bit_9.inverter_1.pmos.3 550 200
p Reg_32bit_11.Reg_1bit_9.net_1 vdd Reg_32bit_11.Reg_1bit_9.net_2 24 200
| device Reg_32bit_11.Reg_1bit_9.inverter_1.pmos.4 550 200
p Reg_32bit_11.Reg_1bit_9.net_1 vdd Reg_32bit_11.Reg_1bit_9.net_2 24 200
| end Reg_32bit_11.Reg_1bit_9.inverter_1
| begin Reg_32bit_11.Reg_1bit_9.inverter_2 290 260
| device Reg_32bit_11.Reg_1bit_9.inverter_2.nmos.1 550 360
n data[9] gnd Reg_32bit_11.Reg_1bit_9.net_3 24 100
| device Reg_32bit_11.Reg_1bit_9.inverter_2.nmos.2 550 360
n data[9] gnd Reg_32bit_11.Reg_1bit_9.net_3 24 100
| device Reg_32bit_11.Reg_1bit_9.inverter_2.nmos.3 550 360
n data[9] gnd Reg_32bit_11.Reg_1bit_9.net_3 24 100
| device Reg_32bit_11.Reg_1bit_9.inverter_2.nmos.4 550 360
n data[9] gnd Reg_32bit_11.Reg_1bit_9.net_3 24 100
| device Reg_32bit_11.Reg_1bit_9.inverter_2.pmos.1 550 200
p data[9] vdd Reg_32bit_11.Reg_1bit_9.net_3 24 200
| device Reg_32bit_11.Reg_1bit_9.inverter_2.pmos.2 550 200
p data[9] vdd Reg_32bit_11.Reg_1bit_9.net_3 24 200
| device Reg_32bit_11.Reg_1bit_9.inverter_2.pmos.3 550 200
p data[9] vdd Reg_32bit_11.Reg_1bit_9.net_3 24 200
| device Reg_32bit_11.Reg_1bit_9.inverter_2.pmos.4 550 200
p data[9] vdd Reg_32bit_11.Reg_1bit_9.net_3 24 200
| end Reg_32bit_11.Reg_1bit_9.inverter_2
| device Reg_32bit_11.Reg_1bit_9.nmos_1 730 230
n inR1[12] Reg_32bit_11.Reg_1bit_9.net_2 out1[9] 24 100
| device Reg_32bit_11.Reg_1bit_9.nmos_2 730 360
n inR2[12] Reg_32bit_11.Reg_1bit_9.net_2 out2[9] 24 100
| end Reg_32bit_11.Reg_1bit_9
| begin Reg_32bit_11.Reg_1bit_10 510 1410
| begin Reg_32bit_11.Reg_1bit_10.inverter 560 210
| device Reg_32bit_11.Reg_1bit_10.inverter.nmos 550 360
n Reg_32bit_11.Reg_1bit_10.net_2 gnd Reg_32bit_11.Reg_1bit_10.net_1 24 100
| device Reg_32bit_11.Reg_1bit_10.inverter.pmos 550 200
p Reg_32bit_11.Reg_1bit_10.net_2 vdd Reg_32bit_11.Reg_1bit_10.net_1 24 200
| end Reg_32bit_11.Reg_1bit_10.inverter
| device Reg_32bit_11.Reg_1bit_10.nmos.1 390 260
n w[12] Reg_32bit_11.Reg_1bit_10.net_3 Reg_32bit_11.Reg_1bit_10.net_1 24 100
| device Reg_32bit_11.Reg_1bit_10.nmos.2 390 260
n w[12] Reg_32bit_11.Reg_1bit_10.net_3 Reg_32bit_11.Reg_1bit_10.net_1 24 100
| device Reg_32bit_11.Reg_1bit_10.nmos.3 390 260
n w[12] Reg_32bit_11.Reg_1bit_10.net_3 Reg_32bit_11.Reg_1bit_10.net_1 24 100
| device Reg_32bit_11.Reg_1bit_10.nmos.4 390 260
n w[12] Reg_32bit_11.Reg_1bit_10.net_3 Reg_32bit_11.Reg_1bit_10.net_1 24 100
| begin Reg_32bit_11.Reg_1bit_10.inverter_1 550 380
| device Reg_32bit_11.Reg_1bit_10.inverter_1.nmos.1 550 360
n Reg_32bit_11.Reg_1bit_10.net_1 gnd Reg_32bit_11.Reg_1bit_10.net_2 24 100
| device Reg_32bit_11.Reg_1bit_10.inverter_1.nmos.2 550 360
n Reg_32bit_11.Reg_1bit_10.net_1 gnd Reg_32bit_11.Reg_1bit_10.net_2 24 100
| device Reg_32bit_11.Reg_1bit_10.inverter_1.nmos.3 550 360
n Reg_32bit_11.Reg_1bit_10.net_1 gnd Reg_32bit_11.Reg_1bit_10.net_2 24 100
| device Reg_32bit_11.Reg_1bit_10.inverter_1.nmos.4 550 360
n Reg_32bit_11.Reg_1bit_10.net_1 gnd Reg_32bit_11.Reg_1bit_10.net_2 24 100
| device Reg_32bit_11.Reg_1bit_10.inverter_1.pmos.1 550 200
p Reg_32bit_11.Reg_1bit_10.net_1 vdd Reg_32bit_11.Reg_1bit_10.net_2 24 200
| device Reg_32bit_11.Reg_1bit_10.inverter_1.pmos.2 550 200
p Reg_32bit_11.Reg_1bit_10.net_1 vdd Reg_32bit_11.Reg_1bit_10.net_2 24 200
| device Reg_32bit_11.Reg_1bit_10.inverter_1.pmos.3 550 200
p Reg_32bit_11.Reg_1bit_10.net_1 vdd Reg_32bit_11.Reg_1bit_10.net_2 24 200
| device Reg_32bit_11.Reg_1bit_10.inverter_1.pmos.4 550 200
p Reg_32bit_11.Reg_1bit_10.net_1 vdd Reg_32bit_11.Reg_1bit_10.net_2 24 200
| end Reg_32bit_11.Reg_1bit_10.inverter_1
| begin Reg_32bit_11.Reg_1bit_10.inverter_2 290 260
| device Reg_32bit_11.Reg_1bit_10.inverter_2.nmos.1 550 360
n data[10] gnd Reg_32bit_11.Reg_1bit_10.net_3 24 100
| device Reg_32bit_11.Reg_1bit_10.inverter_2.nmos.2 550 360
n data[10] gnd Reg_32bit_11.Reg_1bit_10.net_3 24 100
| device Reg_32bit_11.Reg_1bit_10.inverter_2.nmos.3 550 360
n data[10] gnd Reg_32bit_11.Reg_1bit_10.net_3 24 100
| device Reg_32bit_11.Reg_1bit_10.inverter_2.nmos.4 550 360
n data[10] gnd Reg_32bit_11.Reg_1bit_10.net_3 24 100
| device Reg_32bit_11.Reg_1bit_10.inverter_2.pmos.1 550 200
p data[10] vdd Reg_32bit_11.Reg_1bit_10.net_3 24 200
| device Reg_32bit_11.Reg_1bit_10.inverter_2.pmos.2 550 200
p data[10] vdd Reg_32bit_11.Reg_1bit_10.net_3 24 200
| device Reg_32bit_11.Reg_1bit_10.inverter_2.pmos.3 550 200
p data[10] vdd Reg_32bit_11.Reg_1bit_10.net_3 24 200
| device Reg_32bit_11.Reg_1bit_10.inverter_2.pmos.4 550 200
p data[10] vdd Reg_32bit_11.Reg_1bit_10.net_3 24 200
| end Reg_32bit_11.Reg_1bit_10.inverter_2
| device Reg_32bit_11.Reg_1bit_10.nmos_1 730 230
n inR1[12] Reg_32bit_11.Reg_1bit_10.net_2 out1[10] 24 100
| device Reg_32bit_11.Reg_1bit_10.nmos_2 730 360
n inR2[12] Reg_32bit_11.Reg_1bit_10.net_2 out2[10] 24 100
| end Reg_32bit_11.Reg_1bit_10
| begin Reg_32bit_11.Reg_1bit_11 510 1540
| begin Reg_32bit_11.Reg_1bit_11.inverter 560 210
| device Reg_32bit_11.Reg_1bit_11.inverter.nmos 550 360
n Reg_32bit_11.Reg_1bit_11.net_2 gnd Reg_32bit_11.Reg_1bit_11.net_1 24 100
| device Reg_32bit_11.Reg_1bit_11.inverter.pmos 550 200
p Reg_32bit_11.Reg_1bit_11.net_2 vdd Reg_32bit_11.Reg_1bit_11.net_1 24 200
| end Reg_32bit_11.Reg_1bit_11.inverter
| device Reg_32bit_11.Reg_1bit_11.nmos.1 390 260
n w[12] Reg_32bit_11.Reg_1bit_11.net_3 Reg_32bit_11.Reg_1bit_11.net_1 24 100
| device Reg_32bit_11.Reg_1bit_11.nmos.2 390 260
n w[12] Reg_32bit_11.Reg_1bit_11.net_3 Reg_32bit_11.Reg_1bit_11.net_1 24 100
| device Reg_32bit_11.Reg_1bit_11.nmos.3 390 260
n w[12] Reg_32bit_11.Reg_1bit_11.net_3 Reg_32bit_11.Reg_1bit_11.net_1 24 100
| device Reg_32bit_11.Reg_1bit_11.nmos.4 390 260
n w[12] Reg_32bit_11.Reg_1bit_11.net_3 Reg_32bit_11.Reg_1bit_11.net_1 24 100
| begin Reg_32bit_11.Reg_1bit_11.inverter_1 550 380
| device Reg_32bit_11.Reg_1bit_11.inverter_1.nmos.1 550 360
n Reg_32bit_11.Reg_1bit_11.net_1 gnd Reg_32bit_11.Reg_1bit_11.net_2 24 100
| device Reg_32bit_11.Reg_1bit_11.inverter_1.nmos.2 550 360
n Reg_32bit_11.Reg_1bit_11.net_1 gnd Reg_32bit_11.Reg_1bit_11.net_2 24 100
| device Reg_32bit_11.Reg_1bit_11.inverter_1.nmos.3 550 360
n Reg_32bit_11.Reg_1bit_11.net_1 gnd Reg_32bit_11.Reg_1bit_11.net_2 24 100
| device Reg_32bit_11.Reg_1bit_11.inverter_1.nmos.4 550 360
n Reg_32bit_11.Reg_1bit_11.net_1 gnd Reg_32bit_11.Reg_1bit_11.net_2 24 100
| device Reg_32bit_11.Reg_1bit_11.inverter_1.pmos.1 550 200
p Reg_32bit_11.Reg_1bit_11.net_1 vdd Reg_32bit_11.Reg_1bit_11.net_2 24 200
| device Reg_32bit_11.Reg_1bit_11.inverter_1.pmos.2 550 200
p Reg_32bit_11.Reg_1bit_11.net_1 vdd Reg_32bit_11.Reg_1bit_11.net_2 24 200
| device Reg_32bit_11.Reg_1bit_11.inverter_1.pmos.3 550 200
p Reg_32bit_11.Reg_1bit_11.net_1 vdd Reg_32bit_11.Reg_1bit_11.net_2 24 200
| device Reg_32bit_11.Reg_1bit_11.inverter_1.pmos.4 550 200
p Reg_32bit_11.Reg_1bit_11.net_1 vdd Reg_32bit_11.Reg_1bit_11.net_2 24 200
| end Reg_32bit_11.Reg_1bit_11.inverter_1
| begin Reg_32bit_11.Reg_1bit_11.inverter_2 290 260
| device Reg_32bit_11.Reg_1bit_11.inverter_2.nmos.1 550 360
n data[11] gnd Reg_32bit_11.Reg_1bit_11.net_3 24 100
| device Reg_32bit_11.Reg_1bit_11.inverter_2.nmos.2 550 360
n data[11] gnd Reg_32bit_11.Reg_1bit_11.net_3 24 100
| device Reg_32bit_11.Reg_1bit_11.inverter_2.nmos.3 550 360
n data[11] gnd Reg_32bit_11.Reg_1bit_11.net_3 24 100
| device Reg_32bit_11.Reg_1bit_11.inverter_2.nmos.4 550 360
n data[11] gnd Reg_32bit_11.Reg_1bit_11.net_3 24 100
| device Reg_32bit_11.Reg_1bit_11.inverter_2.pmos.1 550 200
p data[11] vdd Reg_32bit_11.Reg_1bit_11.net_3 24 200
| device Reg_32bit_11.Reg_1bit_11.inverter_2.pmos.2 550 200
p data[11] vdd Reg_32bit_11.Reg_1bit_11.net_3 24 200
| device Reg_32bit_11.Reg_1bit_11.inverter_2.pmos.3 550 200
p data[11] vdd Reg_32bit_11.Reg_1bit_11.net_3 24 200
| device Reg_32bit_11.Reg_1bit_11.inverter_2.pmos.4 550 200
p data[11] vdd Reg_32bit_11.Reg_1bit_11.net_3 24 200
| end Reg_32bit_11.Reg_1bit_11.inverter_2
| device Reg_32bit_11.Reg_1bit_11.nmos_1 730 230
n inR1[12] Reg_32bit_11.Reg_1bit_11.net_2 out1[11] 24 100
| device Reg_32bit_11.Reg_1bit_11.nmos_2 730 360
n inR2[12] Reg_32bit_11.Reg_1bit_11.net_2 out2[11] 24 100
| end Reg_32bit_11.Reg_1bit_11
| begin Reg_32bit_11.Reg_1bit_12 510 1670
| begin Reg_32bit_11.Reg_1bit_12.inverter 560 210
| device Reg_32bit_11.Reg_1bit_12.inverter.nmos 550 360
n Reg_32bit_11.Reg_1bit_12.net_2 gnd Reg_32bit_11.Reg_1bit_12.net_1 24 100
| device Reg_32bit_11.Reg_1bit_12.inverter.pmos 550 200
p Reg_32bit_11.Reg_1bit_12.net_2 vdd Reg_32bit_11.Reg_1bit_12.net_1 24 200
| end Reg_32bit_11.Reg_1bit_12.inverter
| device Reg_32bit_11.Reg_1bit_12.nmos.1 390 260
n w[12] Reg_32bit_11.Reg_1bit_12.net_3 Reg_32bit_11.Reg_1bit_12.net_1 24 100
| device Reg_32bit_11.Reg_1bit_12.nmos.2 390 260
n w[12] Reg_32bit_11.Reg_1bit_12.net_3 Reg_32bit_11.Reg_1bit_12.net_1 24 100
| device Reg_32bit_11.Reg_1bit_12.nmos.3 390 260
n w[12] Reg_32bit_11.Reg_1bit_12.net_3 Reg_32bit_11.Reg_1bit_12.net_1 24 100
| device Reg_32bit_11.Reg_1bit_12.nmos.4 390 260
n w[12] Reg_32bit_11.Reg_1bit_12.net_3 Reg_32bit_11.Reg_1bit_12.net_1 24 100
| begin Reg_32bit_11.Reg_1bit_12.inverter_1 550 380
| device Reg_32bit_11.Reg_1bit_12.inverter_1.nmos.1 550 360
n Reg_32bit_11.Reg_1bit_12.net_1 gnd Reg_32bit_11.Reg_1bit_12.net_2 24 100
| device Reg_32bit_11.Reg_1bit_12.inverter_1.nmos.2 550 360
n Reg_32bit_11.Reg_1bit_12.net_1 gnd Reg_32bit_11.Reg_1bit_12.net_2 24 100
| device Reg_32bit_11.Reg_1bit_12.inverter_1.nmos.3 550 360
n Reg_32bit_11.Reg_1bit_12.net_1 gnd Reg_32bit_11.Reg_1bit_12.net_2 24 100
| device Reg_32bit_11.Reg_1bit_12.inverter_1.nmos.4 550 360
n Reg_32bit_11.Reg_1bit_12.net_1 gnd Reg_32bit_11.Reg_1bit_12.net_2 24 100
| device Reg_32bit_11.Reg_1bit_12.inverter_1.pmos.1 550 200
p Reg_32bit_11.Reg_1bit_12.net_1 vdd Reg_32bit_11.Reg_1bit_12.net_2 24 200
| device Reg_32bit_11.Reg_1bit_12.inverter_1.pmos.2 550 200
p Reg_32bit_11.Reg_1bit_12.net_1 vdd Reg_32bit_11.Reg_1bit_12.net_2 24 200
| device Reg_32bit_11.Reg_1bit_12.inverter_1.pmos.3 550 200
p Reg_32bit_11.Reg_1bit_12.net_1 vdd Reg_32bit_11.Reg_1bit_12.net_2 24 200
| device Reg_32bit_11.Reg_1bit_12.inverter_1.pmos.4 550 200
p Reg_32bit_11.Reg_1bit_12.net_1 vdd Reg_32bit_11.Reg_1bit_12.net_2 24 200
| end Reg_32bit_11.Reg_1bit_12.inverter_1
| begin Reg_32bit_11.Reg_1bit_12.inverter_2 290 260
| device Reg_32bit_11.Reg_1bit_12.inverter_2.nmos.1 550 360
n data[12] gnd Reg_32bit_11.Reg_1bit_12.net_3 24 100
| device Reg_32bit_11.Reg_1bit_12.inverter_2.nmos.2 550 360
n data[12] gnd Reg_32bit_11.Reg_1bit_12.net_3 24 100
| device Reg_32bit_11.Reg_1bit_12.inverter_2.nmos.3 550 360
n data[12] gnd Reg_32bit_11.Reg_1bit_12.net_3 24 100
| device Reg_32bit_11.Reg_1bit_12.inverter_2.nmos.4 550 360
n data[12] gnd Reg_32bit_11.Reg_1bit_12.net_3 24 100
| device Reg_32bit_11.Reg_1bit_12.inverter_2.pmos.1 550 200
p data[12] vdd Reg_32bit_11.Reg_1bit_12.net_3 24 200
| device Reg_32bit_11.Reg_1bit_12.inverter_2.pmos.2 550 200
p data[12] vdd Reg_32bit_11.Reg_1bit_12.net_3 24 200
| device Reg_32bit_11.Reg_1bit_12.inverter_2.pmos.3 550 200
p data[12] vdd Reg_32bit_11.Reg_1bit_12.net_3 24 200
| device Reg_32bit_11.Reg_1bit_12.inverter_2.pmos.4 550 200
p data[12] vdd Reg_32bit_11.Reg_1bit_12.net_3 24 200
| end Reg_32bit_11.Reg_1bit_12.inverter_2
| device Reg_32bit_11.Reg_1bit_12.nmos_1 730 230
n inR1[12] Reg_32bit_11.Reg_1bit_12.net_2 out1[12] 24 100
| device Reg_32bit_11.Reg_1bit_12.nmos_2 730 360
n inR2[12] Reg_32bit_11.Reg_1bit_12.net_2 out2[12] 24 100
| end Reg_32bit_11.Reg_1bit_12
| begin Reg_32bit_11.Reg_1bit_13 510 1800
| begin Reg_32bit_11.Reg_1bit_13.inverter 560 210
| device Reg_32bit_11.Reg_1bit_13.inverter.nmos 550 360
n Reg_32bit_11.Reg_1bit_13.net_2 gnd Reg_32bit_11.Reg_1bit_13.net_1 24 100
| device Reg_32bit_11.Reg_1bit_13.inverter.pmos 550 200
p Reg_32bit_11.Reg_1bit_13.net_2 vdd Reg_32bit_11.Reg_1bit_13.net_1 24 200
| end Reg_32bit_11.Reg_1bit_13.inverter
| device Reg_32bit_11.Reg_1bit_13.nmos.1 390 260
n w[12] Reg_32bit_11.Reg_1bit_13.net_3 Reg_32bit_11.Reg_1bit_13.net_1 24 100
| device Reg_32bit_11.Reg_1bit_13.nmos.2 390 260
n w[12] Reg_32bit_11.Reg_1bit_13.net_3 Reg_32bit_11.Reg_1bit_13.net_1 24 100
| device Reg_32bit_11.Reg_1bit_13.nmos.3 390 260
n w[12] Reg_32bit_11.Reg_1bit_13.net_3 Reg_32bit_11.Reg_1bit_13.net_1 24 100
| device Reg_32bit_11.Reg_1bit_13.nmos.4 390 260
n w[12] Reg_32bit_11.Reg_1bit_13.net_3 Reg_32bit_11.Reg_1bit_13.net_1 24 100
| begin Reg_32bit_11.Reg_1bit_13.inverter_1 550 380
| device Reg_32bit_11.Reg_1bit_13.inverter_1.nmos.1 550 360
n Reg_32bit_11.Reg_1bit_13.net_1 gnd Reg_32bit_11.Reg_1bit_13.net_2 24 100
| device Reg_32bit_11.Reg_1bit_13.inverter_1.nmos.2 550 360
n Reg_32bit_11.Reg_1bit_13.net_1 gnd Reg_32bit_11.Reg_1bit_13.net_2 24 100
| device Reg_32bit_11.Reg_1bit_13.inverter_1.nmos.3 550 360
n Reg_32bit_11.Reg_1bit_13.net_1 gnd Reg_32bit_11.Reg_1bit_13.net_2 24 100
| device Reg_32bit_11.Reg_1bit_13.inverter_1.nmos.4 550 360
n Reg_32bit_11.Reg_1bit_13.net_1 gnd Reg_32bit_11.Reg_1bit_13.net_2 24 100
| device Reg_32bit_11.Reg_1bit_13.inverter_1.pmos.1 550 200
p Reg_32bit_11.Reg_1bit_13.net_1 vdd Reg_32bit_11.Reg_1bit_13.net_2 24 200
| device Reg_32bit_11.Reg_1bit_13.inverter_1.pmos.2 550 200
p Reg_32bit_11.Reg_1bit_13.net_1 vdd Reg_32bit_11.Reg_1bit_13.net_2 24 200
| device Reg_32bit_11.Reg_1bit_13.inverter_1.pmos.3 550 200
p Reg_32bit_11.Reg_1bit_13.net_1 vdd Reg_32bit_11.Reg_1bit_13.net_2 24 200
| device Reg_32bit_11.Reg_1bit_13.inverter_1.pmos.4 550 200
p Reg_32bit_11.Reg_1bit_13.net_1 vdd Reg_32bit_11.Reg_1bit_13.net_2 24 200
| end Reg_32bit_11.Reg_1bit_13.inverter_1
| begin Reg_32bit_11.Reg_1bit_13.inverter_2 290 260
| device Reg_32bit_11.Reg_1bit_13.inverter_2.nmos.1 550 360
n data[13] gnd Reg_32bit_11.Reg_1bit_13.net_3 24 100
| device Reg_32bit_11.Reg_1bit_13.inverter_2.nmos.2 550 360
n data[13] gnd Reg_32bit_11.Reg_1bit_13.net_3 24 100
| device Reg_32bit_11.Reg_1bit_13.inverter_2.nmos.3 550 360
n data[13] gnd Reg_32bit_11.Reg_1bit_13.net_3 24 100
| device Reg_32bit_11.Reg_1bit_13.inverter_2.nmos.4 550 360
n data[13] gnd Reg_32bit_11.Reg_1bit_13.net_3 24 100
| device Reg_32bit_11.Reg_1bit_13.inverter_2.pmos.1 550 200
p data[13] vdd Reg_32bit_11.Reg_1bit_13.net_3 24 200
| device Reg_32bit_11.Reg_1bit_13.inverter_2.pmos.2 550 200
p data[13] vdd Reg_32bit_11.Reg_1bit_13.net_3 24 200
| device Reg_32bit_11.Reg_1bit_13.inverter_2.pmos.3 550 200
p data[13] vdd Reg_32bit_11.Reg_1bit_13.net_3 24 200
| device Reg_32bit_11.Reg_1bit_13.inverter_2.pmos.4 550 200
p data[13] vdd Reg_32bit_11.Reg_1bit_13.net_3 24 200
| end Reg_32bit_11.Reg_1bit_13.inverter_2
| device Reg_32bit_11.Reg_1bit_13.nmos_1 730 230
n inR1[12] Reg_32bit_11.Reg_1bit_13.net_2 out1[13] 24 100
| device Reg_32bit_11.Reg_1bit_13.nmos_2 730 360
n inR2[12] Reg_32bit_11.Reg_1bit_13.net_2 out2[13] 24 100
| end Reg_32bit_11.Reg_1bit_13
| begin Reg_32bit_11.Reg_1bit_14 510 1930
| begin Reg_32bit_11.Reg_1bit_14.inverter 560 210
| device Reg_32bit_11.Reg_1bit_14.inverter.nmos 550 360
n Reg_32bit_11.Reg_1bit_14.net_2 gnd Reg_32bit_11.Reg_1bit_14.net_1 24 100
| device Reg_32bit_11.Reg_1bit_14.inverter.pmos 550 200
p Reg_32bit_11.Reg_1bit_14.net_2 vdd Reg_32bit_11.Reg_1bit_14.net_1 24 200
| end Reg_32bit_11.Reg_1bit_14.inverter
| device Reg_32bit_11.Reg_1bit_14.nmos.1 390 260
n w[12] Reg_32bit_11.Reg_1bit_14.net_3 Reg_32bit_11.Reg_1bit_14.net_1 24 100
| device Reg_32bit_11.Reg_1bit_14.nmos.2 390 260
n w[12] Reg_32bit_11.Reg_1bit_14.net_3 Reg_32bit_11.Reg_1bit_14.net_1 24 100
| device Reg_32bit_11.Reg_1bit_14.nmos.3 390 260
n w[12] Reg_32bit_11.Reg_1bit_14.net_3 Reg_32bit_11.Reg_1bit_14.net_1 24 100
| device Reg_32bit_11.Reg_1bit_14.nmos.4 390 260
n w[12] Reg_32bit_11.Reg_1bit_14.net_3 Reg_32bit_11.Reg_1bit_14.net_1 24 100
| begin Reg_32bit_11.Reg_1bit_14.inverter_1 550 380
| device Reg_32bit_11.Reg_1bit_14.inverter_1.nmos.1 550 360
n Reg_32bit_11.Reg_1bit_14.net_1 gnd Reg_32bit_11.Reg_1bit_14.net_2 24 100
| device Reg_32bit_11.Reg_1bit_14.inverter_1.nmos.2 550 360
n Reg_32bit_11.Reg_1bit_14.net_1 gnd Reg_32bit_11.Reg_1bit_14.net_2 24 100
| device Reg_32bit_11.Reg_1bit_14.inverter_1.nmos.3 550 360
n Reg_32bit_11.Reg_1bit_14.net_1 gnd Reg_32bit_11.Reg_1bit_14.net_2 24 100
| device Reg_32bit_11.Reg_1bit_14.inverter_1.nmos.4 550 360
n Reg_32bit_11.Reg_1bit_14.net_1 gnd Reg_32bit_11.Reg_1bit_14.net_2 24 100
| device Reg_32bit_11.Reg_1bit_14.inverter_1.pmos.1 550 200
p Reg_32bit_11.Reg_1bit_14.net_1 vdd Reg_32bit_11.Reg_1bit_14.net_2 24 200
| device Reg_32bit_11.Reg_1bit_14.inverter_1.pmos.2 550 200
p Reg_32bit_11.Reg_1bit_14.net_1 vdd Reg_32bit_11.Reg_1bit_14.net_2 24 200
| device Reg_32bit_11.Reg_1bit_14.inverter_1.pmos.3 550 200
p Reg_32bit_11.Reg_1bit_14.net_1 vdd Reg_32bit_11.Reg_1bit_14.net_2 24 200
| device Reg_32bit_11.Reg_1bit_14.inverter_1.pmos.4 550 200
p Reg_32bit_11.Reg_1bit_14.net_1 vdd Reg_32bit_11.Reg_1bit_14.net_2 24 200
| end Reg_32bit_11.Reg_1bit_14.inverter_1
| begin Reg_32bit_11.Reg_1bit_14.inverter_2 290 260
| device Reg_32bit_11.Reg_1bit_14.inverter_2.nmos.1 550 360
n data[14] gnd Reg_32bit_11.Reg_1bit_14.net_3 24 100
| device Reg_32bit_11.Reg_1bit_14.inverter_2.nmos.2 550 360
n data[14] gnd Reg_32bit_11.Reg_1bit_14.net_3 24 100
| device Reg_32bit_11.Reg_1bit_14.inverter_2.nmos.3 550 360
n data[14] gnd Reg_32bit_11.Reg_1bit_14.net_3 24 100
| device Reg_32bit_11.Reg_1bit_14.inverter_2.nmos.4 550 360
n data[14] gnd Reg_32bit_11.Reg_1bit_14.net_3 24 100
| device Reg_32bit_11.Reg_1bit_14.inverter_2.pmos.1 550 200
p data[14] vdd Reg_32bit_11.Reg_1bit_14.net_3 24 200
| device Reg_32bit_11.Reg_1bit_14.inverter_2.pmos.2 550 200
p data[14] vdd Reg_32bit_11.Reg_1bit_14.net_3 24 200
| device Reg_32bit_11.Reg_1bit_14.inverter_2.pmos.3 550 200
p data[14] vdd Reg_32bit_11.Reg_1bit_14.net_3 24 200
| device Reg_32bit_11.Reg_1bit_14.inverter_2.pmos.4 550 200
p data[14] vdd Reg_32bit_11.Reg_1bit_14.net_3 24 200
| end Reg_32bit_11.Reg_1bit_14.inverter_2
| device Reg_32bit_11.Reg_1bit_14.nmos_1 730 230
n inR1[12] Reg_32bit_11.Reg_1bit_14.net_2 out1[14] 24 100
| device Reg_32bit_11.Reg_1bit_14.nmos_2 730 360
n inR2[12] Reg_32bit_11.Reg_1bit_14.net_2 out2[14] 24 100
| end Reg_32bit_11.Reg_1bit_14
| begin Reg_32bit_11.Reg_1bit_15 510 2060
| begin Reg_32bit_11.Reg_1bit_15.inverter 560 210
| device Reg_32bit_11.Reg_1bit_15.inverter.nmos 550 360
n Reg_32bit_11.Reg_1bit_15.net_2 gnd Reg_32bit_11.Reg_1bit_15.net_1 24 100
| device Reg_32bit_11.Reg_1bit_15.inverter.pmos 550 200
p Reg_32bit_11.Reg_1bit_15.net_2 vdd Reg_32bit_11.Reg_1bit_15.net_1 24 200
| end Reg_32bit_11.Reg_1bit_15.inverter
| device Reg_32bit_11.Reg_1bit_15.nmos.1 390 260
n w[12] Reg_32bit_11.Reg_1bit_15.net_3 Reg_32bit_11.Reg_1bit_15.net_1 24 100
| device Reg_32bit_11.Reg_1bit_15.nmos.2 390 260
n w[12] Reg_32bit_11.Reg_1bit_15.net_3 Reg_32bit_11.Reg_1bit_15.net_1 24 100
| device Reg_32bit_11.Reg_1bit_15.nmos.3 390 260
n w[12] Reg_32bit_11.Reg_1bit_15.net_3 Reg_32bit_11.Reg_1bit_15.net_1 24 100
| device Reg_32bit_11.Reg_1bit_15.nmos.4 390 260
n w[12] Reg_32bit_11.Reg_1bit_15.net_3 Reg_32bit_11.Reg_1bit_15.net_1 24 100
| begin Reg_32bit_11.Reg_1bit_15.inverter_1 550 380
| device Reg_32bit_11.Reg_1bit_15.inverter_1.nmos.1 550 360
n Reg_32bit_11.Reg_1bit_15.net_1 gnd Reg_32bit_11.Reg_1bit_15.net_2 24 100
| device Reg_32bit_11.Reg_1bit_15.inverter_1.nmos.2 550 360
n Reg_32bit_11.Reg_1bit_15.net_1 gnd Reg_32bit_11.Reg_1bit_15.net_2 24 100
| device Reg_32bit_11.Reg_1bit_15.inverter_1.nmos.3 550 360
n Reg_32bit_11.Reg_1bit_15.net_1 gnd Reg_32bit_11.Reg_1bit_15.net_2 24 100
| device Reg_32bit_11.Reg_1bit_15.inverter_1.nmos.4 550 360
n Reg_32bit_11.Reg_1bit_15.net_1 gnd Reg_32bit_11.Reg_1bit_15.net_2 24 100
| device Reg_32bit_11.Reg_1bit_15.inverter_1.pmos.1 550 200
p Reg_32bit_11.Reg_1bit_15.net_1 vdd Reg_32bit_11.Reg_1bit_15.net_2 24 200
| device Reg_32bit_11.Reg_1bit_15.inverter_1.pmos.2 550 200
p Reg_32bit_11.Reg_1bit_15.net_1 vdd Reg_32bit_11.Reg_1bit_15.net_2 24 200
| device Reg_32bit_11.Reg_1bit_15.inverter_1.pmos.3 550 200
p Reg_32bit_11.Reg_1bit_15.net_1 vdd Reg_32bit_11.Reg_1bit_15.net_2 24 200
| device Reg_32bit_11.Reg_1bit_15.inverter_1.pmos.4 550 200
p Reg_32bit_11.Reg_1bit_15.net_1 vdd Reg_32bit_11.Reg_1bit_15.net_2 24 200
| end Reg_32bit_11.Reg_1bit_15.inverter_1
| begin Reg_32bit_11.Reg_1bit_15.inverter_2 290 260
| device Reg_32bit_11.Reg_1bit_15.inverter_2.nmos.1 550 360
n data[15] gnd Reg_32bit_11.Reg_1bit_15.net_3 24 100
| device Reg_32bit_11.Reg_1bit_15.inverter_2.nmos.2 550 360
n data[15] gnd Reg_32bit_11.Reg_1bit_15.net_3 24 100
| device Reg_32bit_11.Reg_1bit_15.inverter_2.nmos.3 550 360
n data[15] gnd Reg_32bit_11.Reg_1bit_15.net_3 24 100
| device Reg_32bit_11.Reg_1bit_15.inverter_2.nmos.4 550 360
n data[15] gnd Reg_32bit_11.Reg_1bit_15.net_3 24 100
| device Reg_32bit_11.Reg_1bit_15.inverter_2.pmos.1 550 200
p data[15] vdd Reg_32bit_11.Reg_1bit_15.net_3 24 200
| device Reg_32bit_11.Reg_1bit_15.inverter_2.pmos.2 550 200
p data[15] vdd Reg_32bit_11.Reg_1bit_15.net_3 24 200
| device Reg_32bit_11.Reg_1bit_15.inverter_2.pmos.3 550 200
p data[15] vdd Reg_32bit_11.Reg_1bit_15.net_3 24 200
| device Reg_32bit_11.Reg_1bit_15.inverter_2.pmos.4 550 200
p data[15] vdd Reg_32bit_11.Reg_1bit_15.net_3 24 200
| end Reg_32bit_11.Reg_1bit_15.inverter_2
| device Reg_32bit_11.Reg_1bit_15.nmos_1 730 230
n inR1[12] Reg_32bit_11.Reg_1bit_15.net_2 out1[15] 24 100
| device Reg_32bit_11.Reg_1bit_15.nmos_2 730 360
n inR2[12] Reg_32bit_11.Reg_1bit_15.net_2 out2[15] 24 100
| end Reg_32bit_11.Reg_1bit_15
| begin Reg_32bit_11.Reg_1bit_16 510 2200
| begin Reg_32bit_11.Reg_1bit_16.inverter 560 210
| device Reg_32bit_11.Reg_1bit_16.inverter.nmos 550 360
n Reg_32bit_11.Reg_1bit_16.net_2 gnd Reg_32bit_11.Reg_1bit_16.net_1 24 100
| device Reg_32bit_11.Reg_1bit_16.inverter.pmos 550 200
p Reg_32bit_11.Reg_1bit_16.net_2 vdd Reg_32bit_11.Reg_1bit_16.net_1 24 200
| end Reg_32bit_11.Reg_1bit_16.inverter
| device Reg_32bit_11.Reg_1bit_16.nmos.1 390 260
n w[12] Reg_32bit_11.Reg_1bit_16.net_3 Reg_32bit_11.Reg_1bit_16.net_1 24 100
| device Reg_32bit_11.Reg_1bit_16.nmos.2 390 260
n w[12] Reg_32bit_11.Reg_1bit_16.net_3 Reg_32bit_11.Reg_1bit_16.net_1 24 100
| device Reg_32bit_11.Reg_1bit_16.nmos.3 390 260
n w[12] Reg_32bit_11.Reg_1bit_16.net_3 Reg_32bit_11.Reg_1bit_16.net_1 24 100
| device Reg_32bit_11.Reg_1bit_16.nmos.4 390 260
n w[12] Reg_32bit_11.Reg_1bit_16.net_3 Reg_32bit_11.Reg_1bit_16.net_1 24 100
| begin Reg_32bit_11.Reg_1bit_16.inverter_1 550 380
| device Reg_32bit_11.Reg_1bit_16.inverter_1.nmos.1 550 360
n Reg_32bit_11.Reg_1bit_16.net_1 gnd Reg_32bit_11.Reg_1bit_16.net_2 24 100
| device Reg_32bit_11.Reg_1bit_16.inverter_1.nmos.2 550 360
n Reg_32bit_11.Reg_1bit_16.net_1 gnd Reg_32bit_11.Reg_1bit_16.net_2 24 100
| device Reg_32bit_11.Reg_1bit_16.inverter_1.nmos.3 550 360
n Reg_32bit_11.Reg_1bit_16.net_1 gnd Reg_32bit_11.Reg_1bit_16.net_2 24 100
| device Reg_32bit_11.Reg_1bit_16.inverter_1.nmos.4 550 360
n Reg_32bit_11.Reg_1bit_16.net_1 gnd Reg_32bit_11.Reg_1bit_16.net_2 24 100
| device Reg_32bit_11.Reg_1bit_16.inverter_1.pmos.1 550 200
p Reg_32bit_11.Reg_1bit_16.net_1 vdd Reg_32bit_11.Reg_1bit_16.net_2 24 200
| device Reg_32bit_11.Reg_1bit_16.inverter_1.pmos.2 550 200
p Reg_32bit_11.Reg_1bit_16.net_1 vdd Reg_32bit_11.Reg_1bit_16.net_2 24 200
| device Reg_32bit_11.Reg_1bit_16.inverter_1.pmos.3 550 200
p Reg_32bit_11.Reg_1bit_16.net_1 vdd Reg_32bit_11.Reg_1bit_16.net_2 24 200
| device Reg_32bit_11.Reg_1bit_16.inverter_1.pmos.4 550 200
p Reg_32bit_11.Reg_1bit_16.net_1 vdd Reg_32bit_11.Reg_1bit_16.net_2 24 200
| end Reg_32bit_11.Reg_1bit_16.inverter_1
| begin Reg_32bit_11.Reg_1bit_16.inverter_2 290 260
| device Reg_32bit_11.Reg_1bit_16.inverter_2.nmos.1 550 360
n data[16] gnd Reg_32bit_11.Reg_1bit_16.net_3 24 100
| device Reg_32bit_11.Reg_1bit_16.inverter_2.nmos.2 550 360
n data[16] gnd Reg_32bit_11.Reg_1bit_16.net_3 24 100
| device Reg_32bit_11.Reg_1bit_16.inverter_2.nmos.3 550 360
n data[16] gnd Reg_32bit_11.Reg_1bit_16.net_3 24 100
| device Reg_32bit_11.Reg_1bit_16.inverter_2.nmos.4 550 360
n data[16] gnd Reg_32bit_11.Reg_1bit_16.net_3 24 100
| device Reg_32bit_11.Reg_1bit_16.inverter_2.pmos.1 550 200
p data[16] vdd Reg_32bit_11.Reg_1bit_16.net_3 24 200
| device Reg_32bit_11.Reg_1bit_16.inverter_2.pmos.2 550 200
p data[16] vdd Reg_32bit_11.Reg_1bit_16.net_3 24 200
| device Reg_32bit_11.Reg_1bit_16.inverter_2.pmos.3 550 200
p data[16] vdd Reg_32bit_11.Reg_1bit_16.net_3 24 200
| device Reg_32bit_11.Reg_1bit_16.inverter_2.pmos.4 550 200
p data[16] vdd Reg_32bit_11.Reg_1bit_16.net_3 24 200
| end Reg_32bit_11.Reg_1bit_16.inverter_2
| device Reg_32bit_11.Reg_1bit_16.nmos_1 730 230
n inR1[12] Reg_32bit_11.Reg_1bit_16.net_2 out1[16] 24 100
| device Reg_32bit_11.Reg_1bit_16.nmos_2 730 360
n inR2[12] Reg_32bit_11.Reg_1bit_16.net_2 out2[16] 24 100
| end Reg_32bit_11.Reg_1bit_16
| begin Reg_32bit_11.Reg_1bit_17 510 2330
| begin Reg_32bit_11.Reg_1bit_17.inverter 560 210
| device Reg_32bit_11.Reg_1bit_17.inverter.nmos 550 360
n Reg_32bit_11.Reg_1bit_17.net_2 gnd Reg_32bit_11.Reg_1bit_17.net_1 24 100
| device Reg_32bit_11.Reg_1bit_17.inverter.pmos 550 200
p Reg_32bit_11.Reg_1bit_17.net_2 vdd Reg_32bit_11.Reg_1bit_17.net_1 24 200
| end Reg_32bit_11.Reg_1bit_17.inverter
| device Reg_32bit_11.Reg_1bit_17.nmos.1 390 260
n w[12] Reg_32bit_11.Reg_1bit_17.net_3 Reg_32bit_11.Reg_1bit_17.net_1 24 100
| device Reg_32bit_11.Reg_1bit_17.nmos.2 390 260
n w[12] Reg_32bit_11.Reg_1bit_17.net_3 Reg_32bit_11.Reg_1bit_17.net_1 24 100
| device Reg_32bit_11.Reg_1bit_17.nmos.3 390 260
n w[12] Reg_32bit_11.Reg_1bit_17.net_3 Reg_32bit_11.Reg_1bit_17.net_1 24 100
| device Reg_32bit_11.Reg_1bit_17.nmos.4 390 260
n w[12] Reg_32bit_11.Reg_1bit_17.net_3 Reg_32bit_11.Reg_1bit_17.net_1 24 100
| begin Reg_32bit_11.Reg_1bit_17.inverter_1 550 380
| device Reg_32bit_11.Reg_1bit_17.inverter_1.nmos.1 550 360
n Reg_32bit_11.Reg_1bit_17.net_1 gnd Reg_32bit_11.Reg_1bit_17.net_2 24 100
| device Reg_32bit_11.Reg_1bit_17.inverter_1.nmos.2 550 360
n Reg_32bit_11.Reg_1bit_17.net_1 gnd Reg_32bit_11.Reg_1bit_17.net_2 24 100
| device Reg_32bit_11.Reg_1bit_17.inverter_1.nmos.3 550 360
n Reg_32bit_11.Reg_1bit_17.net_1 gnd Reg_32bit_11.Reg_1bit_17.net_2 24 100
| device Reg_32bit_11.Reg_1bit_17.inverter_1.nmos.4 550 360
n Reg_32bit_11.Reg_1bit_17.net_1 gnd Reg_32bit_11.Reg_1bit_17.net_2 24 100
| device Reg_32bit_11.Reg_1bit_17.inverter_1.pmos.1 550 200
p Reg_32bit_11.Reg_1bit_17.net_1 vdd Reg_32bit_11.Reg_1bit_17.net_2 24 200
| device Reg_32bit_11.Reg_1bit_17.inverter_1.pmos.2 550 200
p Reg_32bit_11.Reg_1bit_17.net_1 vdd Reg_32bit_11.Reg_1bit_17.net_2 24 200
| device Reg_32bit_11.Reg_1bit_17.inverter_1.pmos.3 550 200
p Reg_32bit_11.Reg_1bit_17.net_1 vdd Reg_32bit_11.Reg_1bit_17.net_2 24 200
| device Reg_32bit_11.Reg_1bit_17.inverter_1.pmos.4 550 200
p Reg_32bit_11.Reg_1bit_17.net_1 vdd Reg_32bit_11.Reg_1bit_17.net_2 24 200
| end Reg_32bit_11.Reg_1bit_17.inverter_1
| begin Reg_32bit_11.Reg_1bit_17.inverter_2 290 260
| device Reg_32bit_11.Reg_1bit_17.inverter_2.nmos.1 550 360
n data[17] gnd Reg_32bit_11.Reg_1bit_17.net_3 24 100
| device Reg_32bit_11.Reg_1bit_17.inverter_2.nmos.2 550 360
n data[17] gnd Reg_32bit_11.Reg_1bit_17.net_3 24 100
| device Reg_32bit_11.Reg_1bit_17.inverter_2.nmos.3 550 360
n data[17] gnd Reg_32bit_11.Reg_1bit_17.net_3 24 100
| device Reg_32bit_11.Reg_1bit_17.inverter_2.nmos.4 550 360
n data[17] gnd Reg_32bit_11.Reg_1bit_17.net_3 24 100
| device Reg_32bit_11.Reg_1bit_17.inverter_2.pmos.1 550 200
p data[17] vdd Reg_32bit_11.Reg_1bit_17.net_3 24 200
| device Reg_32bit_11.Reg_1bit_17.inverter_2.pmos.2 550 200
p data[17] vdd Reg_32bit_11.Reg_1bit_17.net_3 24 200
| device Reg_32bit_11.Reg_1bit_17.inverter_2.pmos.3 550 200
p data[17] vdd Reg_32bit_11.Reg_1bit_17.net_3 24 200
| device Reg_32bit_11.Reg_1bit_17.inverter_2.pmos.4 550 200
p data[17] vdd Reg_32bit_11.Reg_1bit_17.net_3 24 200
| end Reg_32bit_11.Reg_1bit_17.inverter_2
| device Reg_32bit_11.Reg_1bit_17.nmos_1 730 230
n inR1[12] Reg_32bit_11.Reg_1bit_17.net_2 out1[17] 24 100
| device Reg_32bit_11.Reg_1bit_17.nmos_2 730 360
n inR2[12] Reg_32bit_11.Reg_1bit_17.net_2 out2[17] 24 100
| end Reg_32bit_11.Reg_1bit_17
| begin Reg_32bit_11.Reg_1bit_18 510 2460
| begin Reg_32bit_11.Reg_1bit_18.inverter 560 210
| device Reg_32bit_11.Reg_1bit_18.inverter.nmos 550 360
n Reg_32bit_11.Reg_1bit_18.net_2 gnd Reg_32bit_11.Reg_1bit_18.net_1 24 100
| device Reg_32bit_11.Reg_1bit_18.inverter.pmos 550 200
p Reg_32bit_11.Reg_1bit_18.net_2 vdd Reg_32bit_11.Reg_1bit_18.net_1 24 200
| end Reg_32bit_11.Reg_1bit_18.inverter
| device Reg_32bit_11.Reg_1bit_18.nmos.1 390 260
n w[12] Reg_32bit_11.Reg_1bit_18.net_3 Reg_32bit_11.Reg_1bit_18.net_1 24 100
| device Reg_32bit_11.Reg_1bit_18.nmos.2 390 260
n w[12] Reg_32bit_11.Reg_1bit_18.net_3 Reg_32bit_11.Reg_1bit_18.net_1 24 100
| device Reg_32bit_11.Reg_1bit_18.nmos.3 390 260
n w[12] Reg_32bit_11.Reg_1bit_18.net_3 Reg_32bit_11.Reg_1bit_18.net_1 24 100
| device Reg_32bit_11.Reg_1bit_18.nmos.4 390 260
n w[12] Reg_32bit_11.Reg_1bit_18.net_3 Reg_32bit_11.Reg_1bit_18.net_1 24 100
| begin Reg_32bit_11.Reg_1bit_18.inverter_1 550 380
| device Reg_32bit_11.Reg_1bit_18.inverter_1.nmos.1 550 360
n Reg_32bit_11.Reg_1bit_18.net_1 gnd Reg_32bit_11.Reg_1bit_18.net_2 24 100
| device Reg_32bit_11.Reg_1bit_18.inverter_1.nmos.2 550 360
n Reg_32bit_11.Reg_1bit_18.net_1 gnd Reg_32bit_11.Reg_1bit_18.net_2 24 100
| device Reg_32bit_11.Reg_1bit_18.inverter_1.nmos.3 550 360
n Reg_32bit_11.Reg_1bit_18.net_1 gnd Reg_32bit_11.Reg_1bit_18.net_2 24 100
| device Reg_32bit_11.Reg_1bit_18.inverter_1.nmos.4 550 360
n Reg_32bit_11.Reg_1bit_18.net_1 gnd Reg_32bit_11.Reg_1bit_18.net_2 24 100
| device Reg_32bit_11.Reg_1bit_18.inverter_1.pmos.1 550 200
p Reg_32bit_11.Reg_1bit_18.net_1 vdd Reg_32bit_11.Reg_1bit_18.net_2 24 200
| device Reg_32bit_11.Reg_1bit_18.inverter_1.pmos.2 550 200
p Reg_32bit_11.Reg_1bit_18.net_1 vdd Reg_32bit_11.Reg_1bit_18.net_2 24 200
| device Reg_32bit_11.Reg_1bit_18.inverter_1.pmos.3 550 200
p Reg_32bit_11.Reg_1bit_18.net_1 vdd Reg_32bit_11.Reg_1bit_18.net_2 24 200
| device Reg_32bit_11.Reg_1bit_18.inverter_1.pmos.4 550 200
p Reg_32bit_11.Reg_1bit_18.net_1 vdd Reg_32bit_11.Reg_1bit_18.net_2 24 200
| end Reg_32bit_11.Reg_1bit_18.inverter_1
| begin Reg_32bit_11.Reg_1bit_18.inverter_2 290 260
| device Reg_32bit_11.Reg_1bit_18.inverter_2.nmos.1 550 360
n data[18] gnd Reg_32bit_11.Reg_1bit_18.net_3 24 100
| device Reg_32bit_11.Reg_1bit_18.inverter_2.nmos.2 550 360
n data[18] gnd Reg_32bit_11.Reg_1bit_18.net_3 24 100
| device Reg_32bit_11.Reg_1bit_18.inverter_2.nmos.3 550 360
n data[18] gnd Reg_32bit_11.Reg_1bit_18.net_3 24 100
| device Reg_32bit_11.Reg_1bit_18.inverter_2.nmos.4 550 360
n data[18] gnd Reg_32bit_11.Reg_1bit_18.net_3 24 100
| device Reg_32bit_11.Reg_1bit_18.inverter_2.pmos.1 550 200
p data[18] vdd Reg_32bit_11.Reg_1bit_18.net_3 24 200
| device Reg_32bit_11.Reg_1bit_18.inverter_2.pmos.2 550 200
p data[18] vdd Reg_32bit_11.Reg_1bit_18.net_3 24 200
| device Reg_32bit_11.Reg_1bit_18.inverter_2.pmos.3 550 200
p data[18] vdd Reg_32bit_11.Reg_1bit_18.net_3 24 200
| device Reg_32bit_11.Reg_1bit_18.inverter_2.pmos.4 550 200
p data[18] vdd Reg_32bit_11.Reg_1bit_18.net_3 24 200
| end Reg_32bit_11.Reg_1bit_18.inverter_2
| device Reg_32bit_11.Reg_1bit_18.nmos_1 730 230
n inR1[12] Reg_32bit_11.Reg_1bit_18.net_2 out1[18] 24 100
| device Reg_32bit_11.Reg_1bit_18.nmos_2 730 360
n inR2[12] Reg_32bit_11.Reg_1bit_18.net_2 out2[18] 24 100
| end Reg_32bit_11.Reg_1bit_18
| begin Reg_32bit_11.Reg_1bit_19 510 2590
| begin Reg_32bit_11.Reg_1bit_19.inverter 560 210
| device Reg_32bit_11.Reg_1bit_19.inverter.nmos 550 360
n Reg_32bit_11.Reg_1bit_19.net_2 gnd Reg_32bit_11.Reg_1bit_19.net_1 24 100
| device Reg_32bit_11.Reg_1bit_19.inverter.pmos 550 200
p Reg_32bit_11.Reg_1bit_19.net_2 vdd Reg_32bit_11.Reg_1bit_19.net_1 24 200
| end Reg_32bit_11.Reg_1bit_19.inverter
| device Reg_32bit_11.Reg_1bit_19.nmos.1 390 260
n w[12] Reg_32bit_11.Reg_1bit_19.net_3 Reg_32bit_11.Reg_1bit_19.net_1 24 100
| device Reg_32bit_11.Reg_1bit_19.nmos.2 390 260
n w[12] Reg_32bit_11.Reg_1bit_19.net_3 Reg_32bit_11.Reg_1bit_19.net_1 24 100
| device Reg_32bit_11.Reg_1bit_19.nmos.3 390 260
n w[12] Reg_32bit_11.Reg_1bit_19.net_3 Reg_32bit_11.Reg_1bit_19.net_1 24 100
| device Reg_32bit_11.Reg_1bit_19.nmos.4 390 260
n w[12] Reg_32bit_11.Reg_1bit_19.net_3 Reg_32bit_11.Reg_1bit_19.net_1 24 100
| begin Reg_32bit_11.Reg_1bit_19.inverter_1 550 380
| device Reg_32bit_11.Reg_1bit_19.inverter_1.nmos.1 550 360
n Reg_32bit_11.Reg_1bit_19.net_1 gnd Reg_32bit_11.Reg_1bit_19.net_2 24 100
| device Reg_32bit_11.Reg_1bit_19.inverter_1.nmos.2 550 360
n Reg_32bit_11.Reg_1bit_19.net_1 gnd Reg_32bit_11.Reg_1bit_19.net_2 24 100
| device Reg_32bit_11.Reg_1bit_19.inverter_1.nmos.3 550 360
n Reg_32bit_11.Reg_1bit_19.net_1 gnd Reg_32bit_11.Reg_1bit_19.net_2 24 100
| device Reg_32bit_11.Reg_1bit_19.inverter_1.nmos.4 550 360
n Reg_32bit_11.Reg_1bit_19.net_1 gnd Reg_32bit_11.Reg_1bit_19.net_2 24 100
| device Reg_32bit_11.Reg_1bit_19.inverter_1.pmos.1 550 200
p Reg_32bit_11.Reg_1bit_19.net_1 vdd Reg_32bit_11.Reg_1bit_19.net_2 24 200
| device Reg_32bit_11.Reg_1bit_19.inverter_1.pmos.2 550 200
p Reg_32bit_11.Reg_1bit_19.net_1 vdd Reg_32bit_11.Reg_1bit_19.net_2 24 200
| device Reg_32bit_11.Reg_1bit_19.inverter_1.pmos.3 550 200
p Reg_32bit_11.Reg_1bit_19.net_1 vdd Reg_32bit_11.Reg_1bit_19.net_2 24 200
| device Reg_32bit_11.Reg_1bit_19.inverter_1.pmos.4 550 200
p Reg_32bit_11.Reg_1bit_19.net_1 vdd Reg_32bit_11.Reg_1bit_19.net_2 24 200
| end Reg_32bit_11.Reg_1bit_19.inverter_1
| begin Reg_32bit_11.Reg_1bit_19.inverter_2 290 260
| device Reg_32bit_11.Reg_1bit_19.inverter_2.nmos.1 550 360
n data[19] gnd Reg_32bit_11.Reg_1bit_19.net_3 24 100
| device Reg_32bit_11.Reg_1bit_19.inverter_2.nmos.2 550 360
n data[19] gnd Reg_32bit_11.Reg_1bit_19.net_3 24 100
| device Reg_32bit_11.Reg_1bit_19.inverter_2.nmos.3 550 360
n data[19] gnd Reg_32bit_11.Reg_1bit_19.net_3 24 100
| device Reg_32bit_11.Reg_1bit_19.inverter_2.nmos.4 550 360
n data[19] gnd Reg_32bit_11.Reg_1bit_19.net_3 24 100
| device Reg_32bit_11.Reg_1bit_19.inverter_2.pmos.1 550 200
p data[19] vdd Reg_32bit_11.Reg_1bit_19.net_3 24 200
| device Reg_32bit_11.Reg_1bit_19.inverter_2.pmos.2 550 200
p data[19] vdd Reg_32bit_11.Reg_1bit_19.net_3 24 200
| device Reg_32bit_11.Reg_1bit_19.inverter_2.pmos.3 550 200
p data[19] vdd Reg_32bit_11.Reg_1bit_19.net_3 24 200
| device Reg_32bit_11.Reg_1bit_19.inverter_2.pmos.4 550 200
p data[19] vdd Reg_32bit_11.Reg_1bit_19.net_3 24 200
| end Reg_32bit_11.Reg_1bit_19.inverter_2
| device Reg_32bit_11.Reg_1bit_19.nmos_1 730 230
n inR1[12] Reg_32bit_11.Reg_1bit_19.net_2 out1[19] 24 100
| device Reg_32bit_11.Reg_1bit_19.nmos_2 730 360
n inR2[12] Reg_32bit_11.Reg_1bit_19.net_2 out2[19] 24 100
| end Reg_32bit_11.Reg_1bit_19
| begin Reg_32bit_11.Reg_1bit_20 510 2720
| begin Reg_32bit_11.Reg_1bit_20.inverter 560 210
| device Reg_32bit_11.Reg_1bit_20.inverter.nmos 550 360
n Reg_32bit_11.Reg_1bit_20.net_2 gnd Reg_32bit_11.Reg_1bit_20.net_1 24 100
| device Reg_32bit_11.Reg_1bit_20.inverter.pmos 550 200
p Reg_32bit_11.Reg_1bit_20.net_2 vdd Reg_32bit_11.Reg_1bit_20.net_1 24 200
| end Reg_32bit_11.Reg_1bit_20.inverter
| device Reg_32bit_11.Reg_1bit_20.nmos.1 390 260
n w[12] Reg_32bit_11.Reg_1bit_20.net_3 Reg_32bit_11.Reg_1bit_20.net_1 24 100
| device Reg_32bit_11.Reg_1bit_20.nmos.2 390 260
n w[12] Reg_32bit_11.Reg_1bit_20.net_3 Reg_32bit_11.Reg_1bit_20.net_1 24 100
| device Reg_32bit_11.Reg_1bit_20.nmos.3 390 260
n w[12] Reg_32bit_11.Reg_1bit_20.net_3 Reg_32bit_11.Reg_1bit_20.net_1 24 100
| device Reg_32bit_11.Reg_1bit_20.nmos.4 390 260
n w[12] Reg_32bit_11.Reg_1bit_20.net_3 Reg_32bit_11.Reg_1bit_20.net_1 24 100
| begin Reg_32bit_11.Reg_1bit_20.inverter_1 550 380
| device Reg_32bit_11.Reg_1bit_20.inverter_1.nmos.1 550 360
n Reg_32bit_11.Reg_1bit_20.net_1 gnd Reg_32bit_11.Reg_1bit_20.net_2 24 100
| device Reg_32bit_11.Reg_1bit_20.inverter_1.nmos.2 550 360
n Reg_32bit_11.Reg_1bit_20.net_1 gnd Reg_32bit_11.Reg_1bit_20.net_2 24 100
| device Reg_32bit_11.Reg_1bit_20.inverter_1.nmos.3 550 360
n Reg_32bit_11.Reg_1bit_20.net_1 gnd Reg_32bit_11.Reg_1bit_20.net_2 24 100
| device Reg_32bit_11.Reg_1bit_20.inverter_1.nmos.4 550 360
n Reg_32bit_11.Reg_1bit_20.net_1 gnd Reg_32bit_11.Reg_1bit_20.net_2 24 100
| device Reg_32bit_11.Reg_1bit_20.inverter_1.pmos.1 550 200
p Reg_32bit_11.Reg_1bit_20.net_1 vdd Reg_32bit_11.Reg_1bit_20.net_2 24 200
| device Reg_32bit_11.Reg_1bit_20.inverter_1.pmos.2 550 200
p Reg_32bit_11.Reg_1bit_20.net_1 vdd Reg_32bit_11.Reg_1bit_20.net_2 24 200
| device Reg_32bit_11.Reg_1bit_20.inverter_1.pmos.3 550 200
p Reg_32bit_11.Reg_1bit_20.net_1 vdd Reg_32bit_11.Reg_1bit_20.net_2 24 200
| device Reg_32bit_11.Reg_1bit_20.inverter_1.pmos.4 550 200
p Reg_32bit_11.Reg_1bit_20.net_1 vdd Reg_32bit_11.Reg_1bit_20.net_2 24 200
| end Reg_32bit_11.Reg_1bit_20.inverter_1
| begin Reg_32bit_11.Reg_1bit_20.inverter_2 290 260
| device Reg_32bit_11.Reg_1bit_20.inverter_2.nmos.1 550 360
n data[20] gnd Reg_32bit_11.Reg_1bit_20.net_3 24 100
| device Reg_32bit_11.Reg_1bit_20.inverter_2.nmos.2 550 360
n data[20] gnd Reg_32bit_11.Reg_1bit_20.net_3 24 100
| device Reg_32bit_11.Reg_1bit_20.inverter_2.nmos.3 550 360
n data[20] gnd Reg_32bit_11.Reg_1bit_20.net_3 24 100
| device Reg_32bit_11.Reg_1bit_20.inverter_2.nmos.4 550 360
n data[20] gnd Reg_32bit_11.Reg_1bit_20.net_3 24 100
| device Reg_32bit_11.Reg_1bit_20.inverter_2.pmos.1 550 200
p data[20] vdd Reg_32bit_11.Reg_1bit_20.net_3 24 200
| device Reg_32bit_11.Reg_1bit_20.inverter_2.pmos.2 550 200
p data[20] vdd Reg_32bit_11.Reg_1bit_20.net_3 24 200
| device Reg_32bit_11.Reg_1bit_20.inverter_2.pmos.3 550 200
p data[20] vdd Reg_32bit_11.Reg_1bit_20.net_3 24 200
| device Reg_32bit_11.Reg_1bit_20.inverter_2.pmos.4 550 200
p data[20] vdd Reg_32bit_11.Reg_1bit_20.net_3 24 200
| end Reg_32bit_11.Reg_1bit_20.inverter_2
| device Reg_32bit_11.Reg_1bit_20.nmos_1 730 230
n inR1[12] Reg_32bit_11.Reg_1bit_20.net_2 out1[20] 24 100
| device Reg_32bit_11.Reg_1bit_20.nmos_2 730 360
n inR2[12] Reg_32bit_11.Reg_1bit_20.net_2 out2[20] 24 100
| end Reg_32bit_11.Reg_1bit_20
| begin Reg_32bit_11.Reg_1bit_21 510 2850
| begin Reg_32bit_11.Reg_1bit_21.inverter 560 210
| device Reg_32bit_11.Reg_1bit_21.inverter.nmos 550 360
n Reg_32bit_11.Reg_1bit_21.net_2 gnd Reg_32bit_11.Reg_1bit_21.net_1 24 100
| device Reg_32bit_11.Reg_1bit_21.inverter.pmos 550 200
p Reg_32bit_11.Reg_1bit_21.net_2 vdd Reg_32bit_11.Reg_1bit_21.net_1 24 200
| end Reg_32bit_11.Reg_1bit_21.inverter
| device Reg_32bit_11.Reg_1bit_21.nmos.1 390 260
n w[12] Reg_32bit_11.Reg_1bit_21.net_3 Reg_32bit_11.Reg_1bit_21.net_1 24 100
| device Reg_32bit_11.Reg_1bit_21.nmos.2 390 260
n w[12] Reg_32bit_11.Reg_1bit_21.net_3 Reg_32bit_11.Reg_1bit_21.net_1 24 100
| device Reg_32bit_11.Reg_1bit_21.nmos.3 390 260
n w[12] Reg_32bit_11.Reg_1bit_21.net_3 Reg_32bit_11.Reg_1bit_21.net_1 24 100
| device Reg_32bit_11.Reg_1bit_21.nmos.4 390 260
n w[12] Reg_32bit_11.Reg_1bit_21.net_3 Reg_32bit_11.Reg_1bit_21.net_1 24 100
| begin Reg_32bit_11.Reg_1bit_21.inverter_1 550 380
| device Reg_32bit_11.Reg_1bit_21.inverter_1.nmos.1 550 360
n Reg_32bit_11.Reg_1bit_21.net_1 gnd Reg_32bit_11.Reg_1bit_21.net_2 24 100
| device Reg_32bit_11.Reg_1bit_21.inverter_1.nmos.2 550 360
n Reg_32bit_11.Reg_1bit_21.net_1 gnd Reg_32bit_11.Reg_1bit_21.net_2 24 100
| device Reg_32bit_11.Reg_1bit_21.inverter_1.nmos.3 550 360
n Reg_32bit_11.Reg_1bit_21.net_1 gnd Reg_32bit_11.Reg_1bit_21.net_2 24 100
| device Reg_32bit_11.Reg_1bit_21.inverter_1.nmos.4 550 360
n Reg_32bit_11.Reg_1bit_21.net_1 gnd Reg_32bit_11.Reg_1bit_21.net_2 24 100
| device Reg_32bit_11.Reg_1bit_21.inverter_1.pmos.1 550 200
p Reg_32bit_11.Reg_1bit_21.net_1 vdd Reg_32bit_11.Reg_1bit_21.net_2 24 200
| device Reg_32bit_11.Reg_1bit_21.inverter_1.pmos.2 550 200
p Reg_32bit_11.Reg_1bit_21.net_1 vdd Reg_32bit_11.Reg_1bit_21.net_2 24 200
| device Reg_32bit_11.Reg_1bit_21.inverter_1.pmos.3 550 200
p Reg_32bit_11.Reg_1bit_21.net_1 vdd Reg_32bit_11.Reg_1bit_21.net_2 24 200
| device Reg_32bit_11.Reg_1bit_21.inverter_1.pmos.4 550 200
p Reg_32bit_11.Reg_1bit_21.net_1 vdd Reg_32bit_11.Reg_1bit_21.net_2 24 200
| end Reg_32bit_11.Reg_1bit_21.inverter_1
| begin Reg_32bit_11.Reg_1bit_21.inverter_2 290 260
| device Reg_32bit_11.Reg_1bit_21.inverter_2.nmos.1 550 360
n data[21] gnd Reg_32bit_11.Reg_1bit_21.net_3 24 100
| device Reg_32bit_11.Reg_1bit_21.inverter_2.nmos.2 550 360
n data[21] gnd Reg_32bit_11.Reg_1bit_21.net_3 24 100
| device Reg_32bit_11.Reg_1bit_21.inverter_2.nmos.3 550 360
n data[21] gnd Reg_32bit_11.Reg_1bit_21.net_3 24 100
| device Reg_32bit_11.Reg_1bit_21.inverter_2.nmos.4 550 360
n data[21] gnd Reg_32bit_11.Reg_1bit_21.net_3 24 100
| device Reg_32bit_11.Reg_1bit_21.inverter_2.pmos.1 550 200
p data[21] vdd Reg_32bit_11.Reg_1bit_21.net_3 24 200
| device Reg_32bit_11.Reg_1bit_21.inverter_2.pmos.2 550 200
p data[21] vdd Reg_32bit_11.Reg_1bit_21.net_3 24 200
| device Reg_32bit_11.Reg_1bit_21.inverter_2.pmos.3 550 200
p data[21] vdd Reg_32bit_11.Reg_1bit_21.net_3 24 200
| device Reg_32bit_11.Reg_1bit_21.inverter_2.pmos.4 550 200
p data[21] vdd Reg_32bit_11.Reg_1bit_21.net_3 24 200
| end Reg_32bit_11.Reg_1bit_21.inverter_2
| device Reg_32bit_11.Reg_1bit_21.nmos_1 730 230
n inR1[12] Reg_32bit_11.Reg_1bit_21.net_2 out1[21] 24 100
| device Reg_32bit_11.Reg_1bit_21.nmos_2 730 360
n inR2[12] Reg_32bit_11.Reg_1bit_21.net_2 out2[21] 24 100
| end Reg_32bit_11.Reg_1bit_21
| begin Reg_32bit_11.Reg_1bit_22 510 2980
| begin Reg_32bit_11.Reg_1bit_22.inverter 560 210
| device Reg_32bit_11.Reg_1bit_22.inverter.nmos 550 360
n Reg_32bit_11.Reg_1bit_22.net_2 gnd Reg_32bit_11.Reg_1bit_22.net_1 24 100
| device Reg_32bit_11.Reg_1bit_22.inverter.pmos 550 200
p Reg_32bit_11.Reg_1bit_22.net_2 vdd Reg_32bit_11.Reg_1bit_22.net_1 24 200
| end Reg_32bit_11.Reg_1bit_22.inverter
| device Reg_32bit_11.Reg_1bit_22.nmos.1 390 260
n w[12] Reg_32bit_11.Reg_1bit_22.net_3 Reg_32bit_11.Reg_1bit_22.net_1 24 100
| device Reg_32bit_11.Reg_1bit_22.nmos.2 390 260
n w[12] Reg_32bit_11.Reg_1bit_22.net_3 Reg_32bit_11.Reg_1bit_22.net_1 24 100
| device Reg_32bit_11.Reg_1bit_22.nmos.3 390 260
n w[12] Reg_32bit_11.Reg_1bit_22.net_3 Reg_32bit_11.Reg_1bit_22.net_1 24 100
| device Reg_32bit_11.Reg_1bit_22.nmos.4 390 260
n w[12] Reg_32bit_11.Reg_1bit_22.net_3 Reg_32bit_11.Reg_1bit_22.net_1 24 100
| begin Reg_32bit_11.Reg_1bit_22.inverter_1 550 380
| device Reg_32bit_11.Reg_1bit_22.inverter_1.nmos.1 550 360
n Reg_32bit_11.Reg_1bit_22.net_1 gnd Reg_32bit_11.Reg_1bit_22.net_2 24 100
| device Reg_32bit_11.Reg_1bit_22.inverter_1.nmos.2 550 360
n Reg_32bit_11.Reg_1bit_22.net_1 gnd Reg_32bit_11.Reg_1bit_22.net_2 24 100
| device Reg_32bit_11.Reg_1bit_22.inverter_1.nmos.3 550 360
n Reg_32bit_11.Reg_1bit_22.net_1 gnd Reg_32bit_11.Reg_1bit_22.net_2 24 100
| device Reg_32bit_11.Reg_1bit_22.inverter_1.nmos.4 550 360
n Reg_32bit_11.Reg_1bit_22.net_1 gnd Reg_32bit_11.Reg_1bit_22.net_2 24 100
| device Reg_32bit_11.Reg_1bit_22.inverter_1.pmos.1 550 200
p Reg_32bit_11.Reg_1bit_22.net_1 vdd Reg_32bit_11.Reg_1bit_22.net_2 24 200
| device Reg_32bit_11.Reg_1bit_22.inverter_1.pmos.2 550 200
p Reg_32bit_11.Reg_1bit_22.net_1 vdd Reg_32bit_11.Reg_1bit_22.net_2 24 200
| device Reg_32bit_11.Reg_1bit_22.inverter_1.pmos.3 550 200
p Reg_32bit_11.Reg_1bit_22.net_1 vdd Reg_32bit_11.Reg_1bit_22.net_2 24 200
| device Reg_32bit_11.Reg_1bit_22.inverter_1.pmos.4 550 200
p Reg_32bit_11.Reg_1bit_22.net_1 vdd Reg_32bit_11.Reg_1bit_22.net_2 24 200
| end Reg_32bit_11.Reg_1bit_22.inverter_1
| begin Reg_32bit_11.Reg_1bit_22.inverter_2 290 260
| device Reg_32bit_11.Reg_1bit_22.inverter_2.nmos.1 550 360
n data[22] gnd Reg_32bit_11.Reg_1bit_22.net_3 24 100
| device Reg_32bit_11.Reg_1bit_22.inverter_2.nmos.2 550 360
n data[22] gnd Reg_32bit_11.Reg_1bit_22.net_3 24 100
| device Reg_32bit_11.Reg_1bit_22.inverter_2.nmos.3 550 360
n data[22] gnd Reg_32bit_11.Reg_1bit_22.net_3 24 100
| device Reg_32bit_11.Reg_1bit_22.inverter_2.nmos.4 550 360
n data[22] gnd Reg_32bit_11.Reg_1bit_22.net_3 24 100
| device Reg_32bit_11.Reg_1bit_22.inverter_2.pmos.1 550 200
p data[22] vdd Reg_32bit_11.Reg_1bit_22.net_3 24 200
| device Reg_32bit_11.Reg_1bit_22.inverter_2.pmos.2 550 200
p data[22] vdd Reg_32bit_11.Reg_1bit_22.net_3 24 200
| device Reg_32bit_11.Reg_1bit_22.inverter_2.pmos.3 550 200
p data[22] vdd Reg_32bit_11.Reg_1bit_22.net_3 24 200
| device Reg_32bit_11.Reg_1bit_22.inverter_2.pmos.4 550 200
p data[22] vdd Reg_32bit_11.Reg_1bit_22.net_3 24 200
| end Reg_32bit_11.Reg_1bit_22.inverter_2
| device Reg_32bit_11.Reg_1bit_22.nmos_1 730 230
n inR1[12] Reg_32bit_11.Reg_1bit_22.net_2 out1[22] 24 100
| device Reg_32bit_11.Reg_1bit_22.nmos_2 730 360
n inR2[12] Reg_32bit_11.Reg_1bit_22.net_2 out2[22] 24 100
| end Reg_32bit_11.Reg_1bit_22
| begin Reg_32bit_11.Reg_1bit_23 510 3110
| begin Reg_32bit_11.Reg_1bit_23.inverter 560 210
| device Reg_32bit_11.Reg_1bit_23.inverter.nmos 550 360
n Reg_32bit_11.Reg_1bit_23.net_2 gnd Reg_32bit_11.Reg_1bit_23.net_1 24 100
| device Reg_32bit_11.Reg_1bit_23.inverter.pmos 550 200
p Reg_32bit_11.Reg_1bit_23.net_2 vdd Reg_32bit_11.Reg_1bit_23.net_1 24 200
| end Reg_32bit_11.Reg_1bit_23.inverter
| device Reg_32bit_11.Reg_1bit_23.nmos.1 390 260
n w[12] Reg_32bit_11.Reg_1bit_23.net_3 Reg_32bit_11.Reg_1bit_23.net_1 24 100
| device Reg_32bit_11.Reg_1bit_23.nmos.2 390 260
n w[12] Reg_32bit_11.Reg_1bit_23.net_3 Reg_32bit_11.Reg_1bit_23.net_1 24 100
| device Reg_32bit_11.Reg_1bit_23.nmos.3 390 260
n w[12] Reg_32bit_11.Reg_1bit_23.net_3 Reg_32bit_11.Reg_1bit_23.net_1 24 100
| device Reg_32bit_11.Reg_1bit_23.nmos.4 390 260
n w[12] Reg_32bit_11.Reg_1bit_23.net_3 Reg_32bit_11.Reg_1bit_23.net_1 24 100
| begin Reg_32bit_11.Reg_1bit_23.inverter_1 550 380
| device Reg_32bit_11.Reg_1bit_23.inverter_1.nmos.1 550 360
n Reg_32bit_11.Reg_1bit_23.net_1 gnd Reg_32bit_11.Reg_1bit_23.net_2 24 100
| device Reg_32bit_11.Reg_1bit_23.inverter_1.nmos.2 550 360
n Reg_32bit_11.Reg_1bit_23.net_1 gnd Reg_32bit_11.Reg_1bit_23.net_2 24 100
| device Reg_32bit_11.Reg_1bit_23.inverter_1.nmos.3 550 360
n Reg_32bit_11.Reg_1bit_23.net_1 gnd Reg_32bit_11.Reg_1bit_23.net_2 24 100
| device Reg_32bit_11.Reg_1bit_23.inverter_1.nmos.4 550 360
n Reg_32bit_11.Reg_1bit_23.net_1 gnd Reg_32bit_11.Reg_1bit_23.net_2 24 100
| device Reg_32bit_11.Reg_1bit_23.inverter_1.pmos.1 550 200
p Reg_32bit_11.Reg_1bit_23.net_1 vdd Reg_32bit_11.Reg_1bit_23.net_2 24 200
| device Reg_32bit_11.Reg_1bit_23.inverter_1.pmos.2 550 200
p Reg_32bit_11.Reg_1bit_23.net_1 vdd Reg_32bit_11.Reg_1bit_23.net_2 24 200
| device Reg_32bit_11.Reg_1bit_23.inverter_1.pmos.3 550 200
p Reg_32bit_11.Reg_1bit_23.net_1 vdd Reg_32bit_11.Reg_1bit_23.net_2 24 200
| device Reg_32bit_11.Reg_1bit_23.inverter_1.pmos.4 550 200
p Reg_32bit_11.Reg_1bit_23.net_1 vdd Reg_32bit_11.Reg_1bit_23.net_2 24 200
| end Reg_32bit_11.Reg_1bit_23.inverter_1
| begin Reg_32bit_11.Reg_1bit_23.inverter_2 290 260
| device Reg_32bit_11.Reg_1bit_23.inverter_2.nmos.1 550 360
n data[23] gnd Reg_32bit_11.Reg_1bit_23.net_3 24 100
| device Reg_32bit_11.Reg_1bit_23.inverter_2.nmos.2 550 360
n data[23] gnd Reg_32bit_11.Reg_1bit_23.net_3 24 100
| device Reg_32bit_11.Reg_1bit_23.inverter_2.nmos.3 550 360
n data[23] gnd Reg_32bit_11.Reg_1bit_23.net_3 24 100
| device Reg_32bit_11.Reg_1bit_23.inverter_2.nmos.4 550 360
n data[23] gnd Reg_32bit_11.Reg_1bit_23.net_3 24 100
| device Reg_32bit_11.Reg_1bit_23.inverter_2.pmos.1 550 200
p data[23] vdd Reg_32bit_11.Reg_1bit_23.net_3 24 200
| device Reg_32bit_11.Reg_1bit_23.inverter_2.pmos.2 550 200
p data[23] vdd Reg_32bit_11.Reg_1bit_23.net_3 24 200
| device Reg_32bit_11.Reg_1bit_23.inverter_2.pmos.3 550 200
p data[23] vdd Reg_32bit_11.Reg_1bit_23.net_3 24 200
| device Reg_32bit_11.Reg_1bit_23.inverter_2.pmos.4 550 200
p data[23] vdd Reg_32bit_11.Reg_1bit_23.net_3 24 200
| end Reg_32bit_11.Reg_1bit_23.inverter_2
| device Reg_32bit_11.Reg_1bit_23.nmos_1 730 230
n inR1[12] Reg_32bit_11.Reg_1bit_23.net_2 out1[23] 24 100
| device Reg_32bit_11.Reg_1bit_23.nmos_2 730 360
n inR2[12] Reg_32bit_11.Reg_1bit_23.net_2 out2[23] 24 100
| end Reg_32bit_11.Reg_1bit_23
| begin Reg_32bit_11.Reg_1bit_24 510 3250
| begin Reg_32bit_11.Reg_1bit_24.inverter 560 210
| device Reg_32bit_11.Reg_1bit_24.inverter.nmos 550 360
n Reg_32bit_11.Reg_1bit_24.net_2 gnd Reg_32bit_11.Reg_1bit_24.net_1 24 100
| device Reg_32bit_11.Reg_1bit_24.inverter.pmos 550 200
p Reg_32bit_11.Reg_1bit_24.net_2 vdd Reg_32bit_11.Reg_1bit_24.net_1 24 200
| end Reg_32bit_11.Reg_1bit_24.inverter
| device Reg_32bit_11.Reg_1bit_24.nmos.1 390 260
n w[12] Reg_32bit_11.Reg_1bit_24.net_3 Reg_32bit_11.Reg_1bit_24.net_1 24 100
| device Reg_32bit_11.Reg_1bit_24.nmos.2 390 260
n w[12] Reg_32bit_11.Reg_1bit_24.net_3 Reg_32bit_11.Reg_1bit_24.net_1 24 100
| device Reg_32bit_11.Reg_1bit_24.nmos.3 390 260
n w[12] Reg_32bit_11.Reg_1bit_24.net_3 Reg_32bit_11.Reg_1bit_24.net_1 24 100
| device Reg_32bit_11.Reg_1bit_24.nmos.4 390 260
n w[12] Reg_32bit_11.Reg_1bit_24.net_3 Reg_32bit_11.Reg_1bit_24.net_1 24 100
| begin Reg_32bit_11.Reg_1bit_24.inverter_1 550 380
| device Reg_32bit_11.Reg_1bit_24.inverter_1.nmos.1 550 360
n Reg_32bit_11.Reg_1bit_24.net_1 gnd Reg_32bit_11.Reg_1bit_24.net_2 24 100
| device Reg_32bit_11.Reg_1bit_24.inverter_1.nmos.2 550 360
n Reg_32bit_11.Reg_1bit_24.net_1 gnd Reg_32bit_11.Reg_1bit_24.net_2 24 100
| device Reg_32bit_11.Reg_1bit_24.inverter_1.nmos.3 550 360
n Reg_32bit_11.Reg_1bit_24.net_1 gnd Reg_32bit_11.Reg_1bit_24.net_2 24 100
| device Reg_32bit_11.Reg_1bit_24.inverter_1.nmos.4 550 360
n Reg_32bit_11.Reg_1bit_24.net_1 gnd Reg_32bit_11.Reg_1bit_24.net_2 24 100
| device Reg_32bit_11.Reg_1bit_24.inverter_1.pmos.1 550 200
p Reg_32bit_11.Reg_1bit_24.net_1 vdd Reg_32bit_11.Reg_1bit_24.net_2 24 200
| device Reg_32bit_11.Reg_1bit_24.inverter_1.pmos.2 550 200
p Reg_32bit_11.Reg_1bit_24.net_1 vdd Reg_32bit_11.Reg_1bit_24.net_2 24 200
| device Reg_32bit_11.Reg_1bit_24.inverter_1.pmos.3 550 200
p Reg_32bit_11.Reg_1bit_24.net_1 vdd Reg_32bit_11.Reg_1bit_24.net_2 24 200
| device Reg_32bit_11.Reg_1bit_24.inverter_1.pmos.4 550 200
p Reg_32bit_11.Reg_1bit_24.net_1 vdd Reg_32bit_11.Reg_1bit_24.net_2 24 200
| end Reg_32bit_11.Reg_1bit_24.inverter_1
| begin Reg_32bit_11.Reg_1bit_24.inverter_2 290 260
| device Reg_32bit_11.Reg_1bit_24.inverter_2.nmos.1 550 360
n data[24] gnd Reg_32bit_11.Reg_1bit_24.net_3 24 100
| device Reg_32bit_11.Reg_1bit_24.inverter_2.nmos.2 550 360
n data[24] gnd Reg_32bit_11.Reg_1bit_24.net_3 24 100
| device Reg_32bit_11.Reg_1bit_24.inverter_2.nmos.3 550 360
n data[24] gnd Reg_32bit_11.Reg_1bit_24.net_3 24 100
| device Reg_32bit_11.Reg_1bit_24.inverter_2.nmos.4 550 360
n data[24] gnd Reg_32bit_11.Reg_1bit_24.net_3 24 100
| device Reg_32bit_11.Reg_1bit_24.inverter_2.pmos.1 550 200
p data[24] vdd Reg_32bit_11.Reg_1bit_24.net_3 24 200
| device Reg_32bit_11.Reg_1bit_24.inverter_2.pmos.2 550 200
p data[24] vdd Reg_32bit_11.Reg_1bit_24.net_3 24 200
| device Reg_32bit_11.Reg_1bit_24.inverter_2.pmos.3 550 200
p data[24] vdd Reg_32bit_11.Reg_1bit_24.net_3 24 200
| device Reg_32bit_11.Reg_1bit_24.inverter_2.pmos.4 550 200
p data[24] vdd Reg_32bit_11.Reg_1bit_24.net_3 24 200
| end Reg_32bit_11.Reg_1bit_24.inverter_2
| device Reg_32bit_11.Reg_1bit_24.nmos_1 730 230
n inR1[12] Reg_32bit_11.Reg_1bit_24.net_2 out1[24] 24 100
| device Reg_32bit_11.Reg_1bit_24.nmos_2 730 360
n inR2[12] Reg_32bit_11.Reg_1bit_24.net_2 out2[24] 24 100
| end Reg_32bit_11.Reg_1bit_24
| begin Reg_32bit_11.Reg_1bit_25 510 3380
| begin Reg_32bit_11.Reg_1bit_25.inverter 560 210
| device Reg_32bit_11.Reg_1bit_25.inverter.nmos 550 360
n Reg_32bit_11.Reg_1bit_25.net_2 gnd Reg_32bit_11.Reg_1bit_25.net_1 24 100
| device Reg_32bit_11.Reg_1bit_25.inverter.pmos 550 200
p Reg_32bit_11.Reg_1bit_25.net_2 vdd Reg_32bit_11.Reg_1bit_25.net_1 24 200
| end Reg_32bit_11.Reg_1bit_25.inverter
| device Reg_32bit_11.Reg_1bit_25.nmos.1 390 260
n w[12] Reg_32bit_11.Reg_1bit_25.net_3 Reg_32bit_11.Reg_1bit_25.net_1 24 100
| device Reg_32bit_11.Reg_1bit_25.nmos.2 390 260
n w[12] Reg_32bit_11.Reg_1bit_25.net_3 Reg_32bit_11.Reg_1bit_25.net_1 24 100
| device Reg_32bit_11.Reg_1bit_25.nmos.3 390 260
n w[12] Reg_32bit_11.Reg_1bit_25.net_3 Reg_32bit_11.Reg_1bit_25.net_1 24 100
| device Reg_32bit_11.Reg_1bit_25.nmos.4 390 260
n w[12] Reg_32bit_11.Reg_1bit_25.net_3 Reg_32bit_11.Reg_1bit_25.net_1 24 100
| begin Reg_32bit_11.Reg_1bit_25.inverter_1 550 380
| device Reg_32bit_11.Reg_1bit_25.inverter_1.nmos.1 550 360
n Reg_32bit_11.Reg_1bit_25.net_1 gnd Reg_32bit_11.Reg_1bit_25.net_2 24 100
| device Reg_32bit_11.Reg_1bit_25.inverter_1.nmos.2 550 360
n Reg_32bit_11.Reg_1bit_25.net_1 gnd Reg_32bit_11.Reg_1bit_25.net_2 24 100
| device Reg_32bit_11.Reg_1bit_25.inverter_1.nmos.3 550 360
n Reg_32bit_11.Reg_1bit_25.net_1 gnd Reg_32bit_11.Reg_1bit_25.net_2 24 100
| device Reg_32bit_11.Reg_1bit_25.inverter_1.nmos.4 550 360
n Reg_32bit_11.Reg_1bit_25.net_1 gnd Reg_32bit_11.Reg_1bit_25.net_2 24 100
| device Reg_32bit_11.Reg_1bit_25.inverter_1.pmos.1 550 200
p Reg_32bit_11.Reg_1bit_25.net_1 vdd Reg_32bit_11.Reg_1bit_25.net_2 24 200
| device Reg_32bit_11.Reg_1bit_25.inverter_1.pmos.2 550 200
p Reg_32bit_11.Reg_1bit_25.net_1 vdd Reg_32bit_11.Reg_1bit_25.net_2 24 200
| device Reg_32bit_11.Reg_1bit_25.inverter_1.pmos.3 550 200
p Reg_32bit_11.Reg_1bit_25.net_1 vdd Reg_32bit_11.Reg_1bit_25.net_2 24 200
| device Reg_32bit_11.Reg_1bit_25.inverter_1.pmos.4 550 200
p Reg_32bit_11.Reg_1bit_25.net_1 vdd Reg_32bit_11.Reg_1bit_25.net_2 24 200
| end Reg_32bit_11.Reg_1bit_25.inverter_1
| begin Reg_32bit_11.Reg_1bit_25.inverter_2 290 260
| device Reg_32bit_11.Reg_1bit_25.inverter_2.nmos.1 550 360
n data[25] gnd Reg_32bit_11.Reg_1bit_25.net_3 24 100
| device Reg_32bit_11.Reg_1bit_25.inverter_2.nmos.2 550 360
n data[25] gnd Reg_32bit_11.Reg_1bit_25.net_3 24 100
| device Reg_32bit_11.Reg_1bit_25.inverter_2.nmos.3 550 360
n data[25] gnd Reg_32bit_11.Reg_1bit_25.net_3 24 100
| device Reg_32bit_11.Reg_1bit_25.inverter_2.nmos.4 550 360
n data[25] gnd Reg_32bit_11.Reg_1bit_25.net_3 24 100
| device Reg_32bit_11.Reg_1bit_25.inverter_2.pmos.1 550 200
p data[25] vdd Reg_32bit_11.Reg_1bit_25.net_3 24 200
| device Reg_32bit_11.Reg_1bit_25.inverter_2.pmos.2 550 200
p data[25] vdd Reg_32bit_11.Reg_1bit_25.net_3 24 200
| device Reg_32bit_11.Reg_1bit_25.inverter_2.pmos.3 550 200
p data[25] vdd Reg_32bit_11.Reg_1bit_25.net_3 24 200
| device Reg_32bit_11.Reg_1bit_25.inverter_2.pmos.4 550 200
p data[25] vdd Reg_32bit_11.Reg_1bit_25.net_3 24 200
| end Reg_32bit_11.Reg_1bit_25.inverter_2
| device Reg_32bit_11.Reg_1bit_25.nmos_1 730 230
n inR1[12] Reg_32bit_11.Reg_1bit_25.net_2 out1[25] 24 100
| device Reg_32bit_11.Reg_1bit_25.nmos_2 730 360
n inR2[12] Reg_32bit_11.Reg_1bit_25.net_2 out2[25] 24 100
| end Reg_32bit_11.Reg_1bit_25
| begin Reg_32bit_11.Reg_1bit_26 510 3510
| begin Reg_32bit_11.Reg_1bit_26.inverter 560 210
| device Reg_32bit_11.Reg_1bit_26.inverter.nmos 550 360
n Reg_32bit_11.Reg_1bit_26.net_2 gnd Reg_32bit_11.Reg_1bit_26.net_1 24 100
| device Reg_32bit_11.Reg_1bit_26.inverter.pmos 550 200
p Reg_32bit_11.Reg_1bit_26.net_2 vdd Reg_32bit_11.Reg_1bit_26.net_1 24 200
| end Reg_32bit_11.Reg_1bit_26.inverter
| device Reg_32bit_11.Reg_1bit_26.nmos.1 390 260
n w[12] Reg_32bit_11.Reg_1bit_26.net_3 Reg_32bit_11.Reg_1bit_26.net_1 24 100
| device Reg_32bit_11.Reg_1bit_26.nmos.2 390 260
n w[12] Reg_32bit_11.Reg_1bit_26.net_3 Reg_32bit_11.Reg_1bit_26.net_1 24 100
| device Reg_32bit_11.Reg_1bit_26.nmos.3 390 260
n w[12] Reg_32bit_11.Reg_1bit_26.net_3 Reg_32bit_11.Reg_1bit_26.net_1 24 100
| device Reg_32bit_11.Reg_1bit_26.nmos.4 390 260
n w[12] Reg_32bit_11.Reg_1bit_26.net_3 Reg_32bit_11.Reg_1bit_26.net_1 24 100
| begin Reg_32bit_11.Reg_1bit_26.inverter_1 550 380
| device Reg_32bit_11.Reg_1bit_26.inverter_1.nmos.1 550 360
n Reg_32bit_11.Reg_1bit_26.net_1 gnd Reg_32bit_11.Reg_1bit_26.net_2 24 100
| device Reg_32bit_11.Reg_1bit_26.inverter_1.nmos.2 550 360
n Reg_32bit_11.Reg_1bit_26.net_1 gnd Reg_32bit_11.Reg_1bit_26.net_2 24 100
| device Reg_32bit_11.Reg_1bit_26.inverter_1.nmos.3 550 360
n Reg_32bit_11.Reg_1bit_26.net_1 gnd Reg_32bit_11.Reg_1bit_26.net_2 24 100
| device Reg_32bit_11.Reg_1bit_26.inverter_1.nmos.4 550 360
n Reg_32bit_11.Reg_1bit_26.net_1 gnd Reg_32bit_11.Reg_1bit_26.net_2 24 100
| device Reg_32bit_11.Reg_1bit_26.inverter_1.pmos.1 550 200
p Reg_32bit_11.Reg_1bit_26.net_1 vdd Reg_32bit_11.Reg_1bit_26.net_2 24 200
| device Reg_32bit_11.Reg_1bit_26.inverter_1.pmos.2 550 200
p Reg_32bit_11.Reg_1bit_26.net_1 vdd Reg_32bit_11.Reg_1bit_26.net_2 24 200
| device Reg_32bit_11.Reg_1bit_26.inverter_1.pmos.3 550 200
p Reg_32bit_11.Reg_1bit_26.net_1 vdd Reg_32bit_11.Reg_1bit_26.net_2 24 200
| device Reg_32bit_11.Reg_1bit_26.inverter_1.pmos.4 550 200
p Reg_32bit_11.Reg_1bit_26.net_1 vdd Reg_32bit_11.Reg_1bit_26.net_2 24 200
| end Reg_32bit_11.Reg_1bit_26.inverter_1
| begin Reg_32bit_11.Reg_1bit_26.inverter_2 290 260
| device Reg_32bit_11.Reg_1bit_26.inverter_2.nmos.1 550 360
n data[26] gnd Reg_32bit_11.Reg_1bit_26.net_3 24 100
| device Reg_32bit_11.Reg_1bit_26.inverter_2.nmos.2 550 360
n data[26] gnd Reg_32bit_11.Reg_1bit_26.net_3 24 100
| device Reg_32bit_11.Reg_1bit_26.inverter_2.nmos.3 550 360
n data[26] gnd Reg_32bit_11.Reg_1bit_26.net_3 24 100
| device Reg_32bit_11.Reg_1bit_26.inverter_2.nmos.4 550 360
n data[26] gnd Reg_32bit_11.Reg_1bit_26.net_3 24 100
| device Reg_32bit_11.Reg_1bit_26.inverter_2.pmos.1 550 200
p data[26] vdd Reg_32bit_11.Reg_1bit_26.net_3 24 200
| device Reg_32bit_11.Reg_1bit_26.inverter_2.pmos.2 550 200
p data[26] vdd Reg_32bit_11.Reg_1bit_26.net_3 24 200
| device Reg_32bit_11.Reg_1bit_26.inverter_2.pmos.3 550 200
p data[26] vdd Reg_32bit_11.Reg_1bit_26.net_3 24 200
| device Reg_32bit_11.Reg_1bit_26.inverter_2.pmos.4 550 200
p data[26] vdd Reg_32bit_11.Reg_1bit_26.net_3 24 200
| end Reg_32bit_11.Reg_1bit_26.inverter_2
| device Reg_32bit_11.Reg_1bit_26.nmos_1 730 230
n inR1[12] Reg_32bit_11.Reg_1bit_26.net_2 out1[26] 24 100
| device Reg_32bit_11.Reg_1bit_26.nmos_2 730 360
n inR2[12] Reg_32bit_11.Reg_1bit_26.net_2 out2[26] 24 100
| end Reg_32bit_11.Reg_1bit_26
| begin Reg_32bit_11.Reg_1bit_27 510 3640
| begin Reg_32bit_11.Reg_1bit_27.inverter 560 210
| device Reg_32bit_11.Reg_1bit_27.inverter.nmos 550 360
n Reg_32bit_11.Reg_1bit_27.net_2 gnd Reg_32bit_11.Reg_1bit_27.net_1 24 100
| device Reg_32bit_11.Reg_1bit_27.inverter.pmos 550 200
p Reg_32bit_11.Reg_1bit_27.net_2 vdd Reg_32bit_11.Reg_1bit_27.net_1 24 200
| end Reg_32bit_11.Reg_1bit_27.inverter
| device Reg_32bit_11.Reg_1bit_27.nmos.1 390 260
n w[12] Reg_32bit_11.Reg_1bit_27.net_3 Reg_32bit_11.Reg_1bit_27.net_1 24 100
| device Reg_32bit_11.Reg_1bit_27.nmos.2 390 260
n w[12] Reg_32bit_11.Reg_1bit_27.net_3 Reg_32bit_11.Reg_1bit_27.net_1 24 100
| device Reg_32bit_11.Reg_1bit_27.nmos.3 390 260
n w[12] Reg_32bit_11.Reg_1bit_27.net_3 Reg_32bit_11.Reg_1bit_27.net_1 24 100
| device Reg_32bit_11.Reg_1bit_27.nmos.4 390 260
n w[12] Reg_32bit_11.Reg_1bit_27.net_3 Reg_32bit_11.Reg_1bit_27.net_1 24 100
| begin Reg_32bit_11.Reg_1bit_27.inverter_1 550 380
| device Reg_32bit_11.Reg_1bit_27.inverter_1.nmos.1 550 360
n Reg_32bit_11.Reg_1bit_27.net_1 gnd Reg_32bit_11.Reg_1bit_27.net_2 24 100
| device Reg_32bit_11.Reg_1bit_27.inverter_1.nmos.2 550 360
n Reg_32bit_11.Reg_1bit_27.net_1 gnd Reg_32bit_11.Reg_1bit_27.net_2 24 100
| device Reg_32bit_11.Reg_1bit_27.inverter_1.nmos.3 550 360
n Reg_32bit_11.Reg_1bit_27.net_1 gnd Reg_32bit_11.Reg_1bit_27.net_2 24 100
| device Reg_32bit_11.Reg_1bit_27.inverter_1.nmos.4 550 360
n Reg_32bit_11.Reg_1bit_27.net_1 gnd Reg_32bit_11.Reg_1bit_27.net_2 24 100
| device Reg_32bit_11.Reg_1bit_27.inverter_1.pmos.1 550 200
p Reg_32bit_11.Reg_1bit_27.net_1 vdd Reg_32bit_11.Reg_1bit_27.net_2 24 200
| device Reg_32bit_11.Reg_1bit_27.inverter_1.pmos.2 550 200
p Reg_32bit_11.Reg_1bit_27.net_1 vdd Reg_32bit_11.Reg_1bit_27.net_2 24 200
| device Reg_32bit_11.Reg_1bit_27.inverter_1.pmos.3 550 200
p Reg_32bit_11.Reg_1bit_27.net_1 vdd Reg_32bit_11.Reg_1bit_27.net_2 24 200
| device Reg_32bit_11.Reg_1bit_27.inverter_1.pmos.4 550 200
p Reg_32bit_11.Reg_1bit_27.net_1 vdd Reg_32bit_11.Reg_1bit_27.net_2 24 200
| end Reg_32bit_11.Reg_1bit_27.inverter_1
| begin Reg_32bit_11.Reg_1bit_27.inverter_2 290 260
| device Reg_32bit_11.Reg_1bit_27.inverter_2.nmos.1 550 360
n data[27] gnd Reg_32bit_11.Reg_1bit_27.net_3 24 100
| device Reg_32bit_11.Reg_1bit_27.inverter_2.nmos.2 550 360
n data[27] gnd Reg_32bit_11.Reg_1bit_27.net_3 24 100
| device Reg_32bit_11.Reg_1bit_27.inverter_2.nmos.3 550 360
n data[27] gnd Reg_32bit_11.Reg_1bit_27.net_3 24 100
| device Reg_32bit_11.Reg_1bit_27.inverter_2.nmos.4 550 360
n data[27] gnd Reg_32bit_11.Reg_1bit_27.net_3 24 100
| device Reg_32bit_11.Reg_1bit_27.inverter_2.pmos.1 550 200
p data[27] vdd Reg_32bit_11.Reg_1bit_27.net_3 24 200
| device Reg_32bit_11.Reg_1bit_27.inverter_2.pmos.2 550 200
p data[27] vdd Reg_32bit_11.Reg_1bit_27.net_3 24 200
| device Reg_32bit_11.Reg_1bit_27.inverter_2.pmos.3 550 200
p data[27] vdd Reg_32bit_11.Reg_1bit_27.net_3 24 200
| device Reg_32bit_11.Reg_1bit_27.inverter_2.pmos.4 550 200
p data[27] vdd Reg_32bit_11.Reg_1bit_27.net_3 24 200
| end Reg_32bit_11.Reg_1bit_27.inverter_2
| device Reg_32bit_11.Reg_1bit_27.nmos_1 730 230
n inR1[12] Reg_32bit_11.Reg_1bit_27.net_2 out1[27] 24 100
| device Reg_32bit_11.Reg_1bit_27.nmos_2 730 360
n inR2[12] Reg_32bit_11.Reg_1bit_27.net_2 out2[27] 24 100
| end Reg_32bit_11.Reg_1bit_27
| begin Reg_32bit_11.Reg_1bit_28 510 3770
| begin Reg_32bit_11.Reg_1bit_28.inverter 560 210
| device Reg_32bit_11.Reg_1bit_28.inverter.nmos 550 360
n Reg_32bit_11.Reg_1bit_28.net_2 gnd Reg_32bit_11.Reg_1bit_28.net_1 24 100
| device Reg_32bit_11.Reg_1bit_28.inverter.pmos 550 200
p Reg_32bit_11.Reg_1bit_28.net_2 vdd Reg_32bit_11.Reg_1bit_28.net_1 24 200
| end Reg_32bit_11.Reg_1bit_28.inverter
| device Reg_32bit_11.Reg_1bit_28.nmos.1 390 260
n w[12] Reg_32bit_11.Reg_1bit_28.net_3 Reg_32bit_11.Reg_1bit_28.net_1 24 100
| device Reg_32bit_11.Reg_1bit_28.nmos.2 390 260
n w[12] Reg_32bit_11.Reg_1bit_28.net_3 Reg_32bit_11.Reg_1bit_28.net_1 24 100
| device Reg_32bit_11.Reg_1bit_28.nmos.3 390 260
n w[12] Reg_32bit_11.Reg_1bit_28.net_3 Reg_32bit_11.Reg_1bit_28.net_1 24 100
| device Reg_32bit_11.Reg_1bit_28.nmos.4 390 260
n w[12] Reg_32bit_11.Reg_1bit_28.net_3 Reg_32bit_11.Reg_1bit_28.net_1 24 100
| begin Reg_32bit_11.Reg_1bit_28.inverter_1 550 380
| device Reg_32bit_11.Reg_1bit_28.inverter_1.nmos.1 550 360
n Reg_32bit_11.Reg_1bit_28.net_1 gnd Reg_32bit_11.Reg_1bit_28.net_2 24 100
| device Reg_32bit_11.Reg_1bit_28.inverter_1.nmos.2 550 360
n Reg_32bit_11.Reg_1bit_28.net_1 gnd Reg_32bit_11.Reg_1bit_28.net_2 24 100
| device Reg_32bit_11.Reg_1bit_28.inverter_1.nmos.3 550 360
n Reg_32bit_11.Reg_1bit_28.net_1 gnd Reg_32bit_11.Reg_1bit_28.net_2 24 100
| device Reg_32bit_11.Reg_1bit_28.inverter_1.nmos.4 550 360
n Reg_32bit_11.Reg_1bit_28.net_1 gnd Reg_32bit_11.Reg_1bit_28.net_2 24 100
| device Reg_32bit_11.Reg_1bit_28.inverter_1.pmos.1 550 200
p Reg_32bit_11.Reg_1bit_28.net_1 vdd Reg_32bit_11.Reg_1bit_28.net_2 24 200
| device Reg_32bit_11.Reg_1bit_28.inverter_1.pmos.2 550 200
p Reg_32bit_11.Reg_1bit_28.net_1 vdd Reg_32bit_11.Reg_1bit_28.net_2 24 200
| device Reg_32bit_11.Reg_1bit_28.inverter_1.pmos.3 550 200
p Reg_32bit_11.Reg_1bit_28.net_1 vdd Reg_32bit_11.Reg_1bit_28.net_2 24 200
| device Reg_32bit_11.Reg_1bit_28.inverter_1.pmos.4 550 200
p Reg_32bit_11.Reg_1bit_28.net_1 vdd Reg_32bit_11.Reg_1bit_28.net_2 24 200
| end Reg_32bit_11.Reg_1bit_28.inverter_1
| begin Reg_32bit_11.Reg_1bit_28.inverter_2 290 260
| device Reg_32bit_11.Reg_1bit_28.inverter_2.nmos.1 550 360
n data[28] gnd Reg_32bit_11.Reg_1bit_28.net_3 24 100
| device Reg_32bit_11.Reg_1bit_28.inverter_2.nmos.2 550 360
n data[28] gnd Reg_32bit_11.Reg_1bit_28.net_3 24 100
| device Reg_32bit_11.Reg_1bit_28.inverter_2.nmos.3 550 360
n data[28] gnd Reg_32bit_11.Reg_1bit_28.net_3 24 100
| device Reg_32bit_11.Reg_1bit_28.inverter_2.nmos.4 550 360
n data[28] gnd Reg_32bit_11.Reg_1bit_28.net_3 24 100
| device Reg_32bit_11.Reg_1bit_28.inverter_2.pmos.1 550 200
p data[28] vdd Reg_32bit_11.Reg_1bit_28.net_3 24 200
| device Reg_32bit_11.Reg_1bit_28.inverter_2.pmos.2 550 200
p data[28] vdd Reg_32bit_11.Reg_1bit_28.net_3 24 200
| device Reg_32bit_11.Reg_1bit_28.inverter_2.pmos.3 550 200
p data[28] vdd Reg_32bit_11.Reg_1bit_28.net_3 24 200
| device Reg_32bit_11.Reg_1bit_28.inverter_2.pmos.4 550 200
p data[28] vdd Reg_32bit_11.Reg_1bit_28.net_3 24 200
| end Reg_32bit_11.Reg_1bit_28.inverter_2
| device Reg_32bit_11.Reg_1bit_28.nmos_1 730 230
n inR1[12] Reg_32bit_11.Reg_1bit_28.net_2 out1[28] 24 100
| device Reg_32bit_11.Reg_1bit_28.nmos_2 730 360
n inR2[12] Reg_32bit_11.Reg_1bit_28.net_2 out2[28] 24 100
| end Reg_32bit_11.Reg_1bit_28
| begin Reg_32bit_11.Reg_1bit_29 510 3900
| begin Reg_32bit_11.Reg_1bit_29.inverter 560 210
| device Reg_32bit_11.Reg_1bit_29.inverter.nmos 550 360
n Reg_32bit_11.Reg_1bit_29.net_2 gnd Reg_32bit_11.Reg_1bit_29.net_1 24 100
| device Reg_32bit_11.Reg_1bit_29.inverter.pmos 550 200
p Reg_32bit_11.Reg_1bit_29.net_2 vdd Reg_32bit_11.Reg_1bit_29.net_1 24 200
| end Reg_32bit_11.Reg_1bit_29.inverter
| device Reg_32bit_11.Reg_1bit_29.nmos.1 390 260
n w[12] Reg_32bit_11.Reg_1bit_29.net_3 Reg_32bit_11.Reg_1bit_29.net_1 24 100
| device Reg_32bit_11.Reg_1bit_29.nmos.2 390 260
n w[12] Reg_32bit_11.Reg_1bit_29.net_3 Reg_32bit_11.Reg_1bit_29.net_1 24 100
| device Reg_32bit_11.Reg_1bit_29.nmos.3 390 260
n w[12] Reg_32bit_11.Reg_1bit_29.net_3 Reg_32bit_11.Reg_1bit_29.net_1 24 100
| device Reg_32bit_11.Reg_1bit_29.nmos.4 390 260
n w[12] Reg_32bit_11.Reg_1bit_29.net_3 Reg_32bit_11.Reg_1bit_29.net_1 24 100
| begin Reg_32bit_11.Reg_1bit_29.inverter_1 550 380
| device Reg_32bit_11.Reg_1bit_29.inverter_1.nmos.1 550 360
n Reg_32bit_11.Reg_1bit_29.net_1 gnd Reg_32bit_11.Reg_1bit_29.net_2 24 100
| device Reg_32bit_11.Reg_1bit_29.inverter_1.nmos.2 550 360
n Reg_32bit_11.Reg_1bit_29.net_1 gnd Reg_32bit_11.Reg_1bit_29.net_2 24 100
| device Reg_32bit_11.Reg_1bit_29.inverter_1.nmos.3 550 360
n Reg_32bit_11.Reg_1bit_29.net_1 gnd Reg_32bit_11.Reg_1bit_29.net_2 24 100
| device Reg_32bit_11.Reg_1bit_29.inverter_1.nmos.4 550 360
n Reg_32bit_11.Reg_1bit_29.net_1 gnd Reg_32bit_11.Reg_1bit_29.net_2 24 100
| device Reg_32bit_11.Reg_1bit_29.inverter_1.pmos.1 550 200
p Reg_32bit_11.Reg_1bit_29.net_1 vdd Reg_32bit_11.Reg_1bit_29.net_2 24 200
| device Reg_32bit_11.Reg_1bit_29.inverter_1.pmos.2 550 200
p Reg_32bit_11.Reg_1bit_29.net_1 vdd Reg_32bit_11.Reg_1bit_29.net_2 24 200
| device Reg_32bit_11.Reg_1bit_29.inverter_1.pmos.3 550 200
p Reg_32bit_11.Reg_1bit_29.net_1 vdd Reg_32bit_11.Reg_1bit_29.net_2 24 200
| device Reg_32bit_11.Reg_1bit_29.inverter_1.pmos.4 550 200
p Reg_32bit_11.Reg_1bit_29.net_1 vdd Reg_32bit_11.Reg_1bit_29.net_2 24 200
| end Reg_32bit_11.Reg_1bit_29.inverter_1
| begin Reg_32bit_11.Reg_1bit_29.inverter_2 290 260
| device Reg_32bit_11.Reg_1bit_29.inverter_2.nmos.1 550 360
n data[29] gnd Reg_32bit_11.Reg_1bit_29.net_3 24 100
| device Reg_32bit_11.Reg_1bit_29.inverter_2.nmos.2 550 360
n data[29] gnd Reg_32bit_11.Reg_1bit_29.net_3 24 100
| device Reg_32bit_11.Reg_1bit_29.inverter_2.nmos.3 550 360
n data[29] gnd Reg_32bit_11.Reg_1bit_29.net_3 24 100
| device Reg_32bit_11.Reg_1bit_29.inverter_2.nmos.4 550 360
n data[29] gnd Reg_32bit_11.Reg_1bit_29.net_3 24 100
| device Reg_32bit_11.Reg_1bit_29.inverter_2.pmos.1 550 200
p data[29] vdd Reg_32bit_11.Reg_1bit_29.net_3 24 200
| device Reg_32bit_11.Reg_1bit_29.inverter_2.pmos.2 550 200
p data[29] vdd Reg_32bit_11.Reg_1bit_29.net_3 24 200
| device Reg_32bit_11.Reg_1bit_29.inverter_2.pmos.3 550 200
p data[29] vdd Reg_32bit_11.Reg_1bit_29.net_3 24 200
| device Reg_32bit_11.Reg_1bit_29.inverter_2.pmos.4 550 200
p data[29] vdd Reg_32bit_11.Reg_1bit_29.net_3 24 200
| end Reg_32bit_11.Reg_1bit_29.inverter_2
| device Reg_32bit_11.Reg_1bit_29.nmos_1 730 230
n inR1[12] Reg_32bit_11.Reg_1bit_29.net_2 out1[29] 24 100
| device Reg_32bit_11.Reg_1bit_29.nmos_2 730 360
n inR2[12] Reg_32bit_11.Reg_1bit_29.net_2 out2[29] 24 100
| end Reg_32bit_11.Reg_1bit_29
| begin Reg_32bit_11.Reg_1bit_30 510 4030
| begin Reg_32bit_11.Reg_1bit_30.inverter 560 210
| device Reg_32bit_11.Reg_1bit_30.inverter.nmos 550 360
n Reg_32bit_11.Reg_1bit_30.net_2 gnd Reg_32bit_11.Reg_1bit_30.net_1 24 100
| device Reg_32bit_11.Reg_1bit_30.inverter.pmos 550 200
p Reg_32bit_11.Reg_1bit_30.net_2 vdd Reg_32bit_11.Reg_1bit_30.net_1 24 200
| end Reg_32bit_11.Reg_1bit_30.inverter
| device Reg_32bit_11.Reg_1bit_30.nmos.1 390 260
n w[12] Reg_32bit_11.Reg_1bit_30.net_3 Reg_32bit_11.Reg_1bit_30.net_1 24 100
| device Reg_32bit_11.Reg_1bit_30.nmos.2 390 260
n w[12] Reg_32bit_11.Reg_1bit_30.net_3 Reg_32bit_11.Reg_1bit_30.net_1 24 100
| device Reg_32bit_11.Reg_1bit_30.nmos.3 390 260
n w[12] Reg_32bit_11.Reg_1bit_30.net_3 Reg_32bit_11.Reg_1bit_30.net_1 24 100
| device Reg_32bit_11.Reg_1bit_30.nmos.4 390 260
n w[12] Reg_32bit_11.Reg_1bit_30.net_3 Reg_32bit_11.Reg_1bit_30.net_1 24 100
| begin Reg_32bit_11.Reg_1bit_30.inverter_1 550 380
| device Reg_32bit_11.Reg_1bit_30.inverter_1.nmos.1 550 360
n Reg_32bit_11.Reg_1bit_30.net_1 gnd Reg_32bit_11.Reg_1bit_30.net_2 24 100
| device Reg_32bit_11.Reg_1bit_30.inverter_1.nmos.2 550 360
n Reg_32bit_11.Reg_1bit_30.net_1 gnd Reg_32bit_11.Reg_1bit_30.net_2 24 100
| device Reg_32bit_11.Reg_1bit_30.inverter_1.nmos.3 550 360
n Reg_32bit_11.Reg_1bit_30.net_1 gnd Reg_32bit_11.Reg_1bit_30.net_2 24 100
| device Reg_32bit_11.Reg_1bit_30.inverter_1.nmos.4 550 360
n Reg_32bit_11.Reg_1bit_30.net_1 gnd Reg_32bit_11.Reg_1bit_30.net_2 24 100
| device Reg_32bit_11.Reg_1bit_30.inverter_1.pmos.1 550 200
p Reg_32bit_11.Reg_1bit_30.net_1 vdd Reg_32bit_11.Reg_1bit_30.net_2 24 200
| device Reg_32bit_11.Reg_1bit_30.inverter_1.pmos.2 550 200
p Reg_32bit_11.Reg_1bit_30.net_1 vdd Reg_32bit_11.Reg_1bit_30.net_2 24 200
| device Reg_32bit_11.Reg_1bit_30.inverter_1.pmos.3 550 200
p Reg_32bit_11.Reg_1bit_30.net_1 vdd Reg_32bit_11.Reg_1bit_30.net_2 24 200
| device Reg_32bit_11.Reg_1bit_30.inverter_1.pmos.4 550 200
p Reg_32bit_11.Reg_1bit_30.net_1 vdd Reg_32bit_11.Reg_1bit_30.net_2 24 200
| end Reg_32bit_11.Reg_1bit_30.inverter_1
| begin Reg_32bit_11.Reg_1bit_30.inverter_2 290 260
| device Reg_32bit_11.Reg_1bit_30.inverter_2.nmos.1 550 360
n data[30] gnd Reg_32bit_11.Reg_1bit_30.net_3 24 100
| device Reg_32bit_11.Reg_1bit_30.inverter_2.nmos.2 550 360
n data[30] gnd Reg_32bit_11.Reg_1bit_30.net_3 24 100
| device Reg_32bit_11.Reg_1bit_30.inverter_2.nmos.3 550 360
n data[30] gnd Reg_32bit_11.Reg_1bit_30.net_3 24 100
| device Reg_32bit_11.Reg_1bit_30.inverter_2.nmos.4 550 360
n data[30] gnd Reg_32bit_11.Reg_1bit_30.net_3 24 100
| device Reg_32bit_11.Reg_1bit_30.inverter_2.pmos.1 550 200
p data[30] vdd Reg_32bit_11.Reg_1bit_30.net_3 24 200
| device Reg_32bit_11.Reg_1bit_30.inverter_2.pmos.2 550 200
p data[30] vdd Reg_32bit_11.Reg_1bit_30.net_3 24 200
| device Reg_32bit_11.Reg_1bit_30.inverter_2.pmos.3 550 200
p data[30] vdd Reg_32bit_11.Reg_1bit_30.net_3 24 200
| device Reg_32bit_11.Reg_1bit_30.inverter_2.pmos.4 550 200
p data[30] vdd Reg_32bit_11.Reg_1bit_30.net_3 24 200
| end Reg_32bit_11.Reg_1bit_30.inverter_2
| device Reg_32bit_11.Reg_1bit_30.nmos_1 730 230
n inR1[12] Reg_32bit_11.Reg_1bit_30.net_2 out1[30] 24 100
| device Reg_32bit_11.Reg_1bit_30.nmos_2 730 360
n inR2[12] Reg_32bit_11.Reg_1bit_30.net_2 out2[30] 24 100
| end Reg_32bit_11.Reg_1bit_30
| begin Reg_32bit_11.Reg_1bit_31 510 4160
| begin Reg_32bit_11.Reg_1bit_31.inverter 560 210
| device Reg_32bit_11.Reg_1bit_31.inverter.nmos 550 360
n Reg_32bit_11.Reg_1bit_31.net_2 gnd Reg_32bit_11.Reg_1bit_31.net_1 24 100
| device Reg_32bit_11.Reg_1bit_31.inverter.pmos 550 200
p Reg_32bit_11.Reg_1bit_31.net_2 vdd Reg_32bit_11.Reg_1bit_31.net_1 24 200
| end Reg_32bit_11.Reg_1bit_31.inverter
| device Reg_32bit_11.Reg_1bit_31.nmos.1 390 260
n w[12] Reg_32bit_11.Reg_1bit_31.net_3 Reg_32bit_11.Reg_1bit_31.net_1 24 100
| device Reg_32bit_11.Reg_1bit_31.nmos.2 390 260
n w[12] Reg_32bit_11.Reg_1bit_31.net_3 Reg_32bit_11.Reg_1bit_31.net_1 24 100
| device Reg_32bit_11.Reg_1bit_31.nmos.3 390 260
n w[12] Reg_32bit_11.Reg_1bit_31.net_3 Reg_32bit_11.Reg_1bit_31.net_1 24 100
| device Reg_32bit_11.Reg_1bit_31.nmos.4 390 260
n w[12] Reg_32bit_11.Reg_1bit_31.net_3 Reg_32bit_11.Reg_1bit_31.net_1 24 100
| begin Reg_32bit_11.Reg_1bit_31.inverter_1 550 380
| device Reg_32bit_11.Reg_1bit_31.inverter_1.nmos.1 550 360
n Reg_32bit_11.Reg_1bit_31.net_1 gnd Reg_32bit_11.Reg_1bit_31.net_2 24 100
| device Reg_32bit_11.Reg_1bit_31.inverter_1.nmos.2 550 360
n Reg_32bit_11.Reg_1bit_31.net_1 gnd Reg_32bit_11.Reg_1bit_31.net_2 24 100
| device Reg_32bit_11.Reg_1bit_31.inverter_1.nmos.3 550 360
n Reg_32bit_11.Reg_1bit_31.net_1 gnd Reg_32bit_11.Reg_1bit_31.net_2 24 100
| device Reg_32bit_11.Reg_1bit_31.inverter_1.nmos.4 550 360
n Reg_32bit_11.Reg_1bit_31.net_1 gnd Reg_32bit_11.Reg_1bit_31.net_2 24 100
| device Reg_32bit_11.Reg_1bit_31.inverter_1.pmos.1 550 200
p Reg_32bit_11.Reg_1bit_31.net_1 vdd Reg_32bit_11.Reg_1bit_31.net_2 24 200
| device Reg_32bit_11.Reg_1bit_31.inverter_1.pmos.2 550 200
p Reg_32bit_11.Reg_1bit_31.net_1 vdd Reg_32bit_11.Reg_1bit_31.net_2 24 200
| device Reg_32bit_11.Reg_1bit_31.inverter_1.pmos.3 550 200
p Reg_32bit_11.Reg_1bit_31.net_1 vdd Reg_32bit_11.Reg_1bit_31.net_2 24 200
| device Reg_32bit_11.Reg_1bit_31.inverter_1.pmos.4 550 200
p Reg_32bit_11.Reg_1bit_31.net_1 vdd Reg_32bit_11.Reg_1bit_31.net_2 24 200
| end Reg_32bit_11.Reg_1bit_31.inverter_1
| begin Reg_32bit_11.Reg_1bit_31.inverter_2 290 260
| device Reg_32bit_11.Reg_1bit_31.inverter_2.nmos.1 550 360
n data[31] gnd Reg_32bit_11.Reg_1bit_31.net_3 24 100
| device Reg_32bit_11.Reg_1bit_31.inverter_2.nmos.2 550 360
n data[31] gnd Reg_32bit_11.Reg_1bit_31.net_3 24 100
| device Reg_32bit_11.Reg_1bit_31.inverter_2.nmos.3 550 360
n data[31] gnd Reg_32bit_11.Reg_1bit_31.net_3 24 100
| device Reg_32bit_11.Reg_1bit_31.inverter_2.nmos.4 550 360
n data[31] gnd Reg_32bit_11.Reg_1bit_31.net_3 24 100
| device Reg_32bit_11.Reg_1bit_31.inverter_2.pmos.1 550 200
p data[31] vdd Reg_32bit_11.Reg_1bit_31.net_3 24 200
| device Reg_32bit_11.Reg_1bit_31.inverter_2.pmos.2 550 200
p data[31] vdd Reg_32bit_11.Reg_1bit_31.net_3 24 200
| device Reg_32bit_11.Reg_1bit_31.inverter_2.pmos.3 550 200
p data[31] vdd Reg_32bit_11.Reg_1bit_31.net_3 24 200
| device Reg_32bit_11.Reg_1bit_31.inverter_2.pmos.4 550 200
p data[31] vdd Reg_32bit_11.Reg_1bit_31.net_3 24 200
| end Reg_32bit_11.Reg_1bit_31.inverter_2
| device Reg_32bit_11.Reg_1bit_31.nmos_1 730 230
n inR1[12] Reg_32bit_11.Reg_1bit_31.net_2 out1[31] 24 100
| device Reg_32bit_11.Reg_1bit_31.nmos_2 730 360
n inR2[12] Reg_32bit_11.Reg_1bit_31.net_2 out2[31] 24 100
| end Reg_32bit_11.Reg_1bit_31
| end Reg_32bit_11
| begin Reg_32bit_12 940 1500
| begin Reg_32bit_12.Reg_1bit 510 100
| begin Reg_32bit_12.Reg_1bit.inverter 560 210
| device Reg_32bit_12.Reg_1bit.inverter.nmos 550 360
n Reg_32bit_12.Reg_1bit.net_2 gnd Reg_32bit_12.Reg_1bit.net_1 24 100
| device Reg_32bit_12.Reg_1bit.inverter.pmos 550 200
p Reg_32bit_12.Reg_1bit.net_2 vdd Reg_32bit_12.Reg_1bit.net_1 24 200
| end Reg_32bit_12.Reg_1bit.inverter
| device Reg_32bit_12.Reg_1bit.nmos.1 390 260
n w[13] Reg_32bit_12.Reg_1bit.net_3 Reg_32bit_12.Reg_1bit.net_1 24 100
| device Reg_32bit_12.Reg_1bit.nmos.2 390 260
n w[13] Reg_32bit_12.Reg_1bit.net_3 Reg_32bit_12.Reg_1bit.net_1 24 100
| device Reg_32bit_12.Reg_1bit.nmos.3 390 260
n w[13] Reg_32bit_12.Reg_1bit.net_3 Reg_32bit_12.Reg_1bit.net_1 24 100
| device Reg_32bit_12.Reg_1bit.nmos.4 390 260
n w[13] Reg_32bit_12.Reg_1bit.net_3 Reg_32bit_12.Reg_1bit.net_1 24 100
| begin Reg_32bit_12.Reg_1bit.inverter_1 550 380
| device Reg_32bit_12.Reg_1bit.inverter_1.nmos.1 550 360
n Reg_32bit_12.Reg_1bit.net_1 gnd Reg_32bit_12.Reg_1bit.net_2 24 100
| device Reg_32bit_12.Reg_1bit.inverter_1.nmos.2 550 360
n Reg_32bit_12.Reg_1bit.net_1 gnd Reg_32bit_12.Reg_1bit.net_2 24 100
| device Reg_32bit_12.Reg_1bit.inverter_1.nmos.3 550 360
n Reg_32bit_12.Reg_1bit.net_1 gnd Reg_32bit_12.Reg_1bit.net_2 24 100
| device Reg_32bit_12.Reg_1bit.inverter_1.nmos.4 550 360
n Reg_32bit_12.Reg_1bit.net_1 gnd Reg_32bit_12.Reg_1bit.net_2 24 100
| device Reg_32bit_12.Reg_1bit.inverter_1.pmos.1 550 200
p Reg_32bit_12.Reg_1bit.net_1 vdd Reg_32bit_12.Reg_1bit.net_2 24 200
| device Reg_32bit_12.Reg_1bit.inverter_1.pmos.2 550 200
p Reg_32bit_12.Reg_1bit.net_1 vdd Reg_32bit_12.Reg_1bit.net_2 24 200
| device Reg_32bit_12.Reg_1bit.inverter_1.pmos.3 550 200
p Reg_32bit_12.Reg_1bit.net_1 vdd Reg_32bit_12.Reg_1bit.net_2 24 200
| device Reg_32bit_12.Reg_1bit.inverter_1.pmos.4 550 200
p Reg_32bit_12.Reg_1bit.net_1 vdd Reg_32bit_12.Reg_1bit.net_2 24 200
| end Reg_32bit_12.Reg_1bit.inverter_1
| begin Reg_32bit_12.Reg_1bit.inverter_2 290 260
| device Reg_32bit_12.Reg_1bit.inverter_2.nmos.1 550 360
n data[0] gnd Reg_32bit_12.Reg_1bit.net_3 24 100
| device Reg_32bit_12.Reg_1bit.inverter_2.nmos.2 550 360
n data[0] gnd Reg_32bit_12.Reg_1bit.net_3 24 100
| device Reg_32bit_12.Reg_1bit.inverter_2.nmos.3 550 360
n data[0] gnd Reg_32bit_12.Reg_1bit.net_3 24 100
| device Reg_32bit_12.Reg_1bit.inverter_2.nmos.4 550 360
n data[0] gnd Reg_32bit_12.Reg_1bit.net_3 24 100
| device Reg_32bit_12.Reg_1bit.inverter_2.pmos.1 550 200
p data[0] vdd Reg_32bit_12.Reg_1bit.net_3 24 200
| device Reg_32bit_12.Reg_1bit.inverter_2.pmos.2 550 200
p data[0] vdd Reg_32bit_12.Reg_1bit.net_3 24 200
| device Reg_32bit_12.Reg_1bit.inverter_2.pmos.3 550 200
p data[0] vdd Reg_32bit_12.Reg_1bit.net_3 24 200
| device Reg_32bit_12.Reg_1bit.inverter_2.pmos.4 550 200
p data[0] vdd Reg_32bit_12.Reg_1bit.net_3 24 200
| end Reg_32bit_12.Reg_1bit.inverter_2
| device Reg_32bit_12.Reg_1bit.nmos_1 730 230
n inR1[13] Reg_32bit_12.Reg_1bit.net_2 out1[0] 24 100
| device Reg_32bit_12.Reg_1bit.nmos_2 730 360
n inR2[13] Reg_32bit_12.Reg_1bit.net_2 out2[0] 24 100
| end Reg_32bit_12.Reg_1bit
| begin Reg_32bit_12.Reg_1bit_1 510 230
| begin Reg_32bit_12.Reg_1bit_1.inverter 560 210
| device Reg_32bit_12.Reg_1bit_1.inverter.nmos 550 360
n Reg_32bit_12.Reg_1bit_1.net_2 gnd Reg_32bit_12.Reg_1bit_1.net_1 24 100
| device Reg_32bit_12.Reg_1bit_1.inverter.pmos 550 200
p Reg_32bit_12.Reg_1bit_1.net_2 vdd Reg_32bit_12.Reg_1bit_1.net_1 24 200
| end Reg_32bit_12.Reg_1bit_1.inverter
| device Reg_32bit_12.Reg_1bit_1.nmos.1 390 260
n w[13] Reg_32bit_12.Reg_1bit_1.net_3 Reg_32bit_12.Reg_1bit_1.net_1 24 100
| device Reg_32bit_12.Reg_1bit_1.nmos.2 390 260
n w[13] Reg_32bit_12.Reg_1bit_1.net_3 Reg_32bit_12.Reg_1bit_1.net_1 24 100
| device Reg_32bit_12.Reg_1bit_1.nmos.3 390 260
n w[13] Reg_32bit_12.Reg_1bit_1.net_3 Reg_32bit_12.Reg_1bit_1.net_1 24 100
| device Reg_32bit_12.Reg_1bit_1.nmos.4 390 260
n w[13] Reg_32bit_12.Reg_1bit_1.net_3 Reg_32bit_12.Reg_1bit_1.net_1 24 100
| begin Reg_32bit_12.Reg_1bit_1.inverter_1 550 380
| device Reg_32bit_12.Reg_1bit_1.inverter_1.nmos.1 550 360
n Reg_32bit_12.Reg_1bit_1.net_1 gnd Reg_32bit_12.Reg_1bit_1.net_2 24 100
| device Reg_32bit_12.Reg_1bit_1.inverter_1.nmos.2 550 360
n Reg_32bit_12.Reg_1bit_1.net_1 gnd Reg_32bit_12.Reg_1bit_1.net_2 24 100
| device Reg_32bit_12.Reg_1bit_1.inverter_1.nmos.3 550 360
n Reg_32bit_12.Reg_1bit_1.net_1 gnd Reg_32bit_12.Reg_1bit_1.net_2 24 100
| device Reg_32bit_12.Reg_1bit_1.inverter_1.nmos.4 550 360
n Reg_32bit_12.Reg_1bit_1.net_1 gnd Reg_32bit_12.Reg_1bit_1.net_2 24 100
| device Reg_32bit_12.Reg_1bit_1.inverter_1.pmos.1 550 200
p Reg_32bit_12.Reg_1bit_1.net_1 vdd Reg_32bit_12.Reg_1bit_1.net_2 24 200
| device Reg_32bit_12.Reg_1bit_1.inverter_1.pmos.2 550 200
p Reg_32bit_12.Reg_1bit_1.net_1 vdd Reg_32bit_12.Reg_1bit_1.net_2 24 200
| device Reg_32bit_12.Reg_1bit_1.inverter_1.pmos.3 550 200
p Reg_32bit_12.Reg_1bit_1.net_1 vdd Reg_32bit_12.Reg_1bit_1.net_2 24 200
| device Reg_32bit_12.Reg_1bit_1.inverter_1.pmos.4 550 200
p Reg_32bit_12.Reg_1bit_1.net_1 vdd Reg_32bit_12.Reg_1bit_1.net_2 24 200
| end Reg_32bit_12.Reg_1bit_1.inverter_1
| begin Reg_32bit_12.Reg_1bit_1.inverter_2 290 260
| device Reg_32bit_12.Reg_1bit_1.inverter_2.nmos.1 550 360
n data[1] gnd Reg_32bit_12.Reg_1bit_1.net_3 24 100
| device Reg_32bit_12.Reg_1bit_1.inverter_2.nmos.2 550 360
n data[1] gnd Reg_32bit_12.Reg_1bit_1.net_3 24 100
| device Reg_32bit_12.Reg_1bit_1.inverter_2.nmos.3 550 360
n data[1] gnd Reg_32bit_12.Reg_1bit_1.net_3 24 100
| device Reg_32bit_12.Reg_1bit_1.inverter_2.nmos.4 550 360
n data[1] gnd Reg_32bit_12.Reg_1bit_1.net_3 24 100
| device Reg_32bit_12.Reg_1bit_1.inverter_2.pmos.1 550 200
p data[1] vdd Reg_32bit_12.Reg_1bit_1.net_3 24 200
| device Reg_32bit_12.Reg_1bit_1.inverter_2.pmos.2 550 200
p data[1] vdd Reg_32bit_12.Reg_1bit_1.net_3 24 200
| device Reg_32bit_12.Reg_1bit_1.inverter_2.pmos.3 550 200
p data[1] vdd Reg_32bit_12.Reg_1bit_1.net_3 24 200
| device Reg_32bit_12.Reg_1bit_1.inverter_2.pmos.4 550 200
p data[1] vdd Reg_32bit_12.Reg_1bit_1.net_3 24 200
| end Reg_32bit_12.Reg_1bit_1.inverter_2
| device Reg_32bit_12.Reg_1bit_1.nmos_1 730 230
n inR1[13] Reg_32bit_12.Reg_1bit_1.net_2 out1[1] 24 100
| device Reg_32bit_12.Reg_1bit_1.nmos_2 730 360
n inR2[13] Reg_32bit_12.Reg_1bit_1.net_2 out2[1] 24 100
| end Reg_32bit_12.Reg_1bit_1
| begin Reg_32bit_12.Reg_1bit_2 510 360
| begin Reg_32bit_12.Reg_1bit_2.inverter 560 210
| device Reg_32bit_12.Reg_1bit_2.inverter.nmos 550 360
n Reg_32bit_12.Reg_1bit_2.net_2 gnd Reg_32bit_12.Reg_1bit_2.net_1 24 100
| device Reg_32bit_12.Reg_1bit_2.inverter.pmos 550 200
p Reg_32bit_12.Reg_1bit_2.net_2 vdd Reg_32bit_12.Reg_1bit_2.net_1 24 200
| end Reg_32bit_12.Reg_1bit_2.inverter
| device Reg_32bit_12.Reg_1bit_2.nmos.1 390 260
n w[13] Reg_32bit_12.Reg_1bit_2.net_3 Reg_32bit_12.Reg_1bit_2.net_1 24 100
| device Reg_32bit_12.Reg_1bit_2.nmos.2 390 260
n w[13] Reg_32bit_12.Reg_1bit_2.net_3 Reg_32bit_12.Reg_1bit_2.net_1 24 100
| device Reg_32bit_12.Reg_1bit_2.nmos.3 390 260
n w[13] Reg_32bit_12.Reg_1bit_2.net_3 Reg_32bit_12.Reg_1bit_2.net_1 24 100
| device Reg_32bit_12.Reg_1bit_2.nmos.4 390 260
n w[13] Reg_32bit_12.Reg_1bit_2.net_3 Reg_32bit_12.Reg_1bit_2.net_1 24 100
| begin Reg_32bit_12.Reg_1bit_2.inverter_1 550 380
| device Reg_32bit_12.Reg_1bit_2.inverter_1.nmos.1 550 360
n Reg_32bit_12.Reg_1bit_2.net_1 gnd Reg_32bit_12.Reg_1bit_2.net_2 24 100
| device Reg_32bit_12.Reg_1bit_2.inverter_1.nmos.2 550 360
n Reg_32bit_12.Reg_1bit_2.net_1 gnd Reg_32bit_12.Reg_1bit_2.net_2 24 100
| device Reg_32bit_12.Reg_1bit_2.inverter_1.nmos.3 550 360
n Reg_32bit_12.Reg_1bit_2.net_1 gnd Reg_32bit_12.Reg_1bit_2.net_2 24 100
| device Reg_32bit_12.Reg_1bit_2.inverter_1.nmos.4 550 360
n Reg_32bit_12.Reg_1bit_2.net_1 gnd Reg_32bit_12.Reg_1bit_2.net_2 24 100
| device Reg_32bit_12.Reg_1bit_2.inverter_1.pmos.1 550 200
p Reg_32bit_12.Reg_1bit_2.net_1 vdd Reg_32bit_12.Reg_1bit_2.net_2 24 200
| device Reg_32bit_12.Reg_1bit_2.inverter_1.pmos.2 550 200
p Reg_32bit_12.Reg_1bit_2.net_1 vdd Reg_32bit_12.Reg_1bit_2.net_2 24 200
| device Reg_32bit_12.Reg_1bit_2.inverter_1.pmos.3 550 200
p Reg_32bit_12.Reg_1bit_2.net_1 vdd Reg_32bit_12.Reg_1bit_2.net_2 24 200
| device Reg_32bit_12.Reg_1bit_2.inverter_1.pmos.4 550 200
p Reg_32bit_12.Reg_1bit_2.net_1 vdd Reg_32bit_12.Reg_1bit_2.net_2 24 200
| end Reg_32bit_12.Reg_1bit_2.inverter_1
| begin Reg_32bit_12.Reg_1bit_2.inverter_2 290 260
| device Reg_32bit_12.Reg_1bit_2.inverter_2.nmos.1 550 360
n data[2] gnd Reg_32bit_12.Reg_1bit_2.net_3 24 100
| device Reg_32bit_12.Reg_1bit_2.inverter_2.nmos.2 550 360
n data[2] gnd Reg_32bit_12.Reg_1bit_2.net_3 24 100
| device Reg_32bit_12.Reg_1bit_2.inverter_2.nmos.3 550 360
n data[2] gnd Reg_32bit_12.Reg_1bit_2.net_3 24 100
| device Reg_32bit_12.Reg_1bit_2.inverter_2.nmos.4 550 360
n data[2] gnd Reg_32bit_12.Reg_1bit_2.net_3 24 100
| device Reg_32bit_12.Reg_1bit_2.inverter_2.pmos.1 550 200
p data[2] vdd Reg_32bit_12.Reg_1bit_2.net_3 24 200
| device Reg_32bit_12.Reg_1bit_2.inverter_2.pmos.2 550 200
p data[2] vdd Reg_32bit_12.Reg_1bit_2.net_3 24 200
| device Reg_32bit_12.Reg_1bit_2.inverter_2.pmos.3 550 200
p data[2] vdd Reg_32bit_12.Reg_1bit_2.net_3 24 200
| device Reg_32bit_12.Reg_1bit_2.inverter_2.pmos.4 550 200
p data[2] vdd Reg_32bit_12.Reg_1bit_2.net_3 24 200
| end Reg_32bit_12.Reg_1bit_2.inverter_2
| device Reg_32bit_12.Reg_1bit_2.nmos_1 730 230
n inR1[13] Reg_32bit_12.Reg_1bit_2.net_2 out1[2] 24 100
| device Reg_32bit_12.Reg_1bit_2.nmos_2 730 360
n inR2[13] Reg_32bit_12.Reg_1bit_2.net_2 out2[2] 24 100
| end Reg_32bit_12.Reg_1bit_2
| begin Reg_32bit_12.Reg_1bit_3 510 490
| begin Reg_32bit_12.Reg_1bit_3.inverter 560 210
| device Reg_32bit_12.Reg_1bit_3.inverter.nmos 550 360
n Reg_32bit_12.Reg_1bit_3.net_2 gnd Reg_32bit_12.Reg_1bit_3.net_1 24 100
| device Reg_32bit_12.Reg_1bit_3.inverter.pmos 550 200
p Reg_32bit_12.Reg_1bit_3.net_2 vdd Reg_32bit_12.Reg_1bit_3.net_1 24 200
| end Reg_32bit_12.Reg_1bit_3.inverter
| device Reg_32bit_12.Reg_1bit_3.nmos.1 390 260
n w[13] Reg_32bit_12.Reg_1bit_3.net_3 Reg_32bit_12.Reg_1bit_3.net_1 24 100
| device Reg_32bit_12.Reg_1bit_3.nmos.2 390 260
n w[13] Reg_32bit_12.Reg_1bit_3.net_3 Reg_32bit_12.Reg_1bit_3.net_1 24 100
| device Reg_32bit_12.Reg_1bit_3.nmos.3 390 260
n w[13] Reg_32bit_12.Reg_1bit_3.net_3 Reg_32bit_12.Reg_1bit_3.net_1 24 100
| device Reg_32bit_12.Reg_1bit_3.nmos.4 390 260
n w[13] Reg_32bit_12.Reg_1bit_3.net_3 Reg_32bit_12.Reg_1bit_3.net_1 24 100
| begin Reg_32bit_12.Reg_1bit_3.inverter_1 550 380
| device Reg_32bit_12.Reg_1bit_3.inverter_1.nmos.1 550 360
n Reg_32bit_12.Reg_1bit_3.net_1 gnd Reg_32bit_12.Reg_1bit_3.net_2 24 100
| device Reg_32bit_12.Reg_1bit_3.inverter_1.nmos.2 550 360
n Reg_32bit_12.Reg_1bit_3.net_1 gnd Reg_32bit_12.Reg_1bit_3.net_2 24 100
| device Reg_32bit_12.Reg_1bit_3.inverter_1.nmos.3 550 360
n Reg_32bit_12.Reg_1bit_3.net_1 gnd Reg_32bit_12.Reg_1bit_3.net_2 24 100
| device Reg_32bit_12.Reg_1bit_3.inverter_1.nmos.4 550 360
n Reg_32bit_12.Reg_1bit_3.net_1 gnd Reg_32bit_12.Reg_1bit_3.net_2 24 100
| device Reg_32bit_12.Reg_1bit_3.inverter_1.pmos.1 550 200
p Reg_32bit_12.Reg_1bit_3.net_1 vdd Reg_32bit_12.Reg_1bit_3.net_2 24 200
| device Reg_32bit_12.Reg_1bit_3.inverter_1.pmos.2 550 200
p Reg_32bit_12.Reg_1bit_3.net_1 vdd Reg_32bit_12.Reg_1bit_3.net_2 24 200
| device Reg_32bit_12.Reg_1bit_3.inverter_1.pmos.3 550 200
p Reg_32bit_12.Reg_1bit_3.net_1 vdd Reg_32bit_12.Reg_1bit_3.net_2 24 200
| device Reg_32bit_12.Reg_1bit_3.inverter_1.pmos.4 550 200
p Reg_32bit_12.Reg_1bit_3.net_1 vdd Reg_32bit_12.Reg_1bit_3.net_2 24 200
| end Reg_32bit_12.Reg_1bit_3.inverter_1
| begin Reg_32bit_12.Reg_1bit_3.inverter_2 290 260
| device Reg_32bit_12.Reg_1bit_3.inverter_2.nmos.1 550 360
n data[3] gnd Reg_32bit_12.Reg_1bit_3.net_3 24 100
| device Reg_32bit_12.Reg_1bit_3.inverter_2.nmos.2 550 360
n data[3] gnd Reg_32bit_12.Reg_1bit_3.net_3 24 100
| device Reg_32bit_12.Reg_1bit_3.inverter_2.nmos.3 550 360
n data[3] gnd Reg_32bit_12.Reg_1bit_3.net_3 24 100
| device Reg_32bit_12.Reg_1bit_3.inverter_2.nmos.4 550 360
n data[3] gnd Reg_32bit_12.Reg_1bit_3.net_3 24 100
| device Reg_32bit_12.Reg_1bit_3.inverter_2.pmos.1 550 200
p data[3] vdd Reg_32bit_12.Reg_1bit_3.net_3 24 200
| device Reg_32bit_12.Reg_1bit_3.inverter_2.pmos.2 550 200
p data[3] vdd Reg_32bit_12.Reg_1bit_3.net_3 24 200
| device Reg_32bit_12.Reg_1bit_3.inverter_2.pmos.3 550 200
p data[3] vdd Reg_32bit_12.Reg_1bit_3.net_3 24 200
| device Reg_32bit_12.Reg_1bit_3.inverter_2.pmos.4 550 200
p data[3] vdd Reg_32bit_12.Reg_1bit_3.net_3 24 200
| end Reg_32bit_12.Reg_1bit_3.inverter_2
| device Reg_32bit_12.Reg_1bit_3.nmos_1 730 230
n inR1[13] Reg_32bit_12.Reg_1bit_3.net_2 out1[3] 24 100
| device Reg_32bit_12.Reg_1bit_3.nmos_2 730 360
n inR2[13] Reg_32bit_12.Reg_1bit_3.net_2 out2[3] 24 100
| end Reg_32bit_12.Reg_1bit_3
| begin Reg_32bit_12.Reg_1bit_4 510 620
| begin Reg_32bit_12.Reg_1bit_4.inverter 560 210
| device Reg_32bit_12.Reg_1bit_4.inverter.nmos 550 360
n Reg_32bit_12.Reg_1bit_4.net_2 gnd Reg_32bit_12.Reg_1bit_4.net_1 24 100
| device Reg_32bit_12.Reg_1bit_4.inverter.pmos 550 200
p Reg_32bit_12.Reg_1bit_4.net_2 vdd Reg_32bit_12.Reg_1bit_4.net_1 24 200
| end Reg_32bit_12.Reg_1bit_4.inverter
| device Reg_32bit_12.Reg_1bit_4.nmos.1 390 260
n w[13] Reg_32bit_12.Reg_1bit_4.net_3 Reg_32bit_12.Reg_1bit_4.net_1 24 100
| device Reg_32bit_12.Reg_1bit_4.nmos.2 390 260
n w[13] Reg_32bit_12.Reg_1bit_4.net_3 Reg_32bit_12.Reg_1bit_4.net_1 24 100
| device Reg_32bit_12.Reg_1bit_4.nmos.3 390 260
n w[13] Reg_32bit_12.Reg_1bit_4.net_3 Reg_32bit_12.Reg_1bit_4.net_1 24 100
| device Reg_32bit_12.Reg_1bit_4.nmos.4 390 260
n w[13] Reg_32bit_12.Reg_1bit_4.net_3 Reg_32bit_12.Reg_1bit_4.net_1 24 100
| begin Reg_32bit_12.Reg_1bit_4.inverter_1 550 380
| device Reg_32bit_12.Reg_1bit_4.inverter_1.nmos.1 550 360
n Reg_32bit_12.Reg_1bit_4.net_1 gnd Reg_32bit_12.Reg_1bit_4.net_2 24 100
| device Reg_32bit_12.Reg_1bit_4.inverter_1.nmos.2 550 360
n Reg_32bit_12.Reg_1bit_4.net_1 gnd Reg_32bit_12.Reg_1bit_4.net_2 24 100
| device Reg_32bit_12.Reg_1bit_4.inverter_1.nmos.3 550 360
n Reg_32bit_12.Reg_1bit_4.net_1 gnd Reg_32bit_12.Reg_1bit_4.net_2 24 100
| device Reg_32bit_12.Reg_1bit_4.inverter_1.nmos.4 550 360
n Reg_32bit_12.Reg_1bit_4.net_1 gnd Reg_32bit_12.Reg_1bit_4.net_2 24 100
| device Reg_32bit_12.Reg_1bit_4.inverter_1.pmos.1 550 200
p Reg_32bit_12.Reg_1bit_4.net_1 vdd Reg_32bit_12.Reg_1bit_4.net_2 24 200
| device Reg_32bit_12.Reg_1bit_4.inverter_1.pmos.2 550 200
p Reg_32bit_12.Reg_1bit_4.net_1 vdd Reg_32bit_12.Reg_1bit_4.net_2 24 200
| device Reg_32bit_12.Reg_1bit_4.inverter_1.pmos.3 550 200
p Reg_32bit_12.Reg_1bit_4.net_1 vdd Reg_32bit_12.Reg_1bit_4.net_2 24 200
| device Reg_32bit_12.Reg_1bit_4.inverter_1.pmos.4 550 200
p Reg_32bit_12.Reg_1bit_4.net_1 vdd Reg_32bit_12.Reg_1bit_4.net_2 24 200
| end Reg_32bit_12.Reg_1bit_4.inverter_1
| begin Reg_32bit_12.Reg_1bit_4.inverter_2 290 260
| device Reg_32bit_12.Reg_1bit_4.inverter_2.nmos.1 550 360
n data[4] gnd Reg_32bit_12.Reg_1bit_4.net_3 24 100
| device Reg_32bit_12.Reg_1bit_4.inverter_2.nmos.2 550 360
n data[4] gnd Reg_32bit_12.Reg_1bit_4.net_3 24 100
| device Reg_32bit_12.Reg_1bit_4.inverter_2.nmos.3 550 360
n data[4] gnd Reg_32bit_12.Reg_1bit_4.net_3 24 100
| device Reg_32bit_12.Reg_1bit_4.inverter_2.nmos.4 550 360
n data[4] gnd Reg_32bit_12.Reg_1bit_4.net_3 24 100
| device Reg_32bit_12.Reg_1bit_4.inverter_2.pmos.1 550 200
p data[4] vdd Reg_32bit_12.Reg_1bit_4.net_3 24 200
| device Reg_32bit_12.Reg_1bit_4.inverter_2.pmos.2 550 200
p data[4] vdd Reg_32bit_12.Reg_1bit_4.net_3 24 200
| device Reg_32bit_12.Reg_1bit_4.inverter_2.pmos.3 550 200
p data[4] vdd Reg_32bit_12.Reg_1bit_4.net_3 24 200
| device Reg_32bit_12.Reg_1bit_4.inverter_2.pmos.4 550 200
p data[4] vdd Reg_32bit_12.Reg_1bit_4.net_3 24 200
| end Reg_32bit_12.Reg_1bit_4.inverter_2
| device Reg_32bit_12.Reg_1bit_4.nmos_1 730 230
n inR1[13] Reg_32bit_12.Reg_1bit_4.net_2 out1[4] 24 100
| device Reg_32bit_12.Reg_1bit_4.nmos_2 730 360
n inR2[13] Reg_32bit_12.Reg_1bit_4.net_2 out2[4] 24 100
| end Reg_32bit_12.Reg_1bit_4
| begin Reg_32bit_12.Reg_1bit_5 510 750
| begin Reg_32bit_12.Reg_1bit_5.inverter 560 210
| device Reg_32bit_12.Reg_1bit_5.inverter.nmos 550 360
n Reg_32bit_12.Reg_1bit_5.net_2 gnd Reg_32bit_12.Reg_1bit_5.net_1 24 100
| device Reg_32bit_12.Reg_1bit_5.inverter.pmos 550 200
p Reg_32bit_12.Reg_1bit_5.net_2 vdd Reg_32bit_12.Reg_1bit_5.net_1 24 200
| end Reg_32bit_12.Reg_1bit_5.inverter
| device Reg_32bit_12.Reg_1bit_5.nmos.1 390 260
n w[13] Reg_32bit_12.Reg_1bit_5.net_3 Reg_32bit_12.Reg_1bit_5.net_1 24 100
| device Reg_32bit_12.Reg_1bit_5.nmos.2 390 260
n w[13] Reg_32bit_12.Reg_1bit_5.net_3 Reg_32bit_12.Reg_1bit_5.net_1 24 100
| device Reg_32bit_12.Reg_1bit_5.nmos.3 390 260
n w[13] Reg_32bit_12.Reg_1bit_5.net_3 Reg_32bit_12.Reg_1bit_5.net_1 24 100
| device Reg_32bit_12.Reg_1bit_5.nmos.4 390 260
n w[13] Reg_32bit_12.Reg_1bit_5.net_3 Reg_32bit_12.Reg_1bit_5.net_1 24 100
| begin Reg_32bit_12.Reg_1bit_5.inverter_1 550 380
| device Reg_32bit_12.Reg_1bit_5.inverter_1.nmos.1 550 360
n Reg_32bit_12.Reg_1bit_5.net_1 gnd Reg_32bit_12.Reg_1bit_5.net_2 24 100
| device Reg_32bit_12.Reg_1bit_5.inverter_1.nmos.2 550 360
n Reg_32bit_12.Reg_1bit_5.net_1 gnd Reg_32bit_12.Reg_1bit_5.net_2 24 100
| device Reg_32bit_12.Reg_1bit_5.inverter_1.nmos.3 550 360
n Reg_32bit_12.Reg_1bit_5.net_1 gnd Reg_32bit_12.Reg_1bit_5.net_2 24 100
| device Reg_32bit_12.Reg_1bit_5.inverter_1.nmos.4 550 360
n Reg_32bit_12.Reg_1bit_5.net_1 gnd Reg_32bit_12.Reg_1bit_5.net_2 24 100
| device Reg_32bit_12.Reg_1bit_5.inverter_1.pmos.1 550 200
p Reg_32bit_12.Reg_1bit_5.net_1 vdd Reg_32bit_12.Reg_1bit_5.net_2 24 200
| device Reg_32bit_12.Reg_1bit_5.inverter_1.pmos.2 550 200
p Reg_32bit_12.Reg_1bit_5.net_1 vdd Reg_32bit_12.Reg_1bit_5.net_2 24 200
| device Reg_32bit_12.Reg_1bit_5.inverter_1.pmos.3 550 200
p Reg_32bit_12.Reg_1bit_5.net_1 vdd Reg_32bit_12.Reg_1bit_5.net_2 24 200
| device Reg_32bit_12.Reg_1bit_5.inverter_1.pmos.4 550 200
p Reg_32bit_12.Reg_1bit_5.net_1 vdd Reg_32bit_12.Reg_1bit_5.net_2 24 200
| end Reg_32bit_12.Reg_1bit_5.inverter_1
| begin Reg_32bit_12.Reg_1bit_5.inverter_2 290 260
| device Reg_32bit_12.Reg_1bit_5.inverter_2.nmos.1 550 360
n data[5] gnd Reg_32bit_12.Reg_1bit_5.net_3 24 100
| device Reg_32bit_12.Reg_1bit_5.inverter_2.nmos.2 550 360
n data[5] gnd Reg_32bit_12.Reg_1bit_5.net_3 24 100
| device Reg_32bit_12.Reg_1bit_5.inverter_2.nmos.3 550 360
n data[5] gnd Reg_32bit_12.Reg_1bit_5.net_3 24 100
| device Reg_32bit_12.Reg_1bit_5.inverter_2.nmos.4 550 360
n data[5] gnd Reg_32bit_12.Reg_1bit_5.net_3 24 100
| device Reg_32bit_12.Reg_1bit_5.inverter_2.pmos.1 550 200
p data[5] vdd Reg_32bit_12.Reg_1bit_5.net_3 24 200
| device Reg_32bit_12.Reg_1bit_5.inverter_2.pmos.2 550 200
p data[5] vdd Reg_32bit_12.Reg_1bit_5.net_3 24 200
| device Reg_32bit_12.Reg_1bit_5.inverter_2.pmos.3 550 200
p data[5] vdd Reg_32bit_12.Reg_1bit_5.net_3 24 200
| device Reg_32bit_12.Reg_1bit_5.inverter_2.pmos.4 550 200
p data[5] vdd Reg_32bit_12.Reg_1bit_5.net_3 24 200
| end Reg_32bit_12.Reg_1bit_5.inverter_2
| device Reg_32bit_12.Reg_1bit_5.nmos_1 730 230
n inR1[13] Reg_32bit_12.Reg_1bit_5.net_2 out1[5] 24 100
| device Reg_32bit_12.Reg_1bit_5.nmos_2 730 360
n inR2[13] Reg_32bit_12.Reg_1bit_5.net_2 out2[5] 24 100
| end Reg_32bit_12.Reg_1bit_5
| begin Reg_32bit_12.Reg_1bit_6 510 880
| begin Reg_32bit_12.Reg_1bit_6.inverter 560 210
| device Reg_32bit_12.Reg_1bit_6.inverter.nmos 550 360
n Reg_32bit_12.Reg_1bit_6.net_2 gnd Reg_32bit_12.Reg_1bit_6.net_1 24 100
| device Reg_32bit_12.Reg_1bit_6.inverter.pmos 550 200
p Reg_32bit_12.Reg_1bit_6.net_2 vdd Reg_32bit_12.Reg_1bit_6.net_1 24 200
| end Reg_32bit_12.Reg_1bit_6.inverter
| device Reg_32bit_12.Reg_1bit_6.nmos.1 390 260
n w[13] Reg_32bit_12.Reg_1bit_6.net_3 Reg_32bit_12.Reg_1bit_6.net_1 24 100
| device Reg_32bit_12.Reg_1bit_6.nmos.2 390 260
n w[13] Reg_32bit_12.Reg_1bit_6.net_3 Reg_32bit_12.Reg_1bit_6.net_1 24 100
| device Reg_32bit_12.Reg_1bit_6.nmos.3 390 260
n w[13] Reg_32bit_12.Reg_1bit_6.net_3 Reg_32bit_12.Reg_1bit_6.net_1 24 100
| device Reg_32bit_12.Reg_1bit_6.nmos.4 390 260
n w[13] Reg_32bit_12.Reg_1bit_6.net_3 Reg_32bit_12.Reg_1bit_6.net_1 24 100
| begin Reg_32bit_12.Reg_1bit_6.inverter_1 550 380
| device Reg_32bit_12.Reg_1bit_6.inverter_1.nmos.1 550 360
n Reg_32bit_12.Reg_1bit_6.net_1 gnd Reg_32bit_12.Reg_1bit_6.net_2 24 100
| device Reg_32bit_12.Reg_1bit_6.inverter_1.nmos.2 550 360
n Reg_32bit_12.Reg_1bit_6.net_1 gnd Reg_32bit_12.Reg_1bit_6.net_2 24 100
| device Reg_32bit_12.Reg_1bit_6.inverter_1.nmos.3 550 360
n Reg_32bit_12.Reg_1bit_6.net_1 gnd Reg_32bit_12.Reg_1bit_6.net_2 24 100
| device Reg_32bit_12.Reg_1bit_6.inverter_1.nmos.4 550 360
n Reg_32bit_12.Reg_1bit_6.net_1 gnd Reg_32bit_12.Reg_1bit_6.net_2 24 100
| device Reg_32bit_12.Reg_1bit_6.inverter_1.pmos.1 550 200
p Reg_32bit_12.Reg_1bit_6.net_1 vdd Reg_32bit_12.Reg_1bit_6.net_2 24 200
| device Reg_32bit_12.Reg_1bit_6.inverter_1.pmos.2 550 200
p Reg_32bit_12.Reg_1bit_6.net_1 vdd Reg_32bit_12.Reg_1bit_6.net_2 24 200
| device Reg_32bit_12.Reg_1bit_6.inverter_1.pmos.3 550 200
p Reg_32bit_12.Reg_1bit_6.net_1 vdd Reg_32bit_12.Reg_1bit_6.net_2 24 200
| device Reg_32bit_12.Reg_1bit_6.inverter_1.pmos.4 550 200
p Reg_32bit_12.Reg_1bit_6.net_1 vdd Reg_32bit_12.Reg_1bit_6.net_2 24 200
| end Reg_32bit_12.Reg_1bit_6.inverter_1
| begin Reg_32bit_12.Reg_1bit_6.inverter_2 290 260
| device Reg_32bit_12.Reg_1bit_6.inverter_2.nmos.1 550 360
n data[6] gnd Reg_32bit_12.Reg_1bit_6.net_3 24 100
| device Reg_32bit_12.Reg_1bit_6.inverter_2.nmos.2 550 360
n data[6] gnd Reg_32bit_12.Reg_1bit_6.net_3 24 100
| device Reg_32bit_12.Reg_1bit_6.inverter_2.nmos.3 550 360
n data[6] gnd Reg_32bit_12.Reg_1bit_6.net_3 24 100
| device Reg_32bit_12.Reg_1bit_6.inverter_2.nmos.4 550 360
n data[6] gnd Reg_32bit_12.Reg_1bit_6.net_3 24 100
| device Reg_32bit_12.Reg_1bit_6.inverter_2.pmos.1 550 200
p data[6] vdd Reg_32bit_12.Reg_1bit_6.net_3 24 200
| device Reg_32bit_12.Reg_1bit_6.inverter_2.pmos.2 550 200
p data[6] vdd Reg_32bit_12.Reg_1bit_6.net_3 24 200
| device Reg_32bit_12.Reg_1bit_6.inverter_2.pmos.3 550 200
p data[6] vdd Reg_32bit_12.Reg_1bit_6.net_3 24 200
| device Reg_32bit_12.Reg_1bit_6.inverter_2.pmos.4 550 200
p data[6] vdd Reg_32bit_12.Reg_1bit_6.net_3 24 200
| end Reg_32bit_12.Reg_1bit_6.inverter_2
| device Reg_32bit_12.Reg_1bit_6.nmos_1 730 230
n inR1[13] Reg_32bit_12.Reg_1bit_6.net_2 out1[6] 24 100
| device Reg_32bit_12.Reg_1bit_6.nmos_2 730 360
n inR2[13] Reg_32bit_12.Reg_1bit_6.net_2 out2[6] 24 100
| end Reg_32bit_12.Reg_1bit_6
| begin Reg_32bit_12.Reg_1bit_7 510 1010
| begin Reg_32bit_12.Reg_1bit_7.inverter 560 210
| device Reg_32bit_12.Reg_1bit_7.inverter.nmos 550 360
n Reg_32bit_12.Reg_1bit_7.net_2 gnd Reg_32bit_12.Reg_1bit_7.net_1 24 100
| device Reg_32bit_12.Reg_1bit_7.inverter.pmos 550 200
p Reg_32bit_12.Reg_1bit_7.net_2 vdd Reg_32bit_12.Reg_1bit_7.net_1 24 200
| end Reg_32bit_12.Reg_1bit_7.inverter
| device Reg_32bit_12.Reg_1bit_7.nmos.1 390 260
n w[13] Reg_32bit_12.Reg_1bit_7.net_3 Reg_32bit_12.Reg_1bit_7.net_1 24 100
| device Reg_32bit_12.Reg_1bit_7.nmos.2 390 260
n w[13] Reg_32bit_12.Reg_1bit_7.net_3 Reg_32bit_12.Reg_1bit_7.net_1 24 100
| device Reg_32bit_12.Reg_1bit_7.nmos.3 390 260
n w[13] Reg_32bit_12.Reg_1bit_7.net_3 Reg_32bit_12.Reg_1bit_7.net_1 24 100
| device Reg_32bit_12.Reg_1bit_7.nmos.4 390 260
n w[13] Reg_32bit_12.Reg_1bit_7.net_3 Reg_32bit_12.Reg_1bit_7.net_1 24 100
| begin Reg_32bit_12.Reg_1bit_7.inverter_1 550 380
| device Reg_32bit_12.Reg_1bit_7.inverter_1.nmos.1 550 360
n Reg_32bit_12.Reg_1bit_7.net_1 gnd Reg_32bit_12.Reg_1bit_7.net_2 24 100
| device Reg_32bit_12.Reg_1bit_7.inverter_1.nmos.2 550 360
n Reg_32bit_12.Reg_1bit_7.net_1 gnd Reg_32bit_12.Reg_1bit_7.net_2 24 100
| device Reg_32bit_12.Reg_1bit_7.inverter_1.nmos.3 550 360
n Reg_32bit_12.Reg_1bit_7.net_1 gnd Reg_32bit_12.Reg_1bit_7.net_2 24 100
| device Reg_32bit_12.Reg_1bit_7.inverter_1.nmos.4 550 360
n Reg_32bit_12.Reg_1bit_7.net_1 gnd Reg_32bit_12.Reg_1bit_7.net_2 24 100
| device Reg_32bit_12.Reg_1bit_7.inverter_1.pmos.1 550 200
p Reg_32bit_12.Reg_1bit_7.net_1 vdd Reg_32bit_12.Reg_1bit_7.net_2 24 200
| device Reg_32bit_12.Reg_1bit_7.inverter_1.pmos.2 550 200
p Reg_32bit_12.Reg_1bit_7.net_1 vdd Reg_32bit_12.Reg_1bit_7.net_2 24 200
| device Reg_32bit_12.Reg_1bit_7.inverter_1.pmos.3 550 200
p Reg_32bit_12.Reg_1bit_7.net_1 vdd Reg_32bit_12.Reg_1bit_7.net_2 24 200
| device Reg_32bit_12.Reg_1bit_7.inverter_1.pmos.4 550 200
p Reg_32bit_12.Reg_1bit_7.net_1 vdd Reg_32bit_12.Reg_1bit_7.net_2 24 200
| end Reg_32bit_12.Reg_1bit_7.inverter_1
| begin Reg_32bit_12.Reg_1bit_7.inverter_2 290 260
| device Reg_32bit_12.Reg_1bit_7.inverter_2.nmos.1 550 360
n data[7] gnd Reg_32bit_12.Reg_1bit_7.net_3 24 100
| device Reg_32bit_12.Reg_1bit_7.inverter_2.nmos.2 550 360
n data[7] gnd Reg_32bit_12.Reg_1bit_7.net_3 24 100
| device Reg_32bit_12.Reg_1bit_7.inverter_2.nmos.3 550 360
n data[7] gnd Reg_32bit_12.Reg_1bit_7.net_3 24 100
| device Reg_32bit_12.Reg_1bit_7.inverter_2.nmos.4 550 360
n data[7] gnd Reg_32bit_12.Reg_1bit_7.net_3 24 100
| device Reg_32bit_12.Reg_1bit_7.inverter_2.pmos.1 550 200
p data[7] vdd Reg_32bit_12.Reg_1bit_7.net_3 24 200
| device Reg_32bit_12.Reg_1bit_7.inverter_2.pmos.2 550 200
p data[7] vdd Reg_32bit_12.Reg_1bit_7.net_3 24 200
| device Reg_32bit_12.Reg_1bit_7.inverter_2.pmos.3 550 200
p data[7] vdd Reg_32bit_12.Reg_1bit_7.net_3 24 200
| device Reg_32bit_12.Reg_1bit_7.inverter_2.pmos.4 550 200
p data[7] vdd Reg_32bit_12.Reg_1bit_7.net_3 24 200
| end Reg_32bit_12.Reg_1bit_7.inverter_2
| device Reg_32bit_12.Reg_1bit_7.nmos_1 730 230
n inR1[13] Reg_32bit_12.Reg_1bit_7.net_2 out1[7] 24 100
| device Reg_32bit_12.Reg_1bit_7.nmos_2 730 360
n inR2[13] Reg_32bit_12.Reg_1bit_7.net_2 out2[7] 24 100
| end Reg_32bit_12.Reg_1bit_7
| begin Reg_32bit_12.Reg_1bit_8 510 1150
| begin Reg_32bit_12.Reg_1bit_8.inverter 560 210
| device Reg_32bit_12.Reg_1bit_8.inverter.nmos 550 360
n Reg_32bit_12.Reg_1bit_8.net_2 gnd Reg_32bit_12.Reg_1bit_8.net_1 24 100
| device Reg_32bit_12.Reg_1bit_8.inverter.pmos 550 200
p Reg_32bit_12.Reg_1bit_8.net_2 vdd Reg_32bit_12.Reg_1bit_8.net_1 24 200
| end Reg_32bit_12.Reg_1bit_8.inverter
| device Reg_32bit_12.Reg_1bit_8.nmos.1 390 260
n w[13] Reg_32bit_12.Reg_1bit_8.net_3 Reg_32bit_12.Reg_1bit_8.net_1 24 100
| device Reg_32bit_12.Reg_1bit_8.nmos.2 390 260
n w[13] Reg_32bit_12.Reg_1bit_8.net_3 Reg_32bit_12.Reg_1bit_8.net_1 24 100
| device Reg_32bit_12.Reg_1bit_8.nmos.3 390 260
n w[13] Reg_32bit_12.Reg_1bit_8.net_3 Reg_32bit_12.Reg_1bit_8.net_1 24 100
| device Reg_32bit_12.Reg_1bit_8.nmos.4 390 260
n w[13] Reg_32bit_12.Reg_1bit_8.net_3 Reg_32bit_12.Reg_1bit_8.net_1 24 100
| begin Reg_32bit_12.Reg_1bit_8.inverter_1 550 380
| device Reg_32bit_12.Reg_1bit_8.inverter_1.nmos.1 550 360
n Reg_32bit_12.Reg_1bit_8.net_1 gnd Reg_32bit_12.Reg_1bit_8.net_2 24 100
| device Reg_32bit_12.Reg_1bit_8.inverter_1.nmos.2 550 360
n Reg_32bit_12.Reg_1bit_8.net_1 gnd Reg_32bit_12.Reg_1bit_8.net_2 24 100
| device Reg_32bit_12.Reg_1bit_8.inverter_1.nmos.3 550 360
n Reg_32bit_12.Reg_1bit_8.net_1 gnd Reg_32bit_12.Reg_1bit_8.net_2 24 100
| device Reg_32bit_12.Reg_1bit_8.inverter_1.nmos.4 550 360
n Reg_32bit_12.Reg_1bit_8.net_1 gnd Reg_32bit_12.Reg_1bit_8.net_2 24 100
| device Reg_32bit_12.Reg_1bit_8.inverter_1.pmos.1 550 200
p Reg_32bit_12.Reg_1bit_8.net_1 vdd Reg_32bit_12.Reg_1bit_8.net_2 24 200
| device Reg_32bit_12.Reg_1bit_8.inverter_1.pmos.2 550 200
p Reg_32bit_12.Reg_1bit_8.net_1 vdd Reg_32bit_12.Reg_1bit_8.net_2 24 200
| device Reg_32bit_12.Reg_1bit_8.inverter_1.pmos.3 550 200
p Reg_32bit_12.Reg_1bit_8.net_1 vdd Reg_32bit_12.Reg_1bit_8.net_2 24 200
| device Reg_32bit_12.Reg_1bit_8.inverter_1.pmos.4 550 200
p Reg_32bit_12.Reg_1bit_8.net_1 vdd Reg_32bit_12.Reg_1bit_8.net_2 24 200
| end Reg_32bit_12.Reg_1bit_8.inverter_1
| begin Reg_32bit_12.Reg_1bit_8.inverter_2 290 260
| device Reg_32bit_12.Reg_1bit_8.inverter_2.nmos.1 550 360
n data[8] gnd Reg_32bit_12.Reg_1bit_8.net_3 24 100
| device Reg_32bit_12.Reg_1bit_8.inverter_2.nmos.2 550 360
n data[8] gnd Reg_32bit_12.Reg_1bit_8.net_3 24 100
| device Reg_32bit_12.Reg_1bit_8.inverter_2.nmos.3 550 360
n data[8] gnd Reg_32bit_12.Reg_1bit_8.net_3 24 100
| device Reg_32bit_12.Reg_1bit_8.inverter_2.nmos.4 550 360
n data[8] gnd Reg_32bit_12.Reg_1bit_8.net_3 24 100
| device Reg_32bit_12.Reg_1bit_8.inverter_2.pmos.1 550 200
p data[8] vdd Reg_32bit_12.Reg_1bit_8.net_3 24 200
| device Reg_32bit_12.Reg_1bit_8.inverter_2.pmos.2 550 200
p data[8] vdd Reg_32bit_12.Reg_1bit_8.net_3 24 200
| device Reg_32bit_12.Reg_1bit_8.inverter_2.pmos.3 550 200
p data[8] vdd Reg_32bit_12.Reg_1bit_8.net_3 24 200
| device Reg_32bit_12.Reg_1bit_8.inverter_2.pmos.4 550 200
p data[8] vdd Reg_32bit_12.Reg_1bit_8.net_3 24 200
| end Reg_32bit_12.Reg_1bit_8.inverter_2
| device Reg_32bit_12.Reg_1bit_8.nmos_1 730 230
n inR1[13] Reg_32bit_12.Reg_1bit_8.net_2 out1[8] 24 100
| device Reg_32bit_12.Reg_1bit_8.nmos_2 730 360
n inR2[13] Reg_32bit_12.Reg_1bit_8.net_2 out2[8] 24 100
| end Reg_32bit_12.Reg_1bit_8
| begin Reg_32bit_12.Reg_1bit_9 510 1280
| begin Reg_32bit_12.Reg_1bit_9.inverter 560 210
| device Reg_32bit_12.Reg_1bit_9.inverter.nmos 550 360
n Reg_32bit_12.Reg_1bit_9.net_2 gnd Reg_32bit_12.Reg_1bit_9.net_1 24 100
| device Reg_32bit_12.Reg_1bit_9.inverter.pmos 550 200
p Reg_32bit_12.Reg_1bit_9.net_2 vdd Reg_32bit_12.Reg_1bit_9.net_1 24 200
| end Reg_32bit_12.Reg_1bit_9.inverter
| device Reg_32bit_12.Reg_1bit_9.nmos.1 390 260
n w[13] Reg_32bit_12.Reg_1bit_9.net_3 Reg_32bit_12.Reg_1bit_9.net_1 24 100
| device Reg_32bit_12.Reg_1bit_9.nmos.2 390 260
n w[13] Reg_32bit_12.Reg_1bit_9.net_3 Reg_32bit_12.Reg_1bit_9.net_1 24 100
| device Reg_32bit_12.Reg_1bit_9.nmos.3 390 260
n w[13] Reg_32bit_12.Reg_1bit_9.net_3 Reg_32bit_12.Reg_1bit_9.net_1 24 100
| device Reg_32bit_12.Reg_1bit_9.nmos.4 390 260
n w[13] Reg_32bit_12.Reg_1bit_9.net_3 Reg_32bit_12.Reg_1bit_9.net_1 24 100
| begin Reg_32bit_12.Reg_1bit_9.inverter_1 550 380
| device Reg_32bit_12.Reg_1bit_9.inverter_1.nmos.1 550 360
n Reg_32bit_12.Reg_1bit_9.net_1 gnd Reg_32bit_12.Reg_1bit_9.net_2 24 100
| device Reg_32bit_12.Reg_1bit_9.inverter_1.nmos.2 550 360
n Reg_32bit_12.Reg_1bit_9.net_1 gnd Reg_32bit_12.Reg_1bit_9.net_2 24 100
| device Reg_32bit_12.Reg_1bit_9.inverter_1.nmos.3 550 360
n Reg_32bit_12.Reg_1bit_9.net_1 gnd Reg_32bit_12.Reg_1bit_9.net_2 24 100
| device Reg_32bit_12.Reg_1bit_9.inverter_1.nmos.4 550 360
n Reg_32bit_12.Reg_1bit_9.net_1 gnd Reg_32bit_12.Reg_1bit_9.net_2 24 100
| device Reg_32bit_12.Reg_1bit_9.inverter_1.pmos.1 550 200
p Reg_32bit_12.Reg_1bit_9.net_1 vdd Reg_32bit_12.Reg_1bit_9.net_2 24 200
| device Reg_32bit_12.Reg_1bit_9.inverter_1.pmos.2 550 200
p Reg_32bit_12.Reg_1bit_9.net_1 vdd Reg_32bit_12.Reg_1bit_9.net_2 24 200
| device Reg_32bit_12.Reg_1bit_9.inverter_1.pmos.3 550 200
p Reg_32bit_12.Reg_1bit_9.net_1 vdd Reg_32bit_12.Reg_1bit_9.net_2 24 200
| device Reg_32bit_12.Reg_1bit_9.inverter_1.pmos.4 550 200
p Reg_32bit_12.Reg_1bit_9.net_1 vdd Reg_32bit_12.Reg_1bit_9.net_2 24 200
| end Reg_32bit_12.Reg_1bit_9.inverter_1
| begin Reg_32bit_12.Reg_1bit_9.inverter_2 290 260
| device Reg_32bit_12.Reg_1bit_9.inverter_2.nmos.1 550 360
n data[9] gnd Reg_32bit_12.Reg_1bit_9.net_3 24 100
| device Reg_32bit_12.Reg_1bit_9.inverter_2.nmos.2 550 360
n data[9] gnd Reg_32bit_12.Reg_1bit_9.net_3 24 100
| device Reg_32bit_12.Reg_1bit_9.inverter_2.nmos.3 550 360
n data[9] gnd Reg_32bit_12.Reg_1bit_9.net_3 24 100
| device Reg_32bit_12.Reg_1bit_9.inverter_2.nmos.4 550 360
n data[9] gnd Reg_32bit_12.Reg_1bit_9.net_3 24 100
| device Reg_32bit_12.Reg_1bit_9.inverter_2.pmos.1 550 200
p data[9] vdd Reg_32bit_12.Reg_1bit_9.net_3 24 200
| device Reg_32bit_12.Reg_1bit_9.inverter_2.pmos.2 550 200
p data[9] vdd Reg_32bit_12.Reg_1bit_9.net_3 24 200
| device Reg_32bit_12.Reg_1bit_9.inverter_2.pmos.3 550 200
p data[9] vdd Reg_32bit_12.Reg_1bit_9.net_3 24 200
| device Reg_32bit_12.Reg_1bit_9.inverter_2.pmos.4 550 200
p data[9] vdd Reg_32bit_12.Reg_1bit_9.net_3 24 200
| end Reg_32bit_12.Reg_1bit_9.inverter_2
| device Reg_32bit_12.Reg_1bit_9.nmos_1 730 230
n inR1[13] Reg_32bit_12.Reg_1bit_9.net_2 out1[9] 24 100
| device Reg_32bit_12.Reg_1bit_9.nmos_2 730 360
n inR2[13] Reg_32bit_12.Reg_1bit_9.net_2 out2[9] 24 100
| end Reg_32bit_12.Reg_1bit_9
| begin Reg_32bit_12.Reg_1bit_10 510 1410
| begin Reg_32bit_12.Reg_1bit_10.inverter 560 210
| device Reg_32bit_12.Reg_1bit_10.inverter.nmos 550 360
n Reg_32bit_12.Reg_1bit_10.net_2 gnd Reg_32bit_12.Reg_1bit_10.net_1 24 100
| device Reg_32bit_12.Reg_1bit_10.inverter.pmos 550 200
p Reg_32bit_12.Reg_1bit_10.net_2 vdd Reg_32bit_12.Reg_1bit_10.net_1 24 200
| end Reg_32bit_12.Reg_1bit_10.inverter
| device Reg_32bit_12.Reg_1bit_10.nmos.1 390 260
n w[13] Reg_32bit_12.Reg_1bit_10.net_3 Reg_32bit_12.Reg_1bit_10.net_1 24 100
| device Reg_32bit_12.Reg_1bit_10.nmos.2 390 260
n w[13] Reg_32bit_12.Reg_1bit_10.net_3 Reg_32bit_12.Reg_1bit_10.net_1 24 100
| device Reg_32bit_12.Reg_1bit_10.nmos.3 390 260
n w[13] Reg_32bit_12.Reg_1bit_10.net_3 Reg_32bit_12.Reg_1bit_10.net_1 24 100
| device Reg_32bit_12.Reg_1bit_10.nmos.4 390 260
n w[13] Reg_32bit_12.Reg_1bit_10.net_3 Reg_32bit_12.Reg_1bit_10.net_1 24 100
| begin Reg_32bit_12.Reg_1bit_10.inverter_1 550 380
| device Reg_32bit_12.Reg_1bit_10.inverter_1.nmos.1 550 360
n Reg_32bit_12.Reg_1bit_10.net_1 gnd Reg_32bit_12.Reg_1bit_10.net_2 24 100
| device Reg_32bit_12.Reg_1bit_10.inverter_1.nmos.2 550 360
n Reg_32bit_12.Reg_1bit_10.net_1 gnd Reg_32bit_12.Reg_1bit_10.net_2 24 100
| device Reg_32bit_12.Reg_1bit_10.inverter_1.nmos.3 550 360
n Reg_32bit_12.Reg_1bit_10.net_1 gnd Reg_32bit_12.Reg_1bit_10.net_2 24 100
| device Reg_32bit_12.Reg_1bit_10.inverter_1.nmos.4 550 360
n Reg_32bit_12.Reg_1bit_10.net_1 gnd Reg_32bit_12.Reg_1bit_10.net_2 24 100
| device Reg_32bit_12.Reg_1bit_10.inverter_1.pmos.1 550 200
p Reg_32bit_12.Reg_1bit_10.net_1 vdd Reg_32bit_12.Reg_1bit_10.net_2 24 200
| device Reg_32bit_12.Reg_1bit_10.inverter_1.pmos.2 550 200
p Reg_32bit_12.Reg_1bit_10.net_1 vdd Reg_32bit_12.Reg_1bit_10.net_2 24 200
| device Reg_32bit_12.Reg_1bit_10.inverter_1.pmos.3 550 200
p Reg_32bit_12.Reg_1bit_10.net_1 vdd Reg_32bit_12.Reg_1bit_10.net_2 24 200
| device Reg_32bit_12.Reg_1bit_10.inverter_1.pmos.4 550 200
p Reg_32bit_12.Reg_1bit_10.net_1 vdd Reg_32bit_12.Reg_1bit_10.net_2 24 200
| end Reg_32bit_12.Reg_1bit_10.inverter_1
| begin Reg_32bit_12.Reg_1bit_10.inverter_2 290 260
| device Reg_32bit_12.Reg_1bit_10.inverter_2.nmos.1 550 360
n data[10] gnd Reg_32bit_12.Reg_1bit_10.net_3 24 100
| device Reg_32bit_12.Reg_1bit_10.inverter_2.nmos.2 550 360
n data[10] gnd Reg_32bit_12.Reg_1bit_10.net_3 24 100
| device Reg_32bit_12.Reg_1bit_10.inverter_2.nmos.3 550 360
n data[10] gnd Reg_32bit_12.Reg_1bit_10.net_3 24 100
| device Reg_32bit_12.Reg_1bit_10.inverter_2.nmos.4 550 360
n data[10] gnd Reg_32bit_12.Reg_1bit_10.net_3 24 100
| device Reg_32bit_12.Reg_1bit_10.inverter_2.pmos.1 550 200
p data[10] vdd Reg_32bit_12.Reg_1bit_10.net_3 24 200
| device Reg_32bit_12.Reg_1bit_10.inverter_2.pmos.2 550 200
p data[10] vdd Reg_32bit_12.Reg_1bit_10.net_3 24 200
| device Reg_32bit_12.Reg_1bit_10.inverter_2.pmos.3 550 200
p data[10] vdd Reg_32bit_12.Reg_1bit_10.net_3 24 200
| device Reg_32bit_12.Reg_1bit_10.inverter_2.pmos.4 550 200
p data[10] vdd Reg_32bit_12.Reg_1bit_10.net_3 24 200
| end Reg_32bit_12.Reg_1bit_10.inverter_2
| device Reg_32bit_12.Reg_1bit_10.nmos_1 730 230
n inR1[13] Reg_32bit_12.Reg_1bit_10.net_2 out1[10] 24 100
| device Reg_32bit_12.Reg_1bit_10.nmos_2 730 360
n inR2[13] Reg_32bit_12.Reg_1bit_10.net_2 out2[10] 24 100
| end Reg_32bit_12.Reg_1bit_10
| begin Reg_32bit_12.Reg_1bit_11 510 1540
| begin Reg_32bit_12.Reg_1bit_11.inverter 560 210
| device Reg_32bit_12.Reg_1bit_11.inverter.nmos 550 360
n Reg_32bit_12.Reg_1bit_11.net_2 gnd Reg_32bit_12.Reg_1bit_11.net_1 24 100
| device Reg_32bit_12.Reg_1bit_11.inverter.pmos 550 200
p Reg_32bit_12.Reg_1bit_11.net_2 vdd Reg_32bit_12.Reg_1bit_11.net_1 24 200
| end Reg_32bit_12.Reg_1bit_11.inverter
| device Reg_32bit_12.Reg_1bit_11.nmos.1 390 260
n w[13] Reg_32bit_12.Reg_1bit_11.net_3 Reg_32bit_12.Reg_1bit_11.net_1 24 100
| device Reg_32bit_12.Reg_1bit_11.nmos.2 390 260
n w[13] Reg_32bit_12.Reg_1bit_11.net_3 Reg_32bit_12.Reg_1bit_11.net_1 24 100
| device Reg_32bit_12.Reg_1bit_11.nmos.3 390 260
n w[13] Reg_32bit_12.Reg_1bit_11.net_3 Reg_32bit_12.Reg_1bit_11.net_1 24 100
| device Reg_32bit_12.Reg_1bit_11.nmos.4 390 260
n w[13] Reg_32bit_12.Reg_1bit_11.net_3 Reg_32bit_12.Reg_1bit_11.net_1 24 100
| begin Reg_32bit_12.Reg_1bit_11.inverter_1 550 380
| device Reg_32bit_12.Reg_1bit_11.inverter_1.nmos.1 550 360
n Reg_32bit_12.Reg_1bit_11.net_1 gnd Reg_32bit_12.Reg_1bit_11.net_2 24 100
| device Reg_32bit_12.Reg_1bit_11.inverter_1.nmos.2 550 360
n Reg_32bit_12.Reg_1bit_11.net_1 gnd Reg_32bit_12.Reg_1bit_11.net_2 24 100
| device Reg_32bit_12.Reg_1bit_11.inverter_1.nmos.3 550 360
n Reg_32bit_12.Reg_1bit_11.net_1 gnd Reg_32bit_12.Reg_1bit_11.net_2 24 100
| device Reg_32bit_12.Reg_1bit_11.inverter_1.nmos.4 550 360
n Reg_32bit_12.Reg_1bit_11.net_1 gnd Reg_32bit_12.Reg_1bit_11.net_2 24 100
| device Reg_32bit_12.Reg_1bit_11.inverter_1.pmos.1 550 200
p Reg_32bit_12.Reg_1bit_11.net_1 vdd Reg_32bit_12.Reg_1bit_11.net_2 24 200
| device Reg_32bit_12.Reg_1bit_11.inverter_1.pmos.2 550 200
p Reg_32bit_12.Reg_1bit_11.net_1 vdd Reg_32bit_12.Reg_1bit_11.net_2 24 200
| device Reg_32bit_12.Reg_1bit_11.inverter_1.pmos.3 550 200
p Reg_32bit_12.Reg_1bit_11.net_1 vdd Reg_32bit_12.Reg_1bit_11.net_2 24 200
| device Reg_32bit_12.Reg_1bit_11.inverter_1.pmos.4 550 200
p Reg_32bit_12.Reg_1bit_11.net_1 vdd Reg_32bit_12.Reg_1bit_11.net_2 24 200
| end Reg_32bit_12.Reg_1bit_11.inverter_1
| begin Reg_32bit_12.Reg_1bit_11.inverter_2 290 260
| device Reg_32bit_12.Reg_1bit_11.inverter_2.nmos.1 550 360
n data[11] gnd Reg_32bit_12.Reg_1bit_11.net_3 24 100
| device Reg_32bit_12.Reg_1bit_11.inverter_2.nmos.2 550 360
n data[11] gnd Reg_32bit_12.Reg_1bit_11.net_3 24 100
| device Reg_32bit_12.Reg_1bit_11.inverter_2.nmos.3 550 360
n data[11] gnd Reg_32bit_12.Reg_1bit_11.net_3 24 100
| device Reg_32bit_12.Reg_1bit_11.inverter_2.nmos.4 550 360
n data[11] gnd Reg_32bit_12.Reg_1bit_11.net_3 24 100
| device Reg_32bit_12.Reg_1bit_11.inverter_2.pmos.1 550 200
p data[11] vdd Reg_32bit_12.Reg_1bit_11.net_3 24 200
| device Reg_32bit_12.Reg_1bit_11.inverter_2.pmos.2 550 200
p data[11] vdd Reg_32bit_12.Reg_1bit_11.net_3 24 200
| device Reg_32bit_12.Reg_1bit_11.inverter_2.pmos.3 550 200
p data[11] vdd Reg_32bit_12.Reg_1bit_11.net_3 24 200
| device Reg_32bit_12.Reg_1bit_11.inverter_2.pmos.4 550 200
p data[11] vdd Reg_32bit_12.Reg_1bit_11.net_3 24 200
| end Reg_32bit_12.Reg_1bit_11.inverter_2
| device Reg_32bit_12.Reg_1bit_11.nmos_1 730 230
n inR1[13] Reg_32bit_12.Reg_1bit_11.net_2 out1[11] 24 100
| device Reg_32bit_12.Reg_1bit_11.nmos_2 730 360
n inR2[13] Reg_32bit_12.Reg_1bit_11.net_2 out2[11] 24 100
| end Reg_32bit_12.Reg_1bit_11
| begin Reg_32bit_12.Reg_1bit_12 510 1670
| begin Reg_32bit_12.Reg_1bit_12.inverter 560 210
| device Reg_32bit_12.Reg_1bit_12.inverter.nmos 550 360
n Reg_32bit_12.Reg_1bit_12.net_2 gnd Reg_32bit_12.Reg_1bit_12.net_1 24 100
| device Reg_32bit_12.Reg_1bit_12.inverter.pmos 550 200
p Reg_32bit_12.Reg_1bit_12.net_2 vdd Reg_32bit_12.Reg_1bit_12.net_1 24 200
| end Reg_32bit_12.Reg_1bit_12.inverter
| device Reg_32bit_12.Reg_1bit_12.nmos.1 390 260
n w[13] Reg_32bit_12.Reg_1bit_12.net_3 Reg_32bit_12.Reg_1bit_12.net_1 24 100
| device Reg_32bit_12.Reg_1bit_12.nmos.2 390 260
n w[13] Reg_32bit_12.Reg_1bit_12.net_3 Reg_32bit_12.Reg_1bit_12.net_1 24 100
| device Reg_32bit_12.Reg_1bit_12.nmos.3 390 260
n w[13] Reg_32bit_12.Reg_1bit_12.net_3 Reg_32bit_12.Reg_1bit_12.net_1 24 100
| device Reg_32bit_12.Reg_1bit_12.nmos.4 390 260
n w[13] Reg_32bit_12.Reg_1bit_12.net_3 Reg_32bit_12.Reg_1bit_12.net_1 24 100
| begin Reg_32bit_12.Reg_1bit_12.inverter_1 550 380
| device Reg_32bit_12.Reg_1bit_12.inverter_1.nmos.1 550 360
n Reg_32bit_12.Reg_1bit_12.net_1 gnd Reg_32bit_12.Reg_1bit_12.net_2 24 100
| device Reg_32bit_12.Reg_1bit_12.inverter_1.nmos.2 550 360
n Reg_32bit_12.Reg_1bit_12.net_1 gnd Reg_32bit_12.Reg_1bit_12.net_2 24 100
| device Reg_32bit_12.Reg_1bit_12.inverter_1.nmos.3 550 360
n Reg_32bit_12.Reg_1bit_12.net_1 gnd Reg_32bit_12.Reg_1bit_12.net_2 24 100
| device Reg_32bit_12.Reg_1bit_12.inverter_1.nmos.4 550 360
n Reg_32bit_12.Reg_1bit_12.net_1 gnd Reg_32bit_12.Reg_1bit_12.net_2 24 100
| device Reg_32bit_12.Reg_1bit_12.inverter_1.pmos.1 550 200
p Reg_32bit_12.Reg_1bit_12.net_1 vdd Reg_32bit_12.Reg_1bit_12.net_2 24 200
| device Reg_32bit_12.Reg_1bit_12.inverter_1.pmos.2 550 200
p Reg_32bit_12.Reg_1bit_12.net_1 vdd Reg_32bit_12.Reg_1bit_12.net_2 24 200
| device Reg_32bit_12.Reg_1bit_12.inverter_1.pmos.3 550 200
p Reg_32bit_12.Reg_1bit_12.net_1 vdd Reg_32bit_12.Reg_1bit_12.net_2 24 200
| device Reg_32bit_12.Reg_1bit_12.inverter_1.pmos.4 550 200
p Reg_32bit_12.Reg_1bit_12.net_1 vdd Reg_32bit_12.Reg_1bit_12.net_2 24 200
| end Reg_32bit_12.Reg_1bit_12.inverter_1
| begin Reg_32bit_12.Reg_1bit_12.inverter_2 290 260
| device Reg_32bit_12.Reg_1bit_12.inverter_2.nmos.1 550 360
n data[12] gnd Reg_32bit_12.Reg_1bit_12.net_3 24 100
| device Reg_32bit_12.Reg_1bit_12.inverter_2.nmos.2 550 360
n data[12] gnd Reg_32bit_12.Reg_1bit_12.net_3 24 100
| device Reg_32bit_12.Reg_1bit_12.inverter_2.nmos.3 550 360
n data[12] gnd Reg_32bit_12.Reg_1bit_12.net_3 24 100
| device Reg_32bit_12.Reg_1bit_12.inverter_2.nmos.4 550 360
n data[12] gnd Reg_32bit_12.Reg_1bit_12.net_3 24 100
| device Reg_32bit_12.Reg_1bit_12.inverter_2.pmos.1 550 200
p data[12] vdd Reg_32bit_12.Reg_1bit_12.net_3 24 200
| device Reg_32bit_12.Reg_1bit_12.inverter_2.pmos.2 550 200
p data[12] vdd Reg_32bit_12.Reg_1bit_12.net_3 24 200
| device Reg_32bit_12.Reg_1bit_12.inverter_2.pmos.3 550 200
p data[12] vdd Reg_32bit_12.Reg_1bit_12.net_3 24 200
| device Reg_32bit_12.Reg_1bit_12.inverter_2.pmos.4 550 200
p data[12] vdd Reg_32bit_12.Reg_1bit_12.net_3 24 200
| end Reg_32bit_12.Reg_1bit_12.inverter_2
| device Reg_32bit_12.Reg_1bit_12.nmos_1 730 230
n inR1[13] Reg_32bit_12.Reg_1bit_12.net_2 out1[12] 24 100
| device Reg_32bit_12.Reg_1bit_12.nmos_2 730 360
n inR2[13] Reg_32bit_12.Reg_1bit_12.net_2 out2[12] 24 100
| end Reg_32bit_12.Reg_1bit_12
| begin Reg_32bit_12.Reg_1bit_13 510 1800
| begin Reg_32bit_12.Reg_1bit_13.inverter 560 210
| device Reg_32bit_12.Reg_1bit_13.inverter.nmos 550 360
n Reg_32bit_12.Reg_1bit_13.net_2 gnd Reg_32bit_12.Reg_1bit_13.net_1 24 100
| device Reg_32bit_12.Reg_1bit_13.inverter.pmos 550 200
p Reg_32bit_12.Reg_1bit_13.net_2 vdd Reg_32bit_12.Reg_1bit_13.net_1 24 200
| end Reg_32bit_12.Reg_1bit_13.inverter
| device Reg_32bit_12.Reg_1bit_13.nmos.1 390 260
n w[13] Reg_32bit_12.Reg_1bit_13.net_3 Reg_32bit_12.Reg_1bit_13.net_1 24 100
| device Reg_32bit_12.Reg_1bit_13.nmos.2 390 260
n w[13] Reg_32bit_12.Reg_1bit_13.net_3 Reg_32bit_12.Reg_1bit_13.net_1 24 100
| device Reg_32bit_12.Reg_1bit_13.nmos.3 390 260
n w[13] Reg_32bit_12.Reg_1bit_13.net_3 Reg_32bit_12.Reg_1bit_13.net_1 24 100
| device Reg_32bit_12.Reg_1bit_13.nmos.4 390 260
n w[13] Reg_32bit_12.Reg_1bit_13.net_3 Reg_32bit_12.Reg_1bit_13.net_1 24 100
| begin Reg_32bit_12.Reg_1bit_13.inverter_1 550 380
| device Reg_32bit_12.Reg_1bit_13.inverter_1.nmos.1 550 360
n Reg_32bit_12.Reg_1bit_13.net_1 gnd Reg_32bit_12.Reg_1bit_13.net_2 24 100
| device Reg_32bit_12.Reg_1bit_13.inverter_1.nmos.2 550 360
n Reg_32bit_12.Reg_1bit_13.net_1 gnd Reg_32bit_12.Reg_1bit_13.net_2 24 100
| device Reg_32bit_12.Reg_1bit_13.inverter_1.nmos.3 550 360
n Reg_32bit_12.Reg_1bit_13.net_1 gnd Reg_32bit_12.Reg_1bit_13.net_2 24 100
| device Reg_32bit_12.Reg_1bit_13.inverter_1.nmos.4 550 360
n Reg_32bit_12.Reg_1bit_13.net_1 gnd Reg_32bit_12.Reg_1bit_13.net_2 24 100
| device Reg_32bit_12.Reg_1bit_13.inverter_1.pmos.1 550 200
p Reg_32bit_12.Reg_1bit_13.net_1 vdd Reg_32bit_12.Reg_1bit_13.net_2 24 200
| device Reg_32bit_12.Reg_1bit_13.inverter_1.pmos.2 550 200
p Reg_32bit_12.Reg_1bit_13.net_1 vdd Reg_32bit_12.Reg_1bit_13.net_2 24 200
| device Reg_32bit_12.Reg_1bit_13.inverter_1.pmos.3 550 200
p Reg_32bit_12.Reg_1bit_13.net_1 vdd Reg_32bit_12.Reg_1bit_13.net_2 24 200
| device Reg_32bit_12.Reg_1bit_13.inverter_1.pmos.4 550 200
p Reg_32bit_12.Reg_1bit_13.net_1 vdd Reg_32bit_12.Reg_1bit_13.net_2 24 200
| end Reg_32bit_12.Reg_1bit_13.inverter_1
| begin Reg_32bit_12.Reg_1bit_13.inverter_2 290 260
| device Reg_32bit_12.Reg_1bit_13.inverter_2.nmos.1 550 360
n data[13] gnd Reg_32bit_12.Reg_1bit_13.net_3 24 100
| device Reg_32bit_12.Reg_1bit_13.inverter_2.nmos.2 550 360
n data[13] gnd Reg_32bit_12.Reg_1bit_13.net_3 24 100
| device Reg_32bit_12.Reg_1bit_13.inverter_2.nmos.3 550 360
n data[13] gnd Reg_32bit_12.Reg_1bit_13.net_3 24 100
| device Reg_32bit_12.Reg_1bit_13.inverter_2.nmos.4 550 360
n data[13] gnd Reg_32bit_12.Reg_1bit_13.net_3 24 100
| device Reg_32bit_12.Reg_1bit_13.inverter_2.pmos.1 550 200
p data[13] vdd Reg_32bit_12.Reg_1bit_13.net_3 24 200
| device Reg_32bit_12.Reg_1bit_13.inverter_2.pmos.2 550 200
p data[13] vdd Reg_32bit_12.Reg_1bit_13.net_3 24 200
| device Reg_32bit_12.Reg_1bit_13.inverter_2.pmos.3 550 200
p data[13] vdd Reg_32bit_12.Reg_1bit_13.net_3 24 200
| device Reg_32bit_12.Reg_1bit_13.inverter_2.pmos.4 550 200
p data[13] vdd Reg_32bit_12.Reg_1bit_13.net_3 24 200
| end Reg_32bit_12.Reg_1bit_13.inverter_2
| device Reg_32bit_12.Reg_1bit_13.nmos_1 730 230
n inR1[13] Reg_32bit_12.Reg_1bit_13.net_2 out1[13] 24 100
| device Reg_32bit_12.Reg_1bit_13.nmos_2 730 360
n inR2[13] Reg_32bit_12.Reg_1bit_13.net_2 out2[13] 24 100
| end Reg_32bit_12.Reg_1bit_13
| begin Reg_32bit_12.Reg_1bit_14 510 1930
| begin Reg_32bit_12.Reg_1bit_14.inverter 560 210
| device Reg_32bit_12.Reg_1bit_14.inverter.nmos 550 360
n Reg_32bit_12.Reg_1bit_14.net_2 gnd Reg_32bit_12.Reg_1bit_14.net_1 24 100
| device Reg_32bit_12.Reg_1bit_14.inverter.pmos 550 200
p Reg_32bit_12.Reg_1bit_14.net_2 vdd Reg_32bit_12.Reg_1bit_14.net_1 24 200
| end Reg_32bit_12.Reg_1bit_14.inverter
| device Reg_32bit_12.Reg_1bit_14.nmos.1 390 260
n w[13] Reg_32bit_12.Reg_1bit_14.net_3 Reg_32bit_12.Reg_1bit_14.net_1 24 100
| device Reg_32bit_12.Reg_1bit_14.nmos.2 390 260
n w[13] Reg_32bit_12.Reg_1bit_14.net_3 Reg_32bit_12.Reg_1bit_14.net_1 24 100
| device Reg_32bit_12.Reg_1bit_14.nmos.3 390 260
n w[13] Reg_32bit_12.Reg_1bit_14.net_3 Reg_32bit_12.Reg_1bit_14.net_1 24 100
| device Reg_32bit_12.Reg_1bit_14.nmos.4 390 260
n w[13] Reg_32bit_12.Reg_1bit_14.net_3 Reg_32bit_12.Reg_1bit_14.net_1 24 100
| begin Reg_32bit_12.Reg_1bit_14.inverter_1 550 380
| device Reg_32bit_12.Reg_1bit_14.inverter_1.nmos.1 550 360
n Reg_32bit_12.Reg_1bit_14.net_1 gnd Reg_32bit_12.Reg_1bit_14.net_2 24 100
| device Reg_32bit_12.Reg_1bit_14.inverter_1.nmos.2 550 360
n Reg_32bit_12.Reg_1bit_14.net_1 gnd Reg_32bit_12.Reg_1bit_14.net_2 24 100
| device Reg_32bit_12.Reg_1bit_14.inverter_1.nmos.3 550 360
n Reg_32bit_12.Reg_1bit_14.net_1 gnd Reg_32bit_12.Reg_1bit_14.net_2 24 100
| device Reg_32bit_12.Reg_1bit_14.inverter_1.nmos.4 550 360
n Reg_32bit_12.Reg_1bit_14.net_1 gnd Reg_32bit_12.Reg_1bit_14.net_2 24 100
| device Reg_32bit_12.Reg_1bit_14.inverter_1.pmos.1 550 200
p Reg_32bit_12.Reg_1bit_14.net_1 vdd Reg_32bit_12.Reg_1bit_14.net_2 24 200
| device Reg_32bit_12.Reg_1bit_14.inverter_1.pmos.2 550 200
p Reg_32bit_12.Reg_1bit_14.net_1 vdd Reg_32bit_12.Reg_1bit_14.net_2 24 200
| device Reg_32bit_12.Reg_1bit_14.inverter_1.pmos.3 550 200
p Reg_32bit_12.Reg_1bit_14.net_1 vdd Reg_32bit_12.Reg_1bit_14.net_2 24 200
| device Reg_32bit_12.Reg_1bit_14.inverter_1.pmos.4 550 200
p Reg_32bit_12.Reg_1bit_14.net_1 vdd Reg_32bit_12.Reg_1bit_14.net_2 24 200
| end Reg_32bit_12.Reg_1bit_14.inverter_1
| begin Reg_32bit_12.Reg_1bit_14.inverter_2 290 260
| device Reg_32bit_12.Reg_1bit_14.inverter_2.nmos.1 550 360
n data[14] gnd Reg_32bit_12.Reg_1bit_14.net_3 24 100
| device Reg_32bit_12.Reg_1bit_14.inverter_2.nmos.2 550 360
n data[14] gnd Reg_32bit_12.Reg_1bit_14.net_3 24 100
| device Reg_32bit_12.Reg_1bit_14.inverter_2.nmos.3 550 360
n data[14] gnd Reg_32bit_12.Reg_1bit_14.net_3 24 100
| device Reg_32bit_12.Reg_1bit_14.inverter_2.nmos.4 550 360
n data[14] gnd Reg_32bit_12.Reg_1bit_14.net_3 24 100
| device Reg_32bit_12.Reg_1bit_14.inverter_2.pmos.1 550 200
p data[14] vdd Reg_32bit_12.Reg_1bit_14.net_3 24 200
| device Reg_32bit_12.Reg_1bit_14.inverter_2.pmos.2 550 200
p data[14] vdd Reg_32bit_12.Reg_1bit_14.net_3 24 200
| device Reg_32bit_12.Reg_1bit_14.inverter_2.pmos.3 550 200
p data[14] vdd Reg_32bit_12.Reg_1bit_14.net_3 24 200
| device Reg_32bit_12.Reg_1bit_14.inverter_2.pmos.4 550 200
p data[14] vdd Reg_32bit_12.Reg_1bit_14.net_3 24 200
| end Reg_32bit_12.Reg_1bit_14.inverter_2
| device Reg_32bit_12.Reg_1bit_14.nmos_1 730 230
n inR1[13] Reg_32bit_12.Reg_1bit_14.net_2 out1[14] 24 100
| device Reg_32bit_12.Reg_1bit_14.nmos_2 730 360
n inR2[13] Reg_32bit_12.Reg_1bit_14.net_2 out2[14] 24 100
| end Reg_32bit_12.Reg_1bit_14
| begin Reg_32bit_12.Reg_1bit_15 510 2060
| begin Reg_32bit_12.Reg_1bit_15.inverter 560 210
| device Reg_32bit_12.Reg_1bit_15.inverter.nmos 550 360
n Reg_32bit_12.Reg_1bit_15.net_2 gnd Reg_32bit_12.Reg_1bit_15.net_1 24 100
| device Reg_32bit_12.Reg_1bit_15.inverter.pmos 550 200
p Reg_32bit_12.Reg_1bit_15.net_2 vdd Reg_32bit_12.Reg_1bit_15.net_1 24 200
| end Reg_32bit_12.Reg_1bit_15.inverter
| device Reg_32bit_12.Reg_1bit_15.nmos.1 390 260
n w[13] Reg_32bit_12.Reg_1bit_15.net_3 Reg_32bit_12.Reg_1bit_15.net_1 24 100
| device Reg_32bit_12.Reg_1bit_15.nmos.2 390 260
n w[13] Reg_32bit_12.Reg_1bit_15.net_3 Reg_32bit_12.Reg_1bit_15.net_1 24 100
| device Reg_32bit_12.Reg_1bit_15.nmos.3 390 260
n w[13] Reg_32bit_12.Reg_1bit_15.net_3 Reg_32bit_12.Reg_1bit_15.net_1 24 100
| device Reg_32bit_12.Reg_1bit_15.nmos.4 390 260
n w[13] Reg_32bit_12.Reg_1bit_15.net_3 Reg_32bit_12.Reg_1bit_15.net_1 24 100
| begin Reg_32bit_12.Reg_1bit_15.inverter_1 550 380
| device Reg_32bit_12.Reg_1bit_15.inverter_1.nmos.1 550 360
n Reg_32bit_12.Reg_1bit_15.net_1 gnd Reg_32bit_12.Reg_1bit_15.net_2 24 100
| device Reg_32bit_12.Reg_1bit_15.inverter_1.nmos.2 550 360
n Reg_32bit_12.Reg_1bit_15.net_1 gnd Reg_32bit_12.Reg_1bit_15.net_2 24 100
| device Reg_32bit_12.Reg_1bit_15.inverter_1.nmos.3 550 360
n Reg_32bit_12.Reg_1bit_15.net_1 gnd Reg_32bit_12.Reg_1bit_15.net_2 24 100
| device Reg_32bit_12.Reg_1bit_15.inverter_1.nmos.4 550 360
n Reg_32bit_12.Reg_1bit_15.net_1 gnd Reg_32bit_12.Reg_1bit_15.net_2 24 100
| device Reg_32bit_12.Reg_1bit_15.inverter_1.pmos.1 550 200
p Reg_32bit_12.Reg_1bit_15.net_1 vdd Reg_32bit_12.Reg_1bit_15.net_2 24 200
| device Reg_32bit_12.Reg_1bit_15.inverter_1.pmos.2 550 200
p Reg_32bit_12.Reg_1bit_15.net_1 vdd Reg_32bit_12.Reg_1bit_15.net_2 24 200
| device Reg_32bit_12.Reg_1bit_15.inverter_1.pmos.3 550 200
p Reg_32bit_12.Reg_1bit_15.net_1 vdd Reg_32bit_12.Reg_1bit_15.net_2 24 200
| device Reg_32bit_12.Reg_1bit_15.inverter_1.pmos.4 550 200
p Reg_32bit_12.Reg_1bit_15.net_1 vdd Reg_32bit_12.Reg_1bit_15.net_2 24 200
| end Reg_32bit_12.Reg_1bit_15.inverter_1
| begin Reg_32bit_12.Reg_1bit_15.inverter_2 290 260
| device Reg_32bit_12.Reg_1bit_15.inverter_2.nmos.1 550 360
n data[15] gnd Reg_32bit_12.Reg_1bit_15.net_3 24 100
| device Reg_32bit_12.Reg_1bit_15.inverter_2.nmos.2 550 360
n data[15] gnd Reg_32bit_12.Reg_1bit_15.net_3 24 100
| device Reg_32bit_12.Reg_1bit_15.inverter_2.nmos.3 550 360
n data[15] gnd Reg_32bit_12.Reg_1bit_15.net_3 24 100
| device Reg_32bit_12.Reg_1bit_15.inverter_2.nmos.4 550 360
n data[15] gnd Reg_32bit_12.Reg_1bit_15.net_3 24 100
| device Reg_32bit_12.Reg_1bit_15.inverter_2.pmos.1 550 200
p data[15] vdd Reg_32bit_12.Reg_1bit_15.net_3 24 200
| device Reg_32bit_12.Reg_1bit_15.inverter_2.pmos.2 550 200
p data[15] vdd Reg_32bit_12.Reg_1bit_15.net_3 24 200
| device Reg_32bit_12.Reg_1bit_15.inverter_2.pmos.3 550 200
p data[15] vdd Reg_32bit_12.Reg_1bit_15.net_3 24 200
| device Reg_32bit_12.Reg_1bit_15.inverter_2.pmos.4 550 200
p data[15] vdd Reg_32bit_12.Reg_1bit_15.net_3 24 200
| end Reg_32bit_12.Reg_1bit_15.inverter_2
| device Reg_32bit_12.Reg_1bit_15.nmos_1 730 230
n inR1[13] Reg_32bit_12.Reg_1bit_15.net_2 out1[15] 24 100
| device Reg_32bit_12.Reg_1bit_15.nmos_2 730 360
n inR2[13] Reg_32bit_12.Reg_1bit_15.net_2 out2[15] 24 100
| end Reg_32bit_12.Reg_1bit_15
| begin Reg_32bit_12.Reg_1bit_16 510 2200
| begin Reg_32bit_12.Reg_1bit_16.inverter 560 210
| device Reg_32bit_12.Reg_1bit_16.inverter.nmos 550 360
n Reg_32bit_12.Reg_1bit_16.net_2 gnd Reg_32bit_12.Reg_1bit_16.net_1 24 100
| device Reg_32bit_12.Reg_1bit_16.inverter.pmos 550 200
p Reg_32bit_12.Reg_1bit_16.net_2 vdd Reg_32bit_12.Reg_1bit_16.net_1 24 200
| end Reg_32bit_12.Reg_1bit_16.inverter
| device Reg_32bit_12.Reg_1bit_16.nmos.1 390 260
n w[13] Reg_32bit_12.Reg_1bit_16.net_3 Reg_32bit_12.Reg_1bit_16.net_1 24 100
| device Reg_32bit_12.Reg_1bit_16.nmos.2 390 260
n w[13] Reg_32bit_12.Reg_1bit_16.net_3 Reg_32bit_12.Reg_1bit_16.net_1 24 100
| device Reg_32bit_12.Reg_1bit_16.nmos.3 390 260
n w[13] Reg_32bit_12.Reg_1bit_16.net_3 Reg_32bit_12.Reg_1bit_16.net_1 24 100
| device Reg_32bit_12.Reg_1bit_16.nmos.4 390 260
n w[13] Reg_32bit_12.Reg_1bit_16.net_3 Reg_32bit_12.Reg_1bit_16.net_1 24 100
| begin Reg_32bit_12.Reg_1bit_16.inverter_1 550 380
| device Reg_32bit_12.Reg_1bit_16.inverter_1.nmos.1 550 360
n Reg_32bit_12.Reg_1bit_16.net_1 gnd Reg_32bit_12.Reg_1bit_16.net_2 24 100
| device Reg_32bit_12.Reg_1bit_16.inverter_1.nmos.2 550 360
n Reg_32bit_12.Reg_1bit_16.net_1 gnd Reg_32bit_12.Reg_1bit_16.net_2 24 100
| device Reg_32bit_12.Reg_1bit_16.inverter_1.nmos.3 550 360
n Reg_32bit_12.Reg_1bit_16.net_1 gnd Reg_32bit_12.Reg_1bit_16.net_2 24 100
| device Reg_32bit_12.Reg_1bit_16.inverter_1.nmos.4 550 360
n Reg_32bit_12.Reg_1bit_16.net_1 gnd Reg_32bit_12.Reg_1bit_16.net_2 24 100
| device Reg_32bit_12.Reg_1bit_16.inverter_1.pmos.1 550 200
p Reg_32bit_12.Reg_1bit_16.net_1 vdd Reg_32bit_12.Reg_1bit_16.net_2 24 200
| device Reg_32bit_12.Reg_1bit_16.inverter_1.pmos.2 550 200
p Reg_32bit_12.Reg_1bit_16.net_1 vdd Reg_32bit_12.Reg_1bit_16.net_2 24 200
| device Reg_32bit_12.Reg_1bit_16.inverter_1.pmos.3 550 200
p Reg_32bit_12.Reg_1bit_16.net_1 vdd Reg_32bit_12.Reg_1bit_16.net_2 24 200
| device Reg_32bit_12.Reg_1bit_16.inverter_1.pmos.4 550 200
p Reg_32bit_12.Reg_1bit_16.net_1 vdd Reg_32bit_12.Reg_1bit_16.net_2 24 200
| end Reg_32bit_12.Reg_1bit_16.inverter_1
| begin Reg_32bit_12.Reg_1bit_16.inverter_2 290 260
| device Reg_32bit_12.Reg_1bit_16.inverter_2.nmos.1 550 360
n data[16] gnd Reg_32bit_12.Reg_1bit_16.net_3 24 100
| device Reg_32bit_12.Reg_1bit_16.inverter_2.nmos.2 550 360
n data[16] gnd Reg_32bit_12.Reg_1bit_16.net_3 24 100
| device Reg_32bit_12.Reg_1bit_16.inverter_2.nmos.3 550 360
n data[16] gnd Reg_32bit_12.Reg_1bit_16.net_3 24 100
| device Reg_32bit_12.Reg_1bit_16.inverter_2.nmos.4 550 360
n data[16] gnd Reg_32bit_12.Reg_1bit_16.net_3 24 100
| device Reg_32bit_12.Reg_1bit_16.inverter_2.pmos.1 550 200
p data[16] vdd Reg_32bit_12.Reg_1bit_16.net_3 24 200
| device Reg_32bit_12.Reg_1bit_16.inverter_2.pmos.2 550 200
p data[16] vdd Reg_32bit_12.Reg_1bit_16.net_3 24 200
| device Reg_32bit_12.Reg_1bit_16.inverter_2.pmos.3 550 200
p data[16] vdd Reg_32bit_12.Reg_1bit_16.net_3 24 200
| device Reg_32bit_12.Reg_1bit_16.inverter_2.pmos.4 550 200
p data[16] vdd Reg_32bit_12.Reg_1bit_16.net_3 24 200
| end Reg_32bit_12.Reg_1bit_16.inverter_2
| device Reg_32bit_12.Reg_1bit_16.nmos_1 730 230
n inR1[13] Reg_32bit_12.Reg_1bit_16.net_2 out1[16] 24 100
| device Reg_32bit_12.Reg_1bit_16.nmos_2 730 360
n inR2[13] Reg_32bit_12.Reg_1bit_16.net_2 out2[16] 24 100
| end Reg_32bit_12.Reg_1bit_16
| begin Reg_32bit_12.Reg_1bit_17 510 2330
| begin Reg_32bit_12.Reg_1bit_17.inverter 560 210
| device Reg_32bit_12.Reg_1bit_17.inverter.nmos 550 360
n Reg_32bit_12.Reg_1bit_17.net_2 gnd Reg_32bit_12.Reg_1bit_17.net_1 24 100
| device Reg_32bit_12.Reg_1bit_17.inverter.pmos 550 200
p Reg_32bit_12.Reg_1bit_17.net_2 vdd Reg_32bit_12.Reg_1bit_17.net_1 24 200
| end Reg_32bit_12.Reg_1bit_17.inverter
| device Reg_32bit_12.Reg_1bit_17.nmos.1 390 260
n w[13] Reg_32bit_12.Reg_1bit_17.net_3 Reg_32bit_12.Reg_1bit_17.net_1 24 100
| device Reg_32bit_12.Reg_1bit_17.nmos.2 390 260
n w[13] Reg_32bit_12.Reg_1bit_17.net_3 Reg_32bit_12.Reg_1bit_17.net_1 24 100
| device Reg_32bit_12.Reg_1bit_17.nmos.3 390 260
n w[13] Reg_32bit_12.Reg_1bit_17.net_3 Reg_32bit_12.Reg_1bit_17.net_1 24 100
| device Reg_32bit_12.Reg_1bit_17.nmos.4 390 260
n w[13] Reg_32bit_12.Reg_1bit_17.net_3 Reg_32bit_12.Reg_1bit_17.net_1 24 100
| begin Reg_32bit_12.Reg_1bit_17.inverter_1 550 380
| device Reg_32bit_12.Reg_1bit_17.inverter_1.nmos.1 550 360
n Reg_32bit_12.Reg_1bit_17.net_1 gnd Reg_32bit_12.Reg_1bit_17.net_2 24 100
| device Reg_32bit_12.Reg_1bit_17.inverter_1.nmos.2 550 360
n Reg_32bit_12.Reg_1bit_17.net_1 gnd Reg_32bit_12.Reg_1bit_17.net_2 24 100
| device Reg_32bit_12.Reg_1bit_17.inverter_1.nmos.3 550 360
n Reg_32bit_12.Reg_1bit_17.net_1 gnd Reg_32bit_12.Reg_1bit_17.net_2 24 100
| device Reg_32bit_12.Reg_1bit_17.inverter_1.nmos.4 550 360
n Reg_32bit_12.Reg_1bit_17.net_1 gnd Reg_32bit_12.Reg_1bit_17.net_2 24 100
| device Reg_32bit_12.Reg_1bit_17.inverter_1.pmos.1 550 200
p Reg_32bit_12.Reg_1bit_17.net_1 vdd Reg_32bit_12.Reg_1bit_17.net_2 24 200
| device Reg_32bit_12.Reg_1bit_17.inverter_1.pmos.2 550 200
p Reg_32bit_12.Reg_1bit_17.net_1 vdd Reg_32bit_12.Reg_1bit_17.net_2 24 200
| device Reg_32bit_12.Reg_1bit_17.inverter_1.pmos.3 550 200
p Reg_32bit_12.Reg_1bit_17.net_1 vdd Reg_32bit_12.Reg_1bit_17.net_2 24 200
| device Reg_32bit_12.Reg_1bit_17.inverter_1.pmos.4 550 200
p Reg_32bit_12.Reg_1bit_17.net_1 vdd Reg_32bit_12.Reg_1bit_17.net_2 24 200
| end Reg_32bit_12.Reg_1bit_17.inverter_1
| begin Reg_32bit_12.Reg_1bit_17.inverter_2 290 260
| device Reg_32bit_12.Reg_1bit_17.inverter_2.nmos.1 550 360
n data[17] gnd Reg_32bit_12.Reg_1bit_17.net_3 24 100
| device Reg_32bit_12.Reg_1bit_17.inverter_2.nmos.2 550 360
n data[17] gnd Reg_32bit_12.Reg_1bit_17.net_3 24 100
| device Reg_32bit_12.Reg_1bit_17.inverter_2.nmos.3 550 360
n data[17] gnd Reg_32bit_12.Reg_1bit_17.net_3 24 100
| device Reg_32bit_12.Reg_1bit_17.inverter_2.nmos.4 550 360
n data[17] gnd Reg_32bit_12.Reg_1bit_17.net_3 24 100
| device Reg_32bit_12.Reg_1bit_17.inverter_2.pmos.1 550 200
p data[17] vdd Reg_32bit_12.Reg_1bit_17.net_3 24 200
| device Reg_32bit_12.Reg_1bit_17.inverter_2.pmos.2 550 200
p data[17] vdd Reg_32bit_12.Reg_1bit_17.net_3 24 200
| device Reg_32bit_12.Reg_1bit_17.inverter_2.pmos.3 550 200
p data[17] vdd Reg_32bit_12.Reg_1bit_17.net_3 24 200
| device Reg_32bit_12.Reg_1bit_17.inverter_2.pmos.4 550 200
p data[17] vdd Reg_32bit_12.Reg_1bit_17.net_3 24 200
| end Reg_32bit_12.Reg_1bit_17.inverter_2
| device Reg_32bit_12.Reg_1bit_17.nmos_1 730 230
n inR1[13] Reg_32bit_12.Reg_1bit_17.net_2 out1[17] 24 100
| device Reg_32bit_12.Reg_1bit_17.nmos_2 730 360
n inR2[13] Reg_32bit_12.Reg_1bit_17.net_2 out2[17] 24 100
| end Reg_32bit_12.Reg_1bit_17
| begin Reg_32bit_12.Reg_1bit_18 510 2460
| begin Reg_32bit_12.Reg_1bit_18.inverter 560 210
| device Reg_32bit_12.Reg_1bit_18.inverter.nmos 550 360
n Reg_32bit_12.Reg_1bit_18.net_2 gnd Reg_32bit_12.Reg_1bit_18.net_1 24 100
| device Reg_32bit_12.Reg_1bit_18.inverter.pmos 550 200
p Reg_32bit_12.Reg_1bit_18.net_2 vdd Reg_32bit_12.Reg_1bit_18.net_1 24 200
| end Reg_32bit_12.Reg_1bit_18.inverter
| device Reg_32bit_12.Reg_1bit_18.nmos.1 390 260
n w[13] Reg_32bit_12.Reg_1bit_18.net_3 Reg_32bit_12.Reg_1bit_18.net_1 24 100
| device Reg_32bit_12.Reg_1bit_18.nmos.2 390 260
n w[13] Reg_32bit_12.Reg_1bit_18.net_3 Reg_32bit_12.Reg_1bit_18.net_1 24 100
| device Reg_32bit_12.Reg_1bit_18.nmos.3 390 260
n w[13] Reg_32bit_12.Reg_1bit_18.net_3 Reg_32bit_12.Reg_1bit_18.net_1 24 100
| device Reg_32bit_12.Reg_1bit_18.nmos.4 390 260
n w[13] Reg_32bit_12.Reg_1bit_18.net_3 Reg_32bit_12.Reg_1bit_18.net_1 24 100
| begin Reg_32bit_12.Reg_1bit_18.inverter_1 550 380
| device Reg_32bit_12.Reg_1bit_18.inverter_1.nmos.1 550 360
n Reg_32bit_12.Reg_1bit_18.net_1 gnd Reg_32bit_12.Reg_1bit_18.net_2 24 100
| device Reg_32bit_12.Reg_1bit_18.inverter_1.nmos.2 550 360
n Reg_32bit_12.Reg_1bit_18.net_1 gnd Reg_32bit_12.Reg_1bit_18.net_2 24 100
| device Reg_32bit_12.Reg_1bit_18.inverter_1.nmos.3 550 360
n Reg_32bit_12.Reg_1bit_18.net_1 gnd Reg_32bit_12.Reg_1bit_18.net_2 24 100
| device Reg_32bit_12.Reg_1bit_18.inverter_1.nmos.4 550 360
n Reg_32bit_12.Reg_1bit_18.net_1 gnd Reg_32bit_12.Reg_1bit_18.net_2 24 100
| device Reg_32bit_12.Reg_1bit_18.inverter_1.pmos.1 550 200
p Reg_32bit_12.Reg_1bit_18.net_1 vdd Reg_32bit_12.Reg_1bit_18.net_2 24 200
| device Reg_32bit_12.Reg_1bit_18.inverter_1.pmos.2 550 200
p Reg_32bit_12.Reg_1bit_18.net_1 vdd Reg_32bit_12.Reg_1bit_18.net_2 24 200
| device Reg_32bit_12.Reg_1bit_18.inverter_1.pmos.3 550 200
p Reg_32bit_12.Reg_1bit_18.net_1 vdd Reg_32bit_12.Reg_1bit_18.net_2 24 200
| device Reg_32bit_12.Reg_1bit_18.inverter_1.pmos.4 550 200
p Reg_32bit_12.Reg_1bit_18.net_1 vdd Reg_32bit_12.Reg_1bit_18.net_2 24 200
| end Reg_32bit_12.Reg_1bit_18.inverter_1
| begin Reg_32bit_12.Reg_1bit_18.inverter_2 290 260
| device Reg_32bit_12.Reg_1bit_18.inverter_2.nmos.1 550 360
n data[18] gnd Reg_32bit_12.Reg_1bit_18.net_3 24 100
| device Reg_32bit_12.Reg_1bit_18.inverter_2.nmos.2 550 360
n data[18] gnd Reg_32bit_12.Reg_1bit_18.net_3 24 100
| device Reg_32bit_12.Reg_1bit_18.inverter_2.nmos.3 550 360
n data[18] gnd Reg_32bit_12.Reg_1bit_18.net_3 24 100
| device Reg_32bit_12.Reg_1bit_18.inverter_2.nmos.4 550 360
n data[18] gnd Reg_32bit_12.Reg_1bit_18.net_3 24 100
| device Reg_32bit_12.Reg_1bit_18.inverter_2.pmos.1 550 200
p data[18] vdd Reg_32bit_12.Reg_1bit_18.net_3 24 200
| device Reg_32bit_12.Reg_1bit_18.inverter_2.pmos.2 550 200
p data[18] vdd Reg_32bit_12.Reg_1bit_18.net_3 24 200
| device Reg_32bit_12.Reg_1bit_18.inverter_2.pmos.3 550 200
p data[18] vdd Reg_32bit_12.Reg_1bit_18.net_3 24 200
| device Reg_32bit_12.Reg_1bit_18.inverter_2.pmos.4 550 200
p data[18] vdd Reg_32bit_12.Reg_1bit_18.net_3 24 200
| end Reg_32bit_12.Reg_1bit_18.inverter_2
| device Reg_32bit_12.Reg_1bit_18.nmos_1 730 230
n inR1[13] Reg_32bit_12.Reg_1bit_18.net_2 out1[18] 24 100
| device Reg_32bit_12.Reg_1bit_18.nmos_2 730 360
n inR2[13] Reg_32bit_12.Reg_1bit_18.net_2 out2[18] 24 100
| end Reg_32bit_12.Reg_1bit_18
| begin Reg_32bit_12.Reg_1bit_19 510 2590
| begin Reg_32bit_12.Reg_1bit_19.inverter 560 210
| device Reg_32bit_12.Reg_1bit_19.inverter.nmos 550 360
n Reg_32bit_12.Reg_1bit_19.net_2 gnd Reg_32bit_12.Reg_1bit_19.net_1 24 100
| device Reg_32bit_12.Reg_1bit_19.inverter.pmos 550 200
p Reg_32bit_12.Reg_1bit_19.net_2 vdd Reg_32bit_12.Reg_1bit_19.net_1 24 200
| end Reg_32bit_12.Reg_1bit_19.inverter
| device Reg_32bit_12.Reg_1bit_19.nmos.1 390 260
n w[13] Reg_32bit_12.Reg_1bit_19.net_3 Reg_32bit_12.Reg_1bit_19.net_1 24 100
| device Reg_32bit_12.Reg_1bit_19.nmos.2 390 260
n w[13] Reg_32bit_12.Reg_1bit_19.net_3 Reg_32bit_12.Reg_1bit_19.net_1 24 100
| device Reg_32bit_12.Reg_1bit_19.nmos.3 390 260
n w[13] Reg_32bit_12.Reg_1bit_19.net_3 Reg_32bit_12.Reg_1bit_19.net_1 24 100
| device Reg_32bit_12.Reg_1bit_19.nmos.4 390 260
n w[13] Reg_32bit_12.Reg_1bit_19.net_3 Reg_32bit_12.Reg_1bit_19.net_1 24 100
| begin Reg_32bit_12.Reg_1bit_19.inverter_1 550 380
| device Reg_32bit_12.Reg_1bit_19.inverter_1.nmos.1 550 360
n Reg_32bit_12.Reg_1bit_19.net_1 gnd Reg_32bit_12.Reg_1bit_19.net_2 24 100
| device Reg_32bit_12.Reg_1bit_19.inverter_1.nmos.2 550 360
n Reg_32bit_12.Reg_1bit_19.net_1 gnd Reg_32bit_12.Reg_1bit_19.net_2 24 100
| device Reg_32bit_12.Reg_1bit_19.inverter_1.nmos.3 550 360
n Reg_32bit_12.Reg_1bit_19.net_1 gnd Reg_32bit_12.Reg_1bit_19.net_2 24 100
| device Reg_32bit_12.Reg_1bit_19.inverter_1.nmos.4 550 360
n Reg_32bit_12.Reg_1bit_19.net_1 gnd Reg_32bit_12.Reg_1bit_19.net_2 24 100
| device Reg_32bit_12.Reg_1bit_19.inverter_1.pmos.1 550 200
p Reg_32bit_12.Reg_1bit_19.net_1 vdd Reg_32bit_12.Reg_1bit_19.net_2 24 200
| device Reg_32bit_12.Reg_1bit_19.inverter_1.pmos.2 550 200
p Reg_32bit_12.Reg_1bit_19.net_1 vdd Reg_32bit_12.Reg_1bit_19.net_2 24 200
| device Reg_32bit_12.Reg_1bit_19.inverter_1.pmos.3 550 200
p Reg_32bit_12.Reg_1bit_19.net_1 vdd Reg_32bit_12.Reg_1bit_19.net_2 24 200
| device Reg_32bit_12.Reg_1bit_19.inverter_1.pmos.4 550 200
p Reg_32bit_12.Reg_1bit_19.net_1 vdd Reg_32bit_12.Reg_1bit_19.net_2 24 200
| end Reg_32bit_12.Reg_1bit_19.inverter_1
| begin Reg_32bit_12.Reg_1bit_19.inverter_2 290 260
| device Reg_32bit_12.Reg_1bit_19.inverter_2.nmos.1 550 360
n data[19] gnd Reg_32bit_12.Reg_1bit_19.net_3 24 100
| device Reg_32bit_12.Reg_1bit_19.inverter_2.nmos.2 550 360
n data[19] gnd Reg_32bit_12.Reg_1bit_19.net_3 24 100
| device Reg_32bit_12.Reg_1bit_19.inverter_2.nmos.3 550 360
n data[19] gnd Reg_32bit_12.Reg_1bit_19.net_3 24 100
| device Reg_32bit_12.Reg_1bit_19.inverter_2.nmos.4 550 360
n data[19] gnd Reg_32bit_12.Reg_1bit_19.net_3 24 100
| device Reg_32bit_12.Reg_1bit_19.inverter_2.pmos.1 550 200
p data[19] vdd Reg_32bit_12.Reg_1bit_19.net_3 24 200
| device Reg_32bit_12.Reg_1bit_19.inverter_2.pmos.2 550 200
p data[19] vdd Reg_32bit_12.Reg_1bit_19.net_3 24 200
| device Reg_32bit_12.Reg_1bit_19.inverter_2.pmos.3 550 200
p data[19] vdd Reg_32bit_12.Reg_1bit_19.net_3 24 200
| device Reg_32bit_12.Reg_1bit_19.inverter_2.pmos.4 550 200
p data[19] vdd Reg_32bit_12.Reg_1bit_19.net_3 24 200
| end Reg_32bit_12.Reg_1bit_19.inverter_2
| device Reg_32bit_12.Reg_1bit_19.nmos_1 730 230
n inR1[13] Reg_32bit_12.Reg_1bit_19.net_2 out1[19] 24 100
| device Reg_32bit_12.Reg_1bit_19.nmos_2 730 360
n inR2[13] Reg_32bit_12.Reg_1bit_19.net_2 out2[19] 24 100
| end Reg_32bit_12.Reg_1bit_19
| begin Reg_32bit_12.Reg_1bit_20 510 2720
| begin Reg_32bit_12.Reg_1bit_20.inverter 560 210
| device Reg_32bit_12.Reg_1bit_20.inverter.nmos 550 360
n Reg_32bit_12.Reg_1bit_20.net_2 gnd Reg_32bit_12.Reg_1bit_20.net_1 24 100
| device Reg_32bit_12.Reg_1bit_20.inverter.pmos 550 200
p Reg_32bit_12.Reg_1bit_20.net_2 vdd Reg_32bit_12.Reg_1bit_20.net_1 24 200
| end Reg_32bit_12.Reg_1bit_20.inverter
| device Reg_32bit_12.Reg_1bit_20.nmos.1 390 260
n w[13] Reg_32bit_12.Reg_1bit_20.net_3 Reg_32bit_12.Reg_1bit_20.net_1 24 100
| device Reg_32bit_12.Reg_1bit_20.nmos.2 390 260
n w[13] Reg_32bit_12.Reg_1bit_20.net_3 Reg_32bit_12.Reg_1bit_20.net_1 24 100
| device Reg_32bit_12.Reg_1bit_20.nmos.3 390 260
n w[13] Reg_32bit_12.Reg_1bit_20.net_3 Reg_32bit_12.Reg_1bit_20.net_1 24 100
| device Reg_32bit_12.Reg_1bit_20.nmos.4 390 260
n w[13] Reg_32bit_12.Reg_1bit_20.net_3 Reg_32bit_12.Reg_1bit_20.net_1 24 100
| begin Reg_32bit_12.Reg_1bit_20.inverter_1 550 380
| device Reg_32bit_12.Reg_1bit_20.inverter_1.nmos.1 550 360
n Reg_32bit_12.Reg_1bit_20.net_1 gnd Reg_32bit_12.Reg_1bit_20.net_2 24 100
| device Reg_32bit_12.Reg_1bit_20.inverter_1.nmos.2 550 360
n Reg_32bit_12.Reg_1bit_20.net_1 gnd Reg_32bit_12.Reg_1bit_20.net_2 24 100
| device Reg_32bit_12.Reg_1bit_20.inverter_1.nmos.3 550 360
n Reg_32bit_12.Reg_1bit_20.net_1 gnd Reg_32bit_12.Reg_1bit_20.net_2 24 100
| device Reg_32bit_12.Reg_1bit_20.inverter_1.nmos.4 550 360
n Reg_32bit_12.Reg_1bit_20.net_1 gnd Reg_32bit_12.Reg_1bit_20.net_2 24 100
| device Reg_32bit_12.Reg_1bit_20.inverter_1.pmos.1 550 200
p Reg_32bit_12.Reg_1bit_20.net_1 vdd Reg_32bit_12.Reg_1bit_20.net_2 24 200
| device Reg_32bit_12.Reg_1bit_20.inverter_1.pmos.2 550 200
p Reg_32bit_12.Reg_1bit_20.net_1 vdd Reg_32bit_12.Reg_1bit_20.net_2 24 200
| device Reg_32bit_12.Reg_1bit_20.inverter_1.pmos.3 550 200
p Reg_32bit_12.Reg_1bit_20.net_1 vdd Reg_32bit_12.Reg_1bit_20.net_2 24 200
| device Reg_32bit_12.Reg_1bit_20.inverter_1.pmos.4 550 200
p Reg_32bit_12.Reg_1bit_20.net_1 vdd Reg_32bit_12.Reg_1bit_20.net_2 24 200
| end Reg_32bit_12.Reg_1bit_20.inverter_1
| begin Reg_32bit_12.Reg_1bit_20.inverter_2 290 260
| device Reg_32bit_12.Reg_1bit_20.inverter_2.nmos.1 550 360
n data[20] gnd Reg_32bit_12.Reg_1bit_20.net_3 24 100
| device Reg_32bit_12.Reg_1bit_20.inverter_2.nmos.2 550 360
n data[20] gnd Reg_32bit_12.Reg_1bit_20.net_3 24 100
| device Reg_32bit_12.Reg_1bit_20.inverter_2.nmos.3 550 360
n data[20] gnd Reg_32bit_12.Reg_1bit_20.net_3 24 100
| device Reg_32bit_12.Reg_1bit_20.inverter_2.nmos.4 550 360
n data[20] gnd Reg_32bit_12.Reg_1bit_20.net_3 24 100
| device Reg_32bit_12.Reg_1bit_20.inverter_2.pmos.1 550 200
p data[20] vdd Reg_32bit_12.Reg_1bit_20.net_3 24 200
| device Reg_32bit_12.Reg_1bit_20.inverter_2.pmos.2 550 200
p data[20] vdd Reg_32bit_12.Reg_1bit_20.net_3 24 200
| device Reg_32bit_12.Reg_1bit_20.inverter_2.pmos.3 550 200
p data[20] vdd Reg_32bit_12.Reg_1bit_20.net_3 24 200
| device Reg_32bit_12.Reg_1bit_20.inverter_2.pmos.4 550 200
p data[20] vdd Reg_32bit_12.Reg_1bit_20.net_3 24 200
| end Reg_32bit_12.Reg_1bit_20.inverter_2
| device Reg_32bit_12.Reg_1bit_20.nmos_1 730 230
n inR1[13] Reg_32bit_12.Reg_1bit_20.net_2 out1[20] 24 100
| device Reg_32bit_12.Reg_1bit_20.nmos_2 730 360
n inR2[13] Reg_32bit_12.Reg_1bit_20.net_2 out2[20] 24 100
| end Reg_32bit_12.Reg_1bit_20
| begin Reg_32bit_12.Reg_1bit_21 510 2850
| begin Reg_32bit_12.Reg_1bit_21.inverter 560 210
| device Reg_32bit_12.Reg_1bit_21.inverter.nmos 550 360
n Reg_32bit_12.Reg_1bit_21.net_2 gnd Reg_32bit_12.Reg_1bit_21.net_1 24 100
| device Reg_32bit_12.Reg_1bit_21.inverter.pmos 550 200
p Reg_32bit_12.Reg_1bit_21.net_2 vdd Reg_32bit_12.Reg_1bit_21.net_1 24 200
| end Reg_32bit_12.Reg_1bit_21.inverter
| device Reg_32bit_12.Reg_1bit_21.nmos.1 390 260
n w[13] Reg_32bit_12.Reg_1bit_21.net_3 Reg_32bit_12.Reg_1bit_21.net_1 24 100
| device Reg_32bit_12.Reg_1bit_21.nmos.2 390 260
n w[13] Reg_32bit_12.Reg_1bit_21.net_3 Reg_32bit_12.Reg_1bit_21.net_1 24 100
| device Reg_32bit_12.Reg_1bit_21.nmos.3 390 260
n w[13] Reg_32bit_12.Reg_1bit_21.net_3 Reg_32bit_12.Reg_1bit_21.net_1 24 100
| device Reg_32bit_12.Reg_1bit_21.nmos.4 390 260
n w[13] Reg_32bit_12.Reg_1bit_21.net_3 Reg_32bit_12.Reg_1bit_21.net_1 24 100
| begin Reg_32bit_12.Reg_1bit_21.inverter_1 550 380
| device Reg_32bit_12.Reg_1bit_21.inverter_1.nmos.1 550 360
n Reg_32bit_12.Reg_1bit_21.net_1 gnd Reg_32bit_12.Reg_1bit_21.net_2 24 100
| device Reg_32bit_12.Reg_1bit_21.inverter_1.nmos.2 550 360
n Reg_32bit_12.Reg_1bit_21.net_1 gnd Reg_32bit_12.Reg_1bit_21.net_2 24 100
| device Reg_32bit_12.Reg_1bit_21.inverter_1.nmos.3 550 360
n Reg_32bit_12.Reg_1bit_21.net_1 gnd Reg_32bit_12.Reg_1bit_21.net_2 24 100
| device Reg_32bit_12.Reg_1bit_21.inverter_1.nmos.4 550 360
n Reg_32bit_12.Reg_1bit_21.net_1 gnd Reg_32bit_12.Reg_1bit_21.net_2 24 100
| device Reg_32bit_12.Reg_1bit_21.inverter_1.pmos.1 550 200
p Reg_32bit_12.Reg_1bit_21.net_1 vdd Reg_32bit_12.Reg_1bit_21.net_2 24 200
| device Reg_32bit_12.Reg_1bit_21.inverter_1.pmos.2 550 200
p Reg_32bit_12.Reg_1bit_21.net_1 vdd Reg_32bit_12.Reg_1bit_21.net_2 24 200
| device Reg_32bit_12.Reg_1bit_21.inverter_1.pmos.3 550 200
p Reg_32bit_12.Reg_1bit_21.net_1 vdd Reg_32bit_12.Reg_1bit_21.net_2 24 200
| device Reg_32bit_12.Reg_1bit_21.inverter_1.pmos.4 550 200
p Reg_32bit_12.Reg_1bit_21.net_1 vdd Reg_32bit_12.Reg_1bit_21.net_2 24 200
| end Reg_32bit_12.Reg_1bit_21.inverter_1
| begin Reg_32bit_12.Reg_1bit_21.inverter_2 290 260
| device Reg_32bit_12.Reg_1bit_21.inverter_2.nmos.1 550 360
n data[21] gnd Reg_32bit_12.Reg_1bit_21.net_3 24 100
| device Reg_32bit_12.Reg_1bit_21.inverter_2.nmos.2 550 360
n data[21] gnd Reg_32bit_12.Reg_1bit_21.net_3 24 100
| device Reg_32bit_12.Reg_1bit_21.inverter_2.nmos.3 550 360
n data[21] gnd Reg_32bit_12.Reg_1bit_21.net_3 24 100
| device Reg_32bit_12.Reg_1bit_21.inverter_2.nmos.4 550 360
n data[21] gnd Reg_32bit_12.Reg_1bit_21.net_3 24 100
| device Reg_32bit_12.Reg_1bit_21.inverter_2.pmos.1 550 200
p data[21] vdd Reg_32bit_12.Reg_1bit_21.net_3 24 200
| device Reg_32bit_12.Reg_1bit_21.inverter_2.pmos.2 550 200
p data[21] vdd Reg_32bit_12.Reg_1bit_21.net_3 24 200
| device Reg_32bit_12.Reg_1bit_21.inverter_2.pmos.3 550 200
p data[21] vdd Reg_32bit_12.Reg_1bit_21.net_3 24 200
| device Reg_32bit_12.Reg_1bit_21.inverter_2.pmos.4 550 200
p data[21] vdd Reg_32bit_12.Reg_1bit_21.net_3 24 200
| end Reg_32bit_12.Reg_1bit_21.inverter_2
| device Reg_32bit_12.Reg_1bit_21.nmos_1 730 230
n inR1[13] Reg_32bit_12.Reg_1bit_21.net_2 out1[21] 24 100
| device Reg_32bit_12.Reg_1bit_21.nmos_2 730 360
n inR2[13] Reg_32bit_12.Reg_1bit_21.net_2 out2[21] 24 100
| end Reg_32bit_12.Reg_1bit_21
| begin Reg_32bit_12.Reg_1bit_22 510 2980
| begin Reg_32bit_12.Reg_1bit_22.inverter 560 210
| device Reg_32bit_12.Reg_1bit_22.inverter.nmos 550 360
n Reg_32bit_12.Reg_1bit_22.net_2 gnd Reg_32bit_12.Reg_1bit_22.net_1 24 100
| device Reg_32bit_12.Reg_1bit_22.inverter.pmos 550 200
p Reg_32bit_12.Reg_1bit_22.net_2 vdd Reg_32bit_12.Reg_1bit_22.net_1 24 200
| end Reg_32bit_12.Reg_1bit_22.inverter
| device Reg_32bit_12.Reg_1bit_22.nmos.1 390 260
n w[13] Reg_32bit_12.Reg_1bit_22.net_3 Reg_32bit_12.Reg_1bit_22.net_1 24 100
| device Reg_32bit_12.Reg_1bit_22.nmos.2 390 260
n w[13] Reg_32bit_12.Reg_1bit_22.net_3 Reg_32bit_12.Reg_1bit_22.net_1 24 100
| device Reg_32bit_12.Reg_1bit_22.nmos.3 390 260
n w[13] Reg_32bit_12.Reg_1bit_22.net_3 Reg_32bit_12.Reg_1bit_22.net_1 24 100
| device Reg_32bit_12.Reg_1bit_22.nmos.4 390 260
n w[13] Reg_32bit_12.Reg_1bit_22.net_3 Reg_32bit_12.Reg_1bit_22.net_1 24 100
| begin Reg_32bit_12.Reg_1bit_22.inverter_1 550 380
| device Reg_32bit_12.Reg_1bit_22.inverter_1.nmos.1 550 360
n Reg_32bit_12.Reg_1bit_22.net_1 gnd Reg_32bit_12.Reg_1bit_22.net_2 24 100
| device Reg_32bit_12.Reg_1bit_22.inverter_1.nmos.2 550 360
n Reg_32bit_12.Reg_1bit_22.net_1 gnd Reg_32bit_12.Reg_1bit_22.net_2 24 100
| device Reg_32bit_12.Reg_1bit_22.inverter_1.nmos.3 550 360
n Reg_32bit_12.Reg_1bit_22.net_1 gnd Reg_32bit_12.Reg_1bit_22.net_2 24 100
| device Reg_32bit_12.Reg_1bit_22.inverter_1.nmos.4 550 360
n Reg_32bit_12.Reg_1bit_22.net_1 gnd Reg_32bit_12.Reg_1bit_22.net_2 24 100
| device Reg_32bit_12.Reg_1bit_22.inverter_1.pmos.1 550 200
p Reg_32bit_12.Reg_1bit_22.net_1 vdd Reg_32bit_12.Reg_1bit_22.net_2 24 200
| device Reg_32bit_12.Reg_1bit_22.inverter_1.pmos.2 550 200
p Reg_32bit_12.Reg_1bit_22.net_1 vdd Reg_32bit_12.Reg_1bit_22.net_2 24 200
| device Reg_32bit_12.Reg_1bit_22.inverter_1.pmos.3 550 200
p Reg_32bit_12.Reg_1bit_22.net_1 vdd Reg_32bit_12.Reg_1bit_22.net_2 24 200
| device Reg_32bit_12.Reg_1bit_22.inverter_1.pmos.4 550 200
p Reg_32bit_12.Reg_1bit_22.net_1 vdd Reg_32bit_12.Reg_1bit_22.net_2 24 200
| end Reg_32bit_12.Reg_1bit_22.inverter_1
| begin Reg_32bit_12.Reg_1bit_22.inverter_2 290 260
| device Reg_32bit_12.Reg_1bit_22.inverter_2.nmos.1 550 360
n data[22] gnd Reg_32bit_12.Reg_1bit_22.net_3 24 100
| device Reg_32bit_12.Reg_1bit_22.inverter_2.nmos.2 550 360
n data[22] gnd Reg_32bit_12.Reg_1bit_22.net_3 24 100
| device Reg_32bit_12.Reg_1bit_22.inverter_2.nmos.3 550 360
n data[22] gnd Reg_32bit_12.Reg_1bit_22.net_3 24 100
| device Reg_32bit_12.Reg_1bit_22.inverter_2.nmos.4 550 360
n data[22] gnd Reg_32bit_12.Reg_1bit_22.net_3 24 100
| device Reg_32bit_12.Reg_1bit_22.inverter_2.pmos.1 550 200
p data[22] vdd Reg_32bit_12.Reg_1bit_22.net_3 24 200
| device Reg_32bit_12.Reg_1bit_22.inverter_2.pmos.2 550 200
p data[22] vdd Reg_32bit_12.Reg_1bit_22.net_3 24 200
| device Reg_32bit_12.Reg_1bit_22.inverter_2.pmos.3 550 200
p data[22] vdd Reg_32bit_12.Reg_1bit_22.net_3 24 200
| device Reg_32bit_12.Reg_1bit_22.inverter_2.pmos.4 550 200
p data[22] vdd Reg_32bit_12.Reg_1bit_22.net_3 24 200
| end Reg_32bit_12.Reg_1bit_22.inverter_2
| device Reg_32bit_12.Reg_1bit_22.nmos_1 730 230
n inR1[13] Reg_32bit_12.Reg_1bit_22.net_2 out1[22] 24 100
| device Reg_32bit_12.Reg_1bit_22.nmos_2 730 360
n inR2[13] Reg_32bit_12.Reg_1bit_22.net_2 out2[22] 24 100
| end Reg_32bit_12.Reg_1bit_22
| begin Reg_32bit_12.Reg_1bit_23 510 3110
| begin Reg_32bit_12.Reg_1bit_23.inverter 560 210
| device Reg_32bit_12.Reg_1bit_23.inverter.nmos 550 360
n Reg_32bit_12.Reg_1bit_23.net_2 gnd Reg_32bit_12.Reg_1bit_23.net_1 24 100
| device Reg_32bit_12.Reg_1bit_23.inverter.pmos 550 200
p Reg_32bit_12.Reg_1bit_23.net_2 vdd Reg_32bit_12.Reg_1bit_23.net_1 24 200
| end Reg_32bit_12.Reg_1bit_23.inverter
| device Reg_32bit_12.Reg_1bit_23.nmos.1 390 260
n w[13] Reg_32bit_12.Reg_1bit_23.net_3 Reg_32bit_12.Reg_1bit_23.net_1 24 100
| device Reg_32bit_12.Reg_1bit_23.nmos.2 390 260
n w[13] Reg_32bit_12.Reg_1bit_23.net_3 Reg_32bit_12.Reg_1bit_23.net_1 24 100
| device Reg_32bit_12.Reg_1bit_23.nmos.3 390 260
n w[13] Reg_32bit_12.Reg_1bit_23.net_3 Reg_32bit_12.Reg_1bit_23.net_1 24 100
| device Reg_32bit_12.Reg_1bit_23.nmos.4 390 260
n w[13] Reg_32bit_12.Reg_1bit_23.net_3 Reg_32bit_12.Reg_1bit_23.net_1 24 100
| begin Reg_32bit_12.Reg_1bit_23.inverter_1 550 380
| device Reg_32bit_12.Reg_1bit_23.inverter_1.nmos.1 550 360
n Reg_32bit_12.Reg_1bit_23.net_1 gnd Reg_32bit_12.Reg_1bit_23.net_2 24 100
| device Reg_32bit_12.Reg_1bit_23.inverter_1.nmos.2 550 360
n Reg_32bit_12.Reg_1bit_23.net_1 gnd Reg_32bit_12.Reg_1bit_23.net_2 24 100
| device Reg_32bit_12.Reg_1bit_23.inverter_1.nmos.3 550 360
n Reg_32bit_12.Reg_1bit_23.net_1 gnd Reg_32bit_12.Reg_1bit_23.net_2 24 100
| device Reg_32bit_12.Reg_1bit_23.inverter_1.nmos.4 550 360
n Reg_32bit_12.Reg_1bit_23.net_1 gnd Reg_32bit_12.Reg_1bit_23.net_2 24 100
| device Reg_32bit_12.Reg_1bit_23.inverter_1.pmos.1 550 200
p Reg_32bit_12.Reg_1bit_23.net_1 vdd Reg_32bit_12.Reg_1bit_23.net_2 24 200
| device Reg_32bit_12.Reg_1bit_23.inverter_1.pmos.2 550 200
p Reg_32bit_12.Reg_1bit_23.net_1 vdd Reg_32bit_12.Reg_1bit_23.net_2 24 200
| device Reg_32bit_12.Reg_1bit_23.inverter_1.pmos.3 550 200
p Reg_32bit_12.Reg_1bit_23.net_1 vdd Reg_32bit_12.Reg_1bit_23.net_2 24 200
| device Reg_32bit_12.Reg_1bit_23.inverter_1.pmos.4 550 200
p Reg_32bit_12.Reg_1bit_23.net_1 vdd Reg_32bit_12.Reg_1bit_23.net_2 24 200
| end Reg_32bit_12.Reg_1bit_23.inverter_1
| begin Reg_32bit_12.Reg_1bit_23.inverter_2 290 260
| device Reg_32bit_12.Reg_1bit_23.inverter_2.nmos.1 550 360
n data[23] gnd Reg_32bit_12.Reg_1bit_23.net_3 24 100
| device Reg_32bit_12.Reg_1bit_23.inverter_2.nmos.2 550 360
n data[23] gnd Reg_32bit_12.Reg_1bit_23.net_3 24 100
| device Reg_32bit_12.Reg_1bit_23.inverter_2.nmos.3 550 360
n data[23] gnd Reg_32bit_12.Reg_1bit_23.net_3 24 100
| device Reg_32bit_12.Reg_1bit_23.inverter_2.nmos.4 550 360
n data[23] gnd Reg_32bit_12.Reg_1bit_23.net_3 24 100
| device Reg_32bit_12.Reg_1bit_23.inverter_2.pmos.1 550 200
p data[23] vdd Reg_32bit_12.Reg_1bit_23.net_3 24 200
| device Reg_32bit_12.Reg_1bit_23.inverter_2.pmos.2 550 200
p data[23] vdd Reg_32bit_12.Reg_1bit_23.net_3 24 200
| device Reg_32bit_12.Reg_1bit_23.inverter_2.pmos.3 550 200
p data[23] vdd Reg_32bit_12.Reg_1bit_23.net_3 24 200
| device Reg_32bit_12.Reg_1bit_23.inverter_2.pmos.4 550 200
p data[23] vdd Reg_32bit_12.Reg_1bit_23.net_3 24 200
| end Reg_32bit_12.Reg_1bit_23.inverter_2
| device Reg_32bit_12.Reg_1bit_23.nmos_1 730 230
n inR1[13] Reg_32bit_12.Reg_1bit_23.net_2 out1[23] 24 100
| device Reg_32bit_12.Reg_1bit_23.nmos_2 730 360
n inR2[13] Reg_32bit_12.Reg_1bit_23.net_2 out2[23] 24 100
| end Reg_32bit_12.Reg_1bit_23
| begin Reg_32bit_12.Reg_1bit_24 510 3250
| begin Reg_32bit_12.Reg_1bit_24.inverter 560 210
| device Reg_32bit_12.Reg_1bit_24.inverter.nmos 550 360
n Reg_32bit_12.Reg_1bit_24.net_2 gnd Reg_32bit_12.Reg_1bit_24.net_1 24 100
| device Reg_32bit_12.Reg_1bit_24.inverter.pmos 550 200
p Reg_32bit_12.Reg_1bit_24.net_2 vdd Reg_32bit_12.Reg_1bit_24.net_1 24 200
| end Reg_32bit_12.Reg_1bit_24.inverter
| device Reg_32bit_12.Reg_1bit_24.nmos.1 390 260
n w[13] Reg_32bit_12.Reg_1bit_24.net_3 Reg_32bit_12.Reg_1bit_24.net_1 24 100
| device Reg_32bit_12.Reg_1bit_24.nmos.2 390 260
n w[13] Reg_32bit_12.Reg_1bit_24.net_3 Reg_32bit_12.Reg_1bit_24.net_1 24 100
| device Reg_32bit_12.Reg_1bit_24.nmos.3 390 260
n w[13] Reg_32bit_12.Reg_1bit_24.net_3 Reg_32bit_12.Reg_1bit_24.net_1 24 100
| device Reg_32bit_12.Reg_1bit_24.nmos.4 390 260
n w[13] Reg_32bit_12.Reg_1bit_24.net_3 Reg_32bit_12.Reg_1bit_24.net_1 24 100
| begin Reg_32bit_12.Reg_1bit_24.inverter_1 550 380
| device Reg_32bit_12.Reg_1bit_24.inverter_1.nmos.1 550 360
n Reg_32bit_12.Reg_1bit_24.net_1 gnd Reg_32bit_12.Reg_1bit_24.net_2 24 100
| device Reg_32bit_12.Reg_1bit_24.inverter_1.nmos.2 550 360
n Reg_32bit_12.Reg_1bit_24.net_1 gnd Reg_32bit_12.Reg_1bit_24.net_2 24 100
| device Reg_32bit_12.Reg_1bit_24.inverter_1.nmos.3 550 360
n Reg_32bit_12.Reg_1bit_24.net_1 gnd Reg_32bit_12.Reg_1bit_24.net_2 24 100
| device Reg_32bit_12.Reg_1bit_24.inverter_1.nmos.4 550 360
n Reg_32bit_12.Reg_1bit_24.net_1 gnd Reg_32bit_12.Reg_1bit_24.net_2 24 100
| device Reg_32bit_12.Reg_1bit_24.inverter_1.pmos.1 550 200
p Reg_32bit_12.Reg_1bit_24.net_1 vdd Reg_32bit_12.Reg_1bit_24.net_2 24 200
| device Reg_32bit_12.Reg_1bit_24.inverter_1.pmos.2 550 200
p Reg_32bit_12.Reg_1bit_24.net_1 vdd Reg_32bit_12.Reg_1bit_24.net_2 24 200
| device Reg_32bit_12.Reg_1bit_24.inverter_1.pmos.3 550 200
p Reg_32bit_12.Reg_1bit_24.net_1 vdd Reg_32bit_12.Reg_1bit_24.net_2 24 200
| device Reg_32bit_12.Reg_1bit_24.inverter_1.pmos.4 550 200
p Reg_32bit_12.Reg_1bit_24.net_1 vdd Reg_32bit_12.Reg_1bit_24.net_2 24 200
| end Reg_32bit_12.Reg_1bit_24.inverter_1
| begin Reg_32bit_12.Reg_1bit_24.inverter_2 290 260
| device Reg_32bit_12.Reg_1bit_24.inverter_2.nmos.1 550 360
n data[24] gnd Reg_32bit_12.Reg_1bit_24.net_3 24 100
| device Reg_32bit_12.Reg_1bit_24.inverter_2.nmos.2 550 360
n data[24] gnd Reg_32bit_12.Reg_1bit_24.net_3 24 100
| device Reg_32bit_12.Reg_1bit_24.inverter_2.nmos.3 550 360
n data[24] gnd Reg_32bit_12.Reg_1bit_24.net_3 24 100
| device Reg_32bit_12.Reg_1bit_24.inverter_2.nmos.4 550 360
n data[24] gnd Reg_32bit_12.Reg_1bit_24.net_3 24 100
| device Reg_32bit_12.Reg_1bit_24.inverter_2.pmos.1 550 200
p data[24] vdd Reg_32bit_12.Reg_1bit_24.net_3 24 200
| device Reg_32bit_12.Reg_1bit_24.inverter_2.pmos.2 550 200
p data[24] vdd Reg_32bit_12.Reg_1bit_24.net_3 24 200
| device Reg_32bit_12.Reg_1bit_24.inverter_2.pmos.3 550 200
p data[24] vdd Reg_32bit_12.Reg_1bit_24.net_3 24 200
| device Reg_32bit_12.Reg_1bit_24.inverter_2.pmos.4 550 200
p data[24] vdd Reg_32bit_12.Reg_1bit_24.net_3 24 200
| end Reg_32bit_12.Reg_1bit_24.inverter_2
| device Reg_32bit_12.Reg_1bit_24.nmos_1 730 230
n inR1[13] Reg_32bit_12.Reg_1bit_24.net_2 out1[24] 24 100
| device Reg_32bit_12.Reg_1bit_24.nmos_2 730 360
n inR2[13] Reg_32bit_12.Reg_1bit_24.net_2 out2[24] 24 100
| end Reg_32bit_12.Reg_1bit_24
| begin Reg_32bit_12.Reg_1bit_25 510 3380
| begin Reg_32bit_12.Reg_1bit_25.inverter 560 210
| device Reg_32bit_12.Reg_1bit_25.inverter.nmos 550 360
n Reg_32bit_12.Reg_1bit_25.net_2 gnd Reg_32bit_12.Reg_1bit_25.net_1 24 100
| device Reg_32bit_12.Reg_1bit_25.inverter.pmos 550 200
p Reg_32bit_12.Reg_1bit_25.net_2 vdd Reg_32bit_12.Reg_1bit_25.net_1 24 200
| end Reg_32bit_12.Reg_1bit_25.inverter
| device Reg_32bit_12.Reg_1bit_25.nmos.1 390 260
n w[13] Reg_32bit_12.Reg_1bit_25.net_3 Reg_32bit_12.Reg_1bit_25.net_1 24 100
| device Reg_32bit_12.Reg_1bit_25.nmos.2 390 260
n w[13] Reg_32bit_12.Reg_1bit_25.net_3 Reg_32bit_12.Reg_1bit_25.net_1 24 100
| device Reg_32bit_12.Reg_1bit_25.nmos.3 390 260
n w[13] Reg_32bit_12.Reg_1bit_25.net_3 Reg_32bit_12.Reg_1bit_25.net_1 24 100
| device Reg_32bit_12.Reg_1bit_25.nmos.4 390 260
n w[13] Reg_32bit_12.Reg_1bit_25.net_3 Reg_32bit_12.Reg_1bit_25.net_1 24 100
| begin Reg_32bit_12.Reg_1bit_25.inverter_1 550 380
| device Reg_32bit_12.Reg_1bit_25.inverter_1.nmos.1 550 360
n Reg_32bit_12.Reg_1bit_25.net_1 gnd Reg_32bit_12.Reg_1bit_25.net_2 24 100
| device Reg_32bit_12.Reg_1bit_25.inverter_1.nmos.2 550 360
n Reg_32bit_12.Reg_1bit_25.net_1 gnd Reg_32bit_12.Reg_1bit_25.net_2 24 100
| device Reg_32bit_12.Reg_1bit_25.inverter_1.nmos.3 550 360
n Reg_32bit_12.Reg_1bit_25.net_1 gnd Reg_32bit_12.Reg_1bit_25.net_2 24 100
| device Reg_32bit_12.Reg_1bit_25.inverter_1.nmos.4 550 360
n Reg_32bit_12.Reg_1bit_25.net_1 gnd Reg_32bit_12.Reg_1bit_25.net_2 24 100
| device Reg_32bit_12.Reg_1bit_25.inverter_1.pmos.1 550 200
p Reg_32bit_12.Reg_1bit_25.net_1 vdd Reg_32bit_12.Reg_1bit_25.net_2 24 200
| device Reg_32bit_12.Reg_1bit_25.inverter_1.pmos.2 550 200
p Reg_32bit_12.Reg_1bit_25.net_1 vdd Reg_32bit_12.Reg_1bit_25.net_2 24 200
| device Reg_32bit_12.Reg_1bit_25.inverter_1.pmos.3 550 200
p Reg_32bit_12.Reg_1bit_25.net_1 vdd Reg_32bit_12.Reg_1bit_25.net_2 24 200
| device Reg_32bit_12.Reg_1bit_25.inverter_1.pmos.4 550 200
p Reg_32bit_12.Reg_1bit_25.net_1 vdd Reg_32bit_12.Reg_1bit_25.net_2 24 200
| end Reg_32bit_12.Reg_1bit_25.inverter_1
| begin Reg_32bit_12.Reg_1bit_25.inverter_2 290 260
| device Reg_32bit_12.Reg_1bit_25.inverter_2.nmos.1 550 360
n data[25] gnd Reg_32bit_12.Reg_1bit_25.net_3 24 100
| device Reg_32bit_12.Reg_1bit_25.inverter_2.nmos.2 550 360
n data[25] gnd Reg_32bit_12.Reg_1bit_25.net_3 24 100
| device Reg_32bit_12.Reg_1bit_25.inverter_2.nmos.3 550 360
n data[25] gnd Reg_32bit_12.Reg_1bit_25.net_3 24 100
| device Reg_32bit_12.Reg_1bit_25.inverter_2.nmos.4 550 360
n data[25] gnd Reg_32bit_12.Reg_1bit_25.net_3 24 100
| device Reg_32bit_12.Reg_1bit_25.inverter_2.pmos.1 550 200
p data[25] vdd Reg_32bit_12.Reg_1bit_25.net_3 24 200
| device Reg_32bit_12.Reg_1bit_25.inverter_2.pmos.2 550 200
p data[25] vdd Reg_32bit_12.Reg_1bit_25.net_3 24 200
| device Reg_32bit_12.Reg_1bit_25.inverter_2.pmos.3 550 200
p data[25] vdd Reg_32bit_12.Reg_1bit_25.net_3 24 200
| device Reg_32bit_12.Reg_1bit_25.inverter_2.pmos.4 550 200
p data[25] vdd Reg_32bit_12.Reg_1bit_25.net_3 24 200
| end Reg_32bit_12.Reg_1bit_25.inverter_2
| device Reg_32bit_12.Reg_1bit_25.nmos_1 730 230
n inR1[13] Reg_32bit_12.Reg_1bit_25.net_2 out1[25] 24 100
| device Reg_32bit_12.Reg_1bit_25.nmos_2 730 360
n inR2[13] Reg_32bit_12.Reg_1bit_25.net_2 out2[25] 24 100
| end Reg_32bit_12.Reg_1bit_25
| begin Reg_32bit_12.Reg_1bit_26 510 3510
| begin Reg_32bit_12.Reg_1bit_26.inverter 560 210
| device Reg_32bit_12.Reg_1bit_26.inverter.nmos 550 360
n Reg_32bit_12.Reg_1bit_26.net_2 gnd Reg_32bit_12.Reg_1bit_26.net_1 24 100
| device Reg_32bit_12.Reg_1bit_26.inverter.pmos 550 200
p Reg_32bit_12.Reg_1bit_26.net_2 vdd Reg_32bit_12.Reg_1bit_26.net_1 24 200
| end Reg_32bit_12.Reg_1bit_26.inverter
| device Reg_32bit_12.Reg_1bit_26.nmos.1 390 260
n w[13] Reg_32bit_12.Reg_1bit_26.net_3 Reg_32bit_12.Reg_1bit_26.net_1 24 100
| device Reg_32bit_12.Reg_1bit_26.nmos.2 390 260
n w[13] Reg_32bit_12.Reg_1bit_26.net_3 Reg_32bit_12.Reg_1bit_26.net_1 24 100
| device Reg_32bit_12.Reg_1bit_26.nmos.3 390 260
n w[13] Reg_32bit_12.Reg_1bit_26.net_3 Reg_32bit_12.Reg_1bit_26.net_1 24 100
| device Reg_32bit_12.Reg_1bit_26.nmos.4 390 260
n w[13] Reg_32bit_12.Reg_1bit_26.net_3 Reg_32bit_12.Reg_1bit_26.net_1 24 100
| begin Reg_32bit_12.Reg_1bit_26.inverter_1 550 380
| device Reg_32bit_12.Reg_1bit_26.inverter_1.nmos.1 550 360
n Reg_32bit_12.Reg_1bit_26.net_1 gnd Reg_32bit_12.Reg_1bit_26.net_2 24 100
| device Reg_32bit_12.Reg_1bit_26.inverter_1.nmos.2 550 360
n Reg_32bit_12.Reg_1bit_26.net_1 gnd Reg_32bit_12.Reg_1bit_26.net_2 24 100
| device Reg_32bit_12.Reg_1bit_26.inverter_1.nmos.3 550 360
n Reg_32bit_12.Reg_1bit_26.net_1 gnd Reg_32bit_12.Reg_1bit_26.net_2 24 100
| device Reg_32bit_12.Reg_1bit_26.inverter_1.nmos.4 550 360
n Reg_32bit_12.Reg_1bit_26.net_1 gnd Reg_32bit_12.Reg_1bit_26.net_2 24 100
| device Reg_32bit_12.Reg_1bit_26.inverter_1.pmos.1 550 200
p Reg_32bit_12.Reg_1bit_26.net_1 vdd Reg_32bit_12.Reg_1bit_26.net_2 24 200
| device Reg_32bit_12.Reg_1bit_26.inverter_1.pmos.2 550 200
p Reg_32bit_12.Reg_1bit_26.net_1 vdd Reg_32bit_12.Reg_1bit_26.net_2 24 200
| device Reg_32bit_12.Reg_1bit_26.inverter_1.pmos.3 550 200
p Reg_32bit_12.Reg_1bit_26.net_1 vdd Reg_32bit_12.Reg_1bit_26.net_2 24 200
| device Reg_32bit_12.Reg_1bit_26.inverter_1.pmos.4 550 200
p Reg_32bit_12.Reg_1bit_26.net_1 vdd Reg_32bit_12.Reg_1bit_26.net_2 24 200
| end Reg_32bit_12.Reg_1bit_26.inverter_1
| begin Reg_32bit_12.Reg_1bit_26.inverter_2 290 260
| device Reg_32bit_12.Reg_1bit_26.inverter_2.nmos.1 550 360
n data[26] gnd Reg_32bit_12.Reg_1bit_26.net_3 24 100
| device Reg_32bit_12.Reg_1bit_26.inverter_2.nmos.2 550 360
n data[26] gnd Reg_32bit_12.Reg_1bit_26.net_3 24 100
| device Reg_32bit_12.Reg_1bit_26.inverter_2.nmos.3 550 360
n data[26] gnd Reg_32bit_12.Reg_1bit_26.net_3 24 100
| device Reg_32bit_12.Reg_1bit_26.inverter_2.nmos.4 550 360
n data[26] gnd Reg_32bit_12.Reg_1bit_26.net_3 24 100
| device Reg_32bit_12.Reg_1bit_26.inverter_2.pmos.1 550 200
p data[26] vdd Reg_32bit_12.Reg_1bit_26.net_3 24 200
| device Reg_32bit_12.Reg_1bit_26.inverter_2.pmos.2 550 200
p data[26] vdd Reg_32bit_12.Reg_1bit_26.net_3 24 200
| device Reg_32bit_12.Reg_1bit_26.inverter_2.pmos.3 550 200
p data[26] vdd Reg_32bit_12.Reg_1bit_26.net_3 24 200
| device Reg_32bit_12.Reg_1bit_26.inverter_2.pmos.4 550 200
p data[26] vdd Reg_32bit_12.Reg_1bit_26.net_3 24 200
| end Reg_32bit_12.Reg_1bit_26.inverter_2
| device Reg_32bit_12.Reg_1bit_26.nmos_1 730 230
n inR1[13] Reg_32bit_12.Reg_1bit_26.net_2 out1[26] 24 100
| device Reg_32bit_12.Reg_1bit_26.nmos_2 730 360
n inR2[13] Reg_32bit_12.Reg_1bit_26.net_2 out2[26] 24 100
| end Reg_32bit_12.Reg_1bit_26
| begin Reg_32bit_12.Reg_1bit_27 510 3640
| begin Reg_32bit_12.Reg_1bit_27.inverter 560 210
| device Reg_32bit_12.Reg_1bit_27.inverter.nmos 550 360
n Reg_32bit_12.Reg_1bit_27.net_2 gnd Reg_32bit_12.Reg_1bit_27.net_1 24 100
| device Reg_32bit_12.Reg_1bit_27.inverter.pmos 550 200
p Reg_32bit_12.Reg_1bit_27.net_2 vdd Reg_32bit_12.Reg_1bit_27.net_1 24 200
| end Reg_32bit_12.Reg_1bit_27.inverter
| device Reg_32bit_12.Reg_1bit_27.nmos.1 390 260
n w[13] Reg_32bit_12.Reg_1bit_27.net_3 Reg_32bit_12.Reg_1bit_27.net_1 24 100
| device Reg_32bit_12.Reg_1bit_27.nmos.2 390 260
n w[13] Reg_32bit_12.Reg_1bit_27.net_3 Reg_32bit_12.Reg_1bit_27.net_1 24 100
| device Reg_32bit_12.Reg_1bit_27.nmos.3 390 260
n w[13] Reg_32bit_12.Reg_1bit_27.net_3 Reg_32bit_12.Reg_1bit_27.net_1 24 100
| device Reg_32bit_12.Reg_1bit_27.nmos.4 390 260
n w[13] Reg_32bit_12.Reg_1bit_27.net_3 Reg_32bit_12.Reg_1bit_27.net_1 24 100
| begin Reg_32bit_12.Reg_1bit_27.inverter_1 550 380
| device Reg_32bit_12.Reg_1bit_27.inverter_1.nmos.1 550 360
n Reg_32bit_12.Reg_1bit_27.net_1 gnd Reg_32bit_12.Reg_1bit_27.net_2 24 100
| device Reg_32bit_12.Reg_1bit_27.inverter_1.nmos.2 550 360
n Reg_32bit_12.Reg_1bit_27.net_1 gnd Reg_32bit_12.Reg_1bit_27.net_2 24 100
| device Reg_32bit_12.Reg_1bit_27.inverter_1.nmos.3 550 360
n Reg_32bit_12.Reg_1bit_27.net_1 gnd Reg_32bit_12.Reg_1bit_27.net_2 24 100
| device Reg_32bit_12.Reg_1bit_27.inverter_1.nmos.4 550 360
n Reg_32bit_12.Reg_1bit_27.net_1 gnd Reg_32bit_12.Reg_1bit_27.net_2 24 100
| device Reg_32bit_12.Reg_1bit_27.inverter_1.pmos.1 550 200
p Reg_32bit_12.Reg_1bit_27.net_1 vdd Reg_32bit_12.Reg_1bit_27.net_2 24 200
| device Reg_32bit_12.Reg_1bit_27.inverter_1.pmos.2 550 200
p Reg_32bit_12.Reg_1bit_27.net_1 vdd Reg_32bit_12.Reg_1bit_27.net_2 24 200
| device Reg_32bit_12.Reg_1bit_27.inverter_1.pmos.3 550 200
p Reg_32bit_12.Reg_1bit_27.net_1 vdd Reg_32bit_12.Reg_1bit_27.net_2 24 200
| device Reg_32bit_12.Reg_1bit_27.inverter_1.pmos.4 550 200
p Reg_32bit_12.Reg_1bit_27.net_1 vdd Reg_32bit_12.Reg_1bit_27.net_2 24 200
| end Reg_32bit_12.Reg_1bit_27.inverter_1
| begin Reg_32bit_12.Reg_1bit_27.inverter_2 290 260
| device Reg_32bit_12.Reg_1bit_27.inverter_2.nmos.1 550 360
n data[27] gnd Reg_32bit_12.Reg_1bit_27.net_3 24 100
| device Reg_32bit_12.Reg_1bit_27.inverter_2.nmos.2 550 360
n data[27] gnd Reg_32bit_12.Reg_1bit_27.net_3 24 100
| device Reg_32bit_12.Reg_1bit_27.inverter_2.nmos.3 550 360
n data[27] gnd Reg_32bit_12.Reg_1bit_27.net_3 24 100
| device Reg_32bit_12.Reg_1bit_27.inverter_2.nmos.4 550 360
n data[27] gnd Reg_32bit_12.Reg_1bit_27.net_3 24 100
| device Reg_32bit_12.Reg_1bit_27.inverter_2.pmos.1 550 200
p data[27] vdd Reg_32bit_12.Reg_1bit_27.net_3 24 200
| device Reg_32bit_12.Reg_1bit_27.inverter_2.pmos.2 550 200
p data[27] vdd Reg_32bit_12.Reg_1bit_27.net_3 24 200
| device Reg_32bit_12.Reg_1bit_27.inverter_2.pmos.3 550 200
p data[27] vdd Reg_32bit_12.Reg_1bit_27.net_3 24 200
| device Reg_32bit_12.Reg_1bit_27.inverter_2.pmos.4 550 200
p data[27] vdd Reg_32bit_12.Reg_1bit_27.net_3 24 200
| end Reg_32bit_12.Reg_1bit_27.inverter_2
| device Reg_32bit_12.Reg_1bit_27.nmos_1 730 230
n inR1[13] Reg_32bit_12.Reg_1bit_27.net_2 out1[27] 24 100
| device Reg_32bit_12.Reg_1bit_27.nmos_2 730 360
n inR2[13] Reg_32bit_12.Reg_1bit_27.net_2 out2[27] 24 100
| end Reg_32bit_12.Reg_1bit_27
| begin Reg_32bit_12.Reg_1bit_28 510 3770
| begin Reg_32bit_12.Reg_1bit_28.inverter 560 210
| device Reg_32bit_12.Reg_1bit_28.inverter.nmos 550 360
n Reg_32bit_12.Reg_1bit_28.net_2 gnd Reg_32bit_12.Reg_1bit_28.net_1 24 100
| device Reg_32bit_12.Reg_1bit_28.inverter.pmos 550 200
p Reg_32bit_12.Reg_1bit_28.net_2 vdd Reg_32bit_12.Reg_1bit_28.net_1 24 200
| end Reg_32bit_12.Reg_1bit_28.inverter
| device Reg_32bit_12.Reg_1bit_28.nmos.1 390 260
n w[13] Reg_32bit_12.Reg_1bit_28.net_3 Reg_32bit_12.Reg_1bit_28.net_1 24 100
| device Reg_32bit_12.Reg_1bit_28.nmos.2 390 260
n w[13] Reg_32bit_12.Reg_1bit_28.net_3 Reg_32bit_12.Reg_1bit_28.net_1 24 100
| device Reg_32bit_12.Reg_1bit_28.nmos.3 390 260
n w[13] Reg_32bit_12.Reg_1bit_28.net_3 Reg_32bit_12.Reg_1bit_28.net_1 24 100
| device Reg_32bit_12.Reg_1bit_28.nmos.4 390 260
n w[13] Reg_32bit_12.Reg_1bit_28.net_3 Reg_32bit_12.Reg_1bit_28.net_1 24 100
| begin Reg_32bit_12.Reg_1bit_28.inverter_1 550 380
| device Reg_32bit_12.Reg_1bit_28.inverter_1.nmos.1 550 360
n Reg_32bit_12.Reg_1bit_28.net_1 gnd Reg_32bit_12.Reg_1bit_28.net_2 24 100
| device Reg_32bit_12.Reg_1bit_28.inverter_1.nmos.2 550 360
n Reg_32bit_12.Reg_1bit_28.net_1 gnd Reg_32bit_12.Reg_1bit_28.net_2 24 100
| device Reg_32bit_12.Reg_1bit_28.inverter_1.nmos.3 550 360
n Reg_32bit_12.Reg_1bit_28.net_1 gnd Reg_32bit_12.Reg_1bit_28.net_2 24 100
| device Reg_32bit_12.Reg_1bit_28.inverter_1.nmos.4 550 360
n Reg_32bit_12.Reg_1bit_28.net_1 gnd Reg_32bit_12.Reg_1bit_28.net_2 24 100
| device Reg_32bit_12.Reg_1bit_28.inverter_1.pmos.1 550 200
p Reg_32bit_12.Reg_1bit_28.net_1 vdd Reg_32bit_12.Reg_1bit_28.net_2 24 200
| device Reg_32bit_12.Reg_1bit_28.inverter_1.pmos.2 550 200
p Reg_32bit_12.Reg_1bit_28.net_1 vdd Reg_32bit_12.Reg_1bit_28.net_2 24 200
| device Reg_32bit_12.Reg_1bit_28.inverter_1.pmos.3 550 200
p Reg_32bit_12.Reg_1bit_28.net_1 vdd Reg_32bit_12.Reg_1bit_28.net_2 24 200
| device Reg_32bit_12.Reg_1bit_28.inverter_1.pmos.4 550 200
p Reg_32bit_12.Reg_1bit_28.net_1 vdd Reg_32bit_12.Reg_1bit_28.net_2 24 200
| end Reg_32bit_12.Reg_1bit_28.inverter_1
| begin Reg_32bit_12.Reg_1bit_28.inverter_2 290 260
| device Reg_32bit_12.Reg_1bit_28.inverter_2.nmos.1 550 360
n data[28] gnd Reg_32bit_12.Reg_1bit_28.net_3 24 100
| device Reg_32bit_12.Reg_1bit_28.inverter_2.nmos.2 550 360
n data[28] gnd Reg_32bit_12.Reg_1bit_28.net_3 24 100
| device Reg_32bit_12.Reg_1bit_28.inverter_2.nmos.3 550 360
n data[28] gnd Reg_32bit_12.Reg_1bit_28.net_3 24 100
| device Reg_32bit_12.Reg_1bit_28.inverter_2.nmos.4 550 360
n data[28] gnd Reg_32bit_12.Reg_1bit_28.net_3 24 100
| device Reg_32bit_12.Reg_1bit_28.inverter_2.pmos.1 550 200
p data[28] vdd Reg_32bit_12.Reg_1bit_28.net_3 24 200
| device Reg_32bit_12.Reg_1bit_28.inverter_2.pmos.2 550 200
p data[28] vdd Reg_32bit_12.Reg_1bit_28.net_3 24 200
| device Reg_32bit_12.Reg_1bit_28.inverter_2.pmos.3 550 200
p data[28] vdd Reg_32bit_12.Reg_1bit_28.net_3 24 200
| device Reg_32bit_12.Reg_1bit_28.inverter_2.pmos.4 550 200
p data[28] vdd Reg_32bit_12.Reg_1bit_28.net_3 24 200
| end Reg_32bit_12.Reg_1bit_28.inverter_2
| device Reg_32bit_12.Reg_1bit_28.nmos_1 730 230
n inR1[13] Reg_32bit_12.Reg_1bit_28.net_2 out1[28] 24 100
| device Reg_32bit_12.Reg_1bit_28.nmos_2 730 360
n inR2[13] Reg_32bit_12.Reg_1bit_28.net_2 out2[28] 24 100
| end Reg_32bit_12.Reg_1bit_28
| begin Reg_32bit_12.Reg_1bit_29 510 3900
| begin Reg_32bit_12.Reg_1bit_29.inverter 560 210
| device Reg_32bit_12.Reg_1bit_29.inverter.nmos 550 360
n Reg_32bit_12.Reg_1bit_29.net_2 gnd Reg_32bit_12.Reg_1bit_29.net_1 24 100
| device Reg_32bit_12.Reg_1bit_29.inverter.pmos 550 200
p Reg_32bit_12.Reg_1bit_29.net_2 vdd Reg_32bit_12.Reg_1bit_29.net_1 24 200
| end Reg_32bit_12.Reg_1bit_29.inverter
| device Reg_32bit_12.Reg_1bit_29.nmos.1 390 260
n w[13] Reg_32bit_12.Reg_1bit_29.net_3 Reg_32bit_12.Reg_1bit_29.net_1 24 100
| device Reg_32bit_12.Reg_1bit_29.nmos.2 390 260
n w[13] Reg_32bit_12.Reg_1bit_29.net_3 Reg_32bit_12.Reg_1bit_29.net_1 24 100
| device Reg_32bit_12.Reg_1bit_29.nmos.3 390 260
n w[13] Reg_32bit_12.Reg_1bit_29.net_3 Reg_32bit_12.Reg_1bit_29.net_1 24 100
| device Reg_32bit_12.Reg_1bit_29.nmos.4 390 260
n w[13] Reg_32bit_12.Reg_1bit_29.net_3 Reg_32bit_12.Reg_1bit_29.net_1 24 100
| begin Reg_32bit_12.Reg_1bit_29.inverter_1 550 380
| device Reg_32bit_12.Reg_1bit_29.inverter_1.nmos.1 550 360
n Reg_32bit_12.Reg_1bit_29.net_1 gnd Reg_32bit_12.Reg_1bit_29.net_2 24 100
| device Reg_32bit_12.Reg_1bit_29.inverter_1.nmos.2 550 360
n Reg_32bit_12.Reg_1bit_29.net_1 gnd Reg_32bit_12.Reg_1bit_29.net_2 24 100
| device Reg_32bit_12.Reg_1bit_29.inverter_1.nmos.3 550 360
n Reg_32bit_12.Reg_1bit_29.net_1 gnd Reg_32bit_12.Reg_1bit_29.net_2 24 100
| device Reg_32bit_12.Reg_1bit_29.inverter_1.nmos.4 550 360
n Reg_32bit_12.Reg_1bit_29.net_1 gnd Reg_32bit_12.Reg_1bit_29.net_2 24 100
| device Reg_32bit_12.Reg_1bit_29.inverter_1.pmos.1 550 200
p Reg_32bit_12.Reg_1bit_29.net_1 vdd Reg_32bit_12.Reg_1bit_29.net_2 24 200
| device Reg_32bit_12.Reg_1bit_29.inverter_1.pmos.2 550 200
p Reg_32bit_12.Reg_1bit_29.net_1 vdd Reg_32bit_12.Reg_1bit_29.net_2 24 200
| device Reg_32bit_12.Reg_1bit_29.inverter_1.pmos.3 550 200
p Reg_32bit_12.Reg_1bit_29.net_1 vdd Reg_32bit_12.Reg_1bit_29.net_2 24 200
| device Reg_32bit_12.Reg_1bit_29.inverter_1.pmos.4 550 200
p Reg_32bit_12.Reg_1bit_29.net_1 vdd Reg_32bit_12.Reg_1bit_29.net_2 24 200
| end Reg_32bit_12.Reg_1bit_29.inverter_1
| begin Reg_32bit_12.Reg_1bit_29.inverter_2 290 260
| device Reg_32bit_12.Reg_1bit_29.inverter_2.nmos.1 550 360
n data[29] gnd Reg_32bit_12.Reg_1bit_29.net_3 24 100
| device Reg_32bit_12.Reg_1bit_29.inverter_2.nmos.2 550 360
n data[29] gnd Reg_32bit_12.Reg_1bit_29.net_3 24 100
| device Reg_32bit_12.Reg_1bit_29.inverter_2.nmos.3 550 360
n data[29] gnd Reg_32bit_12.Reg_1bit_29.net_3 24 100
| device Reg_32bit_12.Reg_1bit_29.inverter_2.nmos.4 550 360
n data[29] gnd Reg_32bit_12.Reg_1bit_29.net_3 24 100
| device Reg_32bit_12.Reg_1bit_29.inverter_2.pmos.1 550 200
p data[29] vdd Reg_32bit_12.Reg_1bit_29.net_3 24 200
| device Reg_32bit_12.Reg_1bit_29.inverter_2.pmos.2 550 200
p data[29] vdd Reg_32bit_12.Reg_1bit_29.net_3 24 200
| device Reg_32bit_12.Reg_1bit_29.inverter_2.pmos.3 550 200
p data[29] vdd Reg_32bit_12.Reg_1bit_29.net_3 24 200
| device Reg_32bit_12.Reg_1bit_29.inverter_2.pmos.4 550 200
p data[29] vdd Reg_32bit_12.Reg_1bit_29.net_3 24 200
| end Reg_32bit_12.Reg_1bit_29.inverter_2
| device Reg_32bit_12.Reg_1bit_29.nmos_1 730 230
n inR1[13] Reg_32bit_12.Reg_1bit_29.net_2 out1[29] 24 100
| device Reg_32bit_12.Reg_1bit_29.nmos_2 730 360
n inR2[13] Reg_32bit_12.Reg_1bit_29.net_2 out2[29] 24 100
| end Reg_32bit_12.Reg_1bit_29
| begin Reg_32bit_12.Reg_1bit_30 510 4030
| begin Reg_32bit_12.Reg_1bit_30.inverter 560 210
| device Reg_32bit_12.Reg_1bit_30.inverter.nmos 550 360
n Reg_32bit_12.Reg_1bit_30.net_2 gnd Reg_32bit_12.Reg_1bit_30.net_1 24 100
| device Reg_32bit_12.Reg_1bit_30.inverter.pmos 550 200
p Reg_32bit_12.Reg_1bit_30.net_2 vdd Reg_32bit_12.Reg_1bit_30.net_1 24 200
| end Reg_32bit_12.Reg_1bit_30.inverter
| device Reg_32bit_12.Reg_1bit_30.nmos.1 390 260
n w[13] Reg_32bit_12.Reg_1bit_30.net_3 Reg_32bit_12.Reg_1bit_30.net_1 24 100
| device Reg_32bit_12.Reg_1bit_30.nmos.2 390 260
n w[13] Reg_32bit_12.Reg_1bit_30.net_3 Reg_32bit_12.Reg_1bit_30.net_1 24 100
| device Reg_32bit_12.Reg_1bit_30.nmos.3 390 260
n w[13] Reg_32bit_12.Reg_1bit_30.net_3 Reg_32bit_12.Reg_1bit_30.net_1 24 100
| device Reg_32bit_12.Reg_1bit_30.nmos.4 390 260
n w[13] Reg_32bit_12.Reg_1bit_30.net_3 Reg_32bit_12.Reg_1bit_30.net_1 24 100
| begin Reg_32bit_12.Reg_1bit_30.inverter_1 550 380
| device Reg_32bit_12.Reg_1bit_30.inverter_1.nmos.1 550 360
n Reg_32bit_12.Reg_1bit_30.net_1 gnd Reg_32bit_12.Reg_1bit_30.net_2 24 100
| device Reg_32bit_12.Reg_1bit_30.inverter_1.nmos.2 550 360
n Reg_32bit_12.Reg_1bit_30.net_1 gnd Reg_32bit_12.Reg_1bit_30.net_2 24 100
| device Reg_32bit_12.Reg_1bit_30.inverter_1.nmos.3 550 360
n Reg_32bit_12.Reg_1bit_30.net_1 gnd Reg_32bit_12.Reg_1bit_30.net_2 24 100
| device Reg_32bit_12.Reg_1bit_30.inverter_1.nmos.4 550 360
n Reg_32bit_12.Reg_1bit_30.net_1 gnd Reg_32bit_12.Reg_1bit_30.net_2 24 100
| device Reg_32bit_12.Reg_1bit_30.inverter_1.pmos.1 550 200
p Reg_32bit_12.Reg_1bit_30.net_1 vdd Reg_32bit_12.Reg_1bit_30.net_2 24 200
| device Reg_32bit_12.Reg_1bit_30.inverter_1.pmos.2 550 200
p Reg_32bit_12.Reg_1bit_30.net_1 vdd Reg_32bit_12.Reg_1bit_30.net_2 24 200
| device Reg_32bit_12.Reg_1bit_30.inverter_1.pmos.3 550 200
p Reg_32bit_12.Reg_1bit_30.net_1 vdd Reg_32bit_12.Reg_1bit_30.net_2 24 200
| device Reg_32bit_12.Reg_1bit_30.inverter_1.pmos.4 550 200
p Reg_32bit_12.Reg_1bit_30.net_1 vdd Reg_32bit_12.Reg_1bit_30.net_2 24 200
| end Reg_32bit_12.Reg_1bit_30.inverter_1
| begin Reg_32bit_12.Reg_1bit_30.inverter_2 290 260
| device Reg_32bit_12.Reg_1bit_30.inverter_2.nmos.1 550 360
n data[30] gnd Reg_32bit_12.Reg_1bit_30.net_3 24 100
| device Reg_32bit_12.Reg_1bit_30.inverter_2.nmos.2 550 360
n data[30] gnd Reg_32bit_12.Reg_1bit_30.net_3 24 100
| device Reg_32bit_12.Reg_1bit_30.inverter_2.nmos.3 550 360
n data[30] gnd Reg_32bit_12.Reg_1bit_30.net_3 24 100
| device Reg_32bit_12.Reg_1bit_30.inverter_2.nmos.4 550 360
n data[30] gnd Reg_32bit_12.Reg_1bit_30.net_3 24 100
| device Reg_32bit_12.Reg_1bit_30.inverter_2.pmos.1 550 200
p data[30] vdd Reg_32bit_12.Reg_1bit_30.net_3 24 200
| device Reg_32bit_12.Reg_1bit_30.inverter_2.pmos.2 550 200
p data[30] vdd Reg_32bit_12.Reg_1bit_30.net_3 24 200
| device Reg_32bit_12.Reg_1bit_30.inverter_2.pmos.3 550 200
p data[30] vdd Reg_32bit_12.Reg_1bit_30.net_3 24 200
| device Reg_32bit_12.Reg_1bit_30.inverter_2.pmos.4 550 200
p data[30] vdd Reg_32bit_12.Reg_1bit_30.net_3 24 200
| end Reg_32bit_12.Reg_1bit_30.inverter_2
| device Reg_32bit_12.Reg_1bit_30.nmos_1 730 230
n inR1[13] Reg_32bit_12.Reg_1bit_30.net_2 out1[30] 24 100
| device Reg_32bit_12.Reg_1bit_30.nmos_2 730 360
n inR2[13] Reg_32bit_12.Reg_1bit_30.net_2 out2[30] 24 100
| end Reg_32bit_12.Reg_1bit_30
| begin Reg_32bit_12.Reg_1bit_31 510 4160
| begin Reg_32bit_12.Reg_1bit_31.inverter 560 210
| device Reg_32bit_12.Reg_1bit_31.inverter.nmos 550 360
n Reg_32bit_12.Reg_1bit_31.net_2 gnd Reg_32bit_12.Reg_1bit_31.net_1 24 100
| device Reg_32bit_12.Reg_1bit_31.inverter.pmos 550 200
p Reg_32bit_12.Reg_1bit_31.net_2 vdd Reg_32bit_12.Reg_1bit_31.net_1 24 200
| end Reg_32bit_12.Reg_1bit_31.inverter
| device Reg_32bit_12.Reg_1bit_31.nmos.1 390 260
n w[13] Reg_32bit_12.Reg_1bit_31.net_3 Reg_32bit_12.Reg_1bit_31.net_1 24 100
| device Reg_32bit_12.Reg_1bit_31.nmos.2 390 260
n w[13] Reg_32bit_12.Reg_1bit_31.net_3 Reg_32bit_12.Reg_1bit_31.net_1 24 100
| device Reg_32bit_12.Reg_1bit_31.nmos.3 390 260
n w[13] Reg_32bit_12.Reg_1bit_31.net_3 Reg_32bit_12.Reg_1bit_31.net_1 24 100
| device Reg_32bit_12.Reg_1bit_31.nmos.4 390 260
n w[13] Reg_32bit_12.Reg_1bit_31.net_3 Reg_32bit_12.Reg_1bit_31.net_1 24 100
| begin Reg_32bit_12.Reg_1bit_31.inverter_1 550 380
| device Reg_32bit_12.Reg_1bit_31.inverter_1.nmos.1 550 360
n Reg_32bit_12.Reg_1bit_31.net_1 gnd Reg_32bit_12.Reg_1bit_31.net_2 24 100
| device Reg_32bit_12.Reg_1bit_31.inverter_1.nmos.2 550 360
n Reg_32bit_12.Reg_1bit_31.net_1 gnd Reg_32bit_12.Reg_1bit_31.net_2 24 100
| device Reg_32bit_12.Reg_1bit_31.inverter_1.nmos.3 550 360
n Reg_32bit_12.Reg_1bit_31.net_1 gnd Reg_32bit_12.Reg_1bit_31.net_2 24 100
| device Reg_32bit_12.Reg_1bit_31.inverter_1.nmos.4 550 360
n Reg_32bit_12.Reg_1bit_31.net_1 gnd Reg_32bit_12.Reg_1bit_31.net_2 24 100
| device Reg_32bit_12.Reg_1bit_31.inverter_1.pmos.1 550 200
p Reg_32bit_12.Reg_1bit_31.net_1 vdd Reg_32bit_12.Reg_1bit_31.net_2 24 200
| device Reg_32bit_12.Reg_1bit_31.inverter_1.pmos.2 550 200
p Reg_32bit_12.Reg_1bit_31.net_1 vdd Reg_32bit_12.Reg_1bit_31.net_2 24 200
| device Reg_32bit_12.Reg_1bit_31.inverter_1.pmos.3 550 200
p Reg_32bit_12.Reg_1bit_31.net_1 vdd Reg_32bit_12.Reg_1bit_31.net_2 24 200
| device Reg_32bit_12.Reg_1bit_31.inverter_1.pmos.4 550 200
p Reg_32bit_12.Reg_1bit_31.net_1 vdd Reg_32bit_12.Reg_1bit_31.net_2 24 200
| end Reg_32bit_12.Reg_1bit_31.inverter_1
| begin Reg_32bit_12.Reg_1bit_31.inverter_2 290 260
| device Reg_32bit_12.Reg_1bit_31.inverter_2.nmos.1 550 360
n data[31] gnd Reg_32bit_12.Reg_1bit_31.net_3 24 100
| device Reg_32bit_12.Reg_1bit_31.inverter_2.nmos.2 550 360
n data[31] gnd Reg_32bit_12.Reg_1bit_31.net_3 24 100
| device Reg_32bit_12.Reg_1bit_31.inverter_2.nmos.3 550 360
n data[31] gnd Reg_32bit_12.Reg_1bit_31.net_3 24 100
| device Reg_32bit_12.Reg_1bit_31.inverter_2.nmos.4 550 360
n data[31] gnd Reg_32bit_12.Reg_1bit_31.net_3 24 100
| device Reg_32bit_12.Reg_1bit_31.inverter_2.pmos.1 550 200
p data[31] vdd Reg_32bit_12.Reg_1bit_31.net_3 24 200
| device Reg_32bit_12.Reg_1bit_31.inverter_2.pmos.2 550 200
p data[31] vdd Reg_32bit_12.Reg_1bit_31.net_3 24 200
| device Reg_32bit_12.Reg_1bit_31.inverter_2.pmos.3 550 200
p data[31] vdd Reg_32bit_12.Reg_1bit_31.net_3 24 200
| device Reg_32bit_12.Reg_1bit_31.inverter_2.pmos.4 550 200
p data[31] vdd Reg_32bit_12.Reg_1bit_31.net_3 24 200
| end Reg_32bit_12.Reg_1bit_31.inverter_2
| device Reg_32bit_12.Reg_1bit_31.nmos_1 730 230
n inR1[13] Reg_32bit_12.Reg_1bit_31.net_2 out1[31] 24 100
| device Reg_32bit_12.Reg_1bit_31.nmos_2 730 360
n inR2[13] Reg_32bit_12.Reg_1bit_31.net_2 out2[31] 24 100
| end Reg_32bit_12.Reg_1bit_31
| end Reg_32bit_12
| begin Reg_32bit_13 940 1620
| begin Reg_32bit_13.Reg_1bit 510 100
| begin Reg_32bit_13.Reg_1bit.inverter 560 210
| device Reg_32bit_13.Reg_1bit.inverter.nmos 550 360
n Reg_32bit_13.Reg_1bit.net_2 gnd Reg_32bit_13.Reg_1bit.net_1 24 100
| device Reg_32bit_13.Reg_1bit.inverter.pmos 550 200
p Reg_32bit_13.Reg_1bit.net_2 vdd Reg_32bit_13.Reg_1bit.net_1 24 200
| end Reg_32bit_13.Reg_1bit.inverter
| device Reg_32bit_13.Reg_1bit.nmos.1 390 260
n w[14] Reg_32bit_13.Reg_1bit.net_3 Reg_32bit_13.Reg_1bit.net_1 24 100
| device Reg_32bit_13.Reg_1bit.nmos.2 390 260
n w[14] Reg_32bit_13.Reg_1bit.net_3 Reg_32bit_13.Reg_1bit.net_1 24 100
| device Reg_32bit_13.Reg_1bit.nmos.3 390 260
n w[14] Reg_32bit_13.Reg_1bit.net_3 Reg_32bit_13.Reg_1bit.net_1 24 100
| device Reg_32bit_13.Reg_1bit.nmos.4 390 260
n w[14] Reg_32bit_13.Reg_1bit.net_3 Reg_32bit_13.Reg_1bit.net_1 24 100
| begin Reg_32bit_13.Reg_1bit.inverter_1 550 380
| device Reg_32bit_13.Reg_1bit.inverter_1.nmos.1 550 360
n Reg_32bit_13.Reg_1bit.net_1 gnd Reg_32bit_13.Reg_1bit.net_2 24 100
| device Reg_32bit_13.Reg_1bit.inverter_1.nmos.2 550 360
n Reg_32bit_13.Reg_1bit.net_1 gnd Reg_32bit_13.Reg_1bit.net_2 24 100
| device Reg_32bit_13.Reg_1bit.inverter_1.nmos.3 550 360
n Reg_32bit_13.Reg_1bit.net_1 gnd Reg_32bit_13.Reg_1bit.net_2 24 100
| device Reg_32bit_13.Reg_1bit.inverter_1.nmos.4 550 360
n Reg_32bit_13.Reg_1bit.net_1 gnd Reg_32bit_13.Reg_1bit.net_2 24 100
| device Reg_32bit_13.Reg_1bit.inverter_1.pmos.1 550 200
p Reg_32bit_13.Reg_1bit.net_1 vdd Reg_32bit_13.Reg_1bit.net_2 24 200
| device Reg_32bit_13.Reg_1bit.inverter_1.pmos.2 550 200
p Reg_32bit_13.Reg_1bit.net_1 vdd Reg_32bit_13.Reg_1bit.net_2 24 200
| device Reg_32bit_13.Reg_1bit.inverter_1.pmos.3 550 200
p Reg_32bit_13.Reg_1bit.net_1 vdd Reg_32bit_13.Reg_1bit.net_2 24 200
| device Reg_32bit_13.Reg_1bit.inverter_1.pmos.4 550 200
p Reg_32bit_13.Reg_1bit.net_1 vdd Reg_32bit_13.Reg_1bit.net_2 24 200
| end Reg_32bit_13.Reg_1bit.inverter_1
| begin Reg_32bit_13.Reg_1bit.inverter_2 290 260
| device Reg_32bit_13.Reg_1bit.inverter_2.nmos.1 550 360
n data[0] gnd Reg_32bit_13.Reg_1bit.net_3 24 100
| device Reg_32bit_13.Reg_1bit.inverter_2.nmos.2 550 360
n data[0] gnd Reg_32bit_13.Reg_1bit.net_3 24 100
| device Reg_32bit_13.Reg_1bit.inverter_2.nmos.3 550 360
n data[0] gnd Reg_32bit_13.Reg_1bit.net_3 24 100
| device Reg_32bit_13.Reg_1bit.inverter_2.nmos.4 550 360
n data[0] gnd Reg_32bit_13.Reg_1bit.net_3 24 100
| device Reg_32bit_13.Reg_1bit.inverter_2.pmos.1 550 200
p data[0] vdd Reg_32bit_13.Reg_1bit.net_3 24 200
| device Reg_32bit_13.Reg_1bit.inverter_2.pmos.2 550 200
p data[0] vdd Reg_32bit_13.Reg_1bit.net_3 24 200
| device Reg_32bit_13.Reg_1bit.inverter_2.pmos.3 550 200
p data[0] vdd Reg_32bit_13.Reg_1bit.net_3 24 200
| device Reg_32bit_13.Reg_1bit.inverter_2.pmos.4 550 200
p data[0] vdd Reg_32bit_13.Reg_1bit.net_3 24 200
| end Reg_32bit_13.Reg_1bit.inverter_2
| device Reg_32bit_13.Reg_1bit.nmos_1 730 230
n inR1[14] Reg_32bit_13.Reg_1bit.net_2 out1[0] 24 100
| device Reg_32bit_13.Reg_1bit.nmos_2 730 360
n inR2[14] Reg_32bit_13.Reg_1bit.net_2 out2[0] 24 100
| end Reg_32bit_13.Reg_1bit
| begin Reg_32bit_13.Reg_1bit_1 510 230
| begin Reg_32bit_13.Reg_1bit_1.inverter 560 210
| device Reg_32bit_13.Reg_1bit_1.inverter.nmos 550 360
n Reg_32bit_13.Reg_1bit_1.net_2 gnd Reg_32bit_13.Reg_1bit_1.net_1 24 100
| device Reg_32bit_13.Reg_1bit_1.inverter.pmos 550 200
p Reg_32bit_13.Reg_1bit_1.net_2 vdd Reg_32bit_13.Reg_1bit_1.net_1 24 200
| end Reg_32bit_13.Reg_1bit_1.inverter
| device Reg_32bit_13.Reg_1bit_1.nmos.1 390 260
n w[14] Reg_32bit_13.Reg_1bit_1.net_3 Reg_32bit_13.Reg_1bit_1.net_1 24 100
| device Reg_32bit_13.Reg_1bit_1.nmos.2 390 260
n w[14] Reg_32bit_13.Reg_1bit_1.net_3 Reg_32bit_13.Reg_1bit_1.net_1 24 100
| device Reg_32bit_13.Reg_1bit_1.nmos.3 390 260
n w[14] Reg_32bit_13.Reg_1bit_1.net_3 Reg_32bit_13.Reg_1bit_1.net_1 24 100
| device Reg_32bit_13.Reg_1bit_1.nmos.4 390 260
n w[14] Reg_32bit_13.Reg_1bit_1.net_3 Reg_32bit_13.Reg_1bit_1.net_1 24 100
| begin Reg_32bit_13.Reg_1bit_1.inverter_1 550 380
| device Reg_32bit_13.Reg_1bit_1.inverter_1.nmos.1 550 360
n Reg_32bit_13.Reg_1bit_1.net_1 gnd Reg_32bit_13.Reg_1bit_1.net_2 24 100
| device Reg_32bit_13.Reg_1bit_1.inverter_1.nmos.2 550 360
n Reg_32bit_13.Reg_1bit_1.net_1 gnd Reg_32bit_13.Reg_1bit_1.net_2 24 100
| device Reg_32bit_13.Reg_1bit_1.inverter_1.nmos.3 550 360
n Reg_32bit_13.Reg_1bit_1.net_1 gnd Reg_32bit_13.Reg_1bit_1.net_2 24 100
| device Reg_32bit_13.Reg_1bit_1.inverter_1.nmos.4 550 360
n Reg_32bit_13.Reg_1bit_1.net_1 gnd Reg_32bit_13.Reg_1bit_1.net_2 24 100
| device Reg_32bit_13.Reg_1bit_1.inverter_1.pmos.1 550 200
p Reg_32bit_13.Reg_1bit_1.net_1 vdd Reg_32bit_13.Reg_1bit_1.net_2 24 200
| device Reg_32bit_13.Reg_1bit_1.inverter_1.pmos.2 550 200
p Reg_32bit_13.Reg_1bit_1.net_1 vdd Reg_32bit_13.Reg_1bit_1.net_2 24 200
| device Reg_32bit_13.Reg_1bit_1.inverter_1.pmos.3 550 200
p Reg_32bit_13.Reg_1bit_1.net_1 vdd Reg_32bit_13.Reg_1bit_1.net_2 24 200
| device Reg_32bit_13.Reg_1bit_1.inverter_1.pmos.4 550 200
p Reg_32bit_13.Reg_1bit_1.net_1 vdd Reg_32bit_13.Reg_1bit_1.net_2 24 200
| end Reg_32bit_13.Reg_1bit_1.inverter_1
| begin Reg_32bit_13.Reg_1bit_1.inverter_2 290 260
| device Reg_32bit_13.Reg_1bit_1.inverter_2.nmos.1 550 360
n data[1] gnd Reg_32bit_13.Reg_1bit_1.net_3 24 100
| device Reg_32bit_13.Reg_1bit_1.inverter_2.nmos.2 550 360
n data[1] gnd Reg_32bit_13.Reg_1bit_1.net_3 24 100
| device Reg_32bit_13.Reg_1bit_1.inverter_2.nmos.3 550 360
n data[1] gnd Reg_32bit_13.Reg_1bit_1.net_3 24 100
| device Reg_32bit_13.Reg_1bit_1.inverter_2.nmos.4 550 360
n data[1] gnd Reg_32bit_13.Reg_1bit_1.net_3 24 100
| device Reg_32bit_13.Reg_1bit_1.inverter_2.pmos.1 550 200
p data[1] vdd Reg_32bit_13.Reg_1bit_1.net_3 24 200
| device Reg_32bit_13.Reg_1bit_1.inverter_2.pmos.2 550 200
p data[1] vdd Reg_32bit_13.Reg_1bit_1.net_3 24 200
| device Reg_32bit_13.Reg_1bit_1.inverter_2.pmos.3 550 200
p data[1] vdd Reg_32bit_13.Reg_1bit_1.net_3 24 200
| device Reg_32bit_13.Reg_1bit_1.inverter_2.pmos.4 550 200
p data[1] vdd Reg_32bit_13.Reg_1bit_1.net_3 24 200
| end Reg_32bit_13.Reg_1bit_1.inverter_2
| device Reg_32bit_13.Reg_1bit_1.nmos_1 730 230
n inR1[14] Reg_32bit_13.Reg_1bit_1.net_2 out1[1] 24 100
| device Reg_32bit_13.Reg_1bit_1.nmos_2 730 360
n inR2[14] Reg_32bit_13.Reg_1bit_1.net_2 out2[1] 24 100
| end Reg_32bit_13.Reg_1bit_1
| begin Reg_32bit_13.Reg_1bit_2 510 360
| begin Reg_32bit_13.Reg_1bit_2.inverter 560 210
| device Reg_32bit_13.Reg_1bit_2.inverter.nmos 550 360
n Reg_32bit_13.Reg_1bit_2.net_2 gnd Reg_32bit_13.Reg_1bit_2.net_1 24 100
| device Reg_32bit_13.Reg_1bit_2.inverter.pmos 550 200
p Reg_32bit_13.Reg_1bit_2.net_2 vdd Reg_32bit_13.Reg_1bit_2.net_1 24 200
| end Reg_32bit_13.Reg_1bit_2.inverter
| device Reg_32bit_13.Reg_1bit_2.nmos.1 390 260
n w[14] Reg_32bit_13.Reg_1bit_2.net_3 Reg_32bit_13.Reg_1bit_2.net_1 24 100
| device Reg_32bit_13.Reg_1bit_2.nmos.2 390 260
n w[14] Reg_32bit_13.Reg_1bit_2.net_3 Reg_32bit_13.Reg_1bit_2.net_1 24 100
| device Reg_32bit_13.Reg_1bit_2.nmos.3 390 260
n w[14] Reg_32bit_13.Reg_1bit_2.net_3 Reg_32bit_13.Reg_1bit_2.net_1 24 100
| device Reg_32bit_13.Reg_1bit_2.nmos.4 390 260
n w[14] Reg_32bit_13.Reg_1bit_2.net_3 Reg_32bit_13.Reg_1bit_2.net_1 24 100
| begin Reg_32bit_13.Reg_1bit_2.inverter_1 550 380
| device Reg_32bit_13.Reg_1bit_2.inverter_1.nmos.1 550 360
n Reg_32bit_13.Reg_1bit_2.net_1 gnd Reg_32bit_13.Reg_1bit_2.net_2 24 100
| device Reg_32bit_13.Reg_1bit_2.inverter_1.nmos.2 550 360
n Reg_32bit_13.Reg_1bit_2.net_1 gnd Reg_32bit_13.Reg_1bit_2.net_2 24 100
| device Reg_32bit_13.Reg_1bit_2.inverter_1.nmos.3 550 360
n Reg_32bit_13.Reg_1bit_2.net_1 gnd Reg_32bit_13.Reg_1bit_2.net_2 24 100
| device Reg_32bit_13.Reg_1bit_2.inverter_1.nmos.4 550 360
n Reg_32bit_13.Reg_1bit_2.net_1 gnd Reg_32bit_13.Reg_1bit_2.net_2 24 100
| device Reg_32bit_13.Reg_1bit_2.inverter_1.pmos.1 550 200
p Reg_32bit_13.Reg_1bit_2.net_1 vdd Reg_32bit_13.Reg_1bit_2.net_2 24 200
| device Reg_32bit_13.Reg_1bit_2.inverter_1.pmos.2 550 200
p Reg_32bit_13.Reg_1bit_2.net_1 vdd Reg_32bit_13.Reg_1bit_2.net_2 24 200
| device Reg_32bit_13.Reg_1bit_2.inverter_1.pmos.3 550 200
p Reg_32bit_13.Reg_1bit_2.net_1 vdd Reg_32bit_13.Reg_1bit_2.net_2 24 200
| device Reg_32bit_13.Reg_1bit_2.inverter_1.pmos.4 550 200
p Reg_32bit_13.Reg_1bit_2.net_1 vdd Reg_32bit_13.Reg_1bit_2.net_2 24 200
| end Reg_32bit_13.Reg_1bit_2.inverter_1
| begin Reg_32bit_13.Reg_1bit_2.inverter_2 290 260
| device Reg_32bit_13.Reg_1bit_2.inverter_2.nmos.1 550 360
n data[2] gnd Reg_32bit_13.Reg_1bit_2.net_3 24 100
| device Reg_32bit_13.Reg_1bit_2.inverter_2.nmos.2 550 360
n data[2] gnd Reg_32bit_13.Reg_1bit_2.net_3 24 100
| device Reg_32bit_13.Reg_1bit_2.inverter_2.nmos.3 550 360
n data[2] gnd Reg_32bit_13.Reg_1bit_2.net_3 24 100
| device Reg_32bit_13.Reg_1bit_2.inverter_2.nmos.4 550 360
n data[2] gnd Reg_32bit_13.Reg_1bit_2.net_3 24 100
| device Reg_32bit_13.Reg_1bit_2.inverter_2.pmos.1 550 200
p data[2] vdd Reg_32bit_13.Reg_1bit_2.net_3 24 200
| device Reg_32bit_13.Reg_1bit_2.inverter_2.pmos.2 550 200
p data[2] vdd Reg_32bit_13.Reg_1bit_2.net_3 24 200
| device Reg_32bit_13.Reg_1bit_2.inverter_2.pmos.3 550 200
p data[2] vdd Reg_32bit_13.Reg_1bit_2.net_3 24 200
| device Reg_32bit_13.Reg_1bit_2.inverter_2.pmos.4 550 200
p data[2] vdd Reg_32bit_13.Reg_1bit_2.net_3 24 200
| end Reg_32bit_13.Reg_1bit_2.inverter_2
| device Reg_32bit_13.Reg_1bit_2.nmos_1 730 230
n inR1[14] Reg_32bit_13.Reg_1bit_2.net_2 out1[2] 24 100
| device Reg_32bit_13.Reg_1bit_2.nmos_2 730 360
n inR2[14] Reg_32bit_13.Reg_1bit_2.net_2 out2[2] 24 100
| end Reg_32bit_13.Reg_1bit_2
| begin Reg_32bit_13.Reg_1bit_3 510 490
| begin Reg_32bit_13.Reg_1bit_3.inverter 560 210
| device Reg_32bit_13.Reg_1bit_3.inverter.nmos 550 360
n Reg_32bit_13.Reg_1bit_3.net_2 gnd Reg_32bit_13.Reg_1bit_3.net_1 24 100
| device Reg_32bit_13.Reg_1bit_3.inverter.pmos 550 200
p Reg_32bit_13.Reg_1bit_3.net_2 vdd Reg_32bit_13.Reg_1bit_3.net_1 24 200
| end Reg_32bit_13.Reg_1bit_3.inverter
| device Reg_32bit_13.Reg_1bit_3.nmos.1 390 260
n w[14] Reg_32bit_13.Reg_1bit_3.net_3 Reg_32bit_13.Reg_1bit_3.net_1 24 100
| device Reg_32bit_13.Reg_1bit_3.nmos.2 390 260
n w[14] Reg_32bit_13.Reg_1bit_3.net_3 Reg_32bit_13.Reg_1bit_3.net_1 24 100
| device Reg_32bit_13.Reg_1bit_3.nmos.3 390 260
n w[14] Reg_32bit_13.Reg_1bit_3.net_3 Reg_32bit_13.Reg_1bit_3.net_1 24 100
| device Reg_32bit_13.Reg_1bit_3.nmos.4 390 260
n w[14] Reg_32bit_13.Reg_1bit_3.net_3 Reg_32bit_13.Reg_1bit_3.net_1 24 100
| begin Reg_32bit_13.Reg_1bit_3.inverter_1 550 380
| device Reg_32bit_13.Reg_1bit_3.inverter_1.nmos.1 550 360
n Reg_32bit_13.Reg_1bit_3.net_1 gnd Reg_32bit_13.Reg_1bit_3.net_2 24 100
| device Reg_32bit_13.Reg_1bit_3.inverter_1.nmos.2 550 360
n Reg_32bit_13.Reg_1bit_3.net_1 gnd Reg_32bit_13.Reg_1bit_3.net_2 24 100
| device Reg_32bit_13.Reg_1bit_3.inverter_1.nmos.3 550 360
n Reg_32bit_13.Reg_1bit_3.net_1 gnd Reg_32bit_13.Reg_1bit_3.net_2 24 100
| device Reg_32bit_13.Reg_1bit_3.inverter_1.nmos.4 550 360
n Reg_32bit_13.Reg_1bit_3.net_1 gnd Reg_32bit_13.Reg_1bit_3.net_2 24 100
| device Reg_32bit_13.Reg_1bit_3.inverter_1.pmos.1 550 200
p Reg_32bit_13.Reg_1bit_3.net_1 vdd Reg_32bit_13.Reg_1bit_3.net_2 24 200
| device Reg_32bit_13.Reg_1bit_3.inverter_1.pmos.2 550 200
p Reg_32bit_13.Reg_1bit_3.net_1 vdd Reg_32bit_13.Reg_1bit_3.net_2 24 200
| device Reg_32bit_13.Reg_1bit_3.inverter_1.pmos.3 550 200
p Reg_32bit_13.Reg_1bit_3.net_1 vdd Reg_32bit_13.Reg_1bit_3.net_2 24 200
| device Reg_32bit_13.Reg_1bit_3.inverter_1.pmos.4 550 200
p Reg_32bit_13.Reg_1bit_3.net_1 vdd Reg_32bit_13.Reg_1bit_3.net_2 24 200
| end Reg_32bit_13.Reg_1bit_3.inverter_1
| begin Reg_32bit_13.Reg_1bit_3.inverter_2 290 260
| device Reg_32bit_13.Reg_1bit_3.inverter_2.nmos.1 550 360
n data[3] gnd Reg_32bit_13.Reg_1bit_3.net_3 24 100
| device Reg_32bit_13.Reg_1bit_3.inverter_2.nmos.2 550 360
n data[3] gnd Reg_32bit_13.Reg_1bit_3.net_3 24 100
| device Reg_32bit_13.Reg_1bit_3.inverter_2.nmos.3 550 360
n data[3] gnd Reg_32bit_13.Reg_1bit_3.net_3 24 100
| device Reg_32bit_13.Reg_1bit_3.inverter_2.nmos.4 550 360
n data[3] gnd Reg_32bit_13.Reg_1bit_3.net_3 24 100
| device Reg_32bit_13.Reg_1bit_3.inverter_2.pmos.1 550 200
p data[3] vdd Reg_32bit_13.Reg_1bit_3.net_3 24 200
| device Reg_32bit_13.Reg_1bit_3.inverter_2.pmos.2 550 200
p data[3] vdd Reg_32bit_13.Reg_1bit_3.net_3 24 200
| device Reg_32bit_13.Reg_1bit_3.inverter_2.pmos.3 550 200
p data[3] vdd Reg_32bit_13.Reg_1bit_3.net_3 24 200
| device Reg_32bit_13.Reg_1bit_3.inverter_2.pmos.4 550 200
p data[3] vdd Reg_32bit_13.Reg_1bit_3.net_3 24 200
| end Reg_32bit_13.Reg_1bit_3.inverter_2
| device Reg_32bit_13.Reg_1bit_3.nmos_1 730 230
n inR1[14] Reg_32bit_13.Reg_1bit_3.net_2 out1[3] 24 100
| device Reg_32bit_13.Reg_1bit_3.nmos_2 730 360
n inR2[14] Reg_32bit_13.Reg_1bit_3.net_2 out2[3] 24 100
| end Reg_32bit_13.Reg_1bit_3
| begin Reg_32bit_13.Reg_1bit_4 510 620
| begin Reg_32bit_13.Reg_1bit_4.inverter 560 210
| device Reg_32bit_13.Reg_1bit_4.inverter.nmos 550 360
n Reg_32bit_13.Reg_1bit_4.net_2 gnd Reg_32bit_13.Reg_1bit_4.net_1 24 100
| device Reg_32bit_13.Reg_1bit_4.inverter.pmos 550 200
p Reg_32bit_13.Reg_1bit_4.net_2 vdd Reg_32bit_13.Reg_1bit_4.net_1 24 200
| end Reg_32bit_13.Reg_1bit_4.inverter
| device Reg_32bit_13.Reg_1bit_4.nmos.1 390 260
n w[14] Reg_32bit_13.Reg_1bit_4.net_3 Reg_32bit_13.Reg_1bit_4.net_1 24 100
| device Reg_32bit_13.Reg_1bit_4.nmos.2 390 260
n w[14] Reg_32bit_13.Reg_1bit_4.net_3 Reg_32bit_13.Reg_1bit_4.net_1 24 100
| device Reg_32bit_13.Reg_1bit_4.nmos.3 390 260
n w[14] Reg_32bit_13.Reg_1bit_4.net_3 Reg_32bit_13.Reg_1bit_4.net_1 24 100
| device Reg_32bit_13.Reg_1bit_4.nmos.4 390 260
n w[14] Reg_32bit_13.Reg_1bit_4.net_3 Reg_32bit_13.Reg_1bit_4.net_1 24 100
| begin Reg_32bit_13.Reg_1bit_4.inverter_1 550 380
| device Reg_32bit_13.Reg_1bit_4.inverter_1.nmos.1 550 360
n Reg_32bit_13.Reg_1bit_4.net_1 gnd Reg_32bit_13.Reg_1bit_4.net_2 24 100
| device Reg_32bit_13.Reg_1bit_4.inverter_1.nmos.2 550 360
n Reg_32bit_13.Reg_1bit_4.net_1 gnd Reg_32bit_13.Reg_1bit_4.net_2 24 100
| device Reg_32bit_13.Reg_1bit_4.inverter_1.nmos.3 550 360
n Reg_32bit_13.Reg_1bit_4.net_1 gnd Reg_32bit_13.Reg_1bit_4.net_2 24 100
| device Reg_32bit_13.Reg_1bit_4.inverter_1.nmos.4 550 360
n Reg_32bit_13.Reg_1bit_4.net_1 gnd Reg_32bit_13.Reg_1bit_4.net_2 24 100
| device Reg_32bit_13.Reg_1bit_4.inverter_1.pmos.1 550 200
p Reg_32bit_13.Reg_1bit_4.net_1 vdd Reg_32bit_13.Reg_1bit_4.net_2 24 200
| device Reg_32bit_13.Reg_1bit_4.inverter_1.pmos.2 550 200
p Reg_32bit_13.Reg_1bit_4.net_1 vdd Reg_32bit_13.Reg_1bit_4.net_2 24 200
| device Reg_32bit_13.Reg_1bit_4.inverter_1.pmos.3 550 200
p Reg_32bit_13.Reg_1bit_4.net_1 vdd Reg_32bit_13.Reg_1bit_4.net_2 24 200
| device Reg_32bit_13.Reg_1bit_4.inverter_1.pmos.4 550 200
p Reg_32bit_13.Reg_1bit_4.net_1 vdd Reg_32bit_13.Reg_1bit_4.net_2 24 200
| end Reg_32bit_13.Reg_1bit_4.inverter_1
| begin Reg_32bit_13.Reg_1bit_4.inverter_2 290 260
| device Reg_32bit_13.Reg_1bit_4.inverter_2.nmos.1 550 360
n data[4] gnd Reg_32bit_13.Reg_1bit_4.net_3 24 100
| device Reg_32bit_13.Reg_1bit_4.inverter_2.nmos.2 550 360
n data[4] gnd Reg_32bit_13.Reg_1bit_4.net_3 24 100
| device Reg_32bit_13.Reg_1bit_4.inverter_2.nmos.3 550 360
n data[4] gnd Reg_32bit_13.Reg_1bit_4.net_3 24 100
| device Reg_32bit_13.Reg_1bit_4.inverter_2.nmos.4 550 360
n data[4] gnd Reg_32bit_13.Reg_1bit_4.net_3 24 100
| device Reg_32bit_13.Reg_1bit_4.inverter_2.pmos.1 550 200
p data[4] vdd Reg_32bit_13.Reg_1bit_4.net_3 24 200
| device Reg_32bit_13.Reg_1bit_4.inverter_2.pmos.2 550 200
p data[4] vdd Reg_32bit_13.Reg_1bit_4.net_3 24 200
| device Reg_32bit_13.Reg_1bit_4.inverter_2.pmos.3 550 200
p data[4] vdd Reg_32bit_13.Reg_1bit_4.net_3 24 200
| device Reg_32bit_13.Reg_1bit_4.inverter_2.pmos.4 550 200
p data[4] vdd Reg_32bit_13.Reg_1bit_4.net_3 24 200
| end Reg_32bit_13.Reg_1bit_4.inverter_2
| device Reg_32bit_13.Reg_1bit_4.nmos_1 730 230
n inR1[14] Reg_32bit_13.Reg_1bit_4.net_2 out1[4] 24 100
| device Reg_32bit_13.Reg_1bit_4.nmos_2 730 360
n inR2[14] Reg_32bit_13.Reg_1bit_4.net_2 out2[4] 24 100
| end Reg_32bit_13.Reg_1bit_4
| begin Reg_32bit_13.Reg_1bit_5 510 750
| begin Reg_32bit_13.Reg_1bit_5.inverter 560 210
| device Reg_32bit_13.Reg_1bit_5.inverter.nmos 550 360
n Reg_32bit_13.Reg_1bit_5.net_2 gnd Reg_32bit_13.Reg_1bit_5.net_1 24 100
| device Reg_32bit_13.Reg_1bit_5.inverter.pmos 550 200
p Reg_32bit_13.Reg_1bit_5.net_2 vdd Reg_32bit_13.Reg_1bit_5.net_1 24 200
| end Reg_32bit_13.Reg_1bit_5.inverter
| device Reg_32bit_13.Reg_1bit_5.nmos.1 390 260
n w[14] Reg_32bit_13.Reg_1bit_5.net_3 Reg_32bit_13.Reg_1bit_5.net_1 24 100
| device Reg_32bit_13.Reg_1bit_5.nmos.2 390 260
n w[14] Reg_32bit_13.Reg_1bit_5.net_3 Reg_32bit_13.Reg_1bit_5.net_1 24 100
| device Reg_32bit_13.Reg_1bit_5.nmos.3 390 260
n w[14] Reg_32bit_13.Reg_1bit_5.net_3 Reg_32bit_13.Reg_1bit_5.net_1 24 100
| device Reg_32bit_13.Reg_1bit_5.nmos.4 390 260
n w[14] Reg_32bit_13.Reg_1bit_5.net_3 Reg_32bit_13.Reg_1bit_5.net_1 24 100
| begin Reg_32bit_13.Reg_1bit_5.inverter_1 550 380
| device Reg_32bit_13.Reg_1bit_5.inverter_1.nmos.1 550 360
n Reg_32bit_13.Reg_1bit_5.net_1 gnd Reg_32bit_13.Reg_1bit_5.net_2 24 100
| device Reg_32bit_13.Reg_1bit_5.inverter_1.nmos.2 550 360
n Reg_32bit_13.Reg_1bit_5.net_1 gnd Reg_32bit_13.Reg_1bit_5.net_2 24 100
| device Reg_32bit_13.Reg_1bit_5.inverter_1.nmos.3 550 360
n Reg_32bit_13.Reg_1bit_5.net_1 gnd Reg_32bit_13.Reg_1bit_5.net_2 24 100
| device Reg_32bit_13.Reg_1bit_5.inverter_1.nmos.4 550 360
n Reg_32bit_13.Reg_1bit_5.net_1 gnd Reg_32bit_13.Reg_1bit_5.net_2 24 100
| device Reg_32bit_13.Reg_1bit_5.inverter_1.pmos.1 550 200
p Reg_32bit_13.Reg_1bit_5.net_1 vdd Reg_32bit_13.Reg_1bit_5.net_2 24 200
| device Reg_32bit_13.Reg_1bit_5.inverter_1.pmos.2 550 200
p Reg_32bit_13.Reg_1bit_5.net_1 vdd Reg_32bit_13.Reg_1bit_5.net_2 24 200
| device Reg_32bit_13.Reg_1bit_5.inverter_1.pmos.3 550 200
p Reg_32bit_13.Reg_1bit_5.net_1 vdd Reg_32bit_13.Reg_1bit_5.net_2 24 200
| device Reg_32bit_13.Reg_1bit_5.inverter_1.pmos.4 550 200
p Reg_32bit_13.Reg_1bit_5.net_1 vdd Reg_32bit_13.Reg_1bit_5.net_2 24 200
| end Reg_32bit_13.Reg_1bit_5.inverter_1
| begin Reg_32bit_13.Reg_1bit_5.inverter_2 290 260
| device Reg_32bit_13.Reg_1bit_5.inverter_2.nmos.1 550 360
n data[5] gnd Reg_32bit_13.Reg_1bit_5.net_3 24 100
| device Reg_32bit_13.Reg_1bit_5.inverter_2.nmos.2 550 360
n data[5] gnd Reg_32bit_13.Reg_1bit_5.net_3 24 100
| device Reg_32bit_13.Reg_1bit_5.inverter_2.nmos.3 550 360
n data[5] gnd Reg_32bit_13.Reg_1bit_5.net_3 24 100
| device Reg_32bit_13.Reg_1bit_5.inverter_2.nmos.4 550 360
n data[5] gnd Reg_32bit_13.Reg_1bit_5.net_3 24 100
| device Reg_32bit_13.Reg_1bit_5.inverter_2.pmos.1 550 200
p data[5] vdd Reg_32bit_13.Reg_1bit_5.net_3 24 200
| device Reg_32bit_13.Reg_1bit_5.inverter_2.pmos.2 550 200
p data[5] vdd Reg_32bit_13.Reg_1bit_5.net_3 24 200
| device Reg_32bit_13.Reg_1bit_5.inverter_2.pmos.3 550 200
p data[5] vdd Reg_32bit_13.Reg_1bit_5.net_3 24 200
| device Reg_32bit_13.Reg_1bit_5.inverter_2.pmos.4 550 200
p data[5] vdd Reg_32bit_13.Reg_1bit_5.net_3 24 200
| end Reg_32bit_13.Reg_1bit_5.inverter_2
| device Reg_32bit_13.Reg_1bit_5.nmos_1 730 230
n inR1[14] Reg_32bit_13.Reg_1bit_5.net_2 out1[5] 24 100
| device Reg_32bit_13.Reg_1bit_5.nmos_2 730 360
n inR2[14] Reg_32bit_13.Reg_1bit_5.net_2 out2[5] 24 100
| end Reg_32bit_13.Reg_1bit_5
| begin Reg_32bit_13.Reg_1bit_6 510 880
| begin Reg_32bit_13.Reg_1bit_6.inverter 560 210
| device Reg_32bit_13.Reg_1bit_6.inverter.nmos 550 360
n Reg_32bit_13.Reg_1bit_6.net_2 gnd Reg_32bit_13.Reg_1bit_6.net_1 24 100
| device Reg_32bit_13.Reg_1bit_6.inverter.pmos 550 200
p Reg_32bit_13.Reg_1bit_6.net_2 vdd Reg_32bit_13.Reg_1bit_6.net_1 24 200
| end Reg_32bit_13.Reg_1bit_6.inverter
| device Reg_32bit_13.Reg_1bit_6.nmos.1 390 260
n w[14] Reg_32bit_13.Reg_1bit_6.net_3 Reg_32bit_13.Reg_1bit_6.net_1 24 100
| device Reg_32bit_13.Reg_1bit_6.nmos.2 390 260
n w[14] Reg_32bit_13.Reg_1bit_6.net_3 Reg_32bit_13.Reg_1bit_6.net_1 24 100
| device Reg_32bit_13.Reg_1bit_6.nmos.3 390 260
n w[14] Reg_32bit_13.Reg_1bit_6.net_3 Reg_32bit_13.Reg_1bit_6.net_1 24 100
| device Reg_32bit_13.Reg_1bit_6.nmos.4 390 260
n w[14] Reg_32bit_13.Reg_1bit_6.net_3 Reg_32bit_13.Reg_1bit_6.net_1 24 100
| begin Reg_32bit_13.Reg_1bit_6.inverter_1 550 380
| device Reg_32bit_13.Reg_1bit_6.inverter_1.nmos.1 550 360
n Reg_32bit_13.Reg_1bit_6.net_1 gnd Reg_32bit_13.Reg_1bit_6.net_2 24 100
| device Reg_32bit_13.Reg_1bit_6.inverter_1.nmos.2 550 360
n Reg_32bit_13.Reg_1bit_6.net_1 gnd Reg_32bit_13.Reg_1bit_6.net_2 24 100
| device Reg_32bit_13.Reg_1bit_6.inverter_1.nmos.3 550 360
n Reg_32bit_13.Reg_1bit_6.net_1 gnd Reg_32bit_13.Reg_1bit_6.net_2 24 100
| device Reg_32bit_13.Reg_1bit_6.inverter_1.nmos.4 550 360
n Reg_32bit_13.Reg_1bit_6.net_1 gnd Reg_32bit_13.Reg_1bit_6.net_2 24 100
| device Reg_32bit_13.Reg_1bit_6.inverter_1.pmos.1 550 200
p Reg_32bit_13.Reg_1bit_6.net_1 vdd Reg_32bit_13.Reg_1bit_6.net_2 24 200
| device Reg_32bit_13.Reg_1bit_6.inverter_1.pmos.2 550 200
p Reg_32bit_13.Reg_1bit_6.net_1 vdd Reg_32bit_13.Reg_1bit_6.net_2 24 200
| device Reg_32bit_13.Reg_1bit_6.inverter_1.pmos.3 550 200
p Reg_32bit_13.Reg_1bit_6.net_1 vdd Reg_32bit_13.Reg_1bit_6.net_2 24 200
| device Reg_32bit_13.Reg_1bit_6.inverter_1.pmos.4 550 200
p Reg_32bit_13.Reg_1bit_6.net_1 vdd Reg_32bit_13.Reg_1bit_6.net_2 24 200
| end Reg_32bit_13.Reg_1bit_6.inverter_1
| begin Reg_32bit_13.Reg_1bit_6.inverter_2 290 260
| device Reg_32bit_13.Reg_1bit_6.inverter_2.nmos.1 550 360
n data[6] gnd Reg_32bit_13.Reg_1bit_6.net_3 24 100
| device Reg_32bit_13.Reg_1bit_6.inverter_2.nmos.2 550 360
n data[6] gnd Reg_32bit_13.Reg_1bit_6.net_3 24 100
| device Reg_32bit_13.Reg_1bit_6.inverter_2.nmos.3 550 360
n data[6] gnd Reg_32bit_13.Reg_1bit_6.net_3 24 100
| device Reg_32bit_13.Reg_1bit_6.inverter_2.nmos.4 550 360
n data[6] gnd Reg_32bit_13.Reg_1bit_6.net_3 24 100
| device Reg_32bit_13.Reg_1bit_6.inverter_2.pmos.1 550 200
p data[6] vdd Reg_32bit_13.Reg_1bit_6.net_3 24 200
| device Reg_32bit_13.Reg_1bit_6.inverter_2.pmos.2 550 200
p data[6] vdd Reg_32bit_13.Reg_1bit_6.net_3 24 200
| device Reg_32bit_13.Reg_1bit_6.inverter_2.pmos.3 550 200
p data[6] vdd Reg_32bit_13.Reg_1bit_6.net_3 24 200
| device Reg_32bit_13.Reg_1bit_6.inverter_2.pmos.4 550 200
p data[6] vdd Reg_32bit_13.Reg_1bit_6.net_3 24 200
| end Reg_32bit_13.Reg_1bit_6.inverter_2
| device Reg_32bit_13.Reg_1bit_6.nmos_1 730 230
n inR1[14] Reg_32bit_13.Reg_1bit_6.net_2 out1[6] 24 100
| device Reg_32bit_13.Reg_1bit_6.nmos_2 730 360
n inR2[14] Reg_32bit_13.Reg_1bit_6.net_2 out2[6] 24 100
| end Reg_32bit_13.Reg_1bit_6
| begin Reg_32bit_13.Reg_1bit_7 510 1010
| begin Reg_32bit_13.Reg_1bit_7.inverter 560 210
| device Reg_32bit_13.Reg_1bit_7.inverter.nmos 550 360
n Reg_32bit_13.Reg_1bit_7.net_2 gnd Reg_32bit_13.Reg_1bit_7.net_1 24 100
| device Reg_32bit_13.Reg_1bit_7.inverter.pmos 550 200
p Reg_32bit_13.Reg_1bit_7.net_2 vdd Reg_32bit_13.Reg_1bit_7.net_1 24 200
| end Reg_32bit_13.Reg_1bit_7.inverter
| device Reg_32bit_13.Reg_1bit_7.nmos.1 390 260
n w[14] Reg_32bit_13.Reg_1bit_7.net_3 Reg_32bit_13.Reg_1bit_7.net_1 24 100
| device Reg_32bit_13.Reg_1bit_7.nmos.2 390 260
n w[14] Reg_32bit_13.Reg_1bit_7.net_3 Reg_32bit_13.Reg_1bit_7.net_1 24 100
| device Reg_32bit_13.Reg_1bit_7.nmos.3 390 260
n w[14] Reg_32bit_13.Reg_1bit_7.net_3 Reg_32bit_13.Reg_1bit_7.net_1 24 100
| device Reg_32bit_13.Reg_1bit_7.nmos.4 390 260
n w[14] Reg_32bit_13.Reg_1bit_7.net_3 Reg_32bit_13.Reg_1bit_7.net_1 24 100
| begin Reg_32bit_13.Reg_1bit_7.inverter_1 550 380
| device Reg_32bit_13.Reg_1bit_7.inverter_1.nmos.1 550 360
n Reg_32bit_13.Reg_1bit_7.net_1 gnd Reg_32bit_13.Reg_1bit_7.net_2 24 100
| device Reg_32bit_13.Reg_1bit_7.inverter_1.nmos.2 550 360
n Reg_32bit_13.Reg_1bit_7.net_1 gnd Reg_32bit_13.Reg_1bit_7.net_2 24 100
| device Reg_32bit_13.Reg_1bit_7.inverter_1.nmos.3 550 360
n Reg_32bit_13.Reg_1bit_7.net_1 gnd Reg_32bit_13.Reg_1bit_7.net_2 24 100
| device Reg_32bit_13.Reg_1bit_7.inverter_1.nmos.4 550 360
n Reg_32bit_13.Reg_1bit_7.net_1 gnd Reg_32bit_13.Reg_1bit_7.net_2 24 100
| device Reg_32bit_13.Reg_1bit_7.inverter_1.pmos.1 550 200
p Reg_32bit_13.Reg_1bit_7.net_1 vdd Reg_32bit_13.Reg_1bit_7.net_2 24 200
| device Reg_32bit_13.Reg_1bit_7.inverter_1.pmos.2 550 200
p Reg_32bit_13.Reg_1bit_7.net_1 vdd Reg_32bit_13.Reg_1bit_7.net_2 24 200
| device Reg_32bit_13.Reg_1bit_7.inverter_1.pmos.3 550 200
p Reg_32bit_13.Reg_1bit_7.net_1 vdd Reg_32bit_13.Reg_1bit_7.net_2 24 200
| device Reg_32bit_13.Reg_1bit_7.inverter_1.pmos.4 550 200
p Reg_32bit_13.Reg_1bit_7.net_1 vdd Reg_32bit_13.Reg_1bit_7.net_2 24 200
| end Reg_32bit_13.Reg_1bit_7.inverter_1
| begin Reg_32bit_13.Reg_1bit_7.inverter_2 290 260
| device Reg_32bit_13.Reg_1bit_7.inverter_2.nmos.1 550 360
n data[7] gnd Reg_32bit_13.Reg_1bit_7.net_3 24 100
| device Reg_32bit_13.Reg_1bit_7.inverter_2.nmos.2 550 360
n data[7] gnd Reg_32bit_13.Reg_1bit_7.net_3 24 100
| device Reg_32bit_13.Reg_1bit_7.inverter_2.nmos.3 550 360
n data[7] gnd Reg_32bit_13.Reg_1bit_7.net_3 24 100
| device Reg_32bit_13.Reg_1bit_7.inverter_2.nmos.4 550 360
n data[7] gnd Reg_32bit_13.Reg_1bit_7.net_3 24 100
| device Reg_32bit_13.Reg_1bit_7.inverter_2.pmos.1 550 200
p data[7] vdd Reg_32bit_13.Reg_1bit_7.net_3 24 200
| device Reg_32bit_13.Reg_1bit_7.inverter_2.pmos.2 550 200
p data[7] vdd Reg_32bit_13.Reg_1bit_7.net_3 24 200
| device Reg_32bit_13.Reg_1bit_7.inverter_2.pmos.3 550 200
p data[7] vdd Reg_32bit_13.Reg_1bit_7.net_3 24 200
| device Reg_32bit_13.Reg_1bit_7.inverter_2.pmos.4 550 200
p data[7] vdd Reg_32bit_13.Reg_1bit_7.net_3 24 200
| end Reg_32bit_13.Reg_1bit_7.inverter_2
| device Reg_32bit_13.Reg_1bit_7.nmos_1 730 230
n inR1[14] Reg_32bit_13.Reg_1bit_7.net_2 out1[7] 24 100
| device Reg_32bit_13.Reg_1bit_7.nmos_2 730 360
n inR2[14] Reg_32bit_13.Reg_1bit_7.net_2 out2[7] 24 100
| end Reg_32bit_13.Reg_1bit_7
| begin Reg_32bit_13.Reg_1bit_8 510 1150
| begin Reg_32bit_13.Reg_1bit_8.inverter 560 210
| device Reg_32bit_13.Reg_1bit_8.inverter.nmos 550 360
n Reg_32bit_13.Reg_1bit_8.net_2 gnd Reg_32bit_13.Reg_1bit_8.net_1 24 100
| device Reg_32bit_13.Reg_1bit_8.inverter.pmos 550 200
p Reg_32bit_13.Reg_1bit_8.net_2 vdd Reg_32bit_13.Reg_1bit_8.net_1 24 200
| end Reg_32bit_13.Reg_1bit_8.inverter
| device Reg_32bit_13.Reg_1bit_8.nmos.1 390 260
n w[14] Reg_32bit_13.Reg_1bit_8.net_3 Reg_32bit_13.Reg_1bit_8.net_1 24 100
| device Reg_32bit_13.Reg_1bit_8.nmos.2 390 260
n w[14] Reg_32bit_13.Reg_1bit_8.net_3 Reg_32bit_13.Reg_1bit_8.net_1 24 100
| device Reg_32bit_13.Reg_1bit_8.nmos.3 390 260
n w[14] Reg_32bit_13.Reg_1bit_8.net_3 Reg_32bit_13.Reg_1bit_8.net_1 24 100
| device Reg_32bit_13.Reg_1bit_8.nmos.4 390 260
n w[14] Reg_32bit_13.Reg_1bit_8.net_3 Reg_32bit_13.Reg_1bit_8.net_1 24 100
| begin Reg_32bit_13.Reg_1bit_8.inverter_1 550 380
| device Reg_32bit_13.Reg_1bit_8.inverter_1.nmos.1 550 360
n Reg_32bit_13.Reg_1bit_8.net_1 gnd Reg_32bit_13.Reg_1bit_8.net_2 24 100
| device Reg_32bit_13.Reg_1bit_8.inverter_1.nmos.2 550 360
n Reg_32bit_13.Reg_1bit_8.net_1 gnd Reg_32bit_13.Reg_1bit_8.net_2 24 100
| device Reg_32bit_13.Reg_1bit_8.inverter_1.nmos.3 550 360
n Reg_32bit_13.Reg_1bit_8.net_1 gnd Reg_32bit_13.Reg_1bit_8.net_2 24 100
| device Reg_32bit_13.Reg_1bit_8.inverter_1.nmos.4 550 360
n Reg_32bit_13.Reg_1bit_8.net_1 gnd Reg_32bit_13.Reg_1bit_8.net_2 24 100
| device Reg_32bit_13.Reg_1bit_8.inverter_1.pmos.1 550 200
p Reg_32bit_13.Reg_1bit_8.net_1 vdd Reg_32bit_13.Reg_1bit_8.net_2 24 200
| device Reg_32bit_13.Reg_1bit_8.inverter_1.pmos.2 550 200
p Reg_32bit_13.Reg_1bit_8.net_1 vdd Reg_32bit_13.Reg_1bit_8.net_2 24 200
| device Reg_32bit_13.Reg_1bit_8.inverter_1.pmos.3 550 200
p Reg_32bit_13.Reg_1bit_8.net_1 vdd Reg_32bit_13.Reg_1bit_8.net_2 24 200
| device Reg_32bit_13.Reg_1bit_8.inverter_1.pmos.4 550 200
p Reg_32bit_13.Reg_1bit_8.net_1 vdd Reg_32bit_13.Reg_1bit_8.net_2 24 200
| end Reg_32bit_13.Reg_1bit_8.inverter_1
| begin Reg_32bit_13.Reg_1bit_8.inverter_2 290 260
| device Reg_32bit_13.Reg_1bit_8.inverter_2.nmos.1 550 360
n data[8] gnd Reg_32bit_13.Reg_1bit_8.net_3 24 100
| device Reg_32bit_13.Reg_1bit_8.inverter_2.nmos.2 550 360
n data[8] gnd Reg_32bit_13.Reg_1bit_8.net_3 24 100
| device Reg_32bit_13.Reg_1bit_8.inverter_2.nmos.3 550 360
n data[8] gnd Reg_32bit_13.Reg_1bit_8.net_3 24 100
| device Reg_32bit_13.Reg_1bit_8.inverter_2.nmos.4 550 360
n data[8] gnd Reg_32bit_13.Reg_1bit_8.net_3 24 100
| device Reg_32bit_13.Reg_1bit_8.inverter_2.pmos.1 550 200
p data[8] vdd Reg_32bit_13.Reg_1bit_8.net_3 24 200
| device Reg_32bit_13.Reg_1bit_8.inverter_2.pmos.2 550 200
p data[8] vdd Reg_32bit_13.Reg_1bit_8.net_3 24 200
| device Reg_32bit_13.Reg_1bit_8.inverter_2.pmos.3 550 200
p data[8] vdd Reg_32bit_13.Reg_1bit_8.net_3 24 200
| device Reg_32bit_13.Reg_1bit_8.inverter_2.pmos.4 550 200
p data[8] vdd Reg_32bit_13.Reg_1bit_8.net_3 24 200
| end Reg_32bit_13.Reg_1bit_8.inverter_2
| device Reg_32bit_13.Reg_1bit_8.nmos_1 730 230
n inR1[14] Reg_32bit_13.Reg_1bit_8.net_2 out1[8] 24 100
| device Reg_32bit_13.Reg_1bit_8.nmos_2 730 360
n inR2[14] Reg_32bit_13.Reg_1bit_8.net_2 out2[8] 24 100
| end Reg_32bit_13.Reg_1bit_8
| begin Reg_32bit_13.Reg_1bit_9 510 1280
| begin Reg_32bit_13.Reg_1bit_9.inverter 560 210
| device Reg_32bit_13.Reg_1bit_9.inverter.nmos 550 360
n Reg_32bit_13.Reg_1bit_9.net_2 gnd Reg_32bit_13.Reg_1bit_9.net_1 24 100
| device Reg_32bit_13.Reg_1bit_9.inverter.pmos 550 200
p Reg_32bit_13.Reg_1bit_9.net_2 vdd Reg_32bit_13.Reg_1bit_9.net_1 24 200
| end Reg_32bit_13.Reg_1bit_9.inverter
| device Reg_32bit_13.Reg_1bit_9.nmos.1 390 260
n w[14] Reg_32bit_13.Reg_1bit_9.net_3 Reg_32bit_13.Reg_1bit_9.net_1 24 100
| device Reg_32bit_13.Reg_1bit_9.nmos.2 390 260
n w[14] Reg_32bit_13.Reg_1bit_9.net_3 Reg_32bit_13.Reg_1bit_9.net_1 24 100
| device Reg_32bit_13.Reg_1bit_9.nmos.3 390 260
n w[14] Reg_32bit_13.Reg_1bit_9.net_3 Reg_32bit_13.Reg_1bit_9.net_1 24 100
| device Reg_32bit_13.Reg_1bit_9.nmos.4 390 260
n w[14] Reg_32bit_13.Reg_1bit_9.net_3 Reg_32bit_13.Reg_1bit_9.net_1 24 100
| begin Reg_32bit_13.Reg_1bit_9.inverter_1 550 380
| device Reg_32bit_13.Reg_1bit_9.inverter_1.nmos.1 550 360
n Reg_32bit_13.Reg_1bit_9.net_1 gnd Reg_32bit_13.Reg_1bit_9.net_2 24 100
| device Reg_32bit_13.Reg_1bit_9.inverter_1.nmos.2 550 360
n Reg_32bit_13.Reg_1bit_9.net_1 gnd Reg_32bit_13.Reg_1bit_9.net_2 24 100
| device Reg_32bit_13.Reg_1bit_9.inverter_1.nmos.3 550 360
n Reg_32bit_13.Reg_1bit_9.net_1 gnd Reg_32bit_13.Reg_1bit_9.net_2 24 100
| device Reg_32bit_13.Reg_1bit_9.inverter_1.nmos.4 550 360
n Reg_32bit_13.Reg_1bit_9.net_1 gnd Reg_32bit_13.Reg_1bit_9.net_2 24 100
| device Reg_32bit_13.Reg_1bit_9.inverter_1.pmos.1 550 200
p Reg_32bit_13.Reg_1bit_9.net_1 vdd Reg_32bit_13.Reg_1bit_9.net_2 24 200
| device Reg_32bit_13.Reg_1bit_9.inverter_1.pmos.2 550 200
p Reg_32bit_13.Reg_1bit_9.net_1 vdd Reg_32bit_13.Reg_1bit_9.net_2 24 200
| device Reg_32bit_13.Reg_1bit_9.inverter_1.pmos.3 550 200
p Reg_32bit_13.Reg_1bit_9.net_1 vdd Reg_32bit_13.Reg_1bit_9.net_2 24 200
| device Reg_32bit_13.Reg_1bit_9.inverter_1.pmos.4 550 200
p Reg_32bit_13.Reg_1bit_9.net_1 vdd Reg_32bit_13.Reg_1bit_9.net_2 24 200
| end Reg_32bit_13.Reg_1bit_9.inverter_1
| begin Reg_32bit_13.Reg_1bit_9.inverter_2 290 260
| device Reg_32bit_13.Reg_1bit_9.inverter_2.nmos.1 550 360
n data[9] gnd Reg_32bit_13.Reg_1bit_9.net_3 24 100
| device Reg_32bit_13.Reg_1bit_9.inverter_2.nmos.2 550 360
n data[9] gnd Reg_32bit_13.Reg_1bit_9.net_3 24 100
| device Reg_32bit_13.Reg_1bit_9.inverter_2.nmos.3 550 360
n data[9] gnd Reg_32bit_13.Reg_1bit_9.net_3 24 100
| device Reg_32bit_13.Reg_1bit_9.inverter_2.nmos.4 550 360
n data[9] gnd Reg_32bit_13.Reg_1bit_9.net_3 24 100
| device Reg_32bit_13.Reg_1bit_9.inverter_2.pmos.1 550 200
p data[9] vdd Reg_32bit_13.Reg_1bit_9.net_3 24 200
| device Reg_32bit_13.Reg_1bit_9.inverter_2.pmos.2 550 200
p data[9] vdd Reg_32bit_13.Reg_1bit_9.net_3 24 200
| device Reg_32bit_13.Reg_1bit_9.inverter_2.pmos.3 550 200
p data[9] vdd Reg_32bit_13.Reg_1bit_9.net_3 24 200
| device Reg_32bit_13.Reg_1bit_9.inverter_2.pmos.4 550 200
p data[9] vdd Reg_32bit_13.Reg_1bit_9.net_3 24 200
| end Reg_32bit_13.Reg_1bit_9.inverter_2
| device Reg_32bit_13.Reg_1bit_9.nmos_1 730 230
n inR1[14] Reg_32bit_13.Reg_1bit_9.net_2 out1[9] 24 100
| device Reg_32bit_13.Reg_1bit_9.nmos_2 730 360
n inR2[14] Reg_32bit_13.Reg_1bit_9.net_2 out2[9] 24 100
| end Reg_32bit_13.Reg_1bit_9
| begin Reg_32bit_13.Reg_1bit_10 510 1410
| begin Reg_32bit_13.Reg_1bit_10.inverter 560 210
| device Reg_32bit_13.Reg_1bit_10.inverter.nmos 550 360
n Reg_32bit_13.Reg_1bit_10.net_2 gnd Reg_32bit_13.Reg_1bit_10.net_1 24 100
| device Reg_32bit_13.Reg_1bit_10.inverter.pmos 550 200
p Reg_32bit_13.Reg_1bit_10.net_2 vdd Reg_32bit_13.Reg_1bit_10.net_1 24 200
| end Reg_32bit_13.Reg_1bit_10.inverter
| device Reg_32bit_13.Reg_1bit_10.nmos.1 390 260
n w[14] Reg_32bit_13.Reg_1bit_10.net_3 Reg_32bit_13.Reg_1bit_10.net_1 24 100
| device Reg_32bit_13.Reg_1bit_10.nmos.2 390 260
n w[14] Reg_32bit_13.Reg_1bit_10.net_3 Reg_32bit_13.Reg_1bit_10.net_1 24 100
| device Reg_32bit_13.Reg_1bit_10.nmos.3 390 260
n w[14] Reg_32bit_13.Reg_1bit_10.net_3 Reg_32bit_13.Reg_1bit_10.net_1 24 100
| device Reg_32bit_13.Reg_1bit_10.nmos.4 390 260
n w[14] Reg_32bit_13.Reg_1bit_10.net_3 Reg_32bit_13.Reg_1bit_10.net_1 24 100
| begin Reg_32bit_13.Reg_1bit_10.inverter_1 550 380
| device Reg_32bit_13.Reg_1bit_10.inverter_1.nmos.1 550 360
n Reg_32bit_13.Reg_1bit_10.net_1 gnd Reg_32bit_13.Reg_1bit_10.net_2 24 100
| device Reg_32bit_13.Reg_1bit_10.inverter_1.nmos.2 550 360
n Reg_32bit_13.Reg_1bit_10.net_1 gnd Reg_32bit_13.Reg_1bit_10.net_2 24 100
| device Reg_32bit_13.Reg_1bit_10.inverter_1.nmos.3 550 360
n Reg_32bit_13.Reg_1bit_10.net_1 gnd Reg_32bit_13.Reg_1bit_10.net_2 24 100
| device Reg_32bit_13.Reg_1bit_10.inverter_1.nmos.4 550 360
n Reg_32bit_13.Reg_1bit_10.net_1 gnd Reg_32bit_13.Reg_1bit_10.net_2 24 100
| device Reg_32bit_13.Reg_1bit_10.inverter_1.pmos.1 550 200
p Reg_32bit_13.Reg_1bit_10.net_1 vdd Reg_32bit_13.Reg_1bit_10.net_2 24 200
| device Reg_32bit_13.Reg_1bit_10.inverter_1.pmos.2 550 200
p Reg_32bit_13.Reg_1bit_10.net_1 vdd Reg_32bit_13.Reg_1bit_10.net_2 24 200
| device Reg_32bit_13.Reg_1bit_10.inverter_1.pmos.3 550 200
p Reg_32bit_13.Reg_1bit_10.net_1 vdd Reg_32bit_13.Reg_1bit_10.net_2 24 200
| device Reg_32bit_13.Reg_1bit_10.inverter_1.pmos.4 550 200
p Reg_32bit_13.Reg_1bit_10.net_1 vdd Reg_32bit_13.Reg_1bit_10.net_2 24 200
| end Reg_32bit_13.Reg_1bit_10.inverter_1
| begin Reg_32bit_13.Reg_1bit_10.inverter_2 290 260
| device Reg_32bit_13.Reg_1bit_10.inverter_2.nmos.1 550 360
n data[10] gnd Reg_32bit_13.Reg_1bit_10.net_3 24 100
| device Reg_32bit_13.Reg_1bit_10.inverter_2.nmos.2 550 360
n data[10] gnd Reg_32bit_13.Reg_1bit_10.net_3 24 100
| device Reg_32bit_13.Reg_1bit_10.inverter_2.nmos.3 550 360
n data[10] gnd Reg_32bit_13.Reg_1bit_10.net_3 24 100
| device Reg_32bit_13.Reg_1bit_10.inverter_2.nmos.4 550 360
n data[10] gnd Reg_32bit_13.Reg_1bit_10.net_3 24 100
| device Reg_32bit_13.Reg_1bit_10.inverter_2.pmos.1 550 200
p data[10] vdd Reg_32bit_13.Reg_1bit_10.net_3 24 200
| device Reg_32bit_13.Reg_1bit_10.inverter_2.pmos.2 550 200
p data[10] vdd Reg_32bit_13.Reg_1bit_10.net_3 24 200
| device Reg_32bit_13.Reg_1bit_10.inverter_2.pmos.3 550 200
p data[10] vdd Reg_32bit_13.Reg_1bit_10.net_3 24 200
| device Reg_32bit_13.Reg_1bit_10.inverter_2.pmos.4 550 200
p data[10] vdd Reg_32bit_13.Reg_1bit_10.net_3 24 200
| end Reg_32bit_13.Reg_1bit_10.inverter_2
| device Reg_32bit_13.Reg_1bit_10.nmos_1 730 230
n inR1[14] Reg_32bit_13.Reg_1bit_10.net_2 out1[10] 24 100
| device Reg_32bit_13.Reg_1bit_10.nmos_2 730 360
n inR2[14] Reg_32bit_13.Reg_1bit_10.net_2 out2[10] 24 100
| end Reg_32bit_13.Reg_1bit_10
| begin Reg_32bit_13.Reg_1bit_11 510 1540
| begin Reg_32bit_13.Reg_1bit_11.inverter 560 210
| device Reg_32bit_13.Reg_1bit_11.inverter.nmos 550 360
n Reg_32bit_13.Reg_1bit_11.net_2 gnd Reg_32bit_13.Reg_1bit_11.net_1 24 100
| device Reg_32bit_13.Reg_1bit_11.inverter.pmos 550 200
p Reg_32bit_13.Reg_1bit_11.net_2 vdd Reg_32bit_13.Reg_1bit_11.net_1 24 200
| end Reg_32bit_13.Reg_1bit_11.inverter
| device Reg_32bit_13.Reg_1bit_11.nmos.1 390 260
n w[14] Reg_32bit_13.Reg_1bit_11.net_3 Reg_32bit_13.Reg_1bit_11.net_1 24 100
| device Reg_32bit_13.Reg_1bit_11.nmos.2 390 260
n w[14] Reg_32bit_13.Reg_1bit_11.net_3 Reg_32bit_13.Reg_1bit_11.net_1 24 100
| device Reg_32bit_13.Reg_1bit_11.nmos.3 390 260
n w[14] Reg_32bit_13.Reg_1bit_11.net_3 Reg_32bit_13.Reg_1bit_11.net_1 24 100
| device Reg_32bit_13.Reg_1bit_11.nmos.4 390 260
n w[14] Reg_32bit_13.Reg_1bit_11.net_3 Reg_32bit_13.Reg_1bit_11.net_1 24 100
| begin Reg_32bit_13.Reg_1bit_11.inverter_1 550 380
| device Reg_32bit_13.Reg_1bit_11.inverter_1.nmos.1 550 360
n Reg_32bit_13.Reg_1bit_11.net_1 gnd Reg_32bit_13.Reg_1bit_11.net_2 24 100
| device Reg_32bit_13.Reg_1bit_11.inverter_1.nmos.2 550 360
n Reg_32bit_13.Reg_1bit_11.net_1 gnd Reg_32bit_13.Reg_1bit_11.net_2 24 100
| device Reg_32bit_13.Reg_1bit_11.inverter_1.nmos.3 550 360
n Reg_32bit_13.Reg_1bit_11.net_1 gnd Reg_32bit_13.Reg_1bit_11.net_2 24 100
| device Reg_32bit_13.Reg_1bit_11.inverter_1.nmos.4 550 360
n Reg_32bit_13.Reg_1bit_11.net_1 gnd Reg_32bit_13.Reg_1bit_11.net_2 24 100
| device Reg_32bit_13.Reg_1bit_11.inverter_1.pmos.1 550 200
p Reg_32bit_13.Reg_1bit_11.net_1 vdd Reg_32bit_13.Reg_1bit_11.net_2 24 200
| device Reg_32bit_13.Reg_1bit_11.inverter_1.pmos.2 550 200
p Reg_32bit_13.Reg_1bit_11.net_1 vdd Reg_32bit_13.Reg_1bit_11.net_2 24 200
| device Reg_32bit_13.Reg_1bit_11.inverter_1.pmos.3 550 200
p Reg_32bit_13.Reg_1bit_11.net_1 vdd Reg_32bit_13.Reg_1bit_11.net_2 24 200
| device Reg_32bit_13.Reg_1bit_11.inverter_1.pmos.4 550 200
p Reg_32bit_13.Reg_1bit_11.net_1 vdd Reg_32bit_13.Reg_1bit_11.net_2 24 200
| end Reg_32bit_13.Reg_1bit_11.inverter_1
| begin Reg_32bit_13.Reg_1bit_11.inverter_2 290 260
| device Reg_32bit_13.Reg_1bit_11.inverter_2.nmos.1 550 360
n data[11] gnd Reg_32bit_13.Reg_1bit_11.net_3 24 100
| device Reg_32bit_13.Reg_1bit_11.inverter_2.nmos.2 550 360
n data[11] gnd Reg_32bit_13.Reg_1bit_11.net_3 24 100
| device Reg_32bit_13.Reg_1bit_11.inverter_2.nmos.3 550 360
n data[11] gnd Reg_32bit_13.Reg_1bit_11.net_3 24 100
| device Reg_32bit_13.Reg_1bit_11.inverter_2.nmos.4 550 360
n data[11] gnd Reg_32bit_13.Reg_1bit_11.net_3 24 100
| device Reg_32bit_13.Reg_1bit_11.inverter_2.pmos.1 550 200
p data[11] vdd Reg_32bit_13.Reg_1bit_11.net_3 24 200
| device Reg_32bit_13.Reg_1bit_11.inverter_2.pmos.2 550 200
p data[11] vdd Reg_32bit_13.Reg_1bit_11.net_3 24 200
| device Reg_32bit_13.Reg_1bit_11.inverter_2.pmos.3 550 200
p data[11] vdd Reg_32bit_13.Reg_1bit_11.net_3 24 200
| device Reg_32bit_13.Reg_1bit_11.inverter_2.pmos.4 550 200
p data[11] vdd Reg_32bit_13.Reg_1bit_11.net_3 24 200
| end Reg_32bit_13.Reg_1bit_11.inverter_2
| device Reg_32bit_13.Reg_1bit_11.nmos_1 730 230
n inR1[14] Reg_32bit_13.Reg_1bit_11.net_2 out1[11] 24 100
| device Reg_32bit_13.Reg_1bit_11.nmos_2 730 360
n inR2[14] Reg_32bit_13.Reg_1bit_11.net_2 out2[11] 24 100
| end Reg_32bit_13.Reg_1bit_11
| begin Reg_32bit_13.Reg_1bit_12 510 1670
| begin Reg_32bit_13.Reg_1bit_12.inverter 560 210
| device Reg_32bit_13.Reg_1bit_12.inverter.nmos 550 360
n Reg_32bit_13.Reg_1bit_12.net_2 gnd Reg_32bit_13.Reg_1bit_12.net_1 24 100
| device Reg_32bit_13.Reg_1bit_12.inverter.pmos 550 200
p Reg_32bit_13.Reg_1bit_12.net_2 vdd Reg_32bit_13.Reg_1bit_12.net_1 24 200
| end Reg_32bit_13.Reg_1bit_12.inverter
| device Reg_32bit_13.Reg_1bit_12.nmos.1 390 260
n w[14] Reg_32bit_13.Reg_1bit_12.net_3 Reg_32bit_13.Reg_1bit_12.net_1 24 100
| device Reg_32bit_13.Reg_1bit_12.nmos.2 390 260
n w[14] Reg_32bit_13.Reg_1bit_12.net_3 Reg_32bit_13.Reg_1bit_12.net_1 24 100
| device Reg_32bit_13.Reg_1bit_12.nmos.3 390 260
n w[14] Reg_32bit_13.Reg_1bit_12.net_3 Reg_32bit_13.Reg_1bit_12.net_1 24 100
| device Reg_32bit_13.Reg_1bit_12.nmos.4 390 260
n w[14] Reg_32bit_13.Reg_1bit_12.net_3 Reg_32bit_13.Reg_1bit_12.net_1 24 100
| begin Reg_32bit_13.Reg_1bit_12.inverter_1 550 380
| device Reg_32bit_13.Reg_1bit_12.inverter_1.nmos.1 550 360
n Reg_32bit_13.Reg_1bit_12.net_1 gnd Reg_32bit_13.Reg_1bit_12.net_2 24 100
| device Reg_32bit_13.Reg_1bit_12.inverter_1.nmos.2 550 360
n Reg_32bit_13.Reg_1bit_12.net_1 gnd Reg_32bit_13.Reg_1bit_12.net_2 24 100
| device Reg_32bit_13.Reg_1bit_12.inverter_1.nmos.3 550 360
n Reg_32bit_13.Reg_1bit_12.net_1 gnd Reg_32bit_13.Reg_1bit_12.net_2 24 100
| device Reg_32bit_13.Reg_1bit_12.inverter_1.nmos.4 550 360
n Reg_32bit_13.Reg_1bit_12.net_1 gnd Reg_32bit_13.Reg_1bit_12.net_2 24 100
| device Reg_32bit_13.Reg_1bit_12.inverter_1.pmos.1 550 200
p Reg_32bit_13.Reg_1bit_12.net_1 vdd Reg_32bit_13.Reg_1bit_12.net_2 24 200
| device Reg_32bit_13.Reg_1bit_12.inverter_1.pmos.2 550 200
p Reg_32bit_13.Reg_1bit_12.net_1 vdd Reg_32bit_13.Reg_1bit_12.net_2 24 200
| device Reg_32bit_13.Reg_1bit_12.inverter_1.pmos.3 550 200
p Reg_32bit_13.Reg_1bit_12.net_1 vdd Reg_32bit_13.Reg_1bit_12.net_2 24 200
| device Reg_32bit_13.Reg_1bit_12.inverter_1.pmos.4 550 200
p Reg_32bit_13.Reg_1bit_12.net_1 vdd Reg_32bit_13.Reg_1bit_12.net_2 24 200
| end Reg_32bit_13.Reg_1bit_12.inverter_1
| begin Reg_32bit_13.Reg_1bit_12.inverter_2 290 260
| device Reg_32bit_13.Reg_1bit_12.inverter_2.nmos.1 550 360
n data[12] gnd Reg_32bit_13.Reg_1bit_12.net_3 24 100
| device Reg_32bit_13.Reg_1bit_12.inverter_2.nmos.2 550 360
n data[12] gnd Reg_32bit_13.Reg_1bit_12.net_3 24 100
| device Reg_32bit_13.Reg_1bit_12.inverter_2.nmos.3 550 360
n data[12] gnd Reg_32bit_13.Reg_1bit_12.net_3 24 100
| device Reg_32bit_13.Reg_1bit_12.inverter_2.nmos.4 550 360
n data[12] gnd Reg_32bit_13.Reg_1bit_12.net_3 24 100
| device Reg_32bit_13.Reg_1bit_12.inverter_2.pmos.1 550 200
p data[12] vdd Reg_32bit_13.Reg_1bit_12.net_3 24 200
| device Reg_32bit_13.Reg_1bit_12.inverter_2.pmos.2 550 200
p data[12] vdd Reg_32bit_13.Reg_1bit_12.net_3 24 200
| device Reg_32bit_13.Reg_1bit_12.inverter_2.pmos.3 550 200
p data[12] vdd Reg_32bit_13.Reg_1bit_12.net_3 24 200
| device Reg_32bit_13.Reg_1bit_12.inverter_2.pmos.4 550 200
p data[12] vdd Reg_32bit_13.Reg_1bit_12.net_3 24 200
| end Reg_32bit_13.Reg_1bit_12.inverter_2
| device Reg_32bit_13.Reg_1bit_12.nmos_1 730 230
n inR1[14] Reg_32bit_13.Reg_1bit_12.net_2 out1[12] 24 100
| device Reg_32bit_13.Reg_1bit_12.nmos_2 730 360
n inR2[14] Reg_32bit_13.Reg_1bit_12.net_2 out2[12] 24 100
| end Reg_32bit_13.Reg_1bit_12
| begin Reg_32bit_13.Reg_1bit_13 510 1800
| begin Reg_32bit_13.Reg_1bit_13.inverter 560 210
| device Reg_32bit_13.Reg_1bit_13.inverter.nmos 550 360
n Reg_32bit_13.Reg_1bit_13.net_2 gnd Reg_32bit_13.Reg_1bit_13.net_1 24 100
| device Reg_32bit_13.Reg_1bit_13.inverter.pmos 550 200
p Reg_32bit_13.Reg_1bit_13.net_2 vdd Reg_32bit_13.Reg_1bit_13.net_1 24 200
| end Reg_32bit_13.Reg_1bit_13.inverter
| device Reg_32bit_13.Reg_1bit_13.nmos.1 390 260
n w[14] Reg_32bit_13.Reg_1bit_13.net_3 Reg_32bit_13.Reg_1bit_13.net_1 24 100
| device Reg_32bit_13.Reg_1bit_13.nmos.2 390 260
n w[14] Reg_32bit_13.Reg_1bit_13.net_3 Reg_32bit_13.Reg_1bit_13.net_1 24 100
| device Reg_32bit_13.Reg_1bit_13.nmos.3 390 260
n w[14] Reg_32bit_13.Reg_1bit_13.net_3 Reg_32bit_13.Reg_1bit_13.net_1 24 100
| device Reg_32bit_13.Reg_1bit_13.nmos.4 390 260
n w[14] Reg_32bit_13.Reg_1bit_13.net_3 Reg_32bit_13.Reg_1bit_13.net_1 24 100
| begin Reg_32bit_13.Reg_1bit_13.inverter_1 550 380
| device Reg_32bit_13.Reg_1bit_13.inverter_1.nmos.1 550 360
n Reg_32bit_13.Reg_1bit_13.net_1 gnd Reg_32bit_13.Reg_1bit_13.net_2 24 100
| device Reg_32bit_13.Reg_1bit_13.inverter_1.nmos.2 550 360
n Reg_32bit_13.Reg_1bit_13.net_1 gnd Reg_32bit_13.Reg_1bit_13.net_2 24 100
| device Reg_32bit_13.Reg_1bit_13.inverter_1.nmos.3 550 360
n Reg_32bit_13.Reg_1bit_13.net_1 gnd Reg_32bit_13.Reg_1bit_13.net_2 24 100
| device Reg_32bit_13.Reg_1bit_13.inverter_1.nmos.4 550 360
n Reg_32bit_13.Reg_1bit_13.net_1 gnd Reg_32bit_13.Reg_1bit_13.net_2 24 100
| device Reg_32bit_13.Reg_1bit_13.inverter_1.pmos.1 550 200
p Reg_32bit_13.Reg_1bit_13.net_1 vdd Reg_32bit_13.Reg_1bit_13.net_2 24 200
| device Reg_32bit_13.Reg_1bit_13.inverter_1.pmos.2 550 200
p Reg_32bit_13.Reg_1bit_13.net_1 vdd Reg_32bit_13.Reg_1bit_13.net_2 24 200
| device Reg_32bit_13.Reg_1bit_13.inverter_1.pmos.3 550 200
p Reg_32bit_13.Reg_1bit_13.net_1 vdd Reg_32bit_13.Reg_1bit_13.net_2 24 200
| device Reg_32bit_13.Reg_1bit_13.inverter_1.pmos.4 550 200
p Reg_32bit_13.Reg_1bit_13.net_1 vdd Reg_32bit_13.Reg_1bit_13.net_2 24 200
| end Reg_32bit_13.Reg_1bit_13.inverter_1
| begin Reg_32bit_13.Reg_1bit_13.inverter_2 290 260
| device Reg_32bit_13.Reg_1bit_13.inverter_2.nmos.1 550 360
n data[13] gnd Reg_32bit_13.Reg_1bit_13.net_3 24 100
| device Reg_32bit_13.Reg_1bit_13.inverter_2.nmos.2 550 360
n data[13] gnd Reg_32bit_13.Reg_1bit_13.net_3 24 100
| device Reg_32bit_13.Reg_1bit_13.inverter_2.nmos.3 550 360
n data[13] gnd Reg_32bit_13.Reg_1bit_13.net_3 24 100
| device Reg_32bit_13.Reg_1bit_13.inverter_2.nmos.4 550 360
n data[13] gnd Reg_32bit_13.Reg_1bit_13.net_3 24 100
| device Reg_32bit_13.Reg_1bit_13.inverter_2.pmos.1 550 200
p data[13] vdd Reg_32bit_13.Reg_1bit_13.net_3 24 200
| device Reg_32bit_13.Reg_1bit_13.inverter_2.pmos.2 550 200
p data[13] vdd Reg_32bit_13.Reg_1bit_13.net_3 24 200
| device Reg_32bit_13.Reg_1bit_13.inverter_2.pmos.3 550 200
p data[13] vdd Reg_32bit_13.Reg_1bit_13.net_3 24 200
| device Reg_32bit_13.Reg_1bit_13.inverter_2.pmos.4 550 200
p data[13] vdd Reg_32bit_13.Reg_1bit_13.net_3 24 200
| end Reg_32bit_13.Reg_1bit_13.inverter_2
| device Reg_32bit_13.Reg_1bit_13.nmos_1 730 230
n inR1[14] Reg_32bit_13.Reg_1bit_13.net_2 out1[13] 24 100
| device Reg_32bit_13.Reg_1bit_13.nmos_2 730 360
n inR2[14] Reg_32bit_13.Reg_1bit_13.net_2 out2[13] 24 100
| end Reg_32bit_13.Reg_1bit_13
| begin Reg_32bit_13.Reg_1bit_14 510 1930
| begin Reg_32bit_13.Reg_1bit_14.inverter 560 210
| device Reg_32bit_13.Reg_1bit_14.inverter.nmos 550 360
n Reg_32bit_13.Reg_1bit_14.net_2 gnd Reg_32bit_13.Reg_1bit_14.net_1 24 100
| device Reg_32bit_13.Reg_1bit_14.inverter.pmos 550 200
p Reg_32bit_13.Reg_1bit_14.net_2 vdd Reg_32bit_13.Reg_1bit_14.net_1 24 200
| end Reg_32bit_13.Reg_1bit_14.inverter
| device Reg_32bit_13.Reg_1bit_14.nmos.1 390 260
n w[14] Reg_32bit_13.Reg_1bit_14.net_3 Reg_32bit_13.Reg_1bit_14.net_1 24 100
| device Reg_32bit_13.Reg_1bit_14.nmos.2 390 260
n w[14] Reg_32bit_13.Reg_1bit_14.net_3 Reg_32bit_13.Reg_1bit_14.net_1 24 100
| device Reg_32bit_13.Reg_1bit_14.nmos.3 390 260
n w[14] Reg_32bit_13.Reg_1bit_14.net_3 Reg_32bit_13.Reg_1bit_14.net_1 24 100
| device Reg_32bit_13.Reg_1bit_14.nmos.4 390 260
n w[14] Reg_32bit_13.Reg_1bit_14.net_3 Reg_32bit_13.Reg_1bit_14.net_1 24 100
| begin Reg_32bit_13.Reg_1bit_14.inverter_1 550 380
| device Reg_32bit_13.Reg_1bit_14.inverter_1.nmos.1 550 360
n Reg_32bit_13.Reg_1bit_14.net_1 gnd Reg_32bit_13.Reg_1bit_14.net_2 24 100
| device Reg_32bit_13.Reg_1bit_14.inverter_1.nmos.2 550 360
n Reg_32bit_13.Reg_1bit_14.net_1 gnd Reg_32bit_13.Reg_1bit_14.net_2 24 100
| device Reg_32bit_13.Reg_1bit_14.inverter_1.nmos.3 550 360
n Reg_32bit_13.Reg_1bit_14.net_1 gnd Reg_32bit_13.Reg_1bit_14.net_2 24 100
| device Reg_32bit_13.Reg_1bit_14.inverter_1.nmos.4 550 360
n Reg_32bit_13.Reg_1bit_14.net_1 gnd Reg_32bit_13.Reg_1bit_14.net_2 24 100
| device Reg_32bit_13.Reg_1bit_14.inverter_1.pmos.1 550 200
p Reg_32bit_13.Reg_1bit_14.net_1 vdd Reg_32bit_13.Reg_1bit_14.net_2 24 200
| device Reg_32bit_13.Reg_1bit_14.inverter_1.pmos.2 550 200
p Reg_32bit_13.Reg_1bit_14.net_1 vdd Reg_32bit_13.Reg_1bit_14.net_2 24 200
| device Reg_32bit_13.Reg_1bit_14.inverter_1.pmos.3 550 200
p Reg_32bit_13.Reg_1bit_14.net_1 vdd Reg_32bit_13.Reg_1bit_14.net_2 24 200
| device Reg_32bit_13.Reg_1bit_14.inverter_1.pmos.4 550 200
p Reg_32bit_13.Reg_1bit_14.net_1 vdd Reg_32bit_13.Reg_1bit_14.net_2 24 200
| end Reg_32bit_13.Reg_1bit_14.inverter_1
| begin Reg_32bit_13.Reg_1bit_14.inverter_2 290 260
| device Reg_32bit_13.Reg_1bit_14.inverter_2.nmos.1 550 360
n data[14] gnd Reg_32bit_13.Reg_1bit_14.net_3 24 100
| device Reg_32bit_13.Reg_1bit_14.inverter_2.nmos.2 550 360
n data[14] gnd Reg_32bit_13.Reg_1bit_14.net_3 24 100
| device Reg_32bit_13.Reg_1bit_14.inverter_2.nmos.3 550 360
n data[14] gnd Reg_32bit_13.Reg_1bit_14.net_3 24 100
| device Reg_32bit_13.Reg_1bit_14.inverter_2.nmos.4 550 360
n data[14] gnd Reg_32bit_13.Reg_1bit_14.net_3 24 100
| device Reg_32bit_13.Reg_1bit_14.inverter_2.pmos.1 550 200
p data[14] vdd Reg_32bit_13.Reg_1bit_14.net_3 24 200
| device Reg_32bit_13.Reg_1bit_14.inverter_2.pmos.2 550 200
p data[14] vdd Reg_32bit_13.Reg_1bit_14.net_3 24 200
| device Reg_32bit_13.Reg_1bit_14.inverter_2.pmos.3 550 200
p data[14] vdd Reg_32bit_13.Reg_1bit_14.net_3 24 200
| device Reg_32bit_13.Reg_1bit_14.inverter_2.pmos.4 550 200
p data[14] vdd Reg_32bit_13.Reg_1bit_14.net_3 24 200
| end Reg_32bit_13.Reg_1bit_14.inverter_2
| device Reg_32bit_13.Reg_1bit_14.nmos_1 730 230
n inR1[14] Reg_32bit_13.Reg_1bit_14.net_2 out1[14] 24 100
| device Reg_32bit_13.Reg_1bit_14.nmos_2 730 360
n inR2[14] Reg_32bit_13.Reg_1bit_14.net_2 out2[14] 24 100
| end Reg_32bit_13.Reg_1bit_14
| begin Reg_32bit_13.Reg_1bit_15 510 2060
| begin Reg_32bit_13.Reg_1bit_15.inverter 560 210
| device Reg_32bit_13.Reg_1bit_15.inverter.nmos 550 360
n Reg_32bit_13.Reg_1bit_15.net_2 gnd Reg_32bit_13.Reg_1bit_15.net_1 24 100
| device Reg_32bit_13.Reg_1bit_15.inverter.pmos 550 200
p Reg_32bit_13.Reg_1bit_15.net_2 vdd Reg_32bit_13.Reg_1bit_15.net_1 24 200
| end Reg_32bit_13.Reg_1bit_15.inverter
| device Reg_32bit_13.Reg_1bit_15.nmos.1 390 260
n w[14] Reg_32bit_13.Reg_1bit_15.net_3 Reg_32bit_13.Reg_1bit_15.net_1 24 100
| device Reg_32bit_13.Reg_1bit_15.nmos.2 390 260
n w[14] Reg_32bit_13.Reg_1bit_15.net_3 Reg_32bit_13.Reg_1bit_15.net_1 24 100
| device Reg_32bit_13.Reg_1bit_15.nmos.3 390 260
n w[14] Reg_32bit_13.Reg_1bit_15.net_3 Reg_32bit_13.Reg_1bit_15.net_1 24 100
| device Reg_32bit_13.Reg_1bit_15.nmos.4 390 260
n w[14] Reg_32bit_13.Reg_1bit_15.net_3 Reg_32bit_13.Reg_1bit_15.net_1 24 100
| begin Reg_32bit_13.Reg_1bit_15.inverter_1 550 380
| device Reg_32bit_13.Reg_1bit_15.inverter_1.nmos.1 550 360
n Reg_32bit_13.Reg_1bit_15.net_1 gnd Reg_32bit_13.Reg_1bit_15.net_2 24 100
| device Reg_32bit_13.Reg_1bit_15.inverter_1.nmos.2 550 360
n Reg_32bit_13.Reg_1bit_15.net_1 gnd Reg_32bit_13.Reg_1bit_15.net_2 24 100
| device Reg_32bit_13.Reg_1bit_15.inverter_1.nmos.3 550 360
n Reg_32bit_13.Reg_1bit_15.net_1 gnd Reg_32bit_13.Reg_1bit_15.net_2 24 100
| device Reg_32bit_13.Reg_1bit_15.inverter_1.nmos.4 550 360
n Reg_32bit_13.Reg_1bit_15.net_1 gnd Reg_32bit_13.Reg_1bit_15.net_2 24 100
| device Reg_32bit_13.Reg_1bit_15.inverter_1.pmos.1 550 200
p Reg_32bit_13.Reg_1bit_15.net_1 vdd Reg_32bit_13.Reg_1bit_15.net_2 24 200
| device Reg_32bit_13.Reg_1bit_15.inverter_1.pmos.2 550 200
p Reg_32bit_13.Reg_1bit_15.net_1 vdd Reg_32bit_13.Reg_1bit_15.net_2 24 200
| device Reg_32bit_13.Reg_1bit_15.inverter_1.pmos.3 550 200
p Reg_32bit_13.Reg_1bit_15.net_1 vdd Reg_32bit_13.Reg_1bit_15.net_2 24 200
| device Reg_32bit_13.Reg_1bit_15.inverter_1.pmos.4 550 200
p Reg_32bit_13.Reg_1bit_15.net_1 vdd Reg_32bit_13.Reg_1bit_15.net_2 24 200
| end Reg_32bit_13.Reg_1bit_15.inverter_1
| begin Reg_32bit_13.Reg_1bit_15.inverter_2 290 260
| device Reg_32bit_13.Reg_1bit_15.inverter_2.nmos.1 550 360
n data[15] gnd Reg_32bit_13.Reg_1bit_15.net_3 24 100
| device Reg_32bit_13.Reg_1bit_15.inverter_2.nmos.2 550 360
n data[15] gnd Reg_32bit_13.Reg_1bit_15.net_3 24 100
| device Reg_32bit_13.Reg_1bit_15.inverter_2.nmos.3 550 360
n data[15] gnd Reg_32bit_13.Reg_1bit_15.net_3 24 100
| device Reg_32bit_13.Reg_1bit_15.inverter_2.nmos.4 550 360
n data[15] gnd Reg_32bit_13.Reg_1bit_15.net_3 24 100
| device Reg_32bit_13.Reg_1bit_15.inverter_2.pmos.1 550 200
p data[15] vdd Reg_32bit_13.Reg_1bit_15.net_3 24 200
| device Reg_32bit_13.Reg_1bit_15.inverter_2.pmos.2 550 200
p data[15] vdd Reg_32bit_13.Reg_1bit_15.net_3 24 200
| device Reg_32bit_13.Reg_1bit_15.inverter_2.pmos.3 550 200
p data[15] vdd Reg_32bit_13.Reg_1bit_15.net_3 24 200
| device Reg_32bit_13.Reg_1bit_15.inverter_2.pmos.4 550 200
p data[15] vdd Reg_32bit_13.Reg_1bit_15.net_3 24 200
| end Reg_32bit_13.Reg_1bit_15.inverter_2
| device Reg_32bit_13.Reg_1bit_15.nmos_1 730 230
n inR1[14] Reg_32bit_13.Reg_1bit_15.net_2 out1[15] 24 100
| device Reg_32bit_13.Reg_1bit_15.nmos_2 730 360
n inR2[14] Reg_32bit_13.Reg_1bit_15.net_2 out2[15] 24 100
| end Reg_32bit_13.Reg_1bit_15
| begin Reg_32bit_13.Reg_1bit_16 510 2200
| begin Reg_32bit_13.Reg_1bit_16.inverter 560 210
| device Reg_32bit_13.Reg_1bit_16.inverter.nmos 550 360
n Reg_32bit_13.Reg_1bit_16.net_2 gnd Reg_32bit_13.Reg_1bit_16.net_1 24 100
| device Reg_32bit_13.Reg_1bit_16.inverter.pmos 550 200
p Reg_32bit_13.Reg_1bit_16.net_2 vdd Reg_32bit_13.Reg_1bit_16.net_1 24 200
| end Reg_32bit_13.Reg_1bit_16.inverter
| device Reg_32bit_13.Reg_1bit_16.nmos.1 390 260
n w[14] Reg_32bit_13.Reg_1bit_16.net_3 Reg_32bit_13.Reg_1bit_16.net_1 24 100
| device Reg_32bit_13.Reg_1bit_16.nmos.2 390 260
n w[14] Reg_32bit_13.Reg_1bit_16.net_3 Reg_32bit_13.Reg_1bit_16.net_1 24 100
| device Reg_32bit_13.Reg_1bit_16.nmos.3 390 260
n w[14] Reg_32bit_13.Reg_1bit_16.net_3 Reg_32bit_13.Reg_1bit_16.net_1 24 100
| device Reg_32bit_13.Reg_1bit_16.nmos.4 390 260
n w[14] Reg_32bit_13.Reg_1bit_16.net_3 Reg_32bit_13.Reg_1bit_16.net_1 24 100
| begin Reg_32bit_13.Reg_1bit_16.inverter_1 550 380
| device Reg_32bit_13.Reg_1bit_16.inverter_1.nmos.1 550 360
n Reg_32bit_13.Reg_1bit_16.net_1 gnd Reg_32bit_13.Reg_1bit_16.net_2 24 100
| device Reg_32bit_13.Reg_1bit_16.inverter_1.nmos.2 550 360
n Reg_32bit_13.Reg_1bit_16.net_1 gnd Reg_32bit_13.Reg_1bit_16.net_2 24 100
| device Reg_32bit_13.Reg_1bit_16.inverter_1.nmos.3 550 360
n Reg_32bit_13.Reg_1bit_16.net_1 gnd Reg_32bit_13.Reg_1bit_16.net_2 24 100
| device Reg_32bit_13.Reg_1bit_16.inverter_1.nmos.4 550 360
n Reg_32bit_13.Reg_1bit_16.net_1 gnd Reg_32bit_13.Reg_1bit_16.net_2 24 100
| device Reg_32bit_13.Reg_1bit_16.inverter_1.pmos.1 550 200
p Reg_32bit_13.Reg_1bit_16.net_1 vdd Reg_32bit_13.Reg_1bit_16.net_2 24 200
| device Reg_32bit_13.Reg_1bit_16.inverter_1.pmos.2 550 200
p Reg_32bit_13.Reg_1bit_16.net_1 vdd Reg_32bit_13.Reg_1bit_16.net_2 24 200
| device Reg_32bit_13.Reg_1bit_16.inverter_1.pmos.3 550 200
p Reg_32bit_13.Reg_1bit_16.net_1 vdd Reg_32bit_13.Reg_1bit_16.net_2 24 200
| device Reg_32bit_13.Reg_1bit_16.inverter_1.pmos.4 550 200
p Reg_32bit_13.Reg_1bit_16.net_1 vdd Reg_32bit_13.Reg_1bit_16.net_2 24 200
| end Reg_32bit_13.Reg_1bit_16.inverter_1
| begin Reg_32bit_13.Reg_1bit_16.inverter_2 290 260
| device Reg_32bit_13.Reg_1bit_16.inverter_2.nmos.1 550 360
n data[16] gnd Reg_32bit_13.Reg_1bit_16.net_3 24 100
| device Reg_32bit_13.Reg_1bit_16.inverter_2.nmos.2 550 360
n data[16] gnd Reg_32bit_13.Reg_1bit_16.net_3 24 100
| device Reg_32bit_13.Reg_1bit_16.inverter_2.nmos.3 550 360
n data[16] gnd Reg_32bit_13.Reg_1bit_16.net_3 24 100
| device Reg_32bit_13.Reg_1bit_16.inverter_2.nmos.4 550 360
n data[16] gnd Reg_32bit_13.Reg_1bit_16.net_3 24 100
| device Reg_32bit_13.Reg_1bit_16.inverter_2.pmos.1 550 200
p data[16] vdd Reg_32bit_13.Reg_1bit_16.net_3 24 200
| device Reg_32bit_13.Reg_1bit_16.inverter_2.pmos.2 550 200
p data[16] vdd Reg_32bit_13.Reg_1bit_16.net_3 24 200
| device Reg_32bit_13.Reg_1bit_16.inverter_2.pmos.3 550 200
p data[16] vdd Reg_32bit_13.Reg_1bit_16.net_3 24 200
| device Reg_32bit_13.Reg_1bit_16.inverter_2.pmos.4 550 200
p data[16] vdd Reg_32bit_13.Reg_1bit_16.net_3 24 200
| end Reg_32bit_13.Reg_1bit_16.inverter_2
| device Reg_32bit_13.Reg_1bit_16.nmos_1 730 230
n inR1[14] Reg_32bit_13.Reg_1bit_16.net_2 out1[16] 24 100
| device Reg_32bit_13.Reg_1bit_16.nmos_2 730 360
n inR2[14] Reg_32bit_13.Reg_1bit_16.net_2 out2[16] 24 100
| end Reg_32bit_13.Reg_1bit_16
| begin Reg_32bit_13.Reg_1bit_17 510 2330
| begin Reg_32bit_13.Reg_1bit_17.inverter 560 210
| device Reg_32bit_13.Reg_1bit_17.inverter.nmos 550 360
n Reg_32bit_13.Reg_1bit_17.net_2 gnd Reg_32bit_13.Reg_1bit_17.net_1 24 100
| device Reg_32bit_13.Reg_1bit_17.inverter.pmos 550 200
p Reg_32bit_13.Reg_1bit_17.net_2 vdd Reg_32bit_13.Reg_1bit_17.net_1 24 200
| end Reg_32bit_13.Reg_1bit_17.inverter
| device Reg_32bit_13.Reg_1bit_17.nmos.1 390 260
n w[14] Reg_32bit_13.Reg_1bit_17.net_3 Reg_32bit_13.Reg_1bit_17.net_1 24 100
| device Reg_32bit_13.Reg_1bit_17.nmos.2 390 260
n w[14] Reg_32bit_13.Reg_1bit_17.net_3 Reg_32bit_13.Reg_1bit_17.net_1 24 100
| device Reg_32bit_13.Reg_1bit_17.nmos.3 390 260
n w[14] Reg_32bit_13.Reg_1bit_17.net_3 Reg_32bit_13.Reg_1bit_17.net_1 24 100
| device Reg_32bit_13.Reg_1bit_17.nmos.4 390 260
n w[14] Reg_32bit_13.Reg_1bit_17.net_3 Reg_32bit_13.Reg_1bit_17.net_1 24 100
| begin Reg_32bit_13.Reg_1bit_17.inverter_1 550 380
| device Reg_32bit_13.Reg_1bit_17.inverter_1.nmos.1 550 360
n Reg_32bit_13.Reg_1bit_17.net_1 gnd Reg_32bit_13.Reg_1bit_17.net_2 24 100
| device Reg_32bit_13.Reg_1bit_17.inverter_1.nmos.2 550 360
n Reg_32bit_13.Reg_1bit_17.net_1 gnd Reg_32bit_13.Reg_1bit_17.net_2 24 100
| device Reg_32bit_13.Reg_1bit_17.inverter_1.nmos.3 550 360
n Reg_32bit_13.Reg_1bit_17.net_1 gnd Reg_32bit_13.Reg_1bit_17.net_2 24 100
| device Reg_32bit_13.Reg_1bit_17.inverter_1.nmos.4 550 360
n Reg_32bit_13.Reg_1bit_17.net_1 gnd Reg_32bit_13.Reg_1bit_17.net_2 24 100
| device Reg_32bit_13.Reg_1bit_17.inverter_1.pmos.1 550 200
p Reg_32bit_13.Reg_1bit_17.net_1 vdd Reg_32bit_13.Reg_1bit_17.net_2 24 200
| device Reg_32bit_13.Reg_1bit_17.inverter_1.pmos.2 550 200
p Reg_32bit_13.Reg_1bit_17.net_1 vdd Reg_32bit_13.Reg_1bit_17.net_2 24 200
| device Reg_32bit_13.Reg_1bit_17.inverter_1.pmos.3 550 200
p Reg_32bit_13.Reg_1bit_17.net_1 vdd Reg_32bit_13.Reg_1bit_17.net_2 24 200
| device Reg_32bit_13.Reg_1bit_17.inverter_1.pmos.4 550 200
p Reg_32bit_13.Reg_1bit_17.net_1 vdd Reg_32bit_13.Reg_1bit_17.net_2 24 200
| end Reg_32bit_13.Reg_1bit_17.inverter_1
| begin Reg_32bit_13.Reg_1bit_17.inverter_2 290 260
| device Reg_32bit_13.Reg_1bit_17.inverter_2.nmos.1 550 360
n data[17] gnd Reg_32bit_13.Reg_1bit_17.net_3 24 100
| device Reg_32bit_13.Reg_1bit_17.inverter_2.nmos.2 550 360
n data[17] gnd Reg_32bit_13.Reg_1bit_17.net_3 24 100
| device Reg_32bit_13.Reg_1bit_17.inverter_2.nmos.3 550 360
n data[17] gnd Reg_32bit_13.Reg_1bit_17.net_3 24 100
| device Reg_32bit_13.Reg_1bit_17.inverter_2.nmos.4 550 360
n data[17] gnd Reg_32bit_13.Reg_1bit_17.net_3 24 100
| device Reg_32bit_13.Reg_1bit_17.inverter_2.pmos.1 550 200
p data[17] vdd Reg_32bit_13.Reg_1bit_17.net_3 24 200
| device Reg_32bit_13.Reg_1bit_17.inverter_2.pmos.2 550 200
p data[17] vdd Reg_32bit_13.Reg_1bit_17.net_3 24 200
| device Reg_32bit_13.Reg_1bit_17.inverter_2.pmos.3 550 200
p data[17] vdd Reg_32bit_13.Reg_1bit_17.net_3 24 200
| device Reg_32bit_13.Reg_1bit_17.inverter_2.pmos.4 550 200
p data[17] vdd Reg_32bit_13.Reg_1bit_17.net_3 24 200
| end Reg_32bit_13.Reg_1bit_17.inverter_2
| device Reg_32bit_13.Reg_1bit_17.nmos_1 730 230
n inR1[14] Reg_32bit_13.Reg_1bit_17.net_2 out1[17] 24 100
| device Reg_32bit_13.Reg_1bit_17.nmos_2 730 360
n inR2[14] Reg_32bit_13.Reg_1bit_17.net_2 out2[17] 24 100
| end Reg_32bit_13.Reg_1bit_17
| begin Reg_32bit_13.Reg_1bit_18 510 2460
| begin Reg_32bit_13.Reg_1bit_18.inverter 560 210
| device Reg_32bit_13.Reg_1bit_18.inverter.nmos 550 360
n Reg_32bit_13.Reg_1bit_18.net_2 gnd Reg_32bit_13.Reg_1bit_18.net_1 24 100
| device Reg_32bit_13.Reg_1bit_18.inverter.pmos 550 200
p Reg_32bit_13.Reg_1bit_18.net_2 vdd Reg_32bit_13.Reg_1bit_18.net_1 24 200
| end Reg_32bit_13.Reg_1bit_18.inverter
| device Reg_32bit_13.Reg_1bit_18.nmos.1 390 260
n w[14] Reg_32bit_13.Reg_1bit_18.net_3 Reg_32bit_13.Reg_1bit_18.net_1 24 100
| device Reg_32bit_13.Reg_1bit_18.nmos.2 390 260
n w[14] Reg_32bit_13.Reg_1bit_18.net_3 Reg_32bit_13.Reg_1bit_18.net_1 24 100
| device Reg_32bit_13.Reg_1bit_18.nmos.3 390 260
n w[14] Reg_32bit_13.Reg_1bit_18.net_3 Reg_32bit_13.Reg_1bit_18.net_1 24 100
| device Reg_32bit_13.Reg_1bit_18.nmos.4 390 260
n w[14] Reg_32bit_13.Reg_1bit_18.net_3 Reg_32bit_13.Reg_1bit_18.net_1 24 100
| begin Reg_32bit_13.Reg_1bit_18.inverter_1 550 380
| device Reg_32bit_13.Reg_1bit_18.inverter_1.nmos.1 550 360
n Reg_32bit_13.Reg_1bit_18.net_1 gnd Reg_32bit_13.Reg_1bit_18.net_2 24 100
| device Reg_32bit_13.Reg_1bit_18.inverter_1.nmos.2 550 360
n Reg_32bit_13.Reg_1bit_18.net_1 gnd Reg_32bit_13.Reg_1bit_18.net_2 24 100
| device Reg_32bit_13.Reg_1bit_18.inverter_1.nmos.3 550 360
n Reg_32bit_13.Reg_1bit_18.net_1 gnd Reg_32bit_13.Reg_1bit_18.net_2 24 100
| device Reg_32bit_13.Reg_1bit_18.inverter_1.nmos.4 550 360
n Reg_32bit_13.Reg_1bit_18.net_1 gnd Reg_32bit_13.Reg_1bit_18.net_2 24 100
| device Reg_32bit_13.Reg_1bit_18.inverter_1.pmos.1 550 200
p Reg_32bit_13.Reg_1bit_18.net_1 vdd Reg_32bit_13.Reg_1bit_18.net_2 24 200
| device Reg_32bit_13.Reg_1bit_18.inverter_1.pmos.2 550 200
p Reg_32bit_13.Reg_1bit_18.net_1 vdd Reg_32bit_13.Reg_1bit_18.net_2 24 200
| device Reg_32bit_13.Reg_1bit_18.inverter_1.pmos.3 550 200
p Reg_32bit_13.Reg_1bit_18.net_1 vdd Reg_32bit_13.Reg_1bit_18.net_2 24 200
| device Reg_32bit_13.Reg_1bit_18.inverter_1.pmos.4 550 200
p Reg_32bit_13.Reg_1bit_18.net_1 vdd Reg_32bit_13.Reg_1bit_18.net_2 24 200
| end Reg_32bit_13.Reg_1bit_18.inverter_1
| begin Reg_32bit_13.Reg_1bit_18.inverter_2 290 260
| device Reg_32bit_13.Reg_1bit_18.inverter_2.nmos.1 550 360
n data[18] gnd Reg_32bit_13.Reg_1bit_18.net_3 24 100
| device Reg_32bit_13.Reg_1bit_18.inverter_2.nmos.2 550 360
n data[18] gnd Reg_32bit_13.Reg_1bit_18.net_3 24 100
| device Reg_32bit_13.Reg_1bit_18.inverter_2.nmos.3 550 360
n data[18] gnd Reg_32bit_13.Reg_1bit_18.net_3 24 100
| device Reg_32bit_13.Reg_1bit_18.inverter_2.nmos.4 550 360
n data[18] gnd Reg_32bit_13.Reg_1bit_18.net_3 24 100
| device Reg_32bit_13.Reg_1bit_18.inverter_2.pmos.1 550 200
p data[18] vdd Reg_32bit_13.Reg_1bit_18.net_3 24 200
| device Reg_32bit_13.Reg_1bit_18.inverter_2.pmos.2 550 200
p data[18] vdd Reg_32bit_13.Reg_1bit_18.net_3 24 200
| device Reg_32bit_13.Reg_1bit_18.inverter_2.pmos.3 550 200
p data[18] vdd Reg_32bit_13.Reg_1bit_18.net_3 24 200
| device Reg_32bit_13.Reg_1bit_18.inverter_2.pmos.4 550 200
p data[18] vdd Reg_32bit_13.Reg_1bit_18.net_3 24 200
| end Reg_32bit_13.Reg_1bit_18.inverter_2
| device Reg_32bit_13.Reg_1bit_18.nmos_1 730 230
n inR1[14] Reg_32bit_13.Reg_1bit_18.net_2 out1[18] 24 100
| device Reg_32bit_13.Reg_1bit_18.nmos_2 730 360
n inR2[14] Reg_32bit_13.Reg_1bit_18.net_2 out2[18] 24 100
| end Reg_32bit_13.Reg_1bit_18
| begin Reg_32bit_13.Reg_1bit_19 510 2590
| begin Reg_32bit_13.Reg_1bit_19.inverter 560 210
| device Reg_32bit_13.Reg_1bit_19.inverter.nmos 550 360
n Reg_32bit_13.Reg_1bit_19.net_2 gnd Reg_32bit_13.Reg_1bit_19.net_1 24 100
| device Reg_32bit_13.Reg_1bit_19.inverter.pmos 550 200
p Reg_32bit_13.Reg_1bit_19.net_2 vdd Reg_32bit_13.Reg_1bit_19.net_1 24 200
| end Reg_32bit_13.Reg_1bit_19.inverter
| device Reg_32bit_13.Reg_1bit_19.nmos.1 390 260
n w[14] Reg_32bit_13.Reg_1bit_19.net_3 Reg_32bit_13.Reg_1bit_19.net_1 24 100
| device Reg_32bit_13.Reg_1bit_19.nmos.2 390 260
n w[14] Reg_32bit_13.Reg_1bit_19.net_3 Reg_32bit_13.Reg_1bit_19.net_1 24 100
| device Reg_32bit_13.Reg_1bit_19.nmos.3 390 260
n w[14] Reg_32bit_13.Reg_1bit_19.net_3 Reg_32bit_13.Reg_1bit_19.net_1 24 100
| device Reg_32bit_13.Reg_1bit_19.nmos.4 390 260
n w[14] Reg_32bit_13.Reg_1bit_19.net_3 Reg_32bit_13.Reg_1bit_19.net_1 24 100
| begin Reg_32bit_13.Reg_1bit_19.inverter_1 550 380
| device Reg_32bit_13.Reg_1bit_19.inverter_1.nmos.1 550 360
n Reg_32bit_13.Reg_1bit_19.net_1 gnd Reg_32bit_13.Reg_1bit_19.net_2 24 100
| device Reg_32bit_13.Reg_1bit_19.inverter_1.nmos.2 550 360
n Reg_32bit_13.Reg_1bit_19.net_1 gnd Reg_32bit_13.Reg_1bit_19.net_2 24 100
| device Reg_32bit_13.Reg_1bit_19.inverter_1.nmos.3 550 360
n Reg_32bit_13.Reg_1bit_19.net_1 gnd Reg_32bit_13.Reg_1bit_19.net_2 24 100
| device Reg_32bit_13.Reg_1bit_19.inverter_1.nmos.4 550 360
n Reg_32bit_13.Reg_1bit_19.net_1 gnd Reg_32bit_13.Reg_1bit_19.net_2 24 100
| device Reg_32bit_13.Reg_1bit_19.inverter_1.pmos.1 550 200
p Reg_32bit_13.Reg_1bit_19.net_1 vdd Reg_32bit_13.Reg_1bit_19.net_2 24 200
| device Reg_32bit_13.Reg_1bit_19.inverter_1.pmos.2 550 200
p Reg_32bit_13.Reg_1bit_19.net_1 vdd Reg_32bit_13.Reg_1bit_19.net_2 24 200
| device Reg_32bit_13.Reg_1bit_19.inverter_1.pmos.3 550 200
p Reg_32bit_13.Reg_1bit_19.net_1 vdd Reg_32bit_13.Reg_1bit_19.net_2 24 200
| device Reg_32bit_13.Reg_1bit_19.inverter_1.pmos.4 550 200
p Reg_32bit_13.Reg_1bit_19.net_1 vdd Reg_32bit_13.Reg_1bit_19.net_2 24 200
| end Reg_32bit_13.Reg_1bit_19.inverter_1
| begin Reg_32bit_13.Reg_1bit_19.inverter_2 290 260
| device Reg_32bit_13.Reg_1bit_19.inverter_2.nmos.1 550 360
n data[19] gnd Reg_32bit_13.Reg_1bit_19.net_3 24 100
| device Reg_32bit_13.Reg_1bit_19.inverter_2.nmos.2 550 360
n data[19] gnd Reg_32bit_13.Reg_1bit_19.net_3 24 100
| device Reg_32bit_13.Reg_1bit_19.inverter_2.nmos.3 550 360
n data[19] gnd Reg_32bit_13.Reg_1bit_19.net_3 24 100
| device Reg_32bit_13.Reg_1bit_19.inverter_2.nmos.4 550 360
n data[19] gnd Reg_32bit_13.Reg_1bit_19.net_3 24 100
| device Reg_32bit_13.Reg_1bit_19.inverter_2.pmos.1 550 200
p data[19] vdd Reg_32bit_13.Reg_1bit_19.net_3 24 200
| device Reg_32bit_13.Reg_1bit_19.inverter_2.pmos.2 550 200
p data[19] vdd Reg_32bit_13.Reg_1bit_19.net_3 24 200
| device Reg_32bit_13.Reg_1bit_19.inverter_2.pmos.3 550 200
p data[19] vdd Reg_32bit_13.Reg_1bit_19.net_3 24 200
| device Reg_32bit_13.Reg_1bit_19.inverter_2.pmos.4 550 200
p data[19] vdd Reg_32bit_13.Reg_1bit_19.net_3 24 200
| end Reg_32bit_13.Reg_1bit_19.inverter_2
| device Reg_32bit_13.Reg_1bit_19.nmos_1 730 230
n inR1[14] Reg_32bit_13.Reg_1bit_19.net_2 out1[19] 24 100
| device Reg_32bit_13.Reg_1bit_19.nmos_2 730 360
n inR2[14] Reg_32bit_13.Reg_1bit_19.net_2 out2[19] 24 100
| end Reg_32bit_13.Reg_1bit_19
| begin Reg_32bit_13.Reg_1bit_20 510 2720
| begin Reg_32bit_13.Reg_1bit_20.inverter 560 210
| device Reg_32bit_13.Reg_1bit_20.inverter.nmos 550 360
n Reg_32bit_13.Reg_1bit_20.net_2 gnd Reg_32bit_13.Reg_1bit_20.net_1 24 100
| device Reg_32bit_13.Reg_1bit_20.inverter.pmos 550 200
p Reg_32bit_13.Reg_1bit_20.net_2 vdd Reg_32bit_13.Reg_1bit_20.net_1 24 200
| end Reg_32bit_13.Reg_1bit_20.inverter
| device Reg_32bit_13.Reg_1bit_20.nmos.1 390 260
n w[14] Reg_32bit_13.Reg_1bit_20.net_3 Reg_32bit_13.Reg_1bit_20.net_1 24 100
| device Reg_32bit_13.Reg_1bit_20.nmos.2 390 260
n w[14] Reg_32bit_13.Reg_1bit_20.net_3 Reg_32bit_13.Reg_1bit_20.net_1 24 100
| device Reg_32bit_13.Reg_1bit_20.nmos.3 390 260
n w[14] Reg_32bit_13.Reg_1bit_20.net_3 Reg_32bit_13.Reg_1bit_20.net_1 24 100
| device Reg_32bit_13.Reg_1bit_20.nmos.4 390 260
n w[14] Reg_32bit_13.Reg_1bit_20.net_3 Reg_32bit_13.Reg_1bit_20.net_1 24 100
| begin Reg_32bit_13.Reg_1bit_20.inverter_1 550 380
| device Reg_32bit_13.Reg_1bit_20.inverter_1.nmos.1 550 360
n Reg_32bit_13.Reg_1bit_20.net_1 gnd Reg_32bit_13.Reg_1bit_20.net_2 24 100
| device Reg_32bit_13.Reg_1bit_20.inverter_1.nmos.2 550 360
n Reg_32bit_13.Reg_1bit_20.net_1 gnd Reg_32bit_13.Reg_1bit_20.net_2 24 100
| device Reg_32bit_13.Reg_1bit_20.inverter_1.nmos.3 550 360
n Reg_32bit_13.Reg_1bit_20.net_1 gnd Reg_32bit_13.Reg_1bit_20.net_2 24 100
| device Reg_32bit_13.Reg_1bit_20.inverter_1.nmos.4 550 360
n Reg_32bit_13.Reg_1bit_20.net_1 gnd Reg_32bit_13.Reg_1bit_20.net_2 24 100
| device Reg_32bit_13.Reg_1bit_20.inverter_1.pmos.1 550 200
p Reg_32bit_13.Reg_1bit_20.net_1 vdd Reg_32bit_13.Reg_1bit_20.net_2 24 200
| device Reg_32bit_13.Reg_1bit_20.inverter_1.pmos.2 550 200
p Reg_32bit_13.Reg_1bit_20.net_1 vdd Reg_32bit_13.Reg_1bit_20.net_2 24 200
| device Reg_32bit_13.Reg_1bit_20.inverter_1.pmos.3 550 200
p Reg_32bit_13.Reg_1bit_20.net_1 vdd Reg_32bit_13.Reg_1bit_20.net_2 24 200
| device Reg_32bit_13.Reg_1bit_20.inverter_1.pmos.4 550 200
p Reg_32bit_13.Reg_1bit_20.net_1 vdd Reg_32bit_13.Reg_1bit_20.net_2 24 200
| end Reg_32bit_13.Reg_1bit_20.inverter_1
| begin Reg_32bit_13.Reg_1bit_20.inverter_2 290 260
| device Reg_32bit_13.Reg_1bit_20.inverter_2.nmos.1 550 360
n data[20] gnd Reg_32bit_13.Reg_1bit_20.net_3 24 100
| device Reg_32bit_13.Reg_1bit_20.inverter_2.nmos.2 550 360
n data[20] gnd Reg_32bit_13.Reg_1bit_20.net_3 24 100
| device Reg_32bit_13.Reg_1bit_20.inverter_2.nmos.3 550 360
n data[20] gnd Reg_32bit_13.Reg_1bit_20.net_3 24 100
| device Reg_32bit_13.Reg_1bit_20.inverter_2.nmos.4 550 360
n data[20] gnd Reg_32bit_13.Reg_1bit_20.net_3 24 100
| device Reg_32bit_13.Reg_1bit_20.inverter_2.pmos.1 550 200
p data[20] vdd Reg_32bit_13.Reg_1bit_20.net_3 24 200
| device Reg_32bit_13.Reg_1bit_20.inverter_2.pmos.2 550 200
p data[20] vdd Reg_32bit_13.Reg_1bit_20.net_3 24 200
| device Reg_32bit_13.Reg_1bit_20.inverter_2.pmos.3 550 200
p data[20] vdd Reg_32bit_13.Reg_1bit_20.net_3 24 200
| device Reg_32bit_13.Reg_1bit_20.inverter_2.pmos.4 550 200
p data[20] vdd Reg_32bit_13.Reg_1bit_20.net_3 24 200
| end Reg_32bit_13.Reg_1bit_20.inverter_2
| device Reg_32bit_13.Reg_1bit_20.nmos_1 730 230
n inR1[14] Reg_32bit_13.Reg_1bit_20.net_2 out1[20] 24 100
| device Reg_32bit_13.Reg_1bit_20.nmos_2 730 360
n inR2[14] Reg_32bit_13.Reg_1bit_20.net_2 out2[20] 24 100
| end Reg_32bit_13.Reg_1bit_20
| begin Reg_32bit_13.Reg_1bit_21 510 2850
| begin Reg_32bit_13.Reg_1bit_21.inverter 560 210
| device Reg_32bit_13.Reg_1bit_21.inverter.nmos 550 360
n Reg_32bit_13.Reg_1bit_21.net_2 gnd Reg_32bit_13.Reg_1bit_21.net_1 24 100
| device Reg_32bit_13.Reg_1bit_21.inverter.pmos 550 200
p Reg_32bit_13.Reg_1bit_21.net_2 vdd Reg_32bit_13.Reg_1bit_21.net_1 24 200
| end Reg_32bit_13.Reg_1bit_21.inverter
| device Reg_32bit_13.Reg_1bit_21.nmos.1 390 260
n w[14] Reg_32bit_13.Reg_1bit_21.net_3 Reg_32bit_13.Reg_1bit_21.net_1 24 100
| device Reg_32bit_13.Reg_1bit_21.nmos.2 390 260
n w[14] Reg_32bit_13.Reg_1bit_21.net_3 Reg_32bit_13.Reg_1bit_21.net_1 24 100
| device Reg_32bit_13.Reg_1bit_21.nmos.3 390 260
n w[14] Reg_32bit_13.Reg_1bit_21.net_3 Reg_32bit_13.Reg_1bit_21.net_1 24 100
| device Reg_32bit_13.Reg_1bit_21.nmos.4 390 260
n w[14] Reg_32bit_13.Reg_1bit_21.net_3 Reg_32bit_13.Reg_1bit_21.net_1 24 100
| begin Reg_32bit_13.Reg_1bit_21.inverter_1 550 380
| device Reg_32bit_13.Reg_1bit_21.inverter_1.nmos.1 550 360
n Reg_32bit_13.Reg_1bit_21.net_1 gnd Reg_32bit_13.Reg_1bit_21.net_2 24 100
| device Reg_32bit_13.Reg_1bit_21.inverter_1.nmos.2 550 360
n Reg_32bit_13.Reg_1bit_21.net_1 gnd Reg_32bit_13.Reg_1bit_21.net_2 24 100
| device Reg_32bit_13.Reg_1bit_21.inverter_1.nmos.3 550 360
n Reg_32bit_13.Reg_1bit_21.net_1 gnd Reg_32bit_13.Reg_1bit_21.net_2 24 100
| device Reg_32bit_13.Reg_1bit_21.inverter_1.nmos.4 550 360
n Reg_32bit_13.Reg_1bit_21.net_1 gnd Reg_32bit_13.Reg_1bit_21.net_2 24 100
| device Reg_32bit_13.Reg_1bit_21.inverter_1.pmos.1 550 200
p Reg_32bit_13.Reg_1bit_21.net_1 vdd Reg_32bit_13.Reg_1bit_21.net_2 24 200
| device Reg_32bit_13.Reg_1bit_21.inverter_1.pmos.2 550 200
p Reg_32bit_13.Reg_1bit_21.net_1 vdd Reg_32bit_13.Reg_1bit_21.net_2 24 200
| device Reg_32bit_13.Reg_1bit_21.inverter_1.pmos.3 550 200
p Reg_32bit_13.Reg_1bit_21.net_1 vdd Reg_32bit_13.Reg_1bit_21.net_2 24 200
| device Reg_32bit_13.Reg_1bit_21.inverter_1.pmos.4 550 200
p Reg_32bit_13.Reg_1bit_21.net_1 vdd Reg_32bit_13.Reg_1bit_21.net_2 24 200
| end Reg_32bit_13.Reg_1bit_21.inverter_1
| begin Reg_32bit_13.Reg_1bit_21.inverter_2 290 260
| device Reg_32bit_13.Reg_1bit_21.inverter_2.nmos.1 550 360
n data[21] gnd Reg_32bit_13.Reg_1bit_21.net_3 24 100
| device Reg_32bit_13.Reg_1bit_21.inverter_2.nmos.2 550 360
n data[21] gnd Reg_32bit_13.Reg_1bit_21.net_3 24 100
| device Reg_32bit_13.Reg_1bit_21.inverter_2.nmos.3 550 360
n data[21] gnd Reg_32bit_13.Reg_1bit_21.net_3 24 100
| device Reg_32bit_13.Reg_1bit_21.inverter_2.nmos.4 550 360
n data[21] gnd Reg_32bit_13.Reg_1bit_21.net_3 24 100
| device Reg_32bit_13.Reg_1bit_21.inverter_2.pmos.1 550 200
p data[21] vdd Reg_32bit_13.Reg_1bit_21.net_3 24 200
| device Reg_32bit_13.Reg_1bit_21.inverter_2.pmos.2 550 200
p data[21] vdd Reg_32bit_13.Reg_1bit_21.net_3 24 200
| device Reg_32bit_13.Reg_1bit_21.inverter_2.pmos.3 550 200
p data[21] vdd Reg_32bit_13.Reg_1bit_21.net_3 24 200
| device Reg_32bit_13.Reg_1bit_21.inverter_2.pmos.4 550 200
p data[21] vdd Reg_32bit_13.Reg_1bit_21.net_3 24 200
| end Reg_32bit_13.Reg_1bit_21.inverter_2
| device Reg_32bit_13.Reg_1bit_21.nmos_1 730 230
n inR1[14] Reg_32bit_13.Reg_1bit_21.net_2 out1[21] 24 100
| device Reg_32bit_13.Reg_1bit_21.nmos_2 730 360
n inR2[14] Reg_32bit_13.Reg_1bit_21.net_2 out2[21] 24 100
| end Reg_32bit_13.Reg_1bit_21
| begin Reg_32bit_13.Reg_1bit_22 510 2980
| begin Reg_32bit_13.Reg_1bit_22.inverter 560 210
| device Reg_32bit_13.Reg_1bit_22.inverter.nmos 550 360
n Reg_32bit_13.Reg_1bit_22.net_2 gnd Reg_32bit_13.Reg_1bit_22.net_1 24 100
| device Reg_32bit_13.Reg_1bit_22.inverter.pmos 550 200
p Reg_32bit_13.Reg_1bit_22.net_2 vdd Reg_32bit_13.Reg_1bit_22.net_1 24 200
| end Reg_32bit_13.Reg_1bit_22.inverter
| device Reg_32bit_13.Reg_1bit_22.nmos.1 390 260
n w[14] Reg_32bit_13.Reg_1bit_22.net_3 Reg_32bit_13.Reg_1bit_22.net_1 24 100
| device Reg_32bit_13.Reg_1bit_22.nmos.2 390 260
n w[14] Reg_32bit_13.Reg_1bit_22.net_3 Reg_32bit_13.Reg_1bit_22.net_1 24 100
| device Reg_32bit_13.Reg_1bit_22.nmos.3 390 260
n w[14] Reg_32bit_13.Reg_1bit_22.net_3 Reg_32bit_13.Reg_1bit_22.net_1 24 100
| device Reg_32bit_13.Reg_1bit_22.nmos.4 390 260
n w[14] Reg_32bit_13.Reg_1bit_22.net_3 Reg_32bit_13.Reg_1bit_22.net_1 24 100
| begin Reg_32bit_13.Reg_1bit_22.inverter_1 550 380
| device Reg_32bit_13.Reg_1bit_22.inverter_1.nmos.1 550 360
n Reg_32bit_13.Reg_1bit_22.net_1 gnd Reg_32bit_13.Reg_1bit_22.net_2 24 100
| device Reg_32bit_13.Reg_1bit_22.inverter_1.nmos.2 550 360
n Reg_32bit_13.Reg_1bit_22.net_1 gnd Reg_32bit_13.Reg_1bit_22.net_2 24 100
| device Reg_32bit_13.Reg_1bit_22.inverter_1.nmos.3 550 360
n Reg_32bit_13.Reg_1bit_22.net_1 gnd Reg_32bit_13.Reg_1bit_22.net_2 24 100
| device Reg_32bit_13.Reg_1bit_22.inverter_1.nmos.4 550 360
n Reg_32bit_13.Reg_1bit_22.net_1 gnd Reg_32bit_13.Reg_1bit_22.net_2 24 100
| device Reg_32bit_13.Reg_1bit_22.inverter_1.pmos.1 550 200
p Reg_32bit_13.Reg_1bit_22.net_1 vdd Reg_32bit_13.Reg_1bit_22.net_2 24 200
| device Reg_32bit_13.Reg_1bit_22.inverter_1.pmos.2 550 200
p Reg_32bit_13.Reg_1bit_22.net_1 vdd Reg_32bit_13.Reg_1bit_22.net_2 24 200
| device Reg_32bit_13.Reg_1bit_22.inverter_1.pmos.3 550 200
p Reg_32bit_13.Reg_1bit_22.net_1 vdd Reg_32bit_13.Reg_1bit_22.net_2 24 200
| device Reg_32bit_13.Reg_1bit_22.inverter_1.pmos.4 550 200
p Reg_32bit_13.Reg_1bit_22.net_1 vdd Reg_32bit_13.Reg_1bit_22.net_2 24 200
| end Reg_32bit_13.Reg_1bit_22.inverter_1
| begin Reg_32bit_13.Reg_1bit_22.inverter_2 290 260
| device Reg_32bit_13.Reg_1bit_22.inverter_2.nmos.1 550 360
n data[22] gnd Reg_32bit_13.Reg_1bit_22.net_3 24 100
| device Reg_32bit_13.Reg_1bit_22.inverter_2.nmos.2 550 360
n data[22] gnd Reg_32bit_13.Reg_1bit_22.net_3 24 100
| device Reg_32bit_13.Reg_1bit_22.inverter_2.nmos.3 550 360
n data[22] gnd Reg_32bit_13.Reg_1bit_22.net_3 24 100
| device Reg_32bit_13.Reg_1bit_22.inverter_2.nmos.4 550 360
n data[22] gnd Reg_32bit_13.Reg_1bit_22.net_3 24 100
| device Reg_32bit_13.Reg_1bit_22.inverter_2.pmos.1 550 200
p data[22] vdd Reg_32bit_13.Reg_1bit_22.net_3 24 200
| device Reg_32bit_13.Reg_1bit_22.inverter_2.pmos.2 550 200
p data[22] vdd Reg_32bit_13.Reg_1bit_22.net_3 24 200
| device Reg_32bit_13.Reg_1bit_22.inverter_2.pmos.3 550 200
p data[22] vdd Reg_32bit_13.Reg_1bit_22.net_3 24 200
| device Reg_32bit_13.Reg_1bit_22.inverter_2.pmos.4 550 200
p data[22] vdd Reg_32bit_13.Reg_1bit_22.net_3 24 200
| end Reg_32bit_13.Reg_1bit_22.inverter_2
| device Reg_32bit_13.Reg_1bit_22.nmos_1 730 230
n inR1[14] Reg_32bit_13.Reg_1bit_22.net_2 out1[22] 24 100
| device Reg_32bit_13.Reg_1bit_22.nmos_2 730 360
n inR2[14] Reg_32bit_13.Reg_1bit_22.net_2 out2[22] 24 100
| end Reg_32bit_13.Reg_1bit_22
| begin Reg_32bit_13.Reg_1bit_23 510 3110
| begin Reg_32bit_13.Reg_1bit_23.inverter 560 210
| device Reg_32bit_13.Reg_1bit_23.inverter.nmos 550 360
n Reg_32bit_13.Reg_1bit_23.net_2 gnd Reg_32bit_13.Reg_1bit_23.net_1 24 100
| device Reg_32bit_13.Reg_1bit_23.inverter.pmos 550 200
p Reg_32bit_13.Reg_1bit_23.net_2 vdd Reg_32bit_13.Reg_1bit_23.net_1 24 200
| end Reg_32bit_13.Reg_1bit_23.inverter
| device Reg_32bit_13.Reg_1bit_23.nmos.1 390 260
n w[14] Reg_32bit_13.Reg_1bit_23.net_3 Reg_32bit_13.Reg_1bit_23.net_1 24 100
| device Reg_32bit_13.Reg_1bit_23.nmos.2 390 260
n w[14] Reg_32bit_13.Reg_1bit_23.net_3 Reg_32bit_13.Reg_1bit_23.net_1 24 100
| device Reg_32bit_13.Reg_1bit_23.nmos.3 390 260
n w[14] Reg_32bit_13.Reg_1bit_23.net_3 Reg_32bit_13.Reg_1bit_23.net_1 24 100
| device Reg_32bit_13.Reg_1bit_23.nmos.4 390 260
n w[14] Reg_32bit_13.Reg_1bit_23.net_3 Reg_32bit_13.Reg_1bit_23.net_1 24 100
| begin Reg_32bit_13.Reg_1bit_23.inverter_1 550 380
| device Reg_32bit_13.Reg_1bit_23.inverter_1.nmos.1 550 360
n Reg_32bit_13.Reg_1bit_23.net_1 gnd Reg_32bit_13.Reg_1bit_23.net_2 24 100
| device Reg_32bit_13.Reg_1bit_23.inverter_1.nmos.2 550 360
n Reg_32bit_13.Reg_1bit_23.net_1 gnd Reg_32bit_13.Reg_1bit_23.net_2 24 100
| device Reg_32bit_13.Reg_1bit_23.inverter_1.nmos.3 550 360
n Reg_32bit_13.Reg_1bit_23.net_1 gnd Reg_32bit_13.Reg_1bit_23.net_2 24 100
| device Reg_32bit_13.Reg_1bit_23.inverter_1.nmos.4 550 360
n Reg_32bit_13.Reg_1bit_23.net_1 gnd Reg_32bit_13.Reg_1bit_23.net_2 24 100
| device Reg_32bit_13.Reg_1bit_23.inverter_1.pmos.1 550 200
p Reg_32bit_13.Reg_1bit_23.net_1 vdd Reg_32bit_13.Reg_1bit_23.net_2 24 200
| device Reg_32bit_13.Reg_1bit_23.inverter_1.pmos.2 550 200
p Reg_32bit_13.Reg_1bit_23.net_1 vdd Reg_32bit_13.Reg_1bit_23.net_2 24 200
| device Reg_32bit_13.Reg_1bit_23.inverter_1.pmos.3 550 200
p Reg_32bit_13.Reg_1bit_23.net_1 vdd Reg_32bit_13.Reg_1bit_23.net_2 24 200
| device Reg_32bit_13.Reg_1bit_23.inverter_1.pmos.4 550 200
p Reg_32bit_13.Reg_1bit_23.net_1 vdd Reg_32bit_13.Reg_1bit_23.net_2 24 200
| end Reg_32bit_13.Reg_1bit_23.inverter_1
| begin Reg_32bit_13.Reg_1bit_23.inverter_2 290 260
| device Reg_32bit_13.Reg_1bit_23.inverter_2.nmos.1 550 360
n data[23] gnd Reg_32bit_13.Reg_1bit_23.net_3 24 100
| device Reg_32bit_13.Reg_1bit_23.inverter_2.nmos.2 550 360
n data[23] gnd Reg_32bit_13.Reg_1bit_23.net_3 24 100
| device Reg_32bit_13.Reg_1bit_23.inverter_2.nmos.3 550 360
n data[23] gnd Reg_32bit_13.Reg_1bit_23.net_3 24 100
| device Reg_32bit_13.Reg_1bit_23.inverter_2.nmos.4 550 360
n data[23] gnd Reg_32bit_13.Reg_1bit_23.net_3 24 100
| device Reg_32bit_13.Reg_1bit_23.inverter_2.pmos.1 550 200
p data[23] vdd Reg_32bit_13.Reg_1bit_23.net_3 24 200
| device Reg_32bit_13.Reg_1bit_23.inverter_2.pmos.2 550 200
p data[23] vdd Reg_32bit_13.Reg_1bit_23.net_3 24 200
| device Reg_32bit_13.Reg_1bit_23.inverter_2.pmos.3 550 200
p data[23] vdd Reg_32bit_13.Reg_1bit_23.net_3 24 200
| device Reg_32bit_13.Reg_1bit_23.inverter_2.pmos.4 550 200
p data[23] vdd Reg_32bit_13.Reg_1bit_23.net_3 24 200
| end Reg_32bit_13.Reg_1bit_23.inverter_2
| device Reg_32bit_13.Reg_1bit_23.nmos_1 730 230
n inR1[14] Reg_32bit_13.Reg_1bit_23.net_2 out1[23] 24 100
| device Reg_32bit_13.Reg_1bit_23.nmos_2 730 360
n inR2[14] Reg_32bit_13.Reg_1bit_23.net_2 out2[23] 24 100
| end Reg_32bit_13.Reg_1bit_23
| begin Reg_32bit_13.Reg_1bit_24 510 3250
| begin Reg_32bit_13.Reg_1bit_24.inverter 560 210
| device Reg_32bit_13.Reg_1bit_24.inverter.nmos 550 360
n Reg_32bit_13.Reg_1bit_24.net_2 gnd Reg_32bit_13.Reg_1bit_24.net_1 24 100
| device Reg_32bit_13.Reg_1bit_24.inverter.pmos 550 200
p Reg_32bit_13.Reg_1bit_24.net_2 vdd Reg_32bit_13.Reg_1bit_24.net_1 24 200
| end Reg_32bit_13.Reg_1bit_24.inverter
| device Reg_32bit_13.Reg_1bit_24.nmos.1 390 260
n w[14] Reg_32bit_13.Reg_1bit_24.net_3 Reg_32bit_13.Reg_1bit_24.net_1 24 100
| device Reg_32bit_13.Reg_1bit_24.nmos.2 390 260
n w[14] Reg_32bit_13.Reg_1bit_24.net_3 Reg_32bit_13.Reg_1bit_24.net_1 24 100
| device Reg_32bit_13.Reg_1bit_24.nmos.3 390 260
n w[14] Reg_32bit_13.Reg_1bit_24.net_3 Reg_32bit_13.Reg_1bit_24.net_1 24 100
| device Reg_32bit_13.Reg_1bit_24.nmos.4 390 260
n w[14] Reg_32bit_13.Reg_1bit_24.net_3 Reg_32bit_13.Reg_1bit_24.net_1 24 100
| begin Reg_32bit_13.Reg_1bit_24.inverter_1 550 380
| device Reg_32bit_13.Reg_1bit_24.inverter_1.nmos.1 550 360
n Reg_32bit_13.Reg_1bit_24.net_1 gnd Reg_32bit_13.Reg_1bit_24.net_2 24 100
| device Reg_32bit_13.Reg_1bit_24.inverter_1.nmos.2 550 360
n Reg_32bit_13.Reg_1bit_24.net_1 gnd Reg_32bit_13.Reg_1bit_24.net_2 24 100
| device Reg_32bit_13.Reg_1bit_24.inverter_1.nmos.3 550 360
n Reg_32bit_13.Reg_1bit_24.net_1 gnd Reg_32bit_13.Reg_1bit_24.net_2 24 100
| device Reg_32bit_13.Reg_1bit_24.inverter_1.nmos.4 550 360
n Reg_32bit_13.Reg_1bit_24.net_1 gnd Reg_32bit_13.Reg_1bit_24.net_2 24 100
| device Reg_32bit_13.Reg_1bit_24.inverter_1.pmos.1 550 200
p Reg_32bit_13.Reg_1bit_24.net_1 vdd Reg_32bit_13.Reg_1bit_24.net_2 24 200
| device Reg_32bit_13.Reg_1bit_24.inverter_1.pmos.2 550 200
p Reg_32bit_13.Reg_1bit_24.net_1 vdd Reg_32bit_13.Reg_1bit_24.net_2 24 200
| device Reg_32bit_13.Reg_1bit_24.inverter_1.pmos.3 550 200
p Reg_32bit_13.Reg_1bit_24.net_1 vdd Reg_32bit_13.Reg_1bit_24.net_2 24 200
| device Reg_32bit_13.Reg_1bit_24.inverter_1.pmos.4 550 200
p Reg_32bit_13.Reg_1bit_24.net_1 vdd Reg_32bit_13.Reg_1bit_24.net_2 24 200
| end Reg_32bit_13.Reg_1bit_24.inverter_1
| begin Reg_32bit_13.Reg_1bit_24.inverter_2 290 260
| device Reg_32bit_13.Reg_1bit_24.inverter_2.nmos.1 550 360
n data[24] gnd Reg_32bit_13.Reg_1bit_24.net_3 24 100
| device Reg_32bit_13.Reg_1bit_24.inverter_2.nmos.2 550 360
n data[24] gnd Reg_32bit_13.Reg_1bit_24.net_3 24 100
| device Reg_32bit_13.Reg_1bit_24.inverter_2.nmos.3 550 360
n data[24] gnd Reg_32bit_13.Reg_1bit_24.net_3 24 100
| device Reg_32bit_13.Reg_1bit_24.inverter_2.nmos.4 550 360
n data[24] gnd Reg_32bit_13.Reg_1bit_24.net_3 24 100
| device Reg_32bit_13.Reg_1bit_24.inverter_2.pmos.1 550 200
p data[24] vdd Reg_32bit_13.Reg_1bit_24.net_3 24 200
| device Reg_32bit_13.Reg_1bit_24.inverter_2.pmos.2 550 200
p data[24] vdd Reg_32bit_13.Reg_1bit_24.net_3 24 200
| device Reg_32bit_13.Reg_1bit_24.inverter_2.pmos.3 550 200
p data[24] vdd Reg_32bit_13.Reg_1bit_24.net_3 24 200
| device Reg_32bit_13.Reg_1bit_24.inverter_2.pmos.4 550 200
p data[24] vdd Reg_32bit_13.Reg_1bit_24.net_3 24 200
| end Reg_32bit_13.Reg_1bit_24.inverter_2
| device Reg_32bit_13.Reg_1bit_24.nmos_1 730 230
n inR1[14] Reg_32bit_13.Reg_1bit_24.net_2 out1[24] 24 100
| device Reg_32bit_13.Reg_1bit_24.nmos_2 730 360
n inR2[14] Reg_32bit_13.Reg_1bit_24.net_2 out2[24] 24 100
| end Reg_32bit_13.Reg_1bit_24
| begin Reg_32bit_13.Reg_1bit_25 510 3380
| begin Reg_32bit_13.Reg_1bit_25.inverter 560 210
| device Reg_32bit_13.Reg_1bit_25.inverter.nmos 550 360
n Reg_32bit_13.Reg_1bit_25.net_2 gnd Reg_32bit_13.Reg_1bit_25.net_1 24 100
| device Reg_32bit_13.Reg_1bit_25.inverter.pmos 550 200
p Reg_32bit_13.Reg_1bit_25.net_2 vdd Reg_32bit_13.Reg_1bit_25.net_1 24 200
| end Reg_32bit_13.Reg_1bit_25.inverter
| device Reg_32bit_13.Reg_1bit_25.nmos.1 390 260
n w[14] Reg_32bit_13.Reg_1bit_25.net_3 Reg_32bit_13.Reg_1bit_25.net_1 24 100
| device Reg_32bit_13.Reg_1bit_25.nmos.2 390 260
n w[14] Reg_32bit_13.Reg_1bit_25.net_3 Reg_32bit_13.Reg_1bit_25.net_1 24 100
| device Reg_32bit_13.Reg_1bit_25.nmos.3 390 260
n w[14] Reg_32bit_13.Reg_1bit_25.net_3 Reg_32bit_13.Reg_1bit_25.net_1 24 100
| device Reg_32bit_13.Reg_1bit_25.nmos.4 390 260
n w[14] Reg_32bit_13.Reg_1bit_25.net_3 Reg_32bit_13.Reg_1bit_25.net_1 24 100
| begin Reg_32bit_13.Reg_1bit_25.inverter_1 550 380
| device Reg_32bit_13.Reg_1bit_25.inverter_1.nmos.1 550 360
n Reg_32bit_13.Reg_1bit_25.net_1 gnd Reg_32bit_13.Reg_1bit_25.net_2 24 100
| device Reg_32bit_13.Reg_1bit_25.inverter_1.nmos.2 550 360
n Reg_32bit_13.Reg_1bit_25.net_1 gnd Reg_32bit_13.Reg_1bit_25.net_2 24 100
| device Reg_32bit_13.Reg_1bit_25.inverter_1.nmos.3 550 360
n Reg_32bit_13.Reg_1bit_25.net_1 gnd Reg_32bit_13.Reg_1bit_25.net_2 24 100
| device Reg_32bit_13.Reg_1bit_25.inverter_1.nmos.4 550 360
n Reg_32bit_13.Reg_1bit_25.net_1 gnd Reg_32bit_13.Reg_1bit_25.net_2 24 100
| device Reg_32bit_13.Reg_1bit_25.inverter_1.pmos.1 550 200
p Reg_32bit_13.Reg_1bit_25.net_1 vdd Reg_32bit_13.Reg_1bit_25.net_2 24 200
| device Reg_32bit_13.Reg_1bit_25.inverter_1.pmos.2 550 200
p Reg_32bit_13.Reg_1bit_25.net_1 vdd Reg_32bit_13.Reg_1bit_25.net_2 24 200
| device Reg_32bit_13.Reg_1bit_25.inverter_1.pmos.3 550 200
p Reg_32bit_13.Reg_1bit_25.net_1 vdd Reg_32bit_13.Reg_1bit_25.net_2 24 200
| device Reg_32bit_13.Reg_1bit_25.inverter_1.pmos.4 550 200
p Reg_32bit_13.Reg_1bit_25.net_1 vdd Reg_32bit_13.Reg_1bit_25.net_2 24 200
| end Reg_32bit_13.Reg_1bit_25.inverter_1
| begin Reg_32bit_13.Reg_1bit_25.inverter_2 290 260
| device Reg_32bit_13.Reg_1bit_25.inverter_2.nmos.1 550 360
n data[25] gnd Reg_32bit_13.Reg_1bit_25.net_3 24 100
| device Reg_32bit_13.Reg_1bit_25.inverter_2.nmos.2 550 360
n data[25] gnd Reg_32bit_13.Reg_1bit_25.net_3 24 100
| device Reg_32bit_13.Reg_1bit_25.inverter_2.nmos.3 550 360
n data[25] gnd Reg_32bit_13.Reg_1bit_25.net_3 24 100
| device Reg_32bit_13.Reg_1bit_25.inverter_2.nmos.4 550 360
n data[25] gnd Reg_32bit_13.Reg_1bit_25.net_3 24 100
| device Reg_32bit_13.Reg_1bit_25.inverter_2.pmos.1 550 200
p data[25] vdd Reg_32bit_13.Reg_1bit_25.net_3 24 200
| device Reg_32bit_13.Reg_1bit_25.inverter_2.pmos.2 550 200
p data[25] vdd Reg_32bit_13.Reg_1bit_25.net_3 24 200
| device Reg_32bit_13.Reg_1bit_25.inverter_2.pmos.3 550 200
p data[25] vdd Reg_32bit_13.Reg_1bit_25.net_3 24 200
| device Reg_32bit_13.Reg_1bit_25.inverter_2.pmos.4 550 200
p data[25] vdd Reg_32bit_13.Reg_1bit_25.net_3 24 200
| end Reg_32bit_13.Reg_1bit_25.inverter_2
| device Reg_32bit_13.Reg_1bit_25.nmos_1 730 230
n inR1[14] Reg_32bit_13.Reg_1bit_25.net_2 out1[25] 24 100
| device Reg_32bit_13.Reg_1bit_25.nmos_2 730 360
n inR2[14] Reg_32bit_13.Reg_1bit_25.net_2 out2[25] 24 100
| end Reg_32bit_13.Reg_1bit_25
| begin Reg_32bit_13.Reg_1bit_26 510 3510
| begin Reg_32bit_13.Reg_1bit_26.inverter 560 210
| device Reg_32bit_13.Reg_1bit_26.inverter.nmos 550 360
n Reg_32bit_13.Reg_1bit_26.net_2 gnd Reg_32bit_13.Reg_1bit_26.net_1 24 100
| device Reg_32bit_13.Reg_1bit_26.inverter.pmos 550 200
p Reg_32bit_13.Reg_1bit_26.net_2 vdd Reg_32bit_13.Reg_1bit_26.net_1 24 200
| end Reg_32bit_13.Reg_1bit_26.inverter
| device Reg_32bit_13.Reg_1bit_26.nmos.1 390 260
n w[14] Reg_32bit_13.Reg_1bit_26.net_3 Reg_32bit_13.Reg_1bit_26.net_1 24 100
| device Reg_32bit_13.Reg_1bit_26.nmos.2 390 260
n w[14] Reg_32bit_13.Reg_1bit_26.net_3 Reg_32bit_13.Reg_1bit_26.net_1 24 100
| device Reg_32bit_13.Reg_1bit_26.nmos.3 390 260
n w[14] Reg_32bit_13.Reg_1bit_26.net_3 Reg_32bit_13.Reg_1bit_26.net_1 24 100
| device Reg_32bit_13.Reg_1bit_26.nmos.4 390 260
n w[14] Reg_32bit_13.Reg_1bit_26.net_3 Reg_32bit_13.Reg_1bit_26.net_1 24 100
| begin Reg_32bit_13.Reg_1bit_26.inverter_1 550 380
| device Reg_32bit_13.Reg_1bit_26.inverter_1.nmos.1 550 360
n Reg_32bit_13.Reg_1bit_26.net_1 gnd Reg_32bit_13.Reg_1bit_26.net_2 24 100
| device Reg_32bit_13.Reg_1bit_26.inverter_1.nmos.2 550 360
n Reg_32bit_13.Reg_1bit_26.net_1 gnd Reg_32bit_13.Reg_1bit_26.net_2 24 100
| device Reg_32bit_13.Reg_1bit_26.inverter_1.nmos.3 550 360
n Reg_32bit_13.Reg_1bit_26.net_1 gnd Reg_32bit_13.Reg_1bit_26.net_2 24 100
| device Reg_32bit_13.Reg_1bit_26.inverter_1.nmos.4 550 360
n Reg_32bit_13.Reg_1bit_26.net_1 gnd Reg_32bit_13.Reg_1bit_26.net_2 24 100
| device Reg_32bit_13.Reg_1bit_26.inverter_1.pmos.1 550 200
p Reg_32bit_13.Reg_1bit_26.net_1 vdd Reg_32bit_13.Reg_1bit_26.net_2 24 200
| device Reg_32bit_13.Reg_1bit_26.inverter_1.pmos.2 550 200
p Reg_32bit_13.Reg_1bit_26.net_1 vdd Reg_32bit_13.Reg_1bit_26.net_2 24 200
| device Reg_32bit_13.Reg_1bit_26.inverter_1.pmos.3 550 200
p Reg_32bit_13.Reg_1bit_26.net_1 vdd Reg_32bit_13.Reg_1bit_26.net_2 24 200
| device Reg_32bit_13.Reg_1bit_26.inverter_1.pmos.4 550 200
p Reg_32bit_13.Reg_1bit_26.net_1 vdd Reg_32bit_13.Reg_1bit_26.net_2 24 200
| end Reg_32bit_13.Reg_1bit_26.inverter_1
| begin Reg_32bit_13.Reg_1bit_26.inverter_2 290 260
| device Reg_32bit_13.Reg_1bit_26.inverter_2.nmos.1 550 360
n data[26] gnd Reg_32bit_13.Reg_1bit_26.net_3 24 100
| device Reg_32bit_13.Reg_1bit_26.inverter_2.nmos.2 550 360
n data[26] gnd Reg_32bit_13.Reg_1bit_26.net_3 24 100
| device Reg_32bit_13.Reg_1bit_26.inverter_2.nmos.3 550 360
n data[26] gnd Reg_32bit_13.Reg_1bit_26.net_3 24 100
| device Reg_32bit_13.Reg_1bit_26.inverter_2.nmos.4 550 360
n data[26] gnd Reg_32bit_13.Reg_1bit_26.net_3 24 100
| device Reg_32bit_13.Reg_1bit_26.inverter_2.pmos.1 550 200
p data[26] vdd Reg_32bit_13.Reg_1bit_26.net_3 24 200
| device Reg_32bit_13.Reg_1bit_26.inverter_2.pmos.2 550 200
p data[26] vdd Reg_32bit_13.Reg_1bit_26.net_3 24 200
| device Reg_32bit_13.Reg_1bit_26.inverter_2.pmos.3 550 200
p data[26] vdd Reg_32bit_13.Reg_1bit_26.net_3 24 200
| device Reg_32bit_13.Reg_1bit_26.inverter_2.pmos.4 550 200
p data[26] vdd Reg_32bit_13.Reg_1bit_26.net_3 24 200
| end Reg_32bit_13.Reg_1bit_26.inverter_2
| device Reg_32bit_13.Reg_1bit_26.nmos_1 730 230
n inR1[14] Reg_32bit_13.Reg_1bit_26.net_2 out1[26] 24 100
| device Reg_32bit_13.Reg_1bit_26.nmos_2 730 360
n inR2[14] Reg_32bit_13.Reg_1bit_26.net_2 out2[26] 24 100
| end Reg_32bit_13.Reg_1bit_26
| begin Reg_32bit_13.Reg_1bit_27 510 3640
| begin Reg_32bit_13.Reg_1bit_27.inverter 560 210
| device Reg_32bit_13.Reg_1bit_27.inverter.nmos 550 360
n Reg_32bit_13.Reg_1bit_27.net_2 gnd Reg_32bit_13.Reg_1bit_27.net_1 24 100
| device Reg_32bit_13.Reg_1bit_27.inverter.pmos 550 200
p Reg_32bit_13.Reg_1bit_27.net_2 vdd Reg_32bit_13.Reg_1bit_27.net_1 24 200
| end Reg_32bit_13.Reg_1bit_27.inverter
| device Reg_32bit_13.Reg_1bit_27.nmos.1 390 260
n w[14] Reg_32bit_13.Reg_1bit_27.net_3 Reg_32bit_13.Reg_1bit_27.net_1 24 100
| device Reg_32bit_13.Reg_1bit_27.nmos.2 390 260
n w[14] Reg_32bit_13.Reg_1bit_27.net_3 Reg_32bit_13.Reg_1bit_27.net_1 24 100
| device Reg_32bit_13.Reg_1bit_27.nmos.3 390 260
n w[14] Reg_32bit_13.Reg_1bit_27.net_3 Reg_32bit_13.Reg_1bit_27.net_1 24 100
| device Reg_32bit_13.Reg_1bit_27.nmos.4 390 260
n w[14] Reg_32bit_13.Reg_1bit_27.net_3 Reg_32bit_13.Reg_1bit_27.net_1 24 100
| begin Reg_32bit_13.Reg_1bit_27.inverter_1 550 380
| device Reg_32bit_13.Reg_1bit_27.inverter_1.nmos.1 550 360
n Reg_32bit_13.Reg_1bit_27.net_1 gnd Reg_32bit_13.Reg_1bit_27.net_2 24 100
| device Reg_32bit_13.Reg_1bit_27.inverter_1.nmos.2 550 360
n Reg_32bit_13.Reg_1bit_27.net_1 gnd Reg_32bit_13.Reg_1bit_27.net_2 24 100
| device Reg_32bit_13.Reg_1bit_27.inverter_1.nmos.3 550 360
n Reg_32bit_13.Reg_1bit_27.net_1 gnd Reg_32bit_13.Reg_1bit_27.net_2 24 100
| device Reg_32bit_13.Reg_1bit_27.inverter_1.nmos.4 550 360
n Reg_32bit_13.Reg_1bit_27.net_1 gnd Reg_32bit_13.Reg_1bit_27.net_2 24 100
| device Reg_32bit_13.Reg_1bit_27.inverter_1.pmos.1 550 200
p Reg_32bit_13.Reg_1bit_27.net_1 vdd Reg_32bit_13.Reg_1bit_27.net_2 24 200
| device Reg_32bit_13.Reg_1bit_27.inverter_1.pmos.2 550 200
p Reg_32bit_13.Reg_1bit_27.net_1 vdd Reg_32bit_13.Reg_1bit_27.net_2 24 200
| device Reg_32bit_13.Reg_1bit_27.inverter_1.pmos.3 550 200
p Reg_32bit_13.Reg_1bit_27.net_1 vdd Reg_32bit_13.Reg_1bit_27.net_2 24 200
| device Reg_32bit_13.Reg_1bit_27.inverter_1.pmos.4 550 200
p Reg_32bit_13.Reg_1bit_27.net_1 vdd Reg_32bit_13.Reg_1bit_27.net_2 24 200
| end Reg_32bit_13.Reg_1bit_27.inverter_1
| begin Reg_32bit_13.Reg_1bit_27.inverter_2 290 260
| device Reg_32bit_13.Reg_1bit_27.inverter_2.nmos.1 550 360
n data[27] gnd Reg_32bit_13.Reg_1bit_27.net_3 24 100
| device Reg_32bit_13.Reg_1bit_27.inverter_2.nmos.2 550 360
n data[27] gnd Reg_32bit_13.Reg_1bit_27.net_3 24 100
| device Reg_32bit_13.Reg_1bit_27.inverter_2.nmos.3 550 360
n data[27] gnd Reg_32bit_13.Reg_1bit_27.net_3 24 100
| device Reg_32bit_13.Reg_1bit_27.inverter_2.nmos.4 550 360
n data[27] gnd Reg_32bit_13.Reg_1bit_27.net_3 24 100
| device Reg_32bit_13.Reg_1bit_27.inverter_2.pmos.1 550 200
p data[27] vdd Reg_32bit_13.Reg_1bit_27.net_3 24 200
| device Reg_32bit_13.Reg_1bit_27.inverter_2.pmos.2 550 200
p data[27] vdd Reg_32bit_13.Reg_1bit_27.net_3 24 200
| device Reg_32bit_13.Reg_1bit_27.inverter_2.pmos.3 550 200
p data[27] vdd Reg_32bit_13.Reg_1bit_27.net_3 24 200
| device Reg_32bit_13.Reg_1bit_27.inverter_2.pmos.4 550 200
p data[27] vdd Reg_32bit_13.Reg_1bit_27.net_3 24 200
| end Reg_32bit_13.Reg_1bit_27.inverter_2
| device Reg_32bit_13.Reg_1bit_27.nmos_1 730 230
n inR1[14] Reg_32bit_13.Reg_1bit_27.net_2 out1[27] 24 100
| device Reg_32bit_13.Reg_1bit_27.nmos_2 730 360
n inR2[14] Reg_32bit_13.Reg_1bit_27.net_2 out2[27] 24 100
| end Reg_32bit_13.Reg_1bit_27
| begin Reg_32bit_13.Reg_1bit_28 510 3770
| begin Reg_32bit_13.Reg_1bit_28.inverter 560 210
| device Reg_32bit_13.Reg_1bit_28.inverter.nmos 550 360
n Reg_32bit_13.Reg_1bit_28.net_2 gnd Reg_32bit_13.Reg_1bit_28.net_1 24 100
| device Reg_32bit_13.Reg_1bit_28.inverter.pmos 550 200
p Reg_32bit_13.Reg_1bit_28.net_2 vdd Reg_32bit_13.Reg_1bit_28.net_1 24 200
| end Reg_32bit_13.Reg_1bit_28.inverter
| device Reg_32bit_13.Reg_1bit_28.nmos.1 390 260
n w[14] Reg_32bit_13.Reg_1bit_28.net_3 Reg_32bit_13.Reg_1bit_28.net_1 24 100
| device Reg_32bit_13.Reg_1bit_28.nmos.2 390 260
n w[14] Reg_32bit_13.Reg_1bit_28.net_3 Reg_32bit_13.Reg_1bit_28.net_1 24 100
| device Reg_32bit_13.Reg_1bit_28.nmos.3 390 260
n w[14] Reg_32bit_13.Reg_1bit_28.net_3 Reg_32bit_13.Reg_1bit_28.net_1 24 100
| device Reg_32bit_13.Reg_1bit_28.nmos.4 390 260
n w[14] Reg_32bit_13.Reg_1bit_28.net_3 Reg_32bit_13.Reg_1bit_28.net_1 24 100
| begin Reg_32bit_13.Reg_1bit_28.inverter_1 550 380
| device Reg_32bit_13.Reg_1bit_28.inverter_1.nmos.1 550 360
n Reg_32bit_13.Reg_1bit_28.net_1 gnd Reg_32bit_13.Reg_1bit_28.net_2 24 100
| device Reg_32bit_13.Reg_1bit_28.inverter_1.nmos.2 550 360
n Reg_32bit_13.Reg_1bit_28.net_1 gnd Reg_32bit_13.Reg_1bit_28.net_2 24 100
| device Reg_32bit_13.Reg_1bit_28.inverter_1.nmos.3 550 360
n Reg_32bit_13.Reg_1bit_28.net_1 gnd Reg_32bit_13.Reg_1bit_28.net_2 24 100
| device Reg_32bit_13.Reg_1bit_28.inverter_1.nmos.4 550 360
n Reg_32bit_13.Reg_1bit_28.net_1 gnd Reg_32bit_13.Reg_1bit_28.net_2 24 100
| device Reg_32bit_13.Reg_1bit_28.inverter_1.pmos.1 550 200
p Reg_32bit_13.Reg_1bit_28.net_1 vdd Reg_32bit_13.Reg_1bit_28.net_2 24 200
| device Reg_32bit_13.Reg_1bit_28.inverter_1.pmos.2 550 200
p Reg_32bit_13.Reg_1bit_28.net_1 vdd Reg_32bit_13.Reg_1bit_28.net_2 24 200
| device Reg_32bit_13.Reg_1bit_28.inverter_1.pmos.3 550 200
p Reg_32bit_13.Reg_1bit_28.net_1 vdd Reg_32bit_13.Reg_1bit_28.net_2 24 200
| device Reg_32bit_13.Reg_1bit_28.inverter_1.pmos.4 550 200
p Reg_32bit_13.Reg_1bit_28.net_1 vdd Reg_32bit_13.Reg_1bit_28.net_2 24 200
| end Reg_32bit_13.Reg_1bit_28.inverter_1
| begin Reg_32bit_13.Reg_1bit_28.inverter_2 290 260
| device Reg_32bit_13.Reg_1bit_28.inverter_2.nmos.1 550 360
n data[28] gnd Reg_32bit_13.Reg_1bit_28.net_3 24 100
| device Reg_32bit_13.Reg_1bit_28.inverter_2.nmos.2 550 360
n data[28] gnd Reg_32bit_13.Reg_1bit_28.net_3 24 100
| device Reg_32bit_13.Reg_1bit_28.inverter_2.nmos.3 550 360
n data[28] gnd Reg_32bit_13.Reg_1bit_28.net_3 24 100
| device Reg_32bit_13.Reg_1bit_28.inverter_2.nmos.4 550 360
n data[28] gnd Reg_32bit_13.Reg_1bit_28.net_3 24 100
| device Reg_32bit_13.Reg_1bit_28.inverter_2.pmos.1 550 200
p data[28] vdd Reg_32bit_13.Reg_1bit_28.net_3 24 200
| device Reg_32bit_13.Reg_1bit_28.inverter_2.pmos.2 550 200
p data[28] vdd Reg_32bit_13.Reg_1bit_28.net_3 24 200
| device Reg_32bit_13.Reg_1bit_28.inverter_2.pmos.3 550 200
p data[28] vdd Reg_32bit_13.Reg_1bit_28.net_3 24 200
| device Reg_32bit_13.Reg_1bit_28.inverter_2.pmos.4 550 200
p data[28] vdd Reg_32bit_13.Reg_1bit_28.net_3 24 200
| end Reg_32bit_13.Reg_1bit_28.inverter_2
| device Reg_32bit_13.Reg_1bit_28.nmos_1 730 230
n inR1[14] Reg_32bit_13.Reg_1bit_28.net_2 out1[28] 24 100
| device Reg_32bit_13.Reg_1bit_28.nmos_2 730 360
n inR2[14] Reg_32bit_13.Reg_1bit_28.net_2 out2[28] 24 100
| end Reg_32bit_13.Reg_1bit_28
| begin Reg_32bit_13.Reg_1bit_29 510 3900
| begin Reg_32bit_13.Reg_1bit_29.inverter 560 210
| device Reg_32bit_13.Reg_1bit_29.inverter.nmos 550 360
n Reg_32bit_13.Reg_1bit_29.net_2 gnd Reg_32bit_13.Reg_1bit_29.net_1 24 100
| device Reg_32bit_13.Reg_1bit_29.inverter.pmos 550 200
p Reg_32bit_13.Reg_1bit_29.net_2 vdd Reg_32bit_13.Reg_1bit_29.net_1 24 200
| end Reg_32bit_13.Reg_1bit_29.inverter
| device Reg_32bit_13.Reg_1bit_29.nmos.1 390 260
n w[14] Reg_32bit_13.Reg_1bit_29.net_3 Reg_32bit_13.Reg_1bit_29.net_1 24 100
| device Reg_32bit_13.Reg_1bit_29.nmos.2 390 260
n w[14] Reg_32bit_13.Reg_1bit_29.net_3 Reg_32bit_13.Reg_1bit_29.net_1 24 100
| device Reg_32bit_13.Reg_1bit_29.nmos.3 390 260
n w[14] Reg_32bit_13.Reg_1bit_29.net_3 Reg_32bit_13.Reg_1bit_29.net_1 24 100
| device Reg_32bit_13.Reg_1bit_29.nmos.4 390 260
n w[14] Reg_32bit_13.Reg_1bit_29.net_3 Reg_32bit_13.Reg_1bit_29.net_1 24 100
| begin Reg_32bit_13.Reg_1bit_29.inverter_1 550 380
| device Reg_32bit_13.Reg_1bit_29.inverter_1.nmos.1 550 360
n Reg_32bit_13.Reg_1bit_29.net_1 gnd Reg_32bit_13.Reg_1bit_29.net_2 24 100
| device Reg_32bit_13.Reg_1bit_29.inverter_1.nmos.2 550 360
n Reg_32bit_13.Reg_1bit_29.net_1 gnd Reg_32bit_13.Reg_1bit_29.net_2 24 100
| device Reg_32bit_13.Reg_1bit_29.inverter_1.nmos.3 550 360
n Reg_32bit_13.Reg_1bit_29.net_1 gnd Reg_32bit_13.Reg_1bit_29.net_2 24 100
| device Reg_32bit_13.Reg_1bit_29.inverter_1.nmos.4 550 360
n Reg_32bit_13.Reg_1bit_29.net_1 gnd Reg_32bit_13.Reg_1bit_29.net_2 24 100
| device Reg_32bit_13.Reg_1bit_29.inverter_1.pmos.1 550 200
p Reg_32bit_13.Reg_1bit_29.net_1 vdd Reg_32bit_13.Reg_1bit_29.net_2 24 200
| device Reg_32bit_13.Reg_1bit_29.inverter_1.pmos.2 550 200
p Reg_32bit_13.Reg_1bit_29.net_1 vdd Reg_32bit_13.Reg_1bit_29.net_2 24 200
| device Reg_32bit_13.Reg_1bit_29.inverter_1.pmos.3 550 200
p Reg_32bit_13.Reg_1bit_29.net_1 vdd Reg_32bit_13.Reg_1bit_29.net_2 24 200
| device Reg_32bit_13.Reg_1bit_29.inverter_1.pmos.4 550 200
p Reg_32bit_13.Reg_1bit_29.net_1 vdd Reg_32bit_13.Reg_1bit_29.net_2 24 200
| end Reg_32bit_13.Reg_1bit_29.inverter_1
| begin Reg_32bit_13.Reg_1bit_29.inverter_2 290 260
| device Reg_32bit_13.Reg_1bit_29.inverter_2.nmos.1 550 360
n data[29] gnd Reg_32bit_13.Reg_1bit_29.net_3 24 100
| device Reg_32bit_13.Reg_1bit_29.inverter_2.nmos.2 550 360
n data[29] gnd Reg_32bit_13.Reg_1bit_29.net_3 24 100
| device Reg_32bit_13.Reg_1bit_29.inverter_2.nmos.3 550 360
n data[29] gnd Reg_32bit_13.Reg_1bit_29.net_3 24 100
| device Reg_32bit_13.Reg_1bit_29.inverter_2.nmos.4 550 360
n data[29] gnd Reg_32bit_13.Reg_1bit_29.net_3 24 100
| device Reg_32bit_13.Reg_1bit_29.inverter_2.pmos.1 550 200
p data[29] vdd Reg_32bit_13.Reg_1bit_29.net_3 24 200
| device Reg_32bit_13.Reg_1bit_29.inverter_2.pmos.2 550 200
p data[29] vdd Reg_32bit_13.Reg_1bit_29.net_3 24 200
| device Reg_32bit_13.Reg_1bit_29.inverter_2.pmos.3 550 200
p data[29] vdd Reg_32bit_13.Reg_1bit_29.net_3 24 200
| device Reg_32bit_13.Reg_1bit_29.inverter_2.pmos.4 550 200
p data[29] vdd Reg_32bit_13.Reg_1bit_29.net_3 24 200
| end Reg_32bit_13.Reg_1bit_29.inverter_2
| device Reg_32bit_13.Reg_1bit_29.nmos_1 730 230
n inR1[14] Reg_32bit_13.Reg_1bit_29.net_2 out1[29] 24 100
| device Reg_32bit_13.Reg_1bit_29.nmos_2 730 360
n inR2[14] Reg_32bit_13.Reg_1bit_29.net_2 out2[29] 24 100
| end Reg_32bit_13.Reg_1bit_29
| begin Reg_32bit_13.Reg_1bit_30 510 4030
| begin Reg_32bit_13.Reg_1bit_30.inverter 560 210
| device Reg_32bit_13.Reg_1bit_30.inverter.nmos 550 360
n Reg_32bit_13.Reg_1bit_30.net_2 gnd Reg_32bit_13.Reg_1bit_30.net_1 24 100
| device Reg_32bit_13.Reg_1bit_30.inverter.pmos 550 200
p Reg_32bit_13.Reg_1bit_30.net_2 vdd Reg_32bit_13.Reg_1bit_30.net_1 24 200
| end Reg_32bit_13.Reg_1bit_30.inverter
| device Reg_32bit_13.Reg_1bit_30.nmos.1 390 260
n w[14] Reg_32bit_13.Reg_1bit_30.net_3 Reg_32bit_13.Reg_1bit_30.net_1 24 100
| device Reg_32bit_13.Reg_1bit_30.nmos.2 390 260
n w[14] Reg_32bit_13.Reg_1bit_30.net_3 Reg_32bit_13.Reg_1bit_30.net_1 24 100
| device Reg_32bit_13.Reg_1bit_30.nmos.3 390 260
n w[14] Reg_32bit_13.Reg_1bit_30.net_3 Reg_32bit_13.Reg_1bit_30.net_1 24 100
| device Reg_32bit_13.Reg_1bit_30.nmos.4 390 260
n w[14] Reg_32bit_13.Reg_1bit_30.net_3 Reg_32bit_13.Reg_1bit_30.net_1 24 100
| begin Reg_32bit_13.Reg_1bit_30.inverter_1 550 380
| device Reg_32bit_13.Reg_1bit_30.inverter_1.nmos.1 550 360
n Reg_32bit_13.Reg_1bit_30.net_1 gnd Reg_32bit_13.Reg_1bit_30.net_2 24 100
| device Reg_32bit_13.Reg_1bit_30.inverter_1.nmos.2 550 360
n Reg_32bit_13.Reg_1bit_30.net_1 gnd Reg_32bit_13.Reg_1bit_30.net_2 24 100
| device Reg_32bit_13.Reg_1bit_30.inverter_1.nmos.3 550 360
n Reg_32bit_13.Reg_1bit_30.net_1 gnd Reg_32bit_13.Reg_1bit_30.net_2 24 100
| device Reg_32bit_13.Reg_1bit_30.inverter_1.nmos.4 550 360
n Reg_32bit_13.Reg_1bit_30.net_1 gnd Reg_32bit_13.Reg_1bit_30.net_2 24 100
| device Reg_32bit_13.Reg_1bit_30.inverter_1.pmos.1 550 200
p Reg_32bit_13.Reg_1bit_30.net_1 vdd Reg_32bit_13.Reg_1bit_30.net_2 24 200
| device Reg_32bit_13.Reg_1bit_30.inverter_1.pmos.2 550 200
p Reg_32bit_13.Reg_1bit_30.net_1 vdd Reg_32bit_13.Reg_1bit_30.net_2 24 200
| device Reg_32bit_13.Reg_1bit_30.inverter_1.pmos.3 550 200
p Reg_32bit_13.Reg_1bit_30.net_1 vdd Reg_32bit_13.Reg_1bit_30.net_2 24 200
| device Reg_32bit_13.Reg_1bit_30.inverter_1.pmos.4 550 200
p Reg_32bit_13.Reg_1bit_30.net_1 vdd Reg_32bit_13.Reg_1bit_30.net_2 24 200
| end Reg_32bit_13.Reg_1bit_30.inverter_1
| begin Reg_32bit_13.Reg_1bit_30.inverter_2 290 260
| device Reg_32bit_13.Reg_1bit_30.inverter_2.nmos.1 550 360
n data[30] gnd Reg_32bit_13.Reg_1bit_30.net_3 24 100
| device Reg_32bit_13.Reg_1bit_30.inverter_2.nmos.2 550 360
n data[30] gnd Reg_32bit_13.Reg_1bit_30.net_3 24 100
| device Reg_32bit_13.Reg_1bit_30.inverter_2.nmos.3 550 360
n data[30] gnd Reg_32bit_13.Reg_1bit_30.net_3 24 100
| device Reg_32bit_13.Reg_1bit_30.inverter_2.nmos.4 550 360
n data[30] gnd Reg_32bit_13.Reg_1bit_30.net_3 24 100
| device Reg_32bit_13.Reg_1bit_30.inverter_2.pmos.1 550 200
p data[30] vdd Reg_32bit_13.Reg_1bit_30.net_3 24 200
| device Reg_32bit_13.Reg_1bit_30.inverter_2.pmos.2 550 200
p data[30] vdd Reg_32bit_13.Reg_1bit_30.net_3 24 200
| device Reg_32bit_13.Reg_1bit_30.inverter_2.pmos.3 550 200
p data[30] vdd Reg_32bit_13.Reg_1bit_30.net_3 24 200
| device Reg_32bit_13.Reg_1bit_30.inverter_2.pmos.4 550 200
p data[30] vdd Reg_32bit_13.Reg_1bit_30.net_3 24 200
| end Reg_32bit_13.Reg_1bit_30.inverter_2
| device Reg_32bit_13.Reg_1bit_30.nmos_1 730 230
n inR1[14] Reg_32bit_13.Reg_1bit_30.net_2 out1[30] 24 100
| device Reg_32bit_13.Reg_1bit_30.nmos_2 730 360
n inR2[14] Reg_32bit_13.Reg_1bit_30.net_2 out2[30] 24 100
| end Reg_32bit_13.Reg_1bit_30
| begin Reg_32bit_13.Reg_1bit_31 510 4160
| begin Reg_32bit_13.Reg_1bit_31.inverter 560 210
| device Reg_32bit_13.Reg_1bit_31.inverter.nmos 550 360
n Reg_32bit_13.Reg_1bit_31.net_2 gnd Reg_32bit_13.Reg_1bit_31.net_1 24 100
| device Reg_32bit_13.Reg_1bit_31.inverter.pmos 550 200
p Reg_32bit_13.Reg_1bit_31.net_2 vdd Reg_32bit_13.Reg_1bit_31.net_1 24 200
| end Reg_32bit_13.Reg_1bit_31.inverter
| device Reg_32bit_13.Reg_1bit_31.nmos.1 390 260
n w[14] Reg_32bit_13.Reg_1bit_31.net_3 Reg_32bit_13.Reg_1bit_31.net_1 24 100
| device Reg_32bit_13.Reg_1bit_31.nmos.2 390 260
n w[14] Reg_32bit_13.Reg_1bit_31.net_3 Reg_32bit_13.Reg_1bit_31.net_1 24 100
| device Reg_32bit_13.Reg_1bit_31.nmos.3 390 260
n w[14] Reg_32bit_13.Reg_1bit_31.net_3 Reg_32bit_13.Reg_1bit_31.net_1 24 100
| device Reg_32bit_13.Reg_1bit_31.nmos.4 390 260
n w[14] Reg_32bit_13.Reg_1bit_31.net_3 Reg_32bit_13.Reg_1bit_31.net_1 24 100
| begin Reg_32bit_13.Reg_1bit_31.inverter_1 550 380
| device Reg_32bit_13.Reg_1bit_31.inverter_1.nmos.1 550 360
n Reg_32bit_13.Reg_1bit_31.net_1 gnd Reg_32bit_13.Reg_1bit_31.net_2 24 100
| device Reg_32bit_13.Reg_1bit_31.inverter_1.nmos.2 550 360
n Reg_32bit_13.Reg_1bit_31.net_1 gnd Reg_32bit_13.Reg_1bit_31.net_2 24 100
| device Reg_32bit_13.Reg_1bit_31.inverter_1.nmos.3 550 360
n Reg_32bit_13.Reg_1bit_31.net_1 gnd Reg_32bit_13.Reg_1bit_31.net_2 24 100
| device Reg_32bit_13.Reg_1bit_31.inverter_1.nmos.4 550 360
n Reg_32bit_13.Reg_1bit_31.net_1 gnd Reg_32bit_13.Reg_1bit_31.net_2 24 100
| device Reg_32bit_13.Reg_1bit_31.inverter_1.pmos.1 550 200
p Reg_32bit_13.Reg_1bit_31.net_1 vdd Reg_32bit_13.Reg_1bit_31.net_2 24 200
| device Reg_32bit_13.Reg_1bit_31.inverter_1.pmos.2 550 200
p Reg_32bit_13.Reg_1bit_31.net_1 vdd Reg_32bit_13.Reg_1bit_31.net_2 24 200
| device Reg_32bit_13.Reg_1bit_31.inverter_1.pmos.3 550 200
p Reg_32bit_13.Reg_1bit_31.net_1 vdd Reg_32bit_13.Reg_1bit_31.net_2 24 200
| device Reg_32bit_13.Reg_1bit_31.inverter_1.pmos.4 550 200
p Reg_32bit_13.Reg_1bit_31.net_1 vdd Reg_32bit_13.Reg_1bit_31.net_2 24 200
| end Reg_32bit_13.Reg_1bit_31.inverter_1
| begin Reg_32bit_13.Reg_1bit_31.inverter_2 290 260
| device Reg_32bit_13.Reg_1bit_31.inverter_2.nmos.1 550 360
n data[31] gnd Reg_32bit_13.Reg_1bit_31.net_3 24 100
| device Reg_32bit_13.Reg_1bit_31.inverter_2.nmos.2 550 360
n data[31] gnd Reg_32bit_13.Reg_1bit_31.net_3 24 100
| device Reg_32bit_13.Reg_1bit_31.inverter_2.nmos.3 550 360
n data[31] gnd Reg_32bit_13.Reg_1bit_31.net_3 24 100
| device Reg_32bit_13.Reg_1bit_31.inverter_2.nmos.4 550 360
n data[31] gnd Reg_32bit_13.Reg_1bit_31.net_3 24 100
| device Reg_32bit_13.Reg_1bit_31.inverter_2.pmos.1 550 200
p data[31] vdd Reg_32bit_13.Reg_1bit_31.net_3 24 200
| device Reg_32bit_13.Reg_1bit_31.inverter_2.pmos.2 550 200
p data[31] vdd Reg_32bit_13.Reg_1bit_31.net_3 24 200
| device Reg_32bit_13.Reg_1bit_31.inverter_2.pmos.3 550 200
p data[31] vdd Reg_32bit_13.Reg_1bit_31.net_3 24 200
| device Reg_32bit_13.Reg_1bit_31.inverter_2.pmos.4 550 200
p data[31] vdd Reg_32bit_13.Reg_1bit_31.net_3 24 200
| end Reg_32bit_13.Reg_1bit_31.inverter_2
| device Reg_32bit_13.Reg_1bit_31.nmos_1 730 230
n inR1[14] Reg_32bit_13.Reg_1bit_31.net_2 out1[31] 24 100
| device Reg_32bit_13.Reg_1bit_31.nmos_2 730 360
n inR2[14] Reg_32bit_13.Reg_1bit_31.net_2 out2[31] 24 100
| end Reg_32bit_13.Reg_1bit_31
| end Reg_32bit_13
| begin Reg_32bit_14 940 1740
| begin Reg_32bit_14.Reg_1bit 510 100
| begin Reg_32bit_14.Reg_1bit.inverter 560 210
| device Reg_32bit_14.Reg_1bit.inverter.nmos 550 360
n Reg_32bit_14.Reg_1bit.net_2 gnd Reg_32bit_14.Reg_1bit.net_1 24 100
| device Reg_32bit_14.Reg_1bit.inverter.pmos 550 200
p Reg_32bit_14.Reg_1bit.net_2 vdd Reg_32bit_14.Reg_1bit.net_1 24 200
| end Reg_32bit_14.Reg_1bit.inverter
| device Reg_32bit_14.Reg_1bit.nmos.1 390 260
n w[15] Reg_32bit_14.Reg_1bit.net_3 Reg_32bit_14.Reg_1bit.net_1 24 100
| device Reg_32bit_14.Reg_1bit.nmos.2 390 260
n w[15] Reg_32bit_14.Reg_1bit.net_3 Reg_32bit_14.Reg_1bit.net_1 24 100
| device Reg_32bit_14.Reg_1bit.nmos.3 390 260
n w[15] Reg_32bit_14.Reg_1bit.net_3 Reg_32bit_14.Reg_1bit.net_1 24 100
| device Reg_32bit_14.Reg_1bit.nmos.4 390 260
n w[15] Reg_32bit_14.Reg_1bit.net_3 Reg_32bit_14.Reg_1bit.net_1 24 100
| begin Reg_32bit_14.Reg_1bit.inverter_1 550 380
| device Reg_32bit_14.Reg_1bit.inverter_1.nmos.1 550 360
n Reg_32bit_14.Reg_1bit.net_1 gnd Reg_32bit_14.Reg_1bit.net_2 24 100
| device Reg_32bit_14.Reg_1bit.inverter_1.nmos.2 550 360
n Reg_32bit_14.Reg_1bit.net_1 gnd Reg_32bit_14.Reg_1bit.net_2 24 100
| device Reg_32bit_14.Reg_1bit.inverter_1.nmos.3 550 360
n Reg_32bit_14.Reg_1bit.net_1 gnd Reg_32bit_14.Reg_1bit.net_2 24 100
| device Reg_32bit_14.Reg_1bit.inverter_1.nmos.4 550 360
n Reg_32bit_14.Reg_1bit.net_1 gnd Reg_32bit_14.Reg_1bit.net_2 24 100
| device Reg_32bit_14.Reg_1bit.inverter_1.pmos.1 550 200
p Reg_32bit_14.Reg_1bit.net_1 vdd Reg_32bit_14.Reg_1bit.net_2 24 200
| device Reg_32bit_14.Reg_1bit.inverter_1.pmos.2 550 200
p Reg_32bit_14.Reg_1bit.net_1 vdd Reg_32bit_14.Reg_1bit.net_2 24 200
| device Reg_32bit_14.Reg_1bit.inverter_1.pmos.3 550 200
p Reg_32bit_14.Reg_1bit.net_1 vdd Reg_32bit_14.Reg_1bit.net_2 24 200
| device Reg_32bit_14.Reg_1bit.inverter_1.pmos.4 550 200
p Reg_32bit_14.Reg_1bit.net_1 vdd Reg_32bit_14.Reg_1bit.net_2 24 200
| end Reg_32bit_14.Reg_1bit.inverter_1
| begin Reg_32bit_14.Reg_1bit.inverter_2 290 260
| device Reg_32bit_14.Reg_1bit.inverter_2.nmos.1 550 360
n data[0] gnd Reg_32bit_14.Reg_1bit.net_3 24 100
| device Reg_32bit_14.Reg_1bit.inverter_2.nmos.2 550 360
n data[0] gnd Reg_32bit_14.Reg_1bit.net_3 24 100
| device Reg_32bit_14.Reg_1bit.inverter_2.nmos.3 550 360
n data[0] gnd Reg_32bit_14.Reg_1bit.net_3 24 100
| device Reg_32bit_14.Reg_1bit.inverter_2.nmos.4 550 360
n data[0] gnd Reg_32bit_14.Reg_1bit.net_3 24 100
| device Reg_32bit_14.Reg_1bit.inverter_2.pmos.1 550 200
p data[0] vdd Reg_32bit_14.Reg_1bit.net_3 24 200
| device Reg_32bit_14.Reg_1bit.inverter_2.pmos.2 550 200
p data[0] vdd Reg_32bit_14.Reg_1bit.net_3 24 200
| device Reg_32bit_14.Reg_1bit.inverter_2.pmos.3 550 200
p data[0] vdd Reg_32bit_14.Reg_1bit.net_3 24 200
| device Reg_32bit_14.Reg_1bit.inverter_2.pmos.4 550 200
p data[0] vdd Reg_32bit_14.Reg_1bit.net_3 24 200
| end Reg_32bit_14.Reg_1bit.inverter_2
| device Reg_32bit_14.Reg_1bit.nmos_1 730 230
n inR1[15] Reg_32bit_14.Reg_1bit.net_2 out1[0] 24 100
| device Reg_32bit_14.Reg_1bit.nmos_2 730 360
n inR2[15] Reg_32bit_14.Reg_1bit.net_2 out2[0] 24 100
| end Reg_32bit_14.Reg_1bit
| begin Reg_32bit_14.Reg_1bit_1 510 230
| begin Reg_32bit_14.Reg_1bit_1.inverter 560 210
| device Reg_32bit_14.Reg_1bit_1.inverter.nmos 550 360
n Reg_32bit_14.Reg_1bit_1.net_2 gnd Reg_32bit_14.Reg_1bit_1.net_1 24 100
| device Reg_32bit_14.Reg_1bit_1.inverter.pmos 550 200
p Reg_32bit_14.Reg_1bit_1.net_2 vdd Reg_32bit_14.Reg_1bit_1.net_1 24 200
| end Reg_32bit_14.Reg_1bit_1.inverter
| device Reg_32bit_14.Reg_1bit_1.nmos.1 390 260
n w[15] Reg_32bit_14.Reg_1bit_1.net_3 Reg_32bit_14.Reg_1bit_1.net_1 24 100
| device Reg_32bit_14.Reg_1bit_1.nmos.2 390 260
n w[15] Reg_32bit_14.Reg_1bit_1.net_3 Reg_32bit_14.Reg_1bit_1.net_1 24 100
| device Reg_32bit_14.Reg_1bit_1.nmos.3 390 260
n w[15] Reg_32bit_14.Reg_1bit_1.net_3 Reg_32bit_14.Reg_1bit_1.net_1 24 100
| device Reg_32bit_14.Reg_1bit_1.nmos.4 390 260
n w[15] Reg_32bit_14.Reg_1bit_1.net_3 Reg_32bit_14.Reg_1bit_1.net_1 24 100
| begin Reg_32bit_14.Reg_1bit_1.inverter_1 550 380
| device Reg_32bit_14.Reg_1bit_1.inverter_1.nmos.1 550 360
n Reg_32bit_14.Reg_1bit_1.net_1 gnd Reg_32bit_14.Reg_1bit_1.net_2 24 100
| device Reg_32bit_14.Reg_1bit_1.inverter_1.nmos.2 550 360
n Reg_32bit_14.Reg_1bit_1.net_1 gnd Reg_32bit_14.Reg_1bit_1.net_2 24 100
| device Reg_32bit_14.Reg_1bit_1.inverter_1.nmos.3 550 360
n Reg_32bit_14.Reg_1bit_1.net_1 gnd Reg_32bit_14.Reg_1bit_1.net_2 24 100
| device Reg_32bit_14.Reg_1bit_1.inverter_1.nmos.4 550 360
n Reg_32bit_14.Reg_1bit_1.net_1 gnd Reg_32bit_14.Reg_1bit_1.net_2 24 100
| device Reg_32bit_14.Reg_1bit_1.inverter_1.pmos.1 550 200
p Reg_32bit_14.Reg_1bit_1.net_1 vdd Reg_32bit_14.Reg_1bit_1.net_2 24 200
| device Reg_32bit_14.Reg_1bit_1.inverter_1.pmos.2 550 200
p Reg_32bit_14.Reg_1bit_1.net_1 vdd Reg_32bit_14.Reg_1bit_1.net_2 24 200
| device Reg_32bit_14.Reg_1bit_1.inverter_1.pmos.3 550 200
p Reg_32bit_14.Reg_1bit_1.net_1 vdd Reg_32bit_14.Reg_1bit_1.net_2 24 200
| device Reg_32bit_14.Reg_1bit_1.inverter_1.pmos.4 550 200
p Reg_32bit_14.Reg_1bit_1.net_1 vdd Reg_32bit_14.Reg_1bit_1.net_2 24 200
| end Reg_32bit_14.Reg_1bit_1.inverter_1
| begin Reg_32bit_14.Reg_1bit_1.inverter_2 290 260
| device Reg_32bit_14.Reg_1bit_1.inverter_2.nmos.1 550 360
n data[1] gnd Reg_32bit_14.Reg_1bit_1.net_3 24 100
| device Reg_32bit_14.Reg_1bit_1.inverter_2.nmos.2 550 360
n data[1] gnd Reg_32bit_14.Reg_1bit_1.net_3 24 100
| device Reg_32bit_14.Reg_1bit_1.inverter_2.nmos.3 550 360
n data[1] gnd Reg_32bit_14.Reg_1bit_1.net_3 24 100
| device Reg_32bit_14.Reg_1bit_1.inverter_2.nmos.4 550 360
n data[1] gnd Reg_32bit_14.Reg_1bit_1.net_3 24 100
| device Reg_32bit_14.Reg_1bit_1.inverter_2.pmos.1 550 200
p data[1] vdd Reg_32bit_14.Reg_1bit_1.net_3 24 200
| device Reg_32bit_14.Reg_1bit_1.inverter_2.pmos.2 550 200
p data[1] vdd Reg_32bit_14.Reg_1bit_1.net_3 24 200
| device Reg_32bit_14.Reg_1bit_1.inverter_2.pmos.3 550 200
p data[1] vdd Reg_32bit_14.Reg_1bit_1.net_3 24 200
| device Reg_32bit_14.Reg_1bit_1.inverter_2.pmos.4 550 200
p data[1] vdd Reg_32bit_14.Reg_1bit_1.net_3 24 200
| end Reg_32bit_14.Reg_1bit_1.inverter_2
| device Reg_32bit_14.Reg_1bit_1.nmos_1 730 230
n inR1[15] Reg_32bit_14.Reg_1bit_1.net_2 out1[1] 24 100
| device Reg_32bit_14.Reg_1bit_1.nmos_2 730 360
n inR2[15] Reg_32bit_14.Reg_1bit_1.net_2 out2[1] 24 100
| end Reg_32bit_14.Reg_1bit_1
| begin Reg_32bit_14.Reg_1bit_2 510 360
| begin Reg_32bit_14.Reg_1bit_2.inverter 560 210
| device Reg_32bit_14.Reg_1bit_2.inverter.nmos 550 360
n Reg_32bit_14.Reg_1bit_2.net_2 gnd Reg_32bit_14.Reg_1bit_2.net_1 24 100
| device Reg_32bit_14.Reg_1bit_2.inverter.pmos 550 200
p Reg_32bit_14.Reg_1bit_2.net_2 vdd Reg_32bit_14.Reg_1bit_2.net_1 24 200
| end Reg_32bit_14.Reg_1bit_2.inverter
| device Reg_32bit_14.Reg_1bit_2.nmos.1 390 260
n w[15] Reg_32bit_14.Reg_1bit_2.net_3 Reg_32bit_14.Reg_1bit_2.net_1 24 100
| device Reg_32bit_14.Reg_1bit_2.nmos.2 390 260
n w[15] Reg_32bit_14.Reg_1bit_2.net_3 Reg_32bit_14.Reg_1bit_2.net_1 24 100
| device Reg_32bit_14.Reg_1bit_2.nmos.3 390 260
n w[15] Reg_32bit_14.Reg_1bit_2.net_3 Reg_32bit_14.Reg_1bit_2.net_1 24 100
| device Reg_32bit_14.Reg_1bit_2.nmos.4 390 260
n w[15] Reg_32bit_14.Reg_1bit_2.net_3 Reg_32bit_14.Reg_1bit_2.net_1 24 100
| begin Reg_32bit_14.Reg_1bit_2.inverter_1 550 380
| device Reg_32bit_14.Reg_1bit_2.inverter_1.nmos.1 550 360
n Reg_32bit_14.Reg_1bit_2.net_1 gnd Reg_32bit_14.Reg_1bit_2.net_2 24 100
| device Reg_32bit_14.Reg_1bit_2.inverter_1.nmos.2 550 360
n Reg_32bit_14.Reg_1bit_2.net_1 gnd Reg_32bit_14.Reg_1bit_2.net_2 24 100
| device Reg_32bit_14.Reg_1bit_2.inverter_1.nmos.3 550 360
n Reg_32bit_14.Reg_1bit_2.net_1 gnd Reg_32bit_14.Reg_1bit_2.net_2 24 100
| device Reg_32bit_14.Reg_1bit_2.inverter_1.nmos.4 550 360
n Reg_32bit_14.Reg_1bit_2.net_1 gnd Reg_32bit_14.Reg_1bit_2.net_2 24 100
| device Reg_32bit_14.Reg_1bit_2.inverter_1.pmos.1 550 200
p Reg_32bit_14.Reg_1bit_2.net_1 vdd Reg_32bit_14.Reg_1bit_2.net_2 24 200
| device Reg_32bit_14.Reg_1bit_2.inverter_1.pmos.2 550 200
p Reg_32bit_14.Reg_1bit_2.net_1 vdd Reg_32bit_14.Reg_1bit_2.net_2 24 200
| device Reg_32bit_14.Reg_1bit_2.inverter_1.pmos.3 550 200
p Reg_32bit_14.Reg_1bit_2.net_1 vdd Reg_32bit_14.Reg_1bit_2.net_2 24 200
| device Reg_32bit_14.Reg_1bit_2.inverter_1.pmos.4 550 200
p Reg_32bit_14.Reg_1bit_2.net_1 vdd Reg_32bit_14.Reg_1bit_2.net_2 24 200
| end Reg_32bit_14.Reg_1bit_2.inverter_1
| begin Reg_32bit_14.Reg_1bit_2.inverter_2 290 260
| device Reg_32bit_14.Reg_1bit_2.inverter_2.nmos.1 550 360
n data[2] gnd Reg_32bit_14.Reg_1bit_2.net_3 24 100
| device Reg_32bit_14.Reg_1bit_2.inverter_2.nmos.2 550 360
n data[2] gnd Reg_32bit_14.Reg_1bit_2.net_3 24 100
| device Reg_32bit_14.Reg_1bit_2.inverter_2.nmos.3 550 360
n data[2] gnd Reg_32bit_14.Reg_1bit_2.net_3 24 100
| device Reg_32bit_14.Reg_1bit_2.inverter_2.nmos.4 550 360
n data[2] gnd Reg_32bit_14.Reg_1bit_2.net_3 24 100
| device Reg_32bit_14.Reg_1bit_2.inverter_2.pmos.1 550 200
p data[2] vdd Reg_32bit_14.Reg_1bit_2.net_3 24 200
| device Reg_32bit_14.Reg_1bit_2.inverter_2.pmos.2 550 200
p data[2] vdd Reg_32bit_14.Reg_1bit_2.net_3 24 200
| device Reg_32bit_14.Reg_1bit_2.inverter_2.pmos.3 550 200
p data[2] vdd Reg_32bit_14.Reg_1bit_2.net_3 24 200
| device Reg_32bit_14.Reg_1bit_2.inverter_2.pmos.4 550 200
p data[2] vdd Reg_32bit_14.Reg_1bit_2.net_3 24 200
| end Reg_32bit_14.Reg_1bit_2.inverter_2
| device Reg_32bit_14.Reg_1bit_2.nmos_1 730 230
n inR1[15] Reg_32bit_14.Reg_1bit_2.net_2 out1[2] 24 100
| device Reg_32bit_14.Reg_1bit_2.nmos_2 730 360
n inR2[15] Reg_32bit_14.Reg_1bit_2.net_2 out2[2] 24 100
| end Reg_32bit_14.Reg_1bit_2
| begin Reg_32bit_14.Reg_1bit_3 510 490
| begin Reg_32bit_14.Reg_1bit_3.inverter 560 210
| device Reg_32bit_14.Reg_1bit_3.inverter.nmos 550 360
n Reg_32bit_14.Reg_1bit_3.net_2 gnd Reg_32bit_14.Reg_1bit_3.net_1 24 100
| device Reg_32bit_14.Reg_1bit_3.inverter.pmos 550 200
p Reg_32bit_14.Reg_1bit_3.net_2 vdd Reg_32bit_14.Reg_1bit_3.net_1 24 200
| end Reg_32bit_14.Reg_1bit_3.inverter
| device Reg_32bit_14.Reg_1bit_3.nmos.1 390 260
n w[15] Reg_32bit_14.Reg_1bit_3.net_3 Reg_32bit_14.Reg_1bit_3.net_1 24 100
| device Reg_32bit_14.Reg_1bit_3.nmos.2 390 260
n w[15] Reg_32bit_14.Reg_1bit_3.net_3 Reg_32bit_14.Reg_1bit_3.net_1 24 100
| device Reg_32bit_14.Reg_1bit_3.nmos.3 390 260
n w[15] Reg_32bit_14.Reg_1bit_3.net_3 Reg_32bit_14.Reg_1bit_3.net_1 24 100
| device Reg_32bit_14.Reg_1bit_3.nmos.4 390 260
n w[15] Reg_32bit_14.Reg_1bit_3.net_3 Reg_32bit_14.Reg_1bit_3.net_1 24 100
| begin Reg_32bit_14.Reg_1bit_3.inverter_1 550 380
| device Reg_32bit_14.Reg_1bit_3.inverter_1.nmos.1 550 360
n Reg_32bit_14.Reg_1bit_3.net_1 gnd Reg_32bit_14.Reg_1bit_3.net_2 24 100
| device Reg_32bit_14.Reg_1bit_3.inverter_1.nmos.2 550 360
n Reg_32bit_14.Reg_1bit_3.net_1 gnd Reg_32bit_14.Reg_1bit_3.net_2 24 100
| device Reg_32bit_14.Reg_1bit_3.inverter_1.nmos.3 550 360
n Reg_32bit_14.Reg_1bit_3.net_1 gnd Reg_32bit_14.Reg_1bit_3.net_2 24 100
| device Reg_32bit_14.Reg_1bit_3.inverter_1.nmos.4 550 360
n Reg_32bit_14.Reg_1bit_3.net_1 gnd Reg_32bit_14.Reg_1bit_3.net_2 24 100
| device Reg_32bit_14.Reg_1bit_3.inverter_1.pmos.1 550 200
p Reg_32bit_14.Reg_1bit_3.net_1 vdd Reg_32bit_14.Reg_1bit_3.net_2 24 200
| device Reg_32bit_14.Reg_1bit_3.inverter_1.pmos.2 550 200
p Reg_32bit_14.Reg_1bit_3.net_1 vdd Reg_32bit_14.Reg_1bit_3.net_2 24 200
| device Reg_32bit_14.Reg_1bit_3.inverter_1.pmos.3 550 200
p Reg_32bit_14.Reg_1bit_3.net_1 vdd Reg_32bit_14.Reg_1bit_3.net_2 24 200
| device Reg_32bit_14.Reg_1bit_3.inverter_1.pmos.4 550 200
p Reg_32bit_14.Reg_1bit_3.net_1 vdd Reg_32bit_14.Reg_1bit_3.net_2 24 200
| end Reg_32bit_14.Reg_1bit_3.inverter_1
| begin Reg_32bit_14.Reg_1bit_3.inverter_2 290 260
| device Reg_32bit_14.Reg_1bit_3.inverter_2.nmos.1 550 360
n data[3] gnd Reg_32bit_14.Reg_1bit_3.net_3 24 100
| device Reg_32bit_14.Reg_1bit_3.inverter_2.nmos.2 550 360
n data[3] gnd Reg_32bit_14.Reg_1bit_3.net_3 24 100
| device Reg_32bit_14.Reg_1bit_3.inverter_2.nmos.3 550 360
n data[3] gnd Reg_32bit_14.Reg_1bit_3.net_3 24 100
| device Reg_32bit_14.Reg_1bit_3.inverter_2.nmos.4 550 360
n data[3] gnd Reg_32bit_14.Reg_1bit_3.net_3 24 100
| device Reg_32bit_14.Reg_1bit_3.inverter_2.pmos.1 550 200
p data[3] vdd Reg_32bit_14.Reg_1bit_3.net_3 24 200
| device Reg_32bit_14.Reg_1bit_3.inverter_2.pmos.2 550 200
p data[3] vdd Reg_32bit_14.Reg_1bit_3.net_3 24 200
| device Reg_32bit_14.Reg_1bit_3.inverter_2.pmos.3 550 200
p data[3] vdd Reg_32bit_14.Reg_1bit_3.net_3 24 200
| device Reg_32bit_14.Reg_1bit_3.inverter_2.pmos.4 550 200
p data[3] vdd Reg_32bit_14.Reg_1bit_3.net_3 24 200
| end Reg_32bit_14.Reg_1bit_3.inverter_2
| device Reg_32bit_14.Reg_1bit_3.nmos_1 730 230
n inR1[15] Reg_32bit_14.Reg_1bit_3.net_2 out1[3] 24 100
| device Reg_32bit_14.Reg_1bit_3.nmos_2 730 360
n inR2[15] Reg_32bit_14.Reg_1bit_3.net_2 out2[3] 24 100
| end Reg_32bit_14.Reg_1bit_3
| begin Reg_32bit_14.Reg_1bit_4 510 620
| begin Reg_32bit_14.Reg_1bit_4.inverter 560 210
| device Reg_32bit_14.Reg_1bit_4.inverter.nmos 550 360
n Reg_32bit_14.Reg_1bit_4.net_2 gnd Reg_32bit_14.Reg_1bit_4.net_1 24 100
| device Reg_32bit_14.Reg_1bit_4.inverter.pmos 550 200
p Reg_32bit_14.Reg_1bit_4.net_2 vdd Reg_32bit_14.Reg_1bit_4.net_1 24 200
| end Reg_32bit_14.Reg_1bit_4.inverter
| device Reg_32bit_14.Reg_1bit_4.nmos.1 390 260
n w[15] Reg_32bit_14.Reg_1bit_4.net_3 Reg_32bit_14.Reg_1bit_4.net_1 24 100
| device Reg_32bit_14.Reg_1bit_4.nmos.2 390 260
n w[15] Reg_32bit_14.Reg_1bit_4.net_3 Reg_32bit_14.Reg_1bit_4.net_1 24 100
| device Reg_32bit_14.Reg_1bit_4.nmos.3 390 260
n w[15] Reg_32bit_14.Reg_1bit_4.net_3 Reg_32bit_14.Reg_1bit_4.net_1 24 100
| device Reg_32bit_14.Reg_1bit_4.nmos.4 390 260
n w[15] Reg_32bit_14.Reg_1bit_4.net_3 Reg_32bit_14.Reg_1bit_4.net_1 24 100
| begin Reg_32bit_14.Reg_1bit_4.inverter_1 550 380
| device Reg_32bit_14.Reg_1bit_4.inverter_1.nmos.1 550 360
n Reg_32bit_14.Reg_1bit_4.net_1 gnd Reg_32bit_14.Reg_1bit_4.net_2 24 100
| device Reg_32bit_14.Reg_1bit_4.inverter_1.nmos.2 550 360
n Reg_32bit_14.Reg_1bit_4.net_1 gnd Reg_32bit_14.Reg_1bit_4.net_2 24 100
| device Reg_32bit_14.Reg_1bit_4.inverter_1.nmos.3 550 360
n Reg_32bit_14.Reg_1bit_4.net_1 gnd Reg_32bit_14.Reg_1bit_4.net_2 24 100
| device Reg_32bit_14.Reg_1bit_4.inverter_1.nmos.4 550 360
n Reg_32bit_14.Reg_1bit_4.net_1 gnd Reg_32bit_14.Reg_1bit_4.net_2 24 100
| device Reg_32bit_14.Reg_1bit_4.inverter_1.pmos.1 550 200
p Reg_32bit_14.Reg_1bit_4.net_1 vdd Reg_32bit_14.Reg_1bit_4.net_2 24 200
| device Reg_32bit_14.Reg_1bit_4.inverter_1.pmos.2 550 200
p Reg_32bit_14.Reg_1bit_4.net_1 vdd Reg_32bit_14.Reg_1bit_4.net_2 24 200
| device Reg_32bit_14.Reg_1bit_4.inverter_1.pmos.3 550 200
p Reg_32bit_14.Reg_1bit_4.net_1 vdd Reg_32bit_14.Reg_1bit_4.net_2 24 200
| device Reg_32bit_14.Reg_1bit_4.inverter_1.pmos.4 550 200
p Reg_32bit_14.Reg_1bit_4.net_1 vdd Reg_32bit_14.Reg_1bit_4.net_2 24 200
| end Reg_32bit_14.Reg_1bit_4.inverter_1
| begin Reg_32bit_14.Reg_1bit_4.inverter_2 290 260
| device Reg_32bit_14.Reg_1bit_4.inverter_2.nmos.1 550 360
n data[4] gnd Reg_32bit_14.Reg_1bit_4.net_3 24 100
| device Reg_32bit_14.Reg_1bit_4.inverter_2.nmos.2 550 360
n data[4] gnd Reg_32bit_14.Reg_1bit_4.net_3 24 100
| device Reg_32bit_14.Reg_1bit_4.inverter_2.nmos.3 550 360
n data[4] gnd Reg_32bit_14.Reg_1bit_4.net_3 24 100
| device Reg_32bit_14.Reg_1bit_4.inverter_2.nmos.4 550 360
n data[4] gnd Reg_32bit_14.Reg_1bit_4.net_3 24 100
| device Reg_32bit_14.Reg_1bit_4.inverter_2.pmos.1 550 200
p data[4] vdd Reg_32bit_14.Reg_1bit_4.net_3 24 200
| device Reg_32bit_14.Reg_1bit_4.inverter_2.pmos.2 550 200
p data[4] vdd Reg_32bit_14.Reg_1bit_4.net_3 24 200
| device Reg_32bit_14.Reg_1bit_4.inverter_2.pmos.3 550 200
p data[4] vdd Reg_32bit_14.Reg_1bit_4.net_3 24 200
| device Reg_32bit_14.Reg_1bit_4.inverter_2.pmos.4 550 200
p data[4] vdd Reg_32bit_14.Reg_1bit_4.net_3 24 200
| end Reg_32bit_14.Reg_1bit_4.inverter_2
| device Reg_32bit_14.Reg_1bit_4.nmos_1 730 230
n inR1[15] Reg_32bit_14.Reg_1bit_4.net_2 out1[4] 24 100
| device Reg_32bit_14.Reg_1bit_4.nmos_2 730 360
n inR2[15] Reg_32bit_14.Reg_1bit_4.net_2 out2[4] 24 100
| end Reg_32bit_14.Reg_1bit_4
| begin Reg_32bit_14.Reg_1bit_5 510 750
| begin Reg_32bit_14.Reg_1bit_5.inverter 560 210
| device Reg_32bit_14.Reg_1bit_5.inverter.nmos 550 360
n Reg_32bit_14.Reg_1bit_5.net_2 gnd Reg_32bit_14.Reg_1bit_5.net_1 24 100
| device Reg_32bit_14.Reg_1bit_5.inverter.pmos 550 200
p Reg_32bit_14.Reg_1bit_5.net_2 vdd Reg_32bit_14.Reg_1bit_5.net_1 24 200
| end Reg_32bit_14.Reg_1bit_5.inverter
| device Reg_32bit_14.Reg_1bit_5.nmos.1 390 260
n w[15] Reg_32bit_14.Reg_1bit_5.net_3 Reg_32bit_14.Reg_1bit_5.net_1 24 100
| device Reg_32bit_14.Reg_1bit_5.nmos.2 390 260
n w[15] Reg_32bit_14.Reg_1bit_5.net_3 Reg_32bit_14.Reg_1bit_5.net_1 24 100
| device Reg_32bit_14.Reg_1bit_5.nmos.3 390 260
n w[15] Reg_32bit_14.Reg_1bit_5.net_3 Reg_32bit_14.Reg_1bit_5.net_1 24 100
| device Reg_32bit_14.Reg_1bit_5.nmos.4 390 260
n w[15] Reg_32bit_14.Reg_1bit_5.net_3 Reg_32bit_14.Reg_1bit_5.net_1 24 100
| begin Reg_32bit_14.Reg_1bit_5.inverter_1 550 380
| device Reg_32bit_14.Reg_1bit_5.inverter_1.nmos.1 550 360
n Reg_32bit_14.Reg_1bit_5.net_1 gnd Reg_32bit_14.Reg_1bit_5.net_2 24 100
| device Reg_32bit_14.Reg_1bit_5.inverter_1.nmos.2 550 360
n Reg_32bit_14.Reg_1bit_5.net_1 gnd Reg_32bit_14.Reg_1bit_5.net_2 24 100
| device Reg_32bit_14.Reg_1bit_5.inverter_1.nmos.3 550 360
n Reg_32bit_14.Reg_1bit_5.net_1 gnd Reg_32bit_14.Reg_1bit_5.net_2 24 100
| device Reg_32bit_14.Reg_1bit_5.inverter_1.nmos.4 550 360
n Reg_32bit_14.Reg_1bit_5.net_1 gnd Reg_32bit_14.Reg_1bit_5.net_2 24 100
| device Reg_32bit_14.Reg_1bit_5.inverter_1.pmos.1 550 200
p Reg_32bit_14.Reg_1bit_5.net_1 vdd Reg_32bit_14.Reg_1bit_5.net_2 24 200
| device Reg_32bit_14.Reg_1bit_5.inverter_1.pmos.2 550 200
p Reg_32bit_14.Reg_1bit_5.net_1 vdd Reg_32bit_14.Reg_1bit_5.net_2 24 200
| device Reg_32bit_14.Reg_1bit_5.inverter_1.pmos.3 550 200
p Reg_32bit_14.Reg_1bit_5.net_1 vdd Reg_32bit_14.Reg_1bit_5.net_2 24 200
| device Reg_32bit_14.Reg_1bit_5.inverter_1.pmos.4 550 200
p Reg_32bit_14.Reg_1bit_5.net_1 vdd Reg_32bit_14.Reg_1bit_5.net_2 24 200
| end Reg_32bit_14.Reg_1bit_5.inverter_1
| begin Reg_32bit_14.Reg_1bit_5.inverter_2 290 260
| device Reg_32bit_14.Reg_1bit_5.inverter_2.nmos.1 550 360
n data[5] gnd Reg_32bit_14.Reg_1bit_5.net_3 24 100
| device Reg_32bit_14.Reg_1bit_5.inverter_2.nmos.2 550 360
n data[5] gnd Reg_32bit_14.Reg_1bit_5.net_3 24 100
| device Reg_32bit_14.Reg_1bit_5.inverter_2.nmos.3 550 360
n data[5] gnd Reg_32bit_14.Reg_1bit_5.net_3 24 100
| device Reg_32bit_14.Reg_1bit_5.inverter_2.nmos.4 550 360
n data[5] gnd Reg_32bit_14.Reg_1bit_5.net_3 24 100
| device Reg_32bit_14.Reg_1bit_5.inverter_2.pmos.1 550 200
p data[5] vdd Reg_32bit_14.Reg_1bit_5.net_3 24 200
| device Reg_32bit_14.Reg_1bit_5.inverter_2.pmos.2 550 200
p data[5] vdd Reg_32bit_14.Reg_1bit_5.net_3 24 200
| device Reg_32bit_14.Reg_1bit_5.inverter_2.pmos.3 550 200
p data[5] vdd Reg_32bit_14.Reg_1bit_5.net_3 24 200
| device Reg_32bit_14.Reg_1bit_5.inverter_2.pmos.4 550 200
p data[5] vdd Reg_32bit_14.Reg_1bit_5.net_3 24 200
| end Reg_32bit_14.Reg_1bit_5.inverter_2
| device Reg_32bit_14.Reg_1bit_5.nmos_1 730 230
n inR1[15] Reg_32bit_14.Reg_1bit_5.net_2 out1[5] 24 100
| device Reg_32bit_14.Reg_1bit_5.nmos_2 730 360
n inR2[15] Reg_32bit_14.Reg_1bit_5.net_2 out2[5] 24 100
| end Reg_32bit_14.Reg_1bit_5
| begin Reg_32bit_14.Reg_1bit_6 510 880
| begin Reg_32bit_14.Reg_1bit_6.inverter 560 210
| device Reg_32bit_14.Reg_1bit_6.inverter.nmos 550 360
n Reg_32bit_14.Reg_1bit_6.net_2 gnd Reg_32bit_14.Reg_1bit_6.net_1 24 100
| device Reg_32bit_14.Reg_1bit_6.inverter.pmos 550 200
p Reg_32bit_14.Reg_1bit_6.net_2 vdd Reg_32bit_14.Reg_1bit_6.net_1 24 200
| end Reg_32bit_14.Reg_1bit_6.inverter
| device Reg_32bit_14.Reg_1bit_6.nmos.1 390 260
n w[15] Reg_32bit_14.Reg_1bit_6.net_3 Reg_32bit_14.Reg_1bit_6.net_1 24 100
| device Reg_32bit_14.Reg_1bit_6.nmos.2 390 260
n w[15] Reg_32bit_14.Reg_1bit_6.net_3 Reg_32bit_14.Reg_1bit_6.net_1 24 100
| device Reg_32bit_14.Reg_1bit_6.nmos.3 390 260
n w[15] Reg_32bit_14.Reg_1bit_6.net_3 Reg_32bit_14.Reg_1bit_6.net_1 24 100
| device Reg_32bit_14.Reg_1bit_6.nmos.4 390 260
n w[15] Reg_32bit_14.Reg_1bit_6.net_3 Reg_32bit_14.Reg_1bit_6.net_1 24 100
| begin Reg_32bit_14.Reg_1bit_6.inverter_1 550 380
| device Reg_32bit_14.Reg_1bit_6.inverter_1.nmos.1 550 360
n Reg_32bit_14.Reg_1bit_6.net_1 gnd Reg_32bit_14.Reg_1bit_6.net_2 24 100
| device Reg_32bit_14.Reg_1bit_6.inverter_1.nmos.2 550 360
n Reg_32bit_14.Reg_1bit_6.net_1 gnd Reg_32bit_14.Reg_1bit_6.net_2 24 100
| device Reg_32bit_14.Reg_1bit_6.inverter_1.nmos.3 550 360
n Reg_32bit_14.Reg_1bit_6.net_1 gnd Reg_32bit_14.Reg_1bit_6.net_2 24 100
| device Reg_32bit_14.Reg_1bit_6.inverter_1.nmos.4 550 360
n Reg_32bit_14.Reg_1bit_6.net_1 gnd Reg_32bit_14.Reg_1bit_6.net_2 24 100
| device Reg_32bit_14.Reg_1bit_6.inverter_1.pmos.1 550 200
p Reg_32bit_14.Reg_1bit_6.net_1 vdd Reg_32bit_14.Reg_1bit_6.net_2 24 200
| device Reg_32bit_14.Reg_1bit_6.inverter_1.pmos.2 550 200
p Reg_32bit_14.Reg_1bit_6.net_1 vdd Reg_32bit_14.Reg_1bit_6.net_2 24 200
| device Reg_32bit_14.Reg_1bit_6.inverter_1.pmos.3 550 200
p Reg_32bit_14.Reg_1bit_6.net_1 vdd Reg_32bit_14.Reg_1bit_6.net_2 24 200
| device Reg_32bit_14.Reg_1bit_6.inverter_1.pmos.4 550 200
p Reg_32bit_14.Reg_1bit_6.net_1 vdd Reg_32bit_14.Reg_1bit_6.net_2 24 200
| end Reg_32bit_14.Reg_1bit_6.inverter_1
| begin Reg_32bit_14.Reg_1bit_6.inverter_2 290 260
| device Reg_32bit_14.Reg_1bit_6.inverter_2.nmos.1 550 360
n data[6] gnd Reg_32bit_14.Reg_1bit_6.net_3 24 100
| device Reg_32bit_14.Reg_1bit_6.inverter_2.nmos.2 550 360
n data[6] gnd Reg_32bit_14.Reg_1bit_6.net_3 24 100
| device Reg_32bit_14.Reg_1bit_6.inverter_2.nmos.3 550 360
n data[6] gnd Reg_32bit_14.Reg_1bit_6.net_3 24 100
| device Reg_32bit_14.Reg_1bit_6.inverter_2.nmos.4 550 360
n data[6] gnd Reg_32bit_14.Reg_1bit_6.net_3 24 100
| device Reg_32bit_14.Reg_1bit_6.inverter_2.pmos.1 550 200
p data[6] vdd Reg_32bit_14.Reg_1bit_6.net_3 24 200
| device Reg_32bit_14.Reg_1bit_6.inverter_2.pmos.2 550 200
p data[6] vdd Reg_32bit_14.Reg_1bit_6.net_3 24 200
| device Reg_32bit_14.Reg_1bit_6.inverter_2.pmos.3 550 200
p data[6] vdd Reg_32bit_14.Reg_1bit_6.net_3 24 200
| device Reg_32bit_14.Reg_1bit_6.inverter_2.pmos.4 550 200
p data[6] vdd Reg_32bit_14.Reg_1bit_6.net_3 24 200
| end Reg_32bit_14.Reg_1bit_6.inverter_2
| device Reg_32bit_14.Reg_1bit_6.nmos_1 730 230
n inR1[15] Reg_32bit_14.Reg_1bit_6.net_2 out1[6] 24 100
| device Reg_32bit_14.Reg_1bit_6.nmos_2 730 360
n inR2[15] Reg_32bit_14.Reg_1bit_6.net_2 out2[6] 24 100
| end Reg_32bit_14.Reg_1bit_6
| begin Reg_32bit_14.Reg_1bit_7 510 1010
| begin Reg_32bit_14.Reg_1bit_7.inverter 560 210
| device Reg_32bit_14.Reg_1bit_7.inverter.nmos 550 360
n Reg_32bit_14.Reg_1bit_7.net_2 gnd Reg_32bit_14.Reg_1bit_7.net_1 24 100
| device Reg_32bit_14.Reg_1bit_7.inverter.pmos 550 200
p Reg_32bit_14.Reg_1bit_7.net_2 vdd Reg_32bit_14.Reg_1bit_7.net_1 24 200
| end Reg_32bit_14.Reg_1bit_7.inverter
| device Reg_32bit_14.Reg_1bit_7.nmos.1 390 260
n w[15] Reg_32bit_14.Reg_1bit_7.net_3 Reg_32bit_14.Reg_1bit_7.net_1 24 100
| device Reg_32bit_14.Reg_1bit_7.nmos.2 390 260
n w[15] Reg_32bit_14.Reg_1bit_7.net_3 Reg_32bit_14.Reg_1bit_7.net_1 24 100
| device Reg_32bit_14.Reg_1bit_7.nmos.3 390 260
n w[15] Reg_32bit_14.Reg_1bit_7.net_3 Reg_32bit_14.Reg_1bit_7.net_1 24 100
| device Reg_32bit_14.Reg_1bit_7.nmos.4 390 260
n w[15] Reg_32bit_14.Reg_1bit_7.net_3 Reg_32bit_14.Reg_1bit_7.net_1 24 100
| begin Reg_32bit_14.Reg_1bit_7.inverter_1 550 380
| device Reg_32bit_14.Reg_1bit_7.inverter_1.nmos.1 550 360
n Reg_32bit_14.Reg_1bit_7.net_1 gnd Reg_32bit_14.Reg_1bit_7.net_2 24 100
| device Reg_32bit_14.Reg_1bit_7.inverter_1.nmos.2 550 360
n Reg_32bit_14.Reg_1bit_7.net_1 gnd Reg_32bit_14.Reg_1bit_7.net_2 24 100
| device Reg_32bit_14.Reg_1bit_7.inverter_1.nmos.3 550 360
n Reg_32bit_14.Reg_1bit_7.net_1 gnd Reg_32bit_14.Reg_1bit_7.net_2 24 100
| device Reg_32bit_14.Reg_1bit_7.inverter_1.nmos.4 550 360
n Reg_32bit_14.Reg_1bit_7.net_1 gnd Reg_32bit_14.Reg_1bit_7.net_2 24 100
| device Reg_32bit_14.Reg_1bit_7.inverter_1.pmos.1 550 200
p Reg_32bit_14.Reg_1bit_7.net_1 vdd Reg_32bit_14.Reg_1bit_7.net_2 24 200
| device Reg_32bit_14.Reg_1bit_7.inverter_1.pmos.2 550 200
p Reg_32bit_14.Reg_1bit_7.net_1 vdd Reg_32bit_14.Reg_1bit_7.net_2 24 200
| device Reg_32bit_14.Reg_1bit_7.inverter_1.pmos.3 550 200
p Reg_32bit_14.Reg_1bit_7.net_1 vdd Reg_32bit_14.Reg_1bit_7.net_2 24 200
| device Reg_32bit_14.Reg_1bit_7.inverter_1.pmos.4 550 200
p Reg_32bit_14.Reg_1bit_7.net_1 vdd Reg_32bit_14.Reg_1bit_7.net_2 24 200
| end Reg_32bit_14.Reg_1bit_7.inverter_1
| begin Reg_32bit_14.Reg_1bit_7.inverter_2 290 260
| device Reg_32bit_14.Reg_1bit_7.inverter_2.nmos.1 550 360
n data[7] gnd Reg_32bit_14.Reg_1bit_7.net_3 24 100
| device Reg_32bit_14.Reg_1bit_7.inverter_2.nmos.2 550 360
n data[7] gnd Reg_32bit_14.Reg_1bit_7.net_3 24 100
| device Reg_32bit_14.Reg_1bit_7.inverter_2.nmos.3 550 360
n data[7] gnd Reg_32bit_14.Reg_1bit_7.net_3 24 100
| device Reg_32bit_14.Reg_1bit_7.inverter_2.nmos.4 550 360
n data[7] gnd Reg_32bit_14.Reg_1bit_7.net_3 24 100
| device Reg_32bit_14.Reg_1bit_7.inverter_2.pmos.1 550 200
p data[7] vdd Reg_32bit_14.Reg_1bit_7.net_3 24 200
| device Reg_32bit_14.Reg_1bit_7.inverter_2.pmos.2 550 200
p data[7] vdd Reg_32bit_14.Reg_1bit_7.net_3 24 200
| device Reg_32bit_14.Reg_1bit_7.inverter_2.pmos.3 550 200
p data[7] vdd Reg_32bit_14.Reg_1bit_7.net_3 24 200
| device Reg_32bit_14.Reg_1bit_7.inverter_2.pmos.4 550 200
p data[7] vdd Reg_32bit_14.Reg_1bit_7.net_3 24 200
| end Reg_32bit_14.Reg_1bit_7.inverter_2
| device Reg_32bit_14.Reg_1bit_7.nmos_1 730 230
n inR1[15] Reg_32bit_14.Reg_1bit_7.net_2 out1[7] 24 100
| device Reg_32bit_14.Reg_1bit_7.nmos_2 730 360
n inR2[15] Reg_32bit_14.Reg_1bit_7.net_2 out2[7] 24 100
| end Reg_32bit_14.Reg_1bit_7
| begin Reg_32bit_14.Reg_1bit_8 510 1150
| begin Reg_32bit_14.Reg_1bit_8.inverter 560 210
| device Reg_32bit_14.Reg_1bit_8.inverter.nmos 550 360
n Reg_32bit_14.Reg_1bit_8.net_2 gnd Reg_32bit_14.Reg_1bit_8.net_1 24 100
| device Reg_32bit_14.Reg_1bit_8.inverter.pmos 550 200
p Reg_32bit_14.Reg_1bit_8.net_2 vdd Reg_32bit_14.Reg_1bit_8.net_1 24 200
| end Reg_32bit_14.Reg_1bit_8.inverter
| device Reg_32bit_14.Reg_1bit_8.nmos.1 390 260
n w[15] Reg_32bit_14.Reg_1bit_8.net_3 Reg_32bit_14.Reg_1bit_8.net_1 24 100
| device Reg_32bit_14.Reg_1bit_8.nmos.2 390 260
n w[15] Reg_32bit_14.Reg_1bit_8.net_3 Reg_32bit_14.Reg_1bit_8.net_1 24 100
| device Reg_32bit_14.Reg_1bit_8.nmos.3 390 260
n w[15] Reg_32bit_14.Reg_1bit_8.net_3 Reg_32bit_14.Reg_1bit_8.net_1 24 100
| device Reg_32bit_14.Reg_1bit_8.nmos.4 390 260
n w[15] Reg_32bit_14.Reg_1bit_8.net_3 Reg_32bit_14.Reg_1bit_8.net_1 24 100
| begin Reg_32bit_14.Reg_1bit_8.inverter_1 550 380
| device Reg_32bit_14.Reg_1bit_8.inverter_1.nmos.1 550 360
n Reg_32bit_14.Reg_1bit_8.net_1 gnd Reg_32bit_14.Reg_1bit_8.net_2 24 100
| device Reg_32bit_14.Reg_1bit_8.inverter_1.nmos.2 550 360
n Reg_32bit_14.Reg_1bit_8.net_1 gnd Reg_32bit_14.Reg_1bit_8.net_2 24 100
| device Reg_32bit_14.Reg_1bit_8.inverter_1.nmos.3 550 360
n Reg_32bit_14.Reg_1bit_8.net_1 gnd Reg_32bit_14.Reg_1bit_8.net_2 24 100
| device Reg_32bit_14.Reg_1bit_8.inverter_1.nmos.4 550 360
n Reg_32bit_14.Reg_1bit_8.net_1 gnd Reg_32bit_14.Reg_1bit_8.net_2 24 100
| device Reg_32bit_14.Reg_1bit_8.inverter_1.pmos.1 550 200
p Reg_32bit_14.Reg_1bit_8.net_1 vdd Reg_32bit_14.Reg_1bit_8.net_2 24 200
| device Reg_32bit_14.Reg_1bit_8.inverter_1.pmos.2 550 200
p Reg_32bit_14.Reg_1bit_8.net_1 vdd Reg_32bit_14.Reg_1bit_8.net_2 24 200
| device Reg_32bit_14.Reg_1bit_8.inverter_1.pmos.3 550 200
p Reg_32bit_14.Reg_1bit_8.net_1 vdd Reg_32bit_14.Reg_1bit_8.net_2 24 200
| device Reg_32bit_14.Reg_1bit_8.inverter_1.pmos.4 550 200
p Reg_32bit_14.Reg_1bit_8.net_1 vdd Reg_32bit_14.Reg_1bit_8.net_2 24 200
| end Reg_32bit_14.Reg_1bit_8.inverter_1
| begin Reg_32bit_14.Reg_1bit_8.inverter_2 290 260
| device Reg_32bit_14.Reg_1bit_8.inverter_2.nmos.1 550 360
n data[8] gnd Reg_32bit_14.Reg_1bit_8.net_3 24 100
| device Reg_32bit_14.Reg_1bit_8.inverter_2.nmos.2 550 360
n data[8] gnd Reg_32bit_14.Reg_1bit_8.net_3 24 100
| device Reg_32bit_14.Reg_1bit_8.inverter_2.nmos.3 550 360
n data[8] gnd Reg_32bit_14.Reg_1bit_8.net_3 24 100
| device Reg_32bit_14.Reg_1bit_8.inverter_2.nmos.4 550 360
n data[8] gnd Reg_32bit_14.Reg_1bit_8.net_3 24 100
| device Reg_32bit_14.Reg_1bit_8.inverter_2.pmos.1 550 200
p data[8] vdd Reg_32bit_14.Reg_1bit_8.net_3 24 200
| device Reg_32bit_14.Reg_1bit_8.inverter_2.pmos.2 550 200
p data[8] vdd Reg_32bit_14.Reg_1bit_8.net_3 24 200
| device Reg_32bit_14.Reg_1bit_8.inverter_2.pmos.3 550 200
p data[8] vdd Reg_32bit_14.Reg_1bit_8.net_3 24 200
| device Reg_32bit_14.Reg_1bit_8.inverter_2.pmos.4 550 200
p data[8] vdd Reg_32bit_14.Reg_1bit_8.net_3 24 200
| end Reg_32bit_14.Reg_1bit_8.inverter_2
| device Reg_32bit_14.Reg_1bit_8.nmos_1 730 230
n inR1[15] Reg_32bit_14.Reg_1bit_8.net_2 out1[8] 24 100
| device Reg_32bit_14.Reg_1bit_8.nmos_2 730 360
n inR2[15] Reg_32bit_14.Reg_1bit_8.net_2 out2[8] 24 100
| end Reg_32bit_14.Reg_1bit_8
| begin Reg_32bit_14.Reg_1bit_9 510 1280
| begin Reg_32bit_14.Reg_1bit_9.inverter 560 210
| device Reg_32bit_14.Reg_1bit_9.inverter.nmos 550 360
n Reg_32bit_14.Reg_1bit_9.net_2 gnd Reg_32bit_14.Reg_1bit_9.net_1 24 100
| device Reg_32bit_14.Reg_1bit_9.inverter.pmos 550 200
p Reg_32bit_14.Reg_1bit_9.net_2 vdd Reg_32bit_14.Reg_1bit_9.net_1 24 200
| end Reg_32bit_14.Reg_1bit_9.inverter
| device Reg_32bit_14.Reg_1bit_9.nmos.1 390 260
n w[15] Reg_32bit_14.Reg_1bit_9.net_3 Reg_32bit_14.Reg_1bit_9.net_1 24 100
| device Reg_32bit_14.Reg_1bit_9.nmos.2 390 260
n w[15] Reg_32bit_14.Reg_1bit_9.net_3 Reg_32bit_14.Reg_1bit_9.net_1 24 100
| device Reg_32bit_14.Reg_1bit_9.nmos.3 390 260
n w[15] Reg_32bit_14.Reg_1bit_9.net_3 Reg_32bit_14.Reg_1bit_9.net_1 24 100
| device Reg_32bit_14.Reg_1bit_9.nmos.4 390 260
n w[15] Reg_32bit_14.Reg_1bit_9.net_3 Reg_32bit_14.Reg_1bit_9.net_1 24 100
| begin Reg_32bit_14.Reg_1bit_9.inverter_1 550 380
| device Reg_32bit_14.Reg_1bit_9.inverter_1.nmos.1 550 360
n Reg_32bit_14.Reg_1bit_9.net_1 gnd Reg_32bit_14.Reg_1bit_9.net_2 24 100
| device Reg_32bit_14.Reg_1bit_9.inverter_1.nmos.2 550 360
n Reg_32bit_14.Reg_1bit_9.net_1 gnd Reg_32bit_14.Reg_1bit_9.net_2 24 100
| device Reg_32bit_14.Reg_1bit_9.inverter_1.nmos.3 550 360
n Reg_32bit_14.Reg_1bit_9.net_1 gnd Reg_32bit_14.Reg_1bit_9.net_2 24 100
| device Reg_32bit_14.Reg_1bit_9.inverter_1.nmos.4 550 360
n Reg_32bit_14.Reg_1bit_9.net_1 gnd Reg_32bit_14.Reg_1bit_9.net_2 24 100
| device Reg_32bit_14.Reg_1bit_9.inverter_1.pmos.1 550 200
p Reg_32bit_14.Reg_1bit_9.net_1 vdd Reg_32bit_14.Reg_1bit_9.net_2 24 200
| device Reg_32bit_14.Reg_1bit_9.inverter_1.pmos.2 550 200
p Reg_32bit_14.Reg_1bit_9.net_1 vdd Reg_32bit_14.Reg_1bit_9.net_2 24 200
| device Reg_32bit_14.Reg_1bit_9.inverter_1.pmos.3 550 200
p Reg_32bit_14.Reg_1bit_9.net_1 vdd Reg_32bit_14.Reg_1bit_9.net_2 24 200
| device Reg_32bit_14.Reg_1bit_9.inverter_1.pmos.4 550 200
p Reg_32bit_14.Reg_1bit_9.net_1 vdd Reg_32bit_14.Reg_1bit_9.net_2 24 200
| end Reg_32bit_14.Reg_1bit_9.inverter_1
| begin Reg_32bit_14.Reg_1bit_9.inverter_2 290 260
| device Reg_32bit_14.Reg_1bit_9.inverter_2.nmos.1 550 360
n data[9] gnd Reg_32bit_14.Reg_1bit_9.net_3 24 100
| device Reg_32bit_14.Reg_1bit_9.inverter_2.nmos.2 550 360
n data[9] gnd Reg_32bit_14.Reg_1bit_9.net_3 24 100
| device Reg_32bit_14.Reg_1bit_9.inverter_2.nmos.3 550 360
n data[9] gnd Reg_32bit_14.Reg_1bit_9.net_3 24 100
| device Reg_32bit_14.Reg_1bit_9.inverter_2.nmos.4 550 360
n data[9] gnd Reg_32bit_14.Reg_1bit_9.net_3 24 100
| device Reg_32bit_14.Reg_1bit_9.inverter_2.pmos.1 550 200
p data[9] vdd Reg_32bit_14.Reg_1bit_9.net_3 24 200
| device Reg_32bit_14.Reg_1bit_9.inverter_2.pmos.2 550 200
p data[9] vdd Reg_32bit_14.Reg_1bit_9.net_3 24 200
| device Reg_32bit_14.Reg_1bit_9.inverter_2.pmos.3 550 200
p data[9] vdd Reg_32bit_14.Reg_1bit_9.net_3 24 200
| device Reg_32bit_14.Reg_1bit_9.inverter_2.pmos.4 550 200
p data[9] vdd Reg_32bit_14.Reg_1bit_9.net_3 24 200
| end Reg_32bit_14.Reg_1bit_9.inverter_2
| device Reg_32bit_14.Reg_1bit_9.nmos_1 730 230
n inR1[15] Reg_32bit_14.Reg_1bit_9.net_2 out1[9] 24 100
| device Reg_32bit_14.Reg_1bit_9.nmos_2 730 360
n inR2[15] Reg_32bit_14.Reg_1bit_9.net_2 out2[9] 24 100
| end Reg_32bit_14.Reg_1bit_9
| begin Reg_32bit_14.Reg_1bit_10 510 1410
| begin Reg_32bit_14.Reg_1bit_10.inverter 560 210
| device Reg_32bit_14.Reg_1bit_10.inverter.nmos 550 360
n Reg_32bit_14.Reg_1bit_10.net_2 gnd Reg_32bit_14.Reg_1bit_10.net_1 24 100
| device Reg_32bit_14.Reg_1bit_10.inverter.pmos 550 200
p Reg_32bit_14.Reg_1bit_10.net_2 vdd Reg_32bit_14.Reg_1bit_10.net_1 24 200
| end Reg_32bit_14.Reg_1bit_10.inverter
| device Reg_32bit_14.Reg_1bit_10.nmos.1 390 260
n w[15] Reg_32bit_14.Reg_1bit_10.net_3 Reg_32bit_14.Reg_1bit_10.net_1 24 100
| device Reg_32bit_14.Reg_1bit_10.nmos.2 390 260
n w[15] Reg_32bit_14.Reg_1bit_10.net_3 Reg_32bit_14.Reg_1bit_10.net_1 24 100
| device Reg_32bit_14.Reg_1bit_10.nmos.3 390 260
n w[15] Reg_32bit_14.Reg_1bit_10.net_3 Reg_32bit_14.Reg_1bit_10.net_1 24 100
| device Reg_32bit_14.Reg_1bit_10.nmos.4 390 260
n w[15] Reg_32bit_14.Reg_1bit_10.net_3 Reg_32bit_14.Reg_1bit_10.net_1 24 100
| begin Reg_32bit_14.Reg_1bit_10.inverter_1 550 380
| device Reg_32bit_14.Reg_1bit_10.inverter_1.nmos.1 550 360
n Reg_32bit_14.Reg_1bit_10.net_1 gnd Reg_32bit_14.Reg_1bit_10.net_2 24 100
| device Reg_32bit_14.Reg_1bit_10.inverter_1.nmos.2 550 360
n Reg_32bit_14.Reg_1bit_10.net_1 gnd Reg_32bit_14.Reg_1bit_10.net_2 24 100
| device Reg_32bit_14.Reg_1bit_10.inverter_1.nmos.3 550 360
n Reg_32bit_14.Reg_1bit_10.net_1 gnd Reg_32bit_14.Reg_1bit_10.net_2 24 100
| device Reg_32bit_14.Reg_1bit_10.inverter_1.nmos.4 550 360
n Reg_32bit_14.Reg_1bit_10.net_1 gnd Reg_32bit_14.Reg_1bit_10.net_2 24 100
| device Reg_32bit_14.Reg_1bit_10.inverter_1.pmos.1 550 200
p Reg_32bit_14.Reg_1bit_10.net_1 vdd Reg_32bit_14.Reg_1bit_10.net_2 24 200
| device Reg_32bit_14.Reg_1bit_10.inverter_1.pmos.2 550 200
p Reg_32bit_14.Reg_1bit_10.net_1 vdd Reg_32bit_14.Reg_1bit_10.net_2 24 200
| device Reg_32bit_14.Reg_1bit_10.inverter_1.pmos.3 550 200
p Reg_32bit_14.Reg_1bit_10.net_1 vdd Reg_32bit_14.Reg_1bit_10.net_2 24 200
| device Reg_32bit_14.Reg_1bit_10.inverter_1.pmos.4 550 200
p Reg_32bit_14.Reg_1bit_10.net_1 vdd Reg_32bit_14.Reg_1bit_10.net_2 24 200
| end Reg_32bit_14.Reg_1bit_10.inverter_1
| begin Reg_32bit_14.Reg_1bit_10.inverter_2 290 260
| device Reg_32bit_14.Reg_1bit_10.inverter_2.nmos.1 550 360
n data[10] gnd Reg_32bit_14.Reg_1bit_10.net_3 24 100
| device Reg_32bit_14.Reg_1bit_10.inverter_2.nmos.2 550 360
n data[10] gnd Reg_32bit_14.Reg_1bit_10.net_3 24 100
| device Reg_32bit_14.Reg_1bit_10.inverter_2.nmos.3 550 360
n data[10] gnd Reg_32bit_14.Reg_1bit_10.net_3 24 100
| device Reg_32bit_14.Reg_1bit_10.inverter_2.nmos.4 550 360
n data[10] gnd Reg_32bit_14.Reg_1bit_10.net_3 24 100
| device Reg_32bit_14.Reg_1bit_10.inverter_2.pmos.1 550 200
p data[10] vdd Reg_32bit_14.Reg_1bit_10.net_3 24 200
| device Reg_32bit_14.Reg_1bit_10.inverter_2.pmos.2 550 200
p data[10] vdd Reg_32bit_14.Reg_1bit_10.net_3 24 200
| device Reg_32bit_14.Reg_1bit_10.inverter_2.pmos.3 550 200
p data[10] vdd Reg_32bit_14.Reg_1bit_10.net_3 24 200
| device Reg_32bit_14.Reg_1bit_10.inverter_2.pmos.4 550 200
p data[10] vdd Reg_32bit_14.Reg_1bit_10.net_3 24 200
| end Reg_32bit_14.Reg_1bit_10.inverter_2
| device Reg_32bit_14.Reg_1bit_10.nmos_1 730 230
n inR1[15] Reg_32bit_14.Reg_1bit_10.net_2 out1[10] 24 100
| device Reg_32bit_14.Reg_1bit_10.nmos_2 730 360
n inR2[15] Reg_32bit_14.Reg_1bit_10.net_2 out2[10] 24 100
| end Reg_32bit_14.Reg_1bit_10
| begin Reg_32bit_14.Reg_1bit_11 510 1540
| begin Reg_32bit_14.Reg_1bit_11.inverter 560 210
| device Reg_32bit_14.Reg_1bit_11.inverter.nmos 550 360
n Reg_32bit_14.Reg_1bit_11.net_2 gnd Reg_32bit_14.Reg_1bit_11.net_1 24 100
| device Reg_32bit_14.Reg_1bit_11.inverter.pmos 550 200
p Reg_32bit_14.Reg_1bit_11.net_2 vdd Reg_32bit_14.Reg_1bit_11.net_1 24 200
| end Reg_32bit_14.Reg_1bit_11.inverter
| device Reg_32bit_14.Reg_1bit_11.nmos.1 390 260
n w[15] Reg_32bit_14.Reg_1bit_11.net_3 Reg_32bit_14.Reg_1bit_11.net_1 24 100
| device Reg_32bit_14.Reg_1bit_11.nmos.2 390 260
n w[15] Reg_32bit_14.Reg_1bit_11.net_3 Reg_32bit_14.Reg_1bit_11.net_1 24 100
| device Reg_32bit_14.Reg_1bit_11.nmos.3 390 260
n w[15] Reg_32bit_14.Reg_1bit_11.net_3 Reg_32bit_14.Reg_1bit_11.net_1 24 100
| device Reg_32bit_14.Reg_1bit_11.nmos.4 390 260
n w[15] Reg_32bit_14.Reg_1bit_11.net_3 Reg_32bit_14.Reg_1bit_11.net_1 24 100
| begin Reg_32bit_14.Reg_1bit_11.inverter_1 550 380
| device Reg_32bit_14.Reg_1bit_11.inverter_1.nmos.1 550 360
n Reg_32bit_14.Reg_1bit_11.net_1 gnd Reg_32bit_14.Reg_1bit_11.net_2 24 100
| device Reg_32bit_14.Reg_1bit_11.inverter_1.nmos.2 550 360
n Reg_32bit_14.Reg_1bit_11.net_1 gnd Reg_32bit_14.Reg_1bit_11.net_2 24 100
| device Reg_32bit_14.Reg_1bit_11.inverter_1.nmos.3 550 360
n Reg_32bit_14.Reg_1bit_11.net_1 gnd Reg_32bit_14.Reg_1bit_11.net_2 24 100
| device Reg_32bit_14.Reg_1bit_11.inverter_1.nmos.4 550 360
n Reg_32bit_14.Reg_1bit_11.net_1 gnd Reg_32bit_14.Reg_1bit_11.net_2 24 100
| device Reg_32bit_14.Reg_1bit_11.inverter_1.pmos.1 550 200
p Reg_32bit_14.Reg_1bit_11.net_1 vdd Reg_32bit_14.Reg_1bit_11.net_2 24 200
| device Reg_32bit_14.Reg_1bit_11.inverter_1.pmos.2 550 200
p Reg_32bit_14.Reg_1bit_11.net_1 vdd Reg_32bit_14.Reg_1bit_11.net_2 24 200
| device Reg_32bit_14.Reg_1bit_11.inverter_1.pmos.3 550 200
p Reg_32bit_14.Reg_1bit_11.net_1 vdd Reg_32bit_14.Reg_1bit_11.net_2 24 200
| device Reg_32bit_14.Reg_1bit_11.inverter_1.pmos.4 550 200
p Reg_32bit_14.Reg_1bit_11.net_1 vdd Reg_32bit_14.Reg_1bit_11.net_2 24 200
| end Reg_32bit_14.Reg_1bit_11.inverter_1
| begin Reg_32bit_14.Reg_1bit_11.inverter_2 290 260
| device Reg_32bit_14.Reg_1bit_11.inverter_2.nmos.1 550 360
n data[11] gnd Reg_32bit_14.Reg_1bit_11.net_3 24 100
| device Reg_32bit_14.Reg_1bit_11.inverter_2.nmos.2 550 360
n data[11] gnd Reg_32bit_14.Reg_1bit_11.net_3 24 100
| device Reg_32bit_14.Reg_1bit_11.inverter_2.nmos.3 550 360
n data[11] gnd Reg_32bit_14.Reg_1bit_11.net_3 24 100
| device Reg_32bit_14.Reg_1bit_11.inverter_2.nmos.4 550 360
n data[11] gnd Reg_32bit_14.Reg_1bit_11.net_3 24 100
| device Reg_32bit_14.Reg_1bit_11.inverter_2.pmos.1 550 200
p data[11] vdd Reg_32bit_14.Reg_1bit_11.net_3 24 200
| device Reg_32bit_14.Reg_1bit_11.inverter_2.pmos.2 550 200
p data[11] vdd Reg_32bit_14.Reg_1bit_11.net_3 24 200
| device Reg_32bit_14.Reg_1bit_11.inverter_2.pmos.3 550 200
p data[11] vdd Reg_32bit_14.Reg_1bit_11.net_3 24 200
| device Reg_32bit_14.Reg_1bit_11.inverter_2.pmos.4 550 200
p data[11] vdd Reg_32bit_14.Reg_1bit_11.net_3 24 200
| end Reg_32bit_14.Reg_1bit_11.inverter_2
| device Reg_32bit_14.Reg_1bit_11.nmos_1 730 230
n inR1[15] Reg_32bit_14.Reg_1bit_11.net_2 out1[11] 24 100
| device Reg_32bit_14.Reg_1bit_11.nmos_2 730 360
n inR2[15] Reg_32bit_14.Reg_1bit_11.net_2 out2[11] 24 100
| end Reg_32bit_14.Reg_1bit_11
| begin Reg_32bit_14.Reg_1bit_12 510 1670
| begin Reg_32bit_14.Reg_1bit_12.inverter 560 210
| device Reg_32bit_14.Reg_1bit_12.inverter.nmos 550 360
n Reg_32bit_14.Reg_1bit_12.net_2 gnd Reg_32bit_14.Reg_1bit_12.net_1 24 100
| device Reg_32bit_14.Reg_1bit_12.inverter.pmos 550 200
p Reg_32bit_14.Reg_1bit_12.net_2 vdd Reg_32bit_14.Reg_1bit_12.net_1 24 200
| end Reg_32bit_14.Reg_1bit_12.inverter
| device Reg_32bit_14.Reg_1bit_12.nmos.1 390 260
n w[15] Reg_32bit_14.Reg_1bit_12.net_3 Reg_32bit_14.Reg_1bit_12.net_1 24 100
| device Reg_32bit_14.Reg_1bit_12.nmos.2 390 260
n w[15] Reg_32bit_14.Reg_1bit_12.net_3 Reg_32bit_14.Reg_1bit_12.net_1 24 100
| device Reg_32bit_14.Reg_1bit_12.nmos.3 390 260
n w[15] Reg_32bit_14.Reg_1bit_12.net_3 Reg_32bit_14.Reg_1bit_12.net_1 24 100
| device Reg_32bit_14.Reg_1bit_12.nmos.4 390 260
n w[15] Reg_32bit_14.Reg_1bit_12.net_3 Reg_32bit_14.Reg_1bit_12.net_1 24 100
| begin Reg_32bit_14.Reg_1bit_12.inverter_1 550 380
| device Reg_32bit_14.Reg_1bit_12.inverter_1.nmos.1 550 360
n Reg_32bit_14.Reg_1bit_12.net_1 gnd Reg_32bit_14.Reg_1bit_12.net_2 24 100
| device Reg_32bit_14.Reg_1bit_12.inverter_1.nmos.2 550 360
n Reg_32bit_14.Reg_1bit_12.net_1 gnd Reg_32bit_14.Reg_1bit_12.net_2 24 100
| device Reg_32bit_14.Reg_1bit_12.inverter_1.nmos.3 550 360
n Reg_32bit_14.Reg_1bit_12.net_1 gnd Reg_32bit_14.Reg_1bit_12.net_2 24 100
| device Reg_32bit_14.Reg_1bit_12.inverter_1.nmos.4 550 360
n Reg_32bit_14.Reg_1bit_12.net_1 gnd Reg_32bit_14.Reg_1bit_12.net_2 24 100
| device Reg_32bit_14.Reg_1bit_12.inverter_1.pmos.1 550 200
p Reg_32bit_14.Reg_1bit_12.net_1 vdd Reg_32bit_14.Reg_1bit_12.net_2 24 200
| device Reg_32bit_14.Reg_1bit_12.inverter_1.pmos.2 550 200
p Reg_32bit_14.Reg_1bit_12.net_1 vdd Reg_32bit_14.Reg_1bit_12.net_2 24 200
| device Reg_32bit_14.Reg_1bit_12.inverter_1.pmos.3 550 200
p Reg_32bit_14.Reg_1bit_12.net_1 vdd Reg_32bit_14.Reg_1bit_12.net_2 24 200
| device Reg_32bit_14.Reg_1bit_12.inverter_1.pmos.4 550 200
p Reg_32bit_14.Reg_1bit_12.net_1 vdd Reg_32bit_14.Reg_1bit_12.net_2 24 200
| end Reg_32bit_14.Reg_1bit_12.inverter_1
| begin Reg_32bit_14.Reg_1bit_12.inverter_2 290 260
| device Reg_32bit_14.Reg_1bit_12.inverter_2.nmos.1 550 360
n data[12] gnd Reg_32bit_14.Reg_1bit_12.net_3 24 100
| device Reg_32bit_14.Reg_1bit_12.inverter_2.nmos.2 550 360
n data[12] gnd Reg_32bit_14.Reg_1bit_12.net_3 24 100
| device Reg_32bit_14.Reg_1bit_12.inverter_2.nmos.3 550 360
n data[12] gnd Reg_32bit_14.Reg_1bit_12.net_3 24 100
| device Reg_32bit_14.Reg_1bit_12.inverter_2.nmos.4 550 360
n data[12] gnd Reg_32bit_14.Reg_1bit_12.net_3 24 100
| device Reg_32bit_14.Reg_1bit_12.inverter_2.pmos.1 550 200
p data[12] vdd Reg_32bit_14.Reg_1bit_12.net_3 24 200
| device Reg_32bit_14.Reg_1bit_12.inverter_2.pmos.2 550 200
p data[12] vdd Reg_32bit_14.Reg_1bit_12.net_3 24 200
| device Reg_32bit_14.Reg_1bit_12.inverter_2.pmos.3 550 200
p data[12] vdd Reg_32bit_14.Reg_1bit_12.net_3 24 200
| device Reg_32bit_14.Reg_1bit_12.inverter_2.pmos.4 550 200
p data[12] vdd Reg_32bit_14.Reg_1bit_12.net_3 24 200
| end Reg_32bit_14.Reg_1bit_12.inverter_2
| device Reg_32bit_14.Reg_1bit_12.nmos_1 730 230
n inR1[15] Reg_32bit_14.Reg_1bit_12.net_2 out1[12] 24 100
| device Reg_32bit_14.Reg_1bit_12.nmos_2 730 360
n inR2[15] Reg_32bit_14.Reg_1bit_12.net_2 out2[12] 24 100
| end Reg_32bit_14.Reg_1bit_12
| begin Reg_32bit_14.Reg_1bit_13 510 1800
| begin Reg_32bit_14.Reg_1bit_13.inverter 560 210
| device Reg_32bit_14.Reg_1bit_13.inverter.nmos 550 360
n Reg_32bit_14.Reg_1bit_13.net_2 gnd Reg_32bit_14.Reg_1bit_13.net_1 24 100
| device Reg_32bit_14.Reg_1bit_13.inverter.pmos 550 200
p Reg_32bit_14.Reg_1bit_13.net_2 vdd Reg_32bit_14.Reg_1bit_13.net_1 24 200
| end Reg_32bit_14.Reg_1bit_13.inverter
| device Reg_32bit_14.Reg_1bit_13.nmos.1 390 260
n w[15] Reg_32bit_14.Reg_1bit_13.net_3 Reg_32bit_14.Reg_1bit_13.net_1 24 100
| device Reg_32bit_14.Reg_1bit_13.nmos.2 390 260
n w[15] Reg_32bit_14.Reg_1bit_13.net_3 Reg_32bit_14.Reg_1bit_13.net_1 24 100
| device Reg_32bit_14.Reg_1bit_13.nmos.3 390 260
n w[15] Reg_32bit_14.Reg_1bit_13.net_3 Reg_32bit_14.Reg_1bit_13.net_1 24 100
| device Reg_32bit_14.Reg_1bit_13.nmos.4 390 260
n w[15] Reg_32bit_14.Reg_1bit_13.net_3 Reg_32bit_14.Reg_1bit_13.net_1 24 100
| begin Reg_32bit_14.Reg_1bit_13.inverter_1 550 380
| device Reg_32bit_14.Reg_1bit_13.inverter_1.nmos.1 550 360
n Reg_32bit_14.Reg_1bit_13.net_1 gnd Reg_32bit_14.Reg_1bit_13.net_2 24 100
| device Reg_32bit_14.Reg_1bit_13.inverter_1.nmos.2 550 360
n Reg_32bit_14.Reg_1bit_13.net_1 gnd Reg_32bit_14.Reg_1bit_13.net_2 24 100
| device Reg_32bit_14.Reg_1bit_13.inverter_1.nmos.3 550 360
n Reg_32bit_14.Reg_1bit_13.net_1 gnd Reg_32bit_14.Reg_1bit_13.net_2 24 100
| device Reg_32bit_14.Reg_1bit_13.inverter_1.nmos.4 550 360
n Reg_32bit_14.Reg_1bit_13.net_1 gnd Reg_32bit_14.Reg_1bit_13.net_2 24 100
| device Reg_32bit_14.Reg_1bit_13.inverter_1.pmos.1 550 200
p Reg_32bit_14.Reg_1bit_13.net_1 vdd Reg_32bit_14.Reg_1bit_13.net_2 24 200
| device Reg_32bit_14.Reg_1bit_13.inverter_1.pmos.2 550 200
p Reg_32bit_14.Reg_1bit_13.net_1 vdd Reg_32bit_14.Reg_1bit_13.net_2 24 200
| device Reg_32bit_14.Reg_1bit_13.inverter_1.pmos.3 550 200
p Reg_32bit_14.Reg_1bit_13.net_1 vdd Reg_32bit_14.Reg_1bit_13.net_2 24 200
| device Reg_32bit_14.Reg_1bit_13.inverter_1.pmos.4 550 200
p Reg_32bit_14.Reg_1bit_13.net_1 vdd Reg_32bit_14.Reg_1bit_13.net_2 24 200
| end Reg_32bit_14.Reg_1bit_13.inverter_1
| begin Reg_32bit_14.Reg_1bit_13.inverter_2 290 260
| device Reg_32bit_14.Reg_1bit_13.inverter_2.nmos.1 550 360
n data[13] gnd Reg_32bit_14.Reg_1bit_13.net_3 24 100
| device Reg_32bit_14.Reg_1bit_13.inverter_2.nmos.2 550 360
n data[13] gnd Reg_32bit_14.Reg_1bit_13.net_3 24 100
| device Reg_32bit_14.Reg_1bit_13.inverter_2.nmos.3 550 360
n data[13] gnd Reg_32bit_14.Reg_1bit_13.net_3 24 100
| device Reg_32bit_14.Reg_1bit_13.inverter_2.nmos.4 550 360
n data[13] gnd Reg_32bit_14.Reg_1bit_13.net_3 24 100
| device Reg_32bit_14.Reg_1bit_13.inverter_2.pmos.1 550 200
p data[13] vdd Reg_32bit_14.Reg_1bit_13.net_3 24 200
| device Reg_32bit_14.Reg_1bit_13.inverter_2.pmos.2 550 200
p data[13] vdd Reg_32bit_14.Reg_1bit_13.net_3 24 200
| device Reg_32bit_14.Reg_1bit_13.inverter_2.pmos.3 550 200
p data[13] vdd Reg_32bit_14.Reg_1bit_13.net_3 24 200
| device Reg_32bit_14.Reg_1bit_13.inverter_2.pmos.4 550 200
p data[13] vdd Reg_32bit_14.Reg_1bit_13.net_3 24 200
| end Reg_32bit_14.Reg_1bit_13.inverter_2
| device Reg_32bit_14.Reg_1bit_13.nmos_1 730 230
n inR1[15] Reg_32bit_14.Reg_1bit_13.net_2 out1[13] 24 100
| device Reg_32bit_14.Reg_1bit_13.nmos_2 730 360
n inR2[15] Reg_32bit_14.Reg_1bit_13.net_2 out2[13] 24 100
| end Reg_32bit_14.Reg_1bit_13
| begin Reg_32bit_14.Reg_1bit_14 510 1930
| begin Reg_32bit_14.Reg_1bit_14.inverter 560 210
| device Reg_32bit_14.Reg_1bit_14.inverter.nmos 550 360
n Reg_32bit_14.Reg_1bit_14.net_2 gnd Reg_32bit_14.Reg_1bit_14.net_1 24 100
| device Reg_32bit_14.Reg_1bit_14.inverter.pmos 550 200
p Reg_32bit_14.Reg_1bit_14.net_2 vdd Reg_32bit_14.Reg_1bit_14.net_1 24 200
| end Reg_32bit_14.Reg_1bit_14.inverter
| device Reg_32bit_14.Reg_1bit_14.nmos.1 390 260
n w[15] Reg_32bit_14.Reg_1bit_14.net_3 Reg_32bit_14.Reg_1bit_14.net_1 24 100
| device Reg_32bit_14.Reg_1bit_14.nmos.2 390 260
n w[15] Reg_32bit_14.Reg_1bit_14.net_3 Reg_32bit_14.Reg_1bit_14.net_1 24 100
| device Reg_32bit_14.Reg_1bit_14.nmos.3 390 260
n w[15] Reg_32bit_14.Reg_1bit_14.net_3 Reg_32bit_14.Reg_1bit_14.net_1 24 100
| device Reg_32bit_14.Reg_1bit_14.nmos.4 390 260
n w[15] Reg_32bit_14.Reg_1bit_14.net_3 Reg_32bit_14.Reg_1bit_14.net_1 24 100
| begin Reg_32bit_14.Reg_1bit_14.inverter_1 550 380
| device Reg_32bit_14.Reg_1bit_14.inverter_1.nmos.1 550 360
n Reg_32bit_14.Reg_1bit_14.net_1 gnd Reg_32bit_14.Reg_1bit_14.net_2 24 100
| device Reg_32bit_14.Reg_1bit_14.inverter_1.nmos.2 550 360
n Reg_32bit_14.Reg_1bit_14.net_1 gnd Reg_32bit_14.Reg_1bit_14.net_2 24 100
| device Reg_32bit_14.Reg_1bit_14.inverter_1.nmos.3 550 360
n Reg_32bit_14.Reg_1bit_14.net_1 gnd Reg_32bit_14.Reg_1bit_14.net_2 24 100
| device Reg_32bit_14.Reg_1bit_14.inverter_1.nmos.4 550 360
n Reg_32bit_14.Reg_1bit_14.net_1 gnd Reg_32bit_14.Reg_1bit_14.net_2 24 100
| device Reg_32bit_14.Reg_1bit_14.inverter_1.pmos.1 550 200
p Reg_32bit_14.Reg_1bit_14.net_1 vdd Reg_32bit_14.Reg_1bit_14.net_2 24 200
| device Reg_32bit_14.Reg_1bit_14.inverter_1.pmos.2 550 200
p Reg_32bit_14.Reg_1bit_14.net_1 vdd Reg_32bit_14.Reg_1bit_14.net_2 24 200
| device Reg_32bit_14.Reg_1bit_14.inverter_1.pmos.3 550 200
p Reg_32bit_14.Reg_1bit_14.net_1 vdd Reg_32bit_14.Reg_1bit_14.net_2 24 200
| device Reg_32bit_14.Reg_1bit_14.inverter_1.pmos.4 550 200
p Reg_32bit_14.Reg_1bit_14.net_1 vdd Reg_32bit_14.Reg_1bit_14.net_2 24 200
| end Reg_32bit_14.Reg_1bit_14.inverter_1
| begin Reg_32bit_14.Reg_1bit_14.inverter_2 290 260
| device Reg_32bit_14.Reg_1bit_14.inverter_2.nmos.1 550 360
n data[14] gnd Reg_32bit_14.Reg_1bit_14.net_3 24 100
| device Reg_32bit_14.Reg_1bit_14.inverter_2.nmos.2 550 360
n data[14] gnd Reg_32bit_14.Reg_1bit_14.net_3 24 100
| device Reg_32bit_14.Reg_1bit_14.inverter_2.nmos.3 550 360
n data[14] gnd Reg_32bit_14.Reg_1bit_14.net_3 24 100
| device Reg_32bit_14.Reg_1bit_14.inverter_2.nmos.4 550 360
n data[14] gnd Reg_32bit_14.Reg_1bit_14.net_3 24 100
| device Reg_32bit_14.Reg_1bit_14.inverter_2.pmos.1 550 200
p data[14] vdd Reg_32bit_14.Reg_1bit_14.net_3 24 200
| device Reg_32bit_14.Reg_1bit_14.inverter_2.pmos.2 550 200
p data[14] vdd Reg_32bit_14.Reg_1bit_14.net_3 24 200
| device Reg_32bit_14.Reg_1bit_14.inverter_2.pmos.3 550 200
p data[14] vdd Reg_32bit_14.Reg_1bit_14.net_3 24 200
| device Reg_32bit_14.Reg_1bit_14.inverter_2.pmos.4 550 200
p data[14] vdd Reg_32bit_14.Reg_1bit_14.net_3 24 200
| end Reg_32bit_14.Reg_1bit_14.inverter_2
| device Reg_32bit_14.Reg_1bit_14.nmos_1 730 230
n inR1[15] Reg_32bit_14.Reg_1bit_14.net_2 out1[14] 24 100
| device Reg_32bit_14.Reg_1bit_14.nmos_2 730 360
n inR2[15] Reg_32bit_14.Reg_1bit_14.net_2 out2[14] 24 100
| end Reg_32bit_14.Reg_1bit_14
| begin Reg_32bit_14.Reg_1bit_15 510 2060
| begin Reg_32bit_14.Reg_1bit_15.inverter 560 210
| device Reg_32bit_14.Reg_1bit_15.inverter.nmos 550 360
n Reg_32bit_14.Reg_1bit_15.net_2 gnd Reg_32bit_14.Reg_1bit_15.net_1 24 100
| device Reg_32bit_14.Reg_1bit_15.inverter.pmos 550 200
p Reg_32bit_14.Reg_1bit_15.net_2 vdd Reg_32bit_14.Reg_1bit_15.net_1 24 200
| end Reg_32bit_14.Reg_1bit_15.inverter
| device Reg_32bit_14.Reg_1bit_15.nmos.1 390 260
n w[15] Reg_32bit_14.Reg_1bit_15.net_3 Reg_32bit_14.Reg_1bit_15.net_1 24 100
| device Reg_32bit_14.Reg_1bit_15.nmos.2 390 260
n w[15] Reg_32bit_14.Reg_1bit_15.net_3 Reg_32bit_14.Reg_1bit_15.net_1 24 100
| device Reg_32bit_14.Reg_1bit_15.nmos.3 390 260
n w[15] Reg_32bit_14.Reg_1bit_15.net_3 Reg_32bit_14.Reg_1bit_15.net_1 24 100
| device Reg_32bit_14.Reg_1bit_15.nmos.4 390 260
n w[15] Reg_32bit_14.Reg_1bit_15.net_3 Reg_32bit_14.Reg_1bit_15.net_1 24 100
| begin Reg_32bit_14.Reg_1bit_15.inverter_1 550 380
| device Reg_32bit_14.Reg_1bit_15.inverter_1.nmos.1 550 360
n Reg_32bit_14.Reg_1bit_15.net_1 gnd Reg_32bit_14.Reg_1bit_15.net_2 24 100
| device Reg_32bit_14.Reg_1bit_15.inverter_1.nmos.2 550 360
n Reg_32bit_14.Reg_1bit_15.net_1 gnd Reg_32bit_14.Reg_1bit_15.net_2 24 100
| device Reg_32bit_14.Reg_1bit_15.inverter_1.nmos.3 550 360
n Reg_32bit_14.Reg_1bit_15.net_1 gnd Reg_32bit_14.Reg_1bit_15.net_2 24 100
| device Reg_32bit_14.Reg_1bit_15.inverter_1.nmos.4 550 360
n Reg_32bit_14.Reg_1bit_15.net_1 gnd Reg_32bit_14.Reg_1bit_15.net_2 24 100
| device Reg_32bit_14.Reg_1bit_15.inverter_1.pmos.1 550 200
p Reg_32bit_14.Reg_1bit_15.net_1 vdd Reg_32bit_14.Reg_1bit_15.net_2 24 200
| device Reg_32bit_14.Reg_1bit_15.inverter_1.pmos.2 550 200
p Reg_32bit_14.Reg_1bit_15.net_1 vdd Reg_32bit_14.Reg_1bit_15.net_2 24 200
| device Reg_32bit_14.Reg_1bit_15.inverter_1.pmos.3 550 200
p Reg_32bit_14.Reg_1bit_15.net_1 vdd Reg_32bit_14.Reg_1bit_15.net_2 24 200
| device Reg_32bit_14.Reg_1bit_15.inverter_1.pmos.4 550 200
p Reg_32bit_14.Reg_1bit_15.net_1 vdd Reg_32bit_14.Reg_1bit_15.net_2 24 200
| end Reg_32bit_14.Reg_1bit_15.inverter_1
| begin Reg_32bit_14.Reg_1bit_15.inverter_2 290 260
| device Reg_32bit_14.Reg_1bit_15.inverter_2.nmos.1 550 360
n data[15] gnd Reg_32bit_14.Reg_1bit_15.net_3 24 100
| device Reg_32bit_14.Reg_1bit_15.inverter_2.nmos.2 550 360
n data[15] gnd Reg_32bit_14.Reg_1bit_15.net_3 24 100
| device Reg_32bit_14.Reg_1bit_15.inverter_2.nmos.3 550 360
n data[15] gnd Reg_32bit_14.Reg_1bit_15.net_3 24 100
| device Reg_32bit_14.Reg_1bit_15.inverter_2.nmos.4 550 360
n data[15] gnd Reg_32bit_14.Reg_1bit_15.net_3 24 100
| device Reg_32bit_14.Reg_1bit_15.inverter_2.pmos.1 550 200
p data[15] vdd Reg_32bit_14.Reg_1bit_15.net_3 24 200
| device Reg_32bit_14.Reg_1bit_15.inverter_2.pmos.2 550 200
p data[15] vdd Reg_32bit_14.Reg_1bit_15.net_3 24 200
| device Reg_32bit_14.Reg_1bit_15.inverter_2.pmos.3 550 200
p data[15] vdd Reg_32bit_14.Reg_1bit_15.net_3 24 200
| device Reg_32bit_14.Reg_1bit_15.inverter_2.pmos.4 550 200
p data[15] vdd Reg_32bit_14.Reg_1bit_15.net_3 24 200
| end Reg_32bit_14.Reg_1bit_15.inverter_2
| device Reg_32bit_14.Reg_1bit_15.nmos_1 730 230
n inR1[15] Reg_32bit_14.Reg_1bit_15.net_2 out1[15] 24 100
| device Reg_32bit_14.Reg_1bit_15.nmos_2 730 360
n inR2[15] Reg_32bit_14.Reg_1bit_15.net_2 out2[15] 24 100
| end Reg_32bit_14.Reg_1bit_15
| begin Reg_32bit_14.Reg_1bit_16 510 2200
| begin Reg_32bit_14.Reg_1bit_16.inverter 560 210
| device Reg_32bit_14.Reg_1bit_16.inverter.nmos 550 360
n Reg_32bit_14.Reg_1bit_16.net_2 gnd Reg_32bit_14.Reg_1bit_16.net_1 24 100
| device Reg_32bit_14.Reg_1bit_16.inverter.pmos 550 200
p Reg_32bit_14.Reg_1bit_16.net_2 vdd Reg_32bit_14.Reg_1bit_16.net_1 24 200
| end Reg_32bit_14.Reg_1bit_16.inverter
| device Reg_32bit_14.Reg_1bit_16.nmos.1 390 260
n w[15] Reg_32bit_14.Reg_1bit_16.net_3 Reg_32bit_14.Reg_1bit_16.net_1 24 100
| device Reg_32bit_14.Reg_1bit_16.nmos.2 390 260
n w[15] Reg_32bit_14.Reg_1bit_16.net_3 Reg_32bit_14.Reg_1bit_16.net_1 24 100
| device Reg_32bit_14.Reg_1bit_16.nmos.3 390 260
n w[15] Reg_32bit_14.Reg_1bit_16.net_3 Reg_32bit_14.Reg_1bit_16.net_1 24 100
| device Reg_32bit_14.Reg_1bit_16.nmos.4 390 260
n w[15] Reg_32bit_14.Reg_1bit_16.net_3 Reg_32bit_14.Reg_1bit_16.net_1 24 100
| begin Reg_32bit_14.Reg_1bit_16.inverter_1 550 380
| device Reg_32bit_14.Reg_1bit_16.inverter_1.nmos.1 550 360
n Reg_32bit_14.Reg_1bit_16.net_1 gnd Reg_32bit_14.Reg_1bit_16.net_2 24 100
| device Reg_32bit_14.Reg_1bit_16.inverter_1.nmos.2 550 360
n Reg_32bit_14.Reg_1bit_16.net_1 gnd Reg_32bit_14.Reg_1bit_16.net_2 24 100
| device Reg_32bit_14.Reg_1bit_16.inverter_1.nmos.3 550 360
n Reg_32bit_14.Reg_1bit_16.net_1 gnd Reg_32bit_14.Reg_1bit_16.net_2 24 100
| device Reg_32bit_14.Reg_1bit_16.inverter_1.nmos.4 550 360
n Reg_32bit_14.Reg_1bit_16.net_1 gnd Reg_32bit_14.Reg_1bit_16.net_2 24 100
| device Reg_32bit_14.Reg_1bit_16.inverter_1.pmos.1 550 200
p Reg_32bit_14.Reg_1bit_16.net_1 vdd Reg_32bit_14.Reg_1bit_16.net_2 24 200
| device Reg_32bit_14.Reg_1bit_16.inverter_1.pmos.2 550 200
p Reg_32bit_14.Reg_1bit_16.net_1 vdd Reg_32bit_14.Reg_1bit_16.net_2 24 200
| device Reg_32bit_14.Reg_1bit_16.inverter_1.pmos.3 550 200
p Reg_32bit_14.Reg_1bit_16.net_1 vdd Reg_32bit_14.Reg_1bit_16.net_2 24 200
| device Reg_32bit_14.Reg_1bit_16.inverter_1.pmos.4 550 200
p Reg_32bit_14.Reg_1bit_16.net_1 vdd Reg_32bit_14.Reg_1bit_16.net_2 24 200
| end Reg_32bit_14.Reg_1bit_16.inverter_1
| begin Reg_32bit_14.Reg_1bit_16.inverter_2 290 260
| device Reg_32bit_14.Reg_1bit_16.inverter_2.nmos.1 550 360
n data[16] gnd Reg_32bit_14.Reg_1bit_16.net_3 24 100
| device Reg_32bit_14.Reg_1bit_16.inverter_2.nmos.2 550 360
n data[16] gnd Reg_32bit_14.Reg_1bit_16.net_3 24 100
| device Reg_32bit_14.Reg_1bit_16.inverter_2.nmos.3 550 360
n data[16] gnd Reg_32bit_14.Reg_1bit_16.net_3 24 100
| device Reg_32bit_14.Reg_1bit_16.inverter_2.nmos.4 550 360
n data[16] gnd Reg_32bit_14.Reg_1bit_16.net_3 24 100
| device Reg_32bit_14.Reg_1bit_16.inverter_2.pmos.1 550 200
p data[16] vdd Reg_32bit_14.Reg_1bit_16.net_3 24 200
| device Reg_32bit_14.Reg_1bit_16.inverter_2.pmos.2 550 200
p data[16] vdd Reg_32bit_14.Reg_1bit_16.net_3 24 200
| device Reg_32bit_14.Reg_1bit_16.inverter_2.pmos.3 550 200
p data[16] vdd Reg_32bit_14.Reg_1bit_16.net_3 24 200
| device Reg_32bit_14.Reg_1bit_16.inverter_2.pmos.4 550 200
p data[16] vdd Reg_32bit_14.Reg_1bit_16.net_3 24 200
| end Reg_32bit_14.Reg_1bit_16.inverter_2
| device Reg_32bit_14.Reg_1bit_16.nmos_1 730 230
n inR1[15] Reg_32bit_14.Reg_1bit_16.net_2 out1[16] 24 100
| device Reg_32bit_14.Reg_1bit_16.nmos_2 730 360
n inR2[15] Reg_32bit_14.Reg_1bit_16.net_2 out2[16] 24 100
| end Reg_32bit_14.Reg_1bit_16
| begin Reg_32bit_14.Reg_1bit_17 510 2330
| begin Reg_32bit_14.Reg_1bit_17.inverter 560 210
| device Reg_32bit_14.Reg_1bit_17.inverter.nmos 550 360
n Reg_32bit_14.Reg_1bit_17.net_2 gnd Reg_32bit_14.Reg_1bit_17.net_1 24 100
| device Reg_32bit_14.Reg_1bit_17.inverter.pmos 550 200
p Reg_32bit_14.Reg_1bit_17.net_2 vdd Reg_32bit_14.Reg_1bit_17.net_1 24 200
| end Reg_32bit_14.Reg_1bit_17.inverter
| device Reg_32bit_14.Reg_1bit_17.nmos.1 390 260
n w[15] Reg_32bit_14.Reg_1bit_17.net_3 Reg_32bit_14.Reg_1bit_17.net_1 24 100
| device Reg_32bit_14.Reg_1bit_17.nmos.2 390 260
n w[15] Reg_32bit_14.Reg_1bit_17.net_3 Reg_32bit_14.Reg_1bit_17.net_1 24 100
| device Reg_32bit_14.Reg_1bit_17.nmos.3 390 260
n w[15] Reg_32bit_14.Reg_1bit_17.net_3 Reg_32bit_14.Reg_1bit_17.net_1 24 100
| device Reg_32bit_14.Reg_1bit_17.nmos.4 390 260
n w[15] Reg_32bit_14.Reg_1bit_17.net_3 Reg_32bit_14.Reg_1bit_17.net_1 24 100
| begin Reg_32bit_14.Reg_1bit_17.inverter_1 550 380
| device Reg_32bit_14.Reg_1bit_17.inverter_1.nmos.1 550 360
n Reg_32bit_14.Reg_1bit_17.net_1 gnd Reg_32bit_14.Reg_1bit_17.net_2 24 100
| device Reg_32bit_14.Reg_1bit_17.inverter_1.nmos.2 550 360
n Reg_32bit_14.Reg_1bit_17.net_1 gnd Reg_32bit_14.Reg_1bit_17.net_2 24 100
| device Reg_32bit_14.Reg_1bit_17.inverter_1.nmos.3 550 360
n Reg_32bit_14.Reg_1bit_17.net_1 gnd Reg_32bit_14.Reg_1bit_17.net_2 24 100
| device Reg_32bit_14.Reg_1bit_17.inverter_1.nmos.4 550 360
n Reg_32bit_14.Reg_1bit_17.net_1 gnd Reg_32bit_14.Reg_1bit_17.net_2 24 100
| device Reg_32bit_14.Reg_1bit_17.inverter_1.pmos.1 550 200
p Reg_32bit_14.Reg_1bit_17.net_1 vdd Reg_32bit_14.Reg_1bit_17.net_2 24 200
| device Reg_32bit_14.Reg_1bit_17.inverter_1.pmos.2 550 200
p Reg_32bit_14.Reg_1bit_17.net_1 vdd Reg_32bit_14.Reg_1bit_17.net_2 24 200
| device Reg_32bit_14.Reg_1bit_17.inverter_1.pmos.3 550 200
p Reg_32bit_14.Reg_1bit_17.net_1 vdd Reg_32bit_14.Reg_1bit_17.net_2 24 200
| device Reg_32bit_14.Reg_1bit_17.inverter_1.pmos.4 550 200
p Reg_32bit_14.Reg_1bit_17.net_1 vdd Reg_32bit_14.Reg_1bit_17.net_2 24 200
| end Reg_32bit_14.Reg_1bit_17.inverter_1
| begin Reg_32bit_14.Reg_1bit_17.inverter_2 290 260
| device Reg_32bit_14.Reg_1bit_17.inverter_2.nmos.1 550 360
n data[17] gnd Reg_32bit_14.Reg_1bit_17.net_3 24 100
| device Reg_32bit_14.Reg_1bit_17.inverter_2.nmos.2 550 360
n data[17] gnd Reg_32bit_14.Reg_1bit_17.net_3 24 100
| device Reg_32bit_14.Reg_1bit_17.inverter_2.nmos.3 550 360
n data[17] gnd Reg_32bit_14.Reg_1bit_17.net_3 24 100
| device Reg_32bit_14.Reg_1bit_17.inverter_2.nmos.4 550 360
n data[17] gnd Reg_32bit_14.Reg_1bit_17.net_3 24 100
| device Reg_32bit_14.Reg_1bit_17.inverter_2.pmos.1 550 200
p data[17] vdd Reg_32bit_14.Reg_1bit_17.net_3 24 200
| device Reg_32bit_14.Reg_1bit_17.inverter_2.pmos.2 550 200
p data[17] vdd Reg_32bit_14.Reg_1bit_17.net_3 24 200
| device Reg_32bit_14.Reg_1bit_17.inverter_2.pmos.3 550 200
p data[17] vdd Reg_32bit_14.Reg_1bit_17.net_3 24 200
| device Reg_32bit_14.Reg_1bit_17.inverter_2.pmos.4 550 200
p data[17] vdd Reg_32bit_14.Reg_1bit_17.net_3 24 200
| end Reg_32bit_14.Reg_1bit_17.inverter_2
| device Reg_32bit_14.Reg_1bit_17.nmos_1 730 230
n inR1[15] Reg_32bit_14.Reg_1bit_17.net_2 out1[17] 24 100
| device Reg_32bit_14.Reg_1bit_17.nmos_2 730 360
n inR2[15] Reg_32bit_14.Reg_1bit_17.net_2 out2[17] 24 100
| end Reg_32bit_14.Reg_1bit_17
| begin Reg_32bit_14.Reg_1bit_18 510 2460
| begin Reg_32bit_14.Reg_1bit_18.inverter 560 210
| device Reg_32bit_14.Reg_1bit_18.inverter.nmos 550 360
n Reg_32bit_14.Reg_1bit_18.net_2 gnd Reg_32bit_14.Reg_1bit_18.net_1 24 100
| device Reg_32bit_14.Reg_1bit_18.inverter.pmos 550 200
p Reg_32bit_14.Reg_1bit_18.net_2 vdd Reg_32bit_14.Reg_1bit_18.net_1 24 200
| end Reg_32bit_14.Reg_1bit_18.inverter
| device Reg_32bit_14.Reg_1bit_18.nmos.1 390 260
n w[15] Reg_32bit_14.Reg_1bit_18.net_3 Reg_32bit_14.Reg_1bit_18.net_1 24 100
| device Reg_32bit_14.Reg_1bit_18.nmos.2 390 260
n w[15] Reg_32bit_14.Reg_1bit_18.net_3 Reg_32bit_14.Reg_1bit_18.net_1 24 100
| device Reg_32bit_14.Reg_1bit_18.nmos.3 390 260
n w[15] Reg_32bit_14.Reg_1bit_18.net_3 Reg_32bit_14.Reg_1bit_18.net_1 24 100
| device Reg_32bit_14.Reg_1bit_18.nmos.4 390 260
n w[15] Reg_32bit_14.Reg_1bit_18.net_3 Reg_32bit_14.Reg_1bit_18.net_1 24 100
| begin Reg_32bit_14.Reg_1bit_18.inverter_1 550 380
| device Reg_32bit_14.Reg_1bit_18.inverter_1.nmos.1 550 360
n Reg_32bit_14.Reg_1bit_18.net_1 gnd Reg_32bit_14.Reg_1bit_18.net_2 24 100
| device Reg_32bit_14.Reg_1bit_18.inverter_1.nmos.2 550 360
n Reg_32bit_14.Reg_1bit_18.net_1 gnd Reg_32bit_14.Reg_1bit_18.net_2 24 100
| device Reg_32bit_14.Reg_1bit_18.inverter_1.nmos.3 550 360
n Reg_32bit_14.Reg_1bit_18.net_1 gnd Reg_32bit_14.Reg_1bit_18.net_2 24 100
| device Reg_32bit_14.Reg_1bit_18.inverter_1.nmos.4 550 360
n Reg_32bit_14.Reg_1bit_18.net_1 gnd Reg_32bit_14.Reg_1bit_18.net_2 24 100
| device Reg_32bit_14.Reg_1bit_18.inverter_1.pmos.1 550 200
p Reg_32bit_14.Reg_1bit_18.net_1 vdd Reg_32bit_14.Reg_1bit_18.net_2 24 200
| device Reg_32bit_14.Reg_1bit_18.inverter_1.pmos.2 550 200
p Reg_32bit_14.Reg_1bit_18.net_1 vdd Reg_32bit_14.Reg_1bit_18.net_2 24 200
| device Reg_32bit_14.Reg_1bit_18.inverter_1.pmos.3 550 200
p Reg_32bit_14.Reg_1bit_18.net_1 vdd Reg_32bit_14.Reg_1bit_18.net_2 24 200
| device Reg_32bit_14.Reg_1bit_18.inverter_1.pmos.4 550 200
p Reg_32bit_14.Reg_1bit_18.net_1 vdd Reg_32bit_14.Reg_1bit_18.net_2 24 200
| end Reg_32bit_14.Reg_1bit_18.inverter_1
| begin Reg_32bit_14.Reg_1bit_18.inverter_2 290 260
| device Reg_32bit_14.Reg_1bit_18.inverter_2.nmos.1 550 360
n data[18] gnd Reg_32bit_14.Reg_1bit_18.net_3 24 100
| device Reg_32bit_14.Reg_1bit_18.inverter_2.nmos.2 550 360
n data[18] gnd Reg_32bit_14.Reg_1bit_18.net_3 24 100
| device Reg_32bit_14.Reg_1bit_18.inverter_2.nmos.3 550 360
n data[18] gnd Reg_32bit_14.Reg_1bit_18.net_3 24 100
| device Reg_32bit_14.Reg_1bit_18.inverter_2.nmos.4 550 360
n data[18] gnd Reg_32bit_14.Reg_1bit_18.net_3 24 100
| device Reg_32bit_14.Reg_1bit_18.inverter_2.pmos.1 550 200
p data[18] vdd Reg_32bit_14.Reg_1bit_18.net_3 24 200
| device Reg_32bit_14.Reg_1bit_18.inverter_2.pmos.2 550 200
p data[18] vdd Reg_32bit_14.Reg_1bit_18.net_3 24 200
| device Reg_32bit_14.Reg_1bit_18.inverter_2.pmos.3 550 200
p data[18] vdd Reg_32bit_14.Reg_1bit_18.net_3 24 200
| device Reg_32bit_14.Reg_1bit_18.inverter_2.pmos.4 550 200
p data[18] vdd Reg_32bit_14.Reg_1bit_18.net_3 24 200
| end Reg_32bit_14.Reg_1bit_18.inverter_2
| device Reg_32bit_14.Reg_1bit_18.nmos_1 730 230
n inR1[15] Reg_32bit_14.Reg_1bit_18.net_2 out1[18] 24 100
| device Reg_32bit_14.Reg_1bit_18.nmos_2 730 360
n inR2[15] Reg_32bit_14.Reg_1bit_18.net_2 out2[18] 24 100
| end Reg_32bit_14.Reg_1bit_18
| begin Reg_32bit_14.Reg_1bit_19 510 2590
| begin Reg_32bit_14.Reg_1bit_19.inverter 560 210
| device Reg_32bit_14.Reg_1bit_19.inverter.nmos 550 360
n Reg_32bit_14.Reg_1bit_19.net_2 gnd Reg_32bit_14.Reg_1bit_19.net_1 24 100
| device Reg_32bit_14.Reg_1bit_19.inverter.pmos 550 200
p Reg_32bit_14.Reg_1bit_19.net_2 vdd Reg_32bit_14.Reg_1bit_19.net_1 24 200
| end Reg_32bit_14.Reg_1bit_19.inverter
| device Reg_32bit_14.Reg_1bit_19.nmos.1 390 260
n w[15] Reg_32bit_14.Reg_1bit_19.net_3 Reg_32bit_14.Reg_1bit_19.net_1 24 100
| device Reg_32bit_14.Reg_1bit_19.nmos.2 390 260
n w[15] Reg_32bit_14.Reg_1bit_19.net_3 Reg_32bit_14.Reg_1bit_19.net_1 24 100
| device Reg_32bit_14.Reg_1bit_19.nmos.3 390 260
n w[15] Reg_32bit_14.Reg_1bit_19.net_3 Reg_32bit_14.Reg_1bit_19.net_1 24 100
| device Reg_32bit_14.Reg_1bit_19.nmos.4 390 260
n w[15] Reg_32bit_14.Reg_1bit_19.net_3 Reg_32bit_14.Reg_1bit_19.net_1 24 100
| begin Reg_32bit_14.Reg_1bit_19.inverter_1 550 380
| device Reg_32bit_14.Reg_1bit_19.inverter_1.nmos.1 550 360
n Reg_32bit_14.Reg_1bit_19.net_1 gnd Reg_32bit_14.Reg_1bit_19.net_2 24 100
| device Reg_32bit_14.Reg_1bit_19.inverter_1.nmos.2 550 360
n Reg_32bit_14.Reg_1bit_19.net_1 gnd Reg_32bit_14.Reg_1bit_19.net_2 24 100
| device Reg_32bit_14.Reg_1bit_19.inverter_1.nmos.3 550 360
n Reg_32bit_14.Reg_1bit_19.net_1 gnd Reg_32bit_14.Reg_1bit_19.net_2 24 100
| device Reg_32bit_14.Reg_1bit_19.inverter_1.nmos.4 550 360
n Reg_32bit_14.Reg_1bit_19.net_1 gnd Reg_32bit_14.Reg_1bit_19.net_2 24 100
| device Reg_32bit_14.Reg_1bit_19.inverter_1.pmos.1 550 200
p Reg_32bit_14.Reg_1bit_19.net_1 vdd Reg_32bit_14.Reg_1bit_19.net_2 24 200
| device Reg_32bit_14.Reg_1bit_19.inverter_1.pmos.2 550 200
p Reg_32bit_14.Reg_1bit_19.net_1 vdd Reg_32bit_14.Reg_1bit_19.net_2 24 200
| device Reg_32bit_14.Reg_1bit_19.inverter_1.pmos.3 550 200
p Reg_32bit_14.Reg_1bit_19.net_1 vdd Reg_32bit_14.Reg_1bit_19.net_2 24 200
| device Reg_32bit_14.Reg_1bit_19.inverter_1.pmos.4 550 200
p Reg_32bit_14.Reg_1bit_19.net_1 vdd Reg_32bit_14.Reg_1bit_19.net_2 24 200
| end Reg_32bit_14.Reg_1bit_19.inverter_1
| begin Reg_32bit_14.Reg_1bit_19.inverter_2 290 260
| device Reg_32bit_14.Reg_1bit_19.inverter_2.nmos.1 550 360
n data[19] gnd Reg_32bit_14.Reg_1bit_19.net_3 24 100
| device Reg_32bit_14.Reg_1bit_19.inverter_2.nmos.2 550 360
n data[19] gnd Reg_32bit_14.Reg_1bit_19.net_3 24 100
| device Reg_32bit_14.Reg_1bit_19.inverter_2.nmos.3 550 360
n data[19] gnd Reg_32bit_14.Reg_1bit_19.net_3 24 100
| device Reg_32bit_14.Reg_1bit_19.inverter_2.nmos.4 550 360
n data[19] gnd Reg_32bit_14.Reg_1bit_19.net_3 24 100
| device Reg_32bit_14.Reg_1bit_19.inverter_2.pmos.1 550 200
p data[19] vdd Reg_32bit_14.Reg_1bit_19.net_3 24 200
| device Reg_32bit_14.Reg_1bit_19.inverter_2.pmos.2 550 200
p data[19] vdd Reg_32bit_14.Reg_1bit_19.net_3 24 200
| device Reg_32bit_14.Reg_1bit_19.inverter_2.pmos.3 550 200
p data[19] vdd Reg_32bit_14.Reg_1bit_19.net_3 24 200
| device Reg_32bit_14.Reg_1bit_19.inverter_2.pmos.4 550 200
p data[19] vdd Reg_32bit_14.Reg_1bit_19.net_3 24 200
| end Reg_32bit_14.Reg_1bit_19.inverter_2
| device Reg_32bit_14.Reg_1bit_19.nmos_1 730 230
n inR1[15] Reg_32bit_14.Reg_1bit_19.net_2 out1[19] 24 100
| device Reg_32bit_14.Reg_1bit_19.nmos_2 730 360
n inR2[15] Reg_32bit_14.Reg_1bit_19.net_2 out2[19] 24 100
| end Reg_32bit_14.Reg_1bit_19
| begin Reg_32bit_14.Reg_1bit_20 510 2720
| begin Reg_32bit_14.Reg_1bit_20.inverter 560 210
| device Reg_32bit_14.Reg_1bit_20.inverter.nmos 550 360
n Reg_32bit_14.Reg_1bit_20.net_2 gnd Reg_32bit_14.Reg_1bit_20.net_1 24 100
| device Reg_32bit_14.Reg_1bit_20.inverter.pmos 550 200
p Reg_32bit_14.Reg_1bit_20.net_2 vdd Reg_32bit_14.Reg_1bit_20.net_1 24 200
| end Reg_32bit_14.Reg_1bit_20.inverter
| device Reg_32bit_14.Reg_1bit_20.nmos.1 390 260
n w[15] Reg_32bit_14.Reg_1bit_20.net_3 Reg_32bit_14.Reg_1bit_20.net_1 24 100
| device Reg_32bit_14.Reg_1bit_20.nmos.2 390 260
n w[15] Reg_32bit_14.Reg_1bit_20.net_3 Reg_32bit_14.Reg_1bit_20.net_1 24 100
| device Reg_32bit_14.Reg_1bit_20.nmos.3 390 260
n w[15] Reg_32bit_14.Reg_1bit_20.net_3 Reg_32bit_14.Reg_1bit_20.net_1 24 100
| device Reg_32bit_14.Reg_1bit_20.nmos.4 390 260
n w[15] Reg_32bit_14.Reg_1bit_20.net_3 Reg_32bit_14.Reg_1bit_20.net_1 24 100
| begin Reg_32bit_14.Reg_1bit_20.inverter_1 550 380
| device Reg_32bit_14.Reg_1bit_20.inverter_1.nmos.1 550 360
n Reg_32bit_14.Reg_1bit_20.net_1 gnd Reg_32bit_14.Reg_1bit_20.net_2 24 100
| device Reg_32bit_14.Reg_1bit_20.inverter_1.nmos.2 550 360
n Reg_32bit_14.Reg_1bit_20.net_1 gnd Reg_32bit_14.Reg_1bit_20.net_2 24 100
| device Reg_32bit_14.Reg_1bit_20.inverter_1.nmos.3 550 360
n Reg_32bit_14.Reg_1bit_20.net_1 gnd Reg_32bit_14.Reg_1bit_20.net_2 24 100
| device Reg_32bit_14.Reg_1bit_20.inverter_1.nmos.4 550 360
n Reg_32bit_14.Reg_1bit_20.net_1 gnd Reg_32bit_14.Reg_1bit_20.net_2 24 100
| device Reg_32bit_14.Reg_1bit_20.inverter_1.pmos.1 550 200
p Reg_32bit_14.Reg_1bit_20.net_1 vdd Reg_32bit_14.Reg_1bit_20.net_2 24 200
| device Reg_32bit_14.Reg_1bit_20.inverter_1.pmos.2 550 200
p Reg_32bit_14.Reg_1bit_20.net_1 vdd Reg_32bit_14.Reg_1bit_20.net_2 24 200
| device Reg_32bit_14.Reg_1bit_20.inverter_1.pmos.3 550 200
p Reg_32bit_14.Reg_1bit_20.net_1 vdd Reg_32bit_14.Reg_1bit_20.net_2 24 200
| device Reg_32bit_14.Reg_1bit_20.inverter_1.pmos.4 550 200
p Reg_32bit_14.Reg_1bit_20.net_1 vdd Reg_32bit_14.Reg_1bit_20.net_2 24 200
| end Reg_32bit_14.Reg_1bit_20.inverter_1
| begin Reg_32bit_14.Reg_1bit_20.inverter_2 290 260
| device Reg_32bit_14.Reg_1bit_20.inverter_2.nmos.1 550 360
n data[20] gnd Reg_32bit_14.Reg_1bit_20.net_3 24 100
| device Reg_32bit_14.Reg_1bit_20.inverter_2.nmos.2 550 360
n data[20] gnd Reg_32bit_14.Reg_1bit_20.net_3 24 100
| device Reg_32bit_14.Reg_1bit_20.inverter_2.nmos.3 550 360
n data[20] gnd Reg_32bit_14.Reg_1bit_20.net_3 24 100
| device Reg_32bit_14.Reg_1bit_20.inverter_2.nmos.4 550 360
n data[20] gnd Reg_32bit_14.Reg_1bit_20.net_3 24 100
| device Reg_32bit_14.Reg_1bit_20.inverter_2.pmos.1 550 200
p data[20] vdd Reg_32bit_14.Reg_1bit_20.net_3 24 200
| device Reg_32bit_14.Reg_1bit_20.inverter_2.pmos.2 550 200
p data[20] vdd Reg_32bit_14.Reg_1bit_20.net_3 24 200
| device Reg_32bit_14.Reg_1bit_20.inverter_2.pmos.3 550 200
p data[20] vdd Reg_32bit_14.Reg_1bit_20.net_3 24 200
| device Reg_32bit_14.Reg_1bit_20.inverter_2.pmos.4 550 200
p data[20] vdd Reg_32bit_14.Reg_1bit_20.net_3 24 200
| end Reg_32bit_14.Reg_1bit_20.inverter_2
| device Reg_32bit_14.Reg_1bit_20.nmos_1 730 230
n inR1[15] Reg_32bit_14.Reg_1bit_20.net_2 out1[20] 24 100
| device Reg_32bit_14.Reg_1bit_20.nmos_2 730 360
n inR2[15] Reg_32bit_14.Reg_1bit_20.net_2 out2[20] 24 100
| end Reg_32bit_14.Reg_1bit_20
| begin Reg_32bit_14.Reg_1bit_21 510 2850
| begin Reg_32bit_14.Reg_1bit_21.inverter 560 210
| device Reg_32bit_14.Reg_1bit_21.inverter.nmos 550 360
n Reg_32bit_14.Reg_1bit_21.net_2 gnd Reg_32bit_14.Reg_1bit_21.net_1 24 100
| device Reg_32bit_14.Reg_1bit_21.inverter.pmos 550 200
p Reg_32bit_14.Reg_1bit_21.net_2 vdd Reg_32bit_14.Reg_1bit_21.net_1 24 200
| end Reg_32bit_14.Reg_1bit_21.inverter
| device Reg_32bit_14.Reg_1bit_21.nmos.1 390 260
n w[15] Reg_32bit_14.Reg_1bit_21.net_3 Reg_32bit_14.Reg_1bit_21.net_1 24 100
| device Reg_32bit_14.Reg_1bit_21.nmos.2 390 260
n w[15] Reg_32bit_14.Reg_1bit_21.net_3 Reg_32bit_14.Reg_1bit_21.net_1 24 100
| device Reg_32bit_14.Reg_1bit_21.nmos.3 390 260
n w[15] Reg_32bit_14.Reg_1bit_21.net_3 Reg_32bit_14.Reg_1bit_21.net_1 24 100
| device Reg_32bit_14.Reg_1bit_21.nmos.4 390 260
n w[15] Reg_32bit_14.Reg_1bit_21.net_3 Reg_32bit_14.Reg_1bit_21.net_1 24 100
| begin Reg_32bit_14.Reg_1bit_21.inverter_1 550 380
| device Reg_32bit_14.Reg_1bit_21.inverter_1.nmos.1 550 360
n Reg_32bit_14.Reg_1bit_21.net_1 gnd Reg_32bit_14.Reg_1bit_21.net_2 24 100
| device Reg_32bit_14.Reg_1bit_21.inverter_1.nmos.2 550 360
n Reg_32bit_14.Reg_1bit_21.net_1 gnd Reg_32bit_14.Reg_1bit_21.net_2 24 100
| device Reg_32bit_14.Reg_1bit_21.inverter_1.nmos.3 550 360
n Reg_32bit_14.Reg_1bit_21.net_1 gnd Reg_32bit_14.Reg_1bit_21.net_2 24 100
| device Reg_32bit_14.Reg_1bit_21.inverter_1.nmos.4 550 360
n Reg_32bit_14.Reg_1bit_21.net_1 gnd Reg_32bit_14.Reg_1bit_21.net_2 24 100
| device Reg_32bit_14.Reg_1bit_21.inverter_1.pmos.1 550 200
p Reg_32bit_14.Reg_1bit_21.net_1 vdd Reg_32bit_14.Reg_1bit_21.net_2 24 200
| device Reg_32bit_14.Reg_1bit_21.inverter_1.pmos.2 550 200
p Reg_32bit_14.Reg_1bit_21.net_1 vdd Reg_32bit_14.Reg_1bit_21.net_2 24 200
| device Reg_32bit_14.Reg_1bit_21.inverter_1.pmos.3 550 200
p Reg_32bit_14.Reg_1bit_21.net_1 vdd Reg_32bit_14.Reg_1bit_21.net_2 24 200
| device Reg_32bit_14.Reg_1bit_21.inverter_1.pmos.4 550 200
p Reg_32bit_14.Reg_1bit_21.net_1 vdd Reg_32bit_14.Reg_1bit_21.net_2 24 200
| end Reg_32bit_14.Reg_1bit_21.inverter_1
| begin Reg_32bit_14.Reg_1bit_21.inverter_2 290 260
| device Reg_32bit_14.Reg_1bit_21.inverter_2.nmos.1 550 360
n data[21] gnd Reg_32bit_14.Reg_1bit_21.net_3 24 100
| device Reg_32bit_14.Reg_1bit_21.inverter_2.nmos.2 550 360
n data[21] gnd Reg_32bit_14.Reg_1bit_21.net_3 24 100
| device Reg_32bit_14.Reg_1bit_21.inverter_2.nmos.3 550 360
n data[21] gnd Reg_32bit_14.Reg_1bit_21.net_3 24 100
| device Reg_32bit_14.Reg_1bit_21.inverter_2.nmos.4 550 360
n data[21] gnd Reg_32bit_14.Reg_1bit_21.net_3 24 100
| device Reg_32bit_14.Reg_1bit_21.inverter_2.pmos.1 550 200
p data[21] vdd Reg_32bit_14.Reg_1bit_21.net_3 24 200
| device Reg_32bit_14.Reg_1bit_21.inverter_2.pmos.2 550 200
p data[21] vdd Reg_32bit_14.Reg_1bit_21.net_3 24 200
| device Reg_32bit_14.Reg_1bit_21.inverter_2.pmos.3 550 200
p data[21] vdd Reg_32bit_14.Reg_1bit_21.net_3 24 200
| device Reg_32bit_14.Reg_1bit_21.inverter_2.pmos.4 550 200
p data[21] vdd Reg_32bit_14.Reg_1bit_21.net_3 24 200
| end Reg_32bit_14.Reg_1bit_21.inverter_2
| device Reg_32bit_14.Reg_1bit_21.nmos_1 730 230
n inR1[15] Reg_32bit_14.Reg_1bit_21.net_2 out1[21] 24 100
| device Reg_32bit_14.Reg_1bit_21.nmos_2 730 360
n inR2[15] Reg_32bit_14.Reg_1bit_21.net_2 out2[21] 24 100
| end Reg_32bit_14.Reg_1bit_21
| begin Reg_32bit_14.Reg_1bit_22 510 2980
| begin Reg_32bit_14.Reg_1bit_22.inverter 560 210
| device Reg_32bit_14.Reg_1bit_22.inverter.nmos 550 360
n Reg_32bit_14.Reg_1bit_22.net_2 gnd Reg_32bit_14.Reg_1bit_22.net_1 24 100
| device Reg_32bit_14.Reg_1bit_22.inverter.pmos 550 200
p Reg_32bit_14.Reg_1bit_22.net_2 vdd Reg_32bit_14.Reg_1bit_22.net_1 24 200
| end Reg_32bit_14.Reg_1bit_22.inverter
| device Reg_32bit_14.Reg_1bit_22.nmos.1 390 260
n w[15] Reg_32bit_14.Reg_1bit_22.net_3 Reg_32bit_14.Reg_1bit_22.net_1 24 100
| device Reg_32bit_14.Reg_1bit_22.nmos.2 390 260
n w[15] Reg_32bit_14.Reg_1bit_22.net_3 Reg_32bit_14.Reg_1bit_22.net_1 24 100
| device Reg_32bit_14.Reg_1bit_22.nmos.3 390 260
n w[15] Reg_32bit_14.Reg_1bit_22.net_3 Reg_32bit_14.Reg_1bit_22.net_1 24 100
| device Reg_32bit_14.Reg_1bit_22.nmos.4 390 260
n w[15] Reg_32bit_14.Reg_1bit_22.net_3 Reg_32bit_14.Reg_1bit_22.net_1 24 100
| begin Reg_32bit_14.Reg_1bit_22.inverter_1 550 380
| device Reg_32bit_14.Reg_1bit_22.inverter_1.nmos.1 550 360
n Reg_32bit_14.Reg_1bit_22.net_1 gnd Reg_32bit_14.Reg_1bit_22.net_2 24 100
| device Reg_32bit_14.Reg_1bit_22.inverter_1.nmos.2 550 360
n Reg_32bit_14.Reg_1bit_22.net_1 gnd Reg_32bit_14.Reg_1bit_22.net_2 24 100
| device Reg_32bit_14.Reg_1bit_22.inverter_1.nmos.3 550 360
n Reg_32bit_14.Reg_1bit_22.net_1 gnd Reg_32bit_14.Reg_1bit_22.net_2 24 100
| device Reg_32bit_14.Reg_1bit_22.inverter_1.nmos.4 550 360
n Reg_32bit_14.Reg_1bit_22.net_1 gnd Reg_32bit_14.Reg_1bit_22.net_2 24 100
| device Reg_32bit_14.Reg_1bit_22.inverter_1.pmos.1 550 200
p Reg_32bit_14.Reg_1bit_22.net_1 vdd Reg_32bit_14.Reg_1bit_22.net_2 24 200
| device Reg_32bit_14.Reg_1bit_22.inverter_1.pmos.2 550 200
p Reg_32bit_14.Reg_1bit_22.net_1 vdd Reg_32bit_14.Reg_1bit_22.net_2 24 200
| device Reg_32bit_14.Reg_1bit_22.inverter_1.pmos.3 550 200
p Reg_32bit_14.Reg_1bit_22.net_1 vdd Reg_32bit_14.Reg_1bit_22.net_2 24 200
| device Reg_32bit_14.Reg_1bit_22.inverter_1.pmos.4 550 200
p Reg_32bit_14.Reg_1bit_22.net_1 vdd Reg_32bit_14.Reg_1bit_22.net_2 24 200
| end Reg_32bit_14.Reg_1bit_22.inverter_1
| begin Reg_32bit_14.Reg_1bit_22.inverter_2 290 260
| device Reg_32bit_14.Reg_1bit_22.inverter_2.nmos.1 550 360
n data[22] gnd Reg_32bit_14.Reg_1bit_22.net_3 24 100
| device Reg_32bit_14.Reg_1bit_22.inverter_2.nmos.2 550 360
n data[22] gnd Reg_32bit_14.Reg_1bit_22.net_3 24 100
| device Reg_32bit_14.Reg_1bit_22.inverter_2.nmos.3 550 360
n data[22] gnd Reg_32bit_14.Reg_1bit_22.net_3 24 100
| device Reg_32bit_14.Reg_1bit_22.inverter_2.nmos.4 550 360
n data[22] gnd Reg_32bit_14.Reg_1bit_22.net_3 24 100
| device Reg_32bit_14.Reg_1bit_22.inverter_2.pmos.1 550 200
p data[22] vdd Reg_32bit_14.Reg_1bit_22.net_3 24 200
| device Reg_32bit_14.Reg_1bit_22.inverter_2.pmos.2 550 200
p data[22] vdd Reg_32bit_14.Reg_1bit_22.net_3 24 200
| device Reg_32bit_14.Reg_1bit_22.inverter_2.pmos.3 550 200
p data[22] vdd Reg_32bit_14.Reg_1bit_22.net_3 24 200
| device Reg_32bit_14.Reg_1bit_22.inverter_2.pmos.4 550 200
p data[22] vdd Reg_32bit_14.Reg_1bit_22.net_3 24 200
| end Reg_32bit_14.Reg_1bit_22.inverter_2
| device Reg_32bit_14.Reg_1bit_22.nmos_1 730 230
n inR1[15] Reg_32bit_14.Reg_1bit_22.net_2 out1[22] 24 100
| device Reg_32bit_14.Reg_1bit_22.nmos_2 730 360
n inR2[15] Reg_32bit_14.Reg_1bit_22.net_2 out2[22] 24 100
| end Reg_32bit_14.Reg_1bit_22
| begin Reg_32bit_14.Reg_1bit_23 510 3110
| begin Reg_32bit_14.Reg_1bit_23.inverter 560 210
| device Reg_32bit_14.Reg_1bit_23.inverter.nmos 550 360
n Reg_32bit_14.Reg_1bit_23.net_2 gnd Reg_32bit_14.Reg_1bit_23.net_1 24 100
| device Reg_32bit_14.Reg_1bit_23.inverter.pmos 550 200
p Reg_32bit_14.Reg_1bit_23.net_2 vdd Reg_32bit_14.Reg_1bit_23.net_1 24 200
| end Reg_32bit_14.Reg_1bit_23.inverter
| device Reg_32bit_14.Reg_1bit_23.nmos.1 390 260
n w[15] Reg_32bit_14.Reg_1bit_23.net_3 Reg_32bit_14.Reg_1bit_23.net_1 24 100
| device Reg_32bit_14.Reg_1bit_23.nmos.2 390 260
n w[15] Reg_32bit_14.Reg_1bit_23.net_3 Reg_32bit_14.Reg_1bit_23.net_1 24 100
| device Reg_32bit_14.Reg_1bit_23.nmos.3 390 260
n w[15] Reg_32bit_14.Reg_1bit_23.net_3 Reg_32bit_14.Reg_1bit_23.net_1 24 100
| device Reg_32bit_14.Reg_1bit_23.nmos.4 390 260
n w[15] Reg_32bit_14.Reg_1bit_23.net_3 Reg_32bit_14.Reg_1bit_23.net_1 24 100
| begin Reg_32bit_14.Reg_1bit_23.inverter_1 550 380
| device Reg_32bit_14.Reg_1bit_23.inverter_1.nmos.1 550 360
n Reg_32bit_14.Reg_1bit_23.net_1 gnd Reg_32bit_14.Reg_1bit_23.net_2 24 100
| device Reg_32bit_14.Reg_1bit_23.inverter_1.nmos.2 550 360
n Reg_32bit_14.Reg_1bit_23.net_1 gnd Reg_32bit_14.Reg_1bit_23.net_2 24 100
| device Reg_32bit_14.Reg_1bit_23.inverter_1.nmos.3 550 360
n Reg_32bit_14.Reg_1bit_23.net_1 gnd Reg_32bit_14.Reg_1bit_23.net_2 24 100
| device Reg_32bit_14.Reg_1bit_23.inverter_1.nmos.4 550 360
n Reg_32bit_14.Reg_1bit_23.net_1 gnd Reg_32bit_14.Reg_1bit_23.net_2 24 100
| device Reg_32bit_14.Reg_1bit_23.inverter_1.pmos.1 550 200
p Reg_32bit_14.Reg_1bit_23.net_1 vdd Reg_32bit_14.Reg_1bit_23.net_2 24 200
| device Reg_32bit_14.Reg_1bit_23.inverter_1.pmos.2 550 200
p Reg_32bit_14.Reg_1bit_23.net_1 vdd Reg_32bit_14.Reg_1bit_23.net_2 24 200
| device Reg_32bit_14.Reg_1bit_23.inverter_1.pmos.3 550 200
p Reg_32bit_14.Reg_1bit_23.net_1 vdd Reg_32bit_14.Reg_1bit_23.net_2 24 200
| device Reg_32bit_14.Reg_1bit_23.inverter_1.pmos.4 550 200
p Reg_32bit_14.Reg_1bit_23.net_1 vdd Reg_32bit_14.Reg_1bit_23.net_2 24 200
| end Reg_32bit_14.Reg_1bit_23.inverter_1
| begin Reg_32bit_14.Reg_1bit_23.inverter_2 290 260
| device Reg_32bit_14.Reg_1bit_23.inverter_2.nmos.1 550 360
n data[23] gnd Reg_32bit_14.Reg_1bit_23.net_3 24 100
| device Reg_32bit_14.Reg_1bit_23.inverter_2.nmos.2 550 360
n data[23] gnd Reg_32bit_14.Reg_1bit_23.net_3 24 100
| device Reg_32bit_14.Reg_1bit_23.inverter_2.nmos.3 550 360
n data[23] gnd Reg_32bit_14.Reg_1bit_23.net_3 24 100
| device Reg_32bit_14.Reg_1bit_23.inverter_2.nmos.4 550 360
n data[23] gnd Reg_32bit_14.Reg_1bit_23.net_3 24 100
| device Reg_32bit_14.Reg_1bit_23.inverter_2.pmos.1 550 200
p data[23] vdd Reg_32bit_14.Reg_1bit_23.net_3 24 200
| device Reg_32bit_14.Reg_1bit_23.inverter_2.pmos.2 550 200
p data[23] vdd Reg_32bit_14.Reg_1bit_23.net_3 24 200
| device Reg_32bit_14.Reg_1bit_23.inverter_2.pmos.3 550 200
p data[23] vdd Reg_32bit_14.Reg_1bit_23.net_3 24 200
| device Reg_32bit_14.Reg_1bit_23.inverter_2.pmos.4 550 200
p data[23] vdd Reg_32bit_14.Reg_1bit_23.net_3 24 200
| end Reg_32bit_14.Reg_1bit_23.inverter_2
| device Reg_32bit_14.Reg_1bit_23.nmos_1 730 230
n inR1[15] Reg_32bit_14.Reg_1bit_23.net_2 out1[23] 24 100
| device Reg_32bit_14.Reg_1bit_23.nmos_2 730 360
n inR2[15] Reg_32bit_14.Reg_1bit_23.net_2 out2[23] 24 100
| end Reg_32bit_14.Reg_1bit_23
| begin Reg_32bit_14.Reg_1bit_24 510 3250
| begin Reg_32bit_14.Reg_1bit_24.inverter 560 210
| device Reg_32bit_14.Reg_1bit_24.inverter.nmos 550 360
n Reg_32bit_14.Reg_1bit_24.net_2 gnd Reg_32bit_14.Reg_1bit_24.net_1 24 100
| device Reg_32bit_14.Reg_1bit_24.inverter.pmos 550 200
p Reg_32bit_14.Reg_1bit_24.net_2 vdd Reg_32bit_14.Reg_1bit_24.net_1 24 200
| end Reg_32bit_14.Reg_1bit_24.inverter
| device Reg_32bit_14.Reg_1bit_24.nmos.1 390 260
n w[15] Reg_32bit_14.Reg_1bit_24.net_3 Reg_32bit_14.Reg_1bit_24.net_1 24 100
| device Reg_32bit_14.Reg_1bit_24.nmos.2 390 260
n w[15] Reg_32bit_14.Reg_1bit_24.net_3 Reg_32bit_14.Reg_1bit_24.net_1 24 100
| device Reg_32bit_14.Reg_1bit_24.nmos.3 390 260
n w[15] Reg_32bit_14.Reg_1bit_24.net_3 Reg_32bit_14.Reg_1bit_24.net_1 24 100
| device Reg_32bit_14.Reg_1bit_24.nmos.4 390 260
n w[15] Reg_32bit_14.Reg_1bit_24.net_3 Reg_32bit_14.Reg_1bit_24.net_1 24 100
| begin Reg_32bit_14.Reg_1bit_24.inverter_1 550 380
| device Reg_32bit_14.Reg_1bit_24.inverter_1.nmos.1 550 360
n Reg_32bit_14.Reg_1bit_24.net_1 gnd Reg_32bit_14.Reg_1bit_24.net_2 24 100
| device Reg_32bit_14.Reg_1bit_24.inverter_1.nmos.2 550 360
n Reg_32bit_14.Reg_1bit_24.net_1 gnd Reg_32bit_14.Reg_1bit_24.net_2 24 100
| device Reg_32bit_14.Reg_1bit_24.inverter_1.nmos.3 550 360
n Reg_32bit_14.Reg_1bit_24.net_1 gnd Reg_32bit_14.Reg_1bit_24.net_2 24 100
| device Reg_32bit_14.Reg_1bit_24.inverter_1.nmos.4 550 360
n Reg_32bit_14.Reg_1bit_24.net_1 gnd Reg_32bit_14.Reg_1bit_24.net_2 24 100
| device Reg_32bit_14.Reg_1bit_24.inverter_1.pmos.1 550 200
p Reg_32bit_14.Reg_1bit_24.net_1 vdd Reg_32bit_14.Reg_1bit_24.net_2 24 200
| device Reg_32bit_14.Reg_1bit_24.inverter_1.pmos.2 550 200
p Reg_32bit_14.Reg_1bit_24.net_1 vdd Reg_32bit_14.Reg_1bit_24.net_2 24 200
| device Reg_32bit_14.Reg_1bit_24.inverter_1.pmos.3 550 200
p Reg_32bit_14.Reg_1bit_24.net_1 vdd Reg_32bit_14.Reg_1bit_24.net_2 24 200
| device Reg_32bit_14.Reg_1bit_24.inverter_1.pmos.4 550 200
p Reg_32bit_14.Reg_1bit_24.net_1 vdd Reg_32bit_14.Reg_1bit_24.net_2 24 200
| end Reg_32bit_14.Reg_1bit_24.inverter_1
| begin Reg_32bit_14.Reg_1bit_24.inverter_2 290 260
| device Reg_32bit_14.Reg_1bit_24.inverter_2.nmos.1 550 360
n data[24] gnd Reg_32bit_14.Reg_1bit_24.net_3 24 100
| device Reg_32bit_14.Reg_1bit_24.inverter_2.nmos.2 550 360
n data[24] gnd Reg_32bit_14.Reg_1bit_24.net_3 24 100
| device Reg_32bit_14.Reg_1bit_24.inverter_2.nmos.3 550 360
n data[24] gnd Reg_32bit_14.Reg_1bit_24.net_3 24 100
| device Reg_32bit_14.Reg_1bit_24.inverter_2.nmos.4 550 360
n data[24] gnd Reg_32bit_14.Reg_1bit_24.net_3 24 100
| device Reg_32bit_14.Reg_1bit_24.inverter_2.pmos.1 550 200
p data[24] vdd Reg_32bit_14.Reg_1bit_24.net_3 24 200
| device Reg_32bit_14.Reg_1bit_24.inverter_2.pmos.2 550 200
p data[24] vdd Reg_32bit_14.Reg_1bit_24.net_3 24 200
| device Reg_32bit_14.Reg_1bit_24.inverter_2.pmos.3 550 200
p data[24] vdd Reg_32bit_14.Reg_1bit_24.net_3 24 200
| device Reg_32bit_14.Reg_1bit_24.inverter_2.pmos.4 550 200
p data[24] vdd Reg_32bit_14.Reg_1bit_24.net_3 24 200
| end Reg_32bit_14.Reg_1bit_24.inverter_2
| device Reg_32bit_14.Reg_1bit_24.nmos_1 730 230
n inR1[15] Reg_32bit_14.Reg_1bit_24.net_2 out1[24] 24 100
| device Reg_32bit_14.Reg_1bit_24.nmos_2 730 360
n inR2[15] Reg_32bit_14.Reg_1bit_24.net_2 out2[24] 24 100
| end Reg_32bit_14.Reg_1bit_24
| begin Reg_32bit_14.Reg_1bit_25 510 3380
| begin Reg_32bit_14.Reg_1bit_25.inverter 560 210
| device Reg_32bit_14.Reg_1bit_25.inverter.nmos 550 360
n Reg_32bit_14.Reg_1bit_25.net_2 gnd Reg_32bit_14.Reg_1bit_25.net_1 24 100
| device Reg_32bit_14.Reg_1bit_25.inverter.pmos 550 200
p Reg_32bit_14.Reg_1bit_25.net_2 vdd Reg_32bit_14.Reg_1bit_25.net_1 24 200
| end Reg_32bit_14.Reg_1bit_25.inverter
| device Reg_32bit_14.Reg_1bit_25.nmos.1 390 260
n w[15] Reg_32bit_14.Reg_1bit_25.net_3 Reg_32bit_14.Reg_1bit_25.net_1 24 100
| device Reg_32bit_14.Reg_1bit_25.nmos.2 390 260
n w[15] Reg_32bit_14.Reg_1bit_25.net_3 Reg_32bit_14.Reg_1bit_25.net_1 24 100
| device Reg_32bit_14.Reg_1bit_25.nmos.3 390 260
n w[15] Reg_32bit_14.Reg_1bit_25.net_3 Reg_32bit_14.Reg_1bit_25.net_1 24 100
| device Reg_32bit_14.Reg_1bit_25.nmos.4 390 260
n w[15] Reg_32bit_14.Reg_1bit_25.net_3 Reg_32bit_14.Reg_1bit_25.net_1 24 100
| begin Reg_32bit_14.Reg_1bit_25.inverter_1 550 380
| device Reg_32bit_14.Reg_1bit_25.inverter_1.nmos.1 550 360
n Reg_32bit_14.Reg_1bit_25.net_1 gnd Reg_32bit_14.Reg_1bit_25.net_2 24 100
| device Reg_32bit_14.Reg_1bit_25.inverter_1.nmos.2 550 360
n Reg_32bit_14.Reg_1bit_25.net_1 gnd Reg_32bit_14.Reg_1bit_25.net_2 24 100
| device Reg_32bit_14.Reg_1bit_25.inverter_1.nmos.3 550 360
n Reg_32bit_14.Reg_1bit_25.net_1 gnd Reg_32bit_14.Reg_1bit_25.net_2 24 100
| device Reg_32bit_14.Reg_1bit_25.inverter_1.nmos.4 550 360
n Reg_32bit_14.Reg_1bit_25.net_1 gnd Reg_32bit_14.Reg_1bit_25.net_2 24 100
| device Reg_32bit_14.Reg_1bit_25.inverter_1.pmos.1 550 200
p Reg_32bit_14.Reg_1bit_25.net_1 vdd Reg_32bit_14.Reg_1bit_25.net_2 24 200
| device Reg_32bit_14.Reg_1bit_25.inverter_1.pmos.2 550 200
p Reg_32bit_14.Reg_1bit_25.net_1 vdd Reg_32bit_14.Reg_1bit_25.net_2 24 200
| device Reg_32bit_14.Reg_1bit_25.inverter_1.pmos.3 550 200
p Reg_32bit_14.Reg_1bit_25.net_1 vdd Reg_32bit_14.Reg_1bit_25.net_2 24 200
| device Reg_32bit_14.Reg_1bit_25.inverter_1.pmos.4 550 200
p Reg_32bit_14.Reg_1bit_25.net_1 vdd Reg_32bit_14.Reg_1bit_25.net_2 24 200
| end Reg_32bit_14.Reg_1bit_25.inverter_1
| begin Reg_32bit_14.Reg_1bit_25.inverter_2 290 260
| device Reg_32bit_14.Reg_1bit_25.inverter_2.nmos.1 550 360
n data[25] gnd Reg_32bit_14.Reg_1bit_25.net_3 24 100
| device Reg_32bit_14.Reg_1bit_25.inverter_2.nmos.2 550 360
n data[25] gnd Reg_32bit_14.Reg_1bit_25.net_3 24 100
| device Reg_32bit_14.Reg_1bit_25.inverter_2.nmos.3 550 360
n data[25] gnd Reg_32bit_14.Reg_1bit_25.net_3 24 100
| device Reg_32bit_14.Reg_1bit_25.inverter_2.nmos.4 550 360
n data[25] gnd Reg_32bit_14.Reg_1bit_25.net_3 24 100
| device Reg_32bit_14.Reg_1bit_25.inverter_2.pmos.1 550 200
p data[25] vdd Reg_32bit_14.Reg_1bit_25.net_3 24 200
| device Reg_32bit_14.Reg_1bit_25.inverter_2.pmos.2 550 200
p data[25] vdd Reg_32bit_14.Reg_1bit_25.net_3 24 200
| device Reg_32bit_14.Reg_1bit_25.inverter_2.pmos.3 550 200
p data[25] vdd Reg_32bit_14.Reg_1bit_25.net_3 24 200
| device Reg_32bit_14.Reg_1bit_25.inverter_2.pmos.4 550 200
p data[25] vdd Reg_32bit_14.Reg_1bit_25.net_3 24 200
| end Reg_32bit_14.Reg_1bit_25.inverter_2
| device Reg_32bit_14.Reg_1bit_25.nmos_1 730 230
n inR1[15] Reg_32bit_14.Reg_1bit_25.net_2 out1[25] 24 100
| device Reg_32bit_14.Reg_1bit_25.nmos_2 730 360
n inR2[15] Reg_32bit_14.Reg_1bit_25.net_2 out2[25] 24 100
| end Reg_32bit_14.Reg_1bit_25
| begin Reg_32bit_14.Reg_1bit_26 510 3510
| begin Reg_32bit_14.Reg_1bit_26.inverter 560 210
| device Reg_32bit_14.Reg_1bit_26.inverter.nmos 550 360
n Reg_32bit_14.Reg_1bit_26.net_2 gnd Reg_32bit_14.Reg_1bit_26.net_1 24 100
| device Reg_32bit_14.Reg_1bit_26.inverter.pmos 550 200
p Reg_32bit_14.Reg_1bit_26.net_2 vdd Reg_32bit_14.Reg_1bit_26.net_1 24 200
| end Reg_32bit_14.Reg_1bit_26.inverter
| device Reg_32bit_14.Reg_1bit_26.nmos.1 390 260
n w[15] Reg_32bit_14.Reg_1bit_26.net_3 Reg_32bit_14.Reg_1bit_26.net_1 24 100
| device Reg_32bit_14.Reg_1bit_26.nmos.2 390 260
n w[15] Reg_32bit_14.Reg_1bit_26.net_3 Reg_32bit_14.Reg_1bit_26.net_1 24 100
| device Reg_32bit_14.Reg_1bit_26.nmos.3 390 260
n w[15] Reg_32bit_14.Reg_1bit_26.net_3 Reg_32bit_14.Reg_1bit_26.net_1 24 100
| device Reg_32bit_14.Reg_1bit_26.nmos.4 390 260
n w[15] Reg_32bit_14.Reg_1bit_26.net_3 Reg_32bit_14.Reg_1bit_26.net_1 24 100
| begin Reg_32bit_14.Reg_1bit_26.inverter_1 550 380
| device Reg_32bit_14.Reg_1bit_26.inverter_1.nmos.1 550 360
n Reg_32bit_14.Reg_1bit_26.net_1 gnd Reg_32bit_14.Reg_1bit_26.net_2 24 100
| device Reg_32bit_14.Reg_1bit_26.inverter_1.nmos.2 550 360
n Reg_32bit_14.Reg_1bit_26.net_1 gnd Reg_32bit_14.Reg_1bit_26.net_2 24 100
| device Reg_32bit_14.Reg_1bit_26.inverter_1.nmos.3 550 360
n Reg_32bit_14.Reg_1bit_26.net_1 gnd Reg_32bit_14.Reg_1bit_26.net_2 24 100
| device Reg_32bit_14.Reg_1bit_26.inverter_1.nmos.4 550 360
n Reg_32bit_14.Reg_1bit_26.net_1 gnd Reg_32bit_14.Reg_1bit_26.net_2 24 100
| device Reg_32bit_14.Reg_1bit_26.inverter_1.pmos.1 550 200
p Reg_32bit_14.Reg_1bit_26.net_1 vdd Reg_32bit_14.Reg_1bit_26.net_2 24 200
| device Reg_32bit_14.Reg_1bit_26.inverter_1.pmos.2 550 200
p Reg_32bit_14.Reg_1bit_26.net_1 vdd Reg_32bit_14.Reg_1bit_26.net_2 24 200
| device Reg_32bit_14.Reg_1bit_26.inverter_1.pmos.3 550 200
p Reg_32bit_14.Reg_1bit_26.net_1 vdd Reg_32bit_14.Reg_1bit_26.net_2 24 200
| device Reg_32bit_14.Reg_1bit_26.inverter_1.pmos.4 550 200
p Reg_32bit_14.Reg_1bit_26.net_1 vdd Reg_32bit_14.Reg_1bit_26.net_2 24 200
| end Reg_32bit_14.Reg_1bit_26.inverter_1
| begin Reg_32bit_14.Reg_1bit_26.inverter_2 290 260
| device Reg_32bit_14.Reg_1bit_26.inverter_2.nmos.1 550 360
n data[26] gnd Reg_32bit_14.Reg_1bit_26.net_3 24 100
| device Reg_32bit_14.Reg_1bit_26.inverter_2.nmos.2 550 360
n data[26] gnd Reg_32bit_14.Reg_1bit_26.net_3 24 100
| device Reg_32bit_14.Reg_1bit_26.inverter_2.nmos.3 550 360
n data[26] gnd Reg_32bit_14.Reg_1bit_26.net_3 24 100
| device Reg_32bit_14.Reg_1bit_26.inverter_2.nmos.4 550 360
n data[26] gnd Reg_32bit_14.Reg_1bit_26.net_3 24 100
| device Reg_32bit_14.Reg_1bit_26.inverter_2.pmos.1 550 200
p data[26] vdd Reg_32bit_14.Reg_1bit_26.net_3 24 200
| device Reg_32bit_14.Reg_1bit_26.inverter_2.pmos.2 550 200
p data[26] vdd Reg_32bit_14.Reg_1bit_26.net_3 24 200
| device Reg_32bit_14.Reg_1bit_26.inverter_2.pmos.3 550 200
p data[26] vdd Reg_32bit_14.Reg_1bit_26.net_3 24 200
| device Reg_32bit_14.Reg_1bit_26.inverter_2.pmos.4 550 200
p data[26] vdd Reg_32bit_14.Reg_1bit_26.net_3 24 200
| end Reg_32bit_14.Reg_1bit_26.inverter_2
| device Reg_32bit_14.Reg_1bit_26.nmos_1 730 230
n inR1[15] Reg_32bit_14.Reg_1bit_26.net_2 out1[26] 24 100
| device Reg_32bit_14.Reg_1bit_26.nmos_2 730 360
n inR2[15] Reg_32bit_14.Reg_1bit_26.net_2 out2[26] 24 100
| end Reg_32bit_14.Reg_1bit_26
| begin Reg_32bit_14.Reg_1bit_27 510 3640
| begin Reg_32bit_14.Reg_1bit_27.inverter 560 210
| device Reg_32bit_14.Reg_1bit_27.inverter.nmos 550 360
n Reg_32bit_14.Reg_1bit_27.net_2 gnd Reg_32bit_14.Reg_1bit_27.net_1 24 100
| device Reg_32bit_14.Reg_1bit_27.inverter.pmos 550 200
p Reg_32bit_14.Reg_1bit_27.net_2 vdd Reg_32bit_14.Reg_1bit_27.net_1 24 200
| end Reg_32bit_14.Reg_1bit_27.inverter
| device Reg_32bit_14.Reg_1bit_27.nmos.1 390 260
n w[15] Reg_32bit_14.Reg_1bit_27.net_3 Reg_32bit_14.Reg_1bit_27.net_1 24 100
| device Reg_32bit_14.Reg_1bit_27.nmos.2 390 260
n w[15] Reg_32bit_14.Reg_1bit_27.net_3 Reg_32bit_14.Reg_1bit_27.net_1 24 100
| device Reg_32bit_14.Reg_1bit_27.nmos.3 390 260
n w[15] Reg_32bit_14.Reg_1bit_27.net_3 Reg_32bit_14.Reg_1bit_27.net_1 24 100
| device Reg_32bit_14.Reg_1bit_27.nmos.4 390 260
n w[15] Reg_32bit_14.Reg_1bit_27.net_3 Reg_32bit_14.Reg_1bit_27.net_1 24 100
| begin Reg_32bit_14.Reg_1bit_27.inverter_1 550 380
| device Reg_32bit_14.Reg_1bit_27.inverter_1.nmos.1 550 360
n Reg_32bit_14.Reg_1bit_27.net_1 gnd Reg_32bit_14.Reg_1bit_27.net_2 24 100
| device Reg_32bit_14.Reg_1bit_27.inverter_1.nmos.2 550 360
n Reg_32bit_14.Reg_1bit_27.net_1 gnd Reg_32bit_14.Reg_1bit_27.net_2 24 100
| device Reg_32bit_14.Reg_1bit_27.inverter_1.nmos.3 550 360
n Reg_32bit_14.Reg_1bit_27.net_1 gnd Reg_32bit_14.Reg_1bit_27.net_2 24 100
| device Reg_32bit_14.Reg_1bit_27.inverter_1.nmos.4 550 360
n Reg_32bit_14.Reg_1bit_27.net_1 gnd Reg_32bit_14.Reg_1bit_27.net_2 24 100
| device Reg_32bit_14.Reg_1bit_27.inverter_1.pmos.1 550 200
p Reg_32bit_14.Reg_1bit_27.net_1 vdd Reg_32bit_14.Reg_1bit_27.net_2 24 200
| device Reg_32bit_14.Reg_1bit_27.inverter_1.pmos.2 550 200
p Reg_32bit_14.Reg_1bit_27.net_1 vdd Reg_32bit_14.Reg_1bit_27.net_2 24 200
| device Reg_32bit_14.Reg_1bit_27.inverter_1.pmos.3 550 200
p Reg_32bit_14.Reg_1bit_27.net_1 vdd Reg_32bit_14.Reg_1bit_27.net_2 24 200
| device Reg_32bit_14.Reg_1bit_27.inverter_1.pmos.4 550 200
p Reg_32bit_14.Reg_1bit_27.net_1 vdd Reg_32bit_14.Reg_1bit_27.net_2 24 200
| end Reg_32bit_14.Reg_1bit_27.inverter_1
| begin Reg_32bit_14.Reg_1bit_27.inverter_2 290 260
| device Reg_32bit_14.Reg_1bit_27.inverter_2.nmos.1 550 360
n data[27] gnd Reg_32bit_14.Reg_1bit_27.net_3 24 100
| device Reg_32bit_14.Reg_1bit_27.inverter_2.nmos.2 550 360
n data[27] gnd Reg_32bit_14.Reg_1bit_27.net_3 24 100
| device Reg_32bit_14.Reg_1bit_27.inverter_2.nmos.3 550 360
n data[27] gnd Reg_32bit_14.Reg_1bit_27.net_3 24 100
| device Reg_32bit_14.Reg_1bit_27.inverter_2.nmos.4 550 360
n data[27] gnd Reg_32bit_14.Reg_1bit_27.net_3 24 100
| device Reg_32bit_14.Reg_1bit_27.inverter_2.pmos.1 550 200
p data[27] vdd Reg_32bit_14.Reg_1bit_27.net_3 24 200
| device Reg_32bit_14.Reg_1bit_27.inverter_2.pmos.2 550 200
p data[27] vdd Reg_32bit_14.Reg_1bit_27.net_3 24 200
| device Reg_32bit_14.Reg_1bit_27.inverter_2.pmos.3 550 200
p data[27] vdd Reg_32bit_14.Reg_1bit_27.net_3 24 200
| device Reg_32bit_14.Reg_1bit_27.inverter_2.pmos.4 550 200
p data[27] vdd Reg_32bit_14.Reg_1bit_27.net_3 24 200
| end Reg_32bit_14.Reg_1bit_27.inverter_2
| device Reg_32bit_14.Reg_1bit_27.nmos_1 730 230
n inR1[15] Reg_32bit_14.Reg_1bit_27.net_2 out1[27] 24 100
| device Reg_32bit_14.Reg_1bit_27.nmos_2 730 360
n inR2[15] Reg_32bit_14.Reg_1bit_27.net_2 out2[27] 24 100
| end Reg_32bit_14.Reg_1bit_27
| begin Reg_32bit_14.Reg_1bit_28 510 3770
| begin Reg_32bit_14.Reg_1bit_28.inverter 560 210
| device Reg_32bit_14.Reg_1bit_28.inverter.nmos 550 360
n Reg_32bit_14.Reg_1bit_28.net_2 gnd Reg_32bit_14.Reg_1bit_28.net_1 24 100
| device Reg_32bit_14.Reg_1bit_28.inverter.pmos 550 200
p Reg_32bit_14.Reg_1bit_28.net_2 vdd Reg_32bit_14.Reg_1bit_28.net_1 24 200
| end Reg_32bit_14.Reg_1bit_28.inverter
| device Reg_32bit_14.Reg_1bit_28.nmos.1 390 260
n w[15] Reg_32bit_14.Reg_1bit_28.net_3 Reg_32bit_14.Reg_1bit_28.net_1 24 100
| device Reg_32bit_14.Reg_1bit_28.nmos.2 390 260
n w[15] Reg_32bit_14.Reg_1bit_28.net_3 Reg_32bit_14.Reg_1bit_28.net_1 24 100
| device Reg_32bit_14.Reg_1bit_28.nmos.3 390 260
n w[15] Reg_32bit_14.Reg_1bit_28.net_3 Reg_32bit_14.Reg_1bit_28.net_1 24 100
| device Reg_32bit_14.Reg_1bit_28.nmos.4 390 260
n w[15] Reg_32bit_14.Reg_1bit_28.net_3 Reg_32bit_14.Reg_1bit_28.net_1 24 100
| begin Reg_32bit_14.Reg_1bit_28.inverter_1 550 380
| device Reg_32bit_14.Reg_1bit_28.inverter_1.nmos.1 550 360
n Reg_32bit_14.Reg_1bit_28.net_1 gnd Reg_32bit_14.Reg_1bit_28.net_2 24 100
| device Reg_32bit_14.Reg_1bit_28.inverter_1.nmos.2 550 360
n Reg_32bit_14.Reg_1bit_28.net_1 gnd Reg_32bit_14.Reg_1bit_28.net_2 24 100
| device Reg_32bit_14.Reg_1bit_28.inverter_1.nmos.3 550 360
n Reg_32bit_14.Reg_1bit_28.net_1 gnd Reg_32bit_14.Reg_1bit_28.net_2 24 100
| device Reg_32bit_14.Reg_1bit_28.inverter_1.nmos.4 550 360
n Reg_32bit_14.Reg_1bit_28.net_1 gnd Reg_32bit_14.Reg_1bit_28.net_2 24 100
| device Reg_32bit_14.Reg_1bit_28.inverter_1.pmos.1 550 200
p Reg_32bit_14.Reg_1bit_28.net_1 vdd Reg_32bit_14.Reg_1bit_28.net_2 24 200
| device Reg_32bit_14.Reg_1bit_28.inverter_1.pmos.2 550 200
p Reg_32bit_14.Reg_1bit_28.net_1 vdd Reg_32bit_14.Reg_1bit_28.net_2 24 200
| device Reg_32bit_14.Reg_1bit_28.inverter_1.pmos.3 550 200
p Reg_32bit_14.Reg_1bit_28.net_1 vdd Reg_32bit_14.Reg_1bit_28.net_2 24 200
| device Reg_32bit_14.Reg_1bit_28.inverter_1.pmos.4 550 200
p Reg_32bit_14.Reg_1bit_28.net_1 vdd Reg_32bit_14.Reg_1bit_28.net_2 24 200
| end Reg_32bit_14.Reg_1bit_28.inverter_1
| begin Reg_32bit_14.Reg_1bit_28.inverter_2 290 260
| device Reg_32bit_14.Reg_1bit_28.inverter_2.nmos.1 550 360
n data[28] gnd Reg_32bit_14.Reg_1bit_28.net_3 24 100
| device Reg_32bit_14.Reg_1bit_28.inverter_2.nmos.2 550 360
n data[28] gnd Reg_32bit_14.Reg_1bit_28.net_3 24 100
| device Reg_32bit_14.Reg_1bit_28.inverter_2.nmos.3 550 360
n data[28] gnd Reg_32bit_14.Reg_1bit_28.net_3 24 100
| device Reg_32bit_14.Reg_1bit_28.inverter_2.nmos.4 550 360
n data[28] gnd Reg_32bit_14.Reg_1bit_28.net_3 24 100
| device Reg_32bit_14.Reg_1bit_28.inverter_2.pmos.1 550 200
p data[28] vdd Reg_32bit_14.Reg_1bit_28.net_3 24 200
| device Reg_32bit_14.Reg_1bit_28.inverter_2.pmos.2 550 200
p data[28] vdd Reg_32bit_14.Reg_1bit_28.net_3 24 200
| device Reg_32bit_14.Reg_1bit_28.inverter_2.pmos.3 550 200
p data[28] vdd Reg_32bit_14.Reg_1bit_28.net_3 24 200
| device Reg_32bit_14.Reg_1bit_28.inverter_2.pmos.4 550 200
p data[28] vdd Reg_32bit_14.Reg_1bit_28.net_3 24 200
| end Reg_32bit_14.Reg_1bit_28.inverter_2
| device Reg_32bit_14.Reg_1bit_28.nmos_1 730 230
n inR1[15] Reg_32bit_14.Reg_1bit_28.net_2 out1[28] 24 100
| device Reg_32bit_14.Reg_1bit_28.nmos_2 730 360
n inR2[15] Reg_32bit_14.Reg_1bit_28.net_2 out2[28] 24 100
| end Reg_32bit_14.Reg_1bit_28
| begin Reg_32bit_14.Reg_1bit_29 510 3900
| begin Reg_32bit_14.Reg_1bit_29.inverter 560 210
| device Reg_32bit_14.Reg_1bit_29.inverter.nmos 550 360
n Reg_32bit_14.Reg_1bit_29.net_2 gnd Reg_32bit_14.Reg_1bit_29.net_1 24 100
| device Reg_32bit_14.Reg_1bit_29.inverter.pmos 550 200
p Reg_32bit_14.Reg_1bit_29.net_2 vdd Reg_32bit_14.Reg_1bit_29.net_1 24 200
| end Reg_32bit_14.Reg_1bit_29.inverter
| device Reg_32bit_14.Reg_1bit_29.nmos.1 390 260
n w[15] Reg_32bit_14.Reg_1bit_29.net_3 Reg_32bit_14.Reg_1bit_29.net_1 24 100
| device Reg_32bit_14.Reg_1bit_29.nmos.2 390 260
n w[15] Reg_32bit_14.Reg_1bit_29.net_3 Reg_32bit_14.Reg_1bit_29.net_1 24 100
| device Reg_32bit_14.Reg_1bit_29.nmos.3 390 260
n w[15] Reg_32bit_14.Reg_1bit_29.net_3 Reg_32bit_14.Reg_1bit_29.net_1 24 100
| device Reg_32bit_14.Reg_1bit_29.nmos.4 390 260
n w[15] Reg_32bit_14.Reg_1bit_29.net_3 Reg_32bit_14.Reg_1bit_29.net_1 24 100
| begin Reg_32bit_14.Reg_1bit_29.inverter_1 550 380
| device Reg_32bit_14.Reg_1bit_29.inverter_1.nmos.1 550 360
n Reg_32bit_14.Reg_1bit_29.net_1 gnd Reg_32bit_14.Reg_1bit_29.net_2 24 100
| device Reg_32bit_14.Reg_1bit_29.inverter_1.nmos.2 550 360
n Reg_32bit_14.Reg_1bit_29.net_1 gnd Reg_32bit_14.Reg_1bit_29.net_2 24 100
| device Reg_32bit_14.Reg_1bit_29.inverter_1.nmos.3 550 360
n Reg_32bit_14.Reg_1bit_29.net_1 gnd Reg_32bit_14.Reg_1bit_29.net_2 24 100
| device Reg_32bit_14.Reg_1bit_29.inverter_1.nmos.4 550 360
n Reg_32bit_14.Reg_1bit_29.net_1 gnd Reg_32bit_14.Reg_1bit_29.net_2 24 100
| device Reg_32bit_14.Reg_1bit_29.inverter_1.pmos.1 550 200
p Reg_32bit_14.Reg_1bit_29.net_1 vdd Reg_32bit_14.Reg_1bit_29.net_2 24 200
| device Reg_32bit_14.Reg_1bit_29.inverter_1.pmos.2 550 200
p Reg_32bit_14.Reg_1bit_29.net_1 vdd Reg_32bit_14.Reg_1bit_29.net_2 24 200
| device Reg_32bit_14.Reg_1bit_29.inverter_1.pmos.3 550 200
p Reg_32bit_14.Reg_1bit_29.net_1 vdd Reg_32bit_14.Reg_1bit_29.net_2 24 200
| device Reg_32bit_14.Reg_1bit_29.inverter_1.pmos.4 550 200
p Reg_32bit_14.Reg_1bit_29.net_1 vdd Reg_32bit_14.Reg_1bit_29.net_2 24 200
| end Reg_32bit_14.Reg_1bit_29.inverter_1
| begin Reg_32bit_14.Reg_1bit_29.inverter_2 290 260
| device Reg_32bit_14.Reg_1bit_29.inverter_2.nmos.1 550 360
n data[29] gnd Reg_32bit_14.Reg_1bit_29.net_3 24 100
| device Reg_32bit_14.Reg_1bit_29.inverter_2.nmos.2 550 360
n data[29] gnd Reg_32bit_14.Reg_1bit_29.net_3 24 100
| device Reg_32bit_14.Reg_1bit_29.inverter_2.nmos.3 550 360
n data[29] gnd Reg_32bit_14.Reg_1bit_29.net_3 24 100
| device Reg_32bit_14.Reg_1bit_29.inverter_2.nmos.4 550 360
n data[29] gnd Reg_32bit_14.Reg_1bit_29.net_3 24 100
| device Reg_32bit_14.Reg_1bit_29.inverter_2.pmos.1 550 200
p data[29] vdd Reg_32bit_14.Reg_1bit_29.net_3 24 200
| device Reg_32bit_14.Reg_1bit_29.inverter_2.pmos.2 550 200
p data[29] vdd Reg_32bit_14.Reg_1bit_29.net_3 24 200
| device Reg_32bit_14.Reg_1bit_29.inverter_2.pmos.3 550 200
p data[29] vdd Reg_32bit_14.Reg_1bit_29.net_3 24 200
| device Reg_32bit_14.Reg_1bit_29.inverter_2.pmos.4 550 200
p data[29] vdd Reg_32bit_14.Reg_1bit_29.net_3 24 200
| end Reg_32bit_14.Reg_1bit_29.inverter_2
| device Reg_32bit_14.Reg_1bit_29.nmos_1 730 230
n inR1[15] Reg_32bit_14.Reg_1bit_29.net_2 out1[29] 24 100
| device Reg_32bit_14.Reg_1bit_29.nmos_2 730 360
n inR2[15] Reg_32bit_14.Reg_1bit_29.net_2 out2[29] 24 100
| end Reg_32bit_14.Reg_1bit_29
| begin Reg_32bit_14.Reg_1bit_30 510 4030
| begin Reg_32bit_14.Reg_1bit_30.inverter 560 210
| device Reg_32bit_14.Reg_1bit_30.inverter.nmos 550 360
n Reg_32bit_14.Reg_1bit_30.net_2 gnd Reg_32bit_14.Reg_1bit_30.net_1 24 100
| device Reg_32bit_14.Reg_1bit_30.inverter.pmos 550 200
p Reg_32bit_14.Reg_1bit_30.net_2 vdd Reg_32bit_14.Reg_1bit_30.net_1 24 200
| end Reg_32bit_14.Reg_1bit_30.inverter
| device Reg_32bit_14.Reg_1bit_30.nmos.1 390 260
n w[15] Reg_32bit_14.Reg_1bit_30.net_3 Reg_32bit_14.Reg_1bit_30.net_1 24 100
| device Reg_32bit_14.Reg_1bit_30.nmos.2 390 260
n w[15] Reg_32bit_14.Reg_1bit_30.net_3 Reg_32bit_14.Reg_1bit_30.net_1 24 100
| device Reg_32bit_14.Reg_1bit_30.nmos.3 390 260
n w[15] Reg_32bit_14.Reg_1bit_30.net_3 Reg_32bit_14.Reg_1bit_30.net_1 24 100
| device Reg_32bit_14.Reg_1bit_30.nmos.4 390 260
n w[15] Reg_32bit_14.Reg_1bit_30.net_3 Reg_32bit_14.Reg_1bit_30.net_1 24 100
| begin Reg_32bit_14.Reg_1bit_30.inverter_1 550 380
| device Reg_32bit_14.Reg_1bit_30.inverter_1.nmos.1 550 360
n Reg_32bit_14.Reg_1bit_30.net_1 gnd Reg_32bit_14.Reg_1bit_30.net_2 24 100
| device Reg_32bit_14.Reg_1bit_30.inverter_1.nmos.2 550 360
n Reg_32bit_14.Reg_1bit_30.net_1 gnd Reg_32bit_14.Reg_1bit_30.net_2 24 100
| device Reg_32bit_14.Reg_1bit_30.inverter_1.nmos.3 550 360
n Reg_32bit_14.Reg_1bit_30.net_1 gnd Reg_32bit_14.Reg_1bit_30.net_2 24 100
| device Reg_32bit_14.Reg_1bit_30.inverter_1.nmos.4 550 360
n Reg_32bit_14.Reg_1bit_30.net_1 gnd Reg_32bit_14.Reg_1bit_30.net_2 24 100
| device Reg_32bit_14.Reg_1bit_30.inverter_1.pmos.1 550 200
p Reg_32bit_14.Reg_1bit_30.net_1 vdd Reg_32bit_14.Reg_1bit_30.net_2 24 200
| device Reg_32bit_14.Reg_1bit_30.inverter_1.pmos.2 550 200
p Reg_32bit_14.Reg_1bit_30.net_1 vdd Reg_32bit_14.Reg_1bit_30.net_2 24 200
| device Reg_32bit_14.Reg_1bit_30.inverter_1.pmos.3 550 200
p Reg_32bit_14.Reg_1bit_30.net_1 vdd Reg_32bit_14.Reg_1bit_30.net_2 24 200
| device Reg_32bit_14.Reg_1bit_30.inverter_1.pmos.4 550 200
p Reg_32bit_14.Reg_1bit_30.net_1 vdd Reg_32bit_14.Reg_1bit_30.net_2 24 200
| end Reg_32bit_14.Reg_1bit_30.inverter_1
| begin Reg_32bit_14.Reg_1bit_30.inverter_2 290 260
| device Reg_32bit_14.Reg_1bit_30.inverter_2.nmos.1 550 360
n data[30] gnd Reg_32bit_14.Reg_1bit_30.net_3 24 100
| device Reg_32bit_14.Reg_1bit_30.inverter_2.nmos.2 550 360
n data[30] gnd Reg_32bit_14.Reg_1bit_30.net_3 24 100
| device Reg_32bit_14.Reg_1bit_30.inverter_2.nmos.3 550 360
n data[30] gnd Reg_32bit_14.Reg_1bit_30.net_3 24 100
| device Reg_32bit_14.Reg_1bit_30.inverter_2.nmos.4 550 360
n data[30] gnd Reg_32bit_14.Reg_1bit_30.net_3 24 100
| device Reg_32bit_14.Reg_1bit_30.inverter_2.pmos.1 550 200
p data[30] vdd Reg_32bit_14.Reg_1bit_30.net_3 24 200
| device Reg_32bit_14.Reg_1bit_30.inverter_2.pmos.2 550 200
p data[30] vdd Reg_32bit_14.Reg_1bit_30.net_3 24 200
| device Reg_32bit_14.Reg_1bit_30.inverter_2.pmos.3 550 200
p data[30] vdd Reg_32bit_14.Reg_1bit_30.net_3 24 200
| device Reg_32bit_14.Reg_1bit_30.inverter_2.pmos.4 550 200
p data[30] vdd Reg_32bit_14.Reg_1bit_30.net_3 24 200
| end Reg_32bit_14.Reg_1bit_30.inverter_2
| device Reg_32bit_14.Reg_1bit_30.nmos_1 730 230
n inR1[15] Reg_32bit_14.Reg_1bit_30.net_2 out1[30] 24 100
| device Reg_32bit_14.Reg_1bit_30.nmos_2 730 360
n inR2[15] Reg_32bit_14.Reg_1bit_30.net_2 out2[30] 24 100
| end Reg_32bit_14.Reg_1bit_30
| begin Reg_32bit_14.Reg_1bit_31 510 4160
| begin Reg_32bit_14.Reg_1bit_31.inverter 560 210
| device Reg_32bit_14.Reg_1bit_31.inverter.nmos 550 360
n Reg_32bit_14.Reg_1bit_31.net_2 gnd Reg_32bit_14.Reg_1bit_31.net_1 24 100
| device Reg_32bit_14.Reg_1bit_31.inverter.pmos 550 200
p Reg_32bit_14.Reg_1bit_31.net_2 vdd Reg_32bit_14.Reg_1bit_31.net_1 24 200
| end Reg_32bit_14.Reg_1bit_31.inverter
| device Reg_32bit_14.Reg_1bit_31.nmos.1 390 260
n w[15] Reg_32bit_14.Reg_1bit_31.net_3 Reg_32bit_14.Reg_1bit_31.net_1 24 100
| device Reg_32bit_14.Reg_1bit_31.nmos.2 390 260
n w[15] Reg_32bit_14.Reg_1bit_31.net_3 Reg_32bit_14.Reg_1bit_31.net_1 24 100
| device Reg_32bit_14.Reg_1bit_31.nmos.3 390 260
n w[15] Reg_32bit_14.Reg_1bit_31.net_3 Reg_32bit_14.Reg_1bit_31.net_1 24 100
| device Reg_32bit_14.Reg_1bit_31.nmos.4 390 260
n w[15] Reg_32bit_14.Reg_1bit_31.net_3 Reg_32bit_14.Reg_1bit_31.net_1 24 100
| begin Reg_32bit_14.Reg_1bit_31.inverter_1 550 380
| device Reg_32bit_14.Reg_1bit_31.inverter_1.nmos.1 550 360
n Reg_32bit_14.Reg_1bit_31.net_1 gnd Reg_32bit_14.Reg_1bit_31.net_2 24 100
| device Reg_32bit_14.Reg_1bit_31.inverter_1.nmos.2 550 360
n Reg_32bit_14.Reg_1bit_31.net_1 gnd Reg_32bit_14.Reg_1bit_31.net_2 24 100
| device Reg_32bit_14.Reg_1bit_31.inverter_1.nmos.3 550 360
n Reg_32bit_14.Reg_1bit_31.net_1 gnd Reg_32bit_14.Reg_1bit_31.net_2 24 100
| device Reg_32bit_14.Reg_1bit_31.inverter_1.nmos.4 550 360
n Reg_32bit_14.Reg_1bit_31.net_1 gnd Reg_32bit_14.Reg_1bit_31.net_2 24 100
| device Reg_32bit_14.Reg_1bit_31.inverter_1.pmos.1 550 200
p Reg_32bit_14.Reg_1bit_31.net_1 vdd Reg_32bit_14.Reg_1bit_31.net_2 24 200
| device Reg_32bit_14.Reg_1bit_31.inverter_1.pmos.2 550 200
p Reg_32bit_14.Reg_1bit_31.net_1 vdd Reg_32bit_14.Reg_1bit_31.net_2 24 200
| device Reg_32bit_14.Reg_1bit_31.inverter_1.pmos.3 550 200
p Reg_32bit_14.Reg_1bit_31.net_1 vdd Reg_32bit_14.Reg_1bit_31.net_2 24 200
| device Reg_32bit_14.Reg_1bit_31.inverter_1.pmos.4 550 200
p Reg_32bit_14.Reg_1bit_31.net_1 vdd Reg_32bit_14.Reg_1bit_31.net_2 24 200
| end Reg_32bit_14.Reg_1bit_31.inverter_1
| begin Reg_32bit_14.Reg_1bit_31.inverter_2 290 260
| device Reg_32bit_14.Reg_1bit_31.inverter_2.nmos.1 550 360
n data[31] gnd Reg_32bit_14.Reg_1bit_31.net_3 24 100
| device Reg_32bit_14.Reg_1bit_31.inverter_2.nmos.2 550 360
n data[31] gnd Reg_32bit_14.Reg_1bit_31.net_3 24 100
| device Reg_32bit_14.Reg_1bit_31.inverter_2.nmos.3 550 360
n data[31] gnd Reg_32bit_14.Reg_1bit_31.net_3 24 100
| device Reg_32bit_14.Reg_1bit_31.inverter_2.nmos.4 550 360
n data[31] gnd Reg_32bit_14.Reg_1bit_31.net_3 24 100
| device Reg_32bit_14.Reg_1bit_31.inverter_2.pmos.1 550 200
p data[31] vdd Reg_32bit_14.Reg_1bit_31.net_3 24 200
| device Reg_32bit_14.Reg_1bit_31.inverter_2.pmos.2 550 200
p data[31] vdd Reg_32bit_14.Reg_1bit_31.net_3 24 200
| device Reg_32bit_14.Reg_1bit_31.inverter_2.pmos.3 550 200
p data[31] vdd Reg_32bit_14.Reg_1bit_31.net_3 24 200
| device Reg_32bit_14.Reg_1bit_31.inverter_2.pmos.4 550 200
p data[31] vdd Reg_32bit_14.Reg_1bit_31.net_3 24 200
| end Reg_32bit_14.Reg_1bit_31.inverter_2
| device Reg_32bit_14.Reg_1bit_31.nmos_1 730 230
n inR1[15] Reg_32bit_14.Reg_1bit_31.net_2 out1[31] 24 100
| device Reg_32bit_14.Reg_1bit_31.nmos_2 730 360
n inR2[15] Reg_32bit_14.Reg_1bit_31.net_2 out2[31] 24 100
| end Reg_32bit_14.Reg_1bit_31
| end Reg_32bit_14
| begin Reg_32bit_15 940 1860
| begin Reg_32bit_15.Reg_1bit 510 100
| begin Reg_32bit_15.Reg_1bit.inverter 560 210
| device Reg_32bit_15.Reg_1bit.inverter.nmos 550 360
n Reg_32bit_15.Reg_1bit.net_2 gnd Reg_32bit_15.Reg_1bit.net_1 24 100
| device Reg_32bit_15.Reg_1bit.inverter.pmos 550 200
p Reg_32bit_15.Reg_1bit.net_2 vdd Reg_32bit_15.Reg_1bit.net_1 24 200
| end Reg_32bit_15.Reg_1bit.inverter
| device Reg_32bit_15.Reg_1bit.nmos.1 390 260
n w[16] Reg_32bit_15.Reg_1bit.net_3 Reg_32bit_15.Reg_1bit.net_1 24 100
| device Reg_32bit_15.Reg_1bit.nmos.2 390 260
n w[16] Reg_32bit_15.Reg_1bit.net_3 Reg_32bit_15.Reg_1bit.net_1 24 100
| device Reg_32bit_15.Reg_1bit.nmos.3 390 260
n w[16] Reg_32bit_15.Reg_1bit.net_3 Reg_32bit_15.Reg_1bit.net_1 24 100
| device Reg_32bit_15.Reg_1bit.nmos.4 390 260
n w[16] Reg_32bit_15.Reg_1bit.net_3 Reg_32bit_15.Reg_1bit.net_1 24 100
| begin Reg_32bit_15.Reg_1bit.inverter_1 550 380
| device Reg_32bit_15.Reg_1bit.inverter_1.nmos.1 550 360
n Reg_32bit_15.Reg_1bit.net_1 gnd Reg_32bit_15.Reg_1bit.net_2 24 100
| device Reg_32bit_15.Reg_1bit.inverter_1.nmos.2 550 360
n Reg_32bit_15.Reg_1bit.net_1 gnd Reg_32bit_15.Reg_1bit.net_2 24 100
| device Reg_32bit_15.Reg_1bit.inverter_1.nmos.3 550 360
n Reg_32bit_15.Reg_1bit.net_1 gnd Reg_32bit_15.Reg_1bit.net_2 24 100
| device Reg_32bit_15.Reg_1bit.inverter_1.nmos.4 550 360
n Reg_32bit_15.Reg_1bit.net_1 gnd Reg_32bit_15.Reg_1bit.net_2 24 100
| device Reg_32bit_15.Reg_1bit.inverter_1.pmos.1 550 200
p Reg_32bit_15.Reg_1bit.net_1 vdd Reg_32bit_15.Reg_1bit.net_2 24 200
| device Reg_32bit_15.Reg_1bit.inverter_1.pmos.2 550 200
p Reg_32bit_15.Reg_1bit.net_1 vdd Reg_32bit_15.Reg_1bit.net_2 24 200
| device Reg_32bit_15.Reg_1bit.inverter_1.pmos.3 550 200
p Reg_32bit_15.Reg_1bit.net_1 vdd Reg_32bit_15.Reg_1bit.net_2 24 200
| device Reg_32bit_15.Reg_1bit.inverter_1.pmos.4 550 200
p Reg_32bit_15.Reg_1bit.net_1 vdd Reg_32bit_15.Reg_1bit.net_2 24 200
| end Reg_32bit_15.Reg_1bit.inverter_1
| begin Reg_32bit_15.Reg_1bit.inverter_2 290 260
| device Reg_32bit_15.Reg_1bit.inverter_2.nmos.1 550 360
n data[0] gnd Reg_32bit_15.Reg_1bit.net_3 24 100
| device Reg_32bit_15.Reg_1bit.inverter_2.nmos.2 550 360
n data[0] gnd Reg_32bit_15.Reg_1bit.net_3 24 100
| device Reg_32bit_15.Reg_1bit.inverter_2.nmos.3 550 360
n data[0] gnd Reg_32bit_15.Reg_1bit.net_3 24 100
| device Reg_32bit_15.Reg_1bit.inverter_2.nmos.4 550 360
n data[0] gnd Reg_32bit_15.Reg_1bit.net_3 24 100
| device Reg_32bit_15.Reg_1bit.inverter_2.pmos.1 550 200
p data[0] vdd Reg_32bit_15.Reg_1bit.net_3 24 200
| device Reg_32bit_15.Reg_1bit.inverter_2.pmos.2 550 200
p data[0] vdd Reg_32bit_15.Reg_1bit.net_3 24 200
| device Reg_32bit_15.Reg_1bit.inverter_2.pmos.3 550 200
p data[0] vdd Reg_32bit_15.Reg_1bit.net_3 24 200
| device Reg_32bit_15.Reg_1bit.inverter_2.pmos.4 550 200
p data[0] vdd Reg_32bit_15.Reg_1bit.net_3 24 200
| end Reg_32bit_15.Reg_1bit.inverter_2
| device Reg_32bit_15.Reg_1bit.nmos_1 730 230
n inR1[16] Reg_32bit_15.Reg_1bit.net_2 out1[0] 24 100
| device Reg_32bit_15.Reg_1bit.nmos_2 730 360
n inR2[16] Reg_32bit_15.Reg_1bit.net_2 out2[0] 24 100
| end Reg_32bit_15.Reg_1bit
| begin Reg_32bit_15.Reg_1bit_1 510 230
| begin Reg_32bit_15.Reg_1bit_1.inverter 560 210
| device Reg_32bit_15.Reg_1bit_1.inverter.nmos 550 360
n Reg_32bit_15.Reg_1bit_1.net_2 gnd Reg_32bit_15.Reg_1bit_1.net_1 24 100
| device Reg_32bit_15.Reg_1bit_1.inverter.pmos 550 200
p Reg_32bit_15.Reg_1bit_1.net_2 vdd Reg_32bit_15.Reg_1bit_1.net_1 24 200
| end Reg_32bit_15.Reg_1bit_1.inverter
| device Reg_32bit_15.Reg_1bit_1.nmos.1 390 260
n w[16] Reg_32bit_15.Reg_1bit_1.net_3 Reg_32bit_15.Reg_1bit_1.net_1 24 100
| device Reg_32bit_15.Reg_1bit_1.nmos.2 390 260
n w[16] Reg_32bit_15.Reg_1bit_1.net_3 Reg_32bit_15.Reg_1bit_1.net_1 24 100
| device Reg_32bit_15.Reg_1bit_1.nmos.3 390 260
n w[16] Reg_32bit_15.Reg_1bit_1.net_3 Reg_32bit_15.Reg_1bit_1.net_1 24 100
| device Reg_32bit_15.Reg_1bit_1.nmos.4 390 260
n w[16] Reg_32bit_15.Reg_1bit_1.net_3 Reg_32bit_15.Reg_1bit_1.net_1 24 100
| begin Reg_32bit_15.Reg_1bit_1.inverter_1 550 380
| device Reg_32bit_15.Reg_1bit_1.inverter_1.nmos.1 550 360
n Reg_32bit_15.Reg_1bit_1.net_1 gnd Reg_32bit_15.Reg_1bit_1.net_2 24 100
| device Reg_32bit_15.Reg_1bit_1.inverter_1.nmos.2 550 360
n Reg_32bit_15.Reg_1bit_1.net_1 gnd Reg_32bit_15.Reg_1bit_1.net_2 24 100
| device Reg_32bit_15.Reg_1bit_1.inverter_1.nmos.3 550 360
n Reg_32bit_15.Reg_1bit_1.net_1 gnd Reg_32bit_15.Reg_1bit_1.net_2 24 100
| device Reg_32bit_15.Reg_1bit_1.inverter_1.nmos.4 550 360
n Reg_32bit_15.Reg_1bit_1.net_1 gnd Reg_32bit_15.Reg_1bit_1.net_2 24 100
| device Reg_32bit_15.Reg_1bit_1.inverter_1.pmos.1 550 200
p Reg_32bit_15.Reg_1bit_1.net_1 vdd Reg_32bit_15.Reg_1bit_1.net_2 24 200
| device Reg_32bit_15.Reg_1bit_1.inverter_1.pmos.2 550 200
p Reg_32bit_15.Reg_1bit_1.net_1 vdd Reg_32bit_15.Reg_1bit_1.net_2 24 200
| device Reg_32bit_15.Reg_1bit_1.inverter_1.pmos.3 550 200
p Reg_32bit_15.Reg_1bit_1.net_1 vdd Reg_32bit_15.Reg_1bit_1.net_2 24 200
| device Reg_32bit_15.Reg_1bit_1.inverter_1.pmos.4 550 200
p Reg_32bit_15.Reg_1bit_1.net_1 vdd Reg_32bit_15.Reg_1bit_1.net_2 24 200
| end Reg_32bit_15.Reg_1bit_1.inverter_1
| begin Reg_32bit_15.Reg_1bit_1.inverter_2 290 260
| device Reg_32bit_15.Reg_1bit_1.inverter_2.nmos.1 550 360
n data[1] gnd Reg_32bit_15.Reg_1bit_1.net_3 24 100
| device Reg_32bit_15.Reg_1bit_1.inverter_2.nmos.2 550 360
n data[1] gnd Reg_32bit_15.Reg_1bit_1.net_3 24 100
| device Reg_32bit_15.Reg_1bit_1.inverter_2.nmos.3 550 360
n data[1] gnd Reg_32bit_15.Reg_1bit_1.net_3 24 100
| device Reg_32bit_15.Reg_1bit_1.inverter_2.nmos.4 550 360
n data[1] gnd Reg_32bit_15.Reg_1bit_1.net_3 24 100
| device Reg_32bit_15.Reg_1bit_1.inverter_2.pmos.1 550 200
p data[1] vdd Reg_32bit_15.Reg_1bit_1.net_3 24 200
| device Reg_32bit_15.Reg_1bit_1.inverter_2.pmos.2 550 200
p data[1] vdd Reg_32bit_15.Reg_1bit_1.net_3 24 200
| device Reg_32bit_15.Reg_1bit_1.inverter_2.pmos.3 550 200
p data[1] vdd Reg_32bit_15.Reg_1bit_1.net_3 24 200
| device Reg_32bit_15.Reg_1bit_1.inverter_2.pmos.4 550 200
p data[1] vdd Reg_32bit_15.Reg_1bit_1.net_3 24 200
| end Reg_32bit_15.Reg_1bit_1.inverter_2
| device Reg_32bit_15.Reg_1bit_1.nmos_1 730 230
n inR1[16] Reg_32bit_15.Reg_1bit_1.net_2 out1[1] 24 100
| device Reg_32bit_15.Reg_1bit_1.nmos_2 730 360
n inR2[16] Reg_32bit_15.Reg_1bit_1.net_2 out2[1] 24 100
| end Reg_32bit_15.Reg_1bit_1
| begin Reg_32bit_15.Reg_1bit_2 510 360
| begin Reg_32bit_15.Reg_1bit_2.inverter 560 210
| device Reg_32bit_15.Reg_1bit_2.inverter.nmos 550 360
n Reg_32bit_15.Reg_1bit_2.net_2 gnd Reg_32bit_15.Reg_1bit_2.net_1 24 100
| device Reg_32bit_15.Reg_1bit_2.inverter.pmos 550 200
p Reg_32bit_15.Reg_1bit_2.net_2 vdd Reg_32bit_15.Reg_1bit_2.net_1 24 200
| end Reg_32bit_15.Reg_1bit_2.inverter
| device Reg_32bit_15.Reg_1bit_2.nmos.1 390 260
n w[16] Reg_32bit_15.Reg_1bit_2.net_3 Reg_32bit_15.Reg_1bit_2.net_1 24 100
| device Reg_32bit_15.Reg_1bit_2.nmos.2 390 260
n w[16] Reg_32bit_15.Reg_1bit_2.net_3 Reg_32bit_15.Reg_1bit_2.net_1 24 100
| device Reg_32bit_15.Reg_1bit_2.nmos.3 390 260
n w[16] Reg_32bit_15.Reg_1bit_2.net_3 Reg_32bit_15.Reg_1bit_2.net_1 24 100
| device Reg_32bit_15.Reg_1bit_2.nmos.4 390 260
n w[16] Reg_32bit_15.Reg_1bit_2.net_3 Reg_32bit_15.Reg_1bit_2.net_1 24 100
| begin Reg_32bit_15.Reg_1bit_2.inverter_1 550 380
| device Reg_32bit_15.Reg_1bit_2.inverter_1.nmos.1 550 360
n Reg_32bit_15.Reg_1bit_2.net_1 gnd Reg_32bit_15.Reg_1bit_2.net_2 24 100
| device Reg_32bit_15.Reg_1bit_2.inverter_1.nmos.2 550 360
n Reg_32bit_15.Reg_1bit_2.net_1 gnd Reg_32bit_15.Reg_1bit_2.net_2 24 100
| device Reg_32bit_15.Reg_1bit_2.inverter_1.nmos.3 550 360
n Reg_32bit_15.Reg_1bit_2.net_1 gnd Reg_32bit_15.Reg_1bit_2.net_2 24 100
| device Reg_32bit_15.Reg_1bit_2.inverter_1.nmos.4 550 360
n Reg_32bit_15.Reg_1bit_2.net_1 gnd Reg_32bit_15.Reg_1bit_2.net_2 24 100
| device Reg_32bit_15.Reg_1bit_2.inverter_1.pmos.1 550 200
p Reg_32bit_15.Reg_1bit_2.net_1 vdd Reg_32bit_15.Reg_1bit_2.net_2 24 200
| device Reg_32bit_15.Reg_1bit_2.inverter_1.pmos.2 550 200
p Reg_32bit_15.Reg_1bit_2.net_1 vdd Reg_32bit_15.Reg_1bit_2.net_2 24 200
| device Reg_32bit_15.Reg_1bit_2.inverter_1.pmos.3 550 200
p Reg_32bit_15.Reg_1bit_2.net_1 vdd Reg_32bit_15.Reg_1bit_2.net_2 24 200
| device Reg_32bit_15.Reg_1bit_2.inverter_1.pmos.4 550 200
p Reg_32bit_15.Reg_1bit_2.net_1 vdd Reg_32bit_15.Reg_1bit_2.net_2 24 200
| end Reg_32bit_15.Reg_1bit_2.inverter_1
| begin Reg_32bit_15.Reg_1bit_2.inverter_2 290 260
| device Reg_32bit_15.Reg_1bit_2.inverter_2.nmos.1 550 360
n data[2] gnd Reg_32bit_15.Reg_1bit_2.net_3 24 100
| device Reg_32bit_15.Reg_1bit_2.inverter_2.nmos.2 550 360
n data[2] gnd Reg_32bit_15.Reg_1bit_2.net_3 24 100
| device Reg_32bit_15.Reg_1bit_2.inverter_2.nmos.3 550 360
n data[2] gnd Reg_32bit_15.Reg_1bit_2.net_3 24 100
| device Reg_32bit_15.Reg_1bit_2.inverter_2.nmos.4 550 360
n data[2] gnd Reg_32bit_15.Reg_1bit_2.net_3 24 100
| device Reg_32bit_15.Reg_1bit_2.inverter_2.pmos.1 550 200
p data[2] vdd Reg_32bit_15.Reg_1bit_2.net_3 24 200
| device Reg_32bit_15.Reg_1bit_2.inverter_2.pmos.2 550 200
p data[2] vdd Reg_32bit_15.Reg_1bit_2.net_3 24 200
| device Reg_32bit_15.Reg_1bit_2.inverter_2.pmos.3 550 200
p data[2] vdd Reg_32bit_15.Reg_1bit_2.net_3 24 200
| device Reg_32bit_15.Reg_1bit_2.inverter_2.pmos.4 550 200
p data[2] vdd Reg_32bit_15.Reg_1bit_2.net_3 24 200
| end Reg_32bit_15.Reg_1bit_2.inverter_2
| device Reg_32bit_15.Reg_1bit_2.nmos_1 730 230
n inR1[16] Reg_32bit_15.Reg_1bit_2.net_2 out1[2] 24 100
| device Reg_32bit_15.Reg_1bit_2.nmos_2 730 360
n inR2[16] Reg_32bit_15.Reg_1bit_2.net_2 out2[2] 24 100
| end Reg_32bit_15.Reg_1bit_2
| begin Reg_32bit_15.Reg_1bit_3 510 490
| begin Reg_32bit_15.Reg_1bit_3.inverter 560 210
| device Reg_32bit_15.Reg_1bit_3.inverter.nmos 550 360
n Reg_32bit_15.Reg_1bit_3.net_2 gnd Reg_32bit_15.Reg_1bit_3.net_1 24 100
| device Reg_32bit_15.Reg_1bit_3.inverter.pmos 550 200
p Reg_32bit_15.Reg_1bit_3.net_2 vdd Reg_32bit_15.Reg_1bit_3.net_1 24 200
| end Reg_32bit_15.Reg_1bit_3.inverter
| device Reg_32bit_15.Reg_1bit_3.nmos.1 390 260
n w[16] Reg_32bit_15.Reg_1bit_3.net_3 Reg_32bit_15.Reg_1bit_3.net_1 24 100
| device Reg_32bit_15.Reg_1bit_3.nmos.2 390 260
n w[16] Reg_32bit_15.Reg_1bit_3.net_3 Reg_32bit_15.Reg_1bit_3.net_1 24 100
| device Reg_32bit_15.Reg_1bit_3.nmos.3 390 260
n w[16] Reg_32bit_15.Reg_1bit_3.net_3 Reg_32bit_15.Reg_1bit_3.net_1 24 100
| device Reg_32bit_15.Reg_1bit_3.nmos.4 390 260
n w[16] Reg_32bit_15.Reg_1bit_3.net_3 Reg_32bit_15.Reg_1bit_3.net_1 24 100
| begin Reg_32bit_15.Reg_1bit_3.inverter_1 550 380
| device Reg_32bit_15.Reg_1bit_3.inverter_1.nmos.1 550 360
n Reg_32bit_15.Reg_1bit_3.net_1 gnd Reg_32bit_15.Reg_1bit_3.net_2 24 100
| device Reg_32bit_15.Reg_1bit_3.inverter_1.nmos.2 550 360
n Reg_32bit_15.Reg_1bit_3.net_1 gnd Reg_32bit_15.Reg_1bit_3.net_2 24 100
| device Reg_32bit_15.Reg_1bit_3.inverter_1.nmos.3 550 360
n Reg_32bit_15.Reg_1bit_3.net_1 gnd Reg_32bit_15.Reg_1bit_3.net_2 24 100
| device Reg_32bit_15.Reg_1bit_3.inverter_1.nmos.4 550 360
n Reg_32bit_15.Reg_1bit_3.net_1 gnd Reg_32bit_15.Reg_1bit_3.net_2 24 100
| device Reg_32bit_15.Reg_1bit_3.inverter_1.pmos.1 550 200
p Reg_32bit_15.Reg_1bit_3.net_1 vdd Reg_32bit_15.Reg_1bit_3.net_2 24 200
| device Reg_32bit_15.Reg_1bit_3.inverter_1.pmos.2 550 200
p Reg_32bit_15.Reg_1bit_3.net_1 vdd Reg_32bit_15.Reg_1bit_3.net_2 24 200
| device Reg_32bit_15.Reg_1bit_3.inverter_1.pmos.3 550 200
p Reg_32bit_15.Reg_1bit_3.net_1 vdd Reg_32bit_15.Reg_1bit_3.net_2 24 200
| device Reg_32bit_15.Reg_1bit_3.inverter_1.pmos.4 550 200
p Reg_32bit_15.Reg_1bit_3.net_1 vdd Reg_32bit_15.Reg_1bit_3.net_2 24 200
| end Reg_32bit_15.Reg_1bit_3.inverter_1
| begin Reg_32bit_15.Reg_1bit_3.inverter_2 290 260
| device Reg_32bit_15.Reg_1bit_3.inverter_2.nmos.1 550 360
n data[3] gnd Reg_32bit_15.Reg_1bit_3.net_3 24 100
| device Reg_32bit_15.Reg_1bit_3.inverter_2.nmos.2 550 360
n data[3] gnd Reg_32bit_15.Reg_1bit_3.net_3 24 100
| device Reg_32bit_15.Reg_1bit_3.inverter_2.nmos.3 550 360
n data[3] gnd Reg_32bit_15.Reg_1bit_3.net_3 24 100
| device Reg_32bit_15.Reg_1bit_3.inverter_2.nmos.4 550 360
n data[3] gnd Reg_32bit_15.Reg_1bit_3.net_3 24 100
| device Reg_32bit_15.Reg_1bit_3.inverter_2.pmos.1 550 200
p data[3] vdd Reg_32bit_15.Reg_1bit_3.net_3 24 200
| device Reg_32bit_15.Reg_1bit_3.inverter_2.pmos.2 550 200
p data[3] vdd Reg_32bit_15.Reg_1bit_3.net_3 24 200
| device Reg_32bit_15.Reg_1bit_3.inverter_2.pmos.3 550 200
p data[3] vdd Reg_32bit_15.Reg_1bit_3.net_3 24 200
| device Reg_32bit_15.Reg_1bit_3.inverter_2.pmos.4 550 200
p data[3] vdd Reg_32bit_15.Reg_1bit_3.net_3 24 200
| end Reg_32bit_15.Reg_1bit_3.inverter_2
| device Reg_32bit_15.Reg_1bit_3.nmos_1 730 230
n inR1[16] Reg_32bit_15.Reg_1bit_3.net_2 out1[3] 24 100
| device Reg_32bit_15.Reg_1bit_3.nmos_2 730 360
n inR2[16] Reg_32bit_15.Reg_1bit_3.net_2 out2[3] 24 100
| end Reg_32bit_15.Reg_1bit_3
| begin Reg_32bit_15.Reg_1bit_4 510 620
| begin Reg_32bit_15.Reg_1bit_4.inverter 560 210
| device Reg_32bit_15.Reg_1bit_4.inverter.nmos 550 360
n Reg_32bit_15.Reg_1bit_4.net_2 gnd Reg_32bit_15.Reg_1bit_4.net_1 24 100
| device Reg_32bit_15.Reg_1bit_4.inverter.pmos 550 200
p Reg_32bit_15.Reg_1bit_4.net_2 vdd Reg_32bit_15.Reg_1bit_4.net_1 24 200
| end Reg_32bit_15.Reg_1bit_4.inverter
| device Reg_32bit_15.Reg_1bit_4.nmos.1 390 260
n w[16] Reg_32bit_15.Reg_1bit_4.net_3 Reg_32bit_15.Reg_1bit_4.net_1 24 100
| device Reg_32bit_15.Reg_1bit_4.nmos.2 390 260
n w[16] Reg_32bit_15.Reg_1bit_4.net_3 Reg_32bit_15.Reg_1bit_4.net_1 24 100
| device Reg_32bit_15.Reg_1bit_4.nmos.3 390 260
n w[16] Reg_32bit_15.Reg_1bit_4.net_3 Reg_32bit_15.Reg_1bit_4.net_1 24 100
| device Reg_32bit_15.Reg_1bit_4.nmos.4 390 260
n w[16] Reg_32bit_15.Reg_1bit_4.net_3 Reg_32bit_15.Reg_1bit_4.net_1 24 100
| begin Reg_32bit_15.Reg_1bit_4.inverter_1 550 380
| device Reg_32bit_15.Reg_1bit_4.inverter_1.nmos.1 550 360
n Reg_32bit_15.Reg_1bit_4.net_1 gnd Reg_32bit_15.Reg_1bit_4.net_2 24 100
| device Reg_32bit_15.Reg_1bit_4.inverter_1.nmos.2 550 360
n Reg_32bit_15.Reg_1bit_4.net_1 gnd Reg_32bit_15.Reg_1bit_4.net_2 24 100
| device Reg_32bit_15.Reg_1bit_4.inverter_1.nmos.3 550 360
n Reg_32bit_15.Reg_1bit_4.net_1 gnd Reg_32bit_15.Reg_1bit_4.net_2 24 100
| device Reg_32bit_15.Reg_1bit_4.inverter_1.nmos.4 550 360
n Reg_32bit_15.Reg_1bit_4.net_1 gnd Reg_32bit_15.Reg_1bit_4.net_2 24 100
| device Reg_32bit_15.Reg_1bit_4.inverter_1.pmos.1 550 200
p Reg_32bit_15.Reg_1bit_4.net_1 vdd Reg_32bit_15.Reg_1bit_4.net_2 24 200
| device Reg_32bit_15.Reg_1bit_4.inverter_1.pmos.2 550 200
p Reg_32bit_15.Reg_1bit_4.net_1 vdd Reg_32bit_15.Reg_1bit_4.net_2 24 200
| device Reg_32bit_15.Reg_1bit_4.inverter_1.pmos.3 550 200
p Reg_32bit_15.Reg_1bit_4.net_1 vdd Reg_32bit_15.Reg_1bit_4.net_2 24 200
| device Reg_32bit_15.Reg_1bit_4.inverter_1.pmos.4 550 200
p Reg_32bit_15.Reg_1bit_4.net_1 vdd Reg_32bit_15.Reg_1bit_4.net_2 24 200
| end Reg_32bit_15.Reg_1bit_4.inverter_1
| begin Reg_32bit_15.Reg_1bit_4.inverter_2 290 260
| device Reg_32bit_15.Reg_1bit_4.inverter_2.nmos.1 550 360
n data[4] gnd Reg_32bit_15.Reg_1bit_4.net_3 24 100
| device Reg_32bit_15.Reg_1bit_4.inverter_2.nmos.2 550 360
n data[4] gnd Reg_32bit_15.Reg_1bit_4.net_3 24 100
| device Reg_32bit_15.Reg_1bit_4.inverter_2.nmos.3 550 360
n data[4] gnd Reg_32bit_15.Reg_1bit_4.net_3 24 100
| device Reg_32bit_15.Reg_1bit_4.inverter_2.nmos.4 550 360
n data[4] gnd Reg_32bit_15.Reg_1bit_4.net_3 24 100
| device Reg_32bit_15.Reg_1bit_4.inverter_2.pmos.1 550 200
p data[4] vdd Reg_32bit_15.Reg_1bit_4.net_3 24 200
| device Reg_32bit_15.Reg_1bit_4.inverter_2.pmos.2 550 200
p data[4] vdd Reg_32bit_15.Reg_1bit_4.net_3 24 200
| device Reg_32bit_15.Reg_1bit_4.inverter_2.pmos.3 550 200
p data[4] vdd Reg_32bit_15.Reg_1bit_4.net_3 24 200
| device Reg_32bit_15.Reg_1bit_4.inverter_2.pmos.4 550 200
p data[4] vdd Reg_32bit_15.Reg_1bit_4.net_3 24 200
| end Reg_32bit_15.Reg_1bit_4.inverter_2
| device Reg_32bit_15.Reg_1bit_4.nmos_1 730 230
n inR1[16] Reg_32bit_15.Reg_1bit_4.net_2 out1[4] 24 100
| device Reg_32bit_15.Reg_1bit_4.nmos_2 730 360
n inR2[16] Reg_32bit_15.Reg_1bit_4.net_2 out2[4] 24 100
| end Reg_32bit_15.Reg_1bit_4
| begin Reg_32bit_15.Reg_1bit_5 510 750
| begin Reg_32bit_15.Reg_1bit_5.inverter 560 210
| device Reg_32bit_15.Reg_1bit_5.inverter.nmos 550 360
n Reg_32bit_15.Reg_1bit_5.net_2 gnd Reg_32bit_15.Reg_1bit_5.net_1 24 100
| device Reg_32bit_15.Reg_1bit_5.inverter.pmos 550 200
p Reg_32bit_15.Reg_1bit_5.net_2 vdd Reg_32bit_15.Reg_1bit_5.net_1 24 200
| end Reg_32bit_15.Reg_1bit_5.inverter
| device Reg_32bit_15.Reg_1bit_5.nmos.1 390 260
n w[16] Reg_32bit_15.Reg_1bit_5.net_3 Reg_32bit_15.Reg_1bit_5.net_1 24 100
| device Reg_32bit_15.Reg_1bit_5.nmos.2 390 260
n w[16] Reg_32bit_15.Reg_1bit_5.net_3 Reg_32bit_15.Reg_1bit_5.net_1 24 100
| device Reg_32bit_15.Reg_1bit_5.nmos.3 390 260
n w[16] Reg_32bit_15.Reg_1bit_5.net_3 Reg_32bit_15.Reg_1bit_5.net_1 24 100
| device Reg_32bit_15.Reg_1bit_5.nmos.4 390 260
n w[16] Reg_32bit_15.Reg_1bit_5.net_3 Reg_32bit_15.Reg_1bit_5.net_1 24 100
| begin Reg_32bit_15.Reg_1bit_5.inverter_1 550 380
| device Reg_32bit_15.Reg_1bit_5.inverter_1.nmos.1 550 360
n Reg_32bit_15.Reg_1bit_5.net_1 gnd Reg_32bit_15.Reg_1bit_5.net_2 24 100
| device Reg_32bit_15.Reg_1bit_5.inverter_1.nmos.2 550 360
n Reg_32bit_15.Reg_1bit_5.net_1 gnd Reg_32bit_15.Reg_1bit_5.net_2 24 100
| device Reg_32bit_15.Reg_1bit_5.inverter_1.nmos.3 550 360
n Reg_32bit_15.Reg_1bit_5.net_1 gnd Reg_32bit_15.Reg_1bit_5.net_2 24 100
| device Reg_32bit_15.Reg_1bit_5.inverter_1.nmos.4 550 360
n Reg_32bit_15.Reg_1bit_5.net_1 gnd Reg_32bit_15.Reg_1bit_5.net_2 24 100
| device Reg_32bit_15.Reg_1bit_5.inverter_1.pmos.1 550 200
p Reg_32bit_15.Reg_1bit_5.net_1 vdd Reg_32bit_15.Reg_1bit_5.net_2 24 200
| device Reg_32bit_15.Reg_1bit_5.inverter_1.pmos.2 550 200
p Reg_32bit_15.Reg_1bit_5.net_1 vdd Reg_32bit_15.Reg_1bit_5.net_2 24 200
| device Reg_32bit_15.Reg_1bit_5.inverter_1.pmos.3 550 200
p Reg_32bit_15.Reg_1bit_5.net_1 vdd Reg_32bit_15.Reg_1bit_5.net_2 24 200
| device Reg_32bit_15.Reg_1bit_5.inverter_1.pmos.4 550 200
p Reg_32bit_15.Reg_1bit_5.net_1 vdd Reg_32bit_15.Reg_1bit_5.net_2 24 200
| end Reg_32bit_15.Reg_1bit_5.inverter_1
| begin Reg_32bit_15.Reg_1bit_5.inverter_2 290 260
| device Reg_32bit_15.Reg_1bit_5.inverter_2.nmos.1 550 360
n data[5] gnd Reg_32bit_15.Reg_1bit_5.net_3 24 100
| device Reg_32bit_15.Reg_1bit_5.inverter_2.nmos.2 550 360
n data[5] gnd Reg_32bit_15.Reg_1bit_5.net_3 24 100
| device Reg_32bit_15.Reg_1bit_5.inverter_2.nmos.3 550 360
n data[5] gnd Reg_32bit_15.Reg_1bit_5.net_3 24 100
| device Reg_32bit_15.Reg_1bit_5.inverter_2.nmos.4 550 360
n data[5] gnd Reg_32bit_15.Reg_1bit_5.net_3 24 100
| device Reg_32bit_15.Reg_1bit_5.inverter_2.pmos.1 550 200
p data[5] vdd Reg_32bit_15.Reg_1bit_5.net_3 24 200
| device Reg_32bit_15.Reg_1bit_5.inverter_2.pmos.2 550 200
p data[5] vdd Reg_32bit_15.Reg_1bit_5.net_3 24 200
| device Reg_32bit_15.Reg_1bit_5.inverter_2.pmos.3 550 200
p data[5] vdd Reg_32bit_15.Reg_1bit_5.net_3 24 200
| device Reg_32bit_15.Reg_1bit_5.inverter_2.pmos.4 550 200
p data[5] vdd Reg_32bit_15.Reg_1bit_5.net_3 24 200
| end Reg_32bit_15.Reg_1bit_5.inverter_2
| device Reg_32bit_15.Reg_1bit_5.nmos_1 730 230
n inR1[16] Reg_32bit_15.Reg_1bit_5.net_2 out1[5] 24 100
| device Reg_32bit_15.Reg_1bit_5.nmos_2 730 360
n inR2[16] Reg_32bit_15.Reg_1bit_5.net_2 out2[5] 24 100
| end Reg_32bit_15.Reg_1bit_5
| begin Reg_32bit_15.Reg_1bit_6 510 880
| begin Reg_32bit_15.Reg_1bit_6.inverter 560 210
| device Reg_32bit_15.Reg_1bit_6.inverter.nmos 550 360
n Reg_32bit_15.Reg_1bit_6.net_2 gnd Reg_32bit_15.Reg_1bit_6.net_1 24 100
| device Reg_32bit_15.Reg_1bit_6.inverter.pmos 550 200
p Reg_32bit_15.Reg_1bit_6.net_2 vdd Reg_32bit_15.Reg_1bit_6.net_1 24 200
| end Reg_32bit_15.Reg_1bit_6.inverter
| device Reg_32bit_15.Reg_1bit_6.nmos.1 390 260
n w[16] Reg_32bit_15.Reg_1bit_6.net_3 Reg_32bit_15.Reg_1bit_6.net_1 24 100
| device Reg_32bit_15.Reg_1bit_6.nmos.2 390 260
n w[16] Reg_32bit_15.Reg_1bit_6.net_3 Reg_32bit_15.Reg_1bit_6.net_1 24 100
| device Reg_32bit_15.Reg_1bit_6.nmos.3 390 260
n w[16] Reg_32bit_15.Reg_1bit_6.net_3 Reg_32bit_15.Reg_1bit_6.net_1 24 100
| device Reg_32bit_15.Reg_1bit_6.nmos.4 390 260
n w[16] Reg_32bit_15.Reg_1bit_6.net_3 Reg_32bit_15.Reg_1bit_6.net_1 24 100
| begin Reg_32bit_15.Reg_1bit_6.inverter_1 550 380
| device Reg_32bit_15.Reg_1bit_6.inverter_1.nmos.1 550 360
n Reg_32bit_15.Reg_1bit_6.net_1 gnd Reg_32bit_15.Reg_1bit_6.net_2 24 100
| device Reg_32bit_15.Reg_1bit_6.inverter_1.nmos.2 550 360
n Reg_32bit_15.Reg_1bit_6.net_1 gnd Reg_32bit_15.Reg_1bit_6.net_2 24 100
| device Reg_32bit_15.Reg_1bit_6.inverter_1.nmos.3 550 360
n Reg_32bit_15.Reg_1bit_6.net_1 gnd Reg_32bit_15.Reg_1bit_6.net_2 24 100
| device Reg_32bit_15.Reg_1bit_6.inverter_1.nmos.4 550 360
n Reg_32bit_15.Reg_1bit_6.net_1 gnd Reg_32bit_15.Reg_1bit_6.net_2 24 100
| device Reg_32bit_15.Reg_1bit_6.inverter_1.pmos.1 550 200
p Reg_32bit_15.Reg_1bit_6.net_1 vdd Reg_32bit_15.Reg_1bit_6.net_2 24 200
| device Reg_32bit_15.Reg_1bit_6.inverter_1.pmos.2 550 200
p Reg_32bit_15.Reg_1bit_6.net_1 vdd Reg_32bit_15.Reg_1bit_6.net_2 24 200
| device Reg_32bit_15.Reg_1bit_6.inverter_1.pmos.3 550 200
p Reg_32bit_15.Reg_1bit_6.net_1 vdd Reg_32bit_15.Reg_1bit_6.net_2 24 200
| device Reg_32bit_15.Reg_1bit_6.inverter_1.pmos.4 550 200
p Reg_32bit_15.Reg_1bit_6.net_1 vdd Reg_32bit_15.Reg_1bit_6.net_2 24 200
| end Reg_32bit_15.Reg_1bit_6.inverter_1
| begin Reg_32bit_15.Reg_1bit_6.inverter_2 290 260
| device Reg_32bit_15.Reg_1bit_6.inverter_2.nmos.1 550 360
n data[6] gnd Reg_32bit_15.Reg_1bit_6.net_3 24 100
| device Reg_32bit_15.Reg_1bit_6.inverter_2.nmos.2 550 360
n data[6] gnd Reg_32bit_15.Reg_1bit_6.net_3 24 100
| device Reg_32bit_15.Reg_1bit_6.inverter_2.nmos.3 550 360
n data[6] gnd Reg_32bit_15.Reg_1bit_6.net_3 24 100
| device Reg_32bit_15.Reg_1bit_6.inverter_2.nmos.4 550 360
n data[6] gnd Reg_32bit_15.Reg_1bit_6.net_3 24 100
| device Reg_32bit_15.Reg_1bit_6.inverter_2.pmos.1 550 200
p data[6] vdd Reg_32bit_15.Reg_1bit_6.net_3 24 200
| device Reg_32bit_15.Reg_1bit_6.inverter_2.pmos.2 550 200
p data[6] vdd Reg_32bit_15.Reg_1bit_6.net_3 24 200
| device Reg_32bit_15.Reg_1bit_6.inverter_2.pmos.3 550 200
p data[6] vdd Reg_32bit_15.Reg_1bit_6.net_3 24 200
| device Reg_32bit_15.Reg_1bit_6.inverter_2.pmos.4 550 200
p data[6] vdd Reg_32bit_15.Reg_1bit_6.net_3 24 200
| end Reg_32bit_15.Reg_1bit_6.inverter_2
| device Reg_32bit_15.Reg_1bit_6.nmos_1 730 230
n inR1[16] Reg_32bit_15.Reg_1bit_6.net_2 out1[6] 24 100
| device Reg_32bit_15.Reg_1bit_6.nmos_2 730 360
n inR2[16] Reg_32bit_15.Reg_1bit_6.net_2 out2[6] 24 100
| end Reg_32bit_15.Reg_1bit_6
| begin Reg_32bit_15.Reg_1bit_7 510 1010
| begin Reg_32bit_15.Reg_1bit_7.inverter 560 210
| device Reg_32bit_15.Reg_1bit_7.inverter.nmos 550 360
n Reg_32bit_15.Reg_1bit_7.net_2 gnd Reg_32bit_15.Reg_1bit_7.net_1 24 100
| device Reg_32bit_15.Reg_1bit_7.inverter.pmos 550 200
p Reg_32bit_15.Reg_1bit_7.net_2 vdd Reg_32bit_15.Reg_1bit_7.net_1 24 200
| end Reg_32bit_15.Reg_1bit_7.inverter
| device Reg_32bit_15.Reg_1bit_7.nmos.1 390 260
n w[16] Reg_32bit_15.Reg_1bit_7.net_3 Reg_32bit_15.Reg_1bit_7.net_1 24 100
| device Reg_32bit_15.Reg_1bit_7.nmos.2 390 260
n w[16] Reg_32bit_15.Reg_1bit_7.net_3 Reg_32bit_15.Reg_1bit_7.net_1 24 100
| device Reg_32bit_15.Reg_1bit_7.nmos.3 390 260
n w[16] Reg_32bit_15.Reg_1bit_7.net_3 Reg_32bit_15.Reg_1bit_7.net_1 24 100
| device Reg_32bit_15.Reg_1bit_7.nmos.4 390 260
n w[16] Reg_32bit_15.Reg_1bit_7.net_3 Reg_32bit_15.Reg_1bit_7.net_1 24 100
| begin Reg_32bit_15.Reg_1bit_7.inverter_1 550 380
| device Reg_32bit_15.Reg_1bit_7.inverter_1.nmos.1 550 360
n Reg_32bit_15.Reg_1bit_7.net_1 gnd Reg_32bit_15.Reg_1bit_7.net_2 24 100
| device Reg_32bit_15.Reg_1bit_7.inverter_1.nmos.2 550 360
n Reg_32bit_15.Reg_1bit_7.net_1 gnd Reg_32bit_15.Reg_1bit_7.net_2 24 100
| device Reg_32bit_15.Reg_1bit_7.inverter_1.nmos.3 550 360
n Reg_32bit_15.Reg_1bit_7.net_1 gnd Reg_32bit_15.Reg_1bit_7.net_2 24 100
| device Reg_32bit_15.Reg_1bit_7.inverter_1.nmos.4 550 360
n Reg_32bit_15.Reg_1bit_7.net_1 gnd Reg_32bit_15.Reg_1bit_7.net_2 24 100
| device Reg_32bit_15.Reg_1bit_7.inverter_1.pmos.1 550 200
p Reg_32bit_15.Reg_1bit_7.net_1 vdd Reg_32bit_15.Reg_1bit_7.net_2 24 200
| device Reg_32bit_15.Reg_1bit_7.inverter_1.pmos.2 550 200
p Reg_32bit_15.Reg_1bit_7.net_1 vdd Reg_32bit_15.Reg_1bit_7.net_2 24 200
| device Reg_32bit_15.Reg_1bit_7.inverter_1.pmos.3 550 200
p Reg_32bit_15.Reg_1bit_7.net_1 vdd Reg_32bit_15.Reg_1bit_7.net_2 24 200
| device Reg_32bit_15.Reg_1bit_7.inverter_1.pmos.4 550 200
p Reg_32bit_15.Reg_1bit_7.net_1 vdd Reg_32bit_15.Reg_1bit_7.net_2 24 200
| end Reg_32bit_15.Reg_1bit_7.inverter_1
| begin Reg_32bit_15.Reg_1bit_7.inverter_2 290 260
| device Reg_32bit_15.Reg_1bit_7.inverter_2.nmos.1 550 360
n data[7] gnd Reg_32bit_15.Reg_1bit_7.net_3 24 100
| device Reg_32bit_15.Reg_1bit_7.inverter_2.nmos.2 550 360
n data[7] gnd Reg_32bit_15.Reg_1bit_7.net_3 24 100
| device Reg_32bit_15.Reg_1bit_7.inverter_2.nmos.3 550 360
n data[7] gnd Reg_32bit_15.Reg_1bit_7.net_3 24 100
| device Reg_32bit_15.Reg_1bit_7.inverter_2.nmos.4 550 360
n data[7] gnd Reg_32bit_15.Reg_1bit_7.net_3 24 100
| device Reg_32bit_15.Reg_1bit_7.inverter_2.pmos.1 550 200
p data[7] vdd Reg_32bit_15.Reg_1bit_7.net_3 24 200
| device Reg_32bit_15.Reg_1bit_7.inverter_2.pmos.2 550 200
p data[7] vdd Reg_32bit_15.Reg_1bit_7.net_3 24 200
| device Reg_32bit_15.Reg_1bit_7.inverter_2.pmos.3 550 200
p data[7] vdd Reg_32bit_15.Reg_1bit_7.net_3 24 200
| device Reg_32bit_15.Reg_1bit_7.inverter_2.pmos.4 550 200
p data[7] vdd Reg_32bit_15.Reg_1bit_7.net_3 24 200
| end Reg_32bit_15.Reg_1bit_7.inverter_2
| device Reg_32bit_15.Reg_1bit_7.nmos_1 730 230
n inR1[16] Reg_32bit_15.Reg_1bit_7.net_2 out1[7] 24 100
| device Reg_32bit_15.Reg_1bit_7.nmos_2 730 360
n inR2[16] Reg_32bit_15.Reg_1bit_7.net_2 out2[7] 24 100
| end Reg_32bit_15.Reg_1bit_7
| begin Reg_32bit_15.Reg_1bit_8 510 1150
| begin Reg_32bit_15.Reg_1bit_8.inverter 560 210
| device Reg_32bit_15.Reg_1bit_8.inverter.nmos 550 360
n Reg_32bit_15.Reg_1bit_8.net_2 gnd Reg_32bit_15.Reg_1bit_8.net_1 24 100
| device Reg_32bit_15.Reg_1bit_8.inverter.pmos 550 200
p Reg_32bit_15.Reg_1bit_8.net_2 vdd Reg_32bit_15.Reg_1bit_8.net_1 24 200
| end Reg_32bit_15.Reg_1bit_8.inverter
| device Reg_32bit_15.Reg_1bit_8.nmos.1 390 260
n w[16] Reg_32bit_15.Reg_1bit_8.net_3 Reg_32bit_15.Reg_1bit_8.net_1 24 100
| device Reg_32bit_15.Reg_1bit_8.nmos.2 390 260
n w[16] Reg_32bit_15.Reg_1bit_8.net_3 Reg_32bit_15.Reg_1bit_8.net_1 24 100
| device Reg_32bit_15.Reg_1bit_8.nmos.3 390 260
n w[16] Reg_32bit_15.Reg_1bit_8.net_3 Reg_32bit_15.Reg_1bit_8.net_1 24 100
| device Reg_32bit_15.Reg_1bit_8.nmos.4 390 260
n w[16] Reg_32bit_15.Reg_1bit_8.net_3 Reg_32bit_15.Reg_1bit_8.net_1 24 100
| begin Reg_32bit_15.Reg_1bit_8.inverter_1 550 380
| device Reg_32bit_15.Reg_1bit_8.inverter_1.nmos.1 550 360
n Reg_32bit_15.Reg_1bit_8.net_1 gnd Reg_32bit_15.Reg_1bit_8.net_2 24 100
| device Reg_32bit_15.Reg_1bit_8.inverter_1.nmos.2 550 360
n Reg_32bit_15.Reg_1bit_8.net_1 gnd Reg_32bit_15.Reg_1bit_8.net_2 24 100
| device Reg_32bit_15.Reg_1bit_8.inverter_1.nmos.3 550 360
n Reg_32bit_15.Reg_1bit_8.net_1 gnd Reg_32bit_15.Reg_1bit_8.net_2 24 100
| device Reg_32bit_15.Reg_1bit_8.inverter_1.nmos.4 550 360
n Reg_32bit_15.Reg_1bit_8.net_1 gnd Reg_32bit_15.Reg_1bit_8.net_2 24 100
| device Reg_32bit_15.Reg_1bit_8.inverter_1.pmos.1 550 200
p Reg_32bit_15.Reg_1bit_8.net_1 vdd Reg_32bit_15.Reg_1bit_8.net_2 24 200
| device Reg_32bit_15.Reg_1bit_8.inverter_1.pmos.2 550 200
p Reg_32bit_15.Reg_1bit_8.net_1 vdd Reg_32bit_15.Reg_1bit_8.net_2 24 200
| device Reg_32bit_15.Reg_1bit_8.inverter_1.pmos.3 550 200
p Reg_32bit_15.Reg_1bit_8.net_1 vdd Reg_32bit_15.Reg_1bit_8.net_2 24 200
| device Reg_32bit_15.Reg_1bit_8.inverter_1.pmos.4 550 200
p Reg_32bit_15.Reg_1bit_8.net_1 vdd Reg_32bit_15.Reg_1bit_8.net_2 24 200
| end Reg_32bit_15.Reg_1bit_8.inverter_1
| begin Reg_32bit_15.Reg_1bit_8.inverter_2 290 260
| device Reg_32bit_15.Reg_1bit_8.inverter_2.nmos.1 550 360
n data[8] gnd Reg_32bit_15.Reg_1bit_8.net_3 24 100
| device Reg_32bit_15.Reg_1bit_8.inverter_2.nmos.2 550 360
n data[8] gnd Reg_32bit_15.Reg_1bit_8.net_3 24 100
| device Reg_32bit_15.Reg_1bit_8.inverter_2.nmos.3 550 360
n data[8] gnd Reg_32bit_15.Reg_1bit_8.net_3 24 100
| device Reg_32bit_15.Reg_1bit_8.inverter_2.nmos.4 550 360
n data[8] gnd Reg_32bit_15.Reg_1bit_8.net_3 24 100
| device Reg_32bit_15.Reg_1bit_8.inverter_2.pmos.1 550 200
p data[8] vdd Reg_32bit_15.Reg_1bit_8.net_3 24 200
| device Reg_32bit_15.Reg_1bit_8.inverter_2.pmos.2 550 200
p data[8] vdd Reg_32bit_15.Reg_1bit_8.net_3 24 200
| device Reg_32bit_15.Reg_1bit_8.inverter_2.pmos.3 550 200
p data[8] vdd Reg_32bit_15.Reg_1bit_8.net_3 24 200
| device Reg_32bit_15.Reg_1bit_8.inverter_2.pmos.4 550 200
p data[8] vdd Reg_32bit_15.Reg_1bit_8.net_3 24 200
| end Reg_32bit_15.Reg_1bit_8.inverter_2
| device Reg_32bit_15.Reg_1bit_8.nmos_1 730 230
n inR1[16] Reg_32bit_15.Reg_1bit_8.net_2 out1[8] 24 100
| device Reg_32bit_15.Reg_1bit_8.nmos_2 730 360
n inR2[16] Reg_32bit_15.Reg_1bit_8.net_2 out2[8] 24 100
| end Reg_32bit_15.Reg_1bit_8
| begin Reg_32bit_15.Reg_1bit_9 510 1280
| begin Reg_32bit_15.Reg_1bit_9.inverter 560 210
| device Reg_32bit_15.Reg_1bit_9.inverter.nmos 550 360
n Reg_32bit_15.Reg_1bit_9.net_2 gnd Reg_32bit_15.Reg_1bit_9.net_1 24 100
| device Reg_32bit_15.Reg_1bit_9.inverter.pmos 550 200
p Reg_32bit_15.Reg_1bit_9.net_2 vdd Reg_32bit_15.Reg_1bit_9.net_1 24 200
| end Reg_32bit_15.Reg_1bit_9.inverter
| device Reg_32bit_15.Reg_1bit_9.nmos.1 390 260
n w[16] Reg_32bit_15.Reg_1bit_9.net_3 Reg_32bit_15.Reg_1bit_9.net_1 24 100
| device Reg_32bit_15.Reg_1bit_9.nmos.2 390 260
n w[16] Reg_32bit_15.Reg_1bit_9.net_3 Reg_32bit_15.Reg_1bit_9.net_1 24 100
| device Reg_32bit_15.Reg_1bit_9.nmos.3 390 260
n w[16] Reg_32bit_15.Reg_1bit_9.net_3 Reg_32bit_15.Reg_1bit_9.net_1 24 100
| device Reg_32bit_15.Reg_1bit_9.nmos.4 390 260
n w[16] Reg_32bit_15.Reg_1bit_9.net_3 Reg_32bit_15.Reg_1bit_9.net_1 24 100
| begin Reg_32bit_15.Reg_1bit_9.inverter_1 550 380
| device Reg_32bit_15.Reg_1bit_9.inverter_1.nmos.1 550 360
n Reg_32bit_15.Reg_1bit_9.net_1 gnd Reg_32bit_15.Reg_1bit_9.net_2 24 100
| device Reg_32bit_15.Reg_1bit_9.inverter_1.nmos.2 550 360
n Reg_32bit_15.Reg_1bit_9.net_1 gnd Reg_32bit_15.Reg_1bit_9.net_2 24 100
| device Reg_32bit_15.Reg_1bit_9.inverter_1.nmos.3 550 360
n Reg_32bit_15.Reg_1bit_9.net_1 gnd Reg_32bit_15.Reg_1bit_9.net_2 24 100
| device Reg_32bit_15.Reg_1bit_9.inverter_1.nmos.4 550 360
n Reg_32bit_15.Reg_1bit_9.net_1 gnd Reg_32bit_15.Reg_1bit_9.net_2 24 100
| device Reg_32bit_15.Reg_1bit_9.inverter_1.pmos.1 550 200
p Reg_32bit_15.Reg_1bit_9.net_1 vdd Reg_32bit_15.Reg_1bit_9.net_2 24 200
| device Reg_32bit_15.Reg_1bit_9.inverter_1.pmos.2 550 200
p Reg_32bit_15.Reg_1bit_9.net_1 vdd Reg_32bit_15.Reg_1bit_9.net_2 24 200
| device Reg_32bit_15.Reg_1bit_9.inverter_1.pmos.3 550 200
p Reg_32bit_15.Reg_1bit_9.net_1 vdd Reg_32bit_15.Reg_1bit_9.net_2 24 200
| device Reg_32bit_15.Reg_1bit_9.inverter_1.pmos.4 550 200
p Reg_32bit_15.Reg_1bit_9.net_1 vdd Reg_32bit_15.Reg_1bit_9.net_2 24 200
| end Reg_32bit_15.Reg_1bit_9.inverter_1
| begin Reg_32bit_15.Reg_1bit_9.inverter_2 290 260
| device Reg_32bit_15.Reg_1bit_9.inverter_2.nmos.1 550 360
n data[9] gnd Reg_32bit_15.Reg_1bit_9.net_3 24 100
| device Reg_32bit_15.Reg_1bit_9.inverter_2.nmos.2 550 360
n data[9] gnd Reg_32bit_15.Reg_1bit_9.net_3 24 100
| device Reg_32bit_15.Reg_1bit_9.inverter_2.nmos.3 550 360
n data[9] gnd Reg_32bit_15.Reg_1bit_9.net_3 24 100
| device Reg_32bit_15.Reg_1bit_9.inverter_2.nmos.4 550 360
n data[9] gnd Reg_32bit_15.Reg_1bit_9.net_3 24 100
| device Reg_32bit_15.Reg_1bit_9.inverter_2.pmos.1 550 200
p data[9] vdd Reg_32bit_15.Reg_1bit_9.net_3 24 200
| device Reg_32bit_15.Reg_1bit_9.inverter_2.pmos.2 550 200
p data[9] vdd Reg_32bit_15.Reg_1bit_9.net_3 24 200
| device Reg_32bit_15.Reg_1bit_9.inverter_2.pmos.3 550 200
p data[9] vdd Reg_32bit_15.Reg_1bit_9.net_3 24 200
| device Reg_32bit_15.Reg_1bit_9.inverter_2.pmos.4 550 200
p data[9] vdd Reg_32bit_15.Reg_1bit_9.net_3 24 200
| end Reg_32bit_15.Reg_1bit_9.inverter_2
| device Reg_32bit_15.Reg_1bit_9.nmos_1 730 230
n inR1[16] Reg_32bit_15.Reg_1bit_9.net_2 out1[9] 24 100
| device Reg_32bit_15.Reg_1bit_9.nmos_2 730 360
n inR2[16] Reg_32bit_15.Reg_1bit_9.net_2 out2[9] 24 100
| end Reg_32bit_15.Reg_1bit_9
| begin Reg_32bit_15.Reg_1bit_10 510 1410
| begin Reg_32bit_15.Reg_1bit_10.inverter 560 210
| device Reg_32bit_15.Reg_1bit_10.inverter.nmos 550 360
n Reg_32bit_15.Reg_1bit_10.net_2 gnd Reg_32bit_15.Reg_1bit_10.net_1 24 100
| device Reg_32bit_15.Reg_1bit_10.inverter.pmos 550 200
p Reg_32bit_15.Reg_1bit_10.net_2 vdd Reg_32bit_15.Reg_1bit_10.net_1 24 200
| end Reg_32bit_15.Reg_1bit_10.inverter
| device Reg_32bit_15.Reg_1bit_10.nmos.1 390 260
n w[16] Reg_32bit_15.Reg_1bit_10.net_3 Reg_32bit_15.Reg_1bit_10.net_1 24 100
| device Reg_32bit_15.Reg_1bit_10.nmos.2 390 260
n w[16] Reg_32bit_15.Reg_1bit_10.net_3 Reg_32bit_15.Reg_1bit_10.net_1 24 100
| device Reg_32bit_15.Reg_1bit_10.nmos.3 390 260
n w[16] Reg_32bit_15.Reg_1bit_10.net_3 Reg_32bit_15.Reg_1bit_10.net_1 24 100
| device Reg_32bit_15.Reg_1bit_10.nmos.4 390 260
n w[16] Reg_32bit_15.Reg_1bit_10.net_3 Reg_32bit_15.Reg_1bit_10.net_1 24 100
| begin Reg_32bit_15.Reg_1bit_10.inverter_1 550 380
| device Reg_32bit_15.Reg_1bit_10.inverter_1.nmos.1 550 360
n Reg_32bit_15.Reg_1bit_10.net_1 gnd Reg_32bit_15.Reg_1bit_10.net_2 24 100
| device Reg_32bit_15.Reg_1bit_10.inverter_1.nmos.2 550 360
n Reg_32bit_15.Reg_1bit_10.net_1 gnd Reg_32bit_15.Reg_1bit_10.net_2 24 100
| device Reg_32bit_15.Reg_1bit_10.inverter_1.nmos.3 550 360
n Reg_32bit_15.Reg_1bit_10.net_1 gnd Reg_32bit_15.Reg_1bit_10.net_2 24 100
| device Reg_32bit_15.Reg_1bit_10.inverter_1.nmos.4 550 360
n Reg_32bit_15.Reg_1bit_10.net_1 gnd Reg_32bit_15.Reg_1bit_10.net_2 24 100
| device Reg_32bit_15.Reg_1bit_10.inverter_1.pmos.1 550 200
p Reg_32bit_15.Reg_1bit_10.net_1 vdd Reg_32bit_15.Reg_1bit_10.net_2 24 200
| device Reg_32bit_15.Reg_1bit_10.inverter_1.pmos.2 550 200
p Reg_32bit_15.Reg_1bit_10.net_1 vdd Reg_32bit_15.Reg_1bit_10.net_2 24 200
| device Reg_32bit_15.Reg_1bit_10.inverter_1.pmos.3 550 200
p Reg_32bit_15.Reg_1bit_10.net_1 vdd Reg_32bit_15.Reg_1bit_10.net_2 24 200
| device Reg_32bit_15.Reg_1bit_10.inverter_1.pmos.4 550 200
p Reg_32bit_15.Reg_1bit_10.net_1 vdd Reg_32bit_15.Reg_1bit_10.net_2 24 200
| end Reg_32bit_15.Reg_1bit_10.inverter_1
| begin Reg_32bit_15.Reg_1bit_10.inverter_2 290 260
| device Reg_32bit_15.Reg_1bit_10.inverter_2.nmos.1 550 360
n data[10] gnd Reg_32bit_15.Reg_1bit_10.net_3 24 100
| device Reg_32bit_15.Reg_1bit_10.inverter_2.nmos.2 550 360
n data[10] gnd Reg_32bit_15.Reg_1bit_10.net_3 24 100
| device Reg_32bit_15.Reg_1bit_10.inverter_2.nmos.3 550 360
n data[10] gnd Reg_32bit_15.Reg_1bit_10.net_3 24 100
| device Reg_32bit_15.Reg_1bit_10.inverter_2.nmos.4 550 360
n data[10] gnd Reg_32bit_15.Reg_1bit_10.net_3 24 100
| device Reg_32bit_15.Reg_1bit_10.inverter_2.pmos.1 550 200
p data[10] vdd Reg_32bit_15.Reg_1bit_10.net_3 24 200
| device Reg_32bit_15.Reg_1bit_10.inverter_2.pmos.2 550 200
p data[10] vdd Reg_32bit_15.Reg_1bit_10.net_3 24 200
| device Reg_32bit_15.Reg_1bit_10.inverter_2.pmos.3 550 200
p data[10] vdd Reg_32bit_15.Reg_1bit_10.net_3 24 200
| device Reg_32bit_15.Reg_1bit_10.inverter_2.pmos.4 550 200
p data[10] vdd Reg_32bit_15.Reg_1bit_10.net_3 24 200
| end Reg_32bit_15.Reg_1bit_10.inverter_2
| device Reg_32bit_15.Reg_1bit_10.nmos_1 730 230
n inR1[16] Reg_32bit_15.Reg_1bit_10.net_2 out1[10] 24 100
| device Reg_32bit_15.Reg_1bit_10.nmos_2 730 360
n inR2[16] Reg_32bit_15.Reg_1bit_10.net_2 out2[10] 24 100
| end Reg_32bit_15.Reg_1bit_10
| begin Reg_32bit_15.Reg_1bit_11 510 1540
| begin Reg_32bit_15.Reg_1bit_11.inverter 560 210
| device Reg_32bit_15.Reg_1bit_11.inverter.nmos 550 360
n Reg_32bit_15.Reg_1bit_11.net_2 gnd Reg_32bit_15.Reg_1bit_11.net_1 24 100
| device Reg_32bit_15.Reg_1bit_11.inverter.pmos 550 200
p Reg_32bit_15.Reg_1bit_11.net_2 vdd Reg_32bit_15.Reg_1bit_11.net_1 24 200
| end Reg_32bit_15.Reg_1bit_11.inverter
| device Reg_32bit_15.Reg_1bit_11.nmos.1 390 260
n w[16] Reg_32bit_15.Reg_1bit_11.net_3 Reg_32bit_15.Reg_1bit_11.net_1 24 100
| device Reg_32bit_15.Reg_1bit_11.nmos.2 390 260
n w[16] Reg_32bit_15.Reg_1bit_11.net_3 Reg_32bit_15.Reg_1bit_11.net_1 24 100
| device Reg_32bit_15.Reg_1bit_11.nmos.3 390 260
n w[16] Reg_32bit_15.Reg_1bit_11.net_3 Reg_32bit_15.Reg_1bit_11.net_1 24 100
| device Reg_32bit_15.Reg_1bit_11.nmos.4 390 260
n w[16] Reg_32bit_15.Reg_1bit_11.net_3 Reg_32bit_15.Reg_1bit_11.net_1 24 100
| begin Reg_32bit_15.Reg_1bit_11.inverter_1 550 380
| device Reg_32bit_15.Reg_1bit_11.inverter_1.nmos.1 550 360
n Reg_32bit_15.Reg_1bit_11.net_1 gnd Reg_32bit_15.Reg_1bit_11.net_2 24 100
| device Reg_32bit_15.Reg_1bit_11.inverter_1.nmos.2 550 360
n Reg_32bit_15.Reg_1bit_11.net_1 gnd Reg_32bit_15.Reg_1bit_11.net_2 24 100
| device Reg_32bit_15.Reg_1bit_11.inverter_1.nmos.3 550 360
n Reg_32bit_15.Reg_1bit_11.net_1 gnd Reg_32bit_15.Reg_1bit_11.net_2 24 100
| device Reg_32bit_15.Reg_1bit_11.inverter_1.nmos.4 550 360
n Reg_32bit_15.Reg_1bit_11.net_1 gnd Reg_32bit_15.Reg_1bit_11.net_2 24 100
| device Reg_32bit_15.Reg_1bit_11.inverter_1.pmos.1 550 200
p Reg_32bit_15.Reg_1bit_11.net_1 vdd Reg_32bit_15.Reg_1bit_11.net_2 24 200
| device Reg_32bit_15.Reg_1bit_11.inverter_1.pmos.2 550 200
p Reg_32bit_15.Reg_1bit_11.net_1 vdd Reg_32bit_15.Reg_1bit_11.net_2 24 200
| device Reg_32bit_15.Reg_1bit_11.inverter_1.pmos.3 550 200
p Reg_32bit_15.Reg_1bit_11.net_1 vdd Reg_32bit_15.Reg_1bit_11.net_2 24 200
| device Reg_32bit_15.Reg_1bit_11.inverter_1.pmos.4 550 200
p Reg_32bit_15.Reg_1bit_11.net_1 vdd Reg_32bit_15.Reg_1bit_11.net_2 24 200
| end Reg_32bit_15.Reg_1bit_11.inverter_1
| begin Reg_32bit_15.Reg_1bit_11.inverter_2 290 260
| device Reg_32bit_15.Reg_1bit_11.inverter_2.nmos.1 550 360
n data[11] gnd Reg_32bit_15.Reg_1bit_11.net_3 24 100
| device Reg_32bit_15.Reg_1bit_11.inverter_2.nmos.2 550 360
n data[11] gnd Reg_32bit_15.Reg_1bit_11.net_3 24 100
| device Reg_32bit_15.Reg_1bit_11.inverter_2.nmos.3 550 360
n data[11] gnd Reg_32bit_15.Reg_1bit_11.net_3 24 100
| device Reg_32bit_15.Reg_1bit_11.inverter_2.nmos.4 550 360
n data[11] gnd Reg_32bit_15.Reg_1bit_11.net_3 24 100
| device Reg_32bit_15.Reg_1bit_11.inverter_2.pmos.1 550 200
p data[11] vdd Reg_32bit_15.Reg_1bit_11.net_3 24 200
| device Reg_32bit_15.Reg_1bit_11.inverter_2.pmos.2 550 200
p data[11] vdd Reg_32bit_15.Reg_1bit_11.net_3 24 200
| device Reg_32bit_15.Reg_1bit_11.inverter_2.pmos.3 550 200
p data[11] vdd Reg_32bit_15.Reg_1bit_11.net_3 24 200
| device Reg_32bit_15.Reg_1bit_11.inverter_2.pmos.4 550 200
p data[11] vdd Reg_32bit_15.Reg_1bit_11.net_3 24 200
| end Reg_32bit_15.Reg_1bit_11.inverter_2
| device Reg_32bit_15.Reg_1bit_11.nmos_1 730 230
n inR1[16] Reg_32bit_15.Reg_1bit_11.net_2 out1[11] 24 100
| device Reg_32bit_15.Reg_1bit_11.nmos_2 730 360
n inR2[16] Reg_32bit_15.Reg_1bit_11.net_2 out2[11] 24 100
| end Reg_32bit_15.Reg_1bit_11
| begin Reg_32bit_15.Reg_1bit_12 510 1670
| begin Reg_32bit_15.Reg_1bit_12.inverter 560 210
| device Reg_32bit_15.Reg_1bit_12.inverter.nmos 550 360
n Reg_32bit_15.Reg_1bit_12.net_2 gnd Reg_32bit_15.Reg_1bit_12.net_1 24 100
| device Reg_32bit_15.Reg_1bit_12.inverter.pmos 550 200
p Reg_32bit_15.Reg_1bit_12.net_2 vdd Reg_32bit_15.Reg_1bit_12.net_1 24 200
| end Reg_32bit_15.Reg_1bit_12.inverter
| device Reg_32bit_15.Reg_1bit_12.nmos.1 390 260
n w[16] Reg_32bit_15.Reg_1bit_12.net_3 Reg_32bit_15.Reg_1bit_12.net_1 24 100
| device Reg_32bit_15.Reg_1bit_12.nmos.2 390 260
n w[16] Reg_32bit_15.Reg_1bit_12.net_3 Reg_32bit_15.Reg_1bit_12.net_1 24 100
| device Reg_32bit_15.Reg_1bit_12.nmos.3 390 260
n w[16] Reg_32bit_15.Reg_1bit_12.net_3 Reg_32bit_15.Reg_1bit_12.net_1 24 100
| device Reg_32bit_15.Reg_1bit_12.nmos.4 390 260
n w[16] Reg_32bit_15.Reg_1bit_12.net_3 Reg_32bit_15.Reg_1bit_12.net_1 24 100
| begin Reg_32bit_15.Reg_1bit_12.inverter_1 550 380
| device Reg_32bit_15.Reg_1bit_12.inverter_1.nmos.1 550 360
n Reg_32bit_15.Reg_1bit_12.net_1 gnd Reg_32bit_15.Reg_1bit_12.net_2 24 100
| device Reg_32bit_15.Reg_1bit_12.inverter_1.nmos.2 550 360
n Reg_32bit_15.Reg_1bit_12.net_1 gnd Reg_32bit_15.Reg_1bit_12.net_2 24 100
| device Reg_32bit_15.Reg_1bit_12.inverter_1.nmos.3 550 360
n Reg_32bit_15.Reg_1bit_12.net_1 gnd Reg_32bit_15.Reg_1bit_12.net_2 24 100
| device Reg_32bit_15.Reg_1bit_12.inverter_1.nmos.4 550 360
n Reg_32bit_15.Reg_1bit_12.net_1 gnd Reg_32bit_15.Reg_1bit_12.net_2 24 100
| device Reg_32bit_15.Reg_1bit_12.inverter_1.pmos.1 550 200
p Reg_32bit_15.Reg_1bit_12.net_1 vdd Reg_32bit_15.Reg_1bit_12.net_2 24 200
| device Reg_32bit_15.Reg_1bit_12.inverter_1.pmos.2 550 200
p Reg_32bit_15.Reg_1bit_12.net_1 vdd Reg_32bit_15.Reg_1bit_12.net_2 24 200
| device Reg_32bit_15.Reg_1bit_12.inverter_1.pmos.3 550 200
p Reg_32bit_15.Reg_1bit_12.net_1 vdd Reg_32bit_15.Reg_1bit_12.net_2 24 200
| device Reg_32bit_15.Reg_1bit_12.inverter_1.pmos.4 550 200
p Reg_32bit_15.Reg_1bit_12.net_1 vdd Reg_32bit_15.Reg_1bit_12.net_2 24 200
| end Reg_32bit_15.Reg_1bit_12.inverter_1
| begin Reg_32bit_15.Reg_1bit_12.inverter_2 290 260
| device Reg_32bit_15.Reg_1bit_12.inverter_2.nmos.1 550 360
n data[12] gnd Reg_32bit_15.Reg_1bit_12.net_3 24 100
| device Reg_32bit_15.Reg_1bit_12.inverter_2.nmos.2 550 360
n data[12] gnd Reg_32bit_15.Reg_1bit_12.net_3 24 100
| device Reg_32bit_15.Reg_1bit_12.inverter_2.nmos.3 550 360
n data[12] gnd Reg_32bit_15.Reg_1bit_12.net_3 24 100
| device Reg_32bit_15.Reg_1bit_12.inverter_2.nmos.4 550 360
n data[12] gnd Reg_32bit_15.Reg_1bit_12.net_3 24 100
| device Reg_32bit_15.Reg_1bit_12.inverter_2.pmos.1 550 200
p data[12] vdd Reg_32bit_15.Reg_1bit_12.net_3 24 200
| device Reg_32bit_15.Reg_1bit_12.inverter_2.pmos.2 550 200
p data[12] vdd Reg_32bit_15.Reg_1bit_12.net_3 24 200
| device Reg_32bit_15.Reg_1bit_12.inverter_2.pmos.3 550 200
p data[12] vdd Reg_32bit_15.Reg_1bit_12.net_3 24 200
| device Reg_32bit_15.Reg_1bit_12.inverter_2.pmos.4 550 200
p data[12] vdd Reg_32bit_15.Reg_1bit_12.net_3 24 200
| end Reg_32bit_15.Reg_1bit_12.inverter_2
| device Reg_32bit_15.Reg_1bit_12.nmos_1 730 230
n inR1[16] Reg_32bit_15.Reg_1bit_12.net_2 out1[12] 24 100
| device Reg_32bit_15.Reg_1bit_12.nmos_2 730 360
n inR2[16] Reg_32bit_15.Reg_1bit_12.net_2 out2[12] 24 100
| end Reg_32bit_15.Reg_1bit_12
| begin Reg_32bit_15.Reg_1bit_13 510 1800
| begin Reg_32bit_15.Reg_1bit_13.inverter 560 210
| device Reg_32bit_15.Reg_1bit_13.inverter.nmos 550 360
n Reg_32bit_15.Reg_1bit_13.net_2 gnd Reg_32bit_15.Reg_1bit_13.net_1 24 100
| device Reg_32bit_15.Reg_1bit_13.inverter.pmos 550 200
p Reg_32bit_15.Reg_1bit_13.net_2 vdd Reg_32bit_15.Reg_1bit_13.net_1 24 200
| end Reg_32bit_15.Reg_1bit_13.inverter
| device Reg_32bit_15.Reg_1bit_13.nmos.1 390 260
n w[16] Reg_32bit_15.Reg_1bit_13.net_3 Reg_32bit_15.Reg_1bit_13.net_1 24 100
| device Reg_32bit_15.Reg_1bit_13.nmos.2 390 260
n w[16] Reg_32bit_15.Reg_1bit_13.net_3 Reg_32bit_15.Reg_1bit_13.net_1 24 100
| device Reg_32bit_15.Reg_1bit_13.nmos.3 390 260
n w[16] Reg_32bit_15.Reg_1bit_13.net_3 Reg_32bit_15.Reg_1bit_13.net_1 24 100
| device Reg_32bit_15.Reg_1bit_13.nmos.4 390 260
n w[16] Reg_32bit_15.Reg_1bit_13.net_3 Reg_32bit_15.Reg_1bit_13.net_1 24 100
| begin Reg_32bit_15.Reg_1bit_13.inverter_1 550 380
| device Reg_32bit_15.Reg_1bit_13.inverter_1.nmos.1 550 360
n Reg_32bit_15.Reg_1bit_13.net_1 gnd Reg_32bit_15.Reg_1bit_13.net_2 24 100
| device Reg_32bit_15.Reg_1bit_13.inverter_1.nmos.2 550 360
n Reg_32bit_15.Reg_1bit_13.net_1 gnd Reg_32bit_15.Reg_1bit_13.net_2 24 100
| device Reg_32bit_15.Reg_1bit_13.inverter_1.nmos.3 550 360
n Reg_32bit_15.Reg_1bit_13.net_1 gnd Reg_32bit_15.Reg_1bit_13.net_2 24 100
| device Reg_32bit_15.Reg_1bit_13.inverter_1.nmos.4 550 360
n Reg_32bit_15.Reg_1bit_13.net_1 gnd Reg_32bit_15.Reg_1bit_13.net_2 24 100
| device Reg_32bit_15.Reg_1bit_13.inverter_1.pmos.1 550 200
p Reg_32bit_15.Reg_1bit_13.net_1 vdd Reg_32bit_15.Reg_1bit_13.net_2 24 200
| device Reg_32bit_15.Reg_1bit_13.inverter_1.pmos.2 550 200
p Reg_32bit_15.Reg_1bit_13.net_1 vdd Reg_32bit_15.Reg_1bit_13.net_2 24 200
| device Reg_32bit_15.Reg_1bit_13.inverter_1.pmos.3 550 200
p Reg_32bit_15.Reg_1bit_13.net_1 vdd Reg_32bit_15.Reg_1bit_13.net_2 24 200
| device Reg_32bit_15.Reg_1bit_13.inverter_1.pmos.4 550 200
p Reg_32bit_15.Reg_1bit_13.net_1 vdd Reg_32bit_15.Reg_1bit_13.net_2 24 200
| end Reg_32bit_15.Reg_1bit_13.inverter_1
| begin Reg_32bit_15.Reg_1bit_13.inverter_2 290 260
| device Reg_32bit_15.Reg_1bit_13.inverter_2.nmos.1 550 360
n data[13] gnd Reg_32bit_15.Reg_1bit_13.net_3 24 100
| device Reg_32bit_15.Reg_1bit_13.inverter_2.nmos.2 550 360
n data[13] gnd Reg_32bit_15.Reg_1bit_13.net_3 24 100
| device Reg_32bit_15.Reg_1bit_13.inverter_2.nmos.3 550 360
n data[13] gnd Reg_32bit_15.Reg_1bit_13.net_3 24 100
| device Reg_32bit_15.Reg_1bit_13.inverter_2.nmos.4 550 360
n data[13] gnd Reg_32bit_15.Reg_1bit_13.net_3 24 100
| device Reg_32bit_15.Reg_1bit_13.inverter_2.pmos.1 550 200
p data[13] vdd Reg_32bit_15.Reg_1bit_13.net_3 24 200
| device Reg_32bit_15.Reg_1bit_13.inverter_2.pmos.2 550 200
p data[13] vdd Reg_32bit_15.Reg_1bit_13.net_3 24 200
| device Reg_32bit_15.Reg_1bit_13.inverter_2.pmos.3 550 200
p data[13] vdd Reg_32bit_15.Reg_1bit_13.net_3 24 200
| device Reg_32bit_15.Reg_1bit_13.inverter_2.pmos.4 550 200
p data[13] vdd Reg_32bit_15.Reg_1bit_13.net_3 24 200
| end Reg_32bit_15.Reg_1bit_13.inverter_2
| device Reg_32bit_15.Reg_1bit_13.nmos_1 730 230
n inR1[16] Reg_32bit_15.Reg_1bit_13.net_2 out1[13] 24 100
| device Reg_32bit_15.Reg_1bit_13.nmos_2 730 360
n inR2[16] Reg_32bit_15.Reg_1bit_13.net_2 out2[13] 24 100
| end Reg_32bit_15.Reg_1bit_13
| begin Reg_32bit_15.Reg_1bit_14 510 1930
| begin Reg_32bit_15.Reg_1bit_14.inverter 560 210
| device Reg_32bit_15.Reg_1bit_14.inverter.nmos 550 360
n Reg_32bit_15.Reg_1bit_14.net_2 gnd Reg_32bit_15.Reg_1bit_14.net_1 24 100
| device Reg_32bit_15.Reg_1bit_14.inverter.pmos 550 200
p Reg_32bit_15.Reg_1bit_14.net_2 vdd Reg_32bit_15.Reg_1bit_14.net_1 24 200
| end Reg_32bit_15.Reg_1bit_14.inverter
| device Reg_32bit_15.Reg_1bit_14.nmos.1 390 260
n w[16] Reg_32bit_15.Reg_1bit_14.net_3 Reg_32bit_15.Reg_1bit_14.net_1 24 100
| device Reg_32bit_15.Reg_1bit_14.nmos.2 390 260
n w[16] Reg_32bit_15.Reg_1bit_14.net_3 Reg_32bit_15.Reg_1bit_14.net_1 24 100
| device Reg_32bit_15.Reg_1bit_14.nmos.3 390 260
n w[16] Reg_32bit_15.Reg_1bit_14.net_3 Reg_32bit_15.Reg_1bit_14.net_1 24 100
| device Reg_32bit_15.Reg_1bit_14.nmos.4 390 260
n w[16] Reg_32bit_15.Reg_1bit_14.net_3 Reg_32bit_15.Reg_1bit_14.net_1 24 100
| begin Reg_32bit_15.Reg_1bit_14.inverter_1 550 380
| device Reg_32bit_15.Reg_1bit_14.inverter_1.nmos.1 550 360
n Reg_32bit_15.Reg_1bit_14.net_1 gnd Reg_32bit_15.Reg_1bit_14.net_2 24 100
| device Reg_32bit_15.Reg_1bit_14.inverter_1.nmos.2 550 360
n Reg_32bit_15.Reg_1bit_14.net_1 gnd Reg_32bit_15.Reg_1bit_14.net_2 24 100
| device Reg_32bit_15.Reg_1bit_14.inverter_1.nmos.3 550 360
n Reg_32bit_15.Reg_1bit_14.net_1 gnd Reg_32bit_15.Reg_1bit_14.net_2 24 100
| device Reg_32bit_15.Reg_1bit_14.inverter_1.nmos.4 550 360
n Reg_32bit_15.Reg_1bit_14.net_1 gnd Reg_32bit_15.Reg_1bit_14.net_2 24 100
| device Reg_32bit_15.Reg_1bit_14.inverter_1.pmos.1 550 200
p Reg_32bit_15.Reg_1bit_14.net_1 vdd Reg_32bit_15.Reg_1bit_14.net_2 24 200
| device Reg_32bit_15.Reg_1bit_14.inverter_1.pmos.2 550 200
p Reg_32bit_15.Reg_1bit_14.net_1 vdd Reg_32bit_15.Reg_1bit_14.net_2 24 200
| device Reg_32bit_15.Reg_1bit_14.inverter_1.pmos.3 550 200
p Reg_32bit_15.Reg_1bit_14.net_1 vdd Reg_32bit_15.Reg_1bit_14.net_2 24 200
| device Reg_32bit_15.Reg_1bit_14.inverter_1.pmos.4 550 200
p Reg_32bit_15.Reg_1bit_14.net_1 vdd Reg_32bit_15.Reg_1bit_14.net_2 24 200
| end Reg_32bit_15.Reg_1bit_14.inverter_1
| begin Reg_32bit_15.Reg_1bit_14.inverter_2 290 260
| device Reg_32bit_15.Reg_1bit_14.inverter_2.nmos.1 550 360
n data[14] gnd Reg_32bit_15.Reg_1bit_14.net_3 24 100
| device Reg_32bit_15.Reg_1bit_14.inverter_2.nmos.2 550 360
n data[14] gnd Reg_32bit_15.Reg_1bit_14.net_3 24 100
| device Reg_32bit_15.Reg_1bit_14.inverter_2.nmos.3 550 360
n data[14] gnd Reg_32bit_15.Reg_1bit_14.net_3 24 100
| device Reg_32bit_15.Reg_1bit_14.inverter_2.nmos.4 550 360
n data[14] gnd Reg_32bit_15.Reg_1bit_14.net_3 24 100
| device Reg_32bit_15.Reg_1bit_14.inverter_2.pmos.1 550 200
p data[14] vdd Reg_32bit_15.Reg_1bit_14.net_3 24 200
| device Reg_32bit_15.Reg_1bit_14.inverter_2.pmos.2 550 200
p data[14] vdd Reg_32bit_15.Reg_1bit_14.net_3 24 200
| device Reg_32bit_15.Reg_1bit_14.inverter_2.pmos.3 550 200
p data[14] vdd Reg_32bit_15.Reg_1bit_14.net_3 24 200
| device Reg_32bit_15.Reg_1bit_14.inverter_2.pmos.4 550 200
p data[14] vdd Reg_32bit_15.Reg_1bit_14.net_3 24 200
| end Reg_32bit_15.Reg_1bit_14.inverter_2
| device Reg_32bit_15.Reg_1bit_14.nmos_1 730 230
n inR1[16] Reg_32bit_15.Reg_1bit_14.net_2 out1[14] 24 100
| device Reg_32bit_15.Reg_1bit_14.nmos_2 730 360
n inR2[16] Reg_32bit_15.Reg_1bit_14.net_2 out2[14] 24 100
| end Reg_32bit_15.Reg_1bit_14
| begin Reg_32bit_15.Reg_1bit_15 510 2060
| begin Reg_32bit_15.Reg_1bit_15.inverter 560 210
| device Reg_32bit_15.Reg_1bit_15.inverter.nmos 550 360
n Reg_32bit_15.Reg_1bit_15.net_2 gnd Reg_32bit_15.Reg_1bit_15.net_1 24 100
| device Reg_32bit_15.Reg_1bit_15.inverter.pmos 550 200
p Reg_32bit_15.Reg_1bit_15.net_2 vdd Reg_32bit_15.Reg_1bit_15.net_1 24 200
| end Reg_32bit_15.Reg_1bit_15.inverter
| device Reg_32bit_15.Reg_1bit_15.nmos.1 390 260
n w[16] Reg_32bit_15.Reg_1bit_15.net_3 Reg_32bit_15.Reg_1bit_15.net_1 24 100
| device Reg_32bit_15.Reg_1bit_15.nmos.2 390 260
n w[16] Reg_32bit_15.Reg_1bit_15.net_3 Reg_32bit_15.Reg_1bit_15.net_1 24 100
| device Reg_32bit_15.Reg_1bit_15.nmos.3 390 260
n w[16] Reg_32bit_15.Reg_1bit_15.net_3 Reg_32bit_15.Reg_1bit_15.net_1 24 100
| device Reg_32bit_15.Reg_1bit_15.nmos.4 390 260
n w[16] Reg_32bit_15.Reg_1bit_15.net_3 Reg_32bit_15.Reg_1bit_15.net_1 24 100
| begin Reg_32bit_15.Reg_1bit_15.inverter_1 550 380
| device Reg_32bit_15.Reg_1bit_15.inverter_1.nmos.1 550 360
n Reg_32bit_15.Reg_1bit_15.net_1 gnd Reg_32bit_15.Reg_1bit_15.net_2 24 100
| device Reg_32bit_15.Reg_1bit_15.inverter_1.nmos.2 550 360
n Reg_32bit_15.Reg_1bit_15.net_1 gnd Reg_32bit_15.Reg_1bit_15.net_2 24 100
| device Reg_32bit_15.Reg_1bit_15.inverter_1.nmos.3 550 360
n Reg_32bit_15.Reg_1bit_15.net_1 gnd Reg_32bit_15.Reg_1bit_15.net_2 24 100
| device Reg_32bit_15.Reg_1bit_15.inverter_1.nmos.4 550 360
n Reg_32bit_15.Reg_1bit_15.net_1 gnd Reg_32bit_15.Reg_1bit_15.net_2 24 100
| device Reg_32bit_15.Reg_1bit_15.inverter_1.pmos.1 550 200
p Reg_32bit_15.Reg_1bit_15.net_1 vdd Reg_32bit_15.Reg_1bit_15.net_2 24 200
| device Reg_32bit_15.Reg_1bit_15.inverter_1.pmos.2 550 200
p Reg_32bit_15.Reg_1bit_15.net_1 vdd Reg_32bit_15.Reg_1bit_15.net_2 24 200
| device Reg_32bit_15.Reg_1bit_15.inverter_1.pmos.3 550 200
p Reg_32bit_15.Reg_1bit_15.net_1 vdd Reg_32bit_15.Reg_1bit_15.net_2 24 200
| device Reg_32bit_15.Reg_1bit_15.inverter_1.pmos.4 550 200
p Reg_32bit_15.Reg_1bit_15.net_1 vdd Reg_32bit_15.Reg_1bit_15.net_2 24 200
| end Reg_32bit_15.Reg_1bit_15.inverter_1
| begin Reg_32bit_15.Reg_1bit_15.inverter_2 290 260
| device Reg_32bit_15.Reg_1bit_15.inverter_2.nmos.1 550 360
n data[15] gnd Reg_32bit_15.Reg_1bit_15.net_3 24 100
| device Reg_32bit_15.Reg_1bit_15.inverter_2.nmos.2 550 360
n data[15] gnd Reg_32bit_15.Reg_1bit_15.net_3 24 100
| device Reg_32bit_15.Reg_1bit_15.inverter_2.nmos.3 550 360
n data[15] gnd Reg_32bit_15.Reg_1bit_15.net_3 24 100
| device Reg_32bit_15.Reg_1bit_15.inverter_2.nmos.4 550 360
n data[15] gnd Reg_32bit_15.Reg_1bit_15.net_3 24 100
| device Reg_32bit_15.Reg_1bit_15.inverter_2.pmos.1 550 200
p data[15] vdd Reg_32bit_15.Reg_1bit_15.net_3 24 200
| device Reg_32bit_15.Reg_1bit_15.inverter_2.pmos.2 550 200
p data[15] vdd Reg_32bit_15.Reg_1bit_15.net_3 24 200
| device Reg_32bit_15.Reg_1bit_15.inverter_2.pmos.3 550 200
p data[15] vdd Reg_32bit_15.Reg_1bit_15.net_3 24 200
| device Reg_32bit_15.Reg_1bit_15.inverter_2.pmos.4 550 200
p data[15] vdd Reg_32bit_15.Reg_1bit_15.net_3 24 200
| end Reg_32bit_15.Reg_1bit_15.inverter_2
| device Reg_32bit_15.Reg_1bit_15.nmos_1 730 230
n inR1[16] Reg_32bit_15.Reg_1bit_15.net_2 out1[15] 24 100
| device Reg_32bit_15.Reg_1bit_15.nmos_2 730 360
n inR2[16] Reg_32bit_15.Reg_1bit_15.net_2 out2[15] 24 100
| end Reg_32bit_15.Reg_1bit_15
| begin Reg_32bit_15.Reg_1bit_16 510 2200
| begin Reg_32bit_15.Reg_1bit_16.inverter 560 210
| device Reg_32bit_15.Reg_1bit_16.inverter.nmos 550 360
n Reg_32bit_15.Reg_1bit_16.net_2 gnd Reg_32bit_15.Reg_1bit_16.net_1 24 100
| device Reg_32bit_15.Reg_1bit_16.inverter.pmos 550 200
p Reg_32bit_15.Reg_1bit_16.net_2 vdd Reg_32bit_15.Reg_1bit_16.net_1 24 200
| end Reg_32bit_15.Reg_1bit_16.inverter
| device Reg_32bit_15.Reg_1bit_16.nmos.1 390 260
n w[16] Reg_32bit_15.Reg_1bit_16.net_3 Reg_32bit_15.Reg_1bit_16.net_1 24 100
| device Reg_32bit_15.Reg_1bit_16.nmos.2 390 260
n w[16] Reg_32bit_15.Reg_1bit_16.net_3 Reg_32bit_15.Reg_1bit_16.net_1 24 100
| device Reg_32bit_15.Reg_1bit_16.nmos.3 390 260
n w[16] Reg_32bit_15.Reg_1bit_16.net_3 Reg_32bit_15.Reg_1bit_16.net_1 24 100
| device Reg_32bit_15.Reg_1bit_16.nmos.4 390 260
n w[16] Reg_32bit_15.Reg_1bit_16.net_3 Reg_32bit_15.Reg_1bit_16.net_1 24 100
| begin Reg_32bit_15.Reg_1bit_16.inverter_1 550 380
| device Reg_32bit_15.Reg_1bit_16.inverter_1.nmos.1 550 360
n Reg_32bit_15.Reg_1bit_16.net_1 gnd Reg_32bit_15.Reg_1bit_16.net_2 24 100
| device Reg_32bit_15.Reg_1bit_16.inverter_1.nmos.2 550 360
n Reg_32bit_15.Reg_1bit_16.net_1 gnd Reg_32bit_15.Reg_1bit_16.net_2 24 100
| device Reg_32bit_15.Reg_1bit_16.inverter_1.nmos.3 550 360
n Reg_32bit_15.Reg_1bit_16.net_1 gnd Reg_32bit_15.Reg_1bit_16.net_2 24 100
| device Reg_32bit_15.Reg_1bit_16.inverter_1.nmos.4 550 360
n Reg_32bit_15.Reg_1bit_16.net_1 gnd Reg_32bit_15.Reg_1bit_16.net_2 24 100
| device Reg_32bit_15.Reg_1bit_16.inverter_1.pmos.1 550 200
p Reg_32bit_15.Reg_1bit_16.net_1 vdd Reg_32bit_15.Reg_1bit_16.net_2 24 200
| device Reg_32bit_15.Reg_1bit_16.inverter_1.pmos.2 550 200
p Reg_32bit_15.Reg_1bit_16.net_1 vdd Reg_32bit_15.Reg_1bit_16.net_2 24 200
| device Reg_32bit_15.Reg_1bit_16.inverter_1.pmos.3 550 200
p Reg_32bit_15.Reg_1bit_16.net_1 vdd Reg_32bit_15.Reg_1bit_16.net_2 24 200
| device Reg_32bit_15.Reg_1bit_16.inverter_1.pmos.4 550 200
p Reg_32bit_15.Reg_1bit_16.net_1 vdd Reg_32bit_15.Reg_1bit_16.net_2 24 200
| end Reg_32bit_15.Reg_1bit_16.inverter_1
| begin Reg_32bit_15.Reg_1bit_16.inverter_2 290 260
| device Reg_32bit_15.Reg_1bit_16.inverter_2.nmos.1 550 360
n data[16] gnd Reg_32bit_15.Reg_1bit_16.net_3 24 100
| device Reg_32bit_15.Reg_1bit_16.inverter_2.nmos.2 550 360
n data[16] gnd Reg_32bit_15.Reg_1bit_16.net_3 24 100
| device Reg_32bit_15.Reg_1bit_16.inverter_2.nmos.3 550 360
n data[16] gnd Reg_32bit_15.Reg_1bit_16.net_3 24 100
| device Reg_32bit_15.Reg_1bit_16.inverter_2.nmos.4 550 360
n data[16] gnd Reg_32bit_15.Reg_1bit_16.net_3 24 100
| device Reg_32bit_15.Reg_1bit_16.inverter_2.pmos.1 550 200
p data[16] vdd Reg_32bit_15.Reg_1bit_16.net_3 24 200
| device Reg_32bit_15.Reg_1bit_16.inverter_2.pmos.2 550 200
p data[16] vdd Reg_32bit_15.Reg_1bit_16.net_3 24 200
| device Reg_32bit_15.Reg_1bit_16.inverter_2.pmos.3 550 200
p data[16] vdd Reg_32bit_15.Reg_1bit_16.net_3 24 200
| device Reg_32bit_15.Reg_1bit_16.inverter_2.pmos.4 550 200
p data[16] vdd Reg_32bit_15.Reg_1bit_16.net_3 24 200
| end Reg_32bit_15.Reg_1bit_16.inverter_2
| device Reg_32bit_15.Reg_1bit_16.nmos_1 730 230
n inR1[16] Reg_32bit_15.Reg_1bit_16.net_2 out1[16] 24 100
| device Reg_32bit_15.Reg_1bit_16.nmos_2 730 360
n inR2[16] Reg_32bit_15.Reg_1bit_16.net_2 out2[16] 24 100
| end Reg_32bit_15.Reg_1bit_16
| begin Reg_32bit_15.Reg_1bit_17 510 2330
| begin Reg_32bit_15.Reg_1bit_17.inverter 560 210
| device Reg_32bit_15.Reg_1bit_17.inverter.nmos 550 360
n Reg_32bit_15.Reg_1bit_17.net_2 gnd Reg_32bit_15.Reg_1bit_17.net_1 24 100
| device Reg_32bit_15.Reg_1bit_17.inverter.pmos 550 200
p Reg_32bit_15.Reg_1bit_17.net_2 vdd Reg_32bit_15.Reg_1bit_17.net_1 24 200
| end Reg_32bit_15.Reg_1bit_17.inverter
| device Reg_32bit_15.Reg_1bit_17.nmos.1 390 260
n w[16] Reg_32bit_15.Reg_1bit_17.net_3 Reg_32bit_15.Reg_1bit_17.net_1 24 100
| device Reg_32bit_15.Reg_1bit_17.nmos.2 390 260
n w[16] Reg_32bit_15.Reg_1bit_17.net_3 Reg_32bit_15.Reg_1bit_17.net_1 24 100
| device Reg_32bit_15.Reg_1bit_17.nmos.3 390 260
n w[16] Reg_32bit_15.Reg_1bit_17.net_3 Reg_32bit_15.Reg_1bit_17.net_1 24 100
| device Reg_32bit_15.Reg_1bit_17.nmos.4 390 260
n w[16] Reg_32bit_15.Reg_1bit_17.net_3 Reg_32bit_15.Reg_1bit_17.net_1 24 100
| begin Reg_32bit_15.Reg_1bit_17.inverter_1 550 380
| device Reg_32bit_15.Reg_1bit_17.inverter_1.nmos.1 550 360
n Reg_32bit_15.Reg_1bit_17.net_1 gnd Reg_32bit_15.Reg_1bit_17.net_2 24 100
| device Reg_32bit_15.Reg_1bit_17.inverter_1.nmos.2 550 360
n Reg_32bit_15.Reg_1bit_17.net_1 gnd Reg_32bit_15.Reg_1bit_17.net_2 24 100
| device Reg_32bit_15.Reg_1bit_17.inverter_1.nmos.3 550 360
n Reg_32bit_15.Reg_1bit_17.net_1 gnd Reg_32bit_15.Reg_1bit_17.net_2 24 100
| device Reg_32bit_15.Reg_1bit_17.inverter_1.nmos.4 550 360
n Reg_32bit_15.Reg_1bit_17.net_1 gnd Reg_32bit_15.Reg_1bit_17.net_2 24 100
| device Reg_32bit_15.Reg_1bit_17.inverter_1.pmos.1 550 200
p Reg_32bit_15.Reg_1bit_17.net_1 vdd Reg_32bit_15.Reg_1bit_17.net_2 24 200
| device Reg_32bit_15.Reg_1bit_17.inverter_1.pmos.2 550 200
p Reg_32bit_15.Reg_1bit_17.net_1 vdd Reg_32bit_15.Reg_1bit_17.net_2 24 200
| device Reg_32bit_15.Reg_1bit_17.inverter_1.pmos.3 550 200
p Reg_32bit_15.Reg_1bit_17.net_1 vdd Reg_32bit_15.Reg_1bit_17.net_2 24 200
| device Reg_32bit_15.Reg_1bit_17.inverter_1.pmos.4 550 200
p Reg_32bit_15.Reg_1bit_17.net_1 vdd Reg_32bit_15.Reg_1bit_17.net_2 24 200
| end Reg_32bit_15.Reg_1bit_17.inverter_1
| begin Reg_32bit_15.Reg_1bit_17.inverter_2 290 260
| device Reg_32bit_15.Reg_1bit_17.inverter_2.nmos.1 550 360
n data[17] gnd Reg_32bit_15.Reg_1bit_17.net_3 24 100
| device Reg_32bit_15.Reg_1bit_17.inverter_2.nmos.2 550 360
n data[17] gnd Reg_32bit_15.Reg_1bit_17.net_3 24 100
| device Reg_32bit_15.Reg_1bit_17.inverter_2.nmos.3 550 360
n data[17] gnd Reg_32bit_15.Reg_1bit_17.net_3 24 100
| device Reg_32bit_15.Reg_1bit_17.inverter_2.nmos.4 550 360
n data[17] gnd Reg_32bit_15.Reg_1bit_17.net_3 24 100
| device Reg_32bit_15.Reg_1bit_17.inverter_2.pmos.1 550 200
p data[17] vdd Reg_32bit_15.Reg_1bit_17.net_3 24 200
| device Reg_32bit_15.Reg_1bit_17.inverter_2.pmos.2 550 200
p data[17] vdd Reg_32bit_15.Reg_1bit_17.net_3 24 200
| device Reg_32bit_15.Reg_1bit_17.inverter_2.pmos.3 550 200
p data[17] vdd Reg_32bit_15.Reg_1bit_17.net_3 24 200
| device Reg_32bit_15.Reg_1bit_17.inverter_2.pmos.4 550 200
p data[17] vdd Reg_32bit_15.Reg_1bit_17.net_3 24 200
| end Reg_32bit_15.Reg_1bit_17.inverter_2
| device Reg_32bit_15.Reg_1bit_17.nmos_1 730 230
n inR1[16] Reg_32bit_15.Reg_1bit_17.net_2 out1[17] 24 100
| device Reg_32bit_15.Reg_1bit_17.nmos_2 730 360
n inR2[16] Reg_32bit_15.Reg_1bit_17.net_2 out2[17] 24 100
| end Reg_32bit_15.Reg_1bit_17
| begin Reg_32bit_15.Reg_1bit_18 510 2460
| begin Reg_32bit_15.Reg_1bit_18.inverter 560 210
| device Reg_32bit_15.Reg_1bit_18.inverter.nmos 550 360
n Reg_32bit_15.Reg_1bit_18.net_2 gnd Reg_32bit_15.Reg_1bit_18.net_1 24 100
| device Reg_32bit_15.Reg_1bit_18.inverter.pmos 550 200
p Reg_32bit_15.Reg_1bit_18.net_2 vdd Reg_32bit_15.Reg_1bit_18.net_1 24 200
| end Reg_32bit_15.Reg_1bit_18.inverter
| device Reg_32bit_15.Reg_1bit_18.nmos.1 390 260
n w[16] Reg_32bit_15.Reg_1bit_18.net_3 Reg_32bit_15.Reg_1bit_18.net_1 24 100
| device Reg_32bit_15.Reg_1bit_18.nmos.2 390 260
n w[16] Reg_32bit_15.Reg_1bit_18.net_3 Reg_32bit_15.Reg_1bit_18.net_1 24 100
| device Reg_32bit_15.Reg_1bit_18.nmos.3 390 260
n w[16] Reg_32bit_15.Reg_1bit_18.net_3 Reg_32bit_15.Reg_1bit_18.net_1 24 100
| device Reg_32bit_15.Reg_1bit_18.nmos.4 390 260
n w[16] Reg_32bit_15.Reg_1bit_18.net_3 Reg_32bit_15.Reg_1bit_18.net_1 24 100
| begin Reg_32bit_15.Reg_1bit_18.inverter_1 550 380
| device Reg_32bit_15.Reg_1bit_18.inverter_1.nmos.1 550 360
n Reg_32bit_15.Reg_1bit_18.net_1 gnd Reg_32bit_15.Reg_1bit_18.net_2 24 100
| device Reg_32bit_15.Reg_1bit_18.inverter_1.nmos.2 550 360
n Reg_32bit_15.Reg_1bit_18.net_1 gnd Reg_32bit_15.Reg_1bit_18.net_2 24 100
| device Reg_32bit_15.Reg_1bit_18.inverter_1.nmos.3 550 360
n Reg_32bit_15.Reg_1bit_18.net_1 gnd Reg_32bit_15.Reg_1bit_18.net_2 24 100
| device Reg_32bit_15.Reg_1bit_18.inverter_1.nmos.4 550 360
n Reg_32bit_15.Reg_1bit_18.net_1 gnd Reg_32bit_15.Reg_1bit_18.net_2 24 100
| device Reg_32bit_15.Reg_1bit_18.inverter_1.pmos.1 550 200
p Reg_32bit_15.Reg_1bit_18.net_1 vdd Reg_32bit_15.Reg_1bit_18.net_2 24 200
| device Reg_32bit_15.Reg_1bit_18.inverter_1.pmos.2 550 200
p Reg_32bit_15.Reg_1bit_18.net_1 vdd Reg_32bit_15.Reg_1bit_18.net_2 24 200
| device Reg_32bit_15.Reg_1bit_18.inverter_1.pmos.3 550 200
p Reg_32bit_15.Reg_1bit_18.net_1 vdd Reg_32bit_15.Reg_1bit_18.net_2 24 200
| device Reg_32bit_15.Reg_1bit_18.inverter_1.pmos.4 550 200
p Reg_32bit_15.Reg_1bit_18.net_1 vdd Reg_32bit_15.Reg_1bit_18.net_2 24 200
| end Reg_32bit_15.Reg_1bit_18.inverter_1
| begin Reg_32bit_15.Reg_1bit_18.inverter_2 290 260
| device Reg_32bit_15.Reg_1bit_18.inverter_2.nmos.1 550 360
n data[18] gnd Reg_32bit_15.Reg_1bit_18.net_3 24 100
| device Reg_32bit_15.Reg_1bit_18.inverter_2.nmos.2 550 360
n data[18] gnd Reg_32bit_15.Reg_1bit_18.net_3 24 100
| device Reg_32bit_15.Reg_1bit_18.inverter_2.nmos.3 550 360
n data[18] gnd Reg_32bit_15.Reg_1bit_18.net_3 24 100
| device Reg_32bit_15.Reg_1bit_18.inverter_2.nmos.4 550 360
n data[18] gnd Reg_32bit_15.Reg_1bit_18.net_3 24 100
| device Reg_32bit_15.Reg_1bit_18.inverter_2.pmos.1 550 200
p data[18] vdd Reg_32bit_15.Reg_1bit_18.net_3 24 200
| device Reg_32bit_15.Reg_1bit_18.inverter_2.pmos.2 550 200
p data[18] vdd Reg_32bit_15.Reg_1bit_18.net_3 24 200
| device Reg_32bit_15.Reg_1bit_18.inverter_2.pmos.3 550 200
p data[18] vdd Reg_32bit_15.Reg_1bit_18.net_3 24 200
| device Reg_32bit_15.Reg_1bit_18.inverter_2.pmos.4 550 200
p data[18] vdd Reg_32bit_15.Reg_1bit_18.net_3 24 200
| end Reg_32bit_15.Reg_1bit_18.inverter_2
| device Reg_32bit_15.Reg_1bit_18.nmos_1 730 230
n inR1[16] Reg_32bit_15.Reg_1bit_18.net_2 out1[18] 24 100
| device Reg_32bit_15.Reg_1bit_18.nmos_2 730 360
n inR2[16] Reg_32bit_15.Reg_1bit_18.net_2 out2[18] 24 100
| end Reg_32bit_15.Reg_1bit_18
| begin Reg_32bit_15.Reg_1bit_19 510 2590
| begin Reg_32bit_15.Reg_1bit_19.inverter 560 210
| device Reg_32bit_15.Reg_1bit_19.inverter.nmos 550 360
n Reg_32bit_15.Reg_1bit_19.net_2 gnd Reg_32bit_15.Reg_1bit_19.net_1 24 100
| device Reg_32bit_15.Reg_1bit_19.inverter.pmos 550 200
p Reg_32bit_15.Reg_1bit_19.net_2 vdd Reg_32bit_15.Reg_1bit_19.net_1 24 200
| end Reg_32bit_15.Reg_1bit_19.inverter
| device Reg_32bit_15.Reg_1bit_19.nmos.1 390 260
n w[16] Reg_32bit_15.Reg_1bit_19.net_3 Reg_32bit_15.Reg_1bit_19.net_1 24 100
| device Reg_32bit_15.Reg_1bit_19.nmos.2 390 260
n w[16] Reg_32bit_15.Reg_1bit_19.net_3 Reg_32bit_15.Reg_1bit_19.net_1 24 100
| device Reg_32bit_15.Reg_1bit_19.nmos.3 390 260
n w[16] Reg_32bit_15.Reg_1bit_19.net_3 Reg_32bit_15.Reg_1bit_19.net_1 24 100
| device Reg_32bit_15.Reg_1bit_19.nmos.4 390 260
n w[16] Reg_32bit_15.Reg_1bit_19.net_3 Reg_32bit_15.Reg_1bit_19.net_1 24 100
| begin Reg_32bit_15.Reg_1bit_19.inverter_1 550 380
| device Reg_32bit_15.Reg_1bit_19.inverter_1.nmos.1 550 360
n Reg_32bit_15.Reg_1bit_19.net_1 gnd Reg_32bit_15.Reg_1bit_19.net_2 24 100
| device Reg_32bit_15.Reg_1bit_19.inverter_1.nmos.2 550 360
n Reg_32bit_15.Reg_1bit_19.net_1 gnd Reg_32bit_15.Reg_1bit_19.net_2 24 100
| device Reg_32bit_15.Reg_1bit_19.inverter_1.nmos.3 550 360
n Reg_32bit_15.Reg_1bit_19.net_1 gnd Reg_32bit_15.Reg_1bit_19.net_2 24 100
| device Reg_32bit_15.Reg_1bit_19.inverter_1.nmos.4 550 360
n Reg_32bit_15.Reg_1bit_19.net_1 gnd Reg_32bit_15.Reg_1bit_19.net_2 24 100
| device Reg_32bit_15.Reg_1bit_19.inverter_1.pmos.1 550 200
p Reg_32bit_15.Reg_1bit_19.net_1 vdd Reg_32bit_15.Reg_1bit_19.net_2 24 200
| device Reg_32bit_15.Reg_1bit_19.inverter_1.pmos.2 550 200
p Reg_32bit_15.Reg_1bit_19.net_1 vdd Reg_32bit_15.Reg_1bit_19.net_2 24 200
| device Reg_32bit_15.Reg_1bit_19.inverter_1.pmos.3 550 200
p Reg_32bit_15.Reg_1bit_19.net_1 vdd Reg_32bit_15.Reg_1bit_19.net_2 24 200
| device Reg_32bit_15.Reg_1bit_19.inverter_1.pmos.4 550 200
p Reg_32bit_15.Reg_1bit_19.net_1 vdd Reg_32bit_15.Reg_1bit_19.net_2 24 200
| end Reg_32bit_15.Reg_1bit_19.inverter_1
| begin Reg_32bit_15.Reg_1bit_19.inverter_2 290 260
| device Reg_32bit_15.Reg_1bit_19.inverter_2.nmos.1 550 360
n data[19] gnd Reg_32bit_15.Reg_1bit_19.net_3 24 100
| device Reg_32bit_15.Reg_1bit_19.inverter_2.nmos.2 550 360
n data[19] gnd Reg_32bit_15.Reg_1bit_19.net_3 24 100
| device Reg_32bit_15.Reg_1bit_19.inverter_2.nmos.3 550 360
n data[19] gnd Reg_32bit_15.Reg_1bit_19.net_3 24 100
| device Reg_32bit_15.Reg_1bit_19.inverter_2.nmos.4 550 360
n data[19] gnd Reg_32bit_15.Reg_1bit_19.net_3 24 100
| device Reg_32bit_15.Reg_1bit_19.inverter_2.pmos.1 550 200
p data[19] vdd Reg_32bit_15.Reg_1bit_19.net_3 24 200
| device Reg_32bit_15.Reg_1bit_19.inverter_2.pmos.2 550 200
p data[19] vdd Reg_32bit_15.Reg_1bit_19.net_3 24 200
| device Reg_32bit_15.Reg_1bit_19.inverter_2.pmos.3 550 200
p data[19] vdd Reg_32bit_15.Reg_1bit_19.net_3 24 200
| device Reg_32bit_15.Reg_1bit_19.inverter_2.pmos.4 550 200
p data[19] vdd Reg_32bit_15.Reg_1bit_19.net_3 24 200
| end Reg_32bit_15.Reg_1bit_19.inverter_2
| device Reg_32bit_15.Reg_1bit_19.nmos_1 730 230
n inR1[16] Reg_32bit_15.Reg_1bit_19.net_2 out1[19] 24 100
| device Reg_32bit_15.Reg_1bit_19.nmos_2 730 360
n inR2[16] Reg_32bit_15.Reg_1bit_19.net_2 out2[19] 24 100
| end Reg_32bit_15.Reg_1bit_19
| begin Reg_32bit_15.Reg_1bit_20 510 2720
| begin Reg_32bit_15.Reg_1bit_20.inverter 560 210
| device Reg_32bit_15.Reg_1bit_20.inverter.nmos 550 360
n Reg_32bit_15.Reg_1bit_20.net_2 gnd Reg_32bit_15.Reg_1bit_20.net_1 24 100
| device Reg_32bit_15.Reg_1bit_20.inverter.pmos 550 200
p Reg_32bit_15.Reg_1bit_20.net_2 vdd Reg_32bit_15.Reg_1bit_20.net_1 24 200
| end Reg_32bit_15.Reg_1bit_20.inverter
| device Reg_32bit_15.Reg_1bit_20.nmos.1 390 260
n w[16] Reg_32bit_15.Reg_1bit_20.net_3 Reg_32bit_15.Reg_1bit_20.net_1 24 100
| device Reg_32bit_15.Reg_1bit_20.nmos.2 390 260
n w[16] Reg_32bit_15.Reg_1bit_20.net_3 Reg_32bit_15.Reg_1bit_20.net_1 24 100
| device Reg_32bit_15.Reg_1bit_20.nmos.3 390 260
n w[16] Reg_32bit_15.Reg_1bit_20.net_3 Reg_32bit_15.Reg_1bit_20.net_1 24 100
| device Reg_32bit_15.Reg_1bit_20.nmos.4 390 260
n w[16] Reg_32bit_15.Reg_1bit_20.net_3 Reg_32bit_15.Reg_1bit_20.net_1 24 100
| begin Reg_32bit_15.Reg_1bit_20.inverter_1 550 380
| device Reg_32bit_15.Reg_1bit_20.inverter_1.nmos.1 550 360
n Reg_32bit_15.Reg_1bit_20.net_1 gnd Reg_32bit_15.Reg_1bit_20.net_2 24 100
| device Reg_32bit_15.Reg_1bit_20.inverter_1.nmos.2 550 360
n Reg_32bit_15.Reg_1bit_20.net_1 gnd Reg_32bit_15.Reg_1bit_20.net_2 24 100
| device Reg_32bit_15.Reg_1bit_20.inverter_1.nmos.3 550 360
n Reg_32bit_15.Reg_1bit_20.net_1 gnd Reg_32bit_15.Reg_1bit_20.net_2 24 100
| device Reg_32bit_15.Reg_1bit_20.inverter_1.nmos.4 550 360
n Reg_32bit_15.Reg_1bit_20.net_1 gnd Reg_32bit_15.Reg_1bit_20.net_2 24 100
| device Reg_32bit_15.Reg_1bit_20.inverter_1.pmos.1 550 200
p Reg_32bit_15.Reg_1bit_20.net_1 vdd Reg_32bit_15.Reg_1bit_20.net_2 24 200
| device Reg_32bit_15.Reg_1bit_20.inverter_1.pmos.2 550 200
p Reg_32bit_15.Reg_1bit_20.net_1 vdd Reg_32bit_15.Reg_1bit_20.net_2 24 200
| device Reg_32bit_15.Reg_1bit_20.inverter_1.pmos.3 550 200
p Reg_32bit_15.Reg_1bit_20.net_1 vdd Reg_32bit_15.Reg_1bit_20.net_2 24 200
| device Reg_32bit_15.Reg_1bit_20.inverter_1.pmos.4 550 200
p Reg_32bit_15.Reg_1bit_20.net_1 vdd Reg_32bit_15.Reg_1bit_20.net_2 24 200
| end Reg_32bit_15.Reg_1bit_20.inverter_1
| begin Reg_32bit_15.Reg_1bit_20.inverter_2 290 260
| device Reg_32bit_15.Reg_1bit_20.inverter_2.nmos.1 550 360
n data[20] gnd Reg_32bit_15.Reg_1bit_20.net_3 24 100
| device Reg_32bit_15.Reg_1bit_20.inverter_2.nmos.2 550 360
n data[20] gnd Reg_32bit_15.Reg_1bit_20.net_3 24 100
| device Reg_32bit_15.Reg_1bit_20.inverter_2.nmos.3 550 360
n data[20] gnd Reg_32bit_15.Reg_1bit_20.net_3 24 100
| device Reg_32bit_15.Reg_1bit_20.inverter_2.nmos.4 550 360
n data[20] gnd Reg_32bit_15.Reg_1bit_20.net_3 24 100
| device Reg_32bit_15.Reg_1bit_20.inverter_2.pmos.1 550 200
p data[20] vdd Reg_32bit_15.Reg_1bit_20.net_3 24 200
| device Reg_32bit_15.Reg_1bit_20.inverter_2.pmos.2 550 200
p data[20] vdd Reg_32bit_15.Reg_1bit_20.net_3 24 200
| device Reg_32bit_15.Reg_1bit_20.inverter_2.pmos.3 550 200
p data[20] vdd Reg_32bit_15.Reg_1bit_20.net_3 24 200
| device Reg_32bit_15.Reg_1bit_20.inverter_2.pmos.4 550 200
p data[20] vdd Reg_32bit_15.Reg_1bit_20.net_3 24 200
| end Reg_32bit_15.Reg_1bit_20.inverter_2
| device Reg_32bit_15.Reg_1bit_20.nmos_1 730 230
n inR1[16] Reg_32bit_15.Reg_1bit_20.net_2 out1[20] 24 100
| device Reg_32bit_15.Reg_1bit_20.nmos_2 730 360
n inR2[16] Reg_32bit_15.Reg_1bit_20.net_2 out2[20] 24 100
| end Reg_32bit_15.Reg_1bit_20
| begin Reg_32bit_15.Reg_1bit_21 510 2850
| begin Reg_32bit_15.Reg_1bit_21.inverter 560 210
| device Reg_32bit_15.Reg_1bit_21.inverter.nmos 550 360
n Reg_32bit_15.Reg_1bit_21.net_2 gnd Reg_32bit_15.Reg_1bit_21.net_1 24 100
| device Reg_32bit_15.Reg_1bit_21.inverter.pmos 550 200
p Reg_32bit_15.Reg_1bit_21.net_2 vdd Reg_32bit_15.Reg_1bit_21.net_1 24 200
| end Reg_32bit_15.Reg_1bit_21.inverter
| device Reg_32bit_15.Reg_1bit_21.nmos.1 390 260
n w[16] Reg_32bit_15.Reg_1bit_21.net_3 Reg_32bit_15.Reg_1bit_21.net_1 24 100
| device Reg_32bit_15.Reg_1bit_21.nmos.2 390 260
n w[16] Reg_32bit_15.Reg_1bit_21.net_3 Reg_32bit_15.Reg_1bit_21.net_1 24 100
| device Reg_32bit_15.Reg_1bit_21.nmos.3 390 260
n w[16] Reg_32bit_15.Reg_1bit_21.net_3 Reg_32bit_15.Reg_1bit_21.net_1 24 100
| device Reg_32bit_15.Reg_1bit_21.nmos.4 390 260
n w[16] Reg_32bit_15.Reg_1bit_21.net_3 Reg_32bit_15.Reg_1bit_21.net_1 24 100
| begin Reg_32bit_15.Reg_1bit_21.inverter_1 550 380
| device Reg_32bit_15.Reg_1bit_21.inverter_1.nmos.1 550 360
n Reg_32bit_15.Reg_1bit_21.net_1 gnd Reg_32bit_15.Reg_1bit_21.net_2 24 100
| device Reg_32bit_15.Reg_1bit_21.inverter_1.nmos.2 550 360
n Reg_32bit_15.Reg_1bit_21.net_1 gnd Reg_32bit_15.Reg_1bit_21.net_2 24 100
| device Reg_32bit_15.Reg_1bit_21.inverter_1.nmos.3 550 360
n Reg_32bit_15.Reg_1bit_21.net_1 gnd Reg_32bit_15.Reg_1bit_21.net_2 24 100
| device Reg_32bit_15.Reg_1bit_21.inverter_1.nmos.4 550 360
n Reg_32bit_15.Reg_1bit_21.net_1 gnd Reg_32bit_15.Reg_1bit_21.net_2 24 100
| device Reg_32bit_15.Reg_1bit_21.inverter_1.pmos.1 550 200
p Reg_32bit_15.Reg_1bit_21.net_1 vdd Reg_32bit_15.Reg_1bit_21.net_2 24 200
| device Reg_32bit_15.Reg_1bit_21.inverter_1.pmos.2 550 200
p Reg_32bit_15.Reg_1bit_21.net_1 vdd Reg_32bit_15.Reg_1bit_21.net_2 24 200
| device Reg_32bit_15.Reg_1bit_21.inverter_1.pmos.3 550 200
p Reg_32bit_15.Reg_1bit_21.net_1 vdd Reg_32bit_15.Reg_1bit_21.net_2 24 200
| device Reg_32bit_15.Reg_1bit_21.inverter_1.pmos.4 550 200
p Reg_32bit_15.Reg_1bit_21.net_1 vdd Reg_32bit_15.Reg_1bit_21.net_2 24 200
| end Reg_32bit_15.Reg_1bit_21.inverter_1
| begin Reg_32bit_15.Reg_1bit_21.inverter_2 290 260
| device Reg_32bit_15.Reg_1bit_21.inverter_2.nmos.1 550 360
n data[21] gnd Reg_32bit_15.Reg_1bit_21.net_3 24 100
| device Reg_32bit_15.Reg_1bit_21.inverter_2.nmos.2 550 360
n data[21] gnd Reg_32bit_15.Reg_1bit_21.net_3 24 100
| device Reg_32bit_15.Reg_1bit_21.inverter_2.nmos.3 550 360
n data[21] gnd Reg_32bit_15.Reg_1bit_21.net_3 24 100
| device Reg_32bit_15.Reg_1bit_21.inverter_2.nmos.4 550 360
n data[21] gnd Reg_32bit_15.Reg_1bit_21.net_3 24 100
| device Reg_32bit_15.Reg_1bit_21.inverter_2.pmos.1 550 200
p data[21] vdd Reg_32bit_15.Reg_1bit_21.net_3 24 200
| device Reg_32bit_15.Reg_1bit_21.inverter_2.pmos.2 550 200
p data[21] vdd Reg_32bit_15.Reg_1bit_21.net_3 24 200
| device Reg_32bit_15.Reg_1bit_21.inverter_2.pmos.3 550 200
p data[21] vdd Reg_32bit_15.Reg_1bit_21.net_3 24 200
| device Reg_32bit_15.Reg_1bit_21.inverter_2.pmos.4 550 200
p data[21] vdd Reg_32bit_15.Reg_1bit_21.net_3 24 200
| end Reg_32bit_15.Reg_1bit_21.inverter_2
| device Reg_32bit_15.Reg_1bit_21.nmos_1 730 230
n inR1[16] Reg_32bit_15.Reg_1bit_21.net_2 out1[21] 24 100
| device Reg_32bit_15.Reg_1bit_21.nmos_2 730 360
n inR2[16] Reg_32bit_15.Reg_1bit_21.net_2 out2[21] 24 100
| end Reg_32bit_15.Reg_1bit_21
| begin Reg_32bit_15.Reg_1bit_22 510 2980
| begin Reg_32bit_15.Reg_1bit_22.inverter 560 210
| device Reg_32bit_15.Reg_1bit_22.inverter.nmos 550 360
n Reg_32bit_15.Reg_1bit_22.net_2 gnd Reg_32bit_15.Reg_1bit_22.net_1 24 100
| device Reg_32bit_15.Reg_1bit_22.inverter.pmos 550 200
p Reg_32bit_15.Reg_1bit_22.net_2 vdd Reg_32bit_15.Reg_1bit_22.net_1 24 200
| end Reg_32bit_15.Reg_1bit_22.inverter
| device Reg_32bit_15.Reg_1bit_22.nmos.1 390 260
n w[16] Reg_32bit_15.Reg_1bit_22.net_3 Reg_32bit_15.Reg_1bit_22.net_1 24 100
| device Reg_32bit_15.Reg_1bit_22.nmos.2 390 260
n w[16] Reg_32bit_15.Reg_1bit_22.net_3 Reg_32bit_15.Reg_1bit_22.net_1 24 100
| device Reg_32bit_15.Reg_1bit_22.nmos.3 390 260
n w[16] Reg_32bit_15.Reg_1bit_22.net_3 Reg_32bit_15.Reg_1bit_22.net_1 24 100
| device Reg_32bit_15.Reg_1bit_22.nmos.4 390 260
n w[16] Reg_32bit_15.Reg_1bit_22.net_3 Reg_32bit_15.Reg_1bit_22.net_1 24 100
| begin Reg_32bit_15.Reg_1bit_22.inverter_1 550 380
| device Reg_32bit_15.Reg_1bit_22.inverter_1.nmos.1 550 360
n Reg_32bit_15.Reg_1bit_22.net_1 gnd Reg_32bit_15.Reg_1bit_22.net_2 24 100
| device Reg_32bit_15.Reg_1bit_22.inverter_1.nmos.2 550 360
n Reg_32bit_15.Reg_1bit_22.net_1 gnd Reg_32bit_15.Reg_1bit_22.net_2 24 100
| device Reg_32bit_15.Reg_1bit_22.inverter_1.nmos.3 550 360
n Reg_32bit_15.Reg_1bit_22.net_1 gnd Reg_32bit_15.Reg_1bit_22.net_2 24 100
| device Reg_32bit_15.Reg_1bit_22.inverter_1.nmos.4 550 360
n Reg_32bit_15.Reg_1bit_22.net_1 gnd Reg_32bit_15.Reg_1bit_22.net_2 24 100
| device Reg_32bit_15.Reg_1bit_22.inverter_1.pmos.1 550 200
p Reg_32bit_15.Reg_1bit_22.net_1 vdd Reg_32bit_15.Reg_1bit_22.net_2 24 200
| device Reg_32bit_15.Reg_1bit_22.inverter_1.pmos.2 550 200
p Reg_32bit_15.Reg_1bit_22.net_1 vdd Reg_32bit_15.Reg_1bit_22.net_2 24 200
| device Reg_32bit_15.Reg_1bit_22.inverter_1.pmos.3 550 200
p Reg_32bit_15.Reg_1bit_22.net_1 vdd Reg_32bit_15.Reg_1bit_22.net_2 24 200
| device Reg_32bit_15.Reg_1bit_22.inverter_1.pmos.4 550 200
p Reg_32bit_15.Reg_1bit_22.net_1 vdd Reg_32bit_15.Reg_1bit_22.net_2 24 200
| end Reg_32bit_15.Reg_1bit_22.inverter_1
| begin Reg_32bit_15.Reg_1bit_22.inverter_2 290 260
| device Reg_32bit_15.Reg_1bit_22.inverter_2.nmos.1 550 360
n data[22] gnd Reg_32bit_15.Reg_1bit_22.net_3 24 100
| device Reg_32bit_15.Reg_1bit_22.inverter_2.nmos.2 550 360
n data[22] gnd Reg_32bit_15.Reg_1bit_22.net_3 24 100
| device Reg_32bit_15.Reg_1bit_22.inverter_2.nmos.3 550 360
n data[22] gnd Reg_32bit_15.Reg_1bit_22.net_3 24 100
| device Reg_32bit_15.Reg_1bit_22.inverter_2.nmos.4 550 360
n data[22] gnd Reg_32bit_15.Reg_1bit_22.net_3 24 100
| device Reg_32bit_15.Reg_1bit_22.inverter_2.pmos.1 550 200
p data[22] vdd Reg_32bit_15.Reg_1bit_22.net_3 24 200
| device Reg_32bit_15.Reg_1bit_22.inverter_2.pmos.2 550 200
p data[22] vdd Reg_32bit_15.Reg_1bit_22.net_3 24 200
| device Reg_32bit_15.Reg_1bit_22.inverter_2.pmos.3 550 200
p data[22] vdd Reg_32bit_15.Reg_1bit_22.net_3 24 200
| device Reg_32bit_15.Reg_1bit_22.inverter_2.pmos.4 550 200
p data[22] vdd Reg_32bit_15.Reg_1bit_22.net_3 24 200
| end Reg_32bit_15.Reg_1bit_22.inverter_2
| device Reg_32bit_15.Reg_1bit_22.nmos_1 730 230
n inR1[16] Reg_32bit_15.Reg_1bit_22.net_2 out1[22] 24 100
| device Reg_32bit_15.Reg_1bit_22.nmos_2 730 360
n inR2[16] Reg_32bit_15.Reg_1bit_22.net_2 out2[22] 24 100
| end Reg_32bit_15.Reg_1bit_22
| begin Reg_32bit_15.Reg_1bit_23 510 3110
| begin Reg_32bit_15.Reg_1bit_23.inverter 560 210
| device Reg_32bit_15.Reg_1bit_23.inverter.nmos 550 360
n Reg_32bit_15.Reg_1bit_23.net_2 gnd Reg_32bit_15.Reg_1bit_23.net_1 24 100
| device Reg_32bit_15.Reg_1bit_23.inverter.pmos 550 200
p Reg_32bit_15.Reg_1bit_23.net_2 vdd Reg_32bit_15.Reg_1bit_23.net_1 24 200
| end Reg_32bit_15.Reg_1bit_23.inverter
| device Reg_32bit_15.Reg_1bit_23.nmos.1 390 260
n w[16] Reg_32bit_15.Reg_1bit_23.net_3 Reg_32bit_15.Reg_1bit_23.net_1 24 100
| device Reg_32bit_15.Reg_1bit_23.nmos.2 390 260
n w[16] Reg_32bit_15.Reg_1bit_23.net_3 Reg_32bit_15.Reg_1bit_23.net_1 24 100
| device Reg_32bit_15.Reg_1bit_23.nmos.3 390 260
n w[16] Reg_32bit_15.Reg_1bit_23.net_3 Reg_32bit_15.Reg_1bit_23.net_1 24 100
| device Reg_32bit_15.Reg_1bit_23.nmos.4 390 260
n w[16] Reg_32bit_15.Reg_1bit_23.net_3 Reg_32bit_15.Reg_1bit_23.net_1 24 100
| begin Reg_32bit_15.Reg_1bit_23.inverter_1 550 380
| device Reg_32bit_15.Reg_1bit_23.inverter_1.nmos.1 550 360
n Reg_32bit_15.Reg_1bit_23.net_1 gnd Reg_32bit_15.Reg_1bit_23.net_2 24 100
| device Reg_32bit_15.Reg_1bit_23.inverter_1.nmos.2 550 360
n Reg_32bit_15.Reg_1bit_23.net_1 gnd Reg_32bit_15.Reg_1bit_23.net_2 24 100
| device Reg_32bit_15.Reg_1bit_23.inverter_1.nmos.3 550 360
n Reg_32bit_15.Reg_1bit_23.net_1 gnd Reg_32bit_15.Reg_1bit_23.net_2 24 100
| device Reg_32bit_15.Reg_1bit_23.inverter_1.nmos.4 550 360
n Reg_32bit_15.Reg_1bit_23.net_1 gnd Reg_32bit_15.Reg_1bit_23.net_2 24 100
| device Reg_32bit_15.Reg_1bit_23.inverter_1.pmos.1 550 200
p Reg_32bit_15.Reg_1bit_23.net_1 vdd Reg_32bit_15.Reg_1bit_23.net_2 24 200
| device Reg_32bit_15.Reg_1bit_23.inverter_1.pmos.2 550 200
p Reg_32bit_15.Reg_1bit_23.net_1 vdd Reg_32bit_15.Reg_1bit_23.net_2 24 200
| device Reg_32bit_15.Reg_1bit_23.inverter_1.pmos.3 550 200
p Reg_32bit_15.Reg_1bit_23.net_1 vdd Reg_32bit_15.Reg_1bit_23.net_2 24 200
| device Reg_32bit_15.Reg_1bit_23.inverter_1.pmos.4 550 200
p Reg_32bit_15.Reg_1bit_23.net_1 vdd Reg_32bit_15.Reg_1bit_23.net_2 24 200
| end Reg_32bit_15.Reg_1bit_23.inverter_1
| begin Reg_32bit_15.Reg_1bit_23.inverter_2 290 260
| device Reg_32bit_15.Reg_1bit_23.inverter_2.nmos.1 550 360
n data[23] gnd Reg_32bit_15.Reg_1bit_23.net_3 24 100
| device Reg_32bit_15.Reg_1bit_23.inverter_2.nmos.2 550 360
n data[23] gnd Reg_32bit_15.Reg_1bit_23.net_3 24 100
| device Reg_32bit_15.Reg_1bit_23.inverter_2.nmos.3 550 360
n data[23] gnd Reg_32bit_15.Reg_1bit_23.net_3 24 100
| device Reg_32bit_15.Reg_1bit_23.inverter_2.nmos.4 550 360
n data[23] gnd Reg_32bit_15.Reg_1bit_23.net_3 24 100
| device Reg_32bit_15.Reg_1bit_23.inverter_2.pmos.1 550 200
p data[23] vdd Reg_32bit_15.Reg_1bit_23.net_3 24 200
| device Reg_32bit_15.Reg_1bit_23.inverter_2.pmos.2 550 200
p data[23] vdd Reg_32bit_15.Reg_1bit_23.net_3 24 200
| device Reg_32bit_15.Reg_1bit_23.inverter_2.pmos.3 550 200
p data[23] vdd Reg_32bit_15.Reg_1bit_23.net_3 24 200
| device Reg_32bit_15.Reg_1bit_23.inverter_2.pmos.4 550 200
p data[23] vdd Reg_32bit_15.Reg_1bit_23.net_3 24 200
| end Reg_32bit_15.Reg_1bit_23.inverter_2
| device Reg_32bit_15.Reg_1bit_23.nmos_1 730 230
n inR1[16] Reg_32bit_15.Reg_1bit_23.net_2 out1[23] 24 100
| device Reg_32bit_15.Reg_1bit_23.nmos_2 730 360
n inR2[16] Reg_32bit_15.Reg_1bit_23.net_2 out2[23] 24 100
| end Reg_32bit_15.Reg_1bit_23
| begin Reg_32bit_15.Reg_1bit_24 510 3250
| begin Reg_32bit_15.Reg_1bit_24.inverter 560 210
| device Reg_32bit_15.Reg_1bit_24.inverter.nmos 550 360
n Reg_32bit_15.Reg_1bit_24.net_2 gnd Reg_32bit_15.Reg_1bit_24.net_1 24 100
| device Reg_32bit_15.Reg_1bit_24.inverter.pmos 550 200
p Reg_32bit_15.Reg_1bit_24.net_2 vdd Reg_32bit_15.Reg_1bit_24.net_1 24 200
| end Reg_32bit_15.Reg_1bit_24.inverter
| device Reg_32bit_15.Reg_1bit_24.nmos.1 390 260
n w[16] Reg_32bit_15.Reg_1bit_24.net_3 Reg_32bit_15.Reg_1bit_24.net_1 24 100
| device Reg_32bit_15.Reg_1bit_24.nmos.2 390 260
n w[16] Reg_32bit_15.Reg_1bit_24.net_3 Reg_32bit_15.Reg_1bit_24.net_1 24 100
| device Reg_32bit_15.Reg_1bit_24.nmos.3 390 260
n w[16] Reg_32bit_15.Reg_1bit_24.net_3 Reg_32bit_15.Reg_1bit_24.net_1 24 100
| device Reg_32bit_15.Reg_1bit_24.nmos.4 390 260
n w[16] Reg_32bit_15.Reg_1bit_24.net_3 Reg_32bit_15.Reg_1bit_24.net_1 24 100
| begin Reg_32bit_15.Reg_1bit_24.inverter_1 550 380
| device Reg_32bit_15.Reg_1bit_24.inverter_1.nmos.1 550 360
n Reg_32bit_15.Reg_1bit_24.net_1 gnd Reg_32bit_15.Reg_1bit_24.net_2 24 100
| device Reg_32bit_15.Reg_1bit_24.inverter_1.nmos.2 550 360
n Reg_32bit_15.Reg_1bit_24.net_1 gnd Reg_32bit_15.Reg_1bit_24.net_2 24 100
| device Reg_32bit_15.Reg_1bit_24.inverter_1.nmos.3 550 360
n Reg_32bit_15.Reg_1bit_24.net_1 gnd Reg_32bit_15.Reg_1bit_24.net_2 24 100
| device Reg_32bit_15.Reg_1bit_24.inverter_1.nmos.4 550 360
n Reg_32bit_15.Reg_1bit_24.net_1 gnd Reg_32bit_15.Reg_1bit_24.net_2 24 100
| device Reg_32bit_15.Reg_1bit_24.inverter_1.pmos.1 550 200
p Reg_32bit_15.Reg_1bit_24.net_1 vdd Reg_32bit_15.Reg_1bit_24.net_2 24 200
| device Reg_32bit_15.Reg_1bit_24.inverter_1.pmos.2 550 200
p Reg_32bit_15.Reg_1bit_24.net_1 vdd Reg_32bit_15.Reg_1bit_24.net_2 24 200
| device Reg_32bit_15.Reg_1bit_24.inverter_1.pmos.3 550 200
p Reg_32bit_15.Reg_1bit_24.net_1 vdd Reg_32bit_15.Reg_1bit_24.net_2 24 200
| device Reg_32bit_15.Reg_1bit_24.inverter_1.pmos.4 550 200
p Reg_32bit_15.Reg_1bit_24.net_1 vdd Reg_32bit_15.Reg_1bit_24.net_2 24 200
| end Reg_32bit_15.Reg_1bit_24.inverter_1
| begin Reg_32bit_15.Reg_1bit_24.inverter_2 290 260
| device Reg_32bit_15.Reg_1bit_24.inverter_2.nmos.1 550 360
n data[24] gnd Reg_32bit_15.Reg_1bit_24.net_3 24 100
| device Reg_32bit_15.Reg_1bit_24.inverter_2.nmos.2 550 360
n data[24] gnd Reg_32bit_15.Reg_1bit_24.net_3 24 100
| device Reg_32bit_15.Reg_1bit_24.inverter_2.nmos.3 550 360
n data[24] gnd Reg_32bit_15.Reg_1bit_24.net_3 24 100
| device Reg_32bit_15.Reg_1bit_24.inverter_2.nmos.4 550 360
n data[24] gnd Reg_32bit_15.Reg_1bit_24.net_3 24 100
| device Reg_32bit_15.Reg_1bit_24.inverter_2.pmos.1 550 200
p data[24] vdd Reg_32bit_15.Reg_1bit_24.net_3 24 200
| device Reg_32bit_15.Reg_1bit_24.inverter_2.pmos.2 550 200
p data[24] vdd Reg_32bit_15.Reg_1bit_24.net_3 24 200
| device Reg_32bit_15.Reg_1bit_24.inverter_2.pmos.3 550 200
p data[24] vdd Reg_32bit_15.Reg_1bit_24.net_3 24 200
| device Reg_32bit_15.Reg_1bit_24.inverter_2.pmos.4 550 200
p data[24] vdd Reg_32bit_15.Reg_1bit_24.net_3 24 200
| end Reg_32bit_15.Reg_1bit_24.inverter_2
| device Reg_32bit_15.Reg_1bit_24.nmos_1 730 230
n inR1[16] Reg_32bit_15.Reg_1bit_24.net_2 out1[24] 24 100
| device Reg_32bit_15.Reg_1bit_24.nmos_2 730 360
n inR2[16] Reg_32bit_15.Reg_1bit_24.net_2 out2[24] 24 100
| end Reg_32bit_15.Reg_1bit_24
| begin Reg_32bit_15.Reg_1bit_25 510 3380
| begin Reg_32bit_15.Reg_1bit_25.inverter 560 210
| device Reg_32bit_15.Reg_1bit_25.inverter.nmos 550 360
n Reg_32bit_15.Reg_1bit_25.net_2 gnd Reg_32bit_15.Reg_1bit_25.net_1 24 100
| device Reg_32bit_15.Reg_1bit_25.inverter.pmos 550 200
p Reg_32bit_15.Reg_1bit_25.net_2 vdd Reg_32bit_15.Reg_1bit_25.net_1 24 200
| end Reg_32bit_15.Reg_1bit_25.inverter
| device Reg_32bit_15.Reg_1bit_25.nmos.1 390 260
n w[16] Reg_32bit_15.Reg_1bit_25.net_3 Reg_32bit_15.Reg_1bit_25.net_1 24 100
| device Reg_32bit_15.Reg_1bit_25.nmos.2 390 260
n w[16] Reg_32bit_15.Reg_1bit_25.net_3 Reg_32bit_15.Reg_1bit_25.net_1 24 100
| device Reg_32bit_15.Reg_1bit_25.nmos.3 390 260
n w[16] Reg_32bit_15.Reg_1bit_25.net_3 Reg_32bit_15.Reg_1bit_25.net_1 24 100
| device Reg_32bit_15.Reg_1bit_25.nmos.4 390 260
n w[16] Reg_32bit_15.Reg_1bit_25.net_3 Reg_32bit_15.Reg_1bit_25.net_1 24 100
| begin Reg_32bit_15.Reg_1bit_25.inverter_1 550 380
| device Reg_32bit_15.Reg_1bit_25.inverter_1.nmos.1 550 360
n Reg_32bit_15.Reg_1bit_25.net_1 gnd Reg_32bit_15.Reg_1bit_25.net_2 24 100
| device Reg_32bit_15.Reg_1bit_25.inverter_1.nmos.2 550 360
n Reg_32bit_15.Reg_1bit_25.net_1 gnd Reg_32bit_15.Reg_1bit_25.net_2 24 100
| device Reg_32bit_15.Reg_1bit_25.inverter_1.nmos.3 550 360
n Reg_32bit_15.Reg_1bit_25.net_1 gnd Reg_32bit_15.Reg_1bit_25.net_2 24 100
| device Reg_32bit_15.Reg_1bit_25.inverter_1.nmos.4 550 360
n Reg_32bit_15.Reg_1bit_25.net_1 gnd Reg_32bit_15.Reg_1bit_25.net_2 24 100
| device Reg_32bit_15.Reg_1bit_25.inverter_1.pmos.1 550 200
p Reg_32bit_15.Reg_1bit_25.net_1 vdd Reg_32bit_15.Reg_1bit_25.net_2 24 200
| device Reg_32bit_15.Reg_1bit_25.inverter_1.pmos.2 550 200
p Reg_32bit_15.Reg_1bit_25.net_1 vdd Reg_32bit_15.Reg_1bit_25.net_2 24 200
| device Reg_32bit_15.Reg_1bit_25.inverter_1.pmos.3 550 200
p Reg_32bit_15.Reg_1bit_25.net_1 vdd Reg_32bit_15.Reg_1bit_25.net_2 24 200
| device Reg_32bit_15.Reg_1bit_25.inverter_1.pmos.4 550 200
p Reg_32bit_15.Reg_1bit_25.net_1 vdd Reg_32bit_15.Reg_1bit_25.net_2 24 200
| end Reg_32bit_15.Reg_1bit_25.inverter_1
| begin Reg_32bit_15.Reg_1bit_25.inverter_2 290 260
| device Reg_32bit_15.Reg_1bit_25.inverter_2.nmos.1 550 360
n data[25] gnd Reg_32bit_15.Reg_1bit_25.net_3 24 100
| device Reg_32bit_15.Reg_1bit_25.inverter_2.nmos.2 550 360
n data[25] gnd Reg_32bit_15.Reg_1bit_25.net_3 24 100
| device Reg_32bit_15.Reg_1bit_25.inverter_2.nmos.3 550 360
n data[25] gnd Reg_32bit_15.Reg_1bit_25.net_3 24 100
| device Reg_32bit_15.Reg_1bit_25.inverter_2.nmos.4 550 360
n data[25] gnd Reg_32bit_15.Reg_1bit_25.net_3 24 100
| device Reg_32bit_15.Reg_1bit_25.inverter_2.pmos.1 550 200
p data[25] vdd Reg_32bit_15.Reg_1bit_25.net_3 24 200
| device Reg_32bit_15.Reg_1bit_25.inverter_2.pmos.2 550 200
p data[25] vdd Reg_32bit_15.Reg_1bit_25.net_3 24 200
| device Reg_32bit_15.Reg_1bit_25.inverter_2.pmos.3 550 200
p data[25] vdd Reg_32bit_15.Reg_1bit_25.net_3 24 200
| device Reg_32bit_15.Reg_1bit_25.inverter_2.pmos.4 550 200
p data[25] vdd Reg_32bit_15.Reg_1bit_25.net_3 24 200
| end Reg_32bit_15.Reg_1bit_25.inverter_2
| device Reg_32bit_15.Reg_1bit_25.nmos_1 730 230
n inR1[16] Reg_32bit_15.Reg_1bit_25.net_2 out1[25] 24 100
| device Reg_32bit_15.Reg_1bit_25.nmos_2 730 360
n inR2[16] Reg_32bit_15.Reg_1bit_25.net_2 out2[25] 24 100
| end Reg_32bit_15.Reg_1bit_25
| begin Reg_32bit_15.Reg_1bit_26 510 3510
| begin Reg_32bit_15.Reg_1bit_26.inverter 560 210
| device Reg_32bit_15.Reg_1bit_26.inverter.nmos 550 360
n Reg_32bit_15.Reg_1bit_26.net_2 gnd Reg_32bit_15.Reg_1bit_26.net_1 24 100
| device Reg_32bit_15.Reg_1bit_26.inverter.pmos 550 200
p Reg_32bit_15.Reg_1bit_26.net_2 vdd Reg_32bit_15.Reg_1bit_26.net_1 24 200
| end Reg_32bit_15.Reg_1bit_26.inverter
| device Reg_32bit_15.Reg_1bit_26.nmos.1 390 260
n w[16] Reg_32bit_15.Reg_1bit_26.net_3 Reg_32bit_15.Reg_1bit_26.net_1 24 100
| device Reg_32bit_15.Reg_1bit_26.nmos.2 390 260
n w[16] Reg_32bit_15.Reg_1bit_26.net_3 Reg_32bit_15.Reg_1bit_26.net_1 24 100
| device Reg_32bit_15.Reg_1bit_26.nmos.3 390 260
n w[16] Reg_32bit_15.Reg_1bit_26.net_3 Reg_32bit_15.Reg_1bit_26.net_1 24 100
| device Reg_32bit_15.Reg_1bit_26.nmos.4 390 260
n w[16] Reg_32bit_15.Reg_1bit_26.net_3 Reg_32bit_15.Reg_1bit_26.net_1 24 100
| begin Reg_32bit_15.Reg_1bit_26.inverter_1 550 380
| device Reg_32bit_15.Reg_1bit_26.inverter_1.nmos.1 550 360
n Reg_32bit_15.Reg_1bit_26.net_1 gnd Reg_32bit_15.Reg_1bit_26.net_2 24 100
| device Reg_32bit_15.Reg_1bit_26.inverter_1.nmos.2 550 360
n Reg_32bit_15.Reg_1bit_26.net_1 gnd Reg_32bit_15.Reg_1bit_26.net_2 24 100
| device Reg_32bit_15.Reg_1bit_26.inverter_1.nmos.3 550 360
n Reg_32bit_15.Reg_1bit_26.net_1 gnd Reg_32bit_15.Reg_1bit_26.net_2 24 100
| device Reg_32bit_15.Reg_1bit_26.inverter_1.nmos.4 550 360
n Reg_32bit_15.Reg_1bit_26.net_1 gnd Reg_32bit_15.Reg_1bit_26.net_2 24 100
| device Reg_32bit_15.Reg_1bit_26.inverter_1.pmos.1 550 200
p Reg_32bit_15.Reg_1bit_26.net_1 vdd Reg_32bit_15.Reg_1bit_26.net_2 24 200
| device Reg_32bit_15.Reg_1bit_26.inverter_1.pmos.2 550 200
p Reg_32bit_15.Reg_1bit_26.net_1 vdd Reg_32bit_15.Reg_1bit_26.net_2 24 200
| device Reg_32bit_15.Reg_1bit_26.inverter_1.pmos.3 550 200
p Reg_32bit_15.Reg_1bit_26.net_1 vdd Reg_32bit_15.Reg_1bit_26.net_2 24 200
| device Reg_32bit_15.Reg_1bit_26.inverter_1.pmos.4 550 200
p Reg_32bit_15.Reg_1bit_26.net_1 vdd Reg_32bit_15.Reg_1bit_26.net_2 24 200
| end Reg_32bit_15.Reg_1bit_26.inverter_1
| begin Reg_32bit_15.Reg_1bit_26.inverter_2 290 260
| device Reg_32bit_15.Reg_1bit_26.inverter_2.nmos.1 550 360
n data[26] gnd Reg_32bit_15.Reg_1bit_26.net_3 24 100
| device Reg_32bit_15.Reg_1bit_26.inverter_2.nmos.2 550 360
n data[26] gnd Reg_32bit_15.Reg_1bit_26.net_3 24 100
| device Reg_32bit_15.Reg_1bit_26.inverter_2.nmos.3 550 360
n data[26] gnd Reg_32bit_15.Reg_1bit_26.net_3 24 100
| device Reg_32bit_15.Reg_1bit_26.inverter_2.nmos.4 550 360
n data[26] gnd Reg_32bit_15.Reg_1bit_26.net_3 24 100
| device Reg_32bit_15.Reg_1bit_26.inverter_2.pmos.1 550 200
p data[26] vdd Reg_32bit_15.Reg_1bit_26.net_3 24 200
| device Reg_32bit_15.Reg_1bit_26.inverter_2.pmos.2 550 200
p data[26] vdd Reg_32bit_15.Reg_1bit_26.net_3 24 200
| device Reg_32bit_15.Reg_1bit_26.inverter_2.pmos.3 550 200
p data[26] vdd Reg_32bit_15.Reg_1bit_26.net_3 24 200
| device Reg_32bit_15.Reg_1bit_26.inverter_2.pmos.4 550 200
p data[26] vdd Reg_32bit_15.Reg_1bit_26.net_3 24 200
| end Reg_32bit_15.Reg_1bit_26.inverter_2
| device Reg_32bit_15.Reg_1bit_26.nmos_1 730 230
n inR1[16] Reg_32bit_15.Reg_1bit_26.net_2 out1[26] 24 100
| device Reg_32bit_15.Reg_1bit_26.nmos_2 730 360
n inR2[16] Reg_32bit_15.Reg_1bit_26.net_2 out2[26] 24 100
| end Reg_32bit_15.Reg_1bit_26
| begin Reg_32bit_15.Reg_1bit_27 510 3640
| begin Reg_32bit_15.Reg_1bit_27.inverter 560 210
| device Reg_32bit_15.Reg_1bit_27.inverter.nmos 550 360
n Reg_32bit_15.Reg_1bit_27.net_2 gnd Reg_32bit_15.Reg_1bit_27.net_1 24 100
| device Reg_32bit_15.Reg_1bit_27.inverter.pmos 550 200
p Reg_32bit_15.Reg_1bit_27.net_2 vdd Reg_32bit_15.Reg_1bit_27.net_1 24 200
| end Reg_32bit_15.Reg_1bit_27.inverter
| device Reg_32bit_15.Reg_1bit_27.nmos.1 390 260
n w[16] Reg_32bit_15.Reg_1bit_27.net_3 Reg_32bit_15.Reg_1bit_27.net_1 24 100
| device Reg_32bit_15.Reg_1bit_27.nmos.2 390 260
n w[16] Reg_32bit_15.Reg_1bit_27.net_3 Reg_32bit_15.Reg_1bit_27.net_1 24 100
| device Reg_32bit_15.Reg_1bit_27.nmos.3 390 260
n w[16] Reg_32bit_15.Reg_1bit_27.net_3 Reg_32bit_15.Reg_1bit_27.net_1 24 100
| device Reg_32bit_15.Reg_1bit_27.nmos.4 390 260
n w[16] Reg_32bit_15.Reg_1bit_27.net_3 Reg_32bit_15.Reg_1bit_27.net_1 24 100
| begin Reg_32bit_15.Reg_1bit_27.inverter_1 550 380
| device Reg_32bit_15.Reg_1bit_27.inverter_1.nmos.1 550 360
n Reg_32bit_15.Reg_1bit_27.net_1 gnd Reg_32bit_15.Reg_1bit_27.net_2 24 100
| device Reg_32bit_15.Reg_1bit_27.inverter_1.nmos.2 550 360
n Reg_32bit_15.Reg_1bit_27.net_1 gnd Reg_32bit_15.Reg_1bit_27.net_2 24 100
| device Reg_32bit_15.Reg_1bit_27.inverter_1.nmos.3 550 360
n Reg_32bit_15.Reg_1bit_27.net_1 gnd Reg_32bit_15.Reg_1bit_27.net_2 24 100
| device Reg_32bit_15.Reg_1bit_27.inverter_1.nmos.4 550 360
n Reg_32bit_15.Reg_1bit_27.net_1 gnd Reg_32bit_15.Reg_1bit_27.net_2 24 100
| device Reg_32bit_15.Reg_1bit_27.inverter_1.pmos.1 550 200
p Reg_32bit_15.Reg_1bit_27.net_1 vdd Reg_32bit_15.Reg_1bit_27.net_2 24 200
| device Reg_32bit_15.Reg_1bit_27.inverter_1.pmos.2 550 200
p Reg_32bit_15.Reg_1bit_27.net_1 vdd Reg_32bit_15.Reg_1bit_27.net_2 24 200
| device Reg_32bit_15.Reg_1bit_27.inverter_1.pmos.3 550 200
p Reg_32bit_15.Reg_1bit_27.net_1 vdd Reg_32bit_15.Reg_1bit_27.net_2 24 200
| device Reg_32bit_15.Reg_1bit_27.inverter_1.pmos.4 550 200
p Reg_32bit_15.Reg_1bit_27.net_1 vdd Reg_32bit_15.Reg_1bit_27.net_2 24 200
| end Reg_32bit_15.Reg_1bit_27.inverter_1
| begin Reg_32bit_15.Reg_1bit_27.inverter_2 290 260
| device Reg_32bit_15.Reg_1bit_27.inverter_2.nmos.1 550 360
n data[27] gnd Reg_32bit_15.Reg_1bit_27.net_3 24 100
| device Reg_32bit_15.Reg_1bit_27.inverter_2.nmos.2 550 360
n data[27] gnd Reg_32bit_15.Reg_1bit_27.net_3 24 100
| device Reg_32bit_15.Reg_1bit_27.inverter_2.nmos.3 550 360
n data[27] gnd Reg_32bit_15.Reg_1bit_27.net_3 24 100
| device Reg_32bit_15.Reg_1bit_27.inverter_2.nmos.4 550 360
n data[27] gnd Reg_32bit_15.Reg_1bit_27.net_3 24 100
| device Reg_32bit_15.Reg_1bit_27.inverter_2.pmos.1 550 200
p data[27] vdd Reg_32bit_15.Reg_1bit_27.net_3 24 200
| device Reg_32bit_15.Reg_1bit_27.inverter_2.pmos.2 550 200
p data[27] vdd Reg_32bit_15.Reg_1bit_27.net_3 24 200
| device Reg_32bit_15.Reg_1bit_27.inverter_2.pmos.3 550 200
p data[27] vdd Reg_32bit_15.Reg_1bit_27.net_3 24 200
| device Reg_32bit_15.Reg_1bit_27.inverter_2.pmos.4 550 200
p data[27] vdd Reg_32bit_15.Reg_1bit_27.net_3 24 200
| end Reg_32bit_15.Reg_1bit_27.inverter_2
| device Reg_32bit_15.Reg_1bit_27.nmos_1 730 230
n inR1[16] Reg_32bit_15.Reg_1bit_27.net_2 out1[27] 24 100
| device Reg_32bit_15.Reg_1bit_27.nmos_2 730 360
n inR2[16] Reg_32bit_15.Reg_1bit_27.net_2 out2[27] 24 100
| end Reg_32bit_15.Reg_1bit_27
| begin Reg_32bit_15.Reg_1bit_28 510 3770
| begin Reg_32bit_15.Reg_1bit_28.inverter 560 210
| device Reg_32bit_15.Reg_1bit_28.inverter.nmos 550 360
n Reg_32bit_15.Reg_1bit_28.net_2 gnd Reg_32bit_15.Reg_1bit_28.net_1 24 100
| device Reg_32bit_15.Reg_1bit_28.inverter.pmos 550 200
p Reg_32bit_15.Reg_1bit_28.net_2 vdd Reg_32bit_15.Reg_1bit_28.net_1 24 200
| end Reg_32bit_15.Reg_1bit_28.inverter
| device Reg_32bit_15.Reg_1bit_28.nmos.1 390 260
n w[16] Reg_32bit_15.Reg_1bit_28.net_3 Reg_32bit_15.Reg_1bit_28.net_1 24 100
| device Reg_32bit_15.Reg_1bit_28.nmos.2 390 260
n w[16] Reg_32bit_15.Reg_1bit_28.net_3 Reg_32bit_15.Reg_1bit_28.net_1 24 100
| device Reg_32bit_15.Reg_1bit_28.nmos.3 390 260
n w[16] Reg_32bit_15.Reg_1bit_28.net_3 Reg_32bit_15.Reg_1bit_28.net_1 24 100
| device Reg_32bit_15.Reg_1bit_28.nmos.4 390 260
n w[16] Reg_32bit_15.Reg_1bit_28.net_3 Reg_32bit_15.Reg_1bit_28.net_1 24 100
| begin Reg_32bit_15.Reg_1bit_28.inverter_1 550 380
| device Reg_32bit_15.Reg_1bit_28.inverter_1.nmos.1 550 360
n Reg_32bit_15.Reg_1bit_28.net_1 gnd Reg_32bit_15.Reg_1bit_28.net_2 24 100
| device Reg_32bit_15.Reg_1bit_28.inverter_1.nmos.2 550 360
n Reg_32bit_15.Reg_1bit_28.net_1 gnd Reg_32bit_15.Reg_1bit_28.net_2 24 100
| device Reg_32bit_15.Reg_1bit_28.inverter_1.nmos.3 550 360
n Reg_32bit_15.Reg_1bit_28.net_1 gnd Reg_32bit_15.Reg_1bit_28.net_2 24 100
| device Reg_32bit_15.Reg_1bit_28.inverter_1.nmos.4 550 360
n Reg_32bit_15.Reg_1bit_28.net_1 gnd Reg_32bit_15.Reg_1bit_28.net_2 24 100
| device Reg_32bit_15.Reg_1bit_28.inverter_1.pmos.1 550 200
p Reg_32bit_15.Reg_1bit_28.net_1 vdd Reg_32bit_15.Reg_1bit_28.net_2 24 200
| device Reg_32bit_15.Reg_1bit_28.inverter_1.pmos.2 550 200
p Reg_32bit_15.Reg_1bit_28.net_1 vdd Reg_32bit_15.Reg_1bit_28.net_2 24 200
| device Reg_32bit_15.Reg_1bit_28.inverter_1.pmos.3 550 200
p Reg_32bit_15.Reg_1bit_28.net_1 vdd Reg_32bit_15.Reg_1bit_28.net_2 24 200
| device Reg_32bit_15.Reg_1bit_28.inverter_1.pmos.4 550 200
p Reg_32bit_15.Reg_1bit_28.net_1 vdd Reg_32bit_15.Reg_1bit_28.net_2 24 200
| end Reg_32bit_15.Reg_1bit_28.inverter_1
| begin Reg_32bit_15.Reg_1bit_28.inverter_2 290 260
| device Reg_32bit_15.Reg_1bit_28.inverter_2.nmos.1 550 360
n data[28] gnd Reg_32bit_15.Reg_1bit_28.net_3 24 100
| device Reg_32bit_15.Reg_1bit_28.inverter_2.nmos.2 550 360
n data[28] gnd Reg_32bit_15.Reg_1bit_28.net_3 24 100
| device Reg_32bit_15.Reg_1bit_28.inverter_2.nmos.3 550 360
n data[28] gnd Reg_32bit_15.Reg_1bit_28.net_3 24 100
| device Reg_32bit_15.Reg_1bit_28.inverter_2.nmos.4 550 360
n data[28] gnd Reg_32bit_15.Reg_1bit_28.net_3 24 100
| device Reg_32bit_15.Reg_1bit_28.inverter_2.pmos.1 550 200
p data[28] vdd Reg_32bit_15.Reg_1bit_28.net_3 24 200
| device Reg_32bit_15.Reg_1bit_28.inverter_2.pmos.2 550 200
p data[28] vdd Reg_32bit_15.Reg_1bit_28.net_3 24 200
| device Reg_32bit_15.Reg_1bit_28.inverter_2.pmos.3 550 200
p data[28] vdd Reg_32bit_15.Reg_1bit_28.net_3 24 200
| device Reg_32bit_15.Reg_1bit_28.inverter_2.pmos.4 550 200
p data[28] vdd Reg_32bit_15.Reg_1bit_28.net_3 24 200
| end Reg_32bit_15.Reg_1bit_28.inverter_2
| device Reg_32bit_15.Reg_1bit_28.nmos_1 730 230
n inR1[16] Reg_32bit_15.Reg_1bit_28.net_2 out1[28] 24 100
| device Reg_32bit_15.Reg_1bit_28.nmos_2 730 360
n inR2[16] Reg_32bit_15.Reg_1bit_28.net_2 out2[28] 24 100
| end Reg_32bit_15.Reg_1bit_28
| begin Reg_32bit_15.Reg_1bit_29 510 3900
| begin Reg_32bit_15.Reg_1bit_29.inverter 560 210
| device Reg_32bit_15.Reg_1bit_29.inverter.nmos 550 360
n Reg_32bit_15.Reg_1bit_29.net_2 gnd Reg_32bit_15.Reg_1bit_29.net_1 24 100
| device Reg_32bit_15.Reg_1bit_29.inverter.pmos 550 200
p Reg_32bit_15.Reg_1bit_29.net_2 vdd Reg_32bit_15.Reg_1bit_29.net_1 24 200
| end Reg_32bit_15.Reg_1bit_29.inverter
| device Reg_32bit_15.Reg_1bit_29.nmos.1 390 260
n w[16] Reg_32bit_15.Reg_1bit_29.net_3 Reg_32bit_15.Reg_1bit_29.net_1 24 100
| device Reg_32bit_15.Reg_1bit_29.nmos.2 390 260
n w[16] Reg_32bit_15.Reg_1bit_29.net_3 Reg_32bit_15.Reg_1bit_29.net_1 24 100
| device Reg_32bit_15.Reg_1bit_29.nmos.3 390 260
n w[16] Reg_32bit_15.Reg_1bit_29.net_3 Reg_32bit_15.Reg_1bit_29.net_1 24 100
| device Reg_32bit_15.Reg_1bit_29.nmos.4 390 260
n w[16] Reg_32bit_15.Reg_1bit_29.net_3 Reg_32bit_15.Reg_1bit_29.net_1 24 100
| begin Reg_32bit_15.Reg_1bit_29.inverter_1 550 380
| device Reg_32bit_15.Reg_1bit_29.inverter_1.nmos.1 550 360
n Reg_32bit_15.Reg_1bit_29.net_1 gnd Reg_32bit_15.Reg_1bit_29.net_2 24 100
| device Reg_32bit_15.Reg_1bit_29.inverter_1.nmos.2 550 360
n Reg_32bit_15.Reg_1bit_29.net_1 gnd Reg_32bit_15.Reg_1bit_29.net_2 24 100
| device Reg_32bit_15.Reg_1bit_29.inverter_1.nmos.3 550 360
n Reg_32bit_15.Reg_1bit_29.net_1 gnd Reg_32bit_15.Reg_1bit_29.net_2 24 100
| device Reg_32bit_15.Reg_1bit_29.inverter_1.nmos.4 550 360
n Reg_32bit_15.Reg_1bit_29.net_1 gnd Reg_32bit_15.Reg_1bit_29.net_2 24 100
| device Reg_32bit_15.Reg_1bit_29.inverter_1.pmos.1 550 200
p Reg_32bit_15.Reg_1bit_29.net_1 vdd Reg_32bit_15.Reg_1bit_29.net_2 24 200
| device Reg_32bit_15.Reg_1bit_29.inverter_1.pmos.2 550 200
p Reg_32bit_15.Reg_1bit_29.net_1 vdd Reg_32bit_15.Reg_1bit_29.net_2 24 200
| device Reg_32bit_15.Reg_1bit_29.inverter_1.pmos.3 550 200
p Reg_32bit_15.Reg_1bit_29.net_1 vdd Reg_32bit_15.Reg_1bit_29.net_2 24 200
| device Reg_32bit_15.Reg_1bit_29.inverter_1.pmos.4 550 200
p Reg_32bit_15.Reg_1bit_29.net_1 vdd Reg_32bit_15.Reg_1bit_29.net_2 24 200
| end Reg_32bit_15.Reg_1bit_29.inverter_1
| begin Reg_32bit_15.Reg_1bit_29.inverter_2 290 260
| device Reg_32bit_15.Reg_1bit_29.inverter_2.nmos.1 550 360
n data[29] gnd Reg_32bit_15.Reg_1bit_29.net_3 24 100
| device Reg_32bit_15.Reg_1bit_29.inverter_2.nmos.2 550 360
n data[29] gnd Reg_32bit_15.Reg_1bit_29.net_3 24 100
| device Reg_32bit_15.Reg_1bit_29.inverter_2.nmos.3 550 360
n data[29] gnd Reg_32bit_15.Reg_1bit_29.net_3 24 100
| device Reg_32bit_15.Reg_1bit_29.inverter_2.nmos.4 550 360
n data[29] gnd Reg_32bit_15.Reg_1bit_29.net_3 24 100
| device Reg_32bit_15.Reg_1bit_29.inverter_2.pmos.1 550 200
p data[29] vdd Reg_32bit_15.Reg_1bit_29.net_3 24 200
| device Reg_32bit_15.Reg_1bit_29.inverter_2.pmos.2 550 200
p data[29] vdd Reg_32bit_15.Reg_1bit_29.net_3 24 200
| device Reg_32bit_15.Reg_1bit_29.inverter_2.pmos.3 550 200
p data[29] vdd Reg_32bit_15.Reg_1bit_29.net_3 24 200
| device Reg_32bit_15.Reg_1bit_29.inverter_2.pmos.4 550 200
p data[29] vdd Reg_32bit_15.Reg_1bit_29.net_3 24 200
| end Reg_32bit_15.Reg_1bit_29.inverter_2
| device Reg_32bit_15.Reg_1bit_29.nmos_1 730 230
n inR1[16] Reg_32bit_15.Reg_1bit_29.net_2 out1[29] 24 100
| device Reg_32bit_15.Reg_1bit_29.nmos_2 730 360
n inR2[16] Reg_32bit_15.Reg_1bit_29.net_2 out2[29] 24 100
| end Reg_32bit_15.Reg_1bit_29
| begin Reg_32bit_15.Reg_1bit_30 510 4030
| begin Reg_32bit_15.Reg_1bit_30.inverter 560 210
| device Reg_32bit_15.Reg_1bit_30.inverter.nmos 550 360
n Reg_32bit_15.Reg_1bit_30.net_2 gnd Reg_32bit_15.Reg_1bit_30.net_1 24 100
| device Reg_32bit_15.Reg_1bit_30.inverter.pmos 550 200
p Reg_32bit_15.Reg_1bit_30.net_2 vdd Reg_32bit_15.Reg_1bit_30.net_1 24 200
| end Reg_32bit_15.Reg_1bit_30.inverter
| device Reg_32bit_15.Reg_1bit_30.nmos.1 390 260
n w[16] Reg_32bit_15.Reg_1bit_30.net_3 Reg_32bit_15.Reg_1bit_30.net_1 24 100
| device Reg_32bit_15.Reg_1bit_30.nmos.2 390 260
n w[16] Reg_32bit_15.Reg_1bit_30.net_3 Reg_32bit_15.Reg_1bit_30.net_1 24 100
| device Reg_32bit_15.Reg_1bit_30.nmos.3 390 260
n w[16] Reg_32bit_15.Reg_1bit_30.net_3 Reg_32bit_15.Reg_1bit_30.net_1 24 100
| device Reg_32bit_15.Reg_1bit_30.nmos.4 390 260
n w[16] Reg_32bit_15.Reg_1bit_30.net_3 Reg_32bit_15.Reg_1bit_30.net_1 24 100
| begin Reg_32bit_15.Reg_1bit_30.inverter_1 550 380
| device Reg_32bit_15.Reg_1bit_30.inverter_1.nmos.1 550 360
n Reg_32bit_15.Reg_1bit_30.net_1 gnd Reg_32bit_15.Reg_1bit_30.net_2 24 100
| device Reg_32bit_15.Reg_1bit_30.inverter_1.nmos.2 550 360
n Reg_32bit_15.Reg_1bit_30.net_1 gnd Reg_32bit_15.Reg_1bit_30.net_2 24 100
| device Reg_32bit_15.Reg_1bit_30.inverter_1.nmos.3 550 360
n Reg_32bit_15.Reg_1bit_30.net_1 gnd Reg_32bit_15.Reg_1bit_30.net_2 24 100
| device Reg_32bit_15.Reg_1bit_30.inverter_1.nmos.4 550 360
n Reg_32bit_15.Reg_1bit_30.net_1 gnd Reg_32bit_15.Reg_1bit_30.net_2 24 100
| device Reg_32bit_15.Reg_1bit_30.inverter_1.pmos.1 550 200
p Reg_32bit_15.Reg_1bit_30.net_1 vdd Reg_32bit_15.Reg_1bit_30.net_2 24 200
| device Reg_32bit_15.Reg_1bit_30.inverter_1.pmos.2 550 200
p Reg_32bit_15.Reg_1bit_30.net_1 vdd Reg_32bit_15.Reg_1bit_30.net_2 24 200
| device Reg_32bit_15.Reg_1bit_30.inverter_1.pmos.3 550 200
p Reg_32bit_15.Reg_1bit_30.net_1 vdd Reg_32bit_15.Reg_1bit_30.net_2 24 200
| device Reg_32bit_15.Reg_1bit_30.inverter_1.pmos.4 550 200
p Reg_32bit_15.Reg_1bit_30.net_1 vdd Reg_32bit_15.Reg_1bit_30.net_2 24 200
| end Reg_32bit_15.Reg_1bit_30.inverter_1
| begin Reg_32bit_15.Reg_1bit_30.inverter_2 290 260
| device Reg_32bit_15.Reg_1bit_30.inverter_2.nmos.1 550 360
n data[30] gnd Reg_32bit_15.Reg_1bit_30.net_3 24 100
| device Reg_32bit_15.Reg_1bit_30.inverter_2.nmos.2 550 360
n data[30] gnd Reg_32bit_15.Reg_1bit_30.net_3 24 100
| device Reg_32bit_15.Reg_1bit_30.inverter_2.nmos.3 550 360
n data[30] gnd Reg_32bit_15.Reg_1bit_30.net_3 24 100
| device Reg_32bit_15.Reg_1bit_30.inverter_2.nmos.4 550 360
n data[30] gnd Reg_32bit_15.Reg_1bit_30.net_3 24 100
| device Reg_32bit_15.Reg_1bit_30.inverter_2.pmos.1 550 200
p data[30] vdd Reg_32bit_15.Reg_1bit_30.net_3 24 200
| device Reg_32bit_15.Reg_1bit_30.inverter_2.pmos.2 550 200
p data[30] vdd Reg_32bit_15.Reg_1bit_30.net_3 24 200
| device Reg_32bit_15.Reg_1bit_30.inverter_2.pmos.3 550 200
p data[30] vdd Reg_32bit_15.Reg_1bit_30.net_3 24 200
| device Reg_32bit_15.Reg_1bit_30.inverter_2.pmos.4 550 200
p data[30] vdd Reg_32bit_15.Reg_1bit_30.net_3 24 200
| end Reg_32bit_15.Reg_1bit_30.inverter_2
| device Reg_32bit_15.Reg_1bit_30.nmos_1 730 230
n inR1[16] Reg_32bit_15.Reg_1bit_30.net_2 out1[30] 24 100
| device Reg_32bit_15.Reg_1bit_30.nmos_2 730 360
n inR2[16] Reg_32bit_15.Reg_1bit_30.net_2 out2[30] 24 100
| end Reg_32bit_15.Reg_1bit_30
| begin Reg_32bit_15.Reg_1bit_31 510 4160
| begin Reg_32bit_15.Reg_1bit_31.inverter 560 210
| device Reg_32bit_15.Reg_1bit_31.inverter.nmos 550 360
n Reg_32bit_15.Reg_1bit_31.net_2 gnd Reg_32bit_15.Reg_1bit_31.net_1 24 100
| device Reg_32bit_15.Reg_1bit_31.inverter.pmos 550 200
p Reg_32bit_15.Reg_1bit_31.net_2 vdd Reg_32bit_15.Reg_1bit_31.net_1 24 200
| end Reg_32bit_15.Reg_1bit_31.inverter
| device Reg_32bit_15.Reg_1bit_31.nmos.1 390 260
n w[16] Reg_32bit_15.Reg_1bit_31.net_3 Reg_32bit_15.Reg_1bit_31.net_1 24 100
| device Reg_32bit_15.Reg_1bit_31.nmos.2 390 260
n w[16] Reg_32bit_15.Reg_1bit_31.net_3 Reg_32bit_15.Reg_1bit_31.net_1 24 100
| device Reg_32bit_15.Reg_1bit_31.nmos.3 390 260
n w[16] Reg_32bit_15.Reg_1bit_31.net_3 Reg_32bit_15.Reg_1bit_31.net_1 24 100
| device Reg_32bit_15.Reg_1bit_31.nmos.4 390 260
n w[16] Reg_32bit_15.Reg_1bit_31.net_3 Reg_32bit_15.Reg_1bit_31.net_1 24 100
| begin Reg_32bit_15.Reg_1bit_31.inverter_1 550 380
| device Reg_32bit_15.Reg_1bit_31.inverter_1.nmos.1 550 360
n Reg_32bit_15.Reg_1bit_31.net_1 gnd Reg_32bit_15.Reg_1bit_31.net_2 24 100
| device Reg_32bit_15.Reg_1bit_31.inverter_1.nmos.2 550 360
n Reg_32bit_15.Reg_1bit_31.net_1 gnd Reg_32bit_15.Reg_1bit_31.net_2 24 100
| device Reg_32bit_15.Reg_1bit_31.inverter_1.nmos.3 550 360
n Reg_32bit_15.Reg_1bit_31.net_1 gnd Reg_32bit_15.Reg_1bit_31.net_2 24 100
| device Reg_32bit_15.Reg_1bit_31.inverter_1.nmos.4 550 360
n Reg_32bit_15.Reg_1bit_31.net_1 gnd Reg_32bit_15.Reg_1bit_31.net_2 24 100
| device Reg_32bit_15.Reg_1bit_31.inverter_1.pmos.1 550 200
p Reg_32bit_15.Reg_1bit_31.net_1 vdd Reg_32bit_15.Reg_1bit_31.net_2 24 200
| device Reg_32bit_15.Reg_1bit_31.inverter_1.pmos.2 550 200
p Reg_32bit_15.Reg_1bit_31.net_1 vdd Reg_32bit_15.Reg_1bit_31.net_2 24 200
| device Reg_32bit_15.Reg_1bit_31.inverter_1.pmos.3 550 200
p Reg_32bit_15.Reg_1bit_31.net_1 vdd Reg_32bit_15.Reg_1bit_31.net_2 24 200
| device Reg_32bit_15.Reg_1bit_31.inverter_1.pmos.4 550 200
p Reg_32bit_15.Reg_1bit_31.net_1 vdd Reg_32bit_15.Reg_1bit_31.net_2 24 200
| end Reg_32bit_15.Reg_1bit_31.inverter_1
| begin Reg_32bit_15.Reg_1bit_31.inverter_2 290 260
| device Reg_32bit_15.Reg_1bit_31.inverter_2.nmos.1 550 360
n data[31] gnd Reg_32bit_15.Reg_1bit_31.net_3 24 100
| device Reg_32bit_15.Reg_1bit_31.inverter_2.nmos.2 550 360
n data[31] gnd Reg_32bit_15.Reg_1bit_31.net_3 24 100
| device Reg_32bit_15.Reg_1bit_31.inverter_2.nmos.3 550 360
n data[31] gnd Reg_32bit_15.Reg_1bit_31.net_3 24 100
| device Reg_32bit_15.Reg_1bit_31.inverter_2.nmos.4 550 360
n data[31] gnd Reg_32bit_15.Reg_1bit_31.net_3 24 100
| device Reg_32bit_15.Reg_1bit_31.inverter_2.pmos.1 550 200
p data[31] vdd Reg_32bit_15.Reg_1bit_31.net_3 24 200
| device Reg_32bit_15.Reg_1bit_31.inverter_2.pmos.2 550 200
p data[31] vdd Reg_32bit_15.Reg_1bit_31.net_3 24 200
| device Reg_32bit_15.Reg_1bit_31.inverter_2.pmos.3 550 200
p data[31] vdd Reg_32bit_15.Reg_1bit_31.net_3 24 200
| device Reg_32bit_15.Reg_1bit_31.inverter_2.pmos.4 550 200
p data[31] vdd Reg_32bit_15.Reg_1bit_31.net_3 24 200
| end Reg_32bit_15.Reg_1bit_31.inverter_2
| device Reg_32bit_15.Reg_1bit_31.nmos_1 730 230
n inR1[16] Reg_32bit_15.Reg_1bit_31.net_2 out1[31] 24 100
| device Reg_32bit_15.Reg_1bit_31.nmos_2 730 360
n inR2[16] Reg_32bit_15.Reg_1bit_31.net_2 out2[31] 24 100
| end Reg_32bit_15.Reg_1bit_31
| end Reg_32bit_15
| begin Reg_32bit_16 940 1980
| begin Reg_32bit_16.Reg_1bit 510 100
| begin Reg_32bit_16.Reg_1bit.inverter 560 210
| device Reg_32bit_16.Reg_1bit.inverter.nmos 550 360
n Reg_32bit_16.Reg_1bit.net_2 gnd Reg_32bit_16.Reg_1bit.net_1 24 100
| device Reg_32bit_16.Reg_1bit.inverter.pmos 550 200
p Reg_32bit_16.Reg_1bit.net_2 vdd Reg_32bit_16.Reg_1bit.net_1 24 200
| end Reg_32bit_16.Reg_1bit.inverter
| device Reg_32bit_16.Reg_1bit.nmos.1 390 260
n w[17] Reg_32bit_16.Reg_1bit.net_3 Reg_32bit_16.Reg_1bit.net_1 24 100
| device Reg_32bit_16.Reg_1bit.nmos.2 390 260
n w[17] Reg_32bit_16.Reg_1bit.net_3 Reg_32bit_16.Reg_1bit.net_1 24 100
| device Reg_32bit_16.Reg_1bit.nmos.3 390 260
n w[17] Reg_32bit_16.Reg_1bit.net_3 Reg_32bit_16.Reg_1bit.net_1 24 100
| device Reg_32bit_16.Reg_1bit.nmos.4 390 260
n w[17] Reg_32bit_16.Reg_1bit.net_3 Reg_32bit_16.Reg_1bit.net_1 24 100
| begin Reg_32bit_16.Reg_1bit.inverter_1 550 380
| device Reg_32bit_16.Reg_1bit.inverter_1.nmos.1 550 360
n Reg_32bit_16.Reg_1bit.net_1 gnd Reg_32bit_16.Reg_1bit.net_2 24 100
| device Reg_32bit_16.Reg_1bit.inverter_1.nmos.2 550 360
n Reg_32bit_16.Reg_1bit.net_1 gnd Reg_32bit_16.Reg_1bit.net_2 24 100
| device Reg_32bit_16.Reg_1bit.inverter_1.nmos.3 550 360
n Reg_32bit_16.Reg_1bit.net_1 gnd Reg_32bit_16.Reg_1bit.net_2 24 100
| device Reg_32bit_16.Reg_1bit.inverter_1.nmos.4 550 360
n Reg_32bit_16.Reg_1bit.net_1 gnd Reg_32bit_16.Reg_1bit.net_2 24 100
| device Reg_32bit_16.Reg_1bit.inverter_1.pmos.1 550 200
p Reg_32bit_16.Reg_1bit.net_1 vdd Reg_32bit_16.Reg_1bit.net_2 24 200
| device Reg_32bit_16.Reg_1bit.inverter_1.pmos.2 550 200
p Reg_32bit_16.Reg_1bit.net_1 vdd Reg_32bit_16.Reg_1bit.net_2 24 200
| device Reg_32bit_16.Reg_1bit.inverter_1.pmos.3 550 200
p Reg_32bit_16.Reg_1bit.net_1 vdd Reg_32bit_16.Reg_1bit.net_2 24 200
| device Reg_32bit_16.Reg_1bit.inverter_1.pmos.4 550 200
p Reg_32bit_16.Reg_1bit.net_1 vdd Reg_32bit_16.Reg_1bit.net_2 24 200
| end Reg_32bit_16.Reg_1bit.inverter_1
| begin Reg_32bit_16.Reg_1bit.inverter_2 290 260
| device Reg_32bit_16.Reg_1bit.inverter_2.nmos.1 550 360
n data[0] gnd Reg_32bit_16.Reg_1bit.net_3 24 100
| device Reg_32bit_16.Reg_1bit.inverter_2.nmos.2 550 360
n data[0] gnd Reg_32bit_16.Reg_1bit.net_3 24 100
| device Reg_32bit_16.Reg_1bit.inverter_2.nmos.3 550 360
n data[0] gnd Reg_32bit_16.Reg_1bit.net_3 24 100
| device Reg_32bit_16.Reg_1bit.inverter_2.nmos.4 550 360
n data[0] gnd Reg_32bit_16.Reg_1bit.net_3 24 100
| device Reg_32bit_16.Reg_1bit.inverter_2.pmos.1 550 200
p data[0] vdd Reg_32bit_16.Reg_1bit.net_3 24 200
| device Reg_32bit_16.Reg_1bit.inverter_2.pmos.2 550 200
p data[0] vdd Reg_32bit_16.Reg_1bit.net_3 24 200
| device Reg_32bit_16.Reg_1bit.inverter_2.pmos.3 550 200
p data[0] vdd Reg_32bit_16.Reg_1bit.net_3 24 200
| device Reg_32bit_16.Reg_1bit.inverter_2.pmos.4 550 200
p data[0] vdd Reg_32bit_16.Reg_1bit.net_3 24 200
| end Reg_32bit_16.Reg_1bit.inverter_2
| device Reg_32bit_16.Reg_1bit.nmos_1 730 230
n inR1[17] Reg_32bit_16.Reg_1bit.net_2 out1[0] 24 100
| device Reg_32bit_16.Reg_1bit.nmos_2 730 360
n inR2[17] Reg_32bit_16.Reg_1bit.net_2 out2[0] 24 100
| end Reg_32bit_16.Reg_1bit
| begin Reg_32bit_16.Reg_1bit_1 510 230
| begin Reg_32bit_16.Reg_1bit_1.inverter 560 210
| device Reg_32bit_16.Reg_1bit_1.inverter.nmos 550 360
n Reg_32bit_16.Reg_1bit_1.net_2 gnd Reg_32bit_16.Reg_1bit_1.net_1 24 100
| device Reg_32bit_16.Reg_1bit_1.inverter.pmos 550 200
p Reg_32bit_16.Reg_1bit_1.net_2 vdd Reg_32bit_16.Reg_1bit_1.net_1 24 200
| end Reg_32bit_16.Reg_1bit_1.inverter
| device Reg_32bit_16.Reg_1bit_1.nmos.1 390 260
n w[17] Reg_32bit_16.Reg_1bit_1.net_3 Reg_32bit_16.Reg_1bit_1.net_1 24 100
| device Reg_32bit_16.Reg_1bit_1.nmos.2 390 260
n w[17] Reg_32bit_16.Reg_1bit_1.net_3 Reg_32bit_16.Reg_1bit_1.net_1 24 100
| device Reg_32bit_16.Reg_1bit_1.nmos.3 390 260
n w[17] Reg_32bit_16.Reg_1bit_1.net_3 Reg_32bit_16.Reg_1bit_1.net_1 24 100
| device Reg_32bit_16.Reg_1bit_1.nmos.4 390 260
n w[17] Reg_32bit_16.Reg_1bit_1.net_3 Reg_32bit_16.Reg_1bit_1.net_1 24 100
| begin Reg_32bit_16.Reg_1bit_1.inverter_1 550 380
| device Reg_32bit_16.Reg_1bit_1.inverter_1.nmos.1 550 360
n Reg_32bit_16.Reg_1bit_1.net_1 gnd Reg_32bit_16.Reg_1bit_1.net_2 24 100
| device Reg_32bit_16.Reg_1bit_1.inverter_1.nmos.2 550 360
n Reg_32bit_16.Reg_1bit_1.net_1 gnd Reg_32bit_16.Reg_1bit_1.net_2 24 100
| device Reg_32bit_16.Reg_1bit_1.inverter_1.nmos.3 550 360
n Reg_32bit_16.Reg_1bit_1.net_1 gnd Reg_32bit_16.Reg_1bit_1.net_2 24 100
| device Reg_32bit_16.Reg_1bit_1.inverter_1.nmos.4 550 360
n Reg_32bit_16.Reg_1bit_1.net_1 gnd Reg_32bit_16.Reg_1bit_1.net_2 24 100
| device Reg_32bit_16.Reg_1bit_1.inverter_1.pmos.1 550 200
p Reg_32bit_16.Reg_1bit_1.net_1 vdd Reg_32bit_16.Reg_1bit_1.net_2 24 200
| device Reg_32bit_16.Reg_1bit_1.inverter_1.pmos.2 550 200
p Reg_32bit_16.Reg_1bit_1.net_1 vdd Reg_32bit_16.Reg_1bit_1.net_2 24 200
| device Reg_32bit_16.Reg_1bit_1.inverter_1.pmos.3 550 200
p Reg_32bit_16.Reg_1bit_1.net_1 vdd Reg_32bit_16.Reg_1bit_1.net_2 24 200
| device Reg_32bit_16.Reg_1bit_1.inverter_1.pmos.4 550 200
p Reg_32bit_16.Reg_1bit_1.net_1 vdd Reg_32bit_16.Reg_1bit_1.net_2 24 200
| end Reg_32bit_16.Reg_1bit_1.inverter_1
| begin Reg_32bit_16.Reg_1bit_1.inverter_2 290 260
| device Reg_32bit_16.Reg_1bit_1.inverter_2.nmos.1 550 360
n data[1] gnd Reg_32bit_16.Reg_1bit_1.net_3 24 100
| device Reg_32bit_16.Reg_1bit_1.inverter_2.nmos.2 550 360
n data[1] gnd Reg_32bit_16.Reg_1bit_1.net_3 24 100
| device Reg_32bit_16.Reg_1bit_1.inverter_2.nmos.3 550 360
n data[1] gnd Reg_32bit_16.Reg_1bit_1.net_3 24 100
| device Reg_32bit_16.Reg_1bit_1.inverter_2.nmos.4 550 360
n data[1] gnd Reg_32bit_16.Reg_1bit_1.net_3 24 100
| device Reg_32bit_16.Reg_1bit_1.inverter_2.pmos.1 550 200
p data[1] vdd Reg_32bit_16.Reg_1bit_1.net_3 24 200
| device Reg_32bit_16.Reg_1bit_1.inverter_2.pmos.2 550 200
p data[1] vdd Reg_32bit_16.Reg_1bit_1.net_3 24 200
| device Reg_32bit_16.Reg_1bit_1.inverter_2.pmos.3 550 200
p data[1] vdd Reg_32bit_16.Reg_1bit_1.net_3 24 200
| device Reg_32bit_16.Reg_1bit_1.inverter_2.pmos.4 550 200
p data[1] vdd Reg_32bit_16.Reg_1bit_1.net_3 24 200
| end Reg_32bit_16.Reg_1bit_1.inverter_2
| device Reg_32bit_16.Reg_1bit_1.nmos_1 730 230
n inR1[17] Reg_32bit_16.Reg_1bit_1.net_2 out1[1] 24 100
| device Reg_32bit_16.Reg_1bit_1.nmos_2 730 360
n inR2[17] Reg_32bit_16.Reg_1bit_1.net_2 out2[1] 24 100
| end Reg_32bit_16.Reg_1bit_1
| begin Reg_32bit_16.Reg_1bit_2 510 360
| begin Reg_32bit_16.Reg_1bit_2.inverter 560 210
| device Reg_32bit_16.Reg_1bit_2.inverter.nmos 550 360
n Reg_32bit_16.Reg_1bit_2.net_2 gnd Reg_32bit_16.Reg_1bit_2.net_1 24 100
| device Reg_32bit_16.Reg_1bit_2.inverter.pmos 550 200
p Reg_32bit_16.Reg_1bit_2.net_2 vdd Reg_32bit_16.Reg_1bit_2.net_1 24 200
| end Reg_32bit_16.Reg_1bit_2.inverter
| device Reg_32bit_16.Reg_1bit_2.nmos.1 390 260
n w[17] Reg_32bit_16.Reg_1bit_2.net_3 Reg_32bit_16.Reg_1bit_2.net_1 24 100
| device Reg_32bit_16.Reg_1bit_2.nmos.2 390 260
n w[17] Reg_32bit_16.Reg_1bit_2.net_3 Reg_32bit_16.Reg_1bit_2.net_1 24 100
| device Reg_32bit_16.Reg_1bit_2.nmos.3 390 260
n w[17] Reg_32bit_16.Reg_1bit_2.net_3 Reg_32bit_16.Reg_1bit_2.net_1 24 100
| device Reg_32bit_16.Reg_1bit_2.nmos.4 390 260
n w[17] Reg_32bit_16.Reg_1bit_2.net_3 Reg_32bit_16.Reg_1bit_2.net_1 24 100
| begin Reg_32bit_16.Reg_1bit_2.inverter_1 550 380
| device Reg_32bit_16.Reg_1bit_2.inverter_1.nmos.1 550 360
n Reg_32bit_16.Reg_1bit_2.net_1 gnd Reg_32bit_16.Reg_1bit_2.net_2 24 100
| device Reg_32bit_16.Reg_1bit_2.inverter_1.nmos.2 550 360
n Reg_32bit_16.Reg_1bit_2.net_1 gnd Reg_32bit_16.Reg_1bit_2.net_2 24 100
| device Reg_32bit_16.Reg_1bit_2.inverter_1.nmos.3 550 360
n Reg_32bit_16.Reg_1bit_2.net_1 gnd Reg_32bit_16.Reg_1bit_2.net_2 24 100
| device Reg_32bit_16.Reg_1bit_2.inverter_1.nmos.4 550 360
n Reg_32bit_16.Reg_1bit_2.net_1 gnd Reg_32bit_16.Reg_1bit_2.net_2 24 100
| device Reg_32bit_16.Reg_1bit_2.inverter_1.pmos.1 550 200
p Reg_32bit_16.Reg_1bit_2.net_1 vdd Reg_32bit_16.Reg_1bit_2.net_2 24 200
| device Reg_32bit_16.Reg_1bit_2.inverter_1.pmos.2 550 200
p Reg_32bit_16.Reg_1bit_2.net_1 vdd Reg_32bit_16.Reg_1bit_2.net_2 24 200
| device Reg_32bit_16.Reg_1bit_2.inverter_1.pmos.3 550 200
p Reg_32bit_16.Reg_1bit_2.net_1 vdd Reg_32bit_16.Reg_1bit_2.net_2 24 200
| device Reg_32bit_16.Reg_1bit_2.inverter_1.pmos.4 550 200
p Reg_32bit_16.Reg_1bit_2.net_1 vdd Reg_32bit_16.Reg_1bit_2.net_2 24 200
| end Reg_32bit_16.Reg_1bit_2.inverter_1
| begin Reg_32bit_16.Reg_1bit_2.inverter_2 290 260
| device Reg_32bit_16.Reg_1bit_2.inverter_2.nmos.1 550 360
n data[2] gnd Reg_32bit_16.Reg_1bit_2.net_3 24 100
| device Reg_32bit_16.Reg_1bit_2.inverter_2.nmos.2 550 360
n data[2] gnd Reg_32bit_16.Reg_1bit_2.net_3 24 100
| device Reg_32bit_16.Reg_1bit_2.inverter_2.nmos.3 550 360
n data[2] gnd Reg_32bit_16.Reg_1bit_2.net_3 24 100
| device Reg_32bit_16.Reg_1bit_2.inverter_2.nmos.4 550 360
n data[2] gnd Reg_32bit_16.Reg_1bit_2.net_3 24 100
| device Reg_32bit_16.Reg_1bit_2.inverter_2.pmos.1 550 200
p data[2] vdd Reg_32bit_16.Reg_1bit_2.net_3 24 200
| device Reg_32bit_16.Reg_1bit_2.inverter_2.pmos.2 550 200
p data[2] vdd Reg_32bit_16.Reg_1bit_2.net_3 24 200
| device Reg_32bit_16.Reg_1bit_2.inverter_2.pmos.3 550 200
p data[2] vdd Reg_32bit_16.Reg_1bit_2.net_3 24 200
| device Reg_32bit_16.Reg_1bit_2.inverter_2.pmos.4 550 200
p data[2] vdd Reg_32bit_16.Reg_1bit_2.net_3 24 200
| end Reg_32bit_16.Reg_1bit_2.inverter_2
| device Reg_32bit_16.Reg_1bit_2.nmos_1 730 230
n inR1[17] Reg_32bit_16.Reg_1bit_2.net_2 out1[2] 24 100
| device Reg_32bit_16.Reg_1bit_2.nmos_2 730 360
n inR2[17] Reg_32bit_16.Reg_1bit_2.net_2 out2[2] 24 100
| end Reg_32bit_16.Reg_1bit_2
| begin Reg_32bit_16.Reg_1bit_3 510 490
| begin Reg_32bit_16.Reg_1bit_3.inverter 560 210
| device Reg_32bit_16.Reg_1bit_3.inverter.nmos 550 360
n Reg_32bit_16.Reg_1bit_3.net_2 gnd Reg_32bit_16.Reg_1bit_3.net_1 24 100
| device Reg_32bit_16.Reg_1bit_3.inverter.pmos 550 200
p Reg_32bit_16.Reg_1bit_3.net_2 vdd Reg_32bit_16.Reg_1bit_3.net_1 24 200
| end Reg_32bit_16.Reg_1bit_3.inverter
| device Reg_32bit_16.Reg_1bit_3.nmos.1 390 260
n w[17] Reg_32bit_16.Reg_1bit_3.net_3 Reg_32bit_16.Reg_1bit_3.net_1 24 100
| device Reg_32bit_16.Reg_1bit_3.nmos.2 390 260
n w[17] Reg_32bit_16.Reg_1bit_3.net_3 Reg_32bit_16.Reg_1bit_3.net_1 24 100
| device Reg_32bit_16.Reg_1bit_3.nmos.3 390 260
n w[17] Reg_32bit_16.Reg_1bit_3.net_3 Reg_32bit_16.Reg_1bit_3.net_1 24 100
| device Reg_32bit_16.Reg_1bit_3.nmos.4 390 260
n w[17] Reg_32bit_16.Reg_1bit_3.net_3 Reg_32bit_16.Reg_1bit_3.net_1 24 100
| begin Reg_32bit_16.Reg_1bit_3.inverter_1 550 380
| device Reg_32bit_16.Reg_1bit_3.inverter_1.nmos.1 550 360
n Reg_32bit_16.Reg_1bit_3.net_1 gnd Reg_32bit_16.Reg_1bit_3.net_2 24 100
| device Reg_32bit_16.Reg_1bit_3.inverter_1.nmos.2 550 360
n Reg_32bit_16.Reg_1bit_3.net_1 gnd Reg_32bit_16.Reg_1bit_3.net_2 24 100
| device Reg_32bit_16.Reg_1bit_3.inverter_1.nmos.3 550 360
n Reg_32bit_16.Reg_1bit_3.net_1 gnd Reg_32bit_16.Reg_1bit_3.net_2 24 100
| device Reg_32bit_16.Reg_1bit_3.inverter_1.nmos.4 550 360
n Reg_32bit_16.Reg_1bit_3.net_1 gnd Reg_32bit_16.Reg_1bit_3.net_2 24 100
| device Reg_32bit_16.Reg_1bit_3.inverter_1.pmos.1 550 200
p Reg_32bit_16.Reg_1bit_3.net_1 vdd Reg_32bit_16.Reg_1bit_3.net_2 24 200
| device Reg_32bit_16.Reg_1bit_3.inverter_1.pmos.2 550 200
p Reg_32bit_16.Reg_1bit_3.net_1 vdd Reg_32bit_16.Reg_1bit_3.net_2 24 200
| device Reg_32bit_16.Reg_1bit_3.inverter_1.pmos.3 550 200
p Reg_32bit_16.Reg_1bit_3.net_1 vdd Reg_32bit_16.Reg_1bit_3.net_2 24 200
| device Reg_32bit_16.Reg_1bit_3.inverter_1.pmos.4 550 200
p Reg_32bit_16.Reg_1bit_3.net_1 vdd Reg_32bit_16.Reg_1bit_3.net_2 24 200
| end Reg_32bit_16.Reg_1bit_3.inverter_1
| begin Reg_32bit_16.Reg_1bit_3.inverter_2 290 260
| device Reg_32bit_16.Reg_1bit_3.inverter_2.nmos.1 550 360
n data[3] gnd Reg_32bit_16.Reg_1bit_3.net_3 24 100
| device Reg_32bit_16.Reg_1bit_3.inverter_2.nmos.2 550 360
n data[3] gnd Reg_32bit_16.Reg_1bit_3.net_3 24 100
| device Reg_32bit_16.Reg_1bit_3.inverter_2.nmos.3 550 360
n data[3] gnd Reg_32bit_16.Reg_1bit_3.net_3 24 100
| device Reg_32bit_16.Reg_1bit_3.inverter_2.nmos.4 550 360
n data[3] gnd Reg_32bit_16.Reg_1bit_3.net_3 24 100
| device Reg_32bit_16.Reg_1bit_3.inverter_2.pmos.1 550 200
p data[3] vdd Reg_32bit_16.Reg_1bit_3.net_3 24 200
| device Reg_32bit_16.Reg_1bit_3.inverter_2.pmos.2 550 200
p data[3] vdd Reg_32bit_16.Reg_1bit_3.net_3 24 200
| device Reg_32bit_16.Reg_1bit_3.inverter_2.pmos.3 550 200
p data[3] vdd Reg_32bit_16.Reg_1bit_3.net_3 24 200
| device Reg_32bit_16.Reg_1bit_3.inverter_2.pmos.4 550 200
p data[3] vdd Reg_32bit_16.Reg_1bit_3.net_3 24 200
| end Reg_32bit_16.Reg_1bit_3.inverter_2
| device Reg_32bit_16.Reg_1bit_3.nmos_1 730 230
n inR1[17] Reg_32bit_16.Reg_1bit_3.net_2 out1[3] 24 100
| device Reg_32bit_16.Reg_1bit_3.nmos_2 730 360
n inR2[17] Reg_32bit_16.Reg_1bit_3.net_2 out2[3] 24 100
| end Reg_32bit_16.Reg_1bit_3
| begin Reg_32bit_16.Reg_1bit_4 510 620
| begin Reg_32bit_16.Reg_1bit_4.inverter 560 210
| device Reg_32bit_16.Reg_1bit_4.inverter.nmos 550 360
n Reg_32bit_16.Reg_1bit_4.net_2 gnd Reg_32bit_16.Reg_1bit_4.net_1 24 100
| device Reg_32bit_16.Reg_1bit_4.inverter.pmos 550 200
p Reg_32bit_16.Reg_1bit_4.net_2 vdd Reg_32bit_16.Reg_1bit_4.net_1 24 200
| end Reg_32bit_16.Reg_1bit_4.inverter
| device Reg_32bit_16.Reg_1bit_4.nmos.1 390 260
n w[17] Reg_32bit_16.Reg_1bit_4.net_3 Reg_32bit_16.Reg_1bit_4.net_1 24 100
| device Reg_32bit_16.Reg_1bit_4.nmos.2 390 260
n w[17] Reg_32bit_16.Reg_1bit_4.net_3 Reg_32bit_16.Reg_1bit_4.net_1 24 100
| device Reg_32bit_16.Reg_1bit_4.nmos.3 390 260
n w[17] Reg_32bit_16.Reg_1bit_4.net_3 Reg_32bit_16.Reg_1bit_4.net_1 24 100
| device Reg_32bit_16.Reg_1bit_4.nmos.4 390 260
n w[17] Reg_32bit_16.Reg_1bit_4.net_3 Reg_32bit_16.Reg_1bit_4.net_1 24 100
| begin Reg_32bit_16.Reg_1bit_4.inverter_1 550 380
| device Reg_32bit_16.Reg_1bit_4.inverter_1.nmos.1 550 360
n Reg_32bit_16.Reg_1bit_4.net_1 gnd Reg_32bit_16.Reg_1bit_4.net_2 24 100
| device Reg_32bit_16.Reg_1bit_4.inverter_1.nmos.2 550 360
n Reg_32bit_16.Reg_1bit_4.net_1 gnd Reg_32bit_16.Reg_1bit_4.net_2 24 100
| device Reg_32bit_16.Reg_1bit_4.inverter_1.nmos.3 550 360
n Reg_32bit_16.Reg_1bit_4.net_1 gnd Reg_32bit_16.Reg_1bit_4.net_2 24 100
| device Reg_32bit_16.Reg_1bit_4.inverter_1.nmos.4 550 360
n Reg_32bit_16.Reg_1bit_4.net_1 gnd Reg_32bit_16.Reg_1bit_4.net_2 24 100
| device Reg_32bit_16.Reg_1bit_4.inverter_1.pmos.1 550 200
p Reg_32bit_16.Reg_1bit_4.net_1 vdd Reg_32bit_16.Reg_1bit_4.net_2 24 200
| device Reg_32bit_16.Reg_1bit_4.inverter_1.pmos.2 550 200
p Reg_32bit_16.Reg_1bit_4.net_1 vdd Reg_32bit_16.Reg_1bit_4.net_2 24 200
| device Reg_32bit_16.Reg_1bit_4.inverter_1.pmos.3 550 200
p Reg_32bit_16.Reg_1bit_4.net_1 vdd Reg_32bit_16.Reg_1bit_4.net_2 24 200
| device Reg_32bit_16.Reg_1bit_4.inverter_1.pmos.4 550 200
p Reg_32bit_16.Reg_1bit_4.net_1 vdd Reg_32bit_16.Reg_1bit_4.net_2 24 200
| end Reg_32bit_16.Reg_1bit_4.inverter_1
| begin Reg_32bit_16.Reg_1bit_4.inverter_2 290 260
| device Reg_32bit_16.Reg_1bit_4.inverter_2.nmos.1 550 360
n data[4] gnd Reg_32bit_16.Reg_1bit_4.net_3 24 100
| device Reg_32bit_16.Reg_1bit_4.inverter_2.nmos.2 550 360
n data[4] gnd Reg_32bit_16.Reg_1bit_4.net_3 24 100
| device Reg_32bit_16.Reg_1bit_4.inverter_2.nmos.3 550 360
n data[4] gnd Reg_32bit_16.Reg_1bit_4.net_3 24 100
| device Reg_32bit_16.Reg_1bit_4.inverter_2.nmos.4 550 360
n data[4] gnd Reg_32bit_16.Reg_1bit_4.net_3 24 100
| device Reg_32bit_16.Reg_1bit_4.inverter_2.pmos.1 550 200
p data[4] vdd Reg_32bit_16.Reg_1bit_4.net_3 24 200
| device Reg_32bit_16.Reg_1bit_4.inverter_2.pmos.2 550 200
p data[4] vdd Reg_32bit_16.Reg_1bit_4.net_3 24 200
| device Reg_32bit_16.Reg_1bit_4.inverter_2.pmos.3 550 200
p data[4] vdd Reg_32bit_16.Reg_1bit_4.net_3 24 200
| device Reg_32bit_16.Reg_1bit_4.inverter_2.pmos.4 550 200
p data[4] vdd Reg_32bit_16.Reg_1bit_4.net_3 24 200
| end Reg_32bit_16.Reg_1bit_4.inverter_2
| device Reg_32bit_16.Reg_1bit_4.nmos_1 730 230
n inR1[17] Reg_32bit_16.Reg_1bit_4.net_2 out1[4] 24 100
| device Reg_32bit_16.Reg_1bit_4.nmos_2 730 360
n inR2[17] Reg_32bit_16.Reg_1bit_4.net_2 out2[4] 24 100
| end Reg_32bit_16.Reg_1bit_4
| begin Reg_32bit_16.Reg_1bit_5 510 750
| begin Reg_32bit_16.Reg_1bit_5.inverter 560 210
| device Reg_32bit_16.Reg_1bit_5.inverter.nmos 550 360
n Reg_32bit_16.Reg_1bit_5.net_2 gnd Reg_32bit_16.Reg_1bit_5.net_1 24 100
| device Reg_32bit_16.Reg_1bit_5.inverter.pmos 550 200
p Reg_32bit_16.Reg_1bit_5.net_2 vdd Reg_32bit_16.Reg_1bit_5.net_1 24 200
| end Reg_32bit_16.Reg_1bit_5.inverter
| device Reg_32bit_16.Reg_1bit_5.nmos.1 390 260
n w[17] Reg_32bit_16.Reg_1bit_5.net_3 Reg_32bit_16.Reg_1bit_5.net_1 24 100
| device Reg_32bit_16.Reg_1bit_5.nmos.2 390 260
n w[17] Reg_32bit_16.Reg_1bit_5.net_3 Reg_32bit_16.Reg_1bit_5.net_1 24 100
| device Reg_32bit_16.Reg_1bit_5.nmos.3 390 260
n w[17] Reg_32bit_16.Reg_1bit_5.net_3 Reg_32bit_16.Reg_1bit_5.net_1 24 100
| device Reg_32bit_16.Reg_1bit_5.nmos.4 390 260
n w[17] Reg_32bit_16.Reg_1bit_5.net_3 Reg_32bit_16.Reg_1bit_5.net_1 24 100
| begin Reg_32bit_16.Reg_1bit_5.inverter_1 550 380
| device Reg_32bit_16.Reg_1bit_5.inverter_1.nmos.1 550 360
n Reg_32bit_16.Reg_1bit_5.net_1 gnd Reg_32bit_16.Reg_1bit_5.net_2 24 100
| device Reg_32bit_16.Reg_1bit_5.inverter_1.nmos.2 550 360
n Reg_32bit_16.Reg_1bit_5.net_1 gnd Reg_32bit_16.Reg_1bit_5.net_2 24 100
| device Reg_32bit_16.Reg_1bit_5.inverter_1.nmos.3 550 360
n Reg_32bit_16.Reg_1bit_5.net_1 gnd Reg_32bit_16.Reg_1bit_5.net_2 24 100
| device Reg_32bit_16.Reg_1bit_5.inverter_1.nmos.4 550 360
n Reg_32bit_16.Reg_1bit_5.net_1 gnd Reg_32bit_16.Reg_1bit_5.net_2 24 100
| device Reg_32bit_16.Reg_1bit_5.inverter_1.pmos.1 550 200
p Reg_32bit_16.Reg_1bit_5.net_1 vdd Reg_32bit_16.Reg_1bit_5.net_2 24 200
| device Reg_32bit_16.Reg_1bit_5.inverter_1.pmos.2 550 200
p Reg_32bit_16.Reg_1bit_5.net_1 vdd Reg_32bit_16.Reg_1bit_5.net_2 24 200
| device Reg_32bit_16.Reg_1bit_5.inverter_1.pmos.3 550 200
p Reg_32bit_16.Reg_1bit_5.net_1 vdd Reg_32bit_16.Reg_1bit_5.net_2 24 200
| device Reg_32bit_16.Reg_1bit_5.inverter_1.pmos.4 550 200
p Reg_32bit_16.Reg_1bit_5.net_1 vdd Reg_32bit_16.Reg_1bit_5.net_2 24 200
| end Reg_32bit_16.Reg_1bit_5.inverter_1
| begin Reg_32bit_16.Reg_1bit_5.inverter_2 290 260
| device Reg_32bit_16.Reg_1bit_5.inverter_2.nmos.1 550 360
n data[5] gnd Reg_32bit_16.Reg_1bit_5.net_3 24 100
| device Reg_32bit_16.Reg_1bit_5.inverter_2.nmos.2 550 360
n data[5] gnd Reg_32bit_16.Reg_1bit_5.net_3 24 100
| device Reg_32bit_16.Reg_1bit_5.inverter_2.nmos.3 550 360
n data[5] gnd Reg_32bit_16.Reg_1bit_5.net_3 24 100
| device Reg_32bit_16.Reg_1bit_5.inverter_2.nmos.4 550 360
n data[5] gnd Reg_32bit_16.Reg_1bit_5.net_3 24 100
| device Reg_32bit_16.Reg_1bit_5.inverter_2.pmos.1 550 200
p data[5] vdd Reg_32bit_16.Reg_1bit_5.net_3 24 200
| device Reg_32bit_16.Reg_1bit_5.inverter_2.pmos.2 550 200
p data[5] vdd Reg_32bit_16.Reg_1bit_5.net_3 24 200
| device Reg_32bit_16.Reg_1bit_5.inverter_2.pmos.3 550 200
p data[5] vdd Reg_32bit_16.Reg_1bit_5.net_3 24 200
| device Reg_32bit_16.Reg_1bit_5.inverter_2.pmos.4 550 200
p data[5] vdd Reg_32bit_16.Reg_1bit_5.net_3 24 200
| end Reg_32bit_16.Reg_1bit_5.inverter_2
| device Reg_32bit_16.Reg_1bit_5.nmos_1 730 230
n inR1[17] Reg_32bit_16.Reg_1bit_5.net_2 out1[5] 24 100
| device Reg_32bit_16.Reg_1bit_5.nmos_2 730 360
n inR2[17] Reg_32bit_16.Reg_1bit_5.net_2 out2[5] 24 100
| end Reg_32bit_16.Reg_1bit_5
| begin Reg_32bit_16.Reg_1bit_6 510 880
| begin Reg_32bit_16.Reg_1bit_6.inverter 560 210
| device Reg_32bit_16.Reg_1bit_6.inverter.nmos 550 360
n Reg_32bit_16.Reg_1bit_6.net_2 gnd Reg_32bit_16.Reg_1bit_6.net_1 24 100
| device Reg_32bit_16.Reg_1bit_6.inverter.pmos 550 200
p Reg_32bit_16.Reg_1bit_6.net_2 vdd Reg_32bit_16.Reg_1bit_6.net_1 24 200
| end Reg_32bit_16.Reg_1bit_6.inverter
| device Reg_32bit_16.Reg_1bit_6.nmos.1 390 260
n w[17] Reg_32bit_16.Reg_1bit_6.net_3 Reg_32bit_16.Reg_1bit_6.net_1 24 100
| device Reg_32bit_16.Reg_1bit_6.nmos.2 390 260
n w[17] Reg_32bit_16.Reg_1bit_6.net_3 Reg_32bit_16.Reg_1bit_6.net_1 24 100
| device Reg_32bit_16.Reg_1bit_6.nmos.3 390 260
n w[17] Reg_32bit_16.Reg_1bit_6.net_3 Reg_32bit_16.Reg_1bit_6.net_1 24 100
| device Reg_32bit_16.Reg_1bit_6.nmos.4 390 260
n w[17] Reg_32bit_16.Reg_1bit_6.net_3 Reg_32bit_16.Reg_1bit_6.net_1 24 100
| begin Reg_32bit_16.Reg_1bit_6.inverter_1 550 380
| device Reg_32bit_16.Reg_1bit_6.inverter_1.nmos.1 550 360
n Reg_32bit_16.Reg_1bit_6.net_1 gnd Reg_32bit_16.Reg_1bit_6.net_2 24 100
| device Reg_32bit_16.Reg_1bit_6.inverter_1.nmos.2 550 360
n Reg_32bit_16.Reg_1bit_6.net_1 gnd Reg_32bit_16.Reg_1bit_6.net_2 24 100
| device Reg_32bit_16.Reg_1bit_6.inverter_1.nmos.3 550 360
n Reg_32bit_16.Reg_1bit_6.net_1 gnd Reg_32bit_16.Reg_1bit_6.net_2 24 100
| device Reg_32bit_16.Reg_1bit_6.inverter_1.nmos.4 550 360
n Reg_32bit_16.Reg_1bit_6.net_1 gnd Reg_32bit_16.Reg_1bit_6.net_2 24 100
| device Reg_32bit_16.Reg_1bit_6.inverter_1.pmos.1 550 200
p Reg_32bit_16.Reg_1bit_6.net_1 vdd Reg_32bit_16.Reg_1bit_6.net_2 24 200
| device Reg_32bit_16.Reg_1bit_6.inverter_1.pmos.2 550 200
p Reg_32bit_16.Reg_1bit_6.net_1 vdd Reg_32bit_16.Reg_1bit_6.net_2 24 200
| device Reg_32bit_16.Reg_1bit_6.inverter_1.pmos.3 550 200
p Reg_32bit_16.Reg_1bit_6.net_1 vdd Reg_32bit_16.Reg_1bit_6.net_2 24 200
| device Reg_32bit_16.Reg_1bit_6.inverter_1.pmos.4 550 200
p Reg_32bit_16.Reg_1bit_6.net_1 vdd Reg_32bit_16.Reg_1bit_6.net_2 24 200
| end Reg_32bit_16.Reg_1bit_6.inverter_1
| begin Reg_32bit_16.Reg_1bit_6.inverter_2 290 260
| device Reg_32bit_16.Reg_1bit_6.inverter_2.nmos.1 550 360
n data[6] gnd Reg_32bit_16.Reg_1bit_6.net_3 24 100
| device Reg_32bit_16.Reg_1bit_6.inverter_2.nmos.2 550 360
n data[6] gnd Reg_32bit_16.Reg_1bit_6.net_3 24 100
| device Reg_32bit_16.Reg_1bit_6.inverter_2.nmos.3 550 360
n data[6] gnd Reg_32bit_16.Reg_1bit_6.net_3 24 100
| device Reg_32bit_16.Reg_1bit_6.inverter_2.nmos.4 550 360
n data[6] gnd Reg_32bit_16.Reg_1bit_6.net_3 24 100
| device Reg_32bit_16.Reg_1bit_6.inverter_2.pmos.1 550 200
p data[6] vdd Reg_32bit_16.Reg_1bit_6.net_3 24 200
| device Reg_32bit_16.Reg_1bit_6.inverter_2.pmos.2 550 200
p data[6] vdd Reg_32bit_16.Reg_1bit_6.net_3 24 200
| device Reg_32bit_16.Reg_1bit_6.inverter_2.pmos.3 550 200
p data[6] vdd Reg_32bit_16.Reg_1bit_6.net_3 24 200
| device Reg_32bit_16.Reg_1bit_6.inverter_2.pmos.4 550 200
p data[6] vdd Reg_32bit_16.Reg_1bit_6.net_3 24 200
| end Reg_32bit_16.Reg_1bit_6.inverter_2
| device Reg_32bit_16.Reg_1bit_6.nmos_1 730 230
n inR1[17] Reg_32bit_16.Reg_1bit_6.net_2 out1[6] 24 100
| device Reg_32bit_16.Reg_1bit_6.nmos_2 730 360
n inR2[17] Reg_32bit_16.Reg_1bit_6.net_2 out2[6] 24 100
| end Reg_32bit_16.Reg_1bit_6
| begin Reg_32bit_16.Reg_1bit_7 510 1010
| begin Reg_32bit_16.Reg_1bit_7.inverter 560 210
| device Reg_32bit_16.Reg_1bit_7.inverter.nmos 550 360
n Reg_32bit_16.Reg_1bit_7.net_2 gnd Reg_32bit_16.Reg_1bit_7.net_1 24 100
| device Reg_32bit_16.Reg_1bit_7.inverter.pmos 550 200
p Reg_32bit_16.Reg_1bit_7.net_2 vdd Reg_32bit_16.Reg_1bit_7.net_1 24 200
| end Reg_32bit_16.Reg_1bit_7.inverter
| device Reg_32bit_16.Reg_1bit_7.nmos.1 390 260
n w[17] Reg_32bit_16.Reg_1bit_7.net_3 Reg_32bit_16.Reg_1bit_7.net_1 24 100
| device Reg_32bit_16.Reg_1bit_7.nmos.2 390 260
n w[17] Reg_32bit_16.Reg_1bit_7.net_3 Reg_32bit_16.Reg_1bit_7.net_1 24 100
| device Reg_32bit_16.Reg_1bit_7.nmos.3 390 260
n w[17] Reg_32bit_16.Reg_1bit_7.net_3 Reg_32bit_16.Reg_1bit_7.net_1 24 100
| device Reg_32bit_16.Reg_1bit_7.nmos.4 390 260
n w[17] Reg_32bit_16.Reg_1bit_7.net_3 Reg_32bit_16.Reg_1bit_7.net_1 24 100
| begin Reg_32bit_16.Reg_1bit_7.inverter_1 550 380
| device Reg_32bit_16.Reg_1bit_7.inverter_1.nmos.1 550 360
n Reg_32bit_16.Reg_1bit_7.net_1 gnd Reg_32bit_16.Reg_1bit_7.net_2 24 100
| device Reg_32bit_16.Reg_1bit_7.inverter_1.nmos.2 550 360
n Reg_32bit_16.Reg_1bit_7.net_1 gnd Reg_32bit_16.Reg_1bit_7.net_2 24 100
| device Reg_32bit_16.Reg_1bit_7.inverter_1.nmos.3 550 360
n Reg_32bit_16.Reg_1bit_7.net_1 gnd Reg_32bit_16.Reg_1bit_7.net_2 24 100
| device Reg_32bit_16.Reg_1bit_7.inverter_1.nmos.4 550 360
n Reg_32bit_16.Reg_1bit_7.net_1 gnd Reg_32bit_16.Reg_1bit_7.net_2 24 100
| device Reg_32bit_16.Reg_1bit_7.inverter_1.pmos.1 550 200
p Reg_32bit_16.Reg_1bit_7.net_1 vdd Reg_32bit_16.Reg_1bit_7.net_2 24 200
| device Reg_32bit_16.Reg_1bit_7.inverter_1.pmos.2 550 200
p Reg_32bit_16.Reg_1bit_7.net_1 vdd Reg_32bit_16.Reg_1bit_7.net_2 24 200
| device Reg_32bit_16.Reg_1bit_7.inverter_1.pmos.3 550 200
p Reg_32bit_16.Reg_1bit_7.net_1 vdd Reg_32bit_16.Reg_1bit_7.net_2 24 200
| device Reg_32bit_16.Reg_1bit_7.inverter_1.pmos.4 550 200
p Reg_32bit_16.Reg_1bit_7.net_1 vdd Reg_32bit_16.Reg_1bit_7.net_2 24 200
| end Reg_32bit_16.Reg_1bit_7.inverter_1
| begin Reg_32bit_16.Reg_1bit_7.inverter_2 290 260
| device Reg_32bit_16.Reg_1bit_7.inverter_2.nmos.1 550 360
n data[7] gnd Reg_32bit_16.Reg_1bit_7.net_3 24 100
| device Reg_32bit_16.Reg_1bit_7.inverter_2.nmos.2 550 360
n data[7] gnd Reg_32bit_16.Reg_1bit_7.net_3 24 100
| device Reg_32bit_16.Reg_1bit_7.inverter_2.nmos.3 550 360
n data[7] gnd Reg_32bit_16.Reg_1bit_7.net_3 24 100
| device Reg_32bit_16.Reg_1bit_7.inverter_2.nmos.4 550 360
n data[7] gnd Reg_32bit_16.Reg_1bit_7.net_3 24 100
| device Reg_32bit_16.Reg_1bit_7.inverter_2.pmos.1 550 200
p data[7] vdd Reg_32bit_16.Reg_1bit_7.net_3 24 200
| device Reg_32bit_16.Reg_1bit_7.inverter_2.pmos.2 550 200
p data[7] vdd Reg_32bit_16.Reg_1bit_7.net_3 24 200
| device Reg_32bit_16.Reg_1bit_7.inverter_2.pmos.3 550 200
p data[7] vdd Reg_32bit_16.Reg_1bit_7.net_3 24 200
| device Reg_32bit_16.Reg_1bit_7.inverter_2.pmos.4 550 200
p data[7] vdd Reg_32bit_16.Reg_1bit_7.net_3 24 200
| end Reg_32bit_16.Reg_1bit_7.inverter_2
| device Reg_32bit_16.Reg_1bit_7.nmos_1 730 230
n inR1[17] Reg_32bit_16.Reg_1bit_7.net_2 out1[7] 24 100
| device Reg_32bit_16.Reg_1bit_7.nmos_2 730 360
n inR2[17] Reg_32bit_16.Reg_1bit_7.net_2 out2[7] 24 100
| end Reg_32bit_16.Reg_1bit_7
| begin Reg_32bit_16.Reg_1bit_8 510 1150
| begin Reg_32bit_16.Reg_1bit_8.inverter 560 210
| device Reg_32bit_16.Reg_1bit_8.inverter.nmos 550 360
n Reg_32bit_16.Reg_1bit_8.net_2 gnd Reg_32bit_16.Reg_1bit_8.net_1 24 100
| device Reg_32bit_16.Reg_1bit_8.inverter.pmos 550 200
p Reg_32bit_16.Reg_1bit_8.net_2 vdd Reg_32bit_16.Reg_1bit_8.net_1 24 200
| end Reg_32bit_16.Reg_1bit_8.inverter
| device Reg_32bit_16.Reg_1bit_8.nmos.1 390 260
n w[17] Reg_32bit_16.Reg_1bit_8.net_3 Reg_32bit_16.Reg_1bit_8.net_1 24 100
| device Reg_32bit_16.Reg_1bit_8.nmos.2 390 260
n w[17] Reg_32bit_16.Reg_1bit_8.net_3 Reg_32bit_16.Reg_1bit_8.net_1 24 100
| device Reg_32bit_16.Reg_1bit_8.nmos.3 390 260
n w[17] Reg_32bit_16.Reg_1bit_8.net_3 Reg_32bit_16.Reg_1bit_8.net_1 24 100
| device Reg_32bit_16.Reg_1bit_8.nmos.4 390 260
n w[17] Reg_32bit_16.Reg_1bit_8.net_3 Reg_32bit_16.Reg_1bit_8.net_1 24 100
| begin Reg_32bit_16.Reg_1bit_8.inverter_1 550 380
| device Reg_32bit_16.Reg_1bit_8.inverter_1.nmos.1 550 360
n Reg_32bit_16.Reg_1bit_8.net_1 gnd Reg_32bit_16.Reg_1bit_8.net_2 24 100
| device Reg_32bit_16.Reg_1bit_8.inverter_1.nmos.2 550 360
n Reg_32bit_16.Reg_1bit_8.net_1 gnd Reg_32bit_16.Reg_1bit_8.net_2 24 100
| device Reg_32bit_16.Reg_1bit_8.inverter_1.nmos.3 550 360
n Reg_32bit_16.Reg_1bit_8.net_1 gnd Reg_32bit_16.Reg_1bit_8.net_2 24 100
| device Reg_32bit_16.Reg_1bit_8.inverter_1.nmos.4 550 360
n Reg_32bit_16.Reg_1bit_8.net_1 gnd Reg_32bit_16.Reg_1bit_8.net_2 24 100
| device Reg_32bit_16.Reg_1bit_8.inverter_1.pmos.1 550 200
p Reg_32bit_16.Reg_1bit_8.net_1 vdd Reg_32bit_16.Reg_1bit_8.net_2 24 200
| device Reg_32bit_16.Reg_1bit_8.inverter_1.pmos.2 550 200
p Reg_32bit_16.Reg_1bit_8.net_1 vdd Reg_32bit_16.Reg_1bit_8.net_2 24 200
| device Reg_32bit_16.Reg_1bit_8.inverter_1.pmos.3 550 200
p Reg_32bit_16.Reg_1bit_8.net_1 vdd Reg_32bit_16.Reg_1bit_8.net_2 24 200
| device Reg_32bit_16.Reg_1bit_8.inverter_1.pmos.4 550 200
p Reg_32bit_16.Reg_1bit_8.net_1 vdd Reg_32bit_16.Reg_1bit_8.net_2 24 200
| end Reg_32bit_16.Reg_1bit_8.inverter_1
| begin Reg_32bit_16.Reg_1bit_8.inverter_2 290 260
| device Reg_32bit_16.Reg_1bit_8.inverter_2.nmos.1 550 360
n data[8] gnd Reg_32bit_16.Reg_1bit_8.net_3 24 100
| device Reg_32bit_16.Reg_1bit_8.inverter_2.nmos.2 550 360
n data[8] gnd Reg_32bit_16.Reg_1bit_8.net_3 24 100
| device Reg_32bit_16.Reg_1bit_8.inverter_2.nmos.3 550 360
n data[8] gnd Reg_32bit_16.Reg_1bit_8.net_3 24 100
| device Reg_32bit_16.Reg_1bit_8.inverter_2.nmos.4 550 360
n data[8] gnd Reg_32bit_16.Reg_1bit_8.net_3 24 100
| device Reg_32bit_16.Reg_1bit_8.inverter_2.pmos.1 550 200
p data[8] vdd Reg_32bit_16.Reg_1bit_8.net_3 24 200
| device Reg_32bit_16.Reg_1bit_8.inverter_2.pmos.2 550 200
p data[8] vdd Reg_32bit_16.Reg_1bit_8.net_3 24 200
| device Reg_32bit_16.Reg_1bit_8.inverter_2.pmos.3 550 200
p data[8] vdd Reg_32bit_16.Reg_1bit_8.net_3 24 200
| device Reg_32bit_16.Reg_1bit_8.inverter_2.pmos.4 550 200
p data[8] vdd Reg_32bit_16.Reg_1bit_8.net_3 24 200
| end Reg_32bit_16.Reg_1bit_8.inverter_2
| device Reg_32bit_16.Reg_1bit_8.nmos_1 730 230
n inR1[17] Reg_32bit_16.Reg_1bit_8.net_2 out1[8] 24 100
| device Reg_32bit_16.Reg_1bit_8.nmos_2 730 360
n inR2[17] Reg_32bit_16.Reg_1bit_8.net_2 out2[8] 24 100
| end Reg_32bit_16.Reg_1bit_8
| begin Reg_32bit_16.Reg_1bit_9 510 1280
| begin Reg_32bit_16.Reg_1bit_9.inverter 560 210
| device Reg_32bit_16.Reg_1bit_9.inverter.nmos 550 360
n Reg_32bit_16.Reg_1bit_9.net_2 gnd Reg_32bit_16.Reg_1bit_9.net_1 24 100
| device Reg_32bit_16.Reg_1bit_9.inverter.pmos 550 200
p Reg_32bit_16.Reg_1bit_9.net_2 vdd Reg_32bit_16.Reg_1bit_9.net_1 24 200
| end Reg_32bit_16.Reg_1bit_9.inverter
| device Reg_32bit_16.Reg_1bit_9.nmos.1 390 260
n w[17] Reg_32bit_16.Reg_1bit_9.net_3 Reg_32bit_16.Reg_1bit_9.net_1 24 100
| device Reg_32bit_16.Reg_1bit_9.nmos.2 390 260
n w[17] Reg_32bit_16.Reg_1bit_9.net_3 Reg_32bit_16.Reg_1bit_9.net_1 24 100
| device Reg_32bit_16.Reg_1bit_9.nmos.3 390 260
n w[17] Reg_32bit_16.Reg_1bit_9.net_3 Reg_32bit_16.Reg_1bit_9.net_1 24 100
| device Reg_32bit_16.Reg_1bit_9.nmos.4 390 260
n w[17] Reg_32bit_16.Reg_1bit_9.net_3 Reg_32bit_16.Reg_1bit_9.net_1 24 100
| begin Reg_32bit_16.Reg_1bit_9.inverter_1 550 380
| device Reg_32bit_16.Reg_1bit_9.inverter_1.nmos.1 550 360
n Reg_32bit_16.Reg_1bit_9.net_1 gnd Reg_32bit_16.Reg_1bit_9.net_2 24 100
| device Reg_32bit_16.Reg_1bit_9.inverter_1.nmos.2 550 360
n Reg_32bit_16.Reg_1bit_9.net_1 gnd Reg_32bit_16.Reg_1bit_9.net_2 24 100
| device Reg_32bit_16.Reg_1bit_9.inverter_1.nmos.3 550 360
n Reg_32bit_16.Reg_1bit_9.net_1 gnd Reg_32bit_16.Reg_1bit_9.net_2 24 100
| device Reg_32bit_16.Reg_1bit_9.inverter_1.nmos.4 550 360
n Reg_32bit_16.Reg_1bit_9.net_1 gnd Reg_32bit_16.Reg_1bit_9.net_2 24 100
| device Reg_32bit_16.Reg_1bit_9.inverter_1.pmos.1 550 200
p Reg_32bit_16.Reg_1bit_9.net_1 vdd Reg_32bit_16.Reg_1bit_9.net_2 24 200
| device Reg_32bit_16.Reg_1bit_9.inverter_1.pmos.2 550 200
p Reg_32bit_16.Reg_1bit_9.net_1 vdd Reg_32bit_16.Reg_1bit_9.net_2 24 200
| device Reg_32bit_16.Reg_1bit_9.inverter_1.pmos.3 550 200
p Reg_32bit_16.Reg_1bit_9.net_1 vdd Reg_32bit_16.Reg_1bit_9.net_2 24 200
| device Reg_32bit_16.Reg_1bit_9.inverter_1.pmos.4 550 200
p Reg_32bit_16.Reg_1bit_9.net_1 vdd Reg_32bit_16.Reg_1bit_9.net_2 24 200
| end Reg_32bit_16.Reg_1bit_9.inverter_1
| begin Reg_32bit_16.Reg_1bit_9.inverter_2 290 260
| device Reg_32bit_16.Reg_1bit_9.inverter_2.nmos.1 550 360
n data[9] gnd Reg_32bit_16.Reg_1bit_9.net_3 24 100
| device Reg_32bit_16.Reg_1bit_9.inverter_2.nmos.2 550 360
n data[9] gnd Reg_32bit_16.Reg_1bit_9.net_3 24 100
| device Reg_32bit_16.Reg_1bit_9.inverter_2.nmos.3 550 360
n data[9] gnd Reg_32bit_16.Reg_1bit_9.net_3 24 100
| device Reg_32bit_16.Reg_1bit_9.inverter_2.nmos.4 550 360
n data[9] gnd Reg_32bit_16.Reg_1bit_9.net_3 24 100
| device Reg_32bit_16.Reg_1bit_9.inverter_2.pmos.1 550 200
p data[9] vdd Reg_32bit_16.Reg_1bit_9.net_3 24 200
| device Reg_32bit_16.Reg_1bit_9.inverter_2.pmos.2 550 200
p data[9] vdd Reg_32bit_16.Reg_1bit_9.net_3 24 200
| device Reg_32bit_16.Reg_1bit_9.inverter_2.pmos.3 550 200
p data[9] vdd Reg_32bit_16.Reg_1bit_9.net_3 24 200
| device Reg_32bit_16.Reg_1bit_9.inverter_2.pmos.4 550 200
p data[9] vdd Reg_32bit_16.Reg_1bit_9.net_3 24 200
| end Reg_32bit_16.Reg_1bit_9.inverter_2
| device Reg_32bit_16.Reg_1bit_9.nmos_1 730 230
n inR1[17] Reg_32bit_16.Reg_1bit_9.net_2 out1[9] 24 100
| device Reg_32bit_16.Reg_1bit_9.nmos_2 730 360
n inR2[17] Reg_32bit_16.Reg_1bit_9.net_2 out2[9] 24 100
| end Reg_32bit_16.Reg_1bit_9
| begin Reg_32bit_16.Reg_1bit_10 510 1410
| begin Reg_32bit_16.Reg_1bit_10.inverter 560 210
| device Reg_32bit_16.Reg_1bit_10.inverter.nmos 550 360
n Reg_32bit_16.Reg_1bit_10.net_2 gnd Reg_32bit_16.Reg_1bit_10.net_1 24 100
| device Reg_32bit_16.Reg_1bit_10.inverter.pmos 550 200
p Reg_32bit_16.Reg_1bit_10.net_2 vdd Reg_32bit_16.Reg_1bit_10.net_1 24 200
| end Reg_32bit_16.Reg_1bit_10.inverter
| device Reg_32bit_16.Reg_1bit_10.nmos.1 390 260
n w[17] Reg_32bit_16.Reg_1bit_10.net_3 Reg_32bit_16.Reg_1bit_10.net_1 24 100
| device Reg_32bit_16.Reg_1bit_10.nmos.2 390 260
n w[17] Reg_32bit_16.Reg_1bit_10.net_3 Reg_32bit_16.Reg_1bit_10.net_1 24 100
| device Reg_32bit_16.Reg_1bit_10.nmos.3 390 260
n w[17] Reg_32bit_16.Reg_1bit_10.net_3 Reg_32bit_16.Reg_1bit_10.net_1 24 100
| device Reg_32bit_16.Reg_1bit_10.nmos.4 390 260
n w[17] Reg_32bit_16.Reg_1bit_10.net_3 Reg_32bit_16.Reg_1bit_10.net_1 24 100
| begin Reg_32bit_16.Reg_1bit_10.inverter_1 550 380
| device Reg_32bit_16.Reg_1bit_10.inverter_1.nmos.1 550 360
n Reg_32bit_16.Reg_1bit_10.net_1 gnd Reg_32bit_16.Reg_1bit_10.net_2 24 100
| device Reg_32bit_16.Reg_1bit_10.inverter_1.nmos.2 550 360
n Reg_32bit_16.Reg_1bit_10.net_1 gnd Reg_32bit_16.Reg_1bit_10.net_2 24 100
| device Reg_32bit_16.Reg_1bit_10.inverter_1.nmos.3 550 360
n Reg_32bit_16.Reg_1bit_10.net_1 gnd Reg_32bit_16.Reg_1bit_10.net_2 24 100
| device Reg_32bit_16.Reg_1bit_10.inverter_1.nmos.4 550 360
n Reg_32bit_16.Reg_1bit_10.net_1 gnd Reg_32bit_16.Reg_1bit_10.net_2 24 100
| device Reg_32bit_16.Reg_1bit_10.inverter_1.pmos.1 550 200
p Reg_32bit_16.Reg_1bit_10.net_1 vdd Reg_32bit_16.Reg_1bit_10.net_2 24 200
| device Reg_32bit_16.Reg_1bit_10.inverter_1.pmos.2 550 200
p Reg_32bit_16.Reg_1bit_10.net_1 vdd Reg_32bit_16.Reg_1bit_10.net_2 24 200
| device Reg_32bit_16.Reg_1bit_10.inverter_1.pmos.3 550 200
p Reg_32bit_16.Reg_1bit_10.net_1 vdd Reg_32bit_16.Reg_1bit_10.net_2 24 200
| device Reg_32bit_16.Reg_1bit_10.inverter_1.pmos.4 550 200
p Reg_32bit_16.Reg_1bit_10.net_1 vdd Reg_32bit_16.Reg_1bit_10.net_2 24 200
| end Reg_32bit_16.Reg_1bit_10.inverter_1
| begin Reg_32bit_16.Reg_1bit_10.inverter_2 290 260
| device Reg_32bit_16.Reg_1bit_10.inverter_2.nmos.1 550 360
n data[10] gnd Reg_32bit_16.Reg_1bit_10.net_3 24 100
| device Reg_32bit_16.Reg_1bit_10.inverter_2.nmos.2 550 360
n data[10] gnd Reg_32bit_16.Reg_1bit_10.net_3 24 100
| device Reg_32bit_16.Reg_1bit_10.inverter_2.nmos.3 550 360
n data[10] gnd Reg_32bit_16.Reg_1bit_10.net_3 24 100
| device Reg_32bit_16.Reg_1bit_10.inverter_2.nmos.4 550 360
n data[10] gnd Reg_32bit_16.Reg_1bit_10.net_3 24 100
| device Reg_32bit_16.Reg_1bit_10.inverter_2.pmos.1 550 200
p data[10] vdd Reg_32bit_16.Reg_1bit_10.net_3 24 200
| device Reg_32bit_16.Reg_1bit_10.inverter_2.pmos.2 550 200
p data[10] vdd Reg_32bit_16.Reg_1bit_10.net_3 24 200
| device Reg_32bit_16.Reg_1bit_10.inverter_2.pmos.3 550 200
p data[10] vdd Reg_32bit_16.Reg_1bit_10.net_3 24 200
| device Reg_32bit_16.Reg_1bit_10.inverter_2.pmos.4 550 200
p data[10] vdd Reg_32bit_16.Reg_1bit_10.net_3 24 200
| end Reg_32bit_16.Reg_1bit_10.inverter_2
| device Reg_32bit_16.Reg_1bit_10.nmos_1 730 230
n inR1[17] Reg_32bit_16.Reg_1bit_10.net_2 out1[10] 24 100
| device Reg_32bit_16.Reg_1bit_10.nmos_2 730 360
n inR2[17] Reg_32bit_16.Reg_1bit_10.net_2 out2[10] 24 100
| end Reg_32bit_16.Reg_1bit_10
| begin Reg_32bit_16.Reg_1bit_11 510 1540
| begin Reg_32bit_16.Reg_1bit_11.inverter 560 210
| device Reg_32bit_16.Reg_1bit_11.inverter.nmos 550 360
n Reg_32bit_16.Reg_1bit_11.net_2 gnd Reg_32bit_16.Reg_1bit_11.net_1 24 100
| device Reg_32bit_16.Reg_1bit_11.inverter.pmos 550 200
p Reg_32bit_16.Reg_1bit_11.net_2 vdd Reg_32bit_16.Reg_1bit_11.net_1 24 200
| end Reg_32bit_16.Reg_1bit_11.inverter
| device Reg_32bit_16.Reg_1bit_11.nmos.1 390 260
n w[17] Reg_32bit_16.Reg_1bit_11.net_3 Reg_32bit_16.Reg_1bit_11.net_1 24 100
| device Reg_32bit_16.Reg_1bit_11.nmos.2 390 260
n w[17] Reg_32bit_16.Reg_1bit_11.net_3 Reg_32bit_16.Reg_1bit_11.net_1 24 100
| device Reg_32bit_16.Reg_1bit_11.nmos.3 390 260
n w[17] Reg_32bit_16.Reg_1bit_11.net_3 Reg_32bit_16.Reg_1bit_11.net_1 24 100
| device Reg_32bit_16.Reg_1bit_11.nmos.4 390 260
n w[17] Reg_32bit_16.Reg_1bit_11.net_3 Reg_32bit_16.Reg_1bit_11.net_1 24 100
| begin Reg_32bit_16.Reg_1bit_11.inverter_1 550 380
| device Reg_32bit_16.Reg_1bit_11.inverter_1.nmos.1 550 360
n Reg_32bit_16.Reg_1bit_11.net_1 gnd Reg_32bit_16.Reg_1bit_11.net_2 24 100
| device Reg_32bit_16.Reg_1bit_11.inverter_1.nmos.2 550 360
n Reg_32bit_16.Reg_1bit_11.net_1 gnd Reg_32bit_16.Reg_1bit_11.net_2 24 100
| device Reg_32bit_16.Reg_1bit_11.inverter_1.nmos.3 550 360
n Reg_32bit_16.Reg_1bit_11.net_1 gnd Reg_32bit_16.Reg_1bit_11.net_2 24 100
| device Reg_32bit_16.Reg_1bit_11.inverter_1.nmos.4 550 360
n Reg_32bit_16.Reg_1bit_11.net_1 gnd Reg_32bit_16.Reg_1bit_11.net_2 24 100
| device Reg_32bit_16.Reg_1bit_11.inverter_1.pmos.1 550 200
p Reg_32bit_16.Reg_1bit_11.net_1 vdd Reg_32bit_16.Reg_1bit_11.net_2 24 200
| device Reg_32bit_16.Reg_1bit_11.inverter_1.pmos.2 550 200
p Reg_32bit_16.Reg_1bit_11.net_1 vdd Reg_32bit_16.Reg_1bit_11.net_2 24 200
| device Reg_32bit_16.Reg_1bit_11.inverter_1.pmos.3 550 200
p Reg_32bit_16.Reg_1bit_11.net_1 vdd Reg_32bit_16.Reg_1bit_11.net_2 24 200
| device Reg_32bit_16.Reg_1bit_11.inverter_1.pmos.4 550 200
p Reg_32bit_16.Reg_1bit_11.net_1 vdd Reg_32bit_16.Reg_1bit_11.net_2 24 200
| end Reg_32bit_16.Reg_1bit_11.inverter_1
| begin Reg_32bit_16.Reg_1bit_11.inverter_2 290 260
| device Reg_32bit_16.Reg_1bit_11.inverter_2.nmos.1 550 360
n data[11] gnd Reg_32bit_16.Reg_1bit_11.net_3 24 100
| device Reg_32bit_16.Reg_1bit_11.inverter_2.nmos.2 550 360
n data[11] gnd Reg_32bit_16.Reg_1bit_11.net_3 24 100
| device Reg_32bit_16.Reg_1bit_11.inverter_2.nmos.3 550 360
n data[11] gnd Reg_32bit_16.Reg_1bit_11.net_3 24 100
| device Reg_32bit_16.Reg_1bit_11.inverter_2.nmos.4 550 360
n data[11] gnd Reg_32bit_16.Reg_1bit_11.net_3 24 100
| device Reg_32bit_16.Reg_1bit_11.inverter_2.pmos.1 550 200
p data[11] vdd Reg_32bit_16.Reg_1bit_11.net_3 24 200
| device Reg_32bit_16.Reg_1bit_11.inverter_2.pmos.2 550 200
p data[11] vdd Reg_32bit_16.Reg_1bit_11.net_3 24 200
| device Reg_32bit_16.Reg_1bit_11.inverter_2.pmos.3 550 200
p data[11] vdd Reg_32bit_16.Reg_1bit_11.net_3 24 200
| device Reg_32bit_16.Reg_1bit_11.inverter_2.pmos.4 550 200
p data[11] vdd Reg_32bit_16.Reg_1bit_11.net_3 24 200
| end Reg_32bit_16.Reg_1bit_11.inverter_2
| device Reg_32bit_16.Reg_1bit_11.nmos_1 730 230
n inR1[17] Reg_32bit_16.Reg_1bit_11.net_2 out1[11] 24 100
| device Reg_32bit_16.Reg_1bit_11.nmos_2 730 360
n inR2[17] Reg_32bit_16.Reg_1bit_11.net_2 out2[11] 24 100
| end Reg_32bit_16.Reg_1bit_11
| begin Reg_32bit_16.Reg_1bit_12 510 1670
| begin Reg_32bit_16.Reg_1bit_12.inverter 560 210
| device Reg_32bit_16.Reg_1bit_12.inverter.nmos 550 360
n Reg_32bit_16.Reg_1bit_12.net_2 gnd Reg_32bit_16.Reg_1bit_12.net_1 24 100
| device Reg_32bit_16.Reg_1bit_12.inverter.pmos 550 200
p Reg_32bit_16.Reg_1bit_12.net_2 vdd Reg_32bit_16.Reg_1bit_12.net_1 24 200
| end Reg_32bit_16.Reg_1bit_12.inverter
| device Reg_32bit_16.Reg_1bit_12.nmos.1 390 260
n w[17] Reg_32bit_16.Reg_1bit_12.net_3 Reg_32bit_16.Reg_1bit_12.net_1 24 100
| device Reg_32bit_16.Reg_1bit_12.nmos.2 390 260
n w[17] Reg_32bit_16.Reg_1bit_12.net_3 Reg_32bit_16.Reg_1bit_12.net_1 24 100
| device Reg_32bit_16.Reg_1bit_12.nmos.3 390 260
n w[17] Reg_32bit_16.Reg_1bit_12.net_3 Reg_32bit_16.Reg_1bit_12.net_1 24 100
| device Reg_32bit_16.Reg_1bit_12.nmos.4 390 260
n w[17] Reg_32bit_16.Reg_1bit_12.net_3 Reg_32bit_16.Reg_1bit_12.net_1 24 100
| begin Reg_32bit_16.Reg_1bit_12.inverter_1 550 380
| device Reg_32bit_16.Reg_1bit_12.inverter_1.nmos.1 550 360
n Reg_32bit_16.Reg_1bit_12.net_1 gnd Reg_32bit_16.Reg_1bit_12.net_2 24 100
| device Reg_32bit_16.Reg_1bit_12.inverter_1.nmos.2 550 360
n Reg_32bit_16.Reg_1bit_12.net_1 gnd Reg_32bit_16.Reg_1bit_12.net_2 24 100
| device Reg_32bit_16.Reg_1bit_12.inverter_1.nmos.3 550 360
n Reg_32bit_16.Reg_1bit_12.net_1 gnd Reg_32bit_16.Reg_1bit_12.net_2 24 100
| device Reg_32bit_16.Reg_1bit_12.inverter_1.nmos.4 550 360
n Reg_32bit_16.Reg_1bit_12.net_1 gnd Reg_32bit_16.Reg_1bit_12.net_2 24 100
| device Reg_32bit_16.Reg_1bit_12.inverter_1.pmos.1 550 200
p Reg_32bit_16.Reg_1bit_12.net_1 vdd Reg_32bit_16.Reg_1bit_12.net_2 24 200
| device Reg_32bit_16.Reg_1bit_12.inverter_1.pmos.2 550 200
p Reg_32bit_16.Reg_1bit_12.net_1 vdd Reg_32bit_16.Reg_1bit_12.net_2 24 200
| device Reg_32bit_16.Reg_1bit_12.inverter_1.pmos.3 550 200
p Reg_32bit_16.Reg_1bit_12.net_1 vdd Reg_32bit_16.Reg_1bit_12.net_2 24 200
| device Reg_32bit_16.Reg_1bit_12.inverter_1.pmos.4 550 200
p Reg_32bit_16.Reg_1bit_12.net_1 vdd Reg_32bit_16.Reg_1bit_12.net_2 24 200
| end Reg_32bit_16.Reg_1bit_12.inverter_1
| begin Reg_32bit_16.Reg_1bit_12.inverter_2 290 260
| device Reg_32bit_16.Reg_1bit_12.inverter_2.nmos.1 550 360
n data[12] gnd Reg_32bit_16.Reg_1bit_12.net_3 24 100
| device Reg_32bit_16.Reg_1bit_12.inverter_2.nmos.2 550 360
n data[12] gnd Reg_32bit_16.Reg_1bit_12.net_3 24 100
| device Reg_32bit_16.Reg_1bit_12.inverter_2.nmos.3 550 360
n data[12] gnd Reg_32bit_16.Reg_1bit_12.net_3 24 100
| device Reg_32bit_16.Reg_1bit_12.inverter_2.nmos.4 550 360
n data[12] gnd Reg_32bit_16.Reg_1bit_12.net_3 24 100
| device Reg_32bit_16.Reg_1bit_12.inverter_2.pmos.1 550 200
p data[12] vdd Reg_32bit_16.Reg_1bit_12.net_3 24 200
| device Reg_32bit_16.Reg_1bit_12.inverter_2.pmos.2 550 200
p data[12] vdd Reg_32bit_16.Reg_1bit_12.net_3 24 200
| device Reg_32bit_16.Reg_1bit_12.inverter_2.pmos.3 550 200
p data[12] vdd Reg_32bit_16.Reg_1bit_12.net_3 24 200
| device Reg_32bit_16.Reg_1bit_12.inverter_2.pmos.4 550 200
p data[12] vdd Reg_32bit_16.Reg_1bit_12.net_3 24 200
| end Reg_32bit_16.Reg_1bit_12.inverter_2
| device Reg_32bit_16.Reg_1bit_12.nmos_1 730 230
n inR1[17] Reg_32bit_16.Reg_1bit_12.net_2 out1[12] 24 100
| device Reg_32bit_16.Reg_1bit_12.nmos_2 730 360
n inR2[17] Reg_32bit_16.Reg_1bit_12.net_2 out2[12] 24 100
| end Reg_32bit_16.Reg_1bit_12
| begin Reg_32bit_16.Reg_1bit_13 510 1800
| begin Reg_32bit_16.Reg_1bit_13.inverter 560 210
| device Reg_32bit_16.Reg_1bit_13.inverter.nmos 550 360
n Reg_32bit_16.Reg_1bit_13.net_2 gnd Reg_32bit_16.Reg_1bit_13.net_1 24 100
| device Reg_32bit_16.Reg_1bit_13.inverter.pmos 550 200
p Reg_32bit_16.Reg_1bit_13.net_2 vdd Reg_32bit_16.Reg_1bit_13.net_1 24 200
| end Reg_32bit_16.Reg_1bit_13.inverter
| device Reg_32bit_16.Reg_1bit_13.nmos.1 390 260
n w[17] Reg_32bit_16.Reg_1bit_13.net_3 Reg_32bit_16.Reg_1bit_13.net_1 24 100
| device Reg_32bit_16.Reg_1bit_13.nmos.2 390 260
n w[17] Reg_32bit_16.Reg_1bit_13.net_3 Reg_32bit_16.Reg_1bit_13.net_1 24 100
| device Reg_32bit_16.Reg_1bit_13.nmos.3 390 260
n w[17] Reg_32bit_16.Reg_1bit_13.net_3 Reg_32bit_16.Reg_1bit_13.net_1 24 100
| device Reg_32bit_16.Reg_1bit_13.nmos.4 390 260
n w[17] Reg_32bit_16.Reg_1bit_13.net_3 Reg_32bit_16.Reg_1bit_13.net_1 24 100
| begin Reg_32bit_16.Reg_1bit_13.inverter_1 550 380
| device Reg_32bit_16.Reg_1bit_13.inverter_1.nmos.1 550 360
n Reg_32bit_16.Reg_1bit_13.net_1 gnd Reg_32bit_16.Reg_1bit_13.net_2 24 100
| device Reg_32bit_16.Reg_1bit_13.inverter_1.nmos.2 550 360
n Reg_32bit_16.Reg_1bit_13.net_1 gnd Reg_32bit_16.Reg_1bit_13.net_2 24 100
| device Reg_32bit_16.Reg_1bit_13.inverter_1.nmos.3 550 360
n Reg_32bit_16.Reg_1bit_13.net_1 gnd Reg_32bit_16.Reg_1bit_13.net_2 24 100
| device Reg_32bit_16.Reg_1bit_13.inverter_1.nmos.4 550 360
n Reg_32bit_16.Reg_1bit_13.net_1 gnd Reg_32bit_16.Reg_1bit_13.net_2 24 100
| device Reg_32bit_16.Reg_1bit_13.inverter_1.pmos.1 550 200
p Reg_32bit_16.Reg_1bit_13.net_1 vdd Reg_32bit_16.Reg_1bit_13.net_2 24 200
| device Reg_32bit_16.Reg_1bit_13.inverter_1.pmos.2 550 200
p Reg_32bit_16.Reg_1bit_13.net_1 vdd Reg_32bit_16.Reg_1bit_13.net_2 24 200
| device Reg_32bit_16.Reg_1bit_13.inverter_1.pmos.3 550 200
p Reg_32bit_16.Reg_1bit_13.net_1 vdd Reg_32bit_16.Reg_1bit_13.net_2 24 200
| device Reg_32bit_16.Reg_1bit_13.inverter_1.pmos.4 550 200
p Reg_32bit_16.Reg_1bit_13.net_1 vdd Reg_32bit_16.Reg_1bit_13.net_2 24 200
| end Reg_32bit_16.Reg_1bit_13.inverter_1
| begin Reg_32bit_16.Reg_1bit_13.inverter_2 290 260
| device Reg_32bit_16.Reg_1bit_13.inverter_2.nmos.1 550 360
n data[13] gnd Reg_32bit_16.Reg_1bit_13.net_3 24 100
| device Reg_32bit_16.Reg_1bit_13.inverter_2.nmos.2 550 360
n data[13] gnd Reg_32bit_16.Reg_1bit_13.net_3 24 100
| device Reg_32bit_16.Reg_1bit_13.inverter_2.nmos.3 550 360
n data[13] gnd Reg_32bit_16.Reg_1bit_13.net_3 24 100
| device Reg_32bit_16.Reg_1bit_13.inverter_2.nmos.4 550 360
n data[13] gnd Reg_32bit_16.Reg_1bit_13.net_3 24 100
| device Reg_32bit_16.Reg_1bit_13.inverter_2.pmos.1 550 200
p data[13] vdd Reg_32bit_16.Reg_1bit_13.net_3 24 200
| device Reg_32bit_16.Reg_1bit_13.inverter_2.pmos.2 550 200
p data[13] vdd Reg_32bit_16.Reg_1bit_13.net_3 24 200
| device Reg_32bit_16.Reg_1bit_13.inverter_2.pmos.3 550 200
p data[13] vdd Reg_32bit_16.Reg_1bit_13.net_3 24 200
| device Reg_32bit_16.Reg_1bit_13.inverter_2.pmos.4 550 200
p data[13] vdd Reg_32bit_16.Reg_1bit_13.net_3 24 200
| end Reg_32bit_16.Reg_1bit_13.inverter_2
| device Reg_32bit_16.Reg_1bit_13.nmos_1 730 230
n inR1[17] Reg_32bit_16.Reg_1bit_13.net_2 out1[13] 24 100
| device Reg_32bit_16.Reg_1bit_13.nmos_2 730 360
n inR2[17] Reg_32bit_16.Reg_1bit_13.net_2 out2[13] 24 100
| end Reg_32bit_16.Reg_1bit_13
| begin Reg_32bit_16.Reg_1bit_14 510 1930
| begin Reg_32bit_16.Reg_1bit_14.inverter 560 210
| device Reg_32bit_16.Reg_1bit_14.inverter.nmos 550 360
n Reg_32bit_16.Reg_1bit_14.net_2 gnd Reg_32bit_16.Reg_1bit_14.net_1 24 100
| device Reg_32bit_16.Reg_1bit_14.inverter.pmos 550 200
p Reg_32bit_16.Reg_1bit_14.net_2 vdd Reg_32bit_16.Reg_1bit_14.net_1 24 200
| end Reg_32bit_16.Reg_1bit_14.inverter
| device Reg_32bit_16.Reg_1bit_14.nmos.1 390 260
n w[17] Reg_32bit_16.Reg_1bit_14.net_3 Reg_32bit_16.Reg_1bit_14.net_1 24 100
| device Reg_32bit_16.Reg_1bit_14.nmos.2 390 260
n w[17] Reg_32bit_16.Reg_1bit_14.net_3 Reg_32bit_16.Reg_1bit_14.net_1 24 100
| device Reg_32bit_16.Reg_1bit_14.nmos.3 390 260
n w[17] Reg_32bit_16.Reg_1bit_14.net_3 Reg_32bit_16.Reg_1bit_14.net_1 24 100
| device Reg_32bit_16.Reg_1bit_14.nmos.4 390 260
n w[17] Reg_32bit_16.Reg_1bit_14.net_3 Reg_32bit_16.Reg_1bit_14.net_1 24 100
| begin Reg_32bit_16.Reg_1bit_14.inverter_1 550 380
| device Reg_32bit_16.Reg_1bit_14.inverter_1.nmos.1 550 360
n Reg_32bit_16.Reg_1bit_14.net_1 gnd Reg_32bit_16.Reg_1bit_14.net_2 24 100
| device Reg_32bit_16.Reg_1bit_14.inverter_1.nmos.2 550 360
n Reg_32bit_16.Reg_1bit_14.net_1 gnd Reg_32bit_16.Reg_1bit_14.net_2 24 100
| device Reg_32bit_16.Reg_1bit_14.inverter_1.nmos.3 550 360
n Reg_32bit_16.Reg_1bit_14.net_1 gnd Reg_32bit_16.Reg_1bit_14.net_2 24 100
| device Reg_32bit_16.Reg_1bit_14.inverter_1.nmos.4 550 360
n Reg_32bit_16.Reg_1bit_14.net_1 gnd Reg_32bit_16.Reg_1bit_14.net_2 24 100
| device Reg_32bit_16.Reg_1bit_14.inverter_1.pmos.1 550 200
p Reg_32bit_16.Reg_1bit_14.net_1 vdd Reg_32bit_16.Reg_1bit_14.net_2 24 200
| device Reg_32bit_16.Reg_1bit_14.inverter_1.pmos.2 550 200
p Reg_32bit_16.Reg_1bit_14.net_1 vdd Reg_32bit_16.Reg_1bit_14.net_2 24 200
| device Reg_32bit_16.Reg_1bit_14.inverter_1.pmos.3 550 200
p Reg_32bit_16.Reg_1bit_14.net_1 vdd Reg_32bit_16.Reg_1bit_14.net_2 24 200
| device Reg_32bit_16.Reg_1bit_14.inverter_1.pmos.4 550 200
p Reg_32bit_16.Reg_1bit_14.net_1 vdd Reg_32bit_16.Reg_1bit_14.net_2 24 200
| end Reg_32bit_16.Reg_1bit_14.inverter_1
| begin Reg_32bit_16.Reg_1bit_14.inverter_2 290 260
| device Reg_32bit_16.Reg_1bit_14.inverter_2.nmos.1 550 360
n data[14] gnd Reg_32bit_16.Reg_1bit_14.net_3 24 100
| device Reg_32bit_16.Reg_1bit_14.inverter_2.nmos.2 550 360
n data[14] gnd Reg_32bit_16.Reg_1bit_14.net_3 24 100
| device Reg_32bit_16.Reg_1bit_14.inverter_2.nmos.3 550 360
n data[14] gnd Reg_32bit_16.Reg_1bit_14.net_3 24 100
| device Reg_32bit_16.Reg_1bit_14.inverter_2.nmos.4 550 360
n data[14] gnd Reg_32bit_16.Reg_1bit_14.net_3 24 100
| device Reg_32bit_16.Reg_1bit_14.inverter_2.pmos.1 550 200
p data[14] vdd Reg_32bit_16.Reg_1bit_14.net_3 24 200
| device Reg_32bit_16.Reg_1bit_14.inverter_2.pmos.2 550 200
p data[14] vdd Reg_32bit_16.Reg_1bit_14.net_3 24 200
| device Reg_32bit_16.Reg_1bit_14.inverter_2.pmos.3 550 200
p data[14] vdd Reg_32bit_16.Reg_1bit_14.net_3 24 200
| device Reg_32bit_16.Reg_1bit_14.inverter_2.pmos.4 550 200
p data[14] vdd Reg_32bit_16.Reg_1bit_14.net_3 24 200
| end Reg_32bit_16.Reg_1bit_14.inverter_2
| device Reg_32bit_16.Reg_1bit_14.nmos_1 730 230
n inR1[17] Reg_32bit_16.Reg_1bit_14.net_2 out1[14] 24 100
| device Reg_32bit_16.Reg_1bit_14.nmos_2 730 360
n inR2[17] Reg_32bit_16.Reg_1bit_14.net_2 out2[14] 24 100
| end Reg_32bit_16.Reg_1bit_14
| begin Reg_32bit_16.Reg_1bit_15 510 2060
| begin Reg_32bit_16.Reg_1bit_15.inverter 560 210
| device Reg_32bit_16.Reg_1bit_15.inverter.nmos 550 360
n Reg_32bit_16.Reg_1bit_15.net_2 gnd Reg_32bit_16.Reg_1bit_15.net_1 24 100
| device Reg_32bit_16.Reg_1bit_15.inverter.pmos 550 200
p Reg_32bit_16.Reg_1bit_15.net_2 vdd Reg_32bit_16.Reg_1bit_15.net_1 24 200
| end Reg_32bit_16.Reg_1bit_15.inverter
| device Reg_32bit_16.Reg_1bit_15.nmos.1 390 260
n w[17] Reg_32bit_16.Reg_1bit_15.net_3 Reg_32bit_16.Reg_1bit_15.net_1 24 100
| device Reg_32bit_16.Reg_1bit_15.nmos.2 390 260
n w[17] Reg_32bit_16.Reg_1bit_15.net_3 Reg_32bit_16.Reg_1bit_15.net_1 24 100
| device Reg_32bit_16.Reg_1bit_15.nmos.3 390 260
n w[17] Reg_32bit_16.Reg_1bit_15.net_3 Reg_32bit_16.Reg_1bit_15.net_1 24 100
| device Reg_32bit_16.Reg_1bit_15.nmos.4 390 260
n w[17] Reg_32bit_16.Reg_1bit_15.net_3 Reg_32bit_16.Reg_1bit_15.net_1 24 100
| begin Reg_32bit_16.Reg_1bit_15.inverter_1 550 380
| device Reg_32bit_16.Reg_1bit_15.inverter_1.nmos.1 550 360
n Reg_32bit_16.Reg_1bit_15.net_1 gnd Reg_32bit_16.Reg_1bit_15.net_2 24 100
| device Reg_32bit_16.Reg_1bit_15.inverter_1.nmos.2 550 360
n Reg_32bit_16.Reg_1bit_15.net_1 gnd Reg_32bit_16.Reg_1bit_15.net_2 24 100
| device Reg_32bit_16.Reg_1bit_15.inverter_1.nmos.3 550 360
n Reg_32bit_16.Reg_1bit_15.net_1 gnd Reg_32bit_16.Reg_1bit_15.net_2 24 100
| device Reg_32bit_16.Reg_1bit_15.inverter_1.nmos.4 550 360
n Reg_32bit_16.Reg_1bit_15.net_1 gnd Reg_32bit_16.Reg_1bit_15.net_2 24 100
| device Reg_32bit_16.Reg_1bit_15.inverter_1.pmos.1 550 200
p Reg_32bit_16.Reg_1bit_15.net_1 vdd Reg_32bit_16.Reg_1bit_15.net_2 24 200
| device Reg_32bit_16.Reg_1bit_15.inverter_1.pmos.2 550 200
p Reg_32bit_16.Reg_1bit_15.net_1 vdd Reg_32bit_16.Reg_1bit_15.net_2 24 200
| device Reg_32bit_16.Reg_1bit_15.inverter_1.pmos.3 550 200
p Reg_32bit_16.Reg_1bit_15.net_1 vdd Reg_32bit_16.Reg_1bit_15.net_2 24 200
| device Reg_32bit_16.Reg_1bit_15.inverter_1.pmos.4 550 200
p Reg_32bit_16.Reg_1bit_15.net_1 vdd Reg_32bit_16.Reg_1bit_15.net_2 24 200
| end Reg_32bit_16.Reg_1bit_15.inverter_1
| begin Reg_32bit_16.Reg_1bit_15.inverter_2 290 260
| device Reg_32bit_16.Reg_1bit_15.inverter_2.nmos.1 550 360
n data[15] gnd Reg_32bit_16.Reg_1bit_15.net_3 24 100
| device Reg_32bit_16.Reg_1bit_15.inverter_2.nmos.2 550 360
n data[15] gnd Reg_32bit_16.Reg_1bit_15.net_3 24 100
| device Reg_32bit_16.Reg_1bit_15.inverter_2.nmos.3 550 360
n data[15] gnd Reg_32bit_16.Reg_1bit_15.net_3 24 100
| device Reg_32bit_16.Reg_1bit_15.inverter_2.nmos.4 550 360
n data[15] gnd Reg_32bit_16.Reg_1bit_15.net_3 24 100
| device Reg_32bit_16.Reg_1bit_15.inverter_2.pmos.1 550 200
p data[15] vdd Reg_32bit_16.Reg_1bit_15.net_3 24 200
| device Reg_32bit_16.Reg_1bit_15.inverter_2.pmos.2 550 200
p data[15] vdd Reg_32bit_16.Reg_1bit_15.net_3 24 200
| device Reg_32bit_16.Reg_1bit_15.inverter_2.pmos.3 550 200
p data[15] vdd Reg_32bit_16.Reg_1bit_15.net_3 24 200
| device Reg_32bit_16.Reg_1bit_15.inverter_2.pmos.4 550 200
p data[15] vdd Reg_32bit_16.Reg_1bit_15.net_3 24 200
| end Reg_32bit_16.Reg_1bit_15.inverter_2
| device Reg_32bit_16.Reg_1bit_15.nmos_1 730 230
n inR1[17] Reg_32bit_16.Reg_1bit_15.net_2 out1[15] 24 100
| device Reg_32bit_16.Reg_1bit_15.nmos_2 730 360
n inR2[17] Reg_32bit_16.Reg_1bit_15.net_2 out2[15] 24 100
| end Reg_32bit_16.Reg_1bit_15
| begin Reg_32bit_16.Reg_1bit_16 510 2200
| begin Reg_32bit_16.Reg_1bit_16.inverter 560 210
| device Reg_32bit_16.Reg_1bit_16.inverter.nmos 550 360
n Reg_32bit_16.Reg_1bit_16.net_2 gnd Reg_32bit_16.Reg_1bit_16.net_1 24 100
| device Reg_32bit_16.Reg_1bit_16.inverter.pmos 550 200
p Reg_32bit_16.Reg_1bit_16.net_2 vdd Reg_32bit_16.Reg_1bit_16.net_1 24 200
| end Reg_32bit_16.Reg_1bit_16.inverter
| device Reg_32bit_16.Reg_1bit_16.nmos.1 390 260
n w[17] Reg_32bit_16.Reg_1bit_16.net_3 Reg_32bit_16.Reg_1bit_16.net_1 24 100
| device Reg_32bit_16.Reg_1bit_16.nmos.2 390 260
n w[17] Reg_32bit_16.Reg_1bit_16.net_3 Reg_32bit_16.Reg_1bit_16.net_1 24 100
| device Reg_32bit_16.Reg_1bit_16.nmos.3 390 260
n w[17] Reg_32bit_16.Reg_1bit_16.net_3 Reg_32bit_16.Reg_1bit_16.net_1 24 100
| device Reg_32bit_16.Reg_1bit_16.nmos.4 390 260
n w[17] Reg_32bit_16.Reg_1bit_16.net_3 Reg_32bit_16.Reg_1bit_16.net_1 24 100
| begin Reg_32bit_16.Reg_1bit_16.inverter_1 550 380
| device Reg_32bit_16.Reg_1bit_16.inverter_1.nmos.1 550 360
n Reg_32bit_16.Reg_1bit_16.net_1 gnd Reg_32bit_16.Reg_1bit_16.net_2 24 100
| device Reg_32bit_16.Reg_1bit_16.inverter_1.nmos.2 550 360
n Reg_32bit_16.Reg_1bit_16.net_1 gnd Reg_32bit_16.Reg_1bit_16.net_2 24 100
| device Reg_32bit_16.Reg_1bit_16.inverter_1.nmos.3 550 360
n Reg_32bit_16.Reg_1bit_16.net_1 gnd Reg_32bit_16.Reg_1bit_16.net_2 24 100
| device Reg_32bit_16.Reg_1bit_16.inverter_1.nmos.4 550 360
n Reg_32bit_16.Reg_1bit_16.net_1 gnd Reg_32bit_16.Reg_1bit_16.net_2 24 100
| device Reg_32bit_16.Reg_1bit_16.inverter_1.pmos.1 550 200
p Reg_32bit_16.Reg_1bit_16.net_1 vdd Reg_32bit_16.Reg_1bit_16.net_2 24 200
| device Reg_32bit_16.Reg_1bit_16.inverter_1.pmos.2 550 200
p Reg_32bit_16.Reg_1bit_16.net_1 vdd Reg_32bit_16.Reg_1bit_16.net_2 24 200
| device Reg_32bit_16.Reg_1bit_16.inverter_1.pmos.3 550 200
p Reg_32bit_16.Reg_1bit_16.net_1 vdd Reg_32bit_16.Reg_1bit_16.net_2 24 200
| device Reg_32bit_16.Reg_1bit_16.inverter_1.pmos.4 550 200
p Reg_32bit_16.Reg_1bit_16.net_1 vdd Reg_32bit_16.Reg_1bit_16.net_2 24 200
| end Reg_32bit_16.Reg_1bit_16.inverter_1
| begin Reg_32bit_16.Reg_1bit_16.inverter_2 290 260
| device Reg_32bit_16.Reg_1bit_16.inverter_2.nmos.1 550 360
n data[16] gnd Reg_32bit_16.Reg_1bit_16.net_3 24 100
| device Reg_32bit_16.Reg_1bit_16.inverter_2.nmos.2 550 360
n data[16] gnd Reg_32bit_16.Reg_1bit_16.net_3 24 100
| device Reg_32bit_16.Reg_1bit_16.inverter_2.nmos.3 550 360
n data[16] gnd Reg_32bit_16.Reg_1bit_16.net_3 24 100
| device Reg_32bit_16.Reg_1bit_16.inverter_2.nmos.4 550 360
n data[16] gnd Reg_32bit_16.Reg_1bit_16.net_3 24 100
| device Reg_32bit_16.Reg_1bit_16.inverter_2.pmos.1 550 200
p data[16] vdd Reg_32bit_16.Reg_1bit_16.net_3 24 200
| device Reg_32bit_16.Reg_1bit_16.inverter_2.pmos.2 550 200
p data[16] vdd Reg_32bit_16.Reg_1bit_16.net_3 24 200
| device Reg_32bit_16.Reg_1bit_16.inverter_2.pmos.3 550 200
p data[16] vdd Reg_32bit_16.Reg_1bit_16.net_3 24 200
| device Reg_32bit_16.Reg_1bit_16.inverter_2.pmos.4 550 200
p data[16] vdd Reg_32bit_16.Reg_1bit_16.net_3 24 200
| end Reg_32bit_16.Reg_1bit_16.inverter_2
| device Reg_32bit_16.Reg_1bit_16.nmos_1 730 230
n inR1[17] Reg_32bit_16.Reg_1bit_16.net_2 out1[16] 24 100
| device Reg_32bit_16.Reg_1bit_16.nmos_2 730 360
n inR2[17] Reg_32bit_16.Reg_1bit_16.net_2 out2[16] 24 100
| end Reg_32bit_16.Reg_1bit_16
| begin Reg_32bit_16.Reg_1bit_17 510 2330
| begin Reg_32bit_16.Reg_1bit_17.inverter 560 210
| device Reg_32bit_16.Reg_1bit_17.inverter.nmos 550 360
n Reg_32bit_16.Reg_1bit_17.net_2 gnd Reg_32bit_16.Reg_1bit_17.net_1 24 100
| device Reg_32bit_16.Reg_1bit_17.inverter.pmos 550 200
p Reg_32bit_16.Reg_1bit_17.net_2 vdd Reg_32bit_16.Reg_1bit_17.net_1 24 200
| end Reg_32bit_16.Reg_1bit_17.inverter
| device Reg_32bit_16.Reg_1bit_17.nmos.1 390 260
n w[17] Reg_32bit_16.Reg_1bit_17.net_3 Reg_32bit_16.Reg_1bit_17.net_1 24 100
| device Reg_32bit_16.Reg_1bit_17.nmos.2 390 260
n w[17] Reg_32bit_16.Reg_1bit_17.net_3 Reg_32bit_16.Reg_1bit_17.net_1 24 100
| device Reg_32bit_16.Reg_1bit_17.nmos.3 390 260
n w[17] Reg_32bit_16.Reg_1bit_17.net_3 Reg_32bit_16.Reg_1bit_17.net_1 24 100
| device Reg_32bit_16.Reg_1bit_17.nmos.4 390 260
n w[17] Reg_32bit_16.Reg_1bit_17.net_3 Reg_32bit_16.Reg_1bit_17.net_1 24 100
| begin Reg_32bit_16.Reg_1bit_17.inverter_1 550 380
| device Reg_32bit_16.Reg_1bit_17.inverter_1.nmos.1 550 360
n Reg_32bit_16.Reg_1bit_17.net_1 gnd Reg_32bit_16.Reg_1bit_17.net_2 24 100
| device Reg_32bit_16.Reg_1bit_17.inverter_1.nmos.2 550 360
n Reg_32bit_16.Reg_1bit_17.net_1 gnd Reg_32bit_16.Reg_1bit_17.net_2 24 100
| device Reg_32bit_16.Reg_1bit_17.inverter_1.nmos.3 550 360
n Reg_32bit_16.Reg_1bit_17.net_1 gnd Reg_32bit_16.Reg_1bit_17.net_2 24 100
| device Reg_32bit_16.Reg_1bit_17.inverter_1.nmos.4 550 360
n Reg_32bit_16.Reg_1bit_17.net_1 gnd Reg_32bit_16.Reg_1bit_17.net_2 24 100
| device Reg_32bit_16.Reg_1bit_17.inverter_1.pmos.1 550 200
p Reg_32bit_16.Reg_1bit_17.net_1 vdd Reg_32bit_16.Reg_1bit_17.net_2 24 200
| device Reg_32bit_16.Reg_1bit_17.inverter_1.pmos.2 550 200
p Reg_32bit_16.Reg_1bit_17.net_1 vdd Reg_32bit_16.Reg_1bit_17.net_2 24 200
| device Reg_32bit_16.Reg_1bit_17.inverter_1.pmos.3 550 200
p Reg_32bit_16.Reg_1bit_17.net_1 vdd Reg_32bit_16.Reg_1bit_17.net_2 24 200
| device Reg_32bit_16.Reg_1bit_17.inverter_1.pmos.4 550 200
p Reg_32bit_16.Reg_1bit_17.net_1 vdd Reg_32bit_16.Reg_1bit_17.net_2 24 200
| end Reg_32bit_16.Reg_1bit_17.inverter_1
| begin Reg_32bit_16.Reg_1bit_17.inverter_2 290 260
| device Reg_32bit_16.Reg_1bit_17.inverter_2.nmos.1 550 360
n data[17] gnd Reg_32bit_16.Reg_1bit_17.net_3 24 100
| device Reg_32bit_16.Reg_1bit_17.inverter_2.nmos.2 550 360
n data[17] gnd Reg_32bit_16.Reg_1bit_17.net_3 24 100
| device Reg_32bit_16.Reg_1bit_17.inverter_2.nmos.3 550 360
n data[17] gnd Reg_32bit_16.Reg_1bit_17.net_3 24 100
| device Reg_32bit_16.Reg_1bit_17.inverter_2.nmos.4 550 360
n data[17] gnd Reg_32bit_16.Reg_1bit_17.net_3 24 100
| device Reg_32bit_16.Reg_1bit_17.inverter_2.pmos.1 550 200
p data[17] vdd Reg_32bit_16.Reg_1bit_17.net_3 24 200
| device Reg_32bit_16.Reg_1bit_17.inverter_2.pmos.2 550 200
p data[17] vdd Reg_32bit_16.Reg_1bit_17.net_3 24 200
| device Reg_32bit_16.Reg_1bit_17.inverter_2.pmos.3 550 200
p data[17] vdd Reg_32bit_16.Reg_1bit_17.net_3 24 200
| device Reg_32bit_16.Reg_1bit_17.inverter_2.pmos.4 550 200
p data[17] vdd Reg_32bit_16.Reg_1bit_17.net_3 24 200
| end Reg_32bit_16.Reg_1bit_17.inverter_2
| device Reg_32bit_16.Reg_1bit_17.nmos_1 730 230
n inR1[17] Reg_32bit_16.Reg_1bit_17.net_2 out1[17] 24 100
| device Reg_32bit_16.Reg_1bit_17.nmos_2 730 360
n inR2[17] Reg_32bit_16.Reg_1bit_17.net_2 out2[17] 24 100
| end Reg_32bit_16.Reg_1bit_17
| begin Reg_32bit_16.Reg_1bit_18 510 2460
| begin Reg_32bit_16.Reg_1bit_18.inverter 560 210
| device Reg_32bit_16.Reg_1bit_18.inverter.nmos 550 360
n Reg_32bit_16.Reg_1bit_18.net_2 gnd Reg_32bit_16.Reg_1bit_18.net_1 24 100
| device Reg_32bit_16.Reg_1bit_18.inverter.pmos 550 200
p Reg_32bit_16.Reg_1bit_18.net_2 vdd Reg_32bit_16.Reg_1bit_18.net_1 24 200
| end Reg_32bit_16.Reg_1bit_18.inverter
| device Reg_32bit_16.Reg_1bit_18.nmos.1 390 260
n w[17] Reg_32bit_16.Reg_1bit_18.net_3 Reg_32bit_16.Reg_1bit_18.net_1 24 100
| device Reg_32bit_16.Reg_1bit_18.nmos.2 390 260
n w[17] Reg_32bit_16.Reg_1bit_18.net_3 Reg_32bit_16.Reg_1bit_18.net_1 24 100
| device Reg_32bit_16.Reg_1bit_18.nmos.3 390 260
n w[17] Reg_32bit_16.Reg_1bit_18.net_3 Reg_32bit_16.Reg_1bit_18.net_1 24 100
| device Reg_32bit_16.Reg_1bit_18.nmos.4 390 260
n w[17] Reg_32bit_16.Reg_1bit_18.net_3 Reg_32bit_16.Reg_1bit_18.net_1 24 100
| begin Reg_32bit_16.Reg_1bit_18.inverter_1 550 380
| device Reg_32bit_16.Reg_1bit_18.inverter_1.nmos.1 550 360
n Reg_32bit_16.Reg_1bit_18.net_1 gnd Reg_32bit_16.Reg_1bit_18.net_2 24 100
| device Reg_32bit_16.Reg_1bit_18.inverter_1.nmos.2 550 360
n Reg_32bit_16.Reg_1bit_18.net_1 gnd Reg_32bit_16.Reg_1bit_18.net_2 24 100
| device Reg_32bit_16.Reg_1bit_18.inverter_1.nmos.3 550 360
n Reg_32bit_16.Reg_1bit_18.net_1 gnd Reg_32bit_16.Reg_1bit_18.net_2 24 100
| device Reg_32bit_16.Reg_1bit_18.inverter_1.nmos.4 550 360
n Reg_32bit_16.Reg_1bit_18.net_1 gnd Reg_32bit_16.Reg_1bit_18.net_2 24 100
| device Reg_32bit_16.Reg_1bit_18.inverter_1.pmos.1 550 200
p Reg_32bit_16.Reg_1bit_18.net_1 vdd Reg_32bit_16.Reg_1bit_18.net_2 24 200
| device Reg_32bit_16.Reg_1bit_18.inverter_1.pmos.2 550 200
p Reg_32bit_16.Reg_1bit_18.net_1 vdd Reg_32bit_16.Reg_1bit_18.net_2 24 200
| device Reg_32bit_16.Reg_1bit_18.inverter_1.pmos.3 550 200
p Reg_32bit_16.Reg_1bit_18.net_1 vdd Reg_32bit_16.Reg_1bit_18.net_2 24 200
| device Reg_32bit_16.Reg_1bit_18.inverter_1.pmos.4 550 200
p Reg_32bit_16.Reg_1bit_18.net_1 vdd Reg_32bit_16.Reg_1bit_18.net_2 24 200
| end Reg_32bit_16.Reg_1bit_18.inverter_1
| begin Reg_32bit_16.Reg_1bit_18.inverter_2 290 260
| device Reg_32bit_16.Reg_1bit_18.inverter_2.nmos.1 550 360
n data[18] gnd Reg_32bit_16.Reg_1bit_18.net_3 24 100
| device Reg_32bit_16.Reg_1bit_18.inverter_2.nmos.2 550 360
n data[18] gnd Reg_32bit_16.Reg_1bit_18.net_3 24 100
| device Reg_32bit_16.Reg_1bit_18.inverter_2.nmos.3 550 360
n data[18] gnd Reg_32bit_16.Reg_1bit_18.net_3 24 100
| device Reg_32bit_16.Reg_1bit_18.inverter_2.nmos.4 550 360
n data[18] gnd Reg_32bit_16.Reg_1bit_18.net_3 24 100
| device Reg_32bit_16.Reg_1bit_18.inverter_2.pmos.1 550 200
p data[18] vdd Reg_32bit_16.Reg_1bit_18.net_3 24 200
| device Reg_32bit_16.Reg_1bit_18.inverter_2.pmos.2 550 200
p data[18] vdd Reg_32bit_16.Reg_1bit_18.net_3 24 200
| device Reg_32bit_16.Reg_1bit_18.inverter_2.pmos.3 550 200
p data[18] vdd Reg_32bit_16.Reg_1bit_18.net_3 24 200
| device Reg_32bit_16.Reg_1bit_18.inverter_2.pmos.4 550 200
p data[18] vdd Reg_32bit_16.Reg_1bit_18.net_3 24 200
| end Reg_32bit_16.Reg_1bit_18.inverter_2
| device Reg_32bit_16.Reg_1bit_18.nmos_1 730 230
n inR1[17] Reg_32bit_16.Reg_1bit_18.net_2 out1[18] 24 100
| device Reg_32bit_16.Reg_1bit_18.nmos_2 730 360
n inR2[17] Reg_32bit_16.Reg_1bit_18.net_2 out2[18] 24 100
| end Reg_32bit_16.Reg_1bit_18
| begin Reg_32bit_16.Reg_1bit_19 510 2590
| begin Reg_32bit_16.Reg_1bit_19.inverter 560 210
| device Reg_32bit_16.Reg_1bit_19.inverter.nmos 550 360
n Reg_32bit_16.Reg_1bit_19.net_2 gnd Reg_32bit_16.Reg_1bit_19.net_1 24 100
| device Reg_32bit_16.Reg_1bit_19.inverter.pmos 550 200
p Reg_32bit_16.Reg_1bit_19.net_2 vdd Reg_32bit_16.Reg_1bit_19.net_1 24 200
| end Reg_32bit_16.Reg_1bit_19.inverter
| device Reg_32bit_16.Reg_1bit_19.nmos.1 390 260
n w[17] Reg_32bit_16.Reg_1bit_19.net_3 Reg_32bit_16.Reg_1bit_19.net_1 24 100
| device Reg_32bit_16.Reg_1bit_19.nmos.2 390 260
n w[17] Reg_32bit_16.Reg_1bit_19.net_3 Reg_32bit_16.Reg_1bit_19.net_1 24 100
| device Reg_32bit_16.Reg_1bit_19.nmos.3 390 260
n w[17] Reg_32bit_16.Reg_1bit_19.net_3 Reg_32bit_16.Reg_1bit_19.net_1 24 100
| device Reg_32bit_16.Reg_1bit_19.nmos.4 390 260
n w[17] Reg_32bit_16.Reg_1bit_19.net_3 Reg_32bit_16.Reg_1bit_19.net_1 24 100
| begin Reg_32bit_16.Reg_1bit_19.inverter_1 550 380
| device Reg_32bit_16.Reg_1bit_19.inverter_1.nmos.1 550 360
n Reg_32bit_16.Reg_1bit_19.net_1 gnd Reg_32bit_16.Reg_1bit_19.net_2 24 100
| device Reg_32bit_16.Reg_1bit_19.inverter_1.nmos.2 550 360
n Reg_32bit_16.Reg_1bit_19.net_1 gnd Reg_32bit_16.Reg_1bit_19.net_2 24 100
| device Reg_32bit_16.Reg_1bit_19.inverter_1.nmos.3 550 360
n Reg_32bit_16.Reg_1bit_19.net_1 gnd Reg_32bit_16.Reg_1bit_19.net_2 24 100
| device Reg_32bit_16.Reg_1bit_19.inverter_1.nmos.4 550 360
n Reg_32bit_16.Reg_1bit_19.net_1 gnd Reg_32bit_16.Reg_1bit_19.net_2 24 100
| device Reg_32bit_16.Reg_1bit_19.inverter_1.pmos.1 550 200
p Reg_32bit_16.Reg_1bit_19.net_1 vdd Reg_32bit_16.Reg_1bit_19.net_2 24 200
| device Reg_32bit_16.Reg_1bit_19.inverter_1.pmos.2 550 200
p Reg_32bit_16.Reg_1bit_19.net_1 vdd Reg_32bit_16.Reg_1bit_19.net_2 24 200
| device Reg_32bit_16.Reg_1bit_19.inverter_1.pmos.3 550 200
p Reg_32bit_16.Reg_1bit_19.net_1 vdd Reg_32bit_16.Reg_1bit_19.net_2 24 200
| device Reg_32bit_16.Reg_1bit_19.inverter_1.pmos.4 550 200
p Reg_32bit_16.Reg_1bit_19.net_1 vdd Reg_32bit_16.Reg_1bit_19.net_2 24 200
| end Reg_32bit_16.Reg_1bit_19.inverter_1
| begin Reg_32bit_16.Reg_1bit_19.inverter_2 290 260
| device Reg_32bit_16.Reg_1bit_19.inverter_2.nmos.1 550 360
n data[19] gnd Reg_32bit_16.Reg_1bit_19.net_3 24 100
| device Reg_32bit_16.Reg_1bit_19.inverter_2.nmos.2 550 360
n data[19] gnd Reg_32bit_16.Reg_1bit_19.net_3 24 100
| device Reg_32bit_16.Reg_1bit_19.inverter_2.nmos.3 550 360
n data[19] gnd Reg_32bit_16.Reg_1bit_19.net_3 24 100
| device Reg_32bit_16.Reg_1bit_19.inverter_2.nmos.4 550 360
n data[19] gnd Reg_32bit_16.Reg_1bit_19.net_3 24 100
| device Reg_32bit_16.Reg_1bit_19.inverter_2.pmos.1 550 200
p data[19] vdd Reg_32bit_16.Reg_1bit_19.net_3 24 200
| device Reg_32bit_16.Reg_1bit_19.inverter_2.pmos.2 550 200
p data[19] vdd Reg_32bit_16.Reg_1bit_19.net_3 24 200
| device Reg_32bit_16.Reg_1bit_19.inverter_2.pmos.3 550 200
p data[19] vdd Reg_32bit_16.Reg_1bit_19.net_3 24 200
| device Reg_32bit_16.Reg_1bit_19.inverter_2.pmos.4 550 200
p data[19] vdd Reg_32bit_16.Reg_1bit_19.net_3 24 200
| end Reg_32bit_16.Reg_1bit_19.inverter_2
| device Reg_32bit_16.Reg_1bit_19.nmos_1 730 230
n inR1[17] Reg_32bit_16.Reg_1bit_19.net_2 out1[19] 24 100
| device Reg_32bit_16.Reg_1bit_19.nmos_2 730 360
n inR2[17] Reg_32bit_16.Reg_1bit_19.net_2 out2[19] 24 100
| end Reg_32bit_16.Reg_1bit_19
| begin Reg_32bit_16.Reg_1bit_20 510 2720
| begin Reg_32bit_16.Reg_1bit_20.inverter 560 210
| device Reg_32bit_16.Reg_1bit_20.inverter.nmos 550 360
n Reg_32bit_16.Reg_1bit_20.net_2 gnd Reg_32bit_16.Reg_1bit_20.net_1 24 100
| device Reg_32bit_16.Reg_1bit_20.inverter.pmos 550 200
p Reg_32bit_16.Reg_1bit_20.net_2 vdd Reg_32bit_16.Reg_1bit_20.net_1 24 200
| end Reg_32bit_16.Reg_1bit_20.inverter
| device Reg_32bit_16.Reg_1bit_20.nmos.1 390 260
n w[17] Reg_32bit_16.Reg_1bit_20.net_3 Reg_32bit_16.Reg_1bit_20.net_1 24 100
| device Reg_32bit_16.Reg_1bit_20.nmos.2 390 260
n w[17] Reg_32bit_16.Reg_1bit_20.net_3 Reg_32bit_16.Reg_1bit_20.net_1 24 100
| device Reg_32bit_16.Reg_1bit_20.nmos.3 390 260
n w[17] Reg_32bit_16.Reg_1bit_20.net_3 Reg_32bit_16.Reg_1bit_20.net_1 24 100
| device Reg_32bit_16.Reg_1bit_20.nmos.4 390 260
n w[17] Reg_32bit_16.Reg_1bit_20.net_3 Reg_32bit_16.Reg_1bit_20.net_1 24 100
| begin Reg_32bit_16.Reg_1bit_20.inverter_1 550 380
| device Reg_32bit_16.Reg_1bit_20.inverter_1.nmos.1 550 360
n Reg_32bit_16.Reg_1bit_20.net_1 gnd Reg_32bit_16.Reg_1bit_20.net_2 24 100
| device Reg_32bit_16.Reg_1bit_20.inverter_1.nmos.2 550 360
n Reg_32bit_16.Reg_1bit_20.net_1 gnd Reg_32bit_16.Reg_1bit_20.net_2 24 100
| device Reg_32bit_16.Reg_1bit_20.inverter_1.nmos.3 550 360
n Reg_32bit_16.Reg_1bit_20.net_1 gnd Reg_32bit_16.Reg_1bit_20.net_2 24 100
| device Reg_32bit_16.Reg_1bit_20.inverter_1.nmos.4 550 360
n Reg_32bit_16.Reg_1bit_20.net_1 gnd Reg_32bit_16.Reg_1bit_20.net_2 24 100
| device Reg_32bit_16.Reg_1bit_20.inverter_1.pmos.1 550 200
p Reg_32bit_16.Reg_1bit_20.net_1 vdd Reg_32bit_16.Reg_1bit_20.net_2 24 200
| device Reg_32bit_16.Reg_1bit_20.inverter_1.pmos.2 550 200
p Reg_32bit_16.Reg_1bit_20.net_1 vdd Reg_32bit_16.Reg_1bit_20.net_2 24 200
| device Reg_32bit_16.Reg_1bit_20.inverter_1.pmos.3 550 200
p Reg_32bit_16.Reg_1bit_20.net_1 vdd Reg_32bit_16.Reg_1bit_20.net_2 24 200
| device Reg_32bit_16.Reg_1bit_20.inverter_1.pmos.4 550 200
p Reg_32bit_16.Reg_1bit_20.net_1 vdd Reg_32bit_16.Reg_1bit_20.net_2 24 200
| end Reg_32bit_16.Reg_1bit_20.inverter_1
| begin Reg_32bit_16.Reg_1bit_20.inverter_2 290 260
| device Reg_32bit_16.Reg_1bit_20.inverter_2.nmos.1 550 360
n data[20] gnd Reg_32bit_16.Reg_1bit_20.net_3 24 100
| device Reg_32bit_16.Reg_1bit_20.inverter_2.nmos.2 550 360
n data[20] gnd Reg_32bit_16.Reg_1bit_20.net_3 24 100
| device Reg_32bit_16.Reg_1bit_20.inverter_2.nmos.3 550 360
n data[20] gnd Reg_32bit_16.Reg_1bit_20.net_3 24 100
| device Reg_32bit_16.Reg_1bit_20.inverter_2.nmos.4 550 360
n data[20] gnd Reg_32bit_16.Reg_1bit_20.net_3 24 100
| device Reg_32bit_16.Reg_1bit_20.inverter_2.pmos.1 550 200
p data[20] vdd Reg_32bit_16.Reg_1bit_20.net_3 24 200
| device Reg_32bit_16.Reg_1bit_20.inverter_2.pmos.2 550 200
p data[20] vdd Reg_32bit_16.Reg_1bit_20.net_3 24 200
| device Reg_32bit_16.Reg_1bit_20.inverter_2.pmos.3 550 200
p data[20] vdd Reg_32bit_16.Reg_1bit_20.net_3 24 200
| device Reg_32bit_16.Reg_1bit_20.inverter_2.pmos.4 550 200
p data[20] vdd Reg_32bit_16.Reg_1bit_20.net_3 24 200
| end Reg_32bit_16.Reg_1bit_20.inverter_2
| device Reg_32bit_16.Reg_1bit_20.nmos_1 730 230
n inR1[17] Reg_32bit_16.Reg_1bit_20.net_2 out1[20] 24 100
| device Reg_32bit_16.Reg_1bit_20.nmos_2 730 360
n inR2[17] Reg_32bit_16.Reg_1bit_20.net_2 out2[20] 24 100
| end Reg_32bit_16.Reg_1bit_20
| begin Reg_32bit_16.Reg_1bit_21 510 2850
| begin Reg_32bit_16.Reg_1bit_21.inverter 560 210
| device Reg_32bit_16.Reg_1bit_21.inverter.nmos 550 360
n Reg_32bit_16.Reg_1bit_21.net_2 gnd Reg_32bit_16.Reg_1bit_21.net_1 24 100
| device Reg_32bit_16.Reg_1bit_21.inverter.pmos 550 200
p Reg_32bit_16.Reg_1bit_21.net_2 vdd Reg_32bit_16.Reg_1bit_21.net_1 24 200
| end Reg_32bit_16.Reg_1bit_21.inverter
| device Reg_32bit_16.Reg_1bit_21.nmos.1 390 260
n w[17] Reg_32bit_16.Reg_1bit_21.net_3 Reg_32bit_16.Reg_1bit_21.net_1 24 100
| device Reg_32bit_16.Reg_1bit_21.nmos.2 390 260
n w[17] Reg_32bit_16.Reg_1bit_21.net_3 Reg_32bit_16.Reg_1bit_21.net_1 24 100
| device Reg_32bit_16.Reg_1bit_21.nmos.3 390 260
n w[17] Reg_32bit_16.Reg_1bit_21.net_3 Reg_32bit_16.Reg_1bit_21.net_1 24 100
| device Reg_32bit_16.Reg_1bit_21.nmos.4 390 260
n w[17] Reg_32bit_16.Reg_1bit_21.net_3 Reg_32bit_16.Reg_1bit_21.net_1 24 100
| begin Reg_32bit_16.Reg_1bit_21.inverter_1 550 380
| device Reg_32bit_16.Reg_1bit_21.inverter_1.nmos.1 550 360
n Reg_32bit_16.Reg_1bit_21.net_1 gnd Reg_32bit_16.Reg_1bit_21.net_2 24 100
| device Reg_32bit_16.Reg_1bit_21.inverter_1.nmos.2 550 360
n Reg_32bit_16.Reg_1bit_21.net_1 gnd Reg_32bit_16.Reg_1bit_21.net_2 24 100
| device Reg_32bit_16.Reg_1bit_21.inverter_1.nmos.3 550 360
n Reg_32bit_16.Reg_1bit_21.net_1 gnd Reg_32bit_16.Reg_1bit_21.net_2 24 100
| device Reg_32bit_16.Reg_1bit_21.inverter_1.nmos.4 550 360
n Reg_32bit_16.Reg_1bit_21.net_1 gnd Reg_32bit_16.Reg_1bit_21.net_2 24 100
| device Reg_32bit_16.Reg_1bit_21.inverter_1.pmos.1 550 200
p Reg_32bit_16.Reg_1bit_21.net_1 vdd Reg_32bit_16.Reg_1bit_21.net_2 24 200
| device Reg_32bit_16.Reg_1bit_21.inverter_1.pmos.2 550 200
p Reg_32bit_16.Reg_1bit_21.net_1 vdd Reg_32bit_16.Reg_1bit_21.net_2 24 200
| device Reg_32bit_16.Reg_1bit_21.inverter_1.pmos.3 550 200
p Reg_32bit_16.Reg_1bit_21.net_1 vdd Reg_32bit_16.Reg_1bit_21.net_2 24 200
| device Reg_32bit_16.Reg_1bit_21.inverter_1.pmos.4 550 200
p Reg_32bit_16.Reg_1bit_21.net_1 vdd Reg_32bit_16.Reg_1bit_21.net_2 24 200
| end Reg_32bit_16.Reg_1bit_21.inverter_1
| begin Reg_32bit_16.Reg_1bit_21.inverter_2 290 260
| device Reg_32bit_16.Reg_1bit_21.inverter_2.nmos.1 550 360
n data[21] gnd Reg_32bit_16.Reg_1bit_21.net_3 24 100
| device Reg_32bit_16.Reg_1bit_21.inverter_2.nmos.2 550 360
n data[21] gnd Reg_32bit_16.Reg_1bit_21.net_3 24 100
| device Reg_32bit_16.Reg_1bit_21.inverter_2.nmos.3 550 360
n data[21] gnd Reg_32bit_16.Reg_1bit_21.net_3 24 100
| device Reg_32bit_16.Reg_1bit_21.inverter_2.nmos.4 550 360
n data[21] gnd Reg_32bit_16.Reg_1bit_21.net_3 24 100
| device Reg_32bit_16.Reg_1bit_21.inverter_2.pmos.1 550 200
p data[21] vdd Reg_32bit_16.Reg_1bit_21.net_3 24 200
| device Reg_32bit_16.Reg_1bit_21.inverter_2.pmos.2 550 200
p data[21] vdd Reg_32bit_16.Reg_1bit_21.net_3 24 200
| device Reg_32bit_16.Reg_1bit_21.inverter_2.pmos.3 550 200
p data[21] vdd Reg_32bit_16.Reg_1bit_21.net_3 24 200
| device Reg_32bit_16.Reg_1bit_21.inverter_2.pmos.4 550 200
p data[21] vdd Reg_32bit_16.Reg_1bit_21.net_3 24 200
| end Reg_32bit_16.Reg_1bit_21.inverter_2
| device Reg_32bit_16.Reg_1bit_21.nmos_1 730 230
n inR1[17] Reg_32bit_16.Reg_1bit_21.net_2 out1[21] 24 100
| device Reg_32bit_16.Reg_1bit_21.nmos_2 730 360
n inR2[17] Reg_32bit_16.Reg_1bit_21.net_2 out2[21] 24 100
| end Reg_32bit_16.Reg_1bit_21
| begin Reg_32bit_16.Reg_1bit_22 510 2980
| begin Reg_32bit_16.Reg_1bit_22.inverter 560 210
| device Reg_32bit_16.Reg_1bit_22.inverter.nmos 550 360
n Reg_32bit_16.Reg_1bit_22.net_2 gnd Reg_32bit_16.Reg_1bit_22.net_1 24 100
| device Reg_32bit_16.Reg_1bit_22.inverter.pmos 550 200
p Reg_32bit_16.Reg_1bit_22.net_2 vdd Reg_32bit_16.Reg_1bit_22.net_1 24 200
| end Reg_32bit_16.Reg_1bit_22.inverter
| device Reg_32bit_16.Reg_1bit_22.nmos.1 390 260
n w[17] Reg_32bit_16.Reg_1bit_22.net_3 Reg_32bit_16.Reg_1bit_22.net_1 24 100
| device Reg_32bit_16.Reg_1bit_22.nmos.2 390 260
n w[17] Reg_32bit_16.Reg_1bit_22.net_3 Reg_32bit_16.Reg_1bit_22.net_1 24 100
| device Reg_32bit_16.Reg_1bit_22.nmos.3 390 260
n w[17] Reg_32bit_16.Reg_1bit_22.net_3 Reg_32bit_16.Reg_1bit_22.net_1 24 100
| device Reg_32bit_16.Reg_1bit_22.nmos.4 390 260
n w[17] Reg_32bit_16.Reg_1bit_22.net_3 Reg_32bit_16.Reg_1bit_22.net_1 24 100
| begin Reg_32bit_16.Reg_1bit_22.inverter_1 550 380
| device Reg_32bit_16.Reg_1bit_22.inverter_1.nmos.1 550 360
n Reg_32bit_16.Reg_1bit_22.net_1 gnd Reg_32bit_16.Reg_1bit_22.net_2 24 100
| device Reg_32bit_16.Reg_1bit_22.inverter_1.nmos.2 550 360
n Reg_32bit_16.Reg_1bit_22.net_1 gnd Reg_32bit_16.Reg_1bit_22.net_2 24 100
| device Reg_32bit_16.Reg_1bit_22.inverter_1.nmos.3 550 360
n Reg_32bit_16.Reg_1bit_22.net_1 gnd Reg_32bit_16.Reg_1bit_22.net_2 24 100
| device Reg_32bit_16.Reg_1bit_22.inverter_1.nmos.4 550 360
n Reg_32bit_16.Reg_1bit_22.net_1 gnd Reg_32bit_16.Reg_1bit_22.net_2 24 100
| device Reg_32bit_16.Reg_1bit_22.inverter_1.pmos.1 550 200
p Reg_32bit_16.Reg_1bit_22.net_1 vdd Reg_32bit_16.Reg_1bit_22.net_2 24 200
| device Reg_32bit_16.Reg_1bit_22.inverter_1.pmos.2 550 200
p Reg_32bit_16.Reg_1bit_22.net_1 vdd Reg_32bit_16.Reg_1bit_22.net_2 24 200
| device Reg_32bit_16.Reg_1bit_22.inverter_1.pmos.3 550 200
p Reg_32bit_16.Reg_1bit_22.net_1 vdd Reg_32bit_16.Reg_1bit_22.net_2 24 200
| device Reg_32bit_16.Reg_1bit_22.inverter_1.pmos.4 550 200
p Reg_32bit_16.Reg_1bit_22.net_1 vdd Reg_32bit_16.Reg_1bit_22.net_2 24 200
| end Reg_32bit_16.Reg_1bit_22.inverter_1
| begin Reg_32bit_16.Reg_1bit_22.inverter_2 290 260
| device Reg_32bit_16.Reg_1bit_22.inverter_2.nmos.1 550 360
n data[22] gnd Reg_32bit_16.Reg_1bit_22.net_3 24 100
| device Reg_32bit_16.Reg_1bit_22.inverter_2.nmos.2 550 360
n data[22] gnd Reg_32bit_16.Reg_1bit_22.net_3 24 100
| device Reg_32bit_16.Reg_1bit_22.inverter_2.nmos.3 550 360
n data[22] gnd Reg_32bit_16.Reg_1bit_22.net_3 24 100
| device Reg_32bit_16.Reg_1bit_22.inverter_2.nmos.4 550 360
n data[22] gnd Reg_32bit_16.Reg_1bit_22.net_3 24 100
| device Reg_32bit_16.Reg_1bit_22.inverter_2.pmos.1 550 200
p data[22] vdd Reg_32bit_16.Reg_1bit_22.net_3 24 200
| device Reg_32bit_16.Reg_1bit_22.inverter_2.pmos.2 550 200
p data[22] vdd Reg_32bit_16.Reg_1bit_22.net_3 24 200
| device Reg_32bit_16.Reg_1bit_22.inverter_2.pmos.3 550 200
p data[22] vdd Reg_32bit_16.Reg_1bit_22.net_3 24 200
| device Reg_32bit_16.Reg_1bit_22.inverter_2.pmos.4 550 200
p data[22] vdd Reg_32bit_16.Reg_1bit_22.net_3 24 200
| end Reg_32bit_16.Reg_1bit_22.inverter_2
| device Reg_32bit_16.Reg_1bit_22.nmos_1 730 230
n inR1[17] Reg_32bit_16.Reg_1bit_22.net_2 out1[22] 24 100
| device Reg_32bit_16.Reg_1bit_22.nmos_2 730 360
n inR2[17] Reg_32bit_16.Reg_1bit_22.net_2 out2[22] 24 100
| end Reg_32bit_16.Reg_1bit_22
| begin Reg_32bit_16.Reg_1bit_23 510 3110
| begin Reg_32bit_16.Reg_1bit_23.inverter 560 210
| device Reg_32bit_16.Reg_1bit_23.inverter.nmos 550 360
n Reg_32bit_16.Reg_1bit_23.net_2 gnd Reg_32bit_16.Reg_1bit_23.net_1 24 100
| device Reg_32bit_16.Reg_1bit_23.inverter.pmos 550 200
p Reg_32bit_16.Reg_1bit_23.net_2 vdd Reg_32bit_16.Reg_1bit_23.net_1 24 200
| end Reg_32bit_16.Reg_1bit_23.inverter
| device Reg_32bit_16.Reg_1bit_23.nmos.1 390 260
n w[17] Reg_32bit_16.Reg_1bit_23.net_3 Reg_32bit_16.Reg_1bit_23.net_1 24 100
| device Reg_32bit_16.Reg_1bit_23.nmos.2 390 260
n w[17] Reg_32bit_16.Reg_1bit_23.net_3 Reg_32bit_16.Reg_1bit_23.net_1 24 100
| device Reg_32bit_16.Reg_1bit_23.nmos.3 390 260
n w[17] Reg_32bit_16.Reg_1bit_23.net_3 Reg_32bit_16.Reg_1bit_23.net_1 24 100
| device Reg_32bit_16.Reg_1bit_23.nmos.4 390 260
n w[17] Reg_32bit_16.Reg_1bit_23.net_3 Reg_32bit_16.Reg_1bit_23.net_1 24 100
| begin Reg_32bit_16.Reg_1bit_23.inverter_1 550 380
| device Reg_32bit_16.Reg_1bit_23.inverter_1.nmos.1 550 360
n Reg_32bit_16.Reg_1bit_23.net_1 gnd Reg_32bit_16.Reg_1bit_23.net_2 24 100
| device Reg_32bit_16.Reg_1bit_23.inverter_1.nmos.2 550 360
n Reg_32bit_16.Reg_1bit_23.net_1 gnd Reg_32bit_16.Reg_1bit_23.net_2 24 100
| device Reg_32bit_16.Reg_1bit_23.inverter_1.nmos.3 550 360
n Reg_32bit_16.Reg_1bit_23.net_1 gnd Reg_32bit_16.Reg_1bit_23.net_2 24 100
| device Reg_32bit_16.Reg_1bit_23.inverter_1.nmos.4 550 360
n Reg_32bit_16.Reg_1bit_23.net_1 gnd Reg_32bit_16.Reg_1bit_23.net_2 24 100
| device Reg_32bit_16.Reg_1bit_23.inverter_1.pmos.1 550 200
p Reg_32bit_16.Reg_1bit_23.net_1 vdd Reg_32bit_16.Reg_1bit_23.net_2 24 200
| device Reg_32bit_16.Reg_1bit_23.inverter_1.pmos.2 550 200
p Reg_32bit_16.Reg_1bit_23.net_1 vdd Reg_32bit_16.Reg_1bit_23.net_2 24 200
| device Reg_32bit_16.Reg_1bit_23.inverter_1.pmos.3 550 200
p Reg_32bit_16.Reg_1bit_23.net_1 vdd Reg_32bit_16.Reg_1bit_23.net_2 24 200
| device Reg_32bit_16.Reg_1bit_23.inverter_1.pmos.4 550 200
p Reg_32bit_16.Reg_1bit_23.net_1 vdd Reg_32bit_16.Reg_1bit_23.net_2 24 200
| end Reg_32bit_16.Reg_1bit_23.inverter_1
| begin Reg_32bit_16.Reg_1bit_23.inverter_2 290 260
| device Reg_32bit_16.Reg_1bit_23.inverter_2.nmos.1 550 360
n data[23] gnd Reg_32bit_16.Reg_1bit_23.net_3 24 100
| device Reg_32bit_16.Reg_1bit_23.inverter_2.nmos.2 550 360
n data[23] gnd Reg_32bit_16.Reg_1bit_23.net_3 24 100
| device Reg_32bit_16.Reg_1bit_23.inverter_2.nmos.3 550 360
n data[23] gnd Reg_32bit_16.Reg_1bit_23.net_3 24 100
| device Reg_32bit_16.Reg_1bit_23.inverter_2.nmos.4 550 360
n data[23] gnd Reg_32bit_16.Reg_1bit_23.net_3 24 100
| device Reg_32bit_16.Reg_1bit_23.inverter_2.pmos.1 550 200
p data[23] vdd Reg_32bit_16.Reg_1bit_23.net_3 24 200
| device Reg_32bit_16.Reg_1bit_23.inverter_2.pmos.2 550 200
p data[23] vdd Reg_32bit_16.Reg_1bit_23.net_3 24 200
| device Reg_32bit_16.Reg_1bit_23.inverter_2.pmos.3 550 200
p data[23] vdd Reg_32bit_16.Reg_1bit_23.net_3 24 200
| device Reg_32bit_16.Reg_1bit_23.inverter_2.pmos.4 550 200
p data[23] vdd Reg_32bit_16.Reg_1bit_23.net_3 24 200
| end Reg_32bit_16.Reg_1bit_23.inverter_2
| device Reg_32bit_16.Reg_1bit_23.nmos_1 730 230
n inR1[17] Reg_32bit_16.Reg_1bit_23.net_2 out1[23] 24 100
| device Reg_32bit_16.Reg_1bit_23.nmos_2 730 360
n inR2[17] Reg_32bit_16.Reg_1bit_23.net_2 out2[23] 24 100
| end Reg_32bit_16.Reg_1bit_23
| begin Reg_32bit_16.Reg_1bit_24 510 3250
| begin Reg_32bit_16.Reg_1bit_24.inverter 560 210
| device Reg_32bit_16.Reg_1bit_24.inverter.nmos 550 360
n Reg_32bit_16.Reg_1bit_24.net_2 gnd Reg_32bit_16.Reg_1bit_24.net_1 24 100
| device Reg_32bit_16.Reg_1bit_24.inverter.pmos 550 200
p Reg_32bit_16.Reg_1bit_24.net_2 vdd Reg_32bit_16.Reg_1bit_24.net_1 24 200
| end Reg_32bit_16.Reg_1bit_24.inverter
| device Reg_32bit_16.Reg_1bit_24.nmos.1 390 260
n w[17] Reg_32bit_16.Reg_1bit_24.net_3 Reg_32bit_16.Reg_1bit_24.net_1 24 100
| device Reg_32bit_16.Reg_1bit_24.nmos.2 390 260
n w[17] Reg_32bit_16.Reg_1bit_24.net_3 Reg_32bit_16.Reg_1bit_24.net_1 24 100
| device Reg_32bit_16.Reg_1bit_24.nmos.3 390 260
n w[17] Reg_32bit_16.Reg_1bit_24.net_3 Reg_32bit_16.Reg_1bit_24.net_1 24 100
| device Reg_32bit_16.Reg_1bit_24.nmos.4 390 260
n w[17] Reg_32bit_16.Reg_1bit_24.net_3 Reg_32bit_16.Reg_1bit_24.net_1 24 100
| begin Reg_32bit_16.Reg_1bit_24.inverter_1 550 380
| device Reg_32bit_16.Reg_1bit_24.inverter_1.nmos.1 550 360
n Reg_32bit_16.Reg_1bit_24.net_1 gnd Reg_32bit_16.Reg_1bit_24.net_2 24 100
| device Reg_32bit_16.Reg_1bit_24.inverter_1.nmos.2 550 360
n Reg_32bit_16.Reg_1bit_24.net_1 gnd Reg_32bit_16.Reg_1bit_24.net_2 24 100
| device Reg_32bit_16.Reg_1bit_24.inverter_1.nmos.3 550 360
n Reg_32bit_16.Reg_1bit_24.net_1 gnd Reg_32bit_16.Reg_1bit_24.net_2 24 100
| device Reg_32bit_16.Reg_1bit_24.inverter_1.nmos.4 550 360
n Reg_32bit_16.Reg_1bit_24.net_1 gnd Reg_32bit_16.Reg_1bit_24.net_2 24 100
| device Reg_32bit_16.Reg_1bit_24.inverter_1.pmos.1 550 200
p Reg_32bit_16.Reg_1bit_24.net_1 vdd Reg_32bit_16.Reg_1bit_24.net_2 24 200
| device Reg_32bit_16.Reg_1bit_24.inverter_1.pmos.2 550 200
p Reg_32bit_16.Reg_1bit_24.net_1 vdd Reg_32bit_16.Reg_1bit_24.net_2 24 200
| device Reg_32bit_16.Reg_1bit_24.inverter_1.pmos.3 550 200
p Reg_32bit_16.Reg_1bit_24.net_1 vdd Reg_32bit_16.Reg_1bit_24.net_2 24 200
| device Reg_32bit_16.Reg_1bit_24.inverter_1.pmos.4 550 200
p Reg_32bit_16.Reg_1bit_24.net_1 vdd Reg_32bit_16.Reg_1bit_24.net_2 24 200
| end Reg_32bit_16.Reg_1bit_24.inverter_1
| begin Reg_32bit_16.Reg_1bit_24.inverter_2 290 260
| device Reg_32bit_16.Reg_1bit_24.inverter_2.nmos.1 550 360
n data[24] gnd Reg_32bit_16.Reg_1bit_24.net_3 24 100
| device Reg_32bit_16.Reg_1bit_24.inverter_2.nmos.2 550 360
n data[24] gnd Reg_32bit_16.Reg_1bit_24.net_3 24 100
| device Reg_32bit_16.Reg_1bit_24.inverter_2.nmos.3 550 360
n data[24] gnd Reg_32bit_16.Reg_1bit_24.net_3 24 100
| device Reg_32bit_16.Reg_1bit_24.inverter_2.nmos.4 550 360
n data[24] gnd Reg_32bit_16.Reg_1bit_24.net_3 24 100
| device Reg_32bit_16.Reg_1bit_24.inverter_2.pmos.1 550 200
p data[24] vdd Reg_32bit_16.Reg_1bit_24.net_3 24 200
| device Reg_32bit_16.Reg_1bit_24.inverter_2.pmos.2 550 200
p data[24] vdd Reg_32bit_16.Reg_1bit_24.net_3 24 200
| device Reg_32bit_16.Reg_1bit_24.inverter_2.pmos.3 550 200
p data[24] vdd Reg_32bit_16.Reg_1bit_24.net_3 24 200
| device Reg_32bit_16.Reg_1bit_24.inverter_2.pmos.4 550 200
p data[24] vdd Reg_32bit_16.Reg_1bit_24.net_3 24 200
| end Reg_32bit_16.Reg_1bit_24.inverter_2
| device Reg_32bit_16.Reg_1bit_24.nmos_1 730 230
n inR1[17] Reg_32bit_16.Reg_1bit_24.net_2 out1[24] 24 100
| device Reg_32bit_16.Reg_1bit_24.nmos_2 730 360
n inR2[17] Reg_32bit_16.Reg_1bit_24.net_2 out2[24] 24 100
| end Reg_32bit_16.Reg_1bit_24
| begin Reg_32bit_16.Reg_1bit_25 510 3380
| begin Reg_32bit_16.Reg_1bit_25.inverter 560 210
| device Reg_32bit_16.Reg_1bit_25.inverter.nmos 550 360
n Reg_32bit_16.Reg_1bit_25.net_2 gnd Reg_32bit_16.Reg_1bit_25.net_1 24 100
| device Reg_32bit_16.Reg_1bit_25.inverter.pmos 550 200
p Reg_32bit_16.Reg_1bit_25.net_2 vdd Reg_32bit_16.Reg_1bit_25.net_1 24 200
| end Reg_32bit_16.Reg_1bit_25.inverter
| device Reg_32bit_16.Reg_1bit_25.nmos.1 390 260
n w[17] Reg_32bit_16.Reg_1bit_25.net_3 Reg_32bit_16.Reg_1bit_25.net_1 24 100
| device Reg_32bit_16.Reg_1bit_25.nmos.2 390 260
n w[17] Reg_32bit_16.Reg_1bit_25.net_3 Reg_32bit_16.Reg_1bit_25.net_1 24 100
| device Reg_32bit_16.Reg_1bit_25.nmos.3 390 260
n w[17] Reg_32bit_16.Reg_1bit_25.net_3 Reg_32bit_16.Reg_1bit_25.net_1 24 100
| device Reg_32bit_16.Reg_1bit_25.nmos.4 390 260
n w[17] Reg_32bit_16.Reg_1bit_25.net_3 Reg_32bit_16.Reg_1bit_25.net_1 24 100
| begin Reg_32bit_16.Reg_1bit_25.inverter_1 550 380
| device Reg_32bit_16.Reg_1bit_25.inverter_1.nmos.1 550 360
n Reg_32bit_16.Reg_1bit_25.net_1 gnd Reg_32bit_16.Reg_1bit_25.net_2 24 100
| device Reg_32bit_16.Reg_1bit_25.inverter_1.nmos.2 550 360
n Reg_32bit_16.Reg_1bit_25.net_1 gnd Reg_32bit_16.Reg_1bit_25.net_2 24 100
| device Reg_32bit_16.Reg_1bit_25.inverter_1.nmos.3 550 360
n Reg_32bit_16.Reg_1bit_25.net_1 gnd Reg_32bit_16.Reg_1bit_25.net_2 24 100
| device Reg_32bit_16.Reg_1bit_25.inverter_1.nmos.4 550 360
n Reg_32bit_16.Reg_1bit_25.net_1 gnd Reg_32bit_16.Reg_1bit_25.net_2 24 100
| device Reg_32bit_16.Reg_1bit_25.inverter_1.pmos.1 550 200
p Reg_32bit_16.Reg_1bit_25.net_1 vdd Reg_32bit_16.Reg_1bit_25.net_2 24 200
| device Reg_32bit_16.Reg_1bit_25.inverter_1.pmos.2 550 200
p Reg_32bit_16.Reg_1bit_25.net_1 vdd Reg_32bit_16.Reg_1bit_25.net_2 24 200
| device Reg_32bit_16.Reg_1bit_25.inverter_1.pmos.3 550 200
p Reg_32bit_16.Reg_1bit_25.net_1 vdd Reg_32bit_16.Reg_1bit_25.net_2 24 200
| device Reg_32bit_16.Reg_1bit_25.inverter_1.pmos.4 550 200
p Reg_32bit_16.Reg_1bit_25.net_1 vdd Reg_32bit_16.Reg_1bit_25.net_2 24 200
| end Reg_32bit_16.Reg_1bit_25.inverter_1
| begin Reg_32bit_16.Reg_1bit_25.inverter_2 290 260
| device Reg_32bit_16.Reg_1bit_25.inverter_2.nmos.1 550 360
n data[25] gnd Reg_32bit_16.Reg_1bit_25.net_3 24 100
| device Reg_32bit_16.Reg_1bit_25.inverter_2.nmos.2 550 360
n data[25] gnd Reg_32bit_16.Reg_1bit_25.net_3 24 100
| device Reg_32bit_16.Reg_1bit_25.inverter_2.nmos.3 550 360
n data[25] gnd Reg_32bit_16.Reg_1bit_25.net_3 24 100
| device Reg_32bit_16.Reg_1bit_25.inverter_2.nmos.4 550 360
n data[25] gnd Reg_32bit_16.Reg_1bit_25.net_3 24 100
| device Reg_32bit_16.Reg_1bit_25.inverter_2.pmos.1 550 200
p data[25] vdd Reg_32bit_16.Reg_1bit_25.net_3 24 200
| device Reg_32bit_16.Reg_1bit_25.inverter_2.pmos.2 550 200
p data[25] vdd Reg_32bit_16.Reg_1bit_25.net_3 24 200
| device Reg_32bit_16.Reg_1bit_25.inverter_2.pmos.3 550 200
p data[25] vdd Reg_32bit_16.Reg_1bit_25.net_3 24 200
| device Reg_32bit_16.Reg_1bit_25.inverter_2.pmos.4 550 200
p data[25] vdd Reg_32bit_16.Reg_1bit_25.net_3 24 200
| end Reg_32bit_16.Reg_1bit_25.inverter_2
| device Reg_32bit_16.Reg_1bit_25.nmos_1 730 230
n inR1[17] Reg_32bit_16.Reg_1bit_25.net_2 out1[25] 24 100
| device Reg_32bit_16.Reg_1bit_25.nmos_2 730 360
n inR2[17] Reg_32bit_16.Reg_1bit_25.net_2 out2[25] 24 100
| end Reg_32bit_16.Reg_1bit_25
| begin Reg_32bit_16.Reg_1bit_26 510 3510
| begin Reg_32bit_16.Reg_1bit_26.inverter 560 210
| device Reg_32bit_16.Reg_1bit_26.inverter.nmos 550 360
n Reg_32bit_16.Reg_1bit_26.net_2 gnd Reg_32bit_16.Reg_1bit_26.net_1 24 100
| device Reg_32bit_16.Reg_1bit_26.inverter.pmos 550 200
p Reg_32bit_16.Reg_1bit_26.net_2 vdd Reg_32bit_16.Reg_1bit_26.net_1 24 200
| end Reg_32bit_16.Reg_1bit_26.inverter
| device Reg_32bit_16.Reg_1bit_26.nmos.1 390 260
n w[17] Reg_32bit_16.Reg_1bit_26.net_3 Reg_32bit_16.Reg_1bit_26.net_1 24 100
| device Reg_32bit_16.Reg_1bit_26.nmos.2 390 260
n w[17] Reg_32bit_16.Reg_1bit_26.net_3 Reg_32bit_16.Reg_1bit_26.net_1 24 100
| device Reg_32bit_16.Reg_1bit_26.nmos.3 390 260
n w[17] Reg_32bit_16.Reg_1bit_26.net_3 Reg_32bit_16.Reg_1bit_26.net_1 24 100
| device Reg_32bit_16.Reg_1bit_26.nmos.4 390 260
n w[17] Reg_32bit_16.Reg_1bit_26.net_3 Reg_32bit_16.Reg_1bit_26.net_1 24 100
| begin Reg_32bit_16.Reg_1bit_26.inverter_1 550 380
| device Reg_32bit_16.Reg_1bit_26.inverter_1.nmos.1 550 360
n Reg_32bit_16.Reg_1bit_26.net_1 gnd Reg_32bit_16.Reg_1bit_26.net_2 24 100
| device Reg_32bit_16.Reg_1bit_26.inverter_1.nmos.2 550 360
n Reg_32bit_16.Reg_1bit_26.net_1 gnd Reg_32bit_16.Reg_1bit_26.net_2 24 100
| device Reg_32bit_16.Reg_1bit_26.inverter_1.nmos.3 550 360
n Reg_32bit_16.Reg_1bit_26.net_1 gnd Reg_32bit_16.Reg_1bit_26.net_2 24 100
| device Reg_32bit_16.Reg_1bit_26.inverter_1.nmos.4 550 360
n Reg_32bit_16.Reg_1bit_26.net_1 gnd Reg_32bit_16.Reg_1bit_26.net_2 24 100
| device Reg_32bit_16.Reg_1bit_26.inverter_1.pmos.1 550 200
p Reg_32bit_16.Reg_1bit_26.net_1 vdd Reg_32bit_16.Reg_1bit_26.net_2 24 200
| device Reg_32bit_16.Reg_1bit_26.inverter_1.pmos.2 550 200
p Reg_32bit_16.Reg_1bit_26.net_1 vdd Reg_32bit_16.Reg_1bit_26.net_2 24 200
| device Reg_32bit_16.Reg_1bit_26.inverter_1.pmos.3 550 200
p Reg_32bit_16.Reg_1bit_26.net_1 vdd Reg_32bit_16.Reg_1bit_26.net_2 24 200
| device Reg_32bit_16.Reg_1bit_26.inverter_1.pmos.4 550 200
p Reg_32bit_16.Reg_1bit_26.net_1 vdd Reg_32bit_16.Reg_1bit_26.net_2 24 200
| end Reg_32bit_16.Reg_1bit_26.inverter_1
| begin Reg_32bit_16.Reg_1bit_26.inverter_2 290 260
| device Reg_32bit_16.Reg_1bit_26.inverter_2.nmos.1 550 360
n data[26] gnd Reg_32bit_16.Reg_1bit_26.net_3 24 100
| device Reg_32bit_16.Reg_1bit_26.inverter_2.nmos.2 550 360
n data[26] gnd Reg_32bit_16.Reg_1bit_26.net_3 24 100
| device Reg_32bit_16.Reg_1bit_26.inverter_2.nmos.3 550 360
n data[26] gnd Reg_32bit_16.Reg_1bit_26.net_3 24 100
| device Reg_32bit_16.Reg_1bit_26.inverter_2.nmos.4 550 360
n data[26] gnd Reg_32bit_16.Reg_1bit_26.net_3 24 100
| device Reg_32bit_16.Reg_1bit_26.inverter_2.pmos.1 550 200
p data[26] vdd Reg_32bit_16.Reg_1bit_26.net_3 24 200
| device Reg_32bit_16.Reg_1bit_26.inverter_2.pmos.2 550 200
p data[26] vdd Reg_32bit_16.Reg_1bit_26.net_3 24 200
| device Reg_32bit_16.Reg_1bit_26.inverter_2.pmos.3 550 200
p data[26] vdd Reg_32bit_16.Reg_1bit_26.net_3 24 200
| device Reg_32bit_16.Reg_1bit_26.inverter_2.pmos.4 550 200
p data[26] vdd Reg_32bit_16.Reg_1bit_26.net_3 24 200
| end Reg_32bit_16.Reg_1bit_26.inverter_2
| device Reg_32bit_16.Reg_1bit_26.nmos_1 730 230
n inR1[17] Reg_32bit_16.Reg_1bit_26.net_2 out1[26] 24 100
| device Reg_32bit_16.Reg_1bit_26.nmos_2 730 360
n inR2[17] Reg_32bit_16.Reg_1bit_26.net_2 out2[26] 24 100
| end Reg_32bit_16.Reg_1bit_26
| begin Reg_32bit_16.Reg_1bit_27 510 3640
| begin Reg_32bit_16.Reg_1bit_27.inverter 560 210
| device Reg_32bit_16.Reg_1bit_27.inverter.nmos 550 360
n Reg_32bit_16.Reg_1bit_27.net_2 gnd Reg_32bit_16.Reg_1bit_27.net_1 24 100
| device Reg_32bit_16.Reg_1bit_27.inverter.pmos 550 200
p Reg_32bit_16.Reg_1bit_27.net_2 vdd Reg_32bit_16.Reg_1bit_27.net_1 24 200
| end Reg_32bit_16.Reg_1bit_27.inverter
| device Reg_32bit_16.Reg_1bit_27.nmos.1 390 260
n w[17] Reg_32bit_16.Reg_1bit_27.net_3 Reg_32bit_16.Reg_1bit_27.net_1 24 100
| device Reg_32bit_16.Reg_1bit_27.nmos.2 390 260
n w[17] Reg_32bit_16.Reg_1bit_27.net_3 Reg_32bit_16.Reg_1bit_27.net_1 24 100
| device Reg_32bit_16.Reg_1bit_27.nmos.3 390 260
n w[17] Reg_32bit_16.Reg_1bit_27.net_3 Reg_32bit_16.Reg_1bit_27.net_1 24 100
| device Reg_32bit_16.Reg_1bit_27.nmos.4 390 260
n w[17] Reg_32bit_16.Reg_1bit_27.net_3 Reg_32bit_16.Reg_1bit_27.net_1 24 100
| begin Reg_32bit_16.Reg_1bit_27.inverter_1 550 380
| device Reg_32bit_16.Reg_1bit_27.inverter_1.nmos.1 550 360
n Reg_32bit_16.Reg_1bit_27.net_1 gnd Reg_32bit_16.Reg_1bit_27.net_2 24 100
| device Reg_32bit_16.Reg_1bit_27.inverter_1.nmos.2 550 360
n Reg_32bit_16.Reg_1bit_27.net_1 gnd Reg_32bit_16.Reg_1bit_27.net_2 24 100
| device Reg_32bit_16.Reg_1bit_27.inverter_1.nmos.3 550 360
n Reg_32bit_16.Reg_1bit_27.net_1 gnd Reg_32bit_16.Reg_1bit_27.net_2 24 100
| device Reg_32bit_16.Reg_1bit_27.inverter_1.nmos.4 550 360
n Reg_32bit_16.Reg_1bit_27.net_1 gnd Reg_32bit_16.Reg_1bit_27.net_2 24 100
| device Reg_32bit_16.Reg_1bit_27.inverter_1.pmos.1 550 200
p Reg_32bit_16.Reg_1bit_27.net_1 vdd Reg_32bit_16.Reg_1bit_27.net_2 24 200
| device Reg_32bit_16.Reg_1bit_27.inverter_1.pmos.2 550 200
p Reg_32bit_16.Reg_1bit_27.net_1 vdd Reg_32bit_16.Reg_1bit_27.net_2 24 200
| device Reg_32bit_16.Reg_1bit_27.inverter_1.pmos.3 550 200
p Reg_32bit_16.Reg_1bit_27.net_1 vdd Reg_32bit_16.Reg_1bit_27.net_2 24 200
| device Reg_32bit_16.Reg_1bit_27.inverter_1.pmos.4 550 200
p Reg_32bit_16.Reg_1bit_27.net_1 vdd Reg_32bit_16.Reg_1bit_27.net_2 24 200
| end Reg_32bit_16.Reg_1bit_27.inverter_1
| begin Reg_32bit_16.Reg_1bit_27.inverter_2 290 260
| device Reg_32bit_16.Reg_1bit_27.inverter_2.nmos.1 550 360
n data[27] gnd Reg_32bit_16.Reg_1bit_27.net_3 24 100
| device Reg_32bit_16.Reg_1bit_27.inverter_2.nmos.2 550 360
n data[27] gnd Reg_32bit_16.Reg_1bit_27.net_3 24 100
| device Reg_32bit_16.Reg_1bit_27.inverter_2.nmos.3 550 360
n data[27] gnd Reg_32bit_16.Reg_1bit_27.net_3 24 100
| device Reg_32bit_16.Reg_1bit_27.inverter_2.nmos.4 550 360
n data[27] gnd Reg_32bit_16.Reg_1bit_27.net_3 24 100
| device Reg_32bit_16.Reg_1bit_27.inverter_2.pmos.1 550 200
p data[27] vdd Reg_32bit_16.Reg_1bit_27.net_3 24 200
| device Reg_32bit_16.Reg_1bit_27.inverter_2.pmos.2 550 200
p data[27] vdd Reg_32bit_16.Reg_1bit_27.net_3 24 200
| device Reg_32bit_16.Reg_1bit_27.inverter_2.pmos.3 550 200
p data[27] vdd Reg_32bit_16.Reg_1bit_27.net_3 24 200
| device Reg_32bit_16.Reg_1bit_27.inverter_2.pmos.4 550 200
p data[27] vdd Reg_32bit_16.Reg_1bit_27.net_3 24 200
| end Reg_32bit_16.Reg_1bit_27.inverter_2
| device Reg_32bit_16.Reg_1bit_27.nmos_1 730 230
n inR1[17] Reg_32bit_16.Reg_1bit_27.net_2 out1[27] 24 100
| device Reg_32bit_16.Reg_1bit_27.nmos_2 730 360
n inR2[17] Reg_32bit_16.Reg_1bit_27.net_2 out2[27] 24 100
| end Reg_32bit_16.Reg_1bit_27
| begin Reg_32bit_16.Reg_1bit_28 510 3770
| begin Reg_32bit_16.Reg_1bit_28.inverter 560 210
| device Reg_32bit_16.Reg_1bit_28.inverter.nmos 550 360
n Reg_32bit_16.Reg_1bit_28.net_2 gnd Reg_32bit_16.Reg_1bit_28.net_1 24 100
| device Reg_32bit_16.Reg_1bit_28.inverter.pmos 550 200
p Reg_32bit_16.Reg_1bit_28.net_2 vdd Reg_32bit_16.Reg_1bit_28.net_1 24 200
| end Reg_32bit_16.Reg_1bit_28.inverter
| device Reg_32bit_16.Reg_1bit_28.nmos.1 390 260
n w[17] Reg_32bit_16.Reg_1bit_28.net_3 Reg_32bit_16.Reg_1bit_28.net_1 24 100
| device Reg_32bit_16.Reg_1bit_28.nmos.2 390 260
n w[17] Reg_32bit_16.Reg_1bit_28.net_3 Reg_32bit_16.Reg_1bit_28.net_1 24 100
| device Reg_32bit_16.Reg_1bit_28.nmos.3 390 260
n w[17] Reg_32bit_16.Reg_1bit_28.net_3 Reg_32bit_16.Reg_1bit_28.net_1 24 100
| device Reg_32bit_16.Reg_1bit_28.nmos.4 390 260
n w[17] Reg_32bit_16.Reg_1bit_28.net_3 Reg_32bit_16.Reg_1bit_28.net_1 24 100
| begin Reg_32bit_16.Reg_1bit_28.inverter_1 550 380
| device Reg_32bit_16.Reg_1bit_28.inverter_1.nmos.1 550 360
n Reg_32bit_16.Reg_1bit_28.net_1 gnd Reg_32bit_16.Reg_1bit_28.net_2 24 100
| device Reg_32bit_16.Reg_1bit_28.inverter_1.nmos.2 550 360
n Reg_32bit_16.Reg_1bit_28.net_1 gnd Reg_32bit_16.Reg_1bit_28.net_2 24 100
| device Reg_32bit_16.Reg_1bit_28.inverter_1.nmos.3 550 360
n Reg_32bit_16.Reg_1bit_28.net_1 gnd Reg_32bit_16.Reg_1bit_28.net_2 24 100
| device Reg_32bit_16.Reg_1bit_28.inverter_1.nmos.4 550 360
n Reg_32bit_16.Reg_1bit_28.net_1 gnd Reg_32bit_16.Reg_1bit_28.net_2 24 100
| device Reg_32bit_16.Reg_1bit_28.inverter_1.pmos.1 550 200
p Reg_32bit_16.Reg_1bit_28.net_1 vdd Reg_32bit_16.Reg_1bit_28.net_2 24 200
| device Reg_32bit_16.Reg_1bit_28.inverter_1.pmos.2 550 200
p Reg_32bit_16.Reg_1bit_28.net_1 vdd Reg_32bit_16.Reg_1bit_28.net_2 24 200
| device Reg_32bit_16.Reg_1bit_28.inverter_1.pmos.3 550 200
p Reg_32bit_16.Reg_1bit_28.net_1 vdd Reg_32bit_16.Reg_1bit_28.net_2 24 200
| device Reg_32bit_16.Reg_1bit_28.inverter_1.pmos.4 550 200
p Reg_32bit_16.Reg_1bit_28.net_1 vdd Reg_32bit_16.Reg_1bit_28.net_2 24 200
| end Reg_32bit_16.Reg_1bit_28.inverter_1
| begin Reg_32bit_16.Reg_1bit_28.inverter_2 290 260
| device Reg_32bit_16.Reg_1bit_28.inverter_2.nmos.1 550 360
n data[28] gnd Reg_32bit_16.Reg_1bit_28.net_3 24 100
| device Reg_32bit_16.Reg_1bit_28.inverter_2.nmos.2 550 360
n data[28] gnd Reg_32bit_16.Reg_1bit_28.net_3 24 100
| device Reg_32bit_16.Reg_1bit_28.inverter_2.nmos.3 550 360
n data[28] gnd Reg_32bit_16.Reg_1bit_28.net_3 24 100
| device Reg_32bit_16.Reg_1bit_28.inverter_2.nmos.4 550 360
n data[28] gnd Reg_32bit_16.Reg_1bit_28.net_3 24 100
| device Reg_32bit_16.Reg_1bit_28.inverter_2.pmos.1 550 200
p data[28] vdd Reg_32bit_16.Reg_1bit_28.net_3 24 200
| device Reg_32bit_16.Reg_1bit_28.inverter_2.pmos.2 550 200
p data[28] vdd Reg_32bit_16.Reg_1bit_28.net_3 24 200
| device Reg_32bit_16.Reg_1bit_28.inverter_2.pmos.3 550 200
p data[28] vdd Reg_32bit_16.Reg_1bit_28.net_3 24 200
| device Reg_32bit_16.Reg_1bit_28.inverter_2.pmos.4 550 200
p data[28] vdd Reg_32bit_16.Reg_1bit_28.net_3 24 200
| end Reg_32bit_16.Reg_1bit_28.inverter_2
| device Reg_32bit_16.Reg_1bit_28.nmos_1 730 230
n inR1[17] Reg_32bit_16.Reg_1bit_28.net_2 out1[28] 24 100
| device Reg_32bit_16.Reg_1bit_28.nmos_2 730 360
n inR2[17] Reg_32bit_16.Reg_1bit_28.net_2 out2[28] 24 100
| end Reg_32bit_16.Reg_1bit_28
| begin Reg_32bit_16.Reg_1bit_29 510 3900
| begin Reg_32bit_16.Reg_1bit_29.inverter 560 210
| device Reg_32bit_16.Reg_1bit_29.inverter.nmos 550 360
n Reg_32bit_16.Reg_1bit_29.net_2 gnd Reg_32bit_16.Reg_1bit_29.net_1 24 100
| device Reg_32bit_16.Reg_1bit_29.inverter.pmos 550 200
p Reg_32bit_16.Reg_1bit_29.net_2 vdd Reg_32bit_16.Reg_1bit_29.net_1 24 200
| end Reg_32bit_16.Reg_1bit_29.inverter
| device Reg_32bit_16.Reg_1bit_29.nmos.1 390 260
n w[17] Reg_32bit_16.Reg_1bit_29.net_3 Reg_32bit_16.Reg_1bit_29.net_1 24 100
| device Reg_32bit_16.Reg_1bit_29.nmos.2 390 260
n w[17] Reg_32bit_16.Reg_1bit_29.net_3 Reg_32bit_16.Reg_1bit_29.net_1 24 100
| device Reg_32bit_16.Reg_1bit_29.nmos.3 390 260
n w[17] Reg_32bit_16.Reg_1bit_29.net_3 Reg_32bit_16.Reg_1bit_29.net_1 24 100
| device Reg_32bit_16.Reg_1bit_29.nmos.4 390 260
n w[17] Reg_32bit_16.Reg_1bit_29.net_3 Reg_32bit_16.Reg_1bit_29.net_1 24 100
| begin Reg_32bit_16.Reg_1bit_29.inverter_1 550 380
| device Reg_32bit_16.Reg_1bit_29.inverter_1.nmos.1 550 360
n Reg_32bit_16.Reg_1bit_29.net_1 gnd Reg_32bit_16.Reg_1bit_29.net_2 24 100
| device Reg_32bit_16.Reg_1bit_29.inverter_1.nmos.2 550 360
n Reg_32bit_16.Reg_1bit_29.net_1 gnd Reg_32bit_16.Reg_1bit_29.net_2 24 100
| device Reg_32bit_16.Reg_1bit_29.inverter_1.nmos.3 550 360
n Reg_32bit_16.Reg_1bit_29.net_1 gnd Reg_32bit_16.Reg_1bit_29.net_2 24 100
| device Reg_32bit_16.Reg_1bit_29.inverter_1.nmos.4 550 360
n Reg_32bit_16.Reg_1bit_29.net_1 gnd Reg_32bit_16.Reg_1bit_29.net_2 24 100
| device Reg_32bit_16.Reg_1bit_29.inverter_1.pmos.1 550 200
p Reg_32bit_16.Reg_1bit_29.net_1 vdd Reg_32bit_16.Reg_1bit_29.net_2 24 200
| device Reg_32bit_16.Reg_1bit_29.inverter_1.pmos.2 550 200
p Reg_32bit_16.Reg_1bit_29.net_1 vdd Reg_32bit_16.Reg_1bit_29.net_2 24 200
| device Reg_32bit_16.Reg_1bit_29.inverter_1.pmos.3 550 200
p Reg_32bit_16.Reg_1bit_29.net_1 vdd Reg_32bit_16.Reg_1bit_29.net_2 24 200
| device Reg_32bit_16.Reg_1bit_29.inverter_1.pmos.4 550 200
p Reg_32bit_16.Reg_1bit_29.net_1 vdd Reg_32bit_16.Reg_1bit_29.net_2 24 200
| end Reg_32bit_16.Reg_1bit_29.inverter_1
| begin Reg_32bit_16.Reg_1bit_29.inverter_2 290 260
| device Reg_32bit_16.Reg_1bit_29.inverter_2.nmos.1 550 360
n data[29] gnd Reg_32bit_16.Reg_1bit_29.net_3 24 100
| device Reg_32bit_16.Reg_1bit_29.inverter_2.nmos.2 550 360
n data[29] gnd Reg_32bit_16.Reg_1bit_29.net_3 24 100
| device Reg_32bit_16.Reg_1bit_29.inverter_2.nmos.3 550 360
n data[29] gnd Reg_32bit_16.Reg_1bit_29.net_3 24 100
| device Reg_32bit_16.Reg_1bit_29.inverter_2.nmos.4 550 360
n data[29] gnd Reg_32bit_16.Reg_1bit_29.net_3 24 100
| device Reg_32bit_16.Reg_1bit_29.inverter_2.pmos.1 550 200
p data[29] vdd Reg_32bit_16.Reg_1bit_29.net_3 24 200
| device Reg_32bit_16.Reg_1bit_29.inverter_2.pmos.2 550 200
p data[29] vdd Reg_32bit_16.Reg_1bit_29.net_3 24 200
| device Reg_32bit_16.Reg_1bit_29.inverter_2.pmos.3 550 200
p data[29] vdd Reg_32bit_16.Reg_1bit_29.net_3 24 200
| device Reg_32bit_16.Reg_1bit_29.inverter_2.pmos.4 550 200
p data[29] vdd Reg_32bit_16.Reg_1bit_29.net_3 24 200
| end Reg_32bit_16.Reg_1bit_29.inverter_2
| device Reg_32bit_16.Reg_1bit_29.nmos_1 730 230
n inR1[17] Reg_32bit_16.Reg_1bit_29.net_2 out1[29] 24 100
| device Reg_32bit_16.Reg_1bit_29.nmos_2 730 360
n inR2[17] Reg_32bit_16.Reg_1bit_29.net_2 out2[29] 24 100
| end Reg_32bit_16.Reg_1bit_29
| begin Reg_32bit_16.Reg_1bit_30 510 4030
| begin Reg_32bit_16.Reg_1bit_30.inverter 560 210
| device Reg_32bit_16.Reg_1bit_30.inverter.nmos 550 360
n Reg_32bit_16.Reg_1bit_30.net_2 gnd Reg_32bit_16.Reg_1bit_30.net_1 24 100
| device Reg_32bit_16.Reg_1bit_30.inverter.pmos 550 200
p Reg_32bit_16.Reg_1bit_30.net_2 vdd Reg_32bit_16.Reg_1bit_30.net_1 24 200
| end Reg_32bit_16.Reg_1bit_30.inverter
| device Reg_32bit_16.Reg_1bit_30.nmos.1 390 260
n w[17] Reg_32bit_16.Reg_1bit_30.net_3 Reg_32bit_16.Reg_1bit_30.net_1 24 100
| device Reg_32bit_16.Reg_1bit_30.nmos.2 390 260
n w[17] Reg_32bit_16.Reg_1bit_30.net_3 Reg_32bit_16.Reg_1bit_30.net_1 24 100
| device Reg_32bit_16.Reg_1bit_30.nmos.3 390 260
n w[17] Reg_32bit_16.Reg_1bit_30.net_3 Reg_32bit_16.Reg_1bit_30.net_1 24 100
| device Reg_32bit_16.Reg_1bit_30.nmos.4 390 260
n w[17] Reg_32bit_16.Reg_1bit_30.net_3 Reg_32bit_16.Reg_1bit_30.net_1 24 100
| begin Reg_32bit_16.Reg_1bit_30.inverter_1 550 380
| device Reg_32bit_16.Reg_1bit_30.inverter_1.nmos.1 550 360
n Reg_32bit_16.Reg_1bit_30.net_1 gnd Reg_32bit_16.Reg_1bit_30.net_2 24 100
| device Reg_32bit_16.Reg_1bit_30.inverter_1.nmos.2 550 360
n Reg_32bit_16.Reg_1bit_30.net_1 gnd Reg_32bit_16.Reg_1bit_30.net_2 24 100
| device Reg_32bit_16.Reg_1bit_30.inverter_1.nmos.3 550 360
n Reg_32bit_16.Reg_1bit_30.net_1 gnd Reg_32bit_16.Reg_1bit_30.net_2 24 100
| device Reg_32bit_16.Reg_1bit_30.inverter_1.nmos.4 550 360
n Reg_32bit_16.Reg_1bit_30.net_1 gnd Reg_32bit_16.Reg_1bit_30.net_2 24 100
| device Reg_32bit_16.Reg_1bit_30.inverter_1.pmos.1 550 200
p Reg_32bit_16.Reg_1bit_30.net_1 vdd Reg_32bit_16.Reg_1bit_30.net_2 24 200
| device Reg_32bit_16.Reg_1bit_30.inverter_1.pmos.2 550 200
p Reg_32bit_16.Reg_1bit_30.net_1 vdd Reg_32bit_16.Reg_1bit_30.net_2 24 200
| device Reg_32bit_16.Reg_1bit_30.inverter_1.pmos.3 550 200
p Reg_32bit_16.Reg_1bit_30.net_1 vdd Reg_32bit_16.Reg_1bit_30.net_2 24 200
| device Reg_32bit_16.Reg_1bit_30.inverter_1.pmos.4 550 200
p Reg_32bit_16.Reg_1bit_30.net_1 vdd Reg_32bit_16.Reg_1bit_30.net_2 24 200
| end Reg_32bit_16.Reg_1bit_30.inverter_1
| begin Reg_32bit_16.Reg_1bit_30.inverter_2 290 260
| device Reg_32bit_16.Reg_1bit_30.inverter_2.nmos.1 550 360
n data[30] gnd Reg_32bit_16.Reg_1bit_30.net_3 24 100
| device Reg_32bit_16.Reg_1bit_30.inverter_2.nmos.2 550 360
n data[30] gnd Reg_32bit_16.Reg_1bit_30.net_3 24 100
| device Reg_32bit_16.Reg_1bit_30.inverter_2.nmos.3 550 360
n data[30] gnd Reg_32bit_16.Reg_1bit_30.net_3 24 100
| device Reg_32bit_16.Reg_1bit_30.inverter_2.nmos.4 550 360
n data[30] gnd Reg_32bit_16.Reg_1bit_30.net_3 24 100
| device Reg_32bit_16.Reg_1bit_30.inverter_2.pmos.1 550 200
p data[30] vdd Reg_32bit_16.Reg_1bit_30.net_3 24 200
| device Reg_32bit_16.Reg_1bit_30.inverter_2.pmos.2 550 200
p data[30] vdd Reg_32bit_16.Reg_1bit_30.net_3 24 200
| device Reg_32bit_16.Reg_1bit_30.inverter_2.pmos.3 550 200
p data[30] vdd Reg_32bit_16.Reg_1bit_30.net_3 24 200
| device Reg_32bit_16.Reg_1bit_30.inverter_2.pmos.4 550 200
p data[30] vdd Reg_32bit_16.Reg_1bit_30.net_3 24 200
| end Reg_32bit_16.Reg_1bit_30.inverter_2
| device Reg_32bit_16.Reg_1bit_30.nmos_1 730 230
n inR1[17] Reg_32bit_16.Reg_1bit_30.net_2 out1[30] 24 100
| device Reg_32bit_16.Reg_1bit_30.nmos_2 730 360
n inR2[17] Reg_32bit_16.Reg_1bit_30.net_2 out2[30] 24 100
| end Reg_32bit_16.Reg_1bit_30
| begin Reg_32bit_16.Reg_1bit_31 510 4160
| begin Reg_32bit_16.Reg_1bit_31.inverter 560 210
| device Reg_32bit_16.Reg_1bit_31.inverter.nmos 550 360
n Reg_32bit_16.Reg_1bit_31.net_2 gnd Reg_32bit_16.Reg_1bit_31.net_1 24 100
| device Reg_32bit_16.Reg_1bit_31.inverter.pmos 550 200
p Reg_32bit_16.Reg_1bit_31.net_2 vdd Reg_32bit_16.Reg_1bit_31.net_1 24 200
| end Reg_32bit_16.Reg_1bit_31.inverter
| device Reg_32bit_16.Reg_1bit_31.nmos.1 390 260
n w[17] Reg_32bit_16.Reg_1bit_31.net_3 Reg_32bit_16.Reg_1bit_31.net_1 24 100
| device Reg_32bit_16.Reg_1bit_31.nmos.2 390 260
n w[17] Reg_32bit_16.Reg_1bit_31.net_3 Reg_32bit_16.Reg_1bit_31.net_1 24 100
| device Reg_32bit_16.Reg_1bit_31.nmos.3 390 260
n w[17] Reg_32bit_16.Reg_1bit_31.net_3 Reg_32bit_16.Reg_1bit_31.net_1 24 100
| device Reg_32bit_16.Reg_1bit_31.nmos.4 390 260
n w[17] Reg_32bit_16.Reg_1bit_31.net_3 Reg_32bit_16.Reg_1bit_31.net_1 24 100
| begin Reg_32bit_16.Reg_1bit_31.inverter_1 550 380
| device Reg_32bit_16.Reg_1bit_31.inverter_1.nmos.1 550 360
n Reg_32bit_16.Reg_1bit_31.net_1 gnd Reg_32bit_16.Reg_1bit_31.net_2 24 100
| device Reg_32bit_16.Reg_1bit_31.inverter_1.nmos.2 550 360
n Reg_32bit_16.Reg_1bit_31.net_1 gnd Reg_32bit_16.Reg_1bit_31.net_2 24 100
| device Reg_32bit_16.Reg_1bit_31.inverter_1.nmos.3 550 360
n Reg_32bit_16.Reg_1bit_31.net_1 gnd Reg_32bit_16.Reg_1bit_31.net_2 24 100
| device Reg_32bit_16.Reg_1bit_31.inverter_1.nmos.4 550 360
n Reg_32bit_16.Reg_1bit_31.net_1 gnd Reg_32bit_16.Reg_1bit_31.net_2 24 100
| device Reg_32bit_16.Reg_1bit_31.inverter_1.pmos.1 550 200
p Reg_32bit_16.Reg_1bit_31.net_1 vdd Reg_32bit_16.Reg_1bit_31.net_2 24 200
| device Reg_32bit_16.Reg_1bit_31.inverter_1.pmos.2 550 200
p Reg_32bit_16.Reg_1bit_31.net_1 vdd Reg_32bit_16.Reg_1bit_31.net_2 24 200
| device Reg_32bit_16.Reg_1bit_31.inverter_1.pmos.3 550 200
p Reg_32bit_16.Reg_1bit_31.net_1 vdd Reg_32bit_16.Reg_1bit_31.net_2 24 200
| device Reg_32bit_16.Reg_1bit_31.inverter_1.pmos.4 550 200
p Reg_32bit_16.Reg_1bit_31.net_1 vdd Reg_32bit_16.Reg_1bit_31.net_2 24 200
| end Reg_32bit_16.Reg_1bit_31.inverter_1
| begin Reg_32bit_16.Reg_1bit_31.inverter_2 290 260
| device Reg_32bit_16.Reg_1bit_31.inverter_2.nmos.1 550 360
n data[31] gnd Reg_32bit_16.Reg_1bit_31.net_3 24 100
| device Reg_32bit_16.Reg_1bit_31.inverter_2.nmos.2 550 360
n data[31] gnd Reg_32bit_16.Reg_1bit_31.net_3 24 100
| device Reg_32bit_16.Reg_1bit_31.inverter_2.nmos.3 550 360
n data[31] gnd Reg_32bit_16.Reg_1bit_31.net_3 24 100
| device Reg_32bit_16.Reg_1bit_31.inverter_2.nmos.4 550 360
n data[31] gnd Reg_32bit_16.Reg_1bit_31.net_3 24 100
| device Reg_32bit_16.Reg_1bit_31.inverter_2.pmos.1 550 200
p data[31] vdd Reg_32bit_16.Reg_1bit_31.net_3 24 200
| device Reg_32bit_16.Reg_1bit_31.inverter_2.pmos.2 550 200
p data[31] vdd Reg_32bit_16.Reg_1bit_31.net_3 24 200
| device Reg_32bit_16.Reg_1bit_31.inverter_2.pmos.3 550 200
p data[31] vdd Reg_32bit_16.Reg_1bit_31.net_3 24 200
| device Reg_32bit_16.Reg_1bit_31.inverter_2.pmos.4 550 200
p data[31] vdd Reg_32bit_16.Reg_1bit_31.net_3 24 200
| end Reg_32bit_16.Reg_1bit_31.inverter_2
| device Reg_32bit_16.Reg_1bit_31.nmos_1 730 230
n inR1[17] Reg_32bit_16.Reg_1bit_31.net_2 out1[31] 24 100
| device Reg_32bit_16.Reg_1bit_31.nmos_2 730 360
n inR2[17] Reg_32bit_16.Reg_1bit_31.net_2 out2[31] 24 100
| end Reg_32bit_16.Reg_1bit_31
| end Reg_32bit_16
| begin Reg_32bit_17 940 2100
| begin Reg_32bit_17.Reg_1bit 510 100
| begin Reg_32bit_17.Reg_1bit.inverter 560 210
| device Reg_32bit_17.Reg_1bit.inverter.nmos 550 360
n Reg_32bit_17.Reg_1bit.net_2 gnd Reg_32bit_17.Reg_1bit.net_1 24 100
| device Reg_32bit_17.Reg_1bit.inverter.pmos 550 200
p Reg_32bit_17.Reg_1bit.net_2 vdd Reg_32bit_17.Reg_1bit.net_1 24 200
| end Reg_32bit_17.Reg_1bit.inverter
| device Reg_32bit_17.Reg_1bit.nmos.1 390 260
n w[18] Reg_32bit_17.Reg_1bit.net_3 Reg_32bit_17.Reg_1bit.net_1 24 100
| device Reg_32bit_17.Reg_1bit.nmos.2 390 260
n w[18] Reg_32bit_17.Reg_1bit.net_3 Reg_32bit_17.Reg_1bit.net_1 24 100
| device Reg_32bit_17.Reg_1bit.nmos.3 390 260
n w[18] Reg_32bit_17.Reg_1bit.net_3 Reg_32bit_17.Reg_1bit.net_1 24 100
| device Reg_32bit_17.Reg_1bit.nmos.4 390 260
n w[18] Reg_32bit_17.Reg_1bit.net_3 Reg_32bit_17.Reg_1bit.net_1 24 100
| begin Reg_32bit_17.Reg_1bit.inverter_1 550 380
| device Reg_32bit_17.Reg_1bit.inverter_1.nmos.1 550 360
n Reg_32bit_17.Reg_1bit.net_1 gnd Reg_32bit_17.Reg_1bit.net_2 24 100
| device Reg_32bit_17.Reg_1bit.inverter_1.nmos.2 550 360
n Reg_32bit_17.Reg_1bit.net_1 gnd Reg_32bit_17.Reg_1bit.net_2 24 100
| device Reg_32bit_17.Reg_1bit.inverter_1.nmos.3 550 360
n Reg_32bit_17.Reg_1bit.net_1 gnd Reg_32bit_17.Reg_1bit.net_2 24 100
| device Reg_32bit_17.Reg_1bit.inverter_1.nmos.4 550 360
n Reg_32bit_17.Reg_1bit.net_1 gnd Reg_32bit_17.Reg_1bit.net_2 24 100
| device Reg_32bit_17.Reg_1bit.inverter_1.pmos.1 550 200
p Reg_32bit_17.Reg_1bit.net_1 vdd Reg_32bit_17.Reg_1bit.net_2 24 200
| device Reg_32bit_17.Reg_1bit.inverter_1.pmos.2 550 200
p Reg_32bit_17.Reg_1bit.net_1 vdd Reg_32bit_17.Reg_1bit.net_2 24 200
| device Reg_32bit_17.Reg_1bit.inverter_1.pmos.3 550 200
p Reg_32bit_17.Reg_1bit.net_1 vdd Reg_32bit_17.Reg_1bit.net_2 24 200
| device Reg_32bit_17.Reg_1bit.inverter_1.pmos.4 550 200
p Reg_32bit_17.Reg_1bit.net_1 vdd Reg_32bit_17.Reg_1bit.net_2 24 200
| end Reg_32bit_17.Reg_1bit.inverter_1
| begin Reg_32bit_17.Reg_1bit.inverter_2 290 260
| device Reg_32bit_17.Reg_1bit.inverter_2.nmos.1 550 360
n data[0] gnd Reg_32bit_17.Reg_1bit.net_3 24 100
| device Reg_32bit_17.Reg_1bit.inverter_2.nmos.2 550 360
n data[0] gnd Reg_32bit_17.Reg_1bit.net_3 24 100
| device Reg_32bit_17.Reg_1bit.inverter_2.nmos.3 550 360
n data[0] gnd Reg_32bit_17.Reg_1bit.net_3 24 100
| device Reg_32bit_17.Reg_1bit.inverter_2.nmos.4 550 360
n data[0] gnd Reg_32bit_17.Reg_1bit.net_3 24 100
| device Reg_32bit_17.Reg_1bit.inverter_2.pmos.1 550 200
p data[0] vdd Reg_32bit_17.Reg_1bit.net_3 24 200
| device Reg_32bit_17.Reg_1bit.inverter_2.pmos.2 550 200
p data[0] vdd Reg_32bit_17.Reg_1bit.net_3 24 200
| device Reg_32bit_17.Reg_1bit.inverter_2.pmos.3 550 200
p data[0] vdd Reg_32bit_17.Reg_1bit.net_3 24 200
| device Reg_32bit_17.Reg_1bit.inverter_2.pmos.4 550 200
p data[0] vdd Reg_32bit_17.Reg_1bit.net_3 24 200
| end Reg_32bit_17.Reg_1bit.inverter_2
| device Reg_32bit_17.Reg_1bit.nmos_1 730 230
n inR1[18] Reg_32bit_17.Reg_1bit.net_2 out1[0] 24 100
| device Reg_32bit_17.Reg_1bit.nmos_2 730 360
n inR2[18] Reg_32bit_17.Reg_1bit.net_2 out2[0] 24 100
| end Reg_32bit_17.Reg_1bit
| begin Reg_32bit_17.Reg_1bit_1 510 230
| begin Reg_32bit_17.Reg_1bit_1.inverter 560 210
| device Reg_32bit_17.Reg_1bit_1.inverter.nmos 550 360
n Reg_32bit_17.Reg_1bit_1.net_2 gnd Reg_32bit_17.Reg_1bit_1.net_1 24 100
| device Reg_32bit_17.Reg_1bit_1.inverter.pmos 550 200
p Reg_32bit_17.Reg_1bit_1.net_2 vdd Reg_32bit_17.Reg_1bit_1.net_1 24 200
| end Reg_32bit_17.Reg_1bit_1.inverter
| device Reg_32bit_17.Reg_1bit_1.nmos.1 390 260
n w[18] Reg_32bit_17.Reg_1bit_1.net_3 Reg_32bit_17.Reg_1bit_1.net_1 24 100
| device Reg_32bit_17.Reg_1bit_1.nmos.2 390 260
n w[18] Reg_32bit_17.Reg_1bit_1.net_3 Reg_32bit_17.Reg_1bit_1.net_1 24 100
| device Reg_32bit_17.Reg_1bit_1.nmos.3 390 260
n w[18] Reg_32bit_17.Reg_1bit_1.net_3 Reg_32bit_17.Reg_1bit_1.net_1 24 100
| device Reg_32bit_17.Reg_1bit_1.nmos.4 390 260
n w[18] Reg_32bit_17.Reg_1bit_1.net_3 Reg_32bit_17.Reg_1bit_1.net_1 24 100
| begin Reg_32bit_17.Reg_1bit_1.inverter_1 550 380
| device Reg_32bit_17.Reg_1bit_1.inverter_1.nmos.1 550 360
n Reg_32bit_17.Reg_1bit_1.net_1 gnd Reg_32bit_17.Reg_1bit_1.net_2 24 100
| device Reg_32bit_17.Reg_1bit_1.inverter_1.nmos.2 550 360
n Reg_32bit_17.Reg_1bit_1.net_1 gnd Reg_32bit_17.Reg_1bit_1.net_2 24 100
| device Reg_32bit_17.Reg_1bit_1.inverter_1.nmos.3 550 360
n Reg_32bit_17.Reg_1bit_1.net_1 gnd Reg_32bit_17.Reg_1bit_1.net_2 24 100
| device Reg_32bit_17.Reg_1bit_1.inverter_1.nmos.4 550 360
n Reg_32bit_17.Reg_1bit_1.net_1 gnd Reg_32bit_17.Reg_1bit_1.net_2 24 100
| device Reg_32bit_17.Reg_1bit_1.inverter_1.pmos.1 550 200
p Reg_32bit_17.Reg_1bit_1.net_1 vdd Reg_32bit_17.Reg_1bit_1.net_2 24 200
| device Reg_32bit_17.Reg_1bit_1.inverter_1.pmos.2 550 200
p Reg_32bit_17.Reg_1bit_1.net_1 vdd Reg_32bit_17.Reg_1bit_1.net_2 24 200
| device Reg_32bit_17.Reg_1bit_1.inverter_1.pmos.3 550 200
p Reg_32bit_17.Reg_1bit_1.net_1 vdd Reg_32bit_17.Reg_1bit_1.net_2 24 200
| device Reg_32bit_17.Reg_1bit_1.inverter_1.pmos.4 550 200
p Reg_32bit_17.Reg_1bit_1.net_1 vdd Reg_32bit_17.Reg_1bit_1.net_2 24 200
| end Reg_32bit_17.Reg_1bit_1.inverter_1
| begin Reg_32bit_17.Reg_1bit_1.inverter_2 290 260
| device Reg_32bit_17.Reg_1bit_1.inverter_2.nmos.1 550 360
n data[1] gnd Reg_32bit_17.Reg_1bit_1.net_3 24 100
| device Reg_32bit_17.Reg_1bit_1.inverter_2.nmos.2 550 360
n data[1] gnd Reg_32bit_17.Reg_1bit_1.net_3 24 100
| device Reg_32bit_17.Reg_1bit_1.inverter_2.nmos.3 550 360
n data[1] gnd Reg_32bit_17.Reg_1bit_1.net_3 24 100
| device Reg_32bit_17.Reg_1bit_1.inverter_2.nmos.4 550 360
n data[1] gnd Reg_32bit_17.Reg_1bit_1.net_3 24 100
| device Reg_32bit_17.Reg_1bit_1.inverter_2.pmos.1 550 200
p data[1] vdd Reg_32bit_17.Reg_1bit_1.net_3 24 200
| device Reg_32bit_17.Reg_1bit_1.inverter_2.pmos.2 550 200
p data[1] vdd Reg_32bit_17.Reg_1bit_1.net_3 24 200
| device Reg_32bit_17.Reg_1bit_1.inverter_2.pmos.3 550 200
p data[1] vdd Reg_32bit_17.Reg_1bit_1.net_3 24 200
| device Reg_32bit_17.Reg_1bit_1.inverter_2.pmos.4 550 200
p data[1] vdd Reg_32bit_17.Reg_1bit_1.net_3 24 200
| end Reg_32bit_17.Reg_1bit_1.inverter_2
| device Reg_32bit_17.Reg_1bit_1.nmos_1 730 230
n inR1[18] Reg_32bit_17.Reg_1bit_1.net_2 out1[1] 24 100
| device Reg_32bit_17.Reg_1bit_1.nmos_2 730 360
n inR2[18] Reg_32bit_17.Reg_1bit_1.net_2 out2[1] 24 100
| end Reg_32bit_17.Reg_1bit_1
| begin Reg_32bit_17.Reg_1bit_2 510 360
| begin Reg_32bit_17.Reg_1bit_2.inverter 560 210
| device Reg_32bit_17.Reg_1bit_2.inverter.nmos 550 360
n Reg_32bit_17.Reg_1bit_2.net_2 gnd Reg_32bit_17.Reg_1bit_2.net_1 24 100
| device Reg_32bit_17.Reg_1bit_2.inverter.pmos 550 200
p Reg_32bit_17.Reg_1bit_2.net_2 vdd Reg_32bit_17.Reg_1bit_2.net_1 24 200
| end Reg_32bit_17.Reg_1bit_2.inverter
| device Reg_32bit_17.Reg_1bit_2.nmos.1 390 260
n w[18] Reg_32bit_17.Reg_1bit_2.net_3 Reg_32bit_17.Reg_1bit_2.net_1 24 100
| device Reg_32bit_17.Reg_1bit_2.nmos.2 390 260
n w[18] Reg_32bit_17.Reg_1bit_2.net_3 Reg_32bit_17.Reg_1bit_2.net_1 24 100
| device Reg_32bit_17.Reg_1bit_2.nmos.3 390 260
n w[18] Reg_32bit_17.Reg_1bit_2.net_3 Reg_32bit_17.Reg_1bit_2.net_1 24 100
| device Reg_32bit_17.Reg_1bit_2.nmos.4 390 260
n w[18] Reg_32bit_17.Reg_1bit_2.net_3 Reg_32bit_17.Reg_1bit_2.net_1 24 100
| begin Reg_32bit_17.Reg_1bit_2.inverter_1 550 380
| device Reg_32bit_17.Reg_1bit_2.inverter_1.nmos.1 550 360
n Reg_32bit_17.Reg_1bit_2.net_1 gnd Reg_32bit_17.Reg_1bit_2.net_2 24 100
| device Reg_32bit_17.Reg_1bit_2.inverter_1.nmos.2 550 360
n Reg_32bit_17.Reg_1bit_2.net_1 gnd Reg_32bit_17.Reg_1bit_2.net_2 24 100
| device Reg_32bit_17.Reg_1bit_2.inverter_1.nmos.3 550 360
n Reg_32bit_17.Reg_1bit_2.net_1 gnd Reg_32bit_17.Reg_1bit_2.net_2 24 100
| device Reg_32bit_17.Reg_1bit_2.inverter_1.nmos.4 550 360
n Reg_32bit_17.Reg_1bit_2.net_1 gnd Reg_32bit_17.Reg_1bit_2.net_2 24 100
| device Reg_32bit_17.Reg_1bit_2.inverter_1.pmos.1 550 200
p Reg_32bit_17.Reg_1bit_2.net_1 vdd Reg_32bit_17.Reg_1bit_2.net_2 24 200
| device Reg_32bit_17.Reg_1bit_2.inverter_1.pmos.2 550 200
p Reg_32bit_17.Reg_1bit_2.net_1 vdd Reg_32bit_17.Reg_1bit_2.net_2 24 200
| device Reg_32bit_17.Reg_1bit_2.inverter_1.pmos.3 550 200
p Reg_32bit_17.Reg_1bit_2.net_1 vdd Reg_32bit_17.Reg_1bit_2.net_2 24 200
| device Reg_32bit_17.Reg_1bit_2.inverter_1.pmos.4 550 200
p Reg_32bit_17.Reg_1bit_2.net_1 vdd Reg_32bit_17.Reg_1bit_2.net_2 24 200
| end Reg_32bit_17.Reg_1bit_2.inverter_1
| begin Reg_32bit_17.Reg_1bit_2.inverter_2 290 260
| device Reg_32bit_17.Reg_1bit_2.inverter_2.nmos.1 550 360
n data[2] gnd Reg_32bit_17.Reg_1bit_2.net_3 24 100
| device Reg_32bit_17.Reg_1bit_2.inverter_2.nmos.2 550 360
n data[2] gnd Reg_32bit_17.Reg_1bit_2.net_3 24 100
| device Reg_32bit_17.Reg_1bit_2.inverter_2.nmos.3 550 360
n data[2] gnd Reg_32bit_17.Reg_1bit_2.net_3 24 100
| device Reg_32bit_17.Reg_1bit_2.inverter_2.nmos.4 550 360
n data[2] gnd Reg_32bit_17.Reg_1bit_2.net_3 24 100
| device Reg_32bit_17.Reg_1bit_2.inverter_2.pmos.1 550 200
p data[2] vdd Reg_32bit_17.Reg_1bit_2.net_3 24 200
| device Reg_32bit_17.Reg_1bit_2.inverter_2.pmos.2 550 200
p data[2] vdd Reg_32bit_17.Reg_1bit_2.net_3 24 200
| device Reg_32bit_17.Reg_1bit_2.inverter_2.pmos.3 550 200
p data[2] vdd Reg_32bit_17.Reg_1bit_2.net_3 24 200
| device Reg_32bit_17.Reg_1bit_2.inverter_2.pmos.4 550 200
p data[2] vdd Reg_32bit_17.Reg_1bit_2.net_3 24 200
| end Reg_32bit_17.Reg_1bit_2.inverter_2
| device Reg_32bit_17.Reg_1bit_2.nmos_1 730 230
n inR1[18] Reg_32bit_17.Reg_1bit_2.net_2 out1[2] 24 100
| device Reg_32bit_17.Reg_1bit_2.nmos_2 730 360
n inR2[18] Reg_32bit_17.Reg_1bit_2.net_2 out2[2] 24 100
| end Reg_32bit_17.Reg_1bit_2
| begin Reg_32bit_17.Reg_1bit_3 510 490
| begin Reg_32bit_17.Reg_1bit_3.inverter 560 210
| device Reg_32bit_17.Reg_1bit_3.inverter.nmos 550 360
n Reg_32bit_17.Reg_1bit_3.net_2 gnd Reg_32bit_17.Reg_1bit_3.net_1 24 100
| device Reg_32bit_17.Reg_1bit_3.inverter.pmos 550 200
p Reg_32bit_17.Reg_1bit_3.net_2 vdd Reg_32bit_17.Reg_1bit_3.net_1 24 200
| end Reg_32bit_17.Reg_1bit_3.inverter
| device Reg_32bit_17.Reg_1bit_3.nmos.1 390 260
n w[18] Reg_32bit_17.Reg_1bit_3.net_3 Reg_32bit_17.Reg_1bit_3.net_1 24 100
| device Reg_32bit_17.Reg_1bit_3.nmos.2 390 260
n w[18] Reg_32bit_17.Reg_1bit_3.net_3 Reg_32bit_17.Reg_1bit_3.net_1 24 100
| device Reg_32bit_17.Reg_1bit_3.nmos.3 390 260
n w[18] Reg_32bit_17.Reg_1bit_3.net_3 Reg_32bit_17.Reg_1bit_3.net_1 24 100
| device Reg_32bit_17.Reg_1bit_3.nmos.4 390 260
n w[18] Reg_32bit_17.Reg_1bit_3.net_3 Reg_32bit_17.Reg_1bit_3.net_1 24 100
| begin Reg_32bit_17.Reg_1bit_3.inverter_1 550 380
| device Reg_32bit_17.Reg_1bit_3.inverter_1.nmos.1 550 360
n Reg_32bit_17.Reg_1bit_3.net_1 gnd Reg_32bit_17.Reg_1bit_3.net_2 24 100
| device Reg_32bit_17.Reg_1bit_3.inverter_1.nmos.2 550 360
n Reg_32bit_17.Reg_1bit_3.net_1 gnd Reg_32bit_17.Reg_1bit_3.net_2 24 100
| device Reg_32bit_17.Reg_1bit_3.inverter_1.nmos.3 550 360
n Reg_32bit_17.Reg_1bit_3.net_1 gnd Reg_32bit_17.Reg_1bit_3.net_2 24 100
| device Reg_32bit_17.Reg_1bit_3.inverter_1.nmos.4 550 360
n Reg_32bit_17.Reg_1bit_3.net_1 gnd Reg_32bit_17.Reg_1bit_3.net_2 24 100
| device Reg_32bit_17.Reg_1bit_3.inverter_1.pmos.1 550 200
p Reg_32bit_17.Reg_1bit_3.net_1 vdd Reg_32bit_17.Reg_1bit_3.net_2 24 200
| device Reg_32bit_17.Reg_1bit_3.inverter_1.pmos.2 550 200
p Reg_32bit_17.Reg_1bit_3.net_1 vdd Reg_32bit_17.Reg_1bit_3.net_2 24 200
| device Reg_32bit_17.Reg_1bit_3.inverter_1.pmos.3 550 200
p Reg_32bit_17.Reg_1bit_3.net_1 vdd Reg_32bit_17.Reg_1bit_3.net_2 24 200
| device Reg_32bit_17.Reg_1bit_3.inverter_1.pmos.4 550 200
p Reg_32bit_17.Reg_1bit_3.net_1 vdd Reg_32bit_17.Reg_1bit_3.net_2 24 200
| end Reg_32bit_17.Reg_1bit_3.inverter_1
| begin Reg_32bit_17.Reg_1bit_3.inverter_2 290 260
| device Reg_32bit_17.Reg_1bit_3.inverter_2.nmos.1 550 360
n data[3] gnd Reg_32bit_17.Reg_1bit_3.net_3 24 100
| device Reg_32bit_17.Reg_1bit_3.inverter_2.nmos.2 550 360
n data[3] gnd Reg_32bit_17.Reg_1bit_3.net_3 24 100
| device Reg_32bit_17.Reg_1bit_3.inverter_2.nmos.3 550 360
n data[3] gnd Reg_32bit_17.Reg_1bit_3.net_3 24 100
| device Reg_32bit_17.Reg_1bit_3.inverter_2.nmos.4 550 360
n data[3] gnd Reg_32bit_17.Reg_1bit_3.net_3 24 100
| device Reg_32bit_17.Reg_1bit_3.inverter_2.pmos.1 550 200
p data[3] vdd Reg_32bit_17.Reg_1bit_3.net_3 24 200
| device Reg_32bit_17.Reg_1bit_3.inverter_2.pmos.2 550 200
p data[3] vdd Reg_32bit_17.Reg_1bit_3.net_3 24 200
| device Reg_32bit_17.Reg_1bit_3.inverter_2.pmos.3 550 200
p data[3] vdd Reg_32bit_17.Reg_1bit_3.net_3 24 200
| device Reg_32bit_17.Reg_1bit_3.inverter_2.pmos.4 550 200
p data[3] vdd Reg_32bit_17.Reg_1bit_3.net_3 24 200
| end Reg_32bit_17.Reg_1bit_3.inverter_2
| device Reg_32bit_17.Reg_1bit_3.nmos_1 730 230
n inR1[18] Reg_32bit_17.Reg_1bit_3.net_2 out1[3] 24 100
| device Reg_32bit_17.Reg_1bit_3.nmos_2 730 360
n inR2[18] Reg_32bit_17.Reg_1bit_3.net_2 out2[3] 24 100
| end Reg_32bit_17.Reg_1bit_3
| begin Reg_32bit_17.Reg_1bit_4 510 620
| begin Reg_32bit_17.Reg_1bit_4.inverter 560 210
| device Reg_32bit_17.Reg_1bit_4.inverter.nmos 550 360
n Reg_32bit_17.Reg_1bit_4.net_2 gnd Reg_32bit_17.Reg_1bit_4.net_1 24 100
| device Reg_32bit_17.Reg_1bit_4.inverter.pmos 550 200
p Reg_32bit_17.Reg_1bit_4.net_2 vdd Reg_32bit_17.Reg_1bit_4.net_1 24 200
| end Reg_32bit_17.Reg_1bit_4.inverter
| device Reg_32bit_17.Reg_1bit_4.nmos.1 390 260
n w[18] Reg_32bit_17.Reg_1bit_4.net_3 Reg_32bit_17.Reg_1bit_4.net_1 24 100
| device Reg_32bit_17.Reg_1bit_4.nmos.2 390 260
n w[18] Reg_32bit_17.Reg_1bit_4.net_3 Reg_32bit_17.Reg_1bit_4.net_1 24 100
| device Reg_32bit_17.Reg_1bit_4.nmos.3 390 260
n w[18] Reg_32bit_17.Reg_1bit_4.net_3 Reg_32bit_17.Reg_1bit_4.net_1 24 100
| device Reg_32bit_17.Reg_1bit_4.nmos.4 390 260
n w[18] Reg_32bit_17.Reg_1bit_4.net_3 Reg_32bit_17.Reg_1bit_4.net_1 24 100
| begin Reg_32bit_17.Reg_1bit_4.inverter_1 550 380
| device Reg_32bit_17.Reg_1bit_4.inverter_1.nmos.1 550 360
n Reg_32bit_17.Reg_1bit_4.net_1 gnd Reg_32bit_17.Reg_1bit_4.net_2 24 100
| device Reg_32bit_17.Reg_1bit_4.inverter_1.nmos.2 550 360
n Reg_32bit_17.Reg_1bit_4.net_1 gnd Reg_32bit_17.Reg_1bit_4.net_2 24 100
| device Reg_32bit_17.Reg_1bit_4.inverter_1.nmos.3 550 360
n Reg_32bit_17.Reg_1bit_4.net_1 gnd Reg_32bit_17.Reg_1bit_4.net_2 24 100
| device Reg_32bit_17.Reg_1bit_4.inverter_1.nmos.4 550 360
n Reg_32bit_17.Reg_1bit_4.net_1 gnd Reg_32bit_17.Reg_1bit_4.net_2 24 100
| device Reg_32bit_17.Reg_1bit_4.inverter_1.pmos.1 550 200
p Reg_32bit_17.Reg_1bit_4.net_1 vdd Reg_32bit_17.Reg_1bit_4.net_2 24 200
| device Reg_32bit_17.Reg_1bit_4.inverter_1.pmos.2 550 200
p Reg_32bit_17.Reg_1bit_4.net_1 vdd Reg_32bit_17.Reg_1bit_4.net_2 24 200
| device Reg_32bit_17.Reg_1bit_4.inverter_1.pmos.3 550 200
p Reg_32bit_17.Reg_1bit_4.net_1 vdd Reg_32bit_17.Reg_1bit_4.net_2 24 200
| device Reg_32bit_17.Reg_1bit_4.inverter_1.pmos.4 550 200
p Reg_32bit_17.Reg_1bit_4.net_1 vdd Reg_32bit_17.Reg_1bit_4.net_2 24 200
| end Reg_32bit_17.Reg_1bit_4.inverter_1
| begin Reg_32bit_17.Reg_1bit_4.inverter_2 290 260
| device Reg_32bit_17.Reg_1bit_4.inverter_2.nmos.1 550 360
n data[4] gnd Reg_32bit_17.Reg_1bit_4.net_3 24 100
| device Reg_32bit_17.Reg_1bit_4.inverter_2.nmos.2 550 360
n data[4] gnd Reg_32bit_17.Reg_1bit_4.net_3 24 100
| device Reg_32bit_17.Reg_1bit_4.inverter_2.nmos.3 550 360
n data[4] gnd Reg_32bit_17.Reg_1bit_4.net_3 24 100
| device Reg_32bit_17.Reg_1bit_4.inverter_2.nmos.4 550 360
n data[4] gnd Reg_32bit_17.Reg_1bit_4.net_3 24 100
| device Reg_32bit_17.Reg_1bit_4.inverter_2.pmos.1 550 200
p data[4] vdd Reg_32bit_17.Reg_1bit_4.net_3 24 200
| device Reg_32bit_17.Reg_1bit_4.inverter_2.pmos.2 550 200
p data[4] vdd Reg_32bit_17.Reg_1bit_4.net_3 24 200
| device Reg_32bit_17.Reg_1bit_4.inverter_2.pmos.3 550 200
p data[4] vdd Reg_32bit_17.Reg_1bit_4.net_3 24 200
| device Reg_32bit_17.Reg_1bit_4.inverter_2.pmos.4 550 200
p data[4] vdd Reg_32bit_17.Reg_1bit_4.net_3 24 200
| end Reg_32bit_17.Reg_1bit_4.inverter_2
| device Reg_32bit_17.Reg_1bit_4.nmos_1 730 230
n inR1[18] Reg_32bit_17.Reg_1bit_4.net_2 out1[4] 24 100
| device Reg_32bit_17.Reg_1bit_4.nmos_2 730 360
n inR2[18] Reg_32bit_17.Reg_1bit_4.net_2 out2[4] 24 100
| end Reg_32bit_17.Reg_1bit_4
| begin Reg_32bit_17.Reg_1bit_5 510 750
| begin Reg_32bit_17.Reg_1bit_5.inverter 560 210
| device Reg_32bit_17.Reg_1bit_5.inverter.nmos 550 360
n Reg_32bit_17.Reg_1bit_5.net_2 gnd Reg_32bit_17.Reg_1bit_5.net_1 24 100
| device Reg_32bit_17.Reg_1bit_5.inverter.pmos 550 200
p Reg_32bit_17.Reg_1bit_5.net_2 vdd Reg_32bit_17.Reg_1bit_5.net_1 24 200
| end Reg_32bit_17.Reg_1bit_5.inverter
| device Reg_32bit_17.Reg_1bit_5.nmos.1 390 260
n w[18] Reg_32bit_17.Reg_1bit_5.net_3 Reg_32bit_17.Reg_1bit_5.net_1 24 100
| device Reg_32bit_17.Reg_1bit_5.nmos.2 390 260
n w[18] Reg_32bit_17.Reg_1bit_5.net_3 Reg_32bit_17.Reg_1bit_5.net_1 24 100
| device Reg_32bit_17.Reg_1bit_5.nmos.3 390 260
n w[18] Reg_32bit_17.Reg_1bit_5.net_3 Reg_32bit_17.Reg_1bit_5.net_1 24 100
| device Reg_32bit_17.Reg_1bit_5.nmos.4 390 260
n w[18] Reg_32bit_17.Reg_1bit_5.net_3 Reg_32bit_17.Reg_1bit_5.net_1 24 100
| begin Reg_32bit_17.Reg_1bit_5.inverter_1 550 380
| device Reg_32bit_17.Reg_1bit_5.inverter_1.nmos.1 550 360
n Reg_32bit_17.Reg_1bit_5.net_1 gnd Reg_32bit_17.Reg_1bit_5.net_2 24 100
| device Reg_32bit_17.Reg_1bit_5.inverter_1.nmos.2 550 360
n Reg_32bit_17.Reg_1bit_5.net_1 gnd Reg_32bit_17.Reg_1bit_5.net_2 24 100
| device Reg_32bit_17.Reg_1bit_5.inverter_1.nmos.3 550 360
n Reg_32bit_17.Reg_1bit_5.net_1 gnd Reg_32bit_17.Reg_1bit_5.net_2 24 100
| device Reg_32bit_17.Reg_1bit_5.inverter_1.nmos.4 550 360
n Reg_32bit_17.Reg_1bit_5.net_1 gnd Reg_32bit_17.Reg_1bit_5.net_2 24 100
| device Reg_32bit_17.Reg_1bit_5.inverter_1.pmos.1 550 200
p Reg_32bit_17.Reg_1bit_5.net_1 vdd Reg_32bit_17.Reg_1bit_5.net_2 24 200
| device Reg_32bit_17.Reg_1bit_5.inverter_1.pmos.2 550 200
p Reg_32bit_17.Reg_1bit_5.net_1 vdd Reg_32bit_17.Reg_1bit_5.net_2 24 200
| device Reg_32bit_17.Reg_1bit_5.inverter_1.pmos.3 550 200
p Reg_32bit_17.Reg_1bit_5.net_1 vdd Reg_32bit_17.Reg_1bit_5.net_2 24 200
| device Reg_32bit_17.Reg_1bit_5.inverter_1.pmos.4 550 200
p Reg_32bit_17.Reg_1bit_5.net_1 vdd Reg_32bit_17.Reg_1bit_5.net_2 24 200
| end Reg_32bit_17.Reg_1bit_5.inverter_1
| begin Reg_32bit_17.Reg_1bit_5.inverter_2 290 260
| device Reg_32bit_17.Reg_1bit_5.inverter_2.nmos.1 550 360
n data[5] gnd Reg_32bit_17.Reg_1bit_5.net_3 24 100
| device Reg_32bit_17.Reg_1bit_5.inverter_2.nmos.2 550 360
n data[5] gnd Reg_32bit_17.Reg_1bit_5.net_3 24 100
| device Reg_32bit_17.Reg_1bit_5.inverter_2.nmos.3 550 360
n data[5] gnd Reg_32bit_17.Reg_1bit_5.net_3 24 100
| device Reg_32bit_17.Reg_1bit_5.inverter_2.nmos.4 550 360
n data[5] gnd Reg_32bit_17.Reg_1bit_5.net_3 24 100
| device Reg_32bit_17.Reg_1bit_5.inverter_2.pmos.1 550 200
p data[5] vdd Reg_32bit_17.Reg_1bit_5.net_3 24 200
| device Reg_32bit_17.Reg_1bit_5.inverter_2.pmos.2 550 200
p data[5] vdd Reg_32bit_17.Reg_1bit_5.net_3 24 200
| device Reg_32bit_17.Reg_1bit_5.inverter_2.pmos.3 550 200
p data[5] vdd Reg_32bit_17.Reg_1bit_5.net_3 24 200
| device Reg_32bit_17.Reg_1bit_5.inverter_2.pmos.4 550 200
p data[5] vdd Reg_32bit_17.Reg_1bit_5.net_3 24 200
| end Reg_32bit_17.Reg_1bit_5.inverter_2
| device Reg_32bit_17.Reg_1bit_5.nmos_1 730 230
n inR1[18] Reg_32bit_17.Reg_1bit_5.net_2 out1[5] 24 100
| device Reg_32bit_17.Reg_1bit_5.nmos_2 730 360
n inR2[18] Reg_32bit_17.Reg_1bit_5.net_2 out2[5] 24 100
| end Reg_32bit_17.Reg_1bit_5
| begin Reg_32bit_17.Reg_1bit_6 510 880
| begin Reg_32bit_17.Reg_1bit_6.inverter 560 210
| device Reg_32bit_17.Reg_1bit_6.inverter.nmos 550 360
n Reg_32bit_17.Reg_1bit_6.net_2 gnd Reg_32bit_17.Reg_1bit_6.net_1 24 100
| device Reg_32bit_17.Reg_1bit_6.inverter.pmos 550 200
p Reg_32bit_17.Reg_1bit_6.net_2 vdd Reg_32bit_17.Reg_1bit_6.net_1 24 200
| end Reg_32bit_17.Reg_1bit_6.inverter
| device Reg_32bit_17.Reg_1bit_6.nmos.1 390 260
n w[18] Reg_32bit_17.Reg_1bit_6.net_3 Reg_32bit_17.Reg_1bit_6.net_1 24 100
| device Reg_32bit_17.Reg_1bit_6.nmos.2 390 260
n w[18] Reg_32bit_17.Reg_1bit_6.net_3 Reg_32bit_17.Reg_1bit_6.net_1 24 100
| device Reg_32bit_17.Reg_1bit_6.nmos.3 390 260
n w[18] Reg_32bit_17.Reg_1bit_6.net_3 Reg_32bit_17.Reg_1bit_6.net_1 24 100
| device Reg_32bit_17.Reg_1bit_6.nmos.4 390 260
n w[18] Reg_32bit_17.Reg_1bit_6.net_3 Reg_32bit_17.Reg_1bit_6.net_1 24 100
| begin Reg_32bit_17.Reg_1bit_6.inverter_1 550 380
| device Reg_32bit_17.Reg_1bit_6.inverter_1.nmos.1 550 360
n Reg_32bit_17.Reg_1bit_6.net_1 gnd Reg_32bit_17.Reg_1bit_6.net_2 24 100
| device Reg_32bit_17.Reg_1bit_6.inverter_1.nmos.2 550 360
n Reg_32bit_17.Reg_1bit_6.net_1 gnd Reg_32bit_17.Reg_1bit_6.net_2 24 100
| device Reg_32bit_17.Reg_1bit_6.inverter_1.nmos.3 550 360
n Reg_32bit_17.Reg_1bit_6.net_1 gnd Reg_32bit_17.Reg_1bit_6.net_2 24 100
| device Reg_32bit_17.Reg_1bit_6.inverter_1.nmos.4 550 360
n Reg_32bit_17.Reg_1bit_6.net_1 gnd Reg_32bit_17.Reg_1bit_6.net_2 24 100
| device Reg_32bit_17.Reg_1bit_6.inverter_1.pmos.1 550 200
p Reg_32bit_17.Reg_1bit_6.net_1 vdd Reg_32bit_17.Reg_1bit_6.net_2 24 200
| device Reg_32bit_17.Reg_1bit_6.inverter_1.pmos.2 550 200
p Reg_32bit_17.Reg_1bit_6.net_1 vdd Reg_32bit_17.Reg_1bit_6.net_2 24 200
| device Reg_32bit_17.Reg_1bit_6.inverter_1.pmos.3 550 200
p Reg_32bit_17.Reg_1bit_6.net_1 vdd Reg_32bit_17.Reg_1bit_6.net_2 24 200
| device Reg_32bit_17.Reg_1bit_6.inverter_1.pmos.4 550 200
p Reg_32bit_17.Reg_1bit_6.net_1 vdd Reg_32bit_17.Reg_1bit_6.net_2 24 200
| end Reg_32bit_17.Reg_1bit_6.inverter_1
| begin Reg_32bit_17.Reg_1bit_6.inverter_2 290 260
| device Reg_32bit_17.Reg_1bit_6.inverter_2.nmos.1 550 360
n data[6] gnd Reg_32bit_17.Reg_1bit_6.net_3 24 100
| device Reg_32bit_17.Reg_1bit_6.inverter_2.nmos.2 550 360
n data[6] gnd Reg_32bit_17.Reg_1bit_6.net_3 24 100
| device Reg_32bit_17.Reg_1bit_6.inverter_2.nmos.3 550 360
n data[6] gnd Reg_32bit_17.Reg_1bit_6.net_3 24 100
| device Reg_32bit_17.Reg_1bit_6.inverter_2.nmos.4 550 360
n data[6] gnd Reg_32bit_17.Reg_1bit_6.net_3 24 100
| device Reg_32bit_17.Reg_1bit_6.inverter_2.pmos.1 550 200
p data[6] vdd Reg_32bit_17.Reg_1bit_6.net_3 24 200
| device Reg_32bit_17.Reg_1bit_6.inverter_2.pmos.2 550 200
p data[6] vdd Reg_32bit_17.Reg_1bit_6.net_3 24 200
| device Reg_32bit_17.Reg_1bit_6.inverter_2.pmos.3 550 200
p data[6] vdd Reg_32bit_17.Reg_1bit_6.net_3 24 200
| device Reg_32bit_17.Reg_1bit_6.inverter_2.pmos.4 550 200
p data[6] vdd Reg_32bit_17.Reg_1bit_6.net_3 24 200
| end Reg_32bit_17.Reg_1bit_6.inverter_2
| device Reg_32bit_17.Reg_1bit_6.nmos_1 730 230
n inR1[18] Reg_32bit_17.Reg_1bit_6.net_2 out1[6] 24 100
| device Reg_32bit_17.Reg_1bit_6.nmos_2 730 360
n inR2[18] Reg_32bit_17.Reg_1bit_6.net_2 out2[6] 24 100
| end Reg_32bit_17.Reg_1bit_6
| begin Reg_32bit_17.Reg_1bit_7 510 1010
| begin Reg_32bit_17.Reg_1bit_7.inverter 560 210
| device Reg_32bit_17.Reg_1bit_7.inverter.nmos 550 360
n Reg_32bit_17.Reg_1bit_7.net_2 gnd Reg_32bit_17.Reg_1bit_7.net_1 24 100
| device Reg_32bit_17.Reg_1bit_7.inverter.pmos 550 200
p Reg_32bit_17.Reg_1bit_7.net_2 vdd Reg_32bit_17.Reg_1bit_7.net_1 24 200
| end Reg_32bit_17.Reg_1bit_7.inverter
| device Reg_32bit_17.Reg_1bit_7.nmos.1 390 260
n w[18] Reg_32bit_17.Reg_1bit_7.net_3 Reg_32bit_17.Reg_1bit_7.net_1 24 100
| device Reg_32bit_17.Reg_1bit_7.nmos.2 390 260
n w[18] Reg_32bit_17.Reg_1bit_7.net_3 Reg_32bit_17.Reg_1bit_7.net_1 24 100
| device Reg_32bit_17.Reg_1bit_7.nmos.3 390 260
n w[18] Reg_32bit_17.Reg_1bit_7.net_3 Reg_32bit_17.Reg_1bit_7.net_1 24 100
| device Reg_32bit_17.Reg_1bit_7.nmos.4 390 260
n w[18] Reg_32bit_17.Reg_1bit_7.net_3 Reg_32bit_17.Reg_1bit_7.net_1 24 100
| begin Reg_32bit_17.Reg_1bit_7.inverter_1 550 380
| device Reg_32bit_17.Reg_1bit_7.inverter_1.nmos.1 550 360
n Reg_32bit_17.Reg_1bit_7.net_1 gnd Reg_32bit_17.Reg_1bit_7.net_2 24 100
| device Reg_32bit_17.Reg_1bit_7.inverter_1.nmos.2 550 360
n Reg_32bit_17.Reg_1bit_7.net_1 gnd Reg_32bit_17.Reg_1bit_7.net_2 24 100
| device Reg_32bit_17.Reg_1bit_7.inverter_1.nmos.3 550 360
n Reg_32bit_17.Reg_1bit_7.net_1 gnd Reg_32bit_17.Reg_1bit_7.net_2 24 100
| device Reg_32bit_17.Reg_1bit_7.inverter_1.nmos.4 550 360
n Reg_32bit_17.Reg_1bit_7.net_1 gnd Reg_32bit_17.Reg_1bit_7.net_2 24 100
| device Reg_32bit_17.Reg_1bit_7.inverter_1.pmos.1 550 200
p Reg_32bit_17.Reg_1bit_7.net_1 vdd Reg_32bit_17.Reg_1bit_7.net_2 24 200
| device Reg_32bit_17.Reg_1bit_7.inverter_1.pmos.2 550 200
p Reg_32bit_17.Reg_1bit_7.net_1 vdd Reg_32bit_17.Reg_1bit_7.net_2 24 200
| device Reg_32bit_17.Reg_1bit_7.inverter_1.pmos.3 550 200
p Reg_32bit_17.Reg_1bit_7.net_1 vdd Reg_32bit_17.Reg_1bit_7.net_2 24 200
| device Reg_32bit_17.Reg_1bit_7.inverter_1.pmos.4 550 200
p Reg_32bit_17.Reg_1bit_7.net_1 vdd Reg_32bit_17.Reg_1bit_7.net_2 24 200
| end Reg_32bit_17.Reg_1bit_7.inverter_1
| begin Reg_32bit_17.Reg_1bit_7.inverter_2 290 260
| device Reg_32bit_17.Reg_1bit_7.inverter_2.nmos.1 550 360
n data[7] gnd Reg_32bit_17.Reg_1bit_7.net_3 24 100
| device Reg_32bit_17.Reg_1bit_7.inverter_2.nmos.2 550 360
n data[7] gnd Reg_32bit_17.Reg_1bit_7.net_3 24 100
| device Reg_32bit_17.Reg_1bit_7.inverter_2.nmos.3 550 360
n data[7] gnd Reg_32bit_17.Reg_1bit_7.net_3 24 100
| device Reg_32bit_17.Reg_1bit_7.inverter_2.nmos.4 550 360
n data[7] gnd Reg_32bit_17.Reg_1bit_7.net_3 24 100
| device Reg_32bit_17.Reg_1bit_7.inverter_2.pmos.1 550 200
p data[7] vdd Reg_32bit_17.Reg_1bit_7.net_3 24 200
| device Reg_32bit_17.Reg_1bit_7.inverter_2.pmos.2 550 200
p data[7] vdd Reg_32bit_17.Reg_1bit_7.net_3 24 200
| device Reg_32bit_17.Reg_1bit_7.inverter_2.pmos.3 550 200
p data[7] vdd Reg_32bit_17.Reg_1bit_7.net_3 24 200
| device Reg_32bit_17.Reg_1bit_7.inverter_2.pmos.4 550 200
p data[7] vdd Reg_32bit_17.Reg_1bit_7.net_3 24 200
| end Reg_32bit_17.Reg_1bit_7.inverter_2
| device Reg_32bit_17.Reg_1bit_7.nmos_1 730 230
n inR1[18] Reg_32bit_17.Reg_1bit_7.net_2 out1[7] 24 100
| device Reg_32bit_17.Reg_1bit_7.nmos_2 730 360
n inR2[18] Reg_32bit_17.Reg_1bit_7.net_2 out2[7] 24 100
| end Reg_32bit_17.Reg_1bit_7
| begin Reg_32bit_17.Reg_1bit_8 510 1150
| begin Reg_32bit_17.Reg_1bit_8.inverter 560 210
| device Reg_32bit_17.Reg_1bit_8.inverter.nmos 550 360
n Reg_32bit_17.Reg_1bit_8.net_2 gnd Reg_32bit_17.Reg_1bit_8.net_1 24 100
| device Reg_32bit_17.Reg_1bit_8.inverter.pmos 550 200
p Reg_32bit_17.Reg_1bit_8.net_2 vdd Reg_32bit_17.Reg_1bit_8.net_1 24 200
| end Reg_32bit_17.Reg_1bit_8.inverter
| device Reg_32bit_17.Reg_1bit_8.nmos.1 390 260
n w[18] Reg_32bit_17.Reg_1bit_8.net_3 Reg_32bit_17.Reg_1bit_8.net_1 24 100
| device Reg_32bit_17.Reg_1bit_8.nmos.2 390 260
n w[18] Reg_32bit_17.Reg_1bit_8.net_3 Reg_32bit_17.Reg_1bit_8.net_1 24 100
| device Reg_32bit_17.Reg_1bit_8.nmos.3 390 260
n w[18] Reg_32bit_17.Reg_1bit_8.net_3 Reg_32bit_17.Reg_1bit_8.net_1 24 100
| device Reg_32bit_17.Reg_1bit_8.nmos.4 390 260
n w[18] Reg_32bit_17.Reg_1bit_8.net_3 Reg_32bit_17.Reg_1bit_8.net_1 24 100
| begin Reg_32bit_17.Reg_1bit_8.inverter_1 550 380
| device Reg_32bit_17.Reg_1bit_8.inverter_1.nmos.1 550 360
n Reg_32bit_17.Reg_1bit_8.net_1 gnd Reg_32bit_17.Reg_1bit_8.net_2 24 100
| device Reg_32bit_17.Reg_1bit_8.inverter_1.nmos.2 550 360
n Reg_32bit_17.Reg_1bit_8.net_1 gnd Reg_32bit_17.Reg_1bit_8.net_2 24 100
| device Reg_32bit_17.Reg_1bit_8.inverter_1.nmos.3 550 360
n Reg_32bit_17.Reg_1bit_8.net_1 gnd Reg_32bit_17.Reg_1bit_8.net_2 24 100
| device Reg_32bit_17.Reg_1bit_8.inverter_1.nmos.4 550 360
n Reg_32bit_17.Reg_1bit_8.net_1 gnd Reg_32bit_17.Reg_1bit_8.net_2 24 100
| device Reg_32bit_17.Reg_1bit_8.inverter_1.pmos.1 550 200
p Reg_32bit_17.Reg_1bit_8.net_1 vdd Reg_32bit_17.Reg_1bit_8.net_2 24 200
| device Reg_32bit_17.Reg_1bit_8.inverter_1.pmos.2 550 200
p Reg_32bit_17.Reg_1bit_8.net_1 vdd Reg_32bit_17.Reg_1bit_8.net_2 24 200
| device Reg_32bit_17.Reg_1bit_8.inverter_1.pmos.3 550 200
p Reg_32bit_17.Reg_1bit_8.net_1 vdd Reg_32bit_17.Reg_1bit_8.net_2 24 200
| device Reg_32bit_17.Reg_1bit_8.inverter_1.pmos.4 550 200
p Reg_32bit_17.Reg_1bit_8.net_1 vdd Reg_32bit_17.Reg_1bit_8.net_2 24 200
| end Reg_32bit_17.Reg_1bit_8.inverter_1
| begin Reg_32bit_17.Reg_1bit_8.inverter_2 290 260
| device Reg_32bit_17.Reg_1bit_8.inverter_2.nmos.1 550 360
n data[8] gnd Reg_32bit_17.Reg_1bit_8.net_3 24 100
| device Reg_32bit_17.Reg_1bit_8.inverter_2.nmos.2 550 360
n data[8] gnd Reg_32bit_17.Reg_1bit_8.net_3 24 100
| device Reg_32bit_17.Reg_1bit_8.inverter_2.nmos.3 550 360
n data[8] gnd Reg_32bit_17.Reg_1bit_8.net_3 24 100
| device Reg_32bit_17.Reg_1bit_8.inverter_2.nmos.4 550 360
n data[8] gnd Reg_32bit_17.Reg_1bit_8.net_3 24 100
| device Reg_32bit_17.Reg_1bit_8.inverter_2.pmos.1 550 200
p data[8] vdd Reg_32bit_17.Reg_1bit_8.net_3 24 200
| device Reg_32bit_17.Reg_1bit_8.inverter_2.pmos.2 550 200
p data[8] vdd Reg_32bit_17.Reg_1bit_8.net_3 24 200
| device Reg_32bit_17.Reg_1bit_8.inverter_2.pmos.3 550 200
p data[8] vdd Reg_32bit_17.Reg_1bit_8.net_3 24 200
| device Reg_32bit_17.Reg_1bit_8.inverter_2.pmos.4 550 200
p data[8] vdd Reg_32bit_17.Reg_1bit_8.net_3 24 200
| end Reg_32bit_17.Reg_1bit_8.inverter_2
| device Reg_32bit_17.Reg_1bit_8.nmos_1 730 230
n inR1[18] Reg_32bit_17.Reg_1bit_8.net_2 out1[8] 24 100
| device Reg_32bit_17.Reg_1bit_8.nmos_2 730 360
n inR2[18] Reg_32bit_17.Reg_1bit_8.net_2 out2[8] 24 100
| end Reg_32bit_17.Reg_1bit_8
| begin Reg_32bit_17.Reg_1bit_9 510 1280
| begin Reg_32bit_17.Reg_1bit_9.inverter 560 210
| device Reg_32bit_17.Reg_1bit_9.inverter.nmos 550 360
n Reg_32bit_17.Reg_1bit_9.net_2 gnd Reg_32bit_17.Reg_1bit_9.net_1 24 100
| device Reg_32bit_17.Reg_1bit_9.inverter.pmos 550 200
p Reg_32bit_17.Reg_1bit_9.net_2 vdd Reg_32bit_17.Reg_1bit_9.net_1 24 200
| end Reg_32bit_17.Reg_1bit_9.inverter
| device Reg_32bit_17.Reg_1bit_9.nmos.1 390 260
n w[18] Reg_32bit_17.Reg_1bit_9.net_3 Reg_32bit_17.Reg_1bit_9.net_1 24 100
| device Reg_32bit_17.Reg_1bit_9.nmos.2 390 260
n w[18] Reg_32bit_17.Reg_1bit_9.net_3 Reg_32bit_17.Reg_1bit_9.net_1 24 100
| device Reg_32bit_17.Reg_1bit_9.nmos.3 390 260
n w[18] Reg_32bit_17.Reg_1bit_9.net_3 Reg_32bit_17.Reg_1bit_9.net_1 24 100
| device Reg_32bit_17.Reg_1bit_9.nmos.4 390 260
n w[18] Reg_32bit_17.Reg_1bit_9.net_3 Reg_32bit_17.Reg_1bit_9.net_1 24 100
| begin Reg_32bit_17.Reg_1bit_9.inverter_1 550 380
| device Reg_32bit_17.Reg_1bit_9.inverter_1.nmos.1 550 360
n Reg_32bit_17.Reg_1bit_9.net_1 gnd Reg_32bit_17.Reg_1bit_9.net_2 24 100
| device Reg_32bit_17.Reg_1bit_9.inverter_1.nmos.2 550 360
n Reg_32bit_17.Reg_1bit_9.net_1 gnd Reg_32bit_17.Reg_1bit_9.net_2 24 100
| device Reg_32bit_17.Reg_1bit_9.inverter_1.nmos.3 550 360
n Reg_32bit_17.Reg_1bit_9.net_1 gnd Reg_32bit_17.Reg_1bit_9.net_2 24 100
| device Reg_32bit_17.Reg_1bit_9.inverter_1.nmos.4 550 360
n Reg_32bit_17.Reg_1bit_9.net_1 gnd Reg_32bit_17.Reg_1bit_9.net_2 24 100
| device Reg_32bit_17.Reg_1bit_9.inverter_1.pmos.1 550 200
p Reg_32bit_17.Reg_1bit_9.net_1 vdd Reg_32bit_17.Reg_1bit_9.net_2 24 200
| device Reg_32bit_17.Reg_1bit_9.inverter_1.pmos.2 550 200
p Reg_32bit_17.Reg_1bit_9.net_1 vdd Reg_32bit_17.Reg_1bit_9.net_2 24 200
| device Reg_32bit_17.Reg_1bit_9.inverter_1.pmos.3 550 200
p Reg_32bit_17.Reg_1bit_9.net_1 vdd Reg_32bit_17.Reg_1bit_9.net_2 24 200
| device Reg_32bit_17.Reg_1bit_9.inverter_1.pmos.4 550 200
p Reg_32bit_17.Reg_1bit_9.net_1 vdd Reg_32bit_17.Reg_1bit_9.net_2 24 200
| end Reg_32bit_17.Reg_1bit_9.inverter_1
| begin Reg_32bit_17.Reg_1bit_9.inverter_2 290 260
| device Reg_32bit_17.Reg_1bit_9.inverter_2.nmos.1 550 360
n data[9] gnd Reg_32bit_17.Reg_1bit_9.net_3 24 100
| device Reg_32bit_17.Reg_1bit_9.inverter_2.nmos.2 550 360
n data[9] gnd Reg_32bit_17.Reg_1bit_9.net_3 24 100
| device Reg_32bit_17.Reg_1bit_9.inverter_2.nmos.3 550 360
n data[9] gnd Reg_32bit_17.Reg_1bit_9.net_3 24 100
| device Reg_32bit_17.Reg_1bit_9.inverter_2.nmos.4 550 360
n data[9] gnd Reg_32bit_17.Reg_1bit_9.net_3 24 100
| device Reg_32bit_17.Reg_1bit_9.inverter_2.pmos.1 550 200
p data[9] vdd Reg_32bit_17.Reg_1bit_9.net_3 24 200
| device Reg_32bit_17.Reg_1bit_9.inverter_2.pmos.2 550 200
p data[9] vdd Reg_32bit_17.Reg_1bit_9.net_3 24 200
| device Reg_32bit_17.Reg_1bit_9.inverter_2.pmos.3 550 200
p data[9] vdd Reg_32bit_17.Reg_1bit_9.net_3 24 200
| device Reg_32bit_17.Reg_1bit_9.inverter_2.pmos.4 550 200
p data[9] vdd Reg_32bit_17.Reg_1bit_9.net_3 24 200
| end Reg_32bit_17.Reg_1bit_9.inverter_2
| device Reg_32bit_17.Reg_1bit_9.nmos_1 730 230
n inR1[18] Reg_32bit_17.Reg_1bit_9.net_2 out1[9] 24 100
| device Reg_32bit_17.Reg_1bit_9.nmos_2 730 360
n inR2[18] Reg_32bit_17.Reg_1bit_9.net_2 out2[9] 24 100
| end Reg_32bit_17.Reg_1bit_9
| begin Reg_32bit_17.Reg_1bit_10 510 1410
| begin Reg_32bit_17.Reg_1bit_10.inverter 560 210
| device Reg_32bit_17.Reg_1bit_10.inverter.nmos 550 360
n Reg_32bit_17.Reg_1bit_10.net_2 gnd Reg_32bit_17.Reg_1bit_10.net_1 24 100
| device Reg_32bit_17.Reg_1bit_10.inverter.pmos 550 200
p Reg_32bit_17.Reg_1bit_10.net_2 vdd Reg_32bit_17.Reg_1bit_10.net_1 24 200
| end Reg_32bit_17.Reg_1bit_10.inverter
| device Reg_32bit_17.Reg_1bit_10.nmos.1 390 260
n w[18] Reg_32bit_17.Reg_1bit_10.net_3 Reg_32bit_17.Reg_1bit_10.net_1 24 100
| device Reg_32bit_17.Reg_1bit_10.nmos.2 390 260
n w[18] Reg_32bit_17.Reg_1bit_10.net_3 Reg_32bit_17.Reg_1bit_10.net_1 24 100
| device Reg_32bit_17.Reg_1bit_10.nmos.3 390 260
n w[18] Reg_32bit_17.Reg_1bit_10.net_3 Reg_32bit_17.Reg_1bit_10.net_1 24 100
| device Reg_32bit_17.Reg_1bit_10.nmos.4 390 260
n w[18] Reg_32bit_17.Reg_1bit_10.net_3 Reg_32bit_17.Reg_1bit_10.net_1 24 100
| begin Reg_32bit_17.Reg_1bit_10.inverter_1 550 380
| device Reg_32bit_17.Reg_1bit_10.inverter_1.nmos.1 550 360
n Reg_32bit_17.Reg_1bit_10.net_1 gnd Reg_32bit_17.Reg_1bit_10.net_2 24 100
| device Reg_32bit_17.Reg_1bit_10.inverter_1.nmos.2 550 360
n Reg_32bit_17.Reg_1bit_10.net_1 gnd Reg_32bit_17.Reg_1bit_10.net_2 24 100
| device Reg_32bit_17.Reg_1bit_10.inverter_1.nmos.3 550 360
n Reg_32bit_17.Reg_1bit_10.net_1 gnd Reg_32bit_17.Reg_1bit_10.net_2 24 100
| device Reg_32bit_17.Reg_1bit_10.inverter_1.nmos.4 550 360
n Reg_32bit_17.Reg_1bit_10.net_1 gnd Reg_32bit_17.Reg_1bit_10.net_2 24 100
| device Reg_32bit_17.Reg_1bit_10.inverter_1.pmos.1 550 200
p Reg_32bit_17.Reg_1bit_10.net_1 vdd Reg_32bit_17.Reg_1bit_10.net_2 24 200
| device Reg_32bit_17.Reg_1bit_10.inverter_1.pmos.2 550 200
p Reg_32bit_17.Reg_1bit_10.net_1 vdd Reg_32bit_17.Reg_1bit_10.net_2 24 200
| device Reg_32bit_17.Reg_1bit_10.inverter_1.pmos.3 550 200
p Reg_32bit_17.Reg_1bit_10.net_1 vdd Reg_32bit_17.Reg_1bit_10.net_2 24 200
| device Reg_32bit_17.Reg_1bit_10.inverter_1.pmos.4 550 200
p Reg_32bit_17.Reg_1bit_10.net_1 vdd Reg_32bit_17.Reg_1bit_10.net_2 24 200
| end Reg_32bit_17.Reg_1bit_10.inverter_1
| begin Reg_32bit_17.Reg_1bit_10.inverter_2 290 260
| device Reg_32bit_17.Reg_1bit_10.inverter_2.nmos.1 550 360
n data[10] gnd Reg_32bit_17.Reg_1bit_10.net_3 24 100
| device Reg_32bit_17.Reg_1bit_10.inverter_2.nmos.2 550 360
n data[10] gnd Reg_32bit_17.Reg_1bit_10.net_3 24 100
| device Reg_32bit_17.Reg_1bit_10.inverter_2.nmos.3 550 360
n data[10] gnd Reg_32bit_17.Reg_1bit_10.net_3 24 100
| device Reg_32bit_17.Reg_1bit_10.inverter_2.nmos.4 550 360
n data[10] gnd Reg_32bit_17.Reg_1bit_10.net_3 24 100
| device Reg_32bit_17.Reg_1bit_10.inverter_2.pmos.1 550 200
p data[10] vdd Reg_32bit_17.Reg_1bit_10.net_3 24 200
| device Reg_32bit_17.Reg_1bit_10.inverter_2.pmos.2 550 200
p data[10] vdd Reg_32bit_17.Reg_1bit_10.net_3 24 200
| device Reg_32bit_17.Reg_1bit_10.inverter_2.pmos.3 550 200
p data[10] vdd Reg_32bit_17.Reg_1bit_10.net_3 24 200
| device Reg_32bit_17.Reg_1bit_10.inverter_2.pmos.4 550 200
p data[10] vdd Reg_32bit_17.Reg_1bit_10.net_3 24 200
| end Reg_32bit_17.Reg_1bit_10.inverter_2
| device Reg_32bit_17.Reg_1bit_10.nmos_1 730 230
n inR1[18] Reg_32bit_17.Reg_1bit_10.net_2 out1[10] 24 100
| device Reg_32bit_17.Reg_1bit_10.nmos_2 730 360
n inR2[18] Reg_32bit_17.Reg_1bit_10.net_2 out2[10] 24 100
| end Reg_32bit_17.Reg_1bit_10
| begin Reg_32bit_17.Reg_1bit_11 510 1540
| begin Reg_32bit_17.Reg_1bit_11.inverter 560 210
| device Reg_32bit_17.Reg_1bit_11.inverter.nmos 550 360
n Reg_32bit_17.Reg_1bit_11.net_2 gnd Reg_32bit_17.Reg_1bit_11.net_1 24 100
| device Reg_32bit_17.Reg_1bit_11.inverter.pmos 550 200
p Reg_32bit_17.Reg_1bit_11.net_2 vdd Reg_32bit_17.Reg_1bit_11.net_1 24 200
| end Reg_32bit_17.Reg_1bit_11.inverter
| device Reg_32bit_17.Reg_1bit_11.nmos.1 390 260
n w[18] Reg_32bit_17.Reg_1bit_11.net_3 Reg_32bit_17.Reg_1bit_11.net_1 24 100
| device Reg_32bit_17.Reg_1bit_11.nmos.2 390 260
n w[18] Reg_32bit_17.Reg_1bit_11.net_3 Reg_32bit_17.Reg_1bit_11.net_1 24 100
| device Reg_32bit_17.Reg_1bit_11.nmos.3 390 260
n w[18] Reg_32bit_17.Reg_1bit_11.net_3 Reg_32bit_17.Reg_1bit_11.net_1 24 100
| device Reg_32bit_17.Reg_1bit_11.nmos.4 390 260
n w[18] Reg_32bit_17.Reg_1bit_11.net_3 Reg_32bit_17.Reg_1bit_11.net_1 24 100
| begin Reg_32bit_17.Reg_1bit_11.inverter_1 550 380
| device Reg_32bit_17.Reg_1bit_11.inverter_1.nmos.1 550 360
n Reg_32bit_17.Reg_1bit_11.net_1 gnd Reg_32bit_17.Reg_1bit_11.net_2 24 100
| device Reg_32bit_17.Reg_1bit_11.inverter_1.nmos.2 550 360
n Reg_32bit_17.Reg_1bit_11.net_1 gnd Reg_32bit_17.Reg_1bit_11.net_2 24 100
| device Reg_32bit_17.Reg_1bit_11.inverter_1.nmos.3 550 360
n Reg_32bit_17.Reg_1bit_11.net_1 gnd Reg_32bit_17.Reg_1bit_11.net_2 24 100
| device Reg_32bit_17.Reg_1bit_11.inverter_1.nmos.4 550 360
n Reg_32bit_17.Reg_1bit_11.net_1 gnd Reg_32bit_17.Reg_1bit_11.net_2 24 100
| device Reg_32bit_17.Reg_1bit_11.inverter_1.pmos.1 550 200
p Reg_32bit_17.Reg_1bit_11.net_1 vdd Reg_32bit_17.Reg_1bit_11.net_2 24 200
| device Reg_32bit_17.Reg_1bit_11.inverter_1.pmos.2 550 200
p Reg_32bit_17.Reg_1bit_11.net_1 vdd Reg_32bit_17.Reg_1bit_11.net_2 24 200
| device Reg_32bit_17.Reg_1bit_11.inverter_1.pmos.3 550 200
p Reg_32bit_17.Reg_1bit_11.net_1 vdd Reg_32bit_17.Reg_1bit_11.net_2 24 200
| device Reg_32bit_17.Reg_1bit_11.inverter_1.pmos.4 550 200
p Reg_32bit_17.Reg_1bit_11.net_1 vdd Reg_32bit_17.Reg_1bit_11.net_2 24 200
| end Reg_32bit_17.Reg_1bit_11.inverter_1
| begin Reg_32bit_17.Reg_1bit_11.inverter_2 290 260
| device Reg_32bit_17.Reg_1bit_11.inverter_2.nmos.1 550 360
n data[11] gnd Reg_32bit_17.Reg_1bit_11.net_3 24 100
| device Reg_32bit_17.Reg_1bit_11.inverter_2.nmos.2 550 360
n data[11] gnd Reg_32bit_17.Reg_1bit_11.net_3 24 100
| device Reg_32bit_17.Reg_1bit_11.inverter_2.nmos.3 550 360
n data[11] gnd Reg_32bit_17.Reg_1bit_11.net_3 24 100
| device Reg_32bit_17.Reg_1bit_11.inverter_2.nmos.4 550 360
n data[11] gnd Reg_32bit_17.Reg_1bit_11.net_3 24 100
| device Reg_32bit_17.Reg_1bit_11.inverter_2.pmos.1 550 200
p data[11] vdd Reg_32bit_17.Reg_1bit_11.net_3 24 200
| device Reg_32bit_17.Reg_1bit_11.inverter_2.pmos.2 550 200
p data[11] vdd Reg_32bit_17.Reg_1bit_11.net_3 24 200
| device Reg_32bit_17.Reg_1bit_11.inverter_2.pmos.3 550 200
p data[11] vdd Reg_32bit_17.Reg_1bit_11.net_3 24 200
| device Reg_32bit_17.Reg_1bit_11.inverter_2.pmos.4 550 200
p data[11] vdd Reg_32bit_17.Reg_1bit_11.net_3 24 200
| end Reg_32bit_17.Reg_1bit_11.inverter_2
| device Reg_32bit_17.Reg_1bit_11.nmos_1 730 230
n inR1[18] Reg_32bit_17.Reg_1bit_11.net_2 out1[11] 24 100
| device Reg_32bit_17.Reg_1bit_11.nmos_2 730 360
n inR2[18] Reg_32bit_17.Reg_1bit_11.net_2 out2[11] 24 100
| end Reg_32bit_17.Reg_1bit_11
| begin Reg_32bit_17.Reg_1bit_12 510 1670
| begin Reg_32bit_17.Reg_1bit_12.inverter 560 210
| device Reg_32bit_17.Reg_1bit_12.inverter.nmos 550 360
n Reg_32bit_17.Reg_1bit_12.net_2 gnd Reg_32bit_17.Reg_1bit_12.net_1 24 100
| device Reg_32bit_17.Reg_1bit_12.inverter.pmos 550 200
p Reg_32bit_17.Reg_1bit_12.net_2 vdd Reg_32bit_17.Reg_1bit_12.net_1 24 200
| end Reg_32bit_17.Reg_1bit_12.inverter
| device Reg_32bit_17.Reg_1bit_12.nmos.1 390 260
n w[18] Reg_32bit_17.Reg_1bit_12.net_3 Reg_32bit_17.Reg_1bit_12.net_1 24 100
| device Reg_32bit_17.Reg_1bit_12.nmos.2 390 260
n w[18] Reg_32bit_17.Reg_1bit_12.net_3 Reg_32bit_17.Reg_1bit_12.net_1 24 100
| device Reg_32bit_17.Reg_1bit_12.nmos.3 390 260
n w[18] Reg_32bit_17.Reg_1bit_12.net_3 Reg_32bit_17.Reg_1bit_12.net_1 24 100
| device Reg_32bit_17.Reg_1bit_12.nmos.4 390 260
n w[18] Reg_32bit_17.Reg_1bit_12.net_3 Reg_32bit_17.Reg_1bit_12.net_1 24 100
| begin Reg_32bit_17.Reg_1bit_12.inverter_1 550 380
| device Reg_32bit_17.Reg_1bit_12.inverter_1.nmos.1 550 360
n Reg_32bit_17.Reg_1bit_12.net_1 gnd Reg_32bit_17.Reg_1bit_12.net_2 24 100
| device Reg_32bit_17.Reg_1bit_12.inverter_1.nmos.2 550 360
n Reg_32bit_17.Reg_1bit_12.net_1 gnd Reg_32bit_17.Reg_1bit_12.net_2 24 100
| device Reg_32bit_17.Reg_1bit_12.inverter_1.nmos.3 550 360
n Reg_32bit_17.Reg_1bit_12.net_1 gnd Reg_32bit_17.Reg_1bit_12.net_2 24 100
| device Reg_32bit_17.Reg_1bit_12.inverter_1.nmos.4 550 360
n Reg_32bit_17.Reg_1bit_12.net_1 gnd Reg_32bit_17.Reg_1bit_12.net_2 24 100
| device Reg_32bit_17.Reg_1bit_12.inverter_1.pmos.1 550 200
p Reg_32bit_17.Reg_1bit_12.net_1 vdd Reg_32bit_17.Reg_1bit_12.net_2 24 200
| device Reg_32bit_17.Reg_1bit_12.inverter_1.pmos.2 550 200
p Reg_32bit_17.Reg_1bit_12.net_1 vdd Reg_32bit_17.Reg_1bit_12.net_2 24 200
| device Reg_32bit_17.Reg_1bit_12.inverter_1.pmos.3 550 200
p Reg_32bit_17.Reg_1bit_12.net_1 vdd Reg_32bit_17.Reg_1bit_12.net_2 24 200
| device Reg_32bit_17.Reg_1bit_12.inverter_1.pmos.4 550 200
p Reg_32bit_17.Reg_1bit_12.net_1 vdd Reg_32bit_17.Reg_1bit_12.net_2 24 200
| end Reg_32bit_17.Reg_1bit_12.inverter_1
| begin Reg_32bit_17.Reg_1bit_12.inverter_2 290 260
| device Reg_32bit_17.Reg_1bit_12.inverter_2.nmos.1 550 360
n data[12] gnd Reg_32bit_17.Reg_1bit_12.net_3 24 100
| device Reg_32bit_17.Reg_1bit_12.inverter_2.nmos.2 550 360
n data[12] gnd Reg_32bit_17.Reg_1bit_12.net_3 24 100
| device Reg_32bit_17.Reg_1bit_12.inverter_2.nmos.3 550 360
n data[12] gnd Reg_32bit_17.Reg_1bit_12.net_3 24 100
| device Reg_32bit_17.Reg_1bit_12.inverter_2.nmos.4 550 360
n data[12] gnd Reg_32bit_17.Reg_1bit_12.net_3 24 100
| device Reg_32bit_17.Reg_1bit_12.inverter_2.pmos.1 550 200
p data[12] vdd Reg_32bit_17.Reg_1bit_12.net_3 24 200
| device Reg_32bit_17.Reg_1bit_12.inverter_2.pmos.2 550 200
p data[12] vdd Reg_32bit_17.Reg_1bit_12.net_3 24 200
| device Reg_32bit_17.Reg_1bit_12.inverter_2.pmos.3 550 200
p data[12] vdd Reg_32bit_17.Reg_1bit_12.net_3 24 200
| device Reg_32bit_17.Reg_1bit_12.inverter_2.pmos.4 550 200
p data[12] vdd Reg_32bit_17.Reg_1bit_12.net_3 24 200
| end Reg_32bit_17.Reg_1bit_12.inverter_2
| device Reg_32bit_17.Reg_1bit_12.nmos_1 730 230
n inR1[18] Reg_32bit_17.Reg_1bit_12.net_2 out1[12] 24 100
| device Reg_32bit_17.Reg_1bit_12.nmos_2 730 360
n inR2[18] Reg_32bit_17.Reg_1bit_12.net_2 out2[12] 24 100
| end Reg_32bit_17.Reg_1bit_12
| begin Reg_32bit_17.Reg_1bit_13 510 1800
| begin Reg_32bit_17.Reg_1bit_13.inverter 560 210
| device Reg_32bit_17.Reg_1bit_13.inverter.nmos 550 360
n Reg_32bit_17.Reg_1bit_13.net_2 gnd Reg_32bit_17.Reg_1bit_13.net_1 24 100
| device Reg_32bit_17.Reg_1bit_13.inverter.pmos 550 200
p Reg_32bit_17.Reg_1bit_13.net_2 vdd Reg_32bit_17.Reg_1bit_13.net_1 24 200
| end Reg_32bit_17.Reg_1bit_13.inverter
| device Reg_32bit_17.Reg_1bit_13.nmos.1 390 260
n w[18] Reg_32bit_17.Reg_1bit_13.net_3 Reg_32bit_17.Reg_1bit_13.net_1 24 100
| device Reg_32bit_17.Reg_1bit_13.nmos.2 390 260
n w[18] Reg_32bit_17.Reg_1bit_13.net_3 Reg_32bit_17.Reg_1bit_13.net_1 24 100
| device Reg_32bit_17.Reg_1bit_13.nmos.3 390 260
n w[18] Reg_32bit_17.Reg_1bit_13.net_3 Reg_32bit_17.Reg_1bit_13.net_1 24 100
| device Reg_32bit_17.Reg_1bit_13.nmos.4 390 260
n w[18] Reg_32bit_17.Reg_1bit_13.net_3 Reg_32bit_17.Reg_1bit_13.net_1 24 100
| begin Reg_32bit_17.Reg_1bit_13.inverter_1 550 380
| device Reg_32bit_17.Reg_1bit_13.inverter_1.nmos.1 550 360
n Reg_32bit_17.Reg_1bit_13.net_1 gnd Reg_32bit_17.Reg_1bit_13.net_2 24 100
| device Reg_32bit_17.Reg_1bit_13.inverter_1.nmos.2 550 360
n Reg_32bit_17.Reg_1bit_13.net_1 gnd Reg_32bit_17.Reg_1bit_13.net_2 24 100
| device Reg_32bit_17.Reg_1bit_13.inverter_1.nmos.3 550 360
n Reg_32bit_17.Reg_1bit_13.net_1 gnd Reg_32bit_17.Reg_1bit_13.net_2 24 100
| device Reg_32bit_17.Reg_1bit_13.inverter_1.nmos.4 550 360
n Reg_32bit_17.Reg_1bit_13.net_1 gnd Reg_32bit_17.Reg_1bit_13.net_2 24 100
| device Reg_32bit_17.Reg_1bit_13.inverter_1.pmos.1 550 200
p Reg_32bit_17.Reg_1bit_13.net_1 vdd Reg_32bit_17.Reg_1bit_13.net_2 24 200
| device Reg_32bit_17.Reg_1bit_13.inverter_1.pmos.2 550 200
p Reg_32bit_17.Reg_1bit_13.net_1 vdd Reg_32bit_17.Reg_1bit_13.net_2 24 200
| device Reg_32bit_17.Reg_1bit_13.inverter_1.pmos.3 550 200
p Reg_32bit_17.Reg_1bit_13.net_1 vdd Reg_32bit_17.Reg_1bit_13.net_2 24 200
| device Reg_32bit_17.Reg_1bit_13.inverter_1.pmos.4 550 200
p Reg_32bit_17.Reg_1bit_13.net_1 vdd Reg_32bit_17.Reg_1bit_13.net_2 24 200
| end Reg_32bit_17.Reg_1bit_13.inverter_1
| begin Reg_32bit_17.Reg_1bit_13.inverter_2 290 260
| device Reg_32bit_17.Reg_1bit_13.inverter_2.nmos.1 550 360
n data[13] gnd Reg_32bit_17.Reg_1bit_13.net_3 24 100
| device Reg_32bit_17.Reg_1bit_13.inverter_2.nmos.2 550 360
n data[13] gnd Reg_32bit_17.Reg_1bit_13.net_3 24 100
| device Reg_32bit_17.Reg_1bit_13.inverter_2.nmos.3 550 360
n data[13] gnd Reg_32bit_17.Reg_1bit_13.net_3 24 100
| device Reg_32bit_17.Reg_1bit_13.inverter_2.nmos.4 550 360
n data[13] gnd Reg_32bit_17.Reg_1bit_13.net_3 24 100
| device Reg_32bit_17.Reg_1bit_13.inverter_2.pmos.1 550 200
p data[13] vdd Reg_32bit_17.Reg_1bit_13.net_3 24 200
| device Reg_32bit_17.Reg_1bit_13.inverter_2.pmos.2 550 200
p data[13] vdd Reg_32bit_17.Reg_1bit_13.net_3 24 200
| device Reg_32bit_17.Reg_1bit_13.inverter_2.pmos.3 550 200
p data[13] vdd Reg_32bit_17.Reg_1bit_13.net_3 24 200
| device Reg_32bit_17.Reg_1bit_13.inverter_2.pmos.4 550 200
p data[13] vdd Reg_32bit_17.Reg_1bit_13.net_3 24 200
| end Reg_32bit_17.Reg_1bit_13.inverter_2
| device Reg_32bit_17.Reg_1bit_13.nmos_1 730 230
n inR1[18] Reg_32bit_17.Reg_1bit_13.net_2 out1[13] 24 100
| device Reg_32bit_17.Reg_1bit_13.nmos_2 730 360
n inR2[18] Reg_32bit_17.Reg_1bit_13.net_2 out2[13] 24 100
| end Reg_32bit_17.Reg_1bit_13
| begin Reg_32bit_17.Reg_1bit_14 510 1930
| begin Reg_32bit_17.Reg_1bit_14.inverter 560 210
| device Reg_32bit_17.Reg_1bit_14.inverter.nmos 550 360
n Reg_32bit_17.Reg_1bit_14.net_2 gnd Reg_32bit_17.Reg_1bit_14.net_1 24 100
| device Reg_32bit_17.Reg_1bit_14.inverter.pmos 550 200
p Reg_32bit_17.Reg_1bit_14.net_2 vdd Reg_32bit_17.Reg_1bit_14.net_1 24 200
| end Reg_32bit_17.Reg_1bit_14.inverter
| device Reg_32bit_17.Reg_1bit_14.nmos.1 390 260
n w[18] Reg_32bit_17.Reg_1bit_14.net_3 Reg_32bit_17.Reg_1bit_14.net_1 24 100
| device Reg_32bit_17.Reg_1bit_14.nmos.2 390 260
n w[18] Reg_32bit_17.Reg_1bit_14.net_3 Reg_32bit_17.Reg_1bit_14.net_1 24 100
| device Reg_32bit_17.Reg_1bit_14.nmos.3 390 260
n w[18] Reg_32bit_17.Reg_1bit_14.net_3 Reg_32bit_17.Reg_1bit_14.net_1 24 100
| device Reg_32bit_17.Reg_1bit_14.nmos.4 390 260
n w[18] Reg_32bit_17.Reg_1bit_14.net_3 Reg_32bit_17.Reg_1bit_14.net_1 24 100
| begin Reg_32bit_17.Reg_1bit_14.inverter_1 550 380
| device Reg_32bit_17.Reg_1bit_14.inverter_1.nmos.1 550 360
n Reg_32bit_17.Reg_1bit_14.net_1 gnd Reg_32bit_17.Reg_1bit_14.net_2 24 100
| device Reg_32bit_17.Reg_1bit_14.inverter_1.nmos.2 550 360
n Reg_32bit_17.Reg_1bit_14.net_1 gnd Reg_32bit_17.Reg_1bit_14.net_2 24 100
| device Reg_32bit_17.Reg_1bit_14.inverter_1.nmos.3 550 360
n Reg_32bit_17.Reg_1bit_14.net_1 gnd Reg_32bit_17.Reg_1bit_14.net_2 24 100
| device Reg_32bit_17.Reg_1bit_14.inverter_1.nmos.4 550 360
n Reg_32bit_17.Reg_1bit_14.net_1 gnd Reg_32bit_17.Reg_1bit_14.net_2 24 100
| device Reg_32bit_17.Reg_1bit_14.inverter_1.pmos.1 550 200
p Reg_32bit_17.Reg_1bit_14.net_1 vdd Reg_32bit_17.Reg_1bit_14.net_2 24 200
| device Reg_32bit_17.Reg_1bit_14.inverter_1.pmos.2 550 200
p Reg_32bit_17.Reg_1bit_14.net_1 vdd Reg_32bit_17.Reg_1bit_14.net_2 24 200
| device Reg_32bit_17.Reg_1bit_14.inverter_1.pmos.3 550 200
p Reg_32bit_17.Reg_1bit_14.net_1 vdd Reg_32bit_17.Reg_1bit_14.net_2 24 200
| device Reg_32bit_17.Reg_1bit_14.inverter_1.pmos.4 550 200
p Reg_32bit_17.Reg_1bit_14.net_1 vdd Reg_32bit_17.Reg_1bit_14.net_2 24 200
| end Reg_32bit_17.Reg_1bit_14.inverter_1
| begin Reg_32bit_17.Reg_1bit_14.inverter_2 290 260
| device Reg_32bit_17.Reg_1bit_14.inverter_2.nmos.1 550 360
n data[14] gnd Reg_32bit_17.Reg_1bit_14.net_3 24 100
| device Reg_32bit_17.Reg_1bit_14.inverter_2.nmos.2 550 360
n data[14] gnd Reg_32bit_17.Reg_1bit_14.net_3 24 100
| device Reg_32bit_17.Reg_1bit_14.inverter_2.nmos.3 550 360
n data[14] gnd Reg_32bit_17.Reg_1bit_14.net_3 24 100
| device Reg_32bit_17.Reg_1bit_14.inverter_2.nmos.4 550 360
n data[14] gnd Reg_32bit_17.Reg_1bit_14.net_3 24 100
| device Reg_32bit_17.Reg_1bit_14.inverter_2.pmos.1 550 200
p data[14] vdd Reg_32bit_17.Reg_1bit_14.net_3 24 200
| device Reg_32bit_17.Reg_1bit_14.inverter_2.pmos.2 550 200
p data[14] vdd Reg_32bit_17.Reg_1bit_14.net_3 24 200
| device Reg_32bit_17.Reg_1bit_14.inverter_2.pmos.3 550 200
p data[14] vdd Reg_32bit_17.Reg_1bit_14.net_3 24 200
| device Reg_32bit_17.Reg_1bit_14.inverter_2.pmos.4 550 200
p data[14] vdd Reg_32bit_17.Reg_1bit_14.net_3 24 200
| end Reg_32bit_17.Reg_1bit_14.inverter_2
| device Reg_32bit_17.Reg_1bit_14.nmos_1 730 230
n inR1[18] Reg_32bit_17.Reg_1bit_14.net_2 out1[14] 24 100
| device Reg_32bit_17.Reg_1bit_14.nmos_2 730 360
n inR2[18] Reg_32bit_17.Reg_1bit_14.net_2 out2[14] 24 100
| end Reg_32bit_17.Reg_1bit_14
| begin Reg_32bit_17.Reg_1bit_15 510 2060
| begin Reg_32bit_17.Reg_1bit_15.inverter 560 210
| device Reg_32bit_17.Reg_1bit_15.inverter.nmos 550 360
n Reg_32bit_17.Reg_1bit_15.net_2 gnd Reg_32bit_17.Reg_1bit_15.net_1 24 100
| device Reg_32bit_17.Reg_1bit_15.inverter.pmos 550 200
p Reg_32bit_17.Reg_1bit_15.net_2 vdd Reg_32bit_17.Reg_1bit_15.net_1 24 200
| end Reg_32bit_17.Reg_1bit_15.inverter
| device Reg_32bit_17.Reg_1bit_15.nmos.1 390 260
n w[18] Reg_32bit_17.Reg_1bit_15.net_3 Reg_32bit_17.Reg_1bit_15.net_1 24 100
| device Reg_32bit_17.Reg_1bit_15.nmos.2 390 260
n w[18] Reg_32bit_17.Reg_1bit_15.net_3 Reg_32bit_17.Reg_1bit_15.net_1 24 100
| device Reg_32bit_17.Reg_1bit_15.nmos.3 390 260
n w[18] Reg_32bit_17.Reg_1bit_15.net_3 Reg_32bit_17.Reg_1bit_15.net_1 24 100
| device Reg_32bit_17.Reg_1bit_15.nmos.4 390 260
n w[18] Reg_32bit_17.Reg_1bit_15.net_3 Reg_32bit_17.Reg_1bit_15.net_1 24 100
| begin Reg_32bit_17.Reg_1bit_15.inverter_1 550 380
| device Reg_32bit_17.Reg_1bit_15.inverter_1.nmos.1 550 360
n Reg_32bit_17.Reg_1bit_15.net_1 gnd Reg_32bit_17.Reg_1bit_15.net_2 24 100
| device Reg_32bit_17.Reg_1bit_15.inverter_1.nmos.2 550 360
n Reg_32bit_17.Reg_1bit_15.net_1 gnd Reg_32bit_17.Reg_1bit_15.net_2 24 100
| device Reg_32bit_17.Reg_1bit_15.inverter_1.nmos.3 550 360
n Reg_32bit_17.Reg_1bit_15.net_1 gnd Reg_32bit_17.Reg_1bit_15.net_2 24 100
| device Reg_32bit_17.Reg_1bit_15.inverter_1.nmos.4 550 360
n Reg_32bit_17.Reg_1bit_15.net_1 gnd Reg_32bit_17.Reg_1bit_15.net_2 24 100
| device Reg_32bit_17.Reg_1bit_15.inverter_1.pmos.1 550 200
p Reg_32bit_17.Reg_1bit_15.net_1 vdd Reg_32bit_17.Reg_1bit_15.net_2 24 200
| device Reg_32bit_17.Reg_1bit_15.inverter_1.pmos.2 550 200
p Reg_32bit_17.Reg_1bit_15.net_1 vdd Reg_32bit_17.Reg_1bit_15.net_2 24 200
| device Reg_32bit_17.Reg_1bit_15.inverter_1.pmos.3 550 200
p Reg_32bit_17.Reg_1bit_15.net_1 vdd Reg_32bit_17.Reg_1bit_15.net_2 24 200
| device Reg_32bit_17.Reg_1bit_15.inverter_1.pmos.4 550 200
p Reg_32bit_17.Reg_1bit_15.net_1 vdd Reg_32bit_17.Reg_1bit_15.net_2 24 200
| end Reg_32bit_17.Reg_1bit_15.inverter_1
| begin Reg_32bit_17.Reg_1bit_15.inverter_2 290 260
| device Reg_32bit_17.Reg_1bit_15.inverter_2.nmos.1 550 360
n data[15] gnd Reg_32bit_17.Reg_1bit_15.net_3 24 100
| device Reg_32bit_17.Reg_1bit_15.inverter_2.nmos.2 550 360
n data[15] gnd Reg_32bit_17.Reg_1bit_15.net_3 24 100
| device Reg_32bit_17.Reg_1bit_15.inverter_2.nmos.3 550 360
n data[15] gnd Reg_32bit_17.Reg_1bit_15.net_3 24 100
| device Reg_32bit_17.Reg_1bit_15.inverter_2.nmos.4 550 360
n data[15] gnd Reg_32bit_17.Reg_1bit_15.net_3 24 100
| device Reg_32bit_17.Reg_1bit_15.inverter_2.pmos.1 550 200
p data[15] vdd Reg_32bit_17.Reg_1bit_15.net_3 24 200
| device Reg_32bit_17.Reg_1bit_15.inverter_2.pmos.2 550 200
p data[15] vdd Reg_32bit_17.Reg_1bit_15.net_3 24 200
| device Reg_32bit_17.Reg_1bit_15.inverter_2.pmos.3 550 200
p data[15] vdd Reg_32bit_17.Reg_1bit_15.net_3 24 200
| device Reg_32bit_17.Reg_1bit_15.inverter_2.pmos.4 550 200
p data[15] vdd Reg_32bit_17.Reg_1bit_15.net_3 24 200
| end Reg_32bit_17.Reg_1bit_15.inverter_2
| device Reg_32bit_17.Reg_1bit_15.nmos_1 730 230
n inR1[18] Reg_32bit_17.Reg_1bit_15.net_2 out1[15] 24 100
| device Reg_32bit_17.Reg_1bit_15.nmos_2 730 360
n inR2[18] Reg_32bit_17.Reg_1bit_15.net_2 out2[15] 24 100
| end Reg_32bit_17.Reg_1bit_15
| begin Reg_32bit_17.Reg_1bit_16 510 2200
| begin Reg_32bit_17.Reg_1bit_16.inverter 560 210
| device Reg_32bit_17.Reg_1bit_16.inverter.nmos 550 360
n Reg_32bit_17.Reg_1bit_16.net_2 gnd Reg_32bit_17.Reg_1bit_16.net_1 24 100
| device Reg_32bit_17.Reg_1bit_16.inverter.pmos 550 200
p Reg_32bit_17.Reg_1bit_16.net_2 vdd Reg_32bit_17.Reg_1bit_16.net_1 24 200
| end Reg_32bit_17.Reg_1bit_16.inverter
| device Reg_32bit_17.Reg_1bit_16.nmos.1 390 260
n w[18] Reg_32bit_17.Reg_1bit_16.net_3 Reg_32bit_17.Reg_1bit_16.net_1 24 100
| device Reg_32bit_17.Reg_1bit_16.nmos.2 390 260
n w[18] Reg_32bit_17.Reg_1bit_16.net_3 Reg_32bit_17.Reg_1bit_16.net_1 24 100
| device Reg_32bit_17.Reg_1bit_16.nmos.3 390 260
n w[18] Reg_32bit_17.Reg_1bit_16.net_3 Reg_32bit_17.Reg_1bit_16.net_1 24 100
| device Reg_32bit_17.Reg_1bit_16.nmos.4 390 260
n w[18] Reg_32bit_17.Reg_1bit_16.net_3 Reg_32bit_17.Reg_1bit_16.net_1 24 100
| begin Reg_32bit_17.Reg_1bit_16.inverter_1 550 380
| device Reg_32bit_17.Reg_1bit_16.inverter_1.nmos.1 550 360
n Reg_32bit_17.Reg_1bit_16.net_1 gnd Reg_32bit_17.Reg_1bit_16.net_2 24 100
| device Reg_32bit_17.Reg_1bit_16.inverter_1.nmos.2 550 360
n Reg_32bit_17.Reg_1bit_16.net_1 gnd Reg_32bit_17.Reg_1bit_16.net_2 24 100
| device Reg_32bit_17.Reg_1bit_16.inverter_1.nmos.3 550 360
n Reg_32bit_17.Reg_1bit_16.net_1 gnd Reg_32bit_17.Reg_1bit_16.net_2 24 100
| device Reg_32bit_17.Reg_1bit_16.inverter_1.nmos.4 550 360
n Reg_32bit_17.Reg_1bit_16.net_1 gnd Reg_32bit_17.Reg_1bit_16.net_2 24 100
| device Reg_32bit_17.Reg_1bit_16.inverter_1.pmos.1 550 200
p Reg_32bit_17.Reg_1bit_16.net_1 vdd Reg_32bit_17.Reg_1bit_16.net_2 24 200
| device Reg_32bit_17.Reg_1bit_16.inverter_1.pmos.2 550 200
p Reg_32bit_17.Reg_1bit_16.net_1 vdd Reg_32bit_17.Reg_1bit_16.net_2 24 200
| device Reg_32bit_17.Reg_1bit_16.inverter_1.pmos.3 550 200
p Reg_32bit_17.Reg_1bit_16.net_1 vdd Reg_32bit_17.Reg_1bit_16.net_2 24 200
| device Reg_32bit_17.Reg_1bit_16.inverter_1.pmos.4 550 200
p Reg_32bit_17.Reg_1bit_16.net_1 vdd Reg_32bit_17.Reg_1bit_16.net_2 24 200
| end Reg_32bit_17.Reg_1bit_16.inverter_1
| begin Reg_32bit_17.Reg_1bit_16.inverter_2 290 260
| device Reg_32bit_17.Reg_1bit_16.inverter_2.nmos.1 550 360
n data[16] gnd Reg_32bit_17.Reg_1bit_16.net_3 24 100
| device Reg_32bit_17.Reg_1bit_16.inverter_2.nmos.2 550 360
n data[16] gnd Reg_32bit_17.Reg_1bit_16.net_3 24 100
| device Reg_32bit_17.Reg_1bit_16.inverter_2.nmos.3 550 360
n data[16] gnd Reg_32bit_17.Reg_1bit_16.net_3 24 100
| device Reg_32bit_17.Reg_1bit_16.inverter_2.nmos.4 550 360
n data[16] gnd Reg_32bit_17.Reg_1bit_16.net_3 24 100
| device Reg_32bit_17.Reg_1bit_16.inverter_2.pmos.1 550 200
p data[16] vdd Reg_32bit_17.Reg_1bit_16.net_3 24 200
| device Reg_32bit_17.Reg_1bit_16.inverter_2.pmos.2 550 200
p data[16] vdd Reg_32bit_17.Reg_1bit_16.net_3 24 200
| device Reg_32bit_17.Reg_1bit_16.inverter_2.pmos.3 550 200
p data[16] vdd Reg_32bit_17.Reg_1bit_16.net_3 24 200
| device Reg_32bit_17.Reg_1bit_16.inverter_2.pmos.4 550 200
p data[16] vdd Reg_32bit_17.Reg_1bit_16.net_3 24 200
| end Reg_32bit_17.Reg_1bit_16.inverter_2
| device Reg_32bit_17.Reg_1bit_16.nmos_1 730 230
n inR1[18] Reg_32bit_17.Reg_1bit_16.net_2 out1[16] 24 100
| device Reg_32bit_17.Reg_1bit_16.nmos_2 730 360
n inR2[18] Reg_32bit_17.Reg_1bit_16.net_2 out2[16] 24 100
| end Reg_32bit_17.Reg_1bit_16
| begin Reg_32bit_17.Reg_1bit_17 510 2330
| begin Reg_32bit_17.Reg_1bit_17.inverter 560 210
| device Reg_32bit_17.Reg_1bit_17.inverter.nmos 550 360
n Reg_32bit_17.Reg_1bit_17.net_2 gnd Reg_32bit_17.Reg_1bit_17.net_1 24 100
| device Reg_32bit_17.Reg_1bit_17.inverter.pmos 550 200
p Reg_32bit_17.Reg_1bit_17.net_2 vdd Reg_32bit_17.Reg_1bit_17.net_1 24 200
| end Reg_32bit_17.Reg_1bit_17.inverter
| device Reg_32bit_17.Reg_1bit_17.nmos.1 390 260
n w[18] Reg_32bit_17.Reg_1bit_17.net_3 Reg_32bit_17.Reg_1bit_17.net_1 24 100
| device Reg_32bit_17.Reg_1bit_17.nmos.2 390 260
n w[18] Reg_32bit_17.Reg_1bit_17.net_3 Reg_32bit_17.Reg_1bit_17.net_1 24 100
| device Reg_32bit_17.Reg_1bit_17.nmos.3 390 260
n w[18] Reg_32bit_17.Reg_1bit_17.net_3 Reg_32bit_17.Reg_1bit_17.net_1 24 100
| device Reg_32bit_17.Reg_1bit_17.nmos.4 390 260
n w[18] Reg_32bit_17.Reg_1bit_17.net_3 Reg_32bit_17.Reg_1bit_17.net_1 24 100
| begin Reg_32bit_17.Reg_1bit_17.inverter_1 550 380
| device Reg_32bit_17.Reg_1bit_17.inverter_1.nmos.1 550 360
n Reg_32bit_17.Reg_1bit_17.net_1 gnd Reg_32bit_17.Reg_1bit_17.net_2 24 100
| device Reg_32bit_17.Reg_1bit_17.inverter_1.nmos.2 550 360
n Reg_32bit_17.Reg_1bit_17.net_1 gnd Reg_32bit_17.Reg_1bit_17.net_2 24 100
| device Reg_32bit_17.Reg_1bit_17.inverter_1.nmos.3 550 360
n Reg_32bit_17.Reg_1bit_17.net_1 gnd Reg_32bit_17.Reg_1bit_17.net_2 24 100
| device Reg_32bit_17.Reg_1bit_17.inverter_1.nmos.4 550 360
n Reg_32bit_17.Reg_1bit_17.net_1 gnd Reg_32bit_17.Reg_1bit_17.net_2 24 100
| device Reg_32bit_17.Reg_1bit_17.inverter_1.pmos.1 550 200
p Reg_32bit_17.Reg_1bit_17.net_1 vdd Reg_32bit_17.Reg_1bit_17.net_2 24 200
| device Reg_32bit_17.Reg_1bit_17.inverter_1.pmos.2 550 200
p Reg_32bit_17.Reg_1bit_17.net_1 vdd Reg_32bit_17.Reg_1bit_17.net_2 24 200
| device Reg_32bit_17.Reg_1bit_17.inverter_1.pmos.3 550 200
p Reg_32bit_17.Reg_1bit_17.net_1 vdd Reg_32bit_17.Reg_1bit_17.net_2 24 200
| device Reg_32bit_17.Reg_1bit_17.inverter_1.pmos.4 550 200
p Reg_32bit_17.Reg_1bit_17.net_1 vdd Reg_32bit_17.Reg_1bit_17.net_2 24 200
| end Reg_32bit_17.Reg_1bit_17.inverter_1
| begin Reg_32bit_17.Reg_1bit_17.inverter_2 290 260
| device Reg_32bit_17.Reg_1bit_17.inverter_2.nmos.1 550 360
n data[17] gnd Reg_32bit_17.Reg_1bit_17.net_3 24 100
| device Reg_32bit_17.Reg_1bit_17.inverter_2.nmos.2 550 360
n data[17] gnd Reg_32bit_17.Reg_1bit_17.net_3 24 100
| device Reg_32bit_17.Reg_1bit_17.inverter_2.nmos.3 550 360
n data[17] gnd Reg_32bit_17.Reg_1bit_17.net_3 24 100
| device Reg_32bit_17.Reg_1bit_17.inverter_2.nmos.4 550 360
n data[17] gnd Reg_32bit_17.Reg_1bit_17.net_3 24 100
| device Reg_32bit_17.Reg_1bit_17.inverter_2.pmos.1 550 200
p data[17] vdd Reg_32bit_17.Reg_1bit_17.net_3 24 200
| device Reg_32bit_17.Reg_1bit_17.inverter_2.pmos.2 550 200
p data[17] vdd Reg_32bit_17.Reg_1bit_17.net_3 24 200
| device Reg_32bit_17.Reg_1bit_17.inverter_2.pmos.3 550 200
p data[17] vdd Reg_32bit_17.Reg_1bit_17.net_3 24 200
| device Reg_32bit_17.Reg_1bit_17.inverter_2.pmos.4 550 200
p data[17] vdd Reg_32bit_17.Reg_1bit_17.net_3 24 200
| end Reg_32bit_17.Reg_1bit_17.inverter_2
| device Reg_32bit_17.Reg_1bit_17.nmos_1 730 230
n inR1[18] Reg_32bit_17.Reg_1bit_17.net_2 out1[17] 24 100
| device Reg_32bit_17.Reg_1bit_17.nmos_2 730 360
n inR2[18] Reg_32bit_17.Reg_1bit_17.net_2 out2[17] 24 100
| end Reg_32bit_17.Reg_1bit_17
| begin Reg_32bit_17.Reg_1bit_18 510 2460
| begin Reg_32bit_17.Reg_1bit_18.inverter 560 210
| device Reg_32bit_17.Reg_1bit_18.inverter.nmos 550 360
n Reg_32bit_17.Reg_1bit_18.net_2 gnd Reg_32bit_17.Reg_1bit_18.net_1 24 100
| device Reg_32bit_17.Reg_1bit_18.inverter.pmos 550 200
p Reg_32bit_17.Reg_1bit_18.net_2 vdd Reg_32bit_17.Reg_1bit_18.net_1 24 200
| end Reg_32bit_17.Reg_1bit_18.inverter
| device Reg_32bit_17.Reg_1bit_18.nmos.1 390 260
n w[18] Reg_32bit_17.Reg_1bit_18.net_3 Reg_32bit_17.Reg_1bit_18.net_1 24 100
| device Reg_32bit_17.Reg_1bit_18.nmos.2 390 260
n w[18] Reg_32bit_17.Reg_1bit_18.net_3 Reg_32bit_17.Reg_1bit_18.net_1 24 100
| device Reg_32bit_17.Reg_1bit_18.nmos.3 390 260
n w[18] Reg_32bit_17.Reg_1bit_18.net_3 Reg_32bit_17.Reg_1bit_18.net_1 24 100
| device Reg_32bit_17.Reg_1bit_18.nmos.4 390 260
n w[18] Reg_32bit_17.Reg_1bit_18.net_3 Reg_32bit_17.Reg_1bit_18.net_1 24 100
| begin Reg_32bit_17.Reg_1bit_18.inverter_1 550 380
| device Reg_32bit_17.Reg_1bit_18.inverter_1.nmos.1 550 360
n Reg_32bit_17.Reg_1bit_18.net_1 gnd Reg_32bit_17.Reg_1bit_18.net_2 24 100
| device Reg_32bit_17.Reg_1bit_18.inverter_1.nmos.2 550 360
n Reg_32bit_17.Reg_1bit_18.net_1 gnd Reg_32bit_17.Reg_1bit_18.net_2 24 100
| device Reg_32bit_17.Reg_1bit_18.inverter_1.nmos.3 550 360
n Reg_32bit_17.Reg_1bit_18.net_1 gnd Reg_32bit_17.Reg_1bit_18.net_2 24 100
| device Reg_32bit_17.Reg_1bit_18.inverter_1.nmos.4 550 360
n Reg_32bit_17.Reg_1bit_18.net_1 gnd Reg_32bit_17.Reg_1bit_18.net_2 24 100
| device Reg_32bit_17.Reg_1bit_18.inverter_1.pmos.1 550 200
p Reg_32bit_17.Reg_1bit_18.net_1 vdd Reg_32bit_17.Reg_1bit_18.net_2 24 200
| device Reg_32bit_17.Reg_1bit_18.inverter_1.pmos.2 550 200
p Reg_32bit_17.Reg_1bit_18.net_1 vdd Reg_32bit_17.Reg_1bit_18.net_2 24 200
| device Reg_32bit_17.Reg_1bit_18.inverter_1.pmos.3 550 200
p Reg_32bit_17.Reg_1bit_18.net_1 vdd Reg_32bit_17.Reg_1bit_18.net_2 24 200
| device Reg_32bit_17.Reg_1bit_18.inverter_1.pmos.4 550 200
p Reg_32bit_17.Reg_1bit_18.net_1 vdd Reg_32bit_17.Reg_1bit_18.net_2 24 200
| end Reg_32bit_17.Reg_1bit_18.inverter_1
| begin Reg_32bit_17.Reg_1bit_18.inverter_2 290 260
| device Reg_32bit_17.Reg_1bit_18.inverter_2.nmos.1 550 360
n data[18] gnd Reg_32bit_17.Reg_1bit_18.net_3 24 100
| device Reg_32bit_17.Reg_1bit_18.inverter_2.nmos.2 550 360
n data[18] gnd Reg_32bit_17.Reg_1bit_18.net_3 24 100
| device Reg_32bit_17.Reg_1bit_18.inverter_2.nmos.3 550 360
n data[18] gnd Reg_32bit_17.Reg_1bit_18.net_3 24 100
| device Reg_32bit_17.Reg_1bit_18.inverter_2.nmos.4 550 360
n data[18] gnd Reg_32bit_17.Reg_1bit_18.net_3 24 100
| device Reg_32bit_17.Reg_1bit_18.inverter_2.pmos.1 550 200
p data[18] vdd Reg_32bit_17.Reg_1bit_18.net_3 24 200
| device Reg_32bit_17.Reg_1bit_18.inverter_2.pmos.2 550 200
p data[18] vdd Reg_32bit_17.Reg_1bit_18.net_3 24 200
| device Reg_32bit_17.Reg_1bit_18.inverter_2.pmos.3 550 200
p data[18] vdd Reg_32bit_17.Reg_1bit_18.net_3 24 200
| device Reg_32bit_17.Reg_1bit_18.inverter_2.pmos.4 550 200
p data[18] vdd Reg_32bit_17.Reg_1bit_18.net_3 24 200
| end Reg_32bit_17.Reg_1bit_18.inverter_2
| device Reg_32bit_17.Reg_1bit_18.nmos_1 730 230
n inR1[18] Reg_32bit_17.Reg_1bit_18.net_2 out1[18] 24 100
| device Reg_32bit_17.Reg_1bit_18.nmos_2 730 360
n inR2[18] Reg_32bit_17.Reg_1bit_18.net_2 out2[18] 24 100
| end Reg_32bit_17.Reg_1bit_18
| begin Reg_32bit_17.Reg_1bit_19 510 2590
| begin Reg_32bit_17.Reg_1bit_19.inverter 560 210
| device Reg_32bit_17.Reg_1bit_19.inverter.nmos 550 360
n Reg_32bit_17.Reg_1bit_19.net_2 gnd Reg_32bit_17.Reg_1bit_19.net_1 24 100
| device Reg_32bit_17.Reg_1bit_19.inverter.pmos 550 200
p Reg_32bit_17.Reg_1bit_19.net_2 vdd Reg_32bit_17.Reg_1bit_19.net_1 24 200
| end Reg_32bit_17.Reg_1bit_19.inverter
| device Reg_32bit_17.Reg_1bit_19.nmos.1 390 260
n w[18] Reg_32bit_17.Reg_1bit_19.net_3 Reg_32bit_17.Reg_1bit_19.net_1 24 100
| device Reg_32bit_17.Reg_1bit_19.nmos.2 390 260
n w[18] Reg_32bit_17.Reg_1bit_19.net_3 Reg_32bit_17.Reg_1bit_19.net_1 24 100
| device Reg_32bit_17.Reg_1bit_19.nmos.3 390 260
n w[18] Reg_32bit_17.Reg_1bit_19.net_3 Reg_32bit_17.Reg_1bit_19.net_1 24 100
| device Reg_32bit_17.Reg_1bit_19.nmos.4 390 260
n w[18] Reg_32bit_17.Reg_1bit_19.net_3 Reg_32bit_17.Reg_1bit_19.net_1 24 100
| begin Reg_32bit_17.Reg_1bit_19.inverter_1 550 380
| device Reg_32bit_17.Reg_1bit_19.inverter_1.nmos.1 550 360
n Reg_32bit_17.Reg_1bit_19.net_1 gnd Reg_32bit_17.Reg_1bit_19.net_2 24 100
| device Reg_32bit_17.Reg_1bit_19.inverter_1.nmos.2 550 360
n Reg_32bit_17.Reg_1bit_19.net_1 gnd Reg_32bit_17.Reg_1bit_19.net_2 24 100
| device Reg_32bit_17.Reg_1bit_19.inverter_1.nmos.3 550 360
n Reg_32bit_17.Reg_1bit_19.net_1 gnd Reg_32bit_17.Reg_1bit_19.net_2 24 100
| device Reg_32bit_17.Reg_1bit_19.inverter_1.nmos.4 550 360
n Reg_32bit_17.Reg_1bit_19.net_1 gnd Reg_32bit_17.Reg_1bit_19.net_2 24 100
| device Reg_32bit_17.Reg_1bit_19.inverter_1.pmos.1 550 200
p Reg_32bit_17.Reg_1bit_19.net_1 vdd Reg_32bit_17.Reg_1bit_19.net_2 24 200
| device Reg_32bit_17.Reg_1bit_19.inverter_1.pmos.2 550 200
p Reg_32bit_17.Reg_1bit_19.net_1 vdd Reg_32bit_17.Reg_1bit_19.net_2 24 200
| device Reg_32bit_17.Reg_1bit_19.inverter_1.pmos.3 550 200
p Reg_32bit_17.Reg_1bit_19.net_1 vdd Reg_32bit_17.Reg_1bit_19.net_2 24 200
| device Reg_32bit_17.Reg_1bit_19.inverter_1.pmos.4 550 200
p Reg_32bit_17.Reg_1bit_19.net_1 vdd Reg_32bit_17.Reg_1bit_19.net_2 24 200
| end Reg_32bit_17.Reg_1bit_19.inverter_1
| begin Reg_32bit_17.Reg_1bit_19.inverter_2 290 260
| device Reg_32bit_17.Reg_1bit_19.inverter_2.nmos.1 550 360
n data[19] gnd Reg_32bit_17.Reg_1bit_19.net_3 24 100
| device Reg_32bit_17.Reg_1bit_19.inverter_2.nmos.2 550 360
n data[19] gnd Reg_32bit_17.Reg_1bit_19.net_3 24 100
| device Reg_32bit_17.Reg_1bit_19.inverter_2.nmos.3 550 360
n data[19] gnd Reg_32bit_17.Reg_1bit_19.net_3 24 100
| device Reg_32bit_17.Reg_1bit_19.inverter_2.nmos.4 550 360
n data[19] gnd Reg_32bit_17.Reg_1bit_19.net_3 24 100
| device Reg_32bit_17.Reg_1bit_19.inverter_2.pmos.1 550 200
p data[19] vdd Reg_32bit_17.Reg_1bit_19.net_3 24 200
| device Reg_32bit_17.Reg_1bit_19.inverter_2.pmos.2 550 200
p data[19] vdd Reg_32bit_17.Reg_1bit_19.net_3 24 200
| device Reg_32bit_17.Reg_1bit_19.inverter_2.pmos.3 550 200
p data[19] vdd Reg_32bit_17.Reg_1bit_19.net_3 24 200
| device Reg_32bit_17.Reg_1bit_19.inverter_2.pmos.4 550 200
p data[19] vdd Reg_32bit_17.Reg_1bit_19.net_3 24 200
| end Reg_32bit_17.Reg_1bit_19.inverter_2
| device Reg_32bit_17.Reg_1bit_19.nmos_1 730 230
n inR1[18] Reg_32bit_17.Reg_1bit_19.net_2 out1[19] 24 100
| device Reg_32bit_17.Reg_1bit_19.nmos_2 730 360
n inR2[18] Reg_32bit_17.Reg_1bit_19.net_2 out2[19] 24 100
| end Reg_32bit_17.Reg_1bit_19
| begin Reg_32bit_17.Reg_1bit_20 510 2720
| begin Reg_32bit_17.Reg_1bit_20.inverter 560 210
| device Reg_32bit_17.Reg_1bit_20.inverter.nmos 550 360
n Reg_32bit_17.Reg_1bit_20.net_2 gnd Reg_32bit_17.Reg_1bit_20.net_1 24 100
| device Reg_32bit_17.Reg_1bit_20.inverter.pmos 550 200
p Reg_32bit_17.Reg_1bit_20.net_2 vdd Reg_32bit_17.Reg_1bit_20.net_1 24 200
| end Reg_32bit_17.Reg_1bit_20.inverter
| device Reg_32bit_17.Reg_1bit_20.nmos.1 390 260
n w[18] Reg_32bit_17.Reg_1bit_20.net_3 Reg_32bit_17.Reg_1bit_20.net_1 24 100
| device Reg_32bit_17.Reg_1bit_20.nmos.2 390 260
n w[18] Reg_32bit_17.Reg_1bit_20.net_3 Reg_32bit_17.Reg_1bit_20.net_1 24 100
| device Reg_32bit_17.Reg_1bit_20.nmos.3 390 260
n w[18] Reg_32bit_17.Reg_1bit_20.net_3 Reg_32bit_17.Reg_1bit_20.net_1 24 100
| device Reg_32bit_17.Reg_1bit_20.nmos.4 390 260
n w[18] Reg_32bit_17.Reg_1bit_20.net_3 Reg_32bit_17.Reg_1bit_20.net_1 24 100
| begin Reg_32bit_17.Reg_1bit_20.inverter_1 550 380
| device Reg_32bit_17.Reg_1bit_20.inverter_1.nmos.1 550 360
n Reg_32bit_17.Reg_1bit_20.net_1 gnd Reg_32bit_17.Reg_1bit_20.net_2 24 100
| device Reg_32bit_17.Reg_1bit_20.inverter_1.nmos.2 550 360
n Reg_32bit_17.Reg_1bit_20.net_1 gnd Reg_32bit_17.Reg_1bit_20.net_2 24 100
| device Reg_32bit_17.Reg_1bit_20.inverter_1.nmos.3 550 360
n Reg_32bit_17.Reg_1bit_20.net_1 gnd Reg_32bit_17.Reg_1bit_20.net_2 24 100
| device Reg_32bit_17.Reg_1bit_20.inverter_1.nmos.4 550 360
n Reg_32bit_17.Reg_1bit_20.net_1 gnd Reg_32bit_17.Reg_1bit_20.net_2 24 100
| device Reg_32bit_17.Reg_1bit_20.inverter_1.pmos.1 550 200
p Reg_32bit_17.Reg_1bit_20.net_1 vdd Reg_32bit_17.Reg_1bit_20.net_2 24 200
| device Reg_32bit_17.Reg_1bit_20.inverter_1.pmos.2 550 200
p Reg_32bit_17.Reg_1bit_20.net_1 vdd Reg_32bit_17.Reg_1bit_20.net_2 24 200
| device Reg_32bit_17.Reg_1bit_20.inverter_1.pmos.3 550 200
p Reg_32bit_17.Reg_1bit_20.net_1 vdd Reg_32bit_17.Reg_1bit_20.net_2 24 200
| device Reg_32bit_17.Reg_1bit_20.inverter_1.pmos.4 550 200
p Reg_32bit_17.Reg_1bit_20.net_1 vdd Reg_32bit_17.Reg_1bit_20.net_2 24 200
| end Reg_32bit_17.Reg_1bit_20.inverter_1
| begin Reg_32bit_17.Reg_1bit_20.inverter_2 290 260
| device Reg_32bit_17.Reg_1bit_20.inverter_2.nmos.1 550 360
n data[20] gnd Reg_32bit_17.Reg_1bit_20.net_3 24 100
| device Reg_32bit_17.Reg_1bit_20.inverter_2.nmos.2 550 360
n data[20] gnd Reg_32bit_17.Reg_1bit_20.net_3 24 100
| device Reg_32bit_17.Reg_1bit_20.inverter_2.nmos.3 550 360
n data[20] gnd Reg_32bit_17.Reg_1bit_20.net_3 24 100
| device Reg_32bit_17.Reg_1bit_20.inverter_2.nmos.4 550 360
n data[20] gnd Reg_32bit_17.Reg_1bit_20.net_3 24 100
| device Reg_32bit_17.Reg_1bit_20.inverter_2.pmos.1 550 200
p data[20] vdd Reg_32bit_17.Reg_1bit_20.net_3 24 200
| device Reg_32bit_17.Reg_1bit_20.inverter_2.pmos.2 550 200
p data[20] vdd Reg_32bit_17.Reg_1bit_20.net_3 24 200
| device Reg_32bit_17.Reg_1bit_20.inverter_2.pmos.3 550 200
p data[20] vdd Reg_32bit_17.Reg_1bit_20.net_3 24 200
| device Reg_32bit_17.Reg_1bit_20.inverter_2.pmos.4 550 200
p data[20] vdd Reg_32bit_17.Reg_1bit_20.net_3 24 200
| end Reg_32bit_17.Reg_1bit_20.inverter_2
| device Reg_32bit_17.Reg_1bit_20.nmos_1 730 230
n inR1[18] Reg_32bit_17.Reg_1bit_20.net_2 out1[20] 24 100
| device Reg_32bit_17.Reg_1bit_20.nmos_2 730 360
n inR2[18] Reg_32bit_17.Reg_1bit_20.net_2 out2[20] 24 100
| end Reg_32bit_17.Reg_1bit_20
| begin Reg_32bit_17.Reg_1bit_21 510 2850
| begin Reg_32bit_17.Reg_1bit_21.inverter 560 210
| device Reg_32bit_17.Reg_1bit_21.inverter.nmos 550 360
n Reg_32bit_17.Reg_1bit_21.net_2 gnd Reg_32bit_17.Reg_1bit_21.net_1 24 100
| device Reg_32bit_17.Reg_1bit_21.inverter.pmos 550 200
p Reg_32bit_17.Reg_1bit_21.net_2 vdd Reg_32bit_17.Reg_1bit_21.net_1 24 200
| end Reg_32bit_17.Reg_1bit_21.inverter
| device Reg_32bit_17.Reg_1bit_21.nmos.1 390 260
n w[18] Reg_32bit_17.Reg_1bit_21.net_3 Reg_32bit_17.Reg_1bit_21.net_1 24 100
| device Reg_32bit_17.Reg_1bit_21.nmos.2 390 260
n w[18] Reg_32bit_17.Reg_1bit_21.net_3 Reg_32bit_17.Reg_1bit_21.net_1 24 100
| device Reg_32bit_17.Reg_1bit_21.nmos.3 390 260
n w[18] Reg_32bit_17.Reg_1bit_21.net_3 Reg_32bit_17.Reg_1bit_21.net_1 24 100
| device Reg_32bit_17.Reg_1bit_21.nmos.4 390 260
n w[18] Reg_32bit_17.Reg_1bit_21.net_3 Reg_32bit_17.Reg_1bit_21.net_1 24 100
| begin Reg_32bit_17.Reg_1bit_21.inverter_1 550 380
| device Reg_32bit_17.Reg_1bit_21.inverter_1.nmos.1 550 360
n Reg_32bit_17.Reg_1bit_21.net_1 gnd Reg_32bit_17.Reg_1bit_21.net_2 24 100
| device Reg_32bit_17.Reg_1bit_21.inverter_1.nmos.2 550 360
n Reg_32bit_17.Reg_1bit_21.net_1 gnd Reg_32bit_17.Reg_1bit_21.net_2 24 100
| device Reg_32bit_17.Reg_1bit_21.inverter_1.nmos.3 550 360
n Reg_32bit_17.Reg_1bit_21.net_1 gnd Reg_32bit_17.Reg_1bit_21.net_2 24 100
| device Reg_32bit_17.Reg_1bit_21.inverter_1.nmos.4 550 360
n Reg_32bit_17.Reg_1bit_21.net_1 gnd Reg_32bit_17.Reg_1bit_21.net_2 24 100
| device Reg_32bit_17.Reg_1bit_21.inverter_1.pmos.1 550 200
p Reg_32bit_17.Reg_1bit_21.net_1 vdd Reg_32bit_17.Reg_1bit_21.net_2 24 200
| device Reg_32bit_17.Reg_1bit_21.inverter_1.pmos.2 550 200
p Reg_32bit_17.Reg_1bit_21.net_1 vdd Reg_32bit_17.Reg_1bit_21.net_2 24 200
| device Reg_32bit_17.Reg_1bit_21.inverter_1.pmos.3 550 200
p Reg_32bit_17.Reg_1bit_21.net_1 vdd Reg_32bit_17.Reg_1bit_21.net_2 24 200
| device Reg_32bit_17.Reg_1bit_21.inverter_1.pmos.4 550 200
p Reg_32bit_17.Reg_1bit_21.net_1 vdd Reg_32bit_17.Reg_1bit_21.net_2 24 200
| end Reg_32bit_17.Reg_1bit_21.inverter_1
| begin Reg_32bit_17.Reg_1bit_21.inverter_2 290 260
| device Reg_32bit_17.Reg_1bit_21.inverter_2.nmos.1 550 360
n data[21] gnd Reg_32bit_17.Reg_1bit_21.net_3 24 100
| device Reg_32bit_17.Reg_1bit_21.inverter_2.nmos.2 550 360
n data[21] gnd Reg_32bit_17.Reg_1bit_21.net_3 24 100
| device Reg_32bit_17.Reg_1bit_21.inverter_2.nmos.3 550 360
n data[21] gnd Reg_32bit_17.Reg_1bit_21.net_3 24 100
| device Reg_32bit_17.Reg_1bit_21.inverter_2.nmos.4 550 360
n data[21] gnd Reg_32bit_17.Reg_1bit_21.net_3 24 100
| device Reg_32bit_17.Reg_1bit_21.inverter_2.pmos.1 550 200
p data[21] vdd Reg_32bit_17.Reg_1bit_21.net_3 24 200
| device Reg_32bit_17.Reg_1bit_21.inverter_2.pmos.2 550 200
p data[21] vdd Reg_32bit_17.Reg_1bit_21.net_3 24 200
| device Reg_32bit_17.Reg_1bit_21.inverter_2.pmos.3 550 200
p data[21] vdd Reg_32bit_17.Reg_1bit_21.net_3 24 200
| device Reg_32bit_17.Reg_1bit_21.inverter_2.pmos.4 550 200
p data[21] vdd Reg_32bit_17.Reg_1bit_21.net_3 24 200
| end Reg_32bit_17.Reg_1bit_21.inverter_2
| device Reg_32bit_17.Reg_1bit_21.nmos_1 730 230
n inR1[18] Reg_32bit_17.Reg_1bit_21.net_2 out1[21] 24 100
| device Reg_32bit_17.Reg_1bit_21.nmos_2 730 360
n inR2[18] Reg_32bit_17.Reg_1bit_21.net_2 out2[21] 24 100
| end Reg_32bit_17.Reg_1bit_21
| begin Reg_32bit_17.Reg_1bit_22 510 2980
| begin Reg_32bit_17.Reg_1bit_22.inverter 560 210
| device Reg_32bit_17.Reg_1bit_22.inverter.nmos 550 360
n Reg_32bit_17.Reg_1bit_22.net_2 gnd Reg_32bit_17.Reg_1bit_22.net_1 24 100
| device Reg_32bit_17.Reg_1bit_22.inverter.pmos 550 200
p Reg_32bit_17.Reg_1bit_22.net_2 vdd Reg_32bit_17.Reg_1bit_22.net_1 24 200
| end Reg_32bit_17.Reg_1bit_22.inverter
| device Reg_32bit_17.Reg_1bit_22.nmos.1 390 260
n w[18] Reg_32bit_17.Reg_1bit_22.net_3 Reg_32bit_17.Reg_1bit_22.net_1 24 100
| device Reg_32bit_17.Reg_1bit_22.nmos.2 390 260
n w[18] Reg_32bit_17.Reg_1bit_22.net_3 Reg_32bit_17.Reg_1bit_22.net_1 24 100
| device Reg_32bit_17.Reg_1bit_22.nmos.3 390 260
n w[18] Reg_32bit_17.Reg_1bit_22.net_3 Reg_32bit_17.Reg_1bit_22.net_1 24 100
| device Reg_32bit_17.Reg_1bit_22.nmos.4 390 260
n w[18] Reg_32bit_17.Reg_1bit_22.net_3 Reg_32bit_17.Reg_1bit_22.net_1 24 100
| begin Reg_32bit_17.Reg_1bit_22.inverter_1 550 380
| device Reg_32bit_17.Reg_1bit_22.inverter_1.nmos.1 550 360
n Reg_32bit_17.Reg_1bit_22.net_1 gnd Reg_32bit_17.Reg_1bit_22.net_2 24 100
| device Reg_32bit_17.Reg_1bit_22.inverter_1.nmos.2 550 360
n Reg_32bit_17.Reg_1bit_22.net_1 gnd Reg_32bit_17.Reg_1bit_22.net_2 24 100
| device Reg_32bit_17.Reg_1bit_22.inverter_1.nmos.3 550 360
n Reg_32bit_17.Reg_1bit_22.net_1 gnd Reg_32bit_17.Reg_1bit_22.net_2 24 100
| device Reg_32bit_17.Reg_1bit_22.inverter_1.nmos.4 550 360
n Reg_32bit_17.Reg_1bit_22.net_1 gnd Reg_32bit_17.Reg_1bit_22.net_2 24 100
| device Reg_32bit_17.Reg_1bit_22.inverter_1.pmos.1 550 200
p Reg_32bit_17.Reg_1bit_22.net_1 vdd Reg_32bit_17.Reg_1bit_22.net_2 24 200
| device Reg_32bit_17.Reg_1bit_22.inverter_1.pmos.2 550 200
p Reg_32bit_17.Reg_1bit_22.net_1 vdd Reg_32bit_17.Reg_1bit_22.net_2 24 200
| device Reg_32bit_17.Reg_1bit_22.inverter_1.pmos.3 550 200
p Reg_32bit_17.Reg_1bit_22.net_1 vdd Reg_32bit_17.Reg_1bit_22.net_2 24 200
| device Reg_32bit_17.Reg_1bit_22.inverter_1.pmos.4 550 200
p Reg_32bit_17.Reg_1bit_22.net_1 vdd Reg_32bit_17.Reg_1bit_22.net_2 24 200
| end Reg_32bit_17.Reg_1bit_22.inverter_1
| begin Reg_32bit_17.Reg_1bit_22.inverter_2 290 260
| device Reg_32bit_17.Reg_1bit_22.inverter_2.nmos.1 550 360
n data[22] gnd Reg_32bit_17.Reg_1bit_22.net_3 24 100
| device Reg_32bit_17.Reg_1bit_22.inverter_2.nmos.2 550 360
n data[22] gnd Reg_32bit_17.Reg_1bit_22.net_3 24 100
| device Reg_32bit_17.Reg_1bit_22.inverter_2.nmos.3 550 360
n data[22] gnd Reg_32bit_17.Reg_1bit_22.net_3 24 100
| device Reg_32bit_17.Reg_1bit_22.inverter_2.nmos.4 550 360
n data[22] gnd Reg_32bit_17.Reg_1bit_22.net_3 24 100
| device Reg_32bit_17.Reg_1bit_22.inverter_2.pmos.1 550 200
p data[22] vdd Reg_32bit_17.Reg_1bit_22.net_3 24 200
| device Reg_32bit_17.Reg_1bit_22.inverter_2.pmos.2 550 200
p data[22] vdd Reg_32bit_17.Reg_1bit_22.net_3 24 200
| device Reg_32bit_17.Reg_1bit_22.inverter_2.pmos.3 550 200
p data[22] vdd Reg_32bit_17.Reg_1bit_22.net_3 24 200
| device Reg_32bit_17.Reg_1bit_22.inverter_2.pmos.4 550 200
p data[22] vdd Reg_32bit_17.Reg_1bit_22.net_3 24 200
| end Reg_32bit_17.Reg_1bit_22.inverter_2
| device Reg_32bit_17.Reg_1bit_22.nmos_1 730 230
n inR1[18] Reg_32bit_17.Reg_1bit_22.net_2 out1[22] 24 100
| device Reg_32bit_17.Reg_1bit_22.nmos_2 730 360
n inR2[18] Reg_32bit_17.Reg_1bit_22.net_2 out2[22] 24 100
| end Reg_32bit_17.Reg_1bit_22
| begin Reg_32bit_17.Reg_1bit_23 510 3110
| begin Reg_32bit_17.Reg_1bit_23.inverter 560 210
| device Reg_32bit_17.Reg_1bit_23.inverter.nmos 550 360
n Reg_32bit_17.Reg_1bit_23.net_2 gnd Reg_32bit_17.Reg_1bit_23.net_1 24 100
| device Reg_32bit_17.Reg_1bit_23.inverter.pmos 550 200
p Reg_32bit_17.Reg_1bit_23.net_2 vdd Reg_32bit_17.Reg_1bit_23.net_1 24 200
| end Reg_32bit_17.Reg_1bit_23.inverter
| device Reg_32bit_17.Reg_1bit_23.nmos.1 390 260
n w[18] Reg_32bit_17.Reg_1bit_23.net_3 Reg_32bit_17.Reg_1bit_23.net_1 24 100
| device Reg_32bit_17.Reg_1bit_23.nmos.2 390 260
n w[18] Reg_32bit_17.Reg_1bit_23.net_3 Reg_32bit_17.Reg_1bit_23.net_1 24 100
| device Reg_32bit_17.Reg_1bit_23.nmos.3 390 260
n w[18] Reg_32bit_17.Reg_1bit_23.net_3 Reg_32bit_17.Reg_1bit_23.net_1 24 100
| device Reg_32bit_17.Reg_1bit_23.nmos.4 390 260
n w[18] Reg_32bit_17.Reg_1bit_23.net_3 Reg_32bit_17.Reg_1bit_23.net_1 24 100
| begin Reg_32bit_17.Reg_1bit_23.inverter_1 550 380
| device Reg_32bit_17.Reg_1bit_23.inverter_1.nmos.1 550 360
n Reg_32bit_17.Reg_1bit_23.net_1 gnd Reg_32bit_17.Reg_1bit_23.net_2 24 100
| device Reg_32bit_17.Reg_1bit_23.inverter_1.nmos.2 550 360
n Reg_32bit_17.Reg_1bit_23.net_1 gnd Reg_32bit_17.Reg_1bit_23.net_2 24 100
| device Reg_32bit_17.Reg_1bit_23.inverter_1.nmos.3 550 360
n Reg_32bit_17.Reg_1bit_23.net_1 gnd Reg_32bit_17.Reg_1bit_23.net_2 24 100
| device Reg_32bit_17.Reg_1bit_23.inverter_1.nmos.4 550 360
n Reg_32bit_17.Reg_1bit_23.net_1 gnd Reg_32bit_17.Reg_1bit_23.net_2 24 100
| device Reg_32bit_17.Reg_1bit_23.inverter_1.pmos.1 550 200
p Reg_32bit_17.Reg_1bit_23.net_1 vdd Reg_32bit_17.Reg_1bit_23.net_2 24 200
| device Reg_32bit_17.Reg_1bit_23.inverter_1.pmos.2 550 200
p Reg_32bit_17.Reg_1bit_23.net_1 vdd Reg_32bit_17.Reg_1bit_23.net_2 24 200
| device Reg_32bit_17.Reg_1bit_23.inverter_1.pmos.3 550 200
p Reg_32bit_17.Reg_1bit_23.net_1 vdd Reg_32bit_17.Reg_1bit_23.net_2 24 200
| device Reg_32bit_17.Reg_1bit_23.inverter_1.pmos.4 550 200
p Reg_32bit_17.Reg_1bit_23.net_1 vdd Reg_32bit_17.Reg_1bit_23.net_2 24 200
| end Reg_32bit_17.Reg_1bit_23.inverter_1
| begin Reg_32bit_17.Reg_1bit_23.inverter_2 290 260
| device Reg_32bit_17.Reg_1bit_23.inverter_2.nmos.1 550 360
n data[23] gnd Reg_32bit_17.Reg_1bit_23.net_3 24 100
| device Reg_32bit_17.Reg_1bit_23.inverter_2.nmos.2 550 360
n data[23] gnd Reg_32bit_17.Reg_1bit_23.net_3 24 100
| device Reg_32bit_17.Reg_1bit_23.inverter_2.nmos.3 550 360
n data[23] gnd Reg_32bit_17.Reg_1bit_23.net_3 24 100
| device Reg_32bit_17.Reg_1bit_23.inverter_2.nmos.4 550 360
n data[23] gnd Reg_32bit_17.Reg_1bit_23.net_3 24 100
| device Reg_32bit_17.Reg_1bit_23.inverter_2.pmos.1 550 200
p data[23] vdd Reg_32bit_17.Reg_1bit_23.net_3 24 200
| device Reg_32bit_17.Reg_1bit_23.inverter_2.pmos.2 550 200
p data[23] vdd Reg_32bit_17.Reg_1bit_23.net_3 24 200
| device Reg_32bit_17.Reg_1bit_23.inverter_2.pmos.3 550 200
p data[23] vdd Reg_32bit_17.Reg_1bit_23.net_3 24 200
| device Reg_32bit_17.Reg_1bit_23.inverter_2.pmos.4 550 200
p data[23] vdd Reg_32bit_17.Reg_1bit_23.net_3 24 200
| end Reg_32bit_17.Reg_1bit_23.inverter_2
| device Reg_32bit_17.Reg_1bit_23.nmos_1 730 230
n inR1[18] Reg_32bit_17.Reg_1bit_23.net_2 out1[23] 24 100
| device Reg_32bit_17.Reg_1bit_23.nmos_2 730 360
n inR2[18] Reg_32bit_17.Reg_1bit_23.net_2 out2[23] 24 100
| end Reg_32bit_17.Reg_1bit_23
| begin Reg_32bit_17.Reg_1bit_24 510 3250
| begin Reg_32bit_17.Reg_1bit_24.inverter 560 210
| device Reg_32bit_17.Reg_1bit_24.inverter.nmos 550 360
n Reg_32bit_17.Reg_1bit_24.net_2 gnd Reg_32bit_17.Reg_1bit_24.net_1 24 100
| device Reg_32bit_17.Reg_1bit_24.inverter.pmos 550 200
p Reg_32bit_17.Reg_1bit_24.net_2 vdd Reg_32bit_17.Reg_1bit_24.net_1 24 200
| end Reg_32bit_17.Reg_1bit_24.inverter
| device Reg_32bit_17.Reg_1bit_24.nmos.1 390 260
n w[18] Reg_32bit_17.Reg_1bit_24.net_3 Reg_32bit_17.Reg_1bit_24.net_1 24 100
| device Reg_32bit_17.Reg_1bit_24.nmos.2 390 260
n w[18] Reg_32bit_17.Reg_1bit_24.net_3 Reg_32bit_17.Reg_1bit_24.net_1 24 100
| device Reg_32bit_17.Reg_1bit_24.nmos.3 390 260
n w[18] Reg_32bit_17.Reg_1bit_24.net_3 Reg_32bit_17.Reg_1bit_24.net_1 24 100
| device Reg_32bit_17.Reg_1bit_24.nmos.4 390 260
n w[18] Reg_32bit_17.Reg_1bit_24.net_3 Reg_32bit_17.Reg_1bit_24.net_1 24 100
| begin Reg_32bit_17.Reg_1bit_24.inverter_1 550 380
| device Reg_32bit_17.Reg_1bit_24.inverter_1.nmos.1 550 360
n Reg_32bit_17.Reg_1bit_24.net_1 gnd Reg_32bit_17.Reg_1bit_24.net_2 24 100
| device Reg_32bit_17.Reg_1bit_24.inverter_1.nmos.2 550 360
n Reg_32bit_17.Reg_1bit_24.net_1 gnd Reg_32bit_17.Reg_1bit_24.net_2 24 100
| device Reg_32bit_17.Reg_1bit_24.inverter_1.nmos.3 550 360
n Reg_32bit_17.Reg_1bit_24.net_1 gnd Reg_32bit_17.Reg_1bit_24.net_2 24 100
| device Reg_32bit_17.Reg_1bit_24.inverter_1.nmos.4 550 360
n Reg_32bit_17.Reg_1bit_24.net_1 gnd Reg_32bit_17.Reg_1bit_24.net_2 24 100
| device Reg_32bit_17.Reg_1bit_24.inverter_1.pmos.1 550 200
p Reg_32bit_17.Reg_1bit_24.net_1 vdd Reg_32bit_17.Reg_1bit_24.net_2 24 200
| device Reg_32bit_17.Reg_1bit_24.inverter_1.pmos.2 550 200
p Reg_32bit_17.Reg_1bit_24.net_1 vdd Reg_32bit_17.Reg_1bit_24.net_2 24 200
| device Reg_32bit_17.Reg_1bit_24.inverter_1.pmos.3 550 200
p Reg_32bit_17.Reg_1bit_24.net_1 vdd Reg_32bit_17.Reg_1bit_24.net_2 24 200
| device Reg_32bit_17.Reg_1bit_24.inverter_1.pmos.4 550 200
p Reg_32bit_17.Reg_1bit_24.net_1 vdd Reg_32bit_17.Reg_1bit_24.net_2 24 200
| end Reg_32bit_17.Reg_1bit_24.inverter_1
| begin Reg_32bit_17.Reg_1bit_24.inverter_2 290 260
| device Reg_32bit_17.Reg_1bit_24.inverter_2.nmos.1 550 360
n data[24] gnd Reg_32bit_17.Reg_1bit_24.net_3 24 100
| device Reg_32bit_17.Reg_1bit_24.inverter_2.nmos.2 550 360
n data[24] gnd Reg_32bit_17.Reg_1bit_24.net_3 24 100
| device Reg_32bit_17.Reg_1bit_24.inverter_2.nmos.3 550 360
n data[24] gnd Reg_32bit_17.Reg_1bit_24.net_3 24 100
| device Reg_32bit_17.Reg_1bit_24.inverter_2.nmos.4 550 360
n data[24] gnd Reg_32bit_17.Reg_1bit_24.net_3 24 100
| device Reg_32bit_17.Reg_1bit_24.inverter_2.pmos.1 550 200
p data[24] vdd Reg_32bit_17.Reg_1bit_24.net_3 24 200
| device Reg_32bit_17.Reg_1bit_24.inverter_2.pmos.2 550 200
p data[24] vdd Reg_32bit_17.Reg_1bit_24.net_3 24 200
| device Reg_32bit_17.Reg_1bit_24.inverter_2.pmos.3 550 200
p data[24] vdd Reg_32bit_17.Reg_1bit_24.net_3 24 200
| device Reg_32bit_17.Reg_1bit_24.inverter_2.pmos.4 550 200
p data[24] vdd Reg_32bit_17.Reg_1bit_24.net_3 24 200
| end Reg_32bit_17.Reg_1bit_24.inverter_2
| device Reg_32bit_17.Reg_1bit_24.nmos_1 730 230
n inR1[18] Reg_32bit_17.Reg_1bit_24.net_2 out1[24] 24 100
| device Reg_32bit_17.Reg_1bit_24.nmos_2 730 360
n inR2[18] Reg_32bit_17.Reg_1bit_24.net_2 out2[24] 24 100
| end Reg_32bit_17.Reg_1bit_24
| begin Reg_32bit_17.Reg_1bit_25 510 3380
| begin Reg_32bit_17.Reg_1bit_25.inverter 560 210
| device Reg_32bit_17.Reg_1bit_25.inverter.nmos 550 360
n Reg_32bit_17.Reg_1bit_25.net_2 gnd Reg_32bit_17.Reg_1bit_25.net_1 24 100
| device Reg_32bit_17.Reg_1bit_25.inverter.pmos 550 200
p Reg_32bit_17.Reg_1bit_25.net_2 vdd Reg_32bit_17.Reg_1bit_25.net_1 24 200
| end Reg_32bit_17.Reg_1bit_25.inverter
| device Reg_32bit_17.Reg_1bit_25.nmos.1 390 260
n w[18] Reg_32bit_17.Reg_1bit_25.net_3 Reg_32bit_17.Reg_1bit_25.net_1 24 100
| device Reg_32bit_17.Reg_1bit_25.nmos.2 390 260
n w[18] Reg_32bit_17.Reg_1bit_25.net_3 Reg_32bit_17.Reg_1bit_25.net_1 24 100
| device Reg_32bit_17.Reg_1bit_25.nmos.3 390 260
n w[18] Reg_32bit_17.Reg_1bit_25.net_3 Reg_32bit_17.Reg_1bit_25.net_1 24 100
| device Reg_32bit_17.Reg_1bit_25.nmos.4 390 260
n w[18] Reg_32bit_17.Reg_1bit_25.net_3 Reg_32bit_17.Reg_1bit_25.net_1 24 100
| begin Reg_32bit_17.Reg_1bit_25.inverter_1 550 380
| device Reg_32bit_17.Reg_1bit_25.inverter_1.nmos.1 550 360
n Reg_32bit_17.Reg_1bit_25.net_1 gnd Reg_32bit_17.Reg_1bit_25.net_2 24 100
| device Reg_32bit_17.Reg_1bit_25.inverter_1.nmos.2 550 360
n Reg_32bit_17.Reg_1bit_25.net_1 gnd Reg_32bit_17.Reg_1bit_25.net_2 24 100
| device Reg_32bit_17.Reg_1bit_25.inverter_1.nmos.3 550 360
n Reg_32bit_17.Reg_1bit_25.net_1 gnd Reg_32bit_17.Reg_1bit_25.net_2 24 100
| device Reg_32bit_17.Reg_1bit_25.inverter_1.nmos.4 550 360
n Reg_32bit_17.Reg_1bit_25.net_1 gnd Reg_32bit_17.Reg_1bit_25.net_2 24 100
| device Reg_32bit_17.Reg_1bit_25.inverter_1.pmos.1 550 200
p Reg_32bit_17.Reg_1bit_25.net_1 vdd Reg_32bit_17.Reg_1bit_25.net_2 24 200
| device Reg_32bit_17.Reg_1bit_25.inverter_1.pmos.2 550 200
p Reg_32bit_17.Reg_1bit_25.net_1 vdd Reg_32bit_17.Reg_1bit_25.net_2 24 200
| device Reg_32bit_17.Reg_1bit_25.inverter_1.pmos.3 550 200
p Reg_32bit_17.Reg_1bit_25.net_1 vdd Reg_32bit_17.Reg_1bit_25.net_2 24 200
| device Reg_32bit_17.Reg_1bit_25.inverter_1.pmos.4 550 200
p Reg_32bit_17.Reg_1bit_25.net_1 vdd Reg_32bit_17.Reg_1bit_25.net_2 24 200
| end Reg_32bit_17.Reg_1bit_25.inverter_1
| begin Reg_32bit_17.Reg_1bit_25.inverter_2 290 260
| device Reg_32bit_17.Reg_1bit_25.inverter_2.nmos.1 550 360
n data[25] gnd Reg_32bit_17.Reg_1bit_25.net_3 24 100
| device Reg_32bit_17.Reg_1bit_25.inverter_2.nmos.2 550 360
n data[25] gnd Reg_32bit_17.Reg_1bit_25.net_3 24 100
| device Reg_32bit_17.Reg_1bit_25.inverter_2.nmos.3 550 360
n data[25] gnd Reg_32bit_17.Reg_1bit_25.net_3 24 100
| device Reg_32bit_17.Reg_1bit_25.inverter_2.nmos.4 550 360
n data[25] gnd Reg_32bit_17.Reg_1bit_25.net_3 24 100
| device Reg_32bit_17.Reg_1bit_25.inverter_2.pmos.1 550 200
p data[25] vdd Reg_32bit_17.Reg_1bit_25.net_3 24 200
| device Reg_32bit_17.Reg_1bit_25.inverter_2.pmos.2 550 200
p data[25] vdd Reg_32bit_17.Reg_1bit_25.net_3 24 200
| device Reg_32bit_17.Reg_1bit_25.inverter_2.pmos.3 550 200
p data[25] vdd Reg_32bit_17.Reg_1bit_25.net_3 24 200
| device Reg_32bit_17.Reg_1bit_25.inverter_2.pmos.4 550 200
p data[25] vdd Reg_32bit_17.Reg_1bit_25.net_3 24 200
| end Reg_32bit_17.Reg_1bit_25.inverter_2
| device Reg_32bit_17.Reg_1bit_25.nmos_1 730 230
n inR1[18] Reg_32bit_17.Reg_1bit_25.net_2 out1[25] 24 100
| device Reg_32bit_17.Reg_1bit_25.nmos_2 730 360
n inR2[18] Reg_32bit_17.Reg_1bit_25.net_2 out2[25] 24 100
| end Reg_32bit_17.Reg_1bit_25
| begin Reg_32bit_17.Reg_1bit_26 510 3510
| begin Reg_32bit_17.Reg_1bit_26.inverter 560 210
| device Reg_32bit_17.Reg_1bit_26.inverter.nmos 550 360
n Reg_32bit_17.Reg_1bit_26.net_2 gnd Reg_32bit_17.Reg_1bit_26.net_1 24 100
| device Reg_32bit_17.Reg_1bit_26.inverter.pmos 550 200
p Reg_32bit_17.Reg_1bit_26.net_2 vdd Reg_32bit_17.Reg_1bit_26.net_1 24 200
| end Reg_32bit_17.Reg_1bit_26.inverter
| device Reg_32bit_17.Reg_1bit_26.nmos.1 390 260
n w[18] Reg_32bit_17.Reg_1bit_26.net_3 Reg_32bit_17.Reg_1bit_26.net_1 24 100
| device Reg_32bit_17.Reg_1bit_26.nmos.2 390 260
n w[18] Reg_32bit_17.Reg_1bit_26.net_3 Reg_32bit_17.Reg_1bit_26.net_1 24 100
| device Reg_32bit_17.Reg_1bit_26.nmos.3 390 260
n w[18] Reg_32bit_17.Reg_1bit_26.net_3 Reg_32bit_17.Reg_1bit_26.net_1 24 100
| device Reg_32bit_17.Reg_1bit_26.nmos.4 390 260
n w[18] Reg_32bit_17.Reg_1bit_26.net_3 Reg_32bit_17.Reg_1bit_26.net_1 24 100
| begin Reg_32bit_17.Reg_1bit_26.inverter_1 550 380
| device Reg_32bit_17.Reg_1bit_26.inverter_1.nmos.1 550 360
n Reg_32bit_17.Reg_1bit_26.net_1 gnd Reg_32bit_17.Reg_1bit_26.net_2 24 100
| device Reg_32bit_17.Reg_1bit_26.inverter_1.nmos.2 550 360
n Reg_32bit_17.Reg_1bit_26.net_1 gnd Reg_32bit_17.Reg_1bit_26.net_2 24 100
| device Reg_32bit_17.Reg_1bit_26.inverter_1.nmos.3 550 360
n Reg_32bit_17.Reg_1bit_26.net_1 gnd Reg_32bit_17.Reg_1bit_26.net_2 24 100
| device Reg_32bit_17.Reg_1bit_26.inverter_1.nmos.4 550 360
n Reg_32bit_17.Reg_1bit_26.net_1 gnd Reg_32bit_17.Reg_1bit_26.net_2 24 100
| device Reg_32bit_17.Reg_1bit_26.inverter_1.pmos.1 550 200
p Reg_32bit_17.Reg_1bit_26.net_1 vdd Reg_32bit_17.Reg_1bit_26.net_2 24 200
| device Reg_32bit_17.Reg_1bit_26.inverter_1.pmos.2 550 200
p Reg_32bit_17.Reg_1bit_26.net_1 vdd Reg_32bit_17.Reg_1bit_26.net_2 24 200
| device Reg_32bit_17.Reg_1bit_26.inverter_1.pmos.3 550 200
p Reg_32bit_17.Reg_1bit_26.net_1 vdd Reg_32bit_17.Reg_1bit_26.net_2 24 200
| device Reg_32bit_17.Reg_1bit_26.inverter_1.pmos.4 550 200
p Reg_32bit_17.Reg_1bit_26.net_1 vdd Reg_32bit_17.Reg_1bit_26.net_2 24 200
| end Reg_32bit_17.Reg_1bit_26.inverter_1
| begin Reg_32bit_17.Reg_1bit_26.inverter_2 290 260
| device Reg_32bit_17.Reg_1bit_26.inverter_2.nmos.1 550 360
n data[26] gnd Reg_32bit_17.Reg_1bit_26.net_3 24 100
| device Reg_32bit_17.Reg_1bit_26.inverter_2.nmos.2 550 360
n data[26] gnd Reg_32bit_17.Reg_1bit_26.net_3 24 100
| device Reg_32bit_17.Reg_1bit_26.inverter_2.nmos.3 550 360
n data[26] gnd Reg_32bit_17.Reg_1bit_26.net_3 24 100
| device Reg_32bit_17.Reg_1bit_26.inverter_2.nmos.4 550 360
n data[26] gnd Reg_32bit_17.Reg_1bit_26.net_3 24 100
| device Reg_32bit_17.Reg_1bit_26.inverter_2.pmos.1 550 200
p data[26] vdd Reg_32bit_17.Reg_1bit_26.net_3 24 200
| device Reg_32bit_17.Reg_1bit_26.inverter_2.pmos.2 550 200
p data[26] vdd Reg_32bit_17.Reg_1bit_26.net_3 24 200
| device Reg_32bit_17.Reg_1bit_26.inverter_2.pmos.3 550 200
p data[26] vdd Reg_32bit_17.Reg_1bit_26.net_3 24 200
| device Reg_32bit_17.Reg_1bit_26.inverter_2.pmos.4 550 200
p data[26] vdd Reg_32bit_17.Reg_1bit_26.net_3 24 200
| end Reg_32bit_17.Reg_1bit_26.inverter_2
| device Reg_32bit_17.Reg_1bit_26.nmos_1 730 230
n inR1[18] Reg_32bit_17.Reg_1bit_26.net_2 out1[26] 24 100
| device Reg_32bit_17.Reg_1bit_26.nmos_2 730 360
n inR2[18] Reg_32bit_17.Reg_1bit_26.net_2 out2[26] 24 100
| end Reg_32bit_17.Reg_1bit_26
| begin Reg_32bit_17.Reg_1bit_27 510 3640
| begin Reg_32bit_17.Reg_1bit_27.inverter 560 210
| device Reg_32bit_17.Reg_1bit_27.inverter.nmos 550 360
n Reg_32bit_17.Reg_1bit_27.net_2 gnd Reg_32bit_17.Reg_1bit_27.net_1 24 100
| device Reg_32bit_17.Reg_1bit_27.inverter.pmos 550 200
p Reg_32bit_17.Reg_1bit_27.net_2 vdd Reg_32bit_17.Reg_1bit_27.net_1 24 200
| end Reg_32bit_17.Reg_1bit_27.inverter
| device Reg_32bit_17.Reg_1bit_27.nmos.1 390 260
n w[18] Reg_32bit_17.Reg_1bit_27.net_3 Reg_32bit_17.Reg_1bit_27.net_1 24 100
| device Reg_32bit_17.Reg_1bit_27.nmos.2 390 260
n w[18] Reg_32bit_17.Reg_1bit_27.net_3 Reg_32bit_17.Reg_1bit_27.net_1 24 100
| device Reg_32bit_17.Reg_1bit_27.nmos.3 390 260
n w[18] Reg_32bit_17.Reg_1bit_27.net_3 Reg_32bit_17.Reg_1bit_27.net_1 24 100
| device Reg_32bit_17.Reg_1bit_27.nmos.4 390 260
n w[18] Reg_32bit_17.Reg_1bit_27.net_3 Reg_32bit_17.Reg_1bit_27.net_1 24 100
| begin Reg_32bit_17.Reg_1bit_27.inverter_1 550 380
| device Reg_32bit_17.Reg_1bit_27.inverter_1.nmos.1 550 360
n Reg_32bit_17.Reg_1bit_27.net_1 gnd Reg_32bit_17.Reg_1bit_27.net_2 24 100
| device Reg_32bit_17.Reg_1bit_27.inverter_1.nmos.2 550 360
n Reg_32bit_17.Reg_1bit_27.net_1 gnd Reg_32bit_17.Reg_1bit_27.net_2 24 100
| device Reg_32bit_17.Reg_1bit_27.inverter_1.nmos.3 550 360
n Reg_32bit_17.Reg_1bit_27.net_1 gnd Reg_32bit_17.Reg_1bit_27.net_2 24 100
| device Reg_32bit_17.Reg_1bit_27.inverter_1.nmos.4 550 360
n Reg_32bit_17.Reg_1bit_27.net_1 gnd Reg_32bit_17.Reg_1bit_27.net_2 24 100
| device Reg_32bit_17.Reg_1bit_27.inverter_1.pmos.1 550 200
p Reg_32bit_17.Reg_1bit_27.net_1 vdd Reg_32bit_17.Reg_1bit_27.net_2 24 200
| device Reg_32bit_17.Reg_1bit_27.inverter_1.pmos.2 550 200
p Reg_32bit_17.Reg_1bit_27.net_1 vdd Reg_32bit_17.Reg_1bit_27.net_2 24 200
| device Reg_32bit_17.Reg_1bit_27.inverter_1.pmos.3 550 200
p Reg_32bit_17.Reg_1bit_27.net_1 vdd Reg_32bit_17.Reg_1bit_27.net_2 24 200
| device Reg_32bit_17.Reg_1bit_27.inverter_1.pmos.4 550 200
p Reg_32bit_17.Reg_1bit_27.net_1 vdd Reg_32bit_17.Reg_1bit_27.net_2 24 200
| end Reg_32bit_17.Reg_1bit_27.inverter_1
| begin Reg_32bit_17.Reg_1bit_27.inverter_2 290 260
| device Reg_32bit_17.Reg_1bit_27.inverter_2.nmos.1 550 360
n data[27] gnd Reg_32bit_17.Reg_1bit_27.net_3 24 100
| device Reg_32bit_17.Reg_1bit_27.inverter_2.nmos.2 550 360
n data[27] gnd Reg_32bit_17.Reg_1bit_27.net_3 24 100
| device Reg_32bit_17.Reg_1bit_27.inverter_2.nmos.3 550 360
n data[27] gnd Reg_32bit_17.Reg_1bit_27.net_3 24 100
| device Reg_32bit_17.Reg_1bit_27.inverter_2.nmos.4 550 360
n data[27] gnd Reg_32bit_17.Reg_1bit_27.net_3 24 100
| device Reg_32bit_17.Reg_1bit_27.inverter_2.pmos.1 550 200
p data[27] vdd Reg_32bit_17.Reg_1bit_27.net_3 24 200
| device Reg_32bit_17.Reg_1bit_27.inverter_2.pmos.2 550 200
p data[27] vdd Reg_32bit_17.Reg_1bit_27.net_3 24 200
| device Reg_32bit_17.Reg_1bit_27.inverter_2.pmos.3 550 200
p data[27] vdd Reg_32bit_17.Reg_1bit_27.net_3 24 200
| device Reg_32bit_17.Reg_1bit_27.inverter_2.pmos.4 550 200
p data[27] vdd Reg_32bit_17.Reg_1bit_27.net_3 24 200
| end Reg_32bit_17.Reg_1bit_27.inverter_2
| device Reg_32bit_17.Reg_1bit_27.nmos_1 730 230
n inR1[18] Reg_32bit_17.Reg_1bit_27.net_2 out1[27] 24 100
| device Reg_32bit_17.Reg_1bit_27.nmos_2 730 360
n inR2[18] Reg_32bit_17.Reg_1bit_27.net_2 out2[27] 24 100
| end Reg_32bit_17.Reg_1bit_27
| begin Reg_32bit_17.Reg_1bit_28 510 3770
| begin Reg_32bit_17.Reg_1bit_28.inverter 560 210
| device Reg_32bit_17.Reg_1bit_28.inverter.nmos 550 360
n Reg_32bit_17.Reg_1bit_28.net_2 gnd Reg_32bit_17.Reg_1bit_28.net_1 24 100
| device Reg_32bit_17.Reg_1bit_28.inverter.pmos 550 200
p Reg_32bit_17.Reg_1bit_28.net_2 vdd Reg_32bit_17.Reg_1bit_28.net_1 24 200
| end Reg_32bit_17.Reg_1bit_28.inverter
| device Reg_32bit_17.Reg_1bit_28.nmos.1 390 260
n w[18] Reg_32bit_17.Reg_1bit_28.net_3 Reg_32bit_17.Reg_1bit_28.net_1 24 100
| device Reg_32bit_17.Reg_1bit_28.nmos.2 390 260
n w[18] Reg_32bit_17.Reg_1bit_28.net_3 Reg_32bit_17.Reg_1bit_28.net_1 24 100
| device Reg_32bit_17.Reg_1bit_28.nmos.3 390 260
n w[18] Reg_32bit_17.Reg_1bit_28.net_3 Reg_32bit_17.Reg_1bit_28.net_1 24 100
| device Reg_32bit_17.Reg_1bit_28.nmos.4 390 260
n w[18] Reg_32bit_17.Reg_1bit_28.net_3 Reg_32bit_17.Reg_1bit_28.net_1 24 100
| begin Reg_32bit_17.Reg_1bit_28.inverter_1 550 380
| device Reg_32bit_17.Reg_1bit_28.inverter_1.nmos.1 550 360
n Reg_32bit_17.Reg_1bit_28.net_1 gnd Reg_32bit_17.Reg_1bit_28.net_2 24 100
| device Reg_32bit_17.Reg_1bit_28.inverter_1.nmos.2 550 360
n Reg_32bit_17.Reg_1bit_28.net_1 gnd Reg_32bit_17.Reg_1bit_28.net_2 24 100
| device Reg_32bit_17.Reg_1bit_28.inverter_1.nmos.3 550 360
n Reg_32bit_17.Reg_1bit_28.net_1 gnd Reg_32bit_17.Reg_1bit_28.net_2 24 100
| device Reg_32bit_17.Reg_1bit_28.inverter_1.nmos.4 550 360
n Reg_32bit_17.Reg_1bit_28.net_1 gnd Reg_32bit_17.Reg_1bit_28.net_2 24 100
| device Reg_32bit_17.Reg_1bit_28.inverter_1.pmos.1 550 200
p Reg_32bit_17.Reg_1bit_28.net_1 vdd Reg_32bit_17.Reg_1bit_28.net_2 24 200
| device Reg_32bit_17.Reg_1bit_28.inverter_1.pmos.2 550 200
p Reg_32bit_17.Reg_1bit_28.net_1 vdd Reg_32bit_17.Reg_1bit_28.net_2 24 200
| device Reg_32bit_17.Reg_1bit_28.inverter_1.pmos.3 550 200
p Reg_32bit_17.Reg_1bit_28.net_1 vdd Reg_32bit_17.Reg_1bit_28.net_2 24 200
| device Reg_32bit_17.Reg_1bit_28.inverter_1.pmos.4 550 200
p Reg_32bit_17.Reg_1bit_28.net_1 vdd Reg_32bit_17.Reg_1bit_28.net_2 24 200
| end Reg_32bit_17.Reg_1bit_28.inverter_1
| begin Reg_32bit_17.Reg_1bit_28.inverter_2 290 260
| device Reg_32bit_17.Reg_1bit_28.inverter_2.nmos.1 550 360
n data[28] gnd Reg_32bit_17.Reg_1bit_28.net_3 24 100
| device Reg_32bit_17.Reg_1bit_28.inverter_2.nmos.2 550 360
n data[28] gnd Reg_32bit_17.Reg_1bit_28.net_3 24 100
| device Reg_32bit_17.Reg_1bit_28.inverter_2.nmos.3 550 360
n data[28] gnd Reg_32bit_17.Reg_1bit_28.net_3 24 100
| device Reg_32bit_17.Reg_1bit_28.inverter_2.nmos.4 550 360
n data[28] gnd Reg_32bit_17.Reg_1bit_28.net_3 24 100
| device Reg_32bit_17.Reg_1bit_28.inverter_2.pmos.1 550 200
p data[28] vdd Reg_32bit_17.Reg_1bit_28.net_3 24 200
| device Reg_32bit_17.Reg_1bit_28.inverter_2.pmos.2 550 200
p data[28] vdd Reg_32bit_17.Reg_1bit_28.net_3 24 200
| device Reg_32bit_17.Reg_1bit_28.inverter_2.pmos.3 550 200
p data[28] vdd Reg_32bit_17.Reg_1bit_28.net_3 24 200
| device Reg_32bit_17.Reg_1bit_28.inverter_2.pmos.4 550 200
p data[28] vdd Reg_32bit_17.Reg_1bit_28.net_3 24 200
| end Reg_32bit_17.Reg_1bit_28.inverter_2
| device Reg_32bit_17.Reg_1bit_28.nmos_1 730 230
n inR1[18] Reg_32bit_17.Reg_1bit_28.net_2 out1[28] 24 100
| device Reg_32bit_17.Reg_1bit_28.nmos_2 730 360
n inR2[18] Reg_32bit_17.Reg_1bit_28.net_2 out2[28] 24 100
| end Reg_32bit_17.Reg_1bit_28
| begin Reg_32bit_17.Reg_1bit_29 510 3900
| begin Reg_32bit_17.Reg_1bit_29.inverter 560 210
| device Reg_32bit_17.Reg_1bit_29.inverter.nmos 550 360
n Reg_32bit_17.Reg_1bit_29.net_2 gnd Reg_32bit_17.Reg_1bit_29.net_1 24 100
| device Reg_32bit_17.Reg_1bit_29.inverter.pmos 550 200
p Reg_32bit_17.Reg_1bit_29.net_2 vdd Reg_32bit_17.Reg_1bit_29.net_1 24 200
| end Reg_32bit_17.Reg_1bit_29.inverter
| device Reg_32bit_17.Reg_1bit_29.nmos.1 390 260
n w[18] Reg_32bit_17.Reg_1bit_29.net_3 Reg_32bit_17.Reg_1bit_29.net_1 24 100
| device Reg_32bit_17.Reg_1bit_29.nmos.2 390 260
n w[18] Reg_32bit_17.Reg_1bit_29.net_3 Reg_32bit_17.Reg_1bit_29.net_1 24 100
| device Reg_32bit_17.Reg_1bit_29.nmos.3 390 260
n w[18] Reg_32bit_17.Reg_1bit_29.net_3 Reg_32bit_17.Reg_1bit_29.net_1 24 100
| device Reg_32bit_17.Reg_1bit_29.nmos.4 390 260
n w[18] Reg_32bit_17.Reg_1bit_29.net_3 Reg_32bit_17.Reg_1bit_29.net_1 24 100
| begin Reg_32bit_17.Reg_1bit_29.inverter_1 550 380
| device Reg_32bit_17.Reg_1bit_29.inverter_1.nmos.1 550 360
n Reg_32bit_17.Reg_1bit_29.net_1 gnd Reg_32bit_17.Reg_1bit_29.net_2 24 100
| device Reg_32bit_17.Reg_1bit_29.inverter_1.nmos.2 550 360
n Reg_32bit_17.Reg_1bit_29.net_1 gnd Reg_32bit_17.Reg_1bit_29.net_2 24 100
| device Reg_32bit_17.Reg_1bit_29.inverter_1.nmos.3 550 360
n Reg_32bit_17.Reg_1bit_29.net_1 gnd Reg_32bit_17.Reg_1bit_29.net_2 24 100
| device Reg_32bit_17.Reg_1bit_29.inverter_1.nmos.4 550 360
n Reg_32bit_17.Reg_1bit_29.net_1 gnd Reg_32bit_17.Reg_1bit_29.net_2 24 100
| device Reg_32bit_17.Reg_1bit_29.inverter_1.pmos.1 550 200
p Reg_32bit_17.Reg_1bit_29.net_1 vdd Reg_32bit_17.Reg_1bit_29.net_2 24 200
| device Reg_32bit_17.Reg_1bit_29.inverter_1.pmos.2 550 200
p Reg_32bit_17.Reg_1bit_29.net_1 vdd Reg_32bit_17.Reg_1bit_29.net_2 24 200
| device Reg_32bit_17.Reg_1bit_29.inverter_1.pmos.3 550 200
p Reg_32bit_17.Reg_1bit_29.net_1 vdd Reg_32bit_17.Reg_1bit_29.net_2 24 200
| device Reg_32bit_17.Reg_1bit_29.inverter_1.pmos.4 550 200
p Reg_32bit_17.Reg_1bit_29.net_1 vdd Reg_32bit_17.Reg_1bit_29.net_2 24 200
| end Reg_32bit_17.Reg_1bit_29.inverter_1
| begin Reg_32bit_17.Reg_1bit_29.inverter_2 290 260
| device Reg_32bit_17.Reg_1bit_29.inverter_2.nmos.1 550 360
n data[29] gnd Reg_32bit_17.Reg_1bit_29.net_3 24 100
| device Reg_32bit_17.Reg_1bit_29.inverter_2.nmos.2 550 360
n data[29] gnd Reg_32bit_17.Reg_1bit_29.net_3 24 100
| device Reg_32bit_17.Reg_1bit_29.inverter_2.nmos.3 550 360
n data[29] gnd Reg_32bit_17.Reg_1bit_29.net_3 24 100
| device Reg_32bit_17.Reg_1bit_29.inverter_2.nmos.4 550 360
n data[29] gnd Reg_32bit_17.Reg_1bit_29.net_3 24 100
| device Reg_32bit_17.Reg_1bit_29.inverter_2.pmos.1 550 200
p data[29] vdd Reg_32bit_17.Reg_1bit_29.net_3 24 200
| device Reg_32bit_17.Reg_1bit_29.inverter_2.pmos.2 550 200
p data[29] vdd Reg_32bit_17.Reg_1bit_29.net_3 24 200
| device Reg_32bit_17.Reg_1bit_29.inverter_2.pmos.3 550 200
p data[29] vdd Reg_32bit_17.Reg_1bit_29.net_3 24 200
| device Reg_32bit_17.Reg_1bit_29.inverter_2.pmos.4 550 200
p data[29] vdd Reg_32bit_17.Reg_1bit_29.net_3 24 200
| end Reg_32bit_17.Reg_1bit_29.inverter_2
| device Reg_32bit_17.Reg_1bit_29.nmos_1 730 230
n inR1[18] Reg_32bit_17.Reg_1bit_29.net_2 out1[29] 24 100
| device Reg_32bit_17.Reg_1bit_29.nmos_2 730 360
n inR2[18] Reg_32bit_17.Reg_1bit_29.net_2 out2[29] 24 100
| end Reg_32bit_17.Reg_1bit_29
| begin Reg_32bit_17.Reg_1bit_30 510 4030
| begin Reg_32bit_17.Reg_1bit_30.inverter 560 210
| device Reg_32bit_17.Reg_1bit_30.inverter.nmos 550 360
n Reg_32bit_17.Reg_1bit_30.net_2 gnd Reg_32bit_17.Reg_1bit_30.net_1 24 100
| device Reg_32bit_17.Reg_1bit_30.inverter.pmos 550 200
p Reg_32bit_17.Reg_1bit_30.net_2 vdd Reg_32bit_17.Reg_1bit_30.net_1 24 200
| end Reg_32bit_17.Reg_1bit_30.inverter
| device Reg_32bit_17.Reg_1bit_30.nmos.1 390 260
n w[18] Reg_32bit_17.Reg_1bit_30.net_3 Reg_32bit_17.Reg_1bit_30.net_1 24 100
| device Reg_32bit_17.Reg_1bit_30.nmos.2 390 260
n w[18] Reg_32bit_17.Reg_1bit_30.net_3 Reg_32bit_17.Reg_1bit_30.net_1 24 100
| device Reg_32bit_17.Reg_1bit_30.nmos.3 390 260
n w[18] Reg_32bit_17.Reg_1bit_30.net_3 Reg_32bit_17.Reg_1bit_30.net_1 24 100
| device Reg_32bit_17.Reg_1bit_30.nmos.4 390 260
n w[18] Reg_32bit_17.Reg_1bit_30.net_3 Reg_32bit_17.Reg_1bit_30.net_1 24 100
| begin Reg_32bit_17.Reg_1bit_30.inverter_1 550 380
| device Reg_32bit_17.Reg_1bit_30.inverter_1.nmos.1 550 360
n Reg_32bit_17.Reg_1bit_30.net_1 gnd Reg_32bit_17.Reg_1bit_30.net_2 24 100
| device Reg_32bit_17.Reg_1bit_30.inverter_1.nmos.2 550 360
n Reg_32bit_17.Reg_1bit_30.net_1 gnd Reg_32bit_17.Reg_1bit_30.net_2 24 100
| device Reg_32bit_17.Reg_1bit_30.inverter_1.nmos.3 550 360
n Reg_32bit_17.Reg_1bit_30.net_1 gnd Reg_32bit_17.Reg_1bit_30.net_2 24 100
| device Reg_32bit_17.Reg_1bit_30.inverter_1.nmos.4 550 360
n Reg_32bit_17.Reg_1bit_30.net_1 gnd Reg_32bit_17.Reg_1bit_30.net_2 24 100
| device Reg_32bit_17.Reg_1bit_30.inverter_1.pmos.1 550 200
p Reg_32bit_17.Reg_1bit_30.net_1 vdd Reg_32bit_17.Reg_1bit_30.net_2 24 200
| device Reg_32bit_17.Reg_1bit_30.inverter_1.pmos.2 550 200
p Reg_32bit_17.Reg_1bit_30.net_1 vdd Reg_32bit_17.Reg_1bit_30.net_2 24 200
| device Reg_32bit_17.Reg_1bit_30.inverter_1.pmos.3 550 200
p Reg_32bit_17.Reg_1bit_30.net_1 vdd Reg_32bit_17.Reg_1bit_30.net_2 24 200
| device Reg_32bit_17.Reg_1bit_30.inverter_1.pmos.4 550 200
p Reg_32bit_17.Reg_1bit_30.net_1 vdd Reg_32bit_17.Reg_1bit_30.net_2 24 200
| end Reg_32bit_17.Reg_1bit_30.inverter_1
| begin Reg_32bit_17.Reg_1bit_30.inverter_2 290 260
| device Reg_32bit_17.Reg_1bit_30.inverter_2.nmos.1 550 360
n data[30] gnd Reg_32bit_17.Reg_1bit_30.net_3 24 100
| device Reg_32bit_17.Reg_1bit_30.inverter_2.nmos.2 550 360
n data[30] gnd Reg_32bit_17.Reg_1bit_30.net_3 24 100
| device Reg_32bit_17.Reg_1bit_30.inverter_2.nmos.3 550 360
n data[30] gnd Reg_32bit_17.Reg_1bit_30.net_3 24 100
| device Reg_32bit_17.Reg_1bit_30.inverter_2.nmos.4 550 360
n data[30] gnd Reg_32bit_17.Reg_1bit_30.net_3 24 100
| device Reg_32bit_17.Reg_1bit_30.inverter_2.pmos.1 550 200
p data[30] vdd Reg_32bit_17.Reg_1bit_30.net_3 24 200
| device Reg_32bit_17.Reg_1bit_30.inverter_2.pmos.2 550 200
p data[30] vdd Reg_32bit_17.Reg_1bit_30.net_3 24 200
| device Reg_32bit_17.Reg_1bit_30.inverter_2.pmos.3 550 200
p data[30] vdd Reg_32bit_17.Reg_1bit_30.net_3 24 200
| device Reg_32bit_17.Reg_1bit_30.inverter_2.pmos.4 550 200
p data[30] vdd Reg_32bit_17.Reg_1bit_30.net_3 24 200
| end Reg_32bit_17.Reg_1bit_30.inverter_2
| device Reg_32bit_17.Reg_1bit_30.nmos_1 730 230
n inR1[18] Reg_32bit_17.Reg_1bit_30.net_2 out1[30] 24 100
| device Reg_32bit_17.Reg_1bit_30.nmos_2 730 360
n inR2[18] Reg_32bit_17.Reg_1bit_30.net_2 out2[30] 24 100
| end Reg_32bit_17.Reg_1bit_30
| begin Reg_32bit_17.Reg_1bit_31 510 4160
| begin Reg_32bit_17.Reg_1bit_31.inverter 560 210
| device Reg_32bit_17.Reg_1bit_31.inverter.nmos 550 360
n Reg_32bit_17.Reg_1bit_31.net_2 gnd Reg_32bit_17.Reg_1bit_31.net_1 24 100
| device Reg_32bit_17.Reg_1bit_31.inverter.pmos 550 200
p Reg_32bit_17.Reg_1bit_31.net_2 vdd Reg_32bit_17.Reg_1bit_31.net_1 24 200
| end Reg_32bit_17.Reg_1bit_31.inverter
| device Reg_32bit_17.Reg_1bit_31.nmos.1 390 260
n w[18] Reg_32bit_17.Reg_1bit_31.net_3 Reg_32bit_17.Reg_1bit_31.net_1 24 100
| device Reg_32bit_17.Reg_1bit_31.nmos.2 390 260
n w[18] Reg_32bit_17.Reg_1bit_31.net_3 Reg_32bit_17.Reg_1bit_31.net_1 24 100
| device Reg_32bit_17.Reg_1bit_31.nmos.3 390 260
n w[18] Reg_32bit_17.Reg_1bit_31.net_3 Reg_32bit_17.Reg_1bit_31.net_1 24 100
| device Reg_32bit_17.Reg_1bit_31.nmos.4 390 260
n w[18] Reg_32bit_17.Reg_1bit_31.net_3 Reg_32bit_17.Reg_1bit_31.net_1 24 100
| begin Reg_32bit_17.Reg_1bit_31.inverter_1 550 380
| device Reg_32bit_17.Reg_1bit_31.inverter_1.nmos.1 550 360
n Reg_32bit_17.Reg_1bit_31.net_1 gnd Reg_32bit_17.Reg_1bit_31.net_2 24 100
| device Reg_32bit_17.Reg_1bit_31.inverter_1.nmos.2 550 360
n Reg_32bit_17.Reg_1bit_31.net_1 gnd Reg_32bit_17.Reg_1bit_31.net_2 24 100
| device Reg_32bit_17.Reg_1bit_31.inverter_1.nmos.3 550 360
n Reg_32bit_17.Reg_1bit_31.net_1 gnd Reg_32bit_17.Reg_1bit_31.net_2 24 100
| device Reg_32bit_17.Reg_1bit_31.inverter_1.nmos.4 550 360
n Reg_32bit_17.Reg_1bit_31.net_1 gnd Reg_32bit_17.Reg_1bit_31.net_2 24 100
| device Reg_32bit_17.Reg_1bit_31.inverter_1.pmos.1 550 200
p Reg_32bit_17.Reg_1bit_31.net_1 vdd Reg_32bit_17.Reg_1bit_31.net_2 24 200
| device Reg_32bit_17.Reg_1bit_31.inverter_1.pmos.2 550 200
p Reg_32bit_17.Reg_1bit_31.net_1 vdd Reg_32bit_17.Reg_1bit_31.net_2 24 200
| device Reg_32bit_17.Reg_1bit_31.inverter_1.pmos.3 550 200
p Reg_32bit_17.Reg_1bit_31.net_1 vdd Reg_32bit_17.Reg_1bit_31.net_2 24 200
| device Reg_32bit_17.Reg_1bit_31.inverter_1.pmos.4 550 200
p Reg_32bit_17.Reg_1bit_31.net_1 vdd Reg_32bit_17.Reg_1bit_31.net_2 24 200
| end Reg_32bit_17.Reg_1bit_31.inverter_1
| begin Reg_32bit_17.Reg_1bit_31.inverter_2 290 260
| device Reg_32bit_17.Reg_1bit_31.inverter_2.nmos.1 550 360
n data[31] gnd Reg_32bit_17.Reg_1bit_31.net_3 24 100
| device Reg_32bit_17.Reg_1bit_31.inverter_2.nmos.2 550 360
n data[31] gnd Reg_32bit_17.Reg_1bit_31.net_3 24 100
| device Reg_32bit_17.Reg_1bit_31.inverter_2.nmos.3 550 360
n data[31] gnd Reg_32bit_17.Reg_1bit_31.net_3 24 100
| device Reg_32bit_17.Reg_1bit_31.inverter_2.nmos.4 550 360
n data[31] gnd Reg_32bit_17.Reg_1bit_31.net_3 24 100
| device Reg_32bit_17.Reg_1bit_31.inverter_2.pmos.1 550 200
p data[31] vdd Reg_32bit_17.Reg_1bit_31.net_3 24 200
| device Reg_32bit_17.Reg_1bit_31.inverter_2.pmos.2 550 200
p data[31] vdd Reg_32bit_17.Reg_1bit_31.net_3 24 200
| device Reg_32bit_17.Reg_1bit_31.inverter_2.pmos.3 550 200
p data[31] vdd Reg_32bit_17.Reg_1bit_31.net_3 24 200
| device Reg_32bit_17.Reg_1bit_31.inverter_2.pmos.4 550 200
p data[31] vdd Reg_32bit_17.Reg_1bit_31.net_3 24 200
| end Reg_32bit_17.Reg_1bit_31.inverter_2
| device Reg_32bit_17.Reg_1bit_31.nmos_1 730 230
n inR1[18] Reg_32bit_17.Reg_1bit_31.net_2 out1[31] 24 100
| device Reg_32bit_17.Reg_1bit_31.nmos_2 730 360
n inR2[18] Reg_32bit_17.Reg_1bit_31.net_2 out2[31] 24 100
| end Reg_32bit_17.Reg_1bit_31
| end Reg_32bit_17
| begin Reg_32bit_18 940 2220
| begin Reg_32bit_18.Reg_1bit 510 100
| begin Reg_32bit_18.Reg_1bit.inverter 560 210
| device Reg_32bit_18.Reg_1bit.inverter.nmos 550 360
n Reg_32bit_18.Reg_1bit.net_2 gnd Reg_32bit_18.Reg_1bit.net_1 24 100
| device Reg_32bit_18.Reg_1bit.inverter.pmos 550 200
p Reg_32bit_18.Reg_1bit.net_2 vdd Reg_32bit_18.Reg_1bit.net_1 24 200
| end Reg_32bit_18.Reg_1bit.inverter
| device Reg_32bit_18.Reg_1bit.nmos.1 390 260
n w[19] Reg_32bit_18.Reg_1bit.net_3 Reg_32bit_18.Reg_1bit.net_1 24 100
| device Reg_32bit_18.Reg_1bit.nmos.2 390 260
n w[19] Reg_32bit_18.Reg_1bit.net_3 Reg_32bit_18.Reg_1bit.net_1 24 100
| device Reg_32bit_18.Reg_1bit.nmos.3 390 260
n w[19] Reg_32bit_18.Reg_1bit.net_3 Reg_32bit_18.Reg_1bit.net_1 24 100
| device Reg_32bit_18.Reg_1bit.nmos.4 390 260
n w[19] Reg_32bit_18.Reg_1bit.net_3 Reg_32bit_18.Reg_1bit.net_1 24 100
| begin Reg_32bit_18.Reg_1bit.inverter_1 550 380
| device Reg_32bit_18.Reg_1bit.inverter_1.nmos.1 550 360
n Reg_32bit_18.Reg_1bit.net_1 gnd Reg_32bit_18.Reg_1bit.net_2 24 100
| device Reg_32bit_18.Reg_1bit.inverter_1.nmos.2 550 360
n Reg_32bit_18.Reg_1bit.net_1 gnd Reg_32bit_18.Reg_1bit.net_2 24 100
| device Reg_32bit_18.Reg_1bit.inverter_1.nmos.3 550 360
n Reg_32bit_18.Reg_1bit.net_1 gnd Reg_32bit_18.Reg_1bit.net_2 24 100
| device Reg_32bit_18.Reg_1bit.inverter_1.nmos.4 550 360
n Reg_32bit_18.Reg_1bit.net_1 gnd Reg_32bit_18.Reg_1bit.net_2 24 100
| device Reg_32bit_18.Reg_1bit.inverter_1.pmos.1 550 200
p Reg_32bit_18.Reg_1bit.net_1 vdd Reg_32bit_18.Reg_1bit.net_2 24 200
| device Reg_32bit_18.Reg_1bit.inverter_1.pmos.2 550 200
p Reg_32bit_18.Reg_1bit.net_1 vdd Reg_32bit_18.Reg_1bit.net_2 24 200
| device Reg_32bit_18.Reg_1bit.inverter_1.pmos.3 550 200
p Reg_32bit_18.Reg_1bit.net_1 vdd Reg_32bit_18.Reg_1bit.net_2 24 200
| device Reg_32bit_18.Reg_1bit.inverter_1.pmos.4 550 200
p Reg_32bit_18.Reg_1bit.net_1 vdd Reg_32bit_18.Reg_1bit.net_2 24 200
| end Reg_32bit_18.Reg_1bit.inverter_1
| begin Reg_32bit_18.Reg_1bit.inverter_2 290 260
| device Reg_32bit_18.Reg_1bit.inverter_2.nmos.1 550 360
n data[0] gnd Reg_32bit_18.Reg_1bit.net_3 24 100
| device Reg_32bit_18.Reg_1bit.inverter_2.nmos.2 550 360
n data[0] gnd Reg_32bit_18.Reg_1bit.net_3 24 100
| device Reg_32bit_18.Reg_1bit.inverter_2.nmos.3 550 360
n data[0] gnd Reg_32bit_18.Reg_1bit.net_3 24 100
| device Reg_32bit_18.Reg_1bit.inverter_2.nmos.4 550 360
n data[0] gnd Reg_32bit_18.Reg_1bit.net_3 24 100
| device Reg_32bit_18.Reg_1bit.inverter_2.pmos.1 550 200
p data[0] vdd Reg_32bit_18.Reg_1bit.net_3 24 200
| device Reg_32bit_18.Reg_1bit.inverter_2.pmos.2 550 200
p data[0] vdd Reg_32bit_18.Reg_1bit.net_3 24 200
| device Reg_32bit_18.Reg_1bit.inverter_2.pmos.3 550 200
p data[0] vdd Reg_32bit_18.Reg_1bit.net_3 24 200
| device Reg_32bit_18.Reg_1bit.inverter_2.pmos.4 550 200
p data[0] vdd Reg_32bit_18.Reg_1bit.net_3 24 200
| end Reg_32bit_18.Reg_1bit.inverter_2
| device Reg_32bit_18.Reg_1bit.nmos_1 730 230
n inR1[19] Reg_32bit_18.Reg_1bit.net_2 out1[0] 24 100
| device Reg_32bit_18.Reg_1bit.nmos_2 730 360
n inR2[19] Reg_32bit_18.Reg_1bit.net_2 out2[0] 24 100
| end Reg_32bit_18.Reg_1bit
| begin Reg_32bit_18.Reg_1bit_1 510 230
| begin Reg_32bit_18.Reg_1bit_1.inverter 560 210
| device Reg_32bit_18.Reg_1bit_1.inverter.nmos 550 360
n Reg_32bit_18.Reg_1bit_1.net_2 gnd Reg_32bit_18.Reg_1bit_1.net_1 24 100
| device Reg_32bit_18.Reg_1bit_1.inverter.pmos 550 200
p Reg_32bit_18.Reg_1bit_1.net_2 vdd Reg_32bit_18.Reg_1bit_1.net_1 24 200
| end Reg_32bit_18.Reg_1bit_1.inverter
| device Reg_32bit_18.Reg_1bit_1.nmos.1 390 260
n w[19] Reg_32bit_18.Reg_1bit_1.net_3 Reg_32bit_18.Reg_1bit_1.net_1 24 100
| device Reg_32bit_18.Reg_1bit_1.nmos.2 390 260
n w[19] Reg_32bit_18.Reg_1bit_1.net_3 Reg_32bit_18.Reg_1bit_1.net_1 24 100
| device Reg_32bit_18.Reg_1bit_1.nmos.3 390 260
n w[19] Reg_32bit_18.Reg_1bit_1.net_3 Reg_32bit_18.Reg_1bit_1.net_1 24 100
| device Reg_32bit_18.Reg_1bit_1.nmos.4 390 260
n w[19] Reg_32bit_18.Reg_1bit_1.net_3 Reg_32bit_18.Reg_1bit_1.net_1 24 100
| begin Reg_32bit_18.Reg_1bit_1.inverter_1 550 380
| device Reg_32bit_18.Reg_1bit_1.inverter_1.nmos.1 550 360
n Reg_32bit_18.Reg_1bit_1.net_1 gnd Reg_32bit_18.Reg_1bit_1.net_2 24 100
| device Reg_32bit_18.Reg_1bit_1.inverter_1.nmos.2 550 360
n Reg_32bit_18.Reg_1bit_1.net_1 gnd Reg_32bit_18.Reg_1bit_1.net_2 24 100
| device Reg_32bit_18.Reg_1bit_1.inverter_1.nmos.3 550 360
n Reg_32bit_18.Reg_1bit_1.net_1 gnd Reg_32bit_18.Reg_1bit_1.net_2 24 100
| device Reg_32bit_18.Reg_1bit_1.inverter_1.nmos.4 550 360
n Reg_32bit_18.Reg_1bit_1.net_1 gnd Reg_32bit_18.Reg_1bit_1.net_2 24 100
| device Reg_32bit_18.Reg_1bit_1.inverter_1.pmos.1 550 200
p Reg_32bit_18.Reg_1bit_1.net_1 vdd Reg_32bit_18.Reg_1bit_1.net_2 24 200
| device Reg_32bit_18.Reg_1bit_1.inverter_1.pmos.2 550 200
p Reg_32bit_18.Reg_1bit_1.net_1 vdd Reg_32bit_18.Reg_1bit_1.net_2 24 200
| device Reg_32bit_18.Reg_1bit_1.inverter_1.pmos.3 550 200
p Reg_32bit_18.Reg_1bit_1.net_1 vdd Reg_32bit_18.Reg_1bit_1.net_2 24 200
| device Reg_32bit_18.Reg_1bit_1.inverter_1.pmos.4 550 200
p Reg_32bit_18.Reg_1bit_1.net_1 vdd Reg_32bit_18.Reg_1bit_1.net_2 24 200
| end Reg_32bit_18.Reg_1bit_1.inverter_1
| begin Reg_32bit_18.Reg_1bit_1.inverter_2 290 260
| device Reg_32bit_18.Reg_1bit_1.inverter_2.nmos.1 550 360
n data[1] gnd Reg_32bit_18.Reg_1bit_1.net_3 24 100
| device Reg_32bit_18.Reg_1bit_1.inverter_2.nmos.2 550 360
n data[1] gnd Reg_32bit_18.Reg_1bit_1.net_3 24 100
| device Reg_32bit_18.Reg_1bit_1.inverter_2.nmos.3 550 360
n data[1] gnd Reg_32bit_18.Reg_1bit_1.net_3 24 100
| device Reg_32bit_18.Reg_1bit_1.inverter_2.nmos.4 550 360
n data[1] gnd Reg_32bit_18.Reg_1bit_1.net_3 24 100
| device Reg_32bit_18.Reg_1bit_1.inverter_2.pmos.1 550 200
p data[1] vdd Reg_32bit_18.Reg_1bit_1.net_3 24 200
| device Reg_32bit_18.Reg_1bit_1.inverter_2.pmos.2 550 200
p data[1] vdd Reg_32bit_18.Reg_1bit_1.net_3 24 200
| device Reg_32bit_18.Reg_1bit_1.inverter_2.pmos.3 550 200
p data[1] vdd Reg_32bit_18.Reg_1bit_1.net_3 24 200
| device Reg_32bit_18.Reg_1bit_1.inverter_2.pmos.4 550 200
p data[1] vdd Reg_32bit_18.Reg_1bit_1.net_3 24 200
| end Reg_32bit_18.Reg_1bit_1.inverter_2
| device Reg_32bit_18.Reg_1bit_1.nmos_1 730 230
n inR1[19] Reg_32bit_18.Reg_1bit_1.net_2 out1[1] 24 100
| device Reg_32bit_18.Reg_1bit_1.nmos_2 730 360
n inR2[19] Reg_32bit_18.Reg_1bit_1.net_2 out2[1] 24 100
| end Reg_32bit_18.Reg_1bit_1
| begin Reg_32bit_18.Reg_1bit_2 510 360
| begin Reg_32bit_18.Reg_1bit_2.inverter 560 210
| device Reg_32bit_18.Reg_1bit_2.inverter.nmos 550 360
n Reg_32bit_18.Reg_1bit_2.net_2 gnd Reg_32bit_18.Reg_1bit_2.net_1 24 100
| device Reg_32bit_18.Reg_1bit_2.inverter.pmos 550 200
p Reg_32bit_18.Reg_1bit_2.net_2 vdd Reg_32bit_18.Reg_1bit_2.net_1 24 200
| end Reg_32bit_18.Reg_1bit_2.inverter
| device Reg_32bit_18.Reg_1bit_2.nmos.1 390 260
n w[19] Reg_32bit_18.Reg_1bit_2.net_3 Reg_32bit_18.Reg_1bit_2.net_1 24 100
| device Reg_32bit_18.Reg_1bit_2.nmos.2 390 260
n w[19] Reg_32bit_18.Reg_1bit_2.net_3 Reg_32bit_18.Reg_1bit_2.net_1 24 100
| device Reg_32bit_18.Reg_1bit_2.nmos.3 390 260
n w[19] Reg_32bit_18.Reg_1bit_2.net_3 Reg_32bit_18.Reg_1bit_2.net_1 24 100
| device Reg_32bit_18.Reg_1bit_2.nmos.4 390 260
n w[19] Reg_32bit_18.Reg_1bit_2.net_3 Reg_32bit_18.Reg_1bit_2.net_1 24 100
| begin Reg_32bit_18.Reg_1bit_2.inverter_1 550 380
| device Reg_32bit_18.Reg_1bit_2.inverter_1.nmos.1 550 360
n Reg_32bit_18.Reg_1bit_2.net_1 gnd Reg_32bit_18.Reg_1bit_2.net_2 24 100
| device Reg_32bit_18.Reg_1bit_2.inverter_1.nmos.2 550 360
n Reg_32bit_18.Reg_1bit_2.net_1 gnd Reg_32bit_18.Reg_1bit_2.net_2 24 100
| device Reg_32bit_18.Reg_1bit_2.inverter_1.nmos.3 550 360
n Reg_32bit_18.Reg_1bit_2.net_1 gnd Reg_32bit_18.Reg_1bit_2.net_2 24 100
| device Reg_32bit_18.Reg_1bit_2.inverter_1.nmos.4 550 360
n Reg_32bit_18.Reg_1bit_2.net_1 gnd Reg_32bit_18.Reg_1bit_2.net_2 24 100
| device Reg_32bit_18.Reg_1bit_2.inverter_1.pmos.1 550 200
p Reg_32bit_18.Reg_1bit_2.net_1 vdd Reg_32bit_18.Reg_1bit_2.net_2 24 200
| device Reg_32bit_18.Reg_1bit_2.inverter_1.pmos.2 550 200
p Reg_32bit_18.Reg_1bit_2.net_1 vdd Reg_32bit_18.Reg_1bit_2.net_2 24 200
| device Reg_32bit_18.Reg_1bit_2.inverter_1.pmos.3 550 200
p Reg_32bit_18.Reg_1bit_2.net_1 vdd Reg_32bit_18.Reg_1bit_2.net_2 24 200
| device Reg_32bit_18.Reg_1bit_2.inverter_1.pmos.4 550 200
p Reg_32bit_18.Reg_1bit_2.net_1 vdd Reg_32bit_18.Reg_1bit_2.net_2 24 200
| end Reg_32bit_18.Reg_1bit_2.inverter_1
| begin Reg_32bit_18.Reg_1bit_2.inverter_2 290 260
| device Reg_32bit_18.Reg_1bit_2.inverter_2.nmos.1 550 360
n data[2] gnd Reg_32bit_18.Reg_1bit_2.net_3 24 100
| device Reg_32bit_18.Reg_1bit_2.inverter_2.nmos.2 550 360
n data[2] gnd Reg_32bit_18.Reg_1bit_2.net_3 24 100
| device Reg_32bit_18.Reg_1bit_2.inverter_2.nmos.3 550 360
n data[2] gnd Reg_32bit_18.Reg_1bit_2.net_3 24 100
| device Reg_32bit_18.Reg_1bit_2.inverter_2.nmos.4 550 360
n data[2] gnd Reg_32bit_18.Reg_1bit_2.net_3 24 100
| device Reg_32bit_18.Reg_1bit_2.inverter_2.pmos.1 550 200
p data[2] vdd Reg_32bit_18.Reg_1bit_2.net_3 24 200
| device Reg_32bit_18.Reg_1bit_2.inverter_2.pmos.2 550 200
p data[2] vdd Reg_32bit_18.Reg_1bit_2.net_3 24 200
| device Reg_32bit_18.Reg_1bit_2.inverter_2.pmos.3 550 200
p data[2] vdd Reg_32bit_18.Reg_1bit_2.net_3 24 200
| device Reg_32bit_18.Reg_1bit_2.inverter_2.pmos.4 550 200
p data[2] vdd Reg_32bit_18.Reg_1bit_2.net_3 24 200
| end Reg_32bit_18.Reg_1bit_2.inverter_2
| device Reg_32bit_18.Reg_1bit_2.nmos_1 730 230
n inR1[19] Reg_32bit_18.Reg_1bit_2.net_2 out1[2] 24 100
| device Reg_32bit_18.Reg_1bit_2.nmos_2 730 360
n inR2[19] Reg_32bit_18.Reg_1bit_2.net_2 out2[2] 24 100
| end Reg_32bit_18.Reg_1bit_2
| begin Reg_32bit_18.Reg_1bit_3 510 490
| begin Reg_32bit_18.Reg_1bit_3.inverter 560 210
| device Reg_32bit_18.Reg_1bit_3.inverter.nmos 550 360
n Reg_32bit_18.Reg_1bit_3.net_2 gnd Reg_32bit_18.Reg_1bit_3.net_1 24 100
| device Reg_32bit_18.Reg_1bit_3.inverter.pmos 550 200
p Reg_32bit_18.Reg_1bit_3.net_2 vdd Reg_32bit_18.Reg_1bit_3.net_1 24 200
| end Reg_32bit_18.Reg_1bit_3.inverter
| device Reg_32bit_18.Reg_1bit_3.nmos.1 390 260
n w[19] Reg_32bit_18.Reg_1bit_3.net_3 Reg_32bit_18.Reg_1bit_3.net_1 24 100
| device Reg_32bit_18.Reg_1bit_3.nmos.2 390 260
n w[19] Reg_32bit_18.Reg_1bit_3.net_3 Reg_32bit_18.Reg_1bit_3.net_1 24 100
| device Reg_32bit_18.Reg_1bit_3.nmos.3 390 260
n w[19] Reg_32bit_18.Reg_1bit_3.net_3 Reg_32bit_18.Reg_1bit_3.net_1 24 100
| device Reg_32bit_18.Reg_1bit_3.nmos.4 390 260
n w[19] Reg_32bit_18.Reg_1bit_3.net_3 Reg_32bit_18.Reg_1bit_3.net_1 24 100
| begin Reg_32bit_18.Reg_1bit_3.inverter_1 550 380
| device Reg_32bit_18.Reg_1bit_3.inverter_1.nmos.1 550 360
n Reg_32bit_18.Reg_1bit_3.net_1 gnd Reg_32bit_18.Reg_1bit_3.net_2 24 100
| device Reg_32bit_18.Reg_1bit_3.inverter_1.nmos.2 550 360
n Reg_32bit_18.Reg_1bit_3.net_1 gnd Reg_32bit_18.Reg_1bit_3.net_2 24 100
| device Reg_32bit_18.Reg_1bit_3.inverter_1.nmos.3 550 360
n Reg_32bit_18.Reg_1bit_3.net_1 gnd Reg_32bit_18.Reg_1bit_3.net_2 24 100
| device Reg_32bit_18.Reg_1bit_3.inverter_1.nmos.4 550 360
n Reg_32bit_18.Reg_1bit_3.net_1 gnd Reg_32bit_18.Reg_1bit_3.net_2 24 100
| device Reg_32bit_18.Reg_1bit_3.inverter_1.pmos.1 550 200
p Reg_32bit_18.Reg_1bit_3.net_1 vdd Reg_32bit_18.Reg_1bit_3.net_2 24 200
| device Reg_32bit_18.Reg_1bit_3.inverter_1.pmos.2 550 200
p Reg_32bit_18.Reg_1bit_3.net_1 vdd Reg_32bit_18.Reg_1bit_3.net_2 24 200
| device Reg_32bit_18.Reg_1bit_3.inverter_1.pmos.3 550 200
p Reg_32bit_18.Reg_1bit_3.net_1 vdd Reg_32bit_18.Reg_1bit_3.net_2 24 200
| device Reg_32bit_18.Reg_1bit_3.inverter_1.pmos.4 550 200
p Reg_32bit_18.Reg_1bit_3.net_1 vdd Reg_32bit_18.Reg_1bit_3.net_2 24 200
| end Reg_32bit_18.Reg_1bit_3.inverter_1
| begin Reg_32bit_18.Reg_1bit_3.inverter_2 290 260
| device Reg_32bit_18.Reg_1bit_3.inverter_2.nmos.1 550 360
n data[3] gnd Reg_32bit_18.Reg_1bit_3.net_3 24 100
| device Reg_32bit_18.Reg_1bit_3.inverter_2.nmos.2 550 360
n data[3] gnd Reg_32bit_18.Reg_1bit_3.net_3 24 100
| device Reg_32bit_18.Reg_1bit_3.inverter_2.nmos.3 550 360
n data[3] gnd Reg_32bit_18.Reg_1bit_3.net_3 24 100
| device Reg_32bit_18.Reg_1bit_3.inverter_2.nmos.4 550 360
n data[3] gnd Reg_32bit_18.Reg_1bit_3.net_3 24 100
| device Reg_32bit_18.Reg_1bit_3.inverter_2.pmos.1 550 200
p data[3] vdd Reg_32bit_18.Reg_1bit_3.net_3 24 200
| device Reg_32bit_18.Reg_1bit_3.inverter_2.pmos.2 550 200
p data[3] vdd Reg_32bit_18.Reg_1bit_3.net_3 24 200
| device Reg_32bit_18.Reg_1bit_3.inverter_2.pmos.3 550 200
p data[3] vdd Reg_32bit_18.Reg_1bit_3.net_3 24 200
| device Reg_32bit_18.Reg_1bit_3.inverter_2.pmos.4 550 200
p data[3] vdd Reg_32bit_18.Reg_1bit_3.net_3 24 200
| end Reg_32bit_18.Reg_1bit_3.inverter_2
| device Reg_32bit_18.Reg_1bit_3.nmos_1 730 230
n inR1[19] Reg_32bit_18.Reg_1bit_3.net_2 out1[3] 24 100
| device Reg_32bit_18.Reg_1bit_3.nmos_2 730 360
n inR2[19] Reg_32bit_18.Reg_1bit_3.net_2 out2[3] 24 100
| end Reg_32bit_18.Reg_1bit_3
| begin Reg_32bit_18.Reg_1bit_4 510 620
| begin Reg_32bit_18.Reg_1bit_4.inverter 560 210
| device Reg_32bit_18.Reg_1bit_4.inverter.nmos 550 360
n Reg_32bit_18.Reg_1bit_4.net_2 gnd Reg_32bit_18.Reg_1bit_4.net_1 24 100
| device Reg_32bit_18.Reg_1bit_4.inverter.pmos 550 200
p Reg_32bit_18.Reg_1bit_4.net_2 vdd Reg_32bit_18.Reg_1bit_4.net_1 24 200
| end Reg_32bit_18.Reg_1bit_4.inverter
| device Reg_32bit_18.Reg_1bit_4.nmos.1 390 260
n w[19] Reg_32bit_18.Reg_1bit_4.net_3 Reg_32bit_18.Reg_1bit_4.net_1 24 100
| device Reg_32bit_18.Reg_1bit_4.nmos.2 390 260
n w[19] Reg_32bit_18.Reg_1bit_4.net_3 Reg_32bit_18.Reg_1bit_4.net_1 24 100
| device Reg_32bit_18.Reg_1bit_4.nmos.3 390 260
n w[19] Reg_32bit_18.Reg_1bit_4.net_3 Reg_32bit_18.Reg_1bit_4.net_1 24 100
| device Reg_32bit_18.Reg_1bit_4.nmos.4 390 260
n w[19] Reg_32bit_18.Reg_1bit_4.net_3 Reg_32bit_18.Reg_1bit_4.net_1 24 100
| begin Reg_32bit_18.Reg_1bit_4.inverter_1 550 380
| device Reg_32bit_18.Reg_1bit_4.inverter_1.nmos.1 550 360
n Reg_32bit_18.Reg_1bit_4.net_1 gnd Reg_32bit_18.Reg_1bit_4.net_2 24 100
| device Reg_32bit_18.Reg_1bit_4.inverter_1.nmos.2 550 360
n Reg_32bit_18.Reg_1bit_4.net_1 gnd Reg_32bit_18.Reg_1bit_4.net_2 24 100
| device Reg_32bit_18.Reg_1bit_4.inverter_1.nmos.3 550 360
n Reg_32bit_18.Reg_1bit_4.net_1 gnd Reg_32bit_18.Reg_1bit_4.net_2 24 100
| device Reg_32bit_18.Reg_1bit_4.inverter_1.nmos.4 550 360
n Reg_32bit_18.Reg_1bit_4.net_1 gnd Reg_32bit_18.Reg_1bit_4.net_2 24 100
| device Reg_32bit_18.Reg_1bit_4.inverter_1.pmos.1 550 200
p Reg_32bit_18.Reg_1bit_4.net_1 vdd Reg_32bit_18.Reg_1bit_4.net_2 24 200
| device Reg_32bit_18.Reg_1bit_4.inverter_1.pmos.2 550 200
p Reg_32bit_18.Reg_1bit_4.net_1 vdd Reg_32bit_18.Reg_1bit_4.net_2 24 200
| device Reg_32bit_18.Reg_1bit_4.inverter_1.pmos.3 550 200
p Reg_32bit_18.Reg_1bit_4.net_1 vdd Reg_32bit_18.Reg_1bit_4.net_2 24 200
| device Reg_32bit_18.Reg_1bit_4.inverter_1.pmos.4 550 200
p Reg_32bit_18.Reg_1bit_4.net_1 vdd Reg_32bit_18.Reg_1bit_4.net_2 24 200
| end Reg_32bit_18.Reg_1bit_4.inverter_1
| begin Reg_32bit_18.Reg_1bit_4.inverter_2 290 260
| device Reg_32bit_18.Reg_1bit_4.inverter_2.nmos.1 550 360
n data[4] gnd Reg_32bit_18.Reg_1bit_4.net_3 24 100
| device Reg_32bit_18.Reg_1bit_4.inverter_2.nmos.2 550 360
n data[4] gnd Reg_32bit_18.Reg_1bit_4.net_3 24 100
| device Reg_32bit_18.Reg_1bit_4.inverter_2.nmos.3 550 360
n data[4] gnd Reg_32bit_18.Reg_1bit_4.net_3 24 100
| device Reg_32bit_18.Reg_1bit_4.inverter_2.nmos.4 550 360
n data[4] gnd Reg_32bit_18.Reg_1bit_4.net_3 24 100
| device Reg_32bit_18.Reg_1bit_4.inverter_2.pmos.1 550 200
p data[4] vdd Reg_32bit_18.Reg_1bit_4.net_3 24 200
| device Reg_32bit_18.Reg_1bit_4.inverter_2.pmos.2 550 200
p data[4] vdd Reg_32bit_18.Reg_1bit_4.net_3 24 200
| device Reg_32bit_18.Reg_1bit_4.inverter_2.pmos.3 550 200
p data[4] vdd Reg_32bit_18.Reg_1bit_4.net_3 24 200
| device Reg_32bit_18.Reg_1bit_4.inverter_2.pmos.4 550 200
p data[4] vdd Reg_32bit_18.Reg_1bit_4.net_3 24 200
| end Reg_32bit_18.Reg_1bit_4.inverter_2
| device Reg_32bit_18.Reg_1bit_4.nmos_1 730 230
n inR1[19] Reg_32bit_18.Reg_1bit_4.net_2 out1[4] 24 100
| device Reg_32bit_18.Reg_1bit_4.nmos_2 730 360
n inR2[19] Reg_32bit_18.Reg_1bit_4.net_2 out2[4] 24 100
| end Reg_32bit_18.Reg_1bit_4
| begin Reg_32bit_18.Reg_1bit_5 510 750
| begin Reg_32bit_18.Reg_1bit_5.inverter 560 210
| device Reg_32bit_18.Reg_1bit_5.inverter.nmos 550 360
n Reg_32bit_18.Reg_1bit_5.net_2 gnd Reg_32bit_18.Reg_1bit_5.net_1 24 100
| device Reg_32bit_18.Reg_1bit_5.inverter.pmos 550 200
p Reg_32bit_18.Reg_1bit_5.net_2 vdd Reg_32bit_18.Reg_1bit_5.net_1 24 200
| end Reg_32bit_18.Reg_1bit_5.inverter
| device Reg_32bit_18.Reg_1bit_5.nmos.1 390 260
n w[19] Reg_32bit_18.Reg_1bit_5.net_3 Reg_32bit_18.Reg_1bit_5.net_1 24 100
| device Reg_32bit_18.Reg_1bit_5.nmos.2 390 260
n w[19] Reg_32bit_18.Reg_1bit_5.net_3 Reg_32bit_18.Reg_1bit_5.net_1 24 100
| device Reg_32bit_18.Reg_1bit_5.nmos.3 390 260
n w[19] Reg_32bit_18.Reg_1bit_5.net_3 Reg_32bit_18.Reg_1bit_5.net_1 24 100
| device Reg_32bit_18.Reg_1bit_5.nmos.4 390 260
n w[19] Reg_32bit_18.Reg_1bit_5.net_3 Reg_32bit_18.Reg_1bit_5.net_1 24 100
| begin Reg_32bit_18.Reg_1bit_5.inverter_1 550 380
| device Reg_32bit_18.Reg_1bit_5.inverter_1.nmos.1 550 360
n Reg_32bit_18.Reg_1bit_5.net_1 gnd Reg_32bit_18.Reg_1bit_5.net_2 24 100
| device Reg_32bit_18.Reg_1bit_5.inverter_1.nmos.2 550 360
n Reg_32bit_18.Reg_1bit_5.net_1 gnd Reg_32bit_18.Reg_1bit_5.net_2 24 100
| device Reg_32bit_18.Reg_1bit_5.inverter_1.nmos.3 550 360
n Reg_32bit_18.Reg_1bit_5.net_1 gnd Reg_32bit_18.Reg_1bit_5.net_2 24 100
| device Reg_32bit_18.Reg_1bit_5.inverter_1.nmos.4 550 360
n Reg_32bit_18.Reg_1bit_5.net_1 gnd Reg_32bit_18.Reg_1bit_5.net_2 24 100
| device Reg_32bit_18.Reg_1bit_5.inverter_1.pmos.1 550 200
p Reg_32bit_18.Reg_1bit_5.net_1 vdd Reg_32bit_18.Reg_1bit_5.net_2 24 200
| device Reg_32bit_18.Reg_1bit_5.inverter_1.pmos.2 550 200
p Reg_32bit_18.Reg_1bit_5.net_1 vdd Reg_32bit_18.Reg_1bit_5.net_2 24 200
| device Reg_32bit_18.Reg_1bit_5.inverter_1.pmos.3 550 200
p Reg_32bit_18.Reg_1bit_5.net_1 vdd Reg_32bit_18.Reg_1bit_5.net_2 24 200
| device Reg_32bit_18.Reg_1bit_5.inverter_1.pmos.4 550 200
p Reg_32bit_18.Reg_1bit_5.net_1 vdd Reg_32bit_18.Reg_1bit_5.net_2 24 200
| end Reg_32bit_18.Reg_1bit_5.inverter_1
| begin Reg_32bit_18.Reg_1bit_5.inverter_2 290 260
| device Reg_32bit_18.Reg_1bit_5.inverter_2.nmos.1 550 360
n data[5] gnd Reg_32bit_18.Reg_1bit_5.net_3 24 100
| device Reg_32bit_18.Reg_1bit_5.inverter_2.nmos.2 550 360
n data[5] gnd Reg_32bit_18.Reg_1bit_5.net_3 24 100
| device Reg_32bit_18.Reg_1bit_5.inverter_2.nmos.3 550 360
n data[5] gnd Reg_32bit_18.Reg_1bit_5.net_3 24 100
| device Reg_32bit_18.Reg_1bit_5.inverter_2.nmos.4 550 360
n data[5] gnd Reg_32bit_18.Reg_1bit_5.net_3 24 100
| device Reg_32bit_18.Reg_1bit_5.inverter_2.pmos.1 550 200
p data[5] vdd Reg_32bit_18.Reg_1bit_5.net_3 24 200
| device Reg_32bit_18.Reg_1bit_5.inverter_2.pmos.2 550 200
p data[5] vdd Reg_32bit_18.Reg_1bit_5.net_3 24 200
| device Reg_32bit_18.Reg_1bit_5.inverter_2.pmos.3 550 200
p data[5] vdd Reg_32bit_18.Reg_1bit_5.net_3 24 200
| device Reg_32bit_18.Reg_1bit_5.inverter_2.pmos.4 550 200
p data[5] vdd Reg_32bit_18.Reg_1bit_5.net_3 24 200
| end Reg_32bit_18.Reg_1bit_5.inverter_2
| device Reg_32bit_18.Reg_1bit_5.nmos_1 730 230
n inR1[19] Reg_32bit_18.Reg_1bit_5.net_2 out1[5] 24 100
| device Reg_32bit_18.Reg_1bit_5.nmos_2 730 360
n inR2[19] Reg_32bit_18.Reg_1bit_5.net_2 out2[5] 24 100
| end Reg_32bit_18.Reg_1bit_5
| begin Reg_32bit_18.Reg_1bit_6 510 880
| begin Reg_32bit_18.Reg_1bit_6.inverter 560 210
| device Reg_32bit_18.Reg_1bit_6.inverter.nmos 550 360
n Reg_32bit_18.Reg_1bit_6.net_2 gnd Reg_32bit_18.Reg_1bit_6.net_1 24 100
| device Reg_32bit_18.Reg_1bit_6.inverter.pmos 550 200
p Reg_32bit_18.Reg_1bit_6.net_2 vdd Reg_32bit_18.Reg_1bit_6.net_1 24 200
| end Reg_32bit_18.Reg_1bit_6.inverter
| device Reg_32bit_18.Reg_1bit_6.nmos.1 390 260
n w[19] Reg_32bit_18.Reg_1bit_6.net_3 Reg_32bit_18.Reg_1bit_6.net_1 24 100
| device Reg_32bit_18.Reg_1bit_6.nmos.2 390 260
n w[19] Reg_32bit_18.Reg_1bit_6.net_3 Reg_32bit_18.Reg_1bit_6.net_1 24 100
| device Reg_32bit_18.Reg_1bit_6.nmos.3 390 260
n w[19] Reg_32bit_18.Reg_1bit_6.net_3 Reg_32bit_18.Reg_1bit_6.net_1 24 100
| device Reg_32bit_18.Reg_1bit_6.nmos.4 390 260
n w[19] Reg_32bit_18.Reg_1bit_6.net_3 Reg_32bit_18.Reg_1bit_6.net_1 24 100
| begin Reg_32bit_18.Reg_1bit_6.inverter_1 550 380
| device Reg_32bit_18.Reg_1bit_6.inverter_1.nmos.1 550 360
n Reg_32bit_18.Reg_1bit_6.net_1 gnd Reg_32bit_18.Reg_1bit_6.net_2 24 100
| device Reg_32bit_18.Reg_1bit_6.inverter_1.nmos.2 550 360
n Reg_32bit_18.Reg_1bit_6.net_1 gnd Reg_32bit_18.Reg_1bit_6.net_2 24 100
| device Reg_32bit_18.Reg_1bit_6.inverter_1.nmos.3 550 360
n Reg_32bit_18.Reg_1bit_6.net_1 gnd Reg_32bit_18.Reg_1bit_6.net_2 24 100
| device Reg_32bit_18.Reg_1bit_6.inverter_1.nmos.4 550 360
n Reg_32bit_18.Reg_1bit_6.net_1 gnd Reg_32bit_18.Reg_1bit_6.net_2 24 100
| device Reg_32bit_18.Reg_1bit_6.inverter_1.pmos.1 550 200
p Reg_32bit_18.Reg_1bit_6.net_1 vdd Reg_32bit_18.Reg_1bit_6.net_2 24 200
| device Reg_32bit_18.Reg_1bit_6.inverter_1.pmos.2 550 200
p Reg_32bit_18.Reg_1bit_6.net_1 vdd Reg_32bit_18.Reg_1bit_6.net_2 24 200
| device Reg_32bit_18.Reg_1bit_6.inverter_1.pmos.3 550 200
p Reg_32bit_18.Reg_1bit_6.net_1 vdd Reg_32bit_18.Reg_1bit_6.net_2 24 200
| device Reg_32bit_18.Reg_1bit_6.inverter_1.pmos.4 550 200
p Reg_32bit_18.Reg_1bit_6.net_1 vdd Reg_32bit_18.Reg_1bit_6.net_2 24 200
| end Reg_32bit_18.Reg_1bit_6.inverter_1
| begin Reg_32bit_18.Reg_1bit_6.inverter_2 290 260
| device Reg_32bit_18.Reg_1bit_6.inverter_2.nmos.1 550 360
n data[6] gnd Reg_32bit_18.Reg_1bit_6.net_3 24 100
| device Reg_32bit_18.Reg_1bit_6.inverter_2.nmos.2 550 360
n data[6] gnd Reg_32bit_18.Reg_1bit_6.net_3 24 100
| device Reg_32bit_18.Reg_1bit_6.inverter_2.nmos.3 550 360
n data[6] gnd Reg_32bit_18.Reg_1bit_6.net_3 24 100
| device Reg_32bit_18.Reg_1bit_6.inverter_2.nmos.4 550 360
n data[6] gnd Reg_32bit_18.Reg_1bit_6.net_3 24 100
| device Reg_32bit_18.Reg_1bit_6.inverter_2.pmos.1 550 200
p data[6] vdd Reg_32bit_18.Reg_1bit_6.net_3 24 200
| device Reg_32bit_18.Reg_1bit_6.inverter_2.pmos.2 550 200
p data[6] vdd Reg_32bit_18.Reg_1bit_6.net_3 24 200
| device Reg_32bit_18.Reg_1bit_6.inverter_2.pmos.3 550 200
p data[6] vdd Reg_32bit_18.Reg_1bit_6.net_3 24 200
| device Reg_32bit_18.Reg_1bit_6.inverter_2.pmos.4 550 200
p data[6] vdd Reg_32bit_18.Reg_1bit_6.net_3 24 200
| end Reg_32bit_18.Reg_1bit_6.inverter_2
| device Reg_32bit_18.Reg_1bit_6.nmos_1 730 230
n inR1[19] Reg_32bit_18.Reg_1bit_6.net_2 out1[6] 24 100
| device Reg_32bit_18.Reg_1bit_6.nmos_2 730 360
n inR2[19] Reg_32bit_18.Reg_1bit_6.net_2 out2[6] 24 100
| end Reg_32bit_18.Reg_1bit_6
| begin Reg_32bit_18.Reg_1bit_7 510 1010
| begin Reg_32bit_18.Reg_1bit_7.inverter 560 210
| device Reg_32bit_18.Reg_1bit_7.inverter.nmos 550 360
n Reg_32bit_18.Reg_1bit_7.net_2 gnd Reg_32bit_18.Reg_1bit_7.net_1 24 100
| device Reg_32bit_18.Reg_1bit_7.inverter.pmos 550 200
p Reg_32bit_18.Reg_1bit_7.net_2 vdd Reg_32bit_18.Reg_1bit_7.net_1 24 200
| end Reg_32bit_18.Reg_1bit_7.inverter
| device Reg_32bit_18.Reg_1bit_7.nmos.1 390 260
n w[19] Reg_32bit_18.Reg_1bit_7.net_3 Reg_32bit_18.Reg_1bit_7.net_1 24 100
| device Reg_32bit_18.Reg_1bit_7.nmos.2 390 260
n w[19] Reg_32bit_18.Reg_1bit_7.net_3 Reg_32bit_18.Reg_1bit_7.net_1 24 100
| device Reg_32bit_18.Reg_1bit_7.nmos.3 390 260
n w[19] Reg_32bit_18.Reg_1bit_7.net_3 Reg_32bit_18.Reg_1bit_7.net_1 24 100
| device Reg_32bit_18.Reg_1bit_7.nmos.4 390 260
n w[19] Reg_32bit_18.Reg_1bit_7.net_3 Reg_32bit_18.Reg_1bit_7.net_1 24 100
| begin Reg_32bit_18.Reg_1bit_7.inverter_1 550 380
| device Reg_32bit_18.Reg_1bit_7.inverter_1.nmos.1 550 360
n Reg_32bit_18.Reg_1bit_7.net_1 gnd Reg_32bit_18.Reg_1bit_7.net_2 24 100
| device Reg_32bit_18.Reg_1bit_7.inverter_1.nmos.2 550 360
n Reg_32bit_18.Reg_1bit_7.net_1 gnd Reg_32bit_18.Reg_1bit_7.net_2 24 100
| device Reg_32bit_18.Reg_1bit_7.inverter_1.nmos.3 550 360
n Reg_32bit_18.Reg_1bit_7.net_1 gnd Reg_32bit_18.Reg_1bit_7.net_2 24 100
| device Reg_32bit_18.Reg_1bit_7.inverter_1.nmos.4 550 360
n Reg_32bit_18.Reg_1bit_7.net_1 gnd Reg_32bit_18.Reg_1bit_7.net_2 24 100
| device Reg_32bit_18.Reg_1bit_7.inverter_1.pmos.1 550 200
p Reg_32bit_18.Reg_1bit_7.net_1 vdd Reg_32bit_18.Reg_1bit_7.net_2 24 200
| device Reg_32bit_18.Reg_1bit_7.inverter_1.pmos.2 550 200
p Reg_32bit_18.Reg_1bit_7.net_1 vdd Reg_32bit_18.Reg_1bit_7.net_2 24 200
| device Reg_32bit_18.Reg_1bit_7.inverter_1.pmos.3 550 200
p Reg_32bit_18.Reg_1bit_7.net_1 vdd Reg_32bit_18.Reg_1bit_7.net_2 24 200
| device Reg_32bit_18.Reg_1bit_7.inverter_1.pmos.4 550 200
p Reg_32bit_18.Reg_1bit_7.net_1 vdd Reg_32bit_18.Reg_1bit_7.net_2 24 200
| end Reg_32bit_18.Reg_1bit_7.inverter_1
| begin Reg_32bit_18.Reg_1bit_7.inverter_2 290 260
| device Reg_32bit_18.Reg_1bit_7.inverter_2.nmos.1 550 360
n data[7] gnd Reg_32bit_18.Reg_1bit_7.net_3 24 100
| device Reg_32bit_18.Reg_1bit_7.inverter_2.nmos.2 550 360
n data[7] gnd Reg_32bit_18.Reg_1bit_7.net_3 24 100
| device Reg_32bit_18.Reg_1bit_7.inverter_2.nmos.3 550 360
n data[7] gnd Reg_32bit_18.Reg_1bit_7.net_3 24 100
| device Reg_32bit_18.Reg_1bit_7.inverter_2.nmos.4 550 360
n data[7] gnd Reg_32bit_18.Reg_1bit_7.net_3 24 100
| device Reg_32bit_18.Reg_1bit_7.inverter_2.pmos.1 550 200
p data[7] vdd Reg_32bit_18.Reg_1bit_7.net_3 24 200
| device Reg_32bit_18.Reg_1bit_7.inverter_2.pmos.2 550 200
p data[7] vdd Reg_32bit_18.Reg_1bit_7.net_3 24 200
| device Reg_32bit_18.Reg_1bit_7.inverter_2.pmos.3 550 200
p data[7] vdd Reg_32bit_18.Reg_1bit_7.net_3 24 200
| device Reg_32bit_18.Reg_1bit_7.inverter_2.pmos.4 550 200
p data[7] vdd Reg_32bit_18.Reg_1bit_7.net_3 24 200
| end Reg_32bit_18.Reg_1bit_7.inverter_2
| device Reg_32bit_18.Reg_1bit_7.nmos_1 730 230
n inR1[19] Reg_32bit_18.Reg_1bit_7.net_2 out1[7] 24 100
| device Reg_32bit_18.Reg_1bit_7.nmos_2 730 360
n inR2[19] Reg_32bit_18.Reg_1bit_7.net_2 out2[7] 24 100
| end Reg_32bit_18.Reg_1bit_7
| begin Reg_32bit_18.Reg_1bit_8 510 1150
| begin Reg_32bit_18.Reg_1bit_8.inverter 560 210
| device Reg_32bit_18.Reg_1bit_8.inverter.nmos 550 360
n Reg_32bit_18.Reg_1bit_8.net_2 gnd Reg_32bit_18.Reg_1bit_8.net_1 24 100
| device Reg_32bit_18.Reg_1bit_8.inverter.pmos 550 200
p Reg_32bit_18.Reg_1bit_8.net_2 vdd Reg_32bit_18.Reg_1bit_8.net_1 24 200
| end Reg_32bit_18.Reg_1bit_8.inverter
| device Reg_32bit_18.Reg_1bit_8.nmos.1 390 260
n w[19] Reg_32bit_18.Reg_1bit_8.net_3 Reg_32bit_18.Reg_1bit_8.net_1 24 100
| device Reg_32bit_18.Reg_1bit_8.nmos.2 390 260
n w[19] Reg_32bit_18.Reg_1bit_8.net_3 Reg_32bit_18.Reg_1bit_8.net_1 24 100
| device Reg_32bit_18.Reg_1bit_8.nmos.3 390 260
n w[19] Reg_32bit_18.Reg_1bit_8.net_3 Reg_32bit_18.Reg_1bit_8.net_1 24 100
| device Reg_32bit_18.Reg_1bit_8.nmos.4 390 260
n w[19] Reg_32bit_18.Reg_1bit_8.net_3 Reg_32bit_18.Reg_1bit_8.net_1 24 100
| begin Reg_32bit_18.Reg_1bit_8.inverter_1 550 380
| device Reg_32bit_18.Reg_1bit_8.inverter_1.nmos.1 550 360
n Reg_32bit_18.Reg_1bit_8.net_1 gnd Reg_32bit_18.Reg_1bit_8.net_2 24 100
| device Reg_32bit_18.Reg_1bit_8.inverter_1.nmos.2 550 360
n Reg_32bit_18.Reg_1bit_8.net_1 gnd Reg_32bit_18.Reg_1bit_8.net_2 24 100
| device Reg_32bit_18.Reg_1bit_8.inverter_1.nmos.3 550 360
n Reg_32bit_18.Reg_1bit_8.net_1 gnd Reg_32bit_18.Reg_1bit_8.net_2 24 100
| device Reg_32bit_18.Reg_1bit_8.inverter_1.nmos.4 550 360
n Reg_32bit_18.Reg_1bit_8.net_1 gnd Reg_32bit_18.Reg_1bit_8.net_2 24 100
| device Reg_32bit_18.Reg_1bit_8.inverter_1.pmos.1 550 200
p Reg_32bit_18.Reg_1bit_8.net_1 vdd Reg_32bit_18.Reg_1bit_8.net_2 24 200
| device Reg_32bit_18.Reg_1bit_8.inverter_1.pmos.2 550 200
p Reg_32bit_18.Reg_1bit_8.net_1 vdd Reg_32bit_18.Reg_1bit_8.net_2 24 200
| device Reg_32bit_18.Reg_1bit_8.inverter_1.pmos.3 550 200
p Reg_32bit_18.Reg_1bit_8.net_1 vdd Reg_32bit_18.Reg_1bit_8.net_2 24 200
| device Reg_32bit_18.Reg_1bit_8.inverter_1.pmos.4 550 200
p Reg_32bit_18.Reg_1bit_8.net_1 vdd Reg_32bit_18.Reg_1bit_8.net_2 24 200
| end Reg_32bit_18.Reg_1bit_8.inverter_1
| begin Reg_32bit_18.Reg_1bit_8.inverter_2 290 260
| device Reg_32bit_18.Reg_1bit_8.inverter_2.nmos.1 550 360
n data[8] gnd Reg_32bit_18.Reg_1bit_8.net_3 24 100
| device Reg_32bit_18.Reg_1bit_8.inverter_2.nmos.2 550 360
n data[8] gnd Reg_32bit_18.Reg_1bit_8.net_3 24 100
| device Reg_32bit_18.Reg_1bit_8.inverter_2.nmos.3 550 360
n data[8] gnd Reg_32bit_18.Reg_1bit_8.net_3 24 100
| device Reg_32bit_18.Reg_1bit_8.inverter_2.nmos.4 550 360
n data[8] gnd Reg_32bit_18.Reg_1bit_8.net_3 24 100
| device Reg_32bit_18.Reg_1bit_8.inverter_2.pmos.1 550 200
p data[8] vdd Reg_32bit_18.Reg_1bit_8.net_3 24 200
| device Reg_32bit_18.Reg_1bit_8.inverter_2.pmos.2 550 200
p data[8] vdd Reg_32bit_18.Reg_1bit_8.net_3 24 200
| device Reg_32bit_18.Reg_1bit_8.inverter_2.pmos.3 550 200
p data[8] vdd Reg_32bit_18.Reg_1bit_8.net_3 24 200
| device Reg_32bit_18.Reg_1bit_8.inverter_2.pmos.4 550 200
p data[8] vdd Reg_32bit_18.Reg_1bit_8.net_3 24 200
| end Reg_32bit_18.Reg_1bit_8.inverter_2
| device Reg_32bit_18.Reg_1bit_8.nmos_1 730 230
n inR1[19] Reg_32bit_18.Reg_1bit_8.net_2 out1[8] 24 100
| device Reg_32bit_18.Reg_1bit_8.nmos_2 730 360
n inR2[19] Reg_32bit_18.Reg_1bit_8.net_2 out2[8] 24 100
| end Reg_32bit_18.Reg_1bit_8
| begin Reg_32bit_18.Reg_1bit_9 510 1280
| begin Reg_32bit_18.Reg_1bit_9.inverter 560 210
| device Reg_32bit_18.Reg_1bit_9.inverter.nmos 550 360
n Reg_32bit_18.Reg_1bit_9.net_2 gnd Reg_32bit_18.Reg_1bit_9.net_1 24 100
| device Reg_32bit_18.Reg_1bit_9.inverter.pmos 550 200
p Reg_32bit_18.Reg_1bit_9.net_2 vdd Reg_32bit_18.Reg_1bit_9.net_1 24 200
| end Reg_32bit_18.Reg_1bit_9.inverter
| device Reg_32bit_18.Reg_1bit_9.nmos.1 390 260
n w[19] Reg_32bit_18.Reg_1bit_9.net_3 Reg_32bit_18.Reg_1bit_9.net_1 24 100
| device Reg_32bit_18.Reg_1bit_9.nmos.2 390 260
n w[19] Reg_32bit_18.Reg_1bit_9.net_3 Reg_32bit_18.Reg_1bit_9.net_1 24 100
| device Reg_32bit_18.Reg_1bit_9.nmos.3 390 260
n w[19] Reg_32bit_18.Reg_1bit_9.net_3 Reg_32bit_18.Reg_1bit_9.net_1 24 100
| device Reg_32bit_18.Reg_1bit_9.nmos.4 390 260
n w[19] Reg_32bit_18.Reg_1bit_9.net_3 Reg_32bit_18.Reg_1bit_9.net_1 24 100
| begin Reg_32bit_18.Reg_1bit_9.inverter_1 550 380
| device Reg_32bit_18.Reg_1bit_9.inverter_1.nmos.1 550 360
n Reg_32bit_18.Reg_1bit_9.net_1 gnd Reg_32bit_18.Reg_1bit_9.net_2 24 100
| device Reg_32bit_18.Reg_1bit_9.inverter_1.nmos.2 550 360
n Reg_32bit_18.Reg_1bit_9.net_1 gnd Reg_32bit_18.Reg_1bit_9.net_2 24 100
| device Reg_32bit_18.Reg_1bit_9.inverter_1.nmos.3 550 360
n Reg_32bit_18.Reg_1bit_9.net_1 gnd Reg_32bit_18.Reg_1bit_9.net_2 24 100
| device Reg_32bit_18.Reg_1bit_9.inverter_1.nmos.4 550 360
n Reg_32bit_18.Reg_1bit_9.net_1 gnd Reg_32bit_18.Reg_1bit_9.net_2 24 100
| device Reg_32bit_18.Reg_1bit_9.inverter_1.pmos.1 550 200
p Reg_32bit_18.Reg_1bit_9.net_1 vdd Reg_32bit_18.Reg_1bit_9.net_2 24 200
| device Reg_32bit_18.Reg_1bit_9.inverter_1.pmos.2 550 200
p Reg_32bit_18.Reg_1bit_9.net_1 vdd Reg_32bit_18.Reg_1bit_9.net_2 24 200
| device Reg_32bit_18.Reg_1bit_9.inverter_1.pmos.3 550 200
p Reg_32bit_18.Reg_1bit_9.net_1 vdd Reg_32bit_18.Reg_1bit_9.net_2 24 200
| device Reg_32bit_18.Reg_1bit_9.inverter_1.pmos.4 550 200
p Reg_32bit_18.Reg_1bit_9.net_1 vdd Reg_32bit_18.Reg_1bit_9.net_2 24 200
| end Reg_32bit_18.Reg_1bit_9.inverter_1
| begin Reg_32bit_18.Reg_1bit_9.inverter_2 290 260
| device Reg_32bit_18.Reg_1bit_9.inverter_2.nmos.1 550 360
n data[9] gnd Reg_32bit_18.Reg_1bit_9.net_3 24 100
| device Reg_32bit_18.Reg_1bit_9.inverter_2.nmos.2 550 360
n data[9] gnd Reg_32bit_18.Reg_1bit_9.net_3 24 100
| device Reg_32bit_18.Reg_1bit_9.inverter_2.nmos.3 550 360
n data[9] gnd Reg_32bit_18.Reg_1bit_9.net_3 24 100
| device Reg_32bit_18.Reg_1bit_9.inverter_2.nmos.4 550 360
n data[9] gnd Reg_32bit_18.Reg_1bit_9.net_3 24 100
| device Reg_32bit_18.Reg_1bit_9.inverter_2.pmos.1 550 200
p data[9] vdd Reg_32bit_18.Reg_1bit_9.net_3 24 200
| device Reg_32bit_18.Reg_1bit_9.inverter_2.pmos.2 550 200
p data[9] vdd Reg_32bit_18.Reg_1bit_9.net_3 24 200
| device Reg_32bit_18.Reg_1bit_9.inverter_2.pmos.3 550 200
p data[9] vdd Reg_32bit_18.Reg_1bit_9.net_3 24 200
| device Reg_32bit_18.Reg_1bit_9.inverter_2.pmos.4 550 200
p data[9] vdd Reg_32bit_18.Reg_1bit_9.net_3 24 200
| end Reg_32bit_18.Reg_1bit_9.inverter_2
| device Reg_32bit_18.Reg_1bit_9.nmos_1 730 230
n inR1[19] Reg_32bit_18.Reg_1bit_9.net_2 out1[9] 24 100
| device Reg_32bit_18.Reg_1bit_9.nmos_2 730 360
n inR2[19] Reg_32bit_18.Reg_1bit_9.net_2 out2[9] 24 100
| end Reg_32bit_18.Reg_1bit_9
| begin Reg_32bit_18.Reg_1bit_10 510 1410
| begin Reg_32bit_18.Reg_1bit_10.inverter 560 210
| device Reg_32bit_18.Reg_1bit_10.inverter.nmos 550 360
n Reg_32bit_18.Reg_1bit_10.net_2 gnd Reg_32bit_18.Reg_1bit_10.net_1 24 100
| device Reg_32bit_18.Reg_1bit_10.inverter.pmos 550 200
p Reg_32bit_18.Reg_1bit_10.net_2 vdd Reg_32bit_18.Reg_1bit_10.net_1 24 200
| end Reg_32bit_18.Reg_1bit_10.inverter
| device Reg_32bit_18.Reg_1bit_10.nmos.1 390 260
n w[19] Reg_32bit_18.Reg_1bit_10.net_3 Reg_32bit_18.Reg_1bit_10.net_1 24 100
| device Reg_32bit_18.Reg_1bit_10.nmos.2 390 260
n w[19] Reg_32bit_18.Reg_1bit_10.net_3 Reg_32bit_18.Reg_1bit_10.net_1 24 100
| device Reg_32bit_18.Reg_1bit_10.nmos.3 390 260
n w[19] Reg_32bit_18.Reg_1bit_10.net_3 Reg_32bit_18.Reg_1bit_10.net_1 24 100
| device Reg_32bit_18.Reg_1bit_10.nmos.4 390 260
n w[19] Reg_32bit_18.Reg_1bit_10.net_3 Reg_32bit_18.Reg_1bit_10.net_1 24 100
| begin Reg_32bit_18.Reg_1bit_10.inverter_1 550 380
| device Reg_32bit_18.Reg_1bit_10.inverter_1.nmos.1 550 360
n Reg_32bit_18.Reg_1bit_10.net_1 gnd Reg_32bit_18.Reg_1bit_10.net_2 24 100
| device Reg_32bit_18.Reg_1bit_10.inverter_1.nmos.2 550 360
n Reg_32bit_18.Reg_1bit_10.net_1 gnd Reg_32bit_18.Reg_1bit_10.net_2 24 100
| device Reg_32bit_18.Reg_1bit_10.inverter_1.nmos.3 550 360
n Reg_32bit_18.Reg_1bit_10.net_1 gnd Reg_32bit_18.Reg_1bit_10.net_2 24 100
| device Reg_32bit_18.Reg_1bit_10.inverter_1.nmos.4 550 360
n Reg_32bit_18.Reg_1bit_10.net_1 gnd Reg_32bit_18.Reg_1bit_10.net_2 24 100
| device Reg_32bit_18.Reg_1bit_10.inverter_1.pmos.1 550 200
p Reg_32bit_18.Reg_1bit_10.net_1 vdd Reg_32bit_18.Reg_1bit_10.net_2 24 200
| device Reg_32bit_18.Reg_1bit_10.inverter_1.pmos.2 550 200
p Reg_32bit_18.Reg_1bit_10.net_1 vdd Reg_32bit_18.Reg_1bit_10.net_2 24 200
| device Reg_32bit_18.Reg_1bit_10.inverter_1.pmos.3 550 200
p Reg_32bit_18.Reg_1bit_10.net_1 vdd Reg_32bit_18.Reg_1bit_10.net_2 24 200
| device Reg_32bit_18.Reg_1bit_10.inverter_1.pmos.4 550 200
p Reg_32bit_18.Reg_1bit_10.net_1 vdd Reg_32bit_18.Reg_1bit_10.net_2 24 200
| end Reg_32bit_18.Reg_1bit_10.inverter_1
| begin Reg_32bit_18.Reg_1bit_10.inverter_2 290 260
| device Reg_32bit_18.Reg_1bit_10.inverter_2.nmos.1 550 360
n data[10] gnd Reg_32bit_18.Reg_1bit_10.net_3 24 100
| device Reg_32bit_18.Reg_1bit_10.inverter_2.nmos.2 550 360
n data[10] gnd Reg_32bit_18.Reg_1bit_10.net_3 24 100
| device Reg_32bit_18.Reg_1bit_10.inverter_2.nmos.3 550 360
n data[10] gnd Reg_32bit_18.Reg_1bit_10.net_3 24 100
| device Reg_32bit_18.Reg_1bit_10.inverter_2.nmos.4 550 360
n data[10] gnd Reg_32bit_18.Reg_1bit_10.net_3 24 100
| device Reg_32bit_18.Reg_1bit_10.inverter_2.pmos.1 550 200
p data[10] vdd Reg_32bit_18.Reg_1bit_10.net_3 24 200
| device Reg_32bit_18.Reg_1bit_10.inverter_2.pmos.2 550 200
p data[10] vdd Reg_32bit_18.Reg_1bit_10.net_3 24 200
| device Reg_32bit_18.Reg_1bit_10.inverter_2.pmos.3 550 200
p data[10] vdd Reg_32bit_18.Reg_1bit_10.net_3 24 200
| device Reg_32bit_18.Reg_1bit_10.inverter_2.pmos.4 550 200
p data[10] vdd Reg_32bit_18.Reg_1bit_10.net_3 24 200
| end Reg_32bit_18.Reg_1bit_10.inverter_2
| device Reg_32bit_18.Reg_1bit_10.nmos_1 730 230
n inR1[19] Reg_32bit_18.Reg_1bit_10.net_2 out1[10] 24 100
| device Reg_32bit_18.Reg_1bit_10.nmos_2 730 360
n inR2[19] Reg_32bit_18.Reg_1bit_10.net_2 out2[10] 24 100
| end Reg_32bit_18.Reg_1bit_10
| begin Reg_32bit_18.Reg_1bit_11 510 1540
| begin Reg_32bit_18.Reg_1bit_11.inverter 560 210
| device Reg_32bit_18.Reg_1bit_11.inverter.nmos 550 360
n Reg_32bit_18.Reg_1bit_11.net_2 gnd Reg_32bit_18.Reg_1bit_11.net_1 24 100
| device Reg_32bit_18.Reg_1bit_11.inverter.pmos 550 200
p Reg_32bit_18.Reg_1bit_11.net_2 vdd Reg_32bit_18.Reg_1bit_11.net_1 24 200
| end Reg_32bit_18.Reg_1bit_11.inverter
| device Reg_32bit_18.Reg_1bit_11.nmos.1 390 260
n w[19] Reg_32bit_18.Reg_1bit_11.net_3 Reg_32bit_18.Reg_1bit_11.net_1 24 100
| device Reg_32bit_18.Reg_1bit_11.nmos.2 390 260
n w[19] Reg_32bit_18.Reg_1bit_11.net_3 Reg_32bit_18.Reg_1bit_11.net_1 24 100
| device Reg_32bit_18.Reg_1bit_11.nmos.3 390 260
n w[19] Reg_32bit_18.Reg_1bit_11.net_3 Reg_32bit_18.Reg_1bit_11.net_1 24 100
| device Reg_32bit_18.Reg_1bit_11.nmos.4 390 260
n w[19] Reg_32bit_18.Reg_1bit_11.net_3 Reg_32bit_18.Reg_1bit_11.net_1 24 100
| begin Reg_32bit_18.Reg_1bit_11.inverter_1 550 380
| device Reg_32bit_18.Reg_1bit_11.inverter_1.nmos.1 550 360
n Reg_32bit_18.Reg_1bit_11.net_1 gnd Reg_32bit_18.Reg_1bit_11.net_2 24 100
| device Reg_32bit_18.Reg_1bit_11.inverter_1.nmos.2 550 360
n Reg_32bit_18.Reg_1bit_11.net_1 gnd Reg_32bit_18.Reg_1bit_11.net_2 24 100
| device Reg_32bit_18.Reg_1bit_11.inverter_1.nmos.3 550 360
n Reg_32bit_18.Reg_1bit_11.net_1 gnd Reg_32bit_18.Reg_1bit_11.net_2 24 100
| device Reg_32bit_18.Reg_1bit_11.inverter_1.nmos.4 550 360
n Reg_32bit_18.Reg_1bit_11.net_1 gnd Reg_32bit_18.Reg_1bit_11.net_2 24 100
| device Reg_32bit_18.Reg_1bit_11.inverter_1.pmos.1 550 200
p Reg_32bit_18.Reg_1bit_11.net_1 vdd Reg_32bit_18.Reg_1bit_11.net_2 24 200
| device Reg_32bit_18.Reg_1bit_11.inverter_1.pmos.2 550 200
p Reg_32bit_18.Reg_1bit_11.net_1 vdd Reg_32bit_18.Reg_1bit_11.net_2 24 200
| device Reg_32bit_18.Reg_1bit_11.inverter_1.pmos.3 550 200
p Reg_32bit_18.Reg_1bit_11.net_1 vdd Reg_32bit_18.Reg_1bit_11.net_2 24 200
| device Reg_32bit_18.Reg_1bit_11.inverter_1.pmos.4 550 200
p Reg_32bit_18.Reg_1bit_11.net_1 vdd Reg_32bit_18.Reg_1bit_11.net_2 24 200
| end Reg_32bit_18.Reg_1bit_11.inverter_1
| begin Reg_32bit_18.Reg_1bit_11.inverter_2 290 260
| device Reg_32bit_18.Reg_1bit_11.inverter_2.nmos.1 550 360
n data[11] gnd Reg_32bit_18.Reg_1bit_11.net_3 24 100
| device Reg_32bit_18.Reg_1bit_11.inverter_2.nmos.2 550 360
n data[11] gnd Reg_32bit_18.Reg_1bit_11.net_3 24 100
| device Reg_32bit_18.Reg_1bit_11.inverter_2.nmos.3 550 360
n data[11] gnd Reg_32bit_18.Reg_1bit_11.net_3 24 100
| device Reg_32bit_18.Reg_1bit_11.inverter_2.nmos.4 550 360
n data[11] gnd Reg_32bit_18.Reg_1bit_11.net_3 24 100
| device Reg_32bit_18.Reg_1bit_11.inverter_2.pmos.1 550 200
p data[11] vdd Reg_32bit_18.Reg_1bit_11.net_3 24 200
| device Reg_32bit_18.Reg_1bit_11.inverter_2.pmos.2 550 200
p data[11] vdd Reg_32bit_18.Reg_1bit_11.net_3 24 200
| device Reg_32bit_18.Reg_1bit_11.inverter_2.pmos.3 550 200
p data[11] vdd Reg_32bit_18.Reg_1bit_11.net_3 24 200
| device Reg_32bit_18.Reg_1bit_11.inverter_2.pmos.4 550 200
p data[11] vdd Reg_32bit_18.Reg_1bit_11.net_3 24 200
| end Reg_32bit_18.Reg_1bit_11.inverter_2
| device Reg_32bit_18.Reg_1bit_11.nmos_1 730 230
n inR1[19] Reg_32bit_18.Reg_1bit_11.net_2 out1[11] 24 100
| device Reg_32bit_18.Reg_1bit_11.nmos_2 730 360
n inR2[19] Reg_32bit_18.Reg_1bit_11.net_2 out2[11] 24 100
| end Reg_32bit_18.Reg_1bit_11
| begin Reg_32bit_18.Reg_1bit_12 510 1670
| begin Reg_32bit_18.Reg_1bit_12.inverter 560 210
| device Reg_32bit_18.Reg_1bit_12.inverter.nmos 550 360
n Reg_32bit_18.Reg_1bit_12.net_2 gnd Reg_32bit_18.Reg_1bit_12.net_1 24 100
| device Reg_32bit_18.Reg_1bit_12.inverter.pmos 550 200
p Reg_32bit_18.Reg_1bit_12.net_2 vdd Reg_32bit_18.Reg_1bit_12.net_1 24 200
| end Reg_32bit_18.Reg_1bit_12.inverter
| device Reg_32bit_18.Reg_1bit_12.nmos.1 390 260
n w[19] Reg_32bit_18.Reg_1bit_12.net_3 Reg_32bit_18.Reg_1bit_12.net_1 24 100
| device Reg_32bit_18.Reg_1bit_12.nmos.2 390 260
n w[19] Reg_32bit_18.Reg_1bit_12.net_3 Reg_32bit_18.Reg_1bit_12.net_1 24 100
| device Reg_32bit_18.Reg_1bit_12.nmos.3 390 260
n w[19] Reg_32bit_18.Reg_1bit_12.net_3 Reg_32bit_18.Reg_1bit_12.net_1 24 100
| device Reg_32bit_18.Reg_1bit_12.nmos.4 390 260
n w[19] Reg_32bit_18.Reg_1bit_12.net_3 Reg_32bit_18.Reg_1bit_12.net_1 24 100
| begin Reg_32bit_18.Reg_1bit_12.inverter_1 550 380
| device Reg_32bit_18.Reg_1bit_12.inverter_1.nmos.1 550 360
n Reg_32bit_18.Reg_1bit_12.net_1 gnd Reg_32bit_18.Reg_1bit_12.net_2 24 100
| device Reg_32bit_18.Reg_1bit_12.inverter_1.nmos.2 550 360
n Reg_32bit_18.Reg_1bit_12.net_1 gnd Reg_32bit_18.Reg_1bit_12.net_2 24 100
| device Reg_32bit_18.Reg_1bit_12.inverter_1.nmos.3 550 360
n Reg_32bit_18.Reg_1bit_12.net_1 gnd Reg_32bit_18.Reg_1bit_12.net_2 24 100
| device Reg_32bit_18.Reg_1bit_12.inverter_1.nmos.4 550 360
n Reg_32bit_18.Reg_1bit_12.net_1 gnd Reg_32bit_18.Reg_1bit_12.net_2 24 100
| device Reg_32bit_18.Reg_1bit_12.inverter_1.pmos.1 550 200
p Reg_32bit_18.Reg_1bit_12.net_1 vdd Reg_32bit_18.Reg_1bit_12.net_2 24 200
| device Reg_32bit_18.Reg_1bit_12.inverter_1.pmos.2 550 200
p Reg_32bit_18.Reg_1bit_12.net_1 vdd Reg_32bit_18.Reg_1bit_12.net_2 24 200
| device Reg_32bit_18.Reg_1bit_12.inverter_1.pmos.3 550 200
p Reg_32bit_18.Reg_1bit_12.net_1 vdd Reg_32bit_18.Reg_1bit_12.net_2 24 200
| device Reg_32bit_18.Reg_1bit_12.inverter_1.pmos.4 550 200
p Reg_32bit_18.Reg_1bit_12.net_1 vdd Reg_32bit_18.Reg_1bit_12.net_2 24 200
| end Reg_32bit_18.Reg_1bit_12.inverter_1
| begin Reg_32bit_18.Reg_1bit_12.inverter_2 290 260
| device Reg_32bit_18.Reg_1bit_12.inverter_2.nmos.1 550 360
n data[12] gnd Reg_32bit_18.Reg_1bit_12.net_3 24 100
| device Reg_32bit_18.Reg_1bit_12.inverter_2.nmos.2 550 360
n data[12] gnd Reg_32bit_18.Reg_1bit_12.net_3 24 100
| device Reg_32bit_18.Reg_1bit_12.inverter_2.nmos.3 550 360
n data[12] gnd Reg_32bit_18.Reg_1bit_12.net_3 24 100
| device Reg_32bit_18.Reg_1bit_12.inverter_2.nmos.4 550 360
n data[12] gnd Reg_32bit_18.Reg_1bit_12.net_3 24 100
| device Reg_32bit_18.Reg_1bit_12.inverter_2.pmos.1 550 200
p data[12] vdd Reg_32bit_18.Reg_1bit_12.net_3 24 200
| device Reg_32bit_18.Reg_1bit_12.inverter_2.pmos.2 550 200
p data[12] vdd Reg_32bit_18.Reg_1bit_12.net_3 24 200
| device Reg_32bit_18.Reg_1bit_12.inverter_2.pmos.3 550 200
p data[12] vdd Reg_32bit_18.Reg_1bit_12.net_3 24 200
| device Reg_32bit_18.Reg_1bit_12.inverter_2.pmos.4 550 200
p data[12] vdd Reg_32bit_18.Reg_1bit_12.net_3 24 200
| end Reg_32bit_18.Reg_1bit_12.inverter_2
| device Reg_32bit_18.Reg_1bit_12.nmos_1 730 230
n inR1[19] Reg_32bit_18.Reg_1bit_12.net_2 out1[12] 24 100
| device Reg_32bit_18.Reg_1bit_12.nmos_2 730 360
n inR2[19] Reg_32bit_18.Reg_1bit_12.net_2 out2[12] 24 100
| end Reg_32bit_18.Reg_1bit_12
| begin Reg_32bit_18.Reg_1bit_13 510 1800
| begin Reg_32bit_18.Reg_1bit_13.inverter 560 210
| device Reg_32bit_18.Reg_1bit_13.inverter.nmos 550 360
n Reg_32bit_18.Reg_1bit_13.net_2 gnd Reg_32bit_18.Reg_1bit_13.net_1 24 100
| device Reg_32bit_18.Reg_1bit_13.inverter.pmos 550 200
p Reg_32bit_18.Reg_1bit_13.net_2 vdd Reg_32bit_18.Reg_1bit_13.net_1 24 200
| end Reg_32bit_18.Reg_1bit_13.inverter
| device Reg_32bit_18.Reg_1bit_13.nmos.1 390 260
n w[19] Reg_32bit_18.Reg_1bit_13.net_3 Reg_32bit_18.Reg_1bit_13.net_1 24 100
| device Reg_32bit_18.Reg_1bit_13.nmos.2 390 260
n w[19] Reg_32bit_18.Reg_1bit_13.net_3 Reg_32bit_18.Reg_1bit_13.net_1 24 100
| device Reg_32bit_18.Reg_1bit_13.nmos.3 390 260
n w[19] Reg_32bit_18.Reg_1bit_13.net_3 Reg_32bit_18.Reg_1bit_13.net_1 24 100
| device Reg_32bit_18.Reg_1bit_13.nmos.4 390 260
n w[19] Reg_32bit_18.Reg_1bit_13.net_3 Reg_32bit_18.Reg_1bit_13.net_1 24 100
| begin Reg_32bit_18.Reg_1bit_13.inverter_1 550 380
| device Reg_32bit_18.Reg_1bit_13.inverter_1.nmos.1 550 360
n Reg_32bit_18.Reg_1bit_13.net_1 gnd Reg_32bit_18.Reg_1bit_13.net_2 24 100
| device Reg_32bit_18.Reg_1bit_13.inverter_1.nmos.2 550 360
n Reg_32bit_18.Reg_1bit_13.net_1 gnd Reg_32bit_18.Reg_1bit_13.net_2 24 100
| device Reg_32bit_18.Reg_1bit_13.inverter_1.nmos.3 550 360
n Reg_32bit_18.Reg_1bit_13.net_1 gnd Reg_32bit_18.Reg_1bit_13.net_2 24 100
| device Reg_32bit_18.Reg_1bit_13.inverter_1.nmos.4 550 360
n Reg_32bit_18.Reg_1bit_13.net_1 gnd Reg_32bit_18.Reg_1bit_13.net_2 24 100
| device Reg_32bit_18.Reg_1bit_13.inverter_1.pmos.1 550 200
p Reg_32bit_18.Reg_1bit_13.net_1 vdd Reg_32bit_18.Reg_1bit_13.net_2 24 200
| device Reg_32bit_18.Reg_1bit_13.inverter_1.pmos.2 550 200
p Reg_32bit_18.Reg_1bit_13.net_1 vdd Reg_32bit_18.Reg_1bit_13.net_2 24 200
| device Reg_32bit_18.Reg_1bit_13.inverter_1.pmos.3 550 200
p Reg_32bit_18.Reg_1bit_13.net_1 vdd Reg_32bit_18.Reg_1bit_13.net_2 24 200
| device Reg_32bit_18.Reg_1bit_13.inverter_1.pmos.4 550 200
p Reg_32bit_18.Reg_1bit_13.net_1 vdd Reg_32bit_18.Reg_1bit_13.net_2 24 200
| end Reg_32bit_18.Reg_1bit_13.inverter_1
| begin Reg_32bit_18.Reg_1bit_13.inverter_2 290 260
| device Reg_32bit_18.Reg_1bit_13.inverter_2.nmos.1 550 360
n data[13] gnd Reg_32bit_18.Reg_1bit_13.net_3 24 100
| device Reg_32bit_18.Reg_1bit_13.inverter_2.nmos.2 550 360
n data[13] gnd Reg_32bit_18.Reg_1bit_13.net_3 24 100
| device Reg_32bit_18.Reg_1bit_13.inverter_2.nmos.3 550 360
n data[13] gnd Reg_32bit_18.Reg_1bit_13.net_3 24 100
| device Reg_32bit_18.Reg_1bit_13.inverter_2.nmos.4 550 360
n data[13] gnd Reg_32bit_18.Reg_1bit_13.net_3 24 100
| device Reg_32bit_18.Reg_1bit_13.inverter_2.pmos.1 550 200
p data[13] vdd Reg_32bit_18.Reg_1bit_13.net_3 24 200
| device Reg_32bit_18.Reg_1bit_13.inverter_2.pmos.2 550 200
p data[13] vdd Reg_32bit_18.Reg_1bit_13.net_3 24 200
| device Reg_32bit_18.Reg_1bit_13.inverter_2.pmos.3 550 200
p data[13] vdd Reg_32bit_18.Reg_1bit_13.net_3 24 200
| device Reg_32bit_18.Reg_1bit_13.inverter_2.pmos.4 550 200
p data[13] vdd Reg_32bit_18.Reg_1bit_13.net_3 24 200
| end Reg_32bit_18.Reg_1bit_13.inverter_2
| device Reg_32bit_18.Reg_1bit_13.nmos_1 730 230
n inR1[19] Reg_32bit_18.Reg_1bit_13.net_2 out1[13] 24 100
| device Reg_32bit_18.Reg_1bit_13.nmos_2 730 360
n inR2[19] Reg_32bit_18.Reg_1bit_13.net_2 out2[13] 24 100
| end Reg_32bit_18.Reg_1bit_13
| begin Reg_32bit_18.Reg_1bit_14 510 1930
| begin Reg_32bit_18.Reg_1bit_14.inverter 560 210
| device Reg_32bit_18.Reg_1bit_14.inverter.nmos 550 360
n Reg_32bit_18.Reg_1bit_14.net_2 gnd Reg_32bit_18.Reg_1bit_14.net_1 24 100
| device Reg_32bit_18.Reg_1bit_14.inverter.pmos 550 200
p Reg_32bit_18.Reg_1bit_14.net_2 vdd Reg_32bit_18.Reg_1bit_14.net_1 24 200
| end Reg_32bit_18.Reg_1bit_14.inverter
| device Reg_32bit_18.Reg_1bit_14.nmos.1 390 260
n w[19] Reg_32bit_18.Reg_1bit_14.net_3 Reg_32bit_18.Reg_1bit_14.net_1 24 100
| device Reg_32bit_18.Reg_1bit_14.nmos.2 390 260
n w[19] Reg_32bit_18.Reg_1bit_14.net_3 Reg_32bit_18.Reg_1bit_14.net_1 24 100
| device Reg_32bit_18.Reg_1bit_14.nmos.3 390 260
n w[19] Reg_32bit_18.Reg_1bit_14.net_3 Reg_32bit_18.Reg_1bit_14.net_1 24 100
| device Reg_32bit_18.Reg_1bit_14.nmos.4 390 260
n w[19] Reg_32bit_18.Reg_1bit_14.net_3 Reg_32bit_18.Reg_1bit_14.net_1 24 100
| begin Reg_32bit_18.Reg_1bit_14.inverter_1 550 380
| device Reg_32bit_18.Reg_1bit_14.inverter_1.nmos.1 550 360
n Reg_32bit_18.Reg_1bit_14.net_1 gnd Reg_32bit_18.Reg_1bit_14.net_2 24 100
| device Reg_32bit_18.Reg_1bit_14.inverter_1.nmos.2 550 360
n Reg_32bit_18.Reg_1bit_14.net_1 gnd Reg_32bit_18.Reg_1bit_14.net_2 24 100
| device Reg_32bit_18.Reg_1bit_14.inverter_1.nmos.3 550 360
n Reg_32bit_18.Reg_1bit_14.net_1 gnd Reg_32bit_18.Reg_1bit_14.net_2 24 100
| device Reg_32bit_18.Reg_1bit_14.inverter_1.nmos.4 550 360
n Reg_32bit_18.Reg_1bit_14.net_1 gnd Reg_32bit_18.Reg_1bit_14.net_2 24 100
| device Reg_32bit_18.Reg_1bit_14.inverter_1.pmos.1 550 200
p Reg_32bit_18.Reg_1bit_14.net_1 vdd Reg_32bit_18.Reg_1bit_14.net_2 24 200
| device Reg_32bit_18.Reg_1bit_14.inverter_1.pmos.2 550 200
p Reg_32bit_18.Reg_1bit_14.net_1 vdd Reg_32bit_18.Reg_1bit_14.net_2 24 200
| device Reg_32bit_18.Reg_1bit_14.inverter_1.pmos.3 550 200
p Reg_32bit_18.Reg_1bit_14.net_1 vdd Reg_32bit_18.Reg_1bit_14.net_2 24 200
| device Reg_32bit_18.Reg_1bit_14.inverter_1.pmos.4 550 200
p Reg_32bit_18.Reg_1bit_14.net_1 vdd Reg_32bit_18.Reg_1bit_14.net_2 24 200
| end Reg_32bit_18.Reg_1bit_14.inverter_1
| begin Reg_32bit_18.Reg_1bit_14.inverter_2 290 260
| device Reg_32bit_18.Reg_1bit_14.inverter_2.nmos.1 550 360
n data[14] gnd Reg_32bit_18.Reg_1bit_14.net_3 24 100
| device Reg_32bit_18.Reg_1bit_14.inverter_2.nmos.2 550 360
n data[14] gnd Reg_32bit_18.Reg_1bit_14.net_3 24 100
| device Reg_32bit_18.Reg_1bit_14.inverter_2.nmos.3 550 360
n data[14] gnd Reg_32bit_18.Reg_1bit_14.net_3 24 100
| device Reg_32bit_18.Reg_1bit_14.inverter_2.nmos.4 550 360
n data[14] gnd Reg_32bit_18.Reg_1bit_14.net_3 24 100
| device Reg_32bit_18.Reg_1bit_14.inverter_2.pmos.1 550 200
p data[14] vdd Reg_32bit_18.Reg_1bit_14.net_3 24 200
| device Reg_32bit_18.Reg_1bit_14.inverter_2.pmos.2 550 200
p data[14] vdd Reg_32bit_18.Reg_1bit_14.net_3 24 200
| device Reg_32bit_18.Reg_1bit_14.inverter_2.pmos.3 550 200
p data[14] vdd Reg_32bit_18.Reg_1bit_14.net_3 24 200
| device Reg_32bit_18.Reg_1bit_14.inverter_2.pmos.4 550 200
p data[14] vdd Reg_32bit_18.Reg_1bit_14.net_3 24 200
| end Reg_32bit_18.Reg_1bit_14.inverter_2
| device Reg_32bit_18.Reg_1bit_14.nmos_1 730 230
n inR1[19] Reg_32bit_18.Reg_1bit_14.net_2 out1[14] 24 100
| device Reg_32bit_18.Reg_1bit_14.nmos_2 730 360
n inR2[19] Reg_32bit_18.Reg_1bit_14.net_2 out2[14] 24 100
| end Reg_32bit_18.Reg_1bit_14
| begin Reg_32bit_18.Reg_1bit_15 510 2060
| begin Reg_32bit_18.Reg_1bit_15.inverter 560 210
| device Reg_32bit_18.Reg_1bit_15.inverter.nmos 550 360
n Reg_32bit_18.Reg_1bit_15.net_2 gnd Reg_32bit_18.Reg_1bit_15.net_1 24 100
| device Reg_32bit_18.Reg_1bit_15.inverter.pmos 550 200
p Reg_32bit_18.Reg_1bit_15.net_2 vdd Reg_32bit_18.Reg_1bit_15.net_1 24 200
| end Reg_32bit_18.Reg_1bit_15.inverter
| device Reg_32bit_18.Reg_1bit_15.nmos.1 390 260
n w[19] Reg_32bit_18.Reg_1bit_15.net_3 Reg_32bit_18.Reg_1bit_15.net_1 24 100
| device Reg_32bit_18.Reg_1bit_15.nmos.2 390 260
n w[19] Reg_32bit_18.Reg_1bit_15.net_3 Reg_32bit_18.Reg_1bit_15.net_1 24 100
| device Reg_32bit_18.Reg_1bit_15.nmos.3 390 260
n w[19] Reg_32bit_18.Reg_1bit_15.net_3 Reg_32bit_18.Reg_1bit_15.net_1 24 100
| device Reg_32bit_18.Reg_1bit_15.nmos.4 390 260
n w[19] Reg_32bit_18.Reg_1bit_15.net_3 Reg_32bit_18.Reg_1bit_15.net_1 24 100
| begin Reg_32bit_18.Reg_1bit_15.inverter_1 550 380
| device Reg_32bit_18.Reg_1bit_15.inverter_1.nmos.1 550 360
n Reg_32bit_18.Reg_1bit_15.net_1 gnd Reg_32bit_18.Reg_1bit_15.net_2 24 100
| device Reg_32bit_18.Reg_1bit_15.inverter_1.nmos.2 550 360
n Reg_32bit_18.Reg_1bit_15.net_1 gnd Reg_32bit_18.Reg_1bit_15.net_2 24 100
| device Reg_32bit_18.Reg_1bit_15.inverter_1.nmos.3 550 360
n Reg_32bit_18.Reg_1bit_15.net_1 gnd Reg_32bit_18.Reg_1bit_15.net_2 24 100
| device Reg_32bit_18.Reg_1bit_15.inverter_1.nmos.4 550 360
n Reg_32bit_18.Reg_1bit_15.net_1 gnd Reg_32bit_18.Reg_1bit_15.net_2 24 100
| device Reg_32bit_18.Reg_1bit_15.inverter_1.pmos.1 550 200
p Reg_32bit_18.Reg_1bit_15.net_1 vdd Reg_32bit_18.Reg_1bit_15.net_2 24 200
| device Reg_32bit_18.Reg_1bit_15.inverter_1.pmos.2 550 200
p Reg_32bit_18.Reg_1bit_15.net_1 vdd Reg_32bit_18.Reg_1bit_15.net_2 24 200
| device Reg_32bit_18.Reg_1bit_15.inverter_1.pmos.3 550 200
p Reg_32bit_18.Reg_1bit_15.net_1 vdd Reg_32bit_18.Reg_1bit_15.net_2 24 200
| device Reg_32bit_18.Reg_1bit_15.inverter_1.pmos.4 550 200
p Reg_32bit_18.Reg_1bit_15.net_1 vdd Reg_32bit_18.Reg_1bit_15.net_2 24 200
| end Reg_32bit_18.Reg_1bit_15.inverter_1
| begin Reg_32bit_18.Reg_1bit_15.inverter_2 290 260
| device Reg_32bit_18.Reg_1bit_15.inverter_2.nmos.1 550 360
n data[15] gnd Reg_32bit_18.Reg_1bit_15.net_3 24 100
| device Reg_32bit_18.Reg_1bit_15.inverter_2.nmos.2 550 360
n data[15] gnd Reg_32bit_18.Reg_1bit_15.net_3 24 100
| device Reg_32bit_18.Reg_1bit_15.inverter_2.nmos.3 550 360
n data[15] gnd Reg_32bit_18.Reg_1bit_15.net_3 24 100
| device Reg_32bit_18.Reg_1bit_15.inverter_2.nmos.4 550 360
n data[15] gnd Reg_32bit_18.Reg_1bit_15.net_3 24 100
| device Reg_32bit_18.Reg_1bit_15.inverter_2.pmos.1 550 200
p data[15] vdd Reg_32bit_18.Reg_1bit_15.net_3 24 200
| device Reg_32bit_18.Reg_1bit_15.inverter_2.pmos.2 550 200
p data[15] vdd Reg_32bit_18.Reg_1bit_15.net_3 24 200
| device Reg_32bit_18.Reg_1bit_15.inverter_2.pmos.3 550 200
p data[15] vdd Reg_32bit_18.Reg_1bit_15.net_3 24 200
| device Reg_32bit_18.Reg_1bit_15.inverter_2.pmos.4 550 200
p data[15] vdd Reg_32bit_18.Reg_1bit_15.net_3 24 200
| end Reg_32bit_18.Reg_1bit_15.inverter_2
| device Reg_32bit_18.Reg_1bit_15.nmos_1 730 230
n inR1[19] Reg_32bit_18.Reg_1bit_15.net_2 out1[15] 24 100
| device Reg_32bit_18.Reg_1bit_15.nmos_2 730 360
n inR2[19] Reg_32bit_18.Reg_1bit_15.net_2 out2[15] 24 100
| end Reg_32bit_18.Reg_1bit_15
| begin Reg_32bit_18.Reg_1bit_16 510 2200
| begin Reg_32bit_18.Reg_1bit_16.inverter 560 210
| device Reg_32bit_18.Reg_1bit_16.inverter.nmos 550 360
n Reg_32bit_18.Reg_1bit_16.net_2 gnd Reg_32bit_18.Reg_1bit_16.net_1 24 100
| device Reg_32bit_18.Reg_1bit_16.inverter.pmos 550 200
p Reg_32bit_18.Reg_1bit_16.net_2 vdd Reg_32bit_18.Reg_1bit_16.net_1 24 200
| end Reg_32bit_18.Reg_1bit_16.inverter
| device Reg_32bit_18.Reg_1bit_16.nmos.1 390 260
n w[19] Reg_32bit_18.Reg_1bit_16.net_3 Reg_32bit_18.Reg_1bit_16.net_1 24 100
| device Reg_32bit_18.Reg_1bit_16.nmos.2 390 260
n w[19] Reg_32bit_18.Reg_1bit_16.net_3 Reg_32bit_18.Reg_1bit_16.net_1 24 100
| device Reg_32bit_18.Reg_1bit_16.nmos.3 390 260
n w[19] Reg_32bit_18.Reg_1bit_16.net_3 Reg_32bit_18.Reg_1bit_16.net_1 24 100
| device Reg_32bit_18.Reg_1bit_16.nmos.4 390 260
n w[19] Reg_32bit_18.Reg_1bit_16.net_3 Reg_32bit_18.Reg_1bit_16.net_1 24 100
| begin Reg_32bit_18.Reg_1bit_16.inverter_1 550 380
| device Reg_32bit_18.Reg_1bit_16.inverter_1.nmos.1 550 360
n Reg_32bit_18.Reg_1bit_16.net_1 gnd Reg_32bit_18.Reg_1bit_16.net_2 24 100
| device Reg_32bit_18.Reg_1bit_16.inverter_1.nmos.2 550 360
n Reg_32bit_18.Reg_1bit_16.net_1 gnd Reg_32bit_18.Reg_1bit_16.net_2 24 100
| device Reg_32bit_18.Reg_1bit_16.inverter_1.nmos.3 550 360
n Reg_32bit_18.Reg_1bit_16.net_1 gnd Reg_32bit_18.Reg_1bit_16.net_2 24 100
| device Reg_32bit_18.Reg_1bit_16.inverter_1.nmos.4 550 360
n Reg_32bit_18.Reg_1bit_16.net_1 gnd Reg_32bit_18.Reg_1bit_16.net_2 24 100
| device Reg_32bit_18.Reg_1bit_16.inverter_1.pmos.1 550 200
p Reg_32bit_18.Reg_1bit_16.net_1 vdd Reg_32bit_18.Reg_1bit_16.net_2 24 200
| device Reg_32bit_18.Reg_1bit_16.inverter_1.pmos.2 550 200
p Reg_32bit_18.Reg_1bit_16.net_1 vdd Reg_32bit_18.Reg_1bit_16.net_2 24 200
| device Reg_32bit_18.Reg_1bit_16.inverter_1.pmos.3 550 200
p Reg_32bit_18.Reg_1bit_16.net_1 vdd Reg_32bit_18.Reg_1bit_16.net_2 24 200
| device Reg_32bit_18.Reg_1bit_16.inverter_1.pmos.4 550 200
p Reg_32bit_18.Reg_1bit_16.net_1 vdd Reg_32bit_18.Reg_1bit_16.net_2 24 200
| end Reg_32bit_18.Reg_1bit_16.inverter_1
| begin Reg_32bit_18.Reg_1bit_16.inverter_2 290 260
| device Reg_32bit_18.Reg_1bit_16.inverter_2.nmos.1 550 360
n data[16] gnd Reg_32bit_18.Reg_1bit_16.net_3 24 100
| device Reg_32bit_18.Reg_1bit_16.inverter_2.nmos.2 550 360
n data[16] gnd Reg_32bit_18.Reg_1bit_16.net_3 24 100
| device Reg_32bit_18.Reg_1bit_16.inverter_2.nmos.3 550 360
n data[16] gnd Reg_32bit_18.Reg_1bit_16.net_3 24 100
| device Reg_32bit_18.Reg_1bit_16.inverter_2.nmos.4 550 360
n data[16] gnd Reg_32bit_18.Reg_1bit_16.net_3 24 100
| device Reg_32bit_18.Reg_1bit_16.inverter_2.pmos.1 550 200
p data[16] vdd Reg_32bit_18.Reg_1bit_16.net_3 24 200
| device Reg_32bit_18.Reg_1bit_16.inverter_2.pmos.2 550 200
p data[16] vdd Reg_32bit_18.Reg_1bit_16.net_3 24 200
| device Reg_32bit_18.Reg_1bit_16.inverter_2.pmos.3 550 200
p data[16] vdd Reg_32bit_18.Reg_1bit_16.net_3 24 200
| device Reg_32bit_18.Reg_1bit_16.inverter_2.pmos.4 550 200
p data[16] vdd Reg_32bit_18.Reg_1bit_16.net_3 24 200
| end Reg_32bit_18.Reg_1bit_16.inverter_2
| device Reg_32bit_18.Reg_1bit_16.nmos_1 730 230
n inR1[19] Reg_32bit_18.Reg_1bit_16.net_2 out1[16] 24 100
| device Reg_32bit_18.Reg_1bit_16.nmos_2 730 360
n inR2[19] Reg_32bit_18.Reg_1bit_16.net_2 out2[16] 24 100
| end Reg_32bit_18.Reg_1bit_16
| begin Reg_32bit_18.Reg_1bit_17 510 2330
| begin Reg_32bit_18.Reg_1bit_17.inverter 560 210
| device Reg_32bit_18.Reg_1bit_17.inverter.nmos 550 360
n Reg_32bit_18.Reg_1bit_17.net_2 gnd Reg_32bit_18.Reg_1bit_17.net_1 24 100
| device Reg_32bit_18.Reg_1bit_17.inverter.pmos 550 200
p Reg_32bit_18.Reg_1bit_17.net_2 vdd Reg_32bit_18.Reg_1bit_17.net_1 24 200
| end Reg_32bit_18.Reg_1bit_17.inverter
| device Reg_32bit_18.Reg_1bit_17.nmos.1 390 260
n w[19] Reg_32bit_18.Reg_1bit_17.net_3 Reg_32bit_18.Reg_1bit_17.net_1 24 100
| device Reg_32bit_18.Reg_1bit_17.nmos.2 390 260
n w[19] Reg_32bit_18.Reg_1bit_17.net_3 Reg_32bit_18.Reg_1bit_17.net_1 24 100
| device Reg_32bit_18.Reg_1bit_17.nmos.3 390 260
n w[19] Reg_32bit_18.Reg_1bit_17.net_3 Reg_32bit_18.Reg_1bit_17.net_1 24 100
| device Reg_32bit_18.Reg_1bit_17.nmos.4 390 260
n w[19] Reg_32bit_18.Reg_1bit_17.net_3 Reg_32bit_18.Reg_1bit_17.net_1 24 100
| begin Reg_32bit_18.Reg_1bit_17.inverter_1 550 380
| device Reg_32bit_18.Reg_1bit_17.inverter_1.nmos.1 550 360
n Reg_32bit_18.Reg_1bit_17.net_1 gnd Reg_32bit_18.Reg_1bit_17.net_2 24 100
| device Reg_32bit_18.Reg_1bit_17.inverter_1.nmos.2 550 360
n Reg_32bit_18.Reg_1bit_17.net_1 gnd Reg_32bit_18.Reg_1bit_17.net_2 24 100
| device Reg_32bit_18.Reg_1bit_17.inverter_1.nmos.3 550 360
n Reg_32bit_18.Reg_1bit_17.net_1 gnd Reg_32bit_18.Reg_1bit_17.net_2 24 100
| device Reg_32bit_18.Reg_1bit_17.inverter_1.nmos.4 550 360
n Reg_32bit_18.Reg_1bit_17.net_1 gnd Reg_32bit_18.Reg_1bit_17.net_2 24 100
| device Reg_32bit_18.Reg_1bit_17.inverter_1.pmos.1 550 200
p Reg_32bit_18.Reg_1bit_17.net_1 vdd Reg_32bit_18.Reg_1bit_17.net_2 24 200
| device Reg_32bit_18.Reg_1bit_17.inverter_1.pmos.2 550 200
p Reg_32bit_18.Reg_1bit_17.net_1 vdd Reg_32bit_18.Reg_1bit_17.net_2 24 200
| device Reg_32bit_18.Reg_1bit_17.inverter_1.pmos.3 550 200
p Reg_32bit_18.Reg_1bit_17.net_1 vdd Reg_32bit_18.Reg_1bit_17.net_2 24 200
| device Reg_32bit_18.Reg_1bit_17.inverter_1.pmos.4 550 200
p Reg_32bit_18.Reg_1bit_17.net_1 vdd Reg_32bit_18.Reg_1bit_17.net_2 24 200
| end Reg_32bit_18.Reg_1bit_17.inverter_1
| begin Reg_32bit_18.Reg_1bit_17.inverter_2 290 260
| device Reg_32bit_18.Reg_1bit_17.inverter_2.nmos.1 550 360
n data[17] gnd Reg_32bit_18.Reg_1bit_17.net_3 24 100
| device Reg_32bit_18.Reg_1bit_17.inverter_2.nmos.2 550 360
n data[17] gnd Reg_32bit_18.Reg_1bit_17.net_3 24 100
| device Reg_32bit_18.Reg_1bit_17.inverter_2.nmos.3 550 360
n data[17] gnd Reg_32bit_18.Reg_1bit_17.net_3 24 100
| device Reg_32bit_18.Reg_1bit_17.inverter_2.nmos.4 550 360
n data[17] gnd Reg_32bit_18.Reg_1bit_17.net_3 24 100
| device Reg_32bit_18.Reg_1bit_17.inverter_2.pmos.1 550 200
p data[17] vdd Reg_32bit_18.Reg_1bit_17.net_3 24 200
| device Reg_32bit_18.Reg_1bit_17.inverter_2.pmos.2 550 200
p data[17] vdd Reg_32bit_18.Reg_1bit_17.net_3 24 200
| device Reg_32bit_18.Reg_1bit_17.inverter_2.pmos.3 550 200
p data[17] vdd Reg_32bit_18.Reg_1bit_17.net_3 24 200
| device Reg_32bit_18.Reg_1bit_17.inverter_2.pmos.4 550 200
p data[17] vdd Reg_32bit_18.Reg_1bit_17.net_3 24 200
| end Reg_32bit_18.Reg_1bit_17.inverter_2
| device Reg_32bit_18.Reg_1bit_17.nmos_1 730 230
n inR1[19] Reg_32bit_18.Reg_1bit_17.net_2 out1[17] 24 100
| device Reg_32bit_18.Reg_1bit_17.nmos_2 730 360
n inR2[19] Reg_32bit_18.Reg_1bit_17.net_2 out2[17] 24 100
| end Reg_32bit_18.Reg_1bit_17
| begin Reg_32bit_18.Reg_1bit_18 510 2460
| begin Reg_32bit_18.Reg_1bit_18.inverter 560 210
| device Reg_32bit_18.Reg_1bit_18.inverter.nmos 550 360
n Reg_32bit_18.Reg_1bit_18.net_2 gnd Reg_32bit_18.Reg_1bit_18.net_1 24 100
| device Reg_32bit_18.Reg_1bit_18.inverter.pmos 550 200
p Reg_32bit_18.Reg_1bit_18.net_2 vdd Reg_32bit_18.Reg_1bit_18.net_1 24 200
| end Reg_32bit_18.Reg_1bit_18.inverter
| device Reg_32bit_18.Reg_1bit_18.nmos.1 390 260
n w[19] Reg_32bit_18.Reg_1bit_18.net_3 Reg_32bit_18.Reg_1bit_18.net_1 24 100
| device Reg_32bit_18.Reg_1bit_18.nmos.2 390 260
n w[19] Reg_32bit_18.Reg_1bit_18.net_3 Reg_32bit_18.Reg_1bit_18.net_1 24 100
| device Reg_32bit_18.Reg_1bit_18.nmos.3 390 260
n w[19] Reg_32bit_18.Reg_1bit_18.net_3 Reg_32bit_18.Reg_1bit_18.net_1 24 100
| device Reg_32bit_18.Reg_1bit_18.nmos.4 390 260
n w[19] Reg_32bit_18.Reg_1bit_18.net_3 Reg_32bit_18.Reg_1bit_18.net_1 24 100
| begin Reg_32bit_18.Reg_1bit_18.inverter_1 550 380
| device Reg_32bit_18.Reg_1bit_18.inverter_1.nmos.1 550 360
n Reg_32bit_18.Reg_1bit_18.net_1 gnd Reg_32bit_18.Reg_1bit_18.net_2 24 100
| device Reg_32bit_18.Reg_1bit_18.inverter_1.nmos.2 550 360
n Reg_32bit_18.Reg_1bit_18.net_1 gnd Reg_32bit_18.Reg_1bit_18.net_2 24 100
| device Reg_32bit_18.Reg_1bit_18.inverter_1.nmos.3 550 360
n Reg_32bit_18.Reg_1bit_18.net_1 gnd Reg_32bit_18.Reg_1bit_18.net_2 24 100
| device Reg_32bit_18.Reg_1bit_18.inverter_1.nmos.4 550 360
n Reg_32bit_18.Reg_1bit_18.net_1 gnd Reg_32bit_18.Reg_1bit_18.net_2 24 100
| device Reg_32bit_18.Reg_1bit_18.inverter_1.pmos.1 550 200
p Reg_32bit_18.Reg_1bit_18.net_1 vdd Reg_32bit_18.Reg_1bit_18.net_2 24 200
| device Reg_32bit_18.Reg_1bit_18.inverter_1.pmos.2 550 200
p Reg_32bit_18.Reg_1bit_18.net_1 vdd Reg_32bit_18.Reg_1bit_18.net_2 24 200
| device Reg_32bit_18.Reg_1bit_18.inverter_1.pmos.3 550 200
p Reg_32bit_18.Reg_1bit_18.net_1 vdd Reg_32bit_18.Reg_1bit_18.net_2 24 200
| device Reg_32bit_18.Reg_1bit_18.inverter_1.pmos.4 550 200
p Reg_32bit_18.Reg_1bit_18.net_1 vdd Reg_32bit_18.Reg_1bit_18.net_2 24 200
| end Reg_32bit_18.Reg_1bit_18.inverter_1
| begin Reg_32bit_18.Reg_1bit_18.inverter_2 290 260
| device Reg_32bit_18.Reg_1bit_18.inverter_2.nmos.1 550 360
n data[18] gnd Reg_32bit_18.Reg_1bit_18.net_3 24 100
| device Reg_32bit_18.Reg_1bit_18.inverter_2.nmos.2 550 360
n data[18] gnd Reg_32bit_18.Reg_1bit_18.net_3 24 100
| device Reg_32bit_18.Reg_1bit_18.inverter_2.nmos.3 550 360
n data[18] gnd Reg_32bit_18.Reg_1bit_18.net_3 24 100
| device Reg_32bit_18.Reg_1bit_18.inverter_2.nmos.4 550 360
n data[18] gnd Reg_32bit_18.Reg_1bit_18.net_3 24 100
| device Reg_32bit_18.Reg_1bit_18.inverter_2.pmos.1 550 200
p data[18] vdd Reg_32bit_18.Reg_1bit_18.net_3 24 200
| device Reg_32bit_18.Reg_1bit_18.inverter_2.pmos.2 550 200
p data[18] vdd Reg_32bit_18.Reg_1bit_18.net_3 24 200
| device Reg_32bit_18.Reg_1bit_18.inverter_2.pmos.3 550 200
p data[18] vdd Reg_32bit_18.Reg_1bit_18.net_3 24 200
| device Reg_32bit_18.Reg_1bit_18.inverter_2.pmos.4 550 200
p data[18] vdd Reg_32bit_18.Reg_1bit_18.net_3 24 200
| end Reg_32bit_18.Reg_1bit_18.inverter_2
| device Reg_32bit_18.Reg_1bit_18.nmos_1 730 230
n inR1[19] Reg_32bit_18.Reg_1bit_18.net_2 out1[18] 24 100
| device Reg_32bit_18.Reg_1bit_18.nmos_2 730 360
n inR2[19] Reg_32bit_18.Reg_1bit_18.net_2 out2[18] 24 100
| end Reg_32bit_18.Reg_1bit_18
| begin Reg_32bit_18.Reg_1bit_19 510 2590
| begin Reg_32bit_18.Reg_1bit_19.inverter 560 210
| device Reg_32bit_18.Reg_1bit_19.inverter.nmos 550 360
n Reg_32bit_18.Reg_1bit_19.net_2 gnd Reg_32bit_18.Reg_1bit_19.net_1 24 100
| device Reg_32bit_18.Reg_1bit_19.inverter.pmos 550 200
p Reg_32bit_18.Reg_1bit_19.net_2 vdd Reg_32bit_18.Reg_1bit_19.net_1 24 200
| end Reg_32bit_18.Reg_1bit_19.inverter
| device Reg_32bit_18.Reg_1bit_19.nmos.1 390 260
n w[19] Reg_32bit_18.Reg_1bit_19.net_3 Reg_32bit_18.Reg_1bit_19.net_1 24 100
| device Reg_32bit_18.Reg_1bit_19.nmos.2 390 260
n w[19] Reg_32bit_18.Reg_1bit_19.net_3 Reg_32bit_18.Reg_1bit_19.net_1 24 100
| device Reg_32bit_18.Reg_1bit_19.nmos.3 390 260
n w[19] Reg_32bit_18.Reg_1bit_19.net_3 Reg_32bit_18.Reg_1bit_19.net_1 24 100
| device Reg_32bit_18.Reg_1bit_19.nmos.4 390 260
n w[19] Reg_32bit_18.Reg_1bit_19.net_3 Reg_32bit_18.Reg_1bit_19.net_1 24 100
| begin Reg_32bit_18.Reg_1bit_19.inverter_1 550 380
| device Reg_32bit_18.Reg_1bit_19.inverter_1.nmos.1 550 360
n Reg_32bit_18.Reg_1bit_19.net_1 gnd Reg_32bit_18.Reg_1bit_19.net_2 24 100
| device Reg_32bit_18.Reg_1bit_19.inverter_1.nmos.2 550 360
n Reg_32bit_18.Reg_1bit_19.net_1 gnd Reg_32bit_18.Reg_1bit_19.net_2 24 100
| device Reg_32bit_18.Reg_1bit_19.inverter_1.nmos.3 550 360
n Reg_32bit_18.Reg_1bit_19.net_1 gnd Reg_32bit_18.Reg_1bit_19.net_2 24 100
| device Reg_32bit_18.Reg_1bit_19.inverter_1.nmos.4 550 360
n Reg_32bit_18.Reg_1bit_19.net_1 gnd Reg_32bit_18.Reg_1bit_19.net_2 24 100
| device Reg_32bit_18.Reg_1bit_19.inverter_1.pmos.1 550 200
p Reg_32bit_18.Reg_1bit_19.net_1 vdd Reg_32bit_18.Reg_1bit_19.net_2 24 200
| device Reg_32bit_18.Reg_1bit_19.inverter_1.pmos.2 550 200
p Reg_32bit_18.Reg_1bit_19.net_1 vdd Reg_32bit_18.Reg_1bit_19.net_2 24 200
| device Reg_32bit_18.Reg_1bit_19.inverter_1.pmos.3 550 200
p Reg_32bit_18.Reg_1bit_19.net_1 vdd Reg_32bit_18.Reg_1bit_19.net_2 24 200
| device Reg_32bit_18.Reg_1bit_19.inverter_1.pmos.4 550 200
p Reg_32bit_18.Reg_1bit_19.net_1 vdd Reg_32bit_18.Reg_1bit_19.net_2 24 200
| end Reg_32bit_18.Reg_1bit_19.inverter_1
| begin Reg_32bit_18.Reg_1bit_19.inverter_2 290 260
| device Reg_32bit_18.Reg_1bit_19.inverter_2.nmos.1 550 360
n data[19] gnd Reg_32bit_18.Reg_1bit_19.net_3 24 100
| device Reg_32bit_18.Reg_1bit_19.inverter_2.nmos.2 550 360
n data[19] gnd Reg_32bit_18.Reg_1bit_19.net_3 24 100
| device Reg_32bit_18.Reg_1bit_19.inverter_2.nmos.3 550 360
n data[19] gnd Reg_32bit_18.Reg_1bit_19.net_3 24 100
| device Reg_32bit_18.Reg_1bit_19.inverter_2.nmos.4 550 360
n data[19] gnd Reg_32bit_18.Reg_1bit_19.net_3 24 100
| device Reg_32bit_18.Reg_1bit_19.inverter_2.pmos.1 550 200
p data[19] vdd Reg_32bit_18.Reg_1bit_19.net_3 24 200
| device Reg_32bit_18.Reg_1bit_19.inverter_2.pmos.2 550 200
p data[19] vdd Reg_32bit_18.Reg_1bit_19.net_3 24 200
| device Reg_32bit_18.Reg_1bit_19.inverter_2.pmos.3 550 200
p data[19] vdd Reg_32bit_18.Reg_1bit_19.net_3 24 200
| device Reg_32bit_18.Reg_1bit_19.inverter_2.pmos.4 550 200
p data[19] vdd Reg_32bit_18.Reg_1bit_19.net_3 24 200
| end Reg_32bit_18.Reg_1bit_19.inverter_2
| device Reg_32bit_18.Reg_1bit_19.nmos_1 730 230
n inR1[19] Reg_32bit_18.Reg_1bit_19.net_2 out1[19] 24 100
| device Reg_32bit_18.Reg_1bit_19.nmos_2 730 360
n inR2[19] Reg_32bit_18.Reg_1bit_19.net_2 out2[19] 24 100
| end Reg_32bit_18.Reg_1bit_19
| begin Reg_32bit_18.Reg_1bit_20 510 2720
| begin Reg_32bit_18.Reg_1bit_20.inverter 560 210
| device Reg_32bit_18.Reg_1bit_20.inverter.nmos 550 360
n Reg_32bit_18.Reg_1bit_20.net_2 gnd Reg_32bit_18.Reg_1bit_20.net_1 24 100
| device Reg_32bit_18.Reg_1bit_20.inverter.pmos 550 200
p Reg_32bit_18.Reg_1bit_20.net_2 vdd Reg_32bit_18.Reg_1bit_20.net_1 24 200
| end Reg_32bit_18.Reg_1bit_20.inverter
| device Reg_32bit_18.Reg_1bit_20.nmos.1 390 260
n w[19] Reg_32bit_18.Reg_1bit_20.net_3 Reg_32bit_18.Reg_1bit_20.net_1 24 100
| device Reg_32bit_18.Reg_1bit_20.nmos.2 390 260
n w[19] Reg_32bit_18.Reg_1bit_20.net_3 Reg_32bit_18.Reg_1bit_20.net_1 24 100
| device Reg_32bit_18.Reg_1bit_20.nmos.3 390 260
n w[19] Reg_32bit_18.Reg_1bit_20.net_3 Reg_32bit_18.Reg_1bit_20.net_1 24 100
| device Reg_32bit_18.Reg_1bit_20.nmos.4 390 260
n w[19] Reg_32bit_18.Reg_1bit_20.net_3 Reg_32bit_18.Reg_1bit_20.net_1 24 100
| begin Reg_32bit_18.Reg_1bit_20.inverter_1 550 380
| device Reg_32bit_18.Reg_1bit_20.inverter_1.nmos.1 550 360
n Reg_32bit_18.Reg_1bit_20.net_1 gnd Reg_32bit_18.Reg_1bit_20.net_2 24 100
| device Reg_32bit_18.Reg_1bit_20.inverter_1.nmos.2 550 360
n Reg_32bit_18.Reg_1bit_20.net_1 gnd Reg_32bit_18.Reg_1bit_20.net_2 24 100
| device Reg_32bit_18.Reg_1bit_20.inverter_1.nmos.3 550 360
n Reg_32bit_18.Reg_1bit_20.net_1 gnd Reg_32bit_18.Reg_1bit_20.net_2 24 100
| device Reg_32bit_18.Reg_1bit_20.inverter_1.nmos.4 550 360
n Reg_32bit_18.Reg_1bit_20.net_1 gnd Reg_32bit_18.Reg_1bit_20.net_2 24 100
| device Reg_32bit_18.Reg_1bit_20.inverter_1.pmos.1 550 200
p Reg_32bit_18.Reg_1bit_20.net_1 vdd Reg_32bit_18.Reg_1bit_20.net_2 24 200
| device Reg_32bit_18.Reg_1bit_20.inverter_1.pmos.2 550 200
p Reg_32bit_18.Reg_1bit_20.net_1 vdd Reg_32bit_18.Reg_1bit_20.net_2 24 200
| device Reg_32bit_18.Reg_1bit_20.inverter_1.pmos.3 550 200
p Reg_32bit_18.Reg_1bit_20.net_1 vdd Reg_32bit_18.Reg_1bit_20.net_2 24 200
| device Reg_32bit_18.Reg_1bit_20.inverter_1.pmos.4 550 200
p Reg_32bit_18.Reg_1bit_20.net_1 vdd Reg_32bit_18.Reg_1bit_20.net_2 24 200
| end Reg_32bit_18.Reg_1bit_20.inverter_1
| begin Reg_32bit_18.Reg_1bit_20.inverter_2 290 260
| device Reg_32bit_18.Reg_1bit_20.inverter_2.nmos.1 550 360
n data[20] gnd Reg_32bit_18.Reg_1bit_20.net_3 24 100
| device Reg_32bit_18.Reg_1bit_20.inverter_2.nmos.2 550 360
n data[20] gnd Reg_32bit_18.Reg_1bit_20.net_3 24 100
| device Reg_32bit_18.Reg_1bit_20.inverter_2.nmos.3 550 360
n data[20] gnd Reg_32bit_18.Reg_1bit_20.net_3 24 100
| device Reg_32bit_18.Reg_1bit_20.inverter_2.nmos.4 550 360
n data[20] gnd Reg_32bit_18.Reg_1bit_20.net_3 24 100
| device Reg_32bit_18.Reg_1bit_20.inverter_2.pmos.1 550 200
p data[20] vdd Reg_32bit_18.Reg_1bit_20.net_3 24 200
| device Reg_32bit_18.Reg_1bit_20.inverter_2.pmos.2 550 200
p data[20] vdd Reg_32bit_18.Reg_1bit_20.net_3 24 200
| device Reg_32bit_18.Reg_1bit_20.inverter_2.pmos.3 550 200
p data[20] vdd Reg_32bit_18.Reg_1bit_20.net_3 24 200
| device Reg_32bit_18.Reg_1bit_20.inverter_2.pmos.4 550 200
p data[20] vdd Reg_32bit_18.Reg_1bit_20.net_3 24 200
| end Reg_32bit_18.Reg_1bit_20.inverter_2
| device Reg_32bit_18.Reg_1bit_20.nmos_1 730 230
n inR1[19] Reg_32bit_18.Reg_1bit_20.net_2 out1[20] 24 100
| device Reg_32bit_18.Reg_1bit_20.nmos_2 730 360
n inR2[19] Reg_32bit_18.Reg_1bit_20.net_2 out2[20] 24 100
| end Reg_32bit_18.Reg_1bit_20
| begin Reg_32bit_18.Reg_1bit_21 510 2850
| begin Reg_32bit_18.Reg_1bit_21.inverter 560 210
| device Reg_32bit_18.Reg_1bit_21.inverter.nmos 550 360
n Reg_32bit_18.Reg_1bit_21.net_2 gnd Reg_32bit_18.Reg_1bit_21.net_1 24 100
| device Reg_32bit_18.Reg_1bit_21.inverter.pmos 550 200
p Reg_32bit_18.Reg_1bit_21.net_2 vdd Reg_32bit_18.Reg_1bit_21.net_1 24 200
| end Reg_32bit_18.Reg_1bit_21.inverter
| device Reg_32bit_18.Reg_1bit_21.nmos.1 390 260
n w[19] Reg_32bit_18.Reg_1bit_21.net_3 Reg_32bit_18.Reg_1bit_21.net_1 24 100
| device Reg_32bit_18.Reg_1bit_21.nmos.2 390 260
n w[19] Reg_32bit_18.Reg_1bit_21.net_3 Reg_32bit_18.Reg_1bit_21.net_1 24 100
| device Reg_32bit_18.Reg_1bit_21.nmos.3 390 260
n w[19] Reg_32bit_18.Reg_1bit_21.net_3 Reg_32bit_18.Reg_1bit_21.net_1 24 100
| device Reg_32bit_18.Reg_1bit_21.nmos.4 390 260
n w[19] Reg_32bit_18.Reg_1bit_21.net_3 Reg_32bit_18.Reg_1bit_21.net_1 24 100
| begin Reg_32bit_18.Reg_1bit_21.inverter_1 550 380
| device Reg_32bit_18.Reg_1bit_21.inverter_1.nmos.1 550 360
n Reg_32bit_18.Reg_1bit_21.net_1 gnd Reg_32bit_18.Reg_1bit_21.net_2 24 100
| device Reg_32bit_18.Reg_1bit_21.inverter_1.nmos.2 550 360
n Reg_32bit_18.Reg_1bit_21.net_1 gnd Reg_32bit_18.Reg_1bit_21.net_2 24 100
| device Reg_32bit_18.Reg_1bit_21.inverter_1.nmos.3 550 360
n Reg_32bit_18.Reg_1bit_21.net_1 gnd Reg_32bit_18.Reg_1bit_21.net_2 24 100
| device Reg_32bit_18.Reg_1bit_21.inverter_1.nmos.4 550 360
n Reg_32bit_18.Reg_1bit_21.net_1 gnd Reg_32bit_18.Reg_1bit_21.net_2 24 100
| device Reg_32bit_18.Reg_1bit_21.inverter_1.pmos.1 550 200
p Reg_32bit_18.Reg_1bit_21.net_1 vdd Reg_32bit_18.Reg_1bit_21.net_2 24 200
| device Reg_32bit_18.Reg_1bit_21.inverter_1.pmos.2 550 200
p Reg_32bit_18.Reg_1bit_21.net_1 vdd Reg_32bit_18.Reg_1bit_21.net_2 24 200
| device Reg_32bit_18.Reg_1bit_21.inverter_1.pmos.3 550 200
p Reg_32bit_18.Reg_1bit_21.net_1 vdd Reg_32bit_18.Reg_1bit_21.net_2 24 200
| device Reg_32bit_18.Reg_1bit_21.inverter_1.pmos.4 550 200
p Reg_32bit_18.Reg_1bit_21.net_1 vdd Reg_32bit_18.Reg_1bit_21.net_2 24 200
| end Reg_32bit_18.Reg_1bit_21.inverter_1
| begin Reg_32bit_18.Reg_1bit_21.inverter_2 290 260
| device Reg_32bit_18.Reg_1bit_21.inverter_2.nmos.1 550 360
n data[21] gnd Reg_32bit_18.Reg_1bit_21.net_3 24 100
| device Reg_32bit_18.Reg_1bit_21.inverter_2.nmos.2 550 360
n data[21] gnd Reg_32bit_18.Reg_1bit_21.net_3 24 100
| device Reg_32bit_18.Reg_1bit_21.inverter_2.nmos.3 550 360
n data[21] gnd Reg_32bit_18.Reg_1bit_21.net_3 24 100
| device Reg_32bit_18.Reg_1bit_21.inverter_2.nmos.4 550 360
n data[21] gnd Reg_32bit_18.Reg_1bit_21.net_3 24 100
| device Reg_32bit_18.Reg_1bit_21.inverter_2.pmos.1 550 200
p data[21] vdd Reg_32bit_18.Reg_1bit_21.net_3 24 200
| device Reg_32bit_18.Reg_1bit_21.inverter_2.pmos.2 550 200
p data[21] vdd Reg_32bit_18.Reg_1bit_21.net_3 24 200
| device Reg_32bit_18.Reg_1bit_21.inverter_2.pmos.3 550 200
p data[21] vdd Reg_32bit_18.Reg_1bit_21.net_3 24 200
| device Reg_32bit_18.Reg_1bit_21.inverter_2.pmos.4 550 200
p data[21] vdd Reg_32bit_18.Reg_1bit_21.net_3 24 200
| end Reg_32bit_18.Reg_1bit_21.inverter_2
| device Reg_32bit_18.Reg_1bit_21.nmos_1 730 230
n inR1[19] Reg_32bit_18.Reg_1bit_21.net_2 out1[21] 24 100
| device Reg_32bit_18.Reg_1bit_21.nmos_2 730 360
n inR2[19] Reg_32bit_18.Reg_1bit_21.net_2 out2[21] 24 100
| end Reg_32bit_18.Reg_1bit_21
| begin Reg_32bit_18.Reg_1bit_22 510 2980
| begin Reg_32bit_18.Reg_1bit_22.inverter 560 210
| device Reg_32bit_18.Reg_1bit_22.inverter.nmos 550 360
n Reg_32bit_18.Reg_1bit_22.net_2 gnd Reg_32bit_18.Reg_1bit_22.net_1 24 100
| device Reg_32bit_18.Reg_1bit_22.inverter.pmos 550 200
p Reg_32bit_18.Reg_1bit_22.net_2 vdd Reg_32bit_18.Reg_1bit_22.net_1 24 200
| end Reg_32bit_18.Reg_1bit_22.inverter
| device Reg_32bit_18.Reg_1bit_22.nmos.1 390 260
n w[19] Reg_32bit_18.Reg_1bit_22.net_3 Reg_32bit_18.Reg_1bit_22.net_1 24 100
| device Reg_32bit_18.Reg_1bit_22.nmos.2 390 260
n w[19] Reg_32bit_18.Reg_1bit_22.net_3 Reg_32bit_18.Reg_1bit_22.net_1 24 100
| device Reg_32bit_18.Reg_1bit_22.nmos.3 390 260
n w[19] Reg_32bit_18.Reg_1bit_22.net_3 Reg_32bit_18.Reg_1bit_22.net_1 24 100
| device Reg_32bit_18.Reg_1bit_22.nmos.4 390 260
n w[19] Reg_32bit_18.Reg_1bit_22.net_3 Reg_32bit_18.Reg_1bit_22.net_1 24 100
| begin Reg_32bit_18.Reg_1bit_22.inverter_1 550 380
| device Reg_32bit_18.Reg_1bit_22.inverter_1.nmos.1 550 360
n Reg_32bit_18.Reg_1bit_22.net_1 gnd Reg_32bit_18.Reg_1bit_22.net_2 24 100
| device Reg_32bit_18.Reg_1bit_22.inverter_1.nmos.2 550 360
n Reg_32bit_18.Reg_1bit_22.net_1 gnd Reg_32bit_18.Reg_1bit_22.net_2 24 100
| device Reg_32bit_18.Reg_1bit_22.inverter_1.nmos.3 550 360
n Reg_32bit_18.Reg_1bit_22.net_1 gnd Reg_32bit_18.Reg_1bit_22.net_2 24 100
| device Reg_32bit_18.Reg_1bit_22.inverter_1.nmos.4 550 360
n Reg_32bit_18.Reg_1bit_22.net_1 gnd Reg_32bit_18.Reg_1bit_22.net_2 24 100
| device Reg_32bit_18.Reg_1bit_22.inverter_1.pmos.1 550 200
p Reg_32bit_18.Reg_1bit_22.net_1 vdd Reg_32bit_18.Reg_1bit_22.net_2 24 200
| device Reg_32bit_18.Reg_1bit_22.inverter_1.pmos.2 550 200
p Reg_32bit_18.Reg_1bit_22.net_1 vdd Reg_32bit_18.Reg_1bit_22.net_2 24 200
| device Reg_32bit_18.Reg_1bit_22.inverter_1.pmos.3 550 200
p Reg_32bit_18.Reg_1bit_22.net_1 vdd Reg_32bit_18.Reg_1bit_22.net_2 24 200
| device Reg_32bit_18.Reg_1bit_22.inverter_1.pmos.4 550 200
p Reg_32bit_18.Reg_1bit_22.net_1 vdd Reg_32bit_18.Reg_1bit_22.net_2 24 200
| end Reg_32bit_18.Reg_1bit_22.inverter_1
| begin Reg_32bit_18.Reg_1bit_22.inverter_2 290 260
| device Reg_32bit_18.Reg_1bit_22.inverter_2.nmos.1 550 360
n data[22] gnd Reg_32bit_18.Reg_1bit_22.net_3 24 100
| device Reg_32bit_18.Reg_1bit_22.inverter_2.nmos.2 550 360
n data[22] gnd Reg_32bit_18.Reg_1bit_22.net_3 24 100
| device Reg_32bit_18.Reg_1bit_22.inverter_2.nmos.3 550 360
n data[22] gnd Reg_32bit_18.Reg_1bit_22.net_3 24 100
| device Reg_32bit_18.Reg_1bit_22.inverter_2.nmos.4 550 360
n data[22] gnd Reg_32bit_18.Reg_1bit_22.net_3 24 100
| device Reg_32bit_18.Reg_1bit_22.inverter_2.pmos.1 550 200
p data[22] vdd Reg_32bit_18.Reg_1bit_22.net_3 24 200
| device Reg_32bit_18.Reg_1bit_22.inverter_2.pmos.2 550 200
p data[22] vdd Reg_32bit_18.Reg_1bit_22.net_3 24 200
| device Reg_32bit_18.Reg_1bit_22.inverter_2.pmos.3 550 200
p data[22] vdd Reg_32bit_18.Reg_1bit_22.net_3 24 200
| device Reg_32bit_18.Reg_1bit_22.inverter_2.pmos.4 550 200
p data[22] vdd Reg_32bit_18.Reg_1bit_22.net_3 24 200
| end Reg_32bit_18.Reg_1bit_22.inverter_2
| device Reg_32bit_18.Reg_1bit_22.nmos_1 730 230
n inR1[19] Reg_32bit_18.Reg_1bit_22.net_2 out1[22] 24 100
| device Reg_32bit_18.Reg_1bit_22.nmos_2 730 360
n inR2[19] Reg_32bit_18.Reg_1bit_22.net_2 out2[22] 24 100
| end Reg_32bit_18.Reg_1bit_22
| begin Reg_32bit_18.Reg_1bit_23 510 3110
| begin Reg_32bit_18.Reg_1bit_23.inverter 560 210
| device Reg_32bit_18.Reg_1bit_23.inverter.nmos 550 360
n Reg_32bit_18.Reg_1bit_23.net_2 gnd Reg_32bit_18.Reg_1bit_23.net_1 24 100
| device Reg_32bit_18.Reg_1bit_23.inverter.pmos 550 200
p Reg_32bit_18.Reg_1bit_23.net_2 vdd Reg_32bit_18.Reg_1bit_23.net_1 24 200
| end Reg_32bit_18.Reg_1bit_23.inverter
| device Reg_32bit_18.Reg_1bit_23.nmos.1 390 260
n w[19] Reg_32bit_18.Reg_1bit_23.net_3 Reg_32bit_18.Reg_1bit_23.net_1 24 100
| device Reg_32bit_18.Reg_1bit_23.nmos.2 390 260
n w[19] Reg_32bit_18.Reg_1bit_23.net_3 Reg_32bit_18.Reg_1bit_23.net_1 24 100
| device Reg_32bit_18.Reg_1bit_23.nmos.3 390 260
n w[19] Reg_32bit_18.Reg_1bit_23.net_3 Reg_32bit_18.Reg_1bit_23.net_1 24 100
| device Reg_32bit_18.Reg_1bit_23.nmos.4 390 260
n w[19] Reg_32bit_18.Reg_1bit_23.net_3 Reg_32bit_18.Reg_1bit_23.net_1 24 100
| begin Reg_32bit_18.Reg_1bit_23.inverter_1 550 380
| device Reg_32bit_18.Reg_1bit_23.inverter_1.nmos.1 550 360
n Reg_32bit_18.Reg_1bit_23.net_1 gnd Reg_32bit_18.Reg_1bit_23.net_2 24 100
| device Reg_32bit_18.Reg_1bit_23.inverter_1.nmos.2 550 360
n Reg_32bit_18.Reg_1bit_23.net_1 gnd Reg_32bit_18.Reg_1bit_23.net_2 24 100
| device Reg_32bit_18.Reg_1bit_23.inverter_1.nmos.3 550 360
n Reg_32bit_18.Reg_1bit_23.net_1 gnd Reg_32bit_18.Reg_1bit_23.net_2 24 100
| device Reg_32bit_18.Reg_1bit_23.inverter_1.nmos.4 550 360
n Reg_32bit_18.Reg_1bit_23.net_1 gnd Reg_32bit_18.Reg_1bit_23.net_2 24 100
| device Reg_32bit_18.Reg_1bit_23.inverter_1.pmos.1 550 200
p Reg_32bit_18.Reg_1bit_23.net_1 vdd Reg_32bit_18.Reg_1bit_23.net_2 24 200
| device Reg_32bit_18.Reg_1bit_23.inverter_1.pmos.2 550 200
p Reg_32bit_18.Reg_1bit_23.net_1 vdd Reg_32bit_18.Reg_1bit_23.net_2 24 200
| device Reg_32bit_18.Reg_1bit_23.inverter_1.pmos.3 550 200
p Reg_32bit_18.Reg_1bit_23.net_1 vdd Reg_32bit_18.Reg_1bit_23.net_2 24 200
| device Reg_32bit_18.Reg_1bit_23.inverter_1.pmos.4 550 200
p Reg_32bit_18.Reg_1bit_23.net_1 vdd Reg_32bit_18.Reg_1bit_23.net_2 24 200
| end Reg_32bit_18.Reg_1bit_23.inverter_1
| begin Reg_32bit_18.Reg_1bit_23.inverter_2 290 260
| device Reg_32bit_18.Reg_1bit_23.inverter_2.nmos.1 550 360
n data[23] gnd Reg_32bit_18.Reg_1bit_23.net_3 24 100
| device Reg_32bit_18.Reg_1bit_23.inverter_2.nmos.2 550 360
n data[23] gnd Reg_32bit_18.Reg_1bit_23.net_3 24 100
| device Reg_32bit_18.Reg_1bit_23.inverter_2.nmos.3 550 360
n data[23] gnd Reg_32bit_18.Reg_1bit_23.net_3 24 100
| device Reg_32bit_18.Reg_1bit_23.inverter_2.nmos.4 550 360
n data[23] gnd Reg_32bit_18.Reg_1bit_23.net_3 24 100
| device Reg_32bit_18.Reg_1bit_23.inverter_2.pmos.1 550 200
p data[23] vdd Reg_32bit_18.Reg_1bit_23.net_3 24 200
| device Reg_32bit_18.Reg_1bit_23.inverter_2.pmos.2 550 200
p data[23] vdd Reg_32bit_18.Reg_1bit_23.net_3 24 200
| device Reg_32bit_18.Reg_1bit_23.inverter_2.pmos.3 550 200
p data[23] vdd Reg_32bit_18.Reg_1bit_23.net_3 24 200
| device Reg_32bit_18.Reg_1bit_23.inverter_2.pmos.4 550 200
p data[23] vdd Reg_32bit_18.Reg_1bit_23.net_3 24 200
| end Reg_32bit_18.Reg_1bit_23.inverter_2
| device Reg_32bit_18.Reg_1bit_23.nmos_1 730 230
n inR1[19] Reg_32bit_18.Reg_1bit_23.net_2 out1[23] 24 100
| device Reg_32bit_18.Reg_1bit_23.nmos_2 730 360
n inR2[19] Reg_32bit_18.Reg_1bit_23.net_2 out2[23] 24 100
| end Reg_32bit_18.Reg_1bit_23
| begin Reg_32bit_18.Reg_1bit_24 510 3250
| begin Reg_32bit_18.Reg_1bit_24.inverter 560 210
| device Reg_32bit_18.Reg_1bit_24.inverter.nmos 550 360
n Reg_32bit_18.Reg_1bit_24.net_2 gnd Reg_32bit_18.Reg_1bit_24.net_1 24 100
| device Reg_32bit_18.Reg_1bit_24.inverter.pmos 550 200
p Reg_32bit_18.Reg_1bit_24.net_2 vdd Reg_32bit_18.Reg_1bit_24.net_1 24 200
| end Reg_32bit_18.Reg_1bit_24.inverter
| device Reg_32bit_18.Reg_1bit_24.nmos.1 390 260
n w[19] Reg_32bit_18.Reg_1bit_24.net_3 Reg_32bit_18.Reg_1bit_24.net_1 24 100
| device Reg_32bit_18.Reg_1bit_24.nmos.2 390 260
n w[19] Reg_32bit_18.Reg_1bit_24.net_3 Reg_32bit_18.Reg_1bit_24.net_1 24 100
| device Reg_32bit_18.Reg_1bit_24.nmos.3 390 260
n w[19] Reg_32bit_18.Reg_1bit_24.net_3 Reg_32bit_18.Reg_1bit_24.net_1 24 100
| device Reg_32bit_18.Reg_1bit_24.nmos.4 390 260
n w[19] Reg_32bit_18.Reg_1bit_24.net_3 Reg_32bit_18.Reg_1bit_24.net_1 24 100
| begin Reg_32bit_18.Reg_1bit_24.inverter_1 550 380
| device Reg_32bit_18.Reg_1bit_24.inverter_1.nmos.1 550 360
n Reg_32bit_18.Reg_1bit_24.net_1 gnd Reg_32bit_18.Reg_1bit_24.net_2 24 100
| device Reg_32bit_18.Reg_1bit_24.inverter_1.nmos.2 550 360
n Reg_32bit_18.Reg_1bit_24.net_1 gnd Reg_32bit_18.Reg_1bit_24.net_2 24 100
| device Reg_32bit_18.Reg_1bit_24.inverter_1.nmos.3 550 360
n Reg_32bit_18.Reg_1bit_24.net_1 gnd Reg_32bit_18.Reg_1bit_24.net_2 24 100
| device Reg_32bit_18.Reg_1bit_24.inverter_1.nmos.4 550 360
n Reg_32bit_18.Reg_1bit_24.net_1 gnd Reg_32bit_18.Reg_1bit_24.net_2 24 100
| device Reg_32bit_18.Reg_1bit_24.inverter_1.pmos.1 550 200
p Reg_32bit_18.Reg_1bit_24.net_1 vdd Reg_32bit_18.Reg_1bit_24.net_2 24 200
| device Reg_32bit_18.Reg_1bit_24.inverter_1.pmos.2 550 200
p Reg_32bit_18.Reg_1bit_24.net_1 vdd Reg_32bit_18.Reg_1bit_24.net_2 24 200
| device Reg_32bit_18.Reg_1bit_24.inverter_1.pmos.3 550 200
p Reg_32bit_18.Reg_1bit_24.net_1 vdd Reg_32bit_18.Reg_1bit_24.net_2 24 200
| device Reg_32bit_18.Reg_1bit_24.inverter_1.pmos.4 550 200
p Reg_32bit_18.Reg_1bit_24.net_1 vdd Reg_32bit_18.Reg_1bit_24.net_2 24 200
| end Reg_32bit_18.Reg_1bit_24.inverter_1
| begin Reg_32bit_18.Reg_1bit_24.inverter_2 290 260
| device Reg_32bit_18.Reg_1bit_24.inverter_2.nmos.1 550 360
n data[24] gnd Reg_32bit_18.Reg_1bit_24.net_3 24 100
| device Reg_32bit_18.Reg_1bit_24.inverter_2.nmos.2 550 360
n data[24] gnd Reg_32bit_18.Reg_1bit_24.net_3 24 100
| device Reg_32bit_18.Reg_1bit_24.inverter_2.nmos.3 550 360
n data[24] gnd Reg_32bit_18.Reg_1bit_24.net_3 24 100
| device Reg_32bit_18.Reg_1bit_24.inverter_2.nmos.4 550 360
n data[24] gnd Reg_32bit_18.Reg_1bit_24.net_3 24 100
| device Reg_32bit_18.Reg_1bit_24.inverter_2.pmos.1 550 200
p data[24] vdd Reg_32bit_18.Reg_1bit_24.net_3 24 200
| device Reg_32bit_18.Reg_1bit_24.inverter_2.pmos.2 550 200
p data[24] vdd Reg_32bit_18.Reg_1bit_24.net_3 24 200
| device Reg_32bit_18.Reg_1bit_24.inverter_2.pmos.3 550 200
p data[24] vdd Reg_32bit_18.Reg_1bit_24.net_3 24 200
| device Reg_32bit_18.Reg_1bit_24.inverter_2.pmos.4 550 200
p data[24] vdd Reg_32bit_18.Reg_1bit_24.net_3 24 200
| end Reg_32bit_18.Reg_1bit_24.inverter_2
| device Reg_32bit_18.Reg_1bit_24.nmos_1 730 230
n inR1[19] Reg_32bit_18.Reg_1bit_24.net_2 out1[24] 24 100
| device Reg_32bit_18.Reg_1bit_24.nmos_2 730 360
n inR2[19] Reg_32bit_18.Reg_1bit_24.net_2 out2[24] 24 100
| end Reg_32bit_18.Reg_1bit_24
| begin Reg_32bit_18.Reg_1bit_25 510 3380
| begin Reg_32bit_18.Reg_1bit_25.inverter 560 210
| device Reg_32bit_18.Reg_1bit_25.inverter.nmos 550 360
n Reg_32bit_18.Reg_1bit_25.net_2 gnd Reg_32bit_18.Reg_1bit_25.net_1 24 100
| device Reg_32bit_18.Reg_1bit_25.inverter.pmos 550 200
p Reg_32bit_18.Reg_1bit_25.net_2 vdd Reg_32bit_18.Reg_1bit_25.net_1 24 200
| end Reg_32bit_18.Reg_1bit_25.inverter
| device Reg_32bit_18.Reg_1bit_25.nmos.1 390 260
n w[19] Reg_32bit_18.Reg_1bit_25.net_3 Reg_32bit_18.Reg_1bit_25.net_1 24 100
| device Reg_32bit_18.Reg_1bit_25.nmos.2 390 260
n w[19] Reg_32bit_18.Reg_1bit_25.net_3 Reg_32bit_18.Reg_1bit_25.net_1 24 100
| device Reg_32bit_18.Reg_1bit_25.nmos.3 390 260
n w[19] Reg_32bit_18.Reg_1bit_25.net_3 Reg_32bit_18.Reg_1bit_25.net_1 24 100
| device Reg_32bit_18.Reg_1bit_25.nmos.4 390 260
n w[19] Reg_32bit_18.Reg_1bit_25.net_3 Reg_32bit_18.Reg_1bit_25.net_1 24 100
| begin Reg_32bit_18.Reg_1bit_25.inverter_1 550 380
| device Reg_32bit_18.Reg_1bit_25.inverter_1.nmos.1 550 360
n Reg_32bit_18.Reg_1bit_25.net_1 gnd Reg_32bit_18.Reg_1bit_25.net_2 24 100
| device Reg_32bit_18.Reg_1bit_25.inverter_1.nmos.2 550 360
n Reg_32bit_18.Reg_1bit_25.net_1 gnd Reg_32bit_18.Reg_1bit_25.net_2 24 100
| device Reg_32bit_18.Reg_1bit_25.inverter_1.nmos.3 550 360
n Reg_32bit_18.Reg_1bit_25.net_1 gnd Reg_32bit_18.Reg_1bit_25.net_2 24 100
| device Reg_32bit_18.Reg_1bit_25.inverter_1.nmos.4 550 360
n Reg_32bit_18.Reg_1bit_25.net_1 gnd Reg_32bit_18.Reg_1bit_25.net_2 24 100
| device Reg_32bit_18.Reg_1bit_25.inverter_1.pmos.1 550 200
p Reg_32bit_18.Reg_1bit_25.net_1 vdd Reg_32bit_18.Reg_1bit_25.net_2 24 200
| device Reg_32bit_18.Reg_1bit_25.inverter_1.pmos.2 550 200
p Reg_32bit_18.Reg_1bit_25.net_1 vdd Reg_32bit_18.Reg_1bit_25.net_2 24 200
| device Reg_32bit_18.Reg_1bit_25.inverter_1.pmos.3 550 200
p Reg_32bit_18.Reg_1bit_25.net_1 vdd Reg_32bit_18.Reg_1bit_25.net_2 24 200
| device Reg_32bit_18.Reg_1bit_25.inverter_1.pmos.4 550 200
p Reg_32bit_18.Reg_1bit_25.net_1 vdd Reg_32bit_18.Reg_1bit_25.net_2 24 200
| end Reg_32bit_18.Reg_1bit_25.inverter_1
| begin Reg_32bit_18.Reg_1bit_25.inverter_2 290 260
| device Reg_32bit_18.Reg_1bit_25.inverter_2.nmos.1 550 360
n data[25] gnd Reg_32bit_18.Reg_1bit_25.net_3 24 100
| device Reg_32bit_18.Reg_1bit_25.inverter_2.nmos.2 550 360
n data[25] gnd Reg_32bit_18.Reg_1bit_25.net_3 24 100
| device Reg_32bit_18.Reg_1bit_25.inverter_2.nmos.3 550 360
n data[25] gnd Reg_32bit_18.Reg_1bit_25.net_3 24 100
| device Reg_32bit_18.Reg_1bit_25.inverter_2.nmos.4 550 360
n data[25] gnd Reg_32bit_18.Reg_1bit_25.net_3 24 100
| device Reg_32bit_18.Reg_1bit_25.inverter_2.pmos.1 550 200
p data[25] vdd Reg_32bit_18.Reg_1bit_25.net_3 24 200
| device Reg_32bit_18.Reg_1bit_25.inverter_2.pmos.2 550 200
p data[25] vdd Reg_32bit_18.Reg_1bit_25.net_3 24 200
| device Reg_32bit_18.Reg_1bit_25.inverter_2.pmos.3 550 200
p data[25] vdd Reg_32bit_18.Reg_1bit_25.net_3 24 200
| device Reg_32bit_18.Reg_1bit_25.inverter_2.pmos.4 550 200
p data[25] vdd Reg_32bit_18.Reg_1bit_25.net_3 24 200
| end Reg_32bit_18.Reg_1bit_25.inverter_2
| device Reg_32bit_18.Reg_1bit_25.nmos_1 730 230
n inR1[19] Reg_32bit_18.Reg_1bit_25.net_2 out1[25] 24 100
| device Reg_32bit_18.Reg_1bit_25.nmos_2 730 360
n inR2[19] Reg_32bit_18.Reg_1bit_25.net_2 out2[25] 24 100
| end Reg_32bit_18.Reg_1bit_25
| begin Reg_32bit_18.Reg_1bit_26 510 3510
| begin Reg_32bit_18.Reg_1bit_26.inverter 560 210
| device Reg_32bit_18.Reg_1bit_26.inverter.nmos 550 360
n Reg_32bit_18.Reg_1bit_26.net_2 gnd Reg_32bit_18.Reg_1bit_26.net_1 24 100
| device Reg_32bit_18.Reg_1bit_26.inverter.pmos 550 200
p Reg_32bit_18.Reg_1bit_26.net_2 vdd Reg_32bit_18.Reg_1bit_26.net_1 24 200
| end Reg_32bit_18.Reg_1bit_26.inverter
| device Reg_32bit_18.Reg_1bit_26.nmos.1 390 260
n w[19] Reg_32bit_18.Reg_1bit_26.net_3 Reg_32bit_18.Reg_1bit_26.net_1 24 100
| device Reg_32bit_18.Reg_1bit_26.nmos.2 390 260
n w[19] Reg_32bit_18.Reg_1bit_26.net_3 Reg_32bit_18.Reg_1bit_26.net_1 24 100
| device Reg_32bit_18.Reg_1bit_26.nmos.3 390 260
n w[19] Reg_32bit_18.Reg_1bit_26.net_3 Reg_32bit_18.Reg_1bit_26.net_1 24 100
| device Reg_32bit_18.Reg_1bit_26.nmos.4 390 260
n w[19] Reg_32bit_18.Reg_1bit_26.net_3 Reg_32bit_18.Reg_1bit_26.net_1 24 100
| begin Reg_32bit_18.Reg_1bit_26.inverter_1 550 380
| device Reg_32bit_18.Reg_1bit_26.inverter_1.nmos.1 550 360
n Reg_32bit_18.Reg_1bit_26.net_1 gnd Reg_32bit_18.Reg_1bit_26.net_2 24 100
| device Reg_32bit_18.Reg_1bit_26.inverter_1.nmos.2 550 360
n Reg_32bit_18.Reg_1bit_26.net_1 gnd Reg_32bit_18.Reg_1bit_26.net_2 24 100
| device Reg_32bit_18.Reg_1bit_26.inverter_1.nmos.3 550 360
n Reg_32bit_18.Reg_1bit_26.net_1 gnd Reg_32bit_18.Reg_1bit_26.net_2 24 100
| device Reg_32bit_18.Reg_1bit_26.inverter_1.nmos.4 550 360
n Reg_32bit_18.Reg_1bit_26.net_1 gnd Reg_32bit_18.Reg_1bit_26.net_2 24 100
| device Reg_32bit_18.Reg_1bit_26.inverter_1.pmos.1 550 200
p Reg_32bit_18.Reg_1bit_26.net_1 vdd Reg_32bit_18.Reg_1bit_26.net_2 24 200
| device Reg_32bit_18.Reg_1bit_26.inverter_1.pmos.2 550 200
p Reg_32bit_18.Reg_1bit_26.net_1 vdd Reg_32bit_18.Reg_1bit_26.net_2 24 200
| device Reg_32bit_18.Reg_1bit_26.inverter_1.pmos.3 550 200
p Reg_32bit_18.Reg_1bit_26.net_1 vdd Reg_32bit_18.Reg_1bit_26.net_2 24 200
| device Reg_32bit_18.Reg_1bit_26.inverter_1.pmos.4 550 200
p Reg_32bit_18.Reg_1bit_26.net_1 vdd Reg_32bit_18.Reg_1bit_26.net_2 24 200
| end Reg_32bit_18.Reg_1bit_26.inverter_1
| begin Reg_32bit_18.Reg_1bit_26.inverter_2 290 260
| device Reg_32bit_18.Reg_1bit_26.inverter_2.nmos.1 550 360
n data[26] gnd Reg_32bit_18.Reg_1bit_26.net_3 24 100
| device Reg_32bit_18.Reg_1bit_26.inverter_2.nmos.2 550 360
n data[26] gnd Reg_32bit_18.Reg_1bit_26.net_3 24 100
| device Reg_32bit_18.Reg_1bit_26.inverter_2.nmos.3 550 360
n data[26] gnd Reg_32bit_18.Reg_1bit_26.net_3 24 100
| device Reg_32bit_18.Reg_1bit_26.inverter_2.nmos.4 550 360
n data[26] gnd Reg_32bit_18.Reg_1bit_26.net_3 24 100
| device Reg_32bit_18.Reg_1bit_26.inverter_2.pmos.1 550 200
p data[26] vdd Reg_32bit_18.Reg_1bit_26.net_3 24 200
| device Reg_32bit_18.Reg_1bit_26.inverter_2.pmos.2 550 200
p data[26] vdd Reg_32bit_18.Reg_1bit_26.net_3 24 200
| device Reg_32bit_18.Reg_1bit_26.inverter_2.pmos.3 550 200
p data[26] vdd Reg_32bit_18.Reg_1bit_26.net_3 24 200
| device Reg_32bit_18.Reg_1bit_26.inverter_2.pmos.4 550 200
p data[26] vdd Reg_32bit_18.Reg_1bit_26.net_3 24 200
| end Reg_32bit_18.Reg_1bit_26.inverter_2
| device Reg_32bit_18.Reg_1bit_26.nmos_1 730 230
n inR1[19] Reg_32bit_18.Reg_1bit_26.net_2 out1[26] 24 100
| device Reg_32bit_18.Reg_1bit_26.nmos_2 730 360
n inR2[19] Reg_32bit_18.Reg_1bit_26.net_2 out2[26] 24 100
| end Reg_32bit_18.Reg_1bit_26
| begin Reg_32bit_18.Reg_1bit_27 510 3640
| begin Reg_32bit_18.Reg_1bit_27.inverter 560 210
| device Reg_32bit_18.Reg_1bit_27.inverter.nmos 550 360
n Reg_32bit_18.Reg_1bit_27.net_2 gnd Reg_32bit_18.Reg_1bit_27.net_1 24 100
| device Reg_32bit_18.Reg_1bit_27.inverter.pmos 550 200
p Reg_32bit_18.Reg_1bit_27.net_2 vdd Reg_32bit_18.Reg_1bit_27.net_1 24 200
| end Reg_32bit_18.Reg_1bit_27.inverter
| device Reg_32bit_18.Reg_1bit_27.nmos.1 390 260
n w[19] Reg_32bit_18.Reg_1bit_27.net_3 Reg_32bit_18.Reg_1bit_27.net_1 24 100
| device Reg_32bit_18.Reg_1bit_27.nmos.2 390 260
n w[19] Reg_32bit_18.Reg_1bit_27.net_3 Reg_32bit_18.Reg_1bit_27.net_1 24 100
| device Reg_32bit_18.Reg_1bit_27.nmos.3 390 260
n w[19] Reg_32bit_18.Reg_1bit_27.net_3 Reg_32bit_18.Reg_1bit_27.net_1 24 100
| device Reg_32bit_18.Reg_1bit_27.nmos.4 390 260
n w[19] Reg_32bit_18.Reg_1bit_27.net_3 Reg_32bit_18.Reg_1bit_27.net_1 24 100
| begin Reg_32bit_18.Reg_1bit_27.inverter_1 550 380
| device Reg_32bit_18.Reg_1bit_27.inverter_1.nmos.1 550 360
n Reg_32bit_18.Reg_1bit_27.net_1 gnd Reg_32bit_18.Reg_1bit_27.net_2 24 100
| device Reg_32bit_18.Reg_1bit_27.inverter_1.nmos.2 550 360
n Reg_32bit_18.Reg_1bit_27.net_1 gnd Reg_32bit_18.Reg_1bit_27.net_2 24 100
| device Reg_32bit_18.Reg_1bit_27.inverter_1.nmos.3 550 360
n Reg_32bit_18.Reg_1bit_27.net_1 gnd Reg_32bit_18.Reg_1bit_27.net_2 24 100
| device Reg_32bit_18.Reg_1bit_27.inverter_1.nmos.4 550 360
n Reg_32bit_18.Reg_1bit_27.net_1 gnd Reg_32bit_18.Reg_1bit_27.net_2 24 100
| device Reg_32bit_18.Reg_1bit_27.inverter_1.pmos.1 550 200
p Reg_32bit_18.Reg_1bit_27.net_1 vdd Reg_32bit_18.Reg_1bit_27.net_2 24 200
| device Reg_32bit_18.Reg_1bit_27.inverter_1.pmos.2 550 200
p Reg_32bit_18.Reg_1bit_27.net_1 vdd Reg_32bit_18.Reg_1bit_27.net_2 24 200
| device Reg_32bit_18.Reg_1bit_27.inverter_1.pmos.3 550 200
p Reg_32bit_18.Reg_1bit_27.net_1 vdd Reg_32bit_18.Reg_1bit_27.net_2 24 200
| device Reg_32bit_18.Reg_1bit_27.inverter_1.pmos.4 550 200
p Reg_32bit_18.Reg_1bit_27.net_1 vdd Reg_32bit_18.Reg_1bit_27.net_2 24 200
| end Reg_32bit_18.Reg_1bit_27.inverter_1
| begin Reg_32bit_18.Reg_1bit_27.inverter_2 290 260
| device Reg_32bit_18.Reg_1bit_27.inverter_2.nmos.1 550 360
n data[27] gnd Reg_32bit_18.Reg_1bit_27.net_3 24 100
| device Reg_32bit_18.Reg_1bit_27.inverter_2.nmos.2 550 360
n data[27] gnd Reg_32bit_18.Reg_1bit_27.net_3 24 100
| device Reg_32bit_18.Reg_1bit_27.inverter_2.nmos.3 550 360
n data[27] gnd Reg_32bit_18.Reg_1bit_27.net_3 24 100
| device Reg_32bit_18.Reg_1bit_27.inverter_2.nmos.4 550 360
n data[27] gnd Reg_32bit_18.Reg_1bit_27.net_3 24 100
| device Reg_32bit_18.Reg_1bit_27.inverter_2.pmos.1 550 200
p data[27] vdd Reg_32bit_18.Reg_1bit_27.net_3 24 200
| device Reg_32bit_18.Reg_1bit_27.inverter_2.pmos.2 550 200
p data[27] vdd Reg_32bit_18.Reg_1bit_27.net_3 24 200
| device Reg_32bit_18.Reg_1bit_27.inverter_2.pmos.3 550 200
p data[27] vdd Reg_32bit_18.Reg_1bit_27.net_3 24 200
| device Reg_32bit_18.Reg_1bit_27.inverter_2.pmos.4 550 200
p data[27] vdd Reg_32bit_18.Reg_1bit_27.net_3 24 200
| end Reg_32bit_18.Reg_1bit_27.inverter_2
| device Reg_32bit_18.Reg_1bit_27.nmos_1 730 230
n inR1[19] Reg_32bit_18.Reg_1bit_27.net_2 out1[27] 24 100
| device Reg_32bit_18.Reg_1bit_27.nmos_2 730 360
n inR2[19] Reg_32bit_18.Reg_1bit_27.net_2 out2[27] 24 100
| end Reg_32bit_18.Reg_1bit_27
| begin Reg_32bit_18.Reg_1bit_28 510 3770
| begin Reg_32bit_18.Reg_1bit_28.inverter 560 210
| device Reg_32bit_18.Reg_1bit_28.inverter.nmos 550 360
n Reg_32bit_18.Reg_1bit_28.net_2 gnd Reg_32bit_18.Reg_1bit_28.net_1 24 100
| device Reg_32bit_18.Reg_1bit_28.inverter.pmos 550 200
p Reg_32bit_18.Reg_1bit_28.net_2 vdd Reg_32bit_18.Reg_1bit_28.net_1 24 200
| end Reg_32bit_18.Reg_1bit_28.inverter
| device Reg_32bit_18.Reg_1bit_28.nmos.1 390 260
n w[19] Reg_32bit_18.Reg_1bit_28.net_3 Reg_32bit_18.Reg_1bit_28.net_1 24 100
| device Reg_32bit_18.Reg_1bit_28.nmos.2 390 260
n w[19] Reg_32bit_18.Reg_1bit_28.net_3 Reg_32bit_18.Reg_1bit_28.net_1 24 100
| device Reg_32bit_18.Reg_1bit_28.nmos.3 390 260
n w[19] Reg_32bit_18.Reg_1bit_28.net_3 Reg_32bit_18.Reg_1bit_28.net_1 24 100
| device Reg_32bit_18.Reg_1bit_28.nmos.4 390 260
n w[19] Reg_32bit_18.Reg_1bit_28.net_3 Reg_32bit_18.Reg_1bit_28.net_1 24 100
| begin Reg_32bit_18.Reg_1bit_28.inverter_1 550 380
| device Reg_32bit_18.Reg_1bit_28.inverter_1.nmos.1 550 360
n Reg_32bit_18.Reg_1bit_28.net_1 gnd Reg_32bit_18.Reg_1bit_28.net_2 24 100
| device Reg_32bit_18.Reg_1bit_28.inverter_1.nmos.2 550 360
n Reg_32bit_18.Reg_1bit_28.net_1 gnd Reg_32bit_18.Reg_1bit_28.net_2 24 100
| device Reg_32bit_18.Reg_1bit_28.inverter_1.nmos.3 550 360
n Reg_32bit_18.Reg_1bit_28.net_1 gnd Reg_32bit_18.Reg_1bit_28.net_2 24 100
| device Reg_32bit_18.Reg_1bit_28.inverter_1.nmos.4 550 360
n Reg_32bit_18.Reg_1bit_28.net_1 gnd Reg_32bit_18.Reg_1bit_28.net_2 24 100
| device Reg_32bit_18.Reg_1bit_28.inverter_1.pmos.1 550 200
p Reg_32bit_18.Reg_1bit_28.net_1 vdd Reg_32bit_18.Reg_1bit_28.net_2 24 200
| device Reg_32bit_18.Reg_1bit_28.inverter_1.pmos.2 550 200
p Reg_32bit_18.Reg_1bit_28.net_1 vdd Reg_32bit_18.Reg_1bit_28.net_2 24 200
| device Reg_32bit_18.Reg_1bit_28.inverter_1.pmos.3 550 200
p Reg_32bit_18.Reg_1bit_28.net_1 vdd Reg_32bit_18.Reg_1bit_28.net_2 24 200
| device Reg_32bit_18.Reg_1bit_28.inverter_1.pmos.4 550 200
p Reg_32bit_18.Reg_1bit_28.net_1 vdd Reg_32bit_18.Reg_1bit_28.net_2 24 200
| end Reg_32bit_18.Reg_1bit_28.inverter_1
| begin Reg_32bit_18.Reg_1bit_28.inverter_2 290 260
| device Reg_32bit_18.Reg_1bit_28.inverter_2.nmos.1 550 360
n data[28] gnd Reg_32bit_18.Reg_1bit_28.net_3 24 100
| device Reg_32bit_18.Reg_1bit_28.inverter_2.nmos.2 550 360
n data[28] gnd Reg_32bit_18.Reg_1bit_28.net_3 24 100
| device Reg_32bit_18.Reg_1bit_28.inverter_2.nmos.3 550 360
n data[28] gnd Reg_32bit_18.Reg_1bit_28.net_3 24 100
| device Reg_32bit_18.Reg_1bit_28.inverter_2.nmos.4 550 360
n data[28] gnd Reg_32bit_18.Reg_1bit_28.net_3 24 100
| device Reg_32bit_18.Reg_1bit_28.inverter_2.pmos.1 550 200
p data[28] vdd Reg_32bit_18.Reg_1bit_28.net_3 24 200
| device Reg_32bit_18.Reg_1bit_28.inverter_2.pmos.2 550 200
p data[28] vdd Reg_32bit_18.Reg_1bit_28.net_3 24 200
| device Reg_32bit_18.Reg_1bit_28.inverter_2.pmos.3 550 200
p data[28] vdd Reg_32bit_18.Reg_1bit_28.net_3 24 200
| device Reg_32bit_18.Reg_1bit_28.inverter_2.pmos.4 550 200
p data[28] vdd Reg_32bit_18.Reg_1bit_28.net_3 24 200
| end Reg_32bit_18.Reg_1bit_28.inverter_2
| device Reg_32bit_18.Reg_1bit_28.nmos_1 730 230
n inR1[19] Reg_32bit_18.Reg_1bit_28.net_2 out1[28] 24 100
| device Reg_32bit_18.Reg_1bit_28.nmos_2 730 360
n inR2[19] Reg_32bit_18.Reg_1bit_28.net_2 out2[28] 24 100
| end Reg_32bit_18.Reg_1bit_28
| begin Reg_32bit_18.Reg_1bit_29 510 3900
| begin Reg_32bit_18.Reg_1bit_29.inverter 560 210
| device Reg_32bit_18.Reg_1bit_29.inverter.nmos 550 360
n Reg_32bit_18.Reg_1bit_29.net_2 gnd Reg_32bit_18.Reg_1bit_29.net_1 24 100
| device Reg_32bit_18.Reg_1bit_29.inverter.pmos 550 200
p Reg_32bit_18.Reg_1bit_29.net_2 vdd Reg_32bit_18.Reg_1bit_29.net_1 24 200
| end Reg_32bit_18.Reg_1bit_29.inverter
| device Reg_32bit_18.Reg_1bit_29.nmos.1 390 260
n w[19] Reg_32bit_18.Reg_1bit_29.net_3 Reg_32bit_18.Reg_1bit_29.net_1 24 100
| device Reg_32bit_18.Reg_1bit_29.nmos.2 390 260
n w[19] Reg_32bit_18.Reg_1bit_29.net_3 Reg_32bit_18.Reg_1bit_29.net_1 24 100
| device Reg_32bit_18.Reg_1bit_29.nmos.3 390 260
n w[19] Reg_32bit_18.Reg_1bit_29.net_3 Reg_32bit_18.Reg_1bit_29.net_1 24 100
| device Reg_32bit_18.Reg_1bit_29.nmos.4 390 260
n w[19] Reg_32bit_18.Reg_1bit_29.net_3 Reg_32bit_18.Reg_1bit_29.net_1 24 100
| begin Reg_32bit_18.Reg_1bit_29.inverter_1 550 380
| device Reg_32bit_18.Reg_1bit_29.inverter_1.nmos.1 550 360
n Reg_32bit_18.Reg_1bit_29.net_1 gnd Reg_32bit_18.Reg_1bit_29.net_2 24 100
| device Reg_32bit_18.Reg_1bit_29.inverter_1.nmos.2 550 360
n Reg_32bit_18.Reg_1bit_29.net_1 gnd Reg_32bit_18.Reg_1bit_29.net_2 24 100
| device Reg_32bit_18.Reg_1bit_29.inverter_1.nmos.3 550 360
n Reg_32bit_18.Reg_1bit_29.net_1 gnd Reg_32bit_18.Reg_1bit_29.net_2 24 100
| device Reg_32bit_18.Reg_1bit_29.inverter_1.nmos.4 550 360
n Reg_32bit_18.Reg_1bit_29.net_1 gnd Reg_32bit_18.Reg_1bit_29.net_2 24 100
| device Reg_32bit_18.Reg_1bit_29.inverter_1.pmos.1 550 200
p Reg_32bit_18.Reg_1bit_29.net_1 vdd Reg_32bit_18.Reg_1bit_29.net_2 24 200
| device Reg_32bit_18.Reg_1bit_29.inverter_1.pmos.2 550 200
p Reg_32bit_18.Reg_1bit_29.net_1 vdd Reg_32bit_18.Reg_1bit_29.net_2 24 200
| device Reg_32bit_18.Reg_1bit_29.inverter_1.pmos.3 550 200
p Reg_32bit_18.Reg_1bit_29.net_1 vdd Reg_32bit_18.Reg_1bit_29.net_2 24 200
| device Reg_32bit_18.Reg_1bit_29.inverter_1.pmos.4 550 200
p Reg_32bit_18.Reg_1bit_29.net_1 vdd Reg_32bit_18.Reg_1bit_29.net_2 24 200
| end Reg_32bit_18.Reg_1bit_29.inverter_1
| begin Reg_32bit_18.Reg_1bit_29.inverter_2 290 260
| device Reg_32bit_18.Reg_1bit_29.inverter_2.nmos.1 550 360
n data[29] gnd Reg_32bit_18.Reg_1bit_29.net_3 24 100
| device Reg_32bit_18.Reg_1bit_29.inverter_2.nmos.2 550 360
n data[29] gnd Reg_32bit_18.Reg_1bit_29.net_3 24 100
| device Reg_32bit_18.Reg_1bit_29.inverter_2.nmos.3 550 360
n data[29] gnd Reg_32bit_18.Reg_1bit_29.net_3 24 100
| device Reg_32bit_18.Reg_1bit_29.inverter_2.nmos.4 550 360
n data[29] gnd Reg_32bit_18.Reg_1bit_29.net_3 24 100
| device Reg_32bit_18.Reg_1bit_29.inverter_2.pmos.1 550 200
p data[29] vdd Reg_32bit_18.Reg_1bit_29.net_3 24 200
| device Reg_32bit_18.Reg_1bit_29.inverter_2.pmos.2 550 200
p data[29] vdd Reg_32bit_18.Reg_1bit_29.net_3 24 200
| device Reg_32bit_18.Reg_1bit_29.inverter_2.pmos.3 550 200
p data[29] vdd Reg_32bit_18.Reg_1bit_29.net_3 24 200
| device Reg_32bit_18.Reg_1bit_29.inverter_2.pmos.4 550 200
p data[29] vdd Reg_32bit_18.Reg_1bit_29.net_3 24 200
| end Reg_32bit_18.Reg_1bit_29.inverter_2
| device Reg_32bit_18.Reg_1bit_29.nmos_1 730 230
n inR1[19] Reg_32bit_18.Reg_1bit_29.net_2 out1[29] 24 100
| device Reg_32bit_18.Reg_1bit_29.nmos_2 730 360
n inR2[19] Reg_32bit_18.Reg_1bit_29.net_2 out2[29] 24 100
| end Reg_32bit_18.Reg_1bit_29
| begin Reg_32bit_18.Reg_1bit_30 510 4030
| begin Reg_32bit_18.Reg_1bit_30.inverter 560 210
| device Reg_32bit_18.Reg_1bit_30.inverter.nmos 550 360
n Reg_32bit_18.Reg_1bit_30.net_2 gnd Reg_32bit_18.Reg_1bit_30.net_1 24 100
| device Reg_32bit_18.Reg_1bit_30.inverter.pmos 550 200
p Reg_32bit_18.Reg_1bit_30.net_2 vdd Reg_32bit_18.Reg_1bit_30.net_1 24 200
| end Reg_32bit_18.Reg_1bit_30.inverter
| device Reg_32bit_18.Reg_1bit_30.nmos.1 390 260
n w[19] Reg_32bit_18.Reg_1bit_30.net_3 Reg_32bit_18.Reg_1bit_30.net_1 24 100
| device Reg_32bit_18.Reg_1bit_30.nmos.2 390 260
n w[19] Reg_32bit_18.Reg_1bit_30.net_3 Reg_32bit_18.Reg_1bit_30.net_1 24 100
| device Reg_32bit_18.Reg_1bit_30.nmos.3 390 260
n w[19] Reg_32bit_18.Reg_1bit_30.net_3 Reg_32bit_18.Reg_1bit_30.net_1 24 100
| device Reg_32bit_18.Reg_1bit_30.nmos.4 390 260
n w[19] Reg_32bit_18.Reg_1bit_30.net_3 Reg_32bit_18.Reg_1bit_30.net_1 24 100
| begin Reg_32bit_18.Reg_1bit_30.inverter_1 550 380
| device Reg_32bit_18.Reg_1bit_30.inverter_1.nmos.1 550 360
n Reg_32bit_18.Reg_1bit_30.net_1 gnd Reg_32bit_18.Reg_1bit_30.net_2 24 100
| device Reg_32bit_18.Reg_1bit_30.inverter_1.nmos.2 550 360
n Reg_32bit_18.Reg_1bit_30.net_1 gnd Reg_32bit_18.Reg_1bit_30.net_2 24 100
| device Reg_32bit_18.Reg_1bit_30.inverter_1.nmos.3 550 360
n Reg_32bit_18.Reg_1bit_30.net_1 gnd Reg_32bit_18.Reg_1bit_30.net_2 24 100
| device Reg_32bit_18.Reg_1bit_30.inverter_1.nmos.4 550 360
n Reg_32bit_18.Reg_1bit_30.net_1 gnd Reg_32bit_18.Reg_1bit_30.net_2 24 100
| device Reg_32bit_18.Reg_1bit_30.inverter_1.pmos.1 550 200
p Reg_32bit_18.Reg_1bit_30.net_1 vdd Reg_32bit_18.Reg_1bit_30.net_2 24 200
| device Reg_32bit_18.Reg_1bit_30.inverter_1.pmos.2 550 200
p Reg_32bit_18.Reg_1bit_30.net_1 vdd Reg_32bit_18.Reg_1bit_30.net_2 24 200
| device Reg_32bit_18.Reg_1bit_30.inverter_1.pmos.3 550 200
p Reg_32bit_18.Reg_1bit_30.net_1 vdd Reg_32bit_18.Reg_1bit_30.net_2 24 200
| device Reg_32bit_18.Reg_1bit_30.inverter_1.pmos.4 550 200
p Reg_32bit_18.Reg_1bit_30.net_1 vdd Reg_32bit_18.Reg_1bit_30.net_2 24 200
| end Reg_32bit_18.Reg_1bit_30.inverter_1
| begin Reg_32bit_18.Reg_1bit_30.inverter_2 290 260
| device Reg_32bit_18.Reg_1bit_30.inverter_2.nmos.1 550 360
n data[30] gnd Reg_32bit_18.Reg_1bit_30.net_3 24 100
| device Reg_32bit_18.Reg_1bit_30.inverter_2.nmos.2 550 360
n data[30] gnd Reg_32bit_18.Reg_1bit_30.net_3 24 100
| device Reg_32bit_18.Reg_1bit_30.inverter_2.nmos.3 550 360
n data[30] gnd Reg_32bit_18.Reg_1bit_30.net_3 24 100
| device Reg_32bit_18.Reg_1bit_30.inverter_2.nmos.4 550 360
n data[30] gnd Reg_32bit_18.Reg_1bit_30.net_3 24 100
| device Reg_32bit_18.Reg_1bit_30.inverter_2.pmos.1 550 200
p data[30] vdd Reg_32bit_18.Reg_1bit_30.net_3 24 200
| device Reg_32bit_18.Reg_1bit_30.inverter_2.pmos.2 550 200
p data[30] vdd Reg_32bit_18.Reg_1bit_30.net_3 24 200
| device Reg_32bit_18.Reg_1bit_30.inverter_2.pmos.3 550 200
p data[30] vdd Reg_32bit_18.Reg_1bit_30.net_3 24 200
| device Reg_32bit_18.Reg_1bit_30.inverter_2.pmos.4 550 200
p data[30] vdd Reg_32bit_18.Reg_1bit_30.net_3 24 200
| end Reg_32bit_18.Reg_1bit_30.inverter_2
| device Reg_32bit_18.Reg_1bit_30.nmos_1 730 230
n inR1[19] Reg_32bit_18.Reg_1bit_30.net_2 out1[30] 24 100
| device Reg_32bit_18.Reg_1bit_30.nmos_2 730 360
n inR2[19] Reg_32bit_18.Reg_1bit_30.net_2 out2[30] 24 100
| end Reg_32bit_18.Reg_1bit_30
| begin Reg_32bit_18.Reg_1bit_31 510 4160
| begin Reg_32bit_18.Reg_1bit_31.inverter 560 210
| device Reg_32bit_18.Reg_1bit_31.inverter.nmos 550 360
n Reg_32bit_18.Reg_1bit_31.net_2 gnd Reg_32bit_18.Reg_1bit_31.net_1 24 100
| device Reg_32bit_18.Reg_1bit_31.inverter.pmos 550 200
p Reg_32bit_18.Reg_1bit_31.net_2 vdd Reg_32bit_18.Reg_1bit_31.net_1 24 200
| end Reg_32bit_18.Reg_1bit_31.inverter
| device Reg_32bit_18.Reg_1bit_31.nmos.1 390 260
n w[19] Reg_32bit_18.Reg_1bit_31.net_3 Reg_32bit_18.Reg_1bit_31.net_1 24 100
| device Reg_32bit_18.Reg_1bit_31.nmos.2 390 260
n w[19] Reg_32bit_18.Reg_1bit_31.net_3 Reg_32bit_18.Reg_1bit_31.net_1 24 100
| device Reg_32bit_18.Reg_1bit_31.nmos.3 390 260
n w[19] Reg_32bit_18.Reg_1bit_31.net_3 Reg_32bit_18.Reg_1bit_31.net_1 24 100
| device Reg_32bit_18.Reg_1bit_31.nmos.4 390 260
n w[19] Reg_32bit_18.Reg_1bit_31.net_3 Reg_32bit_18.Reg_1bit_31.net_1 24 100
| begin Reg_32bit_18.Reg_1bit_31.inverter_1 550 380
| device Reg_32bit_18.Reg_1bit_31.inverter_1.nmos.1 550 360
n Reg_32bit_18.Reg_1bit_31.net_1 gnd Reg_32bit_18.Reg_1bit_31.net_2 24 100
| device Reg_32bit_18.Reg_1bit_31.inverter_1.nmos.2 550 360
n Reg_32bit_18.Reg_1bit_31.net_1 gnd Reg_32bit_18.Reg_1bit_31.net_2 24 100
| device Reg_32bit_18.Reg_1bit_31.inverter_1.nmos.3 550 360
n Reg_32bit_18.Reg_1bit_31.net_1 gnd Reg_32bit_18.Reg_1bit_31.net_2 24 100
| device Reg_32bit_18.Reg_1bit_31.inverter_1.nmos.4 550 360
n Reg_32bit_18.Reg_1bit_31.net_1 gnd Reg_32bit_18.Reg_1bit_31.net_2 24 100
| device Reg_32bit_18.Reg_1bit_31.inverter_1.pmos.1 550 200
p Reg_32bit_18.Reg_1bit_31.net_1 vdd Reg_32bit_18.Reg_1bit_31.net_2 24 200
| device Reg_32bit_18.Reg_1bit_31.inverter_1.pmos.2 550 200
p Reg_32bit_18.Reg_1bit_31.net_1 vdd Reg_32bit_18.Reg_1bit_31.net_2 24 200
| device Reg_32bit_18.Reg_1bit_31.inverter_1.pmos.3 550 200
p Reg_32bit_18.Reg_1bit_31.net_1 vdd Reg_32bit_18.Reg_1bit_31.net_2 24 200
| device Reg_32bit_18.Reg_1bit_31.inverter_1.pmos.4 550 200
p Reg_32bit_18.Reg_1bit_31.net_1 vdd Reg_32bit_18.Reg_1bit_31.net_2 24 200
| end Reg_32bit_18.Reg_1bit_31.inverter_1
| begin Reg_32bit_18.Reg_1bit_31.inverter_2 290 260
| device Reg_32bit_18.Reg_1bit_31.inverter_2.nmos.1 550 360
n data[31] gnd Reg_32bit_18.Reg_1bit_31.net_3 24 100
| device Reg_32bit_18.Reg_1bit_31.inverter_2.nmos.2 550 360
n data[31] gnd Reg_32bit_18.Reg_1bit_31.net_3 24 100
| device Reg_32bit_18.Reg_1bit_31.inverter_2.nmos.3 550 360
n data[31] gnd Reg_32bit_18.Reg_1bit_31.net_3 24 100
| device Reg_32bit_18.Reg_1bit_31.inverter_2.nmos.4 550 360
n data[31] gnd Reg_32bit_18.Reg_1bit_31.net_3 24 100
| device Reg_32bit_18.Reg_1bit_31.inverter_2.pmos.1 550 200
p data[31] vdd Reg_32bit_18.Reg_1bit_31.net_3 24 200
| device Reg_32bit_18.Reg_1bit_31.inverter_2.pmos.2 550 200
p data[31] vdd Reg_32bit_18.Reg_1bit_31.net_3 24 200
| device Reg_32bit_18.Reg_1bit_31.inverter_2.pmos.3 550 200
p data[31] vdd Reg_32bit_18.Reg_1bit_31.net_3 24 200
| device Reg_32bit_18.Reg_1bit_31.inverter_2.pmos.4 550 200
p data[31] vdd Reg_32bit_18.Reg_1bit_31.net_3 24 200
| end Reg_32bit_18.Reg_1bit_31.inverter_2
| device Reg_32bit_18.Reg_1bit_31.nmos_1 730 230
n inR1[19] Reg_32bit_18.Reg_1bit_31.net_2 out1[31] 24 100
| device Reg_32bit_18.Reg_1bit_31.nmos_2 730 360
n inR2[19] Reg_32bit_18.Reg_1bit_31.net_2 out2[31] 24 100
| end Reg_32bit_18.Reg_1bit_31
| end Reg_32bit_18
| begin Reg_32bit_19 940 2340
| begin Reg_32bit_19.Reg_1bit 510 100
| begin Reg_32bit_19.Reg_1bit.inverter 560 210
| device Reg_32bit_19.Reg_1bit.inverter.nmos 550 360
n Reg_32bit_19.Reg_1bit.net_2 gnd Reg_32bit_19.Reg_1bit.net_1 24 100
| device Reg_32bit_19.Reg_1bit.inverter.pmos 550 200
p Reg_32bit_19.Reg_1bit.net_2 vdd Reg_32bit_19.Reg_1bit.net_1 24 200
| end Reg_32bit_19.Reg_1bit.inverter
| device Reg_32bit_19.Reg_1bit.nmos.1 390 260
n w[20] Reg_32bit_19.Reg_1bit.net_3 Reg_32bit_19.Reg_1bit.net_1 24 100
| device Reg_32bit_19.Reg_1bit.nmos.2 390 260
n w[20] Reg_32bit_19.Reg_1bit.net_3 Reg_32bit_19.Reg_1bit.net_1 24 100
| device Reg_32bit_19.Reg_1bit.nmos.3 390 260
n w[20] Reg_32bit_19.Reg_1bit.net_3 Reg_32bit_19.Reg_1bit.net_1 24 100
| device Reg_32bit_19.Reg_1bit.nmos.4 390 260
n w[20] Reg_32bit_19.Reg_1bit.net_3 Reg_32bit_19.Reg_1bit.net_1 24 100
| begin Reg_32bit_19.Reg_1bit.inverter_1 550 380
| device Reg_32bit_19.Reg_1bit.inverter_1.nmos.1 550 360
n Reg_32bit_19.Reg_1bit.net_1 gnd Reg_32bit_19.Reg_1bit.net_2 24 100
| device Reg_32bit_19.Reg_1bit.inverter_1.nmos.2 550 360
n Reg_32bit_19.Reg_1bit.net_1 gnd Reg_32bit_19.Reg_1bit.net_2 24 100
| device Reg_32bit_19.Reg_1bit.inverter_1.nmos.3 550 360
n Reg_32bit_19.Reg_1bit.net_1 gnd Reg_32bit_19.Reg_1bit.net_2 24 100
| device Reg_32bit_19.Reg_1bit.inverter_1.nmos.4 550 360
n Reg_32bit_19.Reg_1bit.net_1 gnd Reg_32bit_19.Reg_1bit.net_2 24 100
| device Reg_32bit_19.Reg_1bit.inverter_1.pmos.1 550 200
p Reg_32bit_19.Reg_1bit.net_1 vdd Reg_32bit_19.Reg_1bit.net_2 24 200
| device Reg_32bit_19.Reg_1bit.inverter_1.pmos.2 550 200
p Reg_32bit_19.Reg_1bit.net_1 vdd Reg_32bit_19.Reg_1bit.net_2 24 200
| device Reg_32bit_19.Reg_1bit.inverter_1.pmos.3 550 200
p Reg_32bit_19.Reg_1bit.net_1 vdd Reg_32bit_19.Reg_1bit.net_2 24 200
| device Reg_32bit_19.Reg_1bit.inverter_1.pmos.4 550 200
p Reg_32bit_19.Reg_1bit.net_1 vdd Reg_32bit_19.Reg_1bit.net_2 24 200
| end Reg_32bit_19.Reg_1bit.inverter_1
| begin Reg_32bit_19.Reg_1bit.inverter_2 290 260
| device Reg_32bit_19.Reg_1bit.inverter_2.nmos.1 550 360
n data[0] gnd Reg_32bit_19.Reg_1bit.net_3 24 100
| device Reg_32bit_19.Reg_1bit.inverter_2.nmos.2 550 360
n data[0] gnd Reg_32bit_19.Reg_1bit.net_3 24 100
| device Reg_32bit_19.Reg_1bit.inverter_2.nmos.3 550 360
n data[0] gnd Reg_32bit_19.Reg_1bit.net_3 24 100
| device Reg_32bit_19.Reg_1bit.inverter_2.nmos.4 550 360
n data[0] gnd Reg_32bit_19.Reg_1bit.net_3 24 100
| device Reg_32bit_19.Reg_1bit.inverter_2.pmos.1 550 200
p data[0] vdd Reg_32bit_19.Reg_1bit.net_3 24 200
| device Reg_32bit_19.Reg_1bit.inverter_2.pmos.2 550 200
p data[0] vdd Reg_32bit_19.Reg_1bit.net_3 24 200
| device Reg_32bit_19.Reg_1bit.inverter_2.pmos.3 550 200
p data[0] vdd Reg_32bit_19.Reg_1bit.net_3 24 200
| device Reg_32bit_19.Reg_1bit.inverter_2.pmos.4 550 200
p data[0] vdd Reg_32bit_19.Reg_1bit.net_3 24 200
| end Reg_32bit_19.Reg_1bit.inverter_2
| device Reg_32bit_19.Reg_1bit.nmos_1 730 230
n inR1[20] Reg_32bit_19.Reg_1bit.net_2 out1[0] 24 100
| device Reg_32bit_19.Reg_1bit.nmos_2 730 360
n inR2[20] Reg_32bit_19.Reg_1bit.net_2 out2[0] 24 100
| end Reg_32bit_19.Reg_1bit
| begin Reg_32bit_19.Reg_1bit_1 510 230
| begin Reg_32bit_19.Reg_1bit_1.inverter 560 210
| device Reg_32bit_19.Reg_1bit_1.inverter.nmos 550 360
n Reg_32bit_19.Reg_1bit_1.net_2 gnd Reg_32bit_19.Reg_1bit_1.net_1 24 100
| device Reg_32bit_19.Reg_1bit_1.inverter.pmos 550 200
p Reg_32bit_19.Reg_1bit_1.net_2 vdd Reg_32bit_19.Reg_1bit_1.net_1 24 200
| end Reg_32bit_19.Reg_1bit_1.inverter
| device Reg_32bit_19.Reg_1bit_1.nmos.1 390 260
n w[20] Reg_32bit_19.Reg_1bit_1.net_3 Reg_32bit_19.Reg_1bit_1.net_1 24 100
| device Reg_32bit_19.Reg_1bit_1.nmos.2 390 260
n w[20] Reg_32bit_19.Reg_1bit_1.net_3 Reg_32bit_19.Reg_1bit_1.net_1 24 100
| device Reg_32bit_19.Reg_1bit_1.nmos.3 390 260
n w[20] Reg_32bit_19.Reg_1bit_1.net_3 Reg_32bit_19.Reg_1bit_1.net_1 24 100
| device Reg_32bit_19.Reg_1bit_1.nmos.4 390 260
n w[20] Reg_32bit_19.Reg_1bit_1.net_3 Reg_32bit_19.Reg_1bit_1.net_1 24 100
| begin Reg_32bit_19.Reg_1bit_1.inverter_1 550 380
| device Reg_32bit_19.Reg_1bit_1.inverter_1.nmos.1 550 360
n Reg_32bit_19.Reg_1bit_1.net_1 gnd Reg_32bit_19.Reg_1bit_1.net_2 24 100
| device Reg_32bit_19.Reg_1bit_1.inverter_1.nmos.2 550 360
n Reg_32bit_19.Reg_1bit_1.net_1 gnd Reg_32bit_19.Reg_1bit_1.net_2 24 100
| device Reg_32bit_19.Reg_1bit_1.inverter_1.nmos.3 550 360
n Reg_32bit_19.Reg_1bit_1.net_1 gnd Reg_32bit_19.Reg_1bit_1.net_2 24 100
| device Reg_32bit_19.Reg_1bit_1.inverter_1.nmos.4 550 360
n Reg_32bit_19.Reg_1bit_1.net_1 gnd Reg_32bit_19.Reg_1bit_1.net_2 24 100
| device Reg_32bit_19.Reg_1bit_1.inverter_1.pmos.1 550 200
p Reg_32bit_19.Reg_1bit_1.net_1 vdd Reg_32bit_19.Reg_1bit_1.net_2 24 200
| device Reg_32bit_19.Reg_1bit_1.inverter_1.pmos.2 550 200
p Reg_32bit_19.Reg_1bit_1.net_1 vdd Reg_32bit_19.Reg_1bit_1.net_2 24 200
| device Reg_32bit_19.Reg_1bit_1.inverter_1.pmos.3 550 200
p Reg_32bit_19.Reg_1bit_1.net_1 vdd Reg_32bit_19.Reg_1bit_1.net_2 24 200
| device Reg_32bit_19.Reg_1bit_1.inverter_1.pmos.4 550 200
p Reg_32bit_19.Reg_1bit_1.net_1 vdd Reg_32bit_19.Reg_1bit_1.net_2 24 200
| end Reg_32bit_19.Reg_1bit_1.inverter_1
| begin Reg_32bit_19.Reg_1bit_1.inverter_2 290 260
| device Reg_32bit_19.Reg_1bit_1.inverter_2.nmos.1 550 360
n data[1] gnd Reg_32bit_19.Reg_1bit_1.net_3 24 100
| device Reg_32bit_19.Reg_1bit_1.inverter_2.nmos.2 550 360
n data[1] gnd Reg_32bit_19.Reg_1bit_1.net_3 24 100
| device Reg_32bit_19.Reg_1bit_1.inverter_2.nmos.3 550 360
n data[1] gnd Reg_32bit_19.Reg_1bit_1.net_3 24 100
| device Reg_32bit_19.Reg_1bit_1.inverter_2.nmos.4 550 360
n data[1] gnd Reg_32bit_19.Reg_1bit_1.net_3 24 100
| device Reg_32bit_19.Reg_1bit_1.inverter_2.pmos.1 550 200
p data[1] vdd Reg_32bit_19.Reg_1bit_1.net_3 24 200
| device Reg_32bit_19.Reg_1bit_1.inverter_2.pmos.2 550 200
p data[1] vdd Reg_32bit_19.Reg_1bit_1.net_3 24 200
| device Reg_32bit_19.Reg_1bit_1.inverter_2.pmos.3 550 200
p data[1] vdd Reg_32bit_19.Reg_1bit_1.net_3 24 200
| device Reg_32bit_19.Reg_1bit_1.inverter_2.pmos.4 550 200
p data[1] vdd Reg_32bit_19.Reg_1bit_1.net_3 24 200
| end Reg_32bit_19.Reg_1bit_1.inverter_2
| device Reg_32bit_19.Reg_1bit_1.nmos_1 730 230
n inR1[20] Reg_32bit_19.Reg_1bit_1.net_2 out1[1] 24 100
| device Reg_32bit_19.Reg_1bit_1.nmos_2 730 360
n inR2[20] Reg_32bit_19.Reg_1bit_1.net_2 out2[1] 24 100
| end Reg_32bit_19.Reg_1bit_1
| begin Reg_32bit_19.Reg_1bit_2 510 360
| begin Reg_32bit_19.Reg_1bit_2.inverter 560 210
| device Reg_32bit_19.Reg_1bit_2.inverter.nmos 550 360
n Reg_32bit_19.Reg_1bit_2.net_2 gnd Reg_32bit_19.Reg_1bit_2.net_1 24 100
| device Reg_32bit_19.Reg_1bit_2.inverter.pmos 550 200
p Reg_32bit_19.Reg_1bit_2.net_2 vdd Reg_32bit_19.Reg_1bit_2.net_1 24 200
| end Reg_32bit_19.Reg_1bit_2.inverter
| device Reg_32bit_19.Reg_1bit_2.nmos.1 390 260
n w[20] Reg_32bit_19.Reg_1bit_2.net_3 Reg_32bit_19.Reg_1bit_2.net_1 24 100
| device Reg_32bit_19.Reg_1bit_2.nmos.2 390 260
n w[20] Reg_32bit_19.Reg_1bit_2.net_3 Reg_32bit_19.Reg_1bit_2.net_1 24 100
| device Reg_32bit_19.Reg_1bit_2.nmos.3 390 260
n w[20] Reg_32bit_19.Reg_1bit_2.net_3 Reg_32bit_19.Reg_1bit_2.net_1 24 100
| device Reg_32bit_19.Reg_1bit_2.nmos.4 390 260
n w[20] Reg_32bit_19.Reg_1bit_2.net_3 Reg_32bit_19.Reg_1bit_2.net_1 24 100
| begin Reg_32bit_19.Reg_1bit_2.inverter_1 550 380
| device Reg_32bit_19.Reg_1bit_2.inverter_1.nmos.1 550 360
n Reg_32bit_19.Reg_1bit_2.net_1 gnd Reg_32bit_19.Reg_1bit_2.net_2 24 100
| device Reg_32bit_19.Reg_1bit_2.inverter_1.nmos.2 550 360
n Reg_32bit_19.Reg_1bit_2.net_1 gnd Reg_32bit_19.Reg_1bit_2.net_2 24 100
| device Reg_32bit_19.Reg_1bit_2.inverter_1.nmos.3 550 360
n Reg_32bit_19.Reg_1bit_2.net_1 gnd Reg_32bit_19.Reg_1bit_2.net_2 24 100
| device Reg_32bit_19.Reg_1bit_2.inverter_1.nmos.4 550 360
n Reg_32bit_19.Reg_1bit_2.net_1 gnd Reg_32bit_19.Reg_1bit_2.net_2 24 100
| device Reg_32bit_19.Reg_1bit_2.inverter_1.pmos.1 550 200
p Reg_32bit_19.Reg_1bit_2.net_1 vdd Reg_32bit_19.Reg_1bit_2.net_2 24 200
| device Reg_32bit_19.Reg_1bit_2.inverter_1.pmos.2 550 200
p Reg_32bit_19.Reg_1bit_2.net_1 vdd Reg_32bit_19.Reg_1bit_2.net_2 24 200
| device Reg_32bit_19.Reg_1bit_2.inverter_1.pmos.3 550 200
p Reg_32bit_19.Reg_1bit_2.net_1 vdd Reg_32bit_19.Reg_1bit_2.net_2 24 200
| device Reg_32bit_19.Reg_1bit_2.inverter_1.pmos.4 550 200
p Reg_32bit_19.Reg_1bit_2.net_1 vdd Reg_32bit_19.Reg_1bit_2.net_2 24 200
| end Reg_32bit_19.Reg_1bit_2.inverter_1
| begin Reg_32bit_19.Reg_1bit_2.inverter_2 290 260
| device Reg_32bit_19.Reg_1bit_2.inverter_2.nmos.1 550 360
n data[2] gnd Reg_32bit_19.Reg_1bit_2.net_3 24 100
| device Reg_32bit_19.Reg_1bit_2.inverter_2.nmos.2 550 360
n data[2] gnd Reg_32bit_19.Reg_1bit_2.net_3 24 100
| device Reg_32bit_19.Reg_1bit_2.inverter_2.nmos.3 550 360
n data[2] gnd Reg_32bit_19.Reg_1bit_2.net_3 24 100
| device Reg_32bit_19.Reg_1bit_2.inverter_2.nmos.4 550 360
n data[2] gnd Reg_32bit_19.Reg_1bit_2.net_3 24 100
| device Reg_32bit_19.Reg_1bit_2.inverter_2.pmos.1 550 200
p data[2] vdd Reg_32bit_19.Reg_1bit_2.net_3 24 200
| device Reg_32bit_19.Reg_1bit_2.inverter_2.pmos.2 550 200
p data[2] vdd Reg_32bit_19.Reg_1bit_2.net_3 24 200
| device Reg_32bit_19.Reg_1bit_2.inverter_2.pmos.3 550 200
p data[2] vdd Reg_32bit_19.Reg_1bit_2.net_3 24 200
| device Reg_32bit_19.Reg_1bit_2.inverter_2.pmos.4 550 200
p data[2] vdd Reg_32bit_19.Reg_1bit_2.net_3 24 200
| end Reg_32bit_19.Reg_1bit_2.inverter_2
| device Reg_32bit_19.Reg_1bit_2.nmos_1 730 230
n inR1[20] Reg_32bit_19.Reg_1bit_2.net_2 out1[2] 24 100
| device Reg_32bit_19.Reg_1bit_2.nmos_2 730 360
n inR2[20] Reg_32bit_19.Reg_1bit_2.net_2 out2[2] 24 100
| end Reg_32bit_19.Reg_1bit_2
| begin Reg_32bit_19.Reg_1bit_3 510 490
| begin Reg_32bit_19.Reg_1bit_3.inverter 560 210
| device Reg_32bit_19.Reg_1bit_3.inverter.nmos 550 360
n Reg_32bit_19.Reg_1bit_3.net_2 gnd Reg_32bit_19.Reg_1bit_3.net_1 24 100
| device Reg_32bit_19.Reg_1bit_3.inverter.pmos 550 200
p Reg_32bit_19.Reg_1bit_3.net_2 vdd Reg_32bit_19.Reg_1bit_3.net_1 24 200
| end Reg_32bit_19.Reg_1bit_3.inverter
| device Reg_32bit_19.Reg_1bit_3.nmos.1 390 260
n w[20] Reg_32bit_19.Reg_1bit_3.net_3 Reg_32bit_19.Reg_1bit_3.net_1 24 100
| device Reg_32bit_19.Reg_1bit_3.nmos.2 390 260
n w[20] Reg_32bit_19.Reg_1bit_3.net_3 Reg_32bit_19.Reg_1bit_3.net_1 24 100
| device Reg_32bit_19.Reg_1bit_3.nmos.3 390 260
n w[20] Reg_32bit_19.Reg_1bit_3.net_3 Reg_32bit_19.Reg_1bit_3.net_1 24 100
| device Reg_32bit_19.Reg_1bit_3.nmos.4 390 260
n w[20] Reg_32bit_19.Reg_1bit_3.net_3 Reg_32bit_19.Reg_1bit_3.net_1 24 100
| begin Reg_32bit_19.Reg_1bit_3.inverter_1 550 380
| device Reg_32bit_19.Reg_1bit_3.inverter_1.nmos.1 550 360
n Reg_32bit_19.Reg_1bit_3.net_1 gnd Reg_32bit_19.Reg_1bit_3.net_2 24 100
| device Reg_32bit_19.Reg_1bit_3.inverter_1.nmos.2 550 360
n Reg_32bit_19.Reg_1bit_3.net_1 gnd Reg_32bit_19.Reg_1bit_3.net_2 24 100
| device Reg_32bit_19.Reg_1bit_3.inverter_1.nmos.3 550 360
n Reg_32bit_19.Reg_1bit_3.net_1 gnd Reg_32bit_19.Reg_1bit_3.net_2 24 100
| device Reg_32bit_19.Reg_1bit_3.inverter_1.nmos.4 550 360
n Reg_32bit_19.Reg_1bit_3.net_1 gnd Reg_32bit_19.Reg_1bit_3.net_2 24 100
| device Reg_32bit_19.Reg_1bit_3.inverter_1.pmos.1 550 200
p Reg_32bit_19.Reg_1bit_3.net_1 vdd Reg_32bit_19.Reg_1bit_3.net_2 24 200
| device Reg_32bit_19.Reg_1bit_3.inverter_1.pmos.2 550 200
p Reg_32bit_19.Reg_1bit_3.net_1 vdd Reg_32bit_19.Reg_1bit_3.net_2 24 200
| device Reg_32bit_19.Reg_1bit_3.inverter_1.pmos.3 550 200
p Reg_32bit_19.Reg_1bit_3.net_1 vdd Reg_32bit_19.Reg_1bit_3.net_2 24 200
| device Reg_32bit_19.Reg_1bit_3.inverter_1.pmos.4 550 200
p Reg_32bit_19.Reg_1bit_3.net_1 vdd Reg_32bit_19.Reg_1bit_3.net_2 24 200
| end Reg_32bit_19.Reg_1bit_3.inverter_1
| begin Reg_32bit_19.Reg_1bit_3.inverter_2 290 260
| device Reg_32bit_19.Reg_1bit_3.inverter_2.nmos.1 550 360
n data[3] gnd Reg_32bit_19.Reg_1bit_3.net_3 24 100
| device Reg_32bit_19.Reg_1bit_3.inverter_2.nmos.2 550 360
n data[3] gnd Reg_32bit_19.Reg_1bit_3.net_3 24 100
| device Reg_32bit_19.Reg_1bit_3.inverter_2.nmos.3 550 360
n data[3] gnd Reg_32bit_19.Reg_1bit_3.net_3 24 100
| device Reg_32bit_19.Reg_1bit_3.inverter_2.nmos.4 550 360
n data[3] gnd Reg_32bit_19.Reg_1bit_3.net_3 24 100
| device Reg_32bit_19.Reg_1bit_3.inverter_2.pmos.1 550 200
p data[3] vdd Reg_32bit_19.Reg_1bit_3.net_3 24 200
| device Reg_32bit_19.Reg_1bit_3.inverter_2.pmos.2 550 200
p data[3] vdd Reg_32bit_19.Reg_1bit_3.net_3 24 200
| device Reg_32bit_19.Reg_1bit_3.inverter_2.pmos.3 550 200
p data[3] vdd Reg_32bit_19.Reg_1bit_3.net_3 24 200
| device Reg_32bit_19.Reg_1bit_3.inverter_2.pmos.4 550 200
p data[3] vdd Reg_32bit_19.Reg_1bit_3.net_3 24 200
| end Reg_32bit_19.Reg_1bit_3.inverter_2
| device Reg_32bit_19.Reg_1bit_3.nmos_1 730 230
n inR1[20] Reg_32bit_19.Reg_1bit_3.net_2 out1[3] 24 100
| device Reg_32bit_19.Reg_1bit_3.nmos_2 730 360
n inR2[20] Reg_32bit_19.Reg_1bit_3.net_2 out2[3] 24 100
| end Reg_32bit_19.Reg_1bit_3
| begin Reg_32bit_19.Reg_1bit_4 510 620
| begin Reg_32bit_19.Reg_1bit_4.inverter 560 210
| device Reg_32bit_19.Reg_1bit_4.inverter.nmos 550 360
n Reg_32bit_19.Reg_1bit_4.net_2 gnd Reg_32bit_19.Reg_1bit_4.net_1 24 100
| device Reg_32bit_19.Reg_1bit_4.inverter.pmos 550 200
p Reg_32bit_19.Reg_1bit_4.net_2 vdd Reg_32bit_19.Reg_1bit_4.net_1 24 200
| end Reg_32bit_19.Reg_1bit_4.inverter
| device Reg_32bit_19.Reg_1bit_4.nmos.1 390 260
n w[20] Reg_32bit_19.Reg_1bit_4.net_3 Reg_32bit_19.Reg_1bit_4.net_1 24 100
| device Reg_32bit_19.Reg_1bit_4.nmos.2 390 260
n w[20] Reg_32bit_19.Reg_1bit_4.net_3 Reg_32bit_19.Reg_1bit_4.net_1 24 100
| device Reg_32bit_19.Reg_1bit_4.nmos.3 390 260
n w[20] Reg_32bit_19.Reg_1bit_4.net_3 Reg_32bit_19.Reg_1bit_4.net_1 24 100
| device Reg_32bit_19.Reg_1bit_4.nmos.4 390 260
n w[20] Reg_32bit_19.Reg_1bit_4.net_3 Reg_32bit_19.Reg_1bit_4.net_1 24 100
| begin Reg_32bit_19.Reg_1bit_4.inverter_1 550 380
| device Reg_32bit_19.Reg_1bit_4.inverter_1.nmos.1 550 360
n Reg_32bit_19.Reg_1bit_4.net_1 gnd Reg_32bit_19.Reg_1bit_4.net_2 24 100
| device Reg_32bit_19.Reg_1bit_4.inverter_1.nmos.2 550 360
n Reg_32bit_19.Reg_1bit_4.net_1 gnd Reg_32bit_19.Reg_1bit_4.net_2 24 100
| device Reg_32bit_19.Reg_1bit_4.inverter_1.nmos.3 550 360
n Reg_32bit_19.Reg_1bit_4.net_1 gnd Reg_32bit_19.Reg_1bit_4.net_2 24 100
| device Reg_32bit_19.Reg_1bit_4.inverter_1.nmos.4 550 360
n Reg_32bit_19.Reg_1bit_4.net_1 gnd Reg_32bit_19.Reg_1bit_4.net_2 24 100
| device Reg_32bit_19.Reg_1bit_4.inverter_1.pmos.1 550 200
p Reg_32bit_19.Reg_1bit_4.net_1 vdd Reg_32bit_19.Reg_1bit_4.net_2 24 200
| device Reg_32bit_19.Reg_1bit_4.inverter_1.pmos.2 550 200
p Reg_32bit_19.Reg_1bit_4.net_1 vdd Reg_32bit_19.Reg_1bit_4.net_2 24 200
| device Reg_32bit_19.Reg_1bit_4.inverter_1.pmos.3 550 200
p Reg_32bit_19.Reg_1bit_4.net_1 vdd Reg_32bit_19.Reg_1bit_4.net_2 24 200
| device Reg_32bit_19.Reg_1bit_4.inverter_1.pmos.4 550 200
p Reg_32bit_19.Reg_1bit_4.net_1 vdd Reg_32bit_19.Reg_1bit_4.net_2 24 200
| end Reg_32bit_19.Reg_1bit_4.inverter_1
| begin Reg_32bit_19.Reg_1bit_4.inverter_2 290 260
| device Reg_32bit_19.Reg_1bit_4.inverter_2.nmos.1 550 360
n data[4] gnd Reg_32bit_19.Reg_1bit_4.net_3 24 100
| device Reg_32bit_19.Reg_1bit_4.inverter_2.nmos.2 550 360
n data[4] gnd Reg_32bit_19.Reg_1bit_4.net_3 24 100
| device Reg_32bit_19.Reg_1bit_4.inverter_2.nmos.3 550 360
n data[4] gnd Reg_32bit_19.Reg_1bit_4.net_3 24 100
| device Reg_32bit_19.Reg_1bit_4.inverter_2.nmos.4 550 360
n data[4] gnd Reg_32bit_19.Reg_1bit_4.net_3 24 100
| device Reg_32bit_19.Reg_1bit_4.inverter_2.pmos.1 550 200
p data[4] vdd Reg_32bit_19.Reg_1bit_4.net_3 24 200
| device Reg_32bit_19.Reg_1bit_4.inverter_2.pmos.2 550 200
p data[4] vdd Reg_32bit_19.Reg_1bit_4.net_3 24 200
| device Reg_32bit_19.Reg_1bit_4.inverter_2.pmos.3 550 200
p data[4] vdd Reg_32bit_19.Reg_1bit_4.net_3 24 200
| device Reg_32bit_19.Reg_1bit_4.inverter_2.pmos.4 550 200
p data[4] vdd Reg_32bit_19.Reg_1bit_4.net_3 24 200
| end Reg_32bit_19.Reg_1bit_4.inverter_2
| device Reg_32bit_19.Reg_1bit_4.nmos_1 730 230
n inR1[20] Reg_32bit_19.Reg_1bit_4.net_2 out1[4] 24 100
| device Reg_32bit_19.Reg_1bit_4.nmos_2 730 360
n inR2[20] Reg_32bit_19.Reg_1bit_4.net_2 out2[4] 24 100
| end Reg_32bit_19.Reg_1bit_4
| begin Reg_32bit_19.Reg_1bit_5 510 750
| begin Reg_32bit_19.Reg_1bit_5.inverter 560 210
| device Reg_32bit_19.Reg_1bit_5.inverter.nmos 550 360
n Reg_32bit_19.Reg_1bit_5.net_2 gnd Reg_32bit_19.Reg_1bit_5.net_1 24 100
| device Reg_32bit_19.Reg_1bit_5.inverter.pmos 550 200
p Reg_32bit_19.Reg_1bit_5.net_2 vdd Reg_32bit_19.Reg_1bit_5.net_1 24 200
| end Reg_32bit_19.Reg_1bit_5.inverter
| device Reg_32bit_19.Reg_1bit_5.nmos.1 390 260
n w[20] Reg_32bit_19.Reg_1bit_5.net_3 Reg_32bit_19.Reg_1bit_5.net_1 24 100
| device Reg_32bit_19.Reg_1bit_5.nmos.2 390 260
n w[20] Reg_32bit_19.Reg_1bit_5.net_3 Reg_32bit_19.Reg_1bit_5.net_1 24 100
| device Reg_32bit_19.Reg_1bit_5.nmos.3 390 260
n w[20] Reg_32bit_19.Reg_1bit_5.net_3 Reg_32bit_19.Reg_1bit_5.net_1 24 100
| device Reg_32bit_19.Reg_1bit_5.nmos.4 390 260
n w[20] Reg_32bit_19.Reg_1bit_5.net_3 Reg_32bit_19.Reg_1bit_5.net_1 24 100
| begin Reg_32bit_19.Reg_1bit_5.inverter_1 550 380
| device Reg_32bit_19.Reg_1bit_5.inverter_1.nmos.1 550 360
n Reg_32bit_19.Reg_1bit_5.net_1 gnd Reg_32bit_19.Reg_1bit_5.net_2 24 100
| device Reg_32bit_19.Reg_1bit_5.inverter_1.nmos.2 550 360
n Reg_32bit_19.Reg_1bit_5.net_1 gnd Reg_32bit_19.Reg_1bit_5.net_2 24 100
| device Reg_32bit_19.Reg_1bit_5.inverter_1.nmos.3 550 360
n Reg_32bit_19.Reg_1bit_5.net_1 gnd Reg_32bit_19.Reg_1bit_5.net_2 24 100
| device Reg_32bit_19.Reg_1bit_5.inverter_1.nmos.4 550 360
n Reg_32bit_19.Reg_1bit_5.net_1 gnd Reg_32bit_19.Reg_1bit_5.net_2 24 100
| device Reg_32bit_19.Reg_1bit_5.inverter_1.pmos.1 550 200
p Reg_32bit_19.Reg_1bit_5.net_1 vdd Reg_32bit_19.Reg_1bit_5.net_2 24 200
| device Reg_32bit_19.Reg_1bit_5.inverter_1.pmos.2 550 200
p Reg_32bit_19.Reg_1bit_5.net_1 vdd Reg_32bit_19.Reg_1bit_5.net_2 24 200
| device Reg_32bit_19.Reg_1bit_5.inverter_1.pmos.3 550 200
p Reg_32bit_19.Reg_1bit_5.net_1 vdd Reg_32bit_19.Reg_1bit_5.net_2 24 200
| device Reg_32bit_19.Reg_1bit_5.inverter_1.pmos.4 550 200
p Reg_32bit_19.Reg_1bit_5.net_1 vdd Reg_32bit_19.Reg_1bit_5.net_2 24 200
| end Reg_32bit_19.Reg_1bit_5.inverter_1
| begin Reg_32bit_19.Reg_1bit_5.inverter_2 290 260
| device Reg_32bit_19.Reg_1bit_5.inverter_2.nmos.1 550 360
n data[5] gnd Reg_32bit_19.Reg_1bit_5.net_3 24 100
| device Reg_32bit_19.Reg_1bit_5.inverter_2.nmos.2 550 360
n data[5] gnd Reg_32bit_19.Reg_1bit_5.net_3 24 100
| device Reg_32bit_19.Reg_1bit_5.inverter_2.nmos.3 550 360
n data[5] gnd Reg_32bit_19.Reg_1bit_5.net_3 24 100
| device Reg_32bit_19.Reg_1bit_5.inverter_2.nmos.4 550 360
n data[5] gnd Reg_32bit_19.Reg_1bit_5.net_3 24 100
| device Reg_32bit_19.Reg_1bit_5.inverter_2.pmos.1 550 200
p data[5] vdd Reg_32bit_19.Reg_1bit_5.net_3 24 200
| device Reg_32bit_19.Reg_1bit_5.inverter_2.pmos.2 550 200
p data[5] vdd Reg_32bit_19.Reg_1bit_5.net_3 24 200
| device Reg_32bit_19.Reg_1bit_5.inverter_2.pmos.3 550 200
p data[5] vdd Reg_32bit_19.Reg_1bit_5.net_3 24 200
| device Reg_32bit_19.Reg_1bit_5.inverter_2.pmos.4 550 200
p data[5] vdd Reg_32bit_19.Reg_1bit_5.net_3 24 200
| end Reg_32bit_19.Reg_1bit_5.inverter_2
| device Reg_32bit_19.Reg_1bit_5.nmos_1 730 230
n inR1[20] Reg_32bit_19.Reg_1bit_5.net_2 out1[5] 24 100
| device Reg_32bit_19.Reg_1bit_5.nmos_2 730 360
n inR2[20] Reg_32bit_19.Reg_1bit_5.net_2 out2[5] 24 100
| end Reg_32bit_19.Reg_1bit_5
| begin Reg_32bit_19.Reg_1bit_6 510 880
| begin Reg_32bit_19.Reg_1bit_6.inverter 560 210
| device Reg_32bit_19.Reg_1bit_6.inverter.nmos 550 360
n Reg_32bit_19.Reg_1bit_6.net_2 gnd Reg_32bit_19.Reg_1bit_6.net_1 24 100
| device Reg_32bit_19.Reg_1bit_6.inverter.pmos 550 200
p Reg_32bit_19.Reg_1bit_6.net_2 vdd Reg_32bit_19.Reg_1bit_6.net_1 24 200
| end Reg_32bit_19.Reg_1bit_6.inverter
| device Reg_32bit_19.Reg_1bit_6.nmos.1 390 260
n w[20] Reg_32bit_19.Reg_1bit_6.net_3 Reg_32bit_19.Reg_1bit_6.net_1 24 100
| device Reg_32bit_19.Reg_1bit_6.nmos.2 390 260
n w[20] Reg_32bit_19.Reg_1bit_6.net_3 Reg_32bit_19.Reg_1bit_6.net_1 24 100
| device Reg_32bit_19.Reg_1bit_6.nmos.3 390 260
n w[20] Reg_32bit_19.Reg_1bit_6.net_3 Reg_32bit_19.Reg_1bit_6.net_1 24 100
| device Reg_32bit_19.Reg_1bit_6.nmos.4 390 260
n w[20] Reg_32bit_19.Reg_1bit_6.net_3 Reg_32bit_19.Reg_1bit_6.net_1 24 100
| begin Reg_32bit_19.Reg_1bit_6.inverter_1 550 380
| device Reg_32bit_19.Reg_1bit_6.inverter_1.nmos.1 550 360
n Reg_32bit_19.Reg_1bit_6.net_1 gnd Reg_32bit_19.Reg_1bit_6.net_2 24 100
| device Reg_32bit_19.Reg_1bit_6.inverter_1.nmos.2 550 360
n Reg_32bit_19.Reg_1bit_6.net_1 gnd Reg_32bit_19.Reg_1bit_6.net_2 24 100
| device Reg_32bit_19.Reg_1bit_6.inverter_1.nmos.3 550 360
n Reg_32bit_19.Reg_1bit_6.net_1 gnd Reg_32bit_19.Reg_1bit_6.net_2 24 100
| device Reg_32bit_19.Reg_1bit_6.inverter_1.nmos.4 550 360
n Reg_32bit_19.Reg_1bit_6.net_1 gnd Reg_32bit_19.Reg_1bit_6.net_2 24 100
| device Reg_32bit_19.Reg_1bit_6.inverter_1.pmos.1 550 200
p Reg_32bit_19.Reg_1bit_6.net_1 vdd Reg_32bit_19.Reg_1bit_6.net_2 24 200
| device Reg_32bit_19.Reg_1bit_6.inverter_1.pmos.2 550 200
p Reg_32bit_19.Reg_1bit_6.net_1 vdd Reg_32bit_19.Reg_1bit_6.net_2 24 200
| device Reg_32bit_19.Reg_1bit_6.inverter_1.pmos.3 550 200
p Reg_32bit_19.Reg_1bit_6.net_1 vdd Reg_32bit_19.Reg_1bit_6.net_2 24 200
| device Reg_32bit_19.Reg_1bit_6.inverter_1.pmos.4 550 200
p Reg_32bit_19.Reg_1bit_6.net_1 vdd Reg_32bit_19.Reg_1bit_6.net_2 24 200
| end Reg_32bit_19.Reg_1bit_6.inverter_1
| begin Reg_32bit_19.Reg_1bit_6.inverter_2 290 260
| device Reg_32bit_19.Reg_1bit_6.inverter_2.nmos.1 550 360
n data[6] gnd Reg_32bit_19.Reg_1bit_6.net_3 24 100
| device Reg_32bit_19.Reg_1bit_6.inverter_2.nmos.2 550 360
n data[6] gnd Reg_32bit_19.Reg_1bit_6.net_3 24 100
| device Reg_32bit_19.Reg_1bit_6.inverter_2.nmos.3 550 360
n data[6] gnd Reg_32bit_19.Reg_1bit_6.net_3 24 100
| device Reg_32bit_19.Reg_1bit_6.inverter_2.nmos.4 550 360
n data[6] gnd Reg_32bit_19.Reg_1bit_6.net_3 24 100
| device Reg_32bit_19.Reg_1bit_6.inverter_2.pmos.1 550 200
p data[6] vdd Reg_32bit_19.Reg_1bit_6.net_3 24 200
| device Reg_32bit_19.Reg_1bit_6.inverter_2.pmos.2 550 200
p data[6] vdd Reg_32bit_19.Reg_1bit_6.net_3 24 200
| device Reg_32bit_19.Reg_1bit_6.inverter_2.pmos.3 550 200
p data[6] vdd Reg_32bit_19.Reg_1bit_6.net_3 24 200
| device Reg_32bit_19.Reg_1bit_6.inverter_2.pmos.4 550 200
p data[6] vdd Reg_32bit_19.Reg_1bit_6.net_3 24 200
| end Reg_32bit_19.Reg_1bit_6.inverter_2
| device Reg_32bit_19.Reg_1bit_6.nmos_1 730 230
n inR1[20] Reg_32bit_19.Reg_1bit_6.net_2 out1[6] 24 100
| device Reg_32bit_19.Reg_1bit_6.nmos_2 730 360
n inR2[20] Reg_32bit_19.Reg_1bit_6.net_2 out2[6] 24 100
| end Reg_32bit_19.Reg_1bit_6
| begin Reg_32bit_19.Reg_1bit_7 510 1010
| begin Reg_32bit_19.Reg_1bit_7.inverter 560 210
| device Reg_32bit_19.Reg_1bit_7.inverter.nmos 550 360
n Reg_32bit_19.Reg_1bit_7.net_2 gnd Reg_32bit_19.Reg_1bit_7.net_1 24 100
| device Reg_32bit_19.Reg_1bit_7.inverter.pmos 550 200
p Reg_32bit_19.Reg_1bit_7.net_2 vdd Reg_32bit_19.Reg_1bit_7.net_1 24 200
| end Reg_32bit_19.Reg_1bit_7.inverter
| device Reg_32bit_19.Reg_1bit_7.nmos.1 390 260
n w[20] Reg_32bit_19.Reg_1bit_7.net_3 Reg_32bit_19.Reg_1bit_7.net_1 24 100
| device Reg_32bit_19.Reg_1bit_7.nmos.2 390 260
n w[20] Reg_32bit_19.Reg_1bit_7.net_3 Reg_32bit_19.Reg_1bit_7.net_1 24 100
| device Reg_32bit_19.Reg_1bit_7.nmos.3 390 260
n w[20] Reg_32bit_19.Reg_1bit_7.net_3 Reg_32bit_19.Reg_1bit_7.net_1 24 100
| device Reg_32bit_19.Reg_1bit_7.nmos.4 390 260
n w[20] Reg_32bit_19.Reg_1bit_7.net_3 Reg_32bit_19.Reg_1bit_7.net_1 24 100
| begin Reg_32bit_19.Reg_1bit_7.inverter_1 550 380
| device Reg_32bit_19.Reg_1bit_7.inverter_1.nmos.1 550 360
n Reg_32bit_19.Reg_1bit_7.net_1 gnd Reg_32bit_19.Reg_1bit_7.net_2 24 100
| device Reg_32bit_19.Reg_1bit_7.inverter_1.nmos.2 550 360
n Reg_32bit_19.Reg_1bit_7.net_1 gnd Reg_32bit_19.Reg_1bit_7.net_2 24 100
| device Reg_32bit_19.Reg_1bit_7.inverter_1.nmos.3 550 360
n Reg_32bit_19.Reg_1bit_7.net_1 gnd Reg_32bit_19.Reg_1bit_7.net_2 24 100
| device Reg_32bit_19.Reg_1bit_7.inverter_1.nmos.4 550 360
n Reg_32bit_19.Reg_1bit_7.net_1 gnd Reg_32bit_19.Reg_1bit_7.net_2 24 100
| device Reg_32bit_19.Reg_1bit_7.inverter_1.pmos.1 550 200
p Reg_32bit_19.Reg_1bit_7.net_1 vdd Reg_32bit_19.Reg_1bit_7.net_2 24 200
| device Reg_32bit_19.Reg_1bit_7.inverter_1.pmos.2 550 200
p Reg_32bit_19.Reg_1bit_7.net_1 vdd Reg_32bit_19.Reg_1bit_7.net_2 24 200
| device Reg_32bit_19.Reg_1bit_7.inverter_1.pmos.3 550 200
p Reg_32bit_19.Reg_1bit_7.net_1 vdd Reg_32bit_19.Reg_1bit_7.net_2 24 200
| device Reg_32bit_19.Reg_1bit_7.inverter_1.pmos.4 550 200
p Reg_32bit_19.Reg_1bit_7.net_1 vdd Reg_32bit_19.Reg_1bit_7.net_2 24 200
| end Reg_32bit_19.Reg_1bit_7.inverter_1
| begin Reg_32bit_19.Reg_1bit_7.inverter_2 290 260
| device Reg_32bit_19.Reg_1bit_7.inverter_2.nmos.1 550 360
n data[7] gnd Reg_32bit_19.Reg_1bit_7.net_3 24 100
| device Reg_32bit_19.Reg_1bit_7.inverter_2.nmos.2 550 360
n data[7] gnd Reg_32bit_19.Reg_1bit_7.net_3 24 100
| device Reg_32bit_19.Reg_1bit_7.inverter_2.nmos.3 550 360
n data[7] gnd Reg_32bit_19.Reg_1bit_7.net_3 24 100
| device Reg_32bit_19.Reg_1bit_7.inverter_2.nmos.4 550 360
n data[7] gnd Reg_32bit_19.Reg_1bit_7.net_3 24 100
| device Reg_32bit_19.Reg_1bit_7.inverter_2.pmos.1 550 200
p data[7] vdd Reg_32bit_19.Reg_1bit_7.net_3 24 200
| device Reg_32bit_19.Reg_1bit_7.inverter_2.pmos.2 550 200
p data[7] vdd Reg_32bit_19.Reg_1bit_7.net_3 24 200
| device Reg_32bit_19.Reg_1bit_7.inverter_2.pmos.3 550 200
p data[7] vdd Reg_32bit_19.Reg_1bit_7.net_3 24 200
| device Reg_32bit_19.Reg_1bit_7.inverter_2.pmos.4 550 200
p data[7] vdd Reg_32bit_19.Reg_1bit_7.net_3 24 200
| end Reg_32bit_19.Reg_1bit_7.inverter_2
| device Reg_32bit_19.Reg_1bit_7.nmos_1 730 230
n inR1[20] Reg_32bit_19.Reg_1bit_7.net_2 out1[7] 24 100
| device Reg_32bit_19.Reg_1bit_7.nmos_2 730 360
n inR2[20] Reg_32bit_19.Reg_1bit_7.net_2 out2[7] 24 100
| end Reg_32bit_19.Reg_1bit_7
| begin Reg_32bit_19.Reg_1bit_8 510 1150
| begin Reg_32bit_19.Reg_1bit_8.inverter 560 210
| device Reg_32bit_19.Reg_1bit_8.inverter.nmos 550 360
n Reg_32bit_19.Reg_1bit_8.net_2 gnd Reg_32bit_19.Reg_1bit_8.net_1 24 100
| device Reg_32bit_19.Reg_1bit_8.inverter.pmos 550 200
p Reg_32bit_19.Reg_1bit_8.net_2 vdd Reg_32bit_19.Reg_1bit_8.net_1 24 200
| end Reg_32bit_19.Reg_1bit_8.inverter
| device Reg_32bit_19.Reg_1bit_8.nmos.1 390 260
n w[20] Reg_32bit_19.Reg_1bit_8.net_3 Reg_32bit_19.Reg_1bit_8.net_1 24 100
| device Reg_32bit_19.Reg_1bit_8.nmos.2 390 260
n w[20] Reg_32bit_19.Reg_1bit_8.net_3 Reg_32bit_19.Reg_1bit_8.net_1 24 100
| device Reg_32bit_19.Reg_1bit_8.nmos.3 390 260
n w[20] Reg_32bit_19.Reg_1bit_8.net_3 Reg_32bit_19.Reg_1bit_8.net_1 24 100
| device Reg_32bit_19.Reg_1bit_8.nmos.4 390 260
n w[20] Reg_32bit_19.Reg_1bit_8.net_3 Reg_32bit_19.Reg_1bit_8.net_1 24 100
| begin Reg_32bit_19.Reg_1bit_8.inverter_1 550 380
| device Reg_32bit_19.Reg_1bit_8.inverter_1.nmos.1 550 360
n Reg_32bit_19.Reg_1bit_8.net_1 gnd Reg_32bit_19.Reg_1bit_8.net_2 24 100
| device Reg_32bit_19.Reg_1bit_8.inverter_1.nmos.2 550 360
n Reg_32bit_19.Reg_1bit_8.net_1 gnd Reg_32bit_19.Reg_1bit_8.net_2 24 100
| device Reg_32bit_19.Reg_1bit_8.inverter_1.nmos.3 550 360
n Reg_32bit_19.Reg_1bit_8.net_1 gnd Reg_32bit_19.Reg_1bit_8.net_2 24 100
| device Reg_32bit_19.Reg_1bit_8.inverter_1.nmos.4 550 360
n Reg_32bit_19.Reg_1bit_8.net_1 gnd Reg_32bit_19.Reg_1bit_8.net_2 24 100
| device Reg_32bit_19.Reg_1bit_8.inverter_1.pmos.1 550 200
p Reg_32bit_19.Reg_1bit_8.net_1 vdd Reg_32bit_19.Reg_1bit_8.net_2 24 200
| device Reg_32bit_19.Reg_1bit_8.inverter_1.pmos.2 550 200
p Reg_32bit_19.Reg_1bit_8.net_1 vdd Reg_32bit_19.Reg_1bit_8.net_2 24 200
| device Reg_32bit_19.Reg_1bit_8.inverter_1.pmos.3 550 200
p Reg_32bit_19.Reg_1bit_8.net_1 vdd Reg_32bit_19.Reg_1bit_8.net_2 24 200
| device Reg_32bit_19.Reg_1bit_8.inverter_1.pmos.4 550 200
p Reg_32bit_19.Reg_1bit_8.net_1 vdd Reg_32bit_19.Reg_1bit_8.net_2 24 200
| end Reg_32bit_19.Reg_1bit_8.inverter_1
| begin Reg_32bit_19.Reg_1bit_8.inverter_2 290 260
| device Reg_32bit_19.Reg_1bit_8.inverter_2.nmos.1 550 360
n data[8] gnd Reg_32bit_19.Reg_1bit_8.net_3 24 100
| device Reg_32bit_19.Reg_1bit_8.inverter_2.nmos.2 550 360
n data[8] gnd Reg_32bit_19.Reg_1bit_8.net_3 24 100
| device Reg_32bit_19.Reg_1bit_8.inverter_2.nmos.3 550 360
n data[8] gnd Reg_32bit_19.Reg_1bit_8.net_3 24 100
| device Reg_32bit_19.Reg_1bit_8.inverter_2.nmos.4 550 360
n data[8] gnd Reg_32bit_19.Reg_1bit_8.net_3 24 100
| device Reg_32bit_19.Reg_1bit_8.inverter_2.pmos.1 550 200
p data[8] vdd Reg_32bit_19.Reg_1bit_8.net_3 24 200
| device Reg_32bit_19.Reg_1bit_8.inverter_2.pmos.2 550 200
p data[8] vdd Reg_32bit_19.Reg_1bit_8.net_3 24 200
| device Reg_32bit_19.Reg_1bit_8.inverter_2.pmos.3 550 200
p data[8] vdd Reg_32bit_19.Reg_1bit_8.net_3 24 200
| device Reg_32bit_19.Reg_1bit_8.inverter_2.pmos.4 550 200
p data[8] vdd Reg_32bit_19.Reg_1bit_8.net_3 24 200
| end Reg_32bit_19.Reg_1bit_8.inverter_2
| device Reg_32bit_19.Reg_1bit_8.nmos_1 730 230
n inR1[20] Reg_32bit_19.Reg_1bit_8.net_2 out1[8] 24 100
| device Reg_32bit_19.Reg_1bit_8.nmos_2 730 360
n inR2[20] Reg_32bit_19.Reg_1bit_8.net_2 out2[8] 24 100
| end Reg_32bit_19.Reg_1bit_8
| begin Reg_32bit_19.Reg_1bit_9 510 1280
| begin Reg_32bit_19.Reg_1bit_9.inverter 560 210
| device Reg_32bit_19.Reg_1bit_9.inverter.nmos 550 360
n Reg_32bit_19.Reg_1bit_9.net_2 gnd Reg_32bit_19.Reg_1bit_9.net_1 24 100
| device Reg_32bit_19.Reg_1bit_9.inverter.pmos 550 200
p Reg_32bit_19.Reg_1bit_9.net_2 vdd Reg_32bit_19.Reg_1bit_9.net_1 24 200
| end Reg_32bit_19.Reg_1bit_9.inverter
| device Reg_32bit_19.Reg_1bit_9.nmos.1 390 260
n w[20] Reg_32bit_19.Reg_1bit_9.net_3 Reg_32bit_19.Reg_1bit_9.net_1 24 100
| device Reg_32bit_19.Reg_1bit_9.nmos.2 390 260
n w[20] Reg_32bit_19.Reg_1bit_9.net_3 Reg_32bit_19.Reg_1bit_9.net_1 24 100
| device Reg_32bit_19.Reg_1bit_9.nmos.3 390 260
n w[20] Reg_32bit_19.Reg_1bit_9.net_3 Reg_32bit_19.Reg_1bit_9.net_1 24 100
| device Reg_32bit_19.Reg_1bit_9.nmos.4 390 260
n w[20] Reg_32bit_19.Reg_1bit_9.net_3 Reg_32bit_19.Reg_1bit_9.net_1 24 100
| begin Reg_32bit_19.Reg_1bit_9.inverter_1 550 380
| device Reg_32bit_19.Reg_1bit_9.inverter_1.nmos.1 550 360
n Reg_32bit_19.Reg_1bit_9.net_1 gnd Reg_32bit_19.Reg_1bit_9.net_2 24 100
| device Reg_32bit_19.Reg_1bit_9.inverter_1.nmos.2 550 360
n Reg_32bit_19.Reg_1bit_9.net_1 gnd Reg_32bit_19.Reg_1bit_9.net_2 24 100
| device Reg_32bit_19.Reg_1bit_9.inverter_1.nmos.3 550 360
n Reg_32bit_19.Reg_1bit_9.net_1 gnd Reg_32bit_19.Reg_1bit_9.net_2 24 100
| device Reg_32bit_19.Reg_1bit_9.inverter_1.nmos.4 550 360
n Reg_32bit_19.Reg_1bit_9.net_1 gnd Reg_32bit_19.Reg_1bit_9.net_2 24 100
| device Reg_32bit_19.Reg_1bit_9.inverter_1.pmos.1 550 200
p Reg_32bit_19.Reg_1bit_9.net_1 vdd Reg_32bit_19.Reg_1bit_9.net_2 24 200
| device Reg_32bit_19.Reg_1bit_9.inverter_1.pmos.2 550 200
p Reg_32bit_19.Reg_1bit_9.net_1 vdd Reg_32bit_19.Reg_1bit_9.net_2 24 200
| device Reg_32bit_19.Reg_1bit_9.inverter_1.pmos.3 550 200
p Reg_32bit_19.Reg_1bit_9.net_1 vdd Reg_32bit_19.Reg_1bit_9.net_2 24 200
| device Reg_32bit_19.Reg_1bit_9.inverter_1.pmos.4 550 200
p Reg_32bit_19.Reg_1bit_9.net_1 vdd Reg_32bit_19.Reg_1bit_9.net_2 24 200
| end Reg_32bit_19.Reg_1bit_9.inverter_1
| begin Reg_32bit_19.Reg_1bit_9.inverter_2 290 260
| device Reg_32bit_19.Reg_1bit_9.inverter_2.nmos.1 550 360
n data[9] gnd Reg_32bit_19.Reg_1bit_9.net_3 24 100
| device Reg_32bit_19.Reg_1bit_9.inverter_2.nmos.2 550 360
n data[9] gnd Reg_32bit_19.Reg_1bit_9.net_3 24 100
| device Reg_32bit_19.Reg_1bit_9.inverter_2.nmos.3 550 360
n data[9] gnd Reg_32bit_19.Reg_1bit_9.net_3 24 100
| device Reg_32bit_19.Reg_1bit_9.inverter_2.nmos.4 550 360
n data[9] gnd Reg_32bit_19.Reg_1bit_9.net_3 24 100
| device Reg_32bit_19.Reg_1bit_9.inverter_2.pmos.1 550 200
p data[9] vdd Reg_32bit_19.Reg_1bit_9.net_3 24 200
| device Reg_32bit_19.Reg_1bit_9.inverter_2.pmos.2 550 200
p data[9] vdd Reg_32bit_19.Reg_1bit_9.net_3 24 200
| device Reg_32bit_19.Reg_1bit_9.inverter_2.pmos.3 550 200
p data[9] vdd Reg_32bit_19.Reg_1bit_9.net_3 24 200
| device Reg_32bit_19.Reg_1bit_9.inverter_2.pmos.4 550 200
p data[9] vdd Reg_32bit_19.Reg_1bit_9.net_3 24 200
| end Reg_32bit_19.Reg_1bit_9.inverter_2
| device Reg_32bit_19.Reg_1bit_9.nmos_1 730 230
n inR1[20] Reg_32bit_19.Reg_1bit_9.net_2 out1[9] 24 100
| device Reg_32bit_19.Reg_1bit_9.nmos_2 730 360
n inR2[20] Reg_32bit_19.Reg_1bit_9.net_2 out2[9] 24 100
| end Reg_32bit_19.Reg_1bit_9
| begin Reg_32bit_19.Reg_1bit_10 510 1410
| begin Reg_32bit_19.Reg_1bit_10.inverter 560 210
| device Reg_32bit_19.Reg_1bit_10.inverter.nmos 550 360
n Reg_32bit_19.Reg_1bit_10.net_2 gnd Reg_32bit_19.Reg_1bit_10.net_1 24 100
| device Reg_32bit_19.Reg_1bit_10.inverter.pmos 550 200
p Reg_32bit_19.Reg_1bit_10.net_2 vdd Reg_32bit_19.Reg_1bit_10.net_1 24 200
| end Reg_32bit_19.Reg_1bit_10.inverter
| device Reg_32bit_19.Reg_1bit_10.nmos.1 390 260
n w[20] Reg_32bit_19.Reg_1bit_10.net_3 Reg_32bit_19.Reg_1bit_10.net_1 24 100
| device Reg_32bit_19.Reg_1bit_10.nmos.2 390 260
n w[20] Reg_32bit_19.Reg_1bit_10.net_3 Reg_32bit_19.Reg_1bit_10.net_1 24 100
| device Reg_32bit_19.Reg_1bit_10.nmos.3 390 260
n w[20] Reg_32bit_19.Reg_1bit_10.net_3 Reg_32bit_19.Reg_1bit_10.net_1 24 100
| device Reg_32bit_19.Reg_1bit_10.nmos.4 390 260
n w[20] Reg_32bit_19.Reg_1bit_10.net_3 Reg_32bit_19.Reg_1bit_10.net_1 24 100
| begin Reg_32bit_19.Reg_1bit_10.inverter_1 550 380
| device Reg_32bit_19.Reg_1bit_10.inverter_1.nmos.1 550 360
n Reg_32bit_19.Reg_1bit_10.net_1 gnd Reg_32bit_19.Reg_1bit_10.net_2 24 100
| device Reg_32bit_19.Reg_1bit_10.inverter_1.nmos.2 550 360
n Reg_32bit_19.Reg_1bit_10.net_1 gnd Reg_32bit_19.Reg_1bit_10.net_2 24 100
| device Reg_32bit_19.Reg_1bit_10.inverter_1.nmos.3 550 360
n Reg_32bit_19.Reg_1bit_10.net_1 gnd Reg_32bit_19.Reg_1bit_10.net_2 24 100
| device Reg_32bit_19.Reg_1bit_10.inverter_1.nmos.4 550 360
n Reg_32bit_19.Reg_1bit_10.net_1 gnd Reg_32bit_19.Reg_1bit_10.net_2 24 100
| device Reg_32bit_19.Reg_1bit_10.inverter_1.pmos.1 550 200
p Reg_32bit_19.Reg_1bit_10.net_1 vdd Reg_32bit_19.Reg_1bit_10.net_2 24 200
| device Reg_32bit_19.Reg_1bit_10.inverter_1.pmos.2 550 200
p Reg_32bit_19.Reg_1bit_10.net_1 vdd Reg_32bit_19.Reg_1bit_10.net_2 24 200
| device Reg_32bit_19.Reg_1bit_10.inverter_1.pmos.3 550 200
p Reg_32bit_19.Reg_1bit_10.net_1 vdd Reg_32bit_19.Reg_1bit_10.net_2 24 200
| device Reg_32bit_19.Reg_1bit_10.inverter_1.pmos.4 550 200
p Reg_32bit_19.Reg_1bit_10.net_1 vdd Reg_32bit_19.Reg_1bit_10.net_2 24 200
| end Reg_32bit_19.Reg_1bit_10.inverter_1
| begin Reg_32bit_19.Reg_1bit_10.inverter_2 290 260
| device Reg_32bit_19.Reg_1bit_10.inverter_2.nmos.1 550 360
n data[10] gnd Reg_32bit_19.Reg_1bit_10.net_3 24 100
| device Reg_32bit_19.Reg_1bit_10.inverter_2.nmos.2 550 360
n data[10] gnd Reg_32bit_19.Reg_1bit_10.net_3 24 100
| device Reg_32bit_19.Reg_1bit_10.inverter_2.nmos.3 550 360
n data[10] gnd Reg_32bit_19.Reg_1bit_10.net_3 24 100
| device Reg_32bit_19.Reg_1bit_10.inverter_2.nmos.4 550 360
n data[10] gnd Reg_32bit_19.Reg_1bit_10.net_3 24 100
| device Reg_32bit_19.Reg_1bit_10.inverter_2.pmos.1 550 200
p data[10] vdd Reg_32bit_19.Reg_1bit_10.net_3 24 200
| device Reg_32bit_19.Reg_1bit_10.inverter_2.pmos.2 550 200
p data[10] vdd Reg_32bit_19.Reg_1bit_10.net_3 24 200
| device Reg_32bit_19.Reg_1bit_10.inverter_2.pmos.3 550 200
p data[10] vdd Reg_32bit_19.Reg_1bit_10.net_3 24 200
| device Reg_32bit_19.Reg_1bit_10.inverter_2.pmos.4 550 200
p data[10] vdd Reg_32bit_19.Reg_1bit_10.net_3 24 200
| end Reg_32bit_19.Reg_1bit_10.inverter_2
| device Reg_32bit_19.Reg_1bit_10.nmos_1 730 230
n inR1[20] Reg_32bit_19.Reg_1bit_10.net_2 out1[10] 24 100
| device Reg_32bit_19.Reg_1bit_10.nmos_2 730 360
n inR2[20] Reg_32bit_19.Reg_1bit_10.net_2 out2[10] 24 100
| end Reg_32bit_19.Reg_1bit_10
| begin Reg_32bit_19.Reg_1bit_11 510 1540
| begin Reg_32bit_19.Reg_1bit_11.inverter 560 210
| device Reg_32bit_19.Reg_1bit_11.inverter.nmos 550 360
n Reg_32bit_19.Reg_1bit_11.net_2 gnd Reg_32bit_19.Reg_1bit_11.net_1 24 100
| device Reg_32bit_19.Reg_1bit_11.inverter.pmos 550 200
p Reg_32bit_19.Reg_1bit_11.net_2 vdd Reg_32bit_19.Reg_1bit_11.net_1 24 200
| end Reg_32bit_19.Reg_1bit_11.inverter
| device Reg_32bit_19.Reg_1bit_11.nmos.1 390 260
n w[20] Reg_32bit_19.Reg_1bit_11.net_3 Reg_32bit_19.Reg_1bit_11.net_1 24 100
| device Reg_32bit_19.Reg_1bit_11.nmos.2 390 260
n w[20] Reg_32bit_19.Reg_1bit_11.net_3 Reg_32bit_19.Reg_1bit_11.net_1 24 100
| device Reg_32bit_19.Reg_1bit_11.nmos.3 390 260
n w[20] Reg_32bit_19.Reg_1bit_11.net_3 Reg_32bit_19.Reg_1bit_11.net_1 24 100
| device Reg_32bit_19.Reg_1bit_11.nmos.4 390 260
n w[20] Reg_32bit_19.Reg_1bit_11.net_3 Reg_32bit_19.Reg_1bit_11.net_1 24 100
| begin Reg_32bit_19.Reg_1bit_11.inverter_1 550 380
| device Reg_32bit_19.Reg_1bit_11.inverter_1.nmos.1 550 360
n Reg_32bit_19.Reg_1bit_11.net_1 gnd Reg_32bit_19.Reg_1bit_11.net_2 24 100
| device Reg_32bit_19.Reg_1bit_11.inverter_1.nmos.2 550 360
n Reg_32bit_19.Reg_1bit_11.net_1 gnd Reg_32bit_19.Reg_1bit_11.net_2 24 100
| device Reg_32bit_19.Reg_1bit_11.inverter_1.nmos.3 550 360
n Reg_32bit_19.Reg_1bit_11.net_1 gnd Reg_32bit_19.Reg_1bit_11.net_2 24 100
| device Reg_32bit_19.Reg_1bit_11.inverter_1.nmos.4 550 360
n Reg_32bit_19.Reg_1bit_11.net_1 gnd Reg_32bit_19.Reg_1bit_11.net_2 24 100
| device Reg_32bit_19.Reg_1bit_11.inverter_1.pmos.1 550 200
p Reg_32bit_19.Reg_1bit_11.net_1 vdd Reg_32bit_19.Reg_1bit_11.net_2 24 200
| device Reg_32bit_19.Reg_1bit_11.inverter_1.pmos.2 550 200
p Reg_32bit_19.Reg_1bit_11.net_1 vdd Reg_32bit_19.Reg_1bit_11.net_2 24 200
| device Reg_32bit_19.Reg_1bit_11.inverter_1.pmos.3 550 200
p Reg_32bit_19.Reg_1bit_11.net_1 vdd Reg_32bit_19.Reg_1bit_11.net_2 24 200
| device Reg_32bit_19.Reg_1bit_11.inverter_1.pmos.4 550 200
p Reg_32bit_19.Reg_1bit_11.net_1 vdd Reg_32bit_19.Reg_1bit_11.net_2 24 200
| end Reg_32bit_19.Reg_1bit_11.inverter_1
| begin Reg_32bit_19.Reg_1bit_11.inverter_2 290 260
| device Reg_32bit_19.Reg_1bit_11.inverter_2.nmos.1 550 360
n data[11] gnd Reg_32bit_19.Reg_1bit_11.net_3 24 100
| device Reg_32bit_19.Reg_1bit_11.inverter_2.nmos.2 550 360
n data[11] gnd Reg_32bit_19.Reg_1bit_11.net_3 24 100
| device Reg_32bit_19.Reg_1bit_11.inverter_2.nmos.3 550 360
n data[11] gnd Reg_32bit_19.Reg_1bit_11.net_3 24 100
| device Reg_32bit_19.Reg_1bit_11.inverter_2.nmos.4 550 360
n data[11] gnd Reg_32bit_19.Reg_1bit_11.net_3 24 100
| device Reg_32bit_19.Reg_1bit_11.inverter_2.pmos.1 550 200
p data[11] vdd Reg_32bit_19.Reg_1bit_11.net_3 24 200
| device Reg_32bit_19.Reg_1bit_11.inverter_2.pmos.2 550 200
p data[11] vdd Reg_32bit_19.Reg_1bit_11.net_3 24 200
| device Reg_32bit_19.Reg_1bit_11.inverter_2.pmos.3 550 200
p data[11] vdd Reg_32bit_19.Reg_1bit_11.net_3 24 200
| device Reg_32bit_19.Reg_1bit_11.inverter_2.pmos.4 550 200
p data[11] vdd Reg_32bit_19.Reg_1bit_11.net_3 24 200
| end Reg_32bit_19.Reg_1bit_11.inverter_2
| device Reg_32bit_19.Reg_1bit_11.nmos_1 730 230
n inR1[20] Reg_32bit_19.Reg_1bit_11.net_2 out1[11] 24 100
| device Reg_32bit_19.Reg_1bit_11.nmos_2 730 360
n inR2[20] Reg_32bit_19.Reg_1bit_11.net_2 out2[11] 24 100
| end Reg_32bit_19.Reg_1bit_11
| begin Reg_32bit_19.Reg_1bit_12 510 1670
| begin Reg_32bit_19.Reg_1bit_12.inverter 560 210
| device Reg_32bit_19.Reg_1bit_12.inverter.nmos 550 360
n Reg_32bit_19.Reg_1bit_12.net_2 gnd Reg_32bit_19.Reg_1bit_12.net_1 24 100
| device Reg_32bit_19.Reg_1bit_12.inverter.pmos 550 200
p Reg_32bit_19.Reg_1bit_12.net_2 vdd Reg_32bit_19.Reg_1bit_12.net_1 24 200
| end Reg_32bit_19.Reg_1bit_12.inverter
| device Reg_32bit_19.Reg_1bit_12.nmos.1 390 260
n w[20] Reg_32bit_19.Reg_1bit_12.net_3 Reg_32bit_19.Reg_1bit_12.net_1 24 100
| device Reg_32bit_19.Reg_1bit_12.nmos.2 390 260
n w[20] Reg_32bit_19.Reg_1bit_12.net_3 Reg_32bit_19.Reg_1bit_12.net_1 24 100
| device Reg_32bit_19.Reg_1bit_12.nmos.3 390 260
n w[20] Reg_32bit_19.Reg_1bit_12.net_3 Reg_32bit_19.Reg_1bit_12.net_1 24 100
| device Reg_32bit_19.Reg_1bit_12.nmos.4 390 260
n w[20] Reg_32bit_19.Reg_1bit_12.net_3 Reg_32bit_19.Reg_1bit_12.net_1 24 100
| begin Reg_32bit_19.Reg_1bit_12.inverter_1 550 380
| device Reg_32bit_19.Reg_1bit_12.inverter_1.nmos.1 550 360
n Reg_32bit_19.Reg_1bit_12.net_1 gnd Reg_32bit_19.Reg_1bit_12.net_2 24 100
| device Reg_32bit_19.Reg_1bit_12.inverter_1.nmos.2 550 360
n Reg_32bit_19.Reg_1bit_12.net_1 gnd Reg_32bit_19.Reg_1bit_12.net_2 24 100
| device Reg_32bit_19.Reg_1bit_12.inverter_1.nmos.3 550 360
n Reg_32bit_19.Reg_1bit_12.net_1 gnd Reg_32bit_19.Reg_1bit_12.net_2 24 100
| device Reg_32bit_19.Reg_1bit_12.inverter_1.nmos.4 550 360
n Reg_32bit_19.Reg_1bit_12.net_1 gnd Reg_32bit_19.Reg_1bit_12.net_2 24 100
| device Reg_32bit_19.Reg_1bit_12.inverter_1.pmos.1 550 200
p Reg_32bit_19.Reg_1bit_12.net_1 vdd Reg_32bit_19.Reg_1bit_12.net_2 24 200
| device Reg_32bit_19.Reg_1bit_12.inverter_1.pmos.2 550 200
p Reg_32bit_19.Reg_1bit_12.net_1 vdd Reg_32bit_19.Reg_1bit_12.net_2 24 200
| device Reg_32bit_19.Reg_1bit_12.inverter_1.pmos.3 550 200
p Reg_32bit_19.Reg_1bit_12.net_1 vdd Reg_32bit_19.Reg_1bit_12.net_2 24 200
| device Reg_32bit_19.Reg_1bit_12.inverter_1.pmos.4 550 200
p Reg_32bit_19.Reg_1bit_12.net_1 vdd Reg_32bit_19.Reg_1bit_12.net_2 24 200
| end Reg_32bit_19.Reg_1bit_12.inverter_1
| begin Reg_32bit_19.Reg_1bit_12.inverter_2 290 260
| device Reg_32bit_19.Reg_1bit_12.inverter_2.nmos.1 550 360
n data[12] gnd Reg_32bit_19.Reg_1bit_12.net_3 24 100
| device Reg_32bit_19.Reg_1bit_12.inverter_2.nmos.2 550 360
n data[12] gnd Reg_32bit_19.Reg_1bit_12.net_3 24 100
| device Reg_32bit_19.Reg_1bit_12.inverter_2.nmos.3 550 360
n data[12] gnd Reg_32bit_19.Reg_1bit_12.net_3 24 100
| device Reg_32bit_19.Reg_1bit_12.inverter_2.nmos.4 550 360
n data[12] gnd Reg_32bit_19.Reg_1bit_12.net_3 24 100
| device Reg_32bit_19.Reg_1bit_12.inverter_2.pmos.1 550 200
p data[12] vdd Reg_32bit_19.Reg_1bit_12.net_3 24 200
| device Reg_32bit_19.Reg_1bit_12.inverter_2.pmos.2 550 200
p data[12] vdd Reg_32bit_19.Reg_1bit_12.net_3 24 200
| device Reg_32bit_19.Reg_1bit_12.inverter_2.pmos.3 550 200
p data[12] vdd Reg_32bit_19.Reg_1bit_12.net_3 24 200
| device Reg_32bit_19.Reg_1bit_12.inverter_2.pmos.4 550 200
p data[12] vdd Reg_32bit_19.Reg_1bit_12.net_3 24 200
| end Reg_32bit_19.Reg_1bit_12.inverter_2
| device Reg_32bit_19.Reg_1bit_12.nmos_1 730 230
n inR1[20] Reg_32bit_19.Reg_1bit_12.net_2 out1[12] 24 100
| device Reg_32bit_19.Reg_1bit_12.nmos_2 730 360
n inR2[20] Reg_32bit_19.Reg_1bit_12.net_2 out2[12] 24 100
| end Reg_32bit_19.Reg_1bit_12
| begin Reg_32bit_19.Reg_1bit_13 510 1800
| begin Reg_32bit_19.Reg_1bit_13.inverter 560 210
| device Reg_32bit_19.Reg_1bit_13.inverter.nmos 550 360
n Reg_32bit_19.Reg_1bit_13.net_2 gnd Reg_32bit_19.Reg_1bit_13.net_1 24 100
| device Reg_32bit_19.Reg_1bit_13.inverter.pmos 550 200
p Reg_32bit_19.Reg_1bit_13.net_2 vdd Reg_32bit_19.Reg_1bit_13.net_1 24 200
| end Reg_32bit_19.Reg_1bit_13.inverter
| device Reg_32bit_19.Reg_1bit_13.nmos.1 390 260
n w[20] Reg_32bit_19.Reg_1bit_13.net_3 Reg_32bit_19.Reg_1bit_13.net_1 24 100
| device Reg_32bit_19.Reg_1bit_13.nmos.2 390 260
n w[20] Reg_32bit_19.Reg_1bit_13.net_3 Reg_32bit_19.Reg_1bit_13.net_1 24 100
| device Reg_32bit_19.Reg_1bit_13.nmos.3 390 260
n w[20] Reg_32bit_19.Reg_1bit_13.net_3 Reg_32bit_19.Reg_1bit_13.net_1 24 100
| device Reg_32bit_19.Reg_1bit_13.nmos.4 390 260
n w[20] Reg_32bit_19.Reg_1bit_13.net_3 Reg_32bit_19.Reg_1bit_13.net_1 24 100
| begin Reg_32bit_19.Reg_1bit_13.inverter_1 550 380
| device Reg_32bit_19.Reg_1bit_13.inverter_1.nmos.1 550 360
n Reg_32bit_19.Reg_1bit_13.net_1 gnd Reg_32bit_19.Reg_1bit_13.net_2 24 100
| device Reg_32bit_19.Reg_1bit_13.inverter_1.nmos.2 550 360
n Reg_32bit_19.Reg_1bit_13.net_1 gnd Reg_32bit_19.Reg_1bit_13.net_2 24 100
| device Reg_32bit_19.Reg_1bit_13.inverter_1.nmos.3 550 360
n Reg_32bit_19.Reg_1bit_13.net_1 gnd Reg_32bit_19.Reg_1bit_13.net_2 24 100
| device Reg_32bit_19.Reg_1bit_13.inverter_1.nmos.4 550 360
n Reg_32bit_19.Reg_1bit_13.net_1 gnd Reg_32bit_19.Reg_1bit_13.net_2 24 100
| device Reg_32bit_19.Reg_1bit_13.inverter_1.pmos.1 550 200
p Reg_32bit_19.Reg_1bit_13.net_1 vdd Reg_32bit_19.Reg_1bit_13.net_2 24 200
| device Reg_32bit_19.Reg_1bit_13.inverter_1.pmos.2 550 200
p Reg_32bit_19.Reg_1bit_13.net_1 vdd Reg_32bit_19.Reg_1bit_13.net_2 24 200
| device Reg_32bit_19.Reg_1bit_13.inverter_1.pmos.3 550 200
p Reg_32bit_19.Reg_1bit_13.net_1 vdd Reg_32bit_19.Reg_1bit_13.net_2 24 200
| device Reg_32bit_19.Reg_1bit_13.inverter_1.pmos.4 550 200
p Reg_32bit_19.Reg_1bit_13.net_1 vdd Reg_32bit_19.Reg_1bit_13.net_2 24 200
| end Reg_32bit_19.Reg_1bit_13.inverter_1
| begin Reg_32bit_19.Reg_1bit_13.inverter_2 290 260
| device Reg_32bit_19.Reg_1bit_13.inverter_2.nmos.1 550 360
n data[13] gnd Reg_32bit_19.Reg_1bit_13.net_3 24 100
| device Reg_32bit_19.Reg_1bit_13.inverter_2.nmos.2 550 360
n data[13] gnd Reg_32bit_19.Reg_1bit_13.net_3 24 100
| device Reg_32bit_19.Reg_1bit_13.inverter_2.nmos.3 550 360
n data[13] gnd Reg_32bit_19.Reg_1bit_13.net_3 24 100
| device Reg_32bit_19.Reg_1bit_13.inverter_2.nmos.4 550 360
n data[13] gnd Reg_32bit_19.Reg_1bit_13.net_3 24 100
| device Reg_32bit_19.Reg_1bit_13.inverter_2.pmos.1 550 200
p data[13] vdd Reg_32bit_19.Reg_1bit_13.net_3 24 200
| device Reg_32bit_19.Reg_1bit_13.inverter_2.pmos.2 550 200
p data[13] vdd Reg_32bit_19.Reg_1bit_13.net_3 24 200
| device Reg_32bit_19.Reg_1bit_13.inverter_2.pmos.3 550 200
p data[13] vdd Reg_32bit_19.Reg_1bit_13.net_3 24 200
| device Reg_32bit_19.Reg_1bit_13.inverter_2.pmos.4 550 200
p data[13] vdd Reg_32bit_19.Reg_1bit_13.net_3 24 200
| end Reg_32bit_19.Reg_1bit_13.inverter_2
| device Reg_32bit_19.Reg_1bit_13.nmos_1 730 230
n inR1[20] Reg_32bit_19.Reg_1bit_13.net_2 out1[13] 24 100
| device Reg_32bit_19.Reg_1bit_13.nmos_2 730 360
n inR2[20] Reg_32bit_19.Reg_1bit_13.net_2 out2[13] 24 100
| end Reg_32bit_19.Reg_1bit_13
| begin Reg_32bit_19.Reg_1bit_14 510 1930
| begin Reg_32bit_19.Reg_1bit_14.inverter 560 210
| device Reg_32bit_19.Reg_1bit_14.inverter.nmos 550 360
n Reg_32bit_19.Reg_1bit_14.net_2 gnd Reg_32bit_19.Reg_1bit_14.net_1 24 100
| device Reg_32bit_19.Reg_1bit_14.inverter.pmos 550 200
p Reg_32bit_19.Reg_1bit_14.net_2 vdd Reg_32bit_19.Reg_1bit_14.net_1 24 200
| end Reg_32bit_19.Reg_1bit_14.inverter
| device Reg_32bit_19.Reg_1bit_14.nmos.1 390 260
n w[20] Reg_32bit_19.Reg_1bit_14.net_3 Reg_32bit_19.Reg_1bit_14.net_1 24 100
| device Reg_32bit_19.Reg_1bit_14.nmos.2 390 260
n w[20] Reg_32bit_19.Reg_1bit_14.net_3 Reg_32bit_19.Reg_1bit_14.net_1 24 100
| device Reg_32bit_19.Reg_1bit_14.nmos.3 390 260
n w[20] Reg_32bit_19.Reg_1bit_14.net_3 Reg_32bit_19.Reg_1bit_14.net_1 24 100
| device Reg_32bit_19.Reg_1bit_14.nmos.4 390 260
n w[20] Reg_32bit_19.Reg_1bit_14.net_3 Reg_32bit_19.Reg_1bit_14.net_1 24 100
| begin Reg_32bit_19.Reg_1bit_14.inverter_1 550 380
| device Reg_32bit_19.Reg_1bit_14.inverter_1.nmos.1 550 360
n Reg_32bit_19.Reg_1bit_14.net_1 gnd Reg_32bit_19.Reg_1bit_14.net_2 24 100
| device Reg_32bit_19.Reg_1bit_14.inverter_1.nmos.2 550 360
n Reg_32bit_19.Reg_1bit_14.net_1 gnd Reg_32bit_19.Reg_1bit_14.net_2 24 100
| device Reg_32bit_19.Reg_1bit_14.inverter_1.nmos.3 550 360
n Reg_32bit_19.Reg_1bit_14.net_1 gnd Reg_32bit_19.Reg_1bit_14.net_2 24 100
| device Reg_32bit_19.Reg_1bit_14.inverter_1.nmos.4 550 360
n Reg_32bit_19.Reg_1bit_14.net_1 gnd Reg_32bit_19.Reg_1bit_14.net_2 24 100
| device Reg_32bit_19.Reg_1bit_14.inverter_1.pmos.1 550 200
p Reg_32bit_19.Reg_1bit_14.net_1 vdd Reg_32bit_19.Reg_1bit_14.net_2 24 200
| device Reg_32bit_19.Reg_1bit_14.inverter_1.pmos.2 550 200
p Reg_32bit_19.Reg_1bit_14.net_1 vdd Reg_32bit_19.Reg_1bit_14.net_2 24 200
| device Reg_32bit_19.Reg_1bit_14.inverter_1.pmos.3 550 200
p Reg_32bit_19.Reg_1bit_14.net_1 vdd Reg_32bit_19.Reg_1bit_14.net_2 24 200
| device Reg_32bit_19.Reg_1bit_14.inverter_1.pmos.4 550 200
p Reg_32bit_19.Reg_1bit_14.net_1 vdd Reg_32bit_19.Reg_1bit_14.net_2 24 200
| end Reg_32bit_19.Reg_1bit_14.inverter_1
| begin Reg_32bit_19.Reg_1bit_14.inverter_2 290 260
| device Reg_32bit_19.Reg_1bit_14.inverter_2.nmos.1 550 360
n data[14] gnd Reg_32bit_19.Reg_1bit_14.net_3 24 100
| device Reg_32bit_19.Reg_1bit_14.inverter_2.nmos.2 550 360
n data[14] gnd Reg_32bit_19.Reg_1bit_14.net_3 24 100
| device Reg_32bit_19.Reg_1bit_14.inverter_2.nmos.3 550 360
n data[14] gnd Reg_32bit_19.Reg_1bit_14.net_3 24 100
| device Reg_32bit_19.Reg_1bit_14.inverter_2.nmos.4 550 360
n data[14] gnd Reg_32bit_19.Reg_1bit_14.net_3 24 100
| device Reg_32bit_19.Reg_1bit_14.inverter_2.pmos.1 550 200
p data[14] vdd Reg_32bit_19.Reg_1bit_14.net_3 24 200
| device Reg_32bit_19.Reg_1bit_14.inverter_2.pmos.2 550 200
p data[14] vdd Reg_32bit_19.Reg_1bit_14.net_3 24 200
| device Reg_32bit_19.Reg_1bit_14.inverter_2.pmos.3 550 200
p data[14] vdd Reg_32bit_19.Reg_1bit_14.net_3 24 200
| device Reg_32bit_19.Reg_1bit_14.inverter_2.pmos.4 550 200
p data[14] vdd Reg_32bit_19.Reg_1bit_14.net_3 24 200
| end Reg_32bit_19.Reg_1bit_14.inverter_2
| device Reg_32bit_19.Reg_1bit_14.nmos_1 730 230
n inR1[20] Reg_32bit_19.Reg_1bit_14.net_2 out1[14] 24 100
| device Reg_32bit_19.Reg_1bit_14.nmos_2 730 360
n inR2[20] Reg_32bit_19.Reg_1bit_14.net_2 out2[14] 24 100
| end Reg_32bit_19.Reg_1bit_14
| begin Reg_32bit_19.Reg_1bit_15 510 2060
| begin Reg_32bit_19.Reg_1bit_15.inverter 560 210
| device Reg_32bit_19.Reg_1bit_15.inverter.nmos 550 360
n Reg_32bit_19.Reg_1bit_15.net_2 gnd Reg_32bit_19.Reg_1bit_15.net_1 24 100
| device Reg_32bit_19.Reg_1bit_15.inverter.pmos 550 200
p Reg_32bit_19.Reg_1bit_15.net_2 vdd Reg_32bit_19.Reg_1bit_15.net_1 24 200
| end Reg_32bit_19.Reg_1bit_15.inverter
| device Reg_32bit_19.Reg_1bit_15.nmos.1 390 260
n w[20] Reg_32bit_19.Reg_1bit_15.net_3 Reg_32bit_19.Reg_1bit_15.net_1 24 100
| device Reg_32bit_19.Reg_1bit_15.nmos.2 390 260
n w[20] Reg_32bit_19.Reg_1bit_15.net_3 Reg_32bit_19.Reg_1bit_15.net_1 24 100
| device Reg_32bit_19.Reg_1bit_15.nmos.3 390 260
n w[20] Reg_32bit_19.Reg_1bit_15.net_3 Reg_32bit_19.Reg_1bit_15.net_1 24 100
| device Reg_32bit_19.Reg_1bit_15.nmos.4 390 260
n w[20] Reg_32bit_19.Reg_1bit_15.net_3 Reg_32bit_19.Reg_1bit_15.net_1 24 100
| begin Reg_32bit_19.Reg_1bit_15.inverter_1 550 380
| device Reg_32bit_19.Reg_1bit_15.inverter_1.nmos.1 550 360
n Reg_32bit_19.Reg_1bit_15.net_1 gnd Reg_32bit_19.Reg_1bit_15.net_2 24 100
| device Reg_32bit_19.Reg_1bit_15.inverter_1.nmos.2 550 360
n Reg_32bit_19.Reg_1bit_15.net_1 gnd Reg_32bit_19.Reg_1bit_15.net_2 24 100
| device Reg_32bit_19.Reg_1bit_15.inverter_1.nmos.3 550 360
n Reg_32bit_19.Reg_1bit_15.net_1 gnd Reg_32bit_19.Reg_1bit_15.net_2 24 100
| device Reg_32bit_19.Reg_1bit_15.inverter_1.nmos.4 550 360
n Reg_32bit_19.Reg_1bit_15.net_1 gnd Reg_32bit_19.Reg_1bit_15.net_2 24 100
| device Reg_32bit_19.Reg_1bit_15.inverter_1.pmos.1 550 200
p Reg_32bit_19.Reg_1bit_15.net_1 vdd Reg_32bit_19.Reg_1bit_15.net_2 24 200
| device Reg_32bit_19.Reg_1bit_15.inverter_1.pmos.2 550 200
p Reg_32bit_19.Reg_1bit_15.net_1 vdd Reg_32bit_19.Reg_1bit_15.net_2 24 200
| device Reg_32bit_19.Reg_1bit_15.inverter_1.pmos.3 550 200
p Reg_32bit_19.Reg_1bit_15.net_1 vdd Reg_32bit_19.Reg_1bit_15.net_2 24 200
| device Reg_32bit_19.Reg_1bit_15.inverter_1.pmos.4 550 200
p Reg_32bit_19.Reg_1bit_15.net_1 vdd Reg_32bit_19.Reg_1bit_15.net_2 24 200
| end Reg_32bit_19.Reg_1bit_15.inverter_1
| begin Reg_32bit_19.Reg_1bit_15.inverter_2 290 260
| device Reg_32bit_19.Reg_1bit_15.inverter_2.nmos.1 550 360
n data[15] gnd Reg_32bit_19.Reg_1bit_15.net_3 24 100
| device Reg_32bit_19.Reg_1bit_15.inverter_2.nmos.2 550 360
n data[15] gnd Reg_32bit_19.Reg_1bit_15.net_3 24 100
| device Reg_32bit_19.Reg_1bit_15.inverter_2.nmos.3 550 360
n data[15] gnd Reg_32bit_19.Reg_1bit_15.net_3 24 100
| device Reg_32bit_19.Reg_1bit_15.inverter_2.nmos.4 550 360
n data[15] gnd Reg_32bit_19.Reg_1bit_15.net_3 24 100
| device Reg_32bit_19.Reg_1bit_15.inverter_2.pmos.1 550 200
p data[15] vdd Reg_32bit_19.Reg_1bit_15.net_3 24 200
| device Reg_32bit_19.Reg_1bit_15.inverter_2.pmos.2 550 200
p data[15] vdd Reg_32bit_19.Reg_1bit_15.net_3 24 200
| device Reg_32bit_19.Reg_1bit_15.inverter_2.pmos.3 550 200
p data[15] vdd Reg_32bit_19.Reg_1bit_15.net_3 24 200
| device Reg_32bit_19.Reg_1bit_15.inverter_2.pmos.4 550 200
p data[15] vdd Reg_32bit_19.Reg_1bit_15.net_3 24 200
| end Reg_32bit_19.Reg_1bit_15.inverter_2
| device Reg_32bit_19.Reg_1bit_15.nmos_1 730 230
n inR1[20] Reg_32bit_19.Reg_1bit_15.net_2 out1[15] 24 100
| device Reg_32bit_19.Reg_1bit_15.nmos_2 730 360
n inR2[20] Reg_32bit_19.Reg_1bit_15.net_2 out2[15] 24 100
| end Reg_32bit_19.Reg_1bit_15
| begin Reg_32bit_19.Reg_1bit_16 510 2200
| begin Reg_32bit_19.Reg_1bit_16.inverter 560 210
| device Reg_32bit_19.Reg_1bit_16.inverter.nmos 550 360
n Reg_32bit_19.Reg_1bit_16.net_2 gnd Reg_32bit_19.Reg_1bit_16.net_1 24 100
| device Reg_32bit_19.Reg_1bit_16.inverter.pmos 550 200
p Reg_32bit_19.Reg_1bit_16.net_2 vdd Reg_32bit_19.Reg_1bit_16.net_1 24 200
| end Reg_32bit_19.Reg_1bit_16.inverter
| device Reg_32bit_19.Reg_1bit_16.nmos.1 390 260
n w[20] Reg_32bit_19.Reg_1bit_16.net_3 Reg_32bit_19.Reg_1bit_16.net_1 24 100
| device Reg_32bit_19.Reg_1bit_16.nmos.2 390 260
n w[20] Reg_32bit_19.Reg_1bit_16.net_3 Reg_32bit_19.Reg_1bit_16.net_1 24 100
| device Reg_32bit_19.Reg_1bit_16.nmos.3 390 260
n w[20] Reg_32bit_19.Reg_1bit_16.net_3 Reg_32bit_19.Reg_1bit_16.net_1 24 100
| device Reg_32bit_19.Reg_1bit_16.nmos.4 390 260
n w[20] Reg_32bit_19.Reg_1bit_16.net_3 Reg_32bit_19.Reg_1bit_16.net_1 24 100
| begin Reg_32bit_19.Reg_1bit_16.inverter_1 550 380
| device Reg_32bit_19.Reg_1bit_16.inverter_1.nmos.1 550 360
n Reg_32bit_19.Reg_1bit_16.net_1 gnd Reg_32bit_19.Reg_1bit_16.net_2 24 100
| device Reg_32bit_19.Reg_1bit_16.inverter_1.nmos.2 550 360
n Reg_32bit_19.Reg_1bit_16.net_1 gnd Reg_32bit_19.Reg_1bit_16.net_2 24 100
| device Reg_32bit_19.Reg_1bit_16.inverter_1.nmos.3 550 360
n Reg_32bit_19.Reg_1bit_16.net_1 gnd Reg_32bit_19.Reg_1bit_16.net_2 24 100
| device Reg_32bit_19.Reg_1bit_16.inverter_1.nmos.4 550 360
n Reg_32bit_19.Reg_1bit_16.net_1 gnd Reg_32bit_19.Reg_1bit_16.net_2 24 100
| device Reg_32bit_19.Reg_1bit_16.inverter_1.pmos.1 550 200
p Reg_32bit_19.Reg_1bit_16.net_1 vdd Reg_32bit_19.Reg_1bit_16.net_2 24 200
| device Reg_32bit_19.Reg_1bit_16.inverter_1.pmos.2 550 200
p Reg_32bit_19.Reg_1bit_16.net_1 vdd Reg_32bit_19.Reg_1bit_16.net_2 24 200
| device Reg_32bit_19.Reg_1bit_16.inverter_1.pmos.3 550 200
p Reg_32bit_19.Reg_1bit_16.net_1 vdd Reg_32bit_19.Reg_1bit_16.net_2 24 200
| device Reg_32bit_19.Reg_1bit_16.inverter_1.pmos.4 550 200
p Reg_32bit_19.Reg_1bit_16.net_1 vdd Reg_32bit_19.Reg_1bit_16.net_2 24 200
| end Reg_32bit_19.Reg_1bit_16.inverter_1
| begin Reg_32bit_19.Reg_1bit_16.inverter_2 290 260
| device Reg_32bit_19.Reg_1bit_16.inverter_2.nmos.1 550 360
n data[16] gnd Reg_32bit_19.Reg_1bit_16.net_3 24 100
| device Reg_32bit_19.Reg_1bit_16.inverter_2.nmos.2 550 360
n data[16] gnd Reg_32bit_19.Reg_1bit_16.net_3 24 100
| device Reg_32bit_19.Reg_1bit_16.inverter_2.nmos.3 550 360
n data[16] gnd Reg_32bit_19.Reg_1bit_16.net_3 24 100
| device Reg_32bit_19.Reg_1bit_16.inverter_2.nmos.4 550 360
n data[16] gnd Reg_32bit_19.Reg_1bit_16.net_3 24 100
| device Reg_32bit_19.Reg_1bit_16.inverter_2.pmos.1 550 200
p data[16] vdd Reg_32bit_19.Reg_1bit_16.net_3 24 200
| device Reg_32bit_19.Reg_1bit_16.inverter_2.pmos.2 550 200
p data[16] vdd Reg_32bit_19.Reg_1bit_16.net_3 24 200
| device Reg_32bit_19.Reg_1bit_16.inverter_2.pmos.3 550 200
p data[16] vdd Reg_32bit_19.Reg_1bit_16.net_3 24 200
| device Reg_32bit_19.Reg_1bit_16.inverter_2.pmos.4 550 200
p data[16] vdd Reg_32bit_19.Reg_1bit_16.net_3 24 200
| end Reg_32bit_19.Reg_1bit_16.inverter_2
| device Reg_32bit_19.Reg_1bit_16.nmos_1 730 230
n inR1[20] Reg_32bit_19.Reg_1bit_16.net_2 out1[16] 24 100
| device Reg_32bit_19.Reg_1bit_16.nmos_2 730 360
n inR2[20] Reg_32bit_19.Reg_1bit_16.net_2 out2[16] 24 100
| end Reg_32bit_19.Reg_1bit_16
| begin Reg_32bit_19.Reg_1bit_17 510 2330
| begin Reg_32bit_19.Reg_1bit_17.inverter 560 210
| device Reg_32bit_19.Reg_1bit_17.inverter.nmos 550 360
n Reg_32bit_19.Reg_1bit_17.net_2 gnd Reg_32bit_19.Reg_1bit_17.net_1 24 100
| device Reg_32bit_19.Reg_1bit_17.inverter.pmos 550 200
p Reg_32bit_19.Reg_1bit_17.net_2 vdd Reg_32bit_19.Reg_1bit_17.net_1 24 200
| end Reg_32bit_19.Reg_1bit_17.inverter
| device Reg_32bit_19.Reg_1bit_17.nmos.1 390 260
n w[20] Reg_32bit_19.Reg_1bit_17.net_3 Reg_32bit_19.Reg_1bit_17.net_1 24 100
| device Reg_32bit_19.Reg_1bit_17.nmos.2 390 260
n w[20] Reg_32bit_19.Reg_1bit_17.net_3 Reg_32bit_19.Reg_1bit_17.net_1 24 100
| device Reg_32bit_19.Reg_1bit_17.nmos.3 390 260
n w[20] Reg_32bit_19.Reg_1bit_17.net_3 Reg_32bit_19.Reg_1bit_17.net_1 24 100
| device Reg_32bit_19.Reg_1bit_17.nmos.4 390 260
n w[20] Reg_32bit_19.Reg_1bit_17.net_3 Reg_32bit_19.Reg_1bit_17.net_1 24 100
| begin Reg_32bit_19.Reg_1bit_17.inverter_1 550 380
| device Reg_32bit_19.Reg_1bit_17.inverter_1.nmos.1 550 360
n Reg_32bit_19.Reg_1bit_17.net_1 gnd Reg_32bit_19.Reg_1bit_17.net_2 24 100
| device Reg_32bit_19.Reg_1bit_17.inverter_1.nmos.2 550 360
n Reg_32bit_19.Reg_1bit_17.net_1 gnd Reg_32bit_19.Reg_1bit_17.net_2 24 100
| device Reg_32bit_19.Reg_1bit_17.inverter_1.nmos.3 550 360
n Reg_32bit_19.Reg_1bit_17.net_1 gnd Reg_32bit_19.Reg_1bit_17.net_2 24 100
| device Reg_32bit_19.Reg_1bit_17.inverter_1.nmos.4 550 360
n Reg_32bit_19.Reg_1bit_17.net_1 gnd Reg_32bit_19.Reg_1bit_17.net_2 24 100
| device Reg_32bit_19.Reg_1bit_17.inverter_1.pmos.1 550 200
p Reg_32bit_19.Reg_1bit_17.net_1 vdd Reg_32bit_19.Reg_1bit_17.net_2 24 200
| device Reg_32bit_19.Reg_1bit_17.inverter_1.pmos.2 550 200
p Reg_32bit_19.Reg_1bit_17.net_1 vdd Reg_32bit_19.Reg_1bit_17.net_2 24 200
| device Reg_32bit_19.Reg_1bit_17.inverter_1.pmos.3 550 200
p Reg_32bit_19.Reg_1bit_17.net_1 vdd Reg_32bit_19.Reg_1bit_17.net_2 24 200
| device Reg_32bit_19.Reg_1bit_17.inverter_1.pmos.4 550 200
p Reg_32bit_19.Reg_1bit_17.net_1 vdd Reg_32bit_19.Reg_1bit_17.net_2 24 200
| end Reg_32bit_19.Reg_1bit_17.inverter_1
| begin Reg_32bit_19.Reg_1bit_17.inverter_2 290 260
| device Reg_32bit_19.Reg_1bit_17.inverter_2.nmos.1 550 360
n data[17] gnd Reg_32bit_19.Reg_1bit_17.net_3 24 100
| device Reg_32bit_19.Reg_1bit_17.inverter_2.nmos.2 550 360
n data[17] gnd Reg_32bit_19.Reg_1bit_17.net_3 24 100
| device Reg_32bit_19.Reg_1bit_17.inverter_2.nmos.3 550 360
n data[17] gnd Reg_32bit_19.Reg_1bit_17.net_3 24 100
| device Reg_32bit_19.Reg_1bit_17.inverter_2.nmos.4 550 360
n data[17] gnd Reg_32bit_19.Reg_1bit_17.net_3 24 100
| device Reg_32bit_19.Reg_1bit_17.inverter_2.pmos.1 550 200
p data[17] vdd Reg_32bit_19.Reg_1bit_17.net_3 24 200
| device Reg_32bit_19.Reg_1bit_17.inverter_2.pmos.2 550 200
p data[17] vdd Reg_32bit_19.Reg_1bit_17.net_3 24 200
| device Reg_32bit_19.Reg_1bit_17.inverter_2.pmos.3 550 200
p data[17] vdd Reg_32bit_19.Reg_1bit_17.net_3 24 200
| device Reg_32bit_19.Reg_1bit_17.inverter_2.pmos.4 550 200
p data[17] vdd Reg_32bit_19.Reg_1bit_17.net_3 24 200
| end Reg_32bit_19.Reg_1bit_17.inverter_2
| device Reg_32bit_19.Reg_1bit_17.nmos_1 730 230
n inR1[20] Reg_32bit_19.Reg_1bit_17.net_2 out1[17] 24 100
| device Reg_32bit_19.Reg_1bit_17.nmos_2 730 360
n inR2[20] Reg_32bit_19.Reg_1bit_17.net_2 out2[17] 24 100
| end Reg_32bit_19.Reg_1bit_17
| begin Reg_32bit_19.Reg_1bit_18 510 2460
| begin Reg_32bit_19.Reg_1bit_18.inverter 560 210
| device Reg_32bit_19.Reg_1bit_18.inverter.nmos 550 360
n Reg_32bit_19.Reg_1bit_18.net_2 gnd Reg_32bit_19.Reg_1bit_18.net_1 24 100
| device Reg_32bit_19.Reg_1bit_18.inverter.pmos 550 200
p Reg_32bit_19.Reg_1bit_18.net_2 vdd Reg_32bit_19.Reg_1bit_18.net_1 24 200
| end Reg_32bit_19.Reg_1bit_18.inverter
| device Reg_32bit_19.Reg_1bit_18.nmos.1 390 260
n w[20] Reg_32bit_19.Reg_1bit_18.net_3 Reg_32bit_19.Reg_1bit_18.net_1 24 100
| device Reg_32bit_19.Reg_1bit_18.nmos.2 390 260
n w[20] Reg_32bit_19.Reg_1bit_18.net_3 Reg_32bit_19.Reg_1bit_18.net_1 24 100
| device Reg_32bit_19.Reg_1bit_18.nmos.3 390 260
n w[20] Reg_32bit_19.Reg_1bit_18.net_3 Reg_32bit_19.Reg_1bit_18.net_1 24 100
| device Reg_32bit_19.Reg_1bit_18.nmos.4 390 260
n w[20] Reg_32bit_19.Reg_1bit_18.net_3 Reg_32bit_19.Reg_1bit_18.net_1 24 100
| begin Reg_32bit_19.Reg_1bit_18.inverter_1 550 380
| device Reg_32bit_19.Reg_1bit_18.inverter_1.nmos.1 550 360
n Reg_32bit_19.Reg_1bit_18.net_1 gnd Reg_32bit_19.Reg_1bit_18.net_2 24 100
| device Reg_32bit_19.Reg_1bit_18.inverter_1.nmos.2 550 360
n Reg_32bit_19.Reg_1bit_18.net_1 gnd Reg_32bit_19.Reg_1bit_18.net_2 24 100
| device Reg_32bit_19.Reg_1bit_18.inverter_1.nmos.3 550 360
n Reg_32bit_19.Reg_1bit_18.net_1 gnd Reg_32bit_19.Reg_1bit_18.net_2 24 100
| device Reg_32bit_19.Reg_1bit_18.inverter_1.nmos.4 550 360
n Reg_32bit_19.Reg_1bit_18.net_1 gnd Reg_32bit_19.Reg_1bit_18.net_2 24 100
| device Reg_32bit_19.Reg_1bit_18.inverter_1.pmos.1 550 200
p Reg_32bit_19.Reg_1bit_18.net_1 vdd Reg_32bit_19.Reg_1bit_18.net_2 24 200
| device Reg_32bit_19.Reg_1bit_18.inverter_1.pmos.2 550 200
p Reg_32bit_19.Reg_1bit_18.net_1 vdd Reg_32bit_19.Reg_1bit_18.net_2 24 200
| device Reg_32bit_19.Reg_1bit_18.inverter_1.pmos.3 550 200
p Reg_32bit_19.Reg_1bit_18.net_1 vdd Reg_32bit_19.Reg_1bit_18.net_2 24 200
| device Reg_32bit_19.Reg_1bit_18.inverter_1.pmos.4 550 200
p Reg_32bit_19.Reg_1bit_18.net_1 vdd Reg_32bit_19.Reg_1bit_18.net_2 24 200
| end Reg_32bit_19.Reg_1bit_18.inverter_1
| begin Reg_32bit_19.Reg_1bit_18.inverter_2 290 260
| device Reg_32bit_19.Reg_1bit_18.inverter_2.nmos.1 550 360
n data[18] gnd Reg_32bit_19.Reg_1bit_18.net_3 24 100
| device Reg_32bit_19.Reg_1bit_18.inverter_2.nmos.2 550 360
n data[18] gnd Reg_32bit_19.Reg_1bit_18.net_3 24 100
| device Reg_32bit_19.Reg_1bit_18.inverter_2.nmos.3 550 360
n data[18] gnd Reg_32bit_19.Reg_1bit_18.net_3 24 100
| device Reg_32bit_19.Reg_1bit_18.inverter_2.nmos.4 550 360
n data[18] gnd Reg_32bit_19.Reg_1bit_18.net_3 24 100
| device Reg_32bit_19.Reg_1bit_18.inverter_2.pmos.1 550 200
p data[18] vdd Reg_32bit_19.Reg_1bit_18.net_3 24 200
| device Reg_32bit_19.Reg_1bit_18.inverter_2.pmos.2 550 200
p data[18] vdd Reg_32bit_19.Reg_1bit_18.net_3 24 200
| device Reg_32bit_19.Reg_1bit_18.inverter_2.pmos.3 550 200
p data[18] vdd Reg_32bit_19.Reg_1bit_18.net_3 24 200
| device Reg_32bit_19.Reg_1bit_18.inverter_2.pmos.4 550 200
p data[18] vdd Reg_32bit_19.Reg_1bit_18.net_3 24 200
| end Reg_32bit_19.Reg_1bit_18.inverter_2
| device Reg_32bit_19.Reg_1bit_18.nmos_1 730 230
n inR1[20] Reg_32bit_19.Reg_1bit_18.net_2 out1[18] 24 100
| device Reg_32bit_19.Reg_1bit_18.nmos_2 730 360
n inR2[20] Reg_32bit_19.Reg_1bit_18.net_2 out2[18] 24 100
| end Reg_32bit_19.Reg_1bit_18
| begin Reg_32bit_19.Reg_1bit_19 510 2590
| begin Reg_32bit_19.Reg_1bit_19.inverter 560 210
| device Reg_32bit_19.Reg_1bit_19.inverter.nmos 550 360
n Reg_32bit_19.Reg_1bit_19.net_2 gnd Reg_32bit_19.Reg_1bit_19.net_1 24 100
| device Reg_32bit_19.Reg_1bit_19.inverter.pmos 550 200
p Reg_32bit_19.Reg_1bit_19.net_2 vdd Reg_32bit_19.Reg_1bit_19.net_1 24 200
| end Reg_32bit_19.Reg_1bit_19.inverter
| device Reg_32bit_19.Reg_1bit_19.nmos.1 390 260
n w[20] Reg_32bit_19.Reg_1bit_19.net_3 Reg_32bit_19.Reg_1bit_19.net_1 24 100
| device Reg_32bit_19.Reg_1bit_19.nmos.2 390 260
n w[20] Reg_32bit_19.Reg_1bit_19.net_3 Reg_32bit_19.Reg_1bit_19.net_1 24 100
| device Reg_32bit_19.Reg_1bit_19.nmos.3 390 260
n w[20] Reg_32bit_19.Reg_1bit_19.net_3 Reg_32bit_19.Reg_1bit_19.net_1 24 100
| device Reg_32bit_19.Reg_1bit_19.nmos.4 390 260
n w[20] Reg_32bit_19.Reg_1bit_19.net_3 Reg_32bit_19.Reg_1bit_19.net_1 24 100
| begin Reg_32bit_19.Reg_1bit_19.inverter_1 550 380
| device Reg_32bit_19.Reg_1bit_19.inverter_1.nmos.1 550 360
n Reg_32bit_19.Reg_1bit_19.net_1 gnd Reg_32bit_19.Reg_1bit_19.net_2 24 100
| device Reg_32bit_19.Reg_1bit_19.inverter_1.nmos.2 550 360
n Reg_32bit_19.Reg_1bit_19.net_1 gnd Reg_32bit_19.Reg_1bit_19.net_2 24 100
| device Reg_32bit_19.Reg_1bit_19.inverter_1.nmos.3 550 360
n Reg_32bit_19.Reg_1bit_19.net_1 gnd Reg_32bit_19.Reg_1bit_19.net_2 24 100
| device Reg_32bit_19.Reg_1bit_19.inverter_1.nmos.4 550 360
n Reg_32bit_19.Reg_1bit_19.net_1 gnd Reg_32bit_19.Reg_1bit_19.net_2 24 100
| device Reg_32bit_19.Reg_1bit_19.inverter_1.pmos.1 550 200
p Reg_32bit_19.Reg_1bit_19.net_1 vdd Reg_32bit_19.Reg_1bit_19.net_2 24 200
| device Reg_32bit_19.Reg_1bit_19.inverter_1.pmos.2 550 200
p Reg_32bit_19.Reg_1bit_19.net_1 vdd Reg_32bit_19.Reg_1bit_19.net_2 24 200
| device Reg_32bit_19.Reg_1bit_19.inverter_1.pmos.3 550 200
p Reg_32bit_19.Reg_1bit_19.net_1 vdd Reg_32bit_19.Reg_1bit_19.net_2 24 200
| device Reg_32bit_19.Reg_1bit_19.inverter_1.pmos.4 550 200
p Reg_32bit_19.Reg_1bit_19.net_1 vdd Reg_32bit_19.Reg_1bit_19.net_2 24 200
| end Reg_32bit_19.Reg_1bit_19.inverter_1
| begin Reg_32bit_19.Reg_1bit_19.inverter_2 290 260
| device Reg_32bit_19.Reg_1bit_19.inverter_2.nmos.1 550 360
n data[19] gnd Reg_32bit_19.Reg_1bit_19.net_3 24 100
| device Reg_32bit_19.Reg_1bit_19.inverter_2.nmos.2 550 360
n data[19] gnd Reg_32bit_19.Reg_1bit_19.net_3 24 100
| device Reg_32bit_19.Reg_1bit_19.inverter_2.nmos.3 550 360
n data[19] gnd Reg_32bit_19.Reg_1bit_19.net_3 24 100
| device Reg_32bit_19.Reg_1bit_19.inverter_2.nmos.4 550 360
n data[19] gnd Reg_32bit_19.Reg_1bit_19.net_3 24 100
| device Reg_32bit_19.Reg_1bit_19.inverter_2.pmos.1 550 200
p data[19] vdd Reg_32bit_19.Reg_1bit_19.net_3 24 200
| device Reg_32bit_19.Reg_1bit_19.inverter_2.pmos.2 550 200
p data[19] vdd Reg_32bit_19.Reg_1bit_19.net_3 24 200
| device Reg_32bit_19.Reg_1bit_19.inverter_2.pmos.3 550 200
p data[19] vdd Reg_32bit_19.Reg_1bit_19.net_3 24 200
| device Reg_32bit_19.Reg_1bit_19.inverter_2.pmos.4 550 200
p data[19] vdd Reg_32bit_19.Reg_1bit_19.net_3 24 200
| end Reg_32bit_19.Reg_1bit_19.inverter_2
| device Reg_32bit_19.Reg_1bit_19.nmos_1 730 230
n inR1[20] Reg_32bit_19.Reg_1bit_19.net_2 out1[19] 24 100
| device Reg_32bit_19.Reg_1bit_19.nmos_2 730 360
n inR2[20] Reg_32bit_19.Reg_1bit_19.net_2 out2[19] 24 100
| end Reg_32bit_19.Reg_1bit_19
| begin Reg_32bit_19.Reg_1bit_20 510 2720
| begin Reg_32bit_19.Reg_1bit_20.inverter 560 210
| device Reg_32bit_19.Reg_1bit_20.inverter.nmos 550 360
n Reg_32bit_19.Reg_1bit_20.net_2 gnd Reg_32bit_19.Reg_1bit_20.net_1 24 100
| device Reg_32bit_19.Reg_1bit_20.inverter.pmos 550 200
p Reg_32bit_19.Reg_1bit_20.net_2 vdd Reg_32bit_19.Reg_1bit_20.net_1 24 200
| end Reg_32bit_19.Reg_1bit_20.inverter
| device Reg_32bit_19.Reg_1bit_20.nmos.1 390 260
n w[20] Reg_32bit_19.Reg_1bit_20.net_3 Reg_32bit_19.Reg_1bit_20.net_1 24 100
| device Reg_32bit_19.Reg_1bit_20.nmos.2 390 260
n w[20] Reg_32bit_19.Reg_1bit_20.net_3 Reg_32bit_19.Reg_1bit_20.net_1 24 100
| device Reg_32bit_19.Reg_1bit_20.nmos.3 390 260
n w[20] Reg_32bit_19.Reg_1bit_20.net_3 Reg_32bit_19.Reg_1bit_20.net_1 24 100
| device Reg_32bit_19.Reg_1bit_20.nmos.4 390 260
n w[20] Reg_32bit_19.Reg_1bit_20.net_3 Reg_32bit_19.Reg_1bit_20.net_1 24 100
| begin Reg_32bit_19.Reg_1bit_20.inverter_1 550 380
| device Reg_32bit_19.Reg_1bit_20.inverter_1.nmos.1 550 360
n Reg_32bit_19.Reg_1bit_20.net_1 gnd Reg_32bit_19.Reg_1bit_20.net_2 24 100
| device Reg_32bit_19.Reg_1bit_20.inverter_1.nmos.2 550 360
n Reg_32bit_19.Reg_1bit_20.net_1 gnd Reg_32bit_19.Reg_1bit_20.net_2 24 100
| device Reg_32bit_19.Reg_1bit_20.inverter_1.nmos.3 550 360
n Reg_32bit_19.Reg_1bit_20.net_1 gnd Reg_32bit_19.Reg_1bit_20.net_2 24 100
| device Reg_32bit_19.Reg_1bit_20.inverter_1.nmos.4 550 360
n Reg_32bit_19.Reg_1bit_20.net_1 gnd Reg_32bit_19.Reg_1bit_20.net_2 24 100
| device Reg_32bit_19.Reg_1bit_20.inverter_1.pmos.1 550 200
p Reg_32bit_19.Reg_1bit_20.net_1 vdd Reg_32bit_19.Reg_1bit_20.net_2 24 200
| device Reg_32bit_19.Reg_1bit_20.inverter_1.pmos.2 550 200
p Reg_32bit_19.Reg_1bit_20.net_1 vdd Reg_32bit_19.Reg_1bit_20.net_2 24 200
| device Reg_32bit_19.Reg_1bit_20.inverter_1.pmos.3 550 200
p Reg_32bit_19.Reg_1bit_20.net_1 vdd Reg_32bit_19.Reg_1bit_20.net_2 24 200
| device Reg_32bit_19.Reg_1bit_20.inverter_1.pmos.4 550 200
p Reg_32bit_19.Reg_1bit_20.net_1 vdd Reg_32bit_19.Reg_1bit_20.net_2 24 200
| end Reg_32bit_19.Reg_1bit_20.inverter_1
| begin Reg_32bit_19.Reg_1bit_20.inverter_2 290 260
| device Reg_32bit_19.Reg_1bit_20.inverter_2.nmos.1 550 360
n data[20] gnd Reg_32bit_19.Reg_1bit_20.net_3 24 100
| device Reg_32bit_19.Reg_1bit_20.inverter_2.nmos.2 550 360
n data[20] gnd Reg_32bit_19.Reg_1bit_20.net_3 24 100
| device Reg_32bit_19.Reg_1bit_20.inverter_2.nmos.3 550 360
n data[20] gnd Reg_32bit_19.Reg_1bit_20.net_3 24 100
| device Reg_32bit_19.Reg_1bit_20.inverter_2.nmos.4 550 360
n data[20] gnd Reg_32bit_19.Reg_1bit_20.net_3 24 100
| device Reg_32bit_19.Reg_1bit_20.inverter_2.pmos.1 550 200
p data[20] vdd Reg_32bit_19.Reg_1bit_20.net_3 24 200
| device Reg_32bit_19.Reg_1bit_20.inverter_2.pmos.2 550 200
p data[20] vdd Reg_32bit_19.Reg_1bit_20.net_3 24 200
| device Reg_32bit_19.Reg_1bit_20.inverter_2.pmos.3 550 200
p data[20] vdd Reg_32bit_19.Reg_1bit_20.net_3 24 200
| device Reg_32bit_19.Reg_1bit_20.inverter_2.pmos.4 550 200
p data[20] vdd Reg_32bit_19.Reg_1bit_20.net_3 24 200
| end Reg_32bit_19.Reg_1bit_20.inverter_2
| device Reg_32bit_19.Reg_1bit_20.nmos_1 730 230
n inR1[20] Reg_32bit_19.Reg_1bit_20.net_2 out1[20] 24 100
| device Reg_32bit_19.Reg_1bit_20.nmos_2 730 360
n inR2[20] Reg_32bit_19.Reg_1bit_20.net_2 out2[20] 24 100
| end Reg_32bit_19.Reg_1bit_20
| begin Reg_32bit_19.Reg_1bit_21 510 2850
| begin Reg_32bit_19.Reg_1bit_21.inverter 560 210
| device Reg_32bit_19.Reg_1bit_21.inverter.nmos 550 360
n Reg_32bit_19.Reg_1bit_21.net_2 gnd Reg_32bit_19.Reg_1bit_21.net_1 24 100
| device Reg_32bit_19.Reg_1bit_21.inverter.pmos 550 200
p Reg_32bit_19.Reg_1bit_21.net_2 vdd Reg_32bit_19.Reg_1bit_21.net_1 24 200
| end Reg_32bit_19.Reg_1bit_21.inverter
| device Reg_32bit_19.Reg_1bit_21.nmos.1 390 260
n w[20] Reg_32bit_19.Reg_1bit_21.net_3 Reg_32bit_19.Reg_1bit_21.net_1 24 100
| device Reg_32bit_19.Reg_1bit_21.nmos.2 390 260
n w[20] Reg_32bit_19.Reg_1bit_21.net_3 Reg_32bit_19.Reg_1bit_21.net_1 24 100
| device Reg_32bit_19.Reg_1bit_21.nmos.3 390 260
n w[20] Reg_32bit_19.Reg_1bit_21.net_3 Reg_32bit_19.Reg_1bit_21.net_1 24 100
| device Reg_32bit_19.Reg_1bit_21.nmos.4 390 260
n w[20] Reg_32bit_19.Reg_1bit_21.net_3 Reg_32bit_19.Reg_1bit_21.net_1 24 100
| begin Reg_32bit_19.Reg_1bit_21.inverter_1 550 380
| device Reg_32bit_19.Reg_1bit_21.inverter_1.nmos.1 550 360
n Reg_32bit_19.Reg_1bit_21.net_1 gnd Reg_32bit_19.Reg_1bit_21.net_2 24 100
| device Reg_32bit_19.Reg_1bit_21.inverter_1.nmos.2 550 360
n Reg_32bit_19.Reg_1bit_21.net_1 gnd Reg_32bit_19.Reg_1bit_21.net_2 24 100
| device Reg_32bit_19.Reg_1bit_21.inverter_1.nmos.3 550 360
n Reg_32bit_19.Reg_1bit_21.net_1 gnd Reg_32bit_19.Reg_1bit_21.net_2 24 100
| device Reg_32bit_19.Reg_1bit_21.inverter_1.nmos.4 550 360
n Reg_32bit_19.Reg_1bit_21.net_1 gnd Reg_32bit_19.Reg_1bit_21.net_2 24 100
| device Reg_32bit_19.Reg_1bit_21.inverter_1.pmos.1 550 200
p Reg_32bit_19.Reg_1bit_21.net_1 vdd Reg_32bit_19.Reg_1bit_21.net_2 24 200
| device Reg_32bit_19.Reg_1bit_21.inverter_1.pmos.2 550 200
p Reg_32bit_19.Reg_1bit_21.net_1 vdd Reg_32bit_19.Reg_1bit_21.net_2 24 200
| device Reg_32bit_19.Reg_1bit_21.inverter_1.pmos.3 550 200
p Reg_32bit_19.Reg_1bit_21.net_1 vdd Reg_32bit_19.Reg_1bit_21.net_2 24 200
| device Reg_32bit_19.Reg_1bit_21.inverter_1.pmos.4 550 200
p Reg_32bit_19.Reg_1bit_21.net_1 vdd Reg_32bit_19.Reg_1bit_21.net_2 24 200
| end Reg_32bit_19.Reg_1bit_21.inverter_1
| begin Reg_32bit_19.Reg_1bit_21.inverter_2 290 260
| device Reg_32bit_19.Reg_1bit_21.inverter_2.nmos.1 550 360
n data[21] gnd Reg_32bit_19.Reg_1bit_21.net_3 24 100
| device Reg_32bit_19.Reg_1bit_21.inverter_2.nmos.2 550 360
n data[21] gnd Reg_32bit_19.Reg_1bit_21.net_3 24 100
| device Reg_32bit_19.Reg_1bit_21.inverter_2.nmos.3 550 360
n data[21] gnd Reg_32bit_19.Reg_1bit_21.net_3 24 100
| device Reg_32bit_19.Reg_1bit_21.inverter_2.nmos.4 550 360
n data[21] gnd Reg_32bit_19.Reg_1bit_21.net_3 24 100
| device Reg_32bit_19.Reg_1bit_21.inverter_2.pmos.1 550 200
p data[21] vdd Reg_32bit_19.Reg_1bit_21.net_3 24 200
| device Reg_32bit_19.Reg_1bit_21.inverter_2.pmos.2 550 200
p data[21] vdd Reg_32bit_19.Reg_1bit_21.net_3 24 200
| device Reg_32bit_19.Reg_1bit_21.inverter_2.pmos.3 550 200
p data[21] vdd Reg_32bit_19.Reg_1bit_21.net_3 24 200
| device Reg_32bit_19.Reg_1bit_21.inverter_2.pmos.4 550 200
p data[21] vdd Reg_32bit_19.Reg_1bit_21.net_3 24 200
| end Reg_32bit_19.Reg_1bit_21.inverter_2
| device Reg_32bit_19.Reg_1bit_21.nmos_1 730 230
n inR1[20] Reg_32bit_19.Reg_1bit_21.net_2 out1[21] 24 100
| device Reg_32bit_19.Reg_1bit_21.nmos_2 730 360
n inR2[20] Reg_32bit_19.Reg_1bit_21.net_2 out2[21] 24 100
| end Reg_32bit_19.Reg_1bit_21
| begin Reg_32bit_19.Reg_1bit_22 510 2980
| begin Reg_32bit_19.Reg_1bit_22.inverter 560 210
| device Reg_32bit_19.Reg_1bit_22.inverter.nmos 550 360
n Reg_32bit_19.Reg_1bit_22.net_2 gnd Reg_32bit_19.Reg_1bit_22.net_1 24 100
| device Reg_32bit_19.Reg_1bit_22.inverter.pmos 550 200
p Reg_32bit_19.Reg_1bit_22.net_2 vdd Reg_32bit_19.Reg_1bit_22.net_1 24 200
| end Reg_32bit_19.Reg_1bit_22.inverter
| device Reg_32bit_19.Reg_1bit_22.nmos.1 390 260
n w[20] Reg_32bit_19.Reg_1bit_22.net_3 Reg_32bit_19.Reg_1bit_22.net_1 24 100
| device Reg_32bit_19.Reg_1bit_22.nmos.2 390 260
n w[20] Reg_32bit_19.Reg_1bit_22.net_3 Reg_32bit_19.Reg_1bit_22.net_1 24 100
| device Reg_32bit_19.Reg_1bit_22.nmos.3 390 260
n w[20] Reg_32bit_19.Reg_1bit_22.net_3 Reg_32bit_19.Reg_1bit_22.net_1 24 100
| device Reg_32bit_19.Reg_1bit_22.nmos.4 390 260
n w[20] Reg_32bit_19.Reg_1bit_22.net_3 Reg_32bit_19.Reg_1bit_22.net_1 24 100
| begin Reg_32bit_19.Reg_1bit_22.inverter_1 550 380
| device Reg_32bit_19.Reg_1bit_22.inverter_1.nmos.1 550 360
n Reg_32bit_19.Reg_1bit_22.net_1 gnd Reg_32bit_19.Reg_1bit_22.net_2 24 100
| device Reg_32bit_19.Reg_1bit_22.inverter_1.nmos.2 550 360
n Reg_32bit_19.Reg_1bit_22.net_1 gnd Reg_32bit_19.Reg_1bit_22.net_2 24 100
| device Reg_32bit_19.Reg_1bit_22.inverter_1.nmos.3 550 360
n Reg_32bit_19.Reg_1bit_22.net_1 gnd Reg_32bit_19.Reg_1bit_22.net_2 24 100
| device Reg_32bit_19.Reg_1bit_22.inverter_1.nmos.4 550 360
n Reg_32bit_19.Reg_1bit_22.net_1 gnd Reg_32bit_19.Reg_1bit_22.net_2 24 100
| device Reg_32bit_19.Reg_1bit_22.inverter_1.pmos.1 550 200
p Reg_32bit_19.Reg_1bit_22.net_1 vdd Reg_32bit_19.Reg_1bit_22.net_2 24 200
| device Reg_32bit_19.Reg_1bit_22.inverter_1.pmos.2 550 200
p Reg_32bit_19.Reg_1bit_22.net_1 vdd Reg_32bit_19.Reg_1bit_22.net_2 24 200
| device Reg_32bit_19.Reg_1bit_22.inverter_1.pmos.3 550 200
p Reg_32bit_19.Reg_1bit_22.net_1 vdd Reg_32bit_19.Reg_1bit_22.net_2 24 200
| device Reg_32bit_19.Reg_1bit_22.inverter_1.pmos.4 550 200
p Reg_32bit_19.Reg_1bit_22.net_1 vdd Reg_32bit_19.Reg_1bit_22.net_2 24 200
| end Reg_32bit_19.Reg_1bit_22.inverter_1
| begin Reg_32bit_19.Reg_1bit_22.inverter_2 290 260
| device Reg_32bit_19.Reg_1bit_22.inverter_2.nmos.1 550 360
n data[22] gnd Reg_32bit_19.Reg_1bit_22.net_3 24 100
| device Reg_32bit_19.Reg_1bit_22.inverter_2.nmos.2 550 360
n data[22] gnd Reg_32bit_19.Reg_1bit_22.net_3 24 100
| device Reg_32bit_19.Reg_1bit_22.inverter_2.nmos.3 550 360
n data[22] gnd Reg_32bit_19.Reg_1bit_22.net_3 24 100
| device Reg_32bit_19.Reg_1bit_22.inverter_2.nmos.4 550 360
n data[22] gnd Reg_32bit_19.Reg_1bit_22.net_3 24 100
| device Reg_32bit_19.Reg_1bit_22.inverter_2.pmos.1 550 200
p data[22] vdd Reg_32bit_19.Reg_1bit_22.net_3 24 200
| device Reg_32bit_19.Reg_1bit_22.inverter_2.pmos.2 550 200
p data[22] vdd Reg_32bit_19.Reg_1bit_22.net_3 24 200
| device Reg_32bit_19.Reg_1bit_22.inverter_2.pmos.3 550 200
p data[22] vdd Reg_32bit_19.Reg_1bit_22.net_3 24 200
| device Reg_32bit_19.Reg_1bit_22.inverter_2.pmos.4 550 200
p data[22] vdd Reg_32bit_19.Reg_1bit_22.net_3 24 200
| end Reg_32bit_19.Reg_1bit_22.inverter_2
| device Reg_32bit_19.Reg_1bit_22.nmos_1 730 230
n inR1[20] Reg_32bit_19.Reg_1bit_22.net_2 out1[22] 24 100
| device Reg_32bit_19.Reg_1bit_22.nmos_2 730 360
n inR2[20] Reg_32bit_19.Reg_1bit_22.net_2 out2[22] 24 100
| end Reg_32bit_19.Reg_1bit_22
| begin Reg_32bit_19.Reg_1bit_23 510 3110
| begin Reg_32bit_19.Reg_1bit_23.inverter 560 210
| device Reg_32bit_19.Reg_1bit_23.inverter.nmos 550 360
n Reg_32bit_19.Reg_1bit_23.net_2 gnd Reg_32bit_19.Reg_1bit_23.net_1 24 100
| device Reg_32bit_19.Reg_1bit_23.inverter.pmos 550 200
p Reg_32bit_19.Reg_1bit_23.net_2 vdd Reg_32bit_19.Reg_1bit_23.net_1 24 200
| end Reg_32bit_19.Reg_1bit_23.inverter
| device Reg_32bit_19.Reg_1bit_23.nmos.1 390 260
n w[20] Reg_32bit_19.Reg_1bit_23.net_3 Reg_32bit_19.Reg_1bit_23.net_1 24 100
| device Reg_32bit_19.Reg_1bit_23.nmos.2 390 260
n w[20] Reg_32bit_19.Reg_1bit_23.net_3 Reg_32bit_19.Reg_1bit_23.net_1 24 100
| device Reg_32bit_19.Reg_1bit_23.nmos.3 390 260
n w[20] Reg_32bit_19.Reg_1bit_23.net_3 Reg_32bit_19.Reg_1bit_23.net_1 24 100
| device Reg_32bit_19.Reg_1bit_23.nmos.4 390 260
n w[20] Reg_32bit_19.Reg_1bit_23.net_3 Reg_32bit_19.Reg_1bit_23.net_1 24 100
| begin Reg_32bit_19.Reg_1bit_23.inverter_1 550 380
| device Reg_32bit_19.Reg_1bit_23.inverter_1.nmos.1 550 360
n Reg_32bit_19.Reg_1bit_23.net_1 gnd Reg_32bit_19.Reg_1bit_23.net_2 24 100
| device Reg_32bit_19.Reg_1bit_23.inverter_1.nmos.2 550 360
n Reg_32bit_19.Reg_1bit_23.net_1 gnd Reg_32bit_19.Reg_1bit_23.net_2 24 100
| device Reg_32bit_19.Reg_1bit_23.inverter_1.nmos.3 550 360
n Reg_32bit_19.Reg_1bit_23.net_1 gnd Reg_32bit_19.Reg_1bit_23.net_2 24 100
| device Reg_32bit_19.Reg_1bit_23.inverter_1.nmos.4 550 360
n Reg_32bit_19.Reg_1bit_23.net_1 gnd Reg_32bit_19.Reg_1bit_23.net_2 24 100
| device Reg_32bit_19.Reg_1bit_23.inverter_1.pmos.1 550 200
p Reg_32bit_19.Reg_1bit_23.net_1 vdd Reg_32bit_19.Reg_1bit_23.net_2 24 200
| device Reg_32bit_19.Reg_1bit_23.inverter_1.pmos.2 550 200
p Reg_32bit_19.Reg_1bit_23.net_1 vdd Reg_32bit_19.Reg_1bit_23.net_2 24 200
| device Reg_32bit_19.Reg_1bit_23.inverter_1.pmos.3 550 200
p Reg_32bit_19.Reg_1bit_23.net_1 vdd Reg_32bit_19.Reg_1bit_23.net_2 24 200
| device Reg_32bit_19.Reg_1bit_23.inverter_1.pmos.4 550 200
p Reg_32bit_19.Reg_1bit_23.net_1 vdd Reg_32bit_19.Reg_1bit_23.net_2 24 200
| end Reg_32bit_19.Reg_1bit_23.inverter_1
| begin Reg_32bit_19.Reg_1bit_23.inverter_2 290 260
| device Reg_32bit_19.Reg_1bit_23.inverter_2.nmos.1 550 360
n data[23] gnd Reg_32bit_19.Reg_1bit_23.net_3 24 100
| device Reg_32bit_19.Reg_1bit_23.inverter_2.nmos.2 550 360
n data[23] gnd Reg_32bit_19.Reg_1bit_23.net_3 24 100
| device Reg_32bit_19.Reg_1bit_23.inverter_2.nmos.3 550 360
n data[23] gnd Reg_32bit_19.Reg_1bit_23.net_3 24 100
| device Reg_32bit_19.Reg_1bit_23.inverter_2.nmos.4 550 360
n data[23] gnd Reg_32bit_19.Reg_1bit_23.net_3 24 100
| device Reg_32bit_19.Reg_1bit_23.inverter_2.pmos.1 550 200
p data[23] vdd Reg_32bit_19.Reg_1bit_23.net_3 24 200
| device Reg_32bit_19.Reg_1bit_23.inverter_2.pmos.2 550 200
p data[23] vdd Reg_32bit_19.Reg_1bit_23.net_3 24 200
| device Reg_32bit_19.Reg_1bit_23.inverter_2.pmos.3 550 200
p data[23] vdd Reg_32bit_19.Reg_1bit_23.net_3 24 200
| device Reg_32bit_19.Reg_1bit_23.inverter_2.pmos.4 550 200
p data[23] vdd Reg_32bit_19.Reg_1bit_23.net_3 24 200
| end Reg_32bit_19.Reg_1bit_23.inverter_2
| device Reg_32bit_19.Reg_1bit_23.nmos_1 730 230
n inR1[20] Reg_32bit_19.Reg_1bit_23.net_2 out1[23] 24 100
| device Reg_32bit_19.Reg_1bit_23.nmos_2 730 360
n inR2[20] Reg_32bit_19.Reg_1bit_23.net_2 out2[23] 24 100
| end Reg_32bit_19.Reg_1bit_23
| begin Reg_32bit_19.Reg_1bit_24 510 3250
| begin Reg_32bit_19.Reg_1bit_24.inverter 560 210
| device Reg_32bit_19.Reg_1bit_24.inverter.nmos 550 360
n Reg_32bit_19.Reg_1bit_24.net_2 gnd Reg_32bit_19.Reg_1bit_24.net_1 24 100
| device Reg_32bit_19.Reg_1bit_24.inverter.pmos 550 200
p Reg_32bit_19.Reg_1bit_24.net_2 vdd Reg_32bit_19.Reg_1bit_24.net_1 24 200
| end Reg_32bit_19.Reg_1bit_24.inverter
| device Reg_32bit_19.Reg_1bit_24.nmos.1 390 260
n w[20] Reg_32bit_19.Reg_1bit_24.net_3 Reg_32bit_19.Reg_1bit_24.net_1 24 100
| device Reg_32bit_19.Reg_1bit_24.nmos.2 390 260
n w[20] Reg_32bit_19.Reg_1bit_24.net_3 Reg_32bit_19.Reg_1bit_24.net_1 24 100
| device Reg_32bit_19.Reg_1bit_24.nmos.3 390 260
n w[20] Reg_32bit_19.Reg_1bit_24.net_3 Reg_32bit_19.Reg_1bit_24.net_1 24 100
| device Reg_32bit_19.Reg_1bit_24.nmos.4 390 260
n w[20] Reg_32bit_19.Reg_1bit_24.net_3 Reg_32bit_19.Reg_1bit_24.net_1 24 100
| begin Reg_32bit_19.Reg_1bit_24.inverter_1 550 380
| device Reg_32bit_19.Reg_1bit_24.inverter_1.nmos.1 550 360
n Reg_32bit_19.Reg_1bit_24.net_1 gnd Reg_32bit_19.Reg_1bit_24.net_2 24 100
| device Reg_32bit_19.Reg_1bit_24.inverter_1.nmos.2 550 360
n Reg_32bit_19.Reg_1bit_24.net_1 gnd Reg_32bit_19.Reg_1bit_24.net_2 24 100
| device Reg_32bit_19.Reg_1bit_24.inverter_1.nmos.3 550 360
n Reg_32bit_19.Reg_1bit_24.net_1 gnd Reg_32bit_19.Reg_1bit_24.net_2 24 100
| device Reg_32bit_19.Reg_1bit_24.inverter_1.nmos.4 550 360
n Reg_32bit_19.Reg_1bit_24.net_1 gnd Reg_32bit_19.Reg_1bit_24.net_2 24 100
| device Reg_32bit_19.Reg_1bit_24.inverter_1.pmos.1 550 200
p Reg_32bit_19.Reg_1bit_24.net_1 vdd Reg_32bit_19.Reg_1bit_24.net_2 24 200
| device Reg_32bit_19.Reg_1bit_24.inverter_1.pmos.2 550 200
p Reg_32bit_19.Reg_1bit_24.net_1 vdd Reg_32bit_19.Reg_1bit_24.net_2 24 200
| device Reg_32bit_19.Reg_1bit_24.inverter_1.pmos.3 550 200
p Reg_32bit_19.Reg_1bit_24.net_1 vdd Reg_32bit_19.Reg_1bit_24.net_2 24 200
| device Reg_32bit_19.Reg_1bit_24.inverter_1.pmos.4 550 200
p Reg_32bit_19.Reg_1bit_24.net_1 vdd Reg_32bit_19.Reg_1bit_24.net_2 24 200
| end Reg_32bit_19.Reg_1bit_24.inverter_1
| begin Reg_32bit_19.Reg_1bit_24.inverter_2 290 260
| device Reg_32bit_19.Reg_1bit_24.inverter_2.nmos.1 550 360
n data[24] gnd Reg_32bit_19.Reg_1bit_24.net_3 24 100
| device Reg_32bit_19.Reg_1bit_24.inverter_2.nmos.2 550 360
n data[24] gnd Reg_32bit_19.Reg_1bit_24.net_3 24 100
| device Reg_32bit_19.Reg_1bit_24.inverter_2.nmos.3 550 360
n data[24] gnd Reg_32bit_19.Reg_1bit_24.net_3 24 100
| device Reg_32bit_19.Reg_1bit_24.inverter_2.nmos.4 550 360
n data[24] gnd Reg_32bit_19.Reg_1bit_24.net_3 24 100
| device Reg_32bit_19.Reg_1bit_24.inverter_2.pmos.1 550 200
p data[24] vdd Reg_32bit_19.Reg_1bit_24.net_3 24 200
| device Reg_32bit_19.Reg_1bit_24.inverter_2.pmos.2 550 200
p data[24] vdd Reg_32bit_19.Reg_1bit_24.net_3 24 200
| device Reg_32bit_19.Reg_1bit_24.inverter_2.pmos.3 550 200
p data[24] vdd Reg_32bit_19.Reg_1bit_24.net_3 24 200
| device Reg_32bit_19.Reg_1bit_24.inverter_2.pmos.4 550 200
p data[24] vdd Reg_32bit_19.Reg_1bit_24.net_3 24 200
| end Reg_32bit_19.Reg_1bit_24.inverter_2
| device Reg_32bit_19.Reg_1bit_24.nmos_1 730 230
n inR1[20] Reg_32bit_19.Reg_1bit_24.net_2 out1[24] 24 100
| device Reg_32bit_19.Reg_1bit_24.nmos_2 730 360
n inR2[20] Reg_32bit_19.Reg_1bit_24.net_2 out2[24] 24 100
| end Reg_32bit_19.Reg_1bit_24
| begin Reg_32bit_19.Reg_1bit_25 510 3380
| begin Reg_32bit_19.Reg_1bit_25.inverter 560 210
| device Reg_32bit_19.Reg_1bit_25.inverter.nmos 550 360
n Reg_32bit_19.Reg_1bit_25.net_2 gnd Reg_32bit_19.Reg_1bit_25.net_1 24 100
| device Reg_32bit_19.Reg_1bit_25.inverter.pmos 550 200
p Reg_32bit_19.Reg_1bit_25.net_2 vdd Reg_32bit_19.Reg_1bit_25.net_1 24 200
| end Reg_32bit_19.Reg_1bit_25.inverter
| device Reg_32bit_19.Reg_1bit_25.nmos.1 390 260
n w[20] Reg_32bit_19.Reg_1bit_25.net_3 Reg_32bit_19.Reg_1bit_25.net_1 24 100
| device Reg_32bit_19.Reg_1bit_25.nmos.2 390 260
n w[20] Reg_32bit_19.Reg_1bit_25.net_3 Reg_32bit_19.Reg_1bit_25.net_1 24 100
| device Reg_32bit_19.Reg_1bit_25.nmos.3 390 260
n w[20] Reg_32bit_19.Reg_1bit_25.net_3 Reg_32bit_19.Reg_1bit_25.net_1 24 100
| device Reg_32bit_19.Reg_1bit_25.nmos.4 390 260
n w[20] Reg_32bit_19.Reg_1bit_25.net_3 Reg_32bit_19.Reg_1bit_25.net_1 24 100
| begin Reg_32bit_19.Reg_1bit_25.inverter_1 550 380
| device Reg_32bit_19.Reg_1bit_25.inverter_1.nmos.1 550 360
n Reg_32bit_19.Reg_1bit_25.net_1 gnd Reg_32bit_19.Reg_1bit_25.net_2 24 100
| device Reg_32bit_19.Reg_1bit_25.inverter_1.nmos.2 550 360
n Reg_32bit_19.Reg_1bit_25.net_1 gnd Reg_32bit_19.Reg_1bit_25.net_2 24 100
| device Reg_32bit_19.Reg_1bit_25.inverter_1.nmos.3 550 360
n Reg_32bit_19.Reg_1bit_25.net_1 gnd Reg_32bit_19.Reg_1bit_25.net_2 24 100
| device Reg_32bit_19.Reg_1bit_25.inverter_1.nmos.4 550 360
n Reg_32bit_19.Reg_1bit_25.net_1 gnd Reg_32bit_19.Reg_1bit_25.net_2 24 100
| device Reg_32bit_19.Reg_1bit_25.inverter_1.pmos.1 550 200
p Reg_32bit_19.Reg_1bit_25.net_1 vdd Reg_32bit_19.Reg_1bit_25.net_2 24 200
| device Reg_32bit_19.Reg_1bit_25.inverter_1.pmos.2 550 200
p Reg_32bit_19.Reg_1bit_25.net_1 vdd Reg_32bit_19.Reg_1bit_25.net_2 24 200
| device Reg_32bit_19.Reg_1bit_25.inverter_1.pmos.3 550 200
p Reg_32bit_19.Reg_1bit_25.net_1 vdd Reg_32bit_19.Reg_1bit_25.net_2 24 200
| device Reg_32bit_19.Reg_1bit_25.inverter_1.pmos.4 550 200
p Reg_32bit_19.Reg_1bit_25.net_1 vdd Reg_32bit_19.Reg_1bit_25.net_2 24 200
| end Reg_32bit_19.Reg_1bit_25.inverter_1
| begin Reg_32bit_19.Reg_1bit_25.inverter_2 290 260
| device Reg_32bit_19.Reg_1bit_25.inverter_2.nmos.1 550 360
n data[25] gnd Reg_32bit_19.Reg_1bit_25.net_3 24 100
| device Reg_32bit_19.Reg_1bit_25.inverter_2.nmos.2 550 360
n data[25] gnd Reg_32bit_19.Reg_1bit_25.net_3 24 100
| device Reg_32bit_19.Reg_1bit_25.inverter_2.nmos.3 550 360
n data[25] gnd Reg_32bit_19.Reg_1bit_25.net_3 24 100
| device Reg_32bit_19.Reg_1bit_25.inverter_2.nmos.4 550 360
n data[25] gnd Reg_32bit_19.Reg_1bit_25.net_3 24 100
| device Reg_32bit_19.Reg_1bit_25.inverter_2.pmos.1 550 200
p data[25] vdd Reg_32bit_19.Reg_1bit_25.net_3 24 200
| device Reg_32bit_19.Reg_1bit_25.inverter_2.pmos.2 550 200
p data[25] vdd Reg_32bit_19.Reg_1bit_25.net_3 24 200
| device Reg_32bit_19.Reg_1bit_25.inverter_2.pmos.3 550 200
p data[25] vdd Reg_32bit_19.Reg_1bit_25.net_3 24 200
| device Reg_32bit_19.Reg_1bit_25.inverter_2.pmos.4 550 200
p data[25] vdd Reg_32bit_19.Reg_1bit_25.net_3 24 200
| end Reg_32bit_19.Reg_1bit_25.inverter_2
| device Reg_32bit_19.Reg_1bit_25.nmos_1 730 230
n inR1[20] Reg_32bit_19.Reg_1bit_25.net_2 out1[25] 24 100
| device Reg_32bit_19.Reg_1bit_25.nmos_2 730 360
n inR2[20] Reg_32bit_19.Reg_1bit_25.net_2 out2[25] 24 100
| end Reg_32bit_19.Reg_1bit_25
| begin Reg_32bit_19.Reg_1bit_26 510 3510
| begin Reg_32bit_19.Reg_1bit_26.inverter 560 210
| device Reg_32bit_19.Reg_1bit_26.inverter.nmos 550 360
n Reg_32bit_19.Reg_1bit_26.net_2 gnd Reg_32bit_19.Reg_1bit_26.net_1 24 100
| device Reg_32bit_19.Reg_1bit_26.inverter.pmos 550 200
p Reg_32bit_19.Reg_1bit_26.net_2 vdd Reg_32bit_19.Reg_1bit_26.net_1 24 200
| end Reg_32bit_19.Reg_1bit_26.inverter
| device Reg_32bit_19.Reg_1bit_26.nmos.1 390 260
n w[20] Reg_32bit_19.Reg_1bit_26.net_3 Reg_32bit_19.Reg_1bit_26.net_1 24 100
| device Reg_32bit_19.Reg_1bit_26.nmos.2 390 260
n w[20] Reg_32bit_19.Reg_1bit_26.net_3 Reg_32bit_19.Reg_1bit_26.net_1 24 100
| device Reg_32bit_19.Reg_1bit_26.nmos.3 390 260
n w[20] Reg_32bit_19.Reg_1bit_26.net_3 Reg_32bit_19.Reg_1bit_26.net_1 24 100
| device Reg_32bit_19.Reg_1bit_26.nmos.4 390 260
n w[20] Reg_32bit_19.Reg_1bit_26.net_3 Reg_32bit_19.Reg_1bit_26.net_1 24 100
| begin Reg_32bit_19.Reg_1bit_26.inverter_1 550 380
| device Reg_32bit_19.Reg_1bit_26.inverter_1.nmos.1 550 360
n Reg_32bit_19.Reg_1bit_26.net_1 gnd Reg_32bit_19.Reg_1bit_26.net_2 24 100
| device Reg_32bit_19.Reg_1bit_26.inverter_1.nmos.2 550 360
n Reg_32bit_19.Reg_1bit_26.net_1 gnd Reg_32bit_19.Reg_1bit_26.net_2 24 100
| device Reg_32bit_19.Reg_1bit_26.inverter_1.nmos.3 550 360
n Reg_32bit_19.Reg_1bit_26.net_1 gnd Reg_32bit_19.Reg_1bit_26.net_2 24 100
| device Reg_32bit_19.Reg_1bit_26.inverter_1.nmos.4 550 360
n Reg_32bit_19.Reg_1bit_26.net_1 gnd Reg_32bit_19.Reg_1bit_26.net_2 24 100
| device Reg_32bit_19.Reg_1bit_26.inverter_1.pmos.1 550 200
p Reg_32bit_19.Reg_1bit_26.net_1 vdd Reg_32bit_19.Reg_1bit_26.net_2 24 200
| device Reg_32bit_19.Reg_1bit_26.inverter_1.pmos.2 550 200
p Reg_32bit_19.Reg_1bit_26.net_1 vdd Reg_32bit_19.Reg_1bit_26.net_2 24 200
| device Reg_32bit_19.Reg_1bit_26.inverter_1.pmos.3 550 200
p Reg_32bit_19.Reg_1bit_26.net_1 vdd Reg_32bit_19.Reg_1bit_26.net_2 24 200
| device Reg_32bit_19.Reg_1bit_26.inverter_1.pmos.4 550 200
p Reg_32bit_19.Reg_1bit_26.net_1 vdd Reg_32bit_19.Reg_1bit_26.net_2 24 200
| end Reg_32bit_19.Reg_1bit_26.inverter_1
| begin Reg_32bit_19.Reg_1bit_26.inverter_2 290 260
| device Reg_32bit_19.Reg_1bit_26.inverter_2.nmos.1 550 360
n data[26] gnd Reg_32bit_19.Reg_1bit_26.net_3 24 100
| device Reg_32bit_19.Reg_1bit_26.inverter_2.nmos.2 550 360
n data[26] gnd Reg_32bit_19.Reg_1bit_26.net_3 24 100
| device Reg_32bit_19.Reg_1bit_26.inverter_2.nmos.3 550 360
n data[26] gnd Reg_32bit_19.Reg_1bit_26.net_3 24 100
| device Reg_32bit_19.Reg_1bit_26.inverter_2.nmos.4 550 360
n data[26] gnd Reg_32bit_19.Reg_1bit_26.net_3 24 100
| device Reg_32bit_19.Reg_1bit_26.inverter_2.pmos.1 550 200
p data[26] vdd Reg_32bit_19.Reg_1bit_26.net_3 24 200
| device Reg_32bit_19.Reg_1bit_26.inverter_2.pmos.2 550 200
p data[26] vdd Reg_32bit_19.Reg_1bit_26.net_3 24 200
| device Reg_32bit_19.Reg_1bit_26.inverter_2.pmos.3 550 200
p data[26] vdd Reg_32bit_19.Reg_1bit_26.net_3 24 200
| device Reg_32bit_19.Reg_1bit_26.inverter_2.pmos.4 550 200
p data[26] vdd Reg_32bit_19.Reg_1bit_26.net_3 24 200
| end Reg_32bit_19.Reg_1bit_26.inverter_2
| device Reg_32bit_19.Reg_1bit_26.nmos_1 730 230
n inR1[20] Reg_32bit_19.Reg_1bit_26.net_2 out1[26] 24 100
| device Reg_32bit_19.Reg_1bit_26.nmos_2 730 360
n inR2[20] Reg_32bit_19.Reg_1bit_26.net_2 out2[26] 24 100
| end Reg_32bit_19.Reg_1bit_26
| begin Reg_32bit_19.Reg_1bit_27 510 3640
| begin Reg_32bit_19.Reg_1bit_27.inverter 560 210
| device Reg_32bit_19.Reg_1bit_27.inverter.nmos 550 360
n Reg_32bit_19.Reg_1bit_27.net_2 gnd Reg_32bit_19.Reg_1bit_27.net_1 24 100
| device Reg_32bit_19.Reg_1bit_27.inverter.pmos 550 200
p Reg_32bit_19.Reg_1bit_27.net_2 vdd Reg_32bit_19.Reg_1bit_27.net_1 24 200
| end Reg_32bit_19.Reg_1bit_27.inverter
| device Reg_32bit_19.Reg_1bit_27.nmos.1 390 260
n w[20] Reg_32bit_19.Reg_1bit_27.net_3 Reg_32bit_19.Reg_1bit_27.net_1 24 100
| device Reg_32bit_19.Reg_1bit_27.nmos.2 390 260
n w[20] Reg_32bit_19.Reg_1bit_27.net_3 Reg_32bit_19.Reg_1bit_27.net_1 24 100
| device Reg_32bit_19.Reg_1bit_27.nmos.3 390 260
n w[20] Reg_32bit_19.Reg_1bit_27.net_3 Reg_32bit_19.Reg_1bit_27.net_1 24 100
| device Reg_32bit_19.Reg_1bit_27.nmos.4 390 260
n w[20] Reg_32bit_19.Reg_1bit_27.net_3 Reg_32bit_19.Reg_1bit_27.net_1 24 100
| begin Reg_32bit_19.Reg_1bit_27.inverter_1 550 380
| device Reg_32bit_19.Reg_1bit_27.inverter_1.nmos.1 550 360
n Reg_32bit_19.Reg_1bit_27.net_1 gnd Reg_32bit_19.Reg_1bit_27.net_2 24 100
| device Reg_32bit_19.Reg_1bit_27.inverter_1.nmos.2 550 360
n Reg_32bit_19.Reg_1bit_27.net_1 gnd Reg_32bit_19.Reg_1bit_27.net_2 24 100
| device Reg_32bit_19.Reg_1bit_27.inverter_1.nmos.3 550 360
n Reg_32bit_19.Reg_1bit_27.net_1 gnd Reg_32bit_19.Reg_1bit_27.net_2 24 100
| device Reg_32bit_19.Reg_1bit_27.inverter_1.nmos.4 550 360
n Reg_32bit_19.Reg_1bit_27.net_1 gnd Reg_32bit_19.Reg_1bit_27.net_2 24 100
| device Reg_32bit_19.Reg_1bit_27.inverter_1.pmos.1 550 200
p Reg_32bit_19.Reg_1bit_27.net_1 vdd Reg_32bit_19.Reg_1bit_27.net_2 24 200
| device Reg_32bit_19.Reg_1bit_27.inverter_1.pmos.2 550 200
p Reg_32bit_19.Reg_1bit_27.net_1 vdd Reg_32bit_19.Reg_1bit_27.net_2 24 200
| device Reg_32bit_19.Reg_1bit_27.inverter_1.pmos.3 550 200
p Reg_32bit_19.Reg_1bit_27.net_1 vdd Reg_32bit_19.Reg_1bit_27.net_2 24 200
| device Reg_32bit_19.Reg_1bit_27.inverter_1.pmos.4 550 200
p Reg_32bit_19.Reg_1bit_27.net_1 vdd Reg_32bit_19.Reg_1bit_27.net_2 24 200
| end Reg_32bit_19.Reg_1bit_27.inverter_1
| begin Reg_32bit_19.Reg_1bit_27.inverter_2 290 260
| device Reg_32bit_19.Reg_1bit_27.inverter_2.nmos.1 550 360
n data[27] gnd Reg_32bit_19.Reg_1bit_27.net_3 24 100
| device Reg_32bit_19.Reg_1bit_27.inverter_2.nmos.2 550 360
n data[27] gnd Reg_32bit_19.Reg_1bit_27.net_3 24 100
| device Reg_32bit_19.Reg_1bit_27.inverter_2.nmos.3 550 360
n data[27] gnd Reg_32bit_19.Reg_1bit_27.net_3 24 100
| device Reg_32bit_19.Reg_1bit_27.inverter_2.nmos.4 550 360
n data[27] gnd Reg_32bit_19.Reg_1bit_27.net_3 24 100
| device Reg_32bit_19.Reg_1bit_27.inverter_2.pmos.1 550 200
p data[27] vdd Reg_32bit_19.Reg_1bit_27.net_3 24 200
| device Reg_32bit_19.Reg_1bit_27.inverter_2.pmos.2 550 200
p data[27] vdd Reg_32bit_19.Reg_1bit_27.net_3 24 200
| device Reg_32bit_19.Reg_1bit_27.inverter_2.pmos.3 550 200
p data[27] vdd Reg_32bit_19.Reg_1bit_27.net_3 24 200
| device Reg_32bit_19.Reg_1bit_27.inverter_2.pmos.4 550 200
p data[27] vdd Reg_32bit_19.Reg_1bit_27.net_3 24 200
| end Reg_32bit_19.Reg_1bit_27.inverter_2
| device Reg_32bit_19.Reg_1bit_27.nmos_1 730 230
n inR1[20] Reg_32bit_19.Reg_1bit_27.net_2 out1[27] 24 100
| device Reg_32bit_19.Reg_1bit_27.nmos_2 730 360
n inR2[20] Reg_32bit_19.Reg_1bit_27.net_2 out2[27] 24 100
| end Reg_32bit_19.Reg_1bit_27
| begin Reg_32bit_19.Reg_1bit_28 510 3770
| begin Reg_32bit_19.Reg_1bit_28.inverter 560 210
| device Reg_32bit_19.Reg_1bit_28.inverter.nmos 550 360
n Reg_32bit_19.Reg_1bit_28.net_2 gnd Reg_32bit_19.Reg_1bit_28.net_1 24 100
| device Reg_32bit_19.Reg_1bit_28.inverter.pmos 550 200
p Reg_32bit_19.Reg_1bit_28.net_2 vdd Reg_32bit_19.Reg_1bit_28.net_1 24 200
| end Reg_32bit_19.Reg_1bit_28.inverter
| device Reg_32bit_19.Reg_1bit_28.nmos.1 390 260
n w[20] Reg_32bit_19.Reg_1bit_28.net_3 Reg_32bit_19.Reg_1bit_28.net_1 24 100
| device Reg_32bit_19.Reg_1bit_28.nmos.2 390 260
n w[20] Reg_32bit_19.Reg_1bit_28.net_3 Reg_32bit_19.Reg_1bit_28.net_1 24 100
| device Reg_32bit_19.Reg_1bit_28.nmos.3 390 260
n w[20] Reg_32bit_19.Reg_1bit_28.net_3 Reg_32bit_19.Reg_1bit_28.net_1 24 100
| device Reg_32bit_19.Reg_1bit_28.nmos.4 390 260
n w[20] Reg_32bit_19.Reg_1bit_28.net_3 Reg_32bit_19.Reg_1bit_28.net_1 24 100
| begin Reg_32bit_19.Reg_1bit_28.inverter_1 550 380
| device Reg_32bit_19.Reg_1bit_28.inverter_1.nmos.1 550 360
n Reg_32bit_19.Reg_1bit_28.net_1 gnd Reg_32bit_19.Reg_1bit_28.net_2 24 100
| device Reg_32bit_19.Reg_1bit_28.inverter_1.nmos.2 550 360
n Reg_32bit_19.Reg_1bit_28.net_1 gnd Reg_32bit_19.Reg_1bit_28.net_2 24 100
| device Reg_32bit_19.Reg_1bit_28.inverter_1.nmos.3 550 360
n Reg_32bit_19.Reg_1bit_28.net_1 gnd Reg_32bit_19.Reg_1bit_28.net_2 24 100
| device Reg_32bit_19.Reg_1bit_28.inverter_1.nmos.4 550 360
n Reg_32bit_19.Reg_1bit_28.net_1 gnd Reg_32bit_19.Reg_1bit_28.net_2 24 100
| device Reg_32bit_19.Reg_1bit_28.inverter_1.pmos.1 550 200
p Reg_32bit_19.Reg_1bit_28.net_1 vdd Reg_32bit_19.Reg_1bit_28.net_2 24 200
| device Reg_32bit_19.Reg_1bit_28.inverter_1.pmos.2 550 200
p Reg_32bit_19.Reg_1bit_28.net_1 vdd Reg_32bit_19.Reg_1bit_28.net_2 24 200
| device Reg_32bit_19.Reg_1bit_28.inverter_1.pmos.3 550 200
p Reg_32bit_19.Reg_1bit_28.net_1 vdd Reg_32bit_19.Reg_1bit_28.net_2 24 200
| device Reg_32bit_19.Reg_1bit_28.inverter_1.pmos.4 550 200
p Reg_32bit_19.Reg_1bit_28.net_1 vdd Reg_32bit_19.Reg_1bit_28.net_2 24 200
| end Reg_32bit_19.Reg_1bit_28.inverter_1
| begin Reg_32bit_19.Reg_1bit_28.inverter_2 290 260
| device Reg_32bit_19.Reg_1bit_28.inverter_2.nmos.1 550 360
n data[28] gnd Reg_32bit_19.Reg_1bit_28.net_3 24 100
| device Reg_32bit_19.Reg_1bit_28.inverter_2.nmos.2 550 360
n data[28] gnd Reg_32bit_19.Reg_1bit_28.net_3 24 100
| device Reg_32bit_19.Reg_1bit_28.inverter_2.nmos.3 550 360
n data[28] gnd Reg_32bit_19.Reg_1bit_28.net_3 24 100
| device Reg_32bit_19.Reg_1bit_28.inverter_2.nmos.4 550 360
n data[28] gnd Reg_32bit_19.Reg_1bit_28.net_3 24 100
| device Reg_32bit_19.Reg_1bit_28.inverter_2.pmos.1 550 200
p data[28] vdd Reg_32bit_19.Reg_1bit_28.net_3 24 200
| device Reg_32bit_19.Reg_1bit_28.inverter_2.pmos.2 550 200
p data[28] vdd Reg_32bit_19.Reg_1bit_28.net_3 24 200
| device Reg_32bit_19.Reg_1bit_28.inverter_2.pmos.3 550 200
p data[28] vdd Reg_32bit_19.Reg_1bit_28.net_3 24 200
| device Reg_32bit_19.Reg_1bit_28.inverter_2.pmos.4 550 200
p data[28] vdd Reg_32bit_19.Reg_1bit_28.net_3 24 200
| end Reg_32bit_19.Reg_1bit_28.inverter_2
| device Reg_32bit_19.Reg_1bit_28.nmos_1 730 230
n inR1[20] Reg_32bit_19.Reg_1bit_28.net_2 out1[28] 24 100
| device Reg_32bit_19.Reg_1bit_28.nmos_2 730 360
n inR2[20] Reg_32bit_19.Reg_1bit_28.net_2 out2[28] 24 100
| end Reg_32bit_19.Reg_1bit_28
| begin Reg_32bit_19.Reg_1bit_29 510 3900
| begin Reg_32bit_19.Reg_1bit_29.inverter 560 210
| device Reg_32bit_19.Reg_1bit_29.inverter.nmos 550 360
n Reg_32bit_19.Reg_1bit_29.net_2 gnd Reg_32bit_19.Reg_1bit_29.net_1 24 100
| device Reg_32bit_19.Reg_1bit_29.inverter.pmos 550 200
p Reg_32bit_19.Reg_1bit_29.net_2 vdd Reg_32bit_19.Reg_1bit_29.net_1 24 200
| end Reg_32bit_19.Reg_1bit_29.inverter
| device Reg_32bit_19.Reg_1bit_29.nmos.1 390 260
n w[20] Reg_32bit_19.Reg_1bit_29.net_3 Reg_32bit_19.Reg_1bit_29.net_1 24 100
| device Reg_32bit_19.Reg_1bit_29.nmos.2 390 260
n w[20] Reg_32bit_19.Reg_1bit_29.net_3 Reg_32bit_19.Reg_1bit_29.net_1 24 100
| device Reg_32bit_19.Reg_1bit_29.nmos.3 390 260
n w[20] Reg_32bit_19.Reg_1bit_29.net_3 Reg_32bit_19.Reg_1bit_29.net_1 24 100
| device Reg_32bit_19.Reg_1bit_29.nmos.4 390 260
n w[20] Reg_32bit_19.Reg_1bit_29.net_3 Reg_32bit_19.Reg_1bit_29.net_1 24 100
| begin Reg_32bit_19.Reg_1bit_29.inverter_1 550 380
| device Reg_32bit_19.Reg_1bit_29.inverter_1.nmos.1 550 360
n Reg_32bit_19.Reg_1bit_29.net_1 gnd Reg_32bit_19.Reg_1bit_29.net_2 24 100
| device Reg_32bit_19.Reg_1bit_29.inverter_1.nmos.2 550 360
n Reg_32bit_19.Reg_1bit_29.net_1 gnd Reg_32bit_19.Reg_1bit_29.net_2 24 100
| device Reg_32bit_19.Reg_1bit_29.inverter_1.nmos.3 550 360
n Reg_32bit_19.Reg_1bit_29.net_1 gnd Reg_32bit_19.Reg_1bit_29.net_2 24 100
| device Reg_32bit_19.Reg_1bit_29.inverter_1.nmos.4 550 360
n Reg_32bit_19.Reg_1bit_29.net_1 gnd Reg_32bit_19.Reg_1bit_29.net_2 24 100
| device Reg_32bit_19.Reg_1bit_29.inverter_1.pmos.1 550 200
p Reg_32bit_19.Reg_1bit_29.net_1 vdd Reg_32bit_19.Reg_1bit_29.net_2 24 200
| device Reg_32bit_19.Reg_1bit_29.inverter_1.pmos.2 550 200
p Reg_32bit_19.Reg_1bit_29.net_1 vdd Reg_32bit_19.Reg_1bit_29.net_2 24 200
| device Reg_32bit_19.Reg_1bit_29.inverter_1.pmos.3 550 200
p Reg_32bit_19.Reg_1bit_29.net_1 vdd Reg_32bit_19.Reg_1bit_29.net_2 24 200
| device Reg_32bit_19.Reg_1bit_29.inverter_1.pmos.4 550 200
p Reg_32bit_19.Reg_1bit_29.net_1 vdd Reg_32bit_19.Reg_1bit_29.net_2 24 200
| end Reg_32bit_19.Reg_1bit_29.inverter_1
| begin Reg_32bit_19.Reg_1bit_29.inverter_2 290 260
| device Reg_32bit_19.Reg_1bit_29.inverter_2.nmos.1 550 360
n data[29] gnd Reg_32bit_19.Reg_1bit_29.net_3 24 100
| device Reg_32bit_19.Reg_1bit_29.inverter_2.nmos.2 550 360
n data[29] gnd Reg_32bit_19.Reg_1bit_29.net_3 24 100
| device Reg_32bit_19.Reg_1bit_29.inverter_2.nmos.3 550 360
n data[29] gnd Reg_32bit_19.Reg_1bit_29.net_3 24 100
| device Reg_32bit_19.Reg_1bit_29.inverter_2.nmos.4 550 360
n data[29] gnd Reg_32bit_19.Reg_1bit_29.net_3 24 100
| device Reg_32bit_19.Reg_1bit_29.inverter_2.pmos.1 550 200
p data[29] vdd Reg_32bit_19.Reg_1bit_29.net_3 24 200
| device Reg_32bit_19.Reg_1bit_29.inverter_2.pmos.2 550 200
p data[29] vdd Reg_32bit_19.Reg_1bit_29.net_3 24 200
| device Reg_32bit_19.Reg_1bit_29.inverter_2.pmos.3 550 200
p data[29] vdd Reg_32bit_19.Reg_1bit_29.net_3 24 200
| device Reg_32bit_19.Reg_1bit_29.inverter_2.pmos.4 550 200
p data[29] vdd Reg_32bit_19.Reg_1bit_29.net_3 24 200
| end Reg_32bit_19.Reg_1bit_29.inverter_2
| device Reg_32bit_19.Reg_1bit_29.nmos_1 730 230
n inR1[20] Reg_32bit_19.Reg_1bit_29.net_2 out1[29] 24 100
| device Reg_32bit_19.Reg_1bit_29.nmos_2 730 360
n inR2[20] Reg_32bit_19.Reg_1bit_29.net_2 out2[29] 24 100
| end Reg_32bit_19.Reg_1bit_29
| begin Reg_32bit_19.Reg_1bit_30 510 4030
| begin Reg_32bit_19.Reg_1bit_30.inverter 560 210
| device Reg_32bit_19.Reg_1bit_30.inverter.nmos 550 360
n Reg_32bit_19.Reg_1bit_30.net_2 gnd Reg_32bit_19.Reg_1bit_30.net_1 24 100
| device Reg_32bit_19.Reg_1bit_30.inverter.pmos 550 200
p Reg_32bit_19.Reg_1bit_30.net_2 vdd Reg_32bit_19.Reg_1bit_30.net_1 24 200
| end Reg_32bit_19.Reg_1bit_30.inverter
| device Reg_32bit_19.Reg_1bit_30.nmos.1 390 260
n w[20] Reg_32bit_19.Reg_1bit_30.net_3 Reg_32bit_19.Reg_1bit_30.net_1 24 100
| device Reg_32bit_19.Reg_1bit_30.nmos.2 390 260
n w[20] Reg_32bit_19.Reg_1bit_30.net_3 Reg_32bit_19.Reg_1bit_30.net_1 24 100
| device Reg_32bit_19.Reg_1bit_30.nmos.3 390 260
n w[20] Reg_32bit_19.Reg_1bit_30.net_3 Reg_32bit_19.Reg_1bit_30.net_1 24 100
| device Reg_32bit_19.Reg_1bit_30.nmos.4 390 260
n w[20] Reg_32bit_19.Reg_1bit_30.net_3 Reg_32bit_19.Reg_1bit_30.net_1 24 100
| begin Reg_32bit_19.Reg_1bit_30.inverter_1 550 380
| device Reg_32bit_19.Reg_1bit_30.inverter_1.nmos.1 550 360
n Reg_32bit_19.Reg_1bit_30.net_1 gnd Reg_32bit_19.Reg_1bit_30.net_2 24 100
| device Reg_32bit_19.Reg_1bit_30.inverter_1.nmos.2 550 360
n Reg_32bit_19.Reg_1bit_30.net_1 gnd Reg_32bit_19.Reg_1bit_30.net_2 24 100
| device Reg_32bit_19.Reg_1bit_30.inverter_1.nmos.3 550 360
n Reg_32bit_19.Reg_1bit_30.net_1 gnd Reg_32bit_19.Reg_1bit_30.net_2 24 100
| device Reg_32bit_19.Reg_1bit_30.inverter_1.nmos.4 550 360
n Reg_32bit_19.Reg_1bit_30.net_1 gnd Reg_32bit_19.Reg_1bit_30.net_2 24 100
| device Reg_32bit_19.Reg_1bit_30.inverter_1.pmos.1 550 200
p Reg_32bit_19.Reg_1bit_30.net_1 vdd Reg_32bit_19.Reg_1bit_30.net_2 24 200
| device Reg_32bit_19.Reg_1bit_30.inverter_1.pmos.2 550 200
p Reg_32bit_19.Reg_1bit_30.net_1 vdd Reg_32bit_19.Reg_1bit_30.net_2 24 200
| device Reg_32bit_19.Reg_1bit_30.inverter_1.pmos.3 550 200
p Reg_32bit_19.Reg_1bit_30.net_1 vdd Reg_32bit_19.Reg_1bit_30.net_2 24 200
| device Reg_32bit_19.Reg_1bit_30.inverter_1.pmos.4 550 200
p Reg_32bit_19.Reg_1bit_30.net_1 vdd Reg_32bit_19.Reg_1bit_30.net_2 24 200
| end Reg_32bit_19.Reg_1bit_30.inverter_1
| begin Reg_32bit_19.Reg_1bit_30.inverter_2 290 260
| device Reg_32bit_19.Reg_1bit_30.inverter_2.nmos.1 550 360
n data[30] gnd Reg_32bit_19.Reg_1bit_30.net_3 24 100
| device Reg_32bit_19.Reg_1bit_30.inverter_2.nmos.2 550 360
n data[30] gnd Reg_32bit_19.Reg_1bit_30.net_3 24 100
| device Reg_32bit_19.Reg_1bit_30.inverter_2.nmos.3 550 360
n data[30] gnd Reg_32bit_19.Reg_1bit_30.net_3 24 100
| device Reg_32bit_19.Reg_1bit_30.inverter_2.nmos.4 550 360
n data[30] gnd Reg_32bit_19.Reg_1bit_30.net_3 24 100
| device Reg_32bit_19.Reg_1bit_30.inverter_2.pmos.1 550 200
p data[30] vdd Reg_32bit_19.Reg_1bit_30.net_3 24 200
| device Reg_32bit_19.Reg_1bit_30.inverter_2.pmos.2 550 200
p data[30] vdd Reg_32bit_19.Reg_1bit_30.net_3 24 200
| device Reg_32bit_19.Reg_1bit_30.inverter_2.pmos.3 550 200
p data[30] vdd Reg_32bit_19.Reg_1bit_30.net_3 24 200
| device Reg_32bit_19.Reg_1bit_30.inverter_2.pmos.4 550 200
p data[30] vdd Reg_32bit_19.Reg_1bit_30.net_3 24 200
| end Reg_32bit_19.Reg_1bit_30.inverter_2
| device Reg_32bit_19.Reg_1bit_30.nmos_1 730 230
n inR1[20] Reg_32bit_19.Reg_1bit_30.net_2 out1[30] 24 100
| device Reg_32bit_19.Reg_1bit_30.nmos_2 730 360
n inR2[20] Reg_32bit_19.Reg_1bit_30.net_2 out2[30] 24 100
| end Reg_32bit_19.Reg_1bit_30
| begin Reg_32bit_19.Reg_1bit_31 510 4160
| begin Reg_32bit_19.Reg_1bit_31.inverter 560 210
| device Reg_32bit_19.Reg_1bit_31.inverter.nmos 550 360
n Reg_32bit_19.Reg_1bit_31.net_2 gnd Reg_32bit_19.Reg_1bit_31.net_1 24 100
| device Reg_32bit_19.Reg_1bit_31.inverter.pmos 550 200
p Reg_32bit_19.Reg_1bit_31.net_2 vdd Reg_32bit_19.Reg_1bit_31.net_1 24 200
| end Reg_32bit_19.Reg_1bit_31.inverter
| device Reg_32bit_19.Reg_1bit_31.nmos.1 390 260
n w[20] Reg_32bit_19.Reg_1bit_31.net_3 Reg_32bit_19.Reg_1bit_31.net_1 24 100
| device Reg_32bit_19.Reg_1bit_31.nmos.2 390 260
n w[20] Reg_32bit_19.Reg_1bit_31.net_3 Reg_32bit_19.Reg_1bit_31.net_1 24 100
| device Reg_32bit_19.Reg_1bit_31.nmos.3 390 260
n w[20] Reg_32bit_19.Reg_1bit_31.net_3 Reg_32bit_19.Reg_1bit_31.net_1 24 100
| device Reg_32bit_19.Reg_1bit_31.nmos.4 390 260
n w[20] Reg_32bit_19.Reg_1bit_31.net_3 Reg_32bit_19.Reg_1bit_31.net_1 24 100
| begin Reg_32bit_19.Reg_1bit_31.inverter_1 550 380
| device Reg_32bit_19.Reg_1bit_31.inverter_1.nmos.1 550 360
n Reg_32bit_19.Reg_1bit_31.net_1 gnd Reg_32bit_19.Reg_1bit_31.net_2 24 100
| device Reg_32bit_19.Reg_1bit_31.inverter_1.nmos.2 550 360
n Reg_32bit_19.Reg_1bit_31.net_1 gnd Reg_32bit_19.Reg_1bit_31.net_2 24 100
| device Reg_32bit_19.Reg_1bit_31.inverter_1.nmos.3 550 360
n Reg_32bit_19.Reg_1bit_31.net_1 gnd Reg_32bit_19.Reg_1bit_31.net_2 24 100
| device Reg_32bit_19.Reg_1bit_31.inverter_1.nmos.4 550 360
n Reg_32bit_19.Reg_1bit_31.net_1 gnd Reg_32bit_19.Reg_1bit_31.net_2 24 100
| device Reg_32bit_19.Reg_1bit_31.inverter_1.pmos.1 550 200
p Reg_32bit_19.Reg_1bit_31.net_1 vdd Reg_32bit_19.Reg_1bit_31.net_2 24 200
| device Reg_32bit_19.Reg_1bit_31.inverter_1.pmos.2 550 200
p Reg_32bit_19.Reg_1bit_31.net_1 vdd Reg_32bit_19.Reg_1bit_31.net_2 24 200
| device Reg_32bit_19.Reg_1bit_31.inverter_1.pmos.3 550 200
p Reg_32bit_19.Reg_1bit_31.net_1 vdd Reg_32bit_19.Reg_1bit_31.net_2 24 200
| device Reg_32bit_19.Reg_1bit_31.inverter_1.pmos.4 550 200
p Reg_32bit_19.Reg_1bit_31.net_1 vdd Reg_32bit_19.Reg_1bit_31.net_2 24 200
| end Reg_32bit_19.Reg_1bit_31.inverter_1
| begin Reg_32bit_19.Reg_1bit_31.inverter_2 290 260
| device Reg_32bit_19.Reg_1bit_31.inverter_2.nmos.1 550 360
n data[31] gnd Reg_32bit_19.Reg_1bit_31.net_3 24 100
| device Reg_32bit_19.Reg_1bit_31.inverter_2.nmos.2 550 360
n data[31] gnd Reg_32bit_19.Reg_1bit_31.net_3 24 100
| device Reg_32bit_19.Reg_1bit_31.inverter_2.nmos.3 550 360
n data[31] gnd Reg_32bit_19.Reg_1bit_31.net_3 24 100
| device Reg_32bit_19.Reg_1bit_31.inverter_2.nmos.4 550 360
n data[31] gnd Reg_32bit_19.Reg_1bit_31.net_3 24 100
| device Reg_32bit_19.Reg_1bit_31.inverter_2.pmos.1 550 200
p data[31] vdd Reg_32bit_19.Reg_1bit_31.net_3 24 200
| device Reg_32bit_19.Reg_1bit_31.inverter_2.pmos.2 550 200
p data[31] vdd Reg_32bit_19.Reg_1bit_31.net_3 24 200
| device Reg_32bit_19.Reg_1bit_31.inverter_2.pmos.3 550 200
p data[31] vdd Reg_32bit_19.Reg_1bit_31.net_3 24 200
| device Reg_32bit_19.Reg_1bit_31.inverter_2.pmos.4 550 200
p data[31] vdd Reg_32bit_19.Reg_1bit_31.net_3 24 200
| end Reg_32bit_19.Reg_1bit_31.inverter_2
| device Reg_32bit_19.Reg_1bit_31.nmos_1 730 230
n inR1[20] Reg_32bit_19.Reg_1bit_31.net_2 out1[31] 24 100
| device Reg_32bit_19.Reg_1bit_31.nmos_2 730 360
n inR2[20] Reg_32bit_19.Reg_1bit_31.net_2 out2[31] 24 100
| end Reg_32bit_19.Reg_1bit_31
| end Reg_32bit_19
| begin Reg_32bit_20 940 2460
| begin Reg_32bit_20.Reg_1bit 510 100
| begin Reg_32bit_20.Reg_1bit.inverter 560 210
| device Reg_32bit_20.Reg_1bit.inverter.nmos 550 360
n Reg_32bit_20.Reg_1bit.net_2 gnd Reg_32bit_20.Reg_1bit.net_1 24 100
| device Reg_32bit_20.Reg_1bit.inverter.pmos 550 200
p Reg_32bit_20.Reg_1bit.net_2 vdd Reg_32bit_20.Reg_1bit.net_1 24 200
| end Reg_32bit_20.Reg_1bit.inverter
| device Reg_32bit_20.Reg_1bit.nmos.1 390 260
n w[21] Reg_32bit_20.Reg_1bit.net_3 Reg_32bit_20.Reg_1bit.net_1 24 100
| device Reg_32bit_20.Reg_1bit.nmos.2 390 260
n w[21] Reg_32bit_20.Reg_1bit.net_3 Reg_32bit_20.Reg_1bit.net_1 24 100
| device Reg_32bit_20.Reg_1bit.nmos.3 390 260
n w[21] Reg_32bit_20.Reg_1bit.net_3 Reg_32bit_20.Reg_1bit.net_1 24 100
| device Reg_32bit_20.Reg_1bit.nmos.4 390 260
n w[21] Reg_32bit_20.Reg_1bit.net_3 Reg_32bit_20.Reg_1bit.net_1 24 100
| begin Reg_32bit_20.Reg_1bit.inverter_1 550 380
| device Reg_32bit_20.Reg_1bit.inverter_1.nmos.1 550 360
n Reg_32bit_20.Reg_1bit.net_1 gnd Reg_32bit_20.Reg_1bit.net_2 24 100
| device Reg_32bit_20.Reg_1bit.inverter_1.nmos.2 550 360
n Reg_32bit_20.Reg_1bit.net_1 gnd Reg_32bit_20.Reg_1bit.net_2 24 100
| device Reg_32bit_20.Reg_1bit.inverter_1.nmos.3 550 360
n Reg_32bit_20.Reg_1bit.net_1 gnd Reg_32bit_20.Reg_1bit.net_2 24 100
| device Reg_32bit_20.Reg_1bit.inverter_1.nmos.4 550 360
n Reg_32bit_20.Reg_1bit.net_1 gnd Reg_32bit_20.Reg_1bit.net_2 24 100
| device Reg_32bit_20.Reg_1bit.inverter_1.pmos.1 550 200
p Reg_32bit_20.Reg_1bit.net_1 vdd Reg_32bit_20.Reg_1bit.net_2 24 200
| device Reg_32bit_20.Reg_1bit.inverter_1.pmos.2 550 200
p Reg_32bit_20.Reg_1bit.net_1 vdd Reg_32bit_20.Reg_1bit.net_2 24 200
| device Reg_32bit_20.Reg_1bit.inverter_1.pmos.3 550 200
p Reg_32bit_20.Reg_1bit.net_1 vdd Reg_32bit_20.Reg_1bit.net_2 24 200
| device Reg_32bit_20.Reg_1bit.inverter_1.pmos.4 550 200
p Reg_32bit_20.Reg_1bit.net_1 vdd Reg_32bit_20.Reg_1bit.net_2 24 200
| end Reg_32bit_20.Reg_1bit.inverter_1
| begin Reg_32bit_20.Reg_1bit.inverter_2 290 260
| device Reg_32bit_20.Reg_1bit.inverter_2.nmos.1 550 360
n data[0] gnd Reg_32bit_20.Reg_1bit.net_3 24 100
| device Reg_32bit_20.Reg_1bit.inverter_2.nmos.2 550 360
n data[0] gnd Reg_32bit_20.Reg_1bit.net_3 24 100
| device Reg_32bit_20.Reg_1bit.inverter_2.nmos.3 550 360
n data[0] gnd Reg_32bit_20.Reg_1bit.net_3 24 100
| device Reg_32bit_20.Reg_1bit.inverter_2.nmos.4 550 360
n data[0] gnd Reg_32bit_20.Reg_1bit.net_3 24 100
| device Reg_32bit_20.Reg_1bit.inverter_2.pmos.1 550 200
p data[0] vdd Reg_32bit_20.Reg_1bit.net_3 24 200
| device Reg_32bit_20.Reg_1bit.inverter_2.pmos.2 550 200
p data[0] vdd Reg_32bit_20.Reg_1bit.net_3 24 200
| device Reg_32bit_20.Reg_1bit.inverter_2.pmos.3 550 200
p data[0] vdd Reg_32bit_20.Reg_1bit.net_3 24 200
| device Reg_32bit_20.Reg_1bit.inverter_2.pmos.4 550 200
p data[0] vdd Reg_32bit_20.Reg_1bit.net_3 24 200
| end Reg_32bit_20.Reg_1bit.inverter_2
| device Reg_32bit_20.Reg_1bit.nmos_1 730 230
n inR1[21] Reg_32bit_20.Reg_1bit.net_2 out1[0] 24 100
| device Reg_32bit_20.Reg_1bit.nmos_2 730 360
n inR2[21] Reg_32bit_20.Reg_1bit.net_2 out2[0] 24 100
| end Reg_32bit_20.Reg_1bit
| begin Reg_32bit_20.Reg_1bit_1 510 230
| begin Reg_32bit_20.Reg_1bit_1.inverter 560 210
| device Reg_32bit_20.Reg_1bit_1.inverter.nmos 550 360
n Reg_32bit_20.Reg_1bit_1.net_2 gnd Reg_32bit_20.Reg_1bit_1.net_1 24 100
| device Reg_32bit_20.Reg_1bit_1.inverter.pmos 550 200
p Reg_32bit_20.Reg_1bit_1.net_2 vdd Reg_32bit_20.Reg_1bit_1.net_1 24 200
| end Reg_32bit_20.Reg_1bit_1.inverter
| device Reg_32bit_20.Reg_1bit_1.nmos.1 390 260
n w[21] Reg_32bit_20.Reg_1bit_1.net_3 Reg_32bit_20.Reg_1bit_1.net_1 24 100
| device Reg_32bit_20.Reg_1bit_1.nmos.2 390 260
n w[21] Reg_32bit_20.Reg_1bit_1.net_3 Reg_32bit_20.Reg_1bit_1.net_1 24 100
| device Reg_32bit_20.Reg_1bit_1.nmos.3 390 260
n w[21] Reg_32bit_20.Reg_1bit_1.net_3 Reg_32bit_20.Reg_1bit_1.net_1 24 100
| device Reg_32bit_20.Reg_1bit_1.nmos.4 390 260
n w[21] Reg_32bit_20.Reg_1bit_1.net_3 Reg_32bit_20.Reg_1bit_1.net_1 24 100
| begin Reg_32bit_20.Reg_1bit_1.inverter_1 550 380
| device Reg_32bit_20.Reg_1bit_1.inverter_1.nmos.1 550 360
n Reg_32bit_20.Reg_1bit_1.net_1 gnd Reg_32bit_20.Reg_1bit_1.net_2 24 100
| device Reg_32bit_20.Reg_1bit_1.inverter_1.nmos.2 550 360
n Reg_32bit_20.Reg_1bit_1.net_1 gnd Reg_32bit_20.Reg_1bit_1.net_2 24 100
| device Reg_32bit_20.Reg_1bit_1.inverter_1.nmos.3 550 360
n Reg_32bit_20.Reg_1bit_1.net_1 gnd Reg_32bit_20.Reg_1bit_1.net_2 24 100
| device Reg_32bit_20.Reg_1bit_1.inverter_1.nmos.4 550 360
n Reg_32bit_20.Reg_1bit_1.net_1 gnd Reg_32bit_20.Reg_1bit_1.net_2 24 100
| device Reg_32bit_20.Reg_1bit_1.inverter_1.pmos.1 550 200
p Reg_32bit_20.Reg_1bit_1.net_1 vdd Reg_32bit_20.Reg_1bit_1.net_2 24 200
| device Reg_32bit_20.Reg_1bit_1.inverter_1.pmos.2 550 200
p Reg_32bit_20.Reg_1bit_1.net_1 vdd Reg_32bit_20.Reg_1bit_1.net_2 24 200
| device Reg_32bit_20.Reg_1bit_1.inverter_1.pmos.3 550 200
p Reg_32bit_20.Reg_1bit_1.net_1 vdd Reg_32bit_20.Reg_1bit_1.net_2 24 200
| device Reg_32bit_20.Reg_1bit_1.inverter_1.pmos.4 550 200
p Reg_32bit_20.Reg_1bit_1.net_1 vdd Reg_32bit_20.Reg_1bit_1.net_2 24 200
| end Reg_32bit_20.Reg_1bit_1.inverter_1
| begin Reg_32bit_20.Reg_1bit_1.inverter_2 290 260
| device Reg_32bit_20.Reg_1bit_1.inverter_2.nmos.1 550 360
n data[1] gnd Reg_32bit_20.Reg_1bit_1.net_3 24 100
| device Reg_32bit_20.Reg_1bit_1.inverter_2.nmos.2 550 360
n data[1] gnd Reg_32bit_20.Reg_1bit_1.net_3 24 100
| device Reg_32bit_20.Reg_1bit_1.inverter_2.nmos.3 550 360
n data[1] gnd Reg_32bit_20.Reg_1bit_1.net_3 24 100
| device Reg_32bit_20.Reg_1bit_1.inverter_2.nmos.4 550 360
n data[1] gnd Reg_32bit_20.Reg_1bit_1.net_3 24 100
| device Reg_32bit_20.Reg_1bit_1.inverter_2.pmos.1 550 200
p data[1] vdd Reg_32bit_20.Reg_1bit_1.net_3 24 200
| device Reg_32bit_20.Reg_1bit_1.inverter_2.pmos.2 550 200
p data[1] vdd Reg_32bit_20.Reg_1bit_1.net_3 24 200
| device Reg_32bit_20.Reg_1bit_1.inverter_2.pmos.3 550 200
p data[1] vdd Reg_32bit_20.Reg_1bit_1.net_3 24 200
| device Reg_32bit_20.Reg_1bit_1.inverter_2.pmos.4 550 200
p data[1] vdd Reg_32bit_20.Reg_1bit_1.net_3 24 200
| end Reg_32bit_20.Reg_1bit_1.inverter_2
| device Reg_32bit_20.Reg_1bit_1.nmos_1 730 230
n inR1[21] Reg_32bit_20.Reg_1bit_1.net_2 out1[1] 24 100
| device Reg_32bit_20.Reg_1bit_1.nmos_2 730 360
n inR2[21] Reg_32bit_20.Reg_1bit_1.net_2 out2[1] 24 100
| end Reg_32bit_20.Reg_1bit_1
| begin Reg_32bit_20.Reg_1bit_2 510 360
| begin Reg_32bit_20.Reg_1bit_2.inverter 560 210
| device Reg_32bit_20.Reg_1bit_2.inverter.nmos 550 360
n Reg_32bit_20.Reg_1bit_2.net_2 gnd Reg_32bit_20.Reg_1bit_2.net_1 24 100
| device Reg_32bit_20.Reg_1bit_2.inverter.pmos 550 200
p Reg_32bit_20.Reg_1bit_2.net_2 vdd Reg_32bit_20.Reg_1bit_2.net_1 24 200
| end Reg_32bit_20.Reg_1bit_2.inverter
| device Reg_32bit_20.Reg_1bit_2.nmos.1 390 260
n w[21] Reg_32bit_20.Reg_1bit_2.net_3 Reg_32bit_20.Reg_1bit_2.net_1 24 100
| device Reg_32bit_20.Reg_1bit_2.nmos.2 390 260
n w[21] Reg_32bit_20.Reg_1bit_2.net_3 Reg_32bit_20.Reg_1bit_2.net_1 24 100
| device Reg_32bit_20.Reg_1bit_2.nmos.3 390 260
n w[21] Reg_32bit_20.Reg_1bit_2.net_3 Reg_32bit_20.Reg_1bit_2.net_1 24 100
| device Reg_32bit_20.Reg_1bit_2.nmos.4 390 260
n w[21] Reg_32bit_20.Reg_1bit_2.net_3 Reg_32bit_20.Reg_1bit_2.net_1 24 100
| begin Reg_32bit_20.Reg_1bit_2.inverter_1 550 380
| device Reg_32bit_20.Reg_1bit_2.inverter_1.nmos.1 550 360
n Reg_32bit_20.Reg_1bit_2.net_1 gnd Reg_32bit_20.Reg_1bit_2.net_2 24 100
| device Reg_32bit_20.Reg_1bit_2.inverter_1.nmos.2 550 360
n Reg_32bit_20.Reg_1bit_2.net_1 gnd Reg_32bit_20.Reg_1bit_2.net_2 24 100
| device Reg_32bit_20.Reg_1bit_2.inverter_1.nmos.3 550 360
n Reg_32bit_20.Reg_1bit_2.net_1 gnd Reg_32bit_20.Reg_1bit_2.net_2 24 100
| device Reg_32bit_20.Reg_1bit_2.inverter_1.nmos.4 550 360
n Reg_32bit_20.Reg_1bit_2.net_1 gnd Reg_32bit_20.Reg_1bit_2.net_2 24 100
| device Reg_32bit_20.Reg_1bit_2.inverter_1.pmos.1 550 200
p Reg_32bit_20.Reg_1bit_2.net_1 vdd Reg_32bit_20.Reg_1bit_2.net_2 24 200
| device Reg_32bit_20.Reg_1bit_2.inverter_1.pmos.2 550 200
p Reg_32bit_20.Reg_1bit_2.net_1 vdd Reg_32bit_20.Reg_1bit_2.net_2 24 200
| device Reg_32bit_20.Reg_1bit_2.inverter_1.pmos.3 550 200
p Reg_32bit_20.Reg_1bit_2.net_1 vdd Reg_32bit_20.Reg_1bit_2.net_2 24 200
| device Reg_32bit_20.Reg_1bit_2.inverter_1.pmos.4 550 200
p Reg_32bit_20.Reg_1bit_2.net_1 vdd Reg_32bit_20.Reg_1bit_2.net_2 24 200
| end Reg_32bit_20.Reg_1bit_2.inverter_1
| begin Reg_32bit_20.Reg_1bit_2.inverter_2 290 260
| device Reg_32bit_20.Reg_1bit_2.inverter_2.nmos.1 550 360
n data[2] gnd Reg_32bit_20.Reg_1bit_2.net_3 24 100
| device Reg_32bit_20.Reg_1bit_2.inverter_2.nmos.2 550 360
n data[2] gnd Reg_32bit_20.Reg_1bit_2.net_3 24 100
| device Reg_32bit_20.Reg_1bit_2.inverter_2.nmos.3 550 360
n data[2] gnd Reg_32bit_20.Reg_1bit_2.net_3 24 100
| device Reg_32bit_20.Reg_1bit_2.inverter_2.nmos.4 550 360
n data[2] gnd Reg_32bit_20.Reg_1bit_2.net_3 24 100
| device Reg_32bit_20.Reg_1bit_2.inverter_2.pmos.1 550 200
p data[2] vdd Reg_32bit_20.Reg_1bit_2.net_3 24 200
| device Reg_32bit_20.Reg_1bit_2.inverter_2.pmos.2 550 200
p data[2] vdd Reg_32bit_20.Reg_1bit_2.net_3 24 200
| device Reg_32bit_20.Reg_1bit_2.inverter_2.pmos.3 550 200
p data[2] vdd Reg_32bit_20.Reg_1bit_2.net_3 24 200
| device Reg_32bit_20.Reg_1bit_2.inverter_2.pmos.4 550 200
p data[2] vdd Reg_32bit_20.Reg_1bit_2.net_3 24 200
| end Reg_32bit_20.Reg_1bit_2.inverter_2
| device Reg_32bit_20.Reg_1bit_2.nmos_1 730 230
n inR1[21] Reg_32bit_20.Reg_1bit_2.net_2 out1[2] 24 100
| device Reg_32bit_20.Reg_1bit_2.nmos_2 730 360
n inR2[21] Reg_32bit_20.Reg_1bit_2.net_2 out2[2] 24 100
| end Reg_32bit_20.Reg_1bit_2
| begin Reg_32bit_20.Reg_1bit_3 510 490
| begin Reg_32bit_20.Reg_1bit_3.inverter 560 210
| device Reg_32bit_20.Reg_1bit_3.inverter.nmos 550 360
n Reg_32bit_20.Reg_1bit_3.net_2 gnd Reg_32bit_20.Reg_1bit_3.net_1 24 100
| device Reg_32bit_20.Reg_1bit_3.inverter.pmos 550 200
p Reg_32bit_20.Reg_1bit_3.net_2 vdd Reg_32bit_20.Reg_1bit_3.net_1 24 200
| end Reg_32bit_20.Reg_1bit_3.inverter
| device Reg_32bit_20.Reg_1bit_3.nmos.1 390 260
n w[21] Reg_32bit_20.Reg_1bit_3.net_3 Reg_32bit_20.Reg_1bit_3.net_1 24 100
| device Reg_32bit_20.Reg_1bit_3.nmos.2 390 260
n w[21] Reg_32bit_20.Reg_1bit_3.net_3 Reg_32bit_20.Reg_1bit_3.net_1 24 100
| device Reg_32bit_20.Reg_1bit_3.nmos.3 390 260
n w[21] Reg_32bit_20.Reg_1bit_3.net_3 Reg_32bit_20.Reg_1bit_3.net_1 24 100
| device Reg_32bit_20.Reg_1bit_3.nmos.4 390 260
n w[21] Reg_32bit_20.Reg_1bit_3.net_3 Reg_32bit_20.Reg_1bit_3.net_1 24 100
| begin Reg_32bit_20.Reg_1bit_3.inverter_1 550 380
| device Reg_32bit_20.Reg_1bit_3.inverter_1.nmos.1 550 360
n Reg_32bit_20.Reg_1bit_3.net_1 gnd Reg_32bit_20.Reg_1bit_3.net_2 24 100
| device Reg_32bit_20.Reg_1bit_3.inverter_1.nmos.2 550 360
n Reg_32bit_20.Reg_1bit_3.net_1 gnd Reg_32bit_20.Reg_1bit_3.net_2 24 100
| device Reg_32bit_20.Reg_1bit_3.inverter_1.nmos.3 550 360
n Reg_32bit_20.Reg_1bit_3.net_1 gnd Reg_32bit_20.Reg_1bit_3.net_2 24 100
| device Reg_32bit_20.Reg_1bit_3.inverter_1.nmos.4 550 360
n Reg_32bit_20.Reg_1bit_3.net_1 gnd Reg_32bit_20.Reg_1bit_3.net_2 24 100
| device Reg_32bit_20.Reg_1bit_3.inverter_1.pmos.1 550 200
p Reg_32bit_20.Reg_1bit_3.net_1 vdd Reg_32bit_20.Reg_1bit_3.net_2 24 200
| device Reg_32bit_20.Reg_1bit_3.inverter_1.pmos.2 550 200
p Reg_32bit_20.Reg_1bit_3.net_1 vdd Reg_32bit_20.Reg_1bit_3.net_2 24 200
| device Reg_32bit_20.Reg_1bit_3.inverter_1.pmos.3 550 200
p Reg_32bit_20.Reg_1bit_3.net_1 vdd Reg_32bit_20.Reg_1bit_3.net_2 24 200
| device Reg_32bit_20.Reg_1bit_3.inverter_1.pmos.4 550 200
p Reg_32bit_20.Reg_1bit_3.net_1 vdd Reg_32bit_20.Reg_1bit_3.net_2 24 200
| end Reg_32bit_20.Reg_1bit_3.inverter_1
| begin Reg_32bit_20.Reg_1bit_3.inverter_2 290 260
| device Reg_32bit_20.Reg_1bit_3.inverter_2.nmos.1 550 360
n data[3] gnd Reg_32bit_20.Reg_1bit_3.net_3 24 100
| device Reg_32bit_20.Reg_1bit_3.inverter_2.nmos.2 550 360
n data[3] gnd Reg_32bit_20.Reg_1bit_3.net_3 24 100
| device Reg_32bit_20.Reg_1bit_3.inverter_2.nmos.3 550 360
n data[3] gnd Reg_32bit_20.Reg_1bit_3.net_3 24 100
| device Reg_32bit_20.Reg_1bit_3.inverter_2.nmos.4 550 360
n data[3] gnd Reg_32bit_20.Reg_1bit_3.net_3 24 100
| device Reg_32bit_20.Reg_1bit_3.inverter_2.pmos.1 550 200
p data[3] vdd Reg_32bit_20.Reg_1bit_3.net_3 24 200
| device Reg_32bit_20.Reg_1bit_3.inverter_2.pmos.2 550 200
p data[3] vdd Reg_32bit_20.Reg_1bit_3.net_3 24 200
| device Reg_32bit_20.Reg_1bit_3.inverter_2.pmos.3 550 200
p data[3] vdd Reg_32bit_20.Reg_1bit_3.net_3 24 200
| device Reg_32bit_20.Reg_1bit_3.inverter_2.pmos.4 550 200
p data[3] vdd Reg_32bit_20.Reg_1bit_3.net_3 24 200
| end Reg_32bit_20.Reg_1bit_3.inverter_2
| device Reg_32bit_20.Reg_1bit_3.nmos_1 730 230
n inR1[21] Reg_32bit_20.Reg_1bit_3.net_2 out1[3] 24 100
| device Reg_32bit_20.Reg_1bit_3.nmos_2 730 360
n inR2[21] Reg_32bit_20.Reg_1bit_3.net_2 out2[3] 24 100
| end Reg_32bit_20.Reg_1bit_3
| begin Reg_32bit_20.Reg_1bit_4 510 620
| begin Reg_32bit_20.Reg_1bit_4.inverter 560 210
| device Reg_32bit_20.Reg_1bit_4.inverter.nmos 550 360
n Reg_32bit_20.Reg_1bit_4.net_2 gnd Reg_32bit_20.Reg_1bit_4.net_1 24 100
| device Reg_32bit_20.Reg_1bit_4.inverter.pmos 550 200
p Reg_32bit_20.Reg_1bit_4.net_2 vdd Reg_32bit_20.Reg_1bit_4.net_1 24 200
| end Reg_32bit_20.Reg_1bit_4.inverter
| device Reg_32bit_20.Reg_1bit_4.nmos.1 390 260
n w[21] Reg_32bit_20.Reg_1bit_4.net_3 Reg_32bit_20.Reg_1bit_4.net_1 24 100
| device Reg_32bit_20.Reg_1bit_4.nmos.2 390 260
n w[21] Reg_32bit_20.Reg_1bit_4.net_3 Reg_32bit_20.Reg_1bit_4.net_1 24 100
| device Reg_32bit_20.Reg_1bit_4.nmos.3 390 260
n w[21] Reg_32bit_20.Reg_1bit_4.net_3 Reg_32bit_20.Reg_1bit_4.net_1 24 100
| device Reg_32bit_20.Reg_1bit_4.nmos.4 390 260
n w[21] Reg_32bit_20.Reg_1bit_4.net_3 Reg_32bit_20.Reg_1bit_4.net_1 24 100
| begin Reg_32bit_20.Reg_1bit_4.inverter_1 550 380
| device Reg_32bit_20.Reg_1bit_4.inverter_1.nmos.1 550 360
n Reg_32bit_20.Reg_1bit_4.net_1 gnd Reg_32bit_20.Reg_1bit_4.net_2 24 100
| device Reg_32bit_20.Reg_1bit_4.inverter_1.nmos.2 550 360
n Reg_32bit_20.Reg_1bit_4.net_1 gnd Reg_32bit_20.Reg_1bit_4.net_2 24 100
| device Reg_32bit_20.Reg_1bit_4.inverter_1.nmos.3 550 360
n Reg_32bit_20.Reg_1bit_4.net_1 gnd Reg_32bit_20.Reg_1bit_4.net_2 24 100
| device Reg_32bit_20.Reg_1bit_4.inverter_1.nmos.4 550 360
n Reg_32bit_20.Reg_1bit_4.net_1 gnd Reg_32bit_20.Reg_1bit_4.net_2 24 100
| device Reg_32bit_20.Reg_1bit_4.inverter_1.pmos.1 550 200
p Reg_32bit_20.Reg_1bit_4.net_1 vdd Reg_32bit_20.Reg_1bit_4.net_2 24 200
| device Reg_32bit_20.Reg_1bit_4.inverter_1.pmos.2 550 200
p Reg_32bit_20.Reg_1bit_4.net_1 vdd Reg_32bit_20.Reg_1bit_4.net_2 24 200
| device Reg_32bit_20.Reg_1bit_4.inverter_1.pmos.3 550 200
p Reg_32bit_20.Reg_1bit_4.net_1 vdd Reg_32bit_20.Reg_1bit_4.net_2 24 200
| device Reg_32bit_20.Reg_1bit_4.inverter_1.pmos.4 550 200
p Reg_32bit_20.Reg_1bit_4.net_1 vdd Reg_32bit_20.Reg_1bit_4.net_2 24 200
| end Reg_32bit_20.Reg_1bit_4.inverter_1
| begin Reg_32bit_20.Reg_1bit_4.inverter_2 290 260
| device Reg_32bit_20.Reg_1bit_4.inverter_2.nmos.1 550 360
n data[4] gnd Reg_32bit_20.Reg_1bit_4.net_3 24 100
| device Reg_32bit_20.Reg_1bit_4.inverter_2.nmos.2 550 360
n data[4] gnd Reg_32bit_20.Reg_1bit_4.net_3 24 100
| device Reg_32bit_20.Reg_1bit_4.inverter_2.nmos.3 550 360
n data[4] gnd Reg_32bit_20.Reg_1bit_4.net_3 24 100
| device Reg_32bit_20.Reg_1bit_4.inverter_2.nmos.4 550 360
n data[4] gnd Reg_32bit_20.Reg_1bit_4.net_3 24 100
| device Reg_32bit_20.Reg_1bit_4.inverter_2.pmos.1 550 200
p data[4] vdd Reg_32bit_20.Reg_1bit_4.net_3 24 200
| device Reg_32bit_20.Reg_1bit_4.inverter_2.pmos.2 550 200
p data[4] vdd Reg_32bit_20.Reg_1bit_4.net_3 24 200
| device Reg_32bit_20.Reg_1bit_4.inverter_2.pmos.3 550 200
p data[4] vdd Reg_32bit_20.Reg_1bit_4.net_3 24 200
| device Reg_32bit_20.Reg_1bit_4.inverter_2.pmos.4 550 200
p data[4] vdd Reg_32bit_20.Reg_1bit_4.net_3 24 200
| end Reg_32bit_20.Reg_1bit_4.inverter_2
| device Reg_32bit_20.Reg_1bit_4.nmos_1 730 230
n inR1[21] Reg_32bit_20.Reg_1bit_4.net_2 out1[4] 24 100
| device Reg_32bit_20.Reg_1bit_4.nmos_2 730 360
n inR2[21] Reg_32bit_20.Reg_1bit_4.net_2 out2[4] 24 100
| end Reg_32bit_20.Reg_1bit_4
| begin Reg_32bit_20.Reg_1bit_5 510 750
| begin Reg_32bit_20.Reg_1bit_5.inverter 560 210
| device Reg_32bit_20.Reg_1bit_5.inverter.nmos 550 360
n Reg_32bit_20.Reg_1bit_5.net_2 gnd Reg_32bit_20.Reg_1bit_5.net_1 24 100
| device Reg_32bit_20.Reg_1bit_5.inverter.pmos 550 200
p Reg_32bit_20.Reg_1bit_5.net_2 vdd Reg_32bit_20.Reg_1bit_5.net_1 24 200
| end Reg_32bit_20.Reg_1bit_5.inverter
| device Reg_32bit_20.Reg_1bit_5.nmos.1 390 260
n w[21] Reg_32bit_20.Reg_1bit_5.net_3 Reg_32bit_20.Reg_1bit_5.net_1 24 100
| device Reg_32bit_20.Reg_1bit_5.nmos.2 390 260
n w[21] Reg_32bit_20.Reg_1bit_5.net_3 Reg_32bit_20.Reg_1bit_5.net_1 24 100
| device Reg_32bit_20.Reg_1bit_5.nmos.3 390 260
n w[21] Reg_32bit_20.Reg_1bit_5.net_3 Reg_32bit_20.Reg_1bit_5.net_1 24 100
| device Reg_32bit_20.Reg_1bit_5.nmos.4 390 260
n w[21] Reg_32bit_20.Reg_1bit_5.net_3 Reg_32bit_20.Reg_1bit_5.net_1 24 100
| begin Reg_32bit_20.Reg_1bit_5.inverter_1 550 380
| device Reg_32bit_20.Reg_1bit_5.inverter_1.nmos.1 550 360
n Reg_32bit_20.Reg_1bit_5.net_1 gnd Reg_32bit_20.Reg_1bit_5.net_2 24 100
| device Reg_32bit_20.Reg_1bit_5.inverter_1.nmos.2 550 360
n Reg_32bit_20.Reg_1bit_5.net_1 gnd Reg_32bit_20.Reg_1bit_5.net_2 24 100
| device Reg_32bit_20.Reg_1bit_5.inverter_1.nmos.3 550 360
n Reg_32bit_20.Reg_1bit_5.net_1 gnd Reg_32bit_20.Reg_1bit_5.net_2 24 100
| device Reg_32bit_20.Reg_1bit_5.inverter_1.nmos.4 550 360
n Reg_32bit_20.Reg_1bit_5.net_1 gnd Reg_32bit_20.Reg_1bit_5.net_2 24 100
| device Reg_32bit_20.Reg_1bit_5.inverter_1.pmos.1 550 200
p Reg_32bit_20.Reg_1bit_5.net_1 vdd Reg_32bit_20.Reg_1bit_5.net_2 24 200
| device Reg_32bit_20.Reg_1bit_5.inverter_1.pmos.2 550 200
p Reg_32bit_20.Reg_1bit_5.net_1 vdd Reg_32bit_20.Reg_1bit_5.net_2 24 200
| device Reg_32bit_20.Reg_1bit_5.inverter_1.pmos.3 550 200
p Reg_32bit_20.Reg_1bit_5.net_1 vdd Reg_32bit_20.Reg_1bit_5.net_2 24 200
| device Reg_32bit_20.Reg_1bit_5.inverter_1.pmos.4 550 200
p Reg_32bit_20.Reg_1bit_5.net_1 vdd Reg_32bit_20.Reg_1bit_5.net_2 24 200
| end Reg_32bit_20.Reg_1bit_5.inverter_1
| begin Reg_32bit_20.Reg_1bit_5.inverter_2 290 260
| device Reg_32bit_20.Reg_1bit_5.inverter_2.nmos.1 550 360
n data[5] gnd Reg_32bit_20.Reg_1bit_5.net_3 24 100
| device Reg_32bit_20.Reg_1bit_5.inverter_2.nmos.2 550 360
n data[5] gnd Reg_32bit_20.Reg_1bit_5.net_3 24 100
| device Reg_32bit_20.Reg_1bit_5.inverter_2.nmos.3 550 360
n data[5] gnd Reg_32bit_20.Reg_1bit_5.net_3 24 100
| device Reg_32bit_20.Reg_1bit_5.inverter_2.nmos.4 550 360
n data[5] gnd Reg_32bit_20.Reg_1bit_5.net_3 24 100
| device Reg_32bit_20.Reg_1bit_5.inverter_2.pmos.1 550 200
p data[5] vdd Reg_32bit_20.Reg_1bit_5.net_3 24 200
| device Reg_32bit_20.Reg_1bit_5.inverter_2.pmos.2 550 200
p data[5] vdd Reg_32bit_20.Reg_1bit_5.net_3 24 200
| device Reg_32bit_20.Reg_1bit_5.inverter_2.pmos.3 550 200
p data[5] vdd Reg_32bit_20.Reg_1bit_5.net_3 24 200
| device Reg_32bit_20.Reg_1bit_5.inverter_2.pmos.4 550 200
p data[5] vdd Reg_32bit_20.Reg_1bit_5.net_3 24 200
| end Reg_32bit_20.Reg_1bit_5.inverter_2
| device Reg_32bit_20.Reg_1bit_5.nmos_1 730 230
n inR1[21] Reg_32bit_20.Reg_1bit_5.net_2 out1[5] 24 100
| device Reg_32bit_20.Reg_1bit_5.nmos_2 730 360
n inR2[21] Reg_32bit_20.Reg_1bit_5.net_2 out2[5] 24 100
| end Reg_32bit_20.Reg_1bit_5
| begin Reg_32bit_20.Reg_1bit_6 510 880
| begin Reg_32bit_20.Reg_1bit_6.inverter 560 210
| device Reg_32bit_20.Reg_1bit_6.inverter.nmos 550 360
n Reg_32bit_20.Reg_1bit_6.net_2 gnd Reg_32bit_20.Reg_1bit_6.net_1 24 100
| device Reg_32bit_20.Reg_1bit_6.inverter.pmos 550 200
p Reg_32bit_20.Reg_1bit_6.net_2 vdd Reg_32bit_20.Reg_1bit_6.net_1 24 200
| end Reg_32bit_20.Reg_1bit_6.inverter
| device Reg_32bit_20.Reg_1bit_6.nmos.1 390 260
n w[21] Reg_32bit_20.Reg_1bit_6.net_3 Reg_32bit_20.Reg_1bit_6.net_1 24 100
| device Reg_32bit_20.Reg_1bit_6.nmos.2 390 260
n w[21] Reg_32bit_20.Reg_1bit_6.net_3 Reg_32bit_20.Reg_1bit_6.net_1 24 100
| device Reg_32bit_20.Reg_1bit_6.nmos.3 390 260
n w[21] Reg_32bit_20.Reg_1bit_6.net_3 Reg_32bit_20.Reg_1bit_6.net_1 24 100
| device Reg_32bit_20.Reg_1bit_6.nmos.4 390 260
n w[21] Reg_32bit_20.Reg_1bit_6.net_3 Reg_32bit_20.Reg_1bit_6.net_1 24 100
| begin Reg_32bit_20.Reg_1bit_6.inverter_1 550 380
| device Reg_32bit_20.Reg_1bit_6.inverter_1.nmos.1 550 360
n Reg_32bit_20.Reg_1bit_6.net_1 gnd Reg_32bit_20.Reg_1bit_6.net_2 24 100
| device Reg_32bit_20.Reg_1bit_6.inverter_1.nmos.2 550 360
n Reg_32bit_20.Reg_1bit_6.net_1 gnd Reg_32bit_20.Reg_1bit_6.net_2 24 100
| device Reg_32bit_20.Reg_1bit_6.inverter_1.nmos.3 550 360
n Reg_32bit_20.Reg_1bit_6.net_1 gnd Reg_32bit_20.Reg_1bit_6.net_2 24 100
| device Reg_32bit_20.Reg_1bit_6.inverter_1.nmos.4 550 360
n Reg_32bit_20.Reg_1bit_6.net_1 gnd Reg_32bit_20.Reg_1bit_6.net_2 24 100
| device Reg_32bit_20.Reg_1bit_6.inverter_1.pmos.1 550 200
p Reg_32bit_20.Reg_1bit_6.net_1 vdd Reg_32bit_20.Reg_1bit_6.net_2 24 200
| device Reg_32bit_20.Reg_1bit_6.inverter_1.pmos.2 550 200
p Reg_32bit_20.Reg_1bit_6.net_1 vdd Reg_32bit_20.Reg_1bit_6.net_2 24 200
| device Reg_32bit_20.Reg_1bit_6.inverter_1.pmos.3 550 200
p Reg_32bit_20.Reg_1bit_6.net_1 vdd Reg_32bit_20.Reg_1bit_6.net_2 24 200
| device Reg_32bit_20.Reg_1bit_6.inverter_1.pmos.4 550 200
p Reg_32bit_20.Reg_1bit_6.net_1 vdd Reg_32bit_20.Reg_1bit_6.net_2 24 200
| end Reg_32bit_20.Reg_1bit_6.inverter_1
| begin Reg_32bit_20.Reg_1bit_6.inverter_2 290 260
| device Reg_32bit_20.Reg_1bit_6.inverter_2.nmos.1 550 360
n data[6] gnd Reg_32bit_20.Reg_1bit_6.net_3 24 100
| device Reg_32bit_20.Reg_1bit_6.inverter_2.nmos.2 550 360
n data[6] gnd Reg_32bit_20.Reg_1bit_6.net_3 24 100
| device Reg_32bit_20.Reg_1bit_6.inverter_2.nmos.3 550 360
n data[6] gnd Reg_32bit_20.Reg_1bit_6.net_3 24 100
| device Reg_32bit_20.Reg_1bit_6.inverter_2.nmos.4 550 360
n data[6] gnd Reg_32bit_20.Reg_1bit_6.net_3 24 100
| device Reg_32bit_20.Reg_1bit_6.inverter_2.pmos.1 550 200
p data[6] vdd Reg_32bit_20.Reg_1bit_6.net_3 24 200
| device Reg_32bit_20.Reg_1bit_6.inverter_2.pmos.2 550 200
p data[6] vdd Reg_32bit_20.Reg_1bit_6.net_3 24 200
| device Reg_32bit_20.Reg_1bit_6.inverter_2.pmos.3 550 200
p data[6] vdd Reg_32bit_20.Reg_1bit_6.net_3 24 200
| device Reg_32bit_20.Reg_1bit_6.inverter_2.pmos.4 550 200
p data[6] vdd Reg_32bit_20.Reg_1bit_6.net_3 24 200
| end Reg_32bit_20.Reg_1bit_6.inverter_2
| device Reg_32bit_20.Reg_1bit_6.nmos_1 730 230
n inR1[21] Reg_32bit_20.Reg_1bit_6.net_2 out1[6] 24 100
| device Reg_32bit_20.Reg_1bit_6.nmos_2 730 360
n inR2[21] Reg_32bit_20.Reg_1bit_6.net_2 out2[6] 24 100
| end Reg_32bit_20.Reg_1bit_6
| begin Reg_32bit_20.Reg_1bit_7 510 1010
| begin Reg_32bit_20.Reg_1bit_7.inverter 560 210
| device Reg_32bit_20.Reg_1bit_7.inverter.nmos 550 360
n Reg_32bit_20.Reg_1bit_7.net_2 gnd Reg_32bit_20.Reg_1bit_7.net_1 24 100
| device Reg_32bit_20.Reg_1bit_7.inverter.pmos 550 200
p Reg_32bit_20.Reg_1bit_7.net_2 vdd Reg_32bit_20.Reg_1bit_7.net_1 24 200
| end Reg_32bit_20.Reg_1bit_7.inverter
| device Reg_32bit_20.Reg_1bit_7.nmos.1 390 260
n w[21] Reg_32bit_20.Reg_1bit_7.net_3 Reg_32bit_20.Reg_1bit_7.net_1 24 100
| device Reg_32bit_20.Reg_1bit_7.nmos.2 390 260
n w[21] Reg_32bit_20.Reg_1bit_7.net_3 Reg_32bit_20.Reg_1bit_7.net_1 24 100
| device Reg_32bit_20.Reg_1bit_7.nmos.3 390 260
n w[21] Reg_32bit_20.Reg_1bit_7.net_3 Reg_32bit_20.Reg_1bit_7.net_1 24 100
| device Reg_32bit_20.Reg_1bit_7.nmos.4 390 260
n w[21] Reg_32bit_20.Reg_1bit_7.net_3 Reg_32bit_20.Reg_1bit_7.net_1 24 100
| begin Reg_32bit_20.Reg_1bit_7.inverter_1 550 380
| device Reg_32bit_20.Reg_1bit_7.inverter_1.nmos.1 550 360
n Reg_32bit_20.Reg_1bit_7.net_1 gnd Reg_32bit_20.Reg_1bit_7.net_2 24 100
| device Reg_32bit_20.Reg_1bit_7.inverter_1.nmos.2 550 360
n Reg_32bit_20.Reg_1bit_7.net_1 gnd Reg_32bit_20.Reg_1bit_7.net_2 24 100
| device Reg_32bit_20.Reg_1bit_7.inverter_1.nmos.3 550 360
n Reg_32bit_20.Reg_1bit_7.net_1 gnd Reg_32bit_20.Reg_1bit_7.net_2 24 100
| device Reg_32bit_20.Reg_1bit_7.inverter_1.nmos.4 550 360
n Reg_32bit_20.Reg_1bit_7.net_1 gnd Reg_32bit_20.Reg_1bit_7.net_2 24 100
| device Reg_32bit_20.Reg_1bit_7.inverter_1.pmos.1 550 200
p Reg_32bit_20.Reg_1bit_7.net_1 vdd Reg_32bit_20.Reg_1bit_7.net_2 24 200
| device Reg_32bit_20.Reg_1bit_7.inverter_1.pmos.2 550 200
p Reg_32bit_20.Reg_1bit_7.net_1 vdd Reg_32bit_20.Reg_1bit_7.net_2 24 200
| device Reg_32bit_20.Reg_1bit_7.inverter_1.pmos.3 550 200
p Reg_32bit_20.Reg_1bit_7.net_1 vdd Reg_32bit_20.Reg_1bit_7.net_2 24 200
| device Reg_32bit_20.Reg_1bit_7.inverter_1.pmos.4 550 200
p Reg_32bit_20.Reg_1bit_7.net_1 vdd Reg_32bit_20.Reg_1bit_7.net_2 24 200
| end Reg_32bit_20.Reg_1bit_7.inverter_1
| begin Reg_32bit_20.Reg_1bit_7.inverter_2 290 260
| device Reg_32bit_20.Reg_1bit_7.inverter_2.nmos.1 550 360
n data[7] gnd Reg_32bit_20.Reg_1bit_7.net_3 24 100
| device Reg_32bit_20.Reg_1bit_7.inverter_2.nmos.2 550 360
n data[7] gnd Reg_32bit_20.Reg_1bit_7.net_3 24 100
| device Reg_32bit_20.Reg_1bit_7.inverter_2.nmos.3 550 360
n data[7] gnd Reg_32bit_20.Reg_1bit_7.net_3 24 100
| device Reg_32bit_20.Reg_1bit_7.inverter_2.nmos.4 550 360
n data[7] gnd Reg_32bit_20.Reg_1bit_7.net_3 24 100
| device Reg_32bit_20.Reg_1bit_7.inverter_2.pmos.1 550 200
p data[7] vdd Reg_32bit_20.Reg_1bit_7.net_3 24 200
| device Reg_32bit_20.Reg_1bit_7.inverter_2.pmos.2 550 200
p data[7] vdd Reg_32bit_20.Reg_1bit_7.net_3 24 200
| device Reg_32bit_20.Reg_1bit_7.inverter_2.pmos.3 550 200
p data[7] vdd Reg_32bit_20.Reg_1bit_7.net_3 24 200
| device Reg_32bit_20.Reg_1bit_7.inverter_2.pmos.4 550 200
p data[7] vdd Reg_32bit_20.Reg_1bit_7.net_3 24 200
| end Reg_32bit_20.Reg_1bit_7.inverter_2
| device Reg_32bit_20.Reg_1bit_7.nmos_1 730 230
n inR1[21] Reg_32bit_20.Reg_1bit_7.net_2 out1[7] 24 100
| device Reg_32bit_20.Reg_1bit_7.nmos_2 730 360
n inR2[21] Reg_32bit_20.Reg_1bit_7.net_2 out2[7] 24 100
| end Reg_32bit_20.Reg_1bit_7
| begin Reg_32bit_20.Reg_1bit_8 510 1150
| begin Reg_32bit_20.Reg_1bit_8.inverter 560 210
| device Reg_32bit_20.Reg_1bit_8.inverter.nmos 550 360
n Reg_32bit_20.Reg_1bit_8.net_2 gnd Reg_32bit_20.Reg_1bit_8.net_1 24 100
| device Reg_32bit_20.Reg_1bit_8.inverter.pmos 550 200
p Reg_32bit_20.Reg_1bit_8.net_2 vdd Reg_32bit_20.Reg_1bit_8.net_1 24 200
| end Reg_32bit_20.Reg_1bit_8.inverter
| device Reg_32bit_20.Reg_1bit_8.nmos.1 390 260
n w[21] Reg_32bit_20.Reg_1bit_8.net_3 Reg_32bit_20.Reg_1bit_8.net_1 24 100
| device Reg_32bit_20.Reg_1bit_8.nmos.2 390 260
n w[21] Reg_32bit_20.Reg_1bit_8.net_3 Reg_32bit_20.Reg_1bit_8.net_1 24 100
| device Reg_32bit_20.Reg_1bit_8.nmos.3 390 260
n w[21] Reg_32bit_20.Reg_1bit_8.net_3 Reg_32bit_20.Reg_1bit_8.net_1 24 100
| device Reg_32bit_20.Reg_1bit_8.nmos.4 390 260
n w[21] Reg_32bit_20.Reg_1bit_8.net_3 Reg_32bit_20.Reg_1bit_8.net_1 24 100
| begin Reg_32bit_20.Reg_1bit_8.inverter_1 550 380
| device Reg_32bit_20.Reg_1bit_8.inverter_1.nmos.1 550 360
n Reg_32bit_20.Reg_1bit_8.net_1 gnd Reg_32bit_20.Reg_1bit_8.net_2 24 100
| device Reg_32bit_20.Reg_1bit_8.inverter_1.nmos.2 550 360
n Reg_32bit_20.Reg_1bit_8.net_1 gnd Reg_32bit_20.Reg_1bit_8.net_2 24 100
| device Reg_32bit_20.Reg_1bit_8.inverter_1.nmos.3 550 360
n Reg_32bit_20.Reg_1bit_8.net_1 gnd Reg_32bit_20.Reg_1bit_8.net_2 24 100
| device Reg_32bit_20.Reg_1bit_8.inverter_1.nmos.4 550 360
n Reg_32bit_20.Reg_1bit_8.net_1 gnd Reg_32bit_20.Reg_1bit_8.net_2 24 100
| device Reg_32bit_20.Reg_1bit_8.inverter_1.pmos.1 550 200
p Reg_32bit_20.Reg_1bit_8.net_1 vdd Reg_32bit_20.Reg_1bit_8.net_2 24 200
| device Reg_32bit_20.Reg_1bit_8.inverter_1.pmos.2 550 200
p Reg_32bit_20.Reg_1bit_8.net_1 vdd Reg_32bit_20.Reg_1bit_8.net_2 24 200
| device Reg_32bit_20.Reg_1bit_8.inverter_1.pmos.3 550 200
p Reg_32bit_20.Reg_1bit_8.net_1 vdd Reg_32bit_20.Reg_1bit_8.net_2 24 200
| device Reg_32bit_20.Reg_1bit_8.inverter_1.pmos.4 550 200
p Reg_32bit_20.Reg_1bit_8.net_1 vdd Reg_32bit_20.Reg_1bit_8.net_2 24 200
| end Reg_32bit_20.Reg_1bit_8.inverter_1
| begin Reg_32bit_20.Reg_1bit_8.inverter_2 290 260
| device Reg_32bit_20.Reg_1bit_8.inverter_2.nmos.1 550 360
n data[8] gnd Reg_32bit_20.Reg_1bit_8.net_3 24 100
| device Reg_32bit_20.Reg_1bit_8.inverter_2.nmos.2 550 360
n data[8] gnd Reg_32bit_20.Reg_1bit_8.net_3 24 100
| device Reg_32bit_20.Reg_1bit_8.inverter_2.nmos.3 550 360
n data[8] gnd Reg_32bit_20.Reg_1bit_8.net_3 24 100
| device Reg_32bit_20.Reg_1bit_8.inverter_2.nmos.4 550 360
n data[8] gnd Reg_32bit_20.Reg_1bit_8.net_3 24 100
| device Reg_32bit_20.Reg_1bit_8.inverter_2.pmos.1 550 200
p data[8] vdd Reg_32bit_20.Reg_1bit_8.net_3 24 200
| device Reg_32bit_20.Reg_1bit_8.inverter_2.pmos.2 550 200
p data[8] vdd Reg_32bit_20.Reg_1bit_8.net_3 24 200
| device Reg_32bit_20.Reg_1bit_8.inverter_2.pmos.3 550 200
p data[8] vdd Reg_32bit_20.Reg_1bit_8.net_3 24 200
| device Reg_32bit_20.Reg_1bit_8.inverter_2.pmos.4 550 200
p data[8] vdd Reg_32bit_20.Reg_1bit_8.net_3 24 200
| end Reg_32bit_20.Reg_1bit_8.inverter_2
| device Reg_32bit_20.Reg_1bit_8.nmos_1 730 230
n inR1[21] Reg_32bit_20.Reg_1bit_8.net_2 out1[8] 24 100
| device Reg_32bit_20.Reg_1bit_8.nmos_2 730 360
n inR2[21] Reg_32bit_20.Reg_1bit_8.net_2 out2[8] 24 100
| end Reg_32bit_20.Reg_1bit_8
| begin Reg_32bit_20.Reg_1bit_9 510 1280
| begin Reg_32bit_20.Reg_1bit_9.inverter 560 210
| device Reg_32bit_20.Reg_1bit_9.inverter.nmos 550 360
n Reg_32bit_20.Reg_1bit_9.net_2 gnd Reg_32bit_20.Reg_1bit_9.net_1 24 100
| device Reg_32bit_20.Reg_1bit_9.inverter.pmos 550 200
p Reg_32bit_20.Reg_1bit_9.net_2 vdd Reg_32bit_20.Reg_1bit_9.net_1 24 200
| end Reg_32bit_20.Reg_1bit_9.inverter
| device Reg_32bit_20.Reg_1bit_9.nmos.1 390 260
n w[21] Reg_32bit_20.Reg_1bit_9.net_3 Reg_32bit_20.Reg_1bit_9.net_1 24 100
| device Reg_32bit_20.Reg_1bit_9.nmos.2 390 260
n w[21] Reg_32bit_20.Reg_1bit_9.net_3 Reg_32bit_20.Reg_1bit_9.net_1 24 100
| device Reg_32bit_20.Reg_1bit_9.nmos.3 390 260
n w[21] Reg_32bit_20.Reg_1bit_9.net_3 Reg_32bit_20.Reg_1bit_9.net_1 24 100
| device Reg_32bit_20.Reg_1bit_9.nmos.4 390 260
n w[21] Reg_32bit_20.Reg_1bit_9.net_3 Reg_32bit_20.Reg_1bit_9.net_1 24 100
| begin Reg_32bit_20.Reg_1bit_9.inverter_1 550 380
| device Reg_32bit_20.Reg_1bit_9.inverter_1.nmos.1 550 360
n Reg_32bit_20.Reg_1bit_9.net_1 gnd Reg_32bit_20.Reg_1bit_9.net_2 24 100
| device Reg_32bit_20.Reg_1bit_9.inverter_1.nmos.2 550 360
n Reg_32bit_20.Reg_1bit_9.net_1 gnd Reg_32bit_20.Reg_1bit_9.net_2 24 100
| device Reg_32bit_20.Reg_1bit_9.inverter_1.nmos.3 550 360
n Reg_32bit_20.Reg_1bit_9.net_1 gnd Reg_32bit_20.Reg_1bit_9.net_2 24 100
| device Reg_32bit_20.Reg_1bit_9.inverter_1.nmos.4 550 360
n Reg_32bit_20.Reg_1bit_9.net_1 gnd Reg_32bit_20.Reg_1bit_9.net_2 24 100
| device Reg_32bit_20.Reg_1bit_9.inverter_1.pmos.1 550 200
p Reg_32bit_20.Reg_1bit_9.net_1 vdd Reg_32bit_20.Reg_1bit_9.net_2 24 200
| device Reg_32bit_20.Reg_1bit_9.inverter_1.pmos.2 550 200
p Reg_32bit_20.Reg_1bit_9.net_1 vdd Reg_32bit_20.Reg_1bit_9.net_2 24 200
| device Reg_32bit_20.Reg_1bit_9.inverter_1.pmos.3 550 200
p Reg_32bit_20.Reg_1bit_9.net_1 vdd Reg_32bit_20.Reg_1bit_9.net_2 24 200
| device Reg_32bit_20.Reg_1bit_9.inverter_1.pmos.4 550 200
p Reg_32bit_20.Reg_1bit_9.net_1 vdd Reg_32bit_20.Reg_1bit_9.net_2 24 200
| end Reg_32bit_20.Reg_1bit_9.inverter_1
| begin Reg_32bit_20.Reg_1bit_9.inverter_2 290 260
| device Reg_32bit_20.Reg_1bit_9.inverter_2.nmos.1 550 360
n data[9] gnd Reg_32bit_20.Reg_1bit_9.net_3 24 100
| device Reg_32bit_20.Reg_1bit_9.inverter_2.nmos.2 550 360
n data[9] gnd Reg_32bit_20.Reg_1bit_9.net_3 24 100
| device Reg_32bit_20.Reg_1bit_9.inverter_2.nmos.3 550 360
n data[9] gnd Reg_32bit_20.Reg_1bit_9.net_3 24 100
| device Reg_32bit_20.Reg_1bit_9.inverter_2.nmos.4 550 360
n data[9] gnd Reg_32bit_20.Reg_1bit_9.net_3 24 100
| device Reg_32bit_20.Reg_1bit_9.inverter_2.pmos.1 550 200
p data[9] vdd Reg_32bit_20.Reg_1bit_9.net_3 24 200
| device Reg_32bit_20.Reg_1bit_9.inverter_2.pmos.2 550 200
p data[9] vdd Reg_32bit_20.Reg_1bit_9.net_3 24 200
| device Reg_32bit_20.Reg_1bit_9.inverter_2.pmos.3 550 200
p data[9] vdd Reg_32bit_20.Reg_1bit_9.net_3 24 200
| device Reg_32bit_20.Reg_1bit_9.inverter_2.pmos.4 550 200
p data[9] vdd Reg_32bit_20.Reg_1bit_9.net_3 24 200
| end Reg_32bit_20.Reg_1bit_9.inverter_2
| device Reg_32bit_20.Reg_1bit_9.nmos_1 730 230
n inR1[21] Reg_32bit_20.Reg_1bit_9.net_2 out1[9] 24 100
| device Reg_32bit_20.Reg_1bit_9.nmos_2 730 360
n inR2[21] Reg_32bit_20.Reg_1bit_9.net_2 out2[9] 24 100
| end Reg_32bit_20.Reg_1bit_9
| begin Reg_32bit_20.Reg_1bit_10 510 1410
| begin Reg_32bit_20.Reg_1bit_10.inverter 560 210
| device Reg_32bit_20.Reg_1bit_10.inverter.nmos 550 360
n Reg_32bit_20.Reg_1bit_10.net_2 gnd Reg_32bit_20.Reg_1bit_10.net_1 24 100
| device Reg_32bit_20.Reg_1bit_10.inverter.pmos 550 200
p Reg_32bit_20.Reg_1bit_10.net_2 vdd Reg_32bit_20.Reg_1bit_10.net_1 24 200
| end Reg_32bit_20.Reg_1bit_10.inverter
| device Reg_32bit_20.Reg_1bit_10.nmos.1 390 260
n w[21] Reg_32bit_20.Reg_1bit_10.net_3 Reg_32bit_20.Reg_1bit_10.net_1 24 100
| device Reg_32bit_20.Reg_1bit_10.nmos.2 390 260
n w[21] Reg_32bit_20.Reg_1bit_10.net_3 Reg_32bit_20.Reg_1bit_10.net_1 24 100
| device Reg_32bit_20.Reg_1bit_10.nmos.3 390 260
n w[21] Reg_32bit_20.Reg_1bit_10.net_3 Reg_32bit_20.Reg_1bit_10.net_1 24 100
| device Reg_32bit_20.Reg_1bit_10.nmos.4 390 260
n w[21] Reg_32bit_20.Reg_1bit_10.net_3 Reg_32bit_20.Reg_1bit_10.net_1 24 100
| begin Reg_32bit_20.Reg_1bit_10.inverter_1 550 380
| device Reg_32bit_20.Reg_1bit_10.inverter_1.nmos.1 550 360
n Reg_32bit_20.Reg_1bit_10.net_1 gnd Reg_32bit_20.Reg_1bit_10.net_2 24 100
| device Reg_32bit_20.Reg_1bit_10.inverter_1.nmos.2 550 360
n Reg_32bit_20.Reg_1bit_10.net_1 gnd Reg_32bit_20.Reg_1bit_10.net_2 24 100
| device Reg_32bit_20.Reg_1bit_10.inverter_1.nmos.3 550 360
n Reg_32bit_20.Reg_1bit_10.net_1 gnd Reg_32bit_20.Reg_1bit_10.net_2 24 100
| device Reg_32bit_20.Reg_1bit_10.inverter_1.nmos.4 550 360
n Reg_32bit_20.Reg_1bit_10.net_1 gnd Reg_32bit_20.Reg_1bit_10.net_2 24 100
| device Reg_32bit_20.Reg_1bit_10.inverter_1.pmos.1 550 200
p Reg_32bit_20.Reg_1bit_10.net_1 vdd Reg_32bit_20.Reg_1bit_10.net_2 24 200
| device Reg_32bit_20.Reg_1bit_10.inverter_1.pmos.2 550 200
p Reg_32bit_20.Reg_1bit_10.net_1 vdd Reg_32bit_20.Reg_1bit_10.net_2 24 200
| device Reg_32bit_20.Reg_1bit_10.inverter_1.pmos.3 550 200
p Reg_32bit_20.Reg_1bit_10.net_1 vdd Reg_32bit_20.Reg_1bit_10.net_2 24 200
| device Reg_32bit_20.Reg_1bit_10.inverter_1.pmos.4 550 200
p Reg_32bit_20.Reg_1bit_10.net_1 vdd Reg_32bit_20.Reg_1bit_10.net_2 24 200
| end Reg_32bit_20.Reg_1bit_10.inverter_1
| begin Reg_32bit_20.Reg_1bit_10.inverter_2 290 260
| device Reg_32bit_20.Reg_1bit_10.inverter_2.nmos.1 550 360
n data[10] gnd Reg_32bit_20.Reg_1bit_10.net_3 24 100
| device Reg_32bit_20.Reg_1bit_10.inverter_2.nmos.2 550 360
n data[10] gnd Reg_32bit_20.Reg_1bit_10.net_3 24 100
| device Reg_32bit_20.Reg_1bit_10.inverter_2.nmos.3 550 360
n data[10] gnd Reg_32bit_20.Reg_1bit_10.net_3 24 100
| device Reg_32bit_20.Reg_1bit_10.inverter_2.nmos.4 550 360
n data[10] gnd Reg_32bit_20.Reg_1bit_10.net_3 24 100
| device Reg_32bit_20.Reg_1bit_10.inverter_2.pmos.1 550 200
p data[10] vdd Reg_32bit_20.Reg_1bit_10.net_3 24 200
| device Reg_32bit_20.Reg_1bit_10.inverter_2.pmos.2 550 200
p data[10] vdd Reg_32bit_20.Reg_1bit_10.net_3 24 200
| device Reg_32bit_20.Reg_1bit_10.inverter_2.pmos.3 550 200
p data[10] vdd Reg_32bit_20.Reg_1bit_10.net_3 24 200
| device Reg_32bit_20.Reg_1bit_10.inverter_2.pmos.4 550 200
p data[10] vdd Reg_32bit_20.Reg_1bit_10.net_3 24 200
| end Reg_32bit_20.Reg_1bit_10.inverter_2
| device Reg_32bit_20.Reg_1bit_10.nmos_1 730 230
n inR1[21] Reg_32bit_20.Reg_1bit_10.net_2 out1[10] 24 100
| device Reg_32bit_20.Reg_1bit_10.nmos_2 730 360
n inR2[21] Reg_32bit_20.Reg_1bit_10.net_2 out2[10] 24 100
| end Reg_32bit_20.Reg_1bit_10
| begin Reg_32bit_20.Reg_1bit_11 510 1540
| begin Reg_32bit_20.Reg_1bit_11.inverter 560 210
| device Reg_32bit_20.Reg_1bit_11.inverter.nmos 550 360
n Reg_32bit_20.Reg_1bit_11.net_2 gnd Reg_32bit_20.Reg_1bit_11.net_1 24 100
| device Reg_32bit_20.Reg_1bit_11.inverter.pmos 550 200
p Reg_32bit_20.Reg_1bit_11.net_2 vdd Reg_32bit_20.Reg_1bit_11.net_1 24 200
| end Reg_32bit_20.Reg_1bit_11.inverter
| device Reg_32bit_20.Reg_1bit_11.nmos.1 390 260
n w[21] Reg_32bit_20.Reg_1bit_11.net_3 Reg_32bit_20.Reg_1bit_11.net_1 24 100
| device Reg_32bit_20.Reg_1bit_11.nmos.2 390 260
n w[21] Reg_32bit_20.Reg_1bit_11.net_3 Reg_32bit_20.Reg_1bit_11.net_1 24 100
| device Reg_32bit_20.Reg_1bit_11.nmos.3 390 260
n w[21] Reg_32bit_20.Reg_1bit_11.net_3 Reg_32bit_20.Reg_1bit_11.net_1 24 100
| device Reg_32bit_20.Reg_1bit_11.nmos.4 390 260
n w[21] Reg_32bit_20.Reg_1bit_11.net_3 Reg_32bit_20.Reg_1bit_11.net_1 24 100
| begin Reg_32bit_20.Reg_1bit_11.inverter_1 550 380
| device Reg_32bit_20.Reg_1bit_11.inverter_1.nmos.1 550 360
n Reg_32bit_20.Reg_1bit_11.net_1 gnd Reg_32bit_20.Reg_1bit_11.net_2 24 100
| device Reg_32bit_20.Reg_1bit_11.inverter_1.nmos.2 550 360
n Reg_32bit_20.Reg_1bit_11.net_1 gnd Reg_32bit_20.Reg_1bit_11.net_2 24 100
| device Reg_32bit_20.Reg_1bit_11.inverter_1.nmos.3 550 360
n Reg_32bit_20.Reg_1bit_11.net_1 gnd Reg_32bit_20.Reg_1bit_11.net_2 24 100
| device Reg_32bit_20.Reg_1bit_11.inverter_1.nmos.4 550 360
n Reg_32bit_20.Reg_1bit_11.net_1 gnd Reg_32bit_20.Reg_1bit_11.net_2 24 100
| device Reg_32bit_20.Reg_1bit_11.inverter_1.pmos.1 550 200
p Reg_32bit_20.Reg_1bit_11.net_1 vdd Reg_32bit_20.Reg_1bit_11.net_2 24 200
| device Reg_32bit_20.Reg_1bit_11.inverter_1.pmos.2 550 200
p Reg_32bit_20.Reg_1bit_11.net_1 vdd Reg_32bit_20.Reg_1bit_11.net_2 24 200
| device Reg_32bit_20.Reg_1bit_11.inverter_1.pmos.3 550 200
p Reg_32bit_20.Reg_1bit_11.net_1 vdd Reg_32bit_20.Reg_1bit_11.net_2 24 200
| device Reg_32bit_20.Reg_1bit_11.inverter_1.pmos.4 550 200
p Reg_32bit_20.Reg_1bit_11.net_1 vdd Reg_32bit_20.Reg_1bit_11.net_2 24 200
| end Reg_32bit_20.Reg_1bit_11.inverter_1
| begin Reg_32bit_20.Reg_1bit_11.inverter_2 290 260
| device Reg_32bit_20.Reg_1bit_11.inverter_2.nmos.1 550 360
n data[11] gnd Reg_32bit_20.Reg_1bit_11.net_3 24 100
| device Reg_32bit_20.Reg_1bit_11.inverter_2.nmos.2 550 360
n data[11] gnd Reg_32bit_20.Reg_1bit_11.net_3 24 100
| device Reg_32bit_20.Reg_1bit_11.inverter_2.nmos.3 550 360
n data[11] gnd Reg_32bit_20.Reg_1bit_11.net_3 24 100
| device Reg_32bit_20.Reg_1bit_11.inverter_2.nmos.4 550 360
n data[11] gnd Reg_32bit_20.Reg_1bit_11.net_3 24 100
| device Reg_32bit_20.Reg_1bit_11.inverter_2.pmos.1 550 200
p data[11] vdd Reg_32bit_20.Reg_1bit_11.net_3 24 200
| device Reg_32bit_20.Reg_1bit_11.inverter_2.pmos.2 550 200
p data[11] vdd Reg_32bit_20.Reg_1bit_11.net_3 24 200
| device Reg_32bit_20.Reg_1bit_11.inverter_2.pmos.3 550 200
p data[11] vdd Reg_32bit_20.Reg_1bit_11.net_3 24 200
| device Reg_32bit_20.Reg_1bit_11.inverter_2.pmos.4 550 200
p data[11] vdd Reg_32bit_20.Reg_1bit_11.net_3 24 200
| end Reg_32bit_20.Reg_1bit_11.inverter_2
| device Reg_32bit_20.Reg_1bit_11.nmos_1 730 230
n inR1[21] Reg_32bit_20.Reg_1bit_11.net_2 out1[11] 24 100
| device Reg_32bit_20.Reg_1bit_11.nmos_2 730 360
n inR2[21] Reg_32bit_20.Reg_1bit_11.net_2 out2[11] 24 100
| end Reg_32bit_20.Reg_1bit_11
| begin Reg_32bit_20.Reg_1bit_12 510 1670
| begin Reg_32bit_20.Reg_1bit_12.inverter 560 210
| device Reg_32bit_20.Reg_1bit_12.inverter.nmos 550 360
n Reg_32bit_20.Reg_1bit_12.net_2 gnd Reg_32bit_20.Reg_1bit_12.net_1 24 100
| device Reg_32bit_20.Reg_1bit_12.inverter.pmos 550 200
p Reg_32bit_20.Reg_1bit_12.net_2 vdd Reg_32bit_20.Reg_1bit_12.net_1 24 200
| end Reg_32bit_20.Reg_1bit_12.inverter
| device Reg_32bit_20.Reg_1bit_12.nmos.1 390 260
n w[21] Reg_32bit_20.Reg_1bit_12.net_3 Reg_32bit_20.Reg_1bit_12.net_1 24 100
| device Reg_32bit_20.Reg_1bit_12.nmos.2 390 260
n w[21] Reg_32bit_20.Reg_1bit_12.net_3 Reg_32bit_20.Reg_1bit_12.net_1 24 100
| device Reg_32bit_20.Reg_1bit_12.nmos.3 390 260
n w[21] Reg_32bit_20.Reg_1bit_12.net_3 Reg_32bit_20.Reg_1bit_12.net_1 24 100
| device Reg_32bit_20.Reg_1bit_12.nmos.4 390 260
n w[21] Reg_32bit_20.Reg_1bit_12.net_3 Reg_32bit_20.Reg_1bit_12.net_1 24 100
| begin Reg_32bit_20.Reg_1bit_12.inverter_1 550 380
| device Reg_32bit_20.Reg_1bit_12.inverter_1.nmos.1 550 360
n Reg_32bit_20.Reg_1bit_12.net_1 gnd Reg_32bit_20.Reg_1bit_12.net_2 24 100
| device Reg_32bit_20.Reg_1bit_12.inverter_1.nmos.2 550 360
n Reg_32bit_20.Reg_1bit_12.net_1 gnd Reg_32bit_20.Reg_1bit_12.net_2 24 100
| device Reg_32bit_20.Reg_1bit_12.inverter_1.nmos.3 550 360
n Reg_32bit_20.Reg_1bit_12.net_1 gnd Reg_32bit_20.Reg_1bit_12.net_2 24 100
| device Reg_32bit_20.Reg_1bit_12.inverter_1.nmos.4 550 360
n Reg_32bit_20.Reg_1bit_12.net_1 gnd Reg_32bit_20.Reg_1bit_12.net_2 24 100
| device Reg_32bit_20.Reg_1bit_12.inverter_1.pmos.1 550 200
p Reg_32bit_20.Reg_1bit_12.net_1 vdd Reg_32bit_20.Reg_1bit_12.net_2 24 200
| device Reg_32bit_20.Reg_1bit_12.inverter_1.pmos.2 550 200
p Reg_32bit_20.Reg_1bit_12.net_1 vdd Reg_32bit_20.Reg_1bit_12.net_2 24 200
| device Reg_32bit_20.Reg_1bit_12.inverter_1.pmos.3 550 200
p Reg_32bit_20.Reg_1bit_12.net_1 vdd Reg_32bit_20.Reg_1bit_12.net_2 24 200
| device Reg_32bit_20.Reg_1bit_12.inverter_1.pmos.4 550 200
p Reg_32bit_20.Reg_1bit_12.net_1 vdd Reg_32bit_20.Reg_1bit_12.net_2 24 200
| end Reg_32bit_20.Reg_1bit_12.inverter_1
| begin Reg_32bit_20.Reg_1bit_12.inverter_2 290 260
| device Reg_32bit_20.Reg_1bit_12.inverter_2.nmos.1 550 360
n data[12] gnd Reg_32bit_20.Reg_1bit_12.net_3 24 100
| device Reg_32bit_20.Reg_1bit_12.inverter_2.nmos.2 550 360
n data[12] gnd Reg_32bit_20.Reg_1bit_12.net_3 24 100
| device Reg_32bit_20.Reg_1bit_12.inverter_2.nmos.3 550 360
n data[12] gnd Reg_32bit_20.Reg_1bit_12.net_3 24 100
| device Reg_32bit_20.Reg_1bit_12.inverter_2.nmos.4 550 360
n data[12] gnd Reg_32bit_20.Reg_1bit_12.net_3 24 100
| device Reg_32bit_20.Reg_1bit_12.inverter_2.pmos.1 550 200
p data[12] vdd Reg_32bit_20.Reg_1bit_12.net_3 24 200
| device Reg_32bit_20.Reg_1bit_12.inverter_2.pmos.2 550 200
p data[12] vdd Reg_32bit_20.Reg_1bit_12.net_3 24 200
| device Reg_32bit_20.Reg_1bit_12.inverter_2.pmos.3 550 200
p data[12] vdd Reg_32bit_20.Reg_1bit_12.net_3 24 200
| device Reg_32bit_20.Reg_1bit_12.inverter_2.pmos.4 550 200
p data[12] vdd Reg_32bit_20.Reg_1bit_12.net_3 24 200
| end Reg_32bit_20.Reg_1bit_12.inverter_2
| device Reg_32bit_20.Reg_1bit_12.nmos_1 730 230
n inR1[21] Reg_32bit_20.Reg_1bit_12.net_2 out1[12] 24 100
| device Reg_32bit_20.Reg_1bit_12.nmos_2 730 360
n inR2[21] Reg_32bit_20.Reg_1bit_12.net_2 out2[12] 24 100
| end Reg_32bit_20.Reg_1bit_12
| begin Reg_32bit_20.Reg_1bit_13 510 1800
| begin Reg_32bit_20.Reg_1bit_13.inverter 560 210
| device Reg_32bit_20.Reg_1bit_13.inverter.nmos 550 360
n Reg_32bit_20.Reg_1bit_13.net_2 gnd Reg_32bit_20.Reg_1bit_13.net_1 24 100
| device Reg_32bit_20.Reg_1bit_13.inverter.pmos 550 200
p Reg_32bit_20.Reg_1bit_13.net_2 vdd Reg_32bit_20.Reg_1bit_13.net_1 24 200
| end Reg_32bit_20.Reg_1bit_13.inverter
| device Reg_32bit_20.Reg_1bit_13.nmos.1 390 260
n w[21] Reg_32bit_20.Reg_1bit_13.net_3 Reg_32bit_20.Reg_1bit_13.net_1 24 100
| device Reg_32bit_20.Reg_1bit_13.nmos.2 390 260
n w[21] Reg_32bit_20.Reg_1bit_13.net_3 Reg_32bit_20.Reg_1bit_13.net_1 24 100
| device Reg_32bit_20.Reg_1bit_13.nmos.3 390 260
n w[21] Reg_32bit_20.Reg_1bit_13.net_3 Reg_32bit_20.Reg_1bit_13.net_1 24 100
| device Reg_32bit_20.Reg_1bit_13.nmos.4 390 260
n w[21] Reg_32bit_20.Reg_1bit_13.net_3 Reg_32bit_20.Reg_1bit_13.net_1 24 100
| begin Reg_32bit_20.Reg_1bit_13.inverter_1 550 380
| device Reg_32bit_20.Reg_1bit_13.inverter_1.nmos.1 550 360
n Reg_32bit_20.Reg_1bit_13.net_1 gnd Reg_32bit_20.Reg_1bit_13.net_2 24 100
| device Reg_32bit_20.Reg_1bit_13.inverter_1.nmos.2 550 360
n Reg_32bit_20.Reg_1bit_13.net_1 gnd Reg_32bit_20.Reg_1bit_13.net_2 24 100
| device Reg_32bit_20.Reg_1bit_13.inverter_1.nmos.3 550 360
n Reg_32bit_20.Reg_1bit_13.net_1 gnd Reg_32bit_20.Reg_1bit_13.net_2 24 100
| device Reg_32bit_20.Reg_1bit_13.inverter_1.nmos.4 550 360
n Reg_32bit_20.Reg_1bit_13.net_1 gnd Reg_32bit_20.Reg_1bit_13.net_2 24 100
| device Reg_32bit_20.Reg_1bit_13.inverter_1.pmos.1 550 200
p Reg_32bit_20.Reg_1bit_13.net_1 vdd Reg_32bit_20.Reg_1bit_13.net_2 24 200
| device Reg_32bit_20.Reg_1bit_13.inverter_1.pmos.2 550 200
p Reg_32bit_20.Reg_1bit_13.net_1 vdd Reg_32bit_20.Reg_1bit_13.net_2 24 200
| device Reg_32bit_20.Reg_1bit_13.inverter_1.pmos.3 550 200
p Reg_32bit_20.Reg_1bit_13.net_1 vdd Reg_32bit_20.Reg_1bit_13.net_2 24 200
| device Reg_32bit_20.Reg_1bit_13.inverter_1.pmos.4 550 200
p Reg_32bit_20.Reg_1bit_13.net_1 vdd Reg_32bit_20.Reg_1bit_13.net_2 24 200
| end Reg_32bit_20.Reg_1bit_13.inverter_1
| begin Reg_32bit_20.Reg_1bit_13.inverter_2 290 260
| device Reg_32bit_20.Reg_1bit_13.inverter_2.nmos.1 550 360
n data[13] gnd Reg_32bit_20.Reg_1bit_13.net_3 24 100
| device Reg_32bit_20.Reg_1bit_13.inverter_2.nmos.2 550 360
n data[13] gnd Reg_32bit_20.Reg_1bit_13.net_3 24 100
| device Reg_32bit_20.Reg_1bit_13.inverter_2.nmos.3 550 360
n data[13] gnd Reg_32bit_20.Reg_1bit_13.net_3 24 100
| device Reg_32bit_20.Reg_1bit_13.inverter_2.nmos.4 550 360
n data[13] gnd Reg_32bit_20.Reg_1bit_13.net_3 24 100
| device Reg_32bit_20.Reg_1bit_13.inverter_2.pmos.1 550 200
p data[13] vdd Reg_32bit_20.Reg_1bit_13.net_3 24 200
| device Reg_32bit_20.Reg_1bit_13.inverter_2.pmos.2 550 200
p data[13] vdd Reg_32bit_20.Reg_1bit_13.net_3 24 200
| device Reg_32bit_20.Reg_1bit_13.inverter_2.pmos.3 550 200
p data[13] vdd Reg_32bit_20.Reg_1bit_13.net_3 24 200
| device Reg_32bit_20.Reg_1bit_13.inverter_2.pmos.4 550 200
p data[13] vdd Reg_32bit_20.Reg_1bit_13.net_3 24 200
| end Reg_32bit_20.Reg_1bit_13.inverter_2
| device Reg_32bit_20.Reg_1bit_13.nmos_1 730 230
n inR1[21] Reg_32bit_20.Reg_1bit_13.net_2 out1[13] 24 100
| device Reg_32bit_20.Reg_1bit_13.nmos_2 730 360
n inR2[21] Reg_32bit_20.Reg_1bit_13.net_2 out2[13] 24 100
| end Reg_32bit_20.Reg_1bit_13
| begin Reg_32bit_20.Reg_1bit_14 510 1930
| begin Reg_32bit_20.Reg_1bit_14.inverter 560 210
| device Reg_32bit_20.Reg_1bit_14.inverter.nmos 550 360
n Reg_32bit_20.Reg_1bit_14.net_2 gnd Reg_32bit_20.Reg_1bit_14.net_1 24 100
| device Reg_32bit_20.Reg_1bit_14.inverter.pmos 550 200
p Reg_32bit_20.Reg_1bit_14.net_2 vdd Reg_32bit_20.Reg_1bit_14.net_1 24 200
| end Reg_32bit_20.Reg_1bit_14.inverter
| device Reg_32bit_20.Reg_1bit_14.nmos.1 390 260
n w[21] Reg_32bit_20.Reg_1bit_14.net_3 Reg_32bit_20.Reg_1bit_14.net_1 24 100
| device Reg_32bit_20.Reg_1bit_14.nmos.2 390 260
n w[21] Reg_32bit_20.Reg_1bit_14.net_3 Reg_32bit_20.Reg_1bit_14.net_1 24 100
| device Reg_32bit_20.Reg_1bit_14.nmos.3 390 260
n w[21] Reg_32bit_20.Reg_1bit_14.net_3 Reg_32bit_20.Reg_1bit_14.net_1 24 100
| device Reg_32bit_20.Reg_1bit_14.nmos.4 390 260
n w[21] Reg_32bit_20.Reg_1bit_14.net_3 Reg_32bit_20.Reg_1bit_14.net_1 24 100
| begin Reg_32bit_20.Reg_1bit_14.inverter_1 550 380
| device Reg_32bit_20.Reg_1bit_14.inverter_1.nmos.1 550 360
n Reg_32bit_20.Reg_1bit_14.net_1 gnd Reg_32bit_20.Reg_1bit_14.net_2 24 100
| device Reg_32bit_20.Reg_1bit_14.inverter_1.nmos.2 550 360
n Reg_32bit_20.Reg_1bit_14.net_1 gnd Reg_32bit_20.Reg_1bit_14.net_2 24 100
| device Reg_32bit_20.Reg_1bit_14.inverter_1.nmos.3 550 360
n Reg_32bit_20.Reg_1bit_14.net_1 gnd Reg_32bit_20.Reg_1bit_14.net_2 24 100
| device Reg_32bit_20.Reg_1bit_14.inverter_1.nmos.4 550 360
n Reg_32bit_20.Reg_1bit_14.net_1 gnd Reg_32bit_20.Reg_1bit_14.net_2 24 100
| device Reg_32bit_20.Reg_1bit_14.inverter_1.pmos.1 550 200
p Reg_32bit_20.Reg_1bit_14.net_1 vdd Reg_32bit_20.Reg_1bit_14.net_2 24 200
| device Reg_32bit_20.Reg_1bit_14.inverter_1.pmos.2 550 200
p Reg_32bit_20.Reg_1bit_14.net_1 vdd Reg_32bit_20.Reg_1bit_14.net_2 24 200
| device Reg_32bit_20.Reg_1bit_14.inverter_1.pmos.3 550 200
p Reg_32bit_20.Reg_1bit_14.net_1 vdd Reg_32bit_20.Reg_1bit_14.net_2 24 200
| device Reg_32bit_20.Reg_1bit_14.inverter_1.pmos.4 550 200
p Reg_32bit_20.Reg_1bit_14.net_1 vdd Reg_32bit_20.Reg_1bit_14.net_2 24 200
| end Reg_32bit_20.Reg_1bit_14.inverter_1
| begin Reg_32bit_20.Reg_1bit_14.inverter_2 290 260
| device Reg_32bit_20.Reg_1bit_14.inverter_2.nmos.1 550 360
n data[14] gnd Reg_32bit_20.Reg_1bit_14.net_3 24 100
| device Reg_32bit_20.Reg_1bit_14.inverter_2.nmos.2 550 360
n data[14] gnd Reg_32bit_20.Reg_1bit_14.net_3 24 100
| device Reg_32bit_20.Reg_1bit_14.inverter_2.nmos.3 550 360
n data[14] gnd Reg_32bit_20.Reg_1bit_14.net_3 24 100
| device Reg_32bit_20.Reg_1bit_14.inverter_2.nmos.4 550 360
n data[14] gnd Reg_32bit_20.Reg_1bit_14.net_3 24 100
| device Reg_32bit_20.Reg_1bit_14.inverter_2.pmos.1 550 200
p data[14] vdd Reg_32bit_20.Reg_1bit_14.net_3 24 200
| device Reg_32bit_20.Reg_1bit_14.inverter_2.pmos.2 550 200
p data[14] vdd Reg_32bit_20.Reg_1bit_14.net_3 24 200
| device Reg_32bit_20.Reg_1bit_14.inverter_2.pmos.3 550 200
p data[14] vdd Reg_32bit_20.Reg_1bit_14.net_3 24 200
| device Reg_32bit_20.Reg_1bit_14.inverter_2.pmos.4 550 200
p data[14] vdd Reg_32bit_20.Reg_1bit_14.net_3 24 200
| end Reg_32bit_20.Reg_1bit_14.inverter_2
| device Reg_32bit_20.Reg_1bit_14.nmos_1 730 230
n inR1[21] Reg_32bit_20.Reg_1bit_14.net_2 out1[14] 24 100
| device Reg_32bit_20.Reg_1bit_14.nmos_2 730 360
n inR2[21] Reg_32bit_20.Reg_1bit_14.net_2 out2[14] 24 100
| end Reg_32bit_20.Reg_1bit_14
| begin Reg_32bit_20.Reg_1bit_15 510 2060
| begin Reg_32bit_20.Reg_1bit_15.inverter 560 210
| device Reg_32bit_20.Reg_1bit_15.inverter.nmos 550 360
n Reg_32bit_20.Reg_1bit_15.net_2 gnd Reg_32bit_20.Reg_1bit_15.net_1 24 100
| device Reg_32bit_20.Reg_1bit_15.inverter.pmos 550 200
p Reg_32bit_20.Reg_1bit_15.net_2 vdd Reg_32bit_20.Reg_1bit_15.net_1 24 200
| end Reg_32bit_20.Reg_1bit_15.inverter
| device Reg_32bit_20.Reg_1bit_15.nmos.1 390 260
n w[21] Reg_32bit_20.Reg_1bit_15.net_3 Reg_32bit_20.Reg_1bit_15.net_1 24 100
| device Reg_32bit_20.Reg_1bit_15.nmos.2 390 260
n w[21] Reg_32bit_20.Reg_1bit_15.net_3 Reg_32bit_20.Reg_1bit_15.net_1 24 100
| device Reg_32bit_20.Reg_1bit_15.nmos.3 390 260
n w[21] Reg_32bit_20.Reg_1bit_15.net_3 Reg_32bit_20.Reg_1bit_15.net_1 24 100
| device Reg_32bit_20.Reg_1bit_15.nmos.4 390 260
n w[21] Reg_32bit_20.Reg_1bit_15.net_3 Reg_32bit_20.Reg_1bit_15.net_1 24 100
| begin Reg_32bit_20.Reg_1bit_15.inverter_1 550 380
| device Reg_32bit_20.Reg_1bit_15.inverter_1.nmos.1 550 360
n Reg_32bit_20.Reg_1bit_15.net_1 gnd Reg_32bit_20.Reg_1bit_15.net_2 24 100
| device Reg_32bit_20.Reg_1bit_15.inverter_1.nmos.2 550 360
n Reg_32bit_20.Reg_1bit_15.net_1 gnd Reg_32bit_20.Reg_1bit_15.net_2 24 100
| device Reg_32bit_20.Reg_1bit_15.inverter_1.nmos.3 550 360
n Reg_32bit_20.Reg_1bit_15.net_1 gnd Reg_32bit_20.Reg_1bit_15.net_2 24 100
| device Reg_32bit_20.Reg_1bit_15.inverter_1.nmos.4 550 360
n Reg_32bit_20.Reg_1bit_15.net_1 gnd Reg_32bit_20.Reg_1bit_15.net_2 24 100
| device Reg_32bit_20.Reg_1bit_15.inverter_1.pmos.1 550 200
p Reg_32bit_20.Reg_1bit_15.net_1 vdd Reg_32bit_20.Reg_1bit_15.net_2 24 200
| device Reg_32bit_20.Reg_1bit_15.inverter_1.pmos.2 550 200
p Reg_32bit_20.Reg_1bit_15.net_1 vdd Reg_32bit_20.Reg_1bit_15.net_2 24 200
| device Reg_32bit_20.Reg_1bit_15.inverter_1.pmos.3 550 200
p Reg_32bit_20.Reg_1bit_15.net_1 vdd Reg_32bit_20.Reg_1bit_15.net_2 24 200
| device Reg_32bit_20.Reg_1bit_15.inverter_1.pmos.4 550 200
p Reg_32bit_20.Reg_1bit_15.net_1 vdd Reg_32bit_20.Reg_1bit_15.net_2 24 200
| end Reg_32bit_20.Reg_1bit_15.inverter_1
| begin Reg_32bit_20.Reg_1bit_15.inverter_2 290 260
| device Reg_32bit_20.Reg_1bit_15.inverter_2.nmos.1 550 360
n data[15] gnd Reg_32bit_20.Reg_1bit_15.net_3 24 100
| device Reg_32bit_20.Reg_1bit_15.inverter_2.nmos.2 550 360
n data[15] gnd Reg_32bit_20.Reg_1bit_15.net_3 24 100
| device Reg_32bit_20.Reg_1bit_15.inverter_2.nmos.3 550 360
n data[15] gnd Reg_32bit_20.Reg_1bit_15.net_3 24 100
| device Reg_32bit_20.Reg_1bit_15.inverter_2.nmos.4 550 360
n data[15] gnd Reg_32bit_20.Reg_1bit_15.net_3 24 100
| device Reg_32bit_20.Reg_1bit_15.inverter_2.pmos.1 550 200
p data[15] vdd Reg_32bit_20.Reg_1bit_15.net_3 24 200
| device Reg_32bit_20.Reg_1bit_15.inverter_2.pmos.2 550 200
p data[15] vdd Reg_32bit_20.Reg_1bit_15.net_3 24 200
| device Reg_32bit_20.Reg_1bit_15.inverter_2.pmos.3 550 200
p data[15] vdd Reg_32bit_20.Reg_1bit_15.net_3 24 200
| device Reg_32bit_20.Reg_1bit_15.inverter_2.pmos.4 550 200
p data[15] vdd Reg_32bit_20.Reg_1bit_15.net_3 24 200
| end Reg_32bit_20.Reg_1bit_15.inverter_2
| device Reg_32bit_20.Reg_1bit_15.nmos_1 730 230
n inR1[21] Reg_32bit_20.Reg_1bit_15.net_2 out1[15] 24 100
| device Reg_32bit_20.Reg_1bit_15.nmos_2 730 360
n inR2[21] Reg_32bit_20.Reg_1bit_15.net_2 out2[15] 24 100
| end Reg_32bit_20.Reg_1bit_15
| begin Reg_32bit_20.Reg_1bit_16 510 2200
| begin Reg_32bit_20.Reg_1bit_16.inverter 560 210
| device Reg_32bit_20.Reg_1bit_16.inverter.nmos 550 360
n Reg_32bit_20.Reg_1bit_16.net_2 gnd Reg_32bit_20.Reg_1bit_16.net_1 24 100
| device Reg_32bit_20.Reg_1bit_16.inverter.pmos 550 200
p Reg_32bit_20.Reg_1bit_16.net_2 vdd Reg_32bit_20.Reg_1bit_16.net_1 24 200
| end Reg_32bit_20.Reg_1bit_16.inverter
| device Reg_32bit_20.Reg_1bit_16.nmos.1 390 260
n w[21] Reg_32bit_20.Reg_1bit_16.net_3 Reg_32bit_20.Reg_1bit_16.net_1 24 100
| device Reg_32bit_20.Reg_1bit_16.nmos.2 390 260
n w[21] Reg_32bit_20.Reg_1bit_16.net_3 Reg_32bit_20.Reg_1bit_16.net_1 24 100
| device Reg_32bit_20.Reg_1bit_16.nmos.3 390 260
n w[21] Reg_32bit_20.Reg_1bit_16.net_3 Reg_32bit_20.Reg_1bit_16.net_1 24 100
| device Reg_32bit_20.Reg_1bit_16.nmos.4 390 260
n w[21] Reg_32bit_20.Reg_1bit_16.net_3 Reg_32bit_20.Reg_1bit_16.net_1 24 100
| begin Reg_32bit_20.Reg_1bit_16.inverter_1 550 380
| device Reg_32bit_20.Reg_1bit_16.inverter_1.nmos.1 550 360
n Reg_32bit_20.Reg_1bit_16.net_1 gnd Reg_32bit_20.Reg_1bit_16.net_2 24 100
| device Reg_32bit_20.Reg_1bit_16.inverter_1.nmos.2 550 360
n Reg_32bit_20.Reg_1bit_16.net_1 gnd Reg_32bit_20.Reg_1bit_16.net_2 24 100
| device Reg_32bit_20.Reg_1bit_16.inverter_1.nmos.3 550 360
n Reg_32bit_20.Reg_1bit_16.net_1 gnd Reg_32bit_20.Reg_1bit_16.net_2 24 100
| device Reg_32bit_20.Reg_1bit_16.inverter_1.nmos.4 550 360
n Reg_32bit_20.Reg_1bit_16.net_1 gnd Reg_32bit_20.Reg_1bit_16.net_2 24 100
| device Reg_32bit_20.Reg_1bit_16.inverter_1.pmos.1 550 200
p Reg_32bit_20.Reg_1bit_16.net_1 vdd Reg_32bit_20.Reg_1bit_16.net_2 24 200
| device Reg_32bit_20.Reg_1bit_16.inverter_1.pmos.2 550 200
p Reg_32bit_20.Reg_1bit_16.net_1 vdd Reg_32bit_20.Reg_1bit_16.net_2 24 200
| device Reg_32bit_20.Reg_1bit_16.inverter_1.pmos.3 550 200
p Reg_32bit_20.Reg_1bit_16.net_1 vdd Reg_32bit_20.Reg_1bit_16.net_2 24 200
| device Reg_32bit_20.Reg_1bit_16.inverter_1.pmos.4 550 200
p Reg_32bit_20.Reg_1bit_16.net_1 vdd Reg_32bit_20.Reg_1bit_16.net_2 24 200
| end Reg_32bit_20.Reg_1bit_16.inverter_1
| begin Reg_32bit_20.Reg_1bit_16.inverter_2 290 260
| device Reg_32bit_20.Reg_1bit_16.inverter_2.nmos.1 550 360
n data[16] gnd Reg_32bit_20.Reg_1bit_16.net_3 24 100
| device Reg_32bit_20.Reg_1bit_16.inverter_2.nmos.2 550 360
n data[16] gnd Reg_32bit_20.Reg_1bit_16.net_3 24 100
| device Reg_32bit_20.Reg_1bit_16.inverter_2.nmos.3 550 360
n data[16] gnd Reg_32bit_20.Reg_1bit_16.net_3 24 100
| device Reg_32bit_20.Reg_1bit_16.inverter_2.nmos.4 550 360
n data[16] gnd Reg_32bit_20.Reg_1bit_16.net_3 24 100
| device Reg_32bit_20.Reg_1bit_16.inverter_2.pmos.1 550 200
p data[16] vdd Reg_32bit_20.Reg_1bit_16.net_3 24 200
| device Reg_32bit_20.Reg_1bit_16.inverter_2.pmos.2 550 200
p data[16] vdd Reg_32bit_20.Reg_1bit_16.net_3 24 200
| device Reg_32bit_20.Reg_1bit_16.inverter_2.pmos.3 550 200
p data[16] vdd Reg_32bit_20.Reg_1bit_16.net_3 24 200
| device Reg_32bit_20.Reg_1bit_16.inverter_2.pmos.4 550 200
p data[16] vdd Reg_32bit_20.Reg_1bit_16.net_3 24 200
| end Reg_32bit_20.Reg_1bit_16.inverter_2
| device Reg_32bit_20.Reg_1bit_16.nmos_1 730 230
n inR1[21] Reg_32bit_20.Reg_1bit_16.net_2 out1[16] 24 100
| device Reg_32bit_20.Reg_1bit_16.nmos_2 730 360
n inR2[21] Reg_32bit_20.Reg_1bit_16.net_2 out2[16] 24 100
| end Reg_32bit_20.Reg_1bit_16
| begin Reg_32bit_20.Reg_1bit_17 510 2330
| begin Reg_32bit_20.Reg_1bit_17.inverter 560 210
| device Reg_32bit_20.Reg_1bit_17.inverter.nmos 550 360
n Reg_32bit_20.Reg_1bit_17.net_2 gnd Reg_32bit_20.Reg_1bit_17.net_1 24 100
| device Reg_32bit_20.Reg_1bit_17.inverter.pmos 550 200
p Reg_32bit_20.Reg_1bit_17.net_2 vdd Reg_32bit_20.Reg_1bit_17.net_1 24 200
| end Reg_32bit_20.Reg_1bit_17.inverter
| device Reg_32bit_20.Reg_1bit_17.nmos.1 390 260
n w[21] Reg_32bit_20.Reg_1bit_17.net_3 Reg_32bit_20.Reg_1bit_17.net_1 24 100
| device Reg_32bit_20.Reg_1bit_17.nmos.2 390 260
n w[21] Reg_32bit_20.Reg_1bit_17.net_3 Reg_32bit_20.Reg_1bit_17.net_1 24 100
| device Reg_32bit_20.Reg_1bit_17.nmos.3 390 260
n w[21] Reg_32bit_20.Reg_1bit_17.net_3 Reg_32bit_20.Reg_1bit_17.net_1 24 100
| device Reg_32bit_20.Reg_1bit_17.nmos.4 390 260
n w[21] Reg_32bit_20.Reg_1bit_17.net_3 Reg_32bit_20.Reg_1bit_17.net_1 24 100
| begin Reg_32bit_20.Reg_1bit_17.inverter_1 550 380
| device Reg_32bit_20.Reg_1bit_17.inverter_1.nmos.1 550 360
n Reg_32bit_20.Reg_1bit_17.net_1 gnd Reg_32bit_20.Reg_1bit_17.net_2 24 100
| device Reg_32bit_20.Reg_1bit_17.inverter_1.nmos.2 550 360
n Reg_32bit_20.Reg_1bit_17.net_1 gnd Reg_32bit_20.Reg_1bit_17.net_2 24 100
| device Reg_32bit_20.Reg_1bit_17.inverter_1.nmos.3 550 360
n Reg_32bit_20.Reg_1bit_17.net_1 gnd Reg_32bit_20.Reg_1bit_17.net_2 24 100
| device Reg_32bit_20.Reg_1bit_17.inverter_1.nmos.4 550 360
n Reg_32bit_20.Reg_1bit_17.net_1 gnd Reg_32bit_20.Reg_1bit_17.net_2 24 100
| device Reg_32bit_20.Reg_1bit_17.inverter_1.pmos.1 550 200
p Reg_32bit_20.Reg_1bit_17.net_1 vdd Reg_32bit_20.Reg_1bit_17.net_2 24 200
| device Reg_32bit_20.Reg_1bit_17.inverter_1.pmos.2 550 200
p Reg_32bit_20.Reg_1bit_17.net_1 vdd Reg_32bit_20.Reg_1bit_17.net_2 24 200
| device Reg_32bit_20.Reg_1bit_17.inverter_1.pmos.3 550 200
p Reg_32bit_20.Reg_1bit_17.net_1 vdd Reg_32bit_20.Reg_1bit_17.net_2 24 200
| device Reg_32bit_20.Reg_1bit_17.inverter_1.pmos.4 550 200
p Reg_32bit_20.Reg_1bit_17.net_1 vdd Reg_32bit_20.Reg_1bit_17.net_2 24 200
| end Reg_32bit_20.Reg_1bit_17.inverter_1
| begin Reg_32bit_20.Reg_1bit_17.inverter_2 290 260
| device Reg_32bit_20.Reg_1bit_17.inverter_2.nmos.1 550 360
n data[17] gnd Reg_32bit_20.Reg_1bit_17.net_3 24 100
| device Reg_32bit_20.Reg_1bit_17.inverter_2.nmos.2 550 360
n data[17] gnd Reg_32bit_20.Reg_1bit_17.net_3 24 100
| device Reg_32bit_20.Reg_1bit_17.inverter_2.nmos.3 550 360
n data[17] gnd Reg_32bit_20.Reg_1bit_17.net_3 24 100
| device Reg_32bit_20.Reg_1bit_17.inverter_2.nmos.4 550 360
n data[17] gnd Reg_32bit_20.Reg_1bit_17.net_3 24 100
| device Reg_32bit_20.Reg_1bit_17.inverter_2.pmos.1 550 200
p data[17] vdd Reg_32bit_20.Reg_1bit_17.net_3 24 200
| device Reg_32bit_20.Reg_1bit_17.inverter_2.pmos.2 550 200
p data[17] vdd Reg_32bit_20.Reg_1bit_17.net_3 24 200
| device Reg_32bit_20.Reg_1bit_17.inverter_2.pmos.3 550 200
p data[17] vdd Reg_32bit_20.Reg_1bit_17.net_3 24 200
| device Reg_32bit_20.Reg_1bit_17.inverter_2.pmos.4 550 200
p data[17] vdd Reg_32bit_20.Reg_1bit_17.net_3 24 200
| end Reg_32bit_20.Reg_1bit_17.inverter_2
| device Reg_32bit_20.Reg_1bit_17.nmos_1 730 230
n inR1[21] Reg_32bit_20.Reg_1bit_17.net_2 out1[17] 24 100
| device Reg_32bit_20.Reg_1bit_17.nmos_2 730 360
n inR2[21] Reg_32bit_20.Reg_1bit_17.net_2 out2[17] 24 100
| end Reg_32bit_20.Reg_1bit_17
| begin Reg_32bit_20.Reg_1bit_18 510 2460
| begin Reg_32bit_20.Reg_1bit_18.inverter 560 210
| device Reg_32bit_20.Reg_1bit_18.inverter.nmos 550 360
n Reg_32bit_20.Reg_1bit_18.net_2 gnd Reg_32bit_20.Reg_1bit_18.net_1 24 100
| device Reg_32bit_20.Reg_1bit_18.inverter.pmos 550 200
p Reg_32bit_20.Reg_1bit_18.net_2 vdd Reg_32bit_20.Reg_1bit_18.net_1 24 200
| end Reg_32bit_20.Reg_1bit_18.inverter
| device Reg_32bit_20.Reg_1bit_18.nmos.1 390 260
n w[21] Reg_32bit_20.Reg_1bit_18.net_3 Reg_32bit_20.Reg_1bit_18.net_1 24 100
| device Reg_32bit_20.Reg_1bit_18.nmos.2 390 260
n w[21] Reg_32bit_20.Reg_1bit_18.net_3 Reg_32bit_20.Reg_1bit_18.net_1 24 100
| device Reg_32bit_20.Reg_1bit_18.nmos.3 390 260
n w[21] Reg_32bit_20.Reg_1bit_18.net_3 Reg_32bit_20.Reg_1bit_18.net_1 24 100
| device Reg_32bit_20.Reg_1bit_18.nmos.4 390 260
n w[21] Reg_32bit_20.Reg_1bit_18.net_3 Reg_32bit_20.Reg_1bit_18.net_1 24 100
| begin Reg_32bit_20.Reg_1bit_18.inverter_1 550 380
| device Reg_32bit_20.Reg_1bit_18.inverter_1.nmos.1 550 360
n Reg_32bit_20.Reg_1bit_18.net_1 gnd Reg_32bit_20.Reg_1bit_18.net_2 24 100
| device Reg_32bit_20.Reg_1bit_18.inverter_1.nmos.2 550 360
n Reg_32bit_20.Reg_1bit_18.net_1 gnd Reg_32bit_20.Reg_1bit_18.net_2 24 100
| device Reg_32bit_20.Reg_1bit_18.inverter_1.nmos.3 550 360
n Reg_32bit_20.Reg_1bit_18.net_1 gnd Reg_32bit_20.Reg_1bit_18.net_2 24 100
| device Reg_32bit_20.Reg_1bit_18.inverter_1.nmos.4 550 360
n Reg_32bit_20.Reg_1bit_18.net_1 gnd Reg_32bit_20.Reg_1bit_18.net_2 24 100
| device Reg_32bit_20.Reg_1bit_18.inverter_1.pmos.1 550 200
p Reg_32bit_20.Reg_1bit_18.net_1 vdd Reg_32bit_20.Reg_1bit_18.net_2 24 200
| device Reg_32bit_20.Reg_1bit_18.inverter_1.pmos.2 550 200
p Reg_32bit_20.Reg_1bit_18.net_1 vdd Reg_32bit_20.Reg_1bit_18.net_2 24 200
| device Reg_32bit_20.Reg_1bit_18.inverter_1.pmos.3 550 200
p Reg_32bit_20.Reg_1bit_18.net_1 vdd Reg_32bit_20.Reg_1bit_18.net_2 24 200
| device Reg_32bit_20.Reg_1bit_18.inverter_1.pmos.4 550 200
p Reg_32bit_20.Reg_1bit_18.net_1 vdd Reg_32bit_20.Reg_1bit_18.net_2 24 200
| end Reg_32bit_20.Reg_1bit_18.inverter_1
| begin Reg_32bit_20.Reg_1bit_18.inverter_2 290 260
| device Reg_32bit_20.Reg_1bit_18.inverter_2.nmos.1 550 360
n data[18] gnd Reg_32bit_20.Reg_1bit_18.net_3 24 100
| device Reg_32bit_20.Reg_1bit_18.inverter_2.nmos.2 550 360
n data[18] gnd Reg_32bit_20.Reg_1bit_18.net_3 24 100
| device Reg_32bit_20.Reg_1bit_18.inverter_2.nmos.3 550 360
n data[18] gnd Reg_32bit_20.Reg_1bit_18.net_3 24 100
| device Reg_32bit_20.Reg_1bit_18.inverter_2.nmos.4 550 360
n data[18] gnd Reg_32bit_20.Reg_1bit_18.net_3 24 100
| device Reg_32bit_20.Reg_1bit_18.inverter_2.pmos.1 550 200
p data[18] vdd Reg_32bit_20.Reg_1bit_18.net_3 24 200
| device Reg_32bit_20.Reg_1bit_18.inverter_2.pmos.2 550 200
p data[18] vdd Reg_32bit_20.Reg_1bit_18.net_3 24 200
| device Reg_32bit_20.Reg_1bit_18.inverter_2.pmos.3 550 200
p data[18] vdd Reg_32bit_20.Reg_1bit_18.net_3 24 200
| device Reg_32bit_20.Reg_1bit_18.inverter_2.pmos.4 550 200
p data[18] vdd Reg_32bit_20.Reg_1bit_18.net_3 24 200
| end Reg_32bit_20.Reg_1bit_18.inverter_2
| device Reg_32bit_20.Reg_1bit_18.nmos_1 730 230
n inR1[21] Reg_32bit_20.Reg_1bit_18.net_2 out1[18] 24 100
| device Reg_32bit_20.Reg_1bit_18.nmos_2 730 360
n inR2[21] Reg_32bit_20.Reg_1bit_18.net_2 out2[18] 24 100
| end Reg_32bit_20.Reg_1bit_18
| begin Reg_32bit_20.Reg_1bit_19 510 2590
| begin Reg_32bit_20.Reg_1bit_19.inverter 560 210
| device Reg_32bit_20.Reg_1bit_19.inverter.nmos 550 360
n Reg_32bit_20.Reg_1bit_19.net_2 gnd Reg_32bit_20.Reg_1bit_19.net_1 24 100
| device Reg_32bit_20.Reg_1bit_19.inverter.pmos 550 200
p Reg_32bit_20.Reg_1bit_19.net_2 vdd Reg_32bit_20.Reg_1bit_19.net_1 24 200
| end Reg_32bit_20.Reg_1bit_19.inverter
| device Reg_32bit_20.Reg_1bit_19.nmos.1 390 260
n w[21] Reg_32bit_20.Reg_1bit_19.net_3 Reg_32bit_20.Reg_1bit_19.net_1 24 100
| device Reg_32bit_20.Reg_1bit_19.nmos.2 390 260
n w[21] Reg_32bit_20.Reg_1bit_19.net_3 Reg_32bit_20.Reg_1bit_19.net_1 24 100
| device Reg_32bit_20.Reg_1bit_19.nmos.3 390 260
n w[21] Reg_32bit_20.Reg_1bit_19.net_3 Reg_32bit_20.Reg_1bit_19.net_1 24 100
| device Reg_32bit_20.Reg_1bit_19.nmos.4 390 260
n w[21] Reg_32bit_20.Reg_1bit_19.net_3 Reg_32bit_20.Reg_1bit_19.net_1 24 100
| begin Reg_32bit_20.Reg_1bit_19.inverter_1 550 380
| device Reg_32bit_20.Reg_1bit_19.inverter_1.nmos.1 550 360
n Reg_32bit_20.Reg_1bit_19.net_1 gnd Reg_32bit_20.Reg_1bit_19.net_2 24 100
| device Reg_32bit_20.Reg_1bit_19.inverter_1.nmos.2 550 360
n Reg_32bit_20.Reg_1bit_19.net_1 gnd Reg_32bit_20.Reg_1bit_19.net_2 24 100
| device Reg_32bit_20.Reg_1bit_19.inverter_1.nmos.3 550 360
n Reg_32bit_20.Reg_1bit_19.net_1 gnd Reg_32bit_20.Reg_1bit_19.net_2 24 100
| device Reg_32bit_20.Reg_1bit_19.inverter_1.nmos.4 550 360
n Reg_32bit_20.Reg_1bit_19.net_1 gnd Reg_32bit_20.Reg_1bit_19.net_2 24 100
| device Reg_32bit_20.Reg_1bit_19.inverter_1.pmos.1 550 200
p Reg_32bit_20.Reg_1bit_19.net_1 vdd Reg_32bit_20.Reg_1bit_19.net_2 24 200
| device Reg_32bit_20.Reg_1bit_19.inverter_1.pmos.2 550 200
p Reg_32bit_20.Reg_1bit_19.net_1 vdd Reg_32bit_20.Reg_1bit_19.net_2 24 200
| device Reg_32bit_20.Reg_1bit_19.inverter_1.pmos.3 550 200
p Reg_32bit_20.Reg_1bit_19.net_1 vdd Reg_32bit_20.Reg_1bit_19.net_2 24 200
| device Reg_32bit_20.Reg_1bit_19.inverter_1.pmos.4 550 200
p Reg_32bit_20.Reg_1bit_19.net_1 vdd Reg_32bit_20.Reg_1bit_19.net_2 24 200
| end Reg_32bit_20.Reg_1bit_19.inverter_1
| begin Reg_32bit_20.Reg_1bit_19.inverter_2 290 260
| device Reg_32bit_20.Reg_1bit_19.inverter_2.nmos.1 550 360
n data[19] gnd Reg_32bit_20.Reg_1bit_19.net_3 24 100
| device Reg_32bit_20.Reg_1bit_19.inverter_2.nmos.2 550 360
n data[19] gnd Reg_32bit_20.Reg_1bit_19.net_3 24 100
| device Reg_32bit_20.Reg_1bit_19.inverter_2.nmos.3 550 360
n data[19] gnd Reg_32bit_20.Reg_1bit_19.net_3 24 100
| device Reg_32bit_20.Reg_1bit_19.inverter_2.nmos.4 550 360
n data[19] gnd Reg_32bit_20.Reg_1bit_19.net_3 24 100
| device Reg_32bit_20.Reg_1bit_19.inverter_2.pmos.1 550 200
p data[19] vdd Reg_32bit_20.Reg_1bit_19.net_3 24 200
| device Reg_32bit_20.Reg_1bit_19.inverter_2.pmos.2 550 200
p data[19] vdd Reg_32bit_20.Reg_1bit_19.net_3 24 200
| device Reg_32bit_20.Reg_1bit_19.inverter_2.pmos.3 550 200
p data[19] vdd Reg_32bit_20.Reg_1bit_19.net_3 24 200
| device Reg_32bit_20.Reg_1bit_19.inverter_2.pmos.4 550 200
p data[19] vdd Reg_32bit_20.Reg_1bit_19.net_3 24 200
| end Reg_32bit_20.Reg_1bit_19.inverter_2
| device Reg_32bit_20.Reg_1bit_19.nmos_1 730 230
n inR1[21] Reg_32bit_20.Reg_1bit_19.net_2 out1[19] 24 100
| device Reg_32bit_20.Reg_1bit_19.nmos_2 730 360
n inR2[21] Reg_32bit_20.Reg_1bit_19.net_2 out2[19] 24 100
| end Reg_32bit_20.Reg_1bit_19
| begin Reg_32bit_20.Reg_1bit_20 510 2720
| begin Reg_32bit_20.Reg_1bit_20.inverter 560 210
| device Reg_32bit_20.Reg_1bit_20.inverter.nmos 550 360
n Reg_32bit_20.Reg_1bit_20.net_2 gnd Reg_32bit_20.Reg_1bit_20.net_1 24 100
| device Reg_32bit_20.Reg_1bit_20.inverter.pmos 550 200
p Reg_32bit_20.Reg_1bit_20.net_2 vdd Reg_32bit_20.Reg_1bit_20.net_1 24 200
| end Reg_32bit_20.Reg_1bit_20.inverter
| device Reg_32bit_20.Reg_1bit_20.nmos.1 390 260
n w[21] Reg_32bit_20.Reg_1bit_20.net_3 Reg_32bit_20.Reg_1bit_20.net_1 24 100
| device Reg_32bit_20.Reg_1bit_20.nmos.2 390 260
n w[21] Reg_32bit_20.Reg_1bit_20.net_3 Reg_32bit_20.Reg_1bit_20.net_1 24 100
| device Reg_32bit_20.Reg_1bit_20.nmos.3 390 260
n w[21] Reg_32bit_20.Reg_1bit_20.net_3 Reg_32bit_20.Reg_1bit_20.net_1 24 100
| device Reg_32bit_20.Reg_1bit_20.nmos.4 390 260
n w[21] Reg_32bit_20.Reg_1bit_20.net_3 Reg_32bit_20.Reg_1bit_20.net_1 24 100
| begin Reg_32bit_20.Reg_1bit_20.inverter_1 550 380
| device Reg_32bit_20.Reg_1bit_20.inverter_1.nmos.1 550 360
n Reg_32bit_20.Reg_1bit_20.net_1 gnd Reg_32bit_20.Reg_1bit_20.net_2 24 100
| device Reg_32bit_20.Reg_1bit_20.inverter_1.nmos.2 550 360
n Reg_32bit_20.Reg_1bit_20.net_1 gnd Reg_32bit_20.Reg_1bit_20.net_2 24 100
| device Reg_32bit_20.Reg_1bit_20.inverter_1.nmos.3 550 360
n Reg_32bit_20.Reg_1bit_20.net_1 gnd Reg_32bit_20.Reg_1bit_20.net_2 24 100
| device Reg_32bit_20.Reg_1bit_20.inverter_1.nmos.4 550 360
n Reg_32bit_20.Reg_1bit_20.net_1 gnd Reg_32bit_20.Reg_1bit_20.net_2 24 100
| device Reg_32bit_20.Reg_1bit_20.inverter_1.pmos.1 550 200
p Reg_32bit_20.Reg_1bit_20.net_1 vdd Reg_32bit_20.Reg_1bit_20.net_2 24 200
| device Reg_32bit_20.Reg_1bit_20.inverter_1.pmos.2 550 200
p Reg_32bit_20.Reg_1bit_20.net_1 vdd Reg_32bit_20.Reg_1bit_20.net_2 24 200
| device Reg_32bit_20.Reg_1bit_20.inverter_1.pmos.3 550 200
p Reg_32bit_20.Reg_1bit_20.net_1 vdd Reg_32bit_20.Reg_1bit_20.net_2 24 200
| device Reg_32bit_20.Reg_1bit_20.inverter_1.pmos.4 550 200
p Reg_32bit_20.Reg_1bit_20.net_1 vdd Reg_32bit_20.Reg_1bit_20.net_2 24 200
| end Reg_32bit_20.Reg_1bit_20.inverter_1
| begin Reg_32bit_20.Reg_1bit_20.inverter_2 290 260
| device Reg_32bit_20.Reg_1bit_20.inverter_2.nmos.1 550 360
n data[20] gnd Reg_32bit_20.Reg_1bit_20.net_3 24 100
| device Reg_32bit_20.Reg_1bit_20.inverter_2.nmos.2 550 360
n data[20] gnd Reg_32bit_20.Reg_1bit_20.net_3 24 100
| device Reg_32bit_20.Reg_1bit_20.inverter_2.nmos.3 550 360
n data[20] gnd Reg_32bit_20.Reg_1bit_20.net_3 24 100
| device Reg_32bit_20.Reg_1bit_20.inverter_2.nmos.4 550 360
n data[20] gnd Reg_32bit_20.Reg_1bit_20.net_3 24 100
| device Reg_32bit_20.Reg_1bit_20.inverter_2.pmos.1 550 200
p data[20] vdd Reg_32bit_20.Reg_1bit_20.net_3 24 200
| device Reg_32bit_20.Reg_1bit_20.inverter_2.pmos.2 550 200
p data[20] vdd Reg_32bit_20.Reg_1bit_20.net_3 24 200
| device Reg_32bit_20.Reg_1bit_20.inverter_2.pmos.3 550 200
p data[20] vdd Reg_32bit_20.Reg_1bit_20.net_3 24 200
| device Reg_32bit_20.Reg_1bit_20.inverter_2.pmos.4 550 200
p data[20] vdd Reg_32bit_20.Reg_1bit_20.net_3 24 200
| end Reg_32bit_20.Reg_1bit_20.inverter_2
| device Reg_32bit_20.Reg_1bit_20.nmos_1 730 230
n inR1[21] Reg_32bit_20.Reg_1bit_20.net_2 out1[20] 24 100
| device Reg_32bit_20.Reg_1bit_20.nmos_2 730 360
n inR2[21] Reg_32bit_20.Reg_1bit_20.net_2 out2[20] 24 100
| end Reg_32bit_20.Reg_1bit_20
| begin Reg_32bit_20.Reg_1bit_21 510 2850
| begin Reg_32bit_20.Reg_1bit_21.inverter 560 210
| device Reg_32bit_20.Reg_1bit_21.inverter.nmos 550 360
n Reg_32bit_20.Reg_1bit_21.net_2 gnd Reg_32bit_20.Reg_1bit_21.net_1 24 100
| device Reg_32bit_20.Reg_1bit_21.inverter.pmos 550 200
p Reg_32bit_20.Reg_1bit_21.net_2 vdd Reg_32bit_20.Reg_1bit_21.net_1 24 200
| end Reg_32bit_20.Reg_1bit_21.inverter
| device Reg_32bit_20.Reg_1bit_21.nmos.1 390 260
n w[21] Reg_32bit_20.Reg_1bit_21.net_3 Reg_32bit_20.Reg_1bit_21.net_1 24 100
| device Reg_32bit_20.Reg_1bit_21.nmos.2 390 260
n w[21] Reg_32bit_20.Reg_1bit_21.net_3 Reg_32bit_20.Reg_1bit_21.net_1 24 100
| device Reg_32bit_20.Reg_1bit_21.nmos.3 390 260
n w[21] Reg_32bit_20.Reg_1bit_21.net_3 Reg_32bit_20.Reg_1bit_21.net_1 24 100
| device Reg_32bit_20.Reg_1bit_21.nmos.4 390 260
n w[21] Reg_32bit_20.Reg_1bit_21.net_3 Reg_32bit_20.Reg_1bit_21.net_1 24 100
| begin Reg_32bit_20.Reg_1bit_21.inverter_1 550 380
| device Reg_32bit_20.Reg_1bit_21.inverter_1.nmos.1 550 360
n Reg_32bit_20.Reg_1bit_21.net_1 gnd Reg_32bit_20.Reg_1bit_21.net_2 24 100
| device Reg_32bit_20.Reg_1bit_21.inverter_1.nmos.2 550 360
n Reg_32bit_20.Reg_1bit_21.net_1 gnd Reg_32bit_20.Reg_1bit_21.net_2 24 100
| device Reg_32bit_20.Reg_1bit_21.inverter_1.nmos.3 550 360
n Reg_32bit_20.Reg_1bit_21.net_1 gnd Reg_32bit_20.Reg_1bit_21.net_2 24 100
| device Reg_32bit_20.Reg_1bit_21.inverter_1.nmos.4 550 360
n Reg_32bit_20.Reg_1bit_21.net_1 gnd Reg_32bit_20.Reg_1bit_21.net_2 24 100
| device Reg_32bit_20.Reg_1bit_21.inverter_1.pmos.1 550 200
p Reg_32bit_20.Reg_1bit_21.net_1 vdd Reg_32bit_20.Reg_1bit_21.net_2 24 200
| device Reg_32bit_20.Reg_1bit_21.inverter_1.pmos.2 550 200
p Reg_32bit_20.Reg_1bit_21.net_1 vdd Reg_32bit_20.Reg_1bit_21.net_2 24 200
| device Reg_32bit_20.Reg_1bit_21.inverter_1.pmos.3 550 200
p Reg_32bit_20.Reg_1bit_21.net_1 vdd Reg_32bit_20.Reg_1bit_21.net_2 24 200
| device Reg_32bit_20.Reg_1bit_21.inverter_1.pmos.4 550 200
p Reg_32bit_20.Reg_1bit_21.net_1 vdd Reg_32bit_20.Reg_1bit_21.net_2 24 200
| end Reg_32bit_20.Reg_1bit_21.inverter_1
| begin Reg_32bit_20.Reg_1bit_21.inverter_2 290 260
| device Reg_32bit_20.Reg_1bit_21.inverter_2.nmos.1 550 360
n data[21] gnd Reg_32bit_20.Reg_1bit_21.net_3 24 100
| device Reg_32bit_20.Reg_1bit_21.inverter_2.nmos.2 550 360
n data[21] gnd Reg_32bit_20.Reg_1bit_21.net_3 24 100
| device Reg_32bit_20.Reg_1bit_21.inverter_2.nmos.3 550 360
n data[21] gnd Reg_32bit_20.Reg_1bit_21.net_3 24 100
| device Reg_32bit_20.Reg_1bit_21.inverter_2.nmos.4 550 360
n data[21] gnd Reg_32bit_20.Reg_1bit_21.net_3 24 100
| device Reg_32bit_20.Reg_1bit_21.inverter_2.pmos.1 550 200
p data[21] vdd Reg_32bit_20.Reg_1bit_21.net_3 24 200
| device Reg_32bit_20.Reg_1bit_21.inverter_2.pmos.2 550 200
p data[21] vdd Reg_32bit_20.Reg_1bit_21.net_3 24 200
| device Reg_32bit_20.Reg_1bit_21.inverter_2.pmos.3 550 200
p data[21] vdd Reg_32bit_20.Reg_1bit_21.net_3 24 200
| device Reg_32bit_20.Reg_1bit_21.inverter_2.pmos.4 550 200
p data[21] vdd Reg_32bit_20.Reg_1bit_21.net_3 24 200
| end Reg_32bit_20.Reg_1bit_21.inverter_2
| device Reg_32bit_20.Reg_1bit_21.nmos_1 730 230
n inR1[21] Reg_32bit_20.Reg_1bit_21.net_2 out1[21] 24 100
| device Reg_32bit_20.Reg_1bit_21.nmos_2 730 360
n inR2[21] Reg_32bit_20.Reg_1bit_21.net_2 out2[21] 24 100
| end Reg_32bit_20.Reg_1bit_21
| begin Reg_32bit_20.Reg_1bit_22 510 2980
| begin Reg_32bit_20.Reg_1bit_22.inverter 560 210
| device Reg_32bit_20.Reg_1bit_22.inverter.nmos 550 360
n Reg_32bit_20.Reg_1bit_22.net_2 gnd Reg_32bit_20.Reg_1bit_22.net_1 24 100
| device Reg_32bit_20.Reg_1bit_22.inverter.pmos 550 200
p Reg_32bit_20.Reg_1bit_22.net_2 vdd Reg_32bit_20.Reg_1bit_22.net_1 24 200
| end Reg_32bit_20.Reg_1bit_22.inverter
| device Reg_32bit_20.Reg_1bit_22.nmos.1 390 260
n w[21] Reg_32bit_20.Reg_1bit_22.net_3 Reg_32bit_20.Reg_1bit_22.net_1 24 100
| device Reg_32bit_20.Reg_1bit_22.nmos.2 390 260
n w[21] Reg_32bit_20.Reg_1bit_22.net_3 Reg_32bit_20.Reg_1bit_22.net_1 24 100
| device Reg_32bit_20.Reg_1bit_22.nmos.3 390 260
n w[21] Reg_32bit_20.Reg_1bit_22.net_3 Reg_32bit_20.Reg_1bit_22.net_1 24 100
| device Reg_32bit_20.Reg_1bit_22.nmos.4 390 260
n w[21] Reg_32bit_20.Reg_1bit_22.net_3 Reg_32bit_20.Reg_1bit_22.net_1 24 100
| begin Reg_32bit_20.Reg_1bit_22.inverter_1 550 380
| device Reg_32bit_20.Reg_1bit_22.inverter_1.nmos.1 550 360
n Reg_32bit_20.Reg_1bit_22.net_1 gnd Reg_32bit_20.Reg_1bit_22.net_2 24 100
| device Reg_32bit_20.Reg_1bit_22.inverter_1.nmos.2 550 360
n Reg_32bit_20.Reg_1bit_22.net_1 gnd Reg_32bit_20.Reg_1bit_22.net_2 24 100
| device Reg_32bit_20.Reg_1bit_22.inverter_1.nmos.3 550 360
n Reg_32bit_20.Reg_1bit_22.net_1 gnd Reg_32bit_20.Reg_1bit_22.net_2 24 100
| device Reg_32bit_20.Reg_1bit_22.inverter_1.nmos.4 550 360
n Reg_32bit_20.Reg_1bit_22.net_1 gnd Reg_32bit_20.Reg_1bit_22.net_2 24 100
| device Reg_32bit_20.Reg_1bit_22.inverter_1.pmos.1 550 200
p Reg_32bit_20.Reg_1bit_22.net_1 vdd Reg_32bit_20.Reg_1bit_22.net_2 24 200
| device Reg_32bit_20.Reg_1bit_22.inverter_1.pmos.2 550 200
p Reg_32bit_20.Reg_1bit_22.net_1 vdd Reg_32bit_20.Reg_1bit_22.net_2 24 200
| device Reg_32bit_20.Reg_1bit_22.inverter_1.pmos.3 550 200
p Reg_32bit_20.Reg_1bit_22.net_1 vdd Reg_32bit_20.Reg_1bit_22.net_2 24 200
| device Reg_32bit_20.Reg_1bit_22.inverter_1.pmos.4 550 200
p Reg_32bit_20.Reg_1bit_22.net_1 vdd Reg_32bit_20.Reg_1bit_22.net_2 24 200
| end Reg_32bit_20.Reg_1bit_22.inverter_1
| begin Reg_32bit_20.Reg_1bit_22.inverter_2 290 260
| device Reg_32bit_20.Reg_1bit_22.inverter_2.nmos.1 550 360
n data[22] gnd Reg_32bit_20.Reg_1bit_22.net_3 24 100
| device Reg_32bit_20.Reg_1bit_22.inverter_2.nmos.2 550 360
n data[22] gnd Reg_32bit_20.Reg_1bit_22.net_3 24 100
| device Reg_32bit_20.Reg_1bit_22.inverter_2.nmos.3 550 360
n data[22] gnd Reg_32bit_20.Reg_1bit_22.net_3 24 100
| device Reg_32bit_20.Reg_1bit_22.inverter_2.nmos.4 550 360
n data[22] gnd Reg_32bit_20.Reg_1bit_22.net_3 24 100
| device Reg_32bit_20.Reg_1bit_22.inverter_2.pmos.1 550 200
p data[22] vdd Reg_32bit_20.Reg_1bit_22.net_3 24 200
| device Reg_32bit_20.Reg_1bit_22.inverter_2.pmos.2 550 200
p data[22] vdd Reg_32bit_20.Reg_1bit_22.net_3 24 200
| device Reg_32bit_20.Reg_1bit_22.inverter_2.pmos.3 550 200
p data[22] vdd Reg_32bit_20.Reg_1bit_22.net_3 24 200
| device Reg_32bit_20.Reg_1bit_22.inverter_2.pmos.4 550 200
p data[22] vdd Reg_32bit_20.Reg_1bit_22.net_3 24 200
| end Reg_32bit_20.Reg_1bit_22.inverter_2
| device Reg_32bit_20.Reg_1bit_22.nmos_1 730 230
n inR1[21] Reg_32bit_20.Reg_1bit_22.net_2 out1[22] 24 100
| device Reg_32bit_20.Reg_1bit_22.nmos_2 730 360
n inR2[21] Reg_32bit_20.Reg_1bit_22.net_2 out2[22] 24 100
| end Reg_32bit_20.Reg_1bit_22
| begin Reg_32bit_20.Reg_1bit_23 510 3110
| begin Reg_32bit_20.Reg_1bit_23.inverter 560 210
| device Reg_32bit_20.Reg_1bit_23.inverter.nmos 550 360
n Reg_32bit_20.Reg_1bit_23.net_2 gnd Reg_32bit_20.Reg_1bit_23.net_1 24 100
| device Reg_32bit_20.Reg_1bit_23.inverter.pmos 550 200
p Reg_32bit_20.Reg_1bit_23.net_2 vdd Reg_32bit_20.Reg_1bit_23.net_1 24 200
| end Reg_32bit_20.Reg_1bit_23.inverter
| device Reg_32bit_20.Reg_1bit_23.nmos.1 390 260
n w[21] Reg_32bit_20.Reg_1bit_23.net_3 Reg_32bit_20.Reg_1bit_23.net_1 24 100
| device Reg_32bit_20.Reg_1bit_23.nmos.2 390 260
n w[21] Reg_32bit_20.Reg_1bit_23.net_3 Reg_32bit_20.Reg_1bit_23.net_1 24 100
| device Reg_32bit_20.Reg_1bit_23.nmos.3 390 260
n w[21] Reg_32bit_20.Reg_1bit_23.net_3 Reg_32bit_20.Reg_1bit_23.net_1 24 100
| device Reg_32bit_20.Reg_1bit_23.nmos.4 390 260
n w[21] Reg_32bit_20.Reg_1bit_23.net_3 Reg_32bit_20.Reg_1bit_23.net_1 24 100
| begin Reg_32bit_20.Reg_1bit_23.inverter_1 550 380
| device Reg_32bit_20.Reg_1bit_23.inverter_1.nmos.1 550 360
n Reg_32bit_20.Reg_1bit_23.net_1 gnd Reg_32bit_20.Reg_1bit_23.net_2 24 100
| device Reg_32bit_20.Reg_1bit_23.inverter_1.nmos.2 550 360
n Reg_32bit_20.Reg_1bit_23.net_1 gnd Reg_32bit_20.Reg_1bit_23.net_2 24 100
| device Reg_32bit_20.Reg_1bit_23.inverter_1.nmos.3 550 360
n Reg_32bit_20.Reg_1bit_23.net_1 gnd Reg_32bit_20.Reg_1bit_23.net_2 24 100
| device Reg_32bit_20.Reg_1bit_23.inverter_1.nmos.4 550 360
n Reg_32bit_20.Reg_1bit_23.net_1 gnd Reg_32bit_20.Reg_1bit_23.net_2 24 100
| device Reg_32bit_20.Reg_1bit_23.inverter_1.pmos.1 550 200
p Reg_32bit_20.Reg_1bit_23.net_1 vdd Reg_32bit_20.Reg_1bit_23.net_2 24 200
| device Reg_32bit_20.Reg_1bit_23.inverter_1.pmos.2 550 200
p Reg_32bit_20.Reg_1bit_23.net_1 vdd Reg_32bit_20.Reg_1bit_23.net_2 24 200
| device Reg_32bit_20.Reg_1bit_23.inverter_1.pmos.3 550 200
p Reg_32bit_20.Reg_1bit_23.net_1 vdd Reg_32bit_20.Reg_1bit_23.net_2 24 200
| device Reg_32bit_20.Reg_1bit_23.inverter_1.pmos.4 550 200
p Reg_32bit_20.Reg_1bit_23.net_1 vdd Reg_32bit_20.Reg_1bit_23.net_2 24 200
| end Reg_32bit_20.Reg_1bit_23.inverter_1
| begin Reg_32bit_20.Reg_1bit_23.inverter_2 290 260
| device Reg_32bit_20.Reg_1bit_23.inverter_2.nmos.1 550 360
n data[23] gnd Reg_32bit_20.Reg_1bit_23.net_3 24 100
| device Reg_32bit_20.Reg_1bit_23.inverter_2.nmos.2 550 360
n data[23] gnd Reg_32bit_20.Reg_1bit_23.net_3 24 100
| device Reg_32bit_20.Reg_1bit_23.inverter_2.nmos.3 550 360
n data[23] gnd Reg_32bit_20.Reg_1bit_23.net_3 24 100
| device Reg_32bit_20.Reg_1bit_23.inverter_2.nmos.4 550 360
n data[23] gnd Reg_32bit_20.Reg_1bit_23.net_3 24 100
| device Reg_32bit_20.Reg_1bit_23.inverter_2.pmos.1 550 200
p data[23] vdd Reg_32bit_20.Reg_1bit_23.net_3 24 200
| device Reg_32bit_20.Reg_1bit_23.inverter_2.pmos.2 550 200
p data[23] vdd Reg_32bit_20.Reg_1bit_23.net_3 24 200
| device Reg_32bit_20.Reg_1bit_23.inverter_2.pmos.3 550 200
p data[23] vdd Reg_32bit_20.Reg_1bit_23.net_3 24 200
| device Reg_32bit_20.Reg_1bit_23.inverter_2.pmos.4 550 200
p data[23] vdd Reg_32bit_20.Reg_1bit_23.net_3 24 200
| end Reg_32bit_20.Reg_1bit_23.inverter_2
| device Reg_32bit_20.Reg_1bit_23.nmos_1 730 230
n inR1[21] Reg_32bit_20.Reg_1bit_23.net_2 out1[23] 24 100
| device Reg_32bit_20.Reg_1bit_23.nmos_2 730 360
n inR2[21] Reg_32bit_20.Reg_1bit_23.net_2 out2[23] 24 100
| end Reg_32bit_20.Reg_1bit_23
| begin Reg_32bit_20.Reg_1bit_24 510 3250
| begin Reg_32bit_20.Reg_1bit_24.inverter 560 210
| device Reg_32bit_20.Reg_1bit_24.inverter.nmos 550 360
n Reg_32bit_20.Reg_1bit_24.net_2 gnd Reg_32bit_20.Reg_1bit_24.net_1 24 100
| device Reg_32bit_20.Reg_1bit_24.inverter.pmos 550 200
p Reg_32bit_20.Reg_1bit_24.net_2 vdd Reg_32bit_20.Reg_1bit_24.net_1 24 200
| end Reg_32bit_20.Reg_1bit_24.inverter
| device Reg_32bit_20.Reg_1bit_24.nmos.1 390 260
n w[21] Reg_32bit_20.Reg_1bit_24.net_3 Reg_32bit_20.Reg_1bit_24.net_1 24 100
| device Reg_32bit_20.Reg_1bit_24.nmos.2 390 260
n w[21] Reg_32bit_20.Reg_1bit_24.net_3 Reg_32bit_20.Reg_1bit_24.net_1 24 100
| device Reg_32bit_20.Reg_1bit_24.nmos.3 390 260
n w[21] Reg_32bit_20.Reg_1bit_24.net_3 Reg_32bit_20.Reg_1bit_24.net_1 24 100
| device Reg_32bit_20.Reg_1bit_24.nmos.4 390 260
n w[21] Reg_32bit_20.Reg_1bit_24.net_3 Reg_32bit_20.Reg_1bit_24.net_1 24 100
| begin Reg_32bit_20.Reg_1bit_24.inverter_1 550 380
| device Reg_32bit_20.Reg_1bit_24.inverter_1.nmos.1 550 360
n Reg_32bit_20.Reg_1bit_24.net_1 gnd Reg_32bit_20.Reg_1bit_24.net_2 24 100
| device Reg_32bit_20.Reg_1bit_24.inverter_1.nmos.2 550 360
n Reg_32bit_20.Reg_1bit_24.net_1 gnd Reg_32bit_20.Reg_1bit_24.net_2 24 100
| device Reg_32bit_20.Reg_1bit_24.inverter_1.nmos.3 550 360
n Reg_32bit_20.Reg_1bit_24.net_1 gnd Reg_32bit_20.Reg_1bit_24.net_2 24 100
| device Reg_32bit_20.Reg_1bit_24.inverter_1.nmos.4 550 360
n Reg_32bit_20.Reg_1bit_24.net_1 gnd Reg_32bit_20.Reg_1bit_24.net_2 24 100
| device Reg_32bit_20.Reg_1bit_24.inverter_1.pmos.1 550 200
p Reg_32bit_20.Reg_1bit_24.net_1 vdd Reg_32bit_20.Reg_1bit_24.net_2 24 200
| device Reg_32bit_20.Reg_1bit_24.inverter_1.pmos.2 550 200
p Reg_32bit_20.Reg_1bit_24.net_1 vdd Reg_32bit_20.Reg_1bit_24.net_2 24 200
| device Reg_32bit_20.Reg_1bit_24.inverter_1.pmos.3 550 200
p Reg_32bit_20.Reg_1bit_24.net_1 vdd Reg_32bit_20.Reg_1bit_24.net_2 24 200
| device Reg_32bit_20.Reg_1bit_24.inverter_1.pmos.4 550 200
p Reg_32bit_20.Reg_1bit_24.net_1 vdd Reg_32bit_20.Reg_1bit_24.net_2 24 200
| end Reg_32bit_20.Reg_1bit_24.inverter_1
| begin Reg_32bit_20.Reg_1bit_24.inverter_2 290 260
| device Reg_32bit_20.Reg_1bit_24.inverter_2.nmos.1 550 360
n data[24] gnd Reg_32bit_20.Reg_1bit_24.net_3 24 100
| device Reg_32bit_20.Reg_1bit_24.inverter_2.nmos.2 550 360
n data[24] gnd Reg_32bit_20.Reg_1bit_24.net_3 24 100
| device Reg_32bit_20.Reg_1bit_24.inverter_2.nmos.3 550 360
n data[24] gnd Reg_32bit_20.Reg_1bit_24.net_3 24 100
| device Reg_32bit_20.Reg_1bit_24.inverter_2.nmos.4 550 360
n data[24] gnd Reg_32bit_20.Reg_1bit_24.net_3 24 100
| device Reg_32bit_20.Reg_1bit_24.inverter_2.pmos.1 550 200
p data[24] vdd Reg_32bit_20.Reg_1bit_24.net_3 24 200
| device Reg_32bit_20.Reg_1bit_24.inverter_2.pmos.2 550 200
p data[24] vdd Reg_32bit_20.Reg_1bit_24.net_3 24 200
| device Reg_32bit_20.Reg_1bit_24.inverter_2.pmos.3 550 200
p data[24] vdd Reg_32bit_20.Reg_1bit_24.net_3 24 200
| device Reg_32bit_20.Reg_1bit_24.inverter_2.pmos.4 550 200
p data[24] vdd Reg_32bit_20.Reg_1bit_24.net_3 24 200
| end Reg_32bit_20.Reg_1bit_24.inverter_2
| device Reg_32bit_20.Reg_1bit_24.nmos_1 730 230
n inR1[21] Reg_32bit_20.Reg_1bit_24.net_2 out1[24] 24 100
| device Reg_32bit_20.Reg_1bit_24.nmos_2 730 360
n inR2[21] Reg_32bit_20.Reg_1bit_24.net_2 out2[24] 24 100
| end Reg_32bit_20.Reg_1bit_24
| begin Reg_32bit_20.Reg_1bit_25 510 3380
| begin Reg_32bit_20.Reg_1bit_25.inverter 560 210
| device Reg_32bit_20.Reg_1bit_25.inverter.nmos 550 360
n Reg_32bit_20.Reg_1bit_25.net_2 gnd Reg_32bit_20.Reg_1bit_25.net_1 24 100
| device Reg_32bit_20.Reg_1bit_25.inverter.pmos 550 200
p Reg_32bit_20.Reg_1bit_25.net_2 vdd Reg_32bit_20.Reg_1bit_25.net_1 24 200
| end Reg_32bit_20.Reg_1bit_25.inverter
| device Reg_32bit_20.Reg_1bit_25.nmos.1 390 260
n w[21] Reg_32bit_20.Reg_1bit_25.net_3 Reg_32bit_20.Reg_1bit_25.net_1 24 100
| device Reg_32bit_20.Reg_1bit_25.nmos.2 390 260
n w[21] Reg_32bit_20.Reg_1bit_25.net_3 Reg_32bit_20.Reg_1bit_25.net_1 24 100
| device Reg_32bit_20.Reg_1bit_25.nmos.3 390 260
n w[21] Reg_32bit_20.Reg_1bit_25.net_3 Reg_32bit_20.Reg_1bit_25.net_1 24 100
| device Reg_32bit_20.Reg_1bit_25.nmos.4 390 260
n w[21] Reg_32bit_20.Reg_1bit_25.net_3 Reg_32bit_20.Reg_1bit_25.net_1 24 100
| begin Reg_32bit_20.Reg_1bit_25.inverter_1 550 380
| device Reg_32bit_20.Reg_1bit_25.inverter_1.nmos.1 550 360
n Reg_32bit_20.Reg_1bit_25.net_1 gnd Reg_32bit_20.Reg_1bit_25.net_2 24 100
| device Reg_32bit_20.Reg_1bit_25.inverter_1.nmos.2 550 360
n Reg_32bit_20.Reg_1bit_25.net_1 gnd Reg_32bit_20.Reg_1bit_25.net_2 24 100
| device Reg_32bit_20.Reg_1bit_25.inverter_1.nmos.3 550 360
n Reg_32bit_20.Reg_1bit_25.net_1 gnd Reg_32bit_20.Reg_1bit_25.net_2 24 100
| device Reg_32bit_20.Reg_1bit_25.inverter_1.nmos.4 550 360
n Reg_32bit_20.Reg_1bit_25.net_1 gnd Reg_32bit_20.Reg_1bit_25.net_2 24 100
| device Reg_32bit_20.Reg_1bit_25.inverter_1.pmos.1 550 200
p Reg_32bit_20.Reg_1bit_25.net_1 vdd Reg_32bit_20.Reg_1bit_25.net_2 24 200
| device Reg_32bit_20.Reg_1bit_25.inverter_1.pmos.2 550 200
p Reg_32bit_20.Reg_1bit_25.net_1 vdd Reg_32bit_20.Reg_1bit_25.net_2 24 200
| device Reg_32bit_20.Reg_1bit_25.inverter_1.pmos.3 550 200
p Reg_32bit_20.Reg_1bit_25.net_1 vdd Reg_32bit_20.Reg_1bit_25.net_2 24 200
| device Reg_32bit_20.Reg_1bit_25.inverter_1.pmos.4 550 200
p Reg_32bit_20.Reg_1bit_25.net_1 vdd Reg_32bit_20.Reg_1bit_25.net_2 24 200
| end Reg_32bit_20.Reg_1bit_25.inverter_1
| begin Reg_32bit_20.Reg_1bit_25.inverter_2 290 260
| device Reg_32bit_20.Reg_1bit_25.inverter_2.nmos.1 550 360
n data[25] gnd Reg_32bit_20.Reg_1bit_25.net_3 24 100
| device Reg_32bit_20.Reg_1bit_25.inverter_2.nmos.2 550 360
n data[25] gnd Reg_32bit_20.Reg_1bit_25.net_3 24 100
| device Reg_32bit_20.Reg_1bit_25.inverter_2.nmos.3 550 360
n data[25] gnd Reg_32bit_20.Reg_1bit_25.net_3 24 100
| device Reg_32bit_20.Reg_1bit_25.inverter_2.nmos.4 550 360
n data[25] gnd Reg_32bit_20.Reg_1bit_25.net_3 24 100
| device Reg_32bit_20.Reg_1bit_25.inverter_2.pmos.1 550 200
p data[25] vdd Reg_32bit_20.Reg_1bit_25.net_3 24 200
| device Reg_32bit_20.Reg_1bit_25.inverter_2.pmos.2 550 200
p data[25] vdd Reg_32bit_20.Reg_1bit_25.net_3 24 200
| device Reg_32bit_20.Reg_1bit_25.inverter_2.pmos.3 550 200
p data[25] vdd Reg_32bit_20.Reg_1bit_25.net_3 24 200
| device Reg_32bit_20.Reg_1bit_25.inverter_2.pmos.4 550 200
p data[25] vdd Reg_32bit_20.Reg_1bit_25.net_3 24 200
| end Reg_32bit_20.Reg_1bit_25.inverter_2
| device Reg_32bit_20.Reg_1bit_25.nmos_1 730 230
n inR1[21] Reg_32bit_20.Reg_1bit_25.net_2 out1[25] 24 100
| device Reg_32bit_20.Reg_1bit_25.nmos_2 730 360
n inR2[21] Reg_32bit_20.Reg_1bit_25.net_2 out2[25] 24 100
| end Reg_32bit_20.Reg_1bit_25
| begin Reg_32bit_20.Reg_1bit_26 510 3510
| begin Reg_32bit_20.Reg_1bit_26.inverter 560 210
| device Reg_32bit_20.Reg_1bit_26.inverter.nmos 550 360
n Reg_32bit_20.Reg_1bit_26.net_2 gnd Reg_32bit_20.Reg_1bit_26.net_1 24 100
| device Reg_32bit_20.Reg_1bit_26.inverter.pmos 550 200
p Reg_32bit_20.Reg_1bit_26.net_2 vdd Reg_32bit_20.Reg_1bit_26.net_1 24 200
| end Reg_32bit_20.Reg_1bit_26.inverter
| device Reg_32bit_20.Reg_1bit_26.nmos.1 390 260
n w[21] Reg_32bit_20.Reg_1bit_26.net_3 Reg_32bit_20.Reg_1bit_26.net_1 24 100
| device Reg_32bit_20.Reg_1bit_26.nmos.2 390 260
n w[21] Reg_32bit_20.Reg_1bit_26.net_3 Reg_32bit_20.Reg_1bit_26.net_1 24 100
| device Reg_32bit_20.Reg_1bit_26.nmos.3 390 260
n w[21] Reg_32bit_20.Reg_1bit_26.net_3 Reg_32bit_20.Reg_1bit_26.net_1 24 100
| device Reg_32bit_20.Reg_1bit_26.nmos.4 390 260
n w[21] Reg_32bit_20.Reg_1bit_26.net_3 Reg_32bit_20.Reg_1bit_26.net_1 24 100
| begin Reg_32bit_20.Reg_1bit_26.inverter_1 550 380
| device Reg_32bit_20.Reg_1bit_26.inverter_1.nmos.1 550 360
n Reg_32bit_20.Reg_1bit_26.net_1 gnd Reg_32bit_20.Reg_1bit_26.net_2 24 100
| device Reg_32bit_20.Reg_1bit_26.inverter_1.nmos.2 550 360
n Reg_32bit_20.Reg_1bit_26.net_1 gnd Reg_32bit_20.Reg_1bit_26.net_2 24 100
| device Reg_32bit_20.Reg_1bit_26.inverter_1.nmos.3 550 360
n Reg_32bit_20.Reg_1bit_26.net_1 gnd Reg_32bit_20.Reg_1bit_26.net_2 24 100
| device Reg_32bit_20.Reg_1bit_26.inverter_1.nmos.4 550 360
n Reg_32bit_20.Reg_1bit_26.net_1 gnd Reg_32bit_20.Reg_1bit_26.net_2 24 100
| device Reg_32bit_20.Reg_1bit_26.inverter_1.pmos.1 550 200
p Reg_32bit_20.Reg_1bit_26.net_1 vdd Reg_32bit_20.Reg_1bit_26.net_2 24 200
| device Reg_32bit_20.Reg_1bit_26.inverter_1.pmos.2 550 200
p Reg_32bit_20.Reg_1bit_26.net_1 vdd Reg_32bit_20.Reg_1bit_26.net_2 24 200
| device Reg_32bit_20.Reg_1bit_26.inverter_1.pmos.3 550 200
p Reg_32bit_20.Reg_1bit_26.net_1 vdd Reg_32bit_20.Reg_1bit_26.net_2 24 200
| device Reg_32bit_20.Reg_1bit_26.inverter_1.pmos.4 550 200
p Reg_32bit_20.Reg_1bit_26.net_1 vdd Reg_32bit_20.Reg_1bit_26.net_2 24 200
| end Reg_32bit_20.Reg_1bit_26.inverter_1
| begin Reg_32bit_20.Reg_1bit_26.inverter_2 290 260
| device Reg_32bit_20.Reg_1bit_26.inverter_2.nmos.1 550 360
n data[26] gnd Reg_32bit_20.Reg_1bit_26.net_3 24 100
| device Reg_32bit_20.Reg_1bit_26.inverter_2.nmos.2 550 360
n data[26] gnd Reg_32bit_20.Reg_1bit_26.net_3 24 100
| device Reg_32bit_20.Reg_1bit_26.inverter_2.nmos.3 550 360
n data[26] gnd Reg_32bit_20.Reg_1bit_26.net_3 24 100
| device Reg_32bit_20.Reg_1bit_26.inverter_2.nmos.4 550 360
n data[26] gnd Reg_32bit_20.Reg_1bit_26.net_3 24 100
| device Reg_32bit_20.Reg_1bit_26.inverter_2.pmos.1 550 200
p data[26] vdd Reg_32bit_20.Reg_1bit_26.net_3 24 200
| device Reg_32bit_20.Reg_1bit_26.inverter_2.pmos.2 550 200
p data[26] vdd Reg_32bit_20.Reg_1bit_26.net_3 24 200
| device Reg_32bit_20.Reg_1bit_26.inverter_2.pmos.3 550 200
p data[26] vdd Reg_32bit_20.Reg_1bit_26.net_3 24 200
| device Reg_32bit_20.Reg_1bit_26.inverter_2.pmos.4 550 200
p data[26] vdd Reg_32bit_20.Reg_1bit_26.net_3 24 200
| end Reg_32bit_20.Reg_1bit_26.inverter_2
| device Reg_32bit_20.Reg_1bit_26.nmos_1 730 230
n inR1[21] Reg_32bit_20.Reg_1bit_26.net_2 out1[26] 24 100
| device Reg_32bit_20.Reg_1bit_26.nmos_2 730 360
n inR2[21] Reg_32bit_20.Reg_1bit_26.net_2 out2[26] 24 100
| end Reg_32bit_20.Reg_1bit_26
| begin Reg_32bit_20.Reg_1bit_27 510 3640
| begin Reg_32bit_20.Reg_1bit_27.inverter 560 210
| device Reg_32bit_20.Reg_1bit_27.inverter.nmos 550 360
n Reg_32bit_20.Reg_1bit_27.net_2 gnd Reg_32bit_20.Reg_1bit_27.net_1 24 100
| device Reg_32bit_20.Reg_1bit_27.inverter.pmos 550 200
p Reg_32bit_20.Reg_1bit_27.net_2 vdd Reg_32bit_20.Reg_1bit_27.net_1 24 200
| end Reg_32bit_20.Reg_1bit_27.inverter
| device Reg_32bit_20.Reg_1bit_27.nmos.1 390 260
n w[21] Reg_32bit_20.Reg_1bit_27.net_3 Reg_32bit_20.Reg_1bit_27.net_1 24 100
| device Reg_32bit_20.Reg_1bit_27.nmos.2 390 260
n w[21] Reg_32bit_20.Reg_1bit_27.net_3 Reg_32bit_20.Reg_1bit_27.net_1 24 100
| device Reg_32bit_20.Reg_1bit_27.nmos.3 390 260
n w[21] Reg_32bit_20.Reg_1bit_27.net_3 Reg_32bit_20.Reg_1bit_27.net_1 24 100
| device Reg_32bit_20.Reg_1bit_27.nmos.4 390 260
n w[21] Reg_32bit_20.Reg_1bit_27.net_3 Reg_32bit_20.Reg_1bit_27.net_1 24 100
| begin Reg_32bit_20.Reg_1bit_27.inverter_1 550 380
| device Reg_32bit_20.Reg_1bit_27.inverter_1.nmos.1 550 360
n Reg_32bit_20.Reg_1bit_27.net_1 gnd Reg_32bit_20.Reg_1bit_27.net_2 24 100
| device Reg_32bit_20.Reg_1bit_27.inverter_1.nmos.2 550 360
n Reg_32bit_20.Reg_1bit_27.net_1 gnd Reg_32bit_20.Reg_1bit_27.net_2 24 100
| device Reg_32bit_20.Reg_1bit_27.inverter_1.nmos.3 550 360
n Reg_32bit_20.Reg_1bit_27.net_1 gnd Reg_32bit_20.Reg_1bit_27.net_2 24 100
| device Reg_32bit_20.Reg_1bit_27.inverter_1.nmos.4 550 360
n Reg_32bit_20.Reg_1bit_27.net_1 gnd Reg_32bit_20.Reg_1bit_27.net_2 24 100
| device Reg_32bit_20.Reg_1bit_27.inverter_1.pmos.1 550 200
p Reg_32bit_20.Reg_1bit_27.net_1 vdd Reg_32bit_20.Reg_1bit_27.net_2 24 200
| device Reg_32bit_20.Reg_1bit_27.inverter_1.pmos.2 550 200
p Reg_32bit_20.Reg_1bit_27.net_1 vdd Reg_32bit_20.Reg_1bit_27.net_2 24 200
| device Reg_32bit_20.Reg_1bit_27.inverter_1.pmos.3 550 200
p Reg_32bit_20.Reg_1bit_27.net_1 vdd Reg_32bit_20.Reg_1bit_27.net_2 24 200
| device Reg_32bit_20.Reg_1bit_27.inverter_1.pmos.4 550 200
p Reg_32bit_20.Reg_1bit_27.net_1 vdd Reg_32bit_20.Reg_1bit_27.net_2 24 200
| end Reg_32bit_20.Reg_1bit_27.inverter_1
| begin Reg_32bit_20.Reg_1bit_27.inverter_2 290 260
| device Reg_32bit_20.Reg_1bit_27.inverter_2.nmos.1 550 360
n data[27] gnd Reg_32bit_20.Reg_1bit_27.net_3 24 100
| device Reg_32bit_20.Reg_1bit_27.inverter_2.nmos.2 550 360
n data[27] gnd Reg_32bit_20.Reg_1bit_27.net_3 24 100
| device Reg_32bit_20.Reg_1bit_27.inverter_2.nmos.3 550 360
n data[27] gnd Reg_32bit_20.Reg_1bit_27.net_3 24 100
| device Reg_32bit_20.Reg_1bit_27.inverter_2.nmos.4 550 360
n data[27] gnd Reg_32bit_20.Reg_1bit_27.net_3 24 100
| device Reg_32bit_20.Reg_1bit_27.inverter_2.pmos.1 550 200
p data[27] vdd Reg_32bit_20.Reg_1bit_27.net_3 24 200
| device Reg_32bit_20.Reg_1bit_27.inverter_2.pmos.2 550 200
p data[27] vdd Reg_32bit_20.Reg_1bit_27.net_3 24 200
| device Reg_32bit_20.Reg_1bit_27.inverter_2.pmos.3 550 200
p data[27] vdd Reg_32bit_20.Reg_1bit_27.net_3 24 200
| device Reg_32bit_20.Reg_1bit_27.inverter_2.pmos.4 550 200
p data[27] vdd Reg_32bit_20.Reg_1bit_27.net_3 24 200
| end Reg_32bit_20.Reg_1bit_27.inverter_2
| device Reg_32bit_20.Reg_1bit_27.nmos_1 730 230
n inR1[21] Reg_32bit_20.Reg_1bit_27.net_2 out1[27] 24 100
| device Reg_32bit_20.Reg_1bit_27.nmos_2 730 360
n inR2[21] Reg_32bit_20.Reg_1bit_27.net_2 out2[27] 24 100
| end Reg_32bit_20.Reg_1bit_27
| begin Reg_32bit_20.Reg_1bit_28 510 3770
| begin Reg_32bit_20.Reg_1bit_28.inverter 560 210
| device Reg_32bit_20.Reg_1bit_28.inverter.nmos 550 360
n Reg_32bit_20.Reg_1bit_28.net_2 gnd Reg_32bit_20.Reg_1bit_28.net_1 24 100
| device Reg_32bit_20.Reg_1bit_28.inverter.pmos 550 200
p Reg_32bit_20.Reg_1bit_28.net_2 vdd Reg_32bit_20.Reg_1bit_28.net_1 24 200
| end Reg_32bit_20.Reg_1bit_28.inverter
| device Reg_32bit_20.Reg_1bit_28.nmos.1 390 260
n w[21] Reg_32bit_20.Reg_1bit_28.net_3 Reg_32bit_20.Reg_1bit_28.net_1 24 100
| device Reg_32bit_20.Reg_1bit_28.nmos.2 390 260
n w[21] Reg_32bit_20.Reg_1bit_28.net_3 Reg_32bit_20.Reg_1bit_28.net_1 24 100
| device Reg_32bit_20.Reg_1bit_28.nmos.3 390 260
n w[21] Reg_32bit_20.Reg_1bit_28.net_3 Reg_32bit_20.Reg_1bit_28.net_1 24 100
| device Reg_32bit_20.Reg_1bit_28.nmos.4 390 260
n w[21] Reg_32bit_20.Reg_1bit_28.net_3 Reg_32bit_20.Reg_1bit_28.net_1 24 100
| begin Reg_32bit_20.Reg_1bit_28.inverter_1 550 380
| device Reg_32bit_20.Reg_1bit_28.inverter_1.nmos.1 550 360
n Reg_32bit_20.Reg_1bit_28.net_1 gnd Reg_32bit_20.Reg_1bit_28.net_2 24 100
| device Reg_32bit_20.Reg_1bit_28.inverter_1.nmos.2 550 360
n Reg_32bit_20.Reg_1bit_28.net_1 gnd Reg_32bit_20.Reg_1bit_28.net_2 24 100
| device Reg_32bit_20.Reg_1bit_28.inverter_1.nmos.3 550 360
n Reg_32bit_20.Reg_1bit_28.net_1 gnd Reg_32bit_20.Reg_1bit_28.net_2 24 100
| device Reg_32bit_20.Reg_1bit_28.inverter_1.nmos.4 550 360
n Reg_32bit_20.Reg_1bit_28.net_1 gnd Reg_32bit_20.Reg_1bit_28.net_2 24 100
| device Reg_32bit_20.Reg_1bit_28.inverter_1.pmos.1 550 200
p Reg_32bit_20.Reg_1bit_28.net_1 vdd Reg_32bit_20.Reg_1bit_28.net_2 24 200
| device Reg_32bit_20.Reg_1bit_28.inverter_1.pmos.2 550 200
p Reg_32bit_20.Reg_1bit_28.net_1 vdd Reg_32bit_20.Reg_1bit_28.net_2 24 200
| device Reg_32bit_20.Reg_1bit_28.inverter_1.pmos.3 550 200
p Reg_32bit_20.Reg_1bit_28.net_1 vdd Reg_32bit_20.Reg_1bit_28.net_2 24 200
| device Reg_32bit_20.Reg_1bit_28.inverter_1.pmos.4 550 200
p Reg_32bit_20.Reg_1bit_28.net_1 vdd Reg_32bit_20.Reg_1bit_28.net_2 24 200
| end Reg_32bit_20.Reg_1bit_28.inverter_1
| begin Reg_32bit_20.Reg_1bit_28.inverter_2 290 260
| device Reg_32bit_20.Reg_1bit_28.inverter_2.nmos.1 550 360
n data[28] gnd Reg_32bit_20.Reg_1bit_28.net_3 24 100
| device Reg_32bit_20.Reg_1bit_28.inverter_2.nmos.2 550 360
n data[28] gnd Reg_32bit_20.Reg_1bit_28.net_3 24 100
| device Reg_32bit_20.Reg_1bit_28.inverter_2.nmos.3 550 360
n data[28] gnd Reg_32bit_20.Reg_1bit_28.net_3 24 100
| device Reg_32bit_20.Reg_1bit_28.inverter_2.nmos.4 550 360
n data[28] gnd Reg_32bit_20.Reg_1bit_28.net_3 24 100
| device Reg_32bit_20.Reg_1bit_28.inverter_2.pmos.1 550 200
p data[28] vdd Reg_32bit_20.Reg_1bit_28.net_3 24 200
| device Reg_32bit_20.Reg_1bit_28.inverter_2.pmos.2 550 200
p data[28] vdd Reg_32bit_20.Reg_1bit_28.net_3 24 200
| device Reg_32bit_20.Reg_1bit_28.inverter_2.pmos.3 550 200
p data[28] vdd Reg_32bit_20.Reg_1bit_28.net_3 24 200
| device Reg_32bit_20.Reg_1bit_28.inverter_2.pmos.4 550 200
p data[28] vdd Reg_32bit_20.Reg_1bit_28.net_3 24 200
| end Reg_32bit_20.Reg_1bit_28.inverter_2
| device Reg_32bit_20.Reg_1bit_28.nmos_1 730 230
n inR1[21] Reg_32bit_20.Reg_1bit_28.net_2 out1[28] 24 100
| device Reg_32bit_20.Reg_1bit_28.nmos_2 730 360
n inR2[21] Reg_32bit_20.Reg_1bit_28.net_2 out2[28] 24 100
| end Reg_32bit_20.Reg_1bit_28
| begin Reg_32bit_20.Reg_1bit_29 510 3900
| begin Reg_32bit_20.Reg_1bit_29.inverter 560 210
| device Reg_32bit_20.Reg_1bit_29.inverter.nmos 550 360
n Reg_32bit_20.Reg_1bit_29.net_2 gnd Reg_32bit_20.Reg_1bit_29.net_1 24 100
| device Reg_32bit_20.Reg_1bit_29.inverter.pmos 550 200
p Reg_32bit_20.Reg_1bit_29.net_2 vdd Reg_32bit_20.Reg_1bit_29.net_1 24 200
| end Reg_32bit_20.Reg_1bit_29.inverter
| device Reg_32bit_20.Reg_1bit_29.nmos.1 390 260
n w[21] Reg_32bit_20.Reg_1bit_29.net_3 Reg_32bit_20.Reg_1bit_29.net_1 24 100
| device Reg_32bit_20.Reg_1bit_29.nmos.2 390 260
n w[21] Reg_32bit_20.Reg_1bit_29.net_3 Reg_32bit_20.Reg_1bit_29.net_1 24 100
| device Reg_32bit_20.Reg_1bit_29.nmos.3 390 260
n w[21] Reg_32bit_20.Reg_1bit_29.net_3 Reg_32bit_20.Reg_1bit_29.net_1 24 100
| device Reg_32bit_20.Reg_1bit_29.nmos.4 390 260
n w[21] Reg_32bit_20.Reg_1bit_29.net_3 Reg_32bit_20.Reg_1bit_29.net_1 24 100
| begin Reg_32bit_20.Reg_1bit_29.inverter_1 550 380
| device Reg_32bit_20.Reg_1bit_29.inverter_1.nmos.1 550 360
n Reg_32bit_20.Reg_1bit_29.net_1 gnd Reg_32bit_20.Reg_1bit_29.net_2 24 100
| device Reg_32bit_20.Reg_1bit_29.inverter_1.nmos.2 550 360
n Reg_32bit_20.Reg_1bit_29.net_1 gnd Reg_32bit_20.Reg_1bit_29.net_2 24 100
| device Reg_32bit_20.Reg_1bit_29.inverter_1.nmos.3 550 360
n Reg_32bit_20.Reg_1bit_29.net_1 gnd Reg_32bit_20.Reg_1bit_29.net_2 24 100
| device Reg_32bit_20.Reg_1bit_29.inverter_1.nmos.4 550 360
n Reg_32bit_20.Reg_1bit_29.net_1 gnd Reg_32bit_20.Reg_1bit_29.net_2 24 100
| device Reg_32bit_20.Reg_1bit_29.inverter_1.pmos.1 550 200
p Reg_32bit_20.Reg_1bit_29.net_1 vdd Reg_32bit_20.Reg_1bit_29.net_2 24 200
| device Reg_32bit_20.Reg_1bit_29.inverter_1.pmos.2 550 200
p Reg_32bit_20.Reg_1bit_29.net_1 vdd Reg_32bit_20.Reg_1bit_29.net_2 24 200
| device Reg_32bit_20.Reg_1bit_29.inverter_1.pmos.3 550 200
p Reg_32bit_20.Reg_1bit_29.net_1 vdd Reg_32bit_20.Reg_1bit_29.net_2 24 200
| device Reg_32bit_20.Reg_1bit_29.inverter_1.pmos.4 550 200
p Reg_32bit_20.Reg_1bit_29.net_1 vdd Reg_32bit_20.Reg_1bit_29.net_2 24 200
| end Reg_32bit_20.Reg_1bit_29.inverter_1
| begin Reg_32bit_20.Reg_1bit_29.inverter_2 290 260
| device Reg_32bit_20.Reg_1bit_29.inverter_2.nmos.1 550 360
n data[29] gnd Reg_32bit_20.Reg_1bit_29.net_3 24 100
| device Reg_32bit_20.Reg_1bit_29.inverter_2.nmos.2 550 360
n data[29] gnd Reg_32bit_20.Reg_1bit_29.net_3 24 100
| device Reg_32bit_20.Reg_1bit_29.inverter_2.nmos.3 550 360
n data[29] gnd Reg_32bit_20.Reg_1bit_29.net_3 24 100
| device Reg_32bit_20.Reg_1bit_29.inverter_2.nmos.4 550 360
n data[29] gnd Reg_32bit_20.Reg_1bit_29.net_3 24 100
| device Reg_32bit_20.Reg_1bit_29.inverter_2.pmos.1 550 200
p data[29] vdd Reg_32bit_20.Reg_1bit_29.net_3 24 200
| device Reg_32bit_20.Reg_1bit_29.inverter_2.pmos.2 550 200
p data[29] vdd Reg_32bit_20.Reg_1bit_29.net_3 24 200
| device Reg_32bit_20.Reg_1bit_29.inverter_2.pmos.3 550 200
p data[29] vdd Reg_32bit_20.Reg_1bit_29.net_3 24 200
| device Reg_32bit_20.Reg_1bit_29.inverter_2.pmos.4 550 200
p data[29] vdd Reg_32bit_20.Reg_1bit_29.net_3 24 200
| end Reg_32bit_20.Reg_1bit_29.inverter_2
| device Reg_32bit_20.Reg_1bit_29.nmos_1 730 230
n inR1[21] Reg_32bit_20.Reg_1bit_29.net_2 out1[29] 24 100
| device Reg_32bit_20.Reg_1bit_29.nmos_2 730 360
n inR2[21] Reg_32bit_20.Reg_1bit_29.net_2 out2[29] 24 100
| end Reg_32bit_20.Reg_1bit_29
| begin Reg_32bit_20.Reg_1bit_30 510 4030
| begin Reg_32bit_20.Reg_1bit_30.inverter 560 210
| device Reg_32bit_20.Reg_1bit_30.inverter.nmos 550 360
n Reg_32bit_20.Reg_1bit_30.net_2 gnd Reg_32bit_20.Reg_1bit_30.net_1 24 100
| device Reg_32bit_20.Reg_1bit_30.inverter.pmos 550 200
p Reg_32bit_20.Reg_1bit_30.net_2 vdd Reg_32bit_20.Reg_1bit_30.net_1 24 200
| end Reg_32bit_20.Reg_1bit_30.inverter
| device Reg_32bit_20.Reg_1bit_30.nmos.1 390 260
n w[21] Reg_32bit_20.Reg_1bit_30.net_3 Reg_32bit_20.Reg_1bit_30.net_1 24 100
| device Reg_32bit_20.Reg_1bit_30.nmos.2 390 260
n w[21] Reg_32bit_20.Reg_1bit_30.net_3 Reg_32bit_20.Reg_1bit_30.net_1 24 100
| device Reg_32bit_20.Reg_1bit_30.nmos.3 390 260
n w[21] Reg_32bit_20.Reg_1bit_30.net_3 Reg_32bit_20.Reg_1bit_30.net_1 24 100
| device Reg_32bit_20.Reg_1bit_30.nmos.4 390 260
n w[21] Reg_32bit_20.Reg_1bit_30.net_3 Reg_32bit_20.Reg_1bit_30.net_1 24 100
| begin Reg_32bit_20.Reg_1bit_30.inverter_1 550 380
| device Reg_32bit_20.Reg_1bit_30.inverter_1.nmos.1 550 360
n Reg_32bit_20.Reg_1bit_30.net_1 gnd Reg_32bit_20.Reg_1bit_30.net_2 24 100
| device Reg_32bit_20.Reg_1bit_30.inverter_1.nmos.2 550 360
n Reg_32bit_20.Reg_1bit_30.net_1 gnd Reg_32bit_20.Reg_1bit_30.net_2 24 100
| device Reg_32bit_20.Reg_1bit_30.inverter_1.nmos.3 550 360
n Reg_32bit_20.Reg_1bit_30.net_1 gnd Reg_32bit_20.Reg_1bit_30.net_2 24 100
| device Reg_32bit_20.Reg_1bit_30.inverter_1.nmos.4 550 360
n Reg_32bit_20.Reg_1bit_30.net_1 gnd Reg_32bit_20.Reg_1bit_30.net_2 24 100
| device Reg_32bit_20.Reg_1bit_30.inverter_1.pmos.1 550 200
p Reg_32bit_20.Reg_1bit_30.net_1 vdd Reg_32bit_20.Reg_1bit_30.net_2 24 200
| device Reg_32bit_20.Reg_1bit_30.inverter_1.pmos.2 550 200
p Reg_32bit_20.Reg_1bit_30.net_1 vdd Reg_32bit_20.Reg_1bit_30.net_2 24 200
| device Reg_32bit_20.Reg_1bit_30.inverter_1.pmos.3 550 200
p Reg_32bit_20.Reg_1bit_30.net_1 vdd Reg_32bit_20.Reg_1bit_30.net_2 24 200
| device Reg_32bit_20.Reg_1bit_30.inverter_1.pmos.4 550 200
p Reg_32bit_20.Reg_1bit_30.net_1 vdd Reg_32bit_20.Reg_1bit_30.net_2 24 200
| end Reg_32bit_20.Reg_1bit_30.inverter_1
| begin Reg_32bit_20.Reg_1bit_30.inverter_2 290 260
| device Reg_32bit_20.Reg_1bit_30.inverter_2.nmos.1 550 360
n data[30] gnd Reg_32bit_20.Reg_1bit_30.net_3 24 100
| device Reg_32bit_20.Reg_1bit_30.inverter_2.nmos.2 550 360
n data[30] gnd Reg_32bit_20.Reg_1bit_30.net_3 24 100
| device Reg_32bit_20.Reg_1bit_30.inverter_2.nmos.3 550 360
n data[30] gnd Reg_32bit_20.Reg_1bit_30.net_3 24 100
| device Reg_32bit_20.Reg_1bit_30.inverter_2.nmos.4 550 360
n data[30] gnd Reg_32bit_20.Reg_1bit_30.net_3 24 100
| device Reg_32bit_20.Reg_1bit_30.inverter_2.pmos.1 550 200
p data[30] vdd Reg_32bit_20.Reg_1bit_30.net_3 24 200
| device Reg_32bit_20.Reg_1bit_30.inverter_2.pmos.2 550 200
p data[30] vdd Reg_32bit_20.Reg_1bit_30.net_3 24 200
| device Reg_32bit_20.Reg_1bit_30.inverter_2.pmos.3 550 200
p data[30] vdd Reg_32bit_20.Reg_1bit_30.net_3 24 200
| device Reg_32bit_20.Reg_1bit_30.inverter_2.pmos.4 550 200
p data[30] vdd Reg_32bit_20.Reg_1bit_30.net_3 24 200
| end Reg_32bit_20.Reg_1bit_30.inverter_2
| device Reg_32bit_20.Reg_1bit_30.nmos_1 730 230
n inR1[21] Reg_32bit_20.Reg_1bit_30.net_2 out1[30] 24 100
| device Reg_32bit_20.Reg_1bit_30.nmos_2 730 360
n inR2[21] Reg_32bit_20.Reg_1bit_30.net_2 out2[30] 24 100
| end Reg_32bit_20.Reg_1bit_30
| begin Reg_32bit_20.Reg_1bit_31 510 4160
| begin Reg_32bit_20.Reg_1bit_31.inverter 560 210
| device Reg_32bit_20.Reg_1bit_31.inverter.nmos 550 360
n Reg_32bit_20.Reg_1bit_31.net_2 gnd Reg_32bit_20.Reg_1bit_31.net_1 24 100
| device Reg_32bit_20.Reg_1bit_31.inverter.pmos 550 200
p Reg_32bit_20.Reg_1bit_31.net_2 vdd Reg_32bit_20.Reg_1bit_31.net_1 24 200
| end Reg_32bit_20.Reg_1bit_31.inverter
| device Reg_32bit_20.Reg_1bit_31.nmos.1 390 260
n w[21] Reg_32bit_20.Reg_1bit_31.net_3 Reg_32bit_20.Reg_1bit_31.net_1 24 100
| device Reg_32bit_20.Reg_1bit_31.nmos.2 390 260
n w[21] Reg_32bit_20.Reg_1bit_31.net_3 Reg_32bit_20.Reg_1bit_31.net_1 24 100
| device Reg_32bit_20.Reg_1bit_31.nmos.3 390 260
n w[21] Reg_32bit_20.Reg_1bit_31.net_3 Reg_32bit_20.Reg_1bit_31.net_1 24 100
| device Reg_32bit_20.Reg_1bit_31.nmos.4 390 260
n w[21] Reg_32bit_20.Reg_1bit_31.net_3 Reg_32bit_20.Reg_1bit_31.net_1 24 100
| begin Reg_32bit_20.Reg_1bit_31.inverter_1 550 380
| device Reg_32bit_20.Reg_1bit_31.inverter_1.nmos.1 550 360
n Reg_32bit_20.Reg_1bit_31.net_1 gnd Reg_32bit_20.Reg_1bit_31.net_2 24 100
| device Reg_32bit_20.Reg_1bit_31.inverter_1.nmos.2 550 360
n Reg_32bit_20.Reg_1bit_31.net_1 gnd Reg_32bit_20.Reg_1bit_31.net_2 24 100
| device Reg_32bit_20.Reg_1bit_31.inverter_1.nmos.3 550 360
n Reg_32bit_20.Reg_1bit_31.net_1 gnd Reg_32bit_20.Reg_1bit_31.net_2 24 100
| device Reg_32bit_20.Reg_1bit_31.inverter_1.nmos.4 550 360
n Reg_32bit_20.Reg_1bit_31.net_1 gnd Reg_32bit_20.Reg_1bit_31.net_2 24 100
| device Reg_32bit_20.Reg_1bit_31.inverter_1.pmos.1 550 200
p Reg_32bit_20.Reg_1bit_31.net_1 vdd Reg_32bit_20.Reg_1bit_31.net_2 24 200
| device Reg_32bit_20.Reg_1bit_31.inverter_1.pmos.2 550 200
p Reg_32bit_20.Reg_1bit_31.net_1 vdd Reg_32bit_20.Reg_1bit_31.net_2 24 200
| device Reg_32bit_20.Reg_1bit_31.inverter_1.pmos.3 550 200
p Reg_32bit_20.Reg_1bit_31.net_1 vdd Reg_32bit_20.Reg_1bit_31.net_2 24 200
| device Reg_32bit_20.Reg_1bit_31.inverter_1.pmos.4 550 200
p Reg_32bit_20.Reg_1bit_31.net_1 vdd Reg_32bit_20.Reg_1bit_31.net_2 24 200
| end Reg_32bit_20.Reg_1bit_31.inverter_1
| begin Reg_32bit_20.Reg_1bit_31.inverter_2 290 260
| device Reg_32bit_20.Reg_1bit_31.inverter_2.nmos.1 550 360
n data[31] gnd Reg_32bit_20.Reg_1bit_31.net_3 24 100
| device Reg_32bit_20.Reg_1bit_31.inverter_2.nmos.2 550 360
n data[31] gnd Reg_32bit_20.Reg_1bit_31.net_3 24 100
| device Reg_32bit_20.Reg_1bit_31.inverter_2.nmos.3 550 360
n data[31] gnd Reg_32bit_20.Reg_1bit_31.net_3 24 100
| device Reg_32bit_20.Reg_1bit_31.inverter_2.nmos.4 550 360
n data[31] gnd Reg_32bit_20.Reg_1bit_31.net_3 24 100
| device Reg_32bit_20.Reg_1bit_31.inverter_2.pmos.1 550 200
p data[31] vdd Reg_32bit_20.Reg_1bit_31.net_3 24 200
| device Reg_32bit_20.Reg_1bit_31.inverter_2.pmos.2 550 200
p data[31] vdd Reg_32bit_20.Reg_1bit_31.net_3 24 200
| device Reg_32bit_20.Reg_1bit_31.inverter_2.pmos.3 550 200
p data[31] vdd Reg_32bit_20.Reg_1bit_31.net_3 24 200
| device Reg_32bit_20.Reg_1bit_31.inverter_2.pmos.4 550 200
p data[31] vdd Reg_32bit_20.Reg_1bit_31.net_3 24 200
| end Reg_32bit_20.Reg_1bit_31.inverter_2
| device Reg_32bit_20.Reg_1bit_31.nmos_1 730 230
n inR1[21] Reg_32bit_20.Reg_1bit_31.net_2 out1[31] 24 100
| device Reg_32bit_20.Reg_1bit_31.nmos_2 730 360
n inR2[21] Reg_32bit_20.Reg_1bit_31.net_2 out2[31] 24 100
| end Reg_32bit_20.Reg_1bit_31
| end Reg_32bit_20
| begin Reg_32bit_21 940 2580
| begin Reg_32bit_21.Reg_1bit 510 100
| begin Reg_32bit_21.Reg_1bit.inverter 560 210
| device Reg_32bit_21.Reg_1bit.inverter.nmos 550 360
n Reg_32bit_21.Reg_1bit.net_2 gnd Reg_32bit_21.Reg_1bit.net_1 24 100
| device Reg_32bit_21.Reg_1bit.inverter.pmos 550 200
p Reg_32bit_21.Reg_1bit.net_2 vdd Reg_32bit_21.Reg_1bit.net_1 24 200
| end Reg_32bit_21.Reg_1bit.inverter
| device Reg_32bit_21.Reg_1bit.nmos.1 390 260
n w[22] Reg_32bit_21.Reg_1bit.net_3 Reg_32bit_21.Reg_1bit.net_1 24 100
| device Reg_32bit_21.Reg_1bit.nmos.2 390 260
n w[22] Reg_32bit_21.Reg_1bit.net_3 Reg_32bit_21.Reg_1bit.net_1 24 100
| device Reg_32bit_21.Reg_1bit.nmos.3 390 260
n w[22] Reg_32bit_21.Reg_1bit.net_3 Reg_32bit_21.Reg_1bit.net_1 24 100
| device Reg_32bit_21.Reg_1bit.nmos.4 390 260
n w[22] Reg_32bit_21.Reg_1bit.net_3 Reg_32bit_21.Reg_1bit.net_1 24 100
| begin Reg_32bit_21.Reg_1bit.inverter_1 550 380
| device Reg_32bit_21.Reg_1bit.inverter_1.nmos.1 550 360
n Reg_32bit_21.Reg_1bit.net_1 gnd Reg_32bit_21.Reg_1bit.net_2 24 100
| device Reg_32bit_21.Reg_1bit.inverter_1.nmos.2 550 360
n Reg_32bit_21.Reg_1bit.net_1 gnd Reg_32bit_21.Reg_1bit.net_2 24 100
| device Reg_32bit_21.Reg_1bit.inverter_1.nmos.3 550 360
n Reg_32bit_21.Reg_1bit.net_1 gnd Reg_32bit_21.Reg_1bit.net_2 24 100
| device Reg_32bit_21.Reg_1bit.inverter_1.nmos.4 550 360
n Reg_32bit_21.Reg_1bit.net_1 gnd Reg_32bit_21.Reg_1bit.net_2 24 100
| device Reg_32bit_21.Reg_1bit.inverter_1.pmos.1 550 200
p Reg_32bit_21.Reg_1bit.net_1 vdd Reg_32bit_21.Reg_1bit.net_2 24 200
| device Reg_32bit_21.Reg_1bit.inverter_1.pmos.2 550 200
p Reg_32bit_21.Reg_1bit.net_1 vdd Reg_32bit_21.Reg_1bit.net_2 24 200
| device Reg_32bit_21.Reg_1bit.inverter_1.pmos.3 550 200
p Reg_32bit_21.Reg_1bit.net_1 vdd Reg_32bit_21.Reg_1bit.net_2 24 200
| device Reg_32bit_21.Reg_1bit.inverter_1.pmos.4 550 200
p Reg_32bit_21.Reg_1bit.net_1 vdd Reg_32bit_21.Reg_1bit.net_2 24 200
| end Reg_32bit_21.Reg_1bit.inverter_1
| begin Reg_32bit_21.Reg_1bit.inverter_2 290 260
| device Reg_32bit_21.Reg_1bit.inverter_2.nmos.1 550 360
n data[0] gnd Reg_32bit_21.Reg_1bit.net_3 24 100
| device Reg_32bit_21.Reg_1bit.inverter_2.nmos.2 550 360
n data[0] gnd Reg_32bit_21.Reg_1bit.net_3 24 100
| device Reg_32bit_21.Reg_1bit.inverter_2.nmos.3 550 360
n data[0] gnd Reg_32bit_21.Reg_1bit.net_3 24 100
| device Reg_32bit_21.Reg_1bit.inverter_2.nmos.4 550 360
n data[0] gnd Reg_32bit_21.Reg_1bit.net_3 24 100
| device Reg_32bit_21.Reg_1bit.inverter_2.pmos.1 550 200
p data[0] vdd Reg_32bit_21.Reg_1bit.net_3 24 200
| device Reg_32bit_21.Reg_1bit.inverter_2.pmos.2 550 200
p data[0] vdd Reg_32bit_21.Reg_1bit.net_3 24 200
| device Reg_32bit_21.Reg_1bit.inverter_2.pmos.3 550 200
p data[0] vdd Reg_32bit_21.Reg_1bit.net_3 24 200
| device Reg_32bit_21.Reg_1bit.inverter_2.pmos.4 550 200
p data[0] vdd Reg_32bit_21.Reg_1bit.net_3 24 200
| end Reg_32bit_21.Reg_1bit.inverter_2
| device Reg_32bit_21.Reg_1bit.nmos_1 730 230
n inR1[22] Reg_32bit_21.Reg_1bit.net_2 out1[0] 24 100
| device Reg_32bit_21.Reg_1bit.nmos_2 730 360
n inR2[22] Reg_32bit_21.Reg_1bit.net_2 out2[0] 24 100
| end Reg_32bit_21.Reg_1bit
| begin Reg_32bit_21.Reg_1bit_1 510 230
| begin Reg_32bit_21.Reg_1bit_1.inverter 560 210
| device Reg_32bit_21.Reg_1bit_1.inverter.nmos 550 360
n Reg_32bit_21.Reg_1bit_1.net_2 gnd Reg_32bit_21.Reg_1bit_1.net_1 24 100
| device Reg_32bit_21.Reg_1bit_1.inverter.pmos 550 200
p Reg_32bit_21.Reg_1bit_1.net_2 vdd Reg_32bit_21.Reg_1bit_1.net_1 24 200
| end Reg_32bit_21.Reg_1bit_1.inverter
| device Reg_32bit_21.Reg_1bit_1.nmos.1 390 260
n w[22] Reg_32bit_21.Reg_1bit_1.net_3 Reg_32bit_21.Reg_1bit_1.net_1 24 100
| device Reg_32bit_21.Reg_1bit_1.nmos.2 390 260
n w[22] Reg_32bit_21.Reg_1bit_1.net_3 Reg_32bit_21.Reg_1bit_1.net_1 24 100
| device Reg_32bit_21.Reg_1bit_1.nmos.3 390 260
n w[22] Reg_32bit_21.Reg_1bit_1.net_3 Reg_32bit_21.Reg_1bit_1.net_1 24 100
| device Reg_32bit_21.Reg_1bit_1.nmos.4 390 260
n w[22] Reg_32bit_21.Reg_1bit_1.net_3 Reg_32bit_21.Reg_1bit_1.net_1 24 100
| begin Reg_32bit_21.Reg_1bit_1.inverter_1 550 380
| device Reg_32bit_21.Reg_1bit_1.inverter_1.nmos.1 550 360
n Reg_32bit_21.Reg_1bit_1.net_1 gnd Reg_32bit_21.Reg_1bit_1.net_2 24 100
| device Reg_32bit_21.Reg_1bit_1.inverter_1.nmos.2 550 360
n Reg_32bit_21.Reg_1bit_1.net_1 gnd Reg_32bit_21.Reg_1bit_1.net_2 24 100
| device Reg_32bit_21.Reg_1bit_1.inverter_1.nmos.3 550 360
n Reg_32bit_21.Reg_1bit_1.net_1 gnd Reg_32bit_21.Reg_1bit_1.net_2 24 100
| device Reg_32bit_21.Reg_1bit_1.inverter_1.nmos.4 550 360
n Reg_32bit_21.Reg_1bit_1.net_1 gnd Reg_32bit_21.Reg_1bit_1.net_2 24 100
| device Reg_32bit_21.Reg_1bit_1.inverter_1.pmos.1 550 200
p Reg_32bit_21.Reg_1bit_1.net_1 vdd Reg_32bit_21.Reg_1bit_1.net_2 24 200
| device Reg_32bit_21.Reg_1bit_1.inverter_1.pmos.2 550 200
p Reg_32bit_21.Reg_1bit_1.net_1 vdd Reg_32bit_21.Reg_1bit_1.net_2 24 200
| device Reg_32bit_21.Reg_1bit_1.inverter_1.pmos.3 550 200
p Reg_32bit_21.Reg_1bit_1.net_1 vdd Reg_32bit_21.Reg_1bit_1.net_2 24 200
| device Reg_32bit_21.Reg_1bit_1.inverter_1.pmos.4 550 200
p Reg_32bit_21.Reg_1bit_1.net_1 vdd Reg_32bit_21.Reg_1bit_1.net_2 24 200
| end Reg_32bit_21.Reg_1bit_1.inverter_1
| begin Reg_32bit_21.Reg_1bit_1.inverter_2 290 260
| device Reg_32bit_21.Reg_1bit_1.inverter_2.nmos.1 550 360
n data[1] gnd Reg_32bit_21.Reg_1bit_1.net_3 24 100
| device Reg_32bit_21.Reg_1bit_1.inverter_2.nmos.2 550 360
n data[1] gnd Reg_32bit_21.Reg_1bit_1.net_3 24 100
| device Reg_32bit_21.Reg_1bit_1.inverter_2.nmos.3 550 360
n data[1] gnd Reg_32bit_21.Reg_1bit_1.net_3 24 100
| device Reg_32bit_21.Reg_1bit_1.inverter_2.nmos.4 550 360
n data[1] gnd Reg_32bit_21.Reg_1bit_1.net_3 24 100
| device Reg_32bit_21.Reg_1bit_1.inverter_2.pmos.1 550 200
p data[1] vdd Reg_32bit_21.Reg_1bit_1.net_3 24 200
| device Reg_32bit_21.Reg_1bit_1.inverter_2.pmos.2 550 200
p data[1] vdd Reg_32bit_21.Reg_1bit_1.net_3 24 200
| device Reg_32bit_21.Reg_1bit_1.inverter_2.pmos.3 550 200
p data[1] vdd Reg_32bit_21.Reg_1bit_1.net_3 24 200
| device Reg_32bit_21.Reg_1bit_1.inverter_2.pmos.4 550 200
p data[1] vdd Reg_32bit_21.Reg_1bit_1.net_3 24 200
| end Reg_32bit_21.Reg_1bit_1.inverter_2
| device Reg_32bit_21.Reg_1bit_1.nmos_1 730 230
n inR1[22] Reg_32bit_21.Reg_1bit_1.net_2 out1[1] 24 100
| device Reg_32bit_21.Reg_1bit_1.nmos_2 730 360
n inR2[22] Reg_32bit_21.Reg_1bit_1.net_2 out2[1] 24 100
| end Reg_32bit_21.Reg_1bit_1
| begin Reg_32bit_21.Reg_1bit_2 510 360
| begin Reg_32bit_21.Reg_1bit_2.inverter 560 210
| device Reg_32bit_21.Reg_1bit_2.inverter.nmos 550 360
n Reg_32bit_21.Reg_1bit_2.net_2 gnd Reg_32bit_21.Reg_1bit_2.net_1 24 100
| device Reg_32bit_21.Reg_1bit_2.inverter.pmos 550 200
p Reg_32bit_21.Reg_1bit_2.net_2 vdd Reg_32bit_21.Reg_1bit_2.net_1 24 200
| end Reg_32bit_21.Reg_1bit_2.inverter
| device Reg_32bit_21.Reg_1bit_2.nmos.1 390 260
n w[22] Reg_32bit_21.Reg_1bit_2.net_3 Reg_32bit_21.Reg_1bit_2.net_1 24 100
| device Reg_32bit_21.Reg_1bit_2.nmos.2 390 260
n w[22] Reg_32bit_21.Reg_1bit_2.net_3 Reg_32bit_21.Reg_1bit_2.net_1 24 100
| device Reg_32bit_21.Reg_1bit_2.nmos.3 390 260
n w[22] Reg_32bit_21.Reg_1bit_2.net_3 Reg_32bit_21.Reg_1bit_2.net_1 24 100
| device Reg_32bit_21.Reg_1bit_2.nmos.4 390 260
n w[22] Reg_32bit_21.Reg_1bit_2.net_3 Reg_32bit_21.Reg_1bit_2.net_1 24 100
| begin Reg_32bit_21.Reg_1bit_2.inverter_1 550 380
| device Reg_32bit_21.Reg_1bit_2.inverter_1.nmos.1 550 360
n Reg_32bit_21.Reg_1bit_2.net_1 gnd Reg_32bit_21.Reg_1bit_2.net_2 24 100
| device Reg_32bit_21.Reg_1bit_2.inverter_1.nmos.2 550 360
n Reg_32bit_21.Reg_1bit_2.net_1 gnd Reg_32bit_21.Reg_1bit_2.net_2 24 100
| device Reg_32bit_21.Reg_1bit_2.inverter_1.nmos.3 550 360
n Reg_32bit_21.Reg_1bit_2.net_1 gnd Reg_32bit_21.Reg_1bit_2.net_2 24 100
| device Reg_32bit_21.Reg_1bit_2.inverter_1.nmos.4 550 360
n Reg_32bit_21.Reg_1bit_2.net_1 gnd Reg_32bit_21.Reg_1bit_2.net_2 24 100
| device Reg_32bit_21.Reg_1bit_2.inverter_1.pmos.1 550 200
p Reg_32bit_21.Reg_1bit_2.net_1 vdd Reg_32bit_21.Reg_1bit_2.net_2 24 200
| device Reg_32bit_21.Reg_1bit_2.inverter_1.pmos.2 550 200
p Reg_32bit_21.Reg_1bit_2.net_1 vdd Reg_32bit_21.Reg_1bit_2.net_2 24 200
| device Reg_32bit_21.Reg_1bit_2.inverter_1.pmos.3 550 200
p Reg_32bit_21.Reg_1bit_2.net_1 vdd Reg_32bit_21.Reg_1bit_2.net_2 24 200
| device Reg_32bit_21.Reg_1bit_2.inverter_1.pmos.4 550 200
p Reg_32bit_21.Reg_1bit_2.net_1 vdd Reg_32bit_21.Reg_1bit_2.net_2 24 200
| end Reg_32bit_21.Reg_1bit_2.inverter_1
| begin Reg_32bit_21.Reg_1bit_2.inverter_2 290 260
| device Reg_32bit_21.Reg_1bit_2.inverter_2.nmos.1 550 360
n data[2] gnd Reg_32bit_21.Reg_1bit_2.net_3 24 100
| device Reg_32bit_21.Reg_1bit_2.inverter_2.nmos.2 550 360
n data[2] gnd Reg_32bit_21.Reg_1bit_2.net_3 24 100
| device Reg_32bit_21.Reg_1bit_2.inverter_2.nmos.3 550 360
n data[2] gnd Reg_32bit_21.Reg_1bit_2.net_3 24 100
| device Reg_32bit_21.Reg_1bit_2.inverter_2.nmos.4 550 360
n data[2] gnd Reg_32bit_21.Reg_1bit_2.net_3 24 100
| device Reg_32bit_21.Reg_1bit_2.inverter_2.pmos.1 550 200
p data[2] vdd Reg_32bit_21.Reg_1bit_2.net_3 24 200
| device Reg_32bit_21.Reg_1bit_2.inverter_2.pmos.2 550 200
p data[2] vdd Reg_32bit_21.Reg_1bit_2.net_3 24 200
| device Reg_32bit_21.Reg_1bit_2.inverter_2.pmos.3 550 200
p data[2] vdd Reg_32bit_21.Reg_1bit_2.net_3 24 200
| device Reg_32bit_21.Reg_1bit_2.inverter_2.pmos.4 550 200
p data[2] vdd Reg_32bit_21.Reg_1bit_2.net_3 24 200
| end Reg_32bit_21.Reg_1bit_2.inverter_2
| device Reg_32bit_21.Reg_1bit_2.nmos_1 730 230
n inR1[22] Reg_32bit_21.Reg_1bit_2.net_2 out1[2] 24 100
| device Reg_32bit_21.Reg_1bit_2.nmos_2 730 360
n inR2[22] Reg_32bit_21.Reg_1bit_2.net_2 out2[2] 24 100
| end Reg_32bit_21.Reg_1bit_2
| begin Reg_32bit_21.Reg_1bit_3 510 490
| begin Reg_32bit_21.Reg_1bit_3.inverter 560 210
| device Reg_32bit_21.Reg_1bit_3.inverter.nmos 550 360
n Reg_32bit_21.Reg_1bit_3.net_2 gnd Reg_32bit_21.Reg_1bit_3.net_1 24 100
| device Reg_32bit_21.Reg_1bit_3.inverter.pmos 550 200
p Reg_32bit_21.Reg_1bit_3.net_2 vdd Reg_32bit_21.Reg_1bit_3.net_1 24 200
| end Reg_32bit_21.Reg_1bit_3.inverter
| device Reg_32bit_21.Reg_1bit_3.nmos.1 390 260
n w[22] Reg_32bit_21.Reg_1bit_3.net_3 Reg_32bit_21.Reg_1bit_3.net_1 24 100
| device Reg_32bit_21.Reg_1bit_3.nmos.2 390 260
n w[22] Reg_32bit_21.Reg_1bit_3.net_3 Reg_32bit_21.Reg_1bit_3.net_1 24 100
| device Reg_32bit_21.Reg_1bit_3.nmos.3 390 260
n w[22] Reg_32bit_21.Reg_1bit_3.net_3 Reg_32bit_21.Reg_1bit_3.net_1 24 100
| device Reg_32bit_21.Reg_1bit_3.nmos.4 390 260
n w[22] Reg_32bit_21.Reg_1bit_3.net_3 Reg_32bit_21.Reg_1bit_3.net_1 24 100
| begin Reg_32bit_21.Reg_1bit_3.inverter_1 550 380
| device Reg_32bit_21.Reg_1bit_3.inverter_1.nmos.1 550 360
n Reg_32bit_21.Reg_1bit_3.net_1 gnd Reg_32bit_21.Reg_1bit_3.net_2 24 100
| device Reg_32bit_21.Reg_1bit_3.inverter_1.nmos.2 550 360
n Reg_32bit_21.Reg_1bit_3.net_1 gnd Reg_32bit_21.Reg_1bit_3.net_2 24 100
| device Reg_32bit_21.Reg_1bit_3.inverter_1.nmos.3 550 360
n Reg_32bit_21.Reg_1bit_3.net_1 gnd Reg_32bit_21.Reg_1bit_3.net_2 24 100
| device Reg_32bit_21.Reg_1bit_3.inverter_1.nmos.4 550 360
n Reg_32bit_21.Reg_1bit_3.net_1 gnd Reg_32bit_21.Reg_1bit_3.net_2 24 100
| device Reg_32bit_21.Reg_1bit_3.inverter_1.pmos.1 550 200
p Reg_32bit_21.Reg_1bit_3.net_1 vdd Reg_32bit_21.Reg_1bit_3.net_2 24 200
| device Reg_32bit_21.Reg_1bit_3.inverter_1.pmos.2 550 200
p Reg_32bit_21.Reg_1bit_3.net_1 vdd Reg_32bit_21.Reg_1bit_3.net_2 24 200
| device Reg_32bit_21.Reg_1bit_3.inverter_1.pmos.3 550 200
p Reg_32bit_21.Reg_1bit_3.net_1 vdd Reg_32bit_21.Reg_1bit_3.net_2 24 200
| device Reg_32bit_21.Reg_1bit_3.inverter_1.pmos.4 550 200
p Reg_32bit_21.Reg_1bit_3.net_1 vdd Reg_32bit_21.Reg_1bit_3.net_2 24 200
| end Reg_32bit_21.Reg_1bit_3.inverter_1
| begin Reg_32bit_21.Reg_1bit_3.inverter_2 290 260
| device Reg_32bit_21.Reg_1bit_3.inverter_2.nmos.1 550 360
n data[3] gnd Reg_32bit_21.Reg_1bit_3.net_3 24 100
| device Reg_32bit_21.Reg_1bit_3.inverter_2.nmos.2 550 360
n data[3] gnd Reg_32bit_21.Reg_1bit_3.net_3 24 100
| device Reg_32bit_21.Reg_1bit_3.inverter_2.nmos.3 550 360
n data[3] gnd Reg_32bit_21.Reg_1bit_3.net_3 24 100
| device Reg_32bit_21.Reg_1bit_3.inverter_2.nmos.4 550 360
n data[3] gnd Reg_32bit_21.Reg_1bit_3.net_3 24 100
| device Reg_32bit_21.Reg_1bit_3.inverter_2.pmos.1 550 200
p data[3] vdd Reg_32bit_21.Reg_1bit_3.net_3 24 200
| device Reg_32bit_21.Reg_1bit_3.inverter_2.pmos.2 550 200
p data[3] vdd Reg_32bit_21.Reg_1bit_3.net_3 24 200
| device Reg_32bit_21.Reg_1bit_3.inverter_2.pmos.3 550 200
p data[3] vdd Reg_32bit_21.Reg_1bit_3.net_3 24 200
| device Reg_32bit_21.Reg_1bit_3.inverter_2.pmos.4 550 200
p data[3] vdd Reg_32bit_21.Reg_1bit_3.net_3 24 200
| end Reg_32bit_21.Reg_1bit_3.inverter_2
| device Reg_32bit_21.Reg_1bit_3.nmos_1 730 230
n inR1[22] Reg_32bit_21.Reg_1bit_3.net_2 out1[3] 24 100
| device Reg_32bit_21.Reg_1bit_3.nmos_2 730 360
n inR2[22] Reg_32bit_21.Reg_1bit_3.net_2 out2[3] 24 100
| end Reg_32bit_21.Reg_1bit_3
| begin Reg_32bit_21.Reg_1bit_4 510 620
| begin Reg_32bit_21.Reg_1bit_4.inverter 560 210
| device Reg_32bit_21.Reg_1bit_4.inverter.nmos 550 360
n Reg_32bit_21.Reg_1bit_4.net_2 gnd Reg_32bit_21.Reg_1bit_4.net_1 24 100
| device Reg_32bit_21.Reg_1bit_4.inverter.pmos 550 200
p Reg_32bit_21.Reg_1bit_4.net_2 vdd Reg_32bit_21.Reg_1bit_4.net_1 24 200
| end Reg_32bit_21.Reg_1bit_4.inverter
| device Reg_32bit_21.Reg_1bit_4.nmos.1 390 260
n w[22] Reg_32bit_21.Reg_1bit_4.net_3 Reg_32bit_21.Reg_1bit_4.net_1 24 100
| device Reg_32bit_21.Reg_1bit_4.nmos.2 390 260
n w[22] Reg_32bit_21.Reg_1bit_4.net_3 Reg_32bit_21.Reg_1bit_4.net_1 24 100
| device Reg_32bit_21.Reg_1bit_4.nmos.3 390 260
n w[22] Reg_32bit_21.Reg_1bit_4.net_3 Reg_32bit_21.Reg_1bit_4.net_1 24 100
| device Reg_32bit_21.Reg_1bit_4.nmos.4 390 260
n w[22] Reg_32bit_21.Reg_1bit_4.net_3 Reg_32bit_21.Reg_1bit_4.net_1 24 100
| begin Reg_32bit_21.Reg_1bit_4.inverter_1 550 380
| device Reg_32bit_21.Reg_1bit_4.inverter_1.nmos.1 550 360
n Reg_32bit_21.Reg_1bit_4.net_1 gnd Reg_32bit_21.Reg_1bit_4.net_2 24 100
| device Reg_32bit_21.Reg_1bit_4.inverter_1.nmos.2 550 360
n Reg_32bit_21.Reg_1bit_4.net_1 gnd Reg_32bit_21.Reg_1bit_4.net_2 24 100
| device Reg_32bit_21.Reg_1bit_4.inverter_1.nmos.3 550 360
n Reg_32bit_21.Reg_1bit_4.net_1 gnd Reg_32bit_21.Reg_1bit_4.net_2 24 100
| device Reg_32bit_21.Reg_1bit_4.inverter_1.nmos.4 550 360
n Reg_32bit_21.Reg_1bit_4.net_1 gnd Reg_32bit_21.Reg_1bit_4.net_2 24 100
| device Reg_32bit_21.Reg_1bit_4.inverter_1.pmos.1 550 200
p Reg_32bit_21.Reg_1bit_4.net_1 vdd Reg_32bit_21.Reg_1bit_4.net_2 24 200
| device Reg_32bit_21.Reg_1bit_4.inverter_1.pmos.2 550 200
p Reg_32bit_21.Reg_1bit_4.net_1 vdd Reg_32bit_21.Reg_1bit_4.net_2 24 200
| device Reg_32bit_21.Reg_1bit_4.inverter_1.pmos.3 550 200
p Reg_32bit_21.Reg_1bit_4.net_1 vdd Reg_32bit_21.Reg_1bit_4.net_2 24 200
| device Reg_32bit_21.Reg_1bit_4.inverter_1.pmos.4 550 200
p Reg_32bit_21.Reg_1bit_4.net_1 vdd Reg_32bit_21.Reg_1bit_4.net_2 24 200
| end Reg_32bit_21.Reg_1bit_4.inverter_1
| begin Reg_32bit_21.Reg_1bit_4.inverter_2 290 260
| device Reg_32bit_21.Reg_1bit_4.inverter_2.nmos.1 550 360
n data[4] gnd Reg_32bit_21.Reg_1bit_4.net_3 24 100
| device Reg_32bit_21.Reg_1bit_4.inverter_2.nmos.2 550 360
n data[4] gnd Reg_32bit_21.Reg_1bit_4.net_3 24 100
| device Reg_32bit_21.Reg_1bit_4.inverter_2.nmos.3 550 360
n data[4] gnd Reg_32bit_21.Reg_1bit_4.net_3 24 100
| device Reg_32bit_21.Reg_1bit_4.inverter_2.nmos.4 550 360
n data[4] gnd Reg_32bit_21.Reg_1bit_4.net_3 24 100
| device Reg_32bit_21.Reg_1bit_4.inverter_2.pmos.1 550 200
p data[4] vdd Reg_32bit_21.Reg_1bit_4.net_3 24 200
| device Reg_32bit_21.Reg_1bit_4.inverter_2.pmos.2 550 200
p data[4] vdd Reg_32bit_21.Reg_1bit_4.net_3 24 200
| device Reg_32bit_21.Reg_1bit_4.inverter_2.pmos.3 550 200
p data[4] vdd Reg_32bit_21.Reg_1bit_4.net_3 24 200
| device Reg_32bit_21.Reg_1bit_4.inverter_2.pmos.4 550 200
p data[4] vdd Reg_32bit_21.Reg_1bit_4.net_3 24 200
| end Reg_32bit_21.Reg_1bit_4.inverter_2
| device Reg_32bit_21.Reg_1bit_4.nmos_1 730 230
n inR1[22] Reg_32bit_21.Reg_1bit_4.net_2 out1[4] 24 100
| device Reg_32bit_21.Reg_1bit_4.nmos_2 730 360
n inR2[22] Reg_32bit_21.Reg_1bit_4.net_2 out2[4] 24 100
| end Reg_32bit_21.Reg_1bit_4
| begin Reg_32bit_21.Reg_1bit_5 510 750
| begin Reg_32bit_21.Reg_1bit_5.inverter 560 210
| device Reg_32bit_21.Reg_1bit_5.inverter.nmos 550 360
n Reg_32bit_21.Reg_1bit_5.net_2 gnd Reg_32bit_21.Reg_1bit_5.net_1 24 100
| device Reg_32bit_21.Reg_1bit_5.inverter.pmos 550 200
p Reg_32bit_21.Reg_1bit_5.net_2 vdd Reg_32bit_21.Reg_1bit_5.net_1 24 200
| end Reg_32bit_21.Reg_1bit_5.inverter
| device Reg_32bit_21.Reg_1bit_5.nmos.1 390 260
n w[22] Reg_32bit_21.Reg_1bit_5.net_3 Reg_32bit_21.Reg_1bit_5.net_1 24 100
| device Reg_32bit_21.Reg_1bit_5.nmos.2 390 260
n w[22] Reg_32bit_21.Reg_1bit_5.net_3 Reg_32bit_21.Reg_1bit_5.net_1 24 100
| device Reg_32bit_21.Reg_1bit_5.nmos.3 390 260
n w[22] Reg_32bit_21.Reg_1bit_5.net_3 Reg_32bit_21.Reg_1bit_5.net_1 24 100
| device Reg_32bit_21.Reg_1bit_5.nmos.4 390 260
n w[22] Reg_32bit_21.Reg_1bit_5.net_3 Reg_32bit_21.Reg_1bit_5.net_1 24 100
| begin Reg_32bit_21.Reg_1bit_5.inverter_1 550 380
| device Reg_32bit_21.Reg_1bit_5.inverter_1.nmos.1 550 360
n Reg_32bit_21.Reg_1bit_5.net_1 gnd Reg_32bit_21.Reg_1bit_5.net_2 24 100
| device Reg_32bit_21.Reg_1bit_5.inverter_1.nmos.2 550 360
n Reg_32bit_21.Reg_1bit_5.net_1 gnd Reg_32bit_21.Reg_1bit_5.net_2 24 100
| device Reg_32bit_21.Reg_1bit_5.inverter_1.nmos.3 550 360
n Reg_32bit_21.Reg_1bit_5.net_1 gnd Reg_32bit_21.Reg_1bit_5.net_2 24 100
| device Reg_32bit_21.Reg_1bit_5.inverter_1.nmos.4 550 360
n Reg_32bit_21.Reg_1bit_5.net_1 gnd Reg_32bit_21.Reg_1bit_5.net_2 24 100
| device Reg_32bit_21.Reg_1bit_5.inverter_1.pmos.1 550 200
p Reg_32bit_21.Reg_1bit_5.net_1 vdd Reg_32bit_21.Reg_1bit_5.net_2 24 200
| device Reg_32bit_21.Reg_1bit_5.inverter_1.pmos.2 550 200
p Reg_32bit_21.Reg_1bit_5.net_1 vdd Reg_32bit_21.Reg_1bit_5.net_2 24 200
| device Reg_32bit_21.Reg_1bit_5.inverter_1.pmos.3 550 200
p Reg_32bit_21.Reg_1bit_5.net_1 vdd Reg_32bit_21.Reg_1bit_5.net_2 24 200
| device Reg_32bit_21.Reg_1bit_5.inverter_1.pmos.4 550 200
p Reg_32bit_21.Reg_1bit_5.net_1 vdd Reg_32bit_21.Reg_1bit_5.net_2 24 200
| end Reg_32bit_21.Reg_1bit_5.inverter_1
| begin Reg_32bit_21.Reg_1bit_5.inverter_2 290 260
| device Reg_32bit_21.Reg_1bit_5.inverter_2.nmos.1 550 360
n data[5] gnd Reg_32bit_21.Reg_1bit_5.net_3 24 100
| device Reg_32bit_21.Reg_1bit_5.inverter_2.nmos.2 550 360
n data[5] gnd Reg_32bit_21.Reg_1bit_5.net_3 24 100
| device Reg_32bit_21.Reg_1bit_5.inverter_2.nmos.3 550 360
n data[5] gnd Reg_32bit_21.Reg_1bit_5.net_3 24 100
| device Reg_32bit_21.Reg_1bit_5.inverter_2.nmos.4 550 360
n data[5] gnd Reg_32bit_21.Reg_1bit_5.net_3 24 100
| device Reg_32bit_21.Reg_1bit_5.inverter_2.pmos.1 550 200
p data[5] vdd Reg_32bit_21.Reg_1bit_5.net_3 24 200
| device Reg_32bit_21.Reg_1bit_5.inverter_2.pmos.2 550 200
p data[5] vdd Reg_32bit_21.Reg_1bit_5.net_3 24 200
| device Reg_32bit_21.Reg_1bit_5.inverter_2.pmos.3 550 200
p data[5] vdd Reg_32bit_21.Reg_1bit_5.net_3 24 200
| device Reg_32bit_21.Reg_1bit_5.inverter_2.pmos.4 550 200
p data[5] vdd Reg_32bit_21.Reg_1bit_5.net_3 24 200
| end Reg_32bit_21.Reg_1bit_5.inverter_2
| device Reg_32bit_21.Reg_1bit_5.nmos_1 730 230
n inR1[22] Reg_32bit_21.Reg_1bit_5.net_2 out1[5] 24 100
| device Reg_32bit_21.Reg_1bit_5.nmos_2 730 360
n inR2[22] Reg_32bit_21.Reg_1bit_5.net_2 out2[5] 24 100
| end Reg_32bit_21.Reg_1bit_5
| begin Reg_32bit_21.Reg_1bit_6 510 880
| begin Reg_32bit_21.Reg_1bit_6.inverter 560 210
| device Reg_32bit_21.Reg_1bit_6.inverter.nmos 550 360
n Reg_32bit_21.Reg_1bit_6.net_2 gnd Reg_32bit_21.Reg_1bit_6.net_1 24 100
| device Reg_32bit_21.Reg_1bit_6.inverter.pmos 550 200
p Reg_32bit_21.Reg_1bit_6.net_2 vdd Reg_32bit_21.Reg_1bit_6.net_1 24 200
| end Reg_32bit_21.Reg_1bit_6.inverter
| device Reg_32bit_21.Reg_1bit_6.nmos.1 390 260
n w[22] Reg_32bit_21.Reg_1bit_6.net_3 Reg_32bit_21.Reg_1bit_6.net_1 24 100
| device Reg_32bit_21.Reg_1bit_6.nmos.2 390 260
n w[22] Reg_32bit_21.Reg_1bit_6.net_3 Reg_32bit_21.Reg_1bit_6.net_1 24 100
| device Reg_32bit_21.Reg_1bit_6.nmos.3 390 260
n w[22] Reg_32bit_21.Reg_1bit_6.net_3 Reg_32bit_21.Reg_1bit_6.net_1 24 100
| device Reg_32bit_21.Reg_1bit_6.nmos.4 390 260
n w[22] Reg_32bit_21.Reg_1bit_6.net_3 Reg_32bit_21.Reg_1bit_6.net_1 24 100
| begin Reg_32bit_21.Reg_1bit_6.inverter_1 550 380
| device Reg_32bit_21.Reg_1bit_6.inverter_1.nmos.1 550 360
n Reg_32bit_21.Reg_1bit_6.net_1 gnd Reg_32bit_21.Reg_1bit_6.net_2 24 100
| device Reg_32bit_21.Reg_1bit_6.inverter_1.nmos.2 550 360
n Reg_32bit_21.Reg_1bit_6.net_1 gnd Reg_32bit_21.Reg_1bit_6.net_2 24 100
| device Reg_32bit_21.Reg_1bit_6.inverter_1.nmos.3 550 360
n Reg_32bit_21.Reg_1bit_6.net_1 gnd Reg_32bit_21.Reg_1bit_6.net_2 24 100
| device Reg_32bit_21.Reg_1bit_6.inverter_1.nmos.4 550 360
n Reg_32bit_21.Reg_1bit_6.net_1 gnd Reg_32bit_21.Reg_1bit_6.net_2 24 100
| device Reg_32bit_21.Reg_1bit_6.inverter_1.pmos.1 550 200
p Reg_32bit_21.Reg_1bit_6.net_1 vdd Reg_32bit_21.Reg_1bit_6.net_2 24 200
| device Reg_32bit_21.Reg_1bit_6.inverter_1.pmos.2 550 200
p Reg_32bit_21.Reg_1bit_6.net_1 vdd Reg_32bit_21.Reg_1bit_6.net_2 24 200
| device Reg_32bit_21.Reg_1bit_6.inverter_1.pmos.3 550 200
p Reg_32bit_21.Reg_1bit_6.net_1 vdd Reg_32bit_21.Reg_1bit_6.net_2 24 200
| device Reg_32bit_21.Reg_1bit_6.inverter_1.pmos.4 550 200
p Reg_32bit_21.Reg_1bit_6.net_1 vdd Reg_32bit_21.Reg_1bit_6.net_2 24 200
| end Reg_32bit_21.Reg_1bit_6.inverter_1
| begin Reg_32bit_21.Reg_1bit_6.inverter_2 290 260
| device Reg_32bit_21.Reg_1bit_6.inverter_2.nmos.1 550 360
n data[6] gnd Reg_32bit_21.Reg_1bit_6.net_3 24 100
| device Reg_32bit_21.Reg_1bit_6.inverter_2.nmos.2 550 360
n data[6] gnd Reg_32bit_21.Reg_1bit_6.net_3 24 100
| device Reg_32bit_21.Reg_1bit_6.inverter_2.nmos.3 550 360
n data[6] gnd Reg_32bit_21.Reg_1bit_6.net_3 24 100
| device Reg_32bit_21.Reg_1bit_6.inverter_2.nmos.4 550 360
n data[6] gnd Reg_32bit_21.Reg_1bit_6.net_3 24 100
| device Reg_32bit_21.Reg_1bit_6.inverter_2.pmos.1 550 200
p data[6] vdd Reg_32bit_21.Reg_1bit_6.net_3 24 200
| device Reg_32bit_21.Reg_1bit_6.inverter_2.pmos.2 550 200
p data[6] vdd Reg_32bit_21.Reg_1bit_6.net_3 24 200
| device Reg_32bit_21.Reg_1bit_6.inverter_2.pmos.3 550 200
p data[6] vdd Reg_32bit_21.Reg_1bit_6.net_3 24 200
| device Reg_32bit_21.Reg_1bit_6.inverter_2.pmos.4 550 200
p data[6] vdd Reg_32bit_21.Reg_1bit_6.net_3 24 200
| end Reg_32bit_21.Reg_1bit_6.inverter_2
| device Reg_32bit_21.Reg_1bit_6.nmos_1 730 230
n inR1[22] Reg_32bit_21.Reg_1bit_6.net_2 out1[6] 24 100
| device Reg_32bit_21.Reg_1bit_6.nmos_2 730 360
n inR2[22] Reg_32bit_21.Reg_1bit_6.net_2 out2[6] 24 100
| end Reg_32bit_21.Reg_1bit_6
| begin Reg_32bit_21.Reg_1bit_7 510 1010
| begin Reg_32bit_21.Reg_1bit_7.inverter 560 210
| device Reg_32bit_21.Reg_1bit_7.inverter.nmos 550 360
n Reg_32bit_21.Reg_1bit_7.net_2 gnd Reg_32bit_21.Reg_1bit_7.net_1 24 100
| device Reg_32bit_21.Reg_1bit_7.inverter.pmos 550 200
p Reg_32bit_21.Reg_1bit_7.net_2 vdd Reg_32bit_21.Reg_1bit_7.net_1 24 200
| end Reg_32bit_21.Reg_1bit_7.inverter
| device Reg_32bit_21.Reg_1bit_7.nmos.1 390 260
n w[22] Reg_32bit_21.Reg_1bit_7.net_3 Reg_32bit_21.Reg_1bit_7.net_1 24 100
| device Reg_32bit_21.Reg_1bit_7.nmos.2 390 260
n w[22] Reg_32bit_21.Reg_1bit_7.net_3 Reg_32bit_21.Reg_1bit_7.net_1 24 100
| device Reg_32bit_21.Reg_1bit_7.nmos.3 390 260
n w[22] Reg_32bit_21.Reg_1bit_7.net_3 Reg_32bit_21.Reg_1bit_7.net_1 24 100
| device Reg_32bit_21.Reg_1bit_7.nmos.4 390 260
n w[22] Reg_32bit_21.Reg_1bit_7.net_3 Reg_32bit_21.Reg_1bit_7.net_1 24 100
| begin Reg_32bit_21.Reg_1bit_7.inverter_1 550 380
| device Reg_32bit_21.Reg_1bit_7.inverter_1.nmos.1 550 360
n Reg_32bit_21.Reg_1bit_7.net_1 gnd Reg_32bit_21.Reg_1bit_7.net_2 24 100
| device Reg_32bit_21.Reg_1bit_7.inverter_1.nmos.2 550 360
n Reg_32bit_21.Reg_1bit_7.net_1 gnd Reg_32bit_21.Reg_1bit_7.net_2 24 100
| device Reg_32bit_21.Reg_1bit_7.inverter_1.nmos.3 550 360
n Reg_32bit_21.Reg_1bit_7.net_1 gnd Reg_32bit_21.Reg_1bit_7.net_2 24 100
| device Reg_32bit_21.Reg_1bit_7.inverter_1.nmos.4 550 360
n Reg_32bit_21.Reg_1bit_7.net_1 gnd Reg_32bit_21.Reg_1bit_7.net_2 24 100
| device Reg_32bit_21.Reg_1bit_7.inverter_1.pmos.1 550 200
p Reg_32bit_21.Reg_1bit_7.net_1 vdd Reg_32bit_21.Reg_1bit_7.net_2 24 200
| device Reg_32bit_21.Reg_1bit_7.inverter_1.pmos.2 550 200
p Reg_32bit_21.Reg_1bit_7.net_1 vdd Reg_32bit_21.Reg_1bit_7.net_2 24 200
| device Reg_32bit_21.Reg_1bit_7.inverter_1.pmos.3 550 200
p Reg_32bit_21.Reg_1bit_7.net_1 vdd Reg_32bit_21.Reg_1bit_7.net_2 24 200
| device Reg_32bit_21.Reg_1bit_7.inverter_1.pmos.4 550 200
p Reg_32bit_21.Reg_1bit_7.net_1 vdd Reg_32bit_21.Reg_1bit_7.net_2 24 200
| end Reg_32bit_21.Reg_1bit_7.inverter_1
| begin Reg_32bit_21.Reg_1bit_7.inverter_2 290 260
| device Reg_32bit_21.Reg_1bit_7.inverter_2.nmos.1 550 360
n data[7] gnd Reg_32bit_21.Reg_1bit_7.net_3 24 100
| device Reg_32bit_21.Reg_1bit_7.inverter_2.nmos.2 550 360
n data[7] gnd Reg_32bit_21.Reg_1bit_7.net_3 24 100
| device Reg_32bit_21.Reg_1bit_7.inverter_2.nmos.3 550 360
n data[7] gnd Reg_32bit_21.Reg_1bit_7.net_3 24 100
| device Reg_32bit_21.Reg_1bit_7.inverter_2.nmos.4 550 360
n data[7] gnd Reg_32bit_21.Reg_1bit_7.net_3 24 100
| device Reg_32bit_21.Reg_1bit_7.inverter_2.pmos.1 550 200
p data[7] vdd Reg_32bit_21.Reg_1bit_7.net_3 24 200
| device Reg_32bit_21.Reg_1bit_7.inverter_2.pmos.2 550 200
p data[7] vdd Reg_32bit_21.Reg_1bit_7.net_3 24 200
| device Reg_32bit_21.Reg_1bit_7.inverter_2.pmos.3 550 200
p data[7] vdd Reg_32bit_21.Reg_1bit_7.net_3 24 200
| device Reg_32bit_21.Reg_1bit_7.inverter_2.pmos.4 550 200
p data[7] vdd Reg_32bit_21.Reg_1bit_7.net_3 24 200
| end Reg_32bit_21.Reg_1bit_7.inverter_2
| device Reg_32bit_21.Reg_1bit_7.nmos_1 730 230
n inR1[22] Reg_32bit_21.Reg_1bit_7.net_2 out1[7] 24 100
| device Reg_32bit_21.Reg_1bit_7.nmos_2 730 360
n inR2[22] Reg_32bit_21.Reg_1bit_7.net_2 out2[7] 24 100
| end Reg_32bit_21.Reg_1bit_7
| begin Reg_32bit_21.Reg_1bit_8 510 1150
| begin Reg_32bit_21.Reg_1bit_8.inverter 560 210
| device Reg_32bit_21.Reg_1bit_8.inverter.nmos 550 360
n Reg_32bit_21.Reg_1bit_8.net_2 gnd Reg_32bit_21.Reg_1bit_8.net_1 24 100
| device Reg_32bit_21.Reg_1bit_8.inverter.pmos 550 200
p Reg_32bit_21.Reg_1bit_8.net_2 vdd Reg_32bit_21.Reg_1bit_8.net_1 24 200
| end Reg_32bit_21.Reg_1bit_8.inverter
| device Reg_32bit_21.Reg_1bit_8.nmos.1 390 260
n w[22] Reg_32bit_21.Reg_1bit_8.net_3 Reg_32bit_21.Reg_1bit_8.net_1 24 100
| device Reg_32bit_21.Reg_1bit_8.nmos.2 390 260
n w[22] Reg_32bit_21.Reg_1bit_8.net_3 Reg_32bit_21.Reg_1bit_8.net_1 24 100
| device Reg_32bit_21.Reg_1bit_8.nmos.3 390 260
n w[22] Reg_32bit_21.Reg_1bit_8.net_3 Reg_32bit_21.Reg_1bit_8.net_1 24 100
| device Reg_32bit_21.Reg_1bit_8.nmos.4 390 260
n w[22] Reg_32bit_21.Reg_1bit_8.net_3 Reg_32bit_21.Reg_1bit_8.net_1 24 100
| begin Reg_32bit_21.Reg_1bit_8.inverter_1 550 380
| device Reg_32bit_21.Reg_1bit_8.inverter_1.nmos.1 550 360
n Reg_32bit_21.Reg_1bit_8.net_1 gnd Reg_32bit_21.Reg_1bit_8.net_2 24 100
| device Reg_32bit_21.Reg_1bit_8.inverter_1.nmos.2 550 360
n Reg_32bit_21.Reg_1bit_8.net_1 gnd Reg_32bit_21.Reg_1bit_8.net_2 24 100
| device Reg_32bit_21.Reg_1bit_8.inverter_1.nmos.3 550 360
n Reg_32bit_21.Reg_1bit_8.net_1 gnd Reg_32bit_21.Reg_1bit_8.net_2 24 100
| device Reg_32bit_21.Reg_1bit_8.inverter_1.nmos.4 550 360
n Reg_32bit_21.Reg_1bit_8.net_1 gnd Reg_32bit_21.Reg_1bit_8.net_2 24 100
| device Reg_32bit_21.Reg_1bit_8.inverter_1.pmos.1 550 200
p Reg_32bit_21.Reg_1bit_8.net_1 vdd Reg_32bit_21.Reg_1bit_8.net_2 24 200
| device Reg_32bit_21.Reg_1bit_8.inverter_1.pmos.2 550 200
p Reg_32bit_21.Reg_1bit_8.net_1 vdd Reg_32bit_21.Reg_1bit_8.net_2 24 200
| device Reg_32bit_21.Reg_1bit_8.inverter_1.pmos.3 550 200
p Reg_32bit_21.Reg_1bit_8.net_1 vdd Reg_32bit_21.Reg_1bit_8.net_2 24 200
| device Reg_32bit_21.Reg_1bit_8.inverter_1.pmos.4 550 200
p Reg_32bit_21.Reg_1bit_8.net_1 vdd Reg_32bit_21.Reg_1bit_8.net_2 24 200
| end Reg_32bit_21.Reg_1bit_8.inverter_1
| begin Reg_32bit_21.Reg_1bit_8.inverter_2 290 260
| device Reg_32bit_21.Reg_1bit_8.inverter_2.nmos.1 550 360
n data[8] gnd Reg_32bit_21.Reg_1bit_8.net_3 24 100
| device Reg_32bit_21.Reg_1bit_8.inverter_2.nmos.2 550 360
n data[8] gnd Reg_32bit_21.Reg_1bit_8.net_3 24 100
| device Reg_32bit_21.Reg_1bit_8.inverter_2.nmos.3 550 360
n data[8] gnd Reg_32bit_21.Reg_1bit_8.net_3 24 100
| device Reg_32bit_21.Reg_1bit_8.inverter_2.nmos.4 550 360
n data[8] gnd Reg_32bit_21.Reg_1bit_8.net_3 24 100
| device Reg_32bit_21.Reg_1bit_8.inverter_2.pmos.1 550 200
p data[8] vdd Reg_32bit_21.Reg_1bit_8.net_3 24 200
| device Reg_32bit_21.Reg_1bit_8.inverter_2.pmos.2 550 200
p data[8] vdd Reg_32bit_21.Reg_1bit_8.net_3 24 200
| device Reg_32bit_21.Reg_1bit_8.inverter_2.pmos.3 550 200
p data[8] vdd Reg_32bit_21.Reg_1bit_8.net_3 24 200
| device Reg_32bit_21.Reg_1bit_8.inverter_2.pmos.4 550 200
p data[8] vdd Reg_32bit_21.Reg_1bit_8.net_3 24 200
| end Reg_32bit_21.Reg_1bit_8.inverter_2
| device Reg_32bit_21.Reg_1bit_8.nmos_1 730 230
n inR1[22] Reg_32bit_21.Reg_1bit_8.net_2 out1[8] 24 100
| device Reg_32bit_21.Reg_1bit_8.nmos_2 730 360
n inR2[22] Reg_32bit_21.Reg_1bit_8.net_2 out2[8] 24 100
| end Reg_32bit_21.Reg_1bit_8
| begin Reg_32bit_21.Reg_1bit_9 510 1280
| begin Reg_32bit_21.Reg_1bit_9.inverter 560 210
| device Reg_32bit_21.Reg_1bit_9.inverter.nmos 550 360
n Reg_32bit_21.Reg_1bit_9.net_2 gnd Reg_32bit_21.Reg_1bit_9.net_1 24 100
| device Reg_32bit_21.Reg_1bit_9.inverter.pmos 550 200
p Reg_32bit_21.Reg_1bit_9.net_2 vdd Reg_32bit_21.Reg_1bit_9.net_1 24 200
| end Reg_32bit_21.Reg_1bit_9.inverter
| device Reg_32bit_21.Reg_1bit_9.nmos.1 390 260
n w[22] Reg_32bit_21.Reg_1bit_9.net_3 Reg_32bit_21.Reg_1bit_9.net_1 24 100
| device Reg_32bit_21.Reg_1bit_9.nmos.2 390 260
n w[22] Reg_32bit_21.Reg_1bit_9.net_3 Reg_32bit_21.Reg_1bit_9.net_1 24 100
| device Reg_32bit_21.Reg_1bit_9.nmos.3 390 260
n w[22] Reg_32bit_21.Reg_1bit_9.net_3 Reg_32bit_21.Reg_1bit_9.net_1 24 100
| device Reg_32bit_21.Reg_1bit_9.nmos.4 390 260
n w[22] Reg_32bit_21.Reg_1bit_9.net_3 Reg_32bit_21.Reg_1bit_9.net_1 24 100
| begin Reg_32bit_21.Reg_1bit_9.inverter_1 550 380
| device Reg_32bit_21.Reg_1bit_9.inverter_1.nmos.1 550 360
n Reg_32bit_21.Reg_1bit_9.net_1 gnd Reg_32bit_21.Reg_1bit_9.net_2 24 100
| device Reg_32bit_21.Reg_1bit_9.inverter_1.nmos.2 550 360
n Reg_32bit_21.Reg_1bit_9.net_1 gnd Reg_32bit_21.Reg_1bit_9.net_2 24 100
| device Reg_32bit_21.Reg_1bit_9.inverter_1.nmos.3 550 360
n Reg_32bit_21.Reg_1bit_9.net_1 gnd Reg_32bit_21.Reg_1bit_9.net_2 24 100
| device Reg_32bit_21.Reg_1bit_9.inverter_1.nmos.4 550 360
n Reg_32bit_21.Reg_1bit_9.net_1 gnd Reg_32bit_21.Reg_1bit_9.net_2 24 100
| device Reg_32bit_21.Reg_1bit_9.inverter_1.pmos.1 550 200
p Reg_32bit_21.Reg_1bit_9.net_1 vdd Reg_32bit_21.Reg_1bit_9.net_2 24 200
| device Reg_32bit_21.Reg_1bit_9.inverter_1.pmos.2 550 200
p Reg_32bit_21.Reg_1bit_9.net_1 vdd Reg_32bit_21.Reg_1bit_9.net_2 24 200
| device Reg_32bit_21.Reg_1bit_9.inverter_1.pmos.3 550 200
p Reg_32bit_21.Reg_1bit_9.net_1 vdd Reg_32bit_21.Reg_1bit_9.net_2 24 200
| device Reg_32bit_21.Reg_1bit_9.inverter_1.pmos.4 550 200
p Reg_32bit_21.Reg_1bit_9.net_1 vdd Reg_32bit_21.Reg_1bit_9.net_2 24 200
| end Reg_32bit_21.Reg_1bit_9.inverter_1
| begin Reg_32bit_21.Reg_1bit_9.inverter_2 290 260
| device Reg_32bit_21.Reg_1bit_9.inverter_2.nmos.1 550 360
n data[9] gnd Reg_32bit_21.Reg_1bit_9.net_3 24 100
| device Reg_32bit_21.Reg_1bit_9.inverter_2.nmos.2 550 360
n data[9] gnd Reg_32bit_21.Reg_1bit_9.net_3 24 100
| device Reg_32bit_21.Reg_1bit_9.inverter_2.nmos.3 550 360
n data[9] gnd Reg_32bit_21.Reg_1bit_9.net_3 24 100
| device Reg_32bit_21.Reg_1bit_9.inverter_2.nmos.4 550 360
n data[9] gnd Reg_32bit_21.Reg_1bit_9.net_3 24 100
| device Reg_32bit_21.Reg_1bit_9.inverter_2.pmos.1 550 200
p data[9] vdd Reg_32bit_21.Reg_1bit_9.net_3 24 200
| device Reg_32bit_21.Reg_1bit_9.inverter_2.pmos.2 550 200
p data[9] vdd Reg_32bit_21.Reg_1bit_9.net_3 24 200
| device Reg_32bit_21.Reg_1bit_9.inverter_2.pmos.3 550 200
p data[9] vdd Reg_32bit_21.Reg_1bit_9.net_3 24 200
| device Reg_32bit_21.Reg_1bit_9.inverter_2.pmos.4 550 200
p data[9] vdd Reg_32bit_21.Reg_1bit_9.net_3 24 200
| end Reg_32bit_21.Reg_1bit_9.inverter_2
| device Reg_32bit_21.Reg_1bit_9.nmos_1 730 230
n inR1[22] Reg_32bit_21.Reg_1bit_9.net_2 out1[9] 24 100
| device Reg_32bit_21.Reg_1bit_9.nmos_2 730 360
n inR2[22] Reg_32bit_21.Reg_1bit_9.net_2 out2[9] 24 100
| end Reg_32bit_21.Reg_1bit_9
| begin Reg_32bit_21.Reg_1bit_10 510 1410
| begin Reg_32bit_21.Reg_1bit_10.inverter 560 210
| device Reg_32bit_21.Reg_1bit_10.inverter.nmos 550 360
n Reg_32bit_21.Reg_1bit_10.net_2 gnd Reg_32bit_21.Reg_1bit_10.net_1 24 100
| device Reg_32bit_21.Reg_1bit_10.inverter.pmos 550 200
p Reg_32bit_21.Reg_1bit_10.net_2 vdd Reg_32bit_21.Reg_1bit_10.net_1 24 200
| end Reg_32bit_21.Reg_1bit_10.inverter
| device Reg_32bit_21.Reg_1bit_10.nmos.1 390 260
n w[22] Reg_32bit_21.Reg_1bit_10.net_3 Reg_32bit_21.Reg_1bit_10.net_1 24 100
| device Reg_32bit_21.Reg_1bit_10.nmos.2 390 260
n w[22] Reg_32bit_21.Reg_1bit_10.net_3 Reg_32bit_21.Reg_1bit_10.net_1 24 100
| device Reg_32bit_21.Reg_1bit_10.nmos.3 390 260
n w[22] Reg_32bit_21.Reg_1bit_10.net_3 Reg_32bit_21.Reg_1bit_10.net_1 24 100
| device Reg_32bit_21.Reg_1bit_10.nmos.4 390 260
n w[22] Reg_32bit_21.Reg_1bit_10.net_3 Reg_32bit_21.Reg_1bit_10.net_1 24 100
| begin Reg_32bit_21.Reg_1bit_10.inverter_1 550 380
| device Reg_32bit_21.Reg_1bit_10.inverter_1.nmos.1 550 360
n Reg_32bit_21.Reg_1bit_10.net_1 gnd Reg_32bit_21.Reg_1bit_10.net_2 24 100
| device Reg_32bit_21.Reg_1bit_10.inverter_1.nmos.2 550 360
n Reg_32bit_21.Reg_1bit_10.net_1 gnd Reg_32bit_21.Reg_1bit_10.net_2 24 100
| device Reg_32bit_21.Reg_1bit_10.inverter_1.nmos.3 550 360
n Reg_32bit_21.Reg_1bit_10.net_1 gnd Reg_32bit_21.Reg_1bit_10.net_2 24 100
| device Reg_32bit_21.Reg_1bit_10.inverter_1.nmos.4 550 360
n Reg_32bit_21.Reg_1bit_10.net_1 gnd Reg_32bit_21.Reg_1bit_10.net_2 24 100
| device Reg_32bit_21.Reg_1bit_10.inverter_1.pmos.1 550 200
p Reg_32bit_21.Reg_1bit_10.net_1 vdd Reg_32bit_21.Reg_1bit_10.net_2 24 200
| device Reg_32bit_21.Reg_1bit_10.inverter_1.pmos.2 550 200
p Reg_32bit_21.Reg_1bit_10.net_1 vdd Reg_32bit_21.Reg_1bit_10.net_2 24 200
| device Reg_32bit_21.Reg_1bit_10.inverter_1.pmos.3 550 200
p Reg_32bit_21.Reg_1bit_10.net_1 vdd Reg_32bit_21.Reg_1bit_10.net_2 24 200
| device Reg_32bit_21.Reg_1bit_10.inverter_1.pmos.4 550 200
p Reg_32bit_21.Reg_1bit_10.net_1 vdd Reg_32bit_21.Reg_1bit_10.net_2 24 200
| end Reg_32bit_21.Reg_1bit_10.inverter_1
| begin Reg_32bit_21.Reg_1bit_10.inverter_2 290 260
| device Reg_32bit_21.Reg_1bit_10.inverter_2.nmos.1 550 360
n data[10] gnd Reg_32bit_21.Reg_1bit_10.net_3 24 100
| device Reg_32bit_21.Reg_1bit_10.inverter_2.nmos.2 550 360
n data[10] gnd Reg_32bit_21.Reg_1bit_10.net_3 24 100
| device Reg_32bit_21.Reg_1bit_10.inverter_2.nmos.3 550 360
n data[10] gnd Reg_32bit_21.Reg_1bit_10.net_3 24 100
| device Reg_32bit_21.Reg_1bit_10.inverter_2.nmos.4 550 360
n data[10] gnd Reg_32bit_21.Reg_1bit_10.net_3 24 100
| device Reg_32bit_21.Reg_1bit_10.inverter_2.pmos.1 550 200
p data[10] vdd Reg_32bit_21.Reg_1bit_10.net_3 24 200
| device Reg_32bit_21.Reg_1bit_10.inverter_2.pmos.2 550 200
p data[10] vdd Reg_32bit_21.Reg_1bit_10.net_3 24 200
| device Reg_32bit_21.Reg_1bit_10.inverter_2.pmos.3 550 200
p data[10] vdd Reg_32bit_21.Reg_1bit_10.net_3 24 200
| device Reg_32bit_21.Reg_1bit_10.inverter_2.pmos.4 550 200
p data[10] vdd Reg_32bit_21.Reg_1bit_10.net_3 24 200
| end Reg_32bit_21.Reg_1bit_10.inverter_2
| device Reg_32bit_21.Reg_1bit_10.nmos_1 730 230
n inR1[22] Reg_32bit_21.Reg_1bit_10.net_2 out1[10] 24 100
| device Reg_32bit_21.Reg_1bit_10.nmos_2 730 360
n inR2[22] Reg_32bit_21.Reg_1bit_10.net_2 out2[10] 24 100
| end Reg_32bit_21.Reg_1bit_10
| begin Reg_32bit_21.Reg_1bit_11 510 1540
| begin Reg_32bit_21.Reg_1bit_11.inverter 560 210
| device Reg_32bit_21.Reg_1bit_11.inverter.nmos 550 360
n Reg_32bit_21.Reg_1bit_11.net_2 gnd Reg_32bit_21.Reg_1bit_11.net_1 24 100
| device Reg_32bit_21.Reg_1bit_11.inverter.pmos 550 200
p Reg_32bit_21.Reg_1bit_11.net_2 vdd Reg_32bit_21.Reg_1bit_11.net_1 24 200
| end Reg_32bit_21.Reg_1bit_11.inverter
| device Reg_32bit_21.Reg_1bit_11.nmos.1 390 260
n w[22] Reg_32bit_21.Reg_1bit_11.net_3 Reg_32bit_21.Reg_1bit_11.net_1 24 100
| device Reg_32bit_21.Reg_1bit_11.nmos.2 390 260
n w[22] Reg_32bit_21.Reg_1bit_11.net_3 Reg_32bit_21.Reg_1bit_11.net_1 24 100
| device Reg_32bit_21.Reg_1bit_11.nmos.3 390 260
n w[22] Reg_32bit_21.Reg_1bit_11.net_3 Reg_32bit_21.Reg_1bit_11.net_1 24 100
| device Reg_32bit_21.Reg_1bit_11.nmos.4 390 260
n w[22] Reg_32bit_21.Reg_1bit_11.net_3 Reg_32bit_21.Reg_1bit_11.net_1 24 100
| begin Reg_32bit_21.Reg_1bit_11.inverter_1 550 380
| device Reg_32bit_21.Reg_1bit_11.inverter_1.nmos.1 550 360
n Reg_32bit_21.Reg_1bit_11.net_1 gnd Reg_32bit_21.Reg_1bit_11.net_2 24 100
| device Reg_32bit_21.Reg_1bit_11.inverter_1.nmos.2 550 360
n Reg_32bit_21.Reg_1bit_11.net_1 gnd Reg_32bit_21.Reg_1bit_11.net_2 24 100
| device Reg_32bit_21.Reg_1bit_11.inverter_1.nmos.3 550 360
n Reg_32bit_21.Reg_1bit_11.net_1 gnd Reg_32bit_21.Reg_1bit_11.net_2 24 100
| device Reg_32bit_21.Reg_1bit_11.inverter_1.nmos.4 550 360
n Reg_32bit_21.Reg_1bit_11.net_1 gnd Reg_32bit_21.Reg_1bit_11.net_2 24 100
| device Reg_32bit_21.Reg_1bit_11.inverter_1.pmos.1 550 200
p Reg_32bit_21.Reg_1bit_11.net_1 vdd Reg_32bit_21.Reg_1bit_11.net_2 24 200
| device Reg_32bit_21.Reg_1bit_11.inverter_1.pmos.2 550 200
p Reg_32bit_21.Reg_1bit_11.net_1 vdd Reg_32bit_21.Reg_1bit_11.net_2 24 200
| device Reg_32bit_21.Reg_1bit_11.inverter_1.pmos.3 550 200
p Reg_32bit_21.Reg_1bit_11.net_1 vdd Reg_32bit_21.Reg_1bit_11.net_2 24 200
| device Reg_32bit_21.Reg_1bit_11.inverter_1.pmos.4 550 200
p Reg_32bit_21.Reg_1bit_11.net_1 vdd Reg_32bit_21.Reg_1bit_11.net_2 24 200
| end Reg_32bit_21.Reg_1bit_11.inverter_1
| begin Reg_32bit_21.Reg_1bit_11.inverter_2 290 260
| device Reg_32bit_21.Reg_1bit_11.inverter_2.nmos.1 550 360
n data[11] gnd Reg_32bit_21.Reg_1bit_11.net_3 24 100
| device Reg_32bit_21.Reg_1bit_11.inverter_2.nmos.2 550 360
n data[11] gnd Reg_32bit_21.Reg_1bit_11.net_3 24 100
| device Reg_32bit_21.Reg_1bit_11.inverter_2.nmos.3 550 360
n data[11] gnd Reg_32bit_21.Reg_1bit_11.net_3 24 100
| device Reg_32bit_21.Reg_1bit_11.inverter_2.nmos.4 550 360
n data[11] gnd Reg_32bit_21.Reg_1bit_11.net_3 24 100
| device Reg_32bit_21.Reg_1bit_11.inverter_2.pmos.1 550 200
p data[11] vdd Reg_32bit_21.Reg_1bit_11.net_3 24 200
| device Reg_32bit_21.Reg_1bit_11.inverter_2.pmos.2 550 200
p data[11] vdd Reg_32bit_21.Reg_1bit_11.net_3 24 200
| device Reg_32bit_21.Reg_1bit_11.inverter_2.pmos.3 550 200
p data[11] vdd Reg_32bit_21.Reg_1bit_11.net_3 24 200
| device Reg_32bit_21.Reg_1bit_11.inverter_2.pmos.4 550 200
p data[11] vdd Reg_32bit_21.Reg_1bit_11.net_3 24 200
| end Reg_32bit_21.Reg_1bit_11.inverter_2
| device Reg_32bit_21.Reg_1bit_11.nmos_1 730 230
n inR1[22] Reg_32bit_21.Reg_1bit_11.net_2 out1[11] 24 100
| device Reg_32bit_21.Reg_1bit_11.nmos_2 730 360
n inR2[22] Reg_32bit_21.Reg_1bit_11.net_2 out2[11] 24 100
| end Reg_32bit_21.Reg_1bit_11
| begin Reg_32bit_21.Reg_1bit_12 510 1670
| begin Reg_32bit_21.Reg_1bit_12.inverter 560 210
| device Reg_32bit_21.Reg_1bit_12.inverter.nmos 550 360
n Reg_32bit_21.Reg_1bit_12.net_2 gnd Reg_32bit_21.Reg_1bit_12.net_1 24 100
| device Reg_32bit_21.Reg_1bit_12.inverter.pmos 550 200
p Reg_32bit_21.Reg_1bit_12.net_2 vdd Reg_32bit_21.Reg_1bit_12.net_1 24 200
| end Reg_32bit_21.Reg_1bit_12.inverter
| device Reg_32bit_21.Reg_1bit_12.nmos.1 390 260
n w[22] Reg_32bit_21.Reg_1bit_12.net_3 Reg_32bit_21.Reg_1bit_12.net_1 24 100
| device Reg_32bit_21.Reg_1bit_12.nmos.2 390 260
n w[22] Reg_32bit_21.Reg_1bit_12.net_3 Reg_32bit_21.Reg_1bit_12.net_1 24 100
| device Reg_32bit_21.Reg_1bit_12.nmos.3 390 260
n w[22] Reg_32bit_21.Reg_1bit_12.net_3 Reg_32bit_21.Reg_1bit_12.net_1 24 100
| device Reg_32bit_21.Reg_1bit_12.nmos.4 390 260
n w[22] Reg_32bit_21.Reg_1bit_12.net_3 Reg_32bit_21.Reg_1bit_12.net_1 24 100
| begin Reg_32bit_21.Reg_1bit_12.inverter_1 550 380
| device Reg_32bit_21.Reg_1bit_12.inverter_1.nmos.1 550 360
n Reg_32bit_21.Reg_1bit_12.net_1 gnd Reg_32bit_21.Reg_1bit_12.net_2 24 100
| device Reg_32bit_21.Reg_1bit_12.inverter_1.nmos.2 550 360
n Reg_32bit_21.Reg_1bit_12.net_1 gnd Reg_32bit_21.Reg_1bit_12.net_2 24 100
| device Reg_32bit_21.Reg_1bit_12.inverter_1.nmos.3 550 360
n Reg_32bit_21.Reg_1bit_12.net_1 gnd Reg_32bit_21.Reg_1bit_12.net_2 24 100
| device Reg_32bit_21.Reg_1bit_12.inverter_1.nmos.4 550 360
n Reg_32bit_21.Reg_1bit_12.net_1 gnd Reg_32bit_21.Reg_1bit_12.net_2 24 100
| device Reg_32bit_21.Reg_1bit_12.inverter_1.pmos.1 550 200
p Reg_32bit_21.Reg_1bit_12.net_1 vdd Reg_32bit_21.Reg_1bit_12.net_2 24 200
| device Reg_32bit_21.Reg_1bit_12.inverter_1.pmos.2 550 200
p Reg_32bit_21.Reg_1bit_12.net_1 vdd Reg_32bit_21.Reg_1bit_12.net_2 24 200
| device Reg_32bit_21.Reg_1bit_12.inverter_1.pmos.3 550 200
p Reg_32bit_21.Reg_1bit_12.net_1 vdd Reg_32bit_21.Reg_1bit_12.net_2 24 200
| device Reg_32bit_21.Reg_1bit_12.inverter_1.pmos.4 550 200
p Reg_32bit_21.Reg_1bit_12.net_1 vdd Reg_32bit_21.Reg_1bit_12.net_2 24 200
| end Reg_32bit_21.Reg_1bit_12.inverter_1
| begin Reg_32bit_21.Reg_1bit_12.inverter_2 290 260
| device Reg_32bit_21.Reg_1bit_12.inverter_2.nmos.1 550 360
n data[12] gnd Reg_32bit_21.Reg_1bit_12.net_3 24 100
| device Reg_32bit_21.Reg_1bit_12.inverter_2.nmos.2 550 360
n data[12] gnd Reg_32bit_21.Reg_1bit_12.net_3 24 100
| device Reg_32bit_21.Reg_1bit_12.inverter_2.nmos.3 550 360
n data[12] gnd Reg_32bit_21.Reg_1bit_12.net_3 24 100
| device Reg_32bit_21.Reg_1bit_12.inverter_2.nmos.4 550 360
n data[12] gnd Reg_32bit_21.Reg_1bit_12.net_3 24 100
| device Reg_32bit_21.Reg_1bit_12.inverter_2.pmos.1 550 200
p data[12] vdd Reg_32bit_21.Reg_1bit_12.net_3 24 200
| device Reg_32bit_21.Reg_1bit_12.inverter_2.pmos.2 550 200
p data[12] vdd Reg_32bit_21.Reg_1bit_12.net_3 24 200
| device Reg_32bit_21.Reg_1bit_12.inverter_2.pmos.3 550 200
p data[12] vdd Reg_32bit_21.Reg_1bit_12.net_3 24 200
| device Reg_32bit_21.Reg_1bit_12.inverter_2.pmos.4 550 200
p data[12] vdd Reg_32bit_21.Reg_1bit_12.net_3 24 200
| end Reg_32bit_21.Reg_1bit_12.inverter_2
| device Reg_32bit_21.Reg_1bit_12.nmos_1 730 230
n inR1[22] Reg_32bit_21.Reg_1bit_12.net_2 out1[12] 24 100
| device Reg_32bit_21.Reg_1bit_12.nmos_2 730 360
n inR2[22] Reg_32bit_21.Reg_1bit_12.net_2 out2[12] 24 100
| end Reg_32bit_21.Reg_1bit_12
| begin Reg_32bit_21.Reg_1bit_13 510 1800
| begin Reg_32bit_21.Reg_1bit_13.inverter 560 210
| device Reg_32bit_21.Reg_1bit_13.inverter.nmos 550 360
n Reg_32bit_21.Reg_1bit_13.net_2 gnd Reg_32bit_21.Reg_1bit_13.net_1 24 100
| device Reg_32bit_21.Reg_1bit_13.inverter.pmos 550 200
p Reg_32bit_21.Reg_1bit_13.net_2 vdd Reg_32bit_21.Reg_1bit_13.net_1 24 200
| end Reg_32bit_21.Reg_1bit_13.inverter
| device Reg_32bit_21.Reg_1bit_13.nmos.1 390 260
n w[22] Reg_32bit_21.Reg_1bit_13.net_3 Reg_32bit_21.Reg_1bit_13.net_1 24 100
| device Reg_32bit_21.Reg_1bit_13.nmos.2 390 260
n w[22] Reg_32bit_21.Reg_1bit_13.net_3 Reg_32bit_21.Reg_1bit_13.net_1 24 100
| device Reg_32bit_21.Reg_1bit_13.nmos.3 390 260
n w[22] Reg_32bit_21.Reg_1bit_13.net_3 Reg_32bit_21.Reg_1bit_13.net_1 24 100
| device Reg_32bit_21.Reg_1bit_13.nmos.4 390 260
n w[22] Reg_32bit_21.Reg_1bit_13.net_3 Reg_32bit_21.Reg_1bit_13.net_1 24 100
| begin Reg_32bit_21.Reg_1bit_13.inverter_1 550 380
| device Reg_32bit_21.Reg_1bit_13.inverter_1.nmos.1 550 360
n Reg_32bit_21.Reg_1bit_13.net_1 gnd Reg_32bit_21.Reg_1bit_13.net_2 24 100
| device Reg_32bit_21.Reg_1bit_13.inverter_1.nmos.2 550 360
n Reg_32bit_21.Reg_1bit_13.net_1 gnd Reg_32bit_21.Reg_1bit_13.net_2 24 100
| device Reg_32bit_21.Reg_1bit_13.inverter_1.nmos.3 550 360
n Reg_32bit_21.Reg_1bit_13.net_1 gnd Reg_32bit_21.Reg_1bit_13.net_2 24 100
| device Reg_32bit_21.Reg_1bit_13.inverter_1.nmos.4 550 360
n Reg_32bit_21.Reg_1bit_13.net_1 gnd Reg_32bit_21.Reg_1bit_13.net_2 24 100
| device Reg_32bit_21.Reg_1bit_13.inverter_1.pmos.1 550 200
p Reg_32bit_21.Reg_1bit_13.net_1 vdd Reg_32bit_21.Reg_1bit_13.net_2 24 200
| device Reg_32bit_21.Reg_1bit_13.inverter_1.pmos.2 550 200
p Reg_32bit_21.Reg_1bit_13.net_1 vdd Reg_32bit_21.Reg_1bit_13.net_2 24 200
| device Reg_32bit_21.Reg_1bit_13.inverter_1.pmos.3 550 200
p Reg_32bit_21.Reg_1bit_13.net_1 vdd Reg_32bit_21.Reg_1bit_13.net_2 24 200
| device Reg_32bit_21.Reg_1bit_13.inverter_1.pmos.4 550 200
p Reg_32bit_21.Reg_1bit_13.net_1 vdd Reg_32bit_21.Reg_1bit_13.net_2 24 200
| end Reg_32bit_21.Reg_1bit_13.inverter_1
| begin Reg_32bit_21.Reg_1bit_13.inverter_2 290 260
| device Reg_32bit_21.Reg_1bit_13.inverter_2.nmos.1 550 360
n data[13] gnd Reg_32bit_21.Reg_1bit_13.net_3 24 100
| device Reg_32bit_21.Reg_1bit_13.inverter_2.nmos.2 550 360
n data[13] gnd Reg_32bit_21.Reg_1bit_13.net_3 24 100
| device Reg_32bit_21.Reg_1bit_13.inverter_2.nmos.3 550 360
n data[13] gnd Reg_32bit_21.Reg_1bit_13.net_3 24 100
| device Reg_32bit_21.Reg_1bit_13.inverter_2.nmos.4 550 360
n data[13] gnd Reg_32bit_21.Reg_1bit_13.net_3 24 100
| device Reg_32bit_21.Reg_1bit_13.inverter_2.pmos.1 550 200
p data[13] vdd Reg_32bit_21.Reg_1bit_13.net_3 24 200
| device Reg_32bit_21.Reg_1bit_13.inverter_2.pmos.2 550 200
p data[13] vdd Reg_32bit_21.Reg_1bit_13.net_3 24 200
| device Reg_32bit_21.Reg_1bit_13.inverter_2.pmos.3 550 200
p data[13] vdd Reg_32bit_21.Reg_1bit_13.net_3 24 200
| device Reg_32bit_21.Reg_1bit_13.inverter_2.pmos.4 550 200
p data[13] vdd Reg_32bit_21.Reg_1bit_13.net_3 24 200
| end Reg_32bit_21.Reg_1bit_13.inverter_2
| device Reg_32bit_21.Reg_1bit_13.nmos_1 730 230
n inR1[22] Reg_32bit_21.Reg_1bit_13.net_2 out1[13] 24 100
| device Reg_32bit_21.Reg_1bit_13.nmos_2 730 360
n inR2[22] Reg_32bit_21.Reg_1bit_13.net_2 out2[13] 24 100
| end Reg_32bit_21.Reg_1bit_13
| begin Reg_32bit_21.Reg_1bit_14 510 1930
| begin Reg_32bit_21.Reg_1bit_14.inverter 560 210
| device Reg_32bit_21.Reg_1bit_14.inverter.nmos 550 360
n Reg_32bit_21.Reg_1bit_14.net_2 gnd Reg_32bit_21.Reg_1bit_14.net_1 24 100
| device Reg_32bit_21.Reg_1bit_14.inverter.pmos 550 200
p Reg_32bit_21.Reg_1bit_14.net_2 vdd Reg_32bit_21.Reg_1bit_14.net_1 24 200
| end Reg_32bit_21.Reg_1bit_14.inverter
| device Reg_32bit_21.Reg_1bit_14.nmos.1 390 260
n w[22] Reg_32bit_21.Reg_1bit_14.net_3 Reg_32bit_21.Reg_1bit_14.net_1 24 100
| device Reg_32bit_21.Reg_1bit_14.nmos.2 390 260
n w[22] Reg_32bit_21.Reg_1bit_14.net_3 Reg_32bit_21.Reg_1bit_14.net_1 24 100
| device Reg_32bit_21.Reg_1bit_14.nmos.3 390 260
n w[22] Reg_32bit_21.Reg_1bit_14.net_3 Reg_32bit_21.Reg_1bit_14.net_1 24 100
| device Reg_32bit_21.Reg_1bit_14.nmos.4 390 260
n w[22] Reg_32bit_21.Reg_1bit_14.net_3 Reg_32bit_21.Reg_1bit_14.net_1 24 100
| begin Reg_32bit_21.Reg_1bit_14.inverter_1 550 380
| device Reg_32bit_21.Reg_1bit_14.inverter_1.nmos.1 550 360
n Reg_32bit_21.Reg_1bit_14.net_1 gnd Reg_32bit_21.Reg_1bit_14.net_2 24 100
| device Reg_32bit_21.Reg_1bit_14.inverter_1.nmos.2 550 360
n Reg_32bit_21.Reg_1bit_14.net_1 gnd Reg_32bit_21.Reg_1bit_14.net_2 24 100
| device Reg_32bit_21.Reg_1bit_14.inverter_1.nmos.3 550 360
n Reg_32bit_21.Reg_1bit_14.net_1 gnd Reg_32bit_21.Reg_1bit_14.net_2 24 100
| device Reg_32bit_21.Reg_1bit_14.inverter_1.nmos.4 550 360
n Reg_32bit_21.Reg_1bit_14.net_1 gnd Reg_32bit_21.Reg_1bit_14.net_2 24 100
| device Reg_32bit_21.Reg_1bit_14.inverter_1.pmos.1 550 200
p Reg_32bit_21.Reg_1bit_14.net_1 vdd Reg_32bit_21.Reg_1bit_14.net_2 24 200
| device Reg_32bit_21.Reg_1bit_14.inverter_1.pmos.2 550 200
p Reg_32bit_21.Reg_1bit_14.net_1 vdd Reg_32bit_21.Reg_1bit_14.net_2 24 200
| device Reg_32bit_21.Reg_1bit_14.inverter_1.pmos.3 550 200
p Reg_32bit_21.Reg_1bit_14.net_1 vdd Reg_32bit_21.Reg_1bit_14.net_2 24 200
| device Reg_32bit_21.Reg_1bit_14.inverter_1.pmos.4 550 200
p Reg_32bit_21.Reg_1bit_14.net_1 vdd Reg_32bit_21.Reg_1bit_14.net_2 24 200
| end Reg_32bit_21.Reg_1bit_14.inverter_1
| begin Reg_32bit_21.Reg_1bit_14.inverter_2 290 260
| device Reg_32bit_21.Reg_1bit_14.inverter_2.nmos.1 550 360
n data[14] gnd Reg_32bit_21.Reg_1bit_14.net_3 24 100
| device Reg_32bit_21.Reg_1bit_14.inverter_2.nmos.2 550 360
n data[14] gnd Reg_32bit_21.Reg_1bit_14.net_3 24 100
| device Reg_32bit_21.Reg_1bit_14.inverter_2.nmos.3 550 360
n data[14] gnd Reg_32bit_21.Reg_1bit_14.net_3 24 100
| device Reg_32bit_21.Reg_1bit_14.inverter_2.nmos.4 550 360
n data[14] gnd Reg_32bit_21.Reg_1bit_14.net_3 24 100
| device Reg_32bit_21.Reg_1bit_14.inverter_2.pmos.1 550 200
p data[14] vdd Reg_32bit_21.Reg_1bit_14.net_3 24 200
| device Reg_32bit_21.Reg_1bit_14.inverter_2.pmos.2 550 200
p data[14] vdd Reg_32bit_21.Reg_1bit_14.net_3 24 200
| device Reg_32bit_21.Reg_1bit_14.inverter_2.pmos.3 550 200
p data[14] vdd Reg_32bit_21.Reg_1bit_14.net_3 24 200
| device Reg_32bit_21.Reg_1bit_14.inverter_2.pmos.4 550 200
p data[14] vdd Reg_32bit_21.Reg_1bit_14.net_3 24 200
| end Reg_32bit_21.Reg_1bit_14.inverter_2
| device Reg_32bit_21.Reg_1bit_14.nmos_1 730 230
n inR1[22] Reg_32bit_21.Reg_1bit_14.net_2 out1[14] 24 100
| device Reg_32bit_21.Reg_1bit_14.nmos_2 730 360
n inR2[22] Reg_32bit_21.Reg_1bit_14.net_2 out2[14] 24 100
| end Reg_32bit_21.Reg_1bit_14
| begin Reg_32bit_21.Reg_1bit_15 510 2060
| begin Reg_32bit_21.Reg_1bit_15.inverter 560 210
| device Reg_32bit_21.Reg_1bit_15.inverter.nmos 550 360
n Reg_32bit_21.Reg_1bit_15.net_2 gnd Reg_32bit_21.Reg_1bit_15.net_1 24 100
| device Reg_32bit_21.Reg_1bit_15.inverter.pmos 550 200
p Reg_32bit_21.Reg_1bit_15.net_2 vdd Reg_32bit_21.Reg_1bit_15.net_1 24 200
| end Reg_32bit_21.Reg_1bit_15.inverter
| device Reg_32bit_21.Reg_1bit_15.nmos.1 390 260
n w[22] Reg_32bit_21.Reg_1bit_15.net_3 Reg_32bit_21.Reg_1bit_15.net_1 24 100
| device Reg_32bit_21.Reg_1bit_15.nmos.2 390 260
n w[22] Reg_32bit_21.Reg_1bit_15.net_3 Reg_32bit_21.Reg_1bit_15.net_1 24 100
| device Reg_32bit_21.Reg_1bit_15.nmos.3 390 260
n w[22] Reg_32bit_21.Reg_1bit_15.net_3 Reg_32bit_21.Reg_1bit_15.net_1 24 100
| device Reg_32bit_21.Reg_1bit_15.nmos.4 390 260
n w[22] Reg_32bit_21.Reg_1bit_15.net_3 Reg_32bit_21.Reg_1bit_15.net_1 24 100
| begin Reg_32bit_21.Reg_1bit_15.inverter_1 550 380
| device Reg_32bit_21.Reg_1bit_15.inverter_1.nmos.1 550 360
n Reg_32bit_21.Reg_1bit_15.net_1 gnd Reg_32bit_21.Reg_1bit_15.net_2 24 100
| device Reg_32bit_21.Reg_1bit_15.inverter_1.nmos.2 550 360
n Reg_32bit_21.Reg_1bit_15.net_1 gnd Reg_32bit_21.Reg_1bit_15.net_2 24 100
| device Reg_32bit_21.Reg_1bit_15.inverter_1.nmos.3 550 360
n Reg_32bit_21.Reg_1bit_15.net_1 gnd Reg_32bit_21.Reg_1bit_15.net_2 24 100
| device Reg_32bit_21.Reg_1bit_15.inverter_1.nmos.4 550 360
n Reg_32bit_21.Reg_1bit_15.net_1 gnd Reg_32bit_21.Reg_1bit_15.net_2 24 100
| device Reg_32bit_21.Reg_1bit_15.inverter_1.pmos.1 550 200
p Reg_32bit_21.Reg_1bit_15.net_1 vdd Reg_32bit_21.Reg_1bit_15.net_2 24 200
| device Reg_32bit_21.Reg_1bit_15.inverter_1.pmos.2 550 200
p Reg_32bit_21.Reg_1bit_15.net_1 vdd Reg_32bit_21.Reg_1bit_15.net_2 24 200
| device Reg_32bit_21.Reg_1bit_15.inverter_1.pmos.3 550 200
p Reg_32bit_21.Reg_1bit_15.net_1 vdd Reg_32bit_21.Reg_1bit_15.net_2 24 200
| device Reg_32bit_21.Reg_1bit_15.inverter_1.pmos.4 550 200
p Reg_32bit_21.Reg_1bit_15.net_1 vdd Reg_32bit_21.Reg_1bit_15.net_2 24 200
| end Reg_32bit_21.Reg_1bit_15.inverter_1
| begin Reg_32bit_21.Reg_1bit_15.inverter_2 290 260
| device Reg_32bit_21.Reg_1bit_15.inverter_2.nmos.1 550 360
n data[15] gnd Reg_32bit_21.Reg_1bit_15.net_3 24 100
| device Reg_32bit_21.Reg_1bit_15.inverter_2.nmos.2 550 360
n data[15] gnd Reg_32bit_21.Reg_1bit_15.net_3 24 100
| device Reg_32bit_21.Reg_1bit_15.inverter_2.nmos.3 550 360
n data[15] gnd Reg_32bit_21.Reg_1bit_15.net_3 24 100
| device Reg_32bit_21.Reg_1bit_15.inverter_2.nmos.4 550 360
n data[15] gnd Reg_32bit_21.Reg_1bit_15.net_3 24 100
| device Reg_32bit_21.Reg_1bit_15.inverter_2.pmos.1 550 200
p data[15] vdd Reg_32bit_21.Reg_1bit_15.net_3 24 200
| device Reg_32bit_21.Reg_1bit_15.inverter_2.pmos.2 550 200
p data[15] vdd Reg_32bit_21.Reg_1bit_15.net_3 24 200
| device Reg_32bit_21.Reg_1bit_15.inverter_2.pmos.3 550 200
p data[15] vdd Reg_32bit_21.Reg_1bit_15.net_3 24 200
| device Reg_32bit_21.Reg_1bit_15.inverter_2.pmos.4 550 200
p data[15] vdd Reg_32bit_21.Reg_1bit_15.net_3 24 200
| end Reg_32bit_21.Reg_1bit_15.inverter_2
| device Reg_32bit_21.Reg_1bit_15.nmos_1 730 230
n inR1[22] Reg_32bit_21.Reg_1bit_15.net_2 out1[15] 24 100
| device Reg_32bit_21.Reg_1bit_15.nmos_2 730 360
n inR2[22] Reg_32bit_21.Reg_1bit_15.net_2 out2[15] 24 100
| end Reg_32bit_21.Reg_1bit_15
| begin Reg_32bit_21.Reg_1bit_16 510 2200
| begin Reg_32bit_21.Reg_1bit_16.inverter 560 210
| device Reg_32bit_21.Reg_1bit_16.inverter.nmos 550 360
n Reg_32bit_21.Reg_1bit_16.net_2 gnd Reg_32bit_21.Reg_1bit_16.net_1 24 100
| device Reg_32bit_21.Reg_1bit_16.inverter.pmos 550 200
p Reg_32bit_21.Reg_1bit_16.net_2 vdd Reg_32bit_21.Reg_1bit_16.net_1 24 200
| end Reg_32bit_21.Reg_1bit_16.inverter
| device Reg_32bit_21.Reg_1bit_16.nmos.1 390 260
n w[22] Reg_32bit_21.Reg_1bit_16.net_3 Reg_32bit_21.Reg_1bit_16.net_1 24 100
| device Reg_32bit_21.Reg_1bit_16.nmos.2 390 260
n w[22] Reg_32bit_21.Reg_1bit_16.net_3 Reg_32bit_21.Reg_1bit_16.net_1 24 100
| device Reg_32bit_21.Reg_1bit_16.nmos.3 390 260
n w[22] Reg_32bit_21.Reg_1bit_16.net_3 Reg_32bit_21.Reg_1bit_16.net_1 24 100
| device Reg_32bit_21.Reg_1bit_16.nmos.4 390 260
n w[22] Reg_32bit_21.Reg_1bit_16.net_3 Reg_32bit_21.Reg_1bit_16.net_1 24 100
| begin Reg_32bit_21.Reg_1bit_16.inverter_1 550 380
| device Reg_32bit_21.Reg_1bit_16.inverter_1.nmos.1 550 360
n Reg_32bit_21.Reg_1bit_16.net_1 gnd Reg_32bit_21.Reg_1bit_16.net_2 24 100
| device Reg_32bit_21.Reg_1bit_16.inverter_1.nmos.2 550 360
n Reg_32bit_21.Reg_1bit_16.net_1 gnd Reg_32bit_21.Reg_1bit_16.net_2 24 100
| device Reg_32bit_21.Reg_1bit_16.inverter_1.nmos.3 550 360
n Reg_32bit_21.Reg_1bit_16.net_1 gnd Reg_32bit_21.Reg_1bit_16.net_2 24 100
| device Reg_32bit_21.Reg_1bit_16.inverter_1.nmos.4 550 360
n Reg_32bit_21.Reg_1bit_16.net_1 gnd Reg_32bit_21.Reg_1bit_16.net_2 24 100
| device Reg_32bit_21.Reg_1bit_16.inverter_1.pmos.1 550 200
p Reg_32bit_21.Reg_1bit_16.net_1 vdd Reg_32bit_21.Reg_1bit_16.net_2 24 200
| device Reg_32bit_21.Reg_1bit_16.inverter_1.pmos.2 550 200
p Reg_32bit_21.Reg_1bit_16.net_1 vdd Reg_32bit_21.Reg_1bit_16.net_2 24 200
| device Reg_32bit_21.Reg_1bit_16.inverter_1.pmos.3 550 200
p Reg_32bit_21.Reg_1bit_16.net_1 vdd Reg_32bit_21.Reg_1bit_16.net_2 24 200
| device Reg_32bit_21.Reg_1bit_16.inverter_1.pmos.4 550 200
p Reg_32bit_21.Reg_1bit_16.net_1 vdd Reg_32bit_21.Reg_1bit_16.net_2 24 200
| end Reg_32bit_21.Reg_1bit_16.inverter_1
| begin Reg_32bit_21.Reg_1bit_16.inverter_2 290 260
| device Reg_32bit_21.Reg_1bit_16.inverter_2.nmos.1 550 360
n data[16] gnd Reg_32bit_21.Reg_1bit_16.net_3 24 100
| device Reg_32bit_21.Reg_1bit_16.inverter_2.nmos.2 550 360
n data[16] gnd Reg_32bit_21.Reg_1bit_16.net_3 24 100
| device Reg_32bit_21.Reg_1bit_16.inverter_2.nmos.3 550 360
n data[16] gnd Reg_32bit_21.Reg_1bit_16.net_3 24 100
| device Reg_32bit_21.Reg_1bit_16.inverter_2.nmos.4 550 360
n data[16] gnd Reg_32bit_21.Reg_1bit_16.net_3 24 100
| device Reg_32bit_21.Reg_1bit_16.inverter_2.pmos.1 550 200
p data[16] vdd Reg_32bit_21.Reg_1bit_16.net_3 24 200
| device Reg_32bit_21.Reg_1bit_16.inverter_2.pmos.2 550 200
p data[16] vdd Reg_32bit_21.Reg_1bit_16.net_3 24 200
| device Reg_32bit_21.Reg_1bit_16.inverter_2.pmos.3 550 200
p data[16] vdd Reg_32bit_21.Reg_1bit_16.net_3 24 200
| device Reg_32bit_21.Reg_1bit_16.inverter_2.pmos.4 550 200
p data[16] vdd Reg_32bit_21.Reg_1bit_16.net_3 24 200
| end Reg_32bit_21.Reg_1bit_16.inverter_2
| device Reg_32bit_21.Reg_1bit_16.nmos_1 730 230
n inR1[22] Reg_32bit_21.Reg_1bit_16.net_2 out1[16] 24 100
| device Reg_32bit_21.Reg_1bit_16.nmos_2 730 360
n inR2[22] Reg_32bit_21.Reg_1bit_16.net_2 out2[16] 24 100
| end Reg_32bit_21.Reg_1bit_16
| begin Reg_32bit_21.Reg_1bit_17 510 2330
| begin Reg_32bit_21.Reg_1bit_17.inverter 560 210
| device Reg_32bit_21.Reg_1bit_17.inverter.nmos 550 360
n Reg_32bit_21.Reg_1bit_17.net_2 gnd Reg_32bit_21.Reg_1bit_17.net_1 24 100
| device Reg_32bit_21.Reg_1bit_17.inverter.pmos 550 200
p Reg_32bit_21.Reg_1bit_17.net_2 vdd Reg_32bit_21.Reg_1bit_17.net_1 24 200
| end Reg_32bit_21.Reg_1bit_17.inverter
| device Reg_32bit_21.Reg_1bit_17.nmos.1 390 260
n w[22] Reg_32bit_21.Reg_1bit_17.net_3 Reg_32bit_21.Reg_1bit_17.net_1 24 100
| device Reg_32bit_21.Reg_1bit_17.nmos.2 390 260
n w[22] Reg_32bit_21.Reg_1bit_17.net_3 Reg_32bit_21.Reg_1bit_17.net_1 24 100
| device Reg_32bit_21.Reg_1bit_17.nmos.3 390 260
n w[22] Reg_32bit_21.Reg_1bit_17.net_3 Reg_32bit_21.Reg_1bit_17.net_1 24 100
| device Reg_32bit_21.Reg_1bit_17.nmos.4 390 260
n w[22] Reg_32bit_21.Reg_1bit_17.net_3 Reg_32bit_21.Reg_1bit_17.net_1 24 100
| begin Reg_32bit_21.Reg_1bit_17.inverter_1 550 380
| device Reg_32bit_21.Reg_1bit_17.inverter_1.nmos.1 550 360
n Reg_32bit_21.Reg_1bit_17.net_1 gnd Reg_32bit_21.Reg_1bit_17.net_2 24 100
| device Reg_32bit_21.Reg_1bit_17.inverter_1.nmos.2 550 360
n Reg_32bit_21.Reg_1bit_17.net_1 gnd Reg_32bit_21.Reg_1bit_17.net_2 24 100
| device Reg_32bit_21.Reg_1bit_17.inverter_1.nmos.3 550 360
n Reg_32bit_21.Reg_1bit_17.net_1 gnd Reg_32bit_21.Reg_1bit_17.net_2 24 100
| device Reg_32bit_21.Reg_1bit_17.inverter_1.nmos.4 550 360
n Reg_32bit_21.Reg_1bit_17.net_1 gnd Reg_32bit_21.Reg_1bit_17.net_2 24 100
| device Reg_32bit_21.Reg_1bit_17.inverter_1.pmos.1 550 200
p Reg_32bit_21.Reg_1bit_17.net_1 vdd Reg_32bit_21.Reg_1bit_17.net_2 24 200
| device Reg_32bit_21.Reg_1bit_17.inverter_1.pmos.2 550 200
p Reg_32bit_21.Reg_1bit_17.net_1 vdd Reg_32bit_21.Reg_1bit_17.net_2 24 200
| device Reg_32bit_21.Reg_1bit_17.inverter_1.pmos.3 550 200
p Reg_32bit_21.Reg_1bit_17.net_1 vdd Reg_32bit_21.Reg_1bit_17.net_2 24 200
| device Reg_32bit_21.Reg_1bit_17.inverter_1.pmos.4 550 200
p Reg_32bit_21.Reg_1bit_17.net_1 vdd Reg_32bit_21.Reg_1bit_17.net_2 24 200
| end Reg_32bit_21.Reg_1bit_17.inverter_1
| begin Reg_32bit_21.Reg_1bit_17.inverter_2 290 260
| device Reg_32bit_21.Reg_1bit_17.inverter_2.nmos.1 550 360
n data[17] gnd Reg_32bit_21.Reg_1bit_17.net_3 24 100
| device Reg_32bit_21.Reg_1bit_17.inverter_2.nmos.2 550 360
n data[17] gnd Reg_32bit_21.Reg_1bit_17.net_3 24 100
| device Reg_32bit_21.Reg_1bit_17.inverter_2.nmos.3 550 360
n data[17] gnd Reg_32bit_21.Reg_1bit_17.net_3 24 100
| device Reg_32bit_21.Reg_1bit_17.inverter_2.nmos.4 550 360
n data[17] gnd Reg_32bit_21.Reg_1bit_17.net_3 24 100
| device Reg_32bit_21.Reg_1bit_17.inverter_2.pmos.1 550 200
p data[17] vdd Reg_32bit_21.Reg_1bit_17.net_3 24 200
| device Reg_32bit_21.Reg_1bit_17.inverter_2.pmos.2 550 200
p data[17] vdd Reg_32bit_21.Reg_1bit_17.net_3 24 200
| device Reg_32bit_21.Reg_1bit_17.inverter_2.pmos.3 550 200
p data[17] vdd Reg_32bit_21.Reg_1bit_17.net_3 24 200
| device Reg_32bit_21.Reg_1bit_17.inverter_2.pmos.4 550 200
p data[17] vdd Reg_32bit_21.Reg_1bit_17.net_3 24 200
| end Reg_32bit_21.Reg_1bit_17.inverter_2
| device Reg_32bit_21.Reg_1bit_17.nmos_1 730 230
n inR1[22] Reg_32bit_21.Reg_1bit_17.net_2 out1[17] 24 100
| device Reg_32bit_21.Reg_1bit_17.nmos_2 730 360
n inR2[22] Reg_32bit_21.Reg_1bit_17.net_2 out2[17] 24 100
| end Reg_32bit_21.Reg_1bit_17
| begin Reg_32bit_21.Reg_1bit_18 510 2460
| begin Reg_32bit_21.Reg_1bit_18.inverter 560 210
| device Reg_32bit_21.Reg_1bit_18.inverter.nmos 550 360
n Reg_32bit_21.Reg_1bit_18.net_2 gnd Reg_32bit_21.Reg_1bit_18.net_1 24 100
| device Reg_32bit_21.Reg_1bit_18.inverter.pmos 550 200
p Reg_32bit_21.Reg_1bit_18.net_2 vdd Reg_32bit_21.Reg_1bit_18.net_1 24 200
| end Reg_32bit_21.Reg_1bit_18.inverter
| device Reg_32bit_21.Reg_1bit_18.nmos.1 390 260
n w[22] Reg_32bit_21.Reg_1bit_18.net_3 Reg_32bit_21.Reg_1bit_18.net_1 24 100
| device Reg_32bit_21.Reg_1bit_18.nmos.2 390 260
n w[22] Reg_32bit_21.Reg_1bit_18.net_3 Reg_32bit_21.Reg_1bit_18.net_1 24 100
| device Reg_32bit_21.Reg_1bit_18.nmos.3 390 260
n w[22] Reg_32bit_21.Reg_1bit_18.net_3 Reg_32bit_21.Reg_1bit_18.net_1 24 100
| device Reg_32bit_21.Reg_1bit_18.nmos.4 390 260
n w[22] Reg_32bit_21.Reg_1bit_18.net_3 Reg_32bit_21.Reg_1bit_18.net_1 24 100
| begin Reg_32bit_21.Reg_1bit_18.inverter_1 550 380
| device Reg_32bit_21.Reg_1bit_18.inverter_1.nmos.1 550 360
n Reg_32bit_21.Reg_1bit_18.net_1 gnd Reg_32bit_21.Reg_1bit_18.net_2 24 100
| device Reg_32bit_21.Reg_1bit_18.inverter_1.nmos.2 550 360
n Reg_32bit_21.Reg_1bit_18.net_1 gnd Reg_32bit_21.Reg_1bit_18.net_2 24 100
| device Reg_32bit_21.Reg_1bit_18.inverter_1.nmos.3 550 360
n Reg_32bit_21.Reg_1bit_18.net_1 gnd Reg_32bit_21.Reg_1bit_18.net_2 24 100
| device Reg_32bit_21.Reg_1bit_18.inverter_1.nmos.4 550 360
n Reg_32bit_21.Reg_1bit_18.net_1 gnd Reg_32bit_21.Reg_1bit_18.net_2 24 100
| device Reg_32bit_21.Reg_1bit_18.inverter_1.pmos.1 550 200
p Reg_32bit_21.Reg_1bit_18.net_1 vdd Reg_32bit_21.Reg_1bit_18.net_2 24 200
| device Reg_32bit_21.Reg_1bit_18.inverter_1.pmos.2 550 200
p Reg_32bit_21.Reg_1bit_18.net_1 vdd Reg_32bit_21.Reg_1bit_18.net_2 24 200
| device Reg_32bit_21.Reg_1bit_18.inverter_1.pmos.3 550 200
p Reg_32bit_21.Reg_1bit_18.net_1 vdd Reg_32bit_21.Reg_1bit_18.net_2 24 200
| device Reg_32bit_21.Reg_1bit_18.inverter_1.pmos.4 550 200
p Reg_32bit_21.Reg_1bit_18.net_1 vdd Reg_32bit_21.Reg_1bit_18.net_2 24 200
| end Reg_32bit_21.Reg_1bit_18.inverter_1
| begin Reg_32bit_21.Reg_1bit_18.inverter_2 290 260
| device Reg_32bit_21.Reg_1bit_18.inverter_2.nmos.1 550 360
n data[18] gnd Reg_32bit_21.Reg_1bit_18.net_3 24 100
| device Reg_32bit_21.Reg_1bit_18.inverter_2.nmos.2 550 360
n data[18] gnd Reg_32bit_21.Reg_1bit_18.net_3 24 100
| device Reg_32bit_21.Reg_1bit_18.inverter_2.nmos.3 550 360
n data[18] gnd Reg_32bit_21.Reg_1bit_18.net_3 24 100
| device Reg_32bit_21.Reg_1bit_18.inverter_2.nmos.4 550 360
n data[18] gnd Reg_32bit_21.Reg_1bit_18.net_3 24 100
| device Reg_32bit_21.Reg_1bit_18.inverter_2.pmos.1 550 200
p data[18] vdd Reg_32bit_21.Reg_1bit_18.net_3 24 200
| device Reg_32bit_21.Reg_1bit_18.inverter_2.pmos.2 550 200
p data[18] vdd Reg_32bit_21.Reg_1bit_18.net_3 24 200
| device Reg_32bit_21.Reg_1bit_18.inverter_2.pmos.3 550 200
p data[18] vdd Reg_32bit_21.Reg_1bit_18.net_3 24 200
| device Reg_32bit_21.Reg_1bit_18.inverter_2.pmos.4 550 200
p data[18] vdd Reg_32bit_21.Reg_1bit_18.net_3 24 200
| end Reg_32bit_21.Reg_1bit_18.inverter_2
| device Reg_32bit_21.Reg_1bit_18.nmos_1 730 230
n inR1[22] Reg_32bit_21.Reg_1bit_18.net_2 out1[18] 24 100
| device Reg_32bit_21.Reg_1bit_18.nmos_2 730 360
n inR2[22] Reg_32bit_21.Reg_1bit_18.net_2 out2[18] 24 100
| end Reg_32bit_21.Reg_1bit_18
| begin Reg_32bit_21.Reg_1bit_19 510 2590
| begin Reg_32bit_21.Reg_1bit_19.inverter 560 210
| device Reg_32bit_21.Reg_1bit_19.inverter.nmos 550 360
n Reg_32bit_21.Reg_1bit_19.net_2 gnd Reg_32bit_21.Reg_1bit_19.net_1 24 100
| device Reg_32bit_21.Reg_1bit_19.inverter.pmos 550 200
p Reg_32bit_21.Reg_1bit_19.net_2 vdd Reg_32bit_21.Reg_1bit_19.net_1 24 200
| end Reg_32bit_21.Reg_1bit_19.inverter
| device Reg_32bit_21.Reg_1bit_19.nmos.1 390 260
n w[22] Reg_32bit_21.Reg_1bit_19.net_3 Reg_32bit_21.Reg_1bit_19.net_1 24 100
| device Reg_32bit_21.Reg_1bit_19.nmos.2 390 260
n w[22] Reg_32bit_21.Reg_1bit_19.net_3 Reg_32bit_21.Reg_1bit_19.net_1 24 100
| device Reg_32bit_21.Reg_1bit_19.nmos.3 390 260
n w[22] Reg_32bit_21.Reg_1bit_19.net_3 Reg_32bit_21.Reg_1bit_19.net_1 24 100
| device Reg_32bit_21.Reg_1bit_19.nmos.4 390 260
n w[22] Reg_32bit_21.Reg_1bit_19.net_3 Reg_32bit_21.Reg_1bit_19.net_1 24 100
| begin Reg_32bit_21.Reg_1bit_19.inverter_1 550 380
| device Reg_32bit_21.Reg_1bit_19.inverter_1.nmos.1 550 360
n Reg_32bit_21.Reg_1bit_19.net_1 gnd Reg_32bit_21.Reg_1bit_19.net_2 24 100
| device Reg_32bit_21.Reg_1bit_19.inverter_1.nmos.2 550 360
n Reg_32bit_21.Reg_1bit_19.net_1 gnd Reg_32bit_21.Reg_1bit_19.net_2 24 100
| device Reg_32bit_21.Reg_1bit_19.inverter_1.nmos.3 550 360
n Reg_32bit_21.Reg_1bit_19.net_1 gnd Reg_32bit_21.Reg_1bit_19.net_2 24 100
| device Reg_32bit_21.Reg_1bit_19.inverter_1.nmos.4 550 360
n Reg_32bit_21.Reg_1bit_19.net_1 gnd Reg_32bit_21.Reg_1bit_19.net_2 24 100
| device Reg_32bit_21.Reg_1bit_19.inverter_1.pmos.1 550 200
p Reg_32bit_21.Reg_1bit_19.net_1 vdd Reg_32bit_21.Reg_1bit_19.net_2 24 200
| device Reg_32bit_21.Reg_1bit_19.inverter_1.pmos.2 550 200
p Reg_32bit_21.Reg_1bit_19.net_1 vdd Reg_32bit_21.Reg_1bit_19.net_2 24 200
| device Reg_32bit_21.Reg_1bit_19.inverter_1.pmos.3 550 200
p Reg_32bit_21.Reg_1bit_19.net_1 vdd Reg_32bit_21.Reg_1bit_19.net_2 24 200
| device Reg_32bit_21.Reg_1bit_19.inverter_1.pmos.4 550 200
p Reg_32bit_21.Reg_1bit_19.net_1 vdd Reg_32bit_21.Reg_1bit_19.net_2 24 200
| end Reg_32bit_21.Reg_1bit_19.inverter_1
| begin Reg_32bit_21.Reg_1bit_19.inverter_2 290 260
| device Reg_32bit_21.Reg_1bit_19.inverter_2.nmos.1 550 360
n data[19] gnd Reg_32bit_21.Reg_1bit_19.net_3 24 100
| device Reg_32bit_21.Reg_1bit_19.inverter_2.nmos.2 550 360
n data[19] gnd Reg_32bit_21.Reg_1bit_19.net_3 24 100
| device Reg_32bit_21.Reg_1bit_19.inverter_2.nmos.3 550 360
n data[19] gnd Reg_32bit_21.Reg_1bit_19.net_3 24 100
| device Reg_32bit_21.Reg_1bit_19.inverter_2.nmos.4 550 360
n data[19] gnd Reg_32bit_21.Reg_1bit_19.net_3 24 100
| device Reg_32bit_21.Reg_1bit_19.inverter_2.pmos.1 550 200
p data[19] vdd Reg_32bit_21.Reg_1bit_19.net_3 24 200
| device Reg_32bit_21.Reg_1bit_19.inverter_2.pmos.2 550 200
p data[19] vdd Reg_32bit_21.Reg_1bit_19.net_3 24 200
| device Reg_32bit_21.Reg_1bit_19.inverter_2.pmos.3 550 200
p data[19] vdd Reg_32bit_21.Reg_1bit_19.net_3 24 200
| device Reg_32bit_21.Reg_1bit_19.inverter_2.pmos.4 550 200
p data[19] vdd Reg_32bit_21.Reg_1bit_19.net_3 24 200
| end Reg_32bit_21.Reg_1bit_19.inverter_2
| device Reg_32bit_21.Reg_1bit_19.nmos_1 730 230
n inR1[22] Reg_32bit_21.Reg_1bit_19.net_2 out1[19] 24 100
| device Reg_32bit_21.Reg_1bit_19.nmos_2 730 360
n inR2[22] Reg_32bit_21.Reg_1bit_19.net_2 out2[19] 24 100
| end Reg_32bit_21.Reg_1bit_19
| begin Reg_32bit_21.Reg_1bit_20 510 2720
| begin Reg_32bit_21.Reg_1bit_20.inverter 560 210
| device Reg_32bit_21.Reg_1bit_20.inverter.nmos 550 360
n Reg_32bit_21.Reg_1bit_20.net_2 gnd Reg_32bit_21.Reg_1bit_20.net_1 24 100
| device Reg_32bit_21.Reg_1bit_20.inverter.pmos 550 200
p Reg_32bit_21.Reg_1bit_20.net_2 vdd Reg_32bit_21.Reg_1bit_20.net_1 24 200
| end Reg_32bit_21.Reg_1bit_20.inverter
| device Reg_32bit_21.Reg_1bit_20.nmos.1 390 260
n w[22] Reg_32bit_21.Reg_1bit_20.net_3 Reg_32bit_21.Reg_1bit_20.net_1 24 100
| device Reg_32bit_21.Reg_1bit_20.nmos.2 390 260
n w[22] Reg_32bit_21.Reg_1bit_20.net_3 Reg_32bit_21.Reg_1bit_20.net_1 24 100
| device Reg_32bit_21.Reg_1bit_20.nmos.3 390 260
n w[22] Reg_32bit_21.Reg_1bit_20.net_3 Reg_32bit_21.Reg_1bit_20.net_1 24 100
| device Reg_32bit_21.Reg_1bit_20.nmos.4 390 260
n w[22] Reg_32bit_21.Reg_1bit_20.net_3 Reg_32bit_21.Reg_1bit_20.net_1 24 100
| begin Reg_32bit_21.Reg_1bit_20.inverter_1 550 380
| device Reg_32bit_21.Reg_1bit_20.inverter_1.nmos.1 550 360
n Reg_32bit_21.Reg_1bit_20.net_1 gnd Reg_32bit_21.Reg_1bit_20.net_2 24 100
| device Reg_32bit_21.Reg_1bit_20.inverter_1.nmos.2 550 360
n Reg_32bit_21.Reg_1bit_20.net_1 gnd Reg_32bit_21.Reg_1bit_20.net_2 24 100
| device Reg_32bit_21.Reg_1bit_20.inverter_1.nmos.3 550 360
n Reg_32bit_21.Reg_1bit_20.net_1 gnd Reg_32bit_21.Reg_1bit_20.net_2 24 100
| device Reg_32bit_21.Reg_1bit_20.inverter_1.nmos.4 550 360
n Reg_32bit_21.Reg_1bit_20.net_1 gnd Reg_32bit_21.Reg_1bit_20.net_2 24 100
| device Reg_32bit_21.Reg_1bit_20.inverter_1.pmos.1 550 200
p Reg_32bit_21.Reg_1bit_20.net_1 vdd Reg_32bit_21.Reg_1bit_20.net_2 24 200
| device Reg_32bit_21.Reg_1bit_20.inverter_1.pmos.2 550 200
p Reg_32bit_21.Reg_1bit_20.net_1 vdd Reg_32bit_21.Reg_1bit_20.net_2 24 200
| device Reg_32bit_21.Reg_1bit_20.inverter_1.pmos.3 550 200
p Reg_32bit_21.Reg_1bit_20.net_1 vdd Reg_32bit_21.Reg_1bit_20.net_2 24 200
| device Reg_32bit_21.Reg_1bit_20.inverter_1.pmos.4 550 200
p Reg_32bit_21.Reg_1bit_20.net_1 vdd Reg_32bit_21.Reg_1bit_20.net_2 24 200
| end Reg_32bit_21.Reg_1bit_20.inverter_1
| begin Reg_32bit_21.Reg_1bit_20.inverter_2 290 260
| device Reg_32bit_21.Reg_1bit_20.inverter_2.nmos.1 550 360
n data[20] gnd Reg_32bit_21.Reg_1bit_20.net_3 24 100
| device Reg_32bit_21.Reg_1bit_20.inverter_2.nmos.2 550 360
n data[20] gnd Reg_32bit_21.Reg_1bit_20.net_3 24 100
| device Reg_32bit_21.Reg_1bit_20.inverter_2.nmos.3 550 360
n data[20] gnd Reg_32bit_21.Reg_1bit_20.net_3 24 100
| device Reg_32bit_21.Reg_1bit_20.inverter_2.nmos.4 550 360
n data[20] gnd Reg_32bit_21.Reg_1bit_20.net_3 24 100
| device Reg_32bit_21.Reg_1bit_20.inverter_2.pmos.1 550 200
p data[20] vdd Reg_32bit_21.Reg_1bit_20.net_3 24 200
| device Reg_32bit_21.Reg_1bit_20.inverter_2.pmos.2 550 200
p data[20] vdd Reg_32bit_21.Reg_1bit_20.net_3 24 200
| device Reg_32bit_21.Reg_1bit_20.inverter_2.pmos.3 550 200
p data[20] vdd Reg_32bit_21.Reg_1bit_20.net_3 24 200
| device Reg_32bit_21.Reg_1bit_20.inverter_2.pmos.4 550 200
p data[20] vdd Reg_32bit_21.Reg_1bit_20.net_3 24 200
| end Reg_32bit_21.Reg_1bit_20.inverter_2
| device Reg_32bit_21.Reg_1bit_20.nmos_1 730 230
n inR1[22] Reg_32bit_21.Reg_1bit_20.net_2 out1[20] 24 100
| device Reg_32bit_21.Reg_1bit_20.nmos_2 730 360
n inR2[22] Reg_32bit_21.Reg_1bit_20.net_2 out2[20] 24 100
| end Reg_32bit_21.Reg_1bit_20
| begin Reg_32bit_21.Reg_1bit_21 510 2850
| begin Reg_32bit_21.Reg_1bit_21.inverter 560 210
| device Reg_32bit_21.Reg_1bit_21.inverter.nmos 550 360
n Reg_32bit_21.Reg_1bit_21.net_2 gnd Reg_32bit_21.Reg_1bit_21.net_1 24 100
| device Reg_32bit_21.Reg_1bit_21.inverter.pmos 550 200
p Reg_32bit_21.Reg_1bit_21.net_2 vdd Reg_32bit_21.Reg_1bit_21.net_1 24 200
| end Reg_32bit_21.Reg_1bit_21.inverter
| device Reg_32bit_21.Reg_1bit_21.nmos.1 390 260
n w[22] Reg_32bit_21.Reg_1bit_21.net_3 Reg_32bit_21.Reg_1bit_21.net_1 24 100
| device Reg_32bit_21.Reg_1bit_21.nmos.2 390 260
n w[22] Reg_32bit_21.Reg_1bit_21.net_3 Reg_32bit_21.Reg_1bit_21.net_1 24 100
| device Reg_32bit_21.Reg_1bit_21.nmos.3 390 260
n w[22] Reg_32bit_21.Reg_1bit_21.net_3 Reg_32bit_21.Reg_1bit_21.net_1 24 100
| device Reg_32bit_21.Reg_1bit_21.nmos.4 390 260
n w[22] Reg_32bit_21.Reg_1bit_21.net_3 Reg_32bit_21.Reg_1bit_21.net_1 24 100
| begin Reg_32bit_21.Reg_1bit_21.inverter_1 550 380
| device Reg_32bit_21.Reg_1bit_21.inverter_1.nmos.1 550 360
n Reg_32bit_21.Reg_1bit_21.net_1 gnd Reg_32bit_21.Reg_1bit_21.net_2 24 100
| device Reg_32bit_21.Reg_1bit_21.inverter_1.nmos.2 550 360
n Reg_32bit_21.Reg_1bit_21.net_1 gnd Reg_32bit_21.Reg_1bit_21.net_2 24 100
| device Reg_32bit_21.Reg_1bit_21.inverter_1.nmos.3 550 360
n Reg_32bit_21.Reg_1bit_21.net_1 gnd Reg_32bit_21.Reg_1bit_21.net_2 24 100
| device Reg_32bit_21.Reg_1bit_21.inverter_1.nmos.4 550 360
n Reg_32bit_21.Reg_1bit_21.net_1 gnd Reg_32bit_21.Reg_1bit_21.net_2 24 100
| device Reg_32bit_21.Reg_1bit_21.inverter_1.pmos.1 550 200
p Reg_32bit_21.Reg_1bit_21.net_1 vdd Reg_32bit_21.Reg_1bit_21.net_2 24 200
| device Reg_32bit_21.Reg_1bit_21.inverter_1.pmos.2 550 200
p Reg_32bit_21.Reg_1bit_21.net_1 vdd Reg_32bit_21.Reg_1bit_21.net_2 24 200
| device Reg_32bit_21.Reg_1bit_21.inverter_1.pmos.3 550 200
p Reg_32bit_21.Reg_1bit_21.net_1 vdd Reg_32bit_21.Reg_1bit_21.net_2 24 200
| device Reg_32bit_21.Reg_1bit_21.inverter_1.pmos.4 550 200
p Reg_32bit_21.Reg_1bit_21.net_1 vdd Reg_32bit_21.Reg_1bit_21.net_2 24 200
| end Reg_32bit_21.Reg_1bit_21.inverter_1
| begin Reg_32bit_21.Reg_1bit_21.inverter_2 290 260
| device Reg_32bit_21.Reg_1bit_21.inverter_2.nmos.1 550 360
n data[21] gnd Reg_32bit_21.Reg_1bit_21.net_3 24 100
| device Reg_32bit_21.Reg_1bit_21.inverter_2.nmos.2 550 360
n data[21] gnd Reg_32bit_21.Reg_1bit_21.net_3 24 100
| device Reg_32bit_21.Reg_1bit_21.inverter_2.nmos.3 550 360
n data[21] gnd Reg_32bit_21.Reg_1bit_21.net_3 24 100
| device Reg_32bit_21.Reg_1bit_21.inverter_2.nmos.4 550 360
n data[21] gnd Reg_32bit_21.Reg_1bit_21.net_3 24 100
| device Reg_32bit_21.Reg_1bit_21.inverter_2.pmos.1 550 200
p data[21] vdd Reg_32bit_21.Reg_1bit_21.net_3 24 200
| device Reg_32bit_21.Reg_1bit_21.inverter_2.pmos.2 550 200
p data[21] vdd Reg_32bit_21.Reg_1bit_21.net_3 24 200
| device Reg_32bit_21.Reg_1bit_21.inverter_2.pmos.3 550 200
p data[21] vdd Reg_32bit_21.Reg_1bit_21.net_3 24 200
| device Reg_32bit_21.Reg_1bit_21.inverter_2.pmos.4 550 200
p data[21] vdd Reg_32bit_21.Reg_1bit_21.net_3 24 200
| end Reg_32bit_21.Reg_1bit_21.inverter_2
| device Reg_32bit_21.Reg_1bit_21.nmos_1 730 230
n inR1[22] Reg_32bit_21.Reg_1bit_21.net_2 out1[21] 24 100
| device Reg_32bit_21.Reg_1bit_21.nmos_2 730 360
n inR2[22] Reg_32bit_21.Reg_1bit_21.net_2 out2[21] 24 100
| end Reg_32bit_21.Reg_1bit_21
| begin Reg_32bit_21.Reg_1bit_22 510 2980
| begin Reg_32bit_21.Reg_1bit_22.inverter 560 210
| device Reg_32bit_21.Reg_1bit_22.inverter.nmos 550 360
n Reg_32bit_21.Reg_1bit_22.net_2 gnd Reg_32bit_21.Reg_1bit_22.net_1 24 100
| device Reg_32bit_21.Reg_1bit_22.inverter.pmos 550 200
p Reg_32bit_21.Reg_1bit_22.net_2 vdd Reg_32bit_21.Reg_1bit_22.net_1 24 200
| end Reg_32bit_21.Reg_1bit_22.inverter
| device Reg_32bit_21.Reg_1bit_22.nmos.1 390 260
n w[22] Reg_32bit_21.Reg_1bit_22.net_3 Reg_32bit_21.Reg_1bit_22.net_1 24 100
| device Reg_32bit_21.Reg_1bit_22.nmos.2 390 260
n w[22] Reg_32bit_21.Reg_1bit_22.net_3 Reg_32bit_21.Reg_1bit_22.net_1 24 100
| device Reg_32bit_21.Reg_1bit_22.nmos.3 390 260
n w[22] Reg_32bit_21.Reg_1bit_22.net_3 Reg_32bit_21.Reg_1bit_22.net_1 24 100
| device Reg_32bit_21.Reg_1bit_22.nmos.4 390 260
n w[22] Reg_32bit_21.Reg_1bit_22.net_3 Reg_32bit_21.Reg_1bit_22.net_1 24 100
| begin Reg_32bit_21.Reg_1bit_22.inverter_1 550 380
| device Reg_32bit_21.Reg_1bit_22.inverter_1.nmos.1 550 360
n Reg_32bit_21.Reg_1bit_22.net_1 gnd Reg_32bit_21.Reg_1bit_22.net_2 24 100
| device Reg_32bit_21.Reg_1bit_22.inverter_1.nmos.2 550 360
n Reg_32bit_21.Reg_1bit_22.net_1 gnd Reg_32bit_21.Reg_1bit_22.net_2 24 100
| device Reg_32bit_21.Reg_1bit_22.inverter_1.nmos.3 550 360
n Reg_32bit_21.Reg_1bit_22.net_1 gnd Reg_32bit_21.Reg_1bit_22.net_2 24 100
| device Reg_32bit_21.Reg_1bit_22.inverter_1.nmos.4 550 360
n Reg_32bit_21.Reg_1bit_22.net_1 gnd Reg_32bit_21.Reg_1bit_22.net_2 24 100
| device Reg_32bit_21.Reg_1bit_22.inverter_1.pmos.1 550 200
p Reg_32bit_21.Reg_1bit_22.net_1 vdd Reg_32bit_21.Reg_1bit_22.net_2 24 200
| device Reg_32bit_21.Reg_1bit_22.inverter_1.pmos.2 550 200
p Reg_32bit_21.Reg_1bit_22.net_1 vdd Reg_32bit_21.Reg_1bit_22.net_2 24 200
| device Reg_32bit_21.Reg_1bit_22.inverter_1.pmos.3 550 200
p Reg_32bit_21.Reg_1bit_22.net_1 vdd Reg_32bit_21.Reg_1bit_22.net_2 24 200
| device Reg_32bit_21.Reg_1bit_22.inverter_1.pmos.4 550 200
p Reg_32bit_21.Reg_1bit_22.net_1 vdd Reg_32bit_21.Reg_1bit_22.net_2 24 200
| end Reg_32bit_21.Reg_1bit_22.inverter_1
| begin Reg_32bit_21.Reg_1bit_22.inverter_2 290 260
| device Reg_32bit_21.Reg_1bit_22.inverter_2.nmos.1 550 360
n data[22] gnd Reg_32bit_21.Reg_1bit_22.net_3 24 100
| device Reg_32bit_21.Reg_1bit_22.inverter_2.nmos.2 550 360
n data[22] gnd Reg_32bit_21.Reg_1bit_22.net_3 24 100
| device Reg_32bit_21.Reg_1bit_22.inverter_2.nmos.3 550 360
n data[22] gnd Reg_32bit_21.Reg_1bit_22.net_3 24 100
| device Reg_32bit_21.Reg_1bit_22.inverter_2.nmos.4 550 360
n data[22] gnd Reg_32bit_21.Reg_1bit_22.net_3 24 100
| device Reg_32bit_21.Reg_1bit_22.inverter_2.pmos.1 550 200
p data[22] vdd Reg_32bit_21.Reg_1bit_22.net_3 24 200
| device Reg_32bit_21.Reg_1bit_22.inverter_2.pmos.2 550 200
p data[22] vdd Reg_32bit_21.Reg_1bit_22.net_3 24 200
| device Reg_32bit_21.Reg_1bit_22.inverter_2.pmos.3 550 200
p data[22] vdd Reg_32bit_21.Reg_1bit_22.net_3 24 200
| device Reg_32bit_21.Reg_1bit_22.inverter_2.pmos.4 550 200
p data[22] vdd Reg_32bit_21.Reg_1bit_22.net_3 24 200
| end Reg_32bit_21.Reg_1bit_22.inverter_2
| device Reg_32bit_21.Reg_1bit_22.nmos_1 730 230
n inR1[22] Reg_32bit_21.Reg_1bit_22.net_2 out1[22] 24 100
| device Reg_32bit_21.Reg_1bit_22.nmos_2 730 360
n inR2[22] Reg_32bit_21.Reg_1bit_22.net_2 out2[22] 24 100
| end Reg_32bit_21.Reg_1bit_22
| begin Reg_32bit_21.Reg_1bit_23 510 3110
| begin Reg_32bit_21.Reg_1bit_23.inverter 560 210
| device Reg_32bit_21.Reg_1bit_23.inverter.nmos 550 360
n Reg_32bit_21.Reg_1bit_23.net_2 gnd Reg_32bit_21.Reg_1bit_23.net_1 24 100
| device Reg_32bit_21.Reg_1bit_23.inverter.pmos 550 200
p Reg_32bit_21.Reg_1bit_23.net_2 vdd Reg_32bit_21.Reg_1bit_23.net_1 24 200
| end Reg_32bit_21.Reg_1bit_23.inverter
| device Reg_32bit_21.Reg_1bit_23.nmos.1 390 260
n w[22] Reg_32bit_21.Reg_1bit_23.net_3 Reg_32bit_21.Reg_1bit_23.net_1 24 100
| device Reg_32bit_21.Reg_1bit_23.nmos.2 390 260
n w[22] Reg_32bit_21.Reg_1bit_23.net_3 Reg_32bit_21.Reg_1bit_23.net_1 24 100
| device Reg_32bit_21.Reg_1bit_23.nmos.3 390 260
n w[22] Reg_32bit_21.Reg_1bit_23.net_3 Reg_32bit_21.Reg_1bit_23.net_1 24 100
| device Reg_32bit_21.Reg_1bit_23.nmos.4 390 260
n w[22] Reg_32bit_21.Reg_1bit_23.net_3 Reg_32bit_21.Reg_1bit_23.net_1 24 100
| begin Reg_32bit_21.Reg_1bit_23.inverter_1 550 380
| device Reg_32bit_21.Reg_1bit_23.inverter_1.nmos.1 550 360
n Reg_32bit_21.Reg_1bit_23.net_1 gnd Reg_32bit_21.Reg_1bit_23.net_2 24 100
| device Reg_32bit_21.Reg_1bit_23.inverter_1.nmos.2 550 360
n Reg_32bit_21.Reg_1bit_23.net_1 gnd Reg_32bit_21.Reg_1bit_23.net_2 24 100
| device Reg_32bit_21.Reg_1bit_23.inverter_1.nmos.3 550 360
n Reg_32bit_21.Reg_1bit_23.net_1 gnd Reg_32bit_21.Reg_1bit_23.net_2 24 100
| device Reg_32bit_21.Reg_1bit_23.inverter_1.nmos.4 550 360
n Reg_32bit_21.Reg_1bit_23.net_1 gnd Reg_32bit_21.Reg_1bit_23.net_2 24 100
| device Reg_32bit_21.Reg_1bit_23.inverter_1.pmos.1 550 200
p Reg_32bit_21.Reg_1bit_23.net_1 vdd Reg_32bit_21.Reg_1bit_23.net_2 24 200
| device Reg_32bit_21.Reg_1bit_23.inverter_1.pmos.2 550 200
p Reg_32bit_21.Reg_1bit_23.net_1 vdd Reg_32bit_21.Reg_1bit_23.net_2 24 200
| device Reg_32bit_21.Reg_1bit_23.inverter_1.pmos.3 550 200
p Reg_32bit_21.Reg_1bit_23.net_1 vdd Reg_32bit_21.Reg_1bit_23.net_2 24 200
| device Reg_32bit_21.Reg_1bit_23.inverter_1.pmos.4 550 200
p Reg_32bit_21.Reg_1bit_23.net_1 vdd Reg_32bit_21.Reg_1bit_23.net_2 24 200
| end Reg_32bit_21.Reg_1bit_23.inverter_1
| begin Reg_32bit_21.Reg_1bit_23.inverter_2 290 260
| device Reg_32bit_21.Reg_1bit_23.inverter_2.nmos.1 550 360
n data[23] gnd Reg_32bit_21.Reg_1bit_23.net_3 24 100
| device Reg_32bit_21.Reg_1bit_23.inverter_2.nmos.2 550 360
n data[23] gnd Reg_32bit_21.Reg_1bit_23.net_3 24 100
| device Reg_32bit_21.Reg_1bit_23.inverter_2.nmos.3 550 360
n data[23] gnd Reg_32bit_21.Reg_1bit_23.net_3 24 100
| device Reg_32bit_21.Reg_1bit_23.inverter_2.nmos.4 550 360
n data[23] gnd Reg_32bit_21.Reg_1bit_23.net_3 24 100
| device Reg_32bit_21.Reg_1bit_23.inverter_2.pmos.1 550 200
p data[23] vdd Reg_32bit_21.Reg_1bit_23.net_3 24 200
| device Reg_32bit_21.Reg_1bit_23.inverter_2.pmos.2 550 200
p data[23] vdd Reg_32bit_21.Reg_1bit_23.net_3 24 200
| device Reg_32bit_21.Reg_1bit_23.inverter_2.pmos.3 550 200
p data[23] vdd Reg_32bit_21.Reg_1bit_23.net_3 24 200
| device Reg_32bit_21.Reg_1bit_23.inverter_2.pmos.4 550 200
p data[23] vdd Reg_32bit_21.Reg_1bit_23.net_3 24 200
| end Reg_32bit_21.Reg_1bit_23.inverter_2
| device Reg_32bit_21.Reg_1bit_23.nmos_1 730 230
n inR1[22] Reg_32bit_21.Reg_1bit_23.net_2 out1[23] 24 100
| device Reg_32bit_21.Reg_1bit_23.nmos_2 730 360
n inR2[22] Reg_32bit_21.Reg_1bit_23.net_2 out2[23] 24 100
| end Reg_32bit_21.Reg_1bit_23
| begin Reg_32bit_21.Reg_1bit_24 510 3250
| begin Reg_32bit_21.Reg_1bit_24.inverter 560 210
| device Reg_32bit_21.Reg_1bit_24.inverter.nmos 550 360
n Reg_32bit_21.Reg_1bit_24.net_2 gnd Reg_32bit_21.Reg_1bit_24.net_1 24 100
| device Reg_32bit_21.Reg_1bit_24.inverter.pmos 550 200
p Reg_32bit_21.Reg_1bit_24.net_2 vdd Reg_32bit_21.Reg_1bit_24.net_1 24 200
| end Reg_32bit_21.Reg_1bit_24.inverter
| device Reg_32bit_21.Reg_1bit_24.nmos.1 390 260
n w[22] Reg_32bit_21.Reg_1bit_24.net_3 Reg_32bit_21.Reg_1bit_24.net_1 24 100
| device Reg_32bit_21.Reg_1bit_24.nmos.2 390 260
n w[22] Reg_32bit_21.Reg_1bit_24.net_3 Reg_32bit_21.Reg_1bit_24.net_1 24 100
| device Reg_32bit_21.Reg_1bit_24.nmos.3 390 260
n w[22] Reg_32bit_21.Reg_1bit_24.net_3 Reg_32bit_21.Reg_1bit_24.net_1 24 100
| device Reg_32bit_21.Reg_1bit_24.nmos.4 390 260
n w[22] Reg_32bit_21.Reg_1bit_24.net_3 Reg_32bit_21.Reg_1bit_24.net_1 24 100
| begin Reg_32bit_21.Reg_1bit_24.inverter_1 550 380
| device Reg_32bit_21.Reg_1bit_24.inverter_1.nmos.1 550 360
n Reg_32bit_21.Reg_1bit_24.net_1 gnd Reg_32bit_21.Reg_1bit_24.net_2 24 100
| device Reg_32bit_21.Reg_1bit_24.inverter_1.nmos.2 550 360
n Reg_32bit_21.Reg_1bit_24.net_1 gnd Reg_32bit_21.Reg_1bit_24.net_2 24 100
| device Reg_32bit_21.Reg_1bit_24.inverter_1.nmos.3 550 360
n Reg_32bit_21.Reg_1bit_24.net_1 gnd Reg_32bit_21.Reg_1bit_24.net_2 24 100
| device Reg_32bit_21.Reg_1bit_24.inverter_1.nmos.4 550 360
n Reg_32bit_21.Reg_1bit_24.net_1 gnd Reg_32bit_21.Reg_1bit_24.net_2 24 100
| device Reg_32bit_21.Reg_1bit_24.inverter_1.pmos.1 550 200
p Reg_32bit_21.Reg_1bit_24.net_1 vdd Reg_32bit_21.Reg_1bit_24.net_2 24 200
| device Reg_32bit_21.Reg_1bit_24.inverter_1.pmos.2 550 200
p Reg_32bit_21.Reg_1bit_24.net_1 vdd Reg_32bit_21.Reg_1bit_24.net_2 24 200
| device Reg_32bit_21.Reg_1bit_24.inverter_1.pmos.3 550 200
p Reg_32bit_21.Reg_1bit_24.net_1 vdd Reg_32bit_21.Reg_1bit_24.net_2 24 200
| device Reg_32bit_21.Reg_1bit_24.inverter_1.pmos.4 550 200
p Reg_32bit_21.Reg_1bit_24.net_1 vdd Reg_32bit_21.Reg_1bit_24.net_2 24 200
| end Reg_32bit_21.Reg_1bit_24.inverter_1
| begin Reg_32bit_21.Reg_1bit_24.inverter_2 290 260
| device Reg_32bit_21.Reg_1bit_24.inverter_2.nmos.1 550 360
n data[24] gnd Reg_32bit_21.Reg_1bit_24.net_3 24 100
| device Reg_32bit_21.Reg_1bit_24.inverter_2.nmos.2 550 360
n data[24] gnd Reg_32bit_21.Reg_1bit_24.net_3 24 100
| device Reg_32bit_21.Reg_1bit_24.inverter_2.nmos.3 550 360
n data[24] gnd Reg_32bit_21.Reg_1bit_24.net_3 24 100
| device Reg_32bit_21.Reg_1bit_24.inverter_2.nmos.4 550 360
n data[24] gnd Reg_32bit_21.Reg_1bit_24.net_3 24 100
| device Reg_32bit_21.Reg_1bit_24.inverter_2.pmos.1 550 200
p data[24] vdd Reg_32bit_21.Reg_1bit_24.net_3 24 200
| device Reg_32bit_21.Reg_1bit_24.inverter_2.pmos.2 550 200
p data[24] vdd Reg_32bit_21.Reg_1bit_24.net_3 24 200
| device Reg_32bit_21.Reg_1bit_24.inverter_2.pmos.3 550 200
p data[24] vdd Reg_32bit_21.Reg_1bit_24.net_3 24 200
| device Reg_32bit_21.Reg_1bit_24.inverter_2.pmos.4 550 200
p data[24] vdd Reg_32bit_21.Reg_1bit_24.net_3 24 200
| end Reg_32bit_21.Reg_1bit_24.inverter_2
| device Reg_32bit_21.Reg_1bit_24.nmos_1 730 230
n inR1[22] Reg_32bit_21.Reg_1bit_24.net_2 out1[24] 24 100
| device Reg_32bit_21.Reg_1bit_24.nmos_2 730 360
n inR2[22] Reg_32bit_21.Reg_1bit_24.net_2 out2[24] 24 100
| end Reg_32bit_21.Reg_1bit_24
| begin Reg_32bit_21.Reg_1bit_25 510 3380
| begin Reg_32bit_21.Reg_1bit_25.inverter 560 210
| device Reg_32bit_21.Reg_1bit_25.inverter.nmos 550 360
n Reg_32bit_21.Reg_1bit_25.net_2 gnd Reg_32bit_21.Reg_1bit_25.net_1 24 100
| device Reg_32bit_21.Reg_1bit_25.inverter.pmos 550 200
p Reg_32bit_21.Reg_1bit_25.net_2 vdd Reg_32bit_21.Reg_1bit_25.net_1 24 200
| end Reg_32bit_21.Reg_1bit_25.inverter
| device Reg_32bit_21.Reg_1bit_25.nmos.1 390 260
n w[22] Reg_32bit_21.Reg_1bit_25.net_3 Reg_32bit_21.Reg_1bit_25.net_1 24 100
| device Reg_32bit_21.Reg_1bit_25.nmos.2 390 260
n w[22] Reg_32bit_21.Reg_1bit_25.net_3 Reg_32bit_21.Reg_1bit_25.net_1 24 100
| device Reg_32bit_21.Reg_1bit_25.nmos.3 390 260
n w[22] Reg_32bit_21.Reg_1bit_25.net_3 Reg_32bit_21.Reg_1bit_25.net_1 24 100
| device Reg_32bit_21.Reg_1bit_25.nmos.4 390 260
n w[22] Reg_32bit_21.Reg_1bit_25.net_3 Reg_32bit_21.Reg_1bit_25.net_1 24 100
| begin Reg_32bit_21.Reg_1bit_25.inverter_1 550 380
| device Reg_32bit_21.Reg_1bit_25.inverter_1.nmos.1 550 360
n Reg_32bit_21.Reg_1bit_25.net_1 gnd Reg_32bit_21.Reg_1bit_25.net_2 24 100
| device Reg_32bit_21.Reg_1bit_25.inverter_1.nmos.2 550 360
n Reg_32bit_21.Reg_1bit_25.net_1 gnd Reg_32bit_21.Reg_1bit_25.net_2 24 100
| device Reg_32bit_21.Reg_1bit_25.inverter_1.nmos.3 550 360
n Reg_32bit_21.Reg_1bit_25.net_1 gnd Reg_32bit_21.Reg_1bit_25.net_2 24 100
| device Reg_32bit_21.Reg_1bit_25.inverter_1.nmos.4 550 360
n Reg_32bit_21.Reg_1bit_25.net_1 gnd Reg_32bit_21.Reg_1bit_25.net_2 24 100
| device Reg_32bit_21.Reg_1bit_25.inverter_1.pmos.1 550 200
p Reg_32bit_21.Reg_1bit_25.net_1 vdd Reg_32bit_21.Reg_1bit_25.net_2 24 200
| device Reg_32bit_21.Reg_1bit_25.inverter_1.pmos.2 550 200
p Reg_32bit_21.Reg_1bit_25.net_1 vdd Reg_32bit_21.Reg_1bit_25.net_2 24 200
| device Reg_32bit_21.Reg_1bit_25.inverter_1.pmos.3 550 200
p Reg_32bit_21.Reg_1bit_25.net_1 vdd Reg_32bit_21.Reg_1bit_25.net_2 24 200
| device Reg_32bit_21.Reg_1bit_25.inverter_1.pmos.4 550 200
p Reg_32bit_21.Reg_1bit_25.net_1 vdd Reg_32bit_21.Reg_1bit_25.net_2 24 200
| end Reg_32bit_21.Reg_1bit_25.inverter_1
| begin Reg_32bit_21.Reg_1bit_25.inverter_2 290 260
| device Reg_32bit_21.Reg_1bit_25.inverter_2.nmos.1 550 360
n data[25] gnd Reg_32bit_21.Reg_1bit_25.net_3 24 100
| device Reg_32bit_21.Reg_1bit_25.inverter_2.nmos.2 550 360
n data[25] gnd Reg_32bit_21.Reg_1bit_25.net_3 24 100
| device Reg_32bit_21.Reg_1bit_25.inverter_2.nmos.3 550 360
n data[25] gnd Reg_32bit_21.Reg_1bit_25.net_3 24 100
| device Reg_32bit_21.Reg_1bit_25.inverter_2.nmos.4 550 360
n data[25] gnd Reg_32bit_21.Reg_1bit_25.net_3 24 100
| device Reg_32bit_21.Reg_1bit_25.inverter_2.pmos.1 550 200
p data[25] vdd Reg_32bit_21.Reg_1bit_25.net_3 24 200
| device Reg_32bit_21.Reg_1bit_25.inverter_2.pmos.2 550 200
p data[25] vdd Reg_32bit_21.Reg_1bit_25.net_3 24 200
| device Reg_32bit_21.Reg_1bit_25.inverter_2.pmos.3 550 200
p data[25] vdd Reg_32bit_21.Reg_1bit_25.net_3 24 200
| device Reg_32bit_21.Reg_1bit_25.inverter_2.pmos.4 550 200
p data[25] vdd Reg_32bit_21.Reg_1bit_25.net_3 24 200
| end Reg_32bit_21.Reg_1bit_25.inverter_2
| device Reg_32bit_21.Reg_1bit_25.nmos_1 730 230
n inR1[22] Reg_32bit_21.Reg_1bit_25.net_2 out1[25] 24 100
| device Reg_32bit_21.Reg_1bit_25.nmos_2 730 360
n inR2[22] Reg_32bit_21.Reg_1bit_25.net_2 out2[25] 24 100
| end Reg_32bit_21.Reg_1bit_25
| begin Reg_32bit_21.Reg_1bit_26 510 3510
| begin Reg_32bit_21.Reg_1bit_26.inverter 560 210
| device Reg_32bit_21.Reg_1bit_26.inverter.nmos 550 360
n Reg_32bit_21.Reg_1bit_26.net_2 gnd Reg_32bit_21.Reg_1bit_26.net_1 24 100
| device Reg_32bit_21.Reg_1bit_26.inverter.pmos 550 200
p Reg_32bit_21.Reg_1bit_26.net_2 vdd Reg_32bit_21.Reg_1bit_26.net_1 24 200
| end Reg_32bit_21.Reg_1bit_26.inverter
| device Reg_32bit_21.Reg_1bit_26.nmos.1 390 260
n w[22] Reg_32bit_21.Reg_1bit_26.net_3 Reg_32bit_21.Reg_1bit_26.net_1 24 100
| device Reg_32bit_21.Reg_1bit_26.nmos.2 390 260
n w[22] Reg_32bit_21.Reg_1bit_26.net_3 Reg_32bit_21.Reg_1bit_26.net_1 24 100
| device Reg_32bit_21.Reg_1bit_26.nmos.3 390 260
n w[22] Reg_32bit_21.Reg_1bit_26.net_3 Reg_32bit_21.Reg_1bit_26.net_1 24 100
| device Reg_32bit_21.Reg_1bit_26.nmos.4 390 260
n w[22] Reg_32bit_21.Reg_1bit_26.net_3 Reg_32bit_21.Reg_1bit_26.net_1 24 100
| begin Reg_32bit_21.Reg_1bit_26.inverter_1 550 380
| device Reg_32bit_21.Reg_1bit_26.inverter_1.nmos.1 550 360
n Reg_32bit_21.Reg_1bit_26.net_1 gnd Reg_32bit_21.Reg_1bit_26.net_2 24 100
| device Reg_32bit_21.Reg_1bit_26.inverter_1.nmos.2 550 360
n Reg_32bit_21.Reg_1bit_26.net_1 gnd Reg_32bit_21.Reg_1bit_26.net_2 24 100
| device Reg_32bit_21.Reg_1bit_26.inverter_1.nmos.3 550 360
n Reg_32bit_21.Reg_1bit_26.net_1 gnd Reg_32bit_21.Reg_1bit_26.net_2 24 100
| device Reg_32bit_21.Reg_1bit_26.inverter_1.nmos.4 550 360
n Reg_32bit_21.Reg_1bit_26.net_1 gnd Reg_32bit_21.Reg_1bit_26.net_2 24 100
| device Reg_32bit_21.Reg_1bit_26.inverter_1.pmos.1 550 200
p Reg_32bit_21.Reg_1bit_26.net_1 vdd Reg_32bit_21.Reg_1bit_26.net_2 24 200
| device Reg_32bit_21.Reg_1bit_26.inverter_1.pmos.2 550 200
p Reg_32bit_21.Reg_1bit_26.net_1 vdd Reg_32bit_21.Reg_1bit_26.net_2 24 200
| device Reg_32bit_21.Reg_1bit_26.inverter_1.pmos.3 550 200
p Reg_32bit_21.Reg_1bit_26.net_1 vdd Reg_32bit_21.Reg_1bit_26.net_2 24 200
| device Reg_32bit_21.Reg_1bit_26.inverter_1.pmos.4 550 200
p Reg_32bit_21.Reg_1bit_26.net_1 vdd Reg_32bit_21.Reg_1bit_26.net_2 24 200
| end Reg_32bit_21.Reg_1bit_26.inverter_1
| begin Reg_32bit_21.Reg_1bit_26.inverter_2 290 260
| device Reg_32bit_21.Reg_1bit_26.inverter_2.nmos.1 550 360
n data[26] gnd Reg_32bit_21.Reg_1bit_26.net_3 24 100
| device Reg_32bit_21.Reg_1bit_26.inverter_2.nmos.2 550 360
n data[26] gnd Reg_32bit_21.Reg_1bit_26.net_3 24 100
| device Reg_32bit_21.Reg_1bit_26.inverter_2.nmos.3 550 360
n data[26] gnd Reg_32bit_21.Reg_1bit_26.net_3 24 100
| device Reg_32bit_21.Reg_1bit_26.inverter_2.nmos.4 550 360
n data[26] gnd Reg_32bit_21.Reg_1bit_26.net_3 24 100
| device Reg_32bit_21.Reg_1bit_26.inverter_2.pmos.1 550 200
p data[26] vdd Reg_32bit_21.Reg_1bit_26.net_3 24 200
| device Reg_32bit_21.Reg_1bit_26.inverter_2.pmos.2 550 200
p data[26] vdd Reg_32bit_21.Reg_1bit_26.net_3 24 200
| device Reg_32bit_21.Reg_1bit_26.inverter_2.pmos.3 550 200
p data[26] vdd Reg_32bit_21.Reg_1bit_26.net_3 24 200
| device Reg_32bit_21.Reg_1bit_26.inverter_2.pmos.4 550 200
p data[26] vdd Reg_32bit_21.Reg_1bit_26.net_3 24 200
| end Reg_32bit_21.Reg_1bit_26.inverter_2
| device Reg_32bit_21.Reg_1bit_26.nmos_1 730 230
n inR1[22] Reg_32bit_21.Reg_1bit_26.net_2 out1[26] 24 100
| device Reg_32bit_21.Reg_1bit_26.nmos_2 730 360
n inR2[22] Reg_32bit_21.Reg_1bit_26.net_2 out2[26] 24 100
| end Reg_32bit_21.Reg_1bit_26
| begin Reg_32bit_21.Reg_1bit_27 510 3640
| begin Reg_32bit_21.Reg_1bit_27.inverter 560 210
| device Reg_32bit_21.Reg_1bit_27.inverter.nmos 550 360
n Reg_32bit_21.Reg_1bit_27.net_2 gnd Reg_32bit_21.Reg_1bit_27.net_1 24 100
| device Reg_32bit_21.Reg_1bit_27.inverter.pmos 550 200
p Reg_32bit_21.Reg_1bit_27.net_2 vdd Reg_32bit_21.Reg_1bit_27.net_1 24 200
| end Reg_32bit_21.Reg_1bit_27.inverter
| device Reg_32bit_21.Reg_1bit_27.nmos.1 390 260
n w[22] Reg_32bit_21.Reg_1bit_27.net_3 Reg_32bit_21.Reg_1bit_27.net_1 24 100
| device Reg_32bit_21.Reg_1bit_27.nmos.2 390 260
n w[22] Reg_32bit_21.Reg_1bit_27.net_3 Reg_32bit_21.Reg_1bit_27.net_1 24 100
| device Reg_32bit_21.Reg_1bit_27.nmos.3 390 260
n w[22] Reg_32bit_21.Reg_1bit_27.net_3 Reg_32bit_21.Reg_1bit_27.net_1 24 100
| device Reg_32bit_21.Reg_1bit_27.nmos.4 390 260
n w[22] Reg_32bit_21.Reg_1bit_27.net_3 Reg_32bit_21.Reg_1bit_27.net_1 24 100
| begin Reg_32bit_21.Reg_1bit_27.inverter_1 550 380
| device Reg_32bit_21.Reg_1bit_27.inverter_1.nmos.1 550 360
n Reg_32bit_21.Reg_1bit_27.net_1 gnd Reg_32bit_21.Reg_1bit_27.net_2 24 100
| device Reg_32bit_21.Reg_1bit_27.inverter_1.nmos.2 550 360
n Reg_32bit_21.Reg_1bit_27.net_1 gnd Reg_32bit_21.Reg_1bit_27.net_2 24 100
| device Reg_32bit_21.Reg_1bit_27.inverter_1.nmos.3 550 360
n Reg_32bit_21.Reg_1bit_27.net_1 gnd Reg_32bit_21.Reg_1bit_27.net_2 24 100
| device Reg_32bit_21.Reg_1bit_27.inverter_1.nmos.4 550 360
n Reg_32bit_21.Reg_1bit_27.net_1 gnd Reg_32bit_21.Reg_1bit_27.net_2 24 100
| device Reg_32bit_21.Reg_1bit_27.inverter_1.pmos.1 550 200
p Reg_32bit_21.Reg_1bit_27.net_1 vdd Reg_32bit_21.Reg_1bit_27.net_2 24 200
| device Reg_32bit_21.Reg_1bit_27.inverter_1.pmos.2 550 200
p Reg_32bit_21.Reg_1bit_27.net_1 vdd Reg_32bit_21.Reg_1bit_27.net_2 24 200
| device Reg_32bit_21.Reg_1bit_27.inverter_1.pmos.3 550 200
p Reg_32bit_21.Reg_1bit_27.net_1 vdd Reg_32bit_21.Reg_1bit_27.net_2 24 200
| device Reg_32bit_21.Reg_1bit_27.inverter_1.pmos.4 550 200
p Reg_32bit_21.Reg_1bit_27.net_1 vdd Reg_32bit_21.Reg_1bit_27.net_2 24 200
| end Reg_32bit_21.Reg_1bit_27.inverter_1
| begin Reg_32bit_21.Reg_1bit_27.inverter_2 290 260
| device Reg_32bit_21.Reg_1bit_27.inverter_2.nmos.1 550 360
n data[27] gnd Reg_32bit_21.Reg_1bit_27.net_3 24 100
| device Reg_32bit_21.Reg_1bit_27.inverter_2.nmos.2 550 360
n data[27] gnd Reg_32bit_21.Reg_1bit_27.net_3 24 100
| device Reg_32bit_21.Reg_1bit_27.inverter_2.nmos.3 550 360
n data[27] gnd Reg_32bit_21.Reg_1bit_27.net_3 24 100
| device Reg_32bit_21.Reg_1bit_27.inverter_2.nmos.4 550 360
n data[27] gnd Reg_32bit_21.Reg_1bit_27.net_3 24 100
| device Reg_32bit_21.Reg_1bit_27.inverter_2.pmos.1 550 200
p data[27] vdd Reg_32bit_21.Reg_1bit_27.net_3 24 200
| device Reg_32bit_21.Reg_1bit_27.inverter_2.pmos.2 550 200
p data[27] vdd Reg_32bit_21.Reg_1bit_27.net_3 24 200
| device Reg_32bit_21.Reg_1bit_27.inverter_2.pmos.3 550 200
p data[27] vdd Reg_32bit_21.Reg_1bit_27.net_3 24 200
| device Reg_32bit_21.Reg_1bit_27.inverter_2.pmos.4 550 200
p data[27] vdd Reg_32bit_21.Reg_1bit_27.net_3 24 200
| end Reg_32bit_21.Reg_1bit_27.inverter_2
| device Reg_32bit_21.Reg_1bit_27.nmos_1 730 230
n inR1[22] Reg_32bit_21.Reg_1bit_27.net_2 out1[27] 24 100
| device Reg_32bit_21.Reg_1bit_27.nmos_2 730 360
n inR2[22] Reg_32bit_21.Reg_1bit_27.net_2 out2[27] 24 100
| end Reg_32bit_21.Reg_1bit_27
| begin Reg_32bit_21.Reg_1bit_28 510 3770
| begin Reg_32bit_21.Reg_1bit_28.inverter 560 210
| device Reg_32bit_21.Reg_1bit_28.inverter.nmos 550 360
n Reg_32bit_21.Reg_1bit_28.net_2 gnd Reg_32bit_21.Reg_1bit_28.net_1 24 100
| device Reg_32bit_21.Reg_1bit_28.inverter.pmos 550 200
p Reg_32bit_21.Reg_1bit_28.net_2 vdd Reg_32bit_21.Reg_1bit_28.net_1 24 200
| end Reg_32bit_21.Reg_1bit_28.inverter
| device Reg_32bit_21.Reg_1bit_28.nmos.1 390 260
n w[22] Reg_32bit_21.Reg_1bit_28.net_3 Reg_32bit_21.Reg_1bit_28.net_1 24 100
| device Reg_32bit_21.Reg_1bit_28.nmos.2 390 260
n w[22] Reg_32bit_21.Reg_1bit_28.net_3 Reg_32bit_21.Reg_1bit_28.net_1 24 100
| device Reg_32bit_21.Reg_1bit_28.nmos.3 390 260
n w[22] Reg_32bit_21.Reg_1bit_28.net_3 Reg_32bit_21.Reg_1bit_28.net_1 24 100
| device Reg_32bit_21.Reg_1bit_28.nmos.4 390 260
n w[22] Reg_32bit_21.Reg_1bit_28.net_3 Reg_32bit_21.Reg_1bit_28.net_1 24 100
| begin Reg_32bit_21.Reg_1bit_28.inverter_1 550 380
| device Reg_32bit_21.Reg_1bit_28.inverter_1.nmos.1 550 360
n Reg_32bit_21.Reg_1bit_28.net_1 gnd Reg_32bit_21.Reg_1bit_28.net_2 24 100
| device Reg_32bit_21.Reg_1bit_28.inverter_1.nmos.2 550 360
n Reg_32bit_21.Reg_1bit_28.net_1 gnd Reg_32bit_21.Reg_1bit_28.net_2 24 100
| device Reg_32bit_21.Reg_1bit_28.inverter_1.nmos.3 550 360
n Reg_32bit_21.Reg_1bit_28.net_1 gnd Reg_32bit_21.Reg_1bit_28.net_2 24 100
| device Reg_32bit_21.Reg_1bit_28.inverter_1.nmos.4 550 360
n Reg_32bit_21.Reg_1bit_28.net_1 gnd Reg_32bit_21.Reg_1bit_28.net_2 24 100
| device Reg_32bit_21.Reg_1bit_28.inverter_1.pmos.1 550 200
p Reg_32bit_21.Reg_1bit_28.net_1 vdd Reg_32bit_21.Reg_1bit_28.net_2 24 200
| device Reg_32bit_21.Reg_1bit_28.inverter_1.pmos.2 550 200
p Reg_32bit_21.Reg_1bit_28.net_1 vdd Reg_32bit_21.Reg_1bit_28.net_2 24 200
| device Reg_32bit_21.Reg_1bit_28.inverter_1.pmos.3 550 200
p Reg_32bit_21.Reg_1bit_28.net_1 vdd Reg_32bit_21.Reg_1bit_28.net_2 24 200
| device Reg_32bit_21.Reg_1bit_28.inverter_1.pmos.4 550 200
p Reg_32bit_21.Reg_1bit_28.net_1 vdd Reg_32bit_21.Reg_1bit_28.net_2 24 200
| end Reg_32bit_21.Reg_1bit_28.inverter_1
| begin Reg_32bit_21.Reg_1bit_28.inverter_2 290 260
| device Reg_32bit_21.Reg_1bit_28.inverter_2.nmos.1 550 360
n data[28] gnd Reg_32bit_21.Reg_1bit_28.net_3 24 100
| device Reg_32bit_21.Reg_1bit_28.inverter_2.nmos.2 550 360
n data[28] gnd Reg_32bit_21.Reg_1bit_28.net_3 24 100
| device Reg_32bit_21.Reg_1bit_28.inverter_2.nmos.3 550 360
n data[28] gnd Reg_32bit_21.Reg_1bit_28.net_3 24 100
| device Reg_32bit_21.Reg_1bit_28.inverter_2.nmos.4 550 360
n data[28] gnd Reg_32bit_21.Reg_1bit_28.net_3 24 100
| device Reg_32bit_21.Reg_1bit_28.inverter_2.pmos.1 550 200
p data[28] vdd Reg_32bit_21.Reg_1bit_28.net_3 24 200
| device Reg_32bit_21.Reg_1bit_28.inverter_2.pmos.2 550 200
p data[28] vdd Reg_32bit_21.Reg_1bit_28.net_3 24 200
| device Reg_32bit_21.Reg_1bit_28.inverter_2.pmos.3 550 200
p data[28] vdd Reg_32bit_21.Reg_1bit_28.net_3 24 200
| device Reg_32bit_21.Reg_1bit_28.inverter_2.pmos.4 550 200
p data[28] vdd Reg_32bit_21.Reg_1bit_28.net_3 24 200
| end Reg_32bit_21.Reg_1bit_28.inverter_2
| device Reg_32bit_21.Reg_1bit_28.nmos_1 730 230
n inR1[22] Reg_32bit_21.Reg_1bit_28.net_2 out1[28] 24 100
| device Reg_32bit_21.Reg_1bit_28.nmos_2 730 360
n inR2[22] Reg_32bit_21.Reg_1bit_28.net_2 out2[28] 24 100
| end Reg_32bit_21.Reg_1bit_28
| begin Reg_32bit_21.Reg_1bit_29 510 3900
| begin Reg_32bit_21.Reg_1bit_29.inverter 560 210
| device Reg_32bit_21.Reg_1bit_29.inverter.nmos 550 360
n Reg_32bit_21.Reg_1bit_29.net_2 gnd Reg_32bit_21.Reg_1bit_29.net_1 24 100
| device Reg_32bit_21.Reg_1bit_29.inverter.pmos 550 200
p Reg_32bit_21.Reg_1bit_29.net_2 vdd Reg_32bit_21.Reg_1bit_29.net_1 24 200
| end Reg_32bit_21.Reg_1bit_29.inverter
| device Reg_32bit_21.Reg_1bit_29.nmos.1 390 260
n w[22] Reg_32bit_21.Reg_1bit_29.net_3 Reg_32bit_21.Reg_1bit_29.net_1 24 100
| device Reg_32bit_21.Reg_1bit_29.nmos.2 390 260
n w[22] Reg_32bit_21.Reg_1bit_29.net_3 Reg_32bit_21.Reg_1bit_29.net_1 24 100
| device Reg_32bit_21.Reg_1bit_29.nmos.3 390 260
n w[22] Reg_32bit_21.Reg_1bit_29.net_3 Reg_32bit_21.Reg_1bit_29.net_1 24 100
| device Reg_32bit_21.Reg_1bit_29.nmos.4 390 260
n w[22] Reg_32bit_21.Reg_1bit_29.net_3 Reg_32bit_21.Reg_1bit_29.net_1 24 100
| begin Reg_32bit_21.Reg_1bit_29.inverter_1 550 380
| device Reg_32bit_21.Reg_1bit_29.inverter_1.nmos.1 550 360
n Reg_32bit_21.Reg_1bit_29.net_1 gnd Reg_32bit_21.Reg_1bit_29.net_2 24 100
| device Reg_32bit_21.Reg_1bit_29.inverter_1.nmos.2 550 360
n Reg_32bit_21.Reg_1bit_29.net_1 gnd Reg_32bit_21.Reg_1bit_29.net_2 24 100
| device Reg_32bit_21.Reg_1bit_29.inverter_1.nmos.3 550 360
n Reg_32bit_21.Reg_1bit_29.net_1 gnd Reg_32bit_21.Reg_1bit_29.net_2 24 100
| device Reg_32bit_21.Reg_1bit_29.inverter_1.nmos.4 550 360
n Reg_32bit_21.Reg_1bit_29.net_1 gnd Reg_32bit_21.Reg_1bit_29.net_2 24 100
| device Reg_32bit_21.Reg_1bit_29.inverter_1.pmos.1 550 200
p Reg_32bit_21.Reg_1bit_29.net_1 vdd Reg_32bit_21.Reg_1bit_29.net_2 24 200
| device Reg_32bit_21.Reg_1bit_29.inverter_1.pmos.2 550 200
p Reg_32bit_21.Reg_1bit_29.net_1 vdd Reg_32bit_21.Reg_1bit_29.net_2 24 200
| device Reg_32bit_21.Reg_1bit_29.inverter_1.pmos.3 550 200
p Reg_32bit_21.Reg_1bit_29.net_1 vdd Reg_32bit_21.Reg_1bit_29.net_2 24 200
| device Reg_32bit_21.Reg_1bit_29.inverter_1.pmos.4 550 200
p Reg_32bit_21.Reg_1bit_29.net_1 vdd Reg_32bit_21.Reg_1bit_29.net_2 24 200
| end Reg_32bit_21.Reg_1bit_29.inverter_1
| begin Reg_32bit_21.Reg_1bit_29.inverter_2 290 260
| device Reg_32bit_21.Reg_1bit_29.inverter_2.nmos.1 550 360
n data[29] gnd Reg_32bit_21.Reg_1bit_29.net_3 24 100
| device Reg_32bit_21.Reg_1bit_29.inverter_2.nmos.2 550 360
n data[29] gnd Reg_32bit_21.Reg_1bit_29.net_3 24 100
| device Reg_32bit_21.Reg_1bit_29.inverter_2.nmos.3 550 360
n data[29] gnd Reg_32bit_21.Reg_1bit_29.net_3 24 100
| device Reg_32bit_21.Reg_1bit_29.inverter_2.nmos.4 550 360
n data[29] gnd Reg_32bit_21.Reg_1bit_29.net_3 24 100
| device Reg_32bit_21.Reg_1bit_29.inverter_2.pmos.1 550 200
p data[29] vdd Reg_32bit_21.Reg_1bit_29.net_3 24 200
| device Reg_32bit_21.Reg_1bit_29.inverter_2.pmos.2 550 200
p data[29] vdd Reg_32bit_21.Reg_1bit_29.net_3 24 200
| device Reg_32bit_21.Reg_1bit_29.inverter_2.pmos.3 550 200
p data[29] vdd Reg_32bit_21.Reg_1bit_29.net_3 24 200
| device Reg_32bit_21.Reg_1bit_29.inverter_2.pmos.4 550 200
p data[29] vdd Reg_32bit_21.Reg_1bit_29.net_3 24 200
| end Reg_32bit_21.Reg_1bit_29.inverter_2
| device Reg_32bit_21.Reg_1bit_29.nmos_1 730 230
n inR1[22] Reg_32bit_21.Reg_1bit_29.net_2 out1[29] 24 100
| device Reg_32bit_21.Reg_1bit_29.nmos_2 730 360
n inR2[22] Reg_32bit_21.Reg_1bit_29.net_2 out2[29] 24 100
| end Reg_32bit_21.Reg_1bit_29
| begin Reg_32bit_21.Reg_1bit_30 510 4030
| begin Reg_32bit_21.Reg_1bit_30.inverter 560 210
| device Reg_32bit_21.Reg_1bit_30.inverter.nmos 550 360
n Reg_32bit_21.Reg_1bit_30.net_2 gnd Reg_32bit_21.Reg_1bit_30.net_1 24 100
| device Reg_32bit_21.Reg_1bit_30.inverter.pmos 550 200
p Reg_32bit_21.Reg_1bit_30.net_2 vdd Reg_32bit_21.Reg_1bit_30.net_1 24 200
| end Reg_32bit_21.Reg_1bit_30.inverter
| device Reg_32bit_21.Reg_1bit_30.nmos.1 390 260
n w[22] Reg_32bit_21.Reg_1bit_30.net_3 Reg_32bit_21.Reg_1bit_30.net_1 24 100
| device Reg_32bit_21.Reg_1bit_30.nmos.2 390 260
n w[22] Reg_32bit_21.Reg_1bit_30.net_3 Reg_32bit_21.Reg_1bit_30.net_1 24 100
| device Reg_32bit_21.Reg_1bit_30.nmos.3 390 260
n w[22] Reg_32bit_21.Reg_1bit_30.net_3 Reg_32bit_21.Reg_1bit_30.net_1 24 100
| device Reg_32bit_21.Reg_1bit_30.nmos.4 390 260
n w[22] Reg_32bit_21.Reg_1bit_30.net_3 Reg_32bit_21.Reg_1bit_30.net_1 24 100
| begin Reg_32bit_21.Reg_1bit_30.inverter_1 550 380
| device Reg_32bit_21.Reg_1bit_30.inverter_1.nmos.1 550 360
n Reg_32bit_21.Reg_1bit_30.net_1 gnd Reg_32bit_21.Reg_1bit_30.net_2 24 100
| device Reg_32bit_21.Reg_1bit_30.inverter_1.nmos.2 550 360
n Reg_32bit_21.Reg_1bit_30.net_1 gnd Reg_32bit_21.Reg_1bit_30.net_2 24 100
| device Reg_32bit_21.Reg_1bit_30.inverter_1.nmos.3 550 360
n Reg_32bit_21.Reg_1bit_30.net_1 gnd Reg_32bit_21.Reg_1bit_30.net_2 24 100
| device Reg_32bit_21.Reg_1bit_30.inverter_1.nmos.4 550 360
n Reg_32bit_21.Reg_1bit_30.net_1 gnd Reg_32bit_21.Reg_1bit_30.net_2 24 100
| device Reg_32bit_21.Reg_1bit_30.inverter_1.pmos.1 550 200
p Reg_32bit_21.Reg_1bit_30.net_1 vdd Reg_32bit_21.Reg_1bit_30.net_2 24 200
| device Reg_32bit_21.Reg_1bit_30.inverter_1.pmos.2 550 200
p Reg_32bit_21.Reg_1bit_30.net_1 vdd Reg_32bit_21.Reg_1bit_30.net_2 24 200
| device Reg_32bit_21.Reg_1bit_30.inverter_1.pmos.3 550 200
p Reg_32bit_21.Reg_1bit_30.net_1 vdd Reg_32bit_21.Reg_1bit_30.net_2 24 200
| device Reg_32bit_21.Reg_1bit_30.inverter_1.pmos.4 550 200
p Reg_32bit_21.Reg_1bit_30.net_1 vdd Reg_32bit_21.Reg_1bit_30.net_2 24 200
| end Reg_32bit_21.Reg_1bit_30.inverter_1
| begin Reg_32bit_21.Reg_1bit_30.inverter_2 290 260
| device Reg_32bit_21.Reg_1bit_30.inverter_2.nmos.1 550 360
n data[30] gnd Reg_32bit_21.Reg_1bit_30.net_3 24 100
| device Reg_32bit_21.Reg_1bit_30.inverter_2.nmos.2 550 360
n data[30] gnd Reg_32bit_21.Reg_1bit_30.net_3 24 100
| device Reg_32bit_21.Reg_1bit_30.inverter_2.nmos.3 550 360
n data[30] gnd Reg_32bit_21.Reg_1bit_30.net_3 24 100
| device Reg_32bit_21.Reg_1bit_30.inverter_2.nmos.4 550 360
n data[30] gnd Reg_32bit_21.Reg_1bit_30.net_3 24 100
| device Reg_32bit_21.Reg_1bit_30.inverter_2.pmos.1 550 200
p data[30] vdd Reg_32bit_21.Reg_1bit_30.net_3 24 200
| device Reg_32bit_21.Reg_1bit_30.inverter_2.pmos.2 550 200
p data[30] vdd Reg_32bit_21.Reg_1bit_30.net_3 24 200
| device Reg_32bit_21.Reg_1bit_30.inverter_2.pmos.3 550 200
p data[30] vdd Reg_32bit_21.Reg_1bit_30.net_3 24 200
| device Reg_32bit_21.Reg_1bit_30.inverter_2.pmos.4 550 200
p data[30] vdd Reg_32bit_21.Reg_1bit_30.net_3 24 200
| end Reg_32bit_21.Reg_1bit_30.inverter_2
| device Reg_32bit_21.Reg_1bit_30.nmos_1 730 230
n inR1[22] Reg_32bit_21.Reg_1bit_30.net_2 out1[30] 24 100
| device Reg_32bit_21.Reg_1bit_30.nmos_2 730 360
n inR2[22] Reg_32bit_21.Reg_1bit_30.net_2 out2[30] 24 100
| end Reg_32bit_21.Reg_1bit_30
| begin Reg_32bit_21.Reg_1bit_31 510 4160
| begin Reg_32bit_21.Reg_1bit_31.inverter 560 210
| device Reg_32bit_21.Reg_1bit_31.inverter.nmos 550 360
n Reg_32bit_21.Reg_1bit_31.net_2 gnd Reg_32bit_21.Reg_1bit_31.net_1 24 100
| device Reg_32bit_21.Reg_1bit_31.inverter.pmos 550 200
p Reg_32bit_21.Reg_1bit_31.net_2 vdd Reg_32bit_21.Reg_1bit_31.net_1 24 200
| end Reg_32bit_21.Reg_1bit_31.inverter
| device Reg_32bit_21.Reg_1bit_31.nmos.1 390 260
n w[22] Reg_32bit_21.Reg_1bit_31.net_3 Reg_32bit_21.Reg_1bit_31.net_1 24 100
| device Reg_32bit_21.Reg_1bit_31.nmos.2 390 260
n w[22] Reg_32bit_21.Reg_1bit_31.net_3 Reg_32bit_21.Reg_1bit_31.net_1 24 100
| device Reg_32bit_21.Reg_1bit_31.nmos.3 390 260
n w[22] Reg_32bit_21.Reg_1bit_31.net_3 Reg_32bit_21.Reg_1bit_31.net_1 24 100
| device Reg_32bit_21.Reg_1bit_31.nmos.4 390 260
n w[22] Reg_32bit_21.Reg_1bit_31.net_3 Reg_32bit_21.Reg_1bit_31.net_1 24 100
| begin Reg_32bit_21.Reg_1bit_31.inverter_1 550 380
| device Reg_32bit_21.Reg_1bit_31.inverter_1.nmos.1 550 360
n Reg_32bit_21.Reg_1bit_31.net_1 gnd Reg_32bit_21.Reg_1bit_31.net_2 24 100
| device Reg_32bit_21.Reg_1bit_31.inverter_1.nmos.2 550 360
n Reg_32bit_21.Reg_1bit_31.net_1 gnd Reg_32bit_21.Reg_1bit_31.net_2 24 100
| device Reg_32bit_21.Reg_1bit_31.inverter_1.nmos.3 550 360
n Reg_32bit_21.Reg_1bit_31.net_1 gnd Reg_32bit_21.Reg_1bit_31.net_2 24 100
| device Reg_32bit_21.Reg_1bit_31.inverter_1.nmos.4 550 360
n Reg_32bit_21.Reg_1bit_31.net_1 gnd Reg_32bit_21.Reg_1bit_31.net_2 24 100
| device Reg_32bit_21.Reg_1bit_31.inverter_1.pmos.1 550 200
p Reg_32bit_21.Reg_1bit_31.net_1 vdd Reg_32bit_21.Reg_1bit_31.net_2 24 200
| device Reg_32bit_21.Reg_1bit_31.inverter_1.pmos.2 550 200
p Reg_32bit_21.Reg_1bit_31.net_1 vdd Reg_32bit_21.Reg_1bit_31.net_2 24 200
| device Reg_32bit_21.Reg_1bit_31.inverter_1.pmos.3 550 200
p Reg_32bit_21.Reg_1bit_31.net_1 vdd Reg_32bit_21.Reg_1bit_31.net_2 24 200
| device Reg_32bit_21.Reg_1bit_31.inverter_1.pmos.4 550 200
p Reg_32bit_21.Reg_1bit_31.net_1 vdd Reg_32bit_21.Reg_1bit_31.net_2 24 200
| end Reg_32bit_21.Reg_1bit_31.inverter_1
| begin Reg_32bit_21.Reg_1bit_31.inverter_2 290 260
| device Reg_32bit_21.Reg_1bit_31.inverter_2.nmos.1 550 360
n data[31] gnd Reg_32bit_21.Reg_1bit_31.net_3 24 100
| device Reg_32bit_21.Reg_1bit_31.inverter_2.nmos.2 550 360
n data[31] gnd Reg_32bit_21.Reg_1bit_31.net_3 24 100
| device Reg_32bit_21.Reg_1bit_31.inverter_2.nmos.3 550 360
n data[31] gnd Reg_32bit_21.Reg_1bit_31.net_3 24 100
| device Reg_32bit_21.Reg_1bit_31.inverter_2.nmos.4 550 360
n data[31] gnd Reg_32bit_21.Reg_1bit_31.net_3 24 100
| device Reg_32bit_21.Reg_1bit_31.inverter_2.pmos.1 550 200
p data[31] vdd Reg_32bit_21.Reg_1bit_31.net_3 24 200
| device Reg_32bit_21.Reg_1bit_31.inverter_2.pmos.2 550 200
p data[31] vdd Reg_32bit_21.Reg_1bit_31.net_3 24 200
| device Reg_32bit_21.Reg_1bit_31.inverter_2.pmos.3 550 200
p data[31] vdd Reg_32bit_21.Reg_1bit_31.net_3 24 200
| device Reg_32bit_21.Reg_1bit_31.inverter_2.pmos.4 550 200
p data[31] vdd Reg_32bit_21.Reg_1bit_31.net_3 24 200
| end Reg_32bit_21.Reg_1bit_31.inverter_2
| device Reg_32bit_21.Reg_1bit_31.nmos_1 730 230
n inR1[22] Reg_32bit_21.Reg_1bit_31.net_2 out1[31] 24 100
| device Reg_32bit_21.Reg_1bit_31.nmos_2 730 360
n inR2[22] Reg_32bit_21.Reg_1bit_31.net_2 out2[31] 24 100
| end Reg_32bit_21.Reg_1bit_31
| end Reg_32bit_21
| begin Reg_32bit_22 940 2700
| begin Reg_32bit_22.Reg_1bit 510 100
| begin Reg_32bit_22.Reg_1bit.inverter 560 210
| device Reg_32bit_22.Reg_1bit.inverter.nmos 550 360
n Reg_32bit_22.Reg_1bit.net_2 gnd Reg_32bit_22.Reg_1bit.net_1 24 100
| device Reg_32bit_22.Reg_1bit.inverter.pmos 550 200
p Reg_32bit_22.Reg_1bit.net_2 vdd Reg_32bit_22.Reg_1bit.net_1 24 200
| end Reg_32bit_22.Reg_1bit.inverter
| device Reg_32bit_22.Reg_1bit.nmos.1 390 260
n w[23] Reg_32bit_22.Reg_1bit.net_3 Reg_32bit_22.Reg_1bit.net_1 24 100
| device Reg_32bit_22.Reg_1bit.nmos.2 390 260
n w[23] Reg_32bit_22.Reg_1bit.net_3 Reg_32bit_22.Reg_1bit.net_1 24 100
| device Reg_32bit_22.Reg_1bit.nmos.3 390 260
n w[23] Reg_32bit_22.Reg_1bit.net_3 Reg_32bit_22.Reg_1bit.net_1 24 100
| device Reg_32bit_22.Reg_1bit.nmos.4 390 260
n w[23] Reg_32bit_22.Reg_1bit.net_3 Reg_32bit_22.Reg_1bit.net_1 24 100
| begin Reg_32bit_22.Reg_1bit.inverter_1 550 380
| device Reg_32bit_22.Reg_1bit.inverter_1.nmos.1 550 360
n Reg_32bit_22.Reg_1bit.net_1 gnd Reg_32bit_22.Reg_1bit.net_2 24 100
| device Reg_32bit_22.Reg_1bit.inverter_1.nmos.2 550 360
n Reg_32bit_22.Reg_1bit.net_1 gnd Reg_32bit_22.Reg_1bit.net_2 24 100
| device Reg_32bit_22.Reg_1bit.inverter_1.nmos.3 550 360
n Reg_32bit_22.Reg_1bit.net_1 gnd Reg_32bit_22.Reg_1bit.net_2 24 100
| device Reg_32bit_22.Reg_1bit.inverter_1.nmos.4 550 360
n Reg_32bit_22.Reg_1bit.net_1 gnd Reg_32bit_22.Reg_1bit.net_2 24 100
| device Reg_32bit_22.Reg_1bit.inverter_1.pmos.1 550 200
p Reg_32bit_22.Reg_1bit.net_1 vdd Reg_32bit_22.Reg_1bit.net_2 24 200
| device Reg_32bit_22.Reg_1bit.inverter_1.pmos.2 550 200
p Reg_32bit_22.Reg_1bit.net_1 vdd Reg_32bit_22.Reg_1bit.net_2 24 200
| device Reg_32bit_22.Reg_1bit.inverter_1.pmos.3 550 200
p Reg_32bit_22.Reg_1bit.net_1 vdd Reg_32bit_22.Reg_1bit.net_2 24 200
| device Reg_32bit_22.Reg_1bit.inverter_1.pmos.4 550 200
p Reg_32bit_22.Reg_1bit.net_1 vdd Reg_32bit_22.Reg_1bit.net_2 24 200
| end Reg_32bit_22.Reg_1bit.inverter_1
| begin Reg_32bit_22.Reg_1bit.inverter_2 290 260
| device Reg_32bit_22.Reg_1bit.inverter_2.nmos.1 550 360
n data[0] gnd Reg_32bit_22.Reg_1bit.net_3 24 100
| device Reg_32bit_22.Reg_1bit.inverter_2.nmos.2 550 360
n data[0] gnd Reg_32bit_22.Reg_1bit.net_3 24 100
| device Reg_32bit_22.Reg_1bit.inverter_2.nmos.3 550 360
n data[0] gnd Reg_32bit_22.Reg_1bit.net_3 24 100
| device Reg_32bit_22.Reg_1bit.inverter_2.nmos.4 550 360
n data[0] gnd Reg_32bit_22.Reg_1bit.net_3 24 100
| device Reg_32bit_22.Reg_1bit.inverter_2.pmos.1 550 200
p data[0] vdd Reg_32bit_22.Reg_1bit.net_3 24 200
| device Reg_32bit_22.Reg_1bit.inverter_2.pmos.2 550 200
p data[0] vdd Reg_32bit_22.Reg_1bit.net_3 24 200
| device Reg_32bit_22.Reg_1bit.inverter_2.pmos.3 550 200
p data[0] vdd Reg_32bit_22.Reg_1bit.net_3 24 200
| device Reg_32bit_22.Reg_1bit.inverter_2.pmos.4 550 200
p data[0] vdd Reg_32bit_22.Reg_1bit.net_3 24 200
| end Reg_32bit_22.Reg_1bit.inverter_2
| device Reg_32bit_22.Reg_1bit.nmos_1 730 230
n inR1[23] Reg_32bit_22.Reg_1bit.net_2 out1[0] 24 100
| device Reg_32bit_22.Reg_1bit.nmos_2 730 360
n inR2[23] Reg_32bit_22.Reg_1bit.net_2 out2[0] 24 100
| end Reg_32bit_22.Reg_1bit
| begin Reg_32bit_22.Reg_1bit_1 510 230
| begin Reg_32bit_22.Reg_1bit_1.inverter 560 210
| device Reg_32bit_22.Reg_1bit_1.inverter.nmos 550 360
n Reg_32bit_22.Reg_1bit_1.net_2 gnd Reg_32bit_22.Reg_1bit_1.net_1 24 100
| device Reg_32bit_22.Reg_1bit_1.inverter.pmos 550 200
p Reg_32bit_22.Reg_1bit_1.net_2 vdd Reg_32bit_22.Reg_1bit_1.net_1 24 200
| end Reg_32bit_22.Reg_1bit_1.inverter
| device Reg_32bit_22.Reg_1bit_1.nmos.1 390 260
n w[23] Reg_32bit_22.Reg_1bit_1.net_3 Reg_32bit_22.Reg_1bit_1.net_1 24 100
| device Reg_32bit_22.Reg_1bit_1.nmos.2 390 260
n w[23] Reg_32bit_22.Reg_1bit_1.net_3 Reg_32bit_22.Reg_1bit_1.net_1 24 100
| device Reg_32bit_22.Reg_1bit_1.nmos.3 390 260
n w[23] Reg_32bit_22.Reg_1bit_1.net_3 Reg_32bit_22.Reg_1bit_1.net_1 24 100
| device Reg_32bit_22.Reg_1bit_1.nmos.4 390 260
n w[23] Reg_32bit_22.Reg_1bit_1.net_3 Reg_32bit_22.Reg_1bit_1.net_1 24 100
| begin Reg_32bit_22.Reg_1bit_1.inverter_1 550 380
| device Reg_32bit_22.Reg_1bit_1.inverter_1.nmos.1 550 360
n Reg_32bit_22.Reg_1bit_1.net_1 gnd Reg_32bit_22.Reg_1bit_1.net_2 24 100
| device Reg_32bit_22.Reg_1bit_1.inverter_1.nmos.2 550 360
n Reg_32bit_22.Reg_1bit_1.net_1 gnd Reg_32bit_22.Reg_1bit_1.net_2 24 100
| device Reg_32bit_22.Reg_1bit_1.inverter_1.nmos.3 550 360
n Reg_32bit_22.Reg_1bit_1.net_1 gnd Reg_32bit_22.Reg_1bit_1.net_2 24 100
| device Reg_32bit_22.Reg_1bit_1.inverter_1.nmos.4 550 360
n Reg_32bit_22.Reg_1bit_1.net_1 gnd Reg_32bit_22.Reg_1bit_1.net_2 24 100
| device Reg_32bit_22.Reg_1bit_1.inverter_1.pmos.1 550 200
p Reg_32bit_22.Reg_1bit_1.net_1 vdd Reg_32bit_22.Reg_1bit_1.net_2 24 200
| device Reg_32bit_22.Reg_1bit_1.inverter_1.pmos.2 550 200
p Reg_32bit_22.Reg_1bit_1.net_1 vdd Reg_32bit_22.Reg_1bit_1.net_2 24 200
| device Reg_32bit_22.Reg_1bit_1.inverter_1.pmos.3 550 200
p Reg_32bit_22.Reg_1bit_1.net_1 vdd Reg_32bit_22.Reg_1bit_1.net_2 24 200
| device Reg_32bit_22.Reg_1bit_1.inverter_1.pmos.4 550 200
p Reg_32bit_22.Reg_1bit_1.net_1 vdd Reg_32bit_22.Reg_1bit_1.net_2 24 200
| end Reg_32bit_22.Reg_1bit_1.inverter_1
| begin Reg_32bit_22.Reg_1bit_1.inverter_2 290 260
| device Reg_32bit_22.Reg_1bit_1.inverter_2.nmos.1 550 360
n data[1] gnd Reg_32bit_22.Reg_1bit_1.net_3 24 100
| device Reg_32bit_22.Reg_1bit_1.inverter_2.nmos.2 550 360
n data[1] gnd Reg_32bit_22.Reg_1bit_1.net_3 24 100
| device Reg_32bit_22.Reg_1bit_1.inverter_2.nmos.3 550 360
n data[1] gnd Reg_32bit_22.Reg_1bit_1.net_3 24 100
| device Reg_32bit_22.Reg_1bit_1.inverter_2.nmos.4 550 360
n data[1] gnd Reg_32bit_22.Reg_1bit_1.net_3 24 100
| device Reg_32bit_22.Reg_1bit_1.inverter_2.pmos.1 550 200
p data[1] vdd Reg_32bit_22.Reg_1bit_1.net_3 24 200
| device Reg_32bit_22.Reg_1bit_1.inverter_2.pmos.2 550 200
p data[1] vdd Reg_32bit_22.Reg_1bit_1.net_3 24 200
| device Reg_32bit_22.Reg_1bit_1.inverter_2.pmos.3 550 200
p data[1] vdd Reg_32bit_22.Reg_1bit_1.net_3 24 200
| device Reg_32bit_22.Reg_1bit_1.inverter_2.pmos.4 550 200
p data[1] vdd Reg_32bit_22.Reg_1bit_1.net_3 24 200
| end Reg_32bit_22.Reg_1bit_1.inverter_2
| device Reg_32bit_22.Reg_1bit_1.nmos_1 730 230
n inR1[23] Reg_32bit_22.Reg_1bit_1.net_2 out1[1] 24 100
| device Reg_32bit_22.Reg_1bit_1.nmos_2 730 360
n inR2[23] Reg_32bit_22.Reg_1bit_1.net_2 out2[1] 24 100
| end Reg_32bit_22.Reg_1bit_1
| begin Reg_32bit_22.Reg_1bit_2 510 360
| begin Reg_32bit_22.Reg_1bit_2.inverter 560 210
| device Reg_32bit_22.Reg_1bit_2.inverter.nmos 550 360
n Reg_32bit_22.Reg_1bit_2.net_2 gnd Reg_32bit_22.Reg_1bit_2.net_1 24 100
| device Reg_32bit_22.Reg_1bit_2.inverter.pmos 550 200
p Reg_32bit_22.Reg_1bit_2.net_2 vdd Reg_32bit_22.Reg_1bit_2.net_1 24 200
| end Reg_32bit_22.Reg_1bit_2.inverter
| device Reg_32bit_22.Reg_1bit_2.nmos.1 390 260
n w[23] Reg_32bit_22.Reg_1bit_2.net_3 Reg_32bit_22.Reg_1bit_2.net_1 24 100
| device Reg_32bit_22.Reg_1bit_2.nmos.2 390 260
n w[23] Reg_32bit_22.Reg_1bit_2.net_3 Reg_32bit_22.Reg_1bit_2.net_1 24 100
| device Reg_32bit_22.Reg_1bit_2.nmos.3 390 260
n w[23] Reg_32bit_22.Reg_1bit_2.net_3 Reg_32bit_22.Reg_1bit_2.net_1 24 100
| device Reg_32bit_22.Reg_1bit_2.nmos.4 390 260
n w[23] Reg_32bit_22.Reg_1bit_2.net_3 Reg_32bit_22.Reg_1bit_2.net_1 24 100
| begin Reg_32bit_22.Reg_1bit_2.inverter_1 550 380
| device Reg_32bit_22.Reg_1bit_2.inverter_1.nmos.1 550 360
n Reg_32bit_22.Reg_1bit_2.net_1 gnd Reg_32bit_22.Reg_1bit_2.net_2 24 100
| device Reg_32bit_22.Reg_1bit_2.inverter_1.nmos.2 550 360
n Reg_32bit_22.Reg_1bit_2.net_1 gnd Reg_32bit_22.Reg_1bit_2.net_2 24 100
| device Reg_32bit_22.Reg_1bit_2.inverter_1.nmos.3 550 360
n Reg_32bit_22.Reg_1bit_2.net_1 gnd Reg_32bit_22.Reg_1bit_2.net_2 24 100
| device Reg_32bit_22.Reg_1bit_2.inverter_1.nmos.4 550 360
n Reg_32bit_22.Reg_1bit_2.net_1 gnd Reg_32bit_22.Reg_1bit_2.net_2 24 100
| device Reg_32bit_22.Reg_1bit_2.inverter_1.pmos.1 550 200
p Reg_32bit_22.Reg_1bit_2.net_1 vdd Reg_32bit_22.Reg_1bit_2.net_2 24 200
| device Reg_32bit_22.Reg_1bit_2.inverter_1.pmos.2 550 200
p Reg_32bit_22.Reg_1bit_2.net_1 vdd Reg_32bit_22.Reg_1bit_2.net_2 24 200
| device Reg_32bit_22.Reg_1bit_2.inverter_1.pmos.3 550 200
p Reg_32bit_22.Reg_1bit_2.net_1 vdd Reg_32bit_22.Reg_1bit_2.net_2 24 200
| device Reg_32bit_22.Reg_1bit_2.inverter_1.pmos.4 550 200
p Reg_32bit_22.Reg_1bit_2.net_1 vdd Reg_32bit_22.Reg_1bit_2.net_2 24 200
| end Reg_32bit_22.Reg_1bit_2.inverter_1
| begin Reg_32bit_22.Reg_1bit_2.inverter_2 290 260
| device Reg_32bit_22.Reg_1bit_2.inverter_2.nmos.1 550 360
n data[2] gnd Reg_32bit_22.Reg_1bit_2.net_3 24 100
| device Reg_32bit_22.Reg_1bit_2.inverter_2.nmos.2 550 360
n data[2] gnd Reg_32bit_22.Reg_1bit_2.net_3 24 100
| device Reg_32bit_22.Reg_1bit_2.inverter_2.nmos.3 550 360
n data[2] gnd Reg_32bit_22.Reg_1bit_2.net_3 24 100
| device Reg_32bit_22.Reg_1bit_2.inverter_2.nmos.4 550 360
n data[2] gnd Reg_32bit_22.Reg_1bit_2.net_3 24 100
| device Reg_32bit_22.Reg_1bit_2.inverter_2.pmos.1 550 200
p data[2] vdd Reg_32bit_22.Reg_1bit_2.net_3 24 200
| device Reg_32bit_22.Reg_1bit_2.inverter_2.pmos.2 550 200
p data[2] vdd Reg_32bit_22.Reg_1bit_2.net_3 24 200
| device Reg_32bit_22.Reg_1bit_2.inverter_2.pmos.3 550 200
p data[2] vdd Reg_32bit_22.Reg_1bit_2.net_3 24 200
| device Reg_32bit_22.Reg_1bit_2.inverter_2.pmos.4 550 200
p data[2] vdd Reg_32bit_22.Reg_1bit_2.net_3 24 200
| end Reg_32bit_22.Reg_1bit_2.inverter_2
| device Reg_32bit_22.Reg_1bit_2.nmos_1 730 230
n inR1[23] Reg_32bit_22.Reg_1bit_2.net_2 out1[2] 24 100
| device Reg_32bit_22.Reg_1bit_2.nmos_2 730 360
n inR2[23] Reg_32bit_22.Reg_1bit_2.net_2 out2[2] 24 100
| end Reg_32bit_22.Reg_1bit_2
| begin Reg_32bit_22.Reg_1bit_3 510 490
| begin Reg_32bit_22.Reg_1bit_3.inverter 560 210
| device Reg_32bit_22.Reg_1bit_3.inverter.nmos 550 360
n Reg_32bit_22.Reg_1bit_3.net_2 gnd Reg_32bit_22.Reg_1bit_3.net_1 24 100
| device Reg_32bit_22.Reg_1bit_3.inverter.pmos 550 200
p Reg_32bit_22.Reg_1bit_3.net_2 vdd Reg_32bit_22.Reg_1bit_3.net_1 24 200
| end Reg_32bit_22.Reg_1bit_3.inverter
| device Reg_32bit_22.Reg_1bit_3.nmos.1 390 260
n w[23] Reg_32bit_22.Reg_1bit_3.net_3 Reg_32bit_22.Reg_1bit_3.net_1 24 100
| device Reg_32bit_22.Reg_1bit_3.nmos.2 390 260
n w[23] Reg_32bit_22.Reg_1bit_3.net_3 Reg_32bit_22.Reg_1bit_3.net_1 24 100
| device Reg_32bit_22.Reg_1bit_3.nmos.3 390 260
n w[23] Reg_32bit_22.Reg_1bit_3.net_3 Reg_32bit_22.Reg_1bit_3.net_1 24 100
| device Reg_32bit_22.Reg_1bit_3.nmos.4 390 260
n w[23] Reg_32bit_22.Reg_1bit_3.net_3 Reg_32bit_22.Reg_1bit_3.net_1 24 100
| begin Reg_32bit_22.Reg_1bit_3.inverter_1 550 380
| device Reg_32bit_22.Reg_1bit_3.inverter_1.nmos.1 550 360
n Reg_32bit_22.Reg_1bit_3.net_1 gnd Reg_32bit_22.Reg_1bit_3.net_2 24 100
| device Reg_32bit_22.Reg_1bit_3.inverter_1.nmos.2 550 360
n Reg_32bit_22.Reg_1bit_3.net_1 gnd Reg_32bit_22.Reg_1bit_3.net_2 24 100
| device Reg_32bit_22.Reg_1bit_3.inverter_1.nmos.3 550 360
n Reg_32bit_22.Reg_1bit_3.net_1 gnd Reg_32bit_22.Reg_1bit_3.net_2 24 100
| device Reg_32bit_22.Reg_1bit_3.inverter_1.nmos.4 550 360
n Reg_32bit_22.Reg_1bit_3.net_1 gnd Reg_32bit_22.Reg_1bit_3.net_2 24 100
| device Reg_32bit_22.Reg_1bit_3.inverter_1.pmos.1 550 200
p Reg_32bit_22.Reg_1bit_3.net_1 vdd Reg_32bit_22.Reg_1bit_3.net_2 24 200
| device Reg_32bit_22.Reg_1bit_3.inverter_1.pmos.2 550 200
p Reg_32bit_22.Reg_1bit_3.net_1 vdd Reg_32bit_22.Reg_1bit_3.net_2 24 200
| device Reg_32bit_22.Reg_1bit_3.inverter_1.pmos.3 550 200
p Reg_32bit_22.Reg_1bit_3.net_1 vdd Reg_32bit_22.Reg_1bit_3.net_2 24 200
| device Reg_32bit_22.Reg_1bit_3.inverter_1.pmos.4 550 200
p Reg_32bit_22.Reg_1bit_3.net_1 vdd Reg_32bit_22.Reg_1bit_3.net_2 24 200
| end Reg_32bit_22.Reg_1bit_3.inverter_1
| begin Reg_32bit_22.Reg_1bit_3.inverter_2 290 260
| device Reg_32bit_22.Reg_1bit_3.inverter_2.nmos.1 550 360
n data[3] gnd Reg_32bit_22.Reg_1bit_3.net_3 24 100
| device Reg_32bit_22.Reg_1bit_3.inverter_2.nmos.2 550 360
n data[3] gnd Reg_32bit_22.Reg_1bit_3.net_3 24 100
| device Reg_32bit_22.Reg_1bit_3.inverter_2.nmos.3 550 360
n data[3] gnd Reg_32bit_22.Reg_1bit_3.net_3 24 100
| device Reg_32bit_22.Reg_1bit_3.inverter_2.nmos.4 550 360
n data[3] gnd Reg_32bit_22.Reg_1bit_3.net_3 24 100
| device Reg_32bit_22.Reg_1bit_3.inverter_2.pmos.1 550 200
p data[3] vdd Reg_32bit_22.Reg_1bit_3.net_3 24 200
| device Reg_32bit_22.Reg_1bit_3.inverter_2.pmos.2 550 200
p data[3] vdd Reg_32bit_22.Reg_1bit_3.net_3 24 200
| device Reg_32bit_22.Reg_1bit_3.inverter_2.pmos.3 550 200
p data[3] vdd Reg_32bit_22.Reg_1bit_3.net_3 24 200
| device Reg_32bit_22.Reg_1bit_3.inverter_2.pmos.4 550 200
p data[3] vdd Reg_32bit_22.Reg_1bit_3.net_3 24 200
| end Reg_32bit_22.Reg_1bit_3.inverter_2
| device Reg_32bit_22.Reg_1bit_3.nmos_1 730 230
n inR1[23] Reg_32bit_22.Reg_1bit_3.net_2 out1[3] 24 100
| device Reg_32bit_22.Reg_1bit_3.nmos_2 730 360
n inR2[23] Reg_32bit_22.Reg_1bit_3.net_2 out2[3] 24 100
| end Reg_32bit_22.Reg_1bit_3
| begin Reg_32bit_22.Reg_1bit_4 510 620
| begin Reg_32bit_22.Reg_1bit_4.inverter 560 210
| device Reg_32bit_22.Reg_1bit_4.inverter.nmos 550 360
n Reg_32bit_22.Reg_1bit_4.net_2 gnd Reg_32bit_22.Reg_1bit_4.net_1 24 100
| device Reg_32bit_22.Reg_1bit_4.inverter.pmos 550 200
p Reg_32bit_22.Reg_1bit_4.net_2 vdd Reg_32bit_22.Reg_1bit_4.net_1 24 200
| end Reg_32bit_22.Reg_1bit_4.inverter
| device Reg_32bit_22.Reg_1bit_4.nmos.1 390 260
n w[23] Reg_32bit_22.Reg_1bit_4.net_3 Reg_32bit_22.Reg_1bit_4.net_1 24 100
| device Reg_32bit_22.Reg_1bit_4.nmos.2 390 260
n w[23] Reg_32bit_22.Reg_1bit_4.net_3 Reg_32bit_22.Reg_1bit_4.net_1 24 100
| device Reg_32bit_22.Reg_1bit_4.nmos.3 390 260
n w[23] Reg_32bit_22.Reg_1bit_4.net_3 Reg_32bit_22.Reg_1bit_4.net_1 24 100
| device Reg_32bit_22.Reg_1bit_4.nmos.4 390 260
n w[23] Reg_32bit_22.Reg_1bit_4.net_3 Reg_32bit_22.Reg_1bit_4.net_1 24 100
| begin Reg_32bit_22.Reg_1bit_4.inverter_1 550 380
| device Reg_32bit_22.Reg_1bit_4.inverter_1.nmos.1 550 360
n Reg_32bit_22.Reg_1bit_4.net_1 gnd Reg_32bit_22.Reg_1bit_4.net_2 24 100
| device Reg_32bit_22.Reg_1bit_4.inverter_1.nmos.2 550 360
n Reg_32bit_22.Reg_1bit_4.net_1 gnd Reg_32bit_22.Reg_1bit_4.net_2 24 100
| device Reg_32bit_22.Reg_1bit_4.inverter_1.nmos.3 550 360
n Reg_32bit_22.Reg_1bit_4.net_1 gnd Reg_32bit_22.Reg_1bit_4.net_2 24 100
| device Reg_32bit_22.Reg_1bit_4.inverter_1.nmos.4 550 360
n Reg_32bit_22.Reg_1bit_4.net_1 gnd Reg_32bit_22.Reg_1bit_4.net_2 24 100
| device Reg_32bit_22.Reg_1bit_4.inverter_1.pmos.1 550 200
p Reg_32bit_22.Reg_1bit_4.net_1 vdd Reg_32bit_22.Reg_1bit_4.net_2 24 200
| device Reg_32bit_22.Reg_1bit_4.inverter_1.pmos.2 550 200
p Reg_32bit_22.Reg_1bit_4.net_1 vdd Reg_32bit_22.Reg_1bit_4.net_2 24 200
| device Reg_32bit_22.Reg_1bit_4.inverter_1.pmos.3 550 200
p Reg_32bit_22.Reg_1bit_4.net_1 vdd Reg_32bit_22.Reg_1bit_4.net_2 24 200
| device Reg_32bit_22.Reg_1bit_4.inverter_1.pmos.4 550 200
p Reg_32bit_22.Reg_1bit_4.net_1 vdd Reg_32bit_22.Reg_1bit_4.net_2 24 200
| end Reg_32bit_22.Reg_1bit_4.inverter_1
| begin Reg_32bit_22.Reg_1bit_4.inverter_2 290 260
| device Reg_32bit_22.Reg_1bit_4.inverter_2.nmos.1 550 360
n data[4] gnd Reg_32bit_22.Reg_1bit_4.net_3 24 100
| device Reg_32bit_22.Reg_1bit_4.inverter_2.nmos.2 550 360
n data[4] gnd Reg_32bit_22.Reg_1bit_4.net_3 24 100
| device Reg_32bit_22.Reg_1bit_4.inverter_2.nmos.3 550 360
n data[4] gnd Reg_32bit_22.Reg_1bit_4.net_3 24 100
| device Reg_32bit_22.Reg_1bit_4.inverter_2.nmos.4 550 360
n data[4] gnd Reg_32bit_22.Reg_1bit_4.net_3 24 100
| device Reg_32bit_22.Reg_1bit_4.inverter_2.pmos.1 550 200
p data[4] vdd Reg_32bit_22.Reg_1bit_4.net_3 24 200
| device Reg_32bit_22.Reg_1bit_4.inverter_2.pmos.2 550 200
p data[4] vdd Reg_32bit_22.Reg_1bit_4.net_3 24 200
| device Reg_32bit_22.Reg_1bit_4.inverter_2.pmos.3 550 200
p data[4] vdd Reg_32bit_22.Reg_1bit_4.net_3 24 200
| device Reg_32bit_22.Reg_1bit_4.inverter_2.pmos.4 550 200
p data[4] vdd Reg_32bit_22.Reg_1bit_4.net_3 24 200
| end Reg_32bit_22.Reg_1bit_4.inverter_2
| device Reg_32bit_22.Reg_1bit_4.nmos_1 730 230
n inR1[23] Reg_32bit_22.Reg_1bit_4.net_2 out1[4] 24 100
| device Reg_32bit_22.Reg_1bit_4.nmos_2 730 360
n inR2[23] Reg_32bit_22.Reg_1bit_4.net_2 out2[4] 24 100
| end Reg_32bit_22.Reg_1bit_4
| begin Reg_32bit_22.Reg_1bit_5 510 750
| begin Reg_32bit_22.Reg_1bit_5.inverter 560 210
| device Reg_32bit_22.Reg_1bit_5.inverter.nmos 550 360
n Reg_32bit_22.Reg_1bit_5.net_2 gnd Reg_32bit_22.Reg_1bit_5.net_1 24 100
| device Reg_32bit_22.Reg_1bit_5.inverter.pmos 550 200
p Reg_32bit_22.Reg_1bit_5.net_2 vdd Reg_32bit_22.Reg_1bit_5.net_1 24 200
| end Reg_32bit_22.Reg_1bit_5.inverter
| device Reg_32bit_22.Reg_1bit_5.nmos.1 390 260
n w[23] Reg_32bit_22.Reg_1bit_5.net_3 Reg_32bit_22.Reg_1bit_5.net_1 24 100
| device Reg_32bit_22.Reg_1bit_5.nmos.2 390 260
n w[23] Reg_32bit_22.Reg_1bit_5.net_3 Reg_32bit_22.Reg_1bit_5.net_1 24 100
| device Reg_32bit_22.Reg_1bit_5.nmos.3 390 260
n w[23] Reg_32bit_22.Reg_1bit_5.net_3 Reg_32bit_22.Reg_1bit_5.net_1 24 100
| device Reg_32bit_22.Reg_1bit_5.nmos.4 390 260
n w[23] Reg_32bit_22.Reg_1bit_5.net_3 Reg_32bit_22.Reg_1bit_5.net_1 24 100
| begin Reg_32bit_22.Reg_1bit_5.inverter_1 550 380
| device Reg_32bit_22.Reg_1bit_5.inverter_1.nmos.1 550 360
n Reg_32bit_22.Reg_1bit_5.net_1 gnd Reg_32bit_22.Reg_1bit_5.net_2 24 100
| device Reg_32bit_22.Reg_1bit_5.inverter_1.nmos.2 550 360
n Reg_32bit_22.Reg_1bit_5.net_1 gnd Reg_32bit_22.Reg_1bit_5.net_2 24 100
| device Reg_32bit_22.Reg_1bit_5.inverter_1.nmos.3 550 360
n Reg_32bit_22.Reg_1bit_5.net_1 gnd Reg_32bit_22.Reg_1bit_5.net_2 24 100
| device Reg_32bit_22.Reg_1bit_5.inverter_1.nmos.4 550 360
n Reg_32bit_22.Reg_1bit_5.net_1 gnd Reg_32bit_22.Reg_1bit_5.net_2 24 100
| device Reg_32bit_22.Reg_1bit_5.inverter_1.pmos.1 550 200
p Reg_32bit_22.Reg_1bit_5.net_1 vdd Reg_32bit_22.Reg_1bit_5.net_2 24 200
| device Reg_32bit_22.Reg_1bit_5.inverter_1.pmos.2 550 200
p Reg_32bit_22.Reg_1bit_5.net_1 vdd Reg_32bit_22.Reg_1bit_5.net_2 24 200
| device Reg_32bit_22.Reg_1bit_5.inverter_1.pmos.3 550 200
p Reg_32bit_22.Reg_1bit_5.net_1 vdd Reg_32bit_22.Reg_1bit_5.net_2 24 200
| device Reg_32bit_22.Reg_1bit_5.inverter_1.pmos.4 550 200
p Reg_32bit_22.Reg_1bit_5.net_1 vdd Reg_32bit_22.Reg_1bit_5.net_2 24 200
| end Reg_32bit_22.Reg_1bit_5.inverter_1
| begin Reg_32bit_22.Reg_1bit_5.inverter_2 290 260
| device Reg_32bit_22.Reg_1bit_5.inverter_2.nmos.1 550 360
n data[5] gnd Reg_32bit_22.Reg_1bit_5.net_3 24 100
| device Reg_32bit_22.Reg_1bit_5.inverter_2.nmos.2 550 360
n data[5] gnd Reg_32bit_22.Reg_1bit_5.net_3 24 100
| device Reg_32bit_22.Reg_1bit_5.inverter_2.nmos.3 550 360
n data[5] gnd Reg_32bit_22.Reg_1bit_5.net_3 24 100
| device Reg_32bit_22.Reg_1bit_5.inverter_2.nmos.4 550 360
n data[5] gnd Reg_32bit_22.Reg_1bit_5.net_3 24 100
| device Reg_32bit_22.Reg_1bit_5.inverter_2.pmos.1 550 200
p data[5] vdd Reg_32bit_22.Reg_1bit_5.net_3 24 200
| device Reg_32bit_22.Reg_1bit_5.inverter_2.pmos.2 550 200
p data[5] vdd Reg_32bit_22.Reg_1bit_5.net_3 24 200
| device Reg_32bit_22.Reg_1bit_5.inverter_2.pmos.3 550 200
p data[5] vdd Reg_32bit_22.Reg_1bit_5.net_3 24 200
| device Reg_32bit_22.Reg_1bit_5.inverter_2.pmos.4 550 200
p data[5] vdd Reg_32bit_22.Reg_1bit_5.net_3 24 200
| end Reg_32bit_22.Reg_1bit_5.inverter_2
| device Reg_32bit_22.Reg_1bit_5.nmos_1 730 230
n inR1[23] Reg_32bit_22.Reg_1bit_5.net_2 out1[5] 24 100
| device Reg_32bit_22.Reg_1bit_5.nmos_2 730 360
n inR2[23] Reg_32bit_22.Reg_1bit_5.net_2 out2[5] 24 100
| end Reg_32bit_22.Reg_1bit_5
| begin Reg_32bit_22.Reg_1bit_6 510 880
| begin Reg_32bit_22.Reg_1bit_6.inverter 560 210
| device Reg_32bit_22.Reg_1bit_6.inverter.nmos 550 360
n Reg_32bit_22.Reg_1bit_6.net_2 gnd Reg_32bit_22.Reg_1bit_6.net_1 24 100
| device Reg_32bit_22.Reg_1bit_6.inverter.pmos 550 200
p Reg_32bit_22.Reg_1bit_6.net_2 vdd Reg_32bit_22.Reg_1bit_6.net_1 24 200
| end Reg_32bit_22.Reg_1bit_6.inverter
| device Reg_32bit_22.Reg_1bit_6.nmos.1 390 260
n w[23] Reg_32bit_22.Reg_1bit_6.net_3 Reg_32bit_22.Reg_1bit_6.net_1 24 100
| device Reg_32bit_22.Reg_1bit_6.nmos.2 390 260
n w[23] Reg_32bit_22.Reg_1bit_6.net_3 Reg_32bit_22.Reg_1bit_6.net_1 24 100
| device Reg_32bit_22.Reg_1bit_6.nmos.3 390 260
n w[23] Reg_32bit_22.Reg_1bit_6.net_3 Reg_32bit_22.Reg_1bit_6.net_1 24 100
| device Reg_32bit_22.Reg_1bit_6.nmos.4 390 260
n w[23] Reg_32bit_22.Reg_1bit_6.net_3 Reg_32bit_22.Reg_1bit_6.net_1 24 100
| begin Reg_32bit_22.Reg_1bit_6.inverter_1 550 380
| device Reg_32bit_22.Reg_1bit_6.inverter_1.nmos.1 550 360
n Reg_32bit_22.Reg_1bit_6.net_1 gnd Reg_32bit_22.Reg_1bit_6.net_2 24 100
| device Reg_32bit_22.Reg_1bit_6.inverter_1.nmos.2 550 360
n Reg_32bit_22.Reg_1bit_6.net_1 gnd Reg_32bit_22.Reg_1bit_6.net_2 24 100
| device Reg_32bit_22.Reg_1bit_6.inverter_1.nmos.3 550 360
n Reg_32bit_22.Reg_1bit_6.net_1 gnd Reg_32bit_22.Reg_1bit_6.net_2 24 100
| device Reg_32bit_22.Reg_1bit_6.inverter_1.nmos.4 550 360
n Reg_32bit_22.Reg_1bit_6.net_1 gnd Reg_32bit_22.Reg_1bit_6.net_2 24 100
| device Reg_32bit_22.Reg_1bit_6.inverter_1.pmos.1 550 200
p Reg_32bit_22.Reg_1bit_6.net_1 vdd Reg_32bit_22.Reg_1bit_6.net_2 24 200
| device Reg_32bit_22.Reg_1bit_6.inverter_1.pmos.2 550 200
p Reg_32bit_22.Reg_1bit_6.net_1 vdd Reg_32bit_22.Reg_1bit_6.net_2 24 200
| device Reg_32bit_22.Reg_1bit_6.inverter_1.pmos.3 550 200
p Reg_32bit_22.Reg_1bit_6.net_1 vdd Reg_32bit_22.Reg_1bit_6.net_2 24 200
| device Reg_32bit_22.Reg_1bit_6.inverter_1.pmos.4 550 200
p Reg_32bit_22.Reg_1bit_6.net_1 vdd Reg_32bit_22.Reg_1bit_6.net_2 24 200
| end Reg_32bit_22.Reg_1bit_6.inverter_1
| begin Reg_32bit_22.Reg_1bit_6.inverter_2 290 260
| device Reg_32bit_22.Reg_1bit_6.inverter_2.nmos.1 550 360
n data[6] gnd Reg_32bit_22.Reg_1bit_6.net_3 24 100
| device Reg_32bit_22.Reg_1bit_6.inverter_2.nmos.2 550 360
n data[6] gnd Reg_32bit_22.Reg_1bit_6.net_3 24 100
| device Reg_32bit_22.Reg_1bit_6.inverter_2.nmos.3 550 360
n data[6] gnd Reg_32bit_22.Reg_1bit_6.net_3 24 100
| device Reg_32bit_22.Reg_1bit_6.inverter_2.nmos.4 550 360
n data[6] gnd Reg_32bit_22.Reg_1bit_6.net_3 24 100
| device Reg_32bit_22.Reg_1bit_6.inverter_2.pmos.1 550 200
p data[6] vdd Reg_32bit_22.Reg_1bit_6.net_3 24 200
| device Reg_32bit_22.Reg_1bit_6.inverter_2.pmos.2 550 200
p data[6] vdd Reg_32bit_22.Reg_1bit_6.net_3 24 200
| device Reg_32bit_22.Reg_1bit_6.inverter_2.pmos.3 550 200
p data[6] vdd Reg_32bit_22.Reg_1bit_6.net_3 24 200
| device Reg_32bit_22.Reg_1bit_6.inverter_2.pmos.4 550 200
p data[6] vdd Reg_32bit_22.Reg_1bit_6.net_3 24 200
| end Reg_32bit_22.Reg_1bit_6.inverter_2
| device Reg_32bit_22.Reg_1bit_6.nmos_1 730 230
n inR1[23] Reg_32bit_22.Reg_1bit_6.net_2 out1[6] 24 100
| device Reg_32bit_22.Reg_1bit_6.nmos_2 730 360
n inR2[23] Reg_32bit_22.Reg_1bit_6.net_2 out2[6] 24 100
| end Reg_32bit_22.Reg_1bit_6
| begin Reg_32bit_22.Reg_1bit_7 510 1010
| begin Reg_32bit_22.Reg_1bit_7.inverter 560 210
| device Reg_32bit_22.Reg_1bit_7.inverter.nmos 550 360
n Reg_32bit_22.Reg_1bit_7.net_2 gnd Reg_32bit_22.Reg_1bit_7.net_1 24 100
| device Reg_32bit_22.Reg_1bit_7.inverter.pmos 550 200
p Reg_32bit_22.Reg_1bit_7.net_2 vdd Reg_32bit_22.Reg_1bit_7.net_1 24 200
| end Reg_32bit_22.Reg_1bit_7.inverter
| device Reg_32bit_22.Reg_1bit_7.nmos.1 390 260
n w[23] Reg_32bit_22.Reg_1bit_7.net_3 Reg_32bit_22.Reg_1bit_7.net_1 24 100
| device Reg_32bit_22.Reg_1bit_7.nmos.2 390 260
n w[23] Reg_32bit_22.Reg_1bit_7.net_3 Reg_32bit_22.Reg_1bit_7.net_1 24 100
| device Reg_32bit_22.Reg_1bit_7.nmos.3 390 260
n w[23] Reg_32bit_22.Reg_1bit_7.net_3 Reg_32bit_22.Reg_1bit_7.net_1 24 100
| device Reg_32bit_22.Reg_1bit_7.nmos.4 390 260
n w[23] Reg_32bit_22.Reg_1bit_7.net_3 Reg_32bit_22.Reg_1bit_7.net_1 24 100
| begin Reg_32bit_22.Reg_1bit_7.inverter_1 550 380
| device Reg_32bit_22.Reg_1bit_7.inverter_1.nmos.1 550 360
n Reg_32bit_22.Reg_1bit_7.net_1 gnd Reg_32bit_22.Reg_1bit_7.net_2 24 100
| device Reg_32bit_22.Reg_1bit_7.inverter_1.nmos.2 550 360
n Reg_32bit_22.Reg_1bit_7.net_1 gnd Reg_32bit_22.Reg_1bit_7.net_2 24 100
| device Reg_32bit_22.Reg_1bit_7.inverter_1.nmos.3 550 360
n Reg_32bit_22.Reg_1bit_7.net_1 gnd Reg_32bit_22.Reg_1bit_7.net_2 24 100
| device Reg_32bit_22.Reg_1bit_7.inverter_1.nmos.4 550 360
n Reg_32bit_22.Reg_1bit_7.net_1 gnd Reg_32bit_22.Reg_1bit_7.net_2 24 100
| device Reg_32bit_22.Reg_1bit_7.inverter_1.pmos.1 550 200
p Reg_32bit_22.Reg_1bit_7.net_1 vdd Reg_32bit_22.Reg_1bit_7.net_2 24 200
| device Reg_32bit_22.Reg_1bit_7.inverter_1.pmos.2 550 200
p Reg_32bit_22.Reg_1bit_7.net_1 vdd Reg_32bit_22.Reg_1bit_7.net_2 24 200
| device Reg_32bit_22.Reg_1bit_7.inverter_1.pmos.3 550 200
p Reg_32bit_22.Reg_1bit_7.net_1 vdd Reg_32bit_22.Reg_1bit_7.net_2 24 200
| device Reg_32bit_22.Reg_1bit_7.inverter_1.pmos.4 550 200
p Reg_32bit_22.Reg_1bit_7.net_1 vdd Reg_32bit_22.Reg_1bit_7.net_2 24 200
| end Reg_32bit_22.Reg_1bit_7.inverter_1
| begin Reg_32bit_22.Reg_1bit_7.inverter_2 290 260
| device Reg_32bit_22.Reg_1bit_7.inverter_2.nmos.1 550 360
n data[7] gnd Reg_32bit_22.Reg_1bit_7.net_3 24 100
| device Reg_32bit_22.Reg_1bit_7.inverter_2.nmos.2 550 360
n data[7] gnd Reg_32bit_22.Reg_1bit_7.net_3 24 100
| device Reg_32bit_22.Reg_1bit_7.inverter_2.nmos.3 550 360
n data[7] gnd Reg_32bit_22.Reg_1bit_7.net_3 24 100
| device Reg_32bit_22.Reg_1bit_7.inverter_2.nmos.4 550 360
n data[7] gnd Reg_32bit_22.Reg_1bit_7.net_3 24 100
| device Reg_32bit_22.Reg_1bit_7.inverter_2.pmos.1 550 200
p data[7] vdd Reg_32bit_22.Reg_1bit_7.net_3 24 200
| device Reg_32bit_22.Reg_1bit_7.inverter_2.pmos.2 550 200
p data[7] vdd Reg_32bit_22.Reg_1bit_7.net_3 24 200
| device Reg_32bit_22.Reg_1bit_7.inverter_2.pmos.3 550 200
p data[7] vdd Reg_32bit_22.Reg_1bit_7.net_3 24 200
| device Reg_32bit_22.Reg_1bit_7.inverter_2.pmos.4 550 200
p data[7] vdd Reg_32bit_22.Reg_1bit_7.net_3 24 200
| end Reg_32bit_22.Reg_1bit_7.inverter_2
| device Reg_32bit_22.Reg_1bit_7.nmos_1 730 230
n inR1[23] Reg_32bit_22.Reg_1bit_7.net_2 out1[7] 24 100
| device Reg_32bit_22.Reg_1bit_7.nmos_2 730 360
n inR2[23] Reg_32bit_22.Reg_1bit_7.net_2 out2[7] 24 100
| end Reg_32bit_22.Reg_1bit_7
| begin Reg_32bit_22.Reg_1bit_8 510 1150
| begin Reg_32bit_22.Reg_1bit_8.inverter 560 210
| device Reg_32bit_22.Reg_1bit_8.inverter.nmos 550 360
n Reg_32bit_22.Reg_1bit_8.net_2 gnd Reg_32bit_22.Reg_1bit_8.net_1 24 100
| device Reg_32bit_22.Reg_1bit_8.inverter.pmos 550 200
p Reg_32bit_22.Reg_1bit_8.net_2 vdd Reg_32bit_22.Reg_1bit_8.net_1 24 200
| end Reg_32bit_22.Reg_1bit_8.inverter
| device Reg_32bit_22.Reg_1bit_8.nmos.1 390 260
n w[23] Reg_32bit_22.Reg_1bit_8.net_3 Reg_32bit_22.Reg_1bit_8.net_1 24 100
| device Reg_32bit_22.Reg_1bit_8.nmos.2 390 260
n w[23] Reg_32bit_22.Reg_1bit_8.net_3 Reg_32bit_22.Reg_1bit_8.net_1 24 100
| device Reg_32bit_22.Reg_1bit_8.nmos.3 390 260
n w[23] Reg_32bit_22.Reg_1bit_8.net_3 Reg_32bit_22.Reg_1bit_8.net_1 24 100
| device Reg_32bit_22.Reg_1bit_8.nmos.4 390 260
n w[23] Reg_32bit_22.Reg_1bit_8.net_3 Reg_32bit_22.Reg_1bit_8.net_1 24 100
| begin Reg_32bit_22.Reg_1bit_8.inverter_1 550 380
| device Reg_32bit_22.Reg_1bit_8.inverter_1.nmos.1 550 360
n Reg_32bit_22.Reg_1bit_8.net_1 gnd Reg_32bit_22.Reg_1bit_8.net_2 24 100
| device Reg_32bit_22.Reg_1bit_8.inverter_1.nmos.2 550 360
n Reg_32bit_22.Reg_1bit_8.net_1 gnd Reg_32bit_22.Reg_1bit_8.net_2 24 100
| device Reg_32bit_22.Reg_1bit_8.inverter_1.nmos.3 550 360
n Reg_32bit_22.Reg_1bit_8.net_1 gnd Reg_32bit_22.Reg_1bit_8.net_2 24 100
| device Reg_32bit_22.Reg_1bit_8.inverter_1.nmos.4 550 360
n Reg_32bit_22.Reg_1bit_8.net_1 gnd Reg_32bit_22.Reg_1bit_8.net_2 24 100
| device Reg_32bit_22.Reg_1bit_8.inverter_1.pmos.1 550 200
p Reg_32bit_22.Reg_1bit_8.net_1 vdd Reg_32bit_22.Reg_1bit_8.net_2 24 200
| device Reg_32bit_22.Reg_1bit_8.inverter_1.pmos.2 550 200
p Reg_32bit_22.Reg_1bit_8.net_1 vdd Reg_32bit_22.Reg_1bit_8.net_2 24 200
| device Reg_32bit_22.Reg_1bit_8.inverter_1.pmos.3 550 200
p Reg_32bit_22.Reg_1bit_8.net_1 vdd Reg_32bit_22.Reg_1bit_8.net_2 24 200
| device Reg_32bit_22.Reg_1bit_8.inverter_1.pmos.4 550 200
p Reg_32bit_22.Reg_1bit_8.net_1 vdd Reg_32bit_22.Reg_1bit_8.net_2 24 200
| end Reg_32bit_22.Reg_1bit_8.inverter_1
| begin Reg_32bit_22.Reg_1bit_8.inverter_2 290 260
| device Reg_32bit_22.Reg_1bit_8.inverter_2.nmos.1 550 360
n data[8] gnd Reg_32bit_22.Reg_1bit_8.net_3 24 100
| device Reg_32bit_22.Reg_1bit_8.inverter_2.nmos.2 550 360
n data[8] gnd Reg_32bit_22.Reg_1bit_8.net_3 24 100
| device Reg_32bit_22.Reg_1bit_8.inverter_2.nmos.3 550 360
n data[8] gnd Reg_32bit_22.Reg_1bit_8.net_3 24 100
| device Reg_32bit_22.Reg_1bit_8.inverter_2.nmos.4 550 360
n data[8] gnd Reg_32bit_22.Reg_1bit_8.net_3 24 100
| device Reg_32bit_22.Reg_1bit_8.inverter_2.pmos.1 550 200
p data[8] vdd Reg_32bit_22.Reg_1bit_8.net_3 24 200
| device Reg_32bit_22.Reg_1bit_8.inverter_2.pmos.2 550 200
p data[8] vdd Reg_32bit_22.Reg_1bit_8.net_3 24 200
| device Reg_32bit_22.Reg_1bit_8.inverter_2.pmos.3 550 200
p data[8] vdd Reg_32bit_22.Reg_1bit_8.net_3 24 200
| device Reg_32bit_22.Reg_1bit_8.inverter_2.pmos.4 550 200
p data[8] vdd Reg_32bit_22.Reg_1bit_8.net_3 24 200
| end Reg_32bit_22.Reg_1bit_8.inverter_2
| device Reg_32bit_22.Reg_1bit_8.nmos_1 730 230
n inR1[23] Reg_32bit_22.Reg_1bit_8.net_2 out1[8] 24 100
| device Reg_32bit_22.Reg_1bit_8.nmos_2 730 360
n inR2[23] Reg_32bit_22.Reg_1bit_8.net_2 out2[8] 24 100
| end Reg_32bit_22.Reg_1bit_8
| begin Reg_32bit_22.Reg_1bit_9 510 1280
| begin Reg_32bit_22.Reg_1bit_9.inverter 560 210
| device Reg_32bit_22.Reg_1bit_9.inverter.nmos 550 360
n Reg_32bit_22.Reg_1bit_9.net_2 gnd Reg_32bit_22.Reg_1bit_9.net_1 24 100
| device Reg_32bit_22.Reg_1bit_9.inverter.pmos 550 200
p Reg_32bit_22.Reg_1bit_9.net_2 vdd Reg_32bit_22.Reg_1bit_9.net_1 24 200
| end Reg_32bit_22.Reg_1bit_9.inverter
| device Reg_32bit_22.Reg_1bit_9.nmos.1 390 260
n w[23] Reg_32bit_22.Reg_1bit_9.net_3 Reg_32bit_22.Reg_1bit_9.net_1 24 100
| device Reg_32bit_22.Reg_1bit_9.nmos.2 390 260
n w[23] Reg_32bit_22.Reg_1bit_9.net_3 Reg_32bit_22.Reg_1bit_9.net_1 24 100
| device Reg_32bit_22.Reg_1bit_9.nmos.3 390 260
n w[23] Reg_32bit_22.Reg_1bit_9.net_3 Reg_32bit_22.Reg_1bit_9.net_1 24 100
| device Reg_32bit_22.Reg_1bit_9.nmos.4 390 260
n w[23] Reg_32bit_22.Reg_1bit_9.net_3 Reg_32bit_22.Reg_1bit_9.net_1 24 100
| begin Reg_32bit_22.Reg_1bit_9.inverter_1 550 380
| device Reg_32bit_22.Reg_1bit_9.inverter_1.nmos.1 550 360
n Reg_32bit_22.Reg_1bit_9.net_1 gnd Reg_32bit_22.Reg_1bit_9.net_2 24 100
| device Reg_32bit_22.Reg_1bit_9.inverter_1.nmos.2 550 360
n Reg_32bit_22.Reg_1bit_9.net_1 gnd Reg_32bit_22.Reg_1bit_9.net_2 24 100
| device Reg_32bit_22.Reg_1bit_9.inverter_1.nmos.3 550 360
n Reg_32bit_22.Reg_1bit_9.net_1 gnd Reg_32bit_22.Reg_1bit_9.net_2 24 100
| device Reg_32bit_22.Reg_1bit_9.inverter_1.nmos.4 550 360
n Reg_32bit_22.Reg_1bit_9.net_1 gnd Reg_32bit_22.Reg_1bit_9.net_2 24 100
| device Reg_32bit_22.Reg_1bit_9.inverter_1.pmos.1 550 200
p Reg_32bit_22.Reg_1bit_9.net_1 vdd Reg_32bit_22.Reg_1bit_9.net_2 24 200
| device Reg_32bit_22.Reg_1bit_9.inverter_1.pmos.2 550 200
p Reg_32bit_22.Reg_1bit_9.net_1 vdd Reg_32bit_22.Reg_1bit_9.net_2 24 200
| device Reg_32bit_22.Reg_1bit_9.inverter_1.pmos.3 550 200
p Reg_32bit_22.Reg_1bit_9.net_1 vdd Reg_32bit_22.Reg_1bit_9.net_2 24 200
| device Reg_32bit_22.Reg_1bit_9.inverter_1.pmos.4 550 200
p Reg_32bit_22.Reg_1bit_9.net_1 vdd Reg_32bit_22.Reg_1bit_9.net_2 24 200
| end Reg_32bit_22.Reg_1bit_9.inverter_1
| begin Reg_32bit_22.Reg_1bit_9.inverter_2 290 260
| device Reg_32bit_22.Reg_1bit_9.inverter_2.nmos.1 550 360
n data[9] gnd Reg_32bit_22.Reg_1bit_9.net_3 24 100
| device Reg_32bit_22.Reg_1bit_9.inverter_2.nmos.2 550 360
n data[9] gnd Reg_32bit_22.Reg_1bit_9.net_3 24 100
| device Reg_32bit_22.Reg_1bit_9.inverter_2.nmos.3 550 360
n data[9] gnd Reg_32bit_22.Reg_1bit_9.net_3 24 100
| device Reg_32bit_22.Reg_1bit_9.inverter_2.nmos.4 550 360
n data[9] gnd Reg_32bit_22.Reg_1bit_9.net_3 24 100
| device Reg_32bit_22.Reg_1bit_9.inverter_2.pmos.1 550 200
p data[9] vdd Reg_32bit_22.Reg_1bit_9.net_3 24 200
| device Reg_32bit_22.Reg_1bit_9.inverter_2.pmos.2 550 200
p data[9] vdd Reg_32bit_22.Reg_1bit_9.net_3 24 200
| device Reg_32bit_22.Reg_1bit_9.inverter_2.pmos.3 550 200
p data[9] vdd Reg_32bit_22.Reg_1bit_9.net_3 24 200
| device Reg_32bit_22.Reg_1bit_9.inverter_2.pmos.4 550 200
p data[9] vdd Reg_32bit_22.Reg_1bit_9.net_3 24 200
| end Reg_32bit_22.Reg_1bit_9.inverter_2
| device Reg_32bit_22.Reg_1bit_9.nmos_1 730 230
n inR1[23] Reg_32bit_22.Reg_1bit_9.net_2 out1[9] 24 100
| device Reg_32bit_22.Reg_1bit_9.nmos_2 730 360
n inR2[23] Reg_32bit_22.Reg_1bit_9.net_2 out2[9] 24 100
| end Reg_32bit_22.Reg_1bit_9
| begin Reg_32bit_22.Reg_1bit_10 510 1410
| begin Reg_32bit_22.Reg_1bit_10.inverter 560 210
| device Reg_32bit_22.Reg_1bit_10.inverter.nmos 550 360
n Reg_32bit_22.Reg_1bit_10.net_2 gnd Reg_32bit_22.Reg_1bit_10.net_1 24 100
| device Reg_32bit_22.Reg_1bit_10.inverter.pmos 550 200
p Reg_32bit_22.Reg_1bit_10.net_2 vdd Reg_32bit_22.Reg_1bit_10.net_1 24 200
| end Reg_32bit_22.Reg_1bit_10.inverter
| device Reg_32bit_22.Reg_1bit_10.nmos.1 390 260
n w[23] Reg_32bit_22.Reg_1bit_10.net_3 Reg_32bit_22.Reg_1bit_10.net_1 24 100
| device Reg_32bit_22.Reg_1bit_10.nmos.2 390 260
n w[23] Reg_32bit_22.Reg_1bit_10.net_3 Reg_32bit_22.Reg_1bit_10.net_1 24 100
| device Reg_32bit_22.Reg_1bit_10.nmos.3 390 260
n w[23] Reg_32bit_22.Reg_1bit_10.net_3 Reg_32bit_22.Reg_1bit_10.net_1 24 100
| device Reg_32bit_22.Reg_1bit_10.nmos.4 390 260
n w[23] Reg_32bit_22.Reg_1bit_10.net_3 Reg_32bit_22.Reg_1bit_10.net_1 24 100
| begin Reg_32bit_22.Reg_1bit_10.inverter_1 550 380
| device Reg_32bit_22.Reg_1bit_10.inverter_1.nmos.1 550 360
n Reg_32bit_22.Reg_1bit_10.net_1 gnd Reg_32bit_22.Reg_1bit_10.net_2 24 100
| device Reg_32bit_22.Reg_1bit_10.inverter_1.nmos.2 550 360
n Reg_32bit_22.Reg_1bit_10.net_1 gnd Reg_32bit_22.Reg_1bit_10.net_2 24 100
| device Reg_32bit_22.Reg_1bit_10.inverter_1.nmos.3 550 360
n Reg_32bit_22.Reg_1bit_10.net_1 gnd Reg_32bit_22.Reg_1bit_10.net_2 24 100
| device Reg_32bit_22.Reg_1bit_10.inverter_1.nmos.4 550 360
n Reg_32bit_22.Reg_1bit_10.net_1 gnd Reg_32bit_22.Reg_1bit_10.net_2 24 100
| device Reg_32bit_22.Reg_1bit_10.inverter_1.pmos.1 550 200
p Reg_32bit_22.Reg_1bit_10.net_1 vdd Reg_32bit_22.Reg_1bit_10.net_2 24 200
| device Reg_32bit_22.Reg_1bit_10.inverter_1.pmos.2 550 200
p Reg_32bit_22.Reg_1bit_10.net_1 vdd Reg_32bit_22.Reg_1bit_10.net_2 24 200
| device Reg_32bit_22.Reg_1bit_10.inverter_1.pmos.3 550 200
p Reg_32bit_22.Reg_1bit_10.net_1 vdd Reg_32bit_22.Reg_1bit_10.net_2 24 200
| device Reg_32bit_22.Reg_1bit_10.inverter_1.pmos.4 550 200
p Reg_32bit_22.Reg_1bit_10.net_1 vdd Reg_32bit_22.Reg_1bit_10.net_2 24 200
| end Reg_32bit_22.Reg_1bit_10.inverter_1
| begin Reg_32bit_22.Reg_1bit_10.inverter_2 290 260
| device Reg_32bit_22.Reg_1bit_10.inverter_2.nmos.1 550 360
n data[10] gnd Reg_32bit_22.Reg_1bit_10.net_3 24 100
| device Reg_32bit_22.Reg_1bit_10.inverter_2.nmos.2 550 360
n data[10] gnd Reg_32bit_22.Reg_1bit_10.net_3 24 100
| device Reg_32bit_22.Reg_1bit_10.inverter_2.nmos.3 550 360
n data[10] gnd Reg_32bit_22.Reg_1bit_10.net_3 24 100
| device Reg_32bit_22.Reg_1bit_10.inverter_2.nmos.4 550 360
n data[10] gnd Reg_32bit_22.Reg_1bit_10.net_3 24 100
| device Reg_32bit_22.Reg_1bit_10.inverter_2.pmos.1 550 200
p data[10] vdd Reg_32bit_22.Reg_1bit_10.net_3 24 200
| device Reg_32bit_22.Reg_1bit_10.inverter_2.pmos.2 550 200
p data[10] vdd Reg_32bit_22.Reg_1bit_10.net_3 24 200
| device Reg_32bit_22.Reg_1bit_10.inverter_2.pmos.3 550 200
p data[10] vdd Reg_32bit_22.Reg_1bit_10.net_3 24 200
| device Reg_32bit_22.Reg_1bit_10.inverter_2.pmos.4 550 200
p data[10] vdd Reg_32bit_22.Reg_1bit_10.net_3 24 200
| end Reg_32bit_22.Reg_1bit_10.inverter_2
| device Reg_32bit_22.Reg_1bit_10.nmos_1 730 230
n inR1[23] Reg_32bit_22.Reg_1bit_10.net_2 out1[10] 24 100
| device Reg_32bit_22.Reg_1bit_10.nmos_2 730 360
n inR2[23] Reg_32bit_22.Reg_1bit_10.net_2 out2[10] 24 100
| end Reg_32bit_22.Reg_1bit_10
| begin Reg_32bit_22.Reg_1bit_11 510 1540
| begin Reg_32bit_22.Reg_1bit_11.inverter 560 210
| device Reg_32bit_22.Reg_1bit_11.inverter.nmos 550 360
n Reg_32bit_22.Reg_1bit_11.net_2 gnd Reg_32bit_22.Reg_1bit_11.net_1 24 100
| device Reg_32bit_22.Reg_1bit_11.inverter.pmos 550 200
p Reg_32bit_22.Reg_1bit_11.net_2 vdd Reg_32bit_22.Reg_1bit_11.net_1 24 200
| end Reg_32bit_22.Reg_1bit_11.inverter
| device Reg_32bit_22.Reg_1bit_11.nmos.1 390 260
n w[23] Reg_32bit_22.Reg_1bit_11.net_3 Reg_32bit_22.Reg_1bit_11.net_1 24 100
| device Reg_32bit_22.Reg_1bit_11.nmos.2 390 260
n w[23] Reg_32bit_22.Reg_1bit_11.net_3 Reg_32bit_22.Reg_1bit_11.net_1 24 100
| device Reg_32bit_22.Reg_1bit_11.nmos.3 390 260
n w[23] Reg_32bit_22.Reg_1bit_11.net_3 Reg_32bit_22.Reg_1bit_11.net_1 24 100
| device Reg_32bit_22.Reg_1bit_11.nmos.4 390 260
n w[23] Reg_32bit_22.Reg_1bit_11.net_3 Reg_32bit_22.Reg_1bit_11.net_1 24 100
| begin Reg_32bit_22.Reg_1bit_11.inverter_1 550 380
| device Reg_32bit_22.Reg_1bit_11.inverter_1.nmos.1 550 360
n Reg_32bit_22.Reg_1bit_11.net_1 gnd Reg_32bit_22.Reg_1bit_11.net_2 24 100
| device Reg_32bit_22.Reg_1bit_11.inverter_1.nmos.2 550 360
n Reg_32bit_22.Reg_1bit_11.net_1 gnd Reg_32bit_22.Reg_1bit_11.net_2 24 100
| device Reg_32bit_22.Reg_1bit_11.inverter_1.nmos.3 550 360
n Reg_32bit_22.Reg_1bit_11.net_1 gnd Reg_32bit_22.Reg_1bit_11.net_2 24 100
| device Reg_32bit_22.Reg_1bit_11.inverter_1.nmos.4 550 360
n Reg_32bit_22.Reg_1bit_11.net_1 gnd Reg_32bit_22.Reg_1bit_11.net_2 24 100
| device Reg_32bit_22.Reg_1bit_11.inverter_1.pmos.1 550 200
p Reg_32bit_22.Reg_1bit_11.net_1 vdd Reg_32bit_22.Reg_1bit_11.net_2 24 200
| device Reg_32bit_22.Reg_1bit_11.inverter_1.pmos.2 550 200
p Reg_32bit_22.Reg_1bit_11.net_1 vdd Reg_32bit_22.Reg_1bit_11.net_2 24 200
| device Reg_32bit_22.Reg_1bit_11.inverter_1.pmos.3 550 200
p Reg_32bit_22.Reg_1bit_11.net_1 vdd Reg_32bit_22.Reg_1bit_11.net_2 24 200
| device Reg_32bit_22.Reg_1bit_11.inverter_1.pmos.4 550 200
p Reg_32bit_22.Reg_1bit_11.net_1 vdd Reg_32bit_22.Reg_1bit_11.net_2 24 200
| end Reg_32bit_22.Reg_1bit_11.inverter_1
| begin Reg_32bit_22.Reg_1bit_11.inverter_2 290 260
| device Reg_32bit_22.Reg_1bit_11.inverter_2.nmos.1 550 360
n data[11] gnd Reg_32bit_22.Reg_1bit_11.net_3 24 100
| device Reg_32bit_22.Reg_1bit_11.inverter_2.nmos.2 550 360
n data[11] gnd Reg_32bit_22.Reg_1bit_11.net_3 24 100
| device Reg_32bit_22.Reg_1bit_11.inverter_2.nmos.3 550 360
n data[11] gnd Reg_32bit_22.Reg_1bit_11.net_3 24 100
| device Reg_32bit_22.Reg_1bit_11.inverter_2.nmos.4 550 360
n data[11] gnd Reg_32bit_22.Reg_1bit_11.net_3 24 100
| device Reg_32bit_22.Reg_1bit_11.inverter_2.pmos.1 550 200
p data[11] vdd Reg_32bit_22.Reg_1bit_11.net_3 24 200
| device Reg_32bit_22.Reg_1bit_11.inverter_2.pmos.2 550 200
p data[11] vdd Reg_32bit_22.Reg_1bit_11.net_3 24 200
| device Reg_32bit_22.Reg_1bit_11.inverter_2.pmos.3 550 200
p data[11] vdd Reg_32bit_22.Reg_1bit_11.net_3 24 200
| device Reg_32bit_22.Reg_1bit_11.inverter_2.pmos.4 550 200
p data[11] vdd Reg_32bit_22.Reg_1bit_11.net_3 24 200
| end Reg_32bit_22.Reg_1bit_11.inverter_2
| device Reg_32bit_22.Reg_1bit_11.nmos_1 730 230
n inR1[23] Reg_32bit_22.Reg_1bit_11.net_2 out1[11] 24 100
| device Reg_32bit_22.Reg_1bit_11.nmos_2 730 360
n inR2[23] Reg_32bit_22.Reg_1bit_11.net_2 out2[11] 24 100
| end Reg_32bit_22.Reg_1bit_11
| begin Reg_32bit_22.Reg_1bit_12 510 1670
| begin Reg_32bit_22.Reg_1bit_12.inverter 560 210
| device Reg_32bit_22.Reg_1bit_12.inverter.nmos 550 360
n Reg_32bit_22.Reg_1bit_12.net_2 gnd Reg_32bit_22.Reg_1bit_12.net_1 24 100
| device Reg_32bit_22.Reg_1bit_12.inverter.pmos 550 200
p Reg_32bit_22.Reg_1bit_12.net_2 vdd Reg_32bit_22.Reg_1bit_12.net_1 24 200
| end Reg_32bit_22.Reg_1bit_12.inverter
| device Reg_32bit_22.Reg_1bit_12.nmos.1 390 260
n w[23] Reg_32bit_22.Reg_1bit_12.net_3 Reg_32bit_22.Reg_1bit_12.net_1 24 100
| device Reg_32bit_22.Reg_1bit_12.nmos.2 390 260
n w[23] Reg_32bit_22.Reg_1bit_12.net_3 Reg_32bit_22.Reg_1bit_12.net_1 24 100
| device Reg_32bit_22.Reg_1bit_12.nmos.3 390 260
n w[23] Reg_32bit_22.Reg_1bit_12.net_3 Reg_32bit_22.Reg_1bit_12.net_1 24 100
| device Reg_32bit_22.Reg_1bit_12.nmos.4 390 260
n w[23] Reg_32bit_22.Reg_1bit_12.net_3 Reg_32bit_22.Reg_1bit_12.net_1 24 100
| begin Reg_32bit_22.Reg_1bit_12.inverter_1 550 380
| device Reg_32bit_22.Reg_1bit_12.inverter_1.nmos.1 550 360
n Reg_32bit_22.Reg_1bit_12.net_1 gnd Reg_32bit_22.Reg_1bit_12.net_2 24 100
| device Reg_32bit_22.Reg_1bit_12.inverter_1.nmos.2 550 360
n Reg_32bit_22.Reg_1bit_12.net_1 gnd Reg_32bit_22.Reg_1bit_12.net_2 24 100
| device Reg_32bit_22.Reg_1bit_12.inverter_1.nmos.3 550 360
n Reg_32bit_22.Reg_1bit_12.net_1 gnd Reg_32bit_22.Reg_1bit_12.net_2 24 100
| device Reg_32bit_22.Reg_1bit_12.inverter_1.nmos.4 550 360
n Reg_32bit_22.Reg_1bit_12.net_1 gnd Reg_32bit_22.Reg_1bit_12.net_2 24 100
| device Reg_32bit_22.Reg_1bit_12.inverter_1.pmos.1 550 200
p Reg_32bit_22.Reg_1bit_12.net_1 vdd Reg_32bit_22.Reg_1bit_12.net_2 24 200
| device Reg_32bit_22.Reg_1bit_12.inverter_1.pmos.2 550 200
p Reg_32bit_22.Reg_1bit_12.net_1 vdd Reg_32bit_22.Reg_1bit_12.net_2 24 200
| device Reg_32bit_22.Reg_1bit_12.inverter_1.pmos.3 550 200
p Reg_32bit_22.Reg_1bit_12.net_1 vdd Reg_32bit_22.Reg_1bit_12.net_2 24 200
| device Reg_32bit_22.Reg_1bit_12.inverter_1.pmos.4 550 200
p Reg_32bit_22.Reg_1bit_12.net_1 vdd Reg_32bit_22.Reg_1bit_12.net_2 24 200
| end Reg_32bit_22.Reg_1bit_12.inverter_1
| begin Reg_32bit_22.Reg_1bit_12.inverter_2 290 260
| device Reg_32bit_22.Reg_1bit_12.inverter_2.nmos.1 550 360
n data[12] gnd Reg_32bit_22.Reg_1bit_12.net_3 24 100
| device Reg_32bit_22.Reg_1bit_12.inverter_2.nmos.2 550 360
n data[12] gnd Reg_32bit_22.Reg_1bit_12.net_3 24 100
| device Reg_32bit_22.Reg_1bit_12.inverter_2.nmos.3 550 360
n data[12] gnd Reg_32bit_22.Reg_1bit_12.net_3 24 100
| device Reg_32bit_22.Reg_1bit_12.inverter_2.nmos.4 550 360
n data[12] gnd Reg_32bit_22.Reg_1bit_12.net_3 24 100
| device Reg_32bit_22.Reg_1bit_12.inverter_2.pmos.1 550 200
p data[12] vdd Reg_32bit_22.Reg_1bit_12.net_3 24 200
| device Reg_32bit_22.Reg_1bit_12.inverter_2.pmos.2 550 200
p data[12] vdd Reg_32bit_22.Reg_1bit_12.net_3 24 200
| device Reg_32bit_22.Reg_1bit_12.inverter_2.pmos.3 550 200
p data[12] vdd Reg_32bit_22.Reg_1bit_12.net_3 24 200
| device Reg_32bit_22.Reg_1bit_12.inverter_2.pmos.4 550 200
p data[12] vdd Reg_32bit_22.Reg_1bit_12.net_3 24 200
| end Reg_32bit_22.Reg_1bit_12.inverter_2
| device Reg_32bit_22.Reg_1bit_12.nmos_1 730 230
n inR1[23] Reg_32bit_22.Reg_1bit_12.net_2 out1[12] 24 100
| device Reg_32bit_22.Reg_1bit_12.nmos_2 730 360
n inR2[23] Reg_32bit_22.Reg_1bit_12.net_2 out2[12] 24 100
| end Reg_32bit_22.Reg_1bit_12
| begin Reg_32bit_22.Reg_1bit_13 510 1800
| begin Reg_32bit_22.Reg_1bit_13.inverter 560 210
| device Reg_32bit_22.Reg_1bit_13.inverter.nmos 550 360
n Reg_32bit_22.Reg_1bit_13.net_2 gnd Reg_32bit_22.Reg_1bit_13.net_1 24 100
| device Reg_32bit_22.Reg_1bit_13.inverter.pmos 550 200
p Reg_32bit_22.Reg_1bit_13.net_2 vdd Reg_32bit_22.Reg_1bit_13.net_1 24 200
| end Reg_32bit_22.Reg_1bit_13.inverter
| device Reg_32bit_22.Reg_1bit_13.nmos.1 390 260
n w[23] Reg_32bit_22.Reg_1bit_13.net_3 Reg_32bit_22.Reg_1bit_13.net_1 24 100
| device Reg_32bit_22.Reg_1bit_13.nmos.2 390 260
n w[23] Reg_32bit_22.Reg_1bit_13.net_3 Reg_32bit_22.Reg_1bit_13.net_1 24 100
| device Reg_32bit_22.Reg_1bit_13.nmos.3 390 260
n w[23] Reg_32bit_22.Reg_1bit_13.net_3 Reg_32bit_22.Reg_1bit_13.net_1 24 100
| device Reg_32bit_22.Reg_1bit_13.nmos.4 390 260
n w[23] Reg_32bit_22.Reg_1bit_13.net_3 Reg_32bit_22.Reg_1bit_13.net_1 24 100
| begin Reg_32bit_22.Reg_1bit_13.inverter_1 550 380
| device Reg_32bit_22.Reg_1bit_13.inverter_1.nmos.1 550 360
n Reg_32bit_22.Reg_1bit_13.net_1 gnd Reg_32bit_22.Reg_1bit_13.net_2 24 100
| device Reg_32bit_22.Reg_1bit_13.inverter_1.nmos.2 550 360
n Reg_32bit_22.Reg_1bit_13.net_1 gnd Reg_32bit_22.Reg_1bit_13.net_2 24 100
| device Reg_32bit_22.Reg_1bit_13.inverter_1.nmos.3 550 360
n Reg_32bit_22.Reg_1bit_13.net_1 gnd Reg_32bit_22.Reg_1bit_13.net_2 24 100
| device Reg_32bit_22.Reg_1bit_13.inverter_1.nmos.4 550 360
n Reg_32bit_22.Reg_1bit_13.net_1 gnd Reg_32bit_22.Reg_1bit_13.net_2 24 100
| device Reg_32bit_22.Reg_1bit_13.inverter_1.pmos.1 550 200
p Reg_32bit_22.Reg_1bit_13.net_1 vdd Reg_32bit_22.Reg_1bit_13.net_2 24 200
| device Reg_32bit_22.Reg_1bit_13.inverter_1.pmos.2 550 200
p Reg_32bit_22.Reg_1bit_13.net_1 vdd Reg_32bit_22.Reg_1bit_13.net_2 24 200
| device Reg_32bit_22.Reg_1bit_13.inverter_1.pmos.3 550 200
p Reg_32bit_22.Reg_1bit_13.net_1 vdd Reg_32bit_22.Reg_1bit_13.net_2 24 200
| device Reg_32bit_22.Reg_1bit_13.inverter_1.pmos.4 550 200
p Reg_32bit_22.Reg_1bit_13.net_1 vdd Reg_32bit_22.Reg_1bit_13.net_2 24 200
| end Reg_32bit_22.Reg_1bit_13.inverter_1
| begin Reg_32bit_22.Reg_1bit_13.inverter_2 290 260
| device Reg_32bit_22.Reg_1bit_13.inverter_2.nmos.1 550 360
n data[13] gnd Reg_32bit_22.Reg_1bit_13.net_3 24 100
| device Reg_32bit_22.Reg_1bit_13.inverter_2.nmos.2 550 360
n data[13] gnd Reg_32bit_22.Reg_1bit_13.net_3 24 100
| device Reg_32bit_22.Reg_1bit_13.inverter_2.nmos.3 550 360
n data[13] gnd Reg_32bit_22.Reg_1bit_13.net_3 24 100
| device Reg_32bit_22.Reg_1bit_13.inverter_2.nmos.4 550 360
n data[13] gnd Reg_32bit_22.Reg_1bit_13.net_3 24 100
| device Reg_32bit_22.Reg_1bit_13.inverter_2.pmos.1 550 200
p data[13] vdd Reg_32bit_22.Reg_1bit_13.net_3 24 200
| device Reg_32bit_22.Reg_1bit_13.inverter_2.pmos.2 550 200
p data[13] vdd Reg_32bit_22.Reg_1bit_13.net_3 24 200
| device Reg_32bit_22.Reg_1bit_13.inverter_2.pmos.3 550 200
p data[13] vdd Reg_32bit_22.Reg_1bit_13.net_3 24 200
| device Reg_32bit_22.Reg_1bit_13.inverter_2.pmos.4 550 200
p data[13] vdd Reg_32bit_22.Reg_1bit_13.net_3 24 200
| end Reg_32bit_22.Reg_1bit_13.inverter_2
| device Reg_32bit_22.Reg_1bit_13.nmos_1 730 230
n inR1[23] Reg_32bit_22.Reg_1bit_13.net_2 out1[13] 24 100
| device Reg_32bit_22.Reg_1bit_13.nmos_2 730 360
n inR2[23] Reg_32bit_22.Reg_1bit_13.net_2 out2[13] 24 100
| end Reg_32bit_22.Reg_1bit_13
| begin Reg_32bit_22.Reg_1bit_14 510 1930
| begin Reg_32bit_22.Reg_1bit_14.inverter 560 210
| device Reg_32bit_22.Reg_1bit_14.inverter.nmos 550 360
n Reg_32bit_22.Reg_1bit_14.net_2 gnd Reg_32bit_22.Reg_1bit_14.net_1 24 100
| device Reg_32bit_22.Reg_1bit_14.inverter.pmos 550 200
p Reg_32bit_22.Reg_1bit_14.net_2 vdd Reg_32bit_22.Reg_1bit_14.net_1 24 200
| end Reg_32bit_22.Reg_1bit_14.inverter
| device Reg_32bit_22.Reg_1bit_14.nmos.1 390 260
n w[23] Reg_32bit_22.Reg_1bit_14.net_3 Reg_32bit_22.Reg_1bit_14.net_1 24 100
| device Reg_32bit_22.Reg_1bit_14.nmos.2 390 260
n w[23] Reg_32bit_22.Reg_1bit_14.net_3 Reg_32bit_22.Reg_1bit_14.net_1 24 100
| device Reg_32bit_22.Reg_1bit_14.nmos.3 390 260
n w[23] Reg_32bit_22.Reg_1bit_14.net_3 Reg_32bit_22.Reg_1bit_14.net_1 24 100
| device Reg_32bit_22.Reg_1bit_14.nmos.4 390 260
n w[23] Reg_32bit_22.Reg_1bit_14.net_3 Reg_32bit_22.Reg_1bit_14.net_1 24 100
| begin Reg_32bit_22.Reg_1bit_14.inverter_1 550 380
| device Reg_32bit_22.Reg_1bit_14.inverter_1.nmos.1 550 360
n Reg_32bit_22.Reg_1bit_14.net_1 gnd Reg_32bit_22.Reg_1bit_14.net_2 24 100
| device Reg_32bit_22.Reg_1bit_14.inverter_1.nmos.2 550 360
n Reg_32bit_22.Reg_1bit_14.net_1 gnd Reg_32bit_22.Reg_1bit_14.net_2 24 100
| device Reg_32bit_22.Reg_1bit_14.inverter_1.nmos.3 550 360
n Reg_32bit_22.Reg_1bit_14.net_1 gnd Reg_32bit_22.Reg_1bit_14.net_2 24 100
| device Reg_32bit_22.Reg_1bit_14.inverter_1.nmos.4 550 360
n Reg_32bit_22.Reg_1bit_14.net_1 gnd Reg_32bit_22.Reg_1bit_14.net_2 24 100
| device Reg_32bit_22.Reg_1bit_14.inverter_1.pmos.1 550 200
p Reg_32bit_22.Reg_1bit_14.net_1 vdd Reg_32bit_22.Reg_1bit_14.net_2 24 200
| device Reg_32bit_22.Reg_1bit_14.inverter_1.pmos.2 550 200
p Reg_32bit_22.Reg_1bit_14.net_1 vdd Reg_32bit_22.Reg_1bit_14.net_2 24 200
| device Reg_32bit_22.Reg_1bit_14.inverter_1.pmos.3 550 200
p Reg_32bit_22.Reg_1bit_14.net_1 vdd Reg_32bit_22.Reg_1bit_14.net_2 24 200
| device Reg_32bit_22.Reg_1bit_14.inverter_1.pmos.4 550 200
p Reg_32bit_22.Reg_1bit_14.net_1 vdd Reg_32bit_22.Reg_1bit_14.net_2 24 200
| end Reg_32bit_22.Reg_1bit_14.inverter_1
| begin Reg_32bit_22.Reg_1bit_14.inverter_2 290 260
| device Reg_32bit_22.Reg_1bit_14.inverter_2.nmos.1 550 360
n data[14] gnd Reg_32bit_22.Reg_1bit_14.net_3 24 100
| device Reg_32bit_22.Reg_1bit_14.inverter_2.nmos.2 550 360
n data[14] gnd Reg_32bit_22.Reg_1bit_14.net_3 24 100
| device Reg_32bit_22.Reg_1bit_14.inverter_2.nmos.3 550 360
n data[14] gnd Reg_32bit_22.Reg_1bit_14.net_3 24 100
| device Reg_32bit_22.Reg_1bit_14.inverter_2.nmos.4 550 360
n data[14] gnd Reg_32bit_22.Reg_1bit_14.net_3 24 100
| device Reg_32bit_22.Reg_1bit_14.inverter_2.pmos.1 550 200
p data[14] vdd Reg_32bit_22.Reg_1bit_14.net_3 24 200
| device Reg_32bit_22.Reg_1bit_14.inverter_2.pmos.2 550 200
p data[14] vdd Reg_32bit_22.Reg_1bit_14.net_3 24 200
| device Reg_32bit_22.Reg_1bit_14.inverter_2.pmos.3 550 200
p data[14] vdd Reg_32bit_22.Reg_1bit_14.net_3 24 200
| device Reg_32bit_22.Reg_1bit_14.inverter_2.pmos.4 550 200
p data[14] vdd Reg_32bit_22.Reg_1bit_14.net_3 24 200
| end Reg_32bit_22.Reg_1bit_14.inverter_2
| device Reg_32bit_22.Reg_1bit_14.nmos_1 730 230
n inR1[23] Reg_32bit_22.Reg_1bit_14.net_2 out1[14] 24 100
| device Reg_32bit_22.Reg_1bit_14.nmos_2 730 360
n inR2[23] Reg_32bit_22.Reg_1bit_14.net_2 out2[14] 24 100
| end Reg_32bit_22.Reg_1bit_14
| begin Reg_32bit_22.Reg_1bit_15 510 2060
| begin Reg_32bit_22.Reg_1bit_15.inverter 560 210
| device Reg_32bit_22.Reg_1bit_15.inverter.nmos 550 360
n Reg_32bit_22.Reg_1bit_15.net_2 gnd Reg_32bit_22.Reg_1bit_15.net_1 24 100
| device Reg_32bit_22.Reg_1bit_15.inverter.pmos 550 200
p Reg_32bit_22.Reg_1bit_15.net_2 vdd Reg_32bit_22.Reg_1bit_15.net_1 24 200
| end Reg_32bit_22.Reg_1bit_15.inverter
| device Reg_32bit_22.Reg_1bit_15.nmos.1 390 260
n w[23] Reg_32bit_22.Reg_1bit_15.net_3 Reg_32bit_22.Reg_1bit_15.net_1 24 100
| device Reg_32bit_22.Reg_1bit_15.nmos.2 390 260
n w[23] Reg_32bit_22.Reg_1bit_15.net_3 Reg_32bit_22.Reg_1bit_15.net_1 24 100
| device Reg_32bit_22.Reg_1bit_15.nmos.3 390 260
n w[23] Reg_32bit_22.Reg_1bit_15.net_3 Reg_32bit_22.Reg_1bit_15.net_1 24 100
| device Reg_32bit_22.Reg_1bit_15.nmos.4 390 260
n w[23] Reg_32bit_22.Reg_1bit_15.net_3 Reg_32bit_22.Reg_1bit_15.net_1 24 100
| begin Reg_32bit_22.Reg_1bit_15.inverter_1 550 380
| device Reg_32bit_22.Reg_1bit_15.inverter_1.nmos.1 550 360
n Reg_32bit_22.Reg_1bit_15.net_1 gnd Reg_32bit_22.Reg_1bit_15.net_2 24 100
| device Reg_32bit_22.Reg_1bit_15.inverter_1.nmos.2 550 360
n Reg_32bit_22.Reg_1bit_15.net_1 gnd Reg_32bit_22.Reg_1bit_15.net_2 24 100
| device Reg_32bit_22.Reg_1bit_15.inverter_1.nmos.3 550 360
n Reg_32bit_22.Reg_1bit_15.net_1 gnd Reg_32bit_22.Reg_1bit_15.net_2 24 100
| device Reg_32bit_22.Reg_1bit_15.inverter_1.nmos.4 550 360
n Reg_32bit_22.Reg_1bit_15.net_1 gnd Reg_32bit_22.Reg_1bit_15.net_2 24 100
| device Reg_32bit_22.Reg_1bit_15.inverter_1.pmos.1 550 200
p Reg_32bit_22.Reg_1bit_15.net_1 vdd Reg_32bit_22.Reg_1bit_15.net_2 24 200
| device Reg_32bit_22.Reg_1bit_15.inverter_1.pmos.2 550 200
p Reg_32bit_22.Reg_1bit_15.net_1 vdd Reg_32bit_22.Reg_1bit_15.net_2 24 200
| device Reg_32bit_22.Reg_1bit_15.inverter_1.pmos.3 550 200
p Reg_32bit_22.Reg_1bit_15.net_1 vdd Reg_32bit_22.Reg_1bit_15.net_2 24 200
| device Reg_32bit_22.Reg_1bit_15.inverter_1.pmos.4 550 200
p Reg_32bit_22.Reg_1bit_15.net_1 vdd Reg_32bit_22.Reg_1bit_15.net_2 24 200
| end Reg_32bit_22.Reg_1bit_15.inverter_1
| begin Reg_32bit_22.Reg_1bit_15.inverter_2 290 260
| device Reg_32bit_22.Reg_1bit_15.inverter_2.nmos.1 550 360
n data[15] gnd Reg_32bit_22.Reg_1bit_15.net_3 24 100
| device Reg_32bit_22.Reg_1bit_15.inverter_2.nmos.2 550 360
n data[15] gnd Reg_32bit_22.Reg_1bit_15.net_3 24 100
| device Reg_32bit_22.Reg_1bit_15.inverter_2.nmos.3 550 360
n data[15] gnd Reg_32bit_22.Reg_1bit_15.net_3 24 100
| device Reg_32bit_22.Reg_1bit_15.inverter_2.nmos.4 550 360
n data[15] gnd Reg_32bit_22.Reg_1bit_15.net_3 24 100
| device Reg_32bit_22.Reg_1bit_15.inverter_2.pmos.1 550 200
p data[15] vdd Reg_32bit_22.Reg_1bit_15.net_3 24 200
| device Reg_32bit_22.Reg_1bit_15.inverter_2.pmos.2 550 200
p data[15] vdd Reg_32bit_22.Reg_1bit_15.net_3 24 200
| device Reg_32bit_22.Reg_1bit_15.inverter_2.pmos.3 550 200
p data[15] vdd Reg_32bit_22.Reg_1bit_15.net_3 24 200
| device Reg_32bit_22.Reg_1bit_15.inverter_2.pmos.4 550 200
p data[15] vdd Reg_32bit_22.Reg_1bit_15.net_3 24 200
| end Reg_32bit_22.Reg_1bit_15.inverter_2
| device Reg_32bit_22.Reg_1bit_15.nmos_1 730 230
n inR1[23] Reg_32bit_22.Reg_1bit_15.net_2 out1[15] 24 100
| device Reg_32bit_22.Reg_1bit_15.nmos_2 730 360
n inR2[23] Reg_32bit_22.Reg_1bit_15.net_2 out2[15] 24 100
| end Reg_32bit_22.Reg_1bit_15
| begin Reg_32bit_22.Reg_1bit_16 510 2200
| begin Reg_32bit_22.Reg_1bit_16.inverter 560 210
| device Reg_32bit_22.Reg_1bit_16.inverter.nmos 550 360
n Reg_32bit_22.Reg_1bit_16.net_2 gnd Reg_32bit_22.Reg_1bit_16.net_1 24 100
| device Reg_32bit_22.Reg_1bit_16.inverter.pmos 550 200
p Reg_32bit_22.Reg_1bit_16.net_2 vdd Reg_32bit_22.Reg_1bit_16.net_1 24 200
| end Reg_32bit_22.Reg_1bit_16.inverter
| device Reg_32bit_22.Reg_1bit_16.nmos.1 390 260
n w[23] Reg_32bit_22.Reg_1bit_16.net_3 Reg_32bit_22.Reg_1bit_16.net_1 24 100
| device Reg_32bit_22.Reg_1bit_16.nmos.2 390 260
n w[23] Reg_32bit_22.Reg_1bit_16.net_3 Reg_32bit_22.Reg_1bit_16.net_1 24 100
| device Reg_32bit_22.Reg_1bit_16.nmos.3 390 260
n w[23] Reg_32bit_22.Reg_1bit_16.net_3 Reg_32bit_22.Reg_1bit_16.net_1 24 100
| device Reg_32bit_22.Reg_1bit_16.nmos.4 390 260
n w[23] Reg_32bit_22.Reg_1bit_16.net_3 Reg_32bit_22.Reg_1bit_16.net_1 24 100
| begin Reg_32bit_22.Reg_1bit_16.inverter_1 550 380
| device Reg_32bit_22.Reg_1bit_16.inverter_1.nmos.1 550 360
n Reg_32bit_22.Reg_1bit_16.net_1 gnd Reg_32bit_22.Reg_1bit_16.net_2 24 100
| device Reg_32bit_22.Reg_1bit_16.inverter_1.nmos.2 550 360
n Reg_32bit_22.Reg_1bit_16.net_1 gnd Reg_32bit_22.Reg_1bit_16.net_2 24 100
| device Reg_32bit_22.Reg_1bit_16.inverter_1.nmos.3 550 360
n Reg_32bit_22.Reg_1bit_16.net_1 gnd Reg_32bit_22.Reg_1bit_16.net_2 24 100
| device Reg_32bit_22.Reg_1bit_16.inverter_1.nmos.4 550 360
n Reg_32bit_22.Reg_1bit_16.net_1 gnd Reg_32bit_22.Reg_1bit_16.net_2 24 100
| device Reg_32bit_22.Reg_1bit_16.inverter_1.pmos.1 550 200
p Reg_32bit_22.Reg_1bit_16.net_1 vdd Reg_32bit_22.Reg_1bit_16.net_2 24 200
| device Reg_32bit_22.Reg_1bit_16.inverter_1.pmos.2 550 200
p Reg_32bit_22.Reg_1bit_16.net_1 vdd Reg_32bit_22.Reg_1bit_16.net_2 24 200
| device Reg_32bit_22.Reg_1bit_16.inverter_1.pmos.3 550 200
p Reg_32bit_22.Reg_1bit_16.net_1 vdd Reg_32bit_22.Reg_1bit_16.net_2 24 200
| device Reg_32bit_22.Reg_1bit_16.inverter_1.pmos.4 550 200
p Reg_32bit_22.Reg_1bit_16.net_1 vdd Reg_32bit_22.Reg_1bit_16.net_2 24 200
| end Reg_32bit_22.Reg_1bit_16.inverter_1
| begin Reg_32bit_22.Reg_1bit_16.inverter_2 290 260
| device Reg_32bit_22.Reg_1bit_16.inverter_2.nmos.1 550 360
n data[16] gnd Reg_32bit_22.Reg_1bit_16.net_3 24 100
| device Reg_32bit_22.Reg_1bit_16.inverter_2.nmos.2 550 360
n data[16] gnd Reg_32bit_22.Reg_1bit_16.net_3 24 100
| device Reg_32bit_22.Reg_1bit_16.inverter_2.nmos.3 550 360
n data[16] gnd Reg_32bit_22.Reg_1bit_16.net_3 24 100
| device Reg_32bit_22.Reg_1bit_16.inverter_2.nmos.4 550 360
n data[16] gnd Reg_32bit_22.Reg_1bit_16.net_3 24 100
| device Reg_32bit_22.Reg_1bit_16.inverter_2.pmos.1 550 200
p data[16] vdd Reg_32bit_22.Reg_1bit_16.net_3 24 200
| device Reg_32bit_22.Reg_1bit_16.inverter_2.pmos.2 550 200
p data[16] vdd Reg_32bit_22.Reg_1bit_16.net_3 24 200
| device Reg_32bit_22.Reg_1bit_16.inverter_2.pmos.3 550 200
p data[16] vdd Reg_32bit_22.Reg_1bit_16.net_3 24 200
| device Reg_32bit_22.Reg_1bit_16.inverter_2.pmos.4 550 200
p data[16] vdd Reg_32bit_22.Reg_1bit_16.net_3 24 200
| end Reg_32bit_22.Reg_1bit_16.inverter_2
| device Reg_32bit_22.Reg_1bit_16.nmos_1 730 230
n inR1[23] Reg_32bit_22.Reg_1bit_16.net_2 out1[16] 24 100
| device Reg_32bit_22.Reg_1bit_16.nmos_2 730 360
n inR2[23] Reg_32bit_22.Reg_1bit_16.net_2 out2[16] 24 100
| end Reg_32bit_22.Reg_1bit_16
| begin Reg_32bit_22.Reg_1bit_17 510 2330
| begin Reg_32bit_22.Reg_1bit_17.inverter 560 210
| device Reg_32bit_22.Reg_1bit_17.inverter.nmos 550 360
n Reg_32bit_22.Reg_1bit_17.net_2 gnd Reg_32bit_22.Reg_1bit_17.net_1 24 100
| device Reg_32bit_22.Reg_1bit_17.inverter.pmos 550 200
p Reg_32bit_22.Reg_1bit_17.net_2 vdd Reg_32bit_22.Reg_1bit_17.net_1 24 200
| end Reg_32bit_22.Reg_1bit_17.inverter
| device Reg_32bit_22.Reg_1bit_17.nmos.1 390 260
n w[23] Reg_32bit_22.Reg_1bit_17.net_3 Reg_32bit_22.Reg_1bit_17.net_1 24 100
| device Reg_32bit_22.Reg_1bit_17.nmos.2 390 260
n w[23] Reg_32bit_22.Reg_1bit_17.net_3 Reg_32bit_22.Reg_1bit_17.net_1 24 100
| device Reg_32bit_22.Reg_1bit_17.nmos.3 390 260
n w[23] Reg_32bit_22.Reg_1bit_17.net_3 Reg_32bit_22.Reg_1bit_17.net_1 24 100
| device Reg_32bit_22.Reg_1bit_17.nmos.4 390 260
n w[23] Reg_32bit_22.Reg_1bit_17.net_3 Reg_32bit_22.Reg_1bit_17.net_1 24 100
| begin Reg_32bit_22.Reg_1bit_17.inverter_1 550 380
| device Reg_32bit_22.Reg_1bit_17.inverter_1.nmos.1 550 360
n Reg_32bit_22.Reg_1bit_17.net_1 gnd Reg_32bit_22.Reg_1bit_17.net_2 24 100
| device Reg_32bit_22.Reg_1bit_17.inverter_1.nmos.2 550 360
n Reg_32bit_22.Reg_1bit_17.net_1 gnd Reg_32bit_22.Reg_1bit_17.net_2 24 100
| device Reg_32bit_22.Reg_1bit_17.inverter_1.nmos.3 550 360
n Reg_32bit_22.Reg_1bit_17.net_1 gnd Reg_32bit_22.Reg_1bit_17.net_2 24 100
| device Reg_32bit_22.Reg_1bit_17.inverter_1.nmos.4 550 360
n Reg_32bit_22.Reg_1bit_17.net_1 gnd Reg_32bit_22.Reg_1bit_17.net_2 24 100
| device Reg_32bit_22.Reg_1bit_17.inverter_1.pmos.1 550 200
p Reg_32bit_22.Reg_1bit_17.net_1 vdd Reg_32bit_22.Reg_1bit_17.net_2 24 200
| device Reg_32bit_22.Reg_1bit_17.inverter_1.pmos.2 550 200
p Reg_32bit_22.Reg_1bit_17.net_1 vdd Reg_32bit_22.Reg_1bit_17.net_2 24 200
| device Reg_32bit_22.Reg_1bit_17.inverter_1.pmos.3 550 200
p Reg_32bit_22.Reg_1bit_17.net_1 vdd Reg_32bit_22.Reg_1bit_17.net_2 24 200
| device Reg_32bit_22.Reg_1bit_17.inverter_1.pmos.4 550 200
p Reg_32bit_22.Reg_1bit_17.net_1 vdd Reg_32bit_22.Reg_1bit_17.net_2 24 200
| end Reg_32bit_22.Reg_1bit_17.inverter_1
| begin Reg_32bit_22.Reg_1bit_17.inverter_2 290 260
| device Reg_32bit_22.Reg_1bit_17.inverter_2.nmos.1 550 360
n data[17] gnd Reg_32bit_22.Reg_1bit_17.net_3 24 100
| device Reg_32bit_22.Reg_1bit_17.inverter_2.nmos.2 550 360
n data[17] gnd Reg_32bit_22.Reg_1bit_17.net_3 24 100
| device Reg_32bit_22.Reg_1bit_17.inverter_2.nmos.3 550 360
n data[17] gnd Reg_32bit_22.Reg_1bit_17.net_3 24 100
| device Reg_32bit_22.Reg_1bit_17.inverter_2.nmos.4 550 360
n data[17] gnd Reg_32bit_22.Reg_1bit_17.net_3 24 100
| device Reg_32bit_22.Reg_1bit_17.inverter_2.pmos.1 550 200
p data[17] vdd Reg_32bit_22.Reg_1bit_17.net_3 24 200
| device Reg_32bit_22.Reg_1bit_17.inverter_2.pmos.2 550 200
p data[17] vdd Reg_32bit_22.Reg_1bit_17.net_3 24 200
| device Reg_32bit_22.Reg_1bit_17.inverter_2.pmos.3 550 200
p data[17] vdd Reg_32bit_22.Reg_1bit_17.net_3 24 200
| device Reg_32bit_22.Reg_1bit_17.inverter_2.pmos.4 550 200
p data[17] vdd Reg_32bit_22.Reg_1bit_17.net_3 24 200
| end Reg_32bit_22.Reg_1bit_17.inverter_2
| device Reg_32bit_22.Reg_1bit_17.nmos_1 730 230
n inR1[23] Reg_32bit_22.Reg_1bit_17.net_2 out1[17] 24 100
| device Reg_32bit_22.Reg_1bit_17.nmos_2 730 360
n inR2[23] Reg_32bit_22.Reg_1bit_17.net_2 out2[17] 24 100
| end Reg_32bit_22.Reg_1bit_17
| begin Reg_32bit_22.Reg_1bit_18 510 2460
| begin Reg_32bit_22.Reg_1bit_18.inverter 560 210
| device Reg_32bit_22.Reg_1bit_18.inverter.nmos 550 360
n Reg_32bit_22.Reg_1bit_18.net_2 gnd Reg_32bit_22.Reg_1bit_18.net_1 24 100
| device Reg_32bit_22.Reg_1bit_18.inverter.pmos 550 200
p Reg_32bit_22.Reg_1bit_18.net_2 vdd Reg_32bit_22.Reg_1bit_18.net_1 24 200
| end Reg_32bit_22.Reg_1bit_18.inverter
| device Reg_32bit_22.Reg_1bit_18.nmos.1 390 260
n w[23] Reg_32bit_22.Reg_1bit_18.net_3 Reg_32bit_22.Reg_1bit_18.net_1 24 100
| device Reg_32bit_22.Reg_1bit_18.nmos.2 390 260
n w[23] Reg_32bit_22.Reg_1bit_18.net_3 Reg_32bit_22.Reg_1bit_18.net_1 24 100
| device Reg_32bit_22.Reg_1bit_18.nmos.3 390 260
n w[23] Reg_32bit_22.Reg_1bit_18.net_3 Reg_32bit_22.Reg_1bit_18.net_1 24 100
| device Reg_32bit_22.Reg_1bit_18.nmos.4 390 260
n w[23] Reg_32bit_22.Reg_1bit_18.net_3 Reg_32bit_22.Reg_1bit_18.net_1 24 100
| begin Reg_32bit_22.Reg_1bit_18.inverter_1 550 380
| device Reg_32bit_22.Reg_1bit_18.inverter_1.nmos.1 550 360
n Reg_32bit_22.Reg_1bit_18.net_1 gnd Reg_32bit_22.Reg_1bit_18.net_2 24 100
| device Reg_32bit_22.Reg_1bit_18.inverter_1.nmos.2 550 360
n Reg_32bit_22.Reg_1bit_18.net_1 gnd Reg_32bit_22.Reg_1bit_18.net_2 24 100
| device Reg_32bit_22.Reg_1bit_18.inverter_1.nmos.3 550 360
n Reg_32bit_22.Reg_1bit_18.net_1 gnd Reg_32bit_22.Reg_1bit_18.net_2 24 100
| device Reg_32bit_22.Reg_1bit_18.inverter_1.nmos.4 550 360
n Reg_32bit_22.Reg_1bit_18.net_1 gnd Reg_32bit_22.Reg_1bit_18.net_2 24 100
| device Reg_32bit_22.Reg_1bit_18.inverter_1.pmos.1 550 200
p Reg_32bit_22.Reg_1bit_18.net_1 vdd Reg_32bit_22.Reg_1bit_18.net_2 24 200
| device Reg_32bit_22.Reg_1bit_18.inverter_1.pmos.2 550 200
p Reg_32bit_22.Reg_1bit_18.net_1 vdd Reg_32bit_22.Reg_1bit_18.net_2 24 200
| device Reg_32bit_22.Reg_1bit_18.inverter_1.pmos.3 550 200
p Reg_32bit_22.Reg_1bit_18.net_1 vdd Reg_32bit_22.Reg_1bit_18.net_2 24 200
| device Reg_32bit_22.Reg_1bit_18.inverter_1.pmos.4 550 200
p Reg_32bit_22.Reg_1bit_18.net_1 vdd Reg_32bit_22.Reg_1bit_18.net_2 24 200
| end Reg_32bit_22.Reg_1bit_18.inverter_1
| begin Reg_32bit_22.Reg_1bit_18.inverter_2 290 260
| device Reg_32bit_22.Reg_1bit_18.inverter_2.nmos.1 550 360
n data[18] gnd Reg_32bit_22.Reg_1bit_18.net_3 24 100
| device Reg_32bit_22.Reg_1bit_18.inverter_2.nmos.2 550 360
n data[18] gnd Reg_32bit_22.Reg_1bit_18.net_3 24 100
| device Reg_32bit_22.Reg_1bit_18.inverter_2.nmos.3 550 360
n data[18] gnd Reg_32bit_22.Reg_1bit_18.net_3 24 100
| device Reg_32bit_22.Reg_1bit_18.inverter_2.nmos.4 550 360
n data[18] gnd Reg_32bit_22.Reg_1bit_18.net_3 24 100
| device Reg_32bit_22.Reg_1bit_18.inverter_2.pmos.1 550 200
p data[18] vdd Reg_32bit_22.Reg_1bit_18.net_3 24 200
| device Reg_32bit_22.Reg_1bit_18.inverter_2.pmos.2 550 200
p data[18] vdd Reg_32bit_22.Reg_1bit_18.net_3 24 200
| device Reg_32bit_22.Reg_1bit_18.inverter_2.pmos.3 550 200
p data[18] vdd Reg_32bit_22.Reg_1bit_18.net_3 24 200
| device Reg_32bit_22.Reg_1bit_18.inverter_2.pmos.4 550 200
p data[18] vdd Reg_32bit_22.Reg_1bit_18.net_3 24 200
| end Reg_32bit_22.Reg_1bit_18.inverter_2
| device Reg_32bit_22.Reg_1bit_18.nmos_1 730 230
n inR1[23] Reg_32bit_22.Reg_1bit_18.net_2 out1[18] 24 100
| device Reg_32bit_22.Reg_1bit_18.nmos_2 730 360
n inR2[23] Reg_32bit_22.Reg_1bit_18.net_2 out2[18] 24 100
| end Reg_32bit_22.Reg_1bit_18
| begin Reg_32bit_22.Reg_1bit_19 510 2590
| begin Reg_32bit_22.Reg_1bit_19.inverter 560 210
| device Reg_32bit_22.Reg_1bit_19.inverter.nmos 550 360
n Reg_32bit_22.Reg_1bit_19.net_2 gnd Reg_32bit_22.Reg_1bit_19.net_1 24 100
| device Reg_32bit_22.Reg_1bit_19.inverter.pmos 550 200
p Reg_32bit_22.Reg_1bit_19.net_2 vdd Reg_32bit_22.Reg_1bit_19.net_1 24 200
| end Reg_32bit_22.Reg_1bit_19.inverter
| device Reg_32bit_22.Reg_1bit_19.nmos.1 390 260
n w[23] Reg_32bit_22.Reg_1bit_19.net_3 Reg_32bit_22.Reg_1bit_19.net_1 24 100
| device Reg_32bit_22.Reg_1bit_19.nmos.2 390 260
n w[23] Reg_32bit_22.Reg_1bit_19.net_3 Reg_32bit_22.Reg_1bit_19.net_1 24 100
| device Reg_32bit_22.Reg_1bit_19.nmos.3 390 260
n w[23] Reg_32bit_22.Reg_1bit_19.net_3 Reg_32bit_22.Reg_1bit_19.net_1 24 100
| device Reg_32bit_22.Reg_1bit_19.nmos.4 390 260
n w[23] Reg_32bit_22.Reg_1bit_19.net_3 Reg_32bit_22.Reg_1bit_19.net_1 24 100
| begin Reg_32bit_22.Reg_1bit_19.inverter_1 550 380
| device Reg_32bit_22.Reg_1bit_19.inverter_1.nmos.1 550 360
n Reg_32bit_22.Reg_1bit_19.net_1 gnd Reg_32bit_22.Reg_1bit_19.net_2 24 100
| device Reg_32bit_22.Reg_1bit_19.inverter_1.nmos.2 550 360
n Reg_32bit_22.Reg_1bit_19.net_1 gnd Reg_32bit_22.Reg_1bit_19.net_2 24 100
| device Reg_32bit_22.Reg_1bit_19.inverter_1.nmos.3 550 360
n Reg_32bit_22.Reg_1bit_19.net_1 gnd Reg_32bit_22.Reg_1bit_19.net_2 24 100
| device Reg_32bit_22.Reg_1bit_19.inverter_1.nmos.4 550 360
n Reg_32bit_22.Reg_1bit_19.net_1 gnd Reg_32bit_22.Reg_1bit_19.net_2 24 100
| device Reg_32bit_22.Reg_1bit_19.inverter_1.pmos.1 550 200
p Reg_32bit_22.Reg_1bit_19.net_1 vdd Reg_32bit_22.Reg_1bit_19.net_2 24 200
| device Reg_32bit_22.Reg_1bit_19.inverter_1.pmos.2 550 200
p Reg_32bit_22.Reg_1bit_19.net_1 vdd Reg_32bit_22.Reg_1bit_19.net_2 24 200
| device Reg_32bit_22.Reg_1bit_19.inverter_1.pmos.3 550 200
p Reg_32bit_22.Reg_1bit_19.net_1 vdd Reg_32bit_22.Reg_1bit_19.net_2 24 200
| device Reg_32bit_22.Reg_1bit_19.inverter_1.pmos.4 550 200
p Reg_32bit_22.Reg_1bit_19.net_1 vdd Reg_32bit_22.Reg_1bit_19.net_2 24 200
| end Reg_32bit_22.Reg_1bit_19.inverter_1
| begin Reg_32bit_22.Reg_1bit_19.inverter_2 290 260
| device Reg_32bit_22.Reg_1bit_19.inverter_2.nmos.1 550 360
n data[19] gnd Reg_32bit_22.Reg_1bit_19.net_3 24 100
| device Reg_32bit_22.Reg_1bit_19.inverter_2.nmos.2 550 360
n data[19] gnd Reg_32bit_22.Reg_1bit_19.net_3 24 100
| device Reg_32bit_22.Reg_1bit_19.inverter_2.nmos.3 550 360
n data[19] gnd Reg_32bit_22.Reg_1bit_19.net_3 24 100
| device Reg_32bit_22.Reg_1bit_19.inverter_2.nmos.4 550 360
n data[19] gnd Reg_32bit_22.Reg_1bit_19.net_3 24 100
| device Reg_32bit_22.Reg_1bit_19.inverter_2.pmos.1 550 200
p data[19] vdd Reg_32bit_22.Reg_1bit_19.net_3 24 200
| device Reg_32bit_22.Reg_1bit_19.inverter_2.pmos.2 550 200
p data[19] vdd Reg_32bit_22.Reg_1bit_19.net_3 24 200
| device Reg_32bit_22.Reg_1bit_19.inverter_2.pmos.3 550 200
p data[19] vdd Reg_32bit_22.Reg_1bit_19.net_3 24 200
| device Reg_32bit_22.Reg_1bit_19.inverter_2.pmos.4 550 200
p data[19] vdd Reg_32bit_22.Reg_1bit_19.net_3 24 200
| end Reg_32bit_22.Reg_1bit_19.inverter_2
| device Reg_32bit_22.Reg_1bit_19.nmos_1 730 230
n inR1[23] Reg_32bit_22.Reg_1bit_19.net_2 out1[19] 24 100
| device Reg_32bit_22.Reg_1bit_19.nmos_2 730 360
n inR2[23] Reg_32bit_22.Reg_1bit_19.net_2 out2[19] 24 100
| end Reg_32bit_22.Reg_1bit_19
| begin Reg_32bit_22.Reg_1bit_20 510 2720
| begin Reg_32bit_22.Reg_1bit_20.inverter 560 210
| device Reg_32bit_22.Reg_1bit_20.inverter.nmos 550 360
n Reg_32bit_22.Reg_1bit_20.net_2 gnd Reg_32bit_22.Reg_1bit_20.net_1 24 100
| device Reg_32bit_22.Reg_1bit_20.inverter.pmos 550 200
p Reg_32bit_22.Reg_1bit_20.net_2 vdd Reg_32bit_22.Reg_1bit_20.net_1 24 200
| end Reg_32bit_22.Reg_1bit_20.inverter
| device Reg_32bit_22.Reg_1bit_20.nmos.1 390 260
n w[23] Reg_32bit_22.Reg_1bit_20.net_3 Reg_32bit_22.Reg_1bit_20.net_1 24 100
| device Reg_32bit_22.Reg_1bit_20.nmos.2 390 260
n w[23] Reg_32bit_22.Reg_1bit_20.net_3 Reg_32bit_22.Reg_1bit_20.net_1 24 100
| device Reg_32bit_22.Reg_1bit_20.nmos.3 390 260
n w[23] Reg_32bit_22.Reg_1bit_20.net_3 Reg_32bit_22.Reg_1bit_20.net_1 24 100
| device Reg_32bit_22.Reg_1bit_20.nmos.4 390 260
n w[23] Reg_32bit_22.Reg_1bit_20.net_3 Reg_32bit_22.Reg_1bit_20.net_1 24 100
| begin Reg_32bit_22.Reg_1bit_20.inverter_1 550 380
| device Reg_32bit_22.Reg_1bit_20.inverter_1.nmos.1 550 360
n Reg_32bit_22.Reg_1bit_20.net_1 gnd Reg_32bit_22.Reg_1bit_20.net_2 24 100
| device Reg_32bit_22.Reg_1bit_20.inverter_1.nmos.2 550 360
n Reg_32bit_22.Reg_1bit_20.net_1 gnd Reg_32bit_22.Reg_1bit_20.net_2 24 100
| device Reg_32bit_22.Reg_1bit_20.inverter_1.nmos.3 550 360
n Reg_32bit_22.Reg_1bit_20.net_1 gnd Reg_32bit_22.Reg_1bit_20.net_2 24 100
| device Reg_32bit_22.Reg_1bit_20.inverter_1.nmos.4 550 360
n Reg_32bit_22.Reg_1bit_20.net_1 gnd Reg_32bit_22.Reg_1bit_20.net_2 24 100
| device Reg_32bit_22.Reg_1bit_20.inverter_1.pmos.1 550 200
p Reg_32bit_22.Reg_1bit_20.net_1 vdd Reg_32bit_22.Reg_1bit_20.net_2 24 200
| device Reg_32bit_22.Reg_1bit_20.inverter_1.pmos.2 550 200
p Reg_32bit_22.Reg_1bit_20.net_1 vdd Reg_32bit_22.Reg_1bit_20.net_2 24 200
| device Reg_32bit_22.Reg_1bit_20.inverter_1.pmos.3 550 200
p Reg_32bit_22.Reg_1bit_20.net_1 vdd Reg_32bit_22.Reg_1bit_20.net_2 24 200
| device Reg_32bit_22.Reg_1bit_20.inverter_1.pmos.4 550 200
p Reg_32bit_22.Reg_1bit_20.net_1 vdd Reg_32bit_22.Reg_1bit_20.net_2 24 200
| end Reg_32bit_22.Reg_1bit_20.inverter_1
| begin Reg_32bit_22.Reg_1bit_20.inverter_2 290 260
| device Reg_32bit_22.Reg_1bit_20.inverter_2.nmos.1 550 360
n data[20] gnd Reg_32bit_22.Reg_1bit_20.net_3 24 100
| device Reg_32bit_22.Reg_1bit_20.inverter_2.nmos.2 550 360
n data[20] gnd Reg_32bit_22.Reg_1bit_20.net_3 24 100
| device Reg_32bit_22.Reg_1bit_20.inverter_2.nmos.3 550 360
n data[20] gnd Reg_32bit_22.Reg_1bit_20.net_3 24 100
| device Reg_32bit_22.Reg_1bit_20.inverter_2.nmos.4 550 360
n data[20] gnd Reg_32bit_22.Reg_1bit_20.net_3 24 100
| device Reg_32bit_22.Reg_1bit_20.inverter_2.pmos.1 550 200
p data[20] vdd Reg_32bit_22.Reg_1bit_20.net_3 24 200
| device Reg_32bit_22.Reg_1bit_20.inverter_2.pmos.2 550 200
p data[20] vdd Reg_32bit_22.Reg_1bit_20.net_3 24 200
| device Reg_32bit_22.Reg_1bit_20.inverter_2.pmos.3 550 200
p data[20] vdd Reg_32bit_22.Reg_1bit_20.net_3 24 200
| device Reg_32bit_22.Reg_1bit_20.inverter_2.pmos.4 550 200
p data[20] vdd Reg_32bit_22.Reg_1bit_20.net_3 24 200
| end Reg_32bit_22.Reg_1bit_20.inverter_2
| device Reg_32bit_22.Reg_1bit_20.nmos_1 730 230
n inR1[23] Reg_32bit_22.Reg_1bit_20.net_2 out1[20] 24 100
| device Reg_32bit_22.Reg_1bit_20.nmos_2 730 360
n inR2[23] Reg_32bit_22.Reg_1bit_20.net_2 out2[20] 24 100
| end Reg_32bit_22.Reg_1bit_20
| begin Reg_32bit_22.Reg_1bit_21 510 2850
| begin Reg_32bit_22.Reg_1bit_21.inverter 560 210
| device Reg_32bit_22.Reg_1bit_21.inverter.nmos 550 360
n Reg_32bit_22.Reg_1bit_21.net_2 gnd Reg_32bit_22.Reg_1bit_21.net_1 24 100
| device Reg_32bit_22.Reg_1bit_21.inverter.pmos 550 200
p Reg_32bit_22.Reg_1bit_21.net_2 vdd Reg_32bit_22.Reg_1bit_21.net_1 24 200
| end Reg_32bit_22.Reg_1bit_21.inverter
| device Reg_32bit_22.Reg_1bit_21.nmos.1 390 260
n w[23] Reg_32bit_22.Reg_1bit_21.net_3 Reg_32bit_22.Reg_1bit_21.net_1 24 100
| device Reg_32bit_22.Reg_1bit_21.nmos.2 390 260
n w[23] Reg_32bit_22.Reg_1bit_21.net_3 Reg_32bit_22.Reg_1bit_21.net_1 24 100
| device Reg_32bit_22.Reg_1bit_21.nmos.3 390 260
n w[23] Reg_32bit_22.Reg_1bit_21.net_3 Reg_32bit_22.Reg_1bit_21.net_1 24 100
| device Reg_32bit_22.Reg_1bit_21.nmos.4 390 260
n w[23] Reg_32bit_22.Reg_1bit_21.net_3 Reg_32bit_22.Reg_1bit_21.net_1 24 100
| begin Reg_32bit_22.Reg_1bit_21.inverter_1 550 380
| device Reg_32bit_22.Reg_1bit_21.inverter_1.nmos.1 550 360
n Reg_32bit_22.Reg_1bit_21.net_1 gnd Reg_32bit_22.Reg_1bit_21.net_2 24 100
| device Reg_32bit_22.Reg_1bit_21.inverter_1.nmos.2 550 360
n Reg_32bit_22.Reg_1bit_21.net_1 gnd Reg_32bit_22.Reg_1bit_21.net_2 24 100
| device Reg_32bit_22.Reg_1bit_21.inverter_1.nmos.3 550 360
n Reg_32bit_22.Reg_1bit_21.net_1 gnd Reg_32bit_22.Reg_1bit_21.net_2 24 100
| device Reg_32bit_22.Reg_1bit_21.inverter_1.nmos.4 550 360
n Reg_32bit_22.Reg_1bit_21.net_1 gnd Reg_32bit_22.Reg_1bit_21.net_2 24 100
| device Reg_32bit_22.Reg_1bit_21.inverter_1.pmos.1 550 200
p Reg_32bit_22.Reg_1bit_21.net_1 vdd Reg_32bit_22.Reg_1bit_21.net_2 24 200
| device Reg_32bit_22.Reg_1bit_21.inverter_1.pmos.2 550 200
p Reg_32bit_22.Reg_1bit_21.net_1 vdd Reg_32bit_22.Reg_1bit_21.net_2 24 200
| device Reg_32bit_22.Reg_1bit_21.inverter_1.pmos.3 550 200
p Reg_32bit_22.Reg_1bit_21.net_1 vdd Reg_32bit_22.Reg_1bit_21.net_2 24 200
| device Reg_32bit_22.Reg_1bit_21.inverter_1.pmos.4 550 200
p Reg_32bit_22.Reg_1bit_21.net_1 vdd Reg_32bit_22.Reg_1bit_21.net_2 24 200
| end Reg_32bit_22.Reg_1bit_21.inverter_1
| begin Reg_32bit_22.Reg_1bit_21.inverter_2 290 260
| device Reg_32bit_22.Reg_1bit_21.inverter_2.nmos.1 550 360
n data[21] gnd Reg_32bit_22.Reg_1bit_21.net_3 24 100
| device Reg_32bit_22.Reg_1bit_21.inverter_2.nmos.2 550 360
n data[21] gnd Reg_32bit_22.Reg_1bit_21.net_3 24 100
| device Reg_32bit_22.Reg_1bit_21.inverter_2.nmos.3 550 360
n data[21] gnd Reg_32bit_22.Reg_1bit_21.net_3 24 100
| device Reg_32bit_22.Reg_1bit_21.inverter_2.nmos.4 550 360
n data[21] gnd Reg_32bit_22.Reg_1bit_21.net_3 24 100
| device Reg_32bit_22.Reg_1bit_21.inverter_2.pmos.1 550 200
p data[21] vdd Reg_32bit_22.Reg_1bit_21.net_3 24 200
| device Reg_32bit_22.Reg_1bit_21.inverter_2.pmos.2 550 200
p data[21] vdd Reg_32bit_22.Reg_1bit_21.net_3 24 200
| device Reg_32bit_22.Reg_1bit_21.inverter_2.pmos.3 550 200
p data[21] vdd Reg_32bit_22.Reg_1bit_21.net_3 24 200
| device Reg_32bit_22.Reg_1bit_21.inverter_2.pmos.4 550 200
p data[21] vdd Reg_32bit_22.Reg_1bit_21.net_3 24 200
| end Reg_32bit_22.Reg_1bit_21.inverter_2
| device Reg_32bit_22.Reg_1bit_21.nmos_1 730 230
n inR1[23] Reg_32bit_22.Reg_1bit_21.net_2 out1[21] 24 100
| device Reg_32bit_22.Reg_1bit_21.nmos_2 730 360
n inR2[23] Reg_32bit_22.Reg_1bit_21.net_2 out2[21] 24 100
| end Reg_32bit_22.Reg_1bit_21
| begin Reg_32bit_22.Reg_1bit_22 510 2980
| begin Reg_32bit_22.Reg_1bit_22.inverter 560 210
| device Reg_32bit_22.Reg_1bit_22.inverter.nmos 550 360
n Reg_32bit_22.Reg_1bit_22.net_2 gnd Reg_32bit_22.Reg_1bit_22.net_1 24 100
| device Reg_32bit_22.Reg_1bit_22.inverter.pmos 550 200
p Reg_32bit_22.Reg_1bit_22.net_2 vdd Reg_32bit_22.Reg_1bit_22.net_1 24 200
| end Reg_32bit_22.Reg_1bit_22.inverter
| device Reg_32bit_22.Reg_1bit_22.nmos.1 390 260
n w[23] Reg_32bit_22.Reg_1bit_22.net_3 Reg_32bit_22.Reg_1bit_22.net_1 24 100
| device Reg_32bit_22.Reg_1bit_22.nmos.2 390 260
n w[23] Reg_32bit_22.Reg_1bit_22.net_3 Reg_32bit_22.Reg_1bit_22.net_1 24 100
| device Reg_32bit_22.Reg_1bit_22.nmos.3 390 260
n w[23] Reg_32bit_22.Reg_1bit_22.net_3 Reg_32bit_22.Reg_1bit_22.net_1 24 100
| device Reg_32bit_22.Reg_1bit_22.nmos.4 390 260
n w[23] Reg_32bit_22.Reg_1bit_22.net_3 Reg_32bit_22.Reg_1bit_22.net_1 24 100
| begin Reg_32bit_22.Reg_1bit_22.inverter_1 550 380
| device Reg_32bit_22.Reg_1bit_22.inverter_1.nmos.1 550 360
n Reg_32bit_22.Reg_1bit_22.net_1 gnd Reg_32bit_22.Reg_1bit_22.net_2 24 100
| device Reg_32bit_22.Reg_1bit_22.inverter_1.nmos.2 550 360
n Reg_32bit_22.Reg_1bit_22.net_1 gnd Reg_32bit_22.Reg_1bit_22.net_2 24 100
| device Reg_32bit_22.Reg_1bit_22.inverter_1.nmos.3 550 360
n Reg_32bit_22.Reg_1bit_22.net_1 gnd Reg_32bit_22.Reg_1bit_22.net_2 24 100
| device Reg_32bit_22.Reg_1bit_22.inverter_1.nmos.4 550 360
n Reg_32bit_22.Reg_1bit_22.net_1 gnd Reg_32bit_22.Reg_1bit_22.net_2 24 100
| device Reg_32bit_22.Reg_1bit_22.inverter_1.pmos.1 550 200
p Reg_32bit_22.Reg_1bit_22.net_1 vdd Reg_32bit_22.Reg_1bit_22.net_2 24 200
| device Reg_32bit_22.Reg_1bit_22.inverter_1.pmos.2 550 200
p Reg_32bit_22.Reg_1bit_22.net_1 vdd Reg_32bit_22.Reg_1bit_22.net_2 24 200
| device Reg_32bit_22.Reg_1bit_22.inverter_1.pmos.3 550 200
p Reg_32bit_22.Reg_1bit_22.net_1 vdd Reg_32bit_22.Reg_1bit_22.net_2 24 200
| device Reg_32bit_22.Reg_1bit_22.inverter_1.pmos.4 550 200
p Reg_32bit_22.Reg_1bit_22.net_1 vdd Reg_32bit_22.Reg_1bit_22.net_2 24 200
| end Reg_32bit_22.Reg_1bit_22.inverter_1
| begin Reg_32bit_22.Reg_1bit_22.inverter_2 290 260
| device Reg_32bit_22.Reg_1bit_22.inverter_2.nmos.1 550 360
n data[22] gnd Reg_32bit_22.Reg_1bit_22.net_3 24 100
| device Reg_32bit_22.Reg_1bit_22.inverter_2.nmos.2 550 360
n data[22] gnd Reg_32bit_22.Reg_1bit_22.net_3 24 100
| device Reg_32bit_22.Reg_1bit_22.inverter_2.nmos.3 550 360
n data[22] gnd Reg_32bit_22.Reg_1bit_22.net_3 24 100
| device Reg_32bit_22.Reg_1bit_22.inverter_2.nmos.4 550 360
n data[22] gnd Reg_32bit_22.Reg_1bit_22.net_3 24 100
| device Reg_32bit_22.Reg_1bit_22.inverter_2.pmos.1 550 200
p data[22] vdd Reg_32bit_22.Reg_1bit_22.net_3 24 200
| device Reg_32bit_22.Reg_1bit_22.inverter_2.pmos.2 550 200
p data[22] vdd Reg_32bit_22.Reg_1bit_22.net_3 24 200
| device Reg_32bit_22.Reg_1bit_22.inverter_2.pmos.3 550 200
p data[22] vdd Reg_32bit_22.Reg_1bit_22.net_3 24 200
| device Reg_32bit_22.Reg_1bit_22.inverter_2.pmos.4 550 200
p data[22] vdd Reg_32bit_22.Reg_1bit_22.net_3 24 200
| end Reg_32bit_22.Reg_1bit_22.inverter_2
| device Reg_32bit_22.Reg_1bit_22.nmos_1 730 230
n inR1[23] Reg_32bit_22.Reg_1bit_22.net_2 out1[22] 24 100
| device Reg_32bit_22.Reg_1bit_22.nmos_2 730 360
n inR2[23] Reg_32bit_22.Reg_1bit_22.net_2 out2[22] 24 100
| end Reg_32bit_22.Reg_1bit_22
| begin Reg_32bit_22.Reg_1bit_23 510 3110
| begin Reg_32bit_22.Reg_1bit_23.inverter 560 210
| device Reg_32bit_22.Reg_1bit_23.inverter.nmos 550 360
n Reg_32bit_22.Reg_1bit_23.net_2 gnd Reg_32bit_22.Reg_1bit_23.net_1 24 100
| device Reg_32bit_22.Reg_1bit_23.inverter.pmos 550 200
p Reg_32bit_22.Reg_1bit_23.net_2 vdd Reg_32bit_22.Reg_1bit_23.net_1 24 200
| end Reg_32bit_22.Reg_1bit_23.inverter
| device Reg_32bit_22.Reg_1bit_23.nmos.1 390 260
n w[23] Reg_32bit_22.Reg_1bit_23.net_3 Reg_32bit_22.Reg_1bit_23.net_1 24 100
| device Reg_32bit_22.Reg_1bit_23.nmos.2 390 260
n w[23] Reg_32bit_22.Reg_1bit_23.net_3 Reg_32bit_22.Reg_1bit_23.net_1 24 100
| device Reg_32bit_22.Reg_1bit_23.nmos.3 390 260
n w[23] Reg_32bit_22.Reg_1bit_23.net_3 Reg_32bit_22.Reg_1bit_23.net_1 24 100
| device Reg_32bit_22.Reg_1bit_23.nmos.4 390 260
n w[23] Reg_32bit_22.Reg_1bit_23.net_3 Reg_32bit_22.Reg_1bit_23.net_1 24 100
| begin Reg_32bit_22.Reg_1bit_23.inverter_1 550 380
| device Reg_32bit_22.Reg_1bit_23.inverter_1.nmos.1 550 360
n Reg_32bit_22.Reg_1bit_23.net_1 gnd Reg_32bit_22.Reg_1bit_23.net_2 24 100
| device Reg_32bit_22.Reg_1bit_23.inverter_1.nmos.2 550 360
n Reg_32bit_22.Reg_1bit_23.net_1 gnd Reg_32bit_22.Reg_1bit_23.net_2 24 100
| device Reg_32bit_22.Reg_1bit_23.inverter_1.nmos.3 550 360
n Reg_32bit_22.Reg_1bit_23.net_1 gnd Reg_32bit_22.Reg_1bit_23.net_2 24 100
| device Reg_32bit_22.Reg_1bit_23.inverter_1.nmos.4 550 360
n Reg_32bit_22.Reg_1bit_23.net_1 gnd Reg_32bit_22.Reg_1bit_23.net_2 24 100
| device Reg_32bit_22.Reg_1bit_23.inverter_1.pmos.1 550 200
p Reg_32bit_22.Reg_1bit_23.net_1 vdd Reg_32bit_22.Reg_1bit_23.net_2 24 200
| device Reg_32bit_22.Reg_1bit_23.inverter_1.pmos.2 550 200
p Reg_32bit_22.Reg_1bit_23.net_1 vdd Reg_32bit_22.Reg_1bit_23.net_2 24 200
| device Reg_32bit_22.Reg_1bit_23.inverter_1.pmos.3 550 200
p Reg_32bit_22.Reg_1bit_23.net_1 vdd Reg_32bit_22.Reg_1bit_23.net_2 24 200
| device Reg_32bit_22.Reg_1bit_23.inverter_1.pmos.4 550 200
p Reg_32bit_22.Reg_1bit_23.net_1 vdd Reg_32bit_22.Reg_1bit_23.net_2 24 200
| end Reg_32bit_22.Reg_1bit_23.inverter_1
| begin Reg_32bit_22.Reg_1bit_23.inverter_2 290 260
| device Reg_32bit_22.Reg_1bit_23.inverter_2.nmos.1 550 360
n data[23] gnd Reg_32bit_22.Reg_1bit_23.net_3 24 100
| device Reg_32bit_22.Reg_1bit_23.inverter_2.nmos.2 550 360
n data[23] gnd Reg_32bit_22.Reg_1bit_23.net_3 24 100
| device Reg_32bit_22.Reg_1bit_23.inverter_2.nmos.3 550 360
n data[23] gnd Reg_32bit_22.Reg_1bit_23.net_3 24 100
| device Reg_32bit_22.Reg_1bit_23.inverter_2.nmos.4 550 360
n data[23] gnd Reg_32bit_22.Reg_1bit_23.net_3 24 100
| device Reg_32bit_22.Reg_1bit_23.inverter_2.pmos.1 550 200
p data[23] vdd Reg_32bit_22.Reg_1bit_23.net_3 24 200
| device Reg_32bit_22.Reg_1bit_23.inverter_2.pmos.2 550 200
p data[23] vdd Reg_32bit_22.Reg_1bit_23.net_3 24 200
| device Reg_32bit_22.Reg_1bit_23.inverter_2.pmos.3 550 200
p data[23] vdd Reg_32bit_22.Reg_1bit_23.net_3 24 200
| device Reg_32bit_22.Reg_1bit_23.inverter_2.pmos.4 550 200
p data[23] vdd Reg_32bit_22.Reg_1bit_23.net_3 24 200
| end Reg_32bit_22.Reg_1bit_23.inverter_2
| device Reg_32bit_22.Reg_1bit_23.nmos_1 730 230
n inR1[23] Reg_32bit_22.Reg_1bit_23.net_2 out1[23] 24 100
| device Reg_32bit_22.Reg_1bit_23.nmos_2 730 360
n inR2[23] Reg_32bit_22.Reg_1bit_23.net_2 out2[23] 24 100
| end Reg_32bit_22.Reg_1bit_23
| begin Reg_32bit_22.Reg_1bit_24 510 3250
| begin Reg_32bit_22.Reg_1bit_24.inverter 560 210
| device Reg_32bit_22.Reg_1bit_24.inverter.nmos 550 360
n Reg_32bit_22.Reg_1bit_24.net_2 gnd Reg_32bit_22.Reg_1bit_24.net_1 24 100
| device Reg_32bit_22.Reg_1bit_24.inverter.pmos 550 200
p Reg_32bit_22.Reg_1bit_24.net_2 vdd Reg_32bit_22.Reg_1bit_24.net_1 24 200
| end Reg_32bit_22.Reg_1bit_24.inverter
| device Reg_32bit_22.Reg_1bit_24.nmos.1 390 260
n w[23] Reg_32bit_22.Reg_1bit_24.net_3 Reg_32bit_22.Reg_1bit_24.net_1 24 100
| device Reg_32bit_22.Reg_1bit_24.nmos.2 390 260
n w[23] Reg_32bit_22.Reg_1bit_24.net_3 Reg_32bit_22.Reg_1bit_24.net_1 24 100
| device Reg_32bit_22.Reg_1bit_24.nmos.3 390 260
n w[23] Reg_32bit_22.Reg_1bit_24.net_3 Reg_32bit_22.Reg_1bit_24.net_1 24 100
| device Reg_32bit_22.Reg_1bit_24.nmos.4 390 260
n w[23] Reg_32bit_22.Reg_1bit_24.net_3 Reg_32bit_22.Reg_1bit_24.net_1 24 100
| begin Reg_32bit_22.Reg_1bit_24.inverter_1 550 380
| device Reg_32bit_22.Reg_1bit_24.inverter_1.nmos.1 550 360
n Reg_32bit_22.Reg_1bit_24.net_1 gnd Reg_32bit_22.Reg_1bit_24.net_2 24 100
| device Reg_32bit_22.Reg_1bit_24.inverter_1.nmos.2 550 360
n Reg_32bit_22.Reg_1bit_24.net_1 gnd Reg_32bit_22.Reg_1bit_24.net_2 24 100
| device Reg_32bit_22.Reg_1bit_24.inverter_1.nmos.3 550 360
n Reg_32bit_22.Reg_1bit_24.net_1 gnd Reg_32bit_22.Reg_1bit_24.net_2 24 100
| device Reg_32bit_22.Reg_1bit_24.inverter_1.nmos.4 550 360
n Reg_32bit_22.Reg_1bit_24.net_1 gnd Reg_32bit_22.Reg_1bit_24.net_2 24 100
| device Reg_32bit_22.Reg_1bit_24.inverter_1.pmos.1 550 200
p Reg_32bit_22.Reg_1bit_24.net_1 vdd Reg_32bit_22.Reg_1bit_24.net_2 24 200
| device Reg_32bit_22.Reg_1bit_24.inverter_1.pmos.2 550 200
p Reg_32bit_22.Reg_1bit_24.net_1 vdd Reg_32bit_22.Reg_1bit_24.net_2 24 200
| device Reg_32bit_22.Reg_1bit_24.inverter_1.pmos.3 550 200
p Reg_32bit_22.Reg_1bit_24.net_1 vdd Reg_32bit_22.Reg_1bit_24.net_2 24 200
| device Reg_32bit_22.Reg_1bit_24.inverter_1.pmos.4 550 200
p Reg_32bit_22.Reg_1bit_24.net_1 vdd Reg_32bit_22.Reg_1bit_24.net_2 24 200
| end Reg_32bit_22.Reg_1bit_24.inverter_1
| begin Reg_32bit_22.Reg_1bit_24.inverter_2 290 260
| device Reg_32bit_22.Reg_1bit_24.inverter_2.nmos.1 550 360
n data[24] gnd Reg_32bit_22.Reg_1bit_24.net_3 24 100
| device Reg_32bit_22.Reg_1bit_24.inverter_2.nmos.2 550 360
n data[24] gnd Reg_32bit_22.Reg_1bit_24.net_3 24 100
| device Reg_32bit_22.Reg_1bit_24.inverter_2.nmos.3 550 360
n data[24] gnd Reg_32bit_22.Reg_1bit_24.net_3 24 100
| device Reg_32bit_22.Reg_1bit_24.inverter_2.nmos.4 550 360
n data[24] gnd Reg_32bit_22.Reg_1bit_24.net_3 24 100
| device Reg_32bit_22.Reg_1bit_24.inverter_2.pmos.1 550 200
p data[24] vdd Reg_32bit_22.Reg_1bit_24.net_3 24 200
| device Reg_32bit_22.Reg_1bit_24.inverter_2.pmos.2 550 200
p data[24] vdd Reg_32bit_22.Reg_1bit_24.net_3 24 200
| device Reg_32bit_22.Reg_1bit_24.inverter_2.pmos.3 550 200
p data[24] vdd Reg_32bit_22.Reg_1bit_24.net_3 24 200
| device Reg_32bit_22.Reg_1bit_24.inverter_2.pmos.4 550 200
p data[24] vdd Reg_32bit_22.Reg_1bit_24.net_3 24 200
| end Reg_32bit_22.Reg_1bit_24.inverter_2
| device Reg_32bit_22.Reg_1bit_24.nmos_1 730 230
n inR1[23] Reg_32bit_22.Reg_1bit_24.net_2 out1[24] 24 100
| device Reg_32bit_22.Reg_1bit_24.nmos_2 730 360
n inR2[23] Reg_32bit_22.Reg_1bit_24.net_2 out2[24] 24 100
| end Reg_32bit_22.Reg_1bit_24
| begin Reg_32bit_22.Reg_1bit_25 510 3380
| begin Reg_32bit_22.Reg_1bit_25.inverter 560 210
| device Reg_32bit_22.Reg_1bit_25.inverter.nmos 550 360
n Reg_32bit_22.Reg_1bit_25.net_2 gnd Reg_32bit_22.Reg_1bit_25.net_1 24 100
| device Reg_32bit_22.Reg_1bit_25.inverter.pmos 550 200
p Reg_32bit_22.Reg_1bit_25.net_2 vdd Reg_32bit_22.Reg_1bit_25.net_1 24 200
| end Reg_32bit_22.Reg_1bit_25.inverter
| device Reg_32bit_22.Reg_1bit_25.nmos.1 390 260
n w[23] Reg_32bit_22.Reg_1bit_25.net_3 Reg_32bit_22.Reg_1bit_25.net_1 24 100
| device Reg_32bit_22.Reg_1bit_25.nmos.2 390 260
n w[23] Reg_32bit_22.Reg_1bit_25.net_3 Reg_32bit_22.Reg_1bit_25.net_1 24 100
| device Reg_32bit_22.Reg_1bit_25.nmos.3 390 260
n w[23] Reg_32bit_22.Reg_1bit_25.net_3 Reg_32bit_22.Reg_1bit_25.net_1 24 100
| device Reg_32bit_22.Reg_1bit_25.nmos.4 390 260
n w[23] Reg_32bit_22.Reg_1bit_25.net_3 Reg_32bit_22.Reg_1bit_25.net_1 24 100
| begin Reg_32bit_22.Reg_1bit_25.inverter_1 550 380
| device Reg_32bit_22.Reg_1bit_25.inverter_1.nmos.1 550 360
n Reg_32bit_22.Reg_1bit_25.net_1 gnd Reg_32bit_22.Reg_1bit_25.net_2 24 100
| device Reg_32bit_22.Reg_1bit_25.inverter_1.nmos.2 550 360
n Reg_32bit_22.Reg_1bit_25.net_1 gnd Reg_32bit_22.Reg_1bit_25.net_2 24 100
| device Reg_32bit_22.Reg_1bit_25.inverter_1.nmos.3 550 360
n Reg_32bit_22.Reg_1bit_25.net_1 gnd Reg_32bit_22.Reg_1bit_25.net_2 24 100
| device Reg_32bit_22.Reg_1bit_25.inverter_1.nmos.4 550 360
n Reg_32bit_22.Reg_1bit_25.net_1 gnd Reg_32bit_22.Reg_1bit_25.net_2 24 100
| device Reg_32bit_22.Reg_1bit_25.inverter_1.pmos.1 550 200
p Reg_32bit_22.Reg_1bit_25.net_1 vdd Reg_32bit_22.Reg_1bit_25.net_2 24 200
| device Reg_32bit_22.Reg_1bit_25.inverter_1.pmos.2 550 200
p Reg_32bit_22.Reg_1bit_25.net_1 vdd Reg_32bit_22.Reg_1bit_25.net_2 24 200
| device Reg_32bit_22.Reg_1bit_25.inverter_1.pmos.3 550 200
p Reg_32bit_22.Reg_1bit_25.net_1 vdd Reg_32bit_22.Reg_1bit_25.net_2 24 200
| device Reg_32bit_22.Reg_1bit_25.inverter_1.pmos.4 550 200
p Reg_32bit_22.Reg_1bit_25.net_1 vdd Reg_32bit_22.Reg_1bit_25.net_2 24 200
| end Reg_32bit_22.Reg_1bit_25.inverter_1
| begin Reg_32bit_22.Reg_1bit_25.inverter_2 290 260
| device Reg_32bit_22.Reg_1bit_25.inverter_2.nmos.1 550 360
n data[25] gnd Reg_32bit_22.Reg_1bit_25.net_3 24 100
| device Reg_32bit_22.Reg_1bit_25.inverter_2.nmos.2 550 360
n data[25] gnd Reg_32bit_22.Reg_1bit_25.net_3 24 100
| device Reg_32bit_22.Reg_1bit_25.inverter_2.nmos.3 550 360
n data[25] gnd Reg_32bit_22.Reg_1bit_25.net_3 24 100
| device Reg_32bit_22.Reg_1bit_25.inverter_2.nmos.4 550 360
n data[25] gnd Reg_32bit_22.Reg_1bit_25.net_3 24 100
| device Reg_32bit_22.Reg_1bit_25.inverter_2.pmos.1 550 200
p data[25] vdd Reg_32bit_22.Reg_1bit_25.net_3 24 200
| device Reg_32bit_22.Reg_1bit_25.inverter_2.pmos.2 550 200
p data[25] vdd Reg_32bit_22.Reg_1bit_25.net_3 24 200
| device Reg_32bit_22.Reg_1bit_25.inverter_2.pmos.3 550 200
p data[25] vdd Reg_32bit_22.Reg_1bit_25.net_3 24 200
| device Reg_32bit_22.Reg_1bit_25.inverter_2.pmos.4 550 200
p data[25] vdd Reg_32bit_22.Reg_1bit_25.net_3 24 200
| end Reg_32bit_22.Reg_1bit_25.inverter_2
| device Reg_32bit_22.Reg_1bit_25.nmos_1 730 230
n inR1[23] Reg_32bit_22.Reg_1bit_25.net_2 out1[25] 24 100
| device Reg_32bit_22.Reg_1bit_25.nmos_2 730 360
n inR2[23] Reg_32bit_22.Reg_1bit_25.net_2 out2[25] 24 100
| end Reg_32bit_22.Reg_1bit_25
| begin Reg_32bit_22.Reg_1bit_26 510 3510
| begin Reg_32bit_22.Reg_1bit_26.inverter 560 210
| device Reg_32bit_22.Reg_1bit_26.inverter.nmos 550 360
n Reg_32bit_22.Reg_1bit_26.net_2 gnd Reg_32bit_22.Reg_1bit_26.net_1 24 100
| device Reg_32bit_22.Reg_1bit_26.inverter.pmos 550 200
p Reg_32bit_22.Reg_1bit_26.net_2 vdd Reg_32bit_22.Reg_1bit_26.net_1 24 200
| end Reg_32bit_22.Reg_1bit_26.inverter
| device Reg_32bit_22.Reg_1bit_26.nmos.1 390 260
n w[23] Reg_32bit_22.Reg_1bit_26.net_3 Reg_32bit_22.Reg_1bit_26.net_1 24 100
| device Reg_32bit_22.Reg_1bit_26.nmos.2 390 260
n w[23] Reg_32bit_22.Reg_1bit_26.net_3 Reg_32bit_22.Reg_1bit_26.net_1 24 100
| device Reg_32bit_22.Reg_1bit_26.nmos.3 390 260
n w[23] Reg_32bit_22.Reg_1bit_26.net_3 Reg_32bit_22.Reg_1bit_26.net_1 24 100
| device Reg_32bit_22.Reg_1bit_26.nmos.4 390 260
n w[23] Reg_32bit_22.Reg_1bit_26.net_3 Reg_32bit_22.Reg_1bit_26.net_1 24 100
| begin Reg_32bit_22.Reg_1bit_26.inverter_1 550 380
| device Reg_32bit_22.Reg_1bit_26.inverter_1.nmos.1 550 360
n Reg_32bit_22.Reg_1bit_26.net_1 gnd Reg_32bit_22.Reg_1bit_26.net_2 24 100
| device Reg_32bit_22.Reg_1bit_26.inverter_1.nmos.2 550 360
n Reg_32bit_22.Reg_1bit_26.net_1 gnd Reg_32bit_22.Reg_1bit_26.net_2 24 100
| device Reg_32bit_22.Reg_1bit_26.inverter_1.nmos.3 550 360
n Reg_32bit_22.Reg_1bit_26.net_1 gnd Reg_32bit_22.Reg_1bit_26.net_2 24 100
| device Reg_32bit_22.Reg_1bit_26.inverter_1.nmos.4 550 360
n Reg_32bit_22.Reg_1bit_26.net_1 gnd Reg_32bit_22.Reg_1bit_26.net_2 24 100
| device Reg_32bit_22.Reg_1bit_26.inverter_1.pmos.1 550 200
p Reg_32bit_22.Reg_1bit_26.net_1 vdd Reg_32bit_22.Reg_1bit_26.net_2 24 200
| device Reg_32bit_22.Reg_1bit_26.inverter_1.pmos.2 550 200
p Reg_32bit_22.Reg_1bit_26.net_1 vdd Reg_32bit_22.Reg_1bit_26.net_2 24 200
| device Reg_32bit_22.Reg_1bit_26.inverter_1.pmos.3 550 200
p Reg_32bit_22.Reg_1bit_26.net_1 vdd Reg_32bit_22.Reg_1bit_26.net_2 24 200
| device Reg_32bit_22.Reg_1bit_26.inverter_1.pmos.4 550 200
p Reg_32bit_22.Reg_1bit_26.net_1 vdd Reg_32bit_22.Reg_1bit_26.net_2 24 200
| end Reg_32bit_22.Reg_1bit_26.inverter_1
| begin Reg_32bit_22.Reg_1bit_26.inverter_2 290 260
| device Reg_32bit_22.Reg_1bit_26.inverter_2.nmos.1 550 360
n data[26] gnd Reg_32bit_22.Reg_1bit_26.net_3 24 100
| device Reg_32bit_22.Reg_1bit_26.inverter_2.nmos.2 550 360
n data[26] gnd Reg_32bit_22.Reg_1bit_26.net_3 24 100
| device Reg_32bit_22.Reg_1bit_26.inverter_2.nmos.3 550 360
n data[26] gnd Reg_32bit_22.Reg_1bit_26.net_3 24 100
| device Reg_32bit_22.Reg_1bit_26.inverter_2.nmos.4 550 360
n data[26] gnd Reg_32bit_22.Reg_1bit_26.net_3 24 100
| device Reg_32bit_22.Reg_1bit_26.inverter_2.pmos.1 550 200
p data[26] vdd Reg_32bit_22.Reg_1bit_26.net_3 24 200
| device Reg_32bit_22.Reg_1bit_26.inverter_2.pmos.2 550 200
p data[26] vdd Reg_32bit_22.Reg_1bit_26.net_3 24 200
| device Reg_32bit_22.Reg_1bit_26.inverter_2.pmos.3 550 200
p data[26] vdd Reg_32bit_22.Reg_1bit_26.net_3 24 200
| device Reg_32bit_22.Reg_1bit_26.inverter_2.pmos.4 550 200
p data[26] vdd Reg_32bit_22.Reg_1bit_26.net_3 24 200
| end Reg_32bit_22.Reg_1bit_26.inverter_2
| device Reg_32bit_22.Reg_1bit_26.nmos_1 730 230
n inR1[23] Reg_32bit_22.Reg_1bit_26.net_2 out1[26] 24 100
| device Reg_32bit_22.Reg_1bit_26.nmos_2 730 360
n inR2[23] Reg_32bit_22.Reg_1bit_26.net_2 out2[26] 24 100
| end Reg_32bit_22.Reg_1bit_26
| begin Reg_32bit_22.Reg_1bit_27 510 3640
| begin Reg_32bit_22.Reg_1bit_27.inverter 560 210
| device Reg_32bit_22.Reg_1bit_27.inverter.nmos 550 360
n Reg_32bit_22.Reg_1bit_27.net_2 gnd Reg_32bit_22.Reg_1bit_27.net_1 24 100
| device Reg_32bit_22.Reg_1bit_27.inverter.pmos 550 200
p Reg_32bit_22.Reg_1bit_27.net_2 vdd Reg_32bit_22.Reg_1bit_27.net_1 24 200
| end Reg_32bit_22.Reg_1bit_27.inverter
| device Reg_32bit_22.Reg_1bit_27.nmos.1 390 260
n w[23] Reg_32bit_22.Reg_1bit_27.net_3 Reg_32bit_22.Reg_1bit_27.net_1 24 100
| device Reg_32bit_22.Reg_1bit_27.nmos.2 390 260
n w[23] Reg_32bit_22.Reg_1bit_27.net_3 Reg_32bit_22.Reg_1bit_27.net_1 24 100
| device Reg_32bit_22.Reg_1bit_27.nmos.3 390 260
n w[23] Reg_32bit_22.Reg_1bit_27.net_3 Reg_32bit_22.Reg_1bit_27.net_1 24 100
| device Reg_32bit_22.Reg_1bit_27.nmos.4 390 260
n w[23] Reg_32bit_22.Reg_1bit_27.net_3 Reg_32bit_22.Reg_1bit_27.net_1 24 100
| begin Reg_32bit_22.Reg_1bit_27.inverter_1 550 380
| device Reg_32bit_22.Reg_1bit_27.inverter_1.nmos.1 550 360
n Reg_32bit_22.Reg_1bit_27.net_1 gnd Reg_32bit_22.Reg_1bit_27.net_2 24 100
| device Reg_32bit_22.Reg_1bit_27.inverter_1.nmos.2 550 360
n Reg_32bit_22.Reg_1bit_27.net_1 gnd Reg_32bit_22.Reg_1bit_27.net_2 24 100
| device Reg_32bit_22.Reg_1bit_27.inverter_1.nmos.3 550 360
n Reg_32bit_22.Reg_1bit_27.net_1 gnd Reg_32bit_22.Reg_1bit_27.net_2 24 100
| device Reg_32bit_22.Reg_1bit_27.inverter_1.nmos.4 550 360
n Reg_32bit_22.Reg_1bit_27.net_1 gnd Reg_32bit_22.Reg_1bit_27.net_2 24 100
| device Reg_32bit_22.Reg_1bit_27.inverter_1.pmos.1 550 200
p Reg_32bit_22.Reg_1bit_27.net_1 vdd Reg_32bit_22.Reg_1bit_27.net_2 24 200
| device Reg_32bit_22.Reg_1bit_27.inverter_1.pmos.2 550 200
p Reg_32bit_22.Reg_1bit_27.net_1 vdd Reg_32bit_22.Reg_1bit_27.net_2 24 200
| device Reg_32bit_22.Reg_1bit_27.inverter_1.pmos.3 550 200
p Reg_32bit_22.Reg_1bit_27.net_1 vdd Reg_32bit_22.Reg_1bit_27.net_2 24 200
| device Reg_32bit_22.Reg_1bit_27.inverter_1.pmos.4 550 200
p Reg_32bit_22.Reg_1bit_27.net_1 vdd Reg_32bit_22.Reg_1bit_27.net_2 24 200
| end Reg_32bit_22.Reg_1bit_27.inverter_1
| begin Reg_32bit_22.Reg_1bit_27.inverter_2 290 260
| device Reg_32bit_22.Reg_1bit_27.inverter_2.nmos.1 550 360
n data[27] gnd Reg_32bit_22.Reg_1bit_27.net_3 24 100
| device Reg_32bit_22.Reg_1bit_27.inverter_2.nmos.2 550 360
n data[27] gnd Reg_32bit_22.Reg_1bit_27.net_3 24 100
| device Reg_32bit_22.Reg_1bit_27.inverter_2.nmos.3 550 360
n data[27] gnd Reg_32bit_22.Reg_1bit_27.net_3 24 100
| device Reg_32bit_22.Reg_1bit_27.inverter_2.nmos.4 550 360
n data[27] gnd Reg_32bit_22.Reg_1bit_27.net_3 24 100
| device Reg_32bit_22.Reg_1bit_27.inverter_2.pmos.1 550 200
p data[27] vdd Reg_32bit_22.Reg_1bit_27.net_3 24 200
| device Reg_32bit_22.Reg_1bit_27.inverter_2.pmos.2 550 200
p data[27] vdd Reg_32bit_22.Reg_1bit_27.net_3 24 200
| device Reg_32bit_22.Reg_1bit_27.inverter_2.pmos.3 550 200
p data[27] vdd Reg_32bit_22.Reg_1bit_27.net_3 24 200
| device Reg_32bit_22.Reg_1bit_27.inverter_2.pmos.4 550 200
p data[27] vdd Reg_32bit_22.Reg_1bit_27.net_3 24 200
| end Reg_32bit_22.Reg_1bit_27.inverter_2
| device Reg_32bit_22.Reg_1bit_27.nmos_1 730 230
n inR1[23] Reg_32bit_22.Reg_1bit_27.net_2 out1[27] 24 100
| device Reg_32bit_22.Reg_1bit_27.nmos_2 730 360
n inR2[23] Reg_32bit_22.Reg_1bit_27.net_2 out2[27] 24 100
| end Reg_32bit_22.Reg_1bit_27
| begin Reg_32bit_22.Reg_1bit_28 510 3770
| begin Reg_32bit_22.Reg_1bit_28.inverter 560 210
| device Reg_32bit_22.Reg_1bit_28.inverter.nmos 550 360
n Reg_32bit_22.Reg_1bit_28.net_2 gnd Reg_32bit_22.Reg_1bit_28.net_1 24 100
| device Reg_32bit_22.Reg_1bit_28.inverter.pmos 550 200
p Reg_32bit_22.Reg_1bit_28.net_2 vdd Reg_32bit_22.Reg_1bit_28.net_1 24 200
| end Reg_32bit_22.Reg_1bit_28.inverter
| device Reg_32bit_22.Reg_1bit_28.nmos.1 390 260
n w[23] Reg_32bit_22.Reg_1bit_28.net_3 Reg_32bit_22.Reg_1bit_28.net_1 24 100
| device Reg_32bit_22.Reg_1bit_28.nmos.2 390 260
n w[23] Reg_32bit_22.Reg_1bit_28.net_3 Reg_32bit_22.Reg_1bit_28.net_1 24 100
| device Reg_32bit_22.Reg_1bit_28.nmos.3 390 260
n w[23] Reg_32bit_22.Reg_1bit_28.net_3 Reg_32bit_22.Reg_1bit_28.net_1 24 100
| device Reg_32bit_22.Reg_1bit_28.nmos.4 390 260
n w[23] Reg_32bit_22.Reg_1bit_28.net_3 Reg_32bit_22.Reg_1bit_28.net_1 24 100
| begin Reg_32bit_22.Reg_1bit_28.inverter_1 550 380
| device Reg_32bit_22.Reg_1bit_28.inverter_1.nmos.1 550 360
n Reg_32bit_22.Reg_1bit_28.net_1 gnd Reg_32bit_22.Reg_1bit_28.net_2 24 100
| device Reg_32bit_22.Reg_1bit_28.inverter_1.nmos.2 550 360
n Reg_32bit_22.Reg_1bit_28.net_1 gnd Reg_32bit_22.Reg_1bit_28.net_2 24 100
| device Reg_32bit_22.Reg_1bit_28.inverter_1.nmos.3 550 360
n Reg_32bit_22.Reg_1bit_28.net_1 gnd Reg_32bit_22.Reg_1bit_28.net_2 24 100
| device Reg_32bit_22.Reg_1bit_28.inverter_1.nmos.4 550 360
n Reg_32bit_22.Reg_1bit_28.net_1 gnd Reg_32bit_22.Reg_1bit_28.net_2 24 100
| device Reg_32bit_22.Reg_1bit_28.inverter_1.pmos.1 550 200
p Reg_32bit_22.Reg_1bit_28.net_1 vdd Reg_32bit_22.Reg_1bit_28.net_2 24 200
| device Reg_32bit_22.Reg_1bit_28.inverter_1.pmos.2 550 200
p Reg_32bit_22.Reg_1bit_28.net_1 vdd Reg_32bit_22.Reg_1bit_28.net_2 24 200
| device Reg_32bit_22.Reg_1bit_28.inverter_1.pmos.3 550 200
p Reg_32bit_22.Reg_1bit_28.net_1 vdd Reg_32bit_22.Reg_1bit_28.net_2 24 200
| device Reg_32bit_22.Reg_1bit_28.inverter_1.pmos.4 550 200
p Reg_32bit_22.Reg_1bit_28.net_1 vdd Reg_32bit_22.Reg_1bit_28.net_2 24 200
| end Reg_32bit_22.Reg_1bit_28.inverter_1
| begin Reg_32bit_22.Reg_1bit_28.inverter_2 290 260
| device Reg_32bit_22.Reg_1bit_28.inverter_2.nmos.1 550 360
n data[28] gnd Reg_32bit_22.Reg_1bit_28.net_3 24 100
| device Reg_32bit_22.Reg_1bit_28.inverter_2.nmos.2 550 360
n data[28] gnd Reg_32bit_22.Reg_1bit_28.net_3 24 100
| device Reg_32bit_22.Reg_1bit_28.inverter_2.nmos.3 550 360
n data[28] gnd Reg_32bit_22.Reg_1bit_28.net_3 24 100
| device Reg_32bit_22.Reg_1bit_28.inverter_2.nmos.4 550 360
n data[28] gnd Reg_32bit_22.Reg_1bit_28.net_3 24 100
| device Reg_32bit_22.Reg_1bit_28.inverter_2.pmos.1 550 200
p data[28] vdd Reg_32bit_22.Reg_1bit_28.net_3 24 200
| device Reg_32bit_22.Reg_1bit_28.inverter_2.pmos.2 550 200
p data[28] vdd Reg_32bit_22.Reg_1bit_28.net_3 24 200
| device Reg_32bit_22.Reg_1bit_28.inverter_2.pmos.3 550 200
p data[28] vdd Reg_32bit_22.Reg_1bit_28.net_3 24 200
| device Reg_32bit_22.Reg_1bit_28.inverter_2.pmos.4 550 200
p data[28] vdd Reg_32bit_22.Reg_1bit_28.net_3 24 200
| end Reg_32bit_22.Reg_1bit_28.inverter_2
| device Reg_32bit_22.Reg_1bit_28.nmos_1 730 230
n inR1[23] Reg_32bit_22.Reg_1bit_28.net_2 out1[28] 24 100
| device Reg_32bit_22.Reg_1bit_28.nmos_2 730 360
n inR2[23] Reg_32bit_22.Reg_1bit_28.net_2 out2[28] 24 100
| end Reg_32bit_22.Reg_1bit_28
| begin Reg_32bit_22.Reg_1bit_29 510 3900
| begin Reg_32bit_22.Reg_1bit_29.inverter 560 210
| device Reg_32bit_22.Reg_1bit_29.inverter.nmos 550 360
n Reg_32bit_22.Reg_1bit_29.net_2 gnd Reg_32bit_22.Reg_1bit_29.net_1 24 100
| device Reg_32bit_22.Reg_1bit_29.inverter.pmos 550 200
p Reg_32bit_22.Reg_1bit_29.net_2 vdd Reg_32bit_22.Reg_1bit_29.net_1 24 200
| end Reg_32bit_22.Reg_1bit_29.inverter
| device Reg_32bit_22.Reg_1bit_29.nmos.1 390 260
n w[23] Reg_32bit_22.Reg_1bit_29.net_3 Reg_32bit_22.Reg_1bit_29.net_1 24 100
| device Reg_32bit_22.Reg_1bit_29.nmos.2 390 260
n w[23] Reg_32bit_22.Reg_1bit_29.net_3 Reg_32bit_22.Reg_1bit_29.net_1 24 100
| device Reg_32bit_22.Reg_1bit_29.nmos.3 390 260
n w[23] Reg_32bit_22.Reg_1bit_29.net_3 Reg_32bit_22.Reg_1bit_29.net_1 24 100
| device Reg_32bit_22.Reg_1bit_29.nmos.4 390 260
n w[23] Reg_32bit_22.Reg_1bit_29.net_3 Reg_32bit_22.Reg_1bit_29.net_1 24 100
| begin Reg_32bit_22.Reg_1bit_29.inverter_1 550 380
| device Reg_32bit_22.Reg_1bit_29.inverter_1.nmos.1 550 360
n Reg_32bit_22.Reg_1bit_29.net_1 gnd Reg_32bit_22.Reg_1bit_29.net_2 24 100
| device Reg_32bit_22.Reg_1bit_29.inverter_1.nmos.2 550 360
n Reg_32bit_22.Reg_1bit_29.net_1 gnd Reg_32bit_22.Reg_1bit_29.net_2 24 100
| device Reg_32bit_22.Reg_1bit_29.inverter_1.nmos.3 550 360
n Reg_32bit_22.Reg_1bit_29.net_1 gnd Reg_32bit_22.Reg_1bit_29.net_2 24 100
| device Reg_32bit_22.Reg_1bit_29.inverter_1.nmos.4 550 360
n Reg_32bit_22.Reg_1bit_29.net_1 gnd Reg_32bit_22.Reg_1bit_29.net_2 24 100
| device Reg_32bit_22.Reg_1bit_29.inverter_1.pmos.1 550 200
p Reg_32bit_22.Reg_1bit_29.net_1 vdd Reg_32bit_22.Reg_1bit_29.net_2 24 200
| device Reg_32bit_22.Reg_1bit_29.inverter_1.pmos.2 550 200
p Reg_32bit_22.Reg_1bit_29.net_1 vdd Reg_32bit_22.Reg_1bit_29.net_2 24 200
| device Reg_32bit_22.Reg_1bit_29.inverter_1.pmos.3 550 200
p Reg_32bit_22.Reg_1bit_29.net_1 vdd Reg_32bit_22.Reg_1bit_29.net_2 24 200
| device Reg_32bit_22.Reg_1bit_29.inverter_1.pmos.4 550 200
p Reg_32bit_22.Reg_1bit_29.net_1 vdd Reg_32bit_22.Reg_1bit_29.net_2 24 200
| end Reg_32bit_22.Reg_1bit_29.inverter_1
| begin Reg_32bit_22.Reg_1bit_29.inverter_2 290 260
| device Reg_32bit_22.Reg_1bit_29.inverter_2.nmos.1 550 360
n data[29] gnd Reg_32bit_22.Reg_1bit_29.net_3 24 100
| device Reg_32bit_22.Reg_1bit_29.inverter_2.nmos.2 550 360
n data[29] gnd Reg_32bit_22.Reg_1bit_29.net_3 24 100
| device Reg_32bit_22.Reg_1bit_29.inverter_2.nmos.3 550 360
n data[29] gnd Reg_32bit_22.Reg_1bit_29.net_3 24 100
| device Reg_32bit_22.Reg_1bit_29.inverter_2.nmos.4 550 360
n data[29] gnd Reg_32bit_22.Reg_1bit_29.net_3 24 100
| device Reg_32bit_22.Reg_1bit_29.inverter_2.pmos.1 550 200
p data[29] vdd Reg_32bit_22.Reg_1bit_29.net_3 24 200
| device Reg_32bit_22.Reg_1bit_29.inverter_2.pmos.2 550 200
p data[29] vdd Reg_32bit_22.Reg_1bit_29.net_3 24 200
| device Reg_32bit_22.Reg_1bit_29.inverter_2.pmos.3 550 200
p data[29] vdd Reg_32bit_22.Reg_1bit_29.net_3 24 200
| device Reg_32bit_22.Reg_1bit_29.inverter_2.pmos.4 550 200
p data[29] vdd Reg_32bit_22.Reg_1bit_29.net_3 24 200
| end Reg_32bit_22.Reg_1bit_29.inverter_2
| device Reg_32bit_22.Reg_1bit_29.nmos_1 730 230
n inR1[23] Reg_32bit_22.Reg_1bit_29.net_2 out1[29] 24 100
| device Reg_32bit_22.Reg_1bit_29.nmos_2 730 360
n inR2[23] Reg_32bit_22.Reg_1bit_29.net_2 out2[29] 24 100
| end Reg_32bit_22.Reg_1bit_29
| begin Reg_32bit_22.Reg_1bit_30 510 4030
| begin Reg_32bit_22.Reg_1bit_30.inverter 560 210
| device Reg_32bit_22.Reg_1bit_30.inverter.nmos 550 360
n Reg_32bit_22.Reg_1bit_30.net_2 gnd Reg_32bit_22.Reg_1bit_30.net_1 24 100
| device Reg_32bit_22.Reg_1bit_30.inverter.pmos 550 200
p Reg_32bit_22.Reg_1bit_30.net_2 vdd Reg_32bit_22.Reg_1bit_30.net_1 24 200
| end Reg_32bit_22.Reg_1bit_30.inverter
| device Reg_32bit_22.Reg_1bit_30.nmos.1 390 260
n w[23] Reg_32bit_22.Reg_1bit_30.net_3 Reg_32bit_22.Reg_1bit_30.net_1 24 100
| device Reg_32bit_22.Reg_1bit_30.nmos.2 390 260
n w[23] Reg_32bit_22.Reg_1bit_30.net_3 Reg_32bit_22.Reg_1bit_30.net_1 24 100
| device Reg_32bit_22.Reg_1bit_30.nmos.3 390 260
n w[23] Reg_32bit_22.Reg_1bit_30.net_3 Reg_32bit_22.Reg_1bit_30.net_1 24 100
| device Reg_32bit_22.Reg_1bit_30.nmos.4 390 260
n w[23] Reg_32bit_22.Reg_1bit_30.net_3 Reg_32bit_22.Reg_1bit_30.net_1 24 100
| begin Reg_32bit_22.Reg_1bit_30.inverter_1 550 380
| device Reg_32bit_22.Reg_1bit_30.inverter_1.nmos.1 550 360
n Reg_32bit_22.Reg_1bit_30.net_1 gnd Reg_32bit_22.Reg_1bit_30.net_2 24 100
| device Reg_32bit_22.Reg_1bit_30.inverter_1.nmos.2 550 360
n Reg_32bit_22.Reg_1bit_30.net_1 gnd Reg_32bit_22.Reg_1bit_30.net_2 24 100
| device Reg_32bit_22.Reg_1bit_30.inverter_1.nmos.3 550 360
n Reg_32bit_22.Reg_1bit_30.net_1 gnd Reg_32bit_22.Reg_1bit_30.net_2 24 100
| device Reg_32bit_22.Reg_1bit_30.inverter_1.nmos.4 550 360
n Reg_32bit_22.Reg_1bit_30.net_1 gnd Reg_32bit_22.Reg_1bit_30.net_2 24 100
| device Reg_32bit_22.Reg_1bit_30.inverter_1.pmos.1 550 200
p Reg_32bit_22.Reg_1bit_30.net_1 vdd Reg_32bit_22.Reg_1bit_30.net_2 24 200
| device Reg_32bit_22.Reg_1bit_30.inverter_1.pmos.2 550 200
p Reg_32bit_22.Reg_1bit_30.net_1 vdd Reg_32bit_22.Reg_1bit_30.net_2 24 200
| device Reg_32bit_22.Reg_1bit_30.inverter_1.pmos.3 550 200
p Reg_32bit_22.Reg_1bit_30.net_1 vdd Reg_32bit_22.Reg_1bit_30.net_2 24 200
| device Reg_32bit_22.Reg_1bit_30.inverter_1.pmos.4 550 200
p Reg_32bit_22.Reg_1bit_30.net_1 vdd Reg_32bit_22.Reg_1bit_30.net_2 24 200
| end Reg_32bit_22.Reg_1bit_30.inverter_1
| begin Reg_32bit_22.Reg_1bit_30.inverter_2 290 260
| device Reg_32bit_22.Reg_1bit_30.inverter_2.nmos.1 550 360
n data[30] gnd Reg_32bit_22.Reg_1bit_30.net_3 24 100
| device Reg_32bit_22.Reg_1bit_30.inverter_2.nmos.2 550 360
n data[30] gnd Reg_32bit_22.Reg_1bit_30.net_3 24 100
| device Reg_32bit_22.Reg_1bit_30.inverter_2.nmos.3 550 360
n data[30] gnd Reg_32bit_22.Reg_1bit_30.net_3 24 100
| device Reg_32bit_22.Reg_1bit_30.inverter_2.nmos.4 550 360
n data[30] gnd Reg_32bit_22.Reg_1bit_30.net_3 24 100
| device Reg_32bit_22.Reg_1bit_30.inverter_2.pmos.1 550 200
p data[30] vdd Reg_32bit_22.Reg_1bit_30.net_3 24 200
| device Reg_32bit_22.Reg_1bit_30.inverter_2.pmos.2 550 200
p data[30] vdd Reg_32bit_22.Reg_1bit_30.net_3 24 200
| device Reg_32bit_22.Reg_1bit_30.inverter_2.pmos.3 550 200
p data[30] vdd Reg_32bit_22.Reg_1bit_30.net_3 24 200
| device Reg_32bit_22.Reg_1bit_30.inverter_2.pmos.4 550 200
p data[30] vdd Reg_32bit_22.Reg_1bit_30.net_3 24 200
| end Reg_32bit_22.Reg_1bit_30.inverter_2
| device Reg_32bit_22.Reg_1bit_30.nmos_1 730 230
n inR1[23] Reg_32bit_22.Reg_1bit_30.net_2 out1[30] 24 100
| device Reg_32bit_22.Reg_1bit_30.nmos_2 730 360
n inR2[23] Reg_32bit_22.Reg_1bit_30.net_2 out2[30] 24 100
| end Reg_32bit_22.Reg_1bit_30
| begin Reg_32bit_22.Reg_1bit_31 510 4160
| begin Reg_32bit_22.Reg_1bit_31.inverter 560 210
| device Reg_32bit_22.Reg_1bit_31.inverter.nmos 550 360
n Reg_32bit_22.Reg_1bit_31.net_2 gnd Reg_32bit_22.Reg_1bit_31.net_1 24 100
| device Reg_32bit_22.Reg_1bit_31.inverter.pmos 550 200
p Reg_32bit_22.Reg_1bit_31.net_2 vdd Reg_32bit_22.Reg_1bit_31.net_1 24 200
| end Reg_32bit_22.Reg_1bit_31.inverter
| device Reg_32bit_22.Reg_1bit_31.nmos.1 390 260
n w[23] Reg_32bit_22.Reg_1bit_31.net_3 Reg_32bit_22.Reg_1bit_31.net_1 24 100
| device Reg_32bit_22.Reg_1bit_31.nmos.2 390 260
n w[23] Reg_32bit_22.Reg_1bit_31.net_3 Reg_32bit_22.Reg_1bit_31.net_1 24 100
| device Reg_32bit_22.Reg_1bit_31.nmos.3 390 260
n w[23] Reg_32bit_22.Reg_1bit_31.net_3 Reg_32bit_22.Reg_1bit_31.net_1 24 100
| device Reg_32bit_22.Reg_1bit_31.nmos.4 390 260
n w[23] Reg_32bit_22.Reg_1bit_31.net_3 Reg_32bit_22.Reg_1bit_31.net_1 24 100
| begin Reg_32bit_22.Reg_1bit_31.inverter_1 550 380
| device Reg_32bit_22.Reg_1bit_31.inverter_1.nmos.1 550 360
n Reg_32bit_22.Reg_1bit_31.net_1 gnd Reg_32bit_22.Reg_1bit_31.net_2 24 100
| device Reg_32bit_22.Reg_1bit_31.inverter_1.nmos.2 550 360
n Reg_32bit_22.Reg_1bit_31.net_1 gnd Reg_32bit_22.Reg_1bit_31.net_2 24 100
| device Reg_32bit_22.Reg_1bit_31.inverter_1.nmos.3 550 360
n Reg_32bit_22.Reg_1bit_31.net_1 gnd Reg_32bit_22.Reg_1bit_31.net_2 24 100
| device Reg_32bit_22.Reg_1bit_31.inverter_1.nmos.4 550 360
n Reg_32bit_22.Reg_1bit_31.net_1 gnd Reg_32bit_22.Reg_1bit_31.net_2 24 100
| device Reg_32bit_22.Reg_1bit_31.inverter_1.pmos.1 550 200
p Reg_32bit_22.Reg_1bit_31.net_1 vdd Reg_32bit_22.Reg_1bit_31.net_2 24 200
| device Reg_32bit_22.Reg_1bit_31.inverter_1.pmos.2 550 200
p Reg_32bit_22.Reg_1bit_31.net_1 vdd Reg_32bit_22.Reg_1bit_31.net_2 24 200
| device Reg_32bit_22.Reg_1bit_31.inverter_1.pmos.3 550 200
p Reg_32bit_22.Reg_1bit_31.net_1 vdd Reg_32bit_22.Reg_1bit_31.net_2 24 200
| device Reg_32bit_22.Reg_1bit_31.inverter_1.pmos.4 550 200
p Reg_32bit_22.Reg_1bit_31.net_1 vdd Reg_32bit_22.Reg_1bit_31.net_2 24 200
| end Reg_32bit_22.Reg_1bit_31.inverter_1
| begin Reg_32bit_22.Reg_1bit_31.inverter_2 290 260
| device Reg_32bit_22.Reg_1bit_31.inverter_2.nmos.1 550 360
n data[31] gnd Reg_32bit_22.Reg_1bit_31.net_3 24 100
| device Reg_32bit_22.Reg_1bit_31.inverter_2.nmos.2 550 360
n data[31] gnd Reg_32bit_22.Reg_1bit_31.net_3 24 100
| device Reg_32bit_22.Reg_1bit_31.inverter_2.nmos.3 550 360
n data[31] gnd Reg_32bit_22.Reg_1bit_31.net_3 24 100
| device Reg_32bit_22.Reg_1bit_31.inverter_2.nmos.4 550 360
n data[31] gnd Reg_32bit_22.Reg_1bit_31.net_3 24 100
| device Reg_32bit_22.Reg_1bit_31.inverter_2.pmos.1 550 200
p data[31] vdd Reg_32bit_22.Reg_1bit_31.net_3 24 200
| device Reg_32bit_22.Reg_1bit_31.inverter_2.pmos.2 550 200
p data[31] vdd Reg_32bit_22.Reg_1bit_31.net_3 24 200
| device Reg_32bit_22.Reg_1bit_31.inverter_2.pmos.3 550 200
p data[31] vdd Reg_32bit_22.Reg_1bit_31.net_3 24 200
| device Reg_32bit_22.Reg_1bit_31.inverter_2.pmos.4 550 200
p data[31] vdd Reg_32bit_22.Reg_1bit_31.net_3 24 200
| end Reg_32bit_22.Reg_1bit_31.inverter_2
| device Reg_32bit_22.Reg_1bit_31.nmos_1 730 230
n inR1[23] Reg_32bit_22.Reg_1bit_31.net_2 out1[31] 24 100
| device Reg_32bit_22.Reg_1bit_31.nmos_2 730 360
n inR2[23] Reg_32bit_22.Reg_1bit_31.net_2 out2[31] 24 100
| end Reg_32bit_22.Reg_1bit_31
| end Reg_32bit_22
| begin Reg_32bit_23 940 2820
| begin Reg_32bit_23.Reg_1bit 510 100
| begin Reg_32bit_23.Reg_1bit.inverter 560 210
| device Reg_32bit_23.Reg_1bit.inverter.nmos 550 360
n Reg_32bit_23.Reg_1bit.net_2 gnd Reg_32bit_23.Reg_1bit.net_1 24 100
| device Reg_32bit_23.Reg_1bit.inverter.pmos 550 200
p Reg_32bit_23.Reg_1bit.net_2 vdd Reg_32bit_23.Reg_1bit.net_1 24 200
| end Reg_32bit_23.Reg_1bit.inverter
| device Reg_32bit_23.Reg_1bit.nmos.1 390 260
n w[24] Reg_32bit_23.Reg_1bit.net_3 Reg_32bit_23.Reg_1bit.net_1 24 100
| device Reg_32bit_23.Reg_1bit.nmos.2 390 260
n w[24] Reg_32bit_23.Reg_1bit.net_3 Reg_32bit_23.Reg_1bit.net_1 24 100
| device Reg_32bit_23.Reg_1bit.nmos.3 390 260
n w[24] Reg_32bit_23.Reg_1bit.net_3 Reg_32bit_23.Reg_1bit.net_1 24 100
| device Reg_32bit_23.Reg_1bit.nmos.4 390 260
n w[24] Reg_32bit_23.Reg_1bit.net_3 Reg_32bit_23.Reg_1bit.net_1 24 100
| begin Reg_32bit_23.Reg_1bit.inverter_1 550 380
| device Reg_32bit_23.Reg_1bit.inverter_1.nmos.1 550 360
n Reg_32bit_23.Reg_1bit.net_1 gnd Reg_32bit_23.Reg_1bit.net_2 24 100
| device Reg_32bit_23.Reg_1bit.inverter_1.nmos.2 550 360
n Reg_32bit_23.Reg_1bit.net_1 gnd Reg_32bit_23.Reg_1bit.net_2 24 100
| device Reg_32bit_23.Reg_1bit.inverter_1.nmos.3 550 360
n Reg_32bit_23.Reg_1bit.net_1 gnd Reg_32bit_23.Reg_1bit.net_2 24 100
| device Reg_32bit_23.Reg_1bit.inverter_1.nmos.4 550 360
n Reg_32bit_23.Reg_1bit.net_1 gnd Reg_32bit_23.Reg_1bit.net_2 24 100
| device Reg_32bit_23.Reg_1bit.inverter_1.pmos.1 550 200
p Reg_32bit_23.Reg_1bit.net_1 vdd Reg_32bit_23.Reg_1bit.net_2 24 200
| device Reg_32bit_23.Reg_1bit.inverter_1.pmos.2 550 200
p Reg_32bit_23.Reg_1bit.net_1 vdd Reg_32bit_23.Reg_1bit.net_2 24 200
| device Reg_32bit_23.Reg_1bit.inverter_1.pmos.3 550 200
p Reg_32bit_23.Reg_1bit.net_1 vdd Reg_32bit_23.Reg_1bit.net_2 24 200
| device Reg_32bit_23.Reg_1bit.inverter_1.pmos.4 550 200
p Reg_32bit_23.Reg_1bit.net_1 vdd Reg_32bit_23.Reg_1bit.net_2 24 200
| end Reg_32bit_23.Reg_1bit.inverter_1
| begin Reg_32bit_23.Reg_1bit.inverter_2 290 260
| device Reg_32bit_23.Reg_1bit.inverter_2.nmos.1 550 360
n data[0] gnd Reg_32bit_23.Reg_1bit.net_3 24 100
| device Reg_32bit_23.Reg_1bit.inverter_2.nmos.2 550 360
n data[0] gnd Reg_32bit_23.Reg_1bit.net_3 24 100
| device Reg_32bit_23.Reg_1bit.inverter_2.nmos.3 550 360
n data[0] gnd Reg_32bit_23.Reg_1bit.net_3 24 100
| device Reg_32bit_23.Reg_1bit.inverter_2.nmos.4 550 360
n data[0] gnd Reg_32bit_23.Reg_1bit.net_3 24 100
| device Reg_32bit_23.Reg_1bit.inverter_2.pmos.1 550 200
p data[0] vdd Reg_32bit_23.Reg_1bit.net_3 24 200
| device Reg_32bit_23.Reg_1bit.inverter_2.pmos.2 550 200
p data[0] vdd Reg_32bit_23.Reg_1bit.net_3 24 200
| device Reg_32bit_23.Reg_1bit.inverter_2.pmos.3 550 200
p data[0] vdd Reg_32bit_23.Reg_1bit.net_3 24 200
| device Reg_32bit_23.Reg_1bit.inverter_2.pmos.4 550 200
p data[0] vdd Reg_32bit_23.Reg_1bit.net_3 24 200
| end Reg_32bit_23.Reg_1bit.inverter_2
| device Reg_32bit_23.Reg_1bit.nmos_1 730 230
n inR1[24] Reg_32bit_23.Reg_1bit.net_2 out1[0] 24 100
| device Reg_32bit_23.Reg_1bit.nmos_2 730 360
n inR2[24] Reg_32bit_23.Reg_1bit.net_2 out2[0] 24 100
| end Reg_32bit_23.Reg_1bit
| begin Reg_32bit_23.Reg_1bit_1 510 230
| begin Reg_32bit_23.Reg_1bit_1.inverter 560 210
| device Reg_32bit_23.Reg_1bit_1.inverter.nmos 550 360
n Reg_32bit_23.Reg_1bit_1.net_2 gnd Reg_32bit_23.Reg_1bit_1.net_1 24 100
| device Reg_32bit_23.Reg_1bit_1.inverter.pmos 550 200
p Reg_32bit_23.Reg_1bit_1.net_2 vdd Reg_32bit_23.Reg_1bit_1.net_1 24 200
| end Reg_32bit_23.Reg_1bit_1.inverter
| device Reg_32bit_23.Reg_1bit_1.nmos.1 390 260
n w[24] Reg_32bit_23.Reg_1bit_1.net_3 Reg_32bit_23.Reg_1bit_1.net_1 24 100
| device Reg_32bit_23.Reg_1bit_1.nmos.2 390 260
n w[24] Reg_32bit_23.Reg_1bit_1.net_3 Reg_32bit_23.Reg_1bit_1.net_1 24 100
| device Reg_32bit_23.Reg_1bit_1.nmos.3 390 260
n w[24] Reg_32bit_23.Reg_1bit_1.net_3 Reg_32bit_23.Reg_1bit_1.net_1 24 100
| device Reg_32bit_23.Reg_1bit_1.nmos.4 390 260
n w[24] Reg_32bit_23.Reg_1bit_1.net_3 Reg_32bit_23.Reg_1bit_1.net_1 24 100
| begin Reg_32bit_23.Reg_1bit_1.inverter_1 550 380
| device Reg_32bit_23.Reg_1bit_1.inverter_1.nmos.1 550 360
n Reg_32bit_23.Reg_1bit_1.net_1 gnd Reg_32bit_23.Reg_1bit_1.net_2 24 100
| device Reg_32bit_23.Reg_1bit_1.inverter_1.nmos.2 550 360
n Reg_32bit_23.Reg_1bit_1.net_1 gnd Reg_32bit_23.Reg_1bit_1.net_2 24 100
| device Reg_32bit_23.Reg_1bit_1.inverter_1.nmos.3 550 360
n Reg_32bit_23.Reg_1bit_1.net_1 gnd Reg_32bit_23.Reg_1bit_1.net_2 24 100
| device Reg_32bit_23.Reg_1bit_1.inverter_1.nmos.4 550 360
n Reg_32bit_23.Reg_1bit_1.net_1 gnd Reg_32bit_23.Reg_1bit_1.net_2 24 100
| device Reg_32bit_23.Reg_1bit_1.inverter_1.pmos.1 550 200
p Reg_32bit_23.Reg_1bit_1.net_1 vdd Reg_32bit_23.Reg_1bit_1.net_2 24 200
| device Reg_32bit_23.Reg_1bit_1.inverter_1.pmos.2 550 200
p Reg_32bit_23.Reg_1bit_1.net_1 vdd Reg_32bit_23.Reg_1bit_1.net_2 24 200
| device Reg_32bit_23.Reg_1bit_1.inverter_1.pmos.3 550 200
p Reg_32bit_23.Reg_1bit_1.net_1 vdd Reg_32bit_23.Reg_1bit_1.net_2 24 200
| device Reg_32bit_23.Reg_1bit_1.inverter_1.pmos.4 550 200
p Reg_32bit_23.Reg_1bit_1.net_1 vdd Reg_32bit_23.Reg_1bit_1.net_2 24 200
| end Reg_32bit_23.Reg_1bit_1.inverter_1
| begin Reg_32bit_23.Reg_1bit_1.inverter_2 290 260
| device Reg_32bit_23.Reg_1bit_1.inverter_2.nmos.1 550 360
n data[1] gnd Reg_32bit_23.Reg_1bit_1.net_3 24 100
| device Reg_32bit_23.Reg_1bit_1.inverter_2.nmos.2 550 360
n data[1] gnd Reg_32bit_23.Reg_1bit_1.net_3 24 100
| device Reg_32bit_23.Reg_1bit_1.inverter_2.nmos.3 550 360
n data[1] gnd Reg_32bit_23.Reg_1bit_1.net_3 24 100
| device Reg_32bit_23.Reg_1bit_1.inverter_2.nmos.4 550 360
n data[1] gnd Reg_32bit_23.Reg_1bit_1.net_3 24 100
| device Reg_32bit_23.Reg_1bit_1.inverter_2.pmos.1 550 200
p data[1] vdd Reg_32bit_23.Reg_1bit_1.net_3 24 200
| device Reg_32bit_23.Reg_1bit_1.inverter_2.pmos.2 550 200
p data[1] vdd Reg_32bit_23.Reg_1bit_1.net_3 24 200
| device Reg_32bit_23.Reg_1bit_1.inverter_2.pmos.3 550 200
p data[1] vdd Reg_32bit_23.Reg_1bit_1.net_3 24 200
| device Reg_32bit_23.Reg_1bit_1.inverter_2.pmos.4 550 200
p data[1] vdd Reg_32bit_23.Reg_1bit_1.net_3 24 200
| end Reg_32bit_23.Reg_1bit_1.inverter_2
| device Reg_32bit_23.Reg_1bit_1.nmos_1 730 230
n inR1[24] Reg_32bit_23.Reg_1bit_1.net_2 out1[1] 24 100
| device Reg_32bit_23.Reg_1bit_1.nmos_2 730 360
n inR2[24] Reg_32bit_23.Reg_1bit_1.net_2 out2[1] 24 100
| end Reg_32bit_23.Reg_1bit_1
| begin Reg_32bit_23.Reg_1bit_2 510 360
| begin Reg_32bit_23.Reg_1bit_2.inverter 560 210
| device Reg_32bit_23.Reg_1bit_2.inverter.nmos 550 360
n Reg_32bit_23.Reg_1bit_2.net_2 gnd Reg_32bit_23.Reg_1bit_2.net_1 24 100
| device Reg_32bit_23.Reg_1bit_2.inverter.pmos 550 200
p Reg_32bit_23.Reg_1bit_2.net_2 vdd Reg_32bit_23.Reg_1bit_2.net_1 24 200
| end Reg_32bit_23.Reg_1bit_2.inverter
| device Reg_32bit_23.Reg_1bit_2.nmos.1 390 260
n w[24] Reg_32bit_23.Reg_1bit_2.net_3 Reg_32bit_23.Reg_1bit_2.net_1 24 100
| device Reg_32bit_23.Reg_1bit_2.nmos.2 390 260
n w[24] Reg_32bit_23.Reg_1bit_2.net_3 Reg_32bit_23.Reg_1bit_2.net_1 24 100
| device Reg_32bit_23.Reg_1bit_2.nmos.3 390 260
n w[24] Reg_32bit_23.Reg_1bit_2.net_3 Reg_32bit_23.Reg_1bit_2.net_1 24 100
| device Reg_32bit_23.Reg_1bit_2.nmos.4 390 260
n w[24] Reg_32bit_23.Reg_1bit_2.net_3 Reg_32bit_23.Reg_1bit_2.net_1 24 100
| begin Reg_32bit_23.Reg_1bit_2.inverter_1 550 380
| device Reg_32bit_23.Reg_1bit_2.inverter_1.nmos.1 550 360
n Reg_32bit_23.Reg_1bit_2.net_1 gnd Reg_32bit_23.Reg_1bit_2.net_2 24 100
| device Reg_32bit_23.Reg_1bit_2.inverter_1.nmos.2 550 360
n Reg_32bit_23.Reg_1bit_2.net_1 gnd Reg_32bit_23.Reg_1bit_2.net_2 24 100
| device Reg_32bit_23.Reg_1bit_2.inverter_1.nmos.3 550 360
n Reg_32bit_23.Reg_1bit_2.net_1 gnd Reg_32bit_23.Reg_1bit_2.net_2 24 100
| device Reg_32bit_23.Reg_1bit_2.inverter_1.nmos.4 550 360
n Reg_32bit_23.Reg_1bit_2.net_1 gnd Reg_32bit_23.Reg_1bit_2.net_2 24 100
| device Reg_32bit_23.Reg_1bit_2.inverter_1.pmos.1 550 200
p Reg_32bit_23.Reg_1bit_2.net_1 vdd Reg_32bit_23.Reg_1bit_2.net_2 24 200
| device Reg_32bit_23.Reg_1bit_2.inverter_1.pmos.2 550 200
p Reg_32bit_23.Reg_1bit_2.net_1 vdd Reg_32bit_23.Reg_1bit_2.net_2 24 200
| device Reg_32bit_23.Reg_1bit_2.inverter_1.pmos.3 550 200
p Reg_32bit_23.Reg_1bit_2.net_1 vdd Reg_32bit_23.Reg_1bit_2.net_2 24 200
| device Reg_32bit_23.Reg_1bit_2.inverter_1.pmos.4 550 200
p Reg_32bit_23.Reg_1bit_2.net_1 vdd Reg_32bit_23.Reg_1bit_2.net_2 24 200
| end Reg_32bit_23.Reg_1bit_2.inverter_1
| begin Reg_32bit_23.Reg_1bit_2.inverter_2 290 260
| device Reg_32bit_23.Reg_1bit_2.inverter_2.nmos.1 550 360
n data[2] gnd Reg_32bit_23.Reg_1bit_2.net_3 24 100
| device Reg_32bit_23.Reg_1bit_2.inverter_2.nmos.2 550 360
n data[2] gnd Reg_32bit_23.Reg_1bit_2.net_3 24 100
| device Reg_32bit_23.Reg_1bit_2.inverter_2.nmos.3 550 360
n data[2] gnd Reg_32bit_23.Reg_1bit_2.net_3 24 100
| device Reg_32bit_23.Reg_1bit_2.inverter_2.nmos.4 550 360
n data[2] gnd Reg_32bit_23.Reg_1bit_2.net_3 24 100
| device Reg_32bit_23.Reg_1bit_2.inverter_2.pmos.1 550 200
p data[2] vdd Reg_32bit_23.Reg_1bit_2.net_3 24 200
| device Reg_32bit_23.Reg_1bit_2.inverter_2.pmos.2 550 200
p data[2] vdd Reg_32bit_23.Reg_1bit_2.net_3 24 200
| device Reg_32bit_23.Reg_1bit_2.inverter_2.pmos.3 550 200
p data[2] vdd Reg_32bit_23.Reg_1bit_2.net_3 24 200
| device Reg_32bit_23.Reg_1bit_2.inverter_2.pmos.4 550 200
p data[2] vdd Reg_32bit_23.Reg_1bit_2.net_3 24 200
| end Reg_32bit_23.Reg_1bit_2.inverter_2
| device Reg_32bit_23.Reg_1bit_2.nmos_1 730 230
n inR1[24] Reg_32bit_23.Reg_1bit_2.net_2 out1[2] 24 100
| device Reg_32bit_23.Reg_1bit_2.nmos_2 730 360
n inR2[24] Reg_32bit_23.Reg_1bit_2.net_2 out2[2] 24 100
| end Reg_32bit_23.Reg_1bit_2
| begin Reg_32bit_23.Reg_1bit_3 510 490
| begin Reg_32bit_23.Reg_1bit_3.inverter 560 210
| device Reg_32bit_23.Reg_1bit_3.inverter.nmos 550 360
n Reg_32bit_23.Reg_1bit_3.net_2 gnd Reg_32bit_23.Reg_1bit_3.net_1 24 100
| device Reg_32bit_23.Reg_1bit_3.inverter.pmos 550 200
p Reg_32bit_23.Reg_1bit_3.net_2 vdd Reg_32bit_23.Reg_1bit_3.net_1 24 200
| end Reg_32bit_23.Reg_1bit_3.inverter
| device Reg_32bit_23.Reg_1bit_3.nmos.1 390 260
n w[24] Reg_32bit_23.Reg_1bit_3.net_3 Reg_32bit_23.Reg_1bit_3.net_1 24 100
| device Reg_32bit_23.Reg_1bit_3.nmos.2 390 260
n w[24] Reg_32bit_23.Reg_1bit_3.net_3 Reg_32bit_23.Reg_1bit_3.net_1 24 100
| device Reg_32bit_23.Reg_1bit_3.nmos.3 390 260
n w[24] Reg_32bit_23.Reg_1bit_3.net_3 Reg_32bit_23.Reg_1bit_3.net_1 24 100
| device Reg_32bit_23.Reg_1bit_3.nmos.4 390 260
n w[24] Reg_32bit_23.Reg_1bit_3.net_3 Reg_32bit_23.Reg_1bit_3.net_1 24 100
| begin Reg_32bit_23.Reg_1bit_3.inverter_1 550 380
| device Reg_32bit_23.Reg_1bit_3.inverter_1.nmos.1 550 360
n Reg_32bit_23.Reg_1bit_3.net_1 gnd Reg_32bit_23.Reg_1bit_3.net_2 24 100
| device Reg_32bit_23.Reg_1bit_3.inverter_1.nmos.2 550 360
n Reg_32bit_23.Reg_1bit_3.net_1 gnd Reg_32bit_23.Reg_1bit_3.net_2 24 100
| device Reg_32bit_23.Reg_1bit_3.inverter_1.nmos.3 550 360
n Reg_32bit_23.Reg_1bit_3.net_1 gnd Reg_32bit_23.Reg_1bit_3.net_2 24 100
| device Reg_32bit_23.Reg_1bit_3.inverter_1.nmos.4 550 360
n Reg_32bit_23.Reg_1bit_3.net_1 gnd Reg_32bit_23.Reg_1bit_3.net_2 24 100
| device Reg_32bit_23.Reg_1bit_3.inverter_1.pmos.1 550 200
p Reg_32bit_23.Reg_1bit_3.net_1 vdd Reg_32bit_23.Reg_1bit_3.net_2 24 200
| device Reg_32bit_23.Reg_1bit_3.inverter_1.pmos.2 550 200
p Reg_32bit_23.Reg_1bit_3.net_1 vdd Reg_32bit_23.Reg_1bit_3.net_2 24 200
| device Reg_32bit_23.Reg_1bit_3.inverter_1.pmos.3 550 200
p Reg_32bit_23.Reg_1bit_3.net_1 vdd Reg_32bit_23.Reg_1bit_3.net_2 24 200
| device Reg_32bit_23.Reg_1bit_3.inverter_1.pmos.4 550 200
p Reg_32bit_23.Reg_1bit_3.net_1 vdd Reg_32bit_23.Reg_1bit_3.net_2 24 200
| end Reg_32bit_23.Reg_1bit_3.inverter_1
| begin Reg_32bit_23.Reg_1bit_3.inverter_2 290 260
| device Reg_32bit_23.Reg_1bit_3.inverter_2.nmos.1 550 360
n data[3] gnd Reg_32bit_23.Reg_1bit_3.net_3 24 100
| device Reg_32bit_23.Reg_1bit_3.inverter_2.nmos.2 550 360
n data[3] gnd Reg_32bit_23.Reg_1bit_3.net_3 24 100
| device Reg_32bit_23.Reg_1bit_3.inverter_2.nmos.3 550 360
n data[3] gnd Reg_32bit_23.Reg_1bit_3.net_3 24 100
| device Reg_32bit_23.Reg_1bit_3.inverter_2.nmos.4 550 360
n data[3] gnd Reg_32bit_23.Reg_1bit_3.net_3 24 100
| device Reg_32bit_23.Reg_1bit_3.inverter_2.pmos.1 550 200
p data[3] vdd Reg_32bit_23.Reg_1bit_3.net_3 24 200
| device Reg_32bit_23.Reg_1bit_3.inverter_2.pmos.2 550 200
p data[3] vdd Reg_32bit_23.Reg_1bit_3.net_3 24 200
| device Reg_32bit_23.Reg_1bit_3.inverter_2.pmos.3 550 200
p data[3] vdd Reg_32bit_23.Reg_1bit_3.net_3 24 200
| device Reg_32bit_23.Reg_1bit_3.inverter_2.pmos.4 550 200
p data[3] vdd Reg_32bit_23.Reg_1bit_3.net_3 24 200
| end Reg_32bit_23.Reg_1bit_3.inverter_2
| device Reg_32bit_23.Reg_1bit_3.nmos_1 730 230
n inR1[24] Reg_32bit_23.Reg_1bit_3.net_2 out1[3] 24 100
| device Reg_32bit_23.Reg_1bit_3.nmos_2 730 360
n inR2[24] Reg_32bit_23.Reg_1bit_3.net_2 out2[3] 24 100
| end Reg_32bit_23.Reg_1bit_3
| begin Reg_32bit_23.Reg_1bit_4 510 620
| begin Reg_32bit_23.Reg_1bit_4.inverter 560 210
| device Reg_32bit_23.Reg_1bit_4.inverter.nmos 550 360
n Reg_32bit_23.Reg_1bit_4.net_2 gnd Reg_32bit_23.Reg_1bit_4.net_1 24 100
| device Reg_32bit_23.Reg_1bit_4.inverter.pmos 550 200
p Reg_32bit_23.Reg_1bit_4.net_2 vdd Reg_32bit_23.Reg_1bit_4.net_1 24 200
| end Reg_32bit_23.Reg_1bit_4.inverter
| device Reg_32bit_23.Reg_1bit_4.nmos.1 390 260
n w[24] Reg_32bit_23.Reg_1bit_4.net_3 Reg_32bit_23.Reg_1bit_4.net_1 24 100
| device Reg_32bit_23.Reg_1bit_4.nmos.2 390 260
n w[24] Reg_32bit_23.Reg_1bit_4.net_3 Reg_32bit_23.Reg_1bit_4.net_1 24 100
| device Reg_32bit_23.Reg_1bit_4.nmos.3 390 260
n w[24] Reg_32bit_23.Reg_1bit_4.net_3 Reg_32bit_23.Reg_1bit_4.net_1 24 100
| device Reg_32bit_23.Reg_1bit_4.nmos.4 390 260
n w[24] Reg_32bit_23.Reg_1bit_4.net_3 Reg_32bit_23.Reg_1bit_4.net_1 24 100
| begin Reg_32bit_23.Reg_1bit_4.inverter_1 550 380
| device Reg_32bit_23.Reg_1bit_4.inverter_1.nmos.1 550 360
n Reg_32bit_23.Reg_1bit_4.net_1 gnd Reg_32bit_23.Reg_1bit_4.net_2 24 100
| device Reg_32bit_23.Reg_1bit_4.inverter_1.nmos.2 550 360
n Reg_32bit_23.Reg_1bit_4.net_1 gnd Reg_32bit_23.Reg_1bit_4.net_2 24 100
| device Reg_32bit_23.Reg_1bit_4.inverter_1.nmos.3 550 360
n Reg_32bit_23.Reg_1bit_4.net_1 gnd Reg_32bit_23.Reg_1bit_4.net_2 24 100
| device Reg_32bit_23.Reg_1bit_4.inverter_1.nmos.4 550 360
n Reg_32bit_23.Reg_1bit_4.net_1 gnd Reg_32bit_23.Reg_1bit_4.net_2 24 100
| device Reg_32bit_23.Reg_1bit_4.inverter_1.pmos.1 550 200
p Reg_32bit_23.Reg_1bit_4.net_1 vdd Reg_32bit_23.Reg_1bit_4.net_2 24 200
| device Reg_32bit_23.Reg_1bit_4.inverter_1.pmos.2 550 200
p Reg_32bit_23.Reg_1bit_4.net_1 vdd Reg_32bit_23.Reg_1bit_4.net_2 24 200
| device Reg_32bit_23.Reg_1bit_4.inverter_1.pmos.3 550 200
p Reg_32bit_23.Reg_1bit_4.net_1 vdd Reg_32bit_23.Reg_1bit_4.net_2 24 200
| device Reg_32bit_23.Reg_1bit_4.inverter_1.pmos.4 550 200
p Reg_32bit_23.Reg_1bit_4.net_1 vdd Reg_32bit_23.Reg_1bit_4.net_2 24 200
| end Reg_32bit_23.Reg_1bit_4.inverter_1
| begin Reg_32bit_23.Reg_1bit_4.inverter_2 290 260
| device Reg_32bit_23.Reg_1bit_4.inverter_2.nmos.1 550 360
n data[4] gnd Reg_32bit_23.Reg_1bit_4.net_3 24 100
| device Reg_32bit_23.Reg_1bit_4.inverter_2.nmos.2 550 360
n data[4] gnd Reg_32bit_23.Reg_1bit_4.net_3 24 100
| device Reg_32bit_23.Reg_1bit_4.inverter_2.nmos.3 550 360
n data[4] gnd Reg_32bit_23.Reg_1bit_4.net_3 24 100
| device Reg_32bit_23.Reg_1bit_4.inverter_2.nmos.4 550 360
n data[4] gnd Reg_32bit_23.Reg_1bit_4.net_3 24 100
| device Reg_32bit_23.Reg_1bit_4.inverter_2.pmos.1 550 200
p data[4] vdd Reg_32bit_23.Reg_1bit_4.net_3 24 200
| device Reg_32bit_23.Reg_1bit_4.inverter_2.pmos.2 550 200
p data[4] vdd Reg_32bit_23.Reg_1bit_4.net_3 24 200
| device Reg_32bit_23.Reg_1bit_4.inverter_2.pmos.3 550 200
p data[4] vdd Reg_32bit_23.Reg_1bit_4.net_3 24 200
| device Reg_32bit_23.Reg_1bit_4.inverter_2.pmos.4 550 200
p data[4] vdd Reg_32bit_23.Reg_1bit_4.net_3 24 200
| end Reg_32bit_23.Reg_1bit_4.inverter_2
| device Reg_32bit_23.Reg_1bit_4.nmos_1 730 230
n inR1[24] Reg_32bit_23.Reg_1bit_4.net_2 out1[4] 24 100
| device Reg_32bit_23.Reg_1bit_4.nmos_2 730 360
n inR2[24] Reg_32bit_23.Reg_1bit_4.net_2 out2[4] 24 100
| end Reg_32bit_23.Reg_1bit_4
| begin Reg_32bit_23.Reg_1bit_5 510 750
| begin Reg_32bit_23.Reg_1bit_5.inverter 560 210
| device Reg_32bit_23.Reg_1bit_5.inverter.nmos 550 360
n Reg_32bit_23.Reg_1bit_5.net_2 gnd Reg_32bit_23.Reg_1bit_5.net_1 24 100
| device Reg_32bit_23.Reg_1bit_5.inverter.pmos 550 200
p Reg_32bit_23.Reg_1bit_5.net_2 vdd Reg_32bit_23.Reg_1bit_5.net_1 24 200
| end Reg_32bit_23.Reg_1bit_5.inverter
| device Reg_32bit_23.Reg_1bit_5.nmos.1 390 260
n w[24] Reg_32bit_23.Reg_1bit_5.net_3 Reg_32bit_23.Reg_1bit_5.net_1 24 100
| device Reg_32bit_23.Reg_1bit_5.nmos.2 390 260
n w[24] Reg_32bit_23.Reg_1bit_5.net_3 Reg_32bit_23.Reg_1bit_5.net_1 24 100
| device Reg_32bit_23.Reg_1bit_5.nmos.3 390 260
n w[24] Reg_32bit_23.Reg_1bit_5.net_3 Reg_32bit_23.Reg_1bit_5.net_1 24 100
| device Reg_32bit_23.Reg_1bit_5.nmos.4 390 260
n w[24] Reg_32bit_23.Reg_1bit_5.net_3 Reg_32bit_23.Reg_1bit_5.net_1 24 100
| begin Reg_32bit_23.Reg_1bit_5.inverter_1 550 380
| device Reg_32bit_23.Reg_1bit_5.inverter_1.nmos.1 550 360
n Reg_32bit_23.Reg_1bit_5.net_1 gnd Reg_32bit_23.Reg_1bit_5.net_2 24 100
| device Reg_32bit_23.Reg_1bit_5.inverter_1.nmos.2 550 360
n Reg_32bit_23.Reg_1bit_5.net_1 gnd Reg_32bit_23.Reg_1bit_5.net_2 24 100
| device Reg_32bit_23.Reg_1bit_5.inverter_1.nmos.3 550 360
n Reg_32bit_23.Reg_1bit_5.net_1 gnd Reg_32bit_23.Reg_1bit_5.net_2 24 100
| device Reg_32bit_23.Reg_1bit_5.inverter_1.nmos.4 550 360
n Reg_32bit_23.Reg_1bit_5.net_1 gnd Reg_32bit_23.Reg_1bit_5.net_2 24 100
| device Reg_32bit_23.Reg_1bit_5.inverter_1.pmos.1 550 200
p Reg_32bit_23.Reg_1bit_5.net_1 vdd Reg_32bit_23.Reg_1bit_5.net_2 24 200
| device Reg_32bit_23.Reg_1bit_5.inverter_1.pmos.2 550 200
p Reg_32bit_23.Reg_1bit_5.net_1 vdd Reg_32bit_23.Reg_1bit_5.net_2 24 200
| device Reg_32bit_23.Reg_1bit_5.inverter_1.pmos.3 550 200
p Reg_32bit_23.Reg_1bit_5.net_1 vdd Reg_32bit_23.Reg_1bit_5.net_2 24 200
| device Reg_32bit_23.Reg_1bit_5.inverter_1.pmos.4 550 200
p Reg_32bit_23.Reg_1bit_5.net_1 vdd Reg_32bit_23.Reg_1bit_5.net_2 24 200
| end Reg_32bit_23.Reg_1bit_5.inverter_1
| begin Reg_32bit_23.Reg_1bit_5.inverter_2 290 260
| device Reg_32bit_23.Reg_1bit_5.inverter_2.nmos.1 550 360
n data[5] gnd Reg_32bit_23.Reg_1bit_5.net_3 24 100
| device Reg_32bit_23.Reg_1bit_5.inverter_2.nmos.2 550 360
n data[5] gnd Reg_32bit_23.Reg_1bit_5.net_3 24 100
| device Reg_32bit_23.Reg_1bit_5.inverter_2.nmos.3 550 360
n data[5] gnd Reg_32bit_23.Reg_1bit_5.net_3 24 100
| device Reg_32bit_23.Reg_1bit_5.inverter_2.nmos.4 550 360
n data[5] gnd Reg_32bit_23.Reg_1bit_5.net_3 24 100
| device Reg_32bit_23.Reg_1bit_5.inverter_2.pmos.1 550 200
p data[5] vdd Reg_32bit_23.Reg_1bit_5.net_3 24 200
| device Reg_32bit_23.Reg_1bit_5.inverter_2.pmos.2 550 200
p data[5] vdd Reg_32bit_23.Reg_1bit_5.net_3 24 200
| device Reg_32bit_23.Reg_1bit_5.inverter_2.pmos.3 550 200
p data[5] vdd Reg_32bit_23.Reg_1bit_5.net_3 24 200
| device Reg_32bit_23.Reg_1bit_5.inverter_2.pmos.4 550 200
p data[5] vdd Reg_32bit_23.Reg_1bit_5.net_3 24 200
| end Reg_32bit_23.Reg_1bit_5.inverter_2
| device Reg_32bit_23.Reg_1bit_5.nmos_1 730 230
n inR1[24] Reg_32bit_23.Reg_1bit_5.net_2 out1[5] 24 100
| device Reg_32bit_23.Reg_1bit_5.nmos_2 730 360
n inR2[24] Reg_32bit_23.Reg_1bit_5.net_2 out2[5] 24 100
| end Reg_32bit_23.Reg_1bit_5
| begin Reg_32bit_23.Reg_1bit_6 510 880
| begin Reg_32bit_23.Reg_1bit_6.inverter 560 210
| device Reg_32bit_23.Reg_1bit_6.inverter.nmos 550 360
n Reg_32bit_23.Reg_1bit_6.net_2 gnd Reg_32bit_23.Reg_1bit_6.net_1 24 100
| device Reg_32bit_23.Reg_1bit_6.inverter.pmos 550 200
p Reg_32bit_23.Reg_1bit_6.net_2 vdd Reg_32bit_23.Reg_1bit_6.net_1 24 200
| end Reg_32bit_23.Reg_1bit_6.inverter
| device Reg_32bit_23.Reg_1bit_6.nmos.1 390 260
n w[24] Reg_32bit_23.Reg_1bit_6.net_3 Reg_32bit_23.Reg_1bit_6.net_1 24 100
| device Reg_32bit_23.Reg_1bit_6.nmos.2 390 260
n w[24] Reg_32bit_23.Reg_1bit_6.net_3 Reg_32bit_23.Reg_1bit_6.net_1 24 100
| device Reg_32bit_23.Reg_1bit_6.nmos.3 390 260
n w[24] Reg_32bit_23.Reg_1bit_6.net_3 Reg_32bit_23.Reg_1bit_6.net_1 24 100
| device Reg_32bit_23.Reg_1bit_6.nmos.4 390 260
n w[24] Reg_32bit_23.Reg_1bit_6.net_3 Reg_32bit_23.Reg_1bit_6.net_1 24 100
| begin Reg_32bit_23.Reg_1bit_6.inverter_1 550 380
| device Reg_32bit_23.Reg_1bit_6.inverter_1.nmos.1 550 360
n Reg_32bit_23.Reg_1bit_6.net_1 gnd Reg_32bit_23.Reg_1bit_6.net_2 24 100
| device Reg_32bit_23.Reg_1bit_6.inverter_1.nmos.2 550 360
n Reg_32bit_23.Reg_1bit_6.net_1 gnd Reg_32bit_23.Reg_1bit_6.net_2 24 100
| device Reg_32bit_23.Reg_1bit_6.inverter_1.nmos.3 550 360
n Reg_32bit_23.Reg_1bit_6.net_1 gnd Reg_32bit_23.Reg_1bit_6.net_2 24 100
| device Reg_32bit_23.Reg_1bit_6.inverter_1.nmos.4 550 360
n Reg_32bit_23.Reg_1bit_6.net_1 gnd Reg_32bit_23.Reg_1bit_6.net_2 24 100
| device Reg_32bit_23.Reg_1bit_6.inverter_1.pmos.1 550 200
p Reg_32bit_23.Reg_1bit_6.net_1 vdd Reg_32bit_23.Reg_1bit_6.net_2 24 200
| device Reg_32bit_23.Reg_1bit_6.inverter_1.pmos.2 550 200
p Reg_32bit_23.Reg_1bit_6.net_1 vdd Reg_32bit_23.Reg_1bit_6.net_2 24 200
| device Reg_32bit_23.Reg_1bit_6.inverter_1.pmos.3 550 200
p Reg_32bit_23.Reg_1bit_6.net_1 vdd Reg_32bit_23.Reg_1bit_6.net_2 24 200
| device Reg_32bit_23.Reg_1bit_6.inverter_1.pmos.4 550 200
p Reg_32bit_23.Reg_1bit_6.net_1 vdd Reg_32bit_23.Reg_1bit_6.net_2 24 200
| end Reg_32bit_23.Reg_1bit_6.inverter_1
| begin Reg_32bit_23.Reg_1bit_6.inverter_2 290 260
| device Reg_32bit_23.Reg_1bit_6.inverter_2.nmos.1 550 360
n data[6] gnd Reg_32bit_23.Reg_1bit_6.net_3 24 100
| device Reg_32bit_23.Reg_1bit_6.inverter_2.nmos.2 550 360
n data[6] gnd Reg_32bit_23.Reg_1bit_6.net_3 24 100
| device Reg_32bit_23.Reg_1bit_6.inverter_2.nmos.3 550 360
n data[6] gnd Reg_32bit_23.Reg_1bit_6.net_3 24 100
| device Reg_32bit_23.Reg_1bit_6.inverter_2.nmos.4 550 360
n data[6] gnd Reg_32bit_23.Reg_1bit_6.net_3 24 100
| device Reg_32bit_23.Reg_1bit_6.inverter_2.pmos.1 550 200
p data[6] vdd Reg_32bit_23.Reg_1bit_6.net_3 24 200
| device Reg_32bit_23.Reg_1bit_6.inverter_2.pmos.2 550 200
p data[6] vdd Reg_32bit_23.Reg_1bit_6.net_3 24 200
| device Reg_32bit_23.Reg_1bit_6.inverter_2.pmos.3 550 200
p data[6] vdd Reg_32bit_23.Reg_1bit_6.net_3 24 200
| device Reg_32bit_23.Reg_1bit_6.inverter_2.pmos.4 550 200
p data[6] vdd Reg_32bit_23.Reg_1bit_6.net_3 24 200
| end Reg_32bit_23.Reg_1bit_6.inverter_2
| device Reg_32bit_23.Reg_1bit_6.nmos_1 730 230
n inR1[24] Reg_32bit_23.Reg_1bit_6.net_2 out1[6] 24 100
| device Reg_32bit_23.Reg_1bit_6.nmos_2 730 360
n inR2[24] Reg_32bit_23.Reg_1bit_6.net_2 out2[6] 24 100
| end Reg_32bit_23.Reg_1bit_6
| begin Reg_32bit_23.Reg_1bit_7 510 1010
| begin Reg_32bit_23.Reg_1bit_7.inverter 560 210
| device Reg_32bit_23.Reg_1bit_7.inverter.nmos 550 360
n Reg_32bit_23.Reg_1bit_7.net_2 gnd Reg_32bit_23.Reg_1bit_7.net_1 24 100
| device Reg_32bit_23.Reg_1bit_7.inverter.pmos 550 200
p Reg_32bit_23.Reg_1bit_7.net_2 vdd Reg_32bit_23.Reg_1bit_7.net_1 24 200
| end Reg_32bit_23.Reg_1bit_7.inverter
| device Reg_32bit_23.Reg_1bit_7.nmos.1 390 260
n w[24] Reg_32bit_23.Reg_1bit_7.net_3 Reg_32bit_23.Reg_1bit_7.net_1 24 100
| device Reg_32bit_23.Reg_1bit_7.nmos.2 390 260
n w[24] Reg_32bit_23.Reg_1bit_7.net_3 Reg_32bit_23.Reg_1bit_7.net_1 24 100
| device Reg_32bit_23.Reg_1bit_7.nmos.3 390 260
n w[24] Reg_32bit_23.Reg_1bit_7.net_3 Reg_32bit_23.Reg_1bit_7.net_1 24 100
| device Reg_32bit_23.Reg_1bit_7.nmos.4 390 260
n w[24] Reg_32bit_23.Reg_1bit_7.net_3 Reg_32bit_23.Reg_1bit_7.net_1 24 100
| begin Reg_32bit_23.Reg_1bit_7.inverter_1 550 380
| device Reg_32bit_23.Reg_1bit_7.inverter_1.nmos.1 550 360
n Reg_32bit_23.Reg_1bit_7.net_1 gnd Reg_32bit_23.Reg_1bit_7.net_2 24 100
| device Reg_32bit_23.Reg_1bit_7.inverter_1.nmos.2 550 360
n Reg_32bit_23.Reg_1bit_7.net_1 gnd Reg_32bit_23.Reg_1bit_7.net_2 24 100
| device Reg_32bit_23.Reg_1bit_7.inverter_1.nmos.3 550 360
n Reg_32bit_23.Reg_1bit_7.net_1 gnd Reg_32bit_23.Reg_1bit_7.net_2 24 100
| device Reg_32bit_23.Reg_1bit_7.inverter_1.nmos.4 550 360
n Reg_32bit_23.Reg_1bit_7.net_1 gnd Reg_32bit_23.Reg_1bit_7.net_2 24 100
| device Reg_32bit_23.Reg_1bit_7.inverter_1.pmos.1 550 200
p Reg_32bit_23.Reg_1bit_7.net_1 vdd Reg_32bit_23.Reg_1bit_7.net_2 24 200
| device Reg_32bit_23.Reg_1bit_7.inverter_1.pmos.2 550 200
p Reg_32bit_23.Reg_1bit_7.net_1 vdd Reg_32bit_23.Reg_1bit_7.net_2 24 200
| device Reg_32bit_23.Reg_1bit_7.inverter_1.pmos.3 550 200
p Reg_32bit_23.Reg_1bit_7.net_1 vdd Reg_32bit_23.Reg_1bit_7.net_2 24 200
| device Reg_32bit_23.Reg_1bit_7.inverter_1.pmos.4 550 200
p Reg_32bit_23.Reg_1bit_7.net_1 vdd Reg_32bit_23.Reg_1bit_7.net_2 24 200
| end Reg_32bit_23.Reg_1bit_7.inverter_1
| begin Reg_32bit_23.Reg_1bit_7.inverter_2 290 260
| device Reg_32bit_23.Reg_1bit_7.inverter_2.nmos.1 550 360
n data[7] gnd Reg_32bit_23.Reg_1bit_7.net_3 24 100
| device Reg_32bit_23.Reg_1bit_7.inverter_2.nmos.2 550 360
n data[7] gnd Reg_32bit_23.Reg_1bit_7.net_3 24 100
| device Reg_32bit_23.Reg_1bit_7.inverter_2.nmos.3 550 360
n data[7] gnd Reg_32bit_23.Reg_1bit_7.net_3 24 100
| device Reg_32bit_23.Reg_1bit_7.inverter_2.nmos.4 550 360
n data[7] gnd Reg_32bit_23.Reg_1bit_7.net_3 24 100
| device Reg_32bit_23.Reg_1bit_7.inverter_2.pmos.1 550 200
p data[7] vdd Reg_32bit_23.Reg_1bit_7.net_3 24 200
| device Reg_32bit_23.Reg_1bit_7.inverter_2.pmos.2 550 200
p data[7] vdd Reg_32bit_23.Reg_1bit_7.net_3 24 200
| device Reg_32bit_23.Reg_1bit_7.inverter_2.pmos.3 550 200
p data[7] vdd Reg_32bit_23.Reg_1bit_7.net_3 24 200
| device Reg_32bit_23.Reg_1bit_7.inverter_2.pmos.4 550 200
p data[7] vdd Reg_32bit_23.Reg_1bit_7.net_3 24 200
| end Reg_32bit_23.Reg_1bit_7.inverter_2
| device Reg_32bit_23.Reg_1bit_7.nmos_1 730 230
n inR1[24] Reg_32bit_23.Reg_1bit_7.net_2 out1[7] 24 100
| device Reg_32bit_23.Reg_1bit_7.nmos_2 730 360
n inR2[24] Reg_32bit_23.Reg_1bit_7.net_2 out2[7] 24 100
| end Reg_32bit_23.Reg_1bit_7
| begin Reg_32bit_23.Reg_1bit_8 510 1150
| begin Reg_32bit_23.Reg_1bit_8.inverter 560 210
| device Reg_32bit_23.Reg_1bit_8.inverter.nmos 550 360
n Reg_32bit_23.Reg_1bit_8.net_2 gnd Reg_32bit_23.Reg_1bit_8.net_1 24 100
| device Reg_32bit_23.Reg_1bit_8.inverter.pmos 550 200
p Reg_32bit_23.Reg_1bit_8.net_2 vdd Reg_32bit_23.Reg_1bit_8.net_1 24 200
| end Reg_32bit_23.Reg_1bit_8.inverter
| device Reg_32bit_23.Reg_1bit_8.nmos.1 390 260
n w[24] Reg_32bit_23.Reg_1bit_8.net_3 Reg_32bit_23.Reg_1bit_8.net_1 24 100
| device Reg_32bit_23.Reg_1bit_8.nmos.2 390 260
n w[24] Reg_32bit_23.Reg_1bit_8.net_3 Reg_32bit_23.Reg_1bit_8.net_1 24 100
| device Reg_32bit_23.Reg_1bit_8.nmos.3 390 260
n w[24] Reg_32bit_23.Reg_1bit_8.net_3 Reg_32bit_23.Reg_1bit_8.net_1 24 100
| device Reg_32bit_23.Reg_1bit_8.nmos.4 390 260
n w[24] Reg_32bit_23.Reg_1bit_8.net_3 Reg_32bit_23.Reg_1bit_8.net_1 24 100
| begin Reg_32bit_23.Reg_1bit_8.inverter_1 550 380
| device Reg_32bit_23.Reg_1bit_8.inverter_1.nmos.1 550 360
n Reg_32bit_23.Reg_1bit_8.net_1 gnd Reg_32bit_23.Reg_1bit_8.net_2 24 100
| device Reg_32bit_23.Reg_1bit_8.inverter_1.nmos.2 550 360
n Reg_32bit_23.Reg_1bit_8.net_1 gnd Reg_32bit_23.Reg_1bit_8.net_2 24 100
| device Reg_32bit_23.Reg_1bit_8.inverter_1.nmos.3 550 360
n Reg_32bit_23.Reg_1bit_8.net_1 gnd Reg_32bit_23.Reg_1bit_8.net_2 24 100
| device Reg_32bit_23.Reg_1bit_8.inverter_1.nmos.4 550 360
n Reg_32bit_23.Reg_1bit_8.net_1 gnd Reg_32bit_23.Reg_1bit_8.net_2 24 100
| device Reg_32bit_23.Reg_1bit_8.inverter_1.pmos.1 550 200
p Reg_32bit_23.Reg_1bit_8.net_1 vdd Reg_32bit_23.Reg_1bit_8.net_2 24 200
| device Reg_32bit_23.Reg_1bit_8.inverter_1.pmos.2 550 200
p Reg_32bit_23.Reg_1bit_8.net_1 vdd Reg_32bit_23.Reg_1bit_8.net_2 24 200
| device Reg_32bit_23.Reg_1bit_8.inverter_1.pmos.3 550 200
p Reg_32bit_23.Reg_1bit_8.net_1 vdd Reg_32bit_23.Reg_1bit_8.net_2 24 200
| device Reg_32bit_23.Reg_1bit_8.inverter_1.pmos.4 550 200
p Reg_32bit_23.Reg_1bit_8.net_1 vdd Reg_32bit_23.Reg_1bit_8.net_2 24 200
| end Reg_32bit_23.Reg_1bit_8.inverter_1
| begin Reg_32bit_23.Reg_1bit_8.inverter_2 290 260
| device Reg_32bit_23.Reg_1bit_8.inverter_2.nmos.1 550 360
n data[8] gnd Reg_32bit_23.Reg_1bit_8.net_3 24 100
| device Reg_32bit_23.Reg_1bit_8.inverter_2.nmos.2 550 360
n data[8] gnd Reg_32bit_23.Reg_1bit_8.net_3 24 100
| device Reg_32bit_23.Reg_1bit_8.inverter_2.nmos.3 550 360
n data[8] gnd Reg_32bit_23.Reg_1bit_8.net_3 24 100
| device Reg_32bit_23.Reg_1bit_8.inverter_2.nmos.4 550 360
n data[8] gnd Reg_32bit_23.Reg_1bit_8.net_3 24 100
| device Reg_32bit_23.Reg_1bit_8.inverter_2.pmos.1 550 200
p data[8] vdd Reg_32bit_23.Reg_1bit_8.net_3 24 200
| device Reg_32bit_23.Reg_1bit_8.inverter_2.pmos.2 550 200
p data[8] vdd Reg_32bit_23.Reg_1bit_8.net_3 24 200
| device Reg_32bit_23.Reg_1bit_8.inverter_2.pmos.3 550 200
p data[8] vdd Reg_32bit_23.Reg_1bit_8.net_3 24 200
| device Reg_32bit_23.Reg_1bit_8.inverter_2.pmos.4 550 200
p data[8] vdd Reg_32bit_23.Reg_1bit_8.net_3 24 200
| end Reg_32bit_23.Reg_1bit_8.inverter_2
| device Reg_32bit_23.Reg_1bit_8.nmos_1 730 230
n inR1[24] Reg_32bit_23.Reg_1bit_8.net_2 out1[8] 24 100
| device Reg_32bit_23.Reg_1bit_8.nmos_2 730 360
n inR2[24] Reg_32bit_23.Reg_1bit_8.net_2 out2[8] 24 100
| end Reg_32bit_23.Reg_1bit_8
| begin Reg_32bit_23.Reg_1bit_9 510 1280
| begin Reg_32bit_23.Reg_1bit_9.inverter 560 210
| device Reg_32bit_23.Reg_1bit_9.inverter.nmos 550 360
n Reg_32bit_23.Reg_1bit_9.net_2 gnd Reg_32bit_23.Reg_1bit_9.net_1 24 100
| device Reg_32bit_23.Reg_1bit_9.inverter.pmos 550 200
p Reg_32bit_23.Reg_1bit_9.net_2 vdd Reg_32bit_23.Reg_1bit_9.net_1 24 200
| end Reg_32bit_23.Reg_1bit_9.inverter
| device Reg_32bit_23.Reg_1bit_9.nmos.1 390 260
n w[24] Reg_32bit_23.Reg_1bit_9.net_3 Reg_32bit_23.Reg_1bit_9.net_1 24 100
| device Reg_32bit_23.Reg_1bit_9.nmos.2 390 260
n w[24] Reg_32bit_23.Reg_1bit_9.net_3 Reg_32bit_23.Reg_1bit_9.net_1 24 100
| device Reg_32bit_23.Reg_1bit_9.nmos.3 390 260
n w[24] Reg_32bit_23.Reg_1bit_9.net_3 Reg_32bit_23.Reg_1bit_9.net_1 24 100
| device Reg_32bit_23.Reg_1bit_9.nmos.4 390 260
n w[24] Reg_32bit_23.Reg_1bit_9.net_3 Reg_32bit_23.Reg_1bit_9.net_1 24 100
| begin Reg_32bit_23.Reg_1bit_9.inverter_1 550 380
| device Reg_32bit_23.Reg_1bit_9.inverter_1.nmos.1 550 360
n Reg_32bit_23.Reg_1bit_9.net_1 gnd Reg_32bit_23.Reg_1bit_9.net_2 24 100
| device Reg_32bit_23.Reg_1bit_9.inverter_1.nmos.2 550 360
n Reg_32bit_23.Reg_1bit_9.net_1 gnd Reg_32bit_23.Reg_1bit_9.net_2 24 100
| device Reg_32bit_23.Reg_1bit_9.inverter_1.nmos.3 550 360
n Reg_32bit_23.Reg_1bit_9.net_1 gnd Reg_32bit_23.Reg_1bit_9.net_2 24 100
| device Reg_32bit_23.Reg_1bit_9.inverter_1.nmos.4 550 360
n Reg_32bit_23.Reg_1bit_9.net_1 gnd Reg_32bit_23.Reg_1bit_9.net_2 24 100
| device Reg_32bit_23.Reg_1bit_9.inverter_1.pmos.1 550 200
p Reg_32bit_23.Reg_1bit_9.net_1 vdd Reg_32bit_23.Reg_1bit_9.net_2 24 200
| device Reg_32bit_23.Reg_1bit_9.inverter_1.pmos.2 550 200
p Reg_32bit_23.Reg_1bit_9.net_1 vdd Reg_32bit_23.Reg_1bit_9.net_2 24 200
| device Reg_32bit_23.Reg_1bit_9.inverter_1.pmos.3 550 200
p Reg_32bit_23.Reg_1bit_9.net_1 vdd Reg_32bit_23.Reg_1bit_9.net_2 24 200
| device Reg_32bit_23.Reg_1bit_9.inverter_1.pmos.4 550 200
p Reg_32bit_23.Reg_1bit_9.net_1 vdd Reg_32bit_23.Reg_1bit_9.net_2 24 200
| end Reg_32bit_23.Reg_1bit_9.inverter_1
| begin Reg_32bit_23.Reg_1bit_9.inverter_2 290 260
| device Reg_32bit_23.Reg_1bit_9.inverter_2.nmos.1 550 360
n data[9] gnd Reg_32bit_23.Reg_1bit_9.net_3 24 100
| device Reg_32bit_23.Reg_1bit_9.inverter_2.nmos.2 550 360
n data[9] gnd Reg_32bit_23.Reg_1bit_9.net_3 24 100
| device Reg_32bit_23.Reg_1bit_9.inverter_2.nmos.3 550 360
n data[9] gnd Reg_32bit_23.Reg_1bit_9.net_3 24 100
| device Reg_32bit_23.Reg_1bit_9.inverter_2.nmos.4 550 360
n data[9] gnd Reg_32bit_23.Reg_1bit_9.net_3 24 100
| device Reg_32bit_23.Reg_1bit_9.inverter_2.pmos.1 550 200
p data[9] vdd Reg_32bit_23.Reg_1bit_9.net_3 24 200
| device Reg_32bit_23.Reg_1bit_9.inverter_2.pmos.2 550 200
p data[9] vdd Reg_32bit_23.Reg_1bit_9.net_3 24 200
| device Reg_32bit_23.Reg_1bit_9.inverter_2.pmos.3 550 200
p data[9] vdd Reg_32bit_23.Reg_1bit_9.net_3 24 200
| device Reg_32bit_23.Reg_1bit_9.inverter_2.pmos.4 550 200
p data[9] vdd Reg_32bit_23.Reg_1bit_9.net_3 24 200
| end Reg_32bit_23.Reg_1bit_9.inverter_2
| device Reg_32bit_23.Reg_1bit_9.nmos_1 730 230
n inR1[24] Reg_32bit_23.Reg_1bit_9.net_2 out1[9] 24 100
| device Reg_32bit_23.Reg_1bit_9.nmos_2 730 360
n inR2[24] Reg_32bit_23.Reg_1bit_9.net_2 out2[9] 24 100
| end Reg_32bit_23.Reg_1bit_9
| begin Reg_32bit_23.Reg_1bit_10 510 1410
| begin Reg_32bit_23.Reg_1bit_10.inverter 560 210
| device Reg_32bit_23.Reg_1bit_10.inverter.nmos 550 360
n Reg_32bit_23.Reg_1bit_10.net_2 gnd Reg_32bit_23.Reg_1bit_10.net_1 24 100
| device Reg_32bit_23.Reg_1bit_10.inverter.pmos 550 200
p Reg_32bit_23.Reg_1bit_10.net_2 vdd Reg_32bit_23.Reg_1bit_10.net_1 24 200
| end Reg_32bit_23.Reg_1bit_10.inverter
| device Reg_32bit_23.Reg_1bit_10.nmos.1 390 260
n w[24] Reg_32bit_23.Reg_1bit_10.net_3 Reg_32bit_23.Reg_1bit_10.net_1 24 100
| device Reg_32bit_23.Reg_1bit_10.nmos.2 390 260
n w[24] Reg_32bit_23.Reg_1bit_10.net_3 Reg_32bit_23.Reg_1bit_10.net_1 24 100
| device Reg_32bit_23.Reg_1bit_10.nmos.3 390 260
n w[24] Reg_32bit_23.Reg_1bit_10.net_3 Reg_32bit_23.Reg_1bit_10.net_1 24 100
| device Reg_32bit_23.Reg_1bit_10.nmos.4 390 260
n w[24] Reg_32bit_23.Reg_1bit_10.net_3 Reg_32bit_23.Reg_1bit_10.net_1 24 100
| begin Reg_32bit_23.Reg_1bit_10.inverter_1 550 380
| device Reg_32bit_23.Reg_1bit_10.inverter_1.nmos.1 550 360
n Reg_32bit_23.Reg_1bit_10.net_1 gnd Reg_32bit_23.Reg_1bit_10.net_2 24 100
| device Reg_32bit_23.Reg_1bit_10.inverter_1.nmos.2 550 360
n Reg_32bit_23.Reg_1bit_10.net_1 gnd Reg_32bit_23.Reg_1bit_10.net_2 24 100
| device Reg_32bit_23.Reg_1bit_10.inverter_1.nmos.3 550 360
n Reg_32bit_23.Reg_1bit_10.net_1 gnd Reg_32bit_23.Reg_1bit_10.net_2 24 100
| device Reg_32bit_23.Reg_1bit_10.inverter_1.nmos.4 550 360
n Reg_32bit_23.Reg_1bit_10.net_1 gnd Reg_32bit_23.Reg_1bit_10.net_2 24 100
| device Reg_32bit_23.Reg_1bit_10.inverter_1.pmos.1 550 200
p Reg_32bit_23.Reg_1bit_10.net_1 vdd Reg_32bit_23.Reg_1bit_10.net_2 24 200
| device Reg_32bit_23.Reg_1bit_10.inverter_1.pmos.2 550 200
p Reg_32bit_23.Reg_1bit_10.net_1 vdd Reg_32bit_23.Reg_1bit_10.net_2 24 200
| device Reg_32bit_23.Reg_1bit_10.inverter_1.pmos.3 550 200
p Reg_32bit_23.Reg_1bit_10.net_1 vdd Reg_32bit_23.Reg_1bit_10.net_2 24 200
| device Reg_32bit_23.Reg_1bit_10.inverter_1.pmos.4 550 200
p Reg_32bit_23.Reg_1bit_10.net_1 vdd Reg_32bit_23.Reg_1bit_10.net_2 24 200
| end Reg_32bit_23.Reg_1bit_10.inverter_1
| begin Reg_32bit_23.Reg_1bit_10.inverter_2 290 260
| device Reg_32bit_23.Reg_1bit_10.inverter_2.nmos.1 550 360
n data[10] gnd Reg_32bit_23.Reg_1bit_10.net_3 24 100
| device Reg_32bit_23.Reg_1bit_10.inverter_2.nmos.2 550 360
n data[10] gnd Reg_32bit_23.Reg_1bit_10.net_3 24 100
| device Reg_32bit_23.Reg_1bit_10.inverter_2.nmos.3 550 360
n data[10] gnd Reg_32bit_23.Reg_1bit_10.net_3 24 100
| device Reg_32bit_23.Reg_1bit_10.inverter_2.nmos.4 550 360
n data[10] gnd Reg_32bit_23.Reg_1bit_10.net_3 24 100
| device Reg_32bit_23.Reg_1bit_10.inverter_2.pmos.1 550 200
p data[10] vdd Reg_32bit_23.Reg_1bit_10.net_3 24 200
| device Reg_32bit_23.Reg_1bit_10.inverter_2.pmos.2 550 200
p data[10] vdd Reg_32bit_23.Reg_1bit_10.net_3 24 200
| device Reg_32bit_23.Reg_1bit_10.inverter_2.pmos.3 550 200
p data[10] vdd Reg_32bit_23.Reg_1bit_10.net_3 24 200
| device Reg_32bit_23.Reg_1bit_10.inverter_2.pmos.4 550 200
p data[10] vdd Reg_32bit_23.Reg_1bit_10.net_3 24 200
| end Reg_32bit_23.Reg_1bit_10.inverter_2
| device Reg_32bit_23.Reg_1bit_10.nmos_1 730 230
n inR1[24] Reg_32bit_23.Reg_1bit_10.net_2 out1[10] 24 100
| device Reg_32bit_23.Reg_1bit_10.nmos_2 730 360
n inR2[24] Reg_32bit_23.Reg_1bit_10.net_2 out2[10] 24 100
| end Reg_32bit_23.Reg_1bit_10
| begin Reg_32bit_23.Reg_1bit_11 510 1540
| begin Reg_32bit_23.Reg_1bit_11.inverter 560 210
| device Reg_32bit_23.Reg_1bit_11.inverter.nmos 550 360
n Reg_32bit_23.Reg_1bit_11.net_2 gnd Reg_32bit_23.Reg_1bit_11.net_1 24 100
| device Reg_32bit_23.Reg_1bit_11.inverter.pmos 550 200
p Reg_32bit_23.Reg_1bit_11.net_2 vdd Reg_32bit_23.Reg_1bit_11.net_1 24 200
| end Reg_32bit_23.Reg_1bit_11.inverter
| device Reg_32bit_23.Reg_1bit_11.nmos.1 390 260
n w[24] Reg_32bit_23.Reg_1bit_11.net_3 Reg_32bit_23.Reg_1bit_11.net_1 24 100
| device Reg_32bit_23.Reg_1bit_11.nmos.2 390 260
n w[24] Reg_32bit_23.Reg_1bit_11.net_3 Reg_32bit_23.Reg_1bit_11.net_1 24 100
| device Reg_32bit_23.Reg_1bit_11.nmos.3 390 260
n w[24] Reg_32bit_23.Reg_1bit_11.net_3 Reg_32bit_23.Reg_1bit_11.net_1 24 100
| device Reg_32bit_23.Reg_1bit_11.nmos.4 390 260
n w[24] Reg_32bit_23.Reg_1bit_11.net_3 Reg_32bit_23.Reg_1bit_11.net_1 24 100
| begin Reg_32bit_23.Reg_1bit_11.inverter_1 550 380
| device Reg_32bit_23.Reg_1bit_11.inverter_1.nmos.1 550 360
n Reg_32bit_23.Reg_1bit_11.net_1 gnd Reg_32bit_23.Reg_1bit_11.net_2 24 100
| device Reg_32bit_23.Reg_1bit_11.inverter_1.nmos.2 550 360
n Reg_32bit_23.Reg_1bit_11.net_1 gnd Reg_32bit_23.Reg_1bit_11.net_2 24 100
| device Reg_32bit_23.Reg_1bit_11.inverter_1.nmos.3 550 360
n Reg_32bit_23.Reg_1bit_11.net_1 gnd Reg_32bit_23.Reg_1bit_11.net_2 24 100
| device Reg_32bit_23.Reg_1bit_11.inverter_1.nmos.4 550 360
n Reg_32bit_23.Reg_1bit_11.net_1 gnd Reg_32bit_23.Reg_1bit_11.net_2 24 100
| device Reg_32bit_23.Reg_1bit_11.inverter_1.pmos.1 550 200
p Reg_32bit_23.Reg_1bit_11.net_1 vdd Reg_32bit_23.Reg_1bit_11.net_2 24 200
| device Reg_32bit_23.Reg_1bit_11.inverter_1.pmos.2 550 200
p Reg_32bit_23.Reg_1bit_11.net_1 vdd Reg_32bit_23.Reg_1bit_11.net_2 24 200
| device Reg_32bit_23.Reg_1bit_11.inverter_1.pmos.3 550 200
p Reg_32bit_23.Reg_1bit_11.net_1 vdd Reg_32bit_23.Reg_1bit_11.net_2 24 200
| device Reg_32bit_23.Reg_1bit_11.inverter_1.pmos.4 550 200
p Reg_32bit_23.Reg_1bit_11.net_1 vdd Reg_32bit_23.Reg_1bit_11.net_2 24 200
| end Reg_32bit_23.Reg_1bit_11.inverter_1
| begin Reg_32bit_23.Reg_1bit_11.inverter_2 290 260
| device Reg_32bit_23.Reg_1bit_11.inverter_2.nmos.1 550 360
n data[11] gnd Reg_32bit_23.Reg_1bit_11.net_3 24 100
| device Reg_32bit_23.Reg_1bit_11.inverter_2.nmos.2 550 360
n data[11] gnd Reg_32bit_23.Reg_1bit_11.net_3 24 100
| device Reg_32bit_23.Reg_1bit_11.inverter_2.nmos.3 550 360
n data[11] gnd Reg_32bit_23.Reg_1bit_11.net_3 24 100
| device Reg_32bit_23.Reg_1bit_11.inverter_2.nmos.4 550 360
n data[11] gnd Reg_32bit_23.Reg_1bit_11.net_3 24 100
| device Reg_32bit_23.Reg_1bit_11.inverter_2.pmos.1 550 200
p data[11] vdd Reg_32bit_23.Reg_1bit_11.net_3 24 200
| device Reg_32bit_23.Reg_1bit_11.inverter_2.pmos.2 550 200
p data[11] vdd Reg_32bit_23.Reg_1bit_11.net_3 24 200
| device Reg_32bit_23.Reg_1bit_11.inverter_2.pmos.3 550 200
p data[11] vdd Reg_32bit_23.Reg_1bit_11.net_3 24 200
| device Reg_32bit_23.Reg_1bit_11.inverter_2.pmos.4 550 200
p data[11] vdd Reg_32bit_23.Reg_1bit_11.net_3 24 200
| end Reg_32bit_23.Reg_1bit_11.inverter_2
| device Reg_32bit_23.Reg_1bit_11.nmos_1 730 230
n inR1[24] Reg_32bit_23.Reg_1bit_11.net_2 out1[11] 24 100
| device Reg_32bit_23.Reg_1bit_11.nmos_2 730 360
n inR2[24] Reg_32bit_23.Reg_1bit_11.net_2 out2[11] 24 100
| end Reg_32bit_23.Reg_1bit_11
| begin Reg_32bit_23.Reg_1bit_12 510 1670
| begin Reg_32bit_23.Reg_1bit_12.inverter 560 210
| device Reg_32bit_23.Reg_1bit_12.inverter.nmos 550 360
n Reg_32bit_23.Reg_1bit_12.net_2 gnd Reg_32bit_23.Reg_1bit_12.net_1 24 100
| device Reg_32bit_23.Reg_1bit_12.inverter.pmos 550 200
p Reg_32bit_23.Reg_1bit_12.net_2 vdd Reg_32bit_23.Reg_1bit_12.net_1 24 200
| end Reg_32bit_23.Reg_1bit_12.inverter
| device Reg_32bit_23.Reg_1bit_12.nmos.1 390 260
n w[24] Reg_32bit_23.Reg_1bit_12.net_3 Reg_32bit_23.Reg_1bit_12.net_1 24 100
| device Reg_32bit_23.Reg_1bit_12.nmos.2 390 260
n w[24] Reg_32bit_23.Reg_1bit_12.net_3 Reg_32bit_23.Reg_1bit_12.net_1 24 100
| device Reg_32bit_23.Reg_1bit_12.nmos.3 390 260
n w[24] Reg_32bit_23.Reg_1bit_12.net_3 Reg_32bit_23.Reg_1bit_12.net_1 24 100
| device Reg_32bit_23.Reg_1bit_12.nmos.4 390 260
n w[24] Reg_32bit_23.Reg_1bit_12.net_3 Reg_32bit_23.Reg_1bit_12.net_1 24 100
| begin Reg_32bit_23.Reg_1bit_12.inverter_1 550 380
| device Reg_32bit_23.Reg_1bit_12.inverter_1.nmos.1 550 360
n Reg_32bit_23.Reg_1bit_12.net_1 gnd Reg_32bit_23.Reg_1bit_12.net_2 24 100
| device Reg_32bit_23.Reg_1bit_12.inverter_1.nmos.2 550 360
n Reg_32bit_23.Reg_1bit_12.net_1 gnd Reg_32bit_23.Reg_1bit_12.net_2 24 100
| device Reg_32bit_23.Reg_1bit_12.inverter_1.nmos.3 550 360
n Reg_32bit_23.Reg_1bit_12.net_1 gnd Reg_32bit_23.Reg_1bit_12.net_2 24 100
| device Reg_32bit_23.Reg_1bit_12.inverter_1.nmos.4 550 360
n Reg_32bit_23.Reg_1bit_12.net_1 gnd Reg_32bit_23.Reg_1bit_12.net_2 24 100
| device Reg_32bit_23.Reg_1bit_12.inverter_1.pmos.1 550 200
p Reg_32bit_23.Reg_1bit_12.net_1 vdd Reg_32bit_23.Reg_1bit_12.net_2 24 200
| device Reg_32bit_23.Reg_1bit_12.inverter_1.pmos.2 550 200
p Reg_32bit_23.Reg_1bit_12.net_1 vdd Reg_32bit_23.Reg_1bit_12.net_2 24 200
| device Reg_32bit_23.Reg_1bit_12.inverter_1.pmos.3 550 200
p Reg_32bit_23.Reg_1bit_12.net_1 vdd Reg_32bit_23.Reg_1bit_12.net_2 24 200
| device Reg_32bit_23.Reg_1bit_12.inverter_1.pmos.4 550 200
p Reg_32bit_23.Reg_1bit_12.net_1 vdd Reg_32bit_23.Reg_1bit_12.net_2 24 200
| end Reg_32bit_23.Reg_1bit_12.inverter_1
| begin Reg_32bit_23.Reg_1bit_12.inverter_2 290 260
| device Reg_32bit_23.Reg_1bit_12.inverter_2.nmos.1 550 360
n data[12] gnd Reg_32bit_23.Reg_1bit_12.net_3 24 100
| device Reg_32bit_23.Reg_1bit_12.inverter_2.nmos.2 550 360
n data[12] gnd Reg_32bit_23.Reg_1bit_12.net_3 24 100
| device Reg_32bit_23.Reg_1bit_12.inverter_2.nmos.3 550 360
n data[12] gnd Reg_32bit_23.Reg_1bit_12.net_3 24 100
| device Reg_32bit_23.Reg_1bit_12.inverter_2.nmos.4 550 360
n data[12] gnd Reg_32bit_23.Reg_1bit_12.net_3 24 100
| device Reg_32bit_23.Reg_1bit_12.inverter_2.pmos.1 550 200
p data[12] vdd Reg_32bit_23.Reg_1bit_12.net_3 24 200
| device Reg_32bit_23.Reg_1bit_12.inverter_2.pmos.2 550 200
p data[12] vdd Reg_32bit_23.Reg_1bit_12.net_3 24 200
| device Reg_32bit_23.Reg_1bit_12.inverter_2.pmos.3 550 200
p data[12] vdd Reg_32bit_23.Reg_1bit_12.net_3 24 200
| device Reg_32bit_23.Reg_1bit_12.inverter_2.pmos.4 550 200
p data[12] vdd Reg_32bit_23.Reg_1bit_12.net_3 24 200
| end Reg_32bit_23.Reg_1bit_12.inverter_2
| device Reg_32bit_23.Reg_1bit_12.nmos_1 730 230
n inR1[24] Reg_32bit_23.Reg_1bit_12.net_2 out1[12] 24 100
| device Reg_32bit_23.Reg_1bit_12.nmos_2 730 360
n inR2[24] Reg_32bit_23.Reg_1bit_12.net_2 out2[12] 24 100
| end Reg_32bit_23.Reg_1bit_12
| begin Reg_32bit_23.Reg_1bit_13 510 1800
| begin Reg_32bit_23.Reg_1bit_13.inverter 560 210
| device Reg_32bit_23.Reg_1bit_13.inverter.nmos 550 360
n Reg_32bit_23.Reg_1bit_13.net_2 gnd Reg_32bit_23.Reg_1bit_13.net_1 24 100
| device Reg_32bit_23.Reg_1bit_13.inverter.pmos 550 200
p Reg_32bit_23.Reg_1bit_13.net_2 vdd Reg_32bit_23.Reg_1bit_13.net_1 24 200
| end Reg_32bit_23.Reg_1bit_13.inverter
| device Reg_32bit_23.Reg_1bit_13.nmos.1 390 260
n w[24] Reg_32bit_23.Reg_1bit_13.net_3 Reg_32bit_23.Reg_1bit_13.net_1 24 100
| device Reg_32bit_23.Reg_1bit_13.nmos.2 390 260
n w[24] Reg_32bit_23.Reg_1bit_13.net_3 Reg_32bit_23.Reg_1bit_13.net_1 24 100
| device Reg_32bit_23.Reg_1bit_13.nmos.3 390 260
n w[24] Reg_32bit_23.Reg_1bit_13.net_3 Reg_32bit_23.Reg_1bit_13.net_1 24 100
| device Reg_32bit_23.Reg_1bit_13.nmos.4 390 260
n w[24] Reg_32bit_23.Reg_1bit_13.net_3 Reg_32bit_23.Reg_1bit_13.net_1 24 100
| begin Reg_32bit_23.Reg_1bit_13.inverter_1 550 380
| device Reg_32bit_23.Reg_1bit_13.inverter_1.nmos.1 550 360
n Reg_32bit_23.Reg_1bit_13.net_1 gnd Reg_32bit_23.Reg_1bit_13.net_2 24 100
| device Reg_32bit_23.Reg_1bit_13.inverter_1.nmos.2 550 360
n Reg_32bit_23.Reg_1bit_13.net_1 gnd Reg_32bit_23.Reg_1bit_13.net_2 24 100
| device Reg_32bit_23.Reg_1bit_13.inverter_1.nmos.3 550 360
n Reg_32bit_23.Reg_1bit_13.net_1 gnd Reg_32bit_23.Reg_1bit_13.net_2 24 100
| device Reg_32bit_23.Reg_1bit_13.inverter_1.nmos.4 550 360
n Reg_32bit_23.Reg_1bit_13.net_1 gnd Reg_32bit_23.Reg_1bit_13.net_2 24 100
| device Reg_32bit_23.Reg_1bit_13.inverter_1.pmos.1 550 200
p Reg_32bit_23.Reg_1bit_13.net_1 vdd Reg_32bit_23.Reg_1bit_13.net_2 24 200
| device Reg_32bit_23.Reg_1bit_13.inverter_1.pmos.2 550 200
p Reg_32bit_23.Reg_1bit_13.net_1 vdd Reg_32bit_23.Reg_1bit_13.net_2 24 200
| device Reg_32bit_23.Reg_1bit_13.inverter_1.pmos.3 550 200
p Reg_32bit_23.Reg_1bit_13.net_1 vdd Reg_32bit_23.Reg_1bit_13.net_2 24 200
| device Reg_32bit_23.Reg_1bit_13.inverter_1.pmos.4 550 200
p Reg_32bit_23.Reg_1bit_13.net_1 vdd Reg_32bit_23.Reg_1bit_13.net_2 24 200
| end Reg_32bit_23.Reg_1bit_13.inverter_1
| begin Reg_32bit_23.Reg_1bit_13.inverter_2 290 260
| device Reg_32bit_23.Reg_1bit_13.inverter_2.nmos.1 550 360
n data[13] gnd Reg_32bit_23.Reg_1bit_13.net_3 24 100
| device Reg_32bit_23.Reg_1bit_13.inverter_2.nmos.2 550 360
n data[13] gnd Reg_32bit_23.Reg_1bit_13.net_3 24 100
| device Reg_32bit_23.Reg_1bit_13.inverter_2.nmos.3 550 360
n data[13] gnd Reg_32bit_23.Reg_1bit_13.net_3 24 100
| device Reg_32bit_23.Reg_1bit_13.inverter_2.nmos.4 550 360
n data[13] gnd Reg_32bit_23.Reg_1bit_13.net_3 24 100
| device Reg_32bit_23.Reg_1bit_13.inverter_2.pmos.1 550 200
p data[13] vdd Reg_32bit_23.Reg_1bit_13.net_3 24 200
| device Reg_32bit_23.Reg_1bit_13.inverter_2.pmos.2 550 200
p data[13] vdd Reg_32bit_23.Reg_1bit_13.net_3 24 200
| device Reg_32bit_23.Reg_1bit_13.inverter_2.pmos.3 550 200
p data[13] vdd Reg_32bit_23.Reg_1bit_13.net_3 24 200
| device Reg_32bit_23.Reg_1bit_13.inverter_2.pmos.4 550 200
p data[13] vdd Reg_32bit_23.Reg_1bit_13.net_3 24 200
| end Reg_32bit_23.Reg_1bit_13.inverter_2
| device Reg_32bit_23.Reg_1bit_13.nmos_1 730 230
n inR1[24] Reg_32bit_23.Reg_1bit_13.net_2 out1[13] 24 100
| device Reg_32bit_23.Reg_1bit_13.nmos_2 730 360
n inR2[24] Reg_32bit_23.Reg_1bit_13.net_2 out2[13] 24 100
| end Reg_32bit_23.Reg_1bit_13
| begin Reg_32bit_23.Reg_1bit_14 510 1930
| begin Reg_32bit_23.Reg_1bit_14.inverter 560 210
| device Reg_32bit_23.Reg_1bit_14.inverter.nmos 550 360
n Reg_32bit_23.Reg_1bit_14.net_2 gnd Reg_32bit_23.Reg_1bit_14.net_1 24 100
| device Reg_32bit_23.Reg_1bit_14.inverter.pmos 550 200
p Reg_32bit_23.Reg_1bit_14.net_2 vdd Reg_32bit_23.Reg_1bit_14.net_1 24 200
| end Reg_32bit_23.Reg_1bit_14.inverter
| device Reg_32bit_23.Reg_1bit_14.nmos.1 390 260
n w[24] Reg_32bit_23.Reg_1bit_14.net_3 Reg_32bit_23.Reg_1bit_14.net_1 24 100
| device Reg_32bit_23.Reg_1bit_14.nmos.2 390 260
n w[24] Reg_32bit_23.Reg_1bit_14.net_3 Reg_32bit_23.Reg_1bit_14.net_1 24 100
| device Reg_32bit_23.Reg_1bit_14.nmos.3 390 260
n w[24] Reg_32bit_23.Reg_1bit_14.net_3 Reg_32bit_23.Reg_1bit_14.net_1 24 100
| device Reg_32bit_23.Reg_1bit_14.nmos.4 390 260
n w[24] Reg_32bit_23.Reg_1bit_14.net_3 Reg_32bit_23.Reg_1bit_14.net_1 24 100
| begin Reg_32bit_23.Reg_1bit_14.inverter_1 550 380
| device Reg_32bit_23.Reg_1bit_14.inverter_1.nmos.1 550 360
n Reg_32bit_23.Reg_1bit_14.net_1 gnd Reg_32bit_23.Reg_1bit_14.net_2 24 100
| device Reg_32bit_23.Reg_1bit_14.inverter_1.nmos.2 550 360
n Reg_32bit_23.Reg_1bit_14.net_1 gnd Reg_32bit_23.Reg_1bit_14.net_2 24 100
| device Reg_32bit_23.Reg_1bit_14.inverter_1.nmos.3 550 360
n Reg_32bit_23.Reg_1bit_14.net_1 gnd Reg_32bit_23.Reg_1bit_14.net_2 24 100
| device Reg_32bit_23.Reg_1bit_14.inverter_1.nmos.4 550 360
n Reg_32bit_23.Reg_1bit_14.net_1 gnd Reg_32bit_23.Reg_1bit_14.net_2 24 100
| device Reg_32bit_23.Reg_1bit_14.inverter_1.pmos.1 550 200
p Reg_32bit_23.Reg_1bit_14.net_1 vdd Reg_32bit_23.Reg_1bit_14.net_2 24 200
| device Reg_32bit_23.Reg_1bit_14.inverter_1.pmos.2 550 200
p Reg_32bit_23.Reg_1bit_14.net_1 vdd Reg_32bit_23.Reg_1bit_14.net_2 24 200
| device Reg_32bit_23.Reg_1bit_14.inverter_1.pmos.3 550 200
p Reg_32bit_23.Reg_1bit_14.net_1 vdd Reg_32bit_23.Reg_1bit_14.net_2 24 200
| device Reg_32bit_23.Reg_1bit_14.inverter_1.pmos.4 550 200
p Reg_32bit_23.Reg_1bit_14.net_1 vdd Reg_32bit_23.Reg_1bit_14.net_2 24 200
| end Reg_32bit_23.Reg_1bit_14.inverter_1
| begin Reg_32bit_23.Reg_1bit_14.inverter_2 290 260
| device Reg_32bit_23.Reg_1bit_14.inverter_2.nmos.1 550 360
n data[14] gnd Reg_32bit_23.Reg_1bit_14.net_3 24 100
| device Reg_32bit_23.Reg_1bit_14.inverter_2.nmos.2 550 360
n data[14] gnd Reg_32bit_23.Reg_1bit_14.net_3 24 100
| device Reg_32bit_23.Reg_1bit_14.inverter_2.nmos.3 550 360
n data[14] gnd Reg_32bit_23.Reg_1bit_14.net_3 24 100
| device Reg_32bit_23.Reg_1bit_14.inverter_2.nmos.4 550 360
n data[14] gnd Reg_32bit_23.Reg_1bit_14.net_3 24 100
| device Reg_32bit_23.Reg_1bit_14.inverter_2.pmos.1 550 200
p data[14] vdd Reg_32bit_23.Reg_1bit_14.net_3 24 200
| device Reg_32bit_23.Reg_1bit_14.inverter_2.pmos.2 550 200
p data[14] vdd Reg_32bit_23.Reg_1bit_14.net_3 24 200
| device Reg_32bit_23.Reg_1bit_14.inverter_2.pmos.3 550 200
p data[14] vdd Reg_32bit_23.Reg_1bit_14.net_3 24 200
| device Reg_32bit_23.Reg_1bit_14.inverter_2.pmos.4 550 200
p data[14] vdd Reg_32bit_23.Reg_1bit_14.net_3 24 200
| end Reg_32bit_23.Reg_1bit_14.inverter_2
| device Reg_32bit_23.Reg_1bit_14.nmos_1 730 230
n inR1[24] Reg_32bit_23.Reg_1bit_14.net_2 out1[14] 24 100
| device Reg_32bit_23.Reg_1bit_14.nmos_2 730 360
n inR2[24] Reg_32bit_23.Reg_1bit_14.net_2 out2[14] 24 100
| end Reg_32bit_23.Reg_1bit_14
| begin Reg_32bit_23.Reg_1bit_15 510 2060
| begin Reg_32bit_23.Reg_1bit_15.inverter 560 210
| device Reg_32bit_23.Reg_1bit_15.inverter.nmos 550 360
n Reg_32bit_23.Reg_1bit_15.net_2 gnd Reg_32bit_23.Reg_1bit_15.net_1 24 100
| device Reg_32bit_23.Reg_1bit_15.inverter.pmos 550 200
p Reg_32bit_23.Reg_1bit_15.net_2 vdd Reg_32bit_23.Reg_1bit_15.net_1 24 200
| end Reg_32bit_23.Reg_1bit_15.inverter
| device Reg_32bit_23.Reg_1bit_15.nmos.1 390 260
n w[24] Reg_32bit_23.Reg_1bit_15.net_3 Reg_32bit_23.Reg_1bit_15.net_1 24 100
| device Reg_32bit_23.Reg_1bit_15.nmos.2 390 260
n w[24] Reg_32bit_23.Reg_1bit_15.net_3 Reg_32bit_23.Reg_1bit_15.net_1 24 100
| device Reg_32bit_23.Reg_1bit_15.nmos.3 390 260
n w[24] Reg_32bit_23.Reg_1bit_15.net_3 Reg_32bit_23.Reg_1bit_15.net_1 24 100
| device Reg_32bit_23.Reg_1bit_15.nmos.4 390 260
n w[24] Reg_32bit_23.Reg_1bit_15.net_3 Reg_32bit_23.Reg_1bit_15.net_1 24 100
| begin Reg_32bit_23.Reg_1bit_15.inverter_1 550 380
| device Reg_32bit_23.Reg_1bit_15.inverter_1.nmos.1 550 360
n Reg_32bit_23.Reg_1bit_15.net_1 gnd Reg_32bit_23.Reg_1bit_15.net_2 24 100
| device Reg_32bit_23.Reg_1bit_15.inverter_1.nmos.2 550 360
n Reg_32bit_23.Reg_1bit_15.net_1 gnd Reg_32bit_23.Reg_1bit_15.net_2 24 100
| device Reg_32bit_23.Reg_1bit_15.inverter_1.nmos.3 550 360
n Reg_32bit_23.Reg_1bit_15.net_1 gnd Reg_32bit_23.Reg_1bit_15.net_2 24 100
| device Reg_32bit_23.Reg_1bit_15.inverter_1.nmos.4 550 360
n Reg_32bit_23.Reg_1bit_15.net_1 gnd Reg_32bit_23.Reg_1bit_15.net_2 24 100
| device Reg_32bit_23.Reg_1bit_15.inverter_1.pmos.1 550 200
p Reg_32bit_23.Reg_1bit_15.net_1 vdd Reg_32bit_23.Reg_1bit_15.net_2 24 200
| device Reg_32bit_23.Reg_1bit_15.inverter_1.pmos.2 550 200
p Reg_32bit_23.Reg_1bit_15.net_1 vdd Reg_32bit_23.Reg_1bit_15.net_2 24 200
| device Reg_32bit_23.Reg_1bit_15.inverter_1.pmos.3 550 200
p Reg_32bit_23.Reg_1bit_15.net_1 vdd Reg_32bit_23.Reg_1bit_15.net_2 24 200
| device Reg_32bit_23.Reg_1bit_15.inverter_1.pmos.4 550 200
p Reg_32bit_23.Reg_1bit_15.net_1 vdd Reg_32bit_23.Reg_1bit_15.net_2 24 200
| end Reg_32bit_23.Reg_1bit_15.inverter_1
| begin Reg_32bit_23.Reg_1bit_15.inverter_2 290 260
| device Reg_32bit_23.Reg_1bit_15.inverter_2.nmos.1 550 360
n data[15] gnd Reg_32bit_23.Reg_1bit_15.net_3 24 100
| device Reg_32bit_23.Reg_1bit_15.inverter_2.nmos.2 550 360
n data[15] gnd Reg_32bit_23.Reg_1bit_15.net_3 24 100
| device Reg_32bit_23.Reg_1bit_15.inverter_2.nmos.3 550 360
n data[15] gnd Reg_32bit_23.Reg_1bit_15.net_3 24 100
| device Reg_32bit_23.Reg_1bit_15.inverter_2.nmos.4 550 360
n data[15] gnd Reg_32bit_23.Reg_1bit_15.net_3 24 100
| device Reg_32bit_23.Reg_1bit_15.inverter_2.pmos.1 550 200
p data[15] vdd Reg_32bit_23.Reg_1bit_15.net_3 24 200
| device Reg_32bit_23.Reg_1bit_15.inverter_2.pmos.2 550 200
p data[15] vdd Reg_32bit_23.Reg_1bit_15.net_3 24 200
| device Reg_32bit_23.Reg_1bit_15.inverter_2.pmos.3 550 200
p data[15] vdd Reg_32bit_23.Reg_1bit_15.net_3 24 200
| device Reg_32bit_23.Reg_1bit_15.inverter_2.pmos.4 550 200
p data[15] vdd Reg_32bit_23.Reg_1bit_15.net_3 24 200
| end Reg_32bit_23.Reg_1bit_15.inverter_2
| device Reg_32bit_23.Reg_1bit_15.nmos_1 730 230
n inR1[24] Reg_32bit_23.Reg_1bit_15.net_2 out1[15] 24 100
| device Reg_32bit_23.Reg_1bit_15.nmos_2 730 360
n inR2[24] Reg_32bit_23.Reg_1bit_15.net_2 out2[15] 24 100
| end Reg_32bit_23.Reg_1bit_15
| begin Reg_32bit_23.Reg_1bit_16 510 2200
| begin Reg_32bit_23.Reg_1bit_16.inverter 560 210
| device Reg_32bit_23.Reg_1bit_16.inverter.nmos 550 360
n Reg_32bit_23.Reg_1bit_16.net_2 gnd Reg_32bit_23.Reg_1bit_16.net_1 24 100
| device Reg_32bit_23.Reg_1bit_16.inverter.pmos 550 200
p Reg_32bit_23.Reg_1bit_16.net_2 vdd Reg_32bit_23.Reg_1bit_16.net_1 24 200
| end Reg_32bit_23.Reg_1bit_16.inverter
| device Reg_32bit_23.Reg_1bit_16.nmos.1 390 260
n w[24] Reg_32bit_23.Reg_1bit_16.net_3 Reg_32bit_23.Reg_1bit_16.net_1 24 100
| device Reg_32bit_23.Reg_1bit_16.nmos.2 390 260
n w[24] Reg_32bit_23.Reg_1bit_16.net_3 Reg_32bit_23.Reg_1bit_16.net_1 24 100
| device Reg_32bit_23.Reg_1bit_16.nmos.3 390 260
n w[24] Reg_32bit_23.Reg_1bit_16.net_3 Reg_32bit_23.Reg_1bit_16.net_1 24 100
| device Reg_32bit_23.Reg_1bit_16.nmos.4 390 260
n w[24] Reg_32bit_23.Reg_1bit_16.net_3 Reg_32bit_23.Reg_1bit_16.net_1 24 100
| begin Reg_32bit_23.Reg_1bit_16.inverter_1 550 380
| device Reg_32bit_23.Reg_1bit_16.inverter_1.nmos.1 550 360
n Reg_32bit_23.Reg_1bit_16.net_1 gnd Reg_32bit_23.Reg_1bit_16.net_2 24 100
| device Reg_32bit_23.Reg_1bit_16.inverter_1.nmos.2 550 360
n Reg_32bit_23.Reg_1bit_16.net_1 gnd Reg_32bit_23.Reg_1bit_16.net_2 24 100
| device Reg_32bit_23.Reg_1bit_16.inverter_1.nmos.3 550 360
n Reg_32bit_23.Reg_1bit_16.net_1 gnd Reg_32bit_23.Reg_1bit_16.net_2 24 100
| device Reg_32bit_23.Reg_1bit_16.inverter_1.nmos.4 550 360
n Reg_32bit_23.Reg_1bit_16.net_1 gnd Reg_32bit_23.Reg_1bit_16.net_2 24 100
| device Reg_32bit_23.Reg_1bit_16.inverter_1.pmos.1 550 200
p Reg_32bit_23.Reg_1bit_16.net_1 vdd Reg_32bit_23.Reg_1bit_16.net_2 24 200
| device Reg_32bit_23.Reg_1bit_16.inverter_1.pmos.2 550 200
p Reg_32bit_23.Reg_1bit_16.net_1 vdd Reg_32bit_23.Reg_1bit_16.net_2 24 200
| device Reg_32bit_23.Reg_1bit_16.inverter_1.pmos.3 550 200
p Reg_32bit_23.Reg_1bit_16.net_1 vdd Reg_32bit_23.Reg_1bit_16.net_2 24 200
| device Reg_32bit_23.Reg_1bit_16.inverter_1.pmos.4 550 200
p Reg_32bit_23.Reg_1bit_16.net_1 vdd Reg_32bit_23.Reg_1bit_16.net_2 24 200
| end Reg_32bit_23.Reg_1bit_16.inverter_1
| begin Reg_32bit_23.Reg_1bit_16.inverter_2 290 260
| device Reg_32bit_23.Reg_1bit_16.inverter_2.nmos.1 550 360
n data[16] gnd Reg_32bit_23.Reg_1bit_16.net_3 24 100
| device Reg_32bit_23.Reg_1bit_16.inverter_2.nmos.2 550 360
n data[16] gnd Reg_32bit_23.Reg_1bit_16.net_3 24 100
| device Reg_32bit_23.Reg_1bit_16.inverter_2.nmos.3 550 360
n data[16] gnd Reg_32bit_23.Reg_1bit_16.net_3 24 100
| device Reg_32bit_23.Reg_1bit_16.inverter_2.nmos.4 550 360
n data[16] gnd Reg_32bit_23.Reg_1bit_16.net_3 24 100
| device Reg_32bit_23.Reg_1bit_16.inverter_2.pmos.1 550 200
p data[16] vdd Reg_32bit_23.Reg_1bit_16.net_3 24 200
| device Reg_32bit_23.Reg_1bit_16.inverter_2.pmos.2 550 200
p data[16] vdd Reg_32bit_23.Reg_1bit_16.net_3 24 200
| device Reg_32bit_23.Reg_1bit_16.inverter_2.pmos.3 550 200
p data[16] vdd Reg_32bit_23.Reg_1bit_16.net_3 24 200
| device Reg_32bit_23.Reg_1bit_16.inverter_2.pmos.4 550 200
p data[16] vdd Reg_32bit_23.Reg_1bit_16.net_3 24 200
| end Reg_32bit_23.Reg_1bit_16.inverter_2
| device Reg_32bit_23.Reg_1bit_16.nmos_1 730 230
n inR1[24] Reg_32bit_23.Reg_1bit_16.net_2 out1[16] 24 100
| device Reg_32bit_23.Reg_1bit_16.nmos_2 730 360
n inR2[24] Reg_32bit_23.Reg_1bit_16.net_2 out2[16] 24 100
| end Reg_32bit_23.Reg_1bit_16
| begin Reg_32bit_23.Reg_1bit_17 510 2330
| begin Reg_32bit_23.Reg_1bit_17.inverter 560 210
| device Reg_32bit_23.Reg_1bit_17.inverter.nmos 550 360
n Reg_32bit_23.Reg_1bit_17.net_2 gnd Reg_32bit_23.Reg_1bit_17.net_1 24 100
| device Reg_32bit_23.Reg_1bit_17.inverter.pmos 550 200
p Reg_32bit_23.Reg_1bit_17.net_2 vdd Reg_32bit_23.Reg_1bit_17.net_1 24 200
| end Reg_32bit_23.Reg_1bit_17.inverter
| device Reg_32bit_23.Reg_1bit_17.nmos.1 390 260
n w[24] Reg_32bit_23.Reg_1bit_17.net_3 Reg_32bit_23.Reg_1bit_17.net_1 24 100
| device Reg_32bit_23.Reg_1bit_17.nmos.2 390 260
n w[24] Reg_32bit_23.Reg_1bit_17.net_3 Reg_32bit_23.Reg_1bit_17.net_1 24 100
| device Reg_32bit_23.Reg_1bit_17.nmos.3 390 260
n w[24] Reg_32bit_23.Reg_1bit_17.net_3 Reg_32bit_23.Reg_1bit_17.net_1 24 100
| device Reg_32bit_23.Reg_1bit_17.nmos.4 390 260
n w[24] Reg_32bit_23.Reg_1bit_17.net_3 Reg_32bit_23.Reg_1bit_17.net_1 24 100
| begin Reg_32bit_23.Reg_1bit_17.inverter_1 550 380
| device Reg_32bit_23.Reg_1bit_17.inverter_1.nmos.1 550 360
n Reg_32bit_23.Reg_1bit_17.net_1 gnd Reg_32bit_23.Reg_1bit_17.net_2 24 100
| device Reg_32bit_23.Reg_1bit_17.inverter_1.nmos.2 550 360
n Reg_32bit_23.Reg_1bit_17.net_1 gnd Reg_32bit_23.Reg_1bit_17.net_2 24 100
| device Reg_32bit_23.Reg_1bit_17.inverter_1.nmos.3 550 360
n Reg_32bit_23.Reg_1bit_17.net_1 gnd Reg_32bit_23.Reg_1bit_17.net_2 24 100
| device Reg_32bit_23.Reg_1bit_17.inverter_1.nmos.4 550 360
n Reg_32bit_23.Reg_1bit_17.net_1 gnd Reg_32bit_23.Reg_1bit_17.net_2 24 100
| device Reg_32bit_23.Reg_1bit_17.inverter_1.pmos.1 550 200
p Reg_32bit_23.Reg_1bit_17.net_1 vdd Reg_32bit_23.Reg_1bit_17.net_2 24 200
| device Reg_32bit_23.Reg_1bit_17.inverter_1.pmos.2 550 200
p Reg_32bit_23.Reg_1bit_17.net_1 vdd Reg_32bit_23.Reg_1bit_17.net_2 24 200
| device Reg_32bit_23.Reg_1bit_17.inverter_1.pmos.3 550 200
p Reg_32bit_23.Reg_1bit_17.net_1 vdd Reg_32bit_23.Reg_1bit_17.net_2 24 200
| device Reg_32bit_23.Reg_1bit_17.inverter_1.pmos.4 550 200
p Reg_32bit_23.Reg_1bit_17.net_1 vdd Reg_32bit_23.Reg_1bit_17.net_2 24 200
| end Reg_32bit_23.Reg_1bit_17.inverter_1
| begin Reg_32bit_23.Reg_1bit_17.inverter_2 290 260
| device Reg_32bit_23.Reg_1bit_17.inverter_2.nmos.1 550 360
n data[17] gnd Reg_32bit_23.Reg_1bit_17.net_3 24 100
| device Reg_32bit_23.Reg_1bit_17.inverter_2.nmos.2 550 360
n data[17] gnd Reg_32bit_23.Reg_1bit_17.net_3 24 100
| device Reg_32bit_23.Reg_1bit_17.inverter_2.nmos.3 550 360
n data[17] gnd Reg_32bit_23.Reg_1bit_17.net_3 24 100
| device Reg_32bit_23.Reg_1bit_17.inverter_2.nmos.4 550 360
n data[17] gnd Reg_32bit_23.Reg_1bit_17.net_3 24 100
| device Reg_32bit_23.Reg_1bit_17.inverter_2.pmos.1 550 200
p data[17] vdd Reg_32bit_23.Reg_1bit_17.net_3 24 200
| device Reg_32bit_23.Reg_1bit_17.inverter_2.pmos.2 550 200
p data[17] vdd Reg_32bit_23.Reg_1bit_17.net_3 24 200
| device Reg_32bit_23.Reg_1bit_17.inverter_2.pmos.3 550 200
p data[17] vdd Reg_32bit_23.Reg_1bit_17.net_3 24 200
| device Reg_32bit_23.Reg_1bit_17.inverter_2.pmos.4 550 200
p data[17] vdd Reg_32bit_23.Reg_1bit_17.net_3 24 200
| end Reg_32bit_23.Reg_1bit_17.inverter_2
| device Reg_32bit_23.Reg_1bit_17.nmos_1 730 230
n inR1[24] Reg_32bit_23.Reg_1bit_17.net_2 out1[17] 24 100
| device Reg_32bit_23.Reg_1bit_17.nmos_2 730 360
n inR2[24] Reg_32bit_23.Reg_1bit_17.net_2 out2[17] 24 100
| end Reg_32bit_23.Reg_1bit_17
| begin Reg_32bit_23.Reg_1bit_18 510 2460
| begin Reg_32bit_23.Reg_1bit_18.inverter 560 210
| device Reg_32bit_23.Reg_1bit_18.inverter.nmos 550 360
n Reg_32bit_23.Reg_1bit_18.net_2 gnd Reg_32bit_23.Reg_1bit_18.net_1 24 100
| device Reg_32bit_23.Reg_1bit_18.inverter.pmos 550 200
p Reg_32bit_23.Reg_1bit_18.net_2 vdd Reg_32bit_23.Reg_1bit_18.net_1 24 200
| end Reg_32bit_23.Reg_1bit_18.inverter
| device Reg_32bit_23.Reg_1bit_18.nmos.1 390 260
n w[24] Reg_32bit_23.Reg_1bit_18.net_3 Reg_32bit_23.Reg_1bit_18.net_1 24 100
| device Reg_32bit_23.Reg_1bit_18.nmos.2 390 260
n w[24] Reg_32bit_23.Reg_1bit_18.net_3 Reg_32bit_23.Reg_1bit_18.net_1 24 100
| device Reg_32bit_23.Reg_1bit_18.nmos.3 390 260
n w[24] Reg_32bit_23.Reg_1bit_18.net_3 Reg_32bit_23.Reg_1bit_18.net_1 24 100
| device Reg_32bit_23.Reg_1bit_18.nmos.4 390 260
n w[24] Reg_32bit_23.Reg_1bit_18.net_3 Reg_32bit_23.Reg_1bit_18.net_1 24 100
| begin Reg_32bit_23.Reg_1bit_18.inverter_1 550 380
| device Reg_32bit_23.Reg_1bit_18.inverter_1.nmos.1 550 360
n Reg_32bit_23.Reg_1bit_18.net_1 gnd Reg_32bit_23.Reg_1bit_18.net_2 24 100
| device Reg_32bit_23.Reg_1bit_18.inverter_1.nmos.2 550 360
n Reg_32bit_23.Reg_1bit_18.net_1 gnd Reg_32bit_23.Reg_1bit_18.net_2 24 100
| device Reg_32bit_23.Reg_1bit_18.inverter_1.nmos.3 550 360
n Reg_32bit_23.Reg_1bit_18.net_1 gnd Reg_32bit_23.Reg_1bit_18.net_2 24 100
| device Reg_32bit_23.Reg_1bit_18.inverter_1.nmos.4 550 360
n Reg_32bit_23.Reg_1bit_18.net_1 gnd Reg_32bit_23.Reg_1bit_18.net_2 24 100
| device Reg_32bit_23.Reg_1bit_18.inverter_1.pmos.1 550 200
p Reg_32bit_23.Reg_1bit_18.net_1 vdd Reg_32bit_23.Reg_1bit_18.net_2 24 200
| device Reg_32bit_23.Reg_1bit_18.inverter_1.pmos.2 550 200
p Reg_32bit_23.Reg_1bit_18.net_1 vdd Reg_32bit_23.Reg_1bit_18.net_2 24 200
| device Reg_32bit_23.Reg_1bit_18.inverter_1.pmos.3 550 200
p Reg_32bit_23.Reg_1bit_18.net_1 vdd Reg_32bit_23.Reg_1bit_18.net_2 24 200
| device Reg_32bit_23.Reg_1bit_18.inverter_1.pmos.4 550 200
p Reg_32bit_23.Reg_1bit_18.net_1 vdd Reg_32bit_23.Reg_1bit_18.net_2 24 200
| end Reg_32bit_23.Reg_1bit_18.inverter_1
| begin Reg_32bit_23.Reg_1bit_18.inverter_2 290 260
| device Reg_32bit_23.Reg_1bit_18.inverter_2.nmos.1 550 360
n data[18] gnd Reg_32bit_23.Reg_1bit_18.net_3 24 100
| device Reg_32bit_23.Reg_1bit_18.inverter_2.nmos.2 550 360
n data[18] gnd Reg_32bit_23.Reg_1bit_18.net_3 24 100
| device Reg_32bit_23.Reg_1bit_18.inverter_2.nmos.3 550 360
n data[18] gnd Reg_32bit_23.Reg_1bit_18.net_3 24 100
| device Reg_32bit_23.Reg_1bit_18.inverter_2.nmos.4 550 360
n data[18] gnd Reg_32bit_23.Reg_1bit_18.net_3 24 100
| device Reg_32bit_23.Reg_1bit_18.inverter_2.pmos.1 550 200
p data[18] vdd Reg_32bit_23.Reg_1bit_18.net_3 24 200
| device Reg_32bit_23.Reg_1bit_18.inverter_2.pmos.2 550 200
p data[18] vdd Reg_32bit_23.Reg_1bit_18.net_3 24 200
| device Reg_32bit_23.Reg_1bit_18.inverter_2.pmos.3 550 200
p data[18] vdd Reg_32bit_23.Reg_1bit_18.net_3 24 200
| device Reg_32bit_23.Reg_1bit_18.inverter_2.pmos.4 550 200
p data[18] vdd Reg_32bit_23.Reg_1bit_18.net_3 24 200
| end Reg_32bit_23.Reg_1bit_18.inverter_2
| device Reg_32bit_23.Reg_1bit_18.nmos_1 730 230
n inR1[24] Reg_32bit_23.Reg_1bit_18.net_2 out1[18] 24 100
| device Reg_32bit_23.Reg_1bit_18.nmos_2 730 360
n inR2[24] Reg_32bit_23.Reg_1bit_18.net_2 out2[18] 24 100
| end Reg_32bit_23.Reg_1bit_18
| begin Reg_32bit_23.Reg_1bit_19 510 2590
| begin Reg_32bit_23.Reg_1bit_19.inverter 560 210
| device Reg_32bit_23.Reg_1bit_19.inverter.nmos 550 360
n Reg_32bit_23.Reg_1bit_19.net_2 gnd Reg_32bit_23.Reg_1bit_19.net_1 24 100
| device Reg_32bit_23.Reg_1bit_19.inverter.pmos 550 200
p Reg_32bit_23.Reg_1bit_19.net_2 vdd Reg_32bit_23.Reg_1bit_19.net_1 24 200
| end Reg_32bit_23.Reg_1bit_19.inverter
| device Reg_32bit_23.Reg_1bit_19.nmos.1 390 260
n w[24] Reg_32bit_23.Reg_1bit_19.net_3 Reg_32bit_23.Reg_1bit_19.net_1 24 100
| device Reg_32bit_23.Reg_1bit_19.nmos.2 390 260
n w[24] Reg_32bit_23.Reg_1bit_19.net_3 Reg_32bit_23.Reg_1bit_19.net_1 24 100
| device Reg_32bit_23.Reg_1bit_19.nmos.3 390 260
n w[24] Reg_32bit_23.Reg_1bit_19.net_3 Reg_32bit_23.Reg_1bit_19.net_1 24 100
| device Reg_32bit_23.Reg_1bit_19.nmos.4 390 260
n w[24] Reg_32bit_23.Reg_1bit_19.net_3 Reg_32bit_23.Reg_1bit_19.net_1 24 100
| begin Reg_32bit_23.Reg_1bit_19.inverter_1 550 380
| device Reg_32bit_23.Reg_1bit_19.inverter_1.nmos.1 550 360
n Reg_32bit_23.Reg_1bit_19.net_1 gnd Reg_32bit_23.Reg_1bit_19.net_2 24 100
| device Reg_32bit_23.Reg_1bit_19.inverter_1.nmos.2 550 360
n Reg_32bit_23.Reg_1bit_19.net_1 gnd Reg_32bit_23.Reg_1bit_19.net_2 24 100
| device Reg_32bit_23.Reg_1bit_19.inverter_1.nmos.3 550 360
n Reg_32bit_23.Reg_1bit_19.net_1 gnd Reg_32bit_23.Reg_1bit_19.net_2 24 100
| device Reg_32bit_23.Reg_1bit_19.inverter_1.nmos.4 550 360
n Reg_32bit_23.Reg_1bit_19.net_1 gnd Reg_32bit_23.Reg_1bit_19.net_2 24 100
| device Reg_32bit_23.Reg_1bit_19.inverter_1.pmos.1 550 200
p Reg_32bit_23.Reg_1bit_19.net_1 vdd Reg_32bit_23.Reg_1bit_19.net_2 24 200
| device Reg_32bit_23.Reg_1bit_19.inverter_1.pmos.2 550 200
p Reg_32bit_23.Reg_1bit_19.net_1 vdd Reg_32bit_23.Reg_1bit_19.net_2 24 200
| device Reg_32bit_23.Reg_1bit_19.inverter_1.pmos.3 550 200
p Reg_32bit_23.Reg_1bit_19.net_1 vdd Reg_32bit_23.Reg_1bit_19.net_2 24 200
| device Reg_32bit_23.Reg_1bit_19.inverter_1.pmos.4 550 200
p Reg_32bit_23.Reg_1bit_19.net_1 vdd Reg_32bit_23.Reg_1bit_19.net_2 24 200
| end Reg_32bit_23.Reg_1bit_19.inverter_1
| begin Reg_32bit_23.Reg_1bit_19.inverter_2 290 260
| device Reg_32bit_23.Reg_1bit_19.inverter_2.nmos.1 550 360
n data[19] gnd Reg_32bit_23.Reg_1bit_19.net_3 24 100
| device Reg_32bit_23.Reg_1bit_19.inverter_2.nmos.2 550 360
n data[19] gnd Reg_32bit_23.Reg_1bit_19.net_3 24 100
| device Reg_32bit_23.Reg_1bit_19.inverter_2.nmos.3 550 360
n data[19] gnd Reg_32bit_23.Reg_1bit_19.net_3 24 100
| device Reg_32bit_23.Reg_1bit_19.inverter_2.nmos.4 550 360
n data[19] gnd Reg_32bit_23.Reg_1bit_19.net_3 24 100
| device Reg_32bit_23.Reg_1bit_19.inverter_2.pmos.1 550 200
p data[19] vdd Reg_32bit_23.Reg_1bit_19.net_3 24 200
| device Reg_32bit_23.Reg_1bit_19.inverter_2.pmos.2 550 200
p data[19] vdd Reg_32bit_23.Reg_1bit_19.net_3 24 200
| device Reg_32bit_23.Reg_1bit_19.inverter_2.pmos.3 550 200
p data[19] vdd Reg_32bit_23.Reg_1bit_19.net_3 24 200
| device Reg_32bit_23.Reg_1bit_19.inverter_2.pmos.4 550 200
p data[19] vdd Reg_32bit_23.Reg_1bit_19.net_3 24 200
| end Reg_32bit_23.Reg_1bit_19.inverter_2
| device Reg_32bit_23.Reg_1bit_19.nmos_1 730 230
n inR1[24] Reg_32bit_23.Reg_1bit_19.net_2 out1[19] 24 100
| device Reg_32bit_23.Reg_1bit_19.nmos_2 730 360
n inR2[24] Reg_32bit_23.Reg_1bit_19.net_2 out2[19] 24 100
| end Reg_32bit_23.Reg_1bit_19
| begin Reg_32bit_23.Reg_1bit_20 510 2720
| begin Reg_32bit_23.Reg_1bit_20.inverter 560 210
| device Reg_32bit_23.Reg_1bit_20.inverter.nmos 550 360
n Reg_32bit_23.Reg_1bit_20.net_2 gnd Reg_32bit_23.Reg_1bit_20.net_1 24 100
| device Reg_32bit_23.Reg_1bit_20.inverter.pmos 550 200
p Reg_32bit_23.Reg_1bit_20.net_2 vdd Reg_32bit_23.Reg_1bit_20.net_1 24 200
| end Reg_32bit_23.Reg_1bit_20.inverter
| device Reg_32bit_23.Reg_1bit_20.nmos.1 390 260
n w[24] Reg_32bit_23.Reg_1bit_20.net_3 Reg_32bit_23.Reg_1bit_20.net_1 24 100
| device Reg_32bit_23.Reg_1bit_20.nmos.2 390 260
n w[24] Reg_32bit_23.Reg_1bit_20.net_3 Reg_32bit_23.Reg_1bit_20.net_1 24 100
| device Reg_32bit_23.Reg_1bit_20.nmos.3 390 260
n w[24] Reg_32bit_23.Reg_1bit_20.net_3 Reg_32bit_23.Reg_1bit_20.net_1 24 100
| device Reg_32bit_23.Reg_1bit_20.nmos.4 390 260
n w[24] Reg_32bit_23.Reg_1bit_20.net_3 Reg_32bit_23.Reg_1bit_20.net_1 24 100
| begin Reg_32bit_23.Reg_1bit_20.inverter_1 550 380
| device Reg_32bit_23.Reg_1bit_20.inverter_1.nmos.1 550 360
n Reg_32bit_23.Reg_1bit_20.net_1 gnd Reg_32bit_23.Reg_1bit_20.net_2 24 100
| device Reg_32bit_23.Reg_1bit_20.inverter_1.nmos.2 550 360
n Reg_32bit_23.Reg_1bit_20.net_1 gnd Reg_32bit_23.Reg_1bit_20.net_2 24 100
| device Reg_32bit_23.Reg_1bit_20.inverter_1.nmos.3 550 360
n Reg_32bit_23.Reg_1bit_20.net_1 gnd Reg_32bit_23.Reg_1bit_20.net_2 24 100
| device Reg_32bit_23.Reg_1bit_20.inverter_1.nmos.4 550 360
n Reg_32bit_23.Reg_1bit_20.net_1 gnd Reg_32bit_23.Reg_1bit_20.net_2 24 100
| device Reg_32bit_23.Reg_1bit_20.inverter_1.pmos.1 550 200
p Reg_32bit_23.Reg_1bit_20.net_1 vdd Reg_32bit_23.Reg_1bit_20.net_2 24 200
| device Reg_32bit_23.Reg_1bit_20.inverter_1.pmos.2 550 200
p Reg_32bit_23.Reg_1bit_20.net_1 vdd Reg_32bit_23.Reg_1bit_20.net_2 24 200
| device Reg_32bit_23.Reg_1bit_20.inverter_1.pmos.3 550 200
p Reg_32bit_23.Reg_1bit_20.net_1 vdd Reg_32bit_23.Reg_1bit_20.net_2 24 200
| device Reg_32bit_23.Reg_1bit_20.inverter_1.pmos.4 550 200
p Reg_32bit_23.Reg_1bit_20.net_1 vdd Reg_32bit_23.Reg_1bit_20.net_2 24 200
| end Reg_32bit_23.Reg_1bit_20.inverter_1
| begin Reg_32bit_23.Reg_1bit_20.inverter_2 290 260
| device Reg_32bit_23.Reg_1bit_20.inverter_2.nmos.1 550 360
n data[20] gnd Reg_32bit_23.Reg_1bit_20.net_3 24 100
| device Reg_32bit_23.Reg_1bit_20.inverter_2.nmos.2 550 360
n data[20] gnd Reg_32bit_23.Reg_1bit_20.net_3 24 100
| device Reg_32bit_23.Reg_1bit_20.inverter_2.nmos.3 550 360
n data[20] gnd Reg_32bit_23.Reg_1bit_20.net_3 24 100
| device Reg_32bit_23.Reg_1bit_20.inverter_2.nmos.4 550 360
n data[20] gnd Reg_32bit_23.Reg_1bit_20.net_3 24 100
| device Reg_32bit_23.Reg_1bit_20.inverter_2.pmos.1 550 200
p data[20] vdd Reg_32bit_23.Reg_1bit_20.net_3 24 200
| device Reg_32bit_23.Reg_1bit_20.inverter_2.pmos.2 550 200
p data[20] vdd Reg_32bit_23.Reg_1bit_20.net_3 24 200
| device Reg_32bit_23.Reg_1bit_20.inverter_2.pmos.3 550 200
p data[20] vdd Reg_32bit_23.Reg_1bit_20.net_3 24 200
| device Reg_32bit_23.Reg_1bit_20.inverter_2.pmos.4 550 200
p data[20] vdd Reg_32bit_23.Reg_1bit_20.net_3 24 200
| end Reg_32bit_23.Reg_1bit_20.inverter_2
| device Reg_32bit_23.Reg_1bit_20.nmos_1 730 230
n inR1[24] Reg_32bit_23.Reg_1bit_20.net_2 out1[20] 24 100
| device Reg_32bit_23.Reg_1bit_20.nmos_2 730 360
n inR2[24] Reg_32bit_23.Reg_1bit_20.net_2 out2[20] 24 100
| end Reg_32bit_23.Reg_1bit_20
| begin Reg_32bit_23.Reg_1bit_21 510 2850
| begin Reg_32bit_23.Reg_1bit_21.inverter 560 210
| device Reg_32bit_23.Reg_1bit_21.inverter.nmos 550 360
n Reg_32bit_23.Reg_1bit_21.net_2 gnd Reg_32bit_23.Reg_1bit_21.net_1 24 100
| device Reg_32bit_23.Reg_1bit_21.inverter.pmos 550 200
p Reg_32bit_23.Reg_1bit_21.net_2 vdd Reg_32bit_23.Reg_1bit_21.net_1 24 200
| end Reg_32bit_23.Reg_1bit_21.inverter
| device Reg_32bit_23.Reg_1bit_21.nmos.1 390 260
n w[24] Reg_32bit_23.Reg_1bit_21.net_3 Reg_32bit_23.Reg_1bit_21.net_1 24 100
| device Reg_32bit_23.Reg_1bit_21.nmos.2 390 260
n w[24] Reg_32bit_23.Reg_1bit_21.net_3 Reg_32bit_23.Reg_1bit_21.net_1 24 100
| device Reg_32bit_23.Reg_1bit_21.nmos.3 390 260
n w[24] Reg_32bit_23.Reg_1bit_21.net_3 Reg_32bit_23.Reg_1bit_21.net_1 24 100
| device Reg_32bit_23.Reg_1bit_21.nmos.4 390 260
n w[24] Reg_32bit_23.Reg_1bit_21.net_3 Reg_32bit_23.Reg_1bit_21.net_1 24 100
| begin Reg_32bit_23.Reg_1bit_21.inverter_1 550 380
| device Reg_32bit_23.Reg_1bit_21.inverter_1.nmos.1 550 360
n Reg_32bit_23.Reg_1bit_21.net_1 gnd Reg_32bit_23.Reg_1bit_21.net_2 24 100
| device Reg_32bit_23.Reg_1bit_21.inverter_1.nmos.2 550 360
n Reg_32bit_23.Reg_1bit_21.net_1 gnd Reg_32bit_23.Reg_1bit_21.net_2 24 100
| device Reg_32bit_23.Reg_1bit_21.inverter_1.nmos.3 550 360
n Reg_32bit_23.Reg_1bit_21.net_1 gnd Reg_32bit_23.Reg_1bit_21.net_2 24 100
| device Reg_32bit_23.Reg_1bit_21.inverter_1.nmos.4 550 360
n Reg_32bit_23.Reg_1bit_21.net_1 gnd Reg_32bit_23.Reg_1bit_21.net_2 24 100
| device Reg_32bit_23.Reg_1bit_21.inverter_1.pmos.1 550 200
p Reg_32bit_23.Reg_1bit_21.net_1 vdd Reg_32bit_23.Reg_1bit_21.net_2 24 200
| device Reg_32bit_23.Reg_1bit_21.inverter_1.pmos.2 550 200
p Reg_32bit_23.Reg_1bit_21.net_1 vdd Reg_32bit_23.Reg_1bit_21.net_2 24 200
| device Reg_32bit_23.Reg_1bit_21.inverter_1.pmos.3 550 200
p Reg_32bit_23.Reg_1bit_21.net_1 vdd Reg_32bit_23.Reg_1bit_21.net_2 24 200
| device Reg_32bit_23.Reg_1bit_21.inverter_1.pmos.4 550 200
p Reg_32bit_23.Reg_1bit_21.net_1 vdd Reg_32bit_23.Reg_1bit_21.net_2 24 200
| end Reg_32bit_23.Reg_1bit_21.inverter_1
| begin Reg_32bit_23.Reg_1bit_21.inverter_2 290 260
| device Reg_32bit_23.Reg_1bit_21.inverter_2.nmos.1 550 360
n data[21] gnd Reg_32bit_23.Reg_1bit_21.net_3 24 100
| device Reg_32bit_23.Reg_1bit_21.inverter_2.nmos.2 550 360
n data[21] gnd Reg_32bit_23.Reg_1bit_21.net_3 24 100
| device Reg_32bit_23.Reg_1bit_21.inverter_2.nmos.3 550 360
n data[21] gnd Reg_32bit_23.Reg_1bit_21.net_3 24 100
| device Reg_32bit_23.Reg_1bit_21.inverter_2.nmos.4 550 360
n data[21] gnd Reg_32bit_23.Reg_1bit_21.net_3 24 100
| device Reg_32bit_23.Reg_1bit_21.inverter_2.pmos.1 550 200
p data[21] vdd Reg_32bit_23.Reg_1bit_21.net_3 24 200
| device Reg_32bit_23.Reg_1bit_21.inverter_2.pmos.2 550 200
p data[21] vdd Reg_32bit_23.Reg_1bit_21.net_3 24 200
| device Reg_32bit_23.Reg_1bit_21.inverter_2.pmos.3 550 200
p data[21] vdd Reg_32bit_23.Reg_1bit_21.net_3 24 200
| device Reg_32bit_23.Reg_1bit_21.inverter_2.pmos.4 550 200
p data[21] vdd Reg_32bit_23.Reg_1bit_21.net_3 24 200
| end Reg_32bit_23.Reg_1bit_21.inverter_2
| device Reg_32bit_23.Reg_1bit_21.nmos_1 730 230
n inR1[24] Reg_32bit_23.Reg_1bit_21.net_2 out1[21] 24 100
| device Reg_32bit_23.Reg_1bit_21.nmos_2 730 360
n inR2[24] Reg_32bit_23.Reg_1bit_21.net_2 out2[21] 24 100
| end Reg_32bit_23.Reg_1bit_21
| begin Reg_32bit_23.Reg_1bit_22 510 2980
| begin Reg_32bit_23.Reg_1bit_22.inverter 560 210
| device Reg_32bit_23.Reg_1bit_22.inverter.nmos 550 360
n Reg_32bit_23.Reg_1bit_22.net_2 gnd Reg_32bit_23.Reg_1bit_22.net_1 24 100
| device Reg_32bit_23.Reg_1bit_22.inverter.pmos 550 200
p Reg_32bit_23.Reg_1bit_22.net_2 vdd Reg_32bit_23.Reg_1bit_22.net_1 24 200
| end Reg_32bit_23.Reg_1bit_22.inverter
| device Reg_32bit_23.Reg_1bit_22.nmos.1 390 260
n w[24] Reg_32bit_23.Reg_1bit_22.net_3 Reg_32bit_23.Reg_1bit_22.net_1 24 100
| device Reg_32bit_23.Reg_1bit_22.nmos.2 390 260
n w[24] Reg_32bit_23.Reg_1bit_22.net_3 Reg_32bit_23.Reg_1bit_22.net_1 24 100
| device Reg_32bit_23.Reg_1bit_22.nmos.3 390 260
n w[24] Reg_32bit_23.Reg_1bit_22.net_3 Reg_32bit_23.Reg_1bit_22.net_1 24 100
| device Reg_32bit_23.Reg_1bit_22.nmos.4 390 260
n w[24] Reg_32bit_23.Reg_1bit_22.net_3 Reg_32bit_23.Reg_1bit_22.net_1 24 100
| begin Reg_32bit_23.Reg_1bit_22.inverter_1 550 380
| device Reg_32bit_23.Reg_1bit_22.inverter_1.nmos.1 550 360
n Reg_32bit_23.Reg_1bit_22.net_1 gnd Reg_32bit_23.Reg_1bit_22.net_2 24 100
| device Reg_32bit_23.Reg_1bit_22.inverter_1.nmos.2 550 360
n Reg_32bit_23.Reg_1bit_22.net_1 gnd Reg_32bit_23.Reg_1bit_22.net_2 24 100
| device Reg_32bit_23.Reg_1bit_22.inverter_1.nmos.3 550 360
n Reg_32bit_23.Reg_1bit_22.net_1 gnd Reg_32bit_23.Reg_1bit_22.net_2 24 100
| device Reg_32bit_23.Reg_1bit_22.inverter_1.nmos.4 550 360
n Reg_32bit_23.Reg_1bit_22.net_1 gnd Reg_32bit_23.Reg_1bit_22.net_2 24 100
| device Reg_32bit_23.Reg_1bit_22.inverter_1.pmos.1 550 200
p Reg_32bit_23.Reg_1bit_22.net_1 vdd Reg_32bit_23.Reg_1bit_22.net_2 24 200
| device Reg_32bit_23.Reg_1bit_22.inverter_1.pmos.2 550 200
p Reg_32bit_23.Reg_1bit_22.net_1 vdd Reg_32bit_23.Reg_1bit_22.net_2 24 200
| device Reg_32bit_23.Reg_1bit_22.inverter_1.pmos.3 550 200
p Reg_32bit_23.Reg_1bit_22.net_1 vdd Reg_32bit_23.Reg_1bit_22.net_2 24 200
| device Reg_32bit_23.Reg_1bit_22.inverter_1.pmos.4 550 200
p Reg_32bit_23.Reg_1bit_22.net_1 vdd Reg_32bit_23.Reg_1bit_22.net_2 24 200
| end Reg_32bit_23.Reg_1bit_22.inverter_1
| begin Reg_32bit_23.Reg_1bit_22.inverter_2 290 260
| device Reg_32bit_23.Reg_1bit_22.inverter_2.nmos.1 550 360
n data[22] gnd Reg_32bit_23.Reg_1bit_22.net_3 24 100
| device Reg_32bit_23.Reg_1bit_22.inverter_2.nmos.2 550 360
n data[22] gnd Reg_32bit_23.Reg_1bit_22.net_3 24 100
| device Reg_32bit_23.Reg_1bit_22.inverter_2.nmos.3 550 360
n data[22] gnd Reg_32bit_23.Reg_1bit_22.net_3 24 100
| device Reg_32bit_23.Reg_1bit_22.inverter_2.nmos.4 550 360
n data[22] gnd Reg_32bit_23.Reg_1bit_22.net_3 24 100
| device Reg_32bit_23.Reg_1bit_22.inverter_2.pmos.1 550 200
p data[22] vdd Reg_32bit_23.Reg_1bit_22.net_3 24 200
| device Reg_32bit_23.Reg_1bit_22.inverter_2.pmos.2 550 200
p data[22] vdd Reg_32bit_23.Reg_1bit_22.net_3 24 200
| device Reg_32bit_23.Reg_1bit_22.inverter_2.pmos.3 550 200
p data[22] vdd Reg_32bit_23.Reg_1bit_22.net_3 24 200
| device Reg_32bit_23.Reg_1bit_22.inverter_2.pmos.4 550 200
p data[22] vdd Reg_32bit_23.Reg_1bit_22.net_3 24 200
| end Reg_32bit_23.Reg_1bit_22.inverter_2
| device Reg_32bit_23.Reg_1bit_22.nmos_1 730 230
n inR1[24] Reg_32bit_23.Reg_1bit_22.net_2 out1[22] 24 100
| device Reg_32bit_23.Reg_1bit_22.nmos_2 730 360
n inR2[24] Reg_32bit_23.Reg_1bit_22.net_2 out2[22] 24 100
| end Reg_32bit_23.Reg_1bit_22
| begin Reg_32bit_23.Reg_1bit_23 510 3110
| begin Reg_32bit_23.Reg_1bit_23.inverter 560 210
| device Reg_32bit_23.Reg_1bit_23.inverter.nmos 550 360
n Reg_32bit_23.Reg_1bit_23.net_2 gnd Reg_32bit_23.Reg_1bit_23.net_1 24 100
| device Reg_32bit_23.Reg_1bit_23.inverter.pmos 550 200
p Reg_32bit_23.Reg_1bit_23.net_2 vdd Reg_32bit_23.Reg_1bit_23.net_1 24 200
| end Reg_32bit_23.Reg_1bit_23.inverter
| device Reg_32bit_23.Reg_1bit_23.nmos.1 390 260
n w[24] Reg_32bit_23.Reg_1bit_23.net_3 Reg_32bit_23.Reg_1bit_23.net_1 24 100
| device Reg_32bit_23.Reg_1bit_23.nmos.2 390 260
n w[24] Reg_32bit_23.Reg_1bit_23.net_3 Reg_32bit_23.Reg_1bit_23.net_1 24 100
| device Reg_32bit_23.Reg_1bit_23.nmos.3 390 260
n w[24] Reg_32bit_23.Reg_1bit_23.net_3 Reg_32bit_23.Reg_1bit_23.net_1 24 100
| device Reg_32bit_23.Reg_1bit_23.nmos.4 390 260
n w[24] Reg_32bit_23.Reg_1bit_23.net_3 Reg_32bit_23.Reg_1bit_23.net_1 24 100
| begin Reg_32bit_23.Reg_1bit_23.inverter_1 550 380
| device Reg_32bit_23.Reg_1bit_23.inverter_1.nmos.1 550 360
n Reg_32bit_23.Reg_1bit_23.net_1 gnd Reg_32bit_23.Reg_1bit_23.net_2 24 100
| device Reg_32bit_23.Reg_1bit_23.inverter_1.nmos.2 550 360
n Reg_32bit_23.Reg_1bit_23.net_1 gnd Reg_32bit_23.Reg_1bit_23.net_2 24 100
| device Reg_32bit_23.Reg_1bit_23.inverter_1.nmos.3 550 360
n Reg_32bit_23.Reg_1bit_23.net_1 gnd Reg_32bit_23.Reg_1bit_23.net_2 24 100
| device Reg_32bit_23.Reg_1bit_23.inverter_1.nmos.4 550 360
n Reg_32bit_23.Reg_1bit_23.net_1 gnd Reg_32bit_23.Reg_1bit_23.net_2 24 100
| device Reg_32bit_23.Reg_1bit_23.inverter_1.pmos.1 550 200
p Reg_32bit_23.Reg_1bit_23.net_1 vdd Reg_32bit_23.Reg_1bit_23.net_2 24 200
| device Reg_32bit_23.Reg_1bit_23.inverter_1.pmos.2 550 200
p Reg_32bit_23.Reg_1bit_23.net_1 vdd Reg_32bit_23.Reg_1bit_23.net_2 24 200
| device Reg_32bit_23.Reg_1bit_23.inverter_1.pmos.3 550 200
p Reg_32bit_23.Reg_1bit_23.net_1 vdd Reg_32bit_23.Reg_1bit_23.net_2 24 200
| device Reg_32bit_23.Reg_1bit_23.inverter_1.pmos.4 550 200
p Reg_32bit_23.Reg_1bit_23.net_1 vdd Reg_32bit_23.Reg_1bit_23.net_2 24 200
| end Reg_32bit_23.Reg_1bit_23.inverter_1
| begin Reg_32bit_23.Reg_1bit_23.inverter_2 290 260
| device Reg_32bit_23.Reg_1bit_23.inverter_2.nmos.1 550 360
n data[23] gnd Reg_32bit_23.Reg_1bit_23.net_3 24 100
| device Reg_32bit_23.Reg_1bit_23.inverter_2.nmos.2 550 360
n data[23] gnd Reg_32bit_23.Reg_1bit_23.net_3 24 100
| device Reg_32bit_23.Reg_1bit_23.inverter_2.nmos.3 550 360
n data[23] gnd Reg_32bit_23.Reg_1bit_23.net_3 24 100
| device Reg_32bit_23.Reg_1bit_23.inverter_2.nmos.4 550 360
n data[23] gnd Reg_32bit_23.Reg_1bit_23.net_3 24 100
| device Reg_32bit_23.Reg_1bit_23.inverter_2.pmos.1 550 200
p data[23] vdd Reg_32bit_23.Reg_1bit_23.net_3 24 200
| device Reg_32bit_23.Reg_1bit_23.inverter_2.pmos.2 550 200
p data[23] vdd Reg_32bit_23.Reg_1bit_23.net_3 24 200
| device Reg_32bit_23.Reg_1bit_23.inverter_2.pmos.3 550 200
p data[23] vdd Reg_32bit_23.Reg_1bit_23.net_3 24 200
| device Reg_32bit_23.Reg_1bit_23.inverter_2.pmos.4 550 200
p data[23] vdd Reg_32bit_23.Reg_1bit_23.net_3 24 200
| end Reg_32bit_23.Reg_1bit_23.inverter_2
| device Reg_32bit_23.Reg_1bit_23.nmos_1 730 230
n inR1[24] Reg_32bit_23.Reg_1bit_23.net_2 out1[23] 24 100
| device Reg_32bit_23.Reg_1bit_23.nmos_2 730 360
n inR2[24] Reg_32bit_23.Reg_1bit_23.net_2 out2[23] 24 100
| end Reg_32bit_23.Reg_1bit_23
| begin Reg_32bit_23.Reg_1bit_24 510 3250
| begin Reg_32bit_23.Reg_1bit_24.inverter 560 210
| device Reg_32bit_23.Reg_1bit_24.inverter.nmos 550 360
n Reg_32bit_23.Reg_1bit_24.net_2 gnd Reg_32bit_23.Reg_1bit_24.net_1 24 100
| device Reg_32bit_23.Reg_1bit_24.inverter.pmos 550 200
p Reg_32bit_23.Reg_1bit_24.net_2 vdd Reg_32bit_23.Reg_1bit_24.net_1 24 200
| end Reg_32bit_23.Reg_1bit_24.inverter
| device Reg_32bit_23.Reg_1bit_24.nmos.1 390 260
n w[24] Reg_32bit_23.Reg_1bit_24.net_3 Reg_32bit_23.Reg_1bit_24.net_1 24 100
| device Reg_32bit_23.Reg_1bit_24.nmos.2 390 260
n w[24] Reg_32bit_23.Reg_1bit_24.net_3 Reg_32bit_23.Reg_1bit_24.net_1 24 100
| device Reg_32bit_23.Reg_1bit_24.nmos.3 390 260
n w[24] Reg_32bit_23.Reg_1bit_24.net_3 Reg_32bit_23.Reg_1bit_24.net_1 24 100
| device Reg_32bit_23.Reg_1bit_24.nmos.4 390 260
n w[24] Reg_32bit_23.Reg_1bit_24.net_3 Reg_32bit_23.Reg_1bit_24.net_1 24 100
| begin Reg_32bit_23.Reg_1bit_24.inverter_1 550 380
| device Reg_32bit_23.Reg_1bit_24.inverter_1.nmos.1 550 360
n Reg_32bit_23.Reg_1bit_24.net_1 gnd Reg_32bit_23.Reg_1bit_24.net_2 24 100
| device Reg_32bit_23.Reg_1bit_24.inverter_1.nmos.2 550 360
n Reg_32bit_23.Reg_1bit_24.net_1 gnd Reg_32bit_23.Reg_1bit_24.net_2 24 100
| device Reg_32bit_23.Reg_1bit_24.inverter_1.nmos.3 550 360
n Reg_32bit_23.Reg_1bit_24.net_1 gnd Reg_32bit_23.Reg_1bit_24.net_2 24 100
| device Reg_32bit_23.Reg_1bit_24.inverter_1.nmos.4 550 360
n Reg_32bit_23.Reg_1bit_24.net_1 gnd Reg_32bit_23.Reg_1bit_24.net_2 24 100
| device Reg_32bit_23.Reg_1bit_24.inverter_1.pmos.1 550 200
p Reg_32bit_23.Reg_1bit_24.net_1 vdd Reg_32bit_23.Reg_1bit_24.net_2 24 200
| device Reg_32bit_23.Reg_1bit_24.inverter_1.pmos.2 550 200
p Reg_32bit_23.Reg_1bit_24.net_1 vdd Reg_32bit_23.Reg_1bit_24.net_2 24 200
| device Reg_32bit_23.Reg_1bit_24.inverter_1.pmos.3 550 200
p Reg_32bit_23.Reg_1bit_24.net_1 vdd Reg_32bit_23.Reg_1bit_24.net_2 24 200
| device Reg_32bit_23.Reg_1bit_24.inverter_1.pmos.4 550 200
p Reg_32bit_23.Reg_1bit_24.net_1 vdd Reg_32bit_23.Reg_1bit_24.net_2 24 200
| end Reg_32bit_23.Reg_1bit_24.inverter_1
| begin Reg_32bit_23.Reg_1bit_24.inverter_2 290 260
| device Reg_32bit_23.Reg_1bit_24.inverter_2.nmos.1 550 360
n data[24] gnd Reg_32bit_23.Reg_1bit_24.net_3 24 100
| device Reg_32bit_23.Reg_1bit_24.inverter_2.nmos.2 550 360
n data[24] gnd Reg_32bit_23.Reg_1bit_24.net_3 24 100
| device Reg_32bit_23.Reg_1bit_24.inverter_2.nmos.3 550 360
n data[24] gnd Reg_32bit_23.Reg_1bit_24.net_3 24 100
| device Reg_32bit_23.Reg_1bit_24.inverter_2.nmos.4 550 360
n data[24] gnd Reg_32bit_23.Reg_1bit_24.net_3 24 100
| device Reg_32bit_23.Reg_1bit_24.inverter_2.pmos.1 550 200
p data[24] vdd Reg_32bit_23.Reg_1bit_24.net_3 24 200
| device Reg_32bit_23.Reg_1bit_24.inverter_2.pmos.2 550 200
p data[24] vdd Reg_32bit_23.Reg_1bit_24.net_3 24 200
| device Reg_32bit_23.Reg_1bit_24.inverter_2.pmos.3 550 200
p data[24] vdd Reg_32bit_23.Reg_1bit_24.net_3 24 200
| device Reg_32bit_23.Reg_1bit_24.inverter_2.pmos.4 550 200
p data[24] vdd Reg_32bit_23.Reg_1bit_24.net_3 24 200
| end Reg_32bit_23.Reg_1bit_24.inverter_2
| device Reg_32bit_23.Reg_1bit_24.nmos_1 730 230
n inR1[24] Reg_32bit_23.Reg_1bit_24.net_2 out1[24] 24 100
| device Reg_32bit_23.Reg_1bit_24.nmos_2 730 360
n inR2[24] Reg_32bit_23.Reg_1bit_24.net_2 out2[24] 24 100
| end Reg_32bit_23.Reg_1bit_24
| begin Reg_32bit_23.Reg_1bit_25 510 3380
| begin Reg_32bit_23.Reg_1bit_25.inverter 560 210
| device Reg_32bit_23.Reg_1bit_25.inverter.nmos 550 360
n Reg_32bit_23.Reg_1bit_25.net_2 gnd Reg_32bit_23.Reg_1bit_25.net_1 24 100
| device Reg_32bit_23.Reg_1bit_25.inverter.pmos 550 200
p Reg_32bit_23.Reg_1bit_25.net_2 vdd Reg_32bit_23.Reg_1bit_25.net_1 24 200
| end Reg_32bit_23.Reg_1bit_25.inverter
| device Reg_32bit_23.Reg_1bit_25.nmos.1 390 260
n w[24] Reg_32bit_23.Reg_1bit_25.net_3 Reg_32bit_23.Reg_1bit_25.net_1 24 100
| device Reg_32bit_23.Reg_1bit_25.nmos.2 390 260
n w[24] Reg_32bit_23.Reg_1bit_25.net_3 Reg_32bit_23.Reg_1bit_25.net_1 24 100
| device Reg_32bit_23.Reg_1bit_25.nmos.3 390 260
n w[24] Reg_32bit_23.Reg_1bit_25.net_3 Reg_32bit_23.Reg_1bit_25.net_1 24 100
| device Reg_32bit_23.Reg_1bit_25.nmos.4 390 260
n w[24] Reg_32bit_23.Reg_1bit_25.net_3 Reg_32bit_23.Reg_1bit_25.net_1 24 100
| begin Reg_32bit_23.Reg_1bit_25.inverter_1 550 380
| device Reg_32bit_23.Reg_1bit_25.inverter_1.nmos.1 550 360
n Reg_32bit_23.Reg_1bit_25.net_1 gnd Reg_32bit_23.Reg_1bit_25.net_2 24 100
| device Reg_32bit_23.Reg_1bit_25.inverter_1.nmos.2 550 360
n Reg_32bit_23.Reg_1bit_25.net_1 gnd Reg_32bit_23.Reg_1bit_25.net_2 24 100
| device Reg_32bit_23.Reg_1bit_25.inverter_1.nmos.3 550 360
n Reg_32bit_23.Reg_1bit_25.net_1 gnd Reg_32bit_23.Reg_1bit_25.net_2 24 100
| device Reg_32bit_23.Reg_1bit_25.inverter_1.nmos.4 550 360
n Reg_32bit_23.Reg_1bit_25.net_1 gnd Reg_32bit_23.Reg_1bit_25.net_2 24 100
| device Reg_32bit_23.Reg_1bit_25.inverter_1.pmos.1 550 200
p Reg_32bit_23.Reg_1bit_25.net_1 vdd Reg_32bit_23.Reg_1bit_25.net_2 24 200
| device Reg_32bit_23.Reg_1bit_25.inverter_1.pmos.2 550 200
p Reg_32bit_23.Reg_1bit_25.net_1 vdd Reg_32bit_23.Reg_1bit_25.net_2 24 200
| device Reg_32bit_23.Reg_1bit_25.inverter_1.pmos.3 550 200
p Reg_32bit_23.Reg_1bit_25.net_1 vdd Reg_32bit_23.Reg_1bit_25.net_2 24 200
| device Reg_32bit_23.Reg_1bit_25.inverter_1.pmos.4 550 200
p Reg_32bit_23.Reg_1bit_25.net_1 vdd Reg_32bit_23.Reg_1bit_25.net_2 24 200
| end Reg_32bit_23.Reg_1bit_25.inverter_1
| begin Reg_32bit_23.Reg_1bit_25.inverter_2 290 260
| device Reg_32bit_23.Reg_1bit_25.inverter_2.nmos.1 550 360
n data[25] gnd Reg_32bit_23.Reg_1bit_25.net_3 24 100
| device Reg_32bit_23.Reg_1bit_25.inverter_2.nmos.2 550 360
n data[25] gnd Reg_32bit_23.Reg_1bit_25.net_3 24 100
| device Reg_32bit_23.Reg_1bit_25.inverter_2.nmos.3 550 360
n data[25] gnd Reg_32bit_23.Reg_1bit_25.net_3 24 100
| device Reg_32bit_23.Reg_1bit_25.inverter_2.nmos.4 550 360
n data[25] gnd Reg_32bit_23.Reg_1bit_25.net_3 24 100
| device Reg_32bit_23.Reg_1bit_25.inverter_2.pmos.1 550 200
p data[25] vdd Reg_32bit_23.Reg_1bit_25.net_3 24 200
| device Reg_32bit_23.Reg_1bit_25.inverter_2.pmos.2 550 200
p data[25] vdd Reg_32bit_23.Reg_1bit_25.net_3 24 200
| device Reg_32bit_23.Reg_1bit_25.inverter_2.pmos.3 550 200
p data[25] vdd Reg_32bit_23.Reg_1bit_25.net_3 24 200
| device Reg_32bit_23.Reg_1bit_25.inverter_2.pmos.4 550 200
p data[25] vdd Reg_32bit_23.Reg_1bit_25.net_3 24 200
| end Reg_32bit_23.Reg_1bit_25.inverter_2
| device Reg_32bit_23.Reg_1bit_25.nmos_1 730 230
n inR1[24] Reg_32bit_23.Reg_1bit_25.net_2 out1[25] 24 100
| device Reg_32bit_23.Reg_1bit_25.nmos_2 730 360
n inR2[24] Reg_32bit_23.Reg_1bit_25.net_2 out2[25] 24 100
| end Reg_32bit_23.Reg_1bit_25
| begin Reg_32bit_23.Reg_1bit_26 510 3510
| begin Reg_32bit_23.Reg_1bit_26.inverter 560 210
| device Reg_32bit_23.Reg_1bit_26.inverter.nmos 550 360
n Reg_32bit_23.Reg_1bit_26.net_2 gnd Reg_32bit_23.Reg_1bit_26.net_1 24 100
| device Reg_32bit_23.Reg_1bit_26.inverter.pmos 550 200
p Reg_32bit_23.Reg_1bit_26.net_2 vdd Reg_32bit_23.Reg_1bit_26.net_1 24 200
| end Reg_32bit_23.Reg_1bit_26.inverter
| device Reg_32bit_23.Reg_1bit_26.nmos.1 390 260
n w[24] Reg_32bit_23.Reg_1bit_26.net_3 Reg_32bit_23.Reg_1bit_26.net_1 24 100
| device Reg_32bit_23.Reg_1bit_26.nmos.2 390 260
n w[24] Reg_32bit_23.Reg_1bit_26.net_3 Reg_32bit_23.Reg_1bit_26.net_1 24 100
| device Reg_32bit_23.Reg_1bit_26.nmos.3 390 260
n w[24] Reg_32bit_23.Reg_1bit_26.net_3 Reg_32bit_23.Reg_1bit_26.net_1 24 100
| device Reg_32bit_23.Reg_1bit_26.nmos.4 390 260
n w[24] Reg_32bit_23.Reg_1bit_26.net_3 Reg_32bit_23.Reg_1bit_26.net_1 24 100
| begin Reg_32bit_23.Reg_1bit_26.inverter_1 550 380
| device Reg_32bit_23.Reg_1bit_26.inverter_1.nmos.1 550 360
n Reg_32bit_23.Reg_1bit_26.net_1 gnd Reg_32bit_23.Reg_1bit_26.net_2 24 100
| device Reg_32bit_23.Reg_1bit_26.inverter_1.nmos.2 550 360
n Reg_32bit_23.Reg_1bit_26.net_1 gnd Reg_32bit_23.Reg_1bit_26.net_2 24 100
| device Reg_32bit_23.Reg_1bit_26.inverter_1.nmos.3 550 360
n Reg_32bit_23.Reg_1bit_26.net_1 gnd Reg_32bit_23.Reg_1bit_26.net_2 24 100
| device Reg_32bit_23.Reg_1bit_26.inverter_1.nmos.4 550 360
n Reg_32bit_23.Reg_1bit_26.net_1 gnd Reg_32bit_23.Reg_1bit_26.net_2 24 100
| device Reg_32bit_23.Reg_1bit_26.inverter_1.pmos.1 550 200
p Reg_32bit_23.Reg_1bit_26.net_1 vdd Reg_32bit_23.Reg_1bit_26.net_2 24 200
| device Reg_32bit_23.Reg_1bit_26.inverter_1.pmos.2 550 200
p Reg_32bit_23.Reg_1bit_26.net_1 vdd Reg_32bit_23.Reg_1bit_26.net_2 24 200
| device Reg_32bit_23.Reg_1bit_26.inverter_1.pmos.3 550 200
p Reg_32bit_23.Reg_1bit_26.net_1 vdd Reg_32bit_23.Reg_1bit_26.net_2 24 200
| device Reg_32bit_23.Reg_1bit_26.inverter_1.pmos.4 550 200
p Reg_32bit_23.Reg_1bit_26.net_1 vdd Reg_32bit_23.Reg_1bit_26.net_2 24 200
| end Reg_32bit_23.Reg_1bit_26.inverter_1
| begin Reg_32bit_23.Reg_1bit_26.inverter_2 290 260
| device Reg_32bit_23.Reg_1bit_26.inverter_2.nmos.1 550 360
n data[26] gnd Reg_32bit_23.Reg_1bit_26.net_3 24 100
| device Reg_32bit_23.Reg_1bit_26.inverter_2.nmos.2 550 360
n data[26] gnd Reg_32bit_23.Reg_1bit_26.net_3 24 100
| device Reg_32bit_23.Reg_1bit_26.inverter_2.nmos.3 550 360
n data[26] gnd Reg_32bit_23.Reg_1bit_26.net_3 24 100
| device Reg_32bit_23.Reg_1bit_26.inverter_2.nmos.4 550 360
n data[26] gnd Reg_32bit_23.Reg_1bit_26.net_3 24 100
| device Reg_32bit_23.Reg_1bit_26.inverter_2.pmos.1 550 200
p data[26] vdd Reg_32bit_23.Reg_1bit_26.net_3 24 200
| device Reg_32bit_23.Reg_1bit_26.inverter_2.pmos.2 550 200
p data[26] vdd Reg_32bit_23.Reg_1bit_26.net_3 24 200
| device Reg_32bit_23.Reg_1bit_26.inverter_2.pmos.3 550 200
p data[26] vdd Reg_32bit_23.Reg_1bit_26.net_3 24 200
| device Reg_32bit_23.Reg_1bit_26.inverter_2.pmos.4 550 200
p data[26] vdd Reg_32bit_23.Reg_1bit_26.net_3 24 200
| end Reg_32bit_23.Reg_1bit_26.inverter_2
| device Reg_32bit_23.Reg_1bit_26.nmos_1 730 230
n inR1[24] Reg_32bit_23.Reg_1bit_26.net_2 out1[26] 24 100
| device Reg_32bit_23.Reg_1bit_26.nmos_2 730 360
n inR2[24] Reg_32bit_23.Reg_1bit_26.net_2 out2[26] 24 100
| end Reg_32bit_23.Reg_1bit_26
| begin Reg_32bit_23.Reg_1bit_27 510 3640
| begin Reg_32bit_23.Reg_1bit_27.inverter 560 210
| device Reg_32bit_23.Reg_1bit_27.inverter.nmos 550 360
n Reg_32bit_23.Reg_1bit_27.net_2 gnd Reg_32bit_23.Reg_1bit_27.net_1 24 100
| device Reg_32bit_23.Reg_1bit_27.inverter.pmos 550 200
p Reg_32bit_23.Reg_1bit_27.net_2 vdd Reg_32bit_23.Reg_1bit_27.net_1 24 200
| end Reg_32bit_23.Reg_1bit_27.inverter
| device Reg_32bit_23.Reg_1bit_27.nmos.1 390 260
n w[24] Reg_32bit_23.Reg_1bit_27.net_3 Reg_32bit_23.Reg_1bit_27.net_1 24 100
| device Reg_32bit_23.Reg_1bit_27.nmos.2 390 260
n w[24] Reg_32bit_23.Reg_1bit_27.net_3 Reg_32bit_23.Reg_1bit_27.net_1 24 100
| device Reg_32bit_23.Reg_1bit_27.nmos.3 390 260
n w[24] Reg_32bit_23.Reg_1bit_27.net_3 Reg_32bit_23.Reg_1bit_27.net_1 24 100
| device Reg_32bit_23.Reg_1bit_27.nmos.4 390 260
n w[24] Reg_32bit_23.Reg_1bit_27.net_3 Reg_32bit_23.Reg_1bit_27.net_1 24 100
| begin Reg_32bit_23.Reg_1bit_27.inverter_1 550 380
| device Reg_32bit_23.Reg_1bit_27.inverter_1.nmos.1 550 360
n Reg_32bit_23.Reg_1bit_27.net_1 gnd Reg_32bit_23.Reg_1bit_27.net_2 24 100
| device Reg_32bit_23.Reg_1bit_27.inverter_1.nmos.2 550 360
n Reg_32bit_23.Reg_1bit_27.net_1 gnd Reg_32bit_23.Reg_1bit_27.net_2 24 100
| device Reg_32bit_23.Reg_1bit_27.inverter_1.nmos.3 550 360
n Reg_32bit_23.Reg_1bit_27.net_1 gnd Reg_32bit_23.Reg_1bit_27.net_2 24 100
| device Reg_32bit_23.Reg_1bit_27.inverter_1.nmos.4 550 360
n Reg_32bit_23.Reg_1bit_27.net_1 gnd Reg_32bit_23.Reg_1bit_27.net_2 24 100
| device Reg_32bit_23.Reg_1bit_27.inverter_1.pmos.1 550 200
p Reg_32bit_23.Reg_1bit_27.net_1 vdd Reg_32bit_23.Reg_1bit_27.net_2 24 200
| device Reg_32bit_23.Reg_1bit_27.inverter_1.pmos.2 550 200
p Reg_32bit_23.Reg_1bit_27.net_1 vdd Reg_32bit_23.Reg_1bit_27.net_2 24 200
| device Reg_32bit_23.Reg_1bit_27.inverter_1.pmos.3 550 200
p Reg_32bit_23.Reg_1bit_27.net_1 vdd Reg_32bit_23.Reg_1bit_27.net_2 24 200
| device Reg_32bit_23.Reg_1bit_27.inverter_1.pmos.4 550 200
p Reg_32bit_23.Reg_1bit_27.net_1 vdd Reg_32bit_23.Reg_1bit_27.net_2 24 200
| end Reg_32bit_23.Reg_1bit_27.inverter_1
| begin Reg_32bit_23.Reg_1bit_27.inverter_2 290 260
| device Reg_32bit_23.Reg_1bit_27.inverter_2.nmos.1 550 360
n data[27] gnd Reg_32bit_23.Reg_1bit_27.net_3 24 100
| device Reg_32bit_23.Reg_1bit_27.inverter_2.nmos.2 550 360
n data[27] gnd Reg_32bit_23.Reg_1bit_27.net_3 24 100
| device Reg_32bit_23.Reg_1bit_27.inverter_2.nmos.3 550 360
n data[27] gnd Reg_32bit_23.Reg_1bit_27.net_3 24 100
| device Reg_32bit_23.Reg_1bit_27.inverter_2.nmos.4 550 360
n data[27] gnd Reg_32bit_23.Reg_1bit_27.net_3 24 100
| device Reg_32bit_23.Reg_1bit_27.inverter_2.pmos.1 550 200
p data[27] vdd Reg_32bit_23.Reg_1bit_27.net_3 24 200
| device Reg_32bit_23.Reg_1bit_27.inverter_2.pmos.2 550 200
p data[27] vdd Reg_32bit_23.Reg_1bit_27.net_3 24 200
| device Reg_32bit_23.Reg_1bit_27.inverter_2.pmos.3 550 200
p data[27] vdd Reg_32bit_23.Reg_1bit_27.net_3 24 200
| device Reg_32bit_23.Reg_1bit_27.inverter_2.pmos.4 550 200
p data[27] vdd Reg_32bit_23.Reg_1bit_27.net_3 24 200
| end Reg_32bit_23.Reg_1bit_27.inverter_2
| device Reg_32bit_23.Reg_1bit_27.nmos_1 730 230
n inR1[24] Reg_32bit_23.Reg_1bit_27.net_2 out1[27] 24 100
| device Reg_32bit_23.Reg_1bit_27.nmos_2 730 360
n inR2[24] Reg_32bit_23.Reg_1bit_27.net_2 out2[27] 24 100
| end Reg_32bit_23.Reg_1bit_27
| begin Reg_32bit_23.Reg_1bit_28 510 3770
| begin Reg_32bit_23.Reg_1bit_28.inverter 560 210
| device Reg_32bit_23.Reg_1bit_28.inverter.nmos 550 360
n Reg_32bit_23.Reg_1bit_28.net_2 gnd Reg_32bit_23.Reg_1bit_28.net_1 24 100
| device Reg_32bit_23.Reg_1bit_28.inverter.pmos 550 200
p Reg_32bit_23.Reg_1bit_28.net_2 vdd Reg_32bit_23.Reg_1bit_28.net_1 24 200
| end Reg_32bit_23.Reg_1bit_28.inverter
| device Reg_32bit_23.Reg_1bit_28.nmos.1 390 260
n w[24] Reg_32bit_23.Reg_1bit_28.net_3 Reg_32bit_23.Reg_1bit_28.net_1 24 100
| device Reg_32bit_23.Reg_1bit_28.nmos.2 390 260
n w[24] Reg_32bit_23.Reg_1bit_28.net_3 Reg_32bit_23.Reg_1bit_28.net_1 24 100
| device Reg_32bit_23.Reg_1bit_28.nmos.3 390 260
n w[24] Reg_32bit_23.Reg_1bit_28.net_3 Reg_32bit_23.Reg_1bit_28.net_1 24 100
| device Reg_32bit_23.Reg_1bit_28.nmos.4 390 260
n w[24] Reg_32bit_23.Reg_1bit_28.net_3 Reg_32bit_23.Reg_1bit_28.net_1 24 100
| begin Reg_32bit_23.Reg_1bit_28.inverter_1 550 380
| device Reg_32bit_23.Reg_1bit_28.inverter_1.nmos.1 550 360
n Reg_32bit_23.Reg_1bit_28.net_1 gnd Reg_32bit_23.Reg_1bit_28.net_2 24 100
| device Reg_32bit_23.Reg_1bit_28.inverter_1.nmos.2 550 360
n Reg_32bit_23.Reg_1bit_28.net_1 gnd Reg_32bit_23.Reg_1bit_28.net_2 24 100
| device Reg_32bit_23.Reg_1bit_28.inverter_1.nmos.3 550 360
n Reg_32bit_23.Reg_1bit_28.net_1 gnd Reg_32bit_23.Reg_1bit_28.net_2 24 100
| device Reg_32bit_23.Reg_1bit_28.inverter_1.nmos.4 550 360
n Reg_32bit_23.Reg_1bit_28.net_1 gnd Reg_32bit_23.Reg_1bit_28.net_2 24 100
| device Reg_32bit_23.Reg_1bit_28.inverter_1.pmos.1 550 200
p Reg_32bit_23.Reg_1bit_28.net_1 vdd Reg_32bit_23.Reg_1bit_28.net_2 24 200
| device Reg_32bit_23.Reg_1bit_28.inverter_1.pmos.2 550 200
p Reg_32bit_23.Reg_1bit_28.net_1 vdd Reg_32bit_23.Reg_1bit_28.net_2 24 200
| device Reg_32bit_23.Reg_1bit_28.inverter_1.pmos.3 550 200
p Reg_32bit_23.Reg_1bit_28.net_1 vdd Reg_32bit_23.Reg_1bit_28.net_2 24 200
| device Reg_32bit_23.Reg_1bit_28.inverter_1.pmos.4 550 200
p Reg_32bit_23.Reg_1bit_28.net_1 vdd Reg_32bit_23.Reg_1bit_28.net_2 24 200
| end Reg_32bit_23.Reg_1bit_28.inverter_1
| begin Reg_32bit_23.Reg_1bit_28.inverter_2 290 260
| device Reg_32bit_23.Reg_1bit_28.inverter_2.nmos.1 550 360
n data[28] gnd Reg_32bit_23.Reg_1bit_28.net_3 24 100
| device Reg_32bit_23.Reg_1bit_28.inverter_2.nmos.2 550 360
n data[28] gnd Reg_32bit_23.Reg_1bit_28.net_3 24 100
| device Reg_32bit_23.Reg_1bit_28.inverter_2.nmos.3 550 360
n data[28] gnd Reg_32bit_23.Reg_1bit_28.net_3 24 100
| device Reg_32bit_23.Reg_1bit_28.inverter_2.nmos.4 550 360
n data[28] gnd Reg_32bit_23.Reg_1bit_28.net_3 24 100
| device Reg_32bit_23.Reg_1bit_28.inverter_2.pmos.1 550 200
p data[28] vdd Reg_32bit_23.Reg_1bit_28.net_3 24 200
| device Reg_32bit_23.Reg_1bit_28.inverter_2.pmos.2 550 200
p data[28] vdd Reg_32bit_23.Reg_1bit_28.net_3 24 200
| device Reg_32bit_23.Reg_1bit_28.inverter_2.pmos.3 550 200
p data[28] vdd Reg_32bit_23.Reg_1bit_28.net_3 24 200
| device Reg_32bit_23.Reg_1bit_28.inverter_2.pmos.4 550 200
p data[28] vdd Reg_32bit_23.Reg_1bit_28.net_3 24 200
| end Reg_32bit_23.Reg_1bit_28.inverter_2
| device Reg_32bit_23.Reg_1bit_28.nmos_1 730 230
n inR1[24] Reg_32bit_23.Reg_1bit_28.net_2 out1[28] 24 100
| device Reg_32bit_23.Reg_1bit_28.nmos_2 730 360
n inR2[24] Reg_32bit_23.Reg_1bit_28.net_2 out2[28] 24 100
| end Reg_32bit_23.Reg_1bit_28
| begin Reg_32bit_23.Reg_1bit_29 510 3900
| begin Reg_32bit_23.Reg_1bit_29.inverter 560 210
| device Reg_32bit_23.Reg_1bit_29.inverter.nmos 550 360
n Reg_32bit_23.Reg_1bit_29.net_2 gnd Reg_32bit_23.Reg_1bit_29.net_1 24 100
| device Reg_32bit_23.Reg_1bit_29.inverter.pmos 550 200
p Reg_32bit_23.Reg_1bit_29.net_2 vdd Reg_32bit_23.Reg_1bit_29.net_1 24 200
| end Reg_32bit_23.Reg_1bit_29.inverter
| device Reg_32bit_23.Reg_1bit_29.nmos.1 390 260
n w[24] Reg_32bit_23.Reg_1bit_29.net_3 Reg_32bit_23.Reg_1bit_29.net_1 24 100
| device Reg_32bit_23.Reg_1bit_29.nmos.2 390 260
n w[24] Reg_32bit_23.Reg_1bit_29.net_3 Reg_32bit_23.Reg_1bit_29.net_1 24 100
| device Reg_32bit_23.Reg_1bit_29.nmos.3 390 260
n w[24] Reg_32bit_23.Reg_1bit_29.net_3 Reg_32bit_23.Reg_1bit_29.net_1 24 100
| device Reg_32bit_23.Reg_1bit_29.nmos.4 390 260
n w[24] Reg_32bit_23.Reg_1bit_29.net_3 Reg_32bit_23.Reg_1bit_29.net_1 24 100
| begin Reg_32bit_23.Reg_1bit_29.inverter_1 550 380
| device Reg_32bit_23.Reg_1bit_29.inverter_1.nmos.1 550 360
n Reg_32bit_23.Reg_1bit_29.net_1 gnd Reg_32bit_23.Reg_1bit_29.net_2 24 100
| device Reg_32bit_23.Reg_1bit_29.inverter_1.nmos.2 550 360
n Reg_32bit_23.Reg_1bit_29.net_1 gnd Reg_32bit_23.Reg_1bit_29.net_2 24 100
| device Reg_32bit_23.Reg_1bit_29.inverter_1.nmos.3 550 360
n Reg_32bit_23.Reg_1bit_29.net_1 gnd Reg_32bit_23.Reg_1bit_29.net_2 24 100
| device Reg_32bit_23.Reg_1bit_29.inverter_1.nmos.4 550 360
n Reg_32bit_23.Reg_1bit_29.net_1 gnd Reg_32bit_23.Reg_1bit_29.net_2 24 100
| device Reg_32bit_23.Reg_1bit_29.inverter_1.pmos.1 550 200
p Reg_32bit_23.Reg_1bit_29.net_1 vdd Reg_32bit_23.Reg_1bit_29.net_2 24 200
| device Reg_32bit_23.Reg_1bit_29.inverter_1.pmos.2 550 200
p Reg_32bit_23.Reg_1bit_29.net_1 vdd Reg_32bit_23.Reg_1bit_29.net_2 24 200
| device Reg_32bit_23.Reg_1bit_29.inverter_1.pmos.3 550 200
p Reg_32bit_23.Reg_1bit_29.net_1 vdd Reg_32bit_23.Reg_1bit_29.net_2 24 200
| device Reg_32bit_23.Reg_1bit_29.inverter_1.pmos.4 550 200
p Reg_32bit_23.Reg_1bit_29.net_1 vdd Reg_32bit_23.Reg_1bit_29.net_2 24 200
| end Reg_32bit_23.Reg_1bit_29.inverter_1
| begin Reg_32bit_23.Reg_1bit_29.inverter_2 290 260
| device Reg_32bit_23.Reg_1bit_29.inverter_2.nmos.1 550 360
n data[29] gnd Reg_32bit_23.Reg_1bit_29.net_3 24 100
| device Reg_32bit_23.Reg_1bit_29.inverter_2.nmos.2 550 360
n data[29] gnd Reg_32bit_23.Reg_1bit_29.net_3 24 100
| device Reg_32bit_23.Reg_1bit_29.inverter_2.nmos.3 550 360
n data[29] gnd Reg_32bit_23.Reg_1bit_29.net_3 24 100
| device Reg_32bit_23.Reg_1bit_29.inverter_2.nmos.4 550 360
n data[29] gnd Reg_32bit_23.Reg_1bit_29.net_3 24 100
| device Reg_32bit_23.Reg_1bit_29.inverter_2.pmos.1 550 200
p data[29] vdd Reg_32bit_23.Reg_1bit_29.net_3 24 200
| device Reg_32bit_23.Reg_1bit_29.inverter_2.pmos.2 550 200
p data[29] vdd Reg_32bit_23.Reg_1bit_29.net_3 24 200
| device Reg_32bit_23.Reg_1bit_29.inverter_2.pmos.3 550 200
p data[29] vdd Reg_32bit_23.Reg_1bit_29.net_3 24 200
| device Reg_32bit_23.Reg_1bit_29.inverter_2.pmos.4 550 200
p data[29] vdd Reg_32bit_23.Reg_1bit_29.net_3 24 200
| end Reg_32bit_23.Reg_1bit_29.inverter_2
| device Reg_32bit_23.Reg_1bit_29.nmos_1 730 230
n inR1[24] Reg_32bit_23.Reg_1bit_29.net_2 out1[29] 24 100
| device Reg_32bit_23.Reg_1bit_29.nmos_2 730 360
n inR2[24] Reg_32bit_23.Reg_1bit_29.net_2 out2[29] 24 100
| end Reg_32bit_23.Reg_1bit_29
| begin Reg_32bit_23.Reg_1bit_30 510 4030
| begin Reg_32bit_23.Reg_1bit_30.inverter 560 210
| device Reg_32bit_23.Reg_1bit_30.inverter.nmos 550 360
n Reg_32bit_23.Reg_1bit_30.net_2 gnd Reg_32bit_23.Reg_1bit_30.net_1 24 100
| device Reg_32bit_23.Reg_1bit_30.inverter.pmos 550 200
p Reg_32bit_23.Reg_1bit_30.net_2 vdd Reg_32bit_23.Reg_1bit_30.net_1 24 200
| end Reg_32bit_23.Reg_1bit_30.inverter
| device Reg_32bit_23.Reg_1bit_30.nmos.1 390 260
n w[24] Reg_32bit_23.Reg_1bit_30.net_3 Reg_32bit_23.Reg_1bit_30.net_1 24 100
| device Reg_32bit_23.Reg_1bit_30.nmos.2 390 260
n w[24] Reg_32bit_23.Reg_1bit_30.net_3 Reg_32bit_23.Reg_1bit_30.net_1 24 100
| device Reg_32bit_23.Reg_1bit_30.nmos.3 390 260
n w[24] Reg_32bit_23.Reg_1bit_30.net_3 Reg_32bit_23.Reg_1bit_30.net_1 24 100
| device Reg_32bit_23.Reg_1bit_30.nmos.4 390 260
n w[24] Reg_32bit_23.Reg_1bit_30.net_3 Reg_32bit_23.Reg_1bit_30.net_1 24 100
| begin Reg_32bit_23.Reg_1bit_30.inverter_1 550 380
| device Reg_32bit_23.Reg_1bit_30.inverter_1.nmos.1 550 360
n Reg_32bit_23.Reg_1bit_30.net_1 gnd Reg_32bit_23.Reg_1bit_30.net_2 24 100
| device Reg_32bit_23.Reg_1bit_30.inverter_1.nmos.2 550 360
n Reg_32bit_23.Reg_1bit_30.net_1 gnd Reg_32bit_23.Reg_1bit_30.net_2 24 100
| device Reg_32bit_23.Reg_1bit_30.inverter_1.nmos.3 550 360
n Reg_32bit_23.Reg_1bit_30.net_1 gnd Reg_32bit_23.Reg_1bit_30.net_2 24 100
| device Reg_32bit_23.Reg_1bit_30.inverter_1.nmos.4 550 360
n Reg_32bit_23.Reg_1bit_30.net_1 gnd Reg_32bit_23.Reg_1bit_30.net_2 24 100
| device Reg_32bit_23.Reg_1bit_30.inverter_1.pmos.1 550 200
p Reg_32bit_23.Reg_1bit_30.net_1 vdd Reg_32bit_23.Reg_1bit_30.net_2 24 200
| device Reg_32bit_23.Reg_1bit_30.inverter_1.pmos.2 550 200
p Reg_32bit_23.Reg_1bit_30.net_1 vdd Reg_32bit_23.Reg_1bit_30.net_2 24 200
| device Reg_32bit_23.Reg_1bit_30.inverter_1.pmos.3 550 200
p Reg_32bit_23.Reg_1bit_30.net_1 vdd Reg_32bit_23.Reg_1bit_30.net_2 24 200
| device Reg_32bit_23.Reg_1bit_30.inverter_1.pmos.4 550 200
p Reg_32bit_23.Reg_1bit_30.net_1 vdd Reg_32bit_23.Reg_1bit_30.net_2 24 200
| end Reg_32bit_23.Reg_1bit_30.inverter_1
| begin Reg_32bit_23.Reg_1bit_30.inverter_2 290 260
| device Reg_32bit_23.Reg_1bit_30.inverter_2.nmos.1 550 360
n data[30] gnd Reg_32bit_23.Reg_1bit_30.net_3 24 100
| device Reg_32bit_23.Reg_1bit_30.inverter_2.nmos.2 550 360
n data[30] gnd Reg_32bit_23.Reg_1bit_30.net_3 24 100
| device Reg_32bit_23.Reg_1bit_30.inverter_2.nmos.3 550 360
n data[30] gnd Reg_32bit_23.Reg_1bit_30.net_3 24 100
| device Reg_32bit_23.Reg_1bit_30.inverter_2.nmos.4 550 360
n data[30] gnd Reg_32bit_23.Reg_1bit_30.net_3 24 100
| device Reg_32bit_23.Reg_1bit_30.inverter_2.pmos.1 550 200
p data[30] vdd Reg_32bit_23.Reg_1bit_30.net_3 24 200
| device Reg_32bit_23.Reg_1bit_30.inverter_2.pmos.2 550 200
p data[30] vdd Reg_32bit_23.Reg_1bit_30.net_3 24 200
| device Reg_32bit_23.Reg_1bit_30.inverter_2.pmos.3 550 200
p data[30] vdd Reg_32bit_23.Reg_1bit_30.net_3 24 200
| device Reg_32bit_23.Reg_1bit_30.inverter_2.pmos.4 550 200
p data[30] vdd Reg_32bit_23.Reg_1bit_30.net_3 24 200
| end Reg_32bit_23.Reg_1bit_30.inverter_2
| device Reg_32bit_23.Reg_1bit_30.nmos_1 730 230
n inR1[24] Reg_32bit_23.Reg_1bit_30.net_2 out1[30] 24 100
| device Reg_32bit_23.Reg_1bit_30.nmos_2 730 360
n inR2[24] Reg_32bit_23.Reg_1bit_30.net_2 out2[30] 24 100
| end Reg_32bit_23.Reg_1bit_30
| begin Reg_32bit_23.Reg_1bit_31 510 4160
| begin Reg_32bit_23.Reg_1bit_31.inverter 560 210
| device Reg_32bit_23.Reg_1bit_31.inverter.nmos 550 360
n Reg_32bit_23.Reg_1bit_31.net_2 gnd Reg_32bit_23.Reg_1bit_31.net_1 24 100
| device Reg_32bit_23.Reg_1bit_31.inverter.pmos 550 200
p Reg_32bit_23.Reg_1bit_31.net_2 vdd Reg_32bit_23.Reg_1bit_31.net_1 24 200
| end Reg_32bit_23.Reg_1bit_31.inverter
| device Reg_32bit_23.Reg_1bit_31.nmos.1 390 260
n w[24] Reg_32bit_23.Reg_1bit_31.net_3 Reg_32bit_23.Reg_1bit_31.net_1 24 100
| device Reg_32bit_23.Reg_1bit_31.nmos.2 390 260
n w[24] Reg_32bit_23.Reg_1bit_31.net_3 Reg_32bit_23.Reg_1bit_31.net_1 24 100
| device Reg_32bit_23.Reg_1bit_31.nmos.3 390 260
n w[24] Reg_32bit_23.Reg_1bit_31.net_3 Reg_32bit_23.Reg_1bit_31.net_1 24 100
| device Reg_32bit_23.Reg_1bit_31.nmos.4 390 260
n w[24] Reg_32bit_23.Reg_1bit_31.net_3 Reg_32bit_23.Reg_1bit_31.net_1 24 100
| begin Reg_32bit_23.Reg_1bit_31.inverter_1 550 380
| device Reg_32bit_23.Reg_1bit_31.inverter_1.nmos.1 550 360
n Reg_32bit_23.Reg_1bit_31.net_1 gnd Reg_32bit_23.Reg_1bit_31.net_2 24 100
| device Reg_32bit_23.Reg_1bit_31.inverter_1.nmos.2 550 360
n Reg_32bit_23.Reg_1bit_31.net_1 gnd Reg_32bit_23.Reg_1bit_31.net_2 24 100
| device Reg_32bit_23.Reg_1bit_31.inverter_1.nmos.3 550 360
n Reg_32bit_23.Reg_1bit_31.net_1 gnd Reg_32bit_23.Reg_1bit_31.net_2 24 100
| device Reg_32bit_23.Reg_1bit_31.inverter_1.nmos.4 550 360
n Reg_32bit_23.Reg_1bit_31.net_1 gnd Reg_32bit_23.Reg_1bit_31.net_2 24 100
| device Reg_32bit_23.Reg_1bit_31.inverter_1.pmos.1 550 200
p Reg_32bit_23.Reg_1bit_31.net_1 vdd Reg_32bit_23.Reg_1bit_31.net_2 24 200
| device Reg_32bit_23.Reg_1bit_31.inverter_1.pmos.2 550 200
p Reg_32bit_23.Reg_1bit_31.net_1 vdd Reg_32bit_23.Reg_1bit_31.net_2 24 200
| device Reg_32bit_23.Reg_1bit_31.inverter_1.pmos.3 550 200
p Reg_32bit_23.Reg_1bit_31.net_1 vdd Reg_32bit_23.Reg_1bit_31.net_2 24 200
| device Reg_32bit_23.Reg_1bit_31.inverter_1.pmos.4 550 200
p Reg_32bit_23.Reg_1bit_31.net_1 vdd Reg_32bit_23.Reg_1bit_31.net_2 24 200
| end Reg_32bit_23.Reg_1bit_31.inverter_1
| begin Reg_32bit_23.Reg_1bit_31.inverter_2 290 260
| device Reg_32bit_23.Reg_1bit_31.inverter_2.nmos.1 550 360
n data[31] gnd Reg_32bit_23.Reg_1bit_31.net_3 24 100
| device Reg_32bit_23.Reg_1bit_31.inverter_2.nmos.2 550 360
n data[31] gnd Reg_32bit_23.Reg_1bit_31.net_3 24 100
| device Reg_32bit_23.Reg_1bit_31.inverter_2.nmos.3 550 360
n data[31] gnd Reg_32bit_23.Reg_1bit_31.net_3 24 100
| device Reg_32bit_23.Reg_1bit_31.inverter_2.nmos.4 550 360
n data[31] gnd Reg_32bit_23.Reg_1bit_31.net_3 24 100
| device Reg_32bit_23.Reg_1bit_31.inverter_2.pmos.1 550 200
p data[31] vdd Reg_32bit_23.Reg_1bit_31.net_3 24 200
| device Reg_32bit_23.Reg_1bit_31.inverter_2.pmos.2 550 200
p data[31] vdd Reg_32bit_23.Reg_1bit_31.net_3 24 200
| device Reg_32bit_23.Reg_1bit_31.inverter_2.pmos.3 550 200
p data[31] vdd Reg_32bit_23.Reg_1bit_31.net_3 24 200
| device Reg_32bit_23.Reg_1bit_31.inverter_2.pmos.4 550 200
p data[31] vdd Reg_32bit_23.Reg_1bit_31.net_3 24 200
| end Reg_32bit_23.Reg_1bit_31.inverter_2
| device Reg_32bit_23.Reg_1bit_31.nmos_1 730 230
n inR1[24] Reg_32bit_23.Reg_1bit_31.net_2 out1[31] 24 100
| device Reg_32bit_23.Reg_1bit_31.nmos_2 730 360
n inR2[24] Reg_32bit_23.Reg_1bit_31.net_2 out2[31] 24 100
| end Reg_32bit_23.Reg_1bit_31
| end Reg_32bit_23
| begin Reg_32bit_24 940 2950
| begin Reg_32bit_24.Reg_1bit 510 100
| begin Reg_32bit_24.Reg_1bit.inverter 560 210
| device Reg_32bit_24.Reg_1bit.inverter.nmos 550 360
n Reg_32bit_24.Reg_1bit.net_2 gnd Reg_32bit_24.Reg_1bit.net_1 24 100
| device Reg_32bit_24.Reg_1bit.inverter.pmos 550 200
p Reg_32bit_24.Reg_1bit.net_2 vdd Reg_32bit_24.Reg_1bit.net_1 24 200
| end Reg_32bit_24.Reg_1bit.inverter
| device Reg_32bit_24.Reg_1bit.nmos.1 390 260
n w[25] Reg_32bit_24.Reg_1bit.net_3 Reg_32bit_24.Reg_1bit.net_1 24 100
| device Reg_32bit_24.Reg_1bit.nmos.2 390 260
n w[25] Reg_32bit_24.Reg_1bit.net_3 Reg_32bit_24.Reg_1bit.net_1 24 100
| device Reg_32bit_24.Reg_1bit.nmos.3 390 260
n w[25] Reg_32bit_24.Reg_1bit.net_3 Reg_32bit_24.Reg_1bit.net_1 24 100
| device Reg_32bit_24.Reg_1bit.nmos.4 390 260
n w[25] Reg_32bit_24.Reg_1bit.net_3 Reg_32bit_24.Reg_1bit.net_1 24 100
| begin Reg_32bit_24.Reg_1bit.inverter_1 550 380
| device Reg_32bit_24.Reg_1bit.inverter_1.nmos.1 550 360
n Reg_32bit_24.Reg_1bit.net_1 gnd Reg_32bit_24.Reg_1bit.net_2 24 100
| device Reg_32bit_24.Reg_1bit.inverter_1.nmos.2 550 360
n Reg_32bit_24.Reg_1bit.net_1 gnd Reg_32bit_24.Reg_1bit.net_2 24 100
| device Reg_32bit_24.Reg_1bit.inverter_1.nmos.3 550 360
n Reg_32bit_24.Reg_1bit.net_1 gnd Reg_32bit_24.Reg_1bit.net_2 24 100
| device Reg_32bit_24.Reg_1bit.inverter_1.nmos.4 550 360
n Reg_32bit_24.Reg_1bit.net_1 gnd Reg_32bit_24.Reg_1bit.net_2 24 100
| device Reg_32bit_24.Reg_1bit.inverter_1.pmos.1 550 200
p Reg_32bit_24.Reg_1bit.net_1 vdd Reg_32bit_24.Reg_1bit.net_2 24 200
| device Reg_32bit_24.Reg_1bit.inverter_1.pmos.2 550 200
p Reg_32bit_24.Reg_1bit.net_1 vdd Reg_32bit_24.Reg_1bit.net_2 24 200
| device Reg_32bit_24.Reg_1bit.inverter_1.pmos.3 550 200
p Reg_32bit_24.Reg_1bit.net_1 vdd Reg_32bit_24.Reg_1bit.net_2 24 200
| device Reg_32bit_24.Reg_1bit.inverter_1.pmos.4 550 200
p Reg_32bit_24.Reg_1bit.net_1 vdd Reg_32bit_24.Reg_1bit.net_2 24 200
| end Reg_32bit_24.Reg_1bit.inverter_1
| begin Reg_32bit_24.Reg_1bit.inverter_2 290 260
| device Reg_32bit_24.Reg_1bit.inverter_2.nmos.1 550 360
n data[0] gnd Reg_32bit_24.Reg_1bit.net_3 24 100
| device Reg_32bit_24.Reg_1bit.inverter_2.nmos.2 550 360
n data[0] gnd Reg_32bit_24.Reg_1bit.net_3 24 100
| device Reg_32bit_24.Reg_1bit.inverter_2.nmos.3 550 360
n data[0] gnd Reg_32bit_24.Reg_1bit.net_3 24 100
| device Reg_32bit_24.Reg_1bit.inverter_2.nmos.4 550 360
n data[0] gnd Reg_32bit_24.Reg_1bit.net_3 24 100
| device Reg_32bit_24.Reg_1bit.inverter_2.pmos.1 550 200
p data[0] vdd Reg_32bit_24.Reg_1bit.net_3 24 200
| device Reg_32bit_24.Reg_1bit.inverter_2.pmos.2 550 200
p data[0] vdd Reg_32bit_24.Reg_1bit.net_3 24 200
| device Reg_32bit_24.Reg_1bit.inverter_2.pmos.3 550 200
p data[0] vdd Reg_32bit_24.Reg_1bit.net_3 24 200
| device Reg_32bit_24.Reg_1bit.inverter_2.pmos.4 550 200
p data[0] vdd Reg_32bit_24.Reg_1bit.net_3 24 200
| end Reg_32bit_24.Reg_1bit.inverter_2
| device Reg_32bit_24.Reg_1bit.nmos_1 730 230
n inR1[25] Reg_32bit_24.Reg_1bit.net_2 out1[0] 24 100
| device Reg_32bit_24.Reg_1bit.nmos_2 730 360
n inR2[25] Reg_32bit_24.Reg_1bit.net_2 out2[0] 24 100
| end Reg_32bit_24.Reg_1bit
| begin Reg_32bit_24.Reg_1bit_1 510 230
| begin Reg_32bit_24.Reg_1bit_1.inverter 560 210
| device Reg_32bit_24.Reg_1bit_1.inverter.nmos 550 360
n Reg_32bit_24.Reg_1bit_1.net_2 gnd Reg_32bit_24.Reg_1bit_1.net_1 24 100
| device Reg_32bit_24.Reg_1bit_1.inverter.pmos 550 200
p Reg_32bit_24.Reg_1bit_1.net_2 vdd Reg_32bit_24.Reg_1bit_1.net_1 24 200
| end Reg_32bit_24.Reg_1bit_1.inverter
| device Reg_32bit_24.Reg_1bit_1.nmos.1 390 260
n w[25] Reg_32bit_24.Reg_1bit_1.net_3 Reg_32bit_24.Reg_1bit_1.net_1 24 100
| device Reg_32bit_24.Reg_1bit_1.nmos.2 390 260
n w[25] Reg_32bit_24.Reg_1bit_1.net_3 Reg_32bit_24.Reg_1bit_1.net_1 24 100
| device Reg_32bit_24.Reg_1bit_1.nmos.3 390 260
n w[25] Reg_32bit_24.Reg_1bit_1.net_3 Reg_32bit_24.Reg_1bit_1.net_1 24 100
| device Reg_32bit_24.Reg_1bit_1.nmos.4 390 260
n w[25] Reg_32bit_24.Reg_1bit_1.net_3 Reg_32bit_24.Reg_1bit_1.net_1 24 100
| begin Reg_32bit_24.Reg_1bit_1.inverter_1 550 380
| device Reg_32bit_24.Reg_1bit_1.inverter_1.nmos.1 550 360
n Reg_32bit_24.Reg_1bit_1.net_1 gnd Reg_32bit_24.Reg_1bit_1.net_2 24 100
| device Reg_32bit_24.Reg_1bit_1.inverter_1.nmos.2 550 360
n Reg_32bit_24.Reg_1bit_1.net_1 gnd Reg_32bit_24.Reg_1bit_1.net_2 24 100
| device Reg_32bit_24.Reg_1bit_1.inverter_1.nmos.3 550 360
n Reg_32bit_24.Reg_1bit_1.net_1 gnd Reg_32bit_24.Reg_1bit_1.net_2 24 100
| device Reg_32bit_24.Reg_1bit_1.inverter_1.nmos.4 550 360
n Reg_32bit_24.Reg_1bit_1.net_1 gnd Reg_32bit_24.Reg_1bit_1.net_2 24 100
| device Reg_32bit_24.Reg_1bit_1.inverter_1.pmos.1 550 200
p Reg_32bit_24.Reg_1bit_1.net_1 vdd Reg_32bit_24.Reg_1bit_1.net_2 24 200
| device Reg_32bit_24.Reg_1bit_1.inverter_1.pmos.2 550 200
p Reg_32bit_24.Reg_1bit_1.net_1 vdd Reg_32bit_24.Reg_1bit_1.net_2 24 200
| device Reg_32bit_24.Reg_1bit_1.inverter_1.pmos.3 550 200
p Reg_32bit_24.Reg_1bit_1.net_1 vdd Reg_32bit_24.Reg_1bit_1.net_2 24 200
| device Reg_32bit_24.Reg_1bit_1.inverter_1.pmos.4 550 200
p Reg_32bit_24.Reg_1bit_1.net_1 vdd Reg_32bit_24.Reg_1bit_1.net_2 24 200
| end Reg_32bit_24.Reg_1bit_1.inverter_1
| begin Reg_32bit_24.Reg_1bit_1.inverter_2 290 260
| device Reg_32bit_24.Reg_1bit_1.inverter_2.nmos.1 550 360
n data[1] gnd Reg_32bit_24.Reg_1bit_1.net_3 24 100
| device Reg_32bit_24.Reg_1bit_1.inverter_2.nmos.2 550 360
n data[1] gnd Reg_32bit_24.Reg_1bit_1.net_3 24 100
| device Reg_32bit_24.Reg_1bit_1.inverter_2.nmos.3 550 360
n data[1] gnd Reg_32bit_24.Reg_1bit_1.net_3 24 100
| device Reg_32bit_24.Reg_1bit_1.inverter_2.nmos.4 550 360
n data[1] gnd Reg_32bit_24.Reg_1bit_1.net_3 24 100
| device Reg_32bit_24.Reg_1bit_1.inverter_2.pmos.1 550 200
p data[1] vdd Reg_32bit_24.Reg_1bit_1.net_3 24 200
| device Reg_32bit_24.Reg_1bit_1.inverter_2.pmos.2 550 200
p data[1] vdd Reg_32bit_24.Reg_1bit_1.net_3 24 200
| device Reg_32bit_24.Reg_1bit_1.inverter_2.pmos.3 550 200
p data[1] vdd Reg_32bit_24.Reg_1bit_1.net_3 24 200
| device Reg_32bit_24.Reg_1bit_1.inverter_2.pmos.4 550 200
p data[1] vdd Reg_32bit_24.Reg_1bit_1.net_3 24 200
| end Reg_32bit_24.Reg_1bit_1.inverter_2
| device Reg_32bit_24.Reg_1bit_1.nmos_1 730 230
n inR1[25] Reg_32bit_24.Reg_1bit_1.net_2 out1[1] 24 100
| device Reg_32bit_24.Reg_1bit_1.nmos_2 730 360
n inR2[25] Reg_32bit_24.Reg_1bit_1.net_2 out2[1] 24 100
| end Reg_32bit_24.Reg_1bit_1
| begin Reg_32bit_24.Reg_1bit_2 510 360
| begin Reg_32bit_24.Reg_1bit_2.inverter 560 210
| device Reg_32bit_24.Reg_1bit_2.inverter.nmos 550 360
n Reg_32bit_24.Reg_1bit_2.net_2 gnd Reg_32bit_24.Reg_1bit_2.net_1 24 100
| device Reg_32bit_24.Reg_1bit_2.inverter.pmos 550 200
p Reg_32bit_24.Reg_1bit_2.net_2 vdd Reg_32bit_24.Reg_1bit_2.net_1 24 200
| end Reg_32bit_24.Reg_1bit_2.inverter
| device Reg_32bit_24.Reg_1bit_2.nmos.1 390 260
n w[25] Reg_32bit_24.Reg_1bit_2.net_3 Reg_32bit_24.Reg_1bit_2.net_1 24 100
| device Reg_32bit_24.Reg_1bit_2.nmos.2 390 260
n w[25] Reg_32bit_24.Reg_1bit_2.net_3 Reg_32bit_24.Reg_1bit_2.net_1 24 100
| device Reg_32bit_24.Reg_1bit_2.nmos.3 390 260
n w[25] Reg_32bit_24.Reg_1bit_2.net_3 Reg_32bit_24.Reg_1bit_2.net_1 24 100
| device Reg_32bit_24.Reg_1bit_2.nmos.4 390 260
n w[25] Reg_32bit_24.Reg_1bit_2.net_3 Reg_32bit_24.Reg_1bit_2.net_1 24 100
| begin Reg_32bit_24.Reg_1bit_2.inverter_1 550 380
| device Reg_32bit_24.Reg_1bit_2.inverter_1.nmos.1 550 360
n Reg_32bit_24.Reg_1bit_2.net_1 gnd Reg_32bit_24.Reg_1bit_2.net_2 24 100
| device Reg_32bit_24.Reg_1bit_2.inverter_1.nmos.2 550 360
n Reg_32bit_24.Reg_1bit_2.net_1 gnd Reg_32bit_24.Reg_1bit_2.net_2 24 100
| device Reg_32bit_24.Reg_1bit_2.inverter_1.nmos.3 550 360
n Reg_32bit_24.Reg_1bit_2.net_1 gnd Reg_32bit_24.Reg_1bit_2.net_2 24 100
| device Reg_32bit_24.Reg_1bit_2.inverter_1.nmos.4 550 360
n Reg_32bit_24.Reg_1bit_2.net_1 gnd Reg_32bit_24.Reg_1bit_2.net_2 24 100
| device Reg_32bit_24.Reg_1bit_2.inverter_1.pmos.1 550 200
p Reg_32bit_24.Reg_1bit_2.net_1 vdd Reg_32bit_24.Reg_1bit_2.net_2 24 200
| device Reg_32bit_24.Reg_1bit_2.inverter_1.pmos.2 550 200
p Reg_32bit_24.Reg_1bit_2.net_1 vdd Reg_32bit_24.Reg_1bit_2.net_2 24 200
| device Reg_32bit_24.Reg_1bit_2.inverter_1.pmos.3 550 200
p Reg_32bit_24.Reg_1bit_2.net_1 vdd Reg_32bit_24.Reg_1bit_2.net_2 24 200
| device Reg_32bit_24.Reg_1bit_2.inverter_1.pmos.4 550 200
p Reg_32bit_24.Reg_1bit_2.net_1 vdd Reg_32bit_24.Reg_1bit_2.net_2 24 200
| end Reg_32bit_24.Reg_1bit_2.inverter_1
| begin Reg_32bit_24.Reg_1bit_2.inverter_2 290 260
| device Reg_32bit_24.Reg_1bit_2.inverter_2.nmos.1 550 360
n data[2] gnd Reg_32bit_24.Reg_1bit_2.net_3 24 100
| device Reg_32bit_24.Reg_1bit_2.inverter_2.nmos.2 550 360
n data[2] gnd Reg_32bit_24.Reg_1bit_2.net_3 24 100
| device Reg_32bit_24.Reg_1bit_2.inverter_2.nmos.3 550 360
n data[2] gnd Reg_32bit_24.Reg_1bit_2.net_3 24 100
| device Reg_32bit_24.Reg_1bit_2.inverter_2.nmos.4 550 360
n data[2] gnd Reg_32bit_24.Reg_1bit_2.net_3 24 100
| device Reg_32bit_24.Reg_1bit_2.inverter_2.pmos.1 550 200
p data[2] vdd Reg_32bit_24.Reg_1bit_2.net_3 24 200
| device Reg_32bit_24.Reg_1bit_2.inverter_2.pmos.2 550 200
p data[2] vdd Reg_32bit_24.Reg_1bit_2.net_3 24 200
| device Reg_32bit_24.Reg_1bit_2.inverter_2.pmos.3 550 200
p data[2] vdd Reg_32bit_24.Reg_1bit_2.net_3 24 200
| device Reg_32bit_24.Reg_1bit_2.inverter_2.pmos.4 550 200
p data[2] vdd Reg_32bit_24.Reg_1bit_2.net_3 24 200
| end Reg_32bit_24.Reg_1bit_2.inverter_2
| device Reg_32bit_24.Reg_1bit_2.nmos_1 730 230
n inR1[25] Reg_32bit_24.Reg_1bit_2.net_2 out1[2] 24 100
| device Reg_32bit_24.Reg_1bit_2.nmos_2 730 360
n inR2[25] Reg_32bit_24.Reg_1bit_2.net_2 out2[2] 24 100
| end Reg_32bit_24.Reg_1bit_2
| begin Reg_32bit_24.Reg_1bit_3 510 490
| begin Reg_32bit_24.Reg_1bit_3.inverter 560 210
| device Reg_32bit_24.Reg_1bit_3.inverter.nmos 550 360
n Reg_32bit_24.Reg_1bit_3.net_2 gnd Reg_32bit_24.Reg_1bit_3.net_1 24 100
| device Reg_32bit_24.Reg_1bit_3.inverter.pmos 550 200
p Reg_32bit_24.Reg_1bit_3.net_2 vdd Reg_32bit_24.Reg_1bit_3.net_1 24 200
| end Reg_32bit_24.Reg_1bit_3.inverter
| device Reg_32bit_24.Reg_1bit_3.nmos.1 390 260
n w[25] Reg_32bit_24.Reg_1bit_3.net_3 Reg_32bit_24.Reg_1bit_3.net_1 24 100
| device Reg_32bit_24.Reg_1bit_3.nmos.2 390 260
n w[25] Reg_32bit_24.Reg_1bit_3.net_3 Reg_32bit_24.Reg_1bit_3.net_1 24 100
| device Reg_32bit_24.Reg_1bit_3.nmos.3 390 260
n w[25] Reg_32bit_24.Reg_1bit_3.net_3 Reg_32bit_24.Reg_1bit_3.net_1 24 100
| device Reg_32bit_24.Reg_1bit_3.nmos.4 390 260
n w[25] Reg_32bit_24.Reg_1bit_3.net_3 Reg_32bit_24.Reg_1bit_3.net_1 24 100
| begin Reg_32bit_24.Reg_1bit_3.inverter_1 550 380
| device Reg_32bit_24.Reg_1bit_3.inverter_1.nmos.1 550 360
n Reg_32bit_24.Reg_1bit_3.net_1 gnd Reg_32bit_24.Reg_1bit_3.net_2 24 100
| device Reg_32bit_24.Reg_1bit_3.inverter_1.nmos.2 550 360
n Reg_32bit_24.Reg_1bit_3.net_1 gnd Reg_32bit_24.Reg_1bit_3.net_2 24 100
| device Reg_32bit_24.Reg_1bit_3.inverter_1.nmos.3 550 360
n Reg_32bit_24.Reg_1bit_3.net_1 gnd Reg_32bit_24.Reg_1bit_3.net_2 24 100
| device Reg_32bit_24.Reg_1bit_3.inverter_1.nmos.4 550 360
n Reg_32bit_24.Reg_1bit_3.net_1 gnd Reg_32bit_24.Reg_1bit_3.net_2 24 100
| device Reg_32bit_24.Reg_1bit_3.inverter_1.pmos.1 550 200
p Reg_32bit_24.Reg_1bit_3.net_1 vdd Reg_32bit_24.Reg_1bit_3.net_2 24 200
| device Reg_32bit_24.Reg_1bit_3.inverter_1.pmos.2 550 200
p Reg_32bit_24.Reg_1bit_3.net_1 vdd Reg_32bit_24.Reg_1bit_3.net_2 24 200
| device Reg_32bit_24.Reg_1bit_3.inverter_1.pmos.3 550 200
p Reg_32bit_24.Reg_1bit_3.net_1 vdd Reg_32bit_24.Reg_1bit_3.net_2 24 200
| device Reg_32bit_24.Reg_1bit_3.inverter_1.pmos.4 550 200
p Reg_32bit_24.Reg_1bit_3.net_1 vdd Reg_32bit_24.Reg_1bit_3.net_2 24 200
| end Reg_32bit_24.Reg_1bit_3.inverter_1
| begin Reg_32bit_24.Reg_1bit_3.inverter_2 290 260
| device Reg_32bit_24.Reg_1bit_3.inverter_2.nmos.1 550 360
n data[3] gnd Reg_32bit_24.Reg_1bit_3.net_3 24 100
| device Reg_32bit_24.Reg_1bit_3.inverter_2.nmos.2 550 360
n data[3] gnd Reg_32bit_24.Reg_1bit_3.net_3 24 100
| device Reg_32bit_24.Reg_1bit_3.inverter_2.nmos.3 550 360
n data[3] gnd Reg_32bit_24.Reg_1bit_3.net_3 24 100
| device Reg_32bit_24.Reg_1bit_3.inverter_2.nmos.4 550 360
n data[3] gnd Reg_32bit_24.Reg_1bit_3.net_3 24 100
| device Reg_32bit_24.Reg_1bit_3.inverter_2.pmos.1 550 200
p data[3] vdd Reg_32bit_24.Reg_1bit_3.net_3 24 200
| device Reg_32bit_24.Reg_1bit_3.inverter_2.pmos.2 550 200
p data[3] vdd Reg_32bit_24.Reg_1bit_3.net_3 24 200
| device Reg_32bit_24.Reg_1bit_3.inverter_2.pmos.3 550 200
p data[3] vdd Reg_32bit_24.Reg_1bit_3.net_3 24 200
| device Reg_32bit_24.Reg_1bit_3.inverter_2.pmos.4 550 200
p data[3] vdd Reg_32bit_24.Reg_1bit_3.net_3 24 200
| end Reg_32bit_24.Reg_1bit_3.inverter_2
| device Reg_32bit_24.Reg_1bit_3.nmos_1 730 230
n inR1[25] Reg_32bit_24.Reg_1bit_3.net_2 out1[3] 24 100
| device Reg_32bit_24.Reg_1bit_3.nmos_2 730 360
n inR2[25] Reg_32bit_24.Reg_1bit_3.net_2 out2[3] 24 100
| end Reg_32bit_24.Reg_1bit_3
| begin Reg_32bit_24.Reg_1bit_4 510 620
| begin Reg_32bit_24.Reg_1bit_4.inverter 560 210
| device Reg_32bit_24.Reg_1bit_4.inverter.nmos 550 360
n Reg_32bit_24.Reg_1bit_4.net_2 gnd Reg_32bit_24.Reg_1bit_4.net_1 24 100
| device Reg_32bit_24.Reg_1bit_4.inverter.pmos 550 200
p Reg_32bit_24.Reg_1bit_4.net_2 vdd Reg_32bit_24.Reg_1bit_4.net_1 24 200
| end Reg_32bit_24.Reg_1bit_4.inverter
| device Reg_32bit_24.Reg_1bit_4.nmos.1 390 260
n w[25] Reg_32bit_24.Reg_1bit_4.net_3 Reg_32bit_24.Reg_1bit_4.net_1 24 100
| device Reg_32bit_24.Reg_1bit_4.nmos.2 390 260
n w[25] Reg_32bit_24.Reg_1bit_4.net_3 Reg_32bit_24.Reg_1bit_4.net_1 24 100
| device Reg_32bit_24.Reg_1bit_4.nmos.3 390 260
n w[25] Reg_32bit_24.Reg_1bit_4.net_3 Reg_32bit_24.Reg_1bit_4.net_1 24 100
| device Reg_32bit_24.Reg_1bit_4.nmos.4 390 260
n w[25] Reg_32bit_24.Reg_1bit_4.net_3 Reg_32bit_24.Reg_1bit_4.net_1 24 100
| begin Reg_32bit_24.Reg_1bit_4.inverter_1 550 380
| device Reg_32bit_24.Reg_1bit_4.inverter_1.nmos.1 550 360
n Reg_32bit_24.Reg_1bit_4.net_1 gnd Reg_32bit_24.Reg_1bit_4.net_2 24 100
| device Reg_32bit_24.Reg_1bit_4.inverter_1.nmos.2 550 360
n Reg_32bit_24.Reg_1bit_4.net_1 gnd Reg_32bit_24.Reg_1bit_4.net_2 24 100
| device Reg_32bit_24.Reg_1bit_4.inverter_1.nmos.3 550 360
n Reg_32bit_24.Reg_1bit_4.net_1 gnd Reg_32bit_24.Reg_1bit_4.net_2 24 100
| device Reg_32bit_24.Reg_1bit_4.inverter_1.nmos.4 550 360
n Reg_32bit_24.Reg_1bit_4.net_1 gnd Reg_32bit_24.Reg_1bit_4.net_2 24 100
| device Reg_32bit_24.Reg_1bit_4.inverter_1.pmos.1 550 200
p Reg_32bit_24.Reg_1bit_4.net_1 vdd Reg_32bit_24.Reg_1bit_4.net_2 24 200
| device Reg_32bit_24.Reg_1bit_4.inverter_1.pmos.2 550 200
p Reg_32bit_24.Reg_1bit_4.net_1 vdd Reg_32bit_24.Reg_1bit_4.net_2 24 200
| device Reg_32bit_24.Reg_1bit_4.inverter_1.pmos.3 550 200
p Reg_32bit_24.Reg_1bit_4.net_1 vdd Reg_32bit_24.Reg_1bit_4.net_2 24 200
| device Reg_32bit_24.Reg_1bit_4.inverter_1.pmos.4 550 200
p Reg_32bit_24.Reg_1bit_4.net_1 vdd Reg_32bit_24.Reg_1bit_4.net_2 24 200
| end Reg_32bit_24.Reg_1bit_4.inverter_1
| begin Reg_32bit_24.Reg_1bit_4.inverter_2 290 260
| device Reg_32bit_24.Reg_1bit_4.inverter_2.nmos.1 550 360
n data[4] gnd Reg_32bit_24.Reg_1bit_4.net_3 24 100
| device Reg_32bit_24.Reg_1bit_4.inverter_2.nmos.2 550 360
n data[4] gnd Reg_32bit_24.Reg_1bit_4.net_3 24 100
| device Reg_32bit_24.Reg_1bit_4.inverter_2.nmos.3 550 360
n data[4] gnd Reg_32bit_24.Reg_1bit_4.net_3 24 100
| device Reg_32bit_24.Reg_1bit_4.inverter_2.nmos.4 550 360
n data[4] gnd Reg_32bit_24.Reg_1bit_4.net_3 24 100
| device Reg_32bit_24.Reg_1bit_4.inverter_2.pmos.1 550 200
p data[4] vdd Reg_32bit_24.Reg_1bit_4.net_3 24 200
| device Reg_32bit_24.Reg_1bit_4.inverter_2.pmos.2 550 200
p data[4] vdd Reg_32bit_24.Reg_1bit_4.net_3 24 200
| device Reg_32bit_24.Reg_1bit_4.inverter_2.pmos.3 550 200
p data[4] vdd Reg_32bit_24.Reg_1bit_4.net_3 24 200
| device Reg_32bit_24.Reg_1bit_4.inverter_2.pmos.4 550 200
p data[4] vdd Reg_32bit_24.Reg_1bit_4.net_3 24 200
| end Reg_32bit_24.Reg_1bit_4.inverter_2
| device Reg_32bit_24.Reg_1bit_4.nmos_1 730 230
n inR1[25] Reg_32bit_24.Reg_1bit_4.net_2 out1[4] 24 100
| device Reg_32bit_24.Reg_1bit_4.nmos_2 730 360
n inR2[25] Reg_32bit_24.Reg_1bit_4.net_2 out2[4] 24 100
| end Reg_32bit_24.Reg_1bit_4
| begin Reg_32bit_24.Reg_1bit_5 510 750
| begin Reg_32bit_24.Reg_1bit_5.inverter 560 210
| device Reg_32bit_24.Reg_1bit_5.inverter.nmos 550 360
n Reg_32bit_24.Reg_1bit_5.net_2 gnd Reg_32bit_24.Reg_1bit_5.net_1 24 100
| device Reg_32bit_24.Reg_1bit_5.inverter.pmos 550 200
p Reg_32bit_24.Reg_1bit_5.net_2 vdd Reg_32bit_24.Reg_1bit_5.net_1 24 200
| end Reg_32bit_24.Reg_1bit_5.inverter
| device Reg_32bit_24.Reg_1bit_5.nmos.1 390 260
n w[25] Reg_32bit_24.Reg_1bit_5.net_3 Reg_32bit_24.Reg_1bit_5.net_1 24 100
| device Reg_32bit_24.Reg_1bit_5.nmos.2 390 260
n w[25] Reg_32bit_24.Reg_1bit_5.net_3 Reg_32bit_24.Reg_1bit_5.net_1 24 100
| device Reg_32bit_24.Reg_1bit_5.nmos.3 390 260
n w[25] Reg_32bit_24.Reg_1bit_5.net_3 Reg_32bit_24.Reg_1bit_5.net_1 24 100
| device Reg_32bit_24.Reg_1bit_5.nmos.4 390 260
n w[25] Reg_32bit_24.Reg_1bit_5.net_3 Reg_32bit_24.Reg_1bit_5.net_1 24 100
| begin Reg_32bit_24.Reg_1bit_5.inverter_1 550 380
| device Reg_32bit_24.Reg_1bit_5.inverter_1.nmos.1 550 360
n Reg_32bit_24.Reg_1bit_5.net_1 gnd Reg_32bit_24.Reg_1bit_5.net_2 24 100
| device Reg_32bit_24.Reg_1bit_5.inverter_1.nmos.2 550 360
n Reg_32bit_24.Reg_1bit_5.net_1 gnd Reg_32bit_24.Reg_1bit_5.net_2 24 100
| device Reg_32bit_24.Reg_1bit_5.inverter_1.nmos.3 550 360
n Reg_32bit_24.Reg_1bit_5.net_1 gnd Reg_32bit_24.Reg_1bit_5.net_2 24 100
| device Reg_32bit_24.Reg_1bit_5.inverter_1.nmos.4 550 360
n Reg_32bit_24.Reg_1bit_5.net_1 gnd Reg_32bit_24.Reg_1bit_5.net_2 24 100
| device Reg_32bit_24.Reg_1bit_5.inverter_1.pmos.1 550 200
p Reg_32bit_24.Reg_1bit_5.net_1 vdd Reg_32bit_24.Reg_1bit_5.net_2 24 200
| device Reg_32bit_24.Reg_1bit_5.inverter_1.pmos.2 550 200
p Reg_32bit_24.Reg_1bit_5.net_1 vdd Reg_32bit_24.Reg_1bit_5.net_2 24 200
| device Reg_32bit_24.Reg_1bit_5.inverter_1.pmos.3 550 200
p Reg_32bit_24.Reg_1bit_5.net_1 vdd Reg_32bit_24.Reg_1bit_5.net_2 24 200
| device Reg_32bit_24.Reg_1bit_5.inverter_1.pmos.4 550 200
p Reg_32bit_24.Reg_1bit_5.net_1 vdd Reg_32bit_24.Reg_1bit_5.net_2 24 200
| end Reg_32bit_24.Reg_1bit_5.inverter_1
| begin Reg_32bit_24.Reg_1bit_5.inverter_2 290 260
| device Reg_32bit_24.Reg_1bit_5.inverter_2.nmos.1 550 360
n data[5] gnd Reg_32bit_24.Reg_1bit_5.net_3 24 100
| device Reg_32bit_24.Reg_1bit_5.inverter_2.nmos.2 550 360
n data[5] gnd Reg_32bit_24.Reg_1bit_5.net_3 24 100
| device Reg_32bit_24.Reg_1bit_5.inverter_2.nmos.3 550 360
n data[5] gnd Reg_32bit_24.Reg_1bit_5.net_3 24 100
| device Reg_32bit_24.Reg_1bit_5.inverter_2.nmos.4 550 360
n data[5] gnd Reg_32bit_24.Reg_1bit_5.net_3 24 100
| device Reg_32bit_24.Reg_1bit_5.inverter_2.pmos.1 550 200
p data[5] vdd Reg_32bit_24.Reg_1bit_5.net_3 24 200
| device Reg_32bit_24.Reg_1bit_5.inverter_2.pmos.2 550 200
p data[5] vdd Reg_32bit_24.Reg_1bit_5.net_3 24 200
| device Reg_32bit_24.Reg_1bit_5.inverter_2.pmos.3 550 200
p data[5] vdd Reg_32bit_24.Reg_1bit_5.net_3 24 200
| device Reg_32bit_24.Reg_1bit_5.inverter_2.pmos.4 550 200
p data[5] vdd Reg_32bit_24.Reg_1bit_5.net_3 24 200
| end Reg_32bit_24.Reg_1bit_5.inverter_2
| device Reg_32bit_24.Reg_1bit_5.nmos_1 730 230
n inR1[25] Reg_32bit_24.Reg_1bit_5.net_2 out1[5] 24 100
| device Reg_32bit_24.Reg_1bit_5.nmos_2 730 360
n inR2[25] Reg_32bit_24.Reg_1bit_5.net_2 out2[5] 24 100
| end Reg_32bit_24.Reg_1bit_5
| begin Reg_32bit_24.Reg_1bit_6 510 880
| begin Reg_32bit_24.Reg_1bit_6.inverter 560 210
| device Reg_32bit_24.Reg_1bit_6.inverter.nmos 550 360
n Reg_32bit_24.Reg_1bit_6.net_2 gnd Reg_32bit_24.Reg_1bit_6.net_1 24 100
| device Reg_32bit_24.Reg_1bit_6.inverter.pmos 550 200
p Reg_32bit_24.Reg_1bit_6.net_2 vdd Reg_32bit_24.Reg_1bit_6.net_1 24 200
| end Reg_32bit_24.Reg_1bit_6.inverter
| device Reg_32bit_24.Reg_1bit_6.nmos.1 390 260
n w[25] Reg_32bit_24.Reg_1bit_6.net_3 Reg_32bit_24.Reg_1bit_6.net_1 24 100
| device Reg_32bit_24.Reg_1bit_6.nmos.2 390 260
n w[25] Reg_32bit_24.Reg_1bit_6.net_3 Reg_32bit_24.Reg_1bit_6.net_1 24 100
| device Reg_32bit_24.Reg_1bit_6.nmos.3 390 260
n w[25] Reg_32bit_24.Reg_1bit_6.net_3 Reg_32bit_24.Reg_1bit_6.net_1 24 100
| device Reg_32bit_24.Reg_1bit_6.nmos.4 390 260
n w[25] Reg_32bit_24.Reg_1bit_6.net_3 Reg_32bit_24.Reg_1bit_6.net_1 24 100
| begin Reg_32bit_24.Reg_1bit_6.inverter_1 550 380
| device Reg_32bit_24.Reg_1bit_6.inverter_1.nmos.1 550 360
n Reg_32bit_24.Reg_1bit_6.net_1 gnd Reg_32bit_24.Reg_1bit_6.net_2 24 100
| device Reg_32bit_24.Reg_1bit_6.inverter_1.nmos.2 550 360
n Reg_32bit_24.Reg_1bit_6.net_1 gnd Reg_32bit_24.Reg_1bit_6.net_2 24 100
| device Reg_32bit_24.Reg_1bit_6.inverter_1.nmos.3 550 360
n Reg_32bit_24.Reg_1bit_6.net_1 gnd Reg_32bit_24.Reg_1bit_6.net_2 24 100
| device Reg_32bit_24.Reg_1bit_6.inverter_1.nmos.4 550 360
n Reg_32bit_24.Reg_1bit_6.net_1 gnd Reg_32bit_24.Reg_1bit_6.net_2 24 100
| device Reg_32bit_24.Reg_1bit_6.inverter_1.pmos.1 550 200
p Reg_32bit_24.Reg_1bit_6.net_1 vdd Reg_32bit_24.Reg_1bit_6.net_2 24 200
| device Reg_32bit_24.Reg_1bit_6.inverter_1.pmos.2 550 200
p Reg_32bit_24.Reg_1bit_6.net_1 vdd Reg_32bit_24.Reg_1bit_6.net_2 24 200
| device Reg_32bit_24.Reg_1bit_6.inverter_1.pmos.3 550 200
p Reg_32bit_24.Reg_1bit_6.net_1 vdd Reg_32bit_24.Reg_1bit_6.net_2 24 200
| device Reg_32bit_24.Reg_1bit_6.inverter_1.pmos.4 550 200
p Reg_32bit_24.Reg_1bit_6.net_1 vdd Reg_32bit_24.Reg_1bit_6.net_2 24 200
| end Reg_32bit_24.Reg_1bit_6.inverter_1
| begin Reg_32bit_24.Reg_1bit_6.inverter_2 290 260
| device Reg_32bit_24.Reg_1bit_6.inverter_2.nmos.1 550 360
n data[6] gnd Reg_32bit_24.Reg_1bit_6.net_3 24 100
| device Reg_32bit_24.Reg_1bit_6.inverter_2.nmos.2 550 360
n data[6] gnd Reg_32bit_24.Reg_1bit_6.net_3 24 100
| device Reg_32bit_24.Reg_1bit_6.inverter_2.nmos.3 550 360
n data[6] gnd Reg_32bit_24.Reg_1bit_6.net_3 24 100
| device Reg_32bit_24.Reg_1bit_6.inverter_2.nmos.4 550 360
n data[6] gnd Reg_32bit_24.Reg_1bit_6.net_3 24 100
| device Reg_32bit_24.Reg_1bit_6.inverter_2.pmos.1 550 200
p data[6] vdd Reg_32bit_24.Reg_1bit_6.net_3 24 200
| device Reg_32bit_24.Reg_1bit_6.inverter_2.pmos.2 550 200
p data[6] vdd Reg_32bit_24.Reg_1bit_6.net_3 24 200
| device Reg_32bit_24.Reg_1bit_6.inverter_2.pmos.3 550 200
p data[6] vdd Reg_32bit_24.Reg_1bit_6.net_3 24 200
| device Reg_32bit_24.Reg_1bit_6.inverter_2.pmos.4 550 200
p data[6] vdd Reg_32bit_24.Reg_1bit_6.net_3 24 200
| end Reg_32bit_24.Reg_1bit_6.inverter_2
| device Reg_32bit_24.Reg_1bit_6.nmos_1 730 230
n inR1[25] Reg_32bit_24.Reg_1bit_6.net_2 out1[6] 24 100
| device Reg_32bit_24.Reg_1bit_6.nmos_2 730 360
n inR2[25] Reg_32bit_24.Reg_1bit_6.net_2 out2[6] 24 100
| end Reg_32bit_24.Reg_1bit_6
| begin Reg_32bit_24.Reg_1bit_7 510 1010
| begin Reg_32bit_24.Reg_1bit_7.inverter 560 210
| device Reg_32bit_24.Reg_1bit_7.inverter.nmos 550 360
n Reg_32bit_24.Reg_1bit_7.net_2 gnd Reg_32bit_24.Reg_1bit_7.net_1 24 100
| device Reg_32bit_24.Reg_1bit_7.inverter.pmos 550 200
p Reg_32bit_24.Reg_1bit_7.net_2 vdd Reg_32bit_24.Reg_1bit_7.net_1 24 200
| end Reg_32bit_24.Reg_1bit_7.inverter
| device Reg_32bit_24.Reg_1bit_7.nmos.1 390 260
n w[25] Reg_32bit_24.Reg_1bit_7.net_3 Reg_32bit_24.Reg_1bit_7.net_1 24 100
| device Reg_32bit_24.Reg_1bit_7.nmos.2 390 260
n w[25] Reg_32bit_24.Reg_1bit_7.net_3 Reg_32bit_24.Reg_1bit_7.net_1 24 100
| device Reg_32bit_24.Reg_1bit_7.nmos.3 390 260
n w[25] Reg_32bit_24.Reg_1bit_7.net_3 Reg_32bit_24.Reg_1bit_7.net_1 24 100
| device Reg_32bit_24.Reg_1bit_7.nmos.4 390 260
n w[25] Reg_32bit_24.Reg_1bit_7.net_3 Reg_32bit_24.Reg_1bit_7.net_1 24 100
| begin Reg_32bit_24.Reg_1bit_7.inverter_1 550 380
| device Reg_32bit_24.Reg_1bit_7.inverter_1.nmos.1 550 360
n Reg_32bit_24.Reg_1bit_7.net_1 gnd Reg_32bit_24.Reg_1bit_7.net_2 24 100
| device Reg_32bit_24.Reg_1bit_7.inverter_1.nmos.2 550 360
n Reg_32bit_24.Reg_1bit_7.net_1 gnd Reg_32bit_24.Reg_1bit_7.net_2 24 100
| device Reg_32bit_24.Reg_1bit_7.inverter_1.nmos.3 550 360
n Reg_32bit_24.Reg_1bit_7.net_1 gnd Reg_32bit_24.Reg_1bit_7.net_2 24 100
| device Reg_32bit_24.Reg_1bit_7.inverter_1.nmos.4 550 360
n Reg_32bit_24.Reg_1bit_7.net_1 gnd Reg_32bit_24.Reg_1bit_7.net_2 24 100
| device Reg_32bit_24.Reg_1bit_7.inverter_1.pmos.1 550 200
p Reg_32bit_24.Reg_1bit_7.net_1 vdd Reg_32bit_24.Reg_1bit_7.net_2 24 200
| device Reg_32bit_24.Reg_1bit_7.inverter_1.pmos.2 550 200
p Reg_32bit_24.Reg_1bit_7.net_1 vdd Reg_32bit_24.Reg_1bit_7.net_2 24 200
| device Reg_32bit_24.Reg_1bit_7.inverter_1.pmos.3 550 200
p Reg_32bit_24.Reg_1bit_7.net_1 vdd Reg_32bit_24.Reg_1bit_7.net_2 24 200
| device Reg_32bit_24.Reg_1bit_7.inverter_1.pmos.4 550 200
p Reg_32bit_24.Reg_1bit_7.net_1 vdd Reg_32bit_24.Reg_1bit_7.net_2 24 200
| end Reg_32bit_24.Reg_1bit_7.inverter_1
| begin Reg_32bit_24.Reg_1bit_7.inverter_2 290 260
| device Reg_32bit_24.Reg_1bit_7.inverter_2.nmos.1 550 360
n data[7] gnd Reg_32bit_24.Reg_1bit_7.net_3 24 100
| device Reg_32bit_24.Reg_1bit_7.inverter_2.nmos.2 550 360
n data[7] gnd Reg_32bit_24.Reg_1bit_7.net_3 24 100
| device Reg_32bit_24.Reg_1bit_7.inverter_2.nmos.3 550 360
n data[7] gnd Reg_32bit_24.Reg_1bit_7.net_3 24 100
| device Reg_32bit_24.Reg_1bit_7.inverter_2.nmos.4 550 360
n data[7] gnd Reg_32bit_24.Reg_1bit_7.net_3 24 100
| device Reg_32bit_24.Reg_1bit_7.inverter_2.pmos.1 550 200
p data[7] vdd Reg_32bit_24.Reg_1bit_7.net_3 24 200
| device Reg_32bit_24.Reg_1bit_7.inverter_2.pmos.2 550 200
p data[7] vdd Reg_32bit_24.Reg_1bit_7.net_3 24 200
| device Reg_32bit_24.Reg_1bit_7.inverter_2.pmos.3 550 200
p data[7] vdd Reg_32bit_24.Reg_1bit_7.net_3 24 200
| device Reg_32bit_24.Reg_1bit_7.inverter_2.pmos.4 550 200
p data[7] vdd Reg_32bit_24.Reg_1bit_7.net_3 24 200
| end Reg_32bit_24.Reg_1bit_7.inverter_2
| device Reg_32bit_24.Reg_1bit_7.nmos_1 730 230
n inR1[25] Reg_32bit_24.Reg_1bit_7.net_2 out1[7] 24 100
| device Reg_32bit_24.Reg_1bit_7.nmos_2 730 360
n inR2[25] Reg_32bit_24.Reg_1bit_7.net_2 out2[7] 24 100
| end Reg_32bit_24.Reg_1bit_7
| begin Reg_32bit_24.Reg_1bit_8 510 1150
| begin Reg_32bit_24.Reg_1bit_8.inverter 560 210
| device Reg_32bit_24.Reg_1bit_8.inverter.nmos 550 360
n Reg_32bit_24.Reg_1bit_8.net_2 gnd Reg_32bit_24.Reg_1bit_8.net_1 24 100
| device Reg_32bit_24.Reg_1bit_8.inverter.pmos 550 200
p Reg_32bit_24.Reg_1bit_8.net_2 vdd Reg_32bit_24.Reg_1bit_8.net_1 24 200
| end Reg_32bit_24.Reg_1bit_8.inverter
| device Reg_32bit_24.Reg_1bit_8.nmos.1 390 260
n w[25] Reg_32bit_24.Reg_1bit_8.net_3 Reg_32bit_24.Reg_1bit_8.net_1 24 100
| device Reg_32bit_24.Reg_1bit_8.nmos.2 390 260
n w[25] Reg_32bit_24.Reg_1bit_8.net_3 Reg_32bit_24.Reg_1bit_8.net_1 24 100
| device Reg_32bit_24.Reg_1bit_8.nmos.3 390 260
n w[25] Reg_32bit_24.Reg_1bit_8.net_3 Reg_32bit_24.Reg_1bit_8.net_1 24 100
| device Reg_32bit_24.Reg_1bit_8.nmos.4 390 260
n w[25] Reg_32bit_24.Reg_1bit_8.net_3 Reg_32bit_24.Reg_1bit_8.net_1 24 100
| begin Reg_32bit_24.Reg_1bit_8.inverter_1 550 380
| device Reg_32bit_24.Reg_1bit_8.inverter_1.nmos.1 550 360
n Reg_32bit_24.Reg_1bit_8.net_1 gnd Reg_32bit_24.Reg_1bit_8.net_2 24 100
| device Reg_32bit_24.Reg_1bit_8.inverter_1.nmos.2 550 360
n Reg_32bit_24.Reg_1bit_8.net_1 gnd Reg_32bit_24.Reg_1bit_8.net_2 24 100
| device Reg_32bit_24.Reg_1bit_8.inverter_1.nmos.3 550 360
n Reg_32bit_24.Reg_1bit_8.net_1 gnd Reg_32bit_24.Reg_1bit_8.net_2 24 100
| device Reg_32bit_24.Reg_1bit_8.inverter_1.nmos.4 550 360
n Reg_32bit_24.Reg_1bit_8.net_1 gnd Reg_32bit_24.Reg_1bit_8.net_2 24 100
| device Reg_32bit_24.Reg_1bit_8.inverter_1.pmos.1 550 200
p Reg_32bit_24.Reg_1bit_8.net_1 vdd Reg_32bit_24.Reg_1bit_8.net_2 24 200
| device Reg_32bit_24.Reg_1bit_8.inverter_1.pmos.2 550 200
p Reg_32bit_24.Reg_1bit_8.net_1 vdd Reg_32bit_24.Reg_1bit_8.net_2 24 200
| device Reg_32bit_24.Reg_1bit_8.inverter_1.pmos.3 550 200
p Reg_32bit_24.Reg_1bit_8.net_1 vdd Reg_32bit_24.Reg_1bit_8.net_2 24 200
| device Reg_32bit_24.Reg_1bit_8.inverter_1.pmos.4 550 200
p Reg_32bit_24.Reg_1bit_8.net_1 vdd Reg_32bit_24.Reg_1bit_8.net_2 24 200
| end Reg_32bit_24.Reg_1bit_8.inverter_1
| begin Reg_32bit_24.Reg_1bit_8.inverter_2 290 260
| device Reg_32bit_24.Reg_1bit_8.inverter_2.nmos.1 550 360
n data[8] gnd Reg_32bit_24.Reg_1bit_8.net_3 24 100
| device Reg_32bit_24.Reg_1bit_8.inverter_2.nmos.2 550 360
n data[8] gnd Reg_32bit_24.Reg_1bit_8.net_3 24 100
| device Reg_32bit_24.Reg_1bit_8.inverter_2.nmos.3 550 360
n data[8] gnd Reg_32bit_24.Reg_1bit_8.net_3 24 100
| device Reg_32bit_24.Reg_1bit_8.inverter_2.nmos.4 550 360
n data[8] gnd Reg_32bit_24.Reg_1bit_8.net_3 24 100
| device Reg_32bit_24.Reg_1bit_8.inverter_2.pmos.1 550 200
p data[8] vdd Reg_32bit_24.Reg_1bit_8.net_3 24 200
| device Reg_32bit_24.Reg_1bit_8.inverter_2.pmos.2 550 200
p data[8] vdd Reg_32bit_24.Reg_1bit_8.net_3 24 200
| device Reg_32bit_24.Reg_1bit_8.inverter_2.pmos.3 550 200
p data[8] vdd Reg_32bit_24.Reg_1bit_8.net_3 24 200
| device Reg_32bit_24.Reg_1bit_8.inverter_2.pmos.4 550 200
p data[8] vdd Reg_32bit_24.Reg_1bit_8.net_3 24 200
| end Reg_32bit_24.Reg_1bit_8.inverter_2
| device Reg_32bit_24.Reg_1bit_8.nmos_1 730 230
n inR1[25] Reg_32bit_24.Reg_1bit_8.net_2 out1[8] 24 100
| device Reg_32bit_24.Reg_1bit_8.nmos_2 730 360
n inR2[25] Reg_32bit_24.Reg_1bit_8.net_2 out2[8] 24 100
| end Reg_32bit_24.Reg_1bit_8
| begin Reg_32bit_24.Reg_1bit_9 510 1280
| begin Reg_32bit_24.Reg_1bit_9.inverter 560 210
| device Reg_32bit_24.Reg_1bit_9.inverter.nmos 550 360
n Reg_32bit_24.Reg_1bit_9.net_2 gnd Reg_32bit_24.Reg_1bit_9.net_1 24 100
| device Reg_32bit_24.Reg_1bit_9.inverter.pmos 550 200
p Reg_32bit_24.Reg_1bit_9.net_2 vdd Reg_32bit_24.Reg_1bit_9.net_1 24 200
| end Reg_32bit_24.Reg_1bit_9.inverter
| device Reg_32bit_24.Reg_1bit_9.nmos.1 390 260
n w[25] Reg_32bit_24.Reg_1bit_9.net_3 Reg_32bit_24.Reg_1bit_9.net_1 24 100
| device Reg_32bit_24.Reg_1bit_9.nmos.2 390 260
n w[25] Reg_32bit_24.Reg_1bit_9.net_3 Reg_32bit_24.Reg_1bit_9.net_1 24 100
| device Reg_32bit_24.Reg_1bit_9.nmos.3 390 260
n w[25] Reg_32bit_24.Reg_1bit_9.net_3 Reg_32bit_24.Reg_1bit_9.net_1 24 100
| device Reg_32bit_24.Reg_1bit_9.nmos.4 390 260
n w[25] Reg_32bit_24.Reg_1bit_9.net_3 Reg_32bit_24.Reg_1bit_9.net_1 24 100
| begin Reg_32bit_24.Reg_1bit_9.inverter_1 550 380
| device Reg_32bit_24.Reg_1bit_9.inverter_1.nmos.1 550 360
n Reg_32bit_24.Reg_1bit_9.net_1 gnd Reg_32bit_24.Reg_1bit_9.net_2 24 100
| device Reg_32bit_24.Reg_1bit_9.inverter_1.nmos.2 550 360
n Reg_32bit_24.Reg_1bit_9.net_1 gnd Reg_32bit_24.Reg_1bit_9.net_2 24 100
| device Reg_32bit_24.Reg_1bit_9.inverter_1.nmos.3 550 360
n Reg_32bit_24.Reg_1bit_9.net_1 gnd Reg_32bit_24.Reg_1bit_9.net_2 24 100
| device Reg_32bit_24.Reg_1bit_9.inverter_1.nmos.4 550 360
n Reg_32bit_24.Reg_1bit_9.net_1 gnd Reg_32bit_24.Reg_1bit_9.net_2 24 100
| device Reg_32bit_24.Reg_1bit_9.inverter_1.pmos.1 550 200
p Reg_32bit_24.Reg_1bit_9.net_1 vdd Reg_32bit_24.Reg_1bit_9.net_2 24 200
| device Reg_32bit_24.Reg_1bit_9.inverter_1.pmos.2 550 200
p Reg_32bit_24.Reg_1bit_9.net_1 vdd Reg_32bit_24.Reg_1bit_9.net_2 24 200
| device Reg_32bit_24.Reg_1bit_9.inverter_1.pmos.3 550 200
p Reg_32bit_24.Reg_1bit_9.net_1 vdd Reg_32bit_24.Reg_1bit_9.net_2 24 200
| device Reg_32bit_24.Reg_1bit_9.inverter_1.pmos.4 550 200
p Reg_32bit_24.Reg_1bit_9.net_1 vdd Reg_32bit_24.Reg_1bit_9.net_2 24 200
| end Reg_32bit_24.Reg_1bit_9.inverter_1
| begin Reg_32bit_24.Reg_1bit_9.inverter_2 290 260
| device Reg_32bit_24.Reg_1bit_9.inverter_2.nmos.1 550 360
n data[9] gnd Reg_32bit_24.Reg_1bit_9.net_3 24 100
| device Reg_32bit_24.Reg_1bit_9.inverter_2.nmos.2 550 360
n data[9] gnd Reg_32bit_24.Reg_1bit_9.net_3 24 100
| device Reg_32bit_24.Reg_1bit_9.inverter_2.nmos.3 550 360
n data[9] gnd Reg_32bit_24.Reg_1bit_9.net_3 24 100
| device Reg_32bit_24.Reg_1bit_9.inverter_2.nmos.4 550 360
n data[9] gnd Reg_32bit_24.Reg_1bit_9.net_3 24 100
| device Reg_32bit_24.Reg_1bit_9.inverter_2.pmos.1 550 200
p data[9] vdd Reg_32bit_24.Reg_1bit_9.net_3 24 200
| device Reg_32bit_24.Reg_1bit_9.inverter_2.pmos.2 550 200
p data[9] vdd Reg_32bit_24.Reg_1bit_9.net_3 24 200
| device Reg_32bit_24.Reg_1bit_9.inverter_2.pmos.3 550 200
p data[9] vdd Reg_32bit_24.Reg_1bit_9.net_3 24 200
| device Reg_32bit_24.Reg_1bit_9.inverter_2.pmos.4 550 200
p data[9] vdd Reg_32bit_24.Reg_1bit_9.net_3 24 200
| end Reg_32bit_24.Reg_1bit_9.inverter_2
| device Reg_32bit_24.Reg_1bit_9.nmos_1 730 230
n inR1[25] Reg_32bit_24.Reg_1bit_9.net_2 out1[9] 24 100
| device Reg_32bit_24.Reg_1bit_9.nmos_2 730 360
n inR2[25] Reg_32bit_24.Reg_1bit_9.net_2 out2[9] 24 100
| end Reg_32bit_24.Reg_1bit_9
| begin Reg_32bit_24.Reg_1bit_10 510 1410
| begin Reg_32bit_24.Reg_1bit_10.inverter 560 210
| device Reg_32bit_24.Reg_1bit_10.inverter.nmos 550 360
n Reg_32bit_24.Reg_1bit_10.net_2 gnd Reg_32bit_24.Reg_1bit_10.net_1 24 100
| device Reg_32bit_24.Reg_1bit_10.inverter.pmos 550 200
p Reg_32bit_24.Reg_1bit_10.net_2 vdd Reg_32bit_24.Reg_1bit_10.net_1 24 200
| end Reg_32bit_24.Reg_1bit_10.inverter
| device Reg_32bit_24.Reg_1bit_10.nmos.1 390 260
n w[25] Reg_32bit_24.Reg_1bit_10.net_3 Reg_32bit_24.Reg_1bit_10.net_1 24 100
| device Reg_32bit_24.Reg_1bit_10.nmos.2 390 260
n w[25] Reg_32bit_24.Reg_1bit_10.net_3 Reg_32bit_24.Reg_1bit_10.net_1 24 100
| device Reg_32bit_24.Reg_1bit_10.nmos.3 390 260
n w[25] Reg_32bit_24.Reg_1bit_10.net_3 Reg_32bit_24.Reg_1bit_10.net_1 24 100
| device Reg_32bit_24.Reg_1bit_10.nmos.4 390 260
n w[25] Reg_32bit_24.Reg_1bit_10.net_3 Reg_32bit_24.Reg_1bit_10.net_1 24 100
| begin Reg_32bit_24.Reg_1bit_10.inverter_1 550 380
| device Reg_32bit_24.Reg_1bit_10.inverter_1.nmos.1 550 360
n Reg_32bit_24.Reg_1bit_10.net_1 gnd Reg_32bit_24.Reg_1bit_10.net_2 24 100
| device Reg_32bit_24.Reg_1bit_10.inverter_1.nmos.2 550 360
n Reg_32bit_24.Reg_1bit_10.net_1 gnd Reg_32bit_24.Reg_1bit_10.net_2 24 100
| device Reg_32bit_24.Reg_1bit_10.inverter_1.nmos.3 550 360
n Reg_32bit_24.Reg_1bit_10.net_1 gnd Reg_32bit_24.Reg_1bit_10.net_2 24 100
| device Reg_32bit_24.Reg_1bit_10.inverter_1.nmos.4 550 360
n Reg_32bit_24.Reg_1bit_10.net_1 gnd Reg_32bit_24.Reg_1bit_10.net_2 24 100
| device Reg_32bit_24.Reg_1bit_10.inverter_1.pmos.1 550 200
p Reg_32bit_24.Reg_1bit_10.net_1 vdd Reg_32bit_24.Reg_1bit_10.net_2 24 200
| device Reg_32bit_24.Reg_1bit_10.inverter_1.pmos.2 550 200
p Reg_32bit_24.Reg_1bit_10.net_1 vdd Reg_32bit_24.Reg_1bit_10.net_2 24 200
| device Reg_32bit_24.Reg_1bit_10.inverter_1.pmos.3 550 200
p Reg_32bit_24.Reg_1bit_10.net_1 vdd Reg_32bit_24.Reg_1bit_10.net_2 24 200
| device Reg_32bit_24.Reg_1bit_10.inverter_1.pmos.4 550 200
p Reg_32bit_24.Reg_1bit_10.net_1 vdd Reg_32bit_24.Reg_1bit_10.net_2 24 200
| end Reg_32bit_24.Reg_1bit_10.inverter_1
| begin Reg_32bit_24.Reg_1bit_10.inverter_2 290 260
| device Reg_32bit_24.Reg_1bit_10.inverter_2.nmos.1 550 360
n data[10] gnd Reg_32bit_24.Reg_1bit_10.net_3 24 100
| device Reg_32bit_24.Reg_1bit_10.inverter_2.nmos.2 550 360
n data[10] gnd Reg_32bit_24.Reg_1bit_10.net_3 24 100
| device Reg_32bit_24.Reg_1bit_10.inverter_2.nmos.3 550 360
n data[10] gnd Reg_32bit_24.Reg_1bit_10.net_3 24 100
| device Reg_32bit_24.Reg_1bit_10.inverter_2.nmos.4 550 360
n data[10] gnd Reg_32bit_24.Reg_1bit_10.net_3 24 100
| device Reg_32bit_24.Reg_1bit_10.inverter_2.pmos.1 550 200
p data[10] vdd Reg_32bit_24.Reg_1bit_10.net_3 24 200
| device Reg_32bit_24.Reg_1bit_10.inverter_2.pmos.2 550 200
p data[10] vdd Reg_32bit_24.Reg_1bit_10.net_3 24 200
| device Reg_32bit_24.Reg_1bit_10.inverter_2.pmos.3 550 200
p data[10] vdd Reg_32bit_24.Reg_1bit_10.net_3 24 200
| device Reg_32bit_24.Reg_1bit_10.inverter_2.pmos.4 550 200
p data[10] vdd Reg_32bit_24.Reg_1bit_10.net_3 24 200
| end Reg_32bit_24.Reg_1bit_10.inverter_2
| device Reg_32bit_24.Reg_1bit_10.nmos_1 730 230
n inR1[25] Reg_32bit_24.Reg_1bit_10.net_2 out1[10] 24 100
| device Reg_32bit_24.Reg_1bit_10.nmos_2 730 360
n inR2[25] Reg_32bit_24.Reg_1bit_10.net_2 out2[10] 24 100
| end Reg_32bit_24.Reg_1bit_10
| begin Reg_32bit_24.Reg_1bit_11 510 1540
| begin Reg_32bit_24.Reg_1bit_11.inverter 560 210
| device Reg_32bit_24.Reg_1bit_11.inverter.nmos 550 360
n Reg_32bit_24.Reg_1bit_11.net_2 gnd Reg_32bit_24.Reg_1bit_11.net_1 24 100
| device Reg_32bit_24.Reg_1bit_11.inverter.pmos 550 200
p Reg_32bit_24.Reg_1bit_11.net_2 vdd Reg_32bit_24.Reg_1bit_11.net_1 24 200
| end Reg_32bit_24.Reg_1bit_11.inverter
| device Reg_32bit_24.Reg_1bit_11.nmos.1 390 260
n w[25] Reg_32bit_24.Reg_1bit_11.net_3 Reg_32bit_24.Reg_1bit_11.net_1 24 100
| device Reg_32bit_24.Reg_1bit_11.nmos.2 390 260
n w[25] Reg_32bit_24.Reg_1bit_11.net_3 Reg_32bit_24.Reg_1bit_11.net_1 24 100
| device Reg_32bit_24.Reg_1bit_11.nmos.3 390 260
n w[25] Reg_32bit_24.Reg_1bit_11.net_3 Reg_32bit_24.Reg_1bit_11.net_1 24 100
| device Reg_32bit_24.Reg_1bit_11.nmos.4 390 260
n w[25] Reg_32bit_24.Reg_1bit_11.net_3 Reg_32bit_24.Reg_1bit_11.net_1 24 100
| begin Reg_32bit_24.Reg_1bit_11.inverter_1 550 380
| device Reg_32bit_24.Reg_1bit_11.inverter_1.nmos.1 550 360
n Reg_32bit_24.Reg_1bit_11.net_1 gnd Reg_32bit_24.Reg_1bit_11.net_2 24 100
| device Reg_32bit_24.Reg_1bit_11.inverter_1.nmos.2 550 360
n Reg_32bit_24.Reg_1bit_11.net_1 gnd Reg_32bit_24.Reg_1bit_11.net_2 24 100
| device Reg_32bit_24.Reg_1bit_11.inverter_1.nmos.3 550 360
n Reg_32bit_24.Reg_1bit_11.net_1 gnd Reg_32bit_24.Reg_1bit_11.net_2 24 100
| device Reg_32bit_24.Reg_1bit_11.inverter_1.nmos.4 550 360
n Reg_32bit_24.Reg_1bit_11.net_1 gnd Reg_32bit_24.Reg_1bit_11.net_2 24 100
| device Reg_32bit_24.Reg_1bit_11.inverter_1.pmos.1 550 200
p Reg_32bit_24.Reg_1bit_11.net_1 vdd Reg_32bit_24.Reg_1bit_11.net_2 24 200
| device Reg_32bit_24.Reg_1bit_11.inverter_1.pmos.2 550 200
p Reg_32bit_24.Reg_1bit_11.net_1 vdd Reg_32bit_24.Reg_1bit_11.net_2 24 200
| device Reg_32bit_24.Reg_1bit_11.inverter_1.pmos.3 550 200
p Reg_32bit_24.Reg_1bit_11.net_1 vdd Reg_32bit_24.Reg_1bit_11.net_2 24 200
| device Reg_32bit_24.Reg_1bit_11.inverter_1.pmos.4 550 200
p Reg_32bit_24.Reg_1bit_11.net_1 vdd Reg_32bit_24.Reg_1bit_11.net_2 24 200
| end Reg_32bit_24.Reg_1bit_11.inverter_1
| begin Reg_32bit_24.Reg_1bit_11.inverter_2 290 260
| device Reg_32bit_24.Reg_1bit_11.inverter_2.nmos.1 550 360
n data[11] gnd Reg_32bit_24.Reg_1bit_11.net_3 24 100
| device Reg_32bit_24.Reg_1bit_11.inverter_2.nmos.2 550 360
n data[11] gnd Reg_32bit_24.Reg_1bit_11.net_3 24 100
| device Reg_32bit_24.Reg_1bit_11.inverter_2.nmos.3 550 360
n data[11] gnd Reg_32bit_24.Reg_1bit_11.net_3 24 100
| device Reg_32bit_24.Reg_1bit_11.inverter_2.nmos.4 550 360
n data[11] gnd Reg_32bit_24.Reg_1bit_11.net_3 24 100
| device Reg_32bit_24.Reg_1bit_11.inverter_2.pmos.1 550 200
p data[11] vdd Reg_32bit_24.Reg_1bit_11.net_3 24 200
| device Reg_32bit_24.Reg_1bit_11.inverter_2.pmos.2 550 200
p data[11] vdd Reg_32bit_24.Reg_1bit_11.net_3 24 200
| device Reg_32bit_24.Reg_1bit_11.inverter_2.pmos.3 550 200
p data[11] vdd Reg_32bit_24.Reg_1bit_11.net_3 24 200
| device Reg_32bit_24.Reg_1bit_11.inverter_2.pmos.4 550 200
p data[11] vdd Reg_32bit_24.Reg_1bit_11.net_3 24 200
| end Reg_32bit_24.Reg_1bit_11.inverter_2
| device Reg_32bit_24.Reg_1bit_11.nmos_1 730 230
n inR1[25] Reg_32bit_24.Reg_1bit_11.net_2 out1[11] 24 100
| device Reg_32bit_24.Reg_1bit_11.nmos_2 730 360
n inR2[25] Reg_32bit_24.Reg_1bit_11.net_2 out2[11] 24 100
| end Reg_32bit_24.Reg_1bit_11
| begin Reg_32bit_24.Reg_1bit_12 510 1670
| begin Reg_32bit_24.Reg_1bit_12.inverter 560 210
| device Reg_32bit_24.Reg_1bit_12.inverter.nmos 550 360
n Reg_32bit_24.Reg_1bit_12.net_2 gnd Reg_32bit_24.Reg_1bit_12.net_1 24 100
| device Reg_32bit_24.Reg_1bit_12.inverter.pmos 550 200
p Reg_32bit_24.Reg_1bit_12.net_2 vdd Reg_32bit_24.Reg_1bit_12.net_1 24 200
| end Reg_32bit_24.Reg_1bit_12.inverter
| device Reg_32bit_24.Reg_1bit_12.nmos.1 390 260
n w[25] Reg_32bit_24.Reg_1bit_12.net_3 Reg_32bit_24.Reg_1bit_12.net_1 24 100
| device Reg_32bit_24.Reg_1bit_12.nmos.2 390 260
n w[25] Reg_32bit_24.Reg_1bit_12.net_3 Reg_32bit_24.Reg_1bit_12.net_1 24 100
| device Reg_32bit_24.Reg_1bit_12.nmos.3 390 260
n w[25] Reg_32bit_24.Reg_1bit_12.net_3 Reg_32bit_24.Reg_1bit_12.net_1 24 100
| device Reg_32bit_24.Reg_1bit_12.nmos.4 390 260
n w[25] Reg_32bit_24.Reg_1bit_12.net_3 Reg_32bit_24.Reg_1bit_12.net_1 24 100
| begin Reg_32bit_24.Reg_1bit_12.inverter_1 550 380
| device Reg_32bit_24.Reg_1bit_12.inverter_1.nmos.1 550 360
n Reg_32bit_24.Reg_1bit_12.net_1 gnd Reg_32bit_24.Reg_1bit_12.net_2 24 100
| device Reg_32bit_24.Reg_1bit_12.inverter_1.nmos.2 550 360
n Reg_32bit_24.Reg_1bit_12.net_1 gnd Reg_32bit_24.Reg_1bit_12.net_2 24 100
| device Reg_32bit_24.Reg_1bit_12.inverter_1.nmos.3 550 360
n Reg_32bit_24.Reg_1bit_12.net_1 gnd Reg_32bit_24.Reg_1bit_12.net_2 24 100
| device Reg_32bit_24.Reg_1bit_12.inverter_1.nmos.4 550 360
n Reg_32bit_24.Reg_1bit_12.net_1 gnd Reg_32bit_24.Reg_1bit_12.net_2 24 100
| device Reg_32bit_24.Reg_1bit_12.inverter_1.pmos.1 550 200
p Reg_32bit_24.Reg_1bit_12.net_1 vdd Reg_32bit_24.Reg_1bit_12.net_2 24 200
| device Reg_32bit_24.Reg_1bit_12.inverter_1.pmos.2 550 200
p Reg_32bit_24.Reg_1bit_12.net_1 vdd Reg_32bit_24.Reg_1bit_12.net_2 24 200
| device Reg_32bit_24.Reg_1bit_12.inverter_1.pmos.3 550 200
p Reg_32bit_24.Reg_1bit_12.net_1 vdd Reg_32bit_24.Reg_1bit_12.net_2 24 200
| device Reg_32bit_24.Reg_1bit_12.inverter_1.pmos.4 550 200
p Reg_32bit_24.Reg_1bit_12.net_1 vdd Reg_32bit_24.Reg_1bit_12.net_2 24 200
| end Reg_32bit_24.Reg_1bit_12.inverter_1
| begin Reg_32bit_24.Reg_1bit_12.inverter_2 290 260
| device Reg_32bit_24.Reg_1bit_12.inverter_2.nmos.1 550 360
n data[12] gnd Reg_32bit_24.Reg_1bit_12.net_3 24 100
| device Reg_32bit_24.Reg_1bit_12.inverter_2.nmos.2 550 360
n data[12] gnd Reg_32bit_24.Reg_1bit_12.net_3 24 100
| device Reg_32bit_24.Reg_1bit_12.inverter_2.nmos.3 550 360
n data[12] gnd Reg_32bit_24.Reg_1bit_12.net_3 24 100
| device Reg_32bit_24.Reg_1bit_12.inverter_2.nmos.4 550 360
n data[12] gnd Reg_32bit_24.Reg_1bit_12.net_3 24 100
| device Reg_32bit_24.Reg_1bit_12.inverter_2.pmos.1 550 200
p data[12] vdd Reg_32bit_24.Reg_1bit_12.net_3 24 200
| device Reg_32bit_24.Reg_1bit_12.inverter_2.pmos.2 550 200
p data[12] vdd Reg_32bit_24.Reg_1bit_12.net_3 24 200
| device Reg_32bit_24.Reg_1bit_12.inverter_2.pmos.3 550 200
p data[12] vdd Reg_32bit_24.Reg_1bit_12.net_3 24 200
| device Reg_32bit_24.Reg_1bit_12.inverter_2.pmos.4 550 200
p data[12] vdd Reg_32bit_24.Reg_1bit_12.net_3 24 200
| end Reg_32bit_24.Reg_1bit_12.inverter_2
| device Reg_32bit_24.Reg_1bit_12.nmos_1 730 230
n inR1[25] Reg_32bit_24.Reg_1bit_12.net_2 out1[12] 24 100
| device Reg_32bit_24.Reg_1bit_12.nmos_2 730 360
n inR2[25] Reg_32bit_24.Reg_1bit_12.net_2 out2[12] 24 100
| end Reg_32bit_24.Reg_1bit_12
| begin Reg_32bit_24.Reg_1bit_13 510 1800
| begin Reg_32bit_24.Reg_1bit_13.inverter 560 210
| device Reg_32bit_24.Reg_1bit_13.inverter.nmos 550 360
n Reg_32bit_24.Reg_1bit_13.net_2 gnd Reg_32bit_24.Reg_1bit_13.net_1 24 100
| device Reg_32bit_24.Reg_1bit_13.inverter.pmos 550 200
p Reg_32bit_24.Reg_1bit_13.net_2 vdd Reg_32bit_24.Reg_1bit_13.net_1 24 200
| end Reg_32bit_24.Reg_1bit_13.inverter
| device Reg_32bit_24.Reg_1bit_13.nmos.1 390 260
n w[25] Reg_32bit_24.Reg_1bit_13.net_3 Reg_32bit_24.Reg_1bit_13.net_1 24 100
| device Reg_32bit_24.Reg_1bit_13.nmos.2 390 260
n w[25] Reg_32bit_24.Reg_1bit_13.net_3 Reg_32bit_24.Reg_1bit_13.net_1 24 100
| device Reg_32bit_24.Reg_1bit_13.nmos.3 390 260
n w[25] Reg_32bit_24.Reg_1bit_13.net_3 Reg_32bit_24.Reg_1bit_13.net_1 24 100
| device Reg_32bit_24.Reg_1bit_13.nmos.4 390 260
n w[25] Reg_32bit_24.Reg_1bit_13.net_3 Reg_32bit_24.Reg_1bit_13.net_1 24 100
| begin Reg_32bit_24.Reg_1bit_13.inverter_1 550 380
| device Reg_32bit_24.Reg_1bit_13.inverter_1.nmos.1 550 360
n Reg_32bit_24.Reg_1bit_13.net_1 gnd Reg_32bit_24.Reg_1bit_13.net_2 24 100
| device Reg_32bit_24.Reg_1bit_13.inverter_1.nmos.2 550 360
n Reg_32bit_24.Reg_1bit_13.net_1 gnd Reg_32bit_24.Reg_1bit_13.net_2 24 100
| device Reg_32bit_24.Reg_1bit_13.inverter_1.nmos.3 550 360
n Reg_32bit_24.Reg_1bit_13.net_1 gnd Reg_32bit_24.Reg_1bit_13.net_2 24 100
| device Reg_32bit_24.Reg_1bit_13.inverter_1.nmos.4 550 360
n Reg_32bit_24.Reg_1bit_13.net_1 gnd Reg_32bit_24.Reg_1bit_13.net_2 24 100
| device Reg_32bit_24.Reg_1bit_13.inverter_1.pmos.1 550 200
p Reg_32bit_24.Reg_1bit_13.net_1 vdd Reg_32bit_24.Reg_1bit_13.net_2 24 200
| device Reg_32bit_24.Reg_1bit_13.inverter_1.pmos.2 550 200
p Reg_32bit_24.Reg_1bit_13.net_1 vdd Reg_32bit_24.Reg_1bit_13.net_2 24 200
| device Reg_32bit_24.Reg_1bit_13.inverter_1.pmos.3 550 200
p Reg_32bit_24.Reg_1bit_13.net_1 vdd Reg_32bit_24.Reg_1bit_13.net_2 24 200
| device Reg_32bit_24.Reg_1bit_13.inverter_1.pmos.4 550 200
p Reg_32bit_24.Reg_1bit_13.net_1 vdd Reg_32bit_24.Reg_1bit_13.net_2 24 200
| end Reg_32bit_24.Reg_1bit_13.inverter_1
| begin Reg_32bit_24.Reg_1bit_13.inverter_2 290 260
| device Reg_32bit_24.Reg_1bit_13.inverter_2.nmos.1 550 360
n data[13] gnd Reg_32bit_24.Reg_1bit_13.net_3 24 100
| device Reg_32bit_24.Reg_1bit_13.inverter_2.nmos.2 550 360
n data[13] gnd Reg_32bit_24.Reg_1bit_13.net_3 24 100
| device Reg_32bit_24.Reg_1bit_13.inverter_2.nmos.3 550 360
n data[13] gnd Reg_32bit_24.Reg_1bit_13.net_3 24 100
| device Reg_32bit_24.Reg_1bit_13.inverter_2.nmos.4 550 360
n data[13] gnd Reg_32bit_24.Reg_1bit_13.net_3 24 100
| device Reg_32bit_24.Reg_1bit_13.inverter_2.pmos.1 550 200
p data[13] vdd Reg_32bit_24.Reg_1bit_13.net_3 24 200
| device Reg_32bit_24.Reg_1bit_13.inverter_2.pmos.2 550 200
p data[13] vdd Reg_32bit_24.Reg_1bit_13.net_3 24 200
| device Reg_32bit_24.Reg_1bit_13.inverter_2.pmos.3 550 200
p data[13] vdd Reg_32bit_24.Reg_1bit_13.net_3 24 200
| device Reg_32bit_24.Reg_1bit_13.inverter_2.pmos.4 550 200
p data[13] vdd Reg_32bit_24.Reg_1bit_13.net_3 24 200
| end Reg_32bit_24.Reg_1bit_13.inverter_2
| device Reg_32bit_24.Reg_1bit_13.nmos_1 730 230
n inR1[25] Reg_32bit_24.Reg_1bit_13.net_2 out1[13] 24 100
| device Reg_32bit_24.Reg_1bit_13.nmos_2 730 360
n inR2[25] Reg_32bit_24.Reg_1bit_13.net_2 out2[13] 24 100
| end Reg_32bit_24.Reg_1bit_13
| begin Reg_32bit_24.Reg_1bit_14 510 1930
| begin Reg_32bit_24.Reg_1bit_14.inverter 560 210
| device Reg_32bit_24.Reg_1bit_14.inverter.nmos 550 360
n Reg_32bit_24.Reg_1bit_14.net_2 gnd Reg_32bit_24.Reg_1bit_14.net_1 24 100
| device Reg_32bit_24.Reg_1bit_14.inverter.pmos 550 200
p Reg_32bit_24.Reg_1bit_14.net_2 vdd Reg_32bit_24.Reg_1bit_14.net_1 24 200
| end Reg_32bit_24.Reg_1bit_14.inverter
| device Reg_32bit_24.Reg_1bit_14.nmos.1 390 260
n w[25] Reg_32bit_24.Reg_1bit_14.net_3 Reg_32bit_24.Reg_1bit_14.net_1 24 100
| device Reg_32bit_24.Reg_1bit_14.nmos.2 390 260
n w[25] Reg_32bit_24.Reg_1bit_14.net_3 Reg_32bit_24.Reg_1bit_14.net_1 24 100
| device Reg_32bit_24.Reg_1bit_14.nmos.3 390 260
n w[25] Reg_32bit_24.Reg_1bit_14.net_3 Reg_32bit_24.Reg_1bit_14.net_1 24 100
| device Reg_32bit_24.Reg_1bit_14.nmos.4 390 260
n w[25] Reg_32bit_24.Reg_1bit_14.net_3 Reg_32bit_24.Reg_1bit_14.net_1 24 100
| begin Reg_32bit_24.Reg_1bit_14.inverter_1 550 380
| device Reg_32bit_24.Reg_1bit_14.inverter_1.nmos.1 550 360
n Reg_32bit_24.Reg_1bit_14.net_1 gnd Reg_32bit_24.Reg_1bit_14.net_2 24 100
| device Reg_32bit_24.Reg_1bit_14.inverter_1.nmos.2 550 360
n Reg_32bit_24.Reg_1bit_14.net_1 gnd Reg_32bit_24.Reg_1bit_14.net_2 24 100
| device Reg_32bit_24.Reg_1bit_14.inverter_1.nmos.3 550 360
n Reg_32bit_24.Reg_1bit_14.net_1 gnd Reg_32bit_24.Reg_1bit_14.net_2 24 100
| device Reg_32bit_24.Reg_1bit_14.inverter_1.nmos.4 550 360
n Reg_32bit_24.Reg_1bit_14.net_1 gnd Reg_32bit_24.Reg_1bit_14.net_2 24 100
| device Reg_32bit_24.Reg_1bit_14.inverter_1.pmos.1 550 200
p Reg_32bit_24.Reg_1bit_14.net_1 vdd Reg_32bit_24.Reg_1bit_14.net_2 24 200
| device Reg_32bit_24.Reg_1bit_14.inverter_1.pmos.2 550 200
p Reg_32bit_24.Reg_1bit_14.net_1 vdd Reg_32bit_24.Reg_1bit_14.net_2 24 200
| device Reg_32bit_24.Reg_1bit_14.inverter_1.pmos.3 550 200
p Reg_32bit_24.Reg_1bit_14.net_1 vdd Reg_32bit_24.Reg_1bit_14.net_2 24 200
| device Reg_32bit_24.Reg_1bit_14.inverter_1.pmos.4 550 200
p Reg_32bit_24.Reg_1bit_14.net_1 vdd Reg_32bit_24.Reg_1bit_14.net_2 24 200
| end Reg_32bit_24.Reg_1bit_14.inverter_1
| begin Reg_32bit_24.Reg_1bit_14.inverter_2 290 260
| device Reg_32bit_24.Reg_1bit_14.inverter_2.nmos.1 550 360
n data[14] gnd Reg_32bit_24.Reg_1bit_14.net_3 24 100
| device Reg_32bit_24.Reg_1bit_14.inverter_2.nmos.2 550 360
n data[14] gnd Reg_32bit_24.Reg_1bit_14.net_3 24 100
| device Reg_32bit_24.Reg_1bit_14.inverter_2.nmos.3 550 360
n data[14] gnd Reg_32bit_24.Reg_1bit_14.net_3 24 100
| device Reg_32bit_24.Reg_1bit_14.inverter_2.nmos.4 550 360
n data[14] gnd Reg_32bit_24.Reg_1bit_14.net_3 24 100
| device Reg_32bit_24.Reg_1bit_14.inverter_2.pmos.1 550 200
p data[14] vdd Reg_32bit_24.Reg_1bit_14.net_3 24 200
| device Reg_32bit_24.Reg_1bit_14.inverter_2.pmos.2 550 200
p data[14] vdd Reg_32bit_24.Reg_1bit_14.net_3 24 200
| device Reg_32bit_24.Reg_1bit_14.inverter_2.pmos.3 550 200
p data[14] vdd Reg_32bit_24.Reg_1bit_14.net_3 24 200
| device Reg_32bit_24.Reg_1bit_14.inverter_2.pmos.4 550 200
p data[14] vdd Reg_32bit_24.Reg_1bit_14.net_3 24 200
| end Reg_32bit_24.Reg_1bit_14.inverter_2
| device Reg_32bit_24.Reg_1bit_14.nmos_1 730 230
n inR1[25] Reg_32bit_24.Reg_1bit_14.net_2 out1[14] 24 100
| device Reg_32bit_24.Reg_1bit_14.nmos_2 730 360
n inR2[25] Reg_32bit_24.Reg_1bit_14.net_2 out2[14] 24 100
| end Reg_32bit_24.Reg_1bit_14
| begin Reg_32bit_24.Reg_1bit_15 510 2060
| begin Reg_32bit_24.Reg_1bit_15.inverter 560 210
| device Reg_32bit_24.Reg_1bit_15.inverter.nmos 550 360
n Reg_32bit_24.Reg_1bit_15.net_2 gnd Reg_32bit_24.Reg_1bit_15.net_1 24 100
| device Reg_32bit_24.Reg_1bit_15.inverter.pmos 550 200
p Reg_32bit_24.Reg_1bit_15.net_2 vdd Reg_32bit_24.Reg_1bit_15.net_1 24 200
| end Reg_32bit_24.Reg_1bit_15.inverter
| device Reg_32bit_24.Reg_1bit_15.nmos.1 390 260
n w[25] Reg_32bit_24.Reg_1bit_15.net_3 Reg_32bit_24.Reg_1bit_15.net_1 24 100
| device Reg_32bit_24.Reg_1bit_15.nmos.2 390 260
n w[25] Reg_32bit_24.Reg_1bit_15.net_3 Reg_32bit_24.Reg_1bit_15.net_1 24 100
| device Reg_32bit_24.Reg_1bit_15.nmos.3 390 260
n w[25] Reg_32bit_24.Reg_1bit_15.net_3 Reg_32bit_24.Reg_1bit_15.net_1 24 100
| device Reg_32bit_24.Reg_1bit_15.nmos.4 390 260
n w[25] Reg_32bit_24.Reg_1bit_15.net_3 Reg_32bit_24.Reg_1bit_15.net_1 24 100
| begin Reg_32bit_24.Reg_1bit_15.inverter_1 550 380
| device Reg_32bit_24.Reg_1bit_15.inverter_1.nmos.1 550 360
n Reg_32bit_24.Reg_1bit_15.net_1 gnd Reg_32bit_24.Reg_1bit_15.net_2 24 100
| device Reg_32bit_24.Reg_1bit_15.inverter_1.nmos.2 550 360
n Reg_32bit_24.Reg_1bit_15.net_1 gnd Reg_32bit_24.Reg_1bit_15.net_2 24 100
| device Reg_32bit_24.Reg_1bit_15.inverter_1.nmos.3 550 360
n Reg_32bit_24.Reg_1bit_15.net_1 gnd Reg_32bit_24.Reg_1bit_15.net_2 24 100
| device Reg_32bit_24.Reg_1bit_15.inverter_1.nmos.4 550 360
n Reg_32bit_24.Reg_1bit_15.net_1 gnd Reg_32bit_24.Reg_1bit_15.net_2 24 100
| device Reg_32bit_24.Reg_1bit_15.inverter_1.pmos.1 550 200
p Reg_32bit_24.Reg_1bit_15.net_1 vdd Reg_32bit_24.Reg_1bit_15.net_2 24 200
| device Reg_32bit_24.Reg_1bit_15.inverter_1.pmos.2 550 200
p Reg_32bit_24.Reg_1bit_15.net_1 vdd Reg_32bit_24.Reg_1bit_15.net_2 24 200
| device Reg_32bit_24.Reg_1bit_15.inverter_1.pmos.3 550 200
p Reg_32bit_24.Reg_1bit_15.net_1 vdd Reg_32bit_24.Reg_1bit_15.net_2 24 200
| device Reg_32bit_24.Reg_1bit_15.inverter_1.pmos.4 550 200
p Reg_32bit_24.Reg_1bit_15.net_1 vdd Reg_32bit_24.Reg_1bit_15.net_2 24 200
| end Reg_32bit_24.Reg_1bit_15.inverter_1
| begin Reg_32bit_24.Reg_1bit_15.inverter_2 290 260
| device Reg_32bit_24.Reg_1bit_15.inverter_2.nmos.1 550 360
n data[15] gnd Reg_32bit_24.Reg_1bit_15.net_3 24 100
| device Reg_32bit_24.Reg_1bit_15.inverter_2.nmos.2 550 360
n data[15] gnd Reg_32bit_24.Reg_1bit_15.net_3 24 100
| device Reg_32bit_24.Reg_1bit_15.inverter_2.nmos.3 550 360
n data[15] gnd Reg_32bit_24.Reg_1bit_15.net_3 24 100
| device Reg_32bit_24.Reg_1bit_15.inverter_2.nmos.4 550 360
n data[15] gnd Reg_32bit_24.Reg_1bit_15.net_3 24 100
| device Reg_32bit_24.Reg_1bit_15.inverter_2.pmos.1 550 200
p data[15] vdd Reg_32bit_24.Reg_1bit_15.net_3 24 200
| device Reg_32bit_24.Reg_1bit_15.inverter_2.pmos.2 550 200
p data[15] vdd Reg_32bit_24.Reg_1bit_15.net_3 24 200
| device Reg_32bit_24.Reg_1bit_15.inverter_2.pmos.3 550 200
p data[15] vdd Reg_32bit_24.Reg_1bit_15.net_3 24 200
| device Reg_32bit_24.Reg_1bit_15.inverter_2.pmos.4 550 200
p data[15] vdd Reg_32bit_24.Reg_1bit_15.net_3 24 200
| end Reg_32bit_24.Reg_1bit_15.inverter_2
| device Reg_32bit_24.Reg_1bit_15.nmos_1 730 230
n inR1[25] Reg_32bit_24.Reg_1bit_15.net_2 out1[15] 24 100
| device Reg_32bit_24.Reg_1bit_15.nmos_2 730 360
n inR2[25] Reg_32bit_24.Reg_1bit_15.net_2 out2[15] 24 100
| end Reg_32bit_24.Reg_1bit_15
| begin Reg_32bit_24.Reg_1bit_16 510 2200
| begin Reg_32bit_24.Reg_1bit_16.inverter 560 210
| device Reg_32bit_24.Reg_1bit_16.inverter.nmos 550 360
n Reg_32bit_24.Reg_1bit_16.net_2 gnd Reg_32bit_24.Reg_1bit_16.net_1 24 100
| device Reg_32bit_24.Reg_1bit_16.inverter.pmos 550 200
p Reg_32bit_24.Reg_1bit_16.net_2 vdd Reg_32bit_24.Reg_1bit_16.net_1 24 200
| end Reg_32bit_24.Reg_1bit_16.inverter
| device Reg_32bit_24.Reg_1bit_16.nmos.1 390 260
n w[25] Reg_32bit_24.Reg_1bit_16.net_3 Reg_32bit_24.Reg_1bit_16.net_1 24 100
| device Reg_32bit_24.Reg_1bit_16.nmos.2 390 260
n w[25] Reg_32bit_24.Reg_1bit_16.net_3 Reg_32bit_24.Reg_1bit_16.net_1 24 100
| device Reg_32bit_24.Reg_1bit_16.nmos.3 390 260
n w[25] Reg_32bit_24.Reg_1bit_16.net_3 Reg_32bit_24.Reg_1bit_16.net_1 24 100
| device Reg_32bit_24.Reg_1bit_16.nmos.4 390 260
n w[25] Reg_32bit_24.Reg_1bit_16.net_3 Reg_32bit_24.Reg_1bit_16.net_1 24 100
| begin Reg_32bit_24.Reg_1bit_16.inverter_1 550 380
| device Reg_32bit_24.Reg_1bit_16.inverter_1.nmos.1 550 360
n Reg_32bit_24.Reg_1bit_16.net_1 gnd Reg_32bit_24.Reg_1bit_16.net_2 24 100
| device Reg_32bit_24.Reg_1bit_16.inverter_1.nmos.2 550 360
n Reg_32bit_24.Reg_1bit_16.net_1 gnd Reg_32bit_24.Reg_1bit_16.net_2 24 100
| device Reg_32bit_24.Reg_1bit_16.inverter_1.nmos.3 550 360
n Reg_32bit_24.Reg_1bit_16.net_1 gnd Reg_32bit_24.Reg_1bit_16.net_2 24 100
| device Reg_32bit_24.Reg_1bit_16.inverter_1.nmos.4 550 360
n Reg_32bit_24.Reg_1bit_16.net_1 gnd Reg_32bit_24.Reg_1bit_16.net_2 24 100
| device Reg_32bit_24.Reg_1bit_16.inverter_1.pmos.1 550 200
p Reg_32bit_24.Reg_1bit_16.net_1 vdd Reg_32bit_24.Reg_1bit_16.net_2 24 200
| device Reg_32bit_24.Reg_1bit_16.inverter_1.pmos.2 550 200
p Reg_32bit_24.Reg_1bit_16.net_1 vdd Reg_32bit_24.Reg_1bit_16.net_2 24 200
| device Reg_32bit_24.Reg_1bit_16.inverter_1.pmos.3 550 200
p Reg_32bit_24.Reg_1bit_16.net_1 vdd Reg_32bit_24.Reg_1bit_16.net_2 24 200
| device Reg_32bit_24.Reg_1bit_16.inverter_1.pmos.4 550 200
p Reg_32bit_24.Reg_1bit_16.net_1 vdd Reg_32bit_24.Reg_1bit_16.net_2 24 200
| end Reg_32bit_24.Reg_1bit_16.inverter_1
| begin Reg_32bit_24.Reg_1bit_16.inverter_2 290 260
| device Reg_32bit_24.Reg_1bit_16.inverter_2.nmos.1 550 360
n data[16] gnd Reg_32bit_24.Reg_1bit_16.net_3 24 100
| device Reg_32bit_24.Reg_1bit_16.inverter_2.nmos.2 550 360
n data[16] gnd Reg_32bit_24.Reg_1bit_16.net_3 24 100
| device Reg_32bit_24.Reg_1bit_16.inverter_2.nmos.3 550 360
n data[16] gnd Reg_32bit_24.Reg_1bit_16.net_3 24 100
| device Reg_32bit_24.Reg_1bit_16.inverter_2.nmos.4 550 360
n data[16] gnd Reg_32bit_24.Reg_1bit_16.net_3 24 100
| device Reg_32bit_24.Reg_1bit_16.inverter_2.pmos.1 550 200
p data[16] vdd Reg_32bit_24.Reg_1bit_16.net_3 24 200
| device Reg_32bit_24.Reg_1bit_16.inverter_2.pmos.2 550 200
p data[16] vdd Reg_32bit_24.Reg_1bit_16.net_3 24 200
| device Reg_32bit_24.Reg_1bit_16.inverter_2.pmos.3 550 200
p data[16] vdd Reg_32bit_24.Reg_1bit_16.net_3 24 200
| device Reg_32bit_24.Reg_1bit_16.inverter_2.pmos.4 550 200
p data[16] vdd Reg_32bit_24.Reg_1bit_16.net_3 24 200
| end Reg_32bit_24.Reg_1bit_16.inverter_2
| device Reg_32bit_24.Reg_1bit_16.nmos_1 730 230
n inR1[25] Reg_32bit_24.Reg_1bit_16.net_2 out1[16] 24 100
| device Reg_32bit_24.Reg_1bit_16.nmos_2 730 360
n inR2[25] Reg_32bit_24.Reg_1bit_16.net_2 out2[16] 24 100
| end Reg_32bit_24.Reg_1bit_16
| begin Reg_32bit_24.Reg_1bit_17 510 2330
| begin Reg_32bit_24.Reg_1bit_17.inverter 560 210
| device Reg_32bit_24.Reg_1bit_17.inverter.nmos 550 360
n Reg_32bit_24.Reg_1bit_17.net_2 gnd Reg_32bit_24.Reg_1bit_17.net_1 24 100
| device Reg_32bit_24.Reg_1bit_17.inverter.pmos 550 200
p Reg_32bit_24.Reg_1bit_17.net_2 vdd Reg_32bit_24.Reg_1bit_17.net_1 24 200
| end Reg_32bit_24.Reg_1bit_17.inverter
| device Reg_32bit_24.Reg_1bit_17.nmos.1 390 260
n w[25] Reg_32bit_24.Reg_1bit_17.net_3 Reg_32bit_24.Reg_1bit_17.net_1 24 100
| device Reg_32bit_24.Reg_1bit_17.nmos.2 390 260
n w[25] Reg_32bit_24.Reg_1bit_17.net_3 Reg_32bit_24.Reg_1bit_17.net_1 24 100
| device Reg_32bit_24.Reg_1bit_17.nmos.3 390 260
n w[25] Reg_32bit_24.Reg_1bit_17.net_3 Reg_32bit_24.Reg_1bit_17.net_1 24 100
| device Reg_32bit_24.Reg_1bit_17.nmos.4 390 260
n w[25] Reg_32bit_24.Reg_1bit_17.net_3 Reg_32bit_24.Reg_1bit_17.net_1 24 100
| begin Reg_32bit_24.Reg_1bit_17.inverter_1 550 380
| device Reg_32bit_24.Reg_1bit_17.inverter_1.nmos.1 550 360
n Reg_32bit_24.Reg_1bit_17.net_1 gnd Reg_32bit_24.Reg_1bit_17.net_2 24 100
| device Reg_32bit_24.Reg_1bit_17.inverter_1.nmos.2 550 360
n Reg_32bit_24.Reg_1bit_17.net_1 gnd Reg_32bit_24.Reg_1bit_17.net_2 24 100
| device Reg_32bit_24.Reg_1bit_17.inverter_1.nmos.3 550 360
n Reg_32bit_24.Reg_1bit_17.net_1 gnd Reg_32bit_24.Reg_1bit_17.net_2 24 100
| device Reg_32bit_24.Reg_1bit_17.inverter_1.nmos.4 550 360
n Reg_32bit_24.Reg_1bit_17.net_1 gnd Reg_32bit_24.Reg_1bit_17.net_2 24 100
| device Reg_32bit_24.Reg_1bit_17.inverter_1.pmos.1 550 200
p Reg_32bit_24.Reg_1bit_17.net_1 vdd Reg_32bit_24.Reg_1bit_17.net_2 24 200
| device Reg_32bit_24.Reg_1bit_17.inverter_1.pmos.2 550 200
p Reg_32bit_24.Reg_1bit_17.net_1 vdd Reg_32bit_24.Reg_1bit_17.net_2 24 200
| device Reg_32bit_24.Reg_1bit_17.inverter_1.pmos.3 550 200
p Reg_32bit_24.Reg_1bit_17.net_1 vdd Reg_32bit_24.Reg_1bit_17.net_2 24 200
| device Reg_32bit_24.Reg_1bit_17.inverter_1.pmos.4 550 200
p Reg_32bit_24.Reg_1bit_17.net_1 vdd Reg_32bit_24.Reg_1bit_17.net_2 24 200
| end Reg_32bit_24.Reg_1bit_17.inverter_1
| begin Reg_32bit_24.Reg_1bit_17.inverter_2 290 260
| device Reg_32bit_24.Reg_1bit_17.inverter_2.nmos.1 550 360
n data[17] gnd Reg_32bit_24.Reg_1bit_17.net_3 24 100
| device Reg_32bit_24.Reg_1bit_17.inverter_2.nmos.2 550 360
n data[17] gnd Reg_32bit_24.Reg_1bit_17.net_3 24 100
| device Reg_32bit_24.Reg_1bit_17.inverter_2.nmos.3 550 360
n data[17] gnd Reg_32bit_24.Reg_1bit_17.net_3 24 100
| device Reg_32bit_24.Reg_1bit_17.inverter_2.nmos.4 550 360
n data[17] gnd Reg_32bit_24.Reg_1bit_17.net_3 24 100
| device Reg_32bit_24.Reg_1bit_17.inverter_2.pmos.1 550 200
p data[17] vdd Reg_32bit_24.Reg_1bit_17.net_3 24 200
| device Reg_32bit_24.Reg_1bit_17.inverter_2.pmos.2 550 200
p data[17] vdd Reg_32bit_24.Reg_1bit_17.net_3 24 200
| device Reg_32bit_24.Reg_1bit_17.inverter_2.pmos.3 550 200
p data[17] vdd Reg_32bit_24.Reg_1bit_17.net_3 24 200
| device Reg_32bit_24.Reg_1bit_17.inverter_2.pmos.4 550 200
p data[17] vdd Reg_32bit_24.Reg_1bit_17.net_3 24 200
| end Reg_32bit_24.Reg_1bit_17.inverter_2
| device Reg_32bit_24.Reg_1bit_17.nmos_1 730 230
n inR1[25] Reg_32bit_24.Reg_1bit_17.net_2 out1[17] 24 100
| device Reg_32bit_24.Reg_1bit_17.nmos_2 730 360
n inR2[25] Reg_32bit_24.Reg_1bit_17.net_2 out2[17] 24 100
| end Reg_32bit_24.Reg_1bit_17
| begin Reg_32bit_24.Reg_1bit_18 510 2460
| begin Reg_32bit_24.Reg_1bit_18.inverter 560 210
| device Reg_32bit_24.Reg_1bit_18.inverter.nmos 550 360
n Reg_32bit_24.Reg_1bit_18.net_2 gnd Reg_32bit_24.Reg_1bit_18.net_1 24 100
| device Reg_32bit_24.Reg_1bit_18.inverter.pmos 550 200
p Reg_32bit_24.Reg_1bit_18.net_2 vdd Reg_32bit_24.Reg_1bit_18.net_1 24 200
| end Reg_32bit_24.Reg_1bit_18.inverter
| device Reg_32bit_24.Reg_1bit_18.nmos.1 390 260
n w[25] Reg_32bit_24.Reg_1bit_18.net_3 Reg_32bit_24.Reg_1bit_18.net_1 24 100
| device Reg_32bit_24.Reg_1bit_18.nmos.2 390 260
n w[25] Reg_32bit_24.Reg_1bit_18.net_3 Reg_32bit_24.Reg_1bit_18.net_1 24 100
| device Reg_32bit_24.Reg_1bit_18.nmos.3 390 260
n w[25] Reg_32bit_24.Reg_1bit_18.net_3 Reg_32bit_24.Reg_1bit_18.net_1 24 100
| device Reg_32bit_24.Reg_1bit_18.nmos.4 390 260
n w[25] Reg_32bit_24.Reg_1bit_18.net_3 Reg_32bit_24.Reg_1bit_18.net_1 24 100
| begin Reg_32bit_24.Reg_1bit_18.inverter_1 550 380
| device Reg_32bit_24.Reg_1bit_18.inverter_1.nmos.1 550 360
n Reg_32bit_24.Reg_1bit_18.net_1 gnd Reg_32bit_24.Reg_1bit_18.net_2 24 100
| device Reg_32bit_24.Reg_1bit_18.inverter_1.nmos.2 550 360
n Reg_32bit_24.Reg_1bit_18.net_1 gnd Reg_32bit_24.Reg_1bit_18.net_2 24 100
| device Reg_32bit_24.Reg_1bit_18.inverter_1.nmos.3 550 360
n Reg_32bit_24.Reg_1bit_18.net_1 gnd Reg_32bit_24.Reg_1bit_18.net_2 24 100
| device Reg_32bit_24.Reg_1bit_18.inverter_1.nmos.4 550 360
n Reg_32bit_24.Reg_1bit_18.net_1 gnd Reg_32bit_24.Reg_1bit_18.net_2 24 100
| device Reg_32bit_24.Reg_1bit_18.inverter_1.pmos.1 550 200
p Reg_32bit_24.Reg_1bit_18.net_1 vdd Reg_32bit_24.Reg_1bit_18.net_2 24 200
| device Reg_32bit_24.Reg_1bit_18.inverter_1.pmos.2 550 200
p Reg_32bit_24.Reg_1bit_18.net_1 vdd Reg_32bit_24.Reg_1bit_18.net_2 24 200
| device Reg_32bit_24.Reg_1bit_18.inverter_1.pmos.3 550 200
p Reg_32bit_24.Reg_1bit_18.net_1 vdd Reg_32bit_24.Reg_1bit_18.net_2 24 200
| device Reg_32bit_24.Reg_1bit_18.inverter_1.pmos.4 550 200
p Reg_32bit_24.Reg_1bit_18.net_1 vdd Reg_32bit_24.Reg_1bit_18.net_2 24 200
| end Reg_32bit_24.Reg_1bit_18.inverter_1
| begin Reg_32bit_24.Reg_1bit_18.inverter_2 290 260
| device Reg_32bit_24.Reg_1bit_18.inverter_2.nmos.1 550 360
n data[18] gnd Reg_32bit_24.Reg_1bit_18.net_3 24 100
| device Reg_32bit_24.Reg_1bit_18.inverter_2.nmos.2 550 360
n data[18] gnd Reg_32bit_24.Reg_1bit_18.net_3 24 100
| device Reg_32bit_24.Reg_1bit_18.inverter_2.nmos.3 550 360
n data[18] gnd Reg_32bit_24.Reg_1bit_18.net_3 24 100
| device Reg_32bit_24.Reg_1bit_18.inverter_2.nmos.4 550 360
n data[18] gnd Reg_32bit_24.Reg_1bit_18.net_3 24 100
| device Reg_32bit_24.Reg_1bit_18.inverter_2.pmos.1 550 200
p data[18] vdd Reg_32bit_24.Reg_1bit_18.net_3 24 200
| device Reg_32bit_24.Reg_1bit_18.inverter_2.pmos.2 550 200
p data[18] vdd Reg_32bit_24.Reg_1bit_18.net_3 24 200
| device Reg_32bit_24.Reg_1bit_18.inverter_2.pmos.3 550 200
p data[18] vdd Reg_32bit_24.Reg_1bit_18.net_3 24 200
| device Reg_32bit_24.Reg_1bit_18.inverter_2.pmos.4 550 200
p data[18] vdd Reg_32bit_24.Reg_1bit_18.net_3 24 200
| end Reg_32bit_24.Reg_1bit_18.inverter_2
| device Reg_32bit_24.Reg_1bit_18.nmos_1 730 230
n inR1[25] Reg_32bit_24.Reg_1bit_18.net_2 out1[18] 24 100
| device Reg_32bit_24.Reg_1bit_18.nmos_2 730 360
n inR2[25] Reg_32bit_24.Reg_1bit_18.net_2 out2[18] 24 100
| end Reg_32bit_24.Reg_1bit_18
| begin Reg_32bit_24.Reg_1bit_19 510 2590
| begin Reg_32bit_24.Reg_1bit_19.inverter 560 210
| device Reg_32bit_24.Reg_1bit_19.inverter.nmos 550 360
n Reg_32bit_24.Reg_1bit_19.net_2 gnd Reg_32bit_24.Reg_1bit_19.net_1 24 100
| device Reg_32bit_24.Reg_1bit_19.inverter.pmos 550 200
p Reg_32bit_24.Reg_1bit_19.net_2 vdd Reg_32bit_24.Reg_1bit_19.net_1 24 200
| end Reg_32bit_24.Reg_1bit_19.inverter
| device Reg_32bit_24.Reg_1bit_19.nmos.1 390 260
n w[25] Reg_32bit_24.Reg_1bit_19.net_3 Reg_32bit_24.Reg_1bit_19.net_1 24 100
| device Reg_32bit_24.Reg_1bit_19.nmos.2 390 260
n w[25] Reg_32bit_24.Reg_1bit_19.net_3 Reg_32bit_24.Reg_1bit_19.net_1 24 100
| device Reg_32bit_24.Reg_1bit_19.nmos.3 390 260
n w[25] Reg_32bit_24.Reg_1bit_19.net_3 Reg_32bit_24.Reg_1bit_19.net_1 24 100
| device Reg_32bit_24.Reg_1bit_19.nmos.4 390 260
n w[25] Reg_32bit_24.Reg_1bit_19.net_3 Reg_32bit_24.Reg_1bit_19.net_1 24 100
| begin Reg_32bit_24.Reg_1bit_19.inverter_1 550 380
| device Reg_32bit_24.Reg_1bit_19.inverter_1.nmos.1 550 360
n Reg_32bit_24.Reg_1bit_19.net_1 gnd Reg_32bit_24.Reg_1bit_19.net_2 24 100
| device Reg_32bit_24.Reg_1bit_19.inverter_1.nmos.2 550 360
n Reg_32bit_24.Reg_1bit_19.net_1 gnd Reg_32bit_24.Reg_1bit_19.net_2 24 100
| device Reg_32bit_24.Reg_1bit_19.inverter_1.nmos.3 550 360
n Reg_32bit_24.Reg_1bit_19.net_1 gnd Reg_32bit_24.Reg_1bit_19.net_2 24 100
| device Reg_32bit_24.Reg_1bit_19.inverter_1.nmos.4 550 360
n Reg_32bit_24.Reg_1bit_19.net_1 gnd Reg_32bit_24.Reg_1bit_19.net_2 24 100
| device Reg_32bit_24.Reg_1bit_19.inverter_1.pmos.1 550 200
p Reg_32bit_24.Reg_1bit_19.net_1 vdd Reg_32bit_24.Reg_1bit_19.net_2 24 200
| device Reg_32bit_24.Reg_1bit_19.inverter_1.pmos.2 550 200
p Reg_32bit_24.Reg_1bit_19.net_1 vdd Reg_32bit_24.Reg_1bit_19.net_2 24 200
| device Reg_32bit_24.Reg_1bit_19.inverter_1.pmos.3 550 200
p Reg_32bit_24.Reg_1bit_19.net_1 vdd Reg_32bit_24.Reg_1bit_19.net_2 24 200
| device Reg_32bit_24.Reg_1bit_19.inverter_1.pmos.4 550 200
p Reg_32bit_24.Reg_1bit_19.net_1 vdd Reg_32bit_24.Reg_1bit_19.net_2 24 200
| end Reg_32bit_24.Reg_1bit_19.inverter_1
| begin Reg_32bit_24.Reg_1bit_19.inverter_2 290 260
| device Reg_32bit_24.Reg_1bit_19.inverter_2.nmos.1 550 360
n data[19] gnd Reg_32bit_24.Reg_1bit_19.net_3 24 100
| device Reg_32bit_24.Reg_1bit_19.inverter_2.nmos.2 550 360
n data[19] gnd Reg_32bit_24.Reg_1bit_19.net_3 24 100
| device Reg_32bit_24.Reg_1bit_19.inverter_2.nmos.3 550 360
n data[19] gnd Reg_32bit_24.Reg_1bit_19.net_3 24 100
| device Reg_32bit_24.Reg_1bit_19.inverter_2.nmos.4 550 360
n data[19] gnd Reg_32bit_24.Reg_1bit_19.net_3 24 100
| device Reg_32bit_24.Reg_1bit_19.inverter_2.pmos.1 550 200
p data[19] vdd Reg_32bit_24.Reg_1bit_19.net_3 24 200
| device Reg_32bit_24.Reg_1bit_19.inverter_2.pmos.2 550 200
p data[19] vdd Reg_32bit_24.Reg_1bit_19.net_3 24 200
| device Reg_32bit_24.Reg_1bit_19.inverter_2.pmos.3 550 200
p data[19] vdd Reg_32bit_24.Reg_1bit_19.net_3 24 200
| device Reg_32bit_24.Reg_1bit_19.inverter_2.pmos.4 550 200
p data[19] vdd Reg_32bit_24.Reg_1bit_19.net_3 24 200
| end Reg_32bit_24.Reg_1bit_19.inverter_2
| device Reg_32bit_24.Reg_1bit_19.nmos_1 730 230
n inR1[25] Reg_32bit_24.Reg_1bit_19.net_2 out1[19] 24 100
| device Reg_32bit_24.Reg_1bit_19.nmos_2 730 360
n inR2[25] Reg_32bit_24.Reg_1bit_19.net_2 out2[19] 24 100
| end Reg_32bit_24.Reg_1bit_19
| begin Reg_32bit_24.Reg_1bit_20 510 2720
| begin Reg_32bit_24.Reg_1bit_20.inverter 560 210
| device Reg_32bit_24.Reg_1bit_20.inverter.nmos 550 360
n Reg_32bit_24.Reg_1bit_20.net_2 gnd Reg_32bit_24.Reg_1bit_20.net_1 24 100
| device Reg_32bit_24.Reg_1bit_20.inverter.pmos 550 200
p Reg_32bit_24.Reg_1bit_20.net_2 vdd Reg_32bit_24.Reg_1bit_20.net_1 24 200
| end Reg_32bit_24.Reg_1bit_20.inverter
| device Reg_32bit_24.Reg_1bit_20.nmos.1 390 260
n w[25] Reg_32bit_24.Reg_1bit_20.net_3 Reg_32bit_24.Reg_1bit_20.net_1 24 100
| device Reg_32bit_24.Reg_1bit_20.nmos.2 390 260
n w[25] Reg_32bit_24.Reg_1bit_20.net_3 Reg_32bit_24.Reg_1bit_20.net_1 24 100
| device Reg_32bit_24.Reg_1bit_20.nmos.3 390 260
n w[25] Reg_32bit_24.Reg_1bit_20.net_3 Reg_32bit_24.Reg_1bit_20.net_1 24 100
| device Reg_32bit_24.Reg_1bit_20.nmos.4 390 260
n w[25] Reg_32bit_24.Reg_1bit_20.net_3 Reg_32bit_24.Reg_1bit_20.net_1 24 100
| begin Reg_32bit_24.Reg_1bit_20.inverter_1 550 380
| device Reg_32bit_24.Reg_1bit_20.inverter_1.nmos.1 550 360
n Reg_32bit_24.Reg_1bit_20.net_1 gnd Reg_32bit_24.Reg_1bit_20.net_2 24 100
| device Reg_32bit_24.Reg_1bit_20.inverter_1.nmos.2 550 360
n Reg_32bit_24.Reg_1bit_20.net_1 gnd Reg_32bit_24.Reg_1bit_20.net_2 24 100
| device Reg_32bit_24.Reg_1bit_20.inverter_1.nmos.3 550 360
n Reg_32bit_24.Reg_1bit_20.net_1 gnd Reg_32bit_24.Reg_1bit_20.net_2 24 100
| device Reg_32bit_24.Reg_1bit_20.inverter_1.nmos.4 550 360
n Reg_32bit_24.Reg_1bit_20.net_1 gnd Reg_32bit_24.Reg_1bit_20.net_2 24 100
| device Reg_32bit_24.Reg_1bit_20.inverter_1.pmos.1 550 200
p Reg_32bit_24.Reg_1bit_20.net_1 vdd Reg_32bit_24.Reg_1bit_20.net_2 24 200
| device Reg_32bit_24.Reg_1bit_20.inverter_1.pmos.2 550 200
p Reg_32bit_24.Reg_1bit_20.net_1 vdd Reg_32bit_24.Reg_1bit_20.net_2 24 200
| device Reg_32bit_24.Reg_1bit_20.inverter_1.pmos.3 550 200
p Reg_32bit_24.Reg_1bit_20.net_1 vdd Reg_32bit_24.Reg_1bit_20.net_2 24 200
| device Reg_32bit_24.Reg_1bit_20.inverter_1.pmos.4 550 200
p Reg_32bit_24.Reg_1bit_20.net_1 vdd Reg_32bit_24.Reg_1bit_20.net_2 24 200
| end Reg_32bit_24.Reg_1bit_20.inverter_1
| begin Reg_32bit_24.Reg_1bit_20.inverter_2 290 260
| device Reg_32bit_24.Reg_1bit_20.inverter_2.nmos.1 550 360
n data[20] gnd Reg_32bit_24.Reg_1bit_20.net_3 24 100
| device Reg_32bit_24.Reg_1bit_20.inverter_2.nmos.2 550 360
n data[20] gnd Reg_32bit_24.Reg_1bit_20.net_3 24 100
| device Reg_32bit_24.Reg_1bit_20.inverter_2.nmos.3 550 360
n data[20] gnd Reg_32bit_24.Reg_1bit_20.net_3 24 100
| device Reg_32bit_24.Reg_1bit_20.inverter_2.nmos.4 550 360
n data[20] gnd Reg_32bit_24.Reg_1bit_20.net_3 24 100
| device Reg_32bit_24.Reg_1bit_20.inverter_2.pmos.1 550 200
p data[20] vdd Reg_32bit_24.Reg_1bit_20.net_3 24 200
| device Reg_32bit_24.Reg_1bit_20.inverter_2.pmos.2 550 200
p data[20] vdd Reg_32bit_24.Reg_1bit_20.net_3 24 200
| device Reg_32bit_24.Reg_1bit_20.inverter_2.pmos.3 550 200
p data[20] vdd Reg_32bit_24.Reg_1bit_20.net_3 24 200
| device Reg_32bit_24.Reg_1bit_20.inverter_2.pmos.4 550 200
p data[20] vdd Reg_32bit_24.Reg_1bit_20.net_3 24 200
| end Reg_32bit_24.Reg_1bit_20.inverter_2
| device Reg_32bit_24.Reg_1bit_20.nmos_1 730 230
n inR1[25] Reg_32bit_24.Reg_1bit_20.net_2 out1[20] 24 100
| device Reg_32bit_24.Reg_1bit_20.nmos_2 730 360
n inR2[25] Reg_32bit_24.Reg_1bit_20.net_2 out2[20] 24 100
| end Reg_32bit_24.Reg_1bit_20
| begin Reg_32bit_24.Reg_1bit_21 510 2850
| begin Reg_32bit_24.Reg_1bit_21.inverter 560 210
| device Reg_32bit_24.Reg_1bit_21.inverter.nmos 550 360
n Reg_32bit_24.Reg_1bit_21.net_2 gnd Reg_32bit_24.Reg_1bit_21.net_1 24 100
| device Reg_32bit_24.Reg_1bit_21.inverter.pmos 550 200
p Reg_32bit_24.Reg_1bit_21.net_2 vdd Reg_32bit_24.Reg_1bit_21.net_1 24 200
| end Reg_32bit_24.Reg_1bit_21.inverter
| device Reg_32bit_24.Reg_1bit_21.nmos.1 390 260
n w[25] Reg_32bit_24.Reg_1bit_21.net_3 Reg_32bit_24.Reg_1bit_21.net_1 24 100
| device Reg_32bit_24.Reg_1bit_21.nmos.2 390 260
n w[25] Reg_32bit_24.Reg_1bit_21.net_3 Reg_32bit_24.Reg_1bit_21.net_1 24 100
| device Reg_32bit_24.Reg_1bit_21.nmos.3 390 260
n w[25] Reg_32bit_24.Reg_1bit_21.net_3 Reg_32bit_24.Reg_1bit_21.net_1 24 100
| device Reg_32bit_24.Reg_1bit_21.nmos.4 390 260
n w[25] Reg_32bit_24.Reg_1bit_21.net_3 Reg_32bit_24.Reg_1bit_21.net_1 24 100
| begin Reg_32bit_24.Reg_1bit_21.inverter_1 550 380
| device Reg_32bit_24.Reg_1bit_21.inverter_1.nmos.1 550 360
n Reg_32bit_24.Reg_1bit_21.net_1 gnd Reg_32bit_24.Reg_1bit_21.net_2 24 100
| device Reg_32bit_24.Reg_1bit_21.inverter_1.nmos.2 550 360
n Reg_32bit_24.Reg_1bit_21.net_1 gnd Reg_32bit_24.Reg_1bit_21.net_2 24 100
| device Reg_32bit_24.Reg_1bit_21.inverter_1.nmos.3 550 360
n Reg_32bit_24.Reg_1bit_21.net_1 gnd Reg_32bit_24.Reg_1bit_21.net_2 24 100
| device Reg_32bit_24.Reg_1bit_21.inverter_1.nmos.4 550 360
n Reg_32bit_24.Reg_1bit_21.net_1 gnd Reg_32bit_24.Reg_1bit_21.net_2 24 100
| device Reg_32bit_24.Reg_1bit_21.inverter_1.pmos.1 550 200
p Reg_32bit_24.Reg_1bit_21.net_1 vdd Reg_32bit_24.Reg_1bit_21.net_2 24 200
| device Reg_32bit_24.Reg_1bit_21.inverter_1.pmos.2 550 200
p Reg_32bit_24.Reg_1bit_21.net_1 vdd Reg_32bit_24.Reg_1bit_21.net_2 24 200
| device Reg_32bit_24.Reg_1bit_21.inverter_1.pmos.3 550 200
p Reg_32bit_24.Reg_1bit_21.net_1 vdd Reg_32bit_24.Reg_1bit_21.net_2 24 200
| device Reg_32bit_24.Reg_1bit_21.inverter_1.pmos.4 550 200
p Reg_32bit_24.Reg_1bit_21.net_1 vdd Reg_32bit_24.Reg_1bit_21.net_2 24 200
| end Reg_32bit_24.Reg_1bit_21.inverter_1
| begin Reg_32bit_24.Reg_1bit_21.inverter_2 290 260
| device Reg_32bit_24.Reg_1bit_21.inverter_2.nmos.1 550 360
n data[21] gnd Reg_32bit_24.Reg_1bit_21.net_3 24 100
| device Reg_32bit_24.Reg_1bit_21.inverter_2.nmos.2 550 360
n data[21] gnd Reg_32bit_24.Reg_1bit_21.net_3 24 100
| device Reg_32bit_24.Reg_1bit_21.inverter_2.nmos.3 550 360
n data[21] gnd Reg_32bit_24.Reg_1bit_21.net_3 24 100
| device Reg_32bit_24.Reg_1bit_21.inverter_2.nmos.4 550 360
n data[21] gnd Reg_32bit_24.Reg_1bit_21.net_3 24 100
| device Reg_32bit_24.Reg_1bit_21.inverter_2.pmos.1 550 200
p data[21] vdd Reg_32bit_24.Reg_1bit_21.net_3 24 200
| device Reg_32bit_24.Reg_1bit_21.inverter_2.pmos.2 550 200
p data[21] vdd Reg_32bit_24.Reg_1bit_21.net_3 24 200
| device Reg_32bit_24.Reg_1bit_21.inverter_2.pmos.3 550 200
p data[21] vdd Reg_32bit_24.Reg_1bit_21.net_3 24 200
| device Reg_32bit_24.Reg_1bit_21.inverter_2.pmos.4 550 200
p data[21] vdd Reg_32bit_24.Reg_1bit_21.net_3 24 200
| end Reg_32bit_24.Reg_1bit_21.inverter_2
| device Reg_32bit_24.Reg_1bit_21.nmos_1 730 230
n inR1[25] Reg_32bit_24.Reg_1bit_21.net_2 out1[21] 24 100
| device Reg_32bit_24.Reg_1bit_21.nmos_2 730 360
n inR2[25] Reg_32bit_24.Reg_1bit_21.net_2 out2[21] 24 100
| end Reg_32bit_24.Reg_1bit_21
| begin Reg_32bit_24.Reg_1bit_22 510 2980
| begin Reg_32bit_24.Reg_1bit_22.inverter 560 210
| device Reg_32bit_24.Reg_1bit_22.inverter.nmos 550 360
n Reg_32bit_24.Reg_1bit_22.net_2 gnd Reg_32bit_24.Reg_1bit_22.net_1 24 100
| device Reg_32bit_24.Reg_1bit_22.inverter.pmos 550 200
p Reg_32bit_24.Reg_1bit_22.net_2 vdd Reg_32bit_24.Reg_1bit_22.net_1 24 200
| end Reg_32bit_24.Reg_1bit_22.inverter
| device Reg_32bit_24.Reg_1bit_22.nmos.1 390 260
n w[25] Reg_32bit_24.Reg_1bit_22.net_3 Reg_32bit_24.Reg_1bit_22.net_1 24 100
| device Reg_32bit_24.Reg_1bit_22.nmos.2 390 260
n w[25] Reg_32bit_24.Reg_1bit_22.net_3 Reg_32bit_24.Reg_1bit_22.net_1 24 100
| device Reg_32bit_24.Reg_1bit_22.nmos.3 390 260
n w[25] Reg_32bit_24.Reg_1bit_22.net_3 Reg_32bit_24.Reg_1bit_22.net_1 24 100
| device Reg_32bit_24.Reg_1bit_22.nmos.4 390 260
n w[25] Reg_32bit_24.Reg_1bit_22.net_3 Reg_32bit_24.Reg_1bit_22.net_1 24 100
| begin Reg_32bit_24.Reg_1bit_22.inverter_1 550 380
| device Reg_32bit_24.Reg_1bit_22.inverter_1.nmos.1 550 360
n Reg_32bit_24.Reg_1bit_22.net_1 gnd Reg_32bit_24.Reg_1bit_22.net_2 24 100
| device Reg_32bit_24.Reg_1bit_22.inverter_1.nmos.2 550 360
n Reg_32bit_24.Reg_1bit_22.net_1 gnd Reg_32bit_24.Reg_1bit_22.net_2 24 100
| device Reg_32bit_24.Reg_1bit_22.inverter_1.nmos.3 550 360
n Reg_32bit_24.Reg_1bit_22.net_1 gnd Reg_32bit_24.Reg_1bit_22.net_2 24 100
| device Reg_32bit_24.Reg_1bit_22.inverter_1.nmos.4 550 360
n Reg_32bit_24.Reg_1bit_22.net_1 gnd Reg_32bit_24.Reg_1bit_22.net_2 24 100
| device Reg_32bit_24.Reg_1bit_22.inverter_1.pmos.1 550 200
p Reg_32bit_24.Reg_1bit_22.net_1 vdd Reg_32bit_24.Reg_1bit_22.net_2 24 200
| device Reg_32bit_24.Reg_1bit_22.inverter_1.pmos.2 550 200
p Reg_32bit_24.Reg_1bit_22.net_1 vdd Reg_32bit_24.Reg_1bit_22.net_2 24 200
| device Reg_32bit_24.Reg_1bit_22.inverter_1.pmos.3 550 200
p Reg_32bit_24.Reg_1bit_22.net_1 vdd Reg_32bit_24.Reg_1bit_22.net_2 24 200
| device Reg_32bit_24.Reg_1bit_22.inverter_1.pmos.4 550 200
p Reg_32bit_24.Reg_1bit_22.net_1 vdd Reg_32bit_24.Reg_1bit_22.net_2 24 200
| end Reg_32bit_24.Reg_1bit_22.inverter_1
| begin Reg_32bit_24.Reg_1bit_22.inverter_2 290 260
| device Reg_32bit_24.Reg_1bit_22.inverter_2.nmos.1 550 360
n data[22] gnd Reg_32bit_24.Reg_1bit_22.net_3 24 100
| device Reg_32bit_24.Reg_1bit_22.inverter_2.nmos.2 550 360
n data[22] gnd Reg_32bit_24.Reg_1bit_22.net_3 24 100
| device Reg_32bit_24.Reg_1bit_22.inverter_2.nmos.3 550 360
n data[22] gnd Reg_32bit_24.Reg_1bit_22.net_3 24 100
| device Reg_32bit_24.Reg_1bit_22.inverter_2.nmos.4 550 360
n data[22] gnd Reg_32bit_24.Reg_1bit_22.net_3 24 100
| device Reg_32bit_24.Reg_1bit_22.inverter_2.pmos.1 550 200
p data[22] vdd Reg_32bit_24.Reg_1bit_22.net_3 24 200
| device Reg_32bit_24.Reg_1bit_22.inverter_2.pmos.2 550 200
p data[22] vdd Reg_32bit_24.Reg_1bit_22.net_3 24 200
| device Reg_32bit_24.Reg_1bit_22.inverter_2.pmos.3 550 200
p data[22] vdd Reg_32bit_24.Reg_1bit_22.net_3 24 200
| device Reg_32bit_24.Reg_1bit_22.inverter_2.pmos.4 550 200
p data[22] vdd Reg_32bit_24.Reg_1bit_22.net_3 24 200
| end Reg_32bit_24.Reg_1bit_22.inverter_2
| device Reg_32bit_24.Reg_1bit_22.nmos_1 730 230
n inR1[25] Reg_32bit_24.Reg_1bit_22.net_2 out1[22] 24 100
| device Reg_32bit_24.Reg_1bit_22.nmos_2 730 360
n inR2[25] Reg_32bit_24.Reg_1bit_22.net_2 out2[22] 24 100
| end Reg_32bit_24.Reg_1bit_22
| begin Reg_32bit_24.Reg_1bit_23 510 3110
| begin Reg_32bit_24.Reg_1bit_23.inverter 560 210
| device Reg_32bit_24.Reg_1bit_23.inverter.nmos 550 360
n Reg_32bit_24.Reg_1bit_23.net_2 gnd Reg_32bit_24.Reg_1bit_23.net_1 24 100
| device Reg_32bit_24.Reg_1bit_23.inverter.pmos 550 200
p Reg_32bit_24.Reg_1bit_23.net_2 vdd Reg_32bit_24.Reg_1bit_23.net_1 24 200
| end Reg_32bit_24.Reg_1bit_23.inverter
| device Reg_32bit_24.Reg_1bit_23.nmos.1 390 260
n w[25] Reg_32bit_24.Reg_1bit_23.net_3 Reg_32bit_24.Reg_1bit_23.net_1 24 100
| device Reg_32bit_24.Reg_1bit_23.nmos.2 390 260
n w[25] Reg_32bit_24.Reg_1bit_23.net_3 Reg_32bit_24.Reg_1bit_23.net_1 24 100
| device Reg_32bit_24.Reg_1bit_23.nmos.3 390 260
n w[25] Reg_32bit_24.Reg_1bit_23.net_3 Reg_32bit_24.Reg_1bit_23.net_1 24 100
| device Reg_32bit_24.Reg_1bit_23.nmos.4 390 260
n w[25] Reg_32bit_24.Reg_1bit_23.net_3 Reg_32bit_24.Reg_1bit_23.net_1 24 100
| begin Reg_32bit_24.Reg_1bit_23.inverter_1 550 380
| device Reg_32bit_24.Reg_1bit_23.inverter_1.nmos.1 550 360
n Reg_32bit_24.Reg_1bit_23.net_1 gnd Reg_32bit_24.Reg_1bit_23.net_2 24 100
| device Reg_32bit_24.Reg_1bit_23.inverter_1.nmos.2 550 360
n Reg_32bit_24.Reg_1bit_23.net_1 gnd Reg_32bit_24.Reg_1bit_23.net_2 24 100
| device Reg_32bit_24.Reg_1bit_23.inverter_1.nmos.3 550 360
n Reg_32bit_24.Reg_1bit_23.net_1 gnd Reg_32bit_24.Reg_1bit_23.net_2 24 100
| device Reg_32bit_24.Reg_1bit_23.inverter_1.nmos.4 550 360
n Reg_32bit_24.Reg_1bit_23.net_1 gnd Reg_32bit_24.Reg_1bit_23.net_2 24 100
| device Reg_32bit_24.Reg_1bit_23.inverter_1.pmos.1 550 200
p Reg_32bit_24.Reg_1bit_23.net_1 vdd Reg_32bit_24.Reg_1bit_23.net_2 24 200
| device Reg_32bit_24.Reg_1bit_23.inverter_1.pmos.2 550 200
p Reg_32bit_24.Reg_1bit_23.net_1 vdd Reg_32bit_24.Reg_1bit_23.net_2 24 200
| device Reg_32bit_24.Reg_1bit_23.inverter_1.pmos.3 550 200
p Reg_32bit_24.Reg_1bit_23.net_1 vdd Reg_32bit_24.Reg_1bit_23.net_2 24 200
| device Reg_32bit_24.Reg_1bit_23.inverter_1.pmos.4 550 200
p Reg_32bit_24.Reg_1bit_23.net_1 vdd Reg_32bit_24.Reg_1bit_23.net_2 24 200
| end Reg_32bit_24.Reg_1bit_23.inverter_1
| begin Reg_32bit_24.Reg_1bit_23.inverter_2 290 260
| device Reg_32bit_24.Reg_1bit_23.inverter_2.nmos.1 550 360
n data[23] gnd Reg_32bit_24.Reg_1bit_23.net_3 24 100
| device Reg_32bit_24.Reg_1bit_23.inverter_2.nmos.2 550 360
n data[23] gnd Reg_32bit_24.Reg_1bit_23.net_3 24 100
| device Reg_32bit_24.Reg_1bit_23.inverter_2.nmos.3 550 360
n data[23] gnd Reg_32bit_24.Reg_1bit_23.net_3 24 100
| device Reg_32bit_24.Reg_1bit_23.inverter_2.nmos.4 550 360
n data[23] gnd Reg_32bit_24.Reg_1bit_23.net_3 24 100
| device Reg_32bit_24.Reg_1bit_23.inverter_2.pmos.1 550 200
p data[23] vdd Reg_32bit_24.Reg_1bit_23.net_3 24 200
| device Reg_32bit_24.Reg_1bit_23.inverter_2.pmos.2 550 200
p data[23] vdd Reg_32bit_24.Reg_1bit_23.net_3 24 200
| device Reg_32bit_24.Reg_1bit_23.inverter_2.pmos.3 550 200
p data[23] vdd Reg_32bit_24.Reg_1bit_23.net_3 24 200
| device Reg_32bit_24.Reg_1bit_23.inverter_2.pmos.4 550 200
p data[23] vdd Reg_32bit_24.Reg_1bit_23.net_3 24 200
| end Reg_32bit_24.Reg_1bit_23.inverter_2
| device Reg_32bit_24.Reg_1bit_23.nmos_1 730 230
n inR1[25] Reg_32bit_24.Reg_1bit_23.net_2 out1[23] 24 100
| device Reg_32bit_24.Reg_1bit_23.nmos_2 730 360
n inR2[25] Reg_32bit_24.Reg_1bit_23.net_2 out2[23] 24 100
| end Reg_32bit_24.Reg_1bit_23
| begin Reg_32bit_24.Reg_1bit_24 510 3250
| begin Reg_32bit_24.Reg_1bit_24.inverter 560 210
| device Reg_32bit_24.Reg_1bit_24.inverter.nmos 550 360
n Reg_32bit_24.Reg_1bit_24.net_2 gnd Reg_32bit_24.Reg_1bit_24.net_1 24 100
| device Reg_32bit_24.Reg_1bit_24.inverter.pmos 550 200
p Reg_32bit_24.Reg_1bit_24.net_2 vdd Reg_32bit_24.Reg_1bit_24.net_1 24 200
| end Reg_32bit_24.Reg_1bit_24.inverter
| device Reg_32bit_24.Reg_1bit_24.nmos.1 390 260
n w[25] Reg_32bit_24.Reg_1bit_24.net_3 Reg_32bit_24.Reg_1bit_24.net_1 24 100
| device Reg_32bit_24.Reg_1bit_24.nmos.2 390 260
n w[25] Reg_32bit_24.Reg_1bit_24.net_3 Reg_32bit_24.Reg_1bit_24.net_1 24 100
| device Reg_32bit_24.Reg_1bit_24.nmos.3 390 260
n w[25] Reg_32bit_24.Reg_1bit_24.net_3 Reg_32bit_24.Reg_1bit_24.net_1 24 100
| device Reg_32bit_24.Reg_1bit_24.nmos.4 390 260
n w[25] Reg_32bit_24.Reg_1bit_24.net_3 Reg_32bit_24.Reg_1bit_24.net_1 24 100
| begin Reg_32bit_24.Reg_1bit_24.inverter_1 550 380
| device Reg_32bit_24.Reg_1bit_24.inverter_1.nmos.1 550 360
n Reg_32bit_24.Reg_1bit_24.net_1 gnd Reg_32bit_24.Reg_1bit_24.net_2 24 100
| device Reg_32bit_24.Reg_1bit_24.inverter_1.nmos.2 550 360
n Reg_32bit_24.Reg_1bit_24.net_1 gnd Reg_32bit_24.Reg_1bit_24.net_2 24 100
| device Reg_32bit_24.Reg_1bit_24.inverter_1.nmos.3 550 360
n Reg_32bit_24.Reg_1bit_24.net_1 gnd Reg_32bit_24.Reg_1bit_24.net_2 24 100
| device Reg_32bit_24.Reg_1bit_24.inverter_1.nmos.4 550 360
n Reg_32bit_24.Reg_1bit_24.net_1 gnd Reg_32bit_24.Reg_1bit_24.net_2 24 100
| device Reg_32bit_24.Reg_1bit_24.inverter_1.pmos.1 550 200
p Reg_32bit_24.Reg_1bit_24.net_1 vdd Reg_32bit_24.Reg_1bit_24.net_2 24 200
| device Reg_32bit_24.Reg_1bit_24.inverter_1.pmos.2 550 200
p Reg_32bit_24.Reg_1bit_24.net_1 vdd Reg_32bit_24.Reg_1bit_24.net_2 24 200
| device Reg_32bit_24.Reg_1bit_24.inverter_1.pmos.3 550 200
p Reg_32bit_24.Reg_1bit_24.net_1 vdd Reg_32bit_24.Reg_1bit_24.net_2 24 200
| device Reg_32bit_24.Reg_1bit_24.inverter_1.pmos.4 550 200
p Reg_32bit_24.Reg_1bit_24.net_1 vdd Reg_32bit_24.Reg_1bit_24.net_2 24 200
| end Reg_32bit_24.Reg_1bit_24.inverter_1
| begin Reg_32bit_24.Reg_1bit_24.inverter_2 290 260
| device Reg_32bit_24.Reg_1bit_24.inverter_2.nmos.1 550 360
n data[24] gnd Reg_32bit_24.Reg_1bit_24.net_3 24 100
| device Reg_32bit_24.Reg_1bit_24.inverter_2.nmos.2 550 360
n data[24] gnd Reg_32bit_24.Reg_1bit_24.net_3 24 100
| device Reg_32bit_24.Reg_1bit_24.inverter_2.nmos.3 550 360
n data[24] gnd Reg_32bit_24.Reg_1bit_24.net_3 24 100
| device Reg_32bit_24.Reg_1bit_24.inverter_2.nmos.4 550 360
n data[24] gnd Reg_32bit_24.Reg_1bit_24.net_3 24 100
| device Reg_32bit_24.Reg_1bit_24.inverter_2.pmos.1 550 200
p data[24] vdd Reg_32bit_24.Reg_1bit_24.net_3 24 200
| device Reg_32bit_24.Reg_1bit_24.inverter_2.pmos.2 550 200
p data[24] vdd Reg_32bit_24.Reg_1bit_24.net_3 24 200
| device Reg_32bit_24.Reg_1bit_24.inverter_2.pmos.3 550 200
p data[24] vdd Reg_32bit_24.Reg_1bit_24.net_3 24 200
| device Reg_32bit_24.Reg_1bit_24.inverter_2.pmos.4 550 200
p data[24] vdd Reg_32bit_24.Reg_1bit_24.net_3 24 200
| end Reg_32bit_24.Reg_1bit_24.inverter_2
| device Reg_32bit_24.Reg_1bit_24.nmos_1 730 230
n inR1[25] Reg_32bit_24.Reg_1bit_24.net_2 out1[24] 24 100
| device Reg_32bit_24.Reg_1bit_24.nmos_2 730 360
n inR2[25] Reg_32bit_24.Reg_1bit_24.net_2 out2[24] 24 100
| end Reg_32bit_24.Reg_1bit_24
| begin Reg_32bit_24.Reg_1bit_25 510 3380
| begin Reg_32bit_24.Reg_1bit_25.inverter 560 210
| device Reg_32bit_24.Reg_1bit_25.inverter.nmos 550 360
n Reg_32bit_24.Reg_1bit_25.net_2 gnd Reg_32bit_24.Reg_1bit_25.net_1 24 100
| device Reg_32bit_24.Reg_1bit_25.inverter.pmos 550 200
p Reg_32bit_24.Reg_1bit_25.net_2 vdd Reg_32bit_24.Reg_1bit_25.net_1 24 200
| end Reg_32bit_24.Reg_1bit_25.inverter
| device Reg_32bit_24.Reg_1bit_25.nmos.1 390 260
n w[25] Reg_32bit_24.Reg_1bit_25.net_3 Reg_32bit_24.Reg_1bit_25.net_1 24 100
| device Reg_32bit_24.Reg_1bit_25.nmos.2 390 260
n w[25] Reg_32bit_24.Reg_1bit_25.net_3 Reg_32bit_24.Reg_1bit_25.net_1 24 100
| device Reg_32bit_24.Reg_1bit_25.nmos.3 390 260
n w[25] Reg_32bit_24.Reg_1bit_25.net_3 Reg_32bit_24.Reg_1bit_25.net_1 24 100
| device Reg_32bit_24.Reg_1bit_25.nmos.4 390 260
n w[25] Reg_32bit_24.Reg_1bit_25.net_3 Reg_32bit_24.Reg_1bit_25.net_1 24 100
| begin Reg_32bit_24.Reg_1bit_25.inverter_1 550 380
| device Reg_32bit_24.Reg_1bit_25.inverter_1.nmos.1 550 360
n Reg_32bit_24.Reg_1bit_25.net_1 gnd Reg_32bit_24.Reg_1bit_25.net_2 24 100
| device Reg_32bit_24.Reg_1bit_25.inverter_1.nmos.2 550 360
n Reg_32bit_24.Reg_1bit_25.net_1 gnd Reg_32bit_24.Reg_1bit_25.net_2 24 100
| device Reg_32bit_24.Reg_1bit_25.inverter_1.nmos.3 550 360
n Reg_32bit_24.Reg_1bit_25.net_1 gnd Reg_32bit_24.Reg_1bit_25.net_2 24 100
| device Reg_32bit_24.Reg_1bit_25.inverter_1.nmos.4 550 360
n Reg_32bit_24.Reg_1bit_25.net_1 gnd Reg_32bit_24.Reg_1bit_25.net_2 24 100
| device Reg_32bit_24.Reg_1bit_25.inverter_1.pmos.1 550 200
p Reg_32bit_24.Reg_1bit_25.net_1 vdd Reg_32bit_24.Reg_1bit_25.net_2 24 200
| device Reg_32bit_24.Reg_1bit_25.inverter_1.pmos.2 550 200
p Reg_32bit_24.Reg_1bit_25.net_1 vdd Reg_32bit_24.Reg_1bit_25.net_2 24 200
| device Reg_32bit_24.Reg_1bit_25.inverter_1.pmos.3 550 200
p Reg_32bit_24.Reg_1bit_25.net_1 vdd Reg_32bit_24.Reg_1bit_25.net_2 24 200
| device Reg_32bit_24.Reg_1bit_25.inverter_1.pmos.4 550 200
p Reg_32bit_24.Reg_1bit_25.net_1 vdd Reg_32bit_24.Reg_1bit_25.net_2 24 200
| end Reg_32bit_24.Reg_1bit_25.inverter_1
| begin Reg_32bit_24.Reg_1bit_25.inverter_2 290 260
| device Reg_32bit_24.Reg_1bit_25.inverter_2.nmos.1 550 360
n data[25] gnd Reg_32bit_24.Reg_1bit_25.net_3 24 100
| device Reg_32bit_24.Reg_1bit_25.inverter_2.nmos.2 550 360
n data[25] gnd Reg_32bit_24.Reg_1bit_25.net_3 24 100
| device Reg_32bit_24.Reg_1bit_25.inverter_2.nmos.3 550 360
n data[25] gnd Reg_32bit_24.Reg_1bit_25.net_3 24 100
| device Reg_32bit_24.Reg_1bit_25.inverter_2.nmos.4 550 360
n data[25] gnd Reg_32bit_24.Reg_1bit_25.net_3 24 100
| device Reg_32bit_24.Reg_1bit_25.inverter_2.pmos.1 550 200
p data[25] vdd Reg_32bit_24.Reg_1bit_25.net_3 24 200
| device Reg_32bit_24.Reg_1bit_25.inverter_2.pmos.2 550 200
p data[25] vdd Reg_32bit_24.Reg_1bit_25.net_3 24 200
| device Reg_32bit_24.Reg_1bit_25.inverter_2.pmos.3 550 200
p data[25] vdd Reg_32bit_24.Reg_1bit_25.net_3 24 200
| device Reg_32bit_24.Reg_1bit_25.inverter_2.pmos.4 550 200
p data[25] vdd Reg_32bit_24.Reg_1bit_25.net_3 24 200
| end Reg_32bit_24.Reg_1bit_25.inverter_2
| device Reg_32bit_24.Reg_1bit_25.nmos_1 730 230
n inR1[25] Reg_32bit_24.Reg_1bit_25.net_2 out1[25] 24 100
| device Reg_32bit_24.Reg_1bit_25.nmos_2 730 360
n inR2[25] Reg_32bit_24.Reg_1bit_25.net_2 out2[25] 24 100
| end Reg_32bit_24.Reg_1bit_25
| begin Reg_32bit_24.Reg_1bit_26 510 3510
| begin Reg_32bit_24.Reg_1bit_26.inverter 560 210
| device Reg_32bit_24.Reg_1bit_26.inverter.nmos 550 360
n Reg_32bit_24.Reg_1bit_26.net_2 gnd Reg_32bit_24.Reg_1bit_26.net_1 24 100
| device Reg_32bit_24.Reg_1bit_26.inverter.pmos 550 200
p Reg_32bit_24.Reg_1bit_26.net_2 vdd Reg_32bit_24.Reg_1bit_26.net_1 24 200
| end Reg_32bit_24.Reg_1bit_26.inverter
| device Reg_32bit_24.Reg_1bit_26.nmos.1 390 260
n w[25] Reg_32bit_24.Reg_1bit_26.net_3 Reg_32bit_24.Reg_1bit_26.net_1 24 100
| device Reg_32bit_24.Reg_1bit_26.nmos.2 390 260
n w[25] Reg_32bit_24.Reg_1bit_26.net_3 Reg_32bit_24.Reg_1bit_26.net_1 24 100
| device Reg_32bit_24.Reg_1bit_26.nmos.3 390 260
n w[25] Reg_32bit_24.Reg_1bit_26.net_3 Reg_32bit_24.Reg_1bit_26.net_1 24 100
| device Reg_32bit_24.Reg_1bit_26.nmos.4 390 260
n w[25] Reg_32bit_24.Reg_1bit_26.net_3 Reg_32bit_24.Reg_1bit_26.net_1 24 100
| begin Reg_32bit_24.Reg_1bit_26.inverter_1 550 380
| device Reg_32bit_24.Reg_1bit_26.inverter_1.nmos.1 550 360
n Reg_32bit_24.Reg_1bit_26.net_1 gnd Reg_32bit_24.Reg_1bit_26.net_2 24 100
| device Reg_32bit_24.Reg_1bit_26.inverter_1.nmos.2 550 360
n Reg_32bit_24.Reg_1bit_26.net_1 gnd Reg_32bit_24.Reg_1bit_26.net_2 24 100
| device Reg_32bit_24.Reg_1bit_26.inverter_1.nmos.3 550 360
n Reg_32bit_24.Reg_1bit_26.net_1 gnd Reg_32bit_24.Reg_1bit_26.net_2 24 100
| device Reg_32bit_24.Reg_1bit_26.inverter_1.nmos.4 550 360
n Reg_32bit_24.Reg_1bit_26.net_1 gnd Reg_32bit_24.Reg_1bit_26.net_2 24 100
| device Reg_32bit_24.Reg_1bit_26.inverter_1.pmos.1 550 200
p Reg_32bit_24.Reg_1bit_26.net_1 vdd Reg_32bit_24.Reg_1bit_26.net_2 24 200
| device Reg_32bit_24.Reg_1bit_26.inverter_1.pmos.2 550 200
p Reg_32bit_24.Reg_1bit_26.net_1 vdd Reg_32bit_24.Reg_1bit_26.net_2 24 200
| device Reg_32bit_24.Reg_1bit_26.inverter_1.pmos.3 550 200
p Reg_32bit_24.Reg_1bit_26.net_1 vdd Reg_32bit_24.Reg_1bit_26.net_2 24 200
| device Reg_32bit_24.Reg_1bit_26.inverter_1.pmos.4 550 200
p Reg_32bit_24.Reg_1bit_26.net_1 vdd Reg_32bit_24.Reg_1bit_26.net_2 24 200
| end Reg_32bit_24.Reg_1bit_26.inverter_1
| begin Reg_32bit_24.Reg_1bit_26.inverter_2 290 260
| device Reg_32bit_24.Reg_1bit_26.inverter_2.nmos.1 550 360
n data[26] gnd Reg_32bit_24.Reg_1bit_26.net_3 24 100
| device Reg_32bit_24.Reg_1bit_26.inverter_2.nmos.2 550 360
n data[26] gnd Reg_32bit_24.Reg_1bit_26.net_3 24 100
| device Reg_32bit_24.Reg_1bit_26.inverter_2.nmos.3 550 360
n data[26] gnd Reg_32bit_24.Reg_1bit_26.net_3 24 100
| device Reg_32bit_24.Reg_1bit_26.inverter_2.nmos.4 550 360
n data[26] gnd Reg_32bit_24.Reg_1bit_26.net_3 24 100
| device Reg_32bit_24.Reg_1bit_26.inverter_2.pmos.1 550 200
p data[26] vdd Reg_32bit_24.Reg_1bit_26.net_3 24 200
| device Reg_32bit_24.Reg_1bit_26.inverter_2.pmos.2 550 200
p data[26] vdd Reg_32bit_24.Reg_1bit_26.net_3 24 200
| device Reg_32bit_24.Reg_1bit_26.inverter_2.pmos.3 550 200
p data[26] vdd Reg_32bit_24.Reg_1bit_26.net_3 24 200
| device Reg_32bit_24.Reg_1bit_26.inverter_2.pmos.4 550 200
p data[26] vdd Reg_32bit_24.Reg_1bit_26.net_3 24 200
| end Reg_32bit_24.Reg_1bit_26.inverter_2
| device Reg_32bit_24.Reg_1bit_26.nmos_1 730 230
n inR1[25] Reg_32bit_24.Reg_1bit_26.net_2 out1[26] 24 100
| device Reg_32bit_24.Reg_1bit_26.nmos_2 730 360
n inR2[25] Reg_32bit_24.Reg_1bit_26.net_2 out2[26] 24 100
| end Reg_32bit_24.Reg_1bit_26
| begin Reg_32bit_24.Reg_1bit_27 510 3640
| begin Reg_32bit_24.Reg_1bit_27.inverter 560 210
| device Reg_32bit_24.Reg_1bit_27.inverter.nmos 550 360
n Reg_32bit_24.Reg_1bit_27.net_2 gnd Reg_32bit_24.Reg_1bit_27.net_1 24 100
| device Reg_32bit_24.Reg_1bit_27.inverter.pmos 550 200
p Reg_32bit_24.Reg_1bit_27.net_2 vdd Reg_32bit_24.Reg_1bit_27.net_1 24 200
| end Reg_32bit_24.Reg_1bit_27.inverter
| device Reg_32bit_24.Reg_1bit_27.nmos.1 390 260
n w[25] Reg_32bit_24.Reg_1bit_27.net_3 Reg_32bit_24.Reg_1bit_27.net_1 24 100
| device Reg_32bit_24.Reg_1bit_27.nmos.2 390 260
n w[25] Reg_32bit_24.Reg_1bit_27.net_3 Reg_32bit_24.Reg_1bit_27.net_1 24 100
| device Reg_32bit_24.Reg_1bit_27.nmos.3 390 260
n w[25] Reg_32bit_24.Reg_1bit_27.net_3 Reg_32bit_24.Reg_1bit_27.net_1 24 100
| device Reg_32bit_24.Reg_1bit_27.nmos.4 390 260
n w[25] Reg_32bit_24.Reg_1bit_27.net_3 Reg_32bit_24.Reg_1bit_27.net_1 24 100
| begin Reg_32bit_24.Reg_1bit_27.inverter_1 550 380
| device Reg_32bit_24.Reg_1bit_27.inverter_1.nmos.1 550 360
n Reg_32bit_24.Reg_1bit_27.net_1 gnd Reg_32bit_24.Reg_1bit_27.net_2 24 100
| device Reg_32bit_24.Reg_1bit_27.inverter_1.nmos.2 550 360
n Reg_32bit_24.Reg_1bit_27.net_1 gnd Reg_32bit_24.Reg_1bit_27.net_2 24 100
| device Reg_32bit_24.Reg_1bit_27.inverter_1.nmos.3 550 360
n Reg_32bit_24.Reg_1bit_27.net_1 gnd Reg_32bit_24.Reg_1bit_27.net_2 24 100
| device Reg_32bit_24.Reg_1bit_27.inverter_1.nmos.4 550 360
n Reg_32bit_24.Reg_1bit_27.net_1 gnd Reg_32bit_24.Reg_1bit_27.net_2 24 100
| device Reg_32bit_24.Reg_1bit_27.inverter_1.pmos.1 550 200
p Reg_32bit_24.Reg_1bit_27.net_1 vdd Reg_32bit_24.Reg_1bit_27.net_2 24 200
| device Reg_32bit_24.Reg_1bit_27.inverter_1.pmos.2 550 200
p Reg_32bit_24.Reg_1bit_27.net_1 vdd Reg_32bit_24.Reg_1bit_27.net_2 24 200
| device Reg_32bit_24.Reg_1bit_27.inverter_1.pmos.3 550 200
p Reg_32bit_24.Reg_1bit_27.net_1 vdd Reg_32bit_24.Reg_1bit_27.net_2 24 200
| device Reg_32bit_24.Reg_1bit_27.inverter_1.pmos.4 550 200
p Reg_32bit_24.Reg_1bit_27.net_1 vdd Reg_32bit_24.Reg_1bit_27.net_2 24 200
| end Reg_32bit_24.Reg_1bit_27.inverter_1
| begin Reg_32bit_24.Reg_1bit_27.inverter_2 290 260
| device Reg_32bit_24.Reg_1bit_27.inverter_2.nmos.1 550 360
n data[27] gnd Reg_32bit_24.Reg_1bit_27.net_3 24 100
| device Reg_32bit_24.Reg_1bit_27.inverter_2.nmos.2 550 360
n data[27] gnd Reg_32bit_24.Reg_1bit_27.net_3 24 100
| device Reg_32bit_24.Reg_1bit_27.inverter_2.nmos.3 550 360
n data[27] gnd Reg_32bit_24.Reg_1bit_27.net_3 24 100
| device Reg_32bit_24.Reg_1bit_27.inverter_2.nmos.4 550 360
n data[27] gnd Reg_32bit_24.Reg_1bit_27.net_3 24 100
| device Reg_32bit_24.Reg_1bit_27.inverter_2.pmos.1 550 200
p data[27] vdd Reg_32bit_24.Reg_1bit_27.net_3 24 200
| device Reg_32bit_24.Reg_1bit_27.inverter_2.pmos.2 550 200
p data[27] vdd Reg_32bit_24.Reg_1bit_27.net_3 24 200
| device Reg_32bit_24.Reg_1bit_27.inverter_2.pmos.3 550 200
p data[27] vdd Reg_32bit_24.Reg_1bit_27.net_3 24 200
| device Reg_32bit_24.Reg_1bit_27.inverter_2.pmos.4 550 200
p data[27] vdd Reg_32bit_24.Reg_1bit_27.net_3 24 200
| end Reg_32bit_24.Reg_1bit_27.inverter_2
| device Reg_32bit_24.Reg_1bit_27.nmos_1 730 230
n inR1[25] Reg_32bit_24.Reg_1bit_27.net_2 out1[27] 24 100
| device Reg_32bit_24.Reg_1bit_27.nmos_2 730 360
n inR2[25] Reg_32bit_24.Reg_1bit_27.net_2 out2[27] 24 100
| end Reg_32bit_24.Reg_1bit_27
| begin Reg_32bit_24.Reg_1bit_28 510 3770
| begin Reg_32bit_24.Reg_1bit_28.inverter 560 210
| device Reg_32bit_24.Reg_1bit_28.inverter.nmos 550 360
n Reg_32bit_24.Reg_1bit_28.net_2 gnd Reg_32bit_24.Reg_1bit_28.net_1 24 100
| device Reg_32bit_24.Reg_1bit_28.inverter.pmos 550 200
p Reg_32bit_24.Reg_1bit_28.net_2 vdd Reg_32bit_24.Reg_1bit_28.net_1 24 200
| end Reg_32bit_24.Reg_1bit_28.inverter
| device Reg_32bit_24.Reg_1bit_28.nmos.1 390 260
n w[25] Reg_32bit_24.Reg_1bit_28.net_3 Reg_32bit_24.Reg_1bit_28.net_1 24 100
| device Reg_32bit_24.Reg_1bit_28.nmos.2 390 260
n w[25] Reg_32bit_24.Reg_1bit_28.net_3 Reg_32bit_24.Reg_1bit_28.net_1 24 100
| device Reg_32bit_24.Reg_1bit_28.nmos.3 390 260
n w[25] Reg_32bit_24.Reg_1bit_28.net_3 Reg_32bit_24.Reg_1bit_28.net_1 24 100
| device Reg_32bit_24.Reg_1bit_28.nmos.4 390 260
n w[25] Reg_32bit_24.Reg_1bit_28.net_3 Reg_32bit_24.Reg_1bit_28.net_1 24 100
| begin Reg_32bit_24.Reg_1bit_28.inverter_1 550 380
| device Reg_32bit_24.Reg_1bit_28.inverter_1.nmos.1 550 360
n Reg_32bit_24.Reg_1bit_28.net_1 gnd Reg_32bit_24.Reg_1bit_28.net_2 24 100
| device Reg_32bit_24.Reg_1bit_28.inverter_1.nmos.2 550 360
n Reg_32bit_24.Reg_1bit_28.net_1 gnd Reg_32bit_24.Reg_1bit_28.net_2 24 100
| device Reg_32bit_24.Reg_1bit_28.inverter_1.nmos.3 550 360
n Reg_32bit_24.Reg_1bit_28.net_1 gnd Reg_32bit_24.Reg_1bit_28.net_2 24 100
| device Reg_32bit_24.Reg_1bit_28.inverter_1.nmos.4 550 360
n Reg_32bit_24.Reg_1bit_28.net_1 gnd Reg_32bit_24.Reg_1bit_28.net_2 24 100
| device Reg_32bit_24.Reg_1bit_28.inverter_1.pmos.1 550 200
p Reg_32bit_24.Reg_1bit_28.net_1 vdd Reg_32bit_24.Reg_1bit_28.net_2 24 200
| device Reg_32bit_24.Reg_1bit_28.inverter_1.pmos.2 550 200
p Reg_32bit_24.Reg_1bit_28.net_1 vdd Reg_32bit_24.Reg_1bit_28.net_2 24 200
| device Reg_32bit_24.Reg_1bit_28.inverter_1.pmos.3 550 200
p Reg_32bit_24.Reg_1bit_28.net_1 vdd Reg_32bit_24.Reg_1bit_28.net_2 24 200
| device Reg_32bit_24.Reg_1bit_28.inverter_1.pmos.4 550 200
p Reg_32bit_24.Reg_1bit_28.net_1 vdd Reg_32bit_24.Reg_1bit_28.net_2 24 200
| end Reg_32bit_24.Reg_1bit_28.inverter_1
| begin Reg_32bit_24.Reg_1bit_28.inverter_2 290 260
| device Reg_32bit_24.Reg_1bit_28.inverter_2.nmos.1 550 360
n data[28] gnd Reg_32bit_24.Reg_1bit_28.net_3 24 100
| device Reg_32bit_24.Reg_1bit_28.inverter_2.nmos.2 550 360
n data[28] gnd Reg_32bit_24.Reg_1bit_28.net_3 24 100
| device Reg_32bit_24.Reg_1bit_28.inverter_2.nmos.3 550 360
n data[28] gnd Reg_32bit_24.Reg_1bit_28.net_3 24 100
| device Reg_32bit_24.Reg_1bit_28.inverter_2.nmos.4 550 360
n data[28] gnd Reg_32bit_24.Reg_1bit_28.net_3 24 100
| device Reg_32bit_24.Reg_1bit_28.inverter_2.pmos.1 550 200
p data[28] vdd Reg_32bit_24.Reg_1bit_28.net_3 24 200
| device Reg_32bit_24.Reg_1bit_28.inverter_2.pmos.2 550 200
p data[28] vdd Reg_32bit_24.Reg_1bit_28.net_3 24 200
| device Reg_32bit_24.Reg_1bit_28.inverter_2.pmos.3 550 200
p data[28] vdd Reg_32bit_24.Reg_1bit_28.net_3 24 200
| device Reg_32bit_24.Reg_1bit_28.inverter_2.pmos.4 550 200
p data[28] vdd Reg_32bit_24.Reg_1bit_28.net_3 24 200
| end Reg_32bit_24.Reg_1bit_28.inverter_2
| device Reg_32bit_24.Reg_1bit_28.nmos_1 730 230
n inR1[25] Reg_32bit_24.Reg_1bit_28.net_2 out1[28] 24 100
| device Reg_32bit_24.Reg_1bit_28.nmos_2 730 360
n inR2[25] Reg_32bit_24.Reg_1bit_28.net_2 out2[28] 24 100
| end Reg_32bit_24.Reg_1bit_28
| begin Reg_32bit_24.Reg_1bit_29 510 3900
| begin Reg_32bit_24.Reg_1bit_29.inverter 560 210
| device Reg_32bit_24.Reg_1bit_29.inverter.nmos 550 360
n Reg_32bit_24.Reg_1bit_29.net_2 gnd Reg_32bit_24.Reg_1bit_29.net_1 24 100
| device Reg_32bit_24.Reg_1bit_29.inverter.pmos 550 200
p Reg_32bit_24.Reg_1bit_29.net_2 vdd Reg_32bit_24.Reg_1bit_29.net_1 24 200
| end Reg_32bit_24.Reg_1bit_29.inverter
| device Reg_32bit_24.Reg_1bit_29.nmos.1 390 260
n w[25] Reg_32bit_24.Reg_1bit_29.net_3 Reg_32bit_24.Reg_1bit_29.net_1 24 100
| device Reg_32bit_24.Reg_1bit_29.nmos.2 390 260
n w[25] Reg_32bit_24.Reg_1bit_29.net_3 Reg_32bit_24.Reg_1bit_29.net_1 24 100
| device Reg_32bit_24.Reg_1bit_29.nmos.3 390 260
n w[25] Reg_32bit_24.Reg_1bit_29.net_3 Reg_32bit_24.Reg_1bit_29.net_1 24 100
| device Reg_32bit_24.Reg_1bit_29.nmos.4 390 260
n w[25] Reg_32bit_24.Reg_1bit_29.net_3 Reg_32bit_24.Reg_1bit_29.net_1 24 100
| begin Reg_32bit_24.Reg_1bit_29.inverter_1 550 380
| device Reg_32bit_24.Reg_1bit_29.inverter_1.nmos.1 550 360
n Reg_32bit_24.Reg_1bit_29.net_1 gnd Reg_32bit_24.Reg_1bit_29.net_2 24 100
| device Reg_32bit_24.Reg_1bit_29.inverter_1.nmos.2 550 360
n Reg_32bit_24.Reg_1bit_29.net_1 gnd Reg_32bit_24.Reg_1bit_29.net_2 24 100
| device Reg_32bit_24.Reg_1bit_29.inverter_1.nmos.3 550 360
n Reg_32bit_24.Reg_1bit_29.net_1 gnd Reg_32bit_24.Reg_1bit_29.net_2 24 100
| device Reg_32bit_24.Reg_1bit_29.inverter_1.nmos.4 550 360
n Reg_32bit_24.Reg_1bit_29.net_1 gnd Reg_32bit_24.Reg_1bit_29.net_2 24 100
| device Reg_32bit_24.Reg_1bit_29.inverter_1.pmos.1 550 200
p Reg_32bit_24.Reg_1bit_29.net_1 vdd Reg_32bit_24.Reg_1bit_29.net_2 24 200
| device Reg_32bit_24.Reg_1bit_29.inverter_1.pmos.2 550 200
p Reg_32bit_24.Reg_1bit_29.net_1 vdd Reg_32bit_24.Reg_1bit_29.net_2 24 200
| device Reg_32bit_24.Reg_1bit_29.inverter_1.pmos.3 550 200
p Reg_32bit_24.Reg_1bit_29.net_1 vdd Reg_32bit_24.Reg_1bit_29.net_2 24 200
| device Reg_32bit_24.Reg_1bit_29.inverter_1.pmos.4 550 200
p Reg_32bit_24.Reg_1bit_29.net_1 vdd Reg_32bit_24.Reg_1bit_29.net_2 24 200
| end Reg_32bit_24.Reg_1bit_29.inverter_1
| begin Reg_32bit_24.Reg_1bit_29.inverter_2 290 260
| device Reg_32bit_24.Reg_1bit_29.inverter_2.nmos.1 550 360
n data[29] gnd Reg_32bit_24.Reg_1bit_29.net_3 24 100
| device Reg_32bit_24.Reg_1bit_29.inverter_2.nmos.2 550 360
n data[29] gnd Reg_32bit_24.Reg_1bit_29.net_3 24 100
| device Reg_32bit_24.Reg_1bit_29.inverter_2.nmos.3 550 360
n data[29] gnd Reg_32bit_24.Reg_1bit_29.net_3 24 100
| device Reg_32bit_24.Reg_1bit_29.inverter_2.nmos.4 550 360
n data[29] gnd Reg_32bit_24.Reg_1bit_29.net_3 24 100
| device Reg_32bit_24.Reg_1bit_29.inverter_2.pmos.1 550 200
p data[29] vdd Reg_32bit_24.Reg_1bit_29.net_3 24 200
| device Reg_32bit_24.Reg_1bit_29.inverter_2.pmos.2 550 200
p data[29] vdd Reg_32bit_24.Reg_1bit_29.net_3 24 200
| device Reg_32bit_24.Reg_1bit_29.inverter_2.pmos.3 550 200
p data[29] vdd Reg_32bit_24.Reg_1bit_29.net_3 24 200
| device Reg_32bit_24.Reg_1bit_29.inverter_2.pmos.4 550 200
p data[29] vdd Reg_32bit_24.Reg_1bit_29.net_3 24 200
| end Reg_32bit_24.Reg_1bit_29.inverter_2
| device Reg_32bit_24.Reg_1bit_29.nmos_1 730 230
n inR1[25] Reg_32bit_24.Reg_1bit_29.net_2 out1[29] 24 100
| device Reg_32bit_24.Reg_1bit_29.nmos_2 730 360
n inR2[25] Reg_32bit_24.Reg_1bit_29.net_2 out2[29] 24 100
| end Reg_32bit_24.Reg_1bit_29
| begin Reg_32bit_24.Reg_1bit_30 510 4030
| begin Reg_32bit_24.Reg_1bit_30.inverter 560 210
| device Reg_32bit_24.Reg_1bit_30.inverter.nmos 550 360
n Reg_32bit_24.Reg_1bit_30.net_2 gnd Reg_32bit_24.Reg_1bit_30.net_1 24 100
| device Reg_32bit_24.Reg_1bit_30.inverter.pmos 550 200
p Reg_32bit_24.Reg_1bit_30.net_2 vdd Reg_32bit_24.Reg_1bit_30.net_1 24 200
| end Reg_32bit_24.Reg_1bit_30.inverter
| device Reg_32bit_24.Reg_1bit_30.nmos.1 390 260
n w[25] Reg_32bit_24.Reg_1bit_30.net_3 Reg_32bit_24.Reg_1bit_30.net_1 24 100
| device Reg_32bit_24.Reg_1bit_30.nmos.2 390 260
n w[25] Reg_32bit_24.Reg_1bit_30.net_3 Reg_32bit_24.Reg_1bit_30.net_1 24 100
| device Reg_32bit_24.Reg_1bit_30.nmos.3 390 260
n w[25] Reg_32bit_24.Reg_1bit_30.net_3 Reg_32bit_24.Reg_1bit_30.net_1 24 100
| device Reg_32bit_24.Reg_1bit_30.nmos.4 390 260
n w[25] Reg_32bit_24.Reg_1bit_30.net_3 Reg_32bit_24.Reg_1bit_30.net_1 24 100
| begin Reg_32bit_24.Reg_1bit_30.inverter_1 550 380
| device Reg_32bit_24.Reg_1bit_30.inverter_1.nmos.1 550 360
n Reg_32bit_24.Reg_1bit_30.net_1 gnd Reg_32bit_24.Reg_1bit_30.net_2 24 100
| device Reg_32bit_24.Reg_1bit_30.inverter_1.nmos.2 550 360
n Reg_32bit_24.Reg_1bit_30.net_1 gnd Reg_32bit_24.Reg_1bit_30.net_2 24 100
| device Reg_32bit_24.Reg_1bit_30.inverter_1.nmos.3 550 360
n Reg_32bit_24.Reg_1bit_30.net_1 gnd Reg_32bit_24.Reg_1bit_30.net_2 24 100
| device Reg_32bit_24.Reg_1bit_30.inverter_1.nmos.4 550 360
n Reg_32bit_24.Reg_1bit_30.net_1 gnd Reg_32bit_24.Reg_1bit_30.net_2 24 100
| device Reg_32bit_24.Reg_1bit_30.inverter_1.pmos.1 550 200
p Reg_32bit_24.Reg_1bit_30.net_1 vdd Reg_32bit_24.Reg_1bit_30.net_2 24 200
| device Reg_32bit_24.Reg_1bit_30.inverter_1.pmos.2 550 200
p Reg_32bit_24.Reg_1bit_30.net_1 vdd Reg_32bit_24.Reg_1bit_30.net_2 24 200
| device Reg_32bit_24.Reg_1bit_30.inverter_1.pmos.3 550 200
p Reg_32bit_24.Reg_1bit_30.net_1 vdd Reg_32bit_24.Reg_1bit_30.net_2 24 200
| device Reg_32bit_24.Reg_1bit_30.inverter_1.pmos.4 550 200
p Reg_32bit_24.Reg_1bit_30.net_1 vdd Reg_32bit_24.Reg_1bit_30.net_2 24 200
| end Reg_32bit_24.Reg_1bit_30.inverter_1
| begin Reg_32bit_24.Reg_1bit_30.inverter_2 290 260
| device Reg_32bit_24.Reg_1bit_30.inverter_2.nmos.1 550 360
n data[30] gnd Reg_32bit_24.Reg_1bit_30.net_3 24 100
| device Reg_32bit_24.Reg_1bit_30.inverter_2.nmos.2 550 360
n data[30] gnd Reg_32bit_24.Reg_1bit_30.net_3 24 100
| device Reg_32bit_24.Reg_1bit_30.inverter_2.nmos.3 550 360
n data[30] gnd Reg_32bit_24.Reg_1bit_30.net_3 24 100
| device Reg_32bit_24.Reg_1bit_30.inverter_2.nmos.4 550 360
n data[30] gnd Reg_32bit_24.Reg_1bit_30.net_3 24 100
| device Reg_32bit_24.Reg_1bit_30.inverter_2.pmos.1 550 200
p data[30] vdd Reg_32bit_24.Reg_1bit_30.net_3 24 200
| device Reg_32bit_24.Reg_1bit_30.inverter_2.pmos.2 550 200
p data[30] vdd Reg_32bit_24.Reg_1bit_30.net_3 24 200
| device Reg_32bit_24.Reg_1bit_30.inverter_2.pmos.3 550 200
p data[30] vdd Reg_32bit_24.Reg_1bit_30.net_3 24 200
| device Reg_32bit_24.Reg_1bit_30.inverter_2.pmos.4 550 200
p data[30] vdd Reg_32bit_24.Reg_1bit_30.net_3 24 200
| end Reg_32bit_24.Reg_1bit_30.inverter_2
| device Reg_32bit_24.Reg_1bit_30.nmos_1 730 230
n inR1[25] Reg_32bit_24.Reg_1bit_30.net_2 out1[30] 24 100
| device Reg_32bit_24.Reg_1bit_30.nmos_2 730 360
n inR2[25] Reg_32bit_24.Reg_1bit_30.net_2 out2[30] 24 100
| end Reg_32bit_24.Reg_1bit_30
| begin Reg_32bit_24.Reg_1bit_31 510 4160
| begin Reg_32bit_24.Reg_1bit_31.inverter 560 210
| device Reg_32bit_24.Reg_1bit_31.inverter.nmos 550 360
n Reg_32bit_24.Reg_1bit_31.net_2 gnd Reg_32bit_24.Reg_1bit_31.net_1 24 100
| device Reg_32bit_24.Reg_1bit_31.inverter.pmos 550 200
p Reg_32bit_24.Reg_1bit_31.net_2 vdd Reg_32bit_24.Reg_1bit_31.net_1 24 200
| end Reg_32bit_24.Reg_1bit_31.inverter
| device Reg_32bit_24.Reg_1bit_31.nmos.1 390 260
n w[25] Reg_32bit_24.Reg_1bit_31.net_3 Reg_32bit_24.Reg_1bit_31.net_1 24 100
| device Reg_32bit_24.Reg_1bit_31.nmos.2 390 260
n w[25] Reg_32bit_24.Reg_1bit_31.net_3 Reg_32bit_24.Reg_1bit_31.net_1 24 100
| device Reg_32bit_24.Reg_1bit_31.nmos.3 390 260
n w[25] Reg_32bit_24.Reg_1bit_31.net_3 Reg_32bit_24.Reg_1bit_31.net_1 24 100
| device Reg_32bit_24.Reg_1bit_31.nmos.4 390 260
n w[25] Reg_32bit_24.Reg_1bit_31.net_3 Reg_32bit_24.Reg_1bit_31.net_1 24 100
| begin Reg_32bit_24.Reg_1bit_31.inverter_1 550 380
| device Reg_32bit_24.Reg_1bit_31.inverter_1.nmos.1 550 360
n Reg_32bit_24.Reg_1bit_31.net_1 gnd Reg_32bit_24.Reg_1bit_31.net_2 24 100
| device Reg_32bit_24.Reg_1bit_31.inverter_1.nmos.2 550 360
n Reg_32bit_24.Reg_1bit_31.net_1 gnd Reg_32bit_24.Reg_1bit_31.net_2 24 100
| device Reg_32bit_24.Reg_1bit_31.inverter_1.nmos.3 550 360
n Reg_32bit_24.Reg_1bit_31.net_1 gnd Reg_32bit_24.Reg_1bit_31.net_2 24 100
| device Reg_32bit_24.Reg_1bit_31.inverter_1.nmos.4 550 360
n Reg_32bit_24.Reg_1bit_31.net_1 gnd Reg_32bit_24.Reg_1bit_31.net_2 24 100
| device Reg_32bit_24.Reg_1bit_31.inverter_1.pmos.1 550 200
p Reg_32bit_24.Reg_1bit_31.net_1 vdd Reg_32bit_24.Reg_1bit_31.net_2 24 200
| device Reg_32bit_24.Reg_1bit_31.inverter_1.pmos.2 550 200
p Reg_32bit_24.Reg_1bit_31.net_1 vdd Reg_32bit_24.Reg_1bit_31.net_2 24 200
| device Reg_32bit_24.Reg_1bit_31.inverter_1.pmos.3 550 200
p Reg_32bit_24.Reg_1bit_31.net_1 vdd Reg_32bit_24.Reg_1bit_31.net_2 24 200
| device Reg_32bit_24.Reg_1bit_31.inverter_1.pmos.4 550 200
p Reg_32bit_24.Reg_1bit_31.net_1 vdd Reg_32bit_24.Reg_1bit_31.net_2 24 200
| end Reg_32bit_24.Reg_1bit_31.inverter_1
| begin Reg_32bit_24.Reg_1bit_31.inverter_2 290 260
| device Reg_32bit_24.Reg_1bit_31.inverter_2.nmos.1 550 360
n data[31] gnd Reg_32bit_24.Reg_1bit_31.net_3 24 100
| device Reg_32bit_24.Reg_1bit_31.inverter_2.nmos.2 550 360
n data[31] gnd Reg_32bit_24.Reg_1bit_31.net_3 24 100
| device Reg_32bit_24.Reg_1bit_31.inverter_2.nmos.3 550 360
n data[31] gnd Reg_32bit_24.Reg_1bit_31.net_3 24 100
| device Reg_32bit_24.Reg_1bit_31.inverter_2.nmos.4 550 360
n data[31] gnd Reg_32bit_24.Reg_1bit_31.net_3 24 100
| device Reg_32bit_24.Reg_1bit_31.inverter_2.pmos.1 550 200
p data[31] vdd Reg_32bit_24.Reg_1bit_31.net_3 24 200
| device Reg_32bit_24.Reg_1bit_31.inverter_2.pmos.2 550 200
p data[31] vdd Reg_32bit_24.Reg_1bit_31.net_3 24 200
| device Reg_32bit_24.Reg_1bit_31.inverter_2.pmos.3 550 200
p data[31] vdd Reg_32bit_24.Reg_1bit_31.net_3 24 200
| device Reg_32bit_24.Reg_1bit_31.inverter_2.pmos.4 550 200
p data[31] vdd Reg_32bit_24.Reg_1bit_31.net_3 24 200
| end Reg_32bit_24.Reg_1bit_31.inverter_2
| device Reg_32bit_24.Reg_1bit_31.nmos_1 730 230
n inR1[25] Reg_32bit_24.Reg_1bit_31.net_2 out1[31] 24 100
| device Reg_32bit_24.Reg_1bit_31.nmos_2 730 360
n inR2[25] Reg_32bit_24.Reg_1bit_31.net_2 out2[31] 24 100
| end Reg_32bit_24.Reg_1bit_31
| end Reg_32bit_24
| begin Reg_32bit_25 940 3070
| begin Reg_32bit_25.Reg_1bit 510 100
| begin Reg_32bit_25.Reg_1bit.inverter 560 210
| device Reg_32bit_25.Reg_1bit.inverter.nmos 550 360
n Reg_32bit_25.Reg_1bit.net_2 gnd Reg_32bit_25.Reg_1bit.net_1 24 100
| device Reg_32bit_25.Reg_1bit.inverter.pmos 550 200
p Reg_32bit_25.Reg_1bit.net_2 vdd Reg_32bit_25.Reg_1bit.net_1 24 200
| end Reg_32bit_25.Reg_1bit.inverter
| device Reg_32bit_25.Reg_1bit.nmos.1 390 260
n w[26] Reg_32bit_25.Reg_1bit.net_3 Reg_32bit_25.Reg_1bit.net_1 24 100
| device Reg_32bit_25.Reg_1bit.nmos.2 390 260
n w[26] Reg_32bit_25.Reg_1bit.net_3 Reg_32bit_25.Reg_1bit.net_1 24 100
| device Reg_32bit_25.Reg_1bit.nmos.3 390 260
n w[26] Reg_32bit_25.Reg_1bit.net_3 Reg_32bit_25.Reg_1bit.net_1 24 100
| device Reg_32bit_25.Reg_1bit.nmos.4 390 260
n w[26] Reg_32bit_25.Reg_1bit.net_3 Reg_32bit_25.Reg_1bit.net_1 24 100
| begin Reg_32bit_25.Reg_1bit.inverter_1 550 380
| device Reg_32bit_25.Reg_1bit.inverter_1.nmos.1 550 360
n Reg_32bit_25.Reg_1bit.net_1 gnd Reg_32bit_25.Reg_1bit.net_2 24 100
| device Reg_32bit_25.Reg_1bit.inverter_1.nmos.2 550 360
n Reg_32bit_25.Reg_1bit.net_1 gnd Reg_32bit_25.Reg_1bit.net_2 24 100
| device Reg_32bit_25.Reg_1bit.inverter_1.nmos.3 550 360
n Reg_32bit_25.Reg_1bit.net_1 gnd Reg_32bit_25.Reg_1bit.net_2 24 100
| device Reg_32bit_25.Reg_1bit.inverter_1.nmos.4 550 360
n Reg_32bit_25.Reg_1bit.net_1 gnd Reg_32bit_25.Reg_1bit.net_2 24 100
| device Reg_32bit_25.Reg_1bit.inverter_1.pmos.1 550 200
p Reg_32bit_25.Reg_1bit.net_1 vdd Reg_32bit_25.Reg_1bit.net_2 24 200
| device Reg_32bit_25.Reg_1bit.inverter_1.pmos.2 550 200
p Reg_32bit_25.Reg_1bit.net_1 vdd Reg_32bit_25.Reg_1bit.net_2 24 200
| device Reg_32bit_25.Reg_1bit.inverter_1.pmos.3 550 200
p Reg_32bit_25.Reg_1bit.net_1 vdd Reg_32bit_25.Reg_1bit.net_2 24 200
| device Reg_32bit_25.Reg_1bit.inverter_1.pmos.4 550 200
p Reg_32bit_25.Reg_1bit.net_1 vdd Reg_32bit_25.Reg_1bit.net_2 24 200
| end Reg_32bit_25.Reg_1bit.inverter_1
| begin Reg_32bit_25.Reg_1bit.inverter_2 290 260
| device Reg_32bit_25.Reg_1bit.inverter_2.nmos.1 550 360
n data[0] gnd Reg_32bit_25.Reg_1bit.net_3 24 100
| device Reg_32bit_25.Reg_1bit.inverter_2.nmos.2 550 360
n data[0] gnd Reg_32bit_25.Reg_1bit.net_3 24 100
| device Reg_32bit_25.Reg_1bit.inverter_2.nmos.3 550 360
n data[0] gnd Reg_32bit_25.Reg_1bit.net_3 24 100
| device Reg_32bit_25.Reg_1bit.inverter_2.nmos.4 550 360
n data[0] gnd Reg_32bit_25.Reg_1bit.net_3 24 100
| device Reg_32bit_25.Reg_1bit.inverter_2.pmos.1 550 200
p data[0] vdd Reg_32bit_25.Reg_1bit.net_3 24 200
| device Reg_32bit_25.Reg_1bit.inverter_2.pmos.2 550 200
p data[0] vdd Reg_32bit_25.Reg_1bit.net_3 24 200
| device Reg_32bit_25.Reg_1bit.inverter_2.pmos.3 550 200
p data[0] vdd Reg_32bit_25.Reg_1bit.net_3 24 200
| device Reg_32bit_25.Reg_1bit.inverter_2.pmos.4 550 200
p data[0] vdd Reg_32bit_25.Reg_1bit.net_3 24 200
| end Reg_32bit_25.Reg_1bit.inverter_2
| device Reg_32bit_25.Reg_1bit.nmos_1 730 230
n inR1[26] Reg_32bit_25.Reg_1bit.net_2 out1[0] 24 100
| device Reg_32bit_25.Reg_1bit.nmos_2 730 360
n inR2[26] Reg_32bit_25.Reg_1bit.net_2 out2[0] 24 100
| end Reg_32bit_25.Reg_1bit
| begin Reg_32bit_25.Reg_1bit_1 510 230
| begin Reg_32bit_25.Reg_1bit_1.inverter 560 210
| device Reg_32bit_25.Reg_1bit_1.inverter.nmos 550 360
n Reg_32bit_25.Reg_1bit_1.net_2 gnd Reg_32bit_25.Reg_1bit_1.net_1 24 100
| device Reg_32bit_25.Reg_1bit_1.inverter.pmos 550 200
p Reg_32bit_25.Reg_1bit_1.net_2 vdd Reg_32bit_25.Reg_1bit_1.net_1 24 200
| end Reg_32bit_25.Reg_1bit_1.inverter
| device Reg_32bit_25.Reg_1bit_1.nmos.1 390 260
n w[26] Reg_32bit_25.Reg_1bit_1.net_3 Reg_32bit_25.Reg_1bit_1.net_1 24 100
| device Reg_32bit_25.Reg_1bit_1.nmos.2 390 260
n w[26] Reg_32bit_25.Reg_1bit_1.net_3 Reg_32bit_25.Reg_1bit_1.net_1 24 100
| device Reg_32bit_25.Reg_1bit_1.nmos.3 390 260
n w[26] Reg_32bit_25.Reg_1bit_1.net_3 Reg_32bit_25.Reg_1bit_1.net_1 24 100
| device Reg_32bit_25.Reg_1bit_1.nmos.4 390 260
n w[26] Reg_32bit_25.Reg_1bit_1.net_3 Reg_32bit_25.Reg_1bit_1.net_1 24 100
| begin Reg_32bit_25.Reg_1bit_1.inverter_1 550 380
| device Reg_32bit_25.Reg_1bit_1.inverter_1.nmos.1 550 360
n Reg_32bit_25.Reg_1bit_1.net_1 gnd Reg_32bit_25.Reg_1bit_1.net_2 24 100
| device Reg_32bit_25.Reg_1bit_1.inverter_1.nmos.2 550 360
n Reg_32bit_25.Reg_1bit_1.net_1 gnd Reg_32bit_25.Reg_1bit_1.net_2 24 100
| device Reg_32bit_25.Reg_1bit_1.inverter_1.nmos.3 550 360
n Reg_32bit_25.Reg_1bit_1.net_1 gnd Reg_32bit_25.Reg_1bit_1.net_2 24 100
| device Reg_32bit_25.Reg_1bit_1.inverter_1.nmos.4 550 360
n Reg_32bit_25.Reg_1bit_1.net_1 gnd Reg_32bit_25.Reg_1bit_1.net_2 24 100
| device Reg_32bit_25.Reg_1bit_1.inverter_1.pmos.1 550 200
p Reg_32bit_25.Reg_1bit_1.net_1 vdd Reg_32bit_25.Reg_1bit_1.net_2 24 200
| device Reg_32bit_25.Reg_1bit_1.inverter_1.pmos.2 550 200
p Reg_32bit_25.Reg_1bit_1.net_1 vdd Reg_32bit_25.Reg_1bit_1.net_2 24 200
| device Reg_32bit_25.Reg_1bit_1.inverter_1.pmos.3 550 200
p Reg_32bit_25.Reg_1bit_1.net_1 vdd Reg_32bit_25.Reg_1bit_1.net_2 24 200
| device Reg_32bit_25.Reg_1bit_1.inverter_1.pmos.4 550 200
p Reg_32bit_25.Reg_1bit_1.net_1 vdd Reg_32bit_25.Reg_1bit_1.net_2 24 200
| end Reg_32bit_25.Reg_1bit_1.inverter_1
| begin Reg_32bit_25.Reg_1bit_1.inverter_2 290 260
| device Reg_32bit_25.Reg_1bit_1.inverter_2.nmos.1 550 360
n data[1] gnd Reg_32bit_25.Reg_1bit_1.net_3 24 100
| device Reg_32bit_25.Reg_1bit_1.inverter_2.nmos.2 550 360
n data[1] gnd Reg_32bit_25.Reg_1bit_1.net_3 24 100
| device Reg_32bit_25.Reg_1bit_1.inverter_2.nmos.3 550 360
n data[1] gnd Reg_32bit_25.Reg_1bit_1.net_3 24 100
| device Reg_32bit_25.Reg_1bit_1.inverter_2.nmos.4 550 360
n data[1] gnd Reg_32bit_25.Reg_1bit_1.net_3 24 100
| device Reg_32bit_25.Reg_1bit_1.inverter_2.pmos.1 550 200
p data[1] vdd Reg_32bit_25.Reg_1bit_1.net_3 24 200
| device Reg_32bit_25.Reg_1bit_1.inverter_2.pmos.2 550 200
p data[1] vdd Reg_32bit_25.Reg_1bit_1.net_3 24 200
| device Reg_32bit_25.Reg_1bit_1.inverter_2.pmos.3 550 200
p data[1] vdd Reg_32bit_25.Reg_1bit_1.net_3 24 200
| device Reg_32bit_25.Reg_1bit_1.inverter_2.pmos.4 550 200
p data[1] vdd Reg_32bit_25.Reg_1bit_1.net_3 24 200
| end Reg_32bit_25.Reg_1bit_1.inverter_2
| device Reg_32bit_25.Reg_1bit_1.nmos_1 730 230
n inR1[26] Reg_32bit_25.Reg_1bit_1.net_2 out1[1] 24 100
| device Reg_32bit_25.Reg_1bit_1.nmos_2 730 360
n inR2[26] Reg_32bit_25.Reg_1bit_1.net_2 out2[1] 24 100
| end Reg_32bit_25.Reg_1bit_1
| begin Reg_32bit_25.Reg_1bit_2 510 360
| begin Reg_32bit_25.Reg_1bit_2.inverter 560 210
| device Reg_32bit_25.Reg_1bit_2.inverter.nmos 550 360
n Reg_32bit_25.Reg_1bit_2.net_2 gnd Reg_32bit_25.Reg_1bit_2.net_1 24 100
| device Reg_32bit_25.Reg_1bit_2.inverter.pmos 550 200
p Reg_32bit_25.Reg_1bit_2.net_2 vdd Reg_32bit_25.Reg_1bit_2.net_1 24 200
| end Reg_32bit_25.Reg_1bit_2.inverter
| device Reg_32bit_25.Reg_1bit_2.nmos.1 390 260
n w[26] Reg_32bit_25.Reg_1bit_2.net_3 Reg_32bit_25.Reg_1bit_2.net_1 24 100
| device Reg_32bit_25.Reg_1bit_2.nmos.2 390 260
n w[26] Reg_32bit_25.Reg_1bit_2.net_3 Reg_32bit_25.Reg_1bit_2.net_1 24 100
| device Reg_32bit_25.Reg_1bit_2.nmos.3 390 260
n w[26] Reg_32bit_25.Reg_1bit_2.net_3 Reg_32bit_25.Reg_1bit_2.net_1 24 100
| device Reg_32bit_25.Reg_1bit_2.nmos.4 390 260
n w[26] Reg_32bit_25.Reg_1bit_2.net_3 Reg_32bit_25.Reg_1bit_2.net_1 24 100
| begin Reg_32bit_25.Reg_1bit_2.inverter_1 550 380
| device Reg_32bit_25.Reg_1bit_2.inverter_1.nmos.1 550 360
n Reg_32bit_25.Reg_1bit_2.net_1 gnd Reg_32bit_25.Reg_1bit_2.net_2 24 100
| device Reg_32bit_25.Reg_1bit_2.inverter_1.nmos.2 550 360
n Reg_32bit_25.Reg_1bit_2.net_1 gnd Reg_32bit_25.Reg_1bit_2.net_2 24 100
| device Reg_32bit_25.Reg_1bit_2.inverter_1.nmos.3 550 360
n Reg_32bit_25.Reg_1bit_2.net_1 gnd Reg_32bit_25.Reg_1bit_2.net_2 24 100
| device Reg_32bit_25.Reg_1bit_2.inverter_1.nmos.4 550 360
n Reg_32bit_25.Reg_1bit_2.net_1 gnd Reg_32bit_25.Reg_1bit_2.net_2 24 100
| device Reg_32bit_25.Reg_1bit_2.inverter_1.pmos.1 550 200
p Reg_32bit_25.Reg_1bit_2.net_1 vdd Reg_32bit_25.Reg_1bit_2.net_2 24 200
| device Reg_32bit_25.Reg_1bit_2.inverter_1.pmos.2 550 200
p Reg_32bit_25.Reg_1bit_2.net_1 vdd Reg_32bit_25.Reg_1bit_2.net_2 24 200
| device Reg_32bit_25.Reg_1bit_2.inverter_1.pmos.3 550 200
p Reg_32bit_25.Reg_1bit_2.net_1 vdd Reg_32bit_25.Reg_1bit_2.net_2 24 200
| device Reg_32bit_25.Reg_1bit_2.inverter_1.pmos.4 550 200
p Reg_32bit_25.Reg_1bit_2.net_1 vdd Reg_32bit_25.Reg_1bit_2.net_2 24 200
| end Reg_32bit_25.Reg_1bit_2.inverter_1
| begin Reg_32bit_25.Reg_1bit_2.inverter_2 290 260
| device Reg_32bit_25.Reg_1bit_2.inverter_2.nmos.1 550 360
n data[2] gnd Reg_32bit_25.Reg_1bit_2.net_3 24 100
| device Reg_32bit_25.Reg_1bit_2.inverter_2.nmos.2 550 360
n data[2] gnd Reg_32bit_25.Reg_1bit_2.net_3 24 100
| device Reg_32bit_25.Reg_1bit_2.inverter_2.nmos.3 550 360
n data[2] gnd Reg_32bit_25.Reg_1bit_2.net_3 24 100
| device Reg_32bit_25.Reg_1bit_2.inverter_2.nmos.4 550 360
n data[2] gnd Reg_32bit_25.Reg_1bit_2.net_3 24 100
| device Reg_32bit_25.Reg_1bit_2.inverter_2.pmos.1 550 200
p data[2] vdd Reg_32bit_25.Reg_1bit_2.net_3 24 200
| device Reg_32bit_25.Reg_1bit_2.inverter_2.pmos.2 550 200
p data[2] vdd Reg_32bit_25.Reg_1bit_2.net_3 24 200
| device Reg_32bit_25.Reg_1bit_2.inverter_2.pmos.3 550 200
p data[2] vdd Reg_32bit_25.Reg_1bit_2.net_3 24 200
| device Reg_32bit_25.Reg_1bit_2.inverter_2.pmos.4 550 200
p data[2] vdd Reg_32bit_25.Reg_1bit_2.net_3 24 200
| end Reg_32bit_25.Reg_1bit_2.inverter_2
| device Reg_32bit_25.Reg_1bit_2.nmos_1 730 230
n inR1[26] Reg_32bit_25.Reg_1bit_2.net_2 out1[2] 24 100
| device Reg_32bit_25.Reg_1bit_2.nmos_2 730 360
n inR2[26] Reg_32bit_25.Reg_1bit_2.net_2 out2[2] 24 100
| end Reg_32bit_25.Reg_1bit_2
| begin Reg_32bit_25.Reg_1bit_3 510 490
| begin Reg_32bit_25.Reg_1bit_3.inverter 560 210
| device Reg_32bit_25.Reg_1bit_3.inverter.nmos 550 360
n Reg_32bit_25.Reg_1bit_3.net_2 gnd Reg_32bit_25.Reg_1bit_3.net_1 24 100
| device Reg_32bit_25.Reg_1bit_3.inverter.pmos 550 200
p Reg_32bit_25.Reg_1bit_3.net_2 vdd Reg_32bit_25.Reg_1bit_3.net_1 24 200
| end Reg_32bit_25.Reg_1bit_3.inverter
| device Reg_32bit_25.Reg_1bit_3.nmos.1 390 260
n w[26] Reg_32bit_25.Reg_1bit_3.net_3 Reg_32bit_25.Reg_1bit_3.net_1 24 100
| device Reg_32bit_25.Reg_1bit_3.nmos.2 390 260
n w[26] Reg_32bit_25.Reg_1bit_3.net_3 Reg_32bit_25.Reg_1bit_3.net_1 24 100
| device Reg_32bit_25.Reg_1bit_3.nmos.3 390 260
n w[26] Reg_32bit_25.Reg_1bit_3.net_3 Reg_32bit_25.Reg_1bit_3.net_1 24 100
| device Reg_32bit_25.Reg_1bit_3.nmos.4 390 260
n w[26] Reg_32bit_25.Reg_1bit_3.net_3 Reg_32bit_25.Reg_1bit_3.net_1 24 100
| begin Reg_32bit_25.Reg_1bit_3.inverter_1 550 380
| device Reg_32bit_25.Reg_1bit_3.inverter_1.nmos.1 550 360
n Reg_32bit_25.Reg_1bit_3.net_1 gnd Reg_32bit_25.Reg_1bit_3.net_2 24 100
| device Reg_32bit_25.Reg_1bit_3.inverter_1.nmos.2 550 360
n Reg_32bit_25.Reg_1bit_3.net_1 gnd Reg_32bit_25.Reg_1bit_3.net_2 24 100
| device Reg_32bit_25.Reg_1bit_3.inverter_1.nmos.3 550 360
n Reg_32bit_25.Reg_1bit_3.net_1 gnd Reg_32bit_25.Reg_1bit_3.net_2 24 100
| device Reg_32bit_25.Reg_1bit_3.inverter_1.nmos.4 550 360
n Reg_32bit_25.Reg_1bit_3.net_1 gnd Reg_32bit_25.Reg_1bit_3.net_2 24 100
| device Reg_32bit_25.Reg_1bit_3.inverter_1.pmos.1 550 200
p Reg_32bit_25.Reg_1bit_3.net_1 vdd Reg_32bit_25.Reg_1bit_3.net_2 24 200
| device Reg_32bit_25.Reg_1bit_3.inverter_1.pmos.2 550 200
p Reg_32bit_25.Reg_1bit_3.net_1 vdd Reg_32bit_25.Reg_1bit_3.net_2 24 200
| device Reg_32bit_25.Reg_1bit_3.inverter_1.pmos.3 550 200
p Reg_32bit_25.Reg_1bit_3.net_1 vdd Reg_32bit_25.Reg_1bit_3.net_2 24 200
| device Reg_32bit_25.Reg_1bit_3.inverter_1.pmos.4 550 200
p Reg_32bit_25.Reg_1bit_3.net_1 vdd Reg_32bit_25.Reg_1bit_3.net_2 24 200
| end Reg_32bit_25.Reg_1bit_3.inverter_1
| begin Reg_32bit_25.Reg_1bit_3.inverter_2 290 260
| device Reg_32bit_25.Reg_1bit_3.inverter_2.nmos.1 550 360
n data[3] gnd Reg_32bit_25.Reg_1bit_3.net_3 24 100
| device Reg_32bit_25.Reg_1bit_3.inverter_2.nmos.2 550 360
n data[3] gnd Reg_32bit_25.Reg_1bit_3.net_3 24 100
| device Reg_32bit_25.Reg_1bit_3.inverter_2.nmos.3 550 360
n data[3] gnd Reg_32bit_25.Reg_1bit_3.net_3 24 100
| device Reg_32bit_25.Reg_1bit_3.inverter_2.nmos.4 550 360
n data[3] gnd Reg_32bit_25.Reg_1bit_3.net_3 24 100
| device Reg_32bit_25.Reg_1bit_3.inverter_2.pmos.1 550 200
p data[3] vdd Reg_32bit_25.Reg_1bit_3.net_3 24 200
| device Reg_32bit_25.Reg_1bit_3.inverter_2.pmos.2 550 200
p data[3] vdd Reg_32bit_25.Reg_1bit_3.net_3 24 200
| device Reg_32bit_25.Reg_1bit_3.inverter_2.pmos.3 550 200
p data[3] vdd Reg_32bit_25.Reg_1bit_3.net_3 24 200
| device Reg_32bit_25.Reg_1bit_3.inverter_2.pmos.4 550 200
p data[3] vdd Reg_32bit_25.Reg_1bit_3.net_3 24 200
| end Reg_32bit_25.Reg_1bit_3.inverter_2
| device Reg_32bit_25.Reg_1bit_3.nmos_1 730 230
n inR1[26] Reg_32bit_25.Reg_1bit_3.net_2 out1[3] 24 100
| device Reg_32bit_25.Reg_1bit_3.nmos_2 730 360
n inR2[26] Reg_32bit_25.Reg_1bit_3.net_2 out2[3] 24 100
| end Reg_32bit_25.Reg_1bit_3
| begin Reg_32bit_25.Reg_1bit_4 510 620
| begin Reg_32bit_25.Reg_1bit_4.inverter 560 210
| device Reg_32bit_25.Reg_1bit_4.inverter.nmos 550 360
n Reg_32bit_25.Reg_1bit_4.net_2 gnd Reg_32bit_25.Reg_1bit_4.net_1 24 100
| device Reg_32bit_25.Reg_1bit_4.inverter.pmos 550 200
p Reg_32bit_25.Reg_1bit_4.net_2 vdd Reg_32bit_25.Reg_1bit_4.net_1 24 200
| end Reg_32bit_25.Reg_1bit_4.inverter
| device Reg_32bit_25.Reg_1bit_4.nmos.1 390 260
n w[26] Reg_32bit_25.Reg_1bit_4.net_3 Reg_32bit_25.Reg_1bit_4.net_1 24 100
| device Reg_32bit_25.Reg_1bit_4.nmos.2 390 260
n w[26] Reg_32bit_25.Reg_1bit_4.net_3 Reg_32bit_25.Reg_1bit_4.net_1 24 100
| device Reg_32bit_25.Reg_1bit_4.nmos.3 390 260
n w[26] Reg_32bit_25.Reg_1bit_4.net_3 Reg_32bit_25.Reg_1bit_4.net_1 24 100
| device Reg_32bit_25.Reg_1bit_4.nmos.4 390 260
n w[26] Reg_32bit_25.Reg_1bit_4.net_3 Reg_32bit_25.Reg_1bit_4.net_1 24 100
| begin Reg_32bit_25.Reg_1bit_4.inverter_1 550 380
| device Reg_32bit_25.Reg_1bit_4.inverter_1.nmos.1 550 360
n Reg_32bit_25.Reg_1bit_4.net_1 gnd Reg_32bit_25.Reg_1bit_4.net_2 24 100
| device Reg_32bit_25.Reg_1bit_4.inverter_1.nmos.2 550 360
n Reg_32bit_25.Reg_1bit_4.net_1 gnd Reg_32bit_25.Reg_1bit_4.net_2 24 100
| device Reg_32bit_25.Reg_1bit_4.inverter_1.nmos.3 550 360
n Reg_32bit_25.Reg_1bit_4.net_1 gnd Reg_32bit_25.Reg_1bit_4.net_2 24 100
| device Reg_32bit_25.Reg_1bit_4.inverter_1.nmos.4 550 360
n Reg_32bit_25.Reg_1bit_4.net_1 gnd Reg_32bit_25.Reg_1bit_4.net_2 24 100
| device Reg_32bit_25.Reg_1bit_4.inverter_1.pmos.1 550 200
p Reg_32bit_25.Reg_1bit_4.net_1 vdd Reg_32bit_25.Reg_1bit_4.net_2 24 200
| device Reg_32bit_25.Reg_1bit_4.inverter_1.pmos.2 550 200
p Reg_32bit_25.Reg_1bit_4.net_1 vdd Reg_32bit_25.Reg_1bit_4.net_2 24 200
| device Reg_32bit_25.Reg_1bit_4.inverter_1.pmos.3 550 200
p Reg_32bit_25.Reg_1bit_4.net_1 vdd Reg_32bit_25.Reg_1bit_4.net_2 24 200
| device Reg_32bit_25.Reg_1bit_4.inverter_1.pmos.4 550 200
p Reg_32bit_25.Reg_1bit_4.net_1 vdd Reg_32bit_25.Reg_1bit_4.net_2 24 200
| end Reg_32bit_25.Reg_1bit_4.inverter_1
| begin Reg_32bit_25.Reg_1bit_4.inverter_2 290 260
| device Reg_32bit_25.Reg_1bit_4.inverter_2.nmos.1 550 360
n data[4] gnd Reg_32bit_25.Reg_1bit_4.net_3 24 100
| device Reg_32bit_25.Reg_1bit_4.inverter_2.nmos.2 550 360
n data[4] gnd Reg_32bit_25.Reg_1bit_4.net_3 24 100
| device Reg_32bit_25.Reg_1bit_4.inverter_2.nmos.3 550 360
n data[4] gnd Reg_32bit_25.Reg_1bit_4.net_3 24 100
| device Reg_32bit_25.Reg_1bit_4.inverter_2.nmos.4 550 360
n data[4] gnd Reg_32bit_25.Reg_1bit_4.net_3 24 100
| device Reg_32bit_25.Reg_1bit_4.inverter_2.pmos.1 550 200
p data[4] vdd Reg_32bit_25.Reg_1bit_4.net_3 24 200
| device Reg_32bit_25.Reg_1bit_4.inverter_2.pmos.2 550 200
p data[4] vdd Reg_32bit_25.Reg_1bit_4.net_3 24 200
| device Reg_32bit_25.Reg_1bit_4.inverter_2.pmos.3 550 200
p data[4] vdd Reg_32bit_25.Reg_1bit_4.net_3 24 200
| device Reg_32bit_25.Reg_1bit_4.inverter_2.pmos.4 550 200
p data[4] vdd Reg_32bit_25.Reg_1bit_4.net_3 24 200
| end Reg_32bit_25.Reg_1bit_4.inverter_2
| device Reg_32bit_25.Reg_1bit_4.nmos_1 730 230
n inR1[26] Reg_32bit_25.Reg_1bit_4.net_2 out1[4] 24 100
| device Reg_32bit_25.Reg_1bit_4.nmos_2 730 360
n inR2[26] Reg_32bit_25.Reg_1bit_4.net_2 out2[4] 24 100
| end Reg_32bit_25.Reg_1bit_4
| begin Reg_32bit_25.Reg_1bit_5 510 750
| begin Reg_32bit_25.Reg_1bit_5.inverter 560 210
| device Reg_32bit_25.Reg_1bit_5.inverter.nmos 550 360
n Reg_32bit_25.Reg_1bit_5.net_2 gnd Reg_32bit_25.Reg_1bit_5.net_1 24 100
| device Reg_32bit_25.Reg_1bit_5.inverter.pmos 550 200
p Reg_32bit_25.Reg_1bit_5.net_2 vdd Reg_32bit_25.Reg_1bit_5.net_1 24 200
| end Reg_32bit_25.Reg_1bit_5.inverter
| device Reg_32bit_25.Reg_1bit_5.nmos.1 390 260
n w[26] Reg_32bit_25.Reg_1bit_5.net_3 Reg_32bit_25.Reg_1bit_5.net_1 24 100
| device Reg_32bit_25.Reg_1bit_5.nmos.2 390 260
n w[26] Reg_32bit_25.Reg_1bit_5.net_3 Reg_32bit_25.Reg_1bit_5.net_1 24 100
| device Reg_32bit_25.Reg_1bit_5.nmos.3 390 260
n w[26] Reg_32bit_25.Reg_1bit_5.net_3 Reg_32bit_25.Reg_1bit_5.net_1 24 100
| device Reg_32bit_25.Reg_1bit_5.nmos.4 390 260
n w[26] Reg_32bit_25.Reg_1bit_5.net_3 Reg_32bit_25.Reg_1bit_5.net_1 24 100
| begin Reg_32bit_25.Reg_1bit_5.inverter_1 550 380
| device Reg_32bit_25.Reg_1bit_5.inverter_1.nmos.1 550 360
n Reg_32bit_25.Reg_1bit_5.net_1 gnd Reg_32bit_25.Reg_1bit_5.net_2 24 100
| device Reg_32bit_25.Reg_1bit_5.inverter_1.nmos.2 550 360
n Reg_32bit_25.Reg_1bit_5.net_1 gnd Reg_32bit_25.Reg_1bit_5.net_2 24 100
| device Reg_32bit_25.Reg_1bit_5.inverter_1.nmos.3 550 360
n Reg_32bit_25.Reg_1bit_5.net_1 gnd Reg_32bit_25.Reg_1bit_5.net_2 24 100
| device Reg_32bit_25.Reg_1bit_5.inverter_1.nmos.4 550 360
n Reg_32bit_25.Reg_1bit_5.net_1 gnd Reg_32bit_25.Reg_1bit_5.net_2 24 100
| device Reg_32bit_25.Reg_1bit_5.inverter_1.pmos.1 550 200
p Reg_32bit_25.Reg_1bit_5.net_1 vdd Reg_32bit_25.Reg_1bit_5.net_2 24 200
| device Reg_32bit_25.Reg_1bit_5.inverter_1.pmos.2 550 200
p Reg_32bit_25.Reg_1bit_5.net_1 vdd Reg_32bit_25.Reg_1bit_5.net_2 24 200
| device Reg_32bit_25.Reg_1bit_5.inverter_1.pmos.3 550 200
p Reg_32bit_25.Reg_1bit_5.net_1 vdd Reg_32bit_25.Reg_1bit_5.net_2 24 200
| device Reg_32bit_25.Reg_1bit_5.inverter_1.pmos.4 550 200
p Reg_32bit_25.Reg_1bit_5.net_1 vdd Reg_32bit_25.Reg_1bit_5.net_2 24 200
| end Reg_32bit_25.Reg_1bit_5.inverter_1
| begin Reg_32bit_25.Reg_1bit_5.inverter_2 290 260
| device Reg_32bit_25.Reg_1bit_5.inverter_2.nmos.1 550 360
n data[5] gnd Reg_32bit_25.Reg_1bit_5.net_3 24 100
| device Reg_32bit_25.Reg_1bit_5.inverter_2.nmos.2 550 360
n data[5] gnd Reg_32bit_25.Reg_1bit_5.net_3 24 100
| device Reg_32bit_25.Reg_1bit_5.inverter_2.nmos.3 550 360
n data[5] gnd Reg_32bit_25.Reg_1bit_5.net_3 24 100
| device Reg_32bit_25.Reg_1bit_5.inverter_2.nmos.4 550 360
n data[5] gnd Reg_32bit_25.Reg_1bit_5.net_3 24 100
| device Reg_32bit_25.Reg_1bit_5.inverter_2.pmos.1 550 200
p data[5] vdd Reg_32bit_25.Reg_1bit_5.net_3 24 200
| device Reg_32bit_25.Reg_1bit_5.inverter_2.pmos.2 550 200
p data[5] vdd Reg_32bit_25.Reg_1bit_5.net_3 24 200
| device Reg_32bit_25.Reg_1bit_5.inverter_2.pmos.3 550 200
p data[5] vdd Reg_32bit_25.Reg_1bit_5.net_3 24 200
| device Reg_32bit_25.Reg_1bit_5.inverter_2.pmos.4 550 200
p data[5] vdd Reg_32bit_25.Reg_1bit_5.net_3 24 200
| end Reg_32bit_25.Reg_1bit_5.inverter_2
| device Reg_32bit_25.Reg_1bit_5.nmos_1 730 230
n inR1[26] Reg_32bit_25.Reg_1bit_5.net_2 out1[5] 24 100
| device Reg_32bit_25.Reg_1bit_5.nmos_2 730 360
n inR2[26] Reg_32bit_25.Reg_1bit_5.net_2 out2[5] 24 100
| end Reg_32bit_25.Reg_1bit_5
| begin Reg_32bit_25.Reg_1bit_6 510 880
| begin Reg_32bit_25.Reg_1bit_6.inverter 560 210
| device Reg_32bit_25.Reg_1bit_6.inverter.nmos 550 360
n Reg_32bit_25.Reg_1bit_6.net_2 gnd Reg_32bit_25.Reg_1bit_6.net_1 24 100
| device Reg_32bit_25.Reg_1bit_6.inverter.pmos 550 200
p Reg_32bit_25.Reg_1bit_6.net_2 vdd Reg_32bit_25.Reg_1bit_6.net_1 24 200
| end Reg_32bit_25.Reg_1bit_6.inverter
| device Reg_32bit_25.Reg_1bit_6.nmos.1 390 260
n w[26] Reg_32bit_25.Reg_1bit_6.net_3 Reg_32bit_25.Reg_1bit_6.net_1 24 100
| device Reg_32bit_25.Reg_1bit_6.nmos.2 390 260
n w[26] Reg_32bit_25.Reg_1bit_6.net_3 Reg_32bit_25.Reg_1bit_6.net_1 24 100
| device Reg_32bit_25.Reg_1bit_6.nmos.3 390 260
n w[26] Reg_32bit_25.Reg_1bit_6.net_3 Reg_32bit_25.Reg_1bit_6.net_1 24 100
| device Reg_32bit_25.Reg_1bit_6.nmos.4 390 260
n w[26] Reg_32bit_25.Reg_1bit_6.net_3 Reg_32bit_25.Reg_1bit_6.net_1 24 100
| begin Reg_32bit_25.Reg_1bit_6.inverter_1 550 380
| device Reg_32bit_25.Reg_1bit_6.inverter_1.nmos.1 550 360
n Reg_32bit_25.Reg_1bit_6.net_1 gnd Reg_32bit_25.Reg_1bit_6.net_2 24 100
| device Reg_32bit_25.Reg_1bit_6.inverter_1.nmos.2 550 360
n Reg_32bit_25.Reg_1bit_6.net_1 gnd Reg_32bit_25.Reg_1bit_6.net_2 24 100
| device Reg_32bit_25.Reg_1bit_6.inverter_1.nmos.3 550 360
n Reg_32bit_25.Reg_1bit_6.net_1 gnd Reg_32bit_25.Reg_1bit_6.net_2 24 100
| device Reg_32bit_25.Reg_1bit_6.inverter_1.nmos.4 550 360
n Reg_32bit_25.Reg_1bit_6.net_1 gnd Reg_32bit_25.Reg_1bit_6.net_2 24 100
| device Reg_32bit_25.Reg_1bit_6.inverter_1.pmos.1 550 200
p Reg_32bit_25.Reg_1bit_6.net_1 vdd Reg_32bit_25.Reg_1bit_6.net_2 24 200
| device Reg_32bit_25.Reg_1bit_6.inverter_1.pmos.2 550 200
p Reg_32bit_25.Reg_1bit_6.net_1 vdd Reg_32bit_25.Reg_1bit_6.net_2 24 200
| device Reg_32bit_25.Reg_1bit_6.inverter_1.pmos.3 550 200
p Reg_32bit_25.Reg_1bit_6.net_1 vdd Reg_32bit_25.Reg_1bit_6.net_2 24 200
| device Reg_32bit_25.Reg_1bit_6.inverter_1.pmos.4 550 200
p Reg_32bit_25.Reg_1bit_6.net_1 vdd Reg_32bit_25.Reg_1bit_6.net_2 24 200
| end Reg_32bit_25.Reg_1bit_6.inverter_1
| begin Reg_32bit_25.Reg_1bit_6.inverter_2 290 260
| device Reg_32bit_25.Reg_1bit_6.inverter_2.nmos.1 550 360
n data[6] gnd Reg_32bit_25.Reg_1bit_6.net_3 24 100
| device Reg_32bit_25.Reg_1bit_6.inverter_2.nmos.2 550 360
n data[6] gnd Reg_32bit_25.Reg_1bit_6.net_3 24 100
| device Reg_32bit_25.Reg_1bit_6.inverter_2.nmos.3 550 360
n data[6] gnd Reg_32bit_25.Reg_1bit_6.net_3 24 100
| device Reg_32bit_25.Reg_1bit_6.inverter_2.nmos.4 550 360
n data[6] gnd Reg_32bit_25.Reg_1bit_6.net_3 24 100
| device Reg_32bit_25.Reg_1bit_6.inverter_2.pmos.1 550 200
p data[6] vdd Reg_32bit_25.Reg_1bit_6.net_3 24 200
| device Reg_32bit_25.Reg_1bit_6.inverter_2.pmos.2 550 200
p data[6] vdd Reg_32bit_25.Reg_1bit_6.net_3 24 200
| device Reg_32bit_25.Reg_1bit_6.inverter_2.pmos.3 550 200
p data[6] vdd Reg_32bit_25.Reg_1bit_6.net_3 24 200
| device Reg_32bit_25.Reg_1bit_6.inverter_2.pmos.4 550 200
p data[6] vdd Reg_32bit_25.Reg_1bit_6.net_3 24 200
| end Reg_32bit_25.Reg_1bit_6.inverter_2
| device Reg_32bit_25.Reg_1bit_6.nmos_1 730 230
n inR1[26] Reg_32bit_25.Reg_1bit_6.net_2 out1[6] 24 100
| device Reg_32bit_25.Reg_1bit_6.nmos_2 730 360
n inR2[26] Reg_32bit_25.Reg_1bit_6.net_2 out2[6] 24 100
| end Reg_32bit_25.Reg_1bit_6
| begin Reg_32bit_25.Reg_1bit_7 510 1010
| begin Reg_32bit_25.Reg_1bit_7.inverter 560 210
| device Reg_32bit_25.Reg_1bit_7.inverter.nmos 550 360
n Reg_32bit_25.Reg_1bit_7.net_2 gnd Reg_32bit_25.Reg_1bit_7.net_1 24 100
| device Reg_32bit_25.Reg_1bit_7.inverter.pmos 550 200
p Reg_32bit_25.Reg_1bit_7.net_2 vdd Reg_32bit_25.Reg_1bit_7.net_1 24 200
| end Reg_32bit_25.Reg_1bit_7.inverter
| device Reg_32bit_25.Reg_1bit_7.nmos.1 390 260
n w[26] Reg_32bit_25.Reg_1bit_7.net_3 Reg_32bit_25.Reg_1bit_7.net_1 24 100
| device Reg_32bit_25.Reg_1bit_7.nmos.2 390 260
n w[26] Reg_32bit_25.Reg_1bit_7.net_3 Reg_32bit_25.Reg_1bit_7.net_1 24 100
| device Reg_32bit_25.Reg_1bit_7.nmos.3 390 260
n w[26] Reg_32bit_25.Reg_1bit_7.net_3 Reg_32bit_25.Reg_1bit_7.net_1 24 100
| device Reg_32bit_25.Reg_1bit_7.nmos.4 390 260
n w[26] Reg_32bit_25.Reg_1bit_7.net_3 Reg_32bit_25.Reg_1bit_7.net_1 24 100
| begin Reg_32bit_25.Reg_1bit_7.inverter_1 550 380
| device Reg_32bit_25.Reg_1bit_7.inverter_1.nmos.1 550 360
n Reg_32bit_25.Reg_1bit_7.net_1 gnd Reg_32bit_25.Reg_1bit_7.net_2 24 100
| device Reg_32bit_25.Reg_1bit_7.inverter_1.nmos.2 550 360
n Reg_32bit_25.Reg_1bit_7.net_1 gnd Reg_32bit_25.Reg_1bit_7.net_2 24 100
| device Reg_32bit_25.Reg_1bit_7.inverter_1.nmos.3 550 360
n Reg_32bit_25.Reg_1bit_7.net_1 gnd Reg_32bit_25.Reg_1bit_7.net_2 24 100
| device Reg_32bit_25.Reg_1bit_7.inverter_1.nmos.4 550 360
n Reg_32bit_25.Reg_1bit_7.net_1 gnd Reg_32bit_25.Reg_1bit_7.net_2 24 100
| device Reg_32bit_25.Reg_1bit_7.inverter_1.pmos.1 550 200
p Reg_32bit_25.Reg_1bit_7.net_1 vdd Reg_32bit_25.Reg_1bit_7.net_2 24 200
| device Reg_32bit_25.Reg_1bit_7.inverter_1.pmos.2 550 200
p Reg_32bit_25.Reg_1bit_7.net_1 vdd Reg_32bit_25.Reg_1bit_7.net_2 24 200
| device Reg_32bit_25.Reg_1bit_7.inverter_1.pmos.3 550 200
p Reg_32bit_25.Reg_1bit_7.net_1 vdd Reg_32bit_25.Reg_1bit_7.net_2 24 200
| device Reg_32bit_25.Reg_1bit_7.inverter_1.pmos.4 550 200
p Reg_32bit_25.Reg_1bit_7.net_1 vdd Reg_32bit_25.Reg_1bit_7.net_2 24 200
| end Reg_32bit_25.Reg_1bit_7.inverter_1
| begin Reg_32bit_25.Reg_1bit_7.inverter_2 290 260
| device Reg_32bit_25.Reg_1bit_7.inverter_2.nmos.1 550 360
n data[7] gnd Reg_32bit_25.Reg_1bit_7.net_3 24 100
| device Reg_32bit_25.Reg_1bit_7.inverter_2.nmos.2 550 360
n data[7] gnd Reg_32bit_25.Reg_1bit_7.net_3 24 100
| device Reg_32bit_25.Reg_1bit_7.inverter_2.nmos.3 550 360
n data[7] gnd Reg_32bit_25.Reg_1bit_7.net_3 24 100
| device Reg_32bit_25.Reg_1bit_7.inverter_2.nmos.4 550 360
n data[7] gnd Reg_32bit_25.Reg_1bit_7.net_3 24 100
| device Reg_32bit_25.Reg_1bit_7.inverter_2.pmos.1 550 200
p data[7] vdd Reg_32bit_25.Reg_1bit_7.net_3 24 200
| device Reg_32bit_25.Reg_1bit_7.inverter_2.pmos.2 550 200
p data[7] vdd Reg_32bit_25.Reg_1bit_7.net_3 24 200
| device Reg_32bit_25.Reg_1bit_7.inverter_2.pmos.3 550 200
p data[7] vdd Reg_32bit_25.Reg_1bit_7.net_3 24 200
| device Reg_32bit_25.Reg_1bit_7.inverter_2.pmos.4 550 200
p data[7] vdd Reg_32bit_25.Reg_1bit_7.net_3 24 200
| end Reg_32bit_25.Reg_1bit_7.inverter_2
| device Reg_32bit_25.Reg_1bit_7.nmos_1 730 230
n inR1[26] Reg_32bit_25.Reg_1bit_7.net_2 out1[7] 24 100
| device Reg_32bit_25.Reg_1bit_7.nmos_2 730 360
n inR2[26] Reg_32bit_25.Reg_1bit_7.net_2 out2[7] 24 100
| end Reg_32bit_25.Reg_1bit_7
| begin Reg_32bit_25.Reg_1bit_8 510 1150
| begin Reg_32bit_25.Reg_1bit_8.inverter 560 210
| device Reg_32bit_25.Reg_1bit_8.inverter.nmos 550 360
n Reg_32bit_25.Reg_1bit_8.net_2 gnd Reg_32bit_25.Reg_1bit_8.net_1 24 100
| device Reg_32bit_25.Reg_1bit_8.inverter.pmos 550 200
p Reg_32bit_25.Reg_1bit_8.net_2 vdd Reg_32bit_25.Reg_1bit_8.net_1 24 200
| end Reg_32bit_25.Reg_1bit_8.inverter
| device Reg_32bit_25.Reg_1bit_8.nmos.1 390 260
n w[26] Reg_32bit_25.Reg_1bit_8.net_3 Reg_32bit_25.Reg_1bit_8.net_1 24 100
| device Reg_32bit_25.Reg_1bit_8.nmos.2 390 260
n w[26] Reg_32bit_25.Reg_1bit_8.net_3 Reg_32bit_25.Reg_1bit_8.net_1 24 100
| device Reg_32bit_25.Reg_1bit_8.nmos.3 390 260
n w[26] Reg_32bit_25.Reg_1bit_8.net_3 Reg_32bit_25.Reg_1bit_8.net_1 24 100
| device Reg_32bit_25.Reg_1bit_8.nmos.4 390 260
n w[26] Reg_32bit_25.Reg_1bit_8.net_3 Reg_32bit_25.Reg_1bit_8.net_1 24 100
| begin Reg_32bit_25.Reg_1bit_8.inverter_1 550 380
| device Reg_32bit_25.Reg_1bit_8.inverter_1.nmos.1 550 360
n Reg_32bit_25.Reg_1bit_8.net_1 gnd Reg_32bit_25.Reg_1bit_8.net_2 24 100
| device Reg_32bit_25.Reg_1bit_8.inverter_1.nmos.2 550 360
n Reg_32bit_25.Reg_1bit_8.net_1 gnd Reg_32bit_25.Reg_1bit_8.net_2 24 100
| device Reg_32bit_25.Reg_1bit_8.inverter_1.nmos.3 550 360
n Reg_32bit_25.Reg_1bit_8.net_1 gnd Reg_32bit_25.Reg_1bit_8.net_2 24 100
| device Reg_32bit_25.Reg_1bit_8.inverter_1.nmos.4 550 360
n Reg_32bit_25.Reg_1bit_8.net_1 gnd Reg_32bit_25.Reg_1bit_8.net_2 24 100
| device Reg_32bit_25.Reg_1bit_8.inverter_1.pmos.1 550 200
p Reg_32bit_25.Reg_1bit_8.net_1 vdd Reg_32bit_25.Reg_1bit_8.net_2 24 200
| device Reg_32bit_25.Reg_1bit_8.inverter_1.pmos.2 550 200
p Reg_32bit_25.Reg_1bit_8.net_1 vdd Reg_32bit_25.Reg_1bit_8.net_2 24 200
| device Reg_32bit_25.Reg_1bit_8.inverter_1.pmos.3 550 200
p Reg_32bit_25.Reg_1bit_8.net_1 vdd Reg_32bit_25.Reg_1bit_8.net_2 24 200
| device Reg_32bit_25.Reg_1bit_8.inverter_1.pmos.4 550 200
p Reg_32bit_25.Reg_1bit_8.net_1 vdd Reg_32bit_25.Reg_1bit_8.net_2 24 200
| end Reg_32bit_25.Reg_1bit_8.inverter_1
| begin Reg_32bit_25.Reg_1bit_8.inverter_2 290 260
| device Reg_32bit_25.Reg_1bit_8.inverter_2.nmos.1 550 360
n data[8] gnd Reg_32bit_25.Reg_1bit_8.net_3 24 100
| device Reg_32bit_25.Reg_1bit_8.inverter_2.nmos.2 550 360
n data[8] gnd Reg_32bit_25.Reg_1bit_8.net_3 24 100
| device Reg_32bit_25.Reg_1bit_8.inverter_2.nmos.3 550 360
n data[8] gnd Reg_32bit_25.Reg_1bit_8.net_3 24 100
| device Reg_32bit_25.Reg_1bit_8.inverter_2.nmos.4 550 360
n data[8] gnd Reg_32bit_25.Reg_1bit_8.net_3 24 100
| device Reg_32bit_25.Reg_1bit_8.inverter_2.pmos.1 550 200
p data[8] vdd Reg_32bit_25.Reg_1bit_8.net_3 24 200
| device Reg_32bit_25.Reg_1bit_8.inverter_2.pmos.2 550 200
p data[8] vdd Reg_32bit_25.Reg_1bit_8.net_3 24 200
| device Reg_32bit_25.Reg_1bit_8.inverter_2.pmos.3 550 200
p data[8] vdd Reg_32bit_25.Reg_1bit_8.net_3 24 200
| device Reg_32bit_25.Reg_1bit_8.inverter_2.pmos.4 550 200
p data[8] vdd Reg_32bit_25.Reg_1bit_8.net_3 24 200
| end Reg_32bit_25.Reg_1bit_8.inverter_2
| device Reg_32bit_25.Reg_1bit_8.nmos_1 730 230
n inR1[26] Reg_32bit_25.Reg_1bit_8.net_2 out1[8] 24 100
| device Reg_32bit_25.Reg_1bit_8.nmos_2 730 360
n inR2[26] Reg_32bit_25.Reg_1bit_8.net_2 out2[8] 24 100
| end Reg_32bit_25.Reg_1bit_8
| begin Reg_32bit_25.Reg_1bit_9 510 1280
| begin Reg_32bit_25.Reg_1bit_9.inverter 560 210
| device Reg_32bit_25.Reg_1bit_9.inverter.nmos 550 360
n Reg_32bit_25.Reg_1bit_9.net_2 gnd Reg_32bit_25.Reg_1bit_9.net_1 24 100
| device Reg_32bit_25.Reg_1bit_9.inverter.pmos 550 200
p Reg_32bit_25.Reg_1bit_9.net_2 vdd Reg_32bit_25.Reg_1bit_9.net_1 24 200
| end Reg_32bit_25.Reg_1bit_9.inverter
| device Reg_32bit_25.Reg_1bit_9.nmos.1 390 260
n w[26] Reg_32bit_25.Reg_1bit_9.net_3 Reg_32bit_25.Reg_1bit_9.net_1 24 100
| device Reg_32bit_25.Reg_1bit_9.nmos.2 390 260
n w[26] Reg_32bit_25.Reg_1bit_9.net_3 Reg_32bit_25.Reg_1bit_9.net_1 24 100
| device Reg_32bit_25.Reg_1bit_9.nmos.3 390 260
n w[26] Reg_32bit_25.Reg_1bit_9.net_3 Reg_32bit_25.Reg_1bit_9.net_1 24 100
| device Reg_32bit_25.Reg_1bit_9.nmos.4 390 260
n w[26] Reg_32bit_25.Reg_1bit_9.net_3 Reg_32bit_25.Reg_1bit_9.net_1 24 100
| begin Reg_32bit_25.Reg_1bit_9.inverter_1 550 380
| device Reg_32bit_25.Reg_1bit_9.inverter_1.nmos.1 550 360
n Reg_32bit_25.Reg_1bit_9.net_1 gnd Reg_32bit_25.Reg_1bit_9.net_2 24 100
| device Reg_32bit_25.Reg_1bit_9.inverter_1.nmos.2 550 360
n Reg_32bit_25.Reg_1bit_9.net_1 gnd Reg_32bit_25.Reg_1bit_9.net_2 24 100
| device Reg_32bit_25.Reg_1bit_9.inverter_1.nmos.3 550 360
n Reg_32bit_25.Reg_1bit_9.net_1 gnd Reg_32bit_25.Reg_1bit_9.net_2 24 100
| device Reg_32bit_25.Reg_1bit_9.inverter_1.nmos.4 550 360
n Reg_32bit_25.Reg_1bit_9.net_1 gnd Reg_32bit_25.Reg_1bit_9.net_2 24 100
| device Reg_32bit_25.Reg_1bit_9.inverter_1.pmos.1 550 200
p Reg_32bit_25.Reg_1bit_9.net_1 vdd Reg_32bit_25.Reg_1bit_9.net_2 24 200
| device Reg_32bit_25.Reg_1bit_9.inverter_1.pmos.2 550 200
p Reg_32bit_25.Reg_1bit_9.net_1 vdd Reg_32bit_25.Reg_1bit_9.net_2 24 200
| device Reg_32bit_25.Reg_1bit_9.inverter_1.pmos.3 550 200
p Reg_32bit_25.Reg_1bit_9.net_1 vdd Reg_32bit_25.Reg_1bit_9.net_2 24 200
| device Reg_32bit_25.Reg_1bit_9.inverter_1.pmos.4 550 200
p Reg_32bit_25.Reg_1bit_9.net_1 vdd Reg_32bit_25.Reg_1bit_9.net_2 24 200
| end Reg_32bit_25.Reg_1bit_9.inverter_1
| begin Reg_32bit_25.Reg_1bit_9.inverter_2 290 260
| device Reg_32bit_25.Reg_1bit_9.inverter_2.nmos.1 550 360
n data[9] gnd Reg_32bit_25.Reg_1bit_9.net_3 24 100
| device Reg_32bit_25.Reg_1bit_9.inverter_2.nmos.2 550 360
n data[9] gnd Reg_32bit_25.Reg_1bit_9.net_3 24 100
| device Reg_32bit_25.Reg_1bit_9.inverter_2.nmos.3 550 360
n data[9] gnd Reg_32bit_25.Reg_1bit_9.net_3 24 100
| device Reg_32bit_25.Reg_1bit_9.inverter_2.nmos.4 550 360
n data[9] gnd Reg_32bit_25.Reg_1bit_9.net_3 24 100
| device Reg_32bit_25.Reg_1bit_9.inverter_2.pmos.1 550 200
p data[9] vdd Reg_32bit_25.Reg_1bit_9.net_3 24 200
| device Reg_32bit_25.Reg_1bit_9.inverter_2.pmos.2 550 200
p data[9] vdd Reg_32bit_25.Reg_1bit_9.net_3 24 200
| device Reg_32bit_25.Reg_1bit_9.inverter_2.pmos.3 550 200
p data[9] vdd Reg_32bit_25.Reg_1bit_9.net_3 24 200
| device Reg_32bit_25.Reg_1bit_9.inverter_2.pmos.4 550 200
p data[9] vdd Reg_32bit_25.Reg_1bit_9.net_3 24 200
| end Reg_32bit_25.Reg_1bit_9.inverter_2
| device Reg_32bit_25.Reg_1bit_9.nmos_1 730 230
n inR1[26] Reg_32bit_25.Reg_1bit_9.net_2 out1[9] 24 100
| device Reg_32bit_25.Reg_1bit_9.nmos_2 730 360
n inR2[26] Reg_32bit_25.Reg_1bit_9.net_2 out2[9] 24 100
| end Reg_32bit_25.Reg_1bit_9
| begin Reg_32bit_25.Reg_1bit_10 510 1410
| begin Reg_32bit_25.Reg_1bit_10.inverter 560 210
| device Reg_32bit_25.Reg_1bit_10.inverter.nmos 550 360
n Reg_32bit_25.Reg_1bit_10.net_2 gnd Reg_32bit_25.Reg_1bit_10.net_1 24 100
| device Reg_32bit_25.Reg_1bit_10.inverter.pmos 550 200
p Reg_32bit_25.Reg_1bit_10.net_2 vdd Reg_32bit_25.Reg_1bit_10.net_1 24 200
| end Reg_32bit_25.Reg_1bit_10.inverter
| device Reg_32bit_25.Reg_1bit_10.nmos.1 390 260
n w[26] Reg_32bit_25.Reg_1bit_10.net_3 Reg_32bit_25.Reg_1bit_10.net_1 24 100
| device Reg_32bit_25.Reg_1bit_10.nmos.2 390 260
n w[26] Reg_32bit_25.Reg_1bit_10.net_3 Reg_32bit_25.Reg_1bit_10.net_1 24 100
| device Reg_32bit_25.Reg_1bit_10.nmos.3 390 260
n w[26] Reg_32bit_25.Reg_1bit_10.net_3 Reg_32bit_25.Reg_1bit_10.net_1 24 100
| device Reg_32bit_25.Reg_1bit_10.nmos.4 390 260
n w[26] Reg_32bit_25.Reg_1bit_10.net_3 Reg_32bit_25.Reg_1bit_10.net_1 24 100
| begin Reg_32bit_25.Reg_1bit_10.inverter_1 550 380
| device Reg_32bit_25.Reg_1bit_10.inverter_1.nmos.1 550 360
n Reg_32bit_25.Reg_1bit_10.net_1 gnd Reg_32bit_25.Reg_1bit_10.net_2 24 100
| device Reg_32bit_25.Reg_1bit_10.inverter_1.nmos.2 550 360
n Reg_32bit_25.Reg_1bit_10.net_1 gnd Reg_32bit_25.Reg_1bit_10.net_2 24 100
| device Reg_32bit_25.Reg_1bit_10.inverter_1.nmos.3 550 360
n Reg_32bit_25.Reg_1bit_10.net_1 gnd Reg_32bit_25.Reg_1bit_10.net_2 24 100
| device Reg_32bit_25.Reg_1bit_10.inverter_1.nmos.4 550 360
n Reg_32bit_25.Reg_1bit_10.net_1 gnd Reg_32bit_25.Reg_1bit_10.net_2 24 100
| device Reg_32bit_25.Reg_1bit_10.inverter_1.pmos.1 550 200
p Reg_32bit_25.Reg_1bit_10.net_1 vdd Reg_32bit_25.Reg_1bit_10.net_2 24 200
| device Reg_32bit_25.Reg_1bit_10.inverter_1.pmos.2 550 200
p Reg_32bit_25.Reg_1bit_10.net_1 vdd Reg_32bit_25.Reg_1bit_10.net_2 24 200
| device Reg_32bit_25.Reg_1bit_10.inverter_1.pmos.3 550 200
p Reg_32bit_25.Reg_1bit_10.net_1 vdd Reg_32bit_25.Reg_1bit_10.net_2 24 200
| device Reg_32bit_25.Reg_1bit_10.inverter_1.pmos.4 550 200
p Reg_32bit_25.Reg_1bit_10.net_1 vdd Reg_32bit_25.Reg_1bit_10.net_2 24 200
| end Reg_32bit_25.Reg_1bit_10.inverter_1
| begin Reg_32bit_25.Reg_1bit_10.inverter_2 290 260
| device Reg_32bit_25.Reg_1bit_10.inverter_2.nmos.1 550 360
n data[10] gnd Reg_32bit_25.Reg_1bit_10.net_3 24 100
| device Reg_32bit_25.Reg_1bit_10.inverter_2.nmos.2 550 360
n data[10] gnd Reg_32bit_25.Reg_1bit_10.net_3 24 100
| device Reg_32bit_25.Reg_1bit_10.inverter_2.nmos.3 550 360
n data[10] gnd Reg_32bit_25.Reg_1bit_10.net_3 24 100
| device Reg_32bit_25.Reg_1bit_10.inverter_2.nmos.4 550 360
n data[10] gnd Reg_32bit_25.Reg_1bit_10.net_3 24 100
| device Reg_32bit_25.Reg_1bit_10.inverter_2.pmos.1 550 200
p data[10] vdd Reg_32bit_25.Reg_1bit_10.net_3 24 200
| device Reg_32bit_25.Reg_1bit_10.inverter_2.pmos.2 550 200
p data[10] vdd Reg_32bit_25.Reg_1bit_10.net_3 24 200
| device Reg_32bit_25.Reg_1bit_10.inverter_2.pmos.3 550 200
p data[10] vdd Reg_32bit_25.Reg_1bit_10.net_3 24 200
| device Reg_32bit_25.Reg_1bit_10.inverter_2.pmos.4 550 200
p data[10] vdd Reg_32bit_25.Reg_1bit_10.net_3 24 200
| end Reg_32bit_25.Reg_1bit_10.inverter_2
| device Reg_32bit_25.Reg_1bit_10.nmos_1 730 230
n inR1[26] Reg_32bit_25.Reg_1bit_10.net_2 out1[10] 24 100
| device Reg_32bit_25.Reg_1bit_10.nmos_2 730 360
n inR2[26] Reg_32bit_25.Reg_1bit_10.net_2 out2[10] 24 100
| end Reg_32bit_25.Reg_1bit_10
| begin Reg_32bit_25.Reg_1bit_11 510 1540
| begin Reg_32bit_25.Reg_1bit_11.inverter 560 210
| device Reg_32bit_25.Reg_1bit_11.inverter.nmos 550 360
n Reg_32bit_25.Reg_1bit_11.net_2 gnd Reg_32bit_25.Reg_1bit_11.net_1 24 100
| device Reg_32bit_25.Reg_1bit_11.inverter.pmos 550 200
p Reg_32bit_25.Reg_1bit_11.net_2 vdd Reg_32bit_25.Reg_1bit_11.net_1 24 200
| end Reg_32bit_25.Reg_1bit_11.inverter
| device Reg_32bit_25.Reg_1bit_11.nmos.1 390 260
n w[26] Reg_32bit_25.Reg_1bit_11.net_3 Reg_32bit_25.Reg_1bit_11.net_1 24 100
| device Reg_32bit_25.Reg_1bit_11.nmos.2 390 260
n w[26] Reg_32bit_25.Reg_1bit_11.net_3 Reg_32bit_25.Reg_1bit_11.net_1 24 100
| device Reg_32bit_25.Reg_1bit_11.nmos.3 390 260
n w[26] Reg_32bit_25.Reg_1bit_11.net_3 Reg_32bit_25.Reg_1bit_11.net_1 24 100
| device Reg_32bit_25.Reg_1bit_11.nmos.4 390 260
n w[26] Reg_32bit_25.Reg_1bit_11.net_3 Reg_32bit_25.Reg_1bit_11.net_1 24 100
| begin Reg_32bit_25.Reg_1bit_11.inverter_1 550 380
| device Reg_32bit_25.Reg_1bit_11.inverter_1.nmos.1 550 360
n Reg_32bit_25.Reg_1bit_11.net_1 gnd Reg_32bit_25.Reg_1bit_11.net_2 24 100
| device Reg_32bit_25.Reg_1bit_11.inverter_1.nmos.2 550 360
n Reg_32bit_25.Reg_1bit_11.net_1 gnd Reg_32bit_25.Reg_1bit_11.net_2 24 100
| device Reg_32bit_25.Reg_1bit_11.inverter_1.nmos.3 550 360
n Reg_32bit_25.Reg_1bit_11.net_1 gnd Reg_32bit_25.Reg_1bit_11.net_2 24 100
| device Reg_32bit_25.Reg_1bit_11.inverter_1.nmos.4 550 360
n Reg_32bit_25.Reg_1bit_11.net_1 gnd Reg_32bit_25.Reg_1bit_11.net_2 24 100
| device Reg_32bit_25.Reg_1bit_11.inverter_1.pmos.1 550 200
p Reg_32bit_25.Reg_1bit_11.net_1 vdd Reg_32bit_25.Reg_1bit_11.net_2 24 200
| device Reg_32bit_25.Reg_1bit_11.inverter_1.pmos.2 550 200
p Reg_32bit_25.Reg_1bit_11.net_1 vdd Reg_32bit_25.Reg_1bit_11.net_2 24 200
| device Reg_32bit_25.Reg_1bit_11.inverter_1.pmos.3 550 200
p Reg_32bit_25.Reg_1bit_11.net_1 vdd Reg_32bit_25.Reg_1bit_11.net_2 24 200
| device Reg_32bit_25.Reg_1bit_11.inverter_1.pmos.4 550 200
p Reg_32bit_25.Reg_1bit_11.net_1 vdd Reg_32bit_25.Reg_1bit_11.net_2 24 200
| end Reg_32bit_25.Reg_1bit_11.inverter_1
| begin Reg_32bit_25.Reg_1bit_11.inverter_2 290 260
| device Reg_32bit_25.Reg_1bit_11.inverter_2.nmos.1 550 360
n data[11] gnd Reg_32bit_25.Reg_1bit_11.net_3 24 100
| device Reg_32bit_25.Reg_1bit_11.inverter_2.nmos.2 550 360
n data[11] gnd Reg_32bit_25.Reg_1bit_11.net_3 24 100
| device Reg_32bit_25.Reg_1bit_11.inverter_2.nmos.3 550 360
n data[11] gnd Reg_32bit_25.Reg_1bit_11.net_3 24 100
| device Reg_32bit_25.Reg_1bit_11.inverter_2.nmos.4 550 360
n data[11] gnd Reg_32bit_25.Reg_1bit_11.net_3 24 100
| device Reg_32bit_25.Reg_1bit_11.inverter_2.pmos.1 550 200
p data[11] vdd Reg_32bit_25.Reg_1bit_11.net_3 24 200
| device Reg_32bit_25.Reg_1bit_11.inverter_2.pmos.2 550 200
p data[11] vdd Reg_32bit_25.Reg_1bit_11.net_3 24 200
| device Reg_32bit_25.Reg_1bit_11.inverter_2.pmos.3 550 200
p data[11] vdd Reg_32bit_25.Reg_1bit_11.net_3 24 200
| device Reg_32bit_25.Reg_1bit_11.inverter_2.pmos.4 550 200
p data[11] vdd Reg_32bit_25.Reg_1bit_11.net_3 24 200
| end Reg_32bit_25.Reg_1bit_11.inverter_2
| device Reg_32bit_25.Reg_1bit_11.nmos_1 730 230
n inR1[26] Reg_32bit_25.Reg_1bit_11.net_2 out1[11] 24 100
| device Reg_32bit_25.Reg_1bit_11.nmos_2 730 360
n inR2[26] Reg_32bit_25.Reg_1bit_11.net_2 out2[11] 24 100
| end Reg_32bit_25.Reg_1bit_11
| begin Reg_32bit_25.Reg_1bit_12 510 1670
| begin Reg_32bit_25.Reg_1bit_12.inverter 560 210
| device Reg_32bit_25.Reg_1bit_12.inverter.nmos 550 360
n Reg_32bit_25.Reg_1bit_12.net_2 gnd Reg_32bit_25.Reg_1bit_12.net_1 24 100
| device Reg_32bit_25.Reg_1bit_12.inverter.pmos 550 200
p Reg_32bit_25.Reg_1bit_12.net_2 vdd Reg_32bit_25.Reg_1bit_12.net_1 24 200
| end Reg_32bit_25.Reg_1bit_12.inverter
| device Reg_32bit_25.Reg_1bit_12.nmos.1 390 260
n w[26] Reg_32bit_25.Reg_1bit_12.net_3 Reg_32bit_25.Reg_1bit_12.net_1 24 100
| device Reg_32bit_25.Reg_1bit_12.nmos.2 390 260
n w[26] Reg_32bit_25.Reg_1bit_12.net_3 Reg_32bit_25.Reg_1bit_12.net_1 24 100
| device Reg_32bit_25.Reg_1bit_12.nmos.3 390 260
n w[26] Reg_32bit_25.Reg_1bit_12.net_3 Reg_32bit_25.Reg_1bit_12.net_1 24 100
| device Reg_32bit_25.Reg_1bit_12.nmos.4 390 260
n w[26] Reg_32bit_25.Reg_1bit_12.net_3 Reg_32bit_25.Reg_1bit_12.net_1 24 100
| begin Reg_32bit_25.Reg_1bit_12.inverter_1 550 380
| device Reg_32bit_25.Reg_1bit_12.inverter_1.nmos.1 550 360
n Reg_32bit_25.Reg_1bit_12.net_1 gnd Reg_32bit_25.Reg_1bit_12.net_2 24 100
| device Reg_32bit_25.Reg_1bit_12.inverter_1.nmos.2 550 360
n Reg_32bit_25.Reg_1bit_12.net_1 gnd Reg_32bit_25.Reg_1bit_12.net_2 24 100
| device Reg_32bit_25.Reg_1bit_12.inverter_1.nmos.3 550 360
n Reg_32bit_25.Reg_1bit_12.net_1 gnd Reg_32bit_25.Reg_1bit_12.net_2 24 100
| device Reg_32bit_25.Reg_1bit_12.inverter_1.nmos.4 550 360
n Reg_32bit_25.Reg_1bit_12.net_1 gnd Reg_32bit_25.Reg_1bit_12.net_2 24 100
| device Reg_32bit_25.Reg_1bit_12.inverter_1.pmos.1 550 200
p Reg_32bit_25.Reg_1bit_12.net_1 vdd Reg_32bit_25.Reg_1bit_12.net_2 24 200
| device Reg_32bit_25.Reg_1bit_12.inverter_1.pmos.2 550 200
p Reg_32bit_25.Reg_1bit_12.net_1 vdd Reg_32bit_25.Reg_1bit_12.net_2 24 200
| device Reg_32bit_25.Reg_1bit_12.inverter_1.pmos.3 550 200
p Reg_32bit_25.Reg_1bit_12.net_1 vdd Reg_32bit_25.Reg_1bit_12.net_2 24 200
| device Reg_32bit_25.Reg_1bit_12.inverter_1.pmos.4 550 200
p Reg_32bit_25.Reg_1bit_12.net_1 vdd Reg_32bit_25.Reg_1bit_12.net_2 24 200
| end Reg_32bit_25.Reg_1bit_12.inverter_1
| begin Reg_32bit_25.Reg_1bit_12.inverter_2 290 260
| device Reg_32bit_25.Reg_1bit_12.inverter_2.nmos.1 550 360
n data[12] gnd Reg_32bit_25.Reg_1bit_12.net_3 24 100
| device Reg_32bit_25.Reg_1bit_12.inverter_2.nmos.2 550 360
n data[12] gnd Reg_32bit_25.Reg_1bit_12.net_3 24 100
| device Reg_32bit_25.Reg_1bit_12.inverter_2.nmos.3 550 360
n data[12] gnd Reg_32bit_25.Reg_1bit_12.net_3 24 100
| device Reg_32bit_25.Reg_1bit_12.inverter_2.nmos.4 550 360
n data[12] gnd Reg_32bit_25.Reg_1bit_12.net_3 24 100
| device Reg_32bit_25.Reg_1bit_12.inverter_2.pmos.1 550 200
p data[12] vdd Reg_32bit_25.Reg_1bit_12.net_3 24 200
| device Reg_32bit_25.Reg_1bit_12.inverter_2.pmos.2 550 200
p data[12] vdd Reg_32bit_25.Reg_1bit_12.net_3 24 200
| device Reg_32bit_25.Reg_1bit_12.inverter_2.pmos.3 550 200
p data[12] vdd Reg_32bit_25.Reg_1bit_12.net_3 24 200
| device Reg_32bit_25.Reg_1bit_12.inverter_2.pmos.4 550 200
p data[12] vdd Reg_32bit_25.Reg_1bit_12.net_3 24 200
| end Reg_32bit_25.Reg_1bit_12.inverter_2
| device Reg_32bit_25.Reg_1bit_12.nmos_1 730 230
n inR1[26] Reg_32bit_25.Reg_1bit_12.net_2 out1[12] 24 100
| device Reg_32bit_25.Reg_1bit_12.nmos_2 730 360
n inR2[26] Reg_32bit_25.Reg_1bit_12.net_2 out2[12] 24 100
| end Reg_32bit_25.Reg_1bit_12
| begin Reg_32bit_25.Reg_1bit_13 510 1800
| begin Reg_32bit_25.Reg_1bit_13.inverter 560 210
| device Reg_32bit_25.Reg_1bit_13.inverter.nmos 550 360
n Reg_32bit_25.Reg_1bit_13.net_2 gnd Reg_32bit_25.Reg_1bit_13.net_1 24 100
| device Reg_32bit_25.Reg_1bit_13.inverter.pmos 550 200
p Reg_32bit_25.Reg_1bit_13.net_2 vdd Reg_32bit_25.Reg_1bit_13.net_1 24 200
| end Reg_32bit_25.Reg_1bit_13.inverter
| device Reg_32bit_25.Reg_1bit_13.nmos.1 390 260
n w[26] Reg_32bit_25.Reg_1bit_13.net_3 Reg_32bit_25.Reg_1bit_13.net_1 24 100
| device Reg_32bit_25.Reg_1bit_13.nmos.2 390 260
n w[26] Reg_32bit_25.Reg_1bit_13.net_3 Reg_32bit_25.Reg_1bit_13.net_1 24 100
| device Reg_32bit_25.Reg_1bit_13.nmos.3 390 260
n w[26] Reg_32bit_25.Reg_1bit_13.net_3 Reg_32bit_25.Reg_1bit_13.net_1 24 100
| device Reg_32bit_25.Reg_1bit_13.nmos.4 390 260
n w[26] Reg_32bit_25.Reg_1bit_13.net_3 Reg_32bit_25.Reg_1bit_13.net_1 24 100
| begin Reg_32bit_25.Reg_1bit_13.inverter_1 550 380
| device Reg_32bit_25.Reg_1bit_13.inverter_1.nmos.1 550 360
n Reg_32bit_25.Reg_1bit_13.net_1 gnd Reg_32bit_25.Reg_1bit_13.net_2 24 100
| device Reg_32bit_25.Reg_1bit_13.inverter_1.nmos.2 550 360
n Reg_32bit_25.Reg_1bit_13.net_1 gnd Reg_32bit_25.Reg_1bit_13.net_2 24 100
| device Reg_32bit_25.Reg_1bit_13.inverter_1.nmos.3 550 360
n Reg_32bit_25.Reg_1bit_13.net_1 gnd Reg_32bit_25.Reg_1bit_13.net_2 24 100
| device Reg_32bit_25.Reg_1bit_13.inverter_1.nmos.4 550 360
n Reg_32bit_25.Reg_1bit_13.net_1 gnd Reg_32bit_25.Reg_1bit_13.net_2 24 100
| device Reg_32bit_25.Reg_1bit_13.inverter_1.pmos.1 550 200
p Reg_32bit_25.Reg_1bit_13.net_1 vdd Reg_32bit_25.Reg_1bit_13.net_2 24 200
| device Reg_32bit_25.Reg_1bit_13.inverter_1.pmos.2 550 200
p Reg_32bit_25.Reg_1bit_13.net_1 vdd Reg_32bit_25.Reg_1bit_13.net_2 24 200
| device Reg_32bit_25.Reg_1bit_13.inverter_1.pmos.3 550 200
p Reg_32bit_25.Reg_1bit_13.net_1 vdd Reg_32bit_25.Reg_1bit_13.net_2 24 200
| device Reg_32bit_25.Reg_1bit_13.inverter_1.pmos.4 550 200
p Reg_32bit_25.Reg_1bit_13.net_1 vdd Reg_32bit_25.Reg_1bit_13.net_2 24 200
| end Reg_32bit_25.Reg_1bit_13.inverter_1
| begin Reg_32bit_25.Reg_1bit_13.inverter_2 290 260
| device Reg_32bit_25.Reg_1bit_13.inverter_2.nmos.1 550 360
n data[13] gnd Reg_32bit_25.Reg_1bit_13.net_3 24 100
| device Reg_32bit_25.Reg_1bit_13.inverter_2.nmos.2 550 360
n data[13] gnd Reg_32bit_25.Reg_1bit_13.net_3 24 100
| device Reg_32bit_25.Reg_1bit_13.inverter_2.nmos.3 550 360
n data[13] gnd Reg_32bit_25.Reg_1bit_13.net_3 24 100
| device Reg_32bit_25.Reg_1bit_13.inverter_2.nmos.4 550 360
n data[13] gnd Reg_32bit_25.Reg_1bit_13.net_3 24 100
| device Reg_32bit_25.Reg_1bit_13.inverter_2.pmos.1 550 200
p data[13] vdd Reg_32bit_25.Reg_1bit_13.net_3 24 200
| device Reg_32bit_25.Reg_1bit_13.inverter_2.pmos.2 550 200
p data[13] vdd Reg_32bit_25.Reg_1bit_13.net_3 24 200
| device Reg_32bit_25.Reg_1bit_13.inverter_2.pmos.3 550 200
p data[13] vdd Reg_32bit_25.Reg_1bit_13.net_3 24 200
| device Reg_32bit_25.Reg_1bit_13.inverter_2.pmos.4 550 200
p data[13] vdd Reg_32bit_25.Reg_1bit_13.net_3 24 200
| end Reg_32bit_25.Reg_1bit_13.inverter_2
| device Reg_32bit_25.Reg_1bit_13.nmos_1 730 230
n inR1[26] Reg_32bit_25.Reg_1bit_13.net_2 out1[13] 24 100
| device Reg_32bit_25.Reg_1bit_13.nmos_2 730 360
n inR2[26] Reg_32bit_25.Reg_1bit_13.net_2 out2[13] 24 100
| end Reg_32bit_25.Reg_1bit_13
| begin Reg_32bit_25.Reg_1bit_14 510 1930
| begin Reg_32bit_25.Reg_1bit_14.inverter 560 210
| device Reg_32bit_25.Reg_1bit_14.inverter.nmos 550 360
n Reg_32bit_25.Reg_1bit_14.net_2 gnd Reg_32bit_25.Reg_1bit_14.net_1 24 100
| device Reg_32bit_25.Reg_1bit_14.inverter.pmos 550 200
p Reg_32bit_25.Reg_1bit_14.net_2 vdd Reg_32bit_25.Reg_1bit_14.net_1 24 200
| end Reg_32bit_25.Reg_1bit_14.inverter
| device Reg_32bit_25.Reg_1bit_14.nmos.1 390 260
n w[26] Reg_32bit_25.Reg_1bit_14.net_3 Reg_32bit_25.Reg_1bit_14.net_1 24 100
| device Reg_32bit_25.Reg_1bit_14.nmos.2 390 260
n w[26] Reg_32bit_25.Reg_1bit_14.net_3 Reg_32bit_25.Reg_1bit_14.net_1 24 100
| device Reg_32bit_25.Reg_1bit_14.nmos.3 390 260
n w[26] Reg_32bit_25.Reg_1bit_14.net_3 Reg_32bit_25.Reg_1bit_14.net_1 24 100
| device Reg_32bit_25.Reg_1bit_14.nmos.4 390 260
n w[26] Reg_32bit_25.Reg_1bit_14.net_3 Reg_32bit_25.Reg_1bit_14.net_1 24 100
| begin Reg_32bit_25.Reg_1bit_14.inverter_1 550 380
| device Reg_32bit_25.Reg_1bit_14.inverter_1.nmos.1 550 360
n Reg_32bit_25.Reg_1bit_14.net_1 gnd Reg_32bit_25.Reg_1bit_14.net_2 24 100
| device Reg_32bit_25.Reg_1bit_14.inverter_1.nmos.2 550 360
n Reg_32bit_25.Reg_1bit_14.net_1 gnd Reg_32bit_25.Reg_1bit_14.net_2 24 100
| device Reg_32bit_25.Reg_1bit_14.inverter_1.nmos.3 550 360
n Reg_32bit_25.Reg_1bit_14.net_1 gnd Reg_32bit_25.Reg_1bit_14.net_2 24 100
| device Reg_32bit_25.Reg_1bit_14.inverter_1.nmos.4 550 360
n Reg_32bit_25.Reg_1bit_14.net_1 gnd Reg_32bit_25.Reg_1bit_14.net_2 24 100
| device Reg_32bit_25.Reg_1bit_14.inverter_1.pmos.1 550 200
p Reg_32bit_25.Reg_1bit_14.net_1 vdd Reg_32bit_25.Reg_1bit_14.net_2 24 200
| device Reg_32bit_25.Reg_1bit_14.inverter_1.pmos.2 550 200
p Reg_32bit_25.Reg_1bit_14.net_1 vdd Reg_32bit_25.Reg_1bit_14.net_2 24 200
| device Reg_32bit_25.Reg_1bit_14.inverter_1.pmos.3 550 200
p Reg_32bit_25.Reg_1bit_14.net_1 vdd Reg_32bit_25.Reg_1bit_14.net_2 24 200
| device Reg_32bit_25.Reg_1bit_14.inverter_1.pmos.4 550 200
p Reg_32bit_25.Reg_1bit_14.net_1 vdd Reg_32bit_25.Reg_1bit_14.net_2 24 200
| end Reg_32bit_25.Reg_1bit_14.inverter_1
| begin Reg_32bit_25.Reg_1bit_14.inverter_2 290 260
| device Reg_32bit_25.Reg_1bit_14.inverter_2.nmos.1 550 360
n data[14] gnd Reg_32bit_25.Reg_1bit_14.net_3 24 100
| device Reg_32bit_25.Reg_1bit_14.inverter_2.nmos.2 550 360
n data[14] gnd Reg_32bit_25.Reg_1bit_14.net_3 24 100
| device Reg_32bit_25.Reg_1bit_14.inverter_2.nmos.3 550 360
n data[14] gnd Reg_32bit_25.Reg_1bit_14.net_3 24 100
| device Reg_32bit_25.Reg_1bit_14.inverter_2.nmos.4 550 360
n data[14] gnd Reg_32bit_25.Reg_1bit_14.net_3 24 100
| device Reg_32bit_25.Reg_1bit_14.inverter_2.pmos.1 550 200
p data[14] vdd Reg_32bit_25.Reg_1bit_14.net_3 24 200
| device Reg_32bit_25.Reg_1bit_14.inverter_2.pmos.2 550 200
p data[14] vdd Reg_32bit_25.Reg_1bit_14.net_3 24 200
| device Reg_32bit_25.Reg_1bit_14.inverter_2.pmos.3 550 200
p data[14] vdd Reg_32bit_25.Reg_1bit_14.net_3 24 200
| device Reg_32bit_25.Reg_1bit_14.inverter_2.pmos.4 550 200
p data[14] vdd Reg_32bit_25.Reg_1bit_14.net_3 24 200
| end Reg_32bit_25.Reg_1bit_14.inverter_2
| device Reg_32bit_25.Reg_1bit_14.nmos_1 730 230
n inR1[26] Reg_32bit_25.Reg_1bit_14.net_2 out1[14] 24 100
| device Reg_32bit_25.Reg_1bit_14.nmos_2 730 360
n inR2[26] Reg_32bit_25.Reg_1bit_14.net_2 out2[14] 24 100
| end Reg_32bit_25.Reg_1bit_14
| begin Reg_32bit_25.Reg_1bit_15 510 2060
| begin Reg_32bit_25.Reg_1bit_15.inverter 560 210
| device Reg_32bit_25.Reg_1bit_15.inverter.nmos 550 360
n Reg_32bit_25.Reg_1bit_15.net_2 gnd Reg_32bit_25.Reg_1bit_15.net_1 24 100
| device Reg_32bit_25.Reg_1bit_15.inverter.pmos 550 200
p Reg_32bit_25.Reg_1bit_15.net_2 vdd Reg_32bit_25.Reg_1bit_15.net_1 24 200
| end Reg_32bit_25.Reg_1bit_15.inverter
| device Reg_32bit_25.Reg_1bit_15.nmos.1 390 260
n w[26] Reg_32bit_25.Reg_1bit_15.net_3 Reg_32bit_25.Reg_1bit_15.net_1 24 100
| device Reg_32bit_25.Reg_1bit_15.nmos.2 390 260
n w[26] Reg_32bit_25.Reg_1bit_15.net_3 Reg_32bit_25.Reg_1bit_15.net_1 24 100
| device Reg_32bit_25.Reg_1bit_15.nmos.3 390 260
n w[26] Reg_32bit_25.Reg_1bit_15.net_3 Reg_32bit_25.Reg_1bit_15.net_1 24 100
| device Reg_32bit_25.Reg_1bit_15.nmos.4 390 260
n w[26] Reg_32bit_25.Reg_1bit_15.net_3 Reg_32bit_25.Reg_1bit_15.net_1 24 100
| begin Reg_32bit_25.Reg_1bit_15.inverter_1 550 380
| device Reg_32bit_25.Reg_1bit_15.inverter_1.nmos.1 550 360
n Reg_32bit_25.Reg_1bit_15.net_1 gnd Reg_32bit_25.Reg_1bit_15.net_2 24 100
| device Reg_32bit_25.Reg_1bit_15.inverter_1.nmos.2 550 360
n Reg_32bit_25.Reg_1bit_15.net_1 gnd Reg_32bit_25.Reg_1bit_15.net_2 24 100
| device Reg_32bit_25.Reg_1bit_15.inverter_1.nmos.3 550 360
n Reg_32bit_25.Reg_1bit_15.net_1 gnd Reg_32bit_25.Reg_1bit_15.net_2 24 100
| device Reg_32bit_25.Reg_1bit_15.inverter_1.nmos.4 550 360
n Reg_32bit_25.Reg_1bit_15.net_1 gnd Reg_32bit_25.Reg_1bit_15.net_2 24 100
| device Reg_32bit_25.Reg_1bit_15.inverter_1.pmos.1 550 200
p Reg_32bit_25.Reg_1bit_15.net_1 vdd Reg_32bit_25.Reg_1bit_15.net_2 24 200
| device Reg_32bit_25.Reg_1bit_15.inverter_1.pmos.2 550 200
p Reg_32bit_25.Reg_1bit_15.net_1 vdd Reg_32bit_25.Reg_1bit_15.net_2 24 200
| device Reg_32bit_25.Reg_1bit_15.inverter_1.pmos.3 550 200
p Reg_32bit_25.Reg_1bit_15.net_1 vdd Reg_32bit_25.Reg_1bit_15.net_2 24 200
| device Reg_32bit_25.Reg_1bit_15.inverter_1.pmos.4 550 200
p Reg_32bit_25.Reg_1bit_15.net_1 vdd Reg_32bit_25.Reg_1bit_15.net_2 24 200
| end Reg_32bit_25.Reg_1bit_15.inverter_1
| begin Reg_32bit_25.Reg_1bit_15.inverter_2 290 260
| device Reg_32bit_25.Reg_1bit_15.inverter_2.nmos.1 550 360
n data[15] gnd Reg_32bit_25.Reg_1bit_15.net_3 24 100
| device Reg_32bit_25.Reg_1bit_15.inverter_2.nmos.2 550 360
n data[15] gnd Reg_32bit_25.Reg_1bit_15.net_3 24 100
| device Reg_32bit_25.Reg_1bit_15.inverter_2.nmos.3 550 360
n data[15] gnd Reg_32bit_25.Reg_1bit_15.net_3 24 100
| device Reg_32bit_25.Reg_1bit_15.inverter_2.nmos.4 550 360
n data[15] gnd Reg_32bit_25.Reg_1bit_15.net_3 24 100
| device Reg_32bit_25.Reg_1bit_15.inverter_2.pmos.1 550 200
p data[15] vdd Reg_32bit_25.Reg_1bit_15.net_3 24 200
| device Reg_32bit_25.Reg_1bit_15.inverter_2.pmos.2 550 200
p data[15] vdd Reg_32bit_25.Reg_1bit_15.net_3 24 200
| device Reg_32bit_25.Reg_1bit_15.inverter_2.pmos.3 550 200
p data[15] vdd Reg_32bit_25.Reg_1bit_15.net_3 24 200
| device Reg_32bit_25.Reg_1bit_15.inverter_2.pmos.4 550 200
p data[15] vdd Reg_32bit_25.Reg_1bit_15.net_3 24 200
| end Reg_32bit_25.Reg_1bit_15.inverter_2
| device Reg_32bit_25.Reg_1bit_15.nmos_1 730 230
n inR1[26] Reg_32bit_25.Reg_1bit_15.net_2 out1[15] 24 100
| device Reg_32bit_25.Reg_1bit_15.nmos_2 730 360
n inR2[26] Reg_32bit_25.Reg_1bit_15.net_2 out2[15] 24 100
| end Reg_32bit_25.Reg_1bit_15
| begin Reg_32bit_25.Reg_1bit_16 510 2200
| begin Reg_32bit_25.Reg_1bit_16.inverter 560 210
| device Reg_32bit_25.Reg_1bit_16.inverter.nmos 550 360
n Reg_32bit_25.Reg_1bit_16.net_2 gnd Reg_32bit_25.Reg_1bit_16.net_1 24 100
| device Reg_32bit_25.Reg_1bit_16.inverter.pmos 550 200
p Reg_32bit_25.Reg_1bit_16.net_2 vdd Reg_32bit_25.Reg_1bit_16.net_1 24 200
| end Reg_32bit_25.Reg_1bit_16.inverter
| device Reg_32bit_25.Reg_1bit_16.nmos.1 390 260
n w[26] Reg_32bit_25.Reg_1bit_16.net_3 Reg_32bit_25.Reg_1bit_16.net_1 24 100
| device Reg_32bit_25.Reg_1bit_16.nmos.2 390 260
n w[26] Reg_32bit_25.Reg_1bit_16.net_3 Reg_32bit_25.Reg_1bit_16.net_1 24 100
| device Reg_32bit_25.Reg_1bit_16.nmos.3 390 260
n w[26] Reg_32bit_25.Reg_1bit_16.net_3 Reg_32bit_25.Reg_1bit_16.net_1 24 100
| device Reg_32bit_25.Reg_1bit_16.nmos.4 390 260
n w[26] Reg_32bit_25.Reg_1bit_16.net_3 Reg_32bit_25.Reg_1bit_16.net_1 24 100
| begin Reg_32bit_25.Reg_1bit_16.inverter_1 550 380
| device Reg_32bit_25.Reg_1bit_16.inverter_1.nmos.1 550 360
n Reg_32bit_25.Reg_1bit_16.net_1 gnd Reg_32bit_25.Reg_1bit_16.net_2 24 100
| device Reg_32bit_25.Reg_1bit_16.inverter_1.nmos.2 550 360
n Reg_32bit_25.Reg_1bit_16.net_1 gnd Reg_32bit_25.Reg_1bit_16.net_2 24 100
| device Reg_32bit_25.Reg_1bit_16.inverter_1.nmos.3 550 360
n Reg_32bit_25.Reg_1bit_16.net_1 gnd Reg_32bit_25.Reg_1bit_16.net_2 24 100
| device Reg_32bit_25.Reg_1bit_16.inverter_1.nmos.4 550 360
n Reg_32bit_25.Reg_1bit_16.net_1 gnd Reg_32bit_25.Reg_1bit_16.net_2 24 100
| device Reg_32bit_25.Reg_1bit_16.inverter_1.pmos.1 550 200
p Reg_32bit_25.Reg_1bit_16.net_1 vdd Reg_32bit_25.Reg_1bit_16.net_2 24 200
| device Reg_32bit_25.Reg_1bit_16.inverter_1.pmos.2 550 200
p Reg_32bit_25.Reg_1bit_16.net_1 vdd Reg_32bit_25.Reg_1bit_16.net_2 24 200
| device Reg_32bit_25.Reg_1bit_16.inverter_1.pmos.3 550 200
p Reg_32bit_25.Reg_1bit_16.net_1 vdd Reg_32bit_25.Reg_1bit_16.net_2 24 200
| device Reg_32bit_25.Reg_1bit_16.inverter_1.pmos.4 550 200
p Reg_32bit_25.Reg_1bit_16.net_1 vdd Reg_32bit_25.Reg_1bit_16.net_2 24 200
| end Reg_32bit_25.Reg_1bit_16.inverter_1
| begin Reg_32bit_25.Reg_1bit_16.inverter_2 290 260
| device Reg_32bit_25.Reg_1bit_16.inverter_2.nmos.1 550 360
n data[16] gnd Reg_32bit_25.Reg_1bit_16.net_3 24 100
| device Reg_32bit_25.Reg_1bit_16.inverter_2.nmos.2 550 360
n data[16] gnd Reg_32bit_25.Reg_1bit_16.net_3 24 100
| device Reg_32bit_25.Reg_1bit_16.inverter_2.nmos.3 550 360
n data[16] gnd Reg_32bit_25.Reg_1bit_16.net_3 24 100
| device Reg_32bit_25.Reg_1bit_16.inverter_2.nmos.4 550 360
n data[16] gnd Reg_32bit_25.Reg_1bit_16.net_3 24 100
| device Reg_32bit_25.Reg_1bit_16.inverter_2.pmos.1 550 200
p data[16] vdd Reg_32bit_25.Reg_1bit_16.net_3 24 200
| device Reg_32bit_25.Reg_1bit_16.inverter_2.pmos.2 550 200
p data[16] vdd Reg_32bit_25.Reg_1bit_16.net_3 24 200
| device Reg_32bit_25.Reg_1bit_16.inverter_2.pmos.3 550 200
p data[16] vdd Reg_32bit_25.Reg_1bit_16.net_3 24 200
| device Reg_32bit_25.Reg_1bit_16.inverter_2.pmos.4 550 200
p data[16] vdd Reg_32bit_25.Reg_1bit_16.net_3 24 200
| end Reg_32bit_25.Reg_1bit_16.inverter_2
| device Reg_32bit_25.Reg_1bit_16.nmos_1 730 230
n inR1[26] Reg_32bit_25.Reg_1bit_16.net_2 out1[16] 24 100
| device Reg_32bit_25.Reg_1bit_16.nmos_2 730 360
n inR2[26] Reg_32bit_25.Reg_1bit_16.net_2 out2[16] 24 100
| end Reg_32bit_25.Reg_1bit_16
| begin Reg_32bit_25.Reg_1bit_17 510 2330
| begin Reg_32bit_25.Reg_1bit_17.inverter 560 210
| device Reg_32bit_25.Reg_1bit_17.inverter.nmos 550 360
n Reg_32bit_25.Reg_1bit_17.net_2 gnd Reg_32bit_25.Reg_1bit_17.net_1 24 100
| device Reg_32bit_25.Reg_1bit_17.inverter.pmos 550 200
p Reg_32bit_25.Reg_1bit_17.net_2 vdd Reg_32bit_25.Reg_1bit_17.net_1 24 200
| end Reg_32bit_25.Reg_1bit_17.inverter
| device Reg_32bit_25.Reg_1bit_17.nmos.1 390 260
n w[26] Reg_32bit_25.Reg_1bit_17.net_3 Reg_32bit_25.Reg_1bit_17.net_1 24 100
| device Reg_32bit_25.Reg_1bit_17.nmos.2 390 260
n w[26] Reg_32bit_25.Reg_1bit_17.net_3 Reg_32bit_25.Reg_1bit_17.net_1 24 100
| device Reg_32bit_25.Reg_1bit_17.nmos.3 390 260
n w[26] Reg_32bit_25.Reg_1bit_17.net_3 Reg_32bit_25.Reg_1bit_17.net_1 24 100
| device Reg_32bit_25.Reg_1bit_17.nmos.4 390 260
n w[26] Reg_32bit_25.Reg_1bit_17.net_3 Reg_32bit_25.Reg_1bit_17.net_1 24 100
| begin Reg_32bit_25.Reg_1bit_17.inverter_1 550 380
| device Reg_32bit_25.Reg_1bit_17.inverter_1.nmos.1 550 360
n Reg_32bit_25.Reg_1bit_17.net_1 gnd Reg_32bit_25.Reg_1bit_17.net_2 24 100
| device Reg_32bit_25.Reg_1bit_17.inverter_1.nmos.2 550 360
n Reg_32bit_25.Reg_1bit_17.net_1 gnd Reg_32bit_25.Reg_1bit_17.net_2 24 100
| device Reg_32bit_25.Reg_1bit_17.inverter_1.nmos.3 550 360
n Reg_32bit_25.Reg_1bit_17.net_1 gnd Reg_32bit_25.Reg_1bit_17.net_2 24 100
| device Reg_32bit_25.Reg_1bit_17.inverter_1.nmos.4 550 360
n Reg_32bit_25.Reg_1bit_17.net_1 gnd Reg_32bit_25.Reg_1bit_17.net_2 24 100
| device Reg_32bit_25.Reg_1bit_17.inverter_1.pmos.1 550 200
p Reg_32bit_25.Reg_1bit_17.net_1 vdd Reg_32bit_25.Reg_1bit_17.net_2 24 200
| device Reg_32bit_25.Reg_1bit_17.inverter_1.pmos.2 550 200
p Reg_32bit_25.Reg_1bit_17.net_1 vdd Reg_32bit_25.Reg_1bit_17.net_2 24 200
| device Reg_32bit_25.Reg_1bit_17.inverter_1.pmos.3 550 200
p Reg_32bit_25.Reg_1bit_17.net_1 vdd Reg_32bit_25.Reg_1bit_17.net_2 24 200
| device Reg_32bit_25.Reg_1bit_17.inverter_1.pmos.4 550 200
p Reg_32bit_25.Reg_1bit_17.net_1 vdd Reg_32bit_25.Reg_1bit_17.net_2 24 200
| end Reg_32bit_25.Reg_1bit_17.inverter_1
| begin Reg_32bit_25.Reg_1bit_17.inverter_2 290 260
| device Reg_32bit_25.Reg_1bit_17.inverter_2.nmos.1 550 360
n data[17] gnd Reg_32bit_25.Reg_1bit_17.net_3 24 100
| device Reg_32bit_25.Reg_1bit_17.inverter_2.nmos.2 550 360
n data[17] gnd Reg_32bit_25.Reg_1bit_17.net_3 24 100
| device Reg_32bit_25.Reg_1bit_17.inverter_2.nmos.3 550 360
n data[17] gnd Reg_32bit_25.Reg_1bit_17.net_3 24 100
| device Reg_32bit_25.Reg_1bit_17.inverter_2.nmos.4 550 360
n data[17] gnd Reg_32bit_25.Reg_1bit_17.net_3 24 100
| device Reg_32bit_25.Reg_1bit_17.inverter_2.pmos.1 550 200
p data[17] vdd Reg_32bit_25.Reg_1bit_17.net_3 24 200
| device Reg_32bit_25.Reg_1bit_17.inverter_2.pmos.2 550 200
p data[17] vdd Reg_32bit_25.Reg_1bit_17.net_3 24 200
| device Reg_32bit_25.Reg_1bit_17.inverter_2.pmos.3 550 200
p data[17] vdd Reg_32bit_25.Reg_1bit_17.net_3 24 200
| device Reg_32bit_25.Reg_1bit_17.inverter_2.pmos.4 550 200
p data[17] vdd Reg_32bit_25.Reg_1bit_17.net_3 24 200
| end Reg_32bit_25.Reg_1bit_17.inverter_2
| device Reg_32bit_25.Reg_1bit_17.nmos_1 730 230
n inR1[26] Reg_32bit_25.Reg_1bit_17.net_2 out1[17] 24 100
| device Reg_32bit_25.Reg_1bit_17.nmos_2 730 360
n inR2[26] Reg_32bit_25.Reg_1bit_17.net_2 out2[17] 24 100
| end Reg_32bit_25.Reg_1bit_17
| begin Reg_32bit_25.Reg_1bit_18 510 2460
| begin Reg_32bit_25.Reg_1bit_18.inverter 560 210
| device Reg_32bit_25.Reg_1bit_18.inverter.nmos 550 360
n Reg_32bit_25.Reg_1bit_18.net_2 gnd Reg_32bit_25.Reg_1bit_18.net_1 24 100
| device Reg_32bit_25.Reg_1bit_18.inverter.pmos 550 200
p Reg_32bit_25.Reg_1bit_18.net_2 vdd Reg_32bit_25.Reg_1bit_18.net_1 24 200
| end Reg_32bit_25.Reg_1bit_18.inverter
| device Reg_32bit_25.Reg_1bit_18.nmos.1 390 260
n w[26] Reg_32bit_25.Reg_1bit_18.net_3 Reg_32bit_25.Reg_1bit_18.net_1 24 100
| device Reg_32bit_25.Reg_1bit_18.nmos.2 390 260
n w[26] Reg_32bit_25.Reg_1bit_18.net_3 Reg_32bit_25.Reg_1bit_18.net_1 24 100
| device Reg_32bit_25.Reg_1bit_18.nmos.3 390 260
n w[26] Reg_32bit_25.Reg_1bit_18.net_3 Reg_32bit_25.Reg_1bit_18.net_1 24 100
| device Reg_32bit_25.Reg_1bit_18.nmos.4 390 260
n w[26] Reg_32bit_25.Reg_1bit_18.net_3 Reg_32bit_25.Reg_1bit_18.net_1 24 100
| begin Reg_32bit_25.Reg_1bit_18.inverter_1 550 380
| device Reg_32bit_25.Reg_1bit_18.inverter_1.nmos.1 550 360
n Reg_32bit_25.Reg_1bit_18.net_1 gnd Reg_32bit_25.Reg_1bit_18.net_2 24 100
| device Reg_32bit_25.Reg_1bit_18.inverter_1.nmos.2 550 360
n Reg_32bit_25.Reg_1bit_18.net_1 gnd Reg_32bit_25.Reg_1bit_18.net_2 24 100
| device Reg_32bit_25.Reg_1bit_18.inverter_1.nmos.3 550 360
n Reg_32bit_25.Reg_1bit_18.net_1 gnd Reg_32bit_25.Reg_1bit_18.net_2 24 100
| device Reg_32bit_25.Reg_1bit_18.inverter_1.nmos.4 550 360
n Reg_32bit_25.Reg_1bit_18.net_1 gnd Reg_32bit_25.Reg_1bit_18.net_2 24 100
| device Reg_32bit_25.Reg_1bit_18.inverter_1.pmos.1 550 200
p Reg_32bit_25.Reg_1bit_18.net_1 vdd Reg_32bit_25.Reg_1bit_18.net_2 24 200
| device Reg_32bit_25.Reg_1bit_18.inverter_1.pmos.2 550 200
p Reg_32bit_25.Reg_1bit_18.net_1 vdd Reg_32bit_25.Reg_1bit_18.net_2 24 200
| device Reg_32bit_25.Reg_1bit_18.inverter_1.pmos.3 550 200
p Reg_32bit_25.Reg_1bit_18.net_1 vdd Reg_32bit_25.Reg_1bit_18.net_2 24 200
| device Reg_32bit_25.Reg_1bit_18.inverter_1.pmos.4 550 200
p Reg_32bit_25.Reg_1bit_18.net_1 vdd Reg_32bit_25.Reg_1bit_18.net_2 24 200
| end Reg_32bit_25.Reg_1bit_18.inverter_1
| begin Reg_32bit_25.Reg_1bit_18.inverter_2 290 260
| device Reg_32bit_25.Reg_1bit_18.inverter_2.nmos.1 550 360
n data[18] gnd Reg_32bit_25.Reg_1bit_18.net_3 24 100
| device Reg_32bit_25.Reg_1bit_18.inverter_2.nmos.2 550 360
n data[18] gnd Reg_32bit_25.Reg_1bit_18.net_3 24 100
| device Reg_32bit_25.Reg_1bit_18.inverter_2.nmos.3 550 360
n data[18] gnd Reg_32bit_25.Reg_1bit_18.net_3 24 100
| device Reg_32bit_25.Reg_1bit_18.inverter_2.nmos.4 550 360
n data[18] gnd Reg_32bit_25.Reg_1bit_18.net_3 24 100
| device Reg_32bit_25.Reg_1bit_18.inverter_2.pmos.1 550 200
p data[18] vdd Reg_32bit_25.Reg_1bit_18.net_3 24 200
| device Reg_32bit_25.Reg_1bit_18.inverter_2.pmos.2 550 200
p data[18] vdd Reg_32bit_25.Reg_1bit_18.net_3 24 200
| device Reg_32bit_25.Reg_1bit_18.inverter_2.pmos.3 550 200
p data[18] vdd Reg_32bit_25.Reg_1bit_18.net_3 24 200
| device Reg_32bit_25.Reg_1bit_18.inverter_2.pmos.4 550 200
p data[18] vdd Reg_32bit_25.Reg_1bit_18.net_3 24 200
| end Reg_32bit_25.Reg_1bit_18.inverter_2
| device Reg_32bit_25.Reg_1bit_18.nmos_1 730 230
n inR1[26] Reg_32bit_25.Reg_1bit_18.net_2 out1[18] 24 100
| device Reg_32bit_25.Reg_1bit_18.nmos_2 730 360
n inR2[26] Reg_32bit_25.Reg_1bit_18.net_2 out2[18] 24 100
| end Reg_32bit_25.Reg_1bit_18
| begin Reg_32bit_25.Reg_1bit_19 510 2590
| begin Reg_32bit_25.Reg_1bit_19.inverter 560 210
| device Reg_32bit_25.Reg_1bit_19.inverter.nmos 550 360
n Reg_32bit_25.Reg_1bit_19.net_2 gnd Reg_32bit_25.Reg_1bit_19.net_1 24 100
| device Reg_32bit_25.Reg_1bit_19.inverter.pmos 550 200
p Reg_32bit_25.Reg_1bit_19.net_2 vdd Reg_32bit_25.Reg_1bit_19.net_1 24 200
| end Reg_32bit_25.Reg_1bit_19.inverter
| device Reg_32bit_25.Reg_1bit_19.nmos.1 390 260
n w[26] Reg_32bit_25.Reg_1bit_19.net_3 Reg_32bit_25.Reg_1bit_19.net_1 24 100
| device Reg_32bit_25.Reg_1bit_19.nmos.2 390 260
n w[26] Reg_32bit_25.Reg_1bit_19.net_3 Reg_32bit_25.Reg_1bit_19.net_1 24 100
| device Reg_32bit_25.Reg_1bit_19.nmos.3 390 260
n w[26] Reg_32bit_25.Reg_1bit_19.net_3 Reg_32bit_25.Reg_1bit_19.net_1 24 100
| device Reg_32bit_25.Reg_1bit_19.nmos.4 390 260
n w[26] Reg_32bit_25.Reg_1bit_19.net_3 Reg_32bit_25.Reg_1bit_19.net_1 24 100
| begin Reg_32bit_25.Reg_1bit_19.inverter_1 550 380
| device Reg_32bit_25.Reg_1bit_19.inverter_1.nmos.1 550 360
n Reg_32bit_25.Reg_1bit_19.net_1 gnd Reg_32bit_25.Reg_1bit_19.net_2 24 100
| device Reg_32bit_25.Reg_1bit_19.inverter_1.nmos.2 550 360
n Reg_32bit_25.Reg_1bit_19.net_1 gnd Reg_32bit_25.Reg_1bit_19.net_2 24 100
| device Reg_32bit_25.Reg_1bit_19.inverter_1.nmos.3 550 360
n Reg_32bit_25.Reg_1bit_19.net_1 gnd Reg_32bit_25.Reg_1bit_19.net_2 24 100
| device Reg_32bit_25.Reg_1bit_19.inverter_1.nmos.4 550 360
n Reg_32bit_25.Reg_1bit_19.net_1 gnd Reg_32bit_25.Reg_1bit_19.net_2 24 100
| device Reg_32bit_25.Reg_1bit_19.inverter_1.pmos.1 550 200
p Reg_32bit_25.Reg_1bit_19.net_1 vdd Reg_32bit_25.Reg_1bit_19.net_2 24 200
| device Reg_32bit_25.Reg_1bit_19.inverter_1.pmos.2 550 200
p Reg_32bit_25.Reg_1bit_19.net_1 vdd Reg_32bit_25.Reg_1bit_19.net_2 24 200
| device Reg_32bit_25.Reg_1bit_19.inverter_1.pmos.3 550 200
p Reg_32bit_25.Reg_1bit_19.net_1 vdd Reg_32bit_25.Reg_1bit_19.net_2 24 200
| device Reg_32bit_25.Reg_1bit_19.inverter_1.pmos.4 550 200
p Reg_32bit_25.Reg_1bit_19.net_1 vdd Reg_32bit_25.Reg_1bit_19.net_2 24 200
| end Reg_32bit_25.Reg_1bit_19.inverter_1
| begin Reg_32bit_25.Reg_1bit_19.inverter_2 290 260
| device Reg_32bit_25.Reg_1bit_19.inverter_2.nmos.1 550 360
n data[19] gnd Reg_32bit_25.Reg_1bit_19.net_3 24 100
| device Reg_32bit_25.Reg_1bit_19.inverter_2.nmos.2 550 360
n data[19] gnd Reg_32bit_25.Reg_1bit_19.net_3 24 100
| device Reg_32bit_25.Reg_1bit_19.inverter_2.nmos.3 550 360
n data[19] gnd Reg_32bit_25.Reg_1bit_19.net_3 24 100
| device Reg_32bit_25.Reg_1bit_19.inverter_2.nmos.4 550 360
n data[19] gnd Reg_32bit_25.Reg_1bit_19.net_3 24 100
| device Reg_32bit_25.Reg_1bit_19.inverter_2.pmos.1 550 200
p data[19] vdd Reg_32bit_25.Reg_1bit_19.net_3 24 200
| device Reg_32bit_25.Reg_1bit_19.inverter_2.pmos.2 550 200
p data[19] vdd Reg_32bit_25.Reg_1bit_19.net_3 24 200
| device Reg_32bit_25.Reg_1bit_19.inverter_2.pmos.3 550 200
p data[19] vdd Reg_32bit_25.Reg_1bit_19.net_3 24 200
| device Reg_32bit_25.Reg_1bit_19.inverter_2.pmos.4 550 200
p data[19] vdd Reg_32bit_25.Reg_1bit_19.net_3 24 200
| end Reg_32bit_25.Reg_1bit_19.inverter_2
| device Reg_32bit_25.Reg_1bit_19.nmos_1 730 230
n inR1[26] Reg_32bit_25.Reg_1bit_19.net_2 out1[19] 24 100
| device Reg_32bit_25.Reg_1bit_19.nmos_2 730 360
n inR2[26] Reg_32bit_25.Reg_1bit_19.net_2 out2[19] 24 100
| end Reg_32bit_25.Reg_1bit_19
| begin Reg_32bit_25.Reg_1bit_20 510 2720
| begin Reg_32bit_25.Reg_1bit_20.inverter 560 210
| device Reg_32bit_25.Reg_1bit_20.inverter.nmos 550 360
n Reg_32bit_25.Reg_1bit_20.net_2 gnd Reg_32bit_25.Reg_1bit_20.net_1 24 100
| device Reg_32bit_25.Reg_1bit_20.inverter.pmos 550 200
p Reg_32bit_25.Reg_1bit_20.net_2 vdd Reg_32bit_25.Reg_1bit_20.net_1 24 200
| end Reg_32bit_25.Reg_1bit_20.inverter
| device Reg_32bit_25.Reg_1bit_20.nmos.1 390 260
n w[26] Reg_32bit_25.Reg_1bit_20.net_3 Reg_32bit_25.Reg_1bit_20.net_1 24 100
| device Reg_32bit_25.Reg_1bit_20.nmos.2 390 260
n w[26] Reg_32bit_25.Reg_1bit_20.net_3 Reg_32bit_25.Reg_1bit_20.net_1 24 100
| device Reg_32bit_25.Reg_1bit_20.nmos.3 390 260
n w[26] Reg_32bit_25.Reg_1bit_20.net_3 Reg_32bit_25.Reg_1bit_20.net_1 24 100
| device Reg_32bit_25.Reg_1bit_20.nmos.4 390 260
n w[26] Reg_32bit_25.Reg_1bit_20.net_3 Reg_32bit_25.Reg_1bit_20.net_1 24 100
| begin Reg_32bit_25.Reg_1bit_20.inverter_1 550 380
| device Reg_32bit_25.Reg_1bit_20.inverter_1.nmos.1 550 360
n Reg_32bit_25.Reg_1bit_20.net_1 gnd Reg_32bit_25.Reg_1bit_20.net_2 24 100
| device Reg_32bit_25.Reg_1bit_20.inverter_1.nmos.2 550 360
n Reg_32bit_25.Reg_1bit_20.net_1 gnd Reg_32bit_25.Reg_1bit_20.net_2 24 100
| device Reg_32bit_25.Reg_1bit_20.inverter_1.nmos.3 550 360
n Reg_32bit_25.Reg_1bit_20.net_1 gnd Reg_32bit_25.Reg_1bit_20.net_2 24 100
| device Reg_32bit_25.Reg_1bit_20.inverter_1.nmos.4 550 360
n Reg_32bit_25.Reg_1bit_20.net_1 gnd Reg_32bit_25.Reg_1bit_20.net_2 24 100
| device Reg_32bit_25.Reg_1bit_20.inverter_1.pmos.1 550 200
p Reg_32bit_25.Reg_1bit_20.net_1 vdd Reg_32bit_25.Reg_1bit_20.net_2 24 200
| device Reg_32bit_25.Reg_1bit_20.inverter_1.pmos.2 550 200
p Reg_32bit_25.Reg_1bit_20.net_1 vdd Reg_32bit_25.Reg_1bit_20.net_2 24 200
| device Reg_32bit_25.Reg_1bit_20.inverter_1.pmos.3 550 200
p Reg_32bit_25.Reg_1bit_20.net_1 vdd Reg_32bit_25.Reg_1bit_20.net_2 24 200
| device Reg_32bit_25.Reg_1bit_20.inverter_1.pmos.4 550 200
p Reg_32bit_25.Reg_1bit_20.net_1 vdd Reg_32bit_25.Reg_1bit_20.net_2 24 200
| end Reg_32bit_25.Reg_1bit_20.inverter_1
| begin Reg_32bit_25.Reg_1bit_20.inverter_2 290 260
| device Reg_32bit_25.Reg_1bit_20.inverter_2.nmos.1 550 360
n data[20] gnd Reg_32bit_25.Reg_1bit_20.net_3 24 100
| device Reg_32bit_25.Reg_1bit_20.inverter_2.nmos.2 550 360
n data[20] gnd Reg_32bit_25.Reg_1bit_20.net_3 24 100
| device Reg_32bit_25.Reg_1bit_20.inverter_2.nmos.3 550 360
n data[20] gnd Reg_32bit_25.Reg_1bit_20.net_3 24 100
| device Reg_32bit_25.Reg_1bit_20.inverter_2.nmos.4 550 360
n data[20] gnd Reg_32bit_25.Reg_1bit_20.net_3 24 100
| device Reg_32bit_25.Reg_1bit_20.inverter_2.pmos.1 550 200
p data[20] vdd Reg_32bit_25.Reg_1bit_20.net_3 24 200
| device Reg_32bit_25.Reg_1bit_20.inverter_2.pmos.2 550 200
p data[20] vdd Reg_32bit_25.Reg_1bit_20.net_3 24 200
| device Reg_32bit_25.Reg_1bit_20.inverter_2.pmos.3 550 200
p data[20] vdd Reg_32bit_25.Reg_1bit_20.net_3 24 200
| device Reg_32bit_25.Reg_1bit_20.inverter_2.pmos.4 550 200
p data[20] vdd Reg_32bit_25.Reg_1bit_20.net_3 24 200
| end Reg_32bit_25.Reg_1bit_20.inverter_2
| device Reg_32bit_25.Reg_1bit_20.nmos_1 730 230
n inR1[26] Reg_32bit_25.Reg_1bit_20.net_2 out1[20] 24 100
| device Reg_32bit_25.Reg_1bit_20.nmos_2 730 360
n inR2[26] Reg_32bit_25.Reg_1bit_20.net_2 out2[20] 24 100
| end Reg_32bit_25.Reg_1bit_20
| begin Reg_32bit_25.Reg_1bit_21 510 2850
| begin Reg_32bit_25.Reg_1bit_21.inverter 560 210
| device Reg_32bit_25.Reg_1bit_21.inverter.nmos 550 360
n Reg_32bit_25.Reg_1bit_21.net_2 gnd Reg_32bit_25.Reg_1bit_21.net_1 24 100
| device Reg_32bit_25.Reg_1bit_21.inverter.pmos 550 200
p Reg_32bit_25.Reg_1bit_21.net_2 vdd Reg_32bit_25.Reg_1bit_21.net_1 24 200
| end Reg_32bit_25.Reg_1bit_21.inverter
| device Reg_32bit_25.Reg_1bit_21.nmos.1 390 260
n w[26] Reg_32bit_25.Reg_1bit_21.net_3 Reg_32bit_25.Reg_1bit_21.net_1 24 100
| device Reg_32bit_25.Reg_1bit_21.nmos.2 390 260
n w[26] Reg_32bit_25.Reg_1bit_21.net_3 Reg_32bit_25.Reg_1bit_21.net_1 24 100
| device Reg_32bit_25.Reg_1bit_21.nmos.3 390 260
n w[26] Reg_32bit_25.Reg_1bit_21.net_3 Reg_32bit_25.Reg_1bit_21.net_1 24 100
| device Reg_32bit_25.Reg_1bit_21.nmos.4 390 260
n w[26] Reg_32bit_25.Reg_1bit_21.net_3 Reg_32bit_25.Reg_1bit_21.net_1 24 100
| begin Reg_32bit_25.Reg_1bit_21.inverter_1 550 380
| device Reg_32bit_25.Reg_1bit_21.inverter_1.nmos.1 550 360
n Reg_32bit_25.Reg_1bit_21.net_1 gnd Reg_32bit_25.Reg_1bit_21.net_2 24 100
| device Reg_32bit_25.Reg_1bit_21.inverter_1.nmos.2 550 360
n Reg_32bit_25.Reg_1bit_21.net_1 gnd Reg_32bit_25.Reg_1bit_21.net_2 24 100
| device Reg_32bit_25.Reg_1bit_21.inverter_1.nmos.3 550 360
n Reg_32bit_25.Reg_1bit_21.net_1 gnd Reg_32bit_25.Reg_1bit_21.net_2 24 100
| device Reg_32bit_25.Reg_1bit_21.inverter_1.nmos.4 550 360
n Reg_32bit_25.Reg_1bit_21.net_1 gnd Reg_32bit_25.Reg_1bit_21.net_2 24 100
| device Reg_32bit_25.Reg_1bit_21.inverter_1.pmos.1 550 200
p Reg_32bit_25.Reg_1bit_21.net_1 vdd Reg_32bit_25.Reg_1bit_21.net_2 24 200
| device Reg_32bit_25.Reg_1bit_21.inverter_1.pmos.2 550 200
p Reg_32bit_25.Reg_1bit_21.net_1 vdd Reg_32bit_25.Reg_1bit_21.net_2 24 200
| device Reg_32bit_25.Reg_1bit_21.inverter_1.pmos.3 550 200
p Reg_32bit_25.Reg_1bit_21.net_1 vdd Reg_32bit_25.Reg_1bit_21.net_2 24 200
| device Reg_32bit_25.Reg_1bit_21.inverter_1.pmos.4 550 200
p Reg_32bit_25.Reg_1bit_21.net_1 vdd Reg_32bit_25.Reg_1bit_21.net_2 24 200
| end Reg_32bit_25.Reg_1bit_21.inverter_1
| begin Reg_32bit_25.Reg_1bit_21.inverter_2 290 260
| device Reg_32bit_25.Reg_1bit_21.inverter_2.nmos.1 550 360
n data[21] gnd Reg_32bit_25.Reg_1bit_21.net_3 24 100
| device Reg_32bit_25.Reg_1bit_21.inverter_2.nmos.2 550 360
n data[21] gnd Reg_32bit_25.Reg_1bit_21.net_3 24 100
| device Reg_32bit_25.Reg_1bit_21.inverter_2.nmos.3 550 360
n data[21] gnd Reg_32bit_25.Reg_1bit_21.net_3 24 100
| device Reg_32bit_25.Reg_1bit_21.inverter_2.nmos.4 550 360
n data[21] gnd Reg_32bit_25.Reg_1bit_21.net_3 24 100
| device Reg_32bit_25.Reg_1bit_21.inverter_2.pmos.1 550 200
p data[21] vdd Reg_32bit_25.Reg_1bit_21.net_3 24 200
| device Reg_32bit_25.Reg_1bit_21.inverter_2.pmos.2 550 200
p data[21] vdd Reg_32bit_25.Reg_1bit_21.net_3 24 200
| device Reg_32bit_25.Reg_1bit_21.inverter_2.pmos.3 550 200
p data[21] vdd Reg_32bit_25.Reg_1bit_21.net_3 24 200
| device Reg_32bit_25.Reg_1bit_21.inverter_2.pmos.4 550 200
p data[21] vdd Reg_32bit_25.Reg_1bit_21.net_3 24 200
| end Reg_32bit_25.Reg_1bit_21.inverter_2
| device Reg_32bit_25.Reg_1bit_21.nmos_1 730 230
n inR1[26] Reg_32bit_25.Reg_1bit_21.net_2 out1[21] 24 100
| device Reg_32bit_25.Reg_1bit_21.nmos_2 730 360
n inR2[26] Reg_32bit_25.Reg_1bit_21.net_2 out2[21] 24 100
| end Reg_32bit_25.Reg_1bit_21
| begin Reg_32bit_25.Reg_1bit_22 510 2980
| begin Reg_32bit_25.Reg_1bit_22.inverter 560 210
| device Reg_32bit_25.Reg_1bit_22.inverter.nmos 550 360
n Reg_32bit_25.Reg_1bit_22.net_2 gnd Reg_32bit_25.Reg_1bit_22.net_1 24 100
| device Reg_32bit_25.Reg_1bit_22.inverter.pmos 550 200
p Reg_32bit_25.Reg_1bit_22.net_2 vdd Reg_32bit_25.Reg_1bit_22.net_1 24 200
| end Reg_32bit_25.Reg_1bit_22.inverter
| device Reg_32bit_25.Reg_1bit_22.nmos.1 390 260
n w[26] Reg_32bit_25.Reg_1bit_22.net_3 Reg_32bit_25.Reg_1bit_22.net_1 24 100
| device Reg_32bit_25.Reg_1bit_22.nmos.2 390 260
n w[26] Reg_32bit_25.Reg_1bit_22.net_3 Reg_32bit_25.Reg_1bit_22.net_1 24 100
| device Reg_32bit_25.Reg_1bit_22.nmos.3 390 260
n w[26] Reg_32bit_25.Reg_1bit_22.net_3 Reg_32bit_25.Reg_1bit_22.net_1 24 100
| device Reg_32bit_25.Reg_1bit_22.nmos.4 390 260
n w[26] Reg_32bit_25.Reg_1bit_22.net_3 Reg_32bit_25.Reg_1bit_22.net_1 24 100
| begin Reg_32bit_25.Reg_1bit_22.inverter_1 550 380
| device Reg_32bit_25.Reg_1bit_22.inverter_1.nmos.1 550 360
n Reg_32bit_25.Reg_1bit_22.net_1 gnd Reg_32bit_25.Reg_1bit_22.net_2 24 100
| device Reg_32bit_25.Reg_1bit_22.inverter_1.nmos.2 550 360
n Reg_32bit_25.Reg_1bit_22.net_1 gnd Reg_32bit_25.Reg_1bit_22.net_2 24 100
| device Reg_32bit_25.Reg_1bit_22.inverter_1.nmos.3 550 360
n Reg_32bit_25.Reg_1bit_22.net_1 gnd Reg_32bit_25.Reg_1bit_22.net_2 24 100
| device Reg_32bit_25.Reg_1bit_22.inverter_1.nmos.4 550 360
n Reg_32bit_25.Reg_1bit_22.net_1 gnd Reg_32bit_25.Reg_1bit_22.net_2 24 100
| device Reg_32bit_25.Reg_1bit_22.inverter_1.pmos.1 550 200
p Reg_32bit_25.Reg_1bit_22.net_1 vdd Reg_32bit_25.Reg_1bit_22.net_2 24 200
| device Reg_32bit_25.Reg_1bit_22.inverter_1.pmos.2 550 200
p Reg_32bit_25.Reg_1bit_22.net_1 vdd Reg_32bit_25.Reg_1bit_22.net_2 24 200
| device Reg_32bit_25.Reg_1bit_22.inverter_1.pmos.3 550 200
p Reg_32bit_25.Reg_1bit_22.net_1 vdd Reg_32bit_25.Reg_1bit_22.net_2 24 200
| device Reg_32bit_25.Reg_1bit_22.inverter_1.pmos.4 550 200
p Reg_32bit_25.Reg_1bit_22.net_1 vdd Reg_32bit_25.Reg_1bit_22.net_2 24 200
| end Reg_32bit_25.Reg_1bit_22.inverter_1
| begin Reg_32bit_25.Reg_1bit_22.inverter_2 290 260
| device Reg_32bit_25.Reg_1bit_22.inverter_2.nmos.1 550 360
n data[22] gnd Reg_32bit_25.Reg_1bit_22.net_3 24 100
| device Reg_32bit_25.Reg_1bit_22.inverter_2.nmos.2 550 360
n data[22] gnd Reg_32bit_25.Reg_1bit_22.net_3 24 100
| device Reg_32bit_25.Reg_1bit_22.inverter_2.nmos.3 550 360
n data[22] gnd Reg_32bit_25.Reg_1bit_22.net_3 24 100
| device Reg_32bit_25.Reg_1bit_22.inverter_2.nmos.4 550 360
n data[22] gnd Reg_32bit_25.Reg_1bit_22.net_3 24 100
| device Reg_32bit_25.Reg_1bit_22.inverter_2.pmos.1 550 200
p data[22] vdd Reg_32bit_25.Reg_1bit_22.net_3 24 200
| device Reg_32bit_25.Reg_1bit_22.inverter_2.pmos.2 550 200
p data[22] vdd Reg_32bit_25.Reg_1bit_22.net_3 24 200
| device Reg_32bit_25.Reg_1bit_22.inverter_2.pmos.3 550 200
p data[22] vdd Reg_32bit_25.Reg_1bit_22.net_3 24 200
| device Reg_32bit_25.Reg_1bit_22.inverter_2.pmos.4 550 200
p data[22] vdd Reg_32bit_25.Reg_1bit_22.net_3 24 200
| end Reg_32bit_25.Reg_1bit_22.inverter_2
| device Reg_32bit_25.Reg_1bit_22.nmos_1 730 230
n inR1[26] Reg_32bit_25.Reg_1bit_22.net_2 out1[22] 24 100
| device Reg_32bit_25.Reg_1bit_22.nmos_2 730 360
n inR2[26] Reg_32bit_25.Reg_1bit_22.net_2 out2[22] 24 100
| end Reg_32bit_25.Reg_1bit_22
| begin Reg_32bit_25.Reg_1bit_23 510 3110
| begin Reg_32bit_25.Reg_1bit_23.inverter 560 210
| device Reg_32bit_25.Reg_1bit_23.inverter.nmos 550 360
n Reg_32bit_25.Reg_1bit_23.net_2 gnd Reg_32bit_25.Reg_1bit_23.net_1 24 100
| device Reg_32bit_25.Reg_1bit_23.inverter.pmos 550 200
p Reg_32bit_25.Reg_1bit_23.net_2 vdd Reg_32bit_25.Reg_1bit_23.net_1 24 200
| end Reg_32bit_25.Reg_1bit_23.inverter
| device Reg_32bit_25.Reg_1bit_23.nmos.1 390 260
n w[26] Reg_32bit_25.Reg_1bit_23.net_3 Reg_32bit_25.Reg_1bit_23.net_1 24 100
| device Reg_32bit_25.Reg_1bit_23.nmos.2 390 260
n w[26] Reg_32bit_25.Reg_1bit_23.net_3 Reg_32bit_25.Reg_1bit_23.net_1 24 100
| device Reg_32bit_25.Reg_1bit_23.nmos.3 390 260
n w[26] Reg_32bit_25.Reg_1bit_23.net_3 Reg_32bit_25.Reg_1bit_23.net_1 24 100
| device Reg_32bit_25.Reg_1bit_23.nmos.4 390 260
n w[26] Reg_32bit_25.Reg_1bit_23.net_3 Reg_32bit_25.Reg_1bit_23.net_1 24 100
| begin Reg_32bit_25.Reg_1bit_23.inverter_1 550 380
| device Reg_32bit_25.Reg_1bit_23.inverter_1.nmos.1 550 360
n Reg_32bit_25.Reg_1bit_23.net_1 gnd Reg_32bit_25.Reg_1bit_23.net_2 24 100
| device Reg_32bit_25.Reg_1bit_23.inverter_1.nmos.2 550 360
n Reg_32bit_25.Reg_1bit_23.net_1 gnd Reg_32bit_25.Reg_1bit_23.net_2 24 100
| device Reg_32bit_25.Reg_1bit_23.inverter_1.nmos.3 550 360
n Reg_32bit_25.Reg_1bit_23.net_1 gnd Reg_32bit_25.Reg_1bit_23.net_2 24 100
| device Reg_32bit_25.Reg_1bit_23.inverter_1.nmos.4 550 360
n Reg_32bit_25.Reg_1bit_23.net_1 gnd Reg_32bit_25.Reg_1bit_23.net_2 24 100
| device Reg_32bit_25.Reg_1bit_23.inverter_1.pmos.1 550 200
p Reg_32bit_25.Reg_1bit_23.net_1 vdd Reg_32bit_25.Reg_1bit_23.net_2 24 200
| device Reg_32bit_25.Reg_1bit_23.inverter_1.pmos.2 550 200
p Reg_32bit_25.Reg_1bit_23.net_1 vdd Reg_32bit_25.Reg_1bit_23.net_2 24 200
| device Reg_32bit_25.Reg_1bit_23.inverter_1.pmos.3 550 200
p Reg_32bit_25.Reg_1bit_23.net_1 vdd Reg_32bit_25.Reg_1bit_23.net_2 24 200
| device Reg_32bit_25.Reg_1bit_23.inverter_1.pmos.4 550 200
p Reg_32bit_25.Reg_1bit_23.net_1 vdd Reg_32bit_25.Reg_1bit_23.net_2 24 200
| end Reg_32bit_25.Reg_1bit_23.inverter_1
| begin Reg_32bit_25.Reg_1bit_23.inverter_2 290 260
| device Reg_32bit_25.Reg_1bit_23.inverter_2.nmos.1 550 360
n data[23] gnd Reg_32bit_25.Reg_1bit_23.net_3 24 100
| device Reg_32bit_25.Reg_1bit_23.inverter_2.nmos.2 550 360
n data[23] gnd Reg_32bit_25.Reg_1bit_23.net_3 24 100
| device Reg_32bit_25.Reg_1bit_23.inverter_2.nmos.3 550 360
n data[23] gnd Reg_32bit_25.Reg_1bit_23.net_3 24 100
| device Reg_32bit_25.Reg_1bit_23.inverter_2.nmos.4 550 360
n data[23] gnd Reg_32bit_25.Reg_1bit_23.net_3 24 100
| device Reg_32bit_25.Reg_1bit_23.inverter_2.pmos.1 550 200
p data[23] vdd Reg_32bit_25.Reg_1bit_23.net_3 24 200
| device Reg_32bit_25.Reg_1bit_23.inverter_2.pmos.2 550 200
p data[23] vdd Reg_32bit_25.Reg_1bit_23.net_3 24 200
| device Reg_32bit_25.Reg_1bit_23.inverter_2.pmos.3 550 200
p data[23] vdd Reg_32bit_25.Reg_1bit_23.net_3 24 200
| device Reg_32bit_25.Reg_1bit_23.inverter_2.pmos.4 550 200
p data[23] vdd Reg_32bit_25.Reg_1bit_23.net_3 24 200
| end Reg_32bit_25.Reg_1bit_23.inverter_2
| device Reg_32bit_25.Reg_1bit_23.nmos_1 730 230
n inR1[26] Reg_32bit_25.Reg_1bit_23.net_2 out1[23] 24 100
| device Reg_32bit_25.Reg_1bit_23.nmos_2 730 360
n inR2[26] Reg_32bit_25.Reg_1bit_23.net_2 out2[23] 24 100
| end Reg_32bit_25.Reg_1bit_23
| begin Reg_32bit_25.Reg_1bit_24 510 3250
| begin Reg_32bit_25.Reg_1bit_24.inverter 560 210
| device Reg_32bit_25.Reg_1bit_24.inverter.nmos 550 360
n Reg_32bit_25.Reg_1bit_24.net_2 gnd Reg_32bit_25.Reg_1bit_24.net_1 24 100
| device Reg_32bit_25.Reg_1bit_24.inverter.pmos 550 200
p Reg_32bit_25.Reg_1bit_24.net_2 vdd Reg_32bit_25.Reg_1bit_24.net_1 24 200
| end Reg_32bit_25.Reg_1bit_24.inverter
| device Reg_32bit_25.Reg_1bit_24.nmos.1 390 260
n w[26] Reg_32bit_25.Reg_1bit_24.net_3 Reg_32bit_25.Reg_1bit_24.net_1 24 100
| device Reg_32bit_25.Reg_1bit_24.nmos.2 390 260
n w[26] Reg_32bit_25.Reg_1bit_24.net_3 Reg_32bit_25.Reg_1bit_24.net_1 24 100
| device Reg_32bit_25.Reg_1bit_24.nmos.3 390 260
n w[26] Reg_32bit_25.Reg_1bit_24.net_3 Reg_32bit_25.Reg_1bit_24.net_1 24 100
| device Reg_32bit_25.Reg_1bit_24.nmos.4 390 260
n w[26] Reg_32bit_25.Reg_1bit_24.net_3 Reg_32bit_25.Reg_1bit_24.net_1 24 100
| begin Reg_32bit_25.Reg_1bit_24.inverter_1 550 380
| device Reg_32bit_25.Reg_1bit_24.inverter_1.nmos.1 550 360
n Reg_32bit_25.Reg_1bit_24.net_1 gnd Reg_32bit_25.Reg_1bit_24.net_2 24 100
| device Reg_32bit_25.Reg_1bit_24.inverter_1.nmos.2 550 360
n Reg_32bit_25.Reg_1bit_24.net_1 gnd Reg_32bit_25.Reg_1bit_24.net_2 24 100
| device Reg_32bit_25.Reg_1bit_24.inverter_1.nmos.3 550 360
n Reg_32bit_25.Reg_1bit_24.net_1 gnd Reg_32bit_25.Reg_1bit_24.net_2 24 100
| device Reg_32bit_25.Reg_1bit_24.inverter_1.nmos.4 550 360
n Reg_32bit_25.Reg_1bit_24.net_1 gnd Reg_32bit_25.Reg_1bit_24.net_2 24 100
| device Reg_32bit_25.Reg_1bit_24.inverter_1.pmos.1 550 200
p Reg_32bit_25.Reg_1bit_24.net_1 vdd Reg_32bit_25.Reg_1bit_24.net_2 24 200
| device Reg_32bit_25.Reg_1bit_24.inverter_1.pmos.2 550 200
p Reg_32bit_25.Reg_1bit_24.net_1 vdd Reg_32bit_25.Reg_1bit_24.net_2 24 200
| device Reg_32bit_25.Reg_1bit_24.inverter_1.pmos.3 550 200
p Reg_32bit_25.Reg_1bit_24.net_1 vdd Reg_32bit_25.Reg_1bit_24.net_2 24 200
| device Reg_32bit_25.Reg_1bit_24.inverter_1.pmos.4 550 200
p Reg_32bit_25.Reg_1bit_24.net_1 vdd Reg_32bit_25.Reg_1bit_24.net_2 24 200
| end Reg_32bit_25.Reg_1bit_24.inverter_1
| begin Reg_32bit_25.Reg_1bit_24.inverter_2 290 260
| device Reg_32bit_25.Reg_1bit_24.inverter_2.nmos.1 550 360
n data[24] gnd Reg_32bit_25.Reg_1bit_24.net_3 24 100
| device Reg_32bit_25.Reg_1bit_24.inverter_2.nmos.2 550 360
n data[24] gnd Reg_32bit_25.Reg_1bit_24.net_3 24 100
| device Reg_32bit_25.Reg_1bit_24.inverter_2.nmos.3 550 360
n data[24] gnd Reg_32bit_25.Reg_1bit_24.net_3 24 100
| device Reg_32bit_25.Reg_1bit_24.inverter_2.nmos.4 550 360
n data[24] gnd Reg_32bit_25.Reg_1bit_24.net_3 24 100
| device Reg_32bit_25.Reg_1bit_24.inverter_2.pmos.1 550 200
p data[24] vdd Reg_32bit_25.Reg_1bit_24.net_3 24 200
| device Reg_32bit_25.Reg_1bit_24.inverter_2.pmos.2 550 200
p data[24] vdd Reg_32bit_25.Reg_1bit_24.net_3 24 200
| device Reg_32bit_25.Reg_1bit_24.inverter_2.pmos.3 550 200
p data[24] vdd Reg_32bit_25.Reg_1bit_24.net_3 24 200
| device Reg_32bit_25.Reg_1bit_24.inverter_2.pmos.4 550 200
p data[24] vdd Reg_32bit_25.Reg_1bit_24.net_3 24 200
| end Reg_32bit_25.Reg_1bit_24.inverter_2
| device Reg_32bit_25.Reg_1bit_24.nmos_1 730 230
n inR1[26] Reg_32bit_25.Reg_1bit_24.net_2 out1[24] 24 100
| device Reg_32bit_25.Reg_1bit_24.nmos_2 730 360
n inR2[26] Reg_32bit_25.Reg_1bit_24.net_2 out2[24] 24 100
| end Reg_32bit_25.Reg_1bit_24
| begin Reg_32bit_25.Reg_1bit_25 510 3380
| begin Reg_32bit_25.Reg_1bit_25.inverter 560 210
| device Reg_32bit_25.Reg_1bit_25.inverter.nmos 550 360
n Reg_32bit_25.Reg_1bit_25.net_2 gnd Reg_32bit_25.Reg_1bit_25.net_1 24 100
| device Reg_32bit_25.Reg_1bit_25.inverter.pmos 550 200
p Reg_32bit_25.Reg_1bit_25.net_2 vdd Reg_32bit_25.Reg_1bit_25.net_1 24 200
| end Reg_32bit_25.Reg_1bit_25.inverter
| device Reg_32bit_25.Reg_1bit_25.nmos.1 390 260
n w[26] Reg_32bit_25.Reg_1bit_25.net_3 Reg_32bit_25.Reg_1bit_25.net_1 24 100
| device Reg_32bit_25.Reg_1bit_25.nmos.2 390 260
n w[26] Reg_32bit_25.Reg_1bit_25.net_3 Reg_32bit_25.Reg_1bit_25.net_1 24 100
| device Reg_32bit_25.Reg_1bit_25.nmos.3 390 260
n w[26] Reg_32bit_25.Reg_1bit_25.net_3 Reg_32bit_25.Reg_1bit_25.net_1 24 100
| device Reg_32bit_25.Reg_1bit_25.nmos.4 390 260
n w[26] Reg_32bit_25.Reg_1bit_25.net_3 Reg_32bit_25.Reg_1bit_25.net_1 24 100
| begin Reg_32bit_25.Reg_1bit_25.inverter_1 550 380
| device Reg_32bit_25.Reg_1bit_25.inverter_1.nmos.1 550 360
n Reg_32bit_25.Reg_1bit_25.net_1 gnd Reg_32bit_25.Reg_1bit_25.net_2 24 100
| device Reg_32bit_25.Reg_1bit_25.inverter_1.nmos.2 550 360
n Reg_32bit_25.Reg_1bit_25.net_1 gnd Reg_32bit_25.Reg_1bit_25.net_2 24 100
| device Reg_32bit_25.Reg_1bit_25.inverter_1.nmos.3 550 360
n Reg_32bit_25.Reg_1bit_25.net_1 gnd Reg_32bit_25.Reg_1bit_25.net_2 24 100
| device Reg_32bit_25.Reg_1bit_25.inverter_1.nmos.4 550 360
n Reg_32bit_25.Reg_1bit_25.net_1 gnd Reg_32bit_25.Reg_1bit_25.net_2 24 100
| device Reg_32bit_25.Reg_1bit_25.inverter_1.pmos.1 550 200
p Reg_32bit_25.Reg_1bit_25.net_1 vdd Reg_32bit_25.Reg_1bit_25.net_2 24 200
| device Reg_32bit_25.Reg_1bit_25.inverter_1.pmos.2 550 200
p Reg_32bit_25.Reg_1bit_25.net_1 vdd Reg_32bit_25.Reg_1bit_25.net_2 24 200
| device Reg_32bit_25.Reg_1bit_25.inverter_1.pmos.3 550 200
p Reg_32bit_25.Reg_1bit_25.net_1 vdd Reg_32bit_25.Reg_1bit_25.net_2 24 200
| device Reg_32bit_25.Reg_1bit_25.inverter_1.pmos.4 550 200
p Reg_32bit_25.Reg_1bit_25.net_1 vdd Reg_32bit_25.Reg_1bit_25.net_2 24 200
| end Reg_32bit_25.Reg_1bit_25.inverter_1
| begin Reg_32bit_25.Reg_1bit_25.inverter_2 290 260
| device Reg_32bit_25.Reg_1bit_25.inverter_2.nmos.1 550 360
n data[25] gnd Reg_32bit_25.Reg_1bit_25.net_3 24 100
| device Reg_32bit_25.Reg_1bit_25.inverter_2.nmos.2 550 360
n data[25] gnd Reg_32bit_25.Reg_1bit_25.net_3 24 100
| device Reg_32bit_25.Reg_1bit_25.inverter_2.nmos.3 550 360
n data[25] gnd Reg_32bit_25.Reg_1bit_25.net_3 24 100
| device Reg_32bit_25.Reg_1bit_25.inverter_2.nmos.4 550 360
n data[25] gnd Reg_32bit_25.Reg_1bit_25.net_3 24 100
| device Reg_32bit_25.Reg_1bit_25.inverter_2.pmos.1 550 200
p data[25] vdd Reg_32bit_25.Reg_1bit_25.net_3 24 200
| device Reg_32bit_25.Reg_1bit_25.inverter_2.pmos.2 550 200
p data[25] vdd Reg_32bit_25.Reg_1bit_25.net_3 24 200
| device Reg_32bit_25.Reg_1bit_25.inverter_2.pmos.3 550 200
p data[25] vdd Reg_32bit_25.Reg_1bit_25.net_3 24 200
| device Reg_32bit_25.Reg_1bit_25.inverter_2.pmos.4 550 200
p data[25] vdd Reg_32bit_25.Reg_1bit_25.net_3 24 200
| end Reg_32bit_25.Reg_1bit_25.inverter_2
| device Reg_32bit_25.Reg_1bit_25.nmos_1 730 230
n inR1[26] Reg_32bit_25.Reg_1bit_25.net_2 out1[25] 24 100
| device Reg_32bit_25.Reg_1bit_25.nmos_2 730 360
n inR2[26] Reg_32bit_25.Reg_1bit_25.net_2 out2[25] 24 100
| end Reg_32bit_25.Reg_1bit_25
| begin Reg_32bit_25.Reg_1bit_26 510 3510
| begin Reg_32bit_25.Reg_1bit_26.inverter 560 210
| device Reg_32bit_25.Reg_1bit_26.inverter.nmos 550 360
n Reg_32bit_25.Reg_1bit_26.net_2 gnd Reg_32bit_25.Reg_1bit_26.net_1 24 100
| device Reg_32bit_25.Reg_1bit_26.inverter.pmos 550 200
p Reg_32bit_25.Reg_1bit_26.net_2 vdd Reg_32bit_25.Reg_1bit_26.net_1 24 200
| end Reg_32bit_25.Reg_1bit_26.inverter
| device Reg_32bit_25.Reg_1bit_26.nmos.1 390 260
n w[26] Reg_32bit_25.Reg_1bit_26.net_3 Reg_32bit_25.Reg_1bit_26.net_1 24 100
| device Reg_32bit_25.Reg_1bit_26.nmos.2 390 260
n w[26] Reg_32bit_25.Reg_1bit_26.net_3 Reg_32bit_25.Reg_1bit_26.net_1 24 100
| device Reg_32bit_25.Reg_1bit_26.nmos.3 390 260
n w[26] Reg_32bit_25.Reg_1bit_26.net_3 Reg_32bit_25.Reg_1bit_26.net_1 24 100
| device Reg_32bit_25.Reg_1bit_26.nmos.4 390 260
n w[26] Reg_32bit_25.Reg_1bit_26.net_3 Reg_32bit_25.Reg_1bit_26.net_1 24 100
| begin Reg_32bit_25.Reg_1bit_26.inverter_1 550 380
| device Reg_32bit_25.Reg_1bit_26.inverter_1.nmos.1 550 360
n Reg_32bit_25.Reg_1bit_26.net_1 gnd Reg_32bit_25.Reg_1bit_26.net_2 24 100
| device Reg_32bit_25.Reg_1bit_26.inverter_1.nmos.2 550 360
n Reg_32bit_25.Reg_1bit_26.net_1 gnd Reg_32bit_25.Reg_1bit_26.net_2 24 100
| device Reg_32bit_25.Reg_1bit_26.inverter_1.nmos.3 550 360
n Reg_32bit_25.Reg_1bit_26.net_1 gnd Reg_32bit_25.Reg_1bit_26.net_2 24 100
| device Reg_32bit_25.Reg_1bit_26.inverter_1.nmos.4 550 360
n Reg_32bit_25.Reg_1bit_26.net_1 gnd Reg_32bit_25.Reg_1bit_26.net_2 24 100
| device Reg_32bit_25.Reg_1bit_26.inverter_1.pmos.1 550 200
p Reg_32bit_25.Reg_1bit_26.net_1 vdd Reg_32bit_25.Reg_1bit_26.net_2 24 200
| device Reg_32bit_25.Reg_1bit_26.inverter_1.pmos.2 550 200
p Reg_32bit_25.Reg_1bit_26.net_1 vdd Reg_32bit_25.Reg_1bit_26.net_2 24 200
| device Reg_32bit_25.Reg_1bit_26.inverter_1.pmos.3 550 200
p Reg_32bit_25.Reg_1bit_26.net_1 vdd Reg_32bit_25.Reg_1bit_26.net_2 24 200
| device Reg_32bit_25.Reg_1bit_26.inverter_1.pmos.4 550 200
p Reg_32bit_25.Reg_1bit_26.net_1 vdd Reg_32bit_25.Reg_1bit_26.net_2 24 200
| end Reg_32bit_25.Reg_1bit_26.inverter_1
| begin Reg_32bit_25.Reg_1bit_26.inverter_2 290 260
| device Reg_32bit_25.Reg_1bit_26.inverter_2.nmos.1 550 360
n data[26] gnd Reg_32bit_25.Reg_1bit_26.net_3 24 100
| device Reg_32bit_25.Reg_1bit_26.inverter_2.nmos.2 550 360
n data[26] gnd Reg_32bit_25.Reg_1bit_26.net_3 24 100
| device Reg_32bit_25.Reg_1bit_26.inverter_2.nmos.3 550 360
n data[26] gnd Reg_32bit_25.Reg_1bit_26.net_3 24 100
| device Reg_32bit_25.Reg_1bit_26.inverter_2.nmos.4 550 360
n data[26] gnd Reg_32bit_25.Reg_1bit_26.net_3 24 100
| device Reg_32bit_25.Reg_1bit_26.inverter_2.pmos.1 550 200
p data[26] vdd Reg_32bit_25.Reg_1bit_26.net_3 24 200
| device Reg_32bit_25.Reg_1bit_26.inverter_2.pmos.2 550 200
p data[26] vdd Reg_32bit_25.Reg_1bit_26.net_3 24 200
| device Reg_32bit_25.Reg_1bit_26.inverter_2.pmos.3 550 200
p data[26] vdd Reg_32bit_25.Reg_1bit_26.net_3 24 200
| device Reg_32bit_25.Reg_1bit_26.inverter_2.pmos.4 550 200
p data[26] vdd Reg_32bit_25.Reg_1bit_26.net_3 24 200
| end Reg_32bit_25.Reg_1bit_26.inverter_2
| device Reg_32bit_25.Reg_1bit_26.nmos_1 730 230
n inR1[26] Reg_32bit_25.Reg_1bit_26.net_2 out1[26] 24 100
| device Reg_32bit_25.Reg_1bit_26.nmos_2 730 360
n inR2[26] Reg_32bit_25.Reg_1bit_26.net_2 out2[26] 24 100
| end Reg_32bit_25.Reg_1bit_26
| begin Reg_32bit_25.Reg_1bit_27 510 3640
| begin Reg_32bit_25.Reg_1bit_27.inverter 560 210
| device Reg_32bit_25.Reg_1bit_27.inverter.nmos 550 360
n Reg_32bit_25.Reg_1bit_27.net_2 gnd Reg_32bit_25.Reg_1bit_27.net_1 24 100
| device Reg_32bit_25.Reg_1bit_27.inverter.pmos 550 200
p Reg_32bit_25.Reg_1bit_27.net_2 vdd Reg_32bit_25.Reg_1bit_27.net_1 24 200
| end Reg_32bit_25.Reg_1bit_27.inverter
| device Reg_32bit_25.Reg_1bit_27.nmos.1 390 260
n w[26] Reg_32bit_25.Reg_1bit_27.net_3 Reg_32bit_25.Reg_1bit_27.net_1 24 100
| device Reg_32bit_25.Reg_1bit_27.nmos.2 390 260
n w[26] Reg_32bit_25.Reg_1bit_27.net_3 Reg_32bit_25.Reg_1bit_27.net_1 24 100
| device Reg_32bit_25.Reg_1bit_27.nmos.3 390 260
n w[26] Reg_32bit_25.Reg_1bit_27.net_3 Reg_32bit_25.Reg_1bit_27.net_1 24 100
| device Reg_32bit_25.Reg_1bit_27.nmos.4 390 260
n w[26] Reg_32bit_25.Reg_1bit_27.net_3 Reg_32bit_25.Reg_1bit_27.net_1 24 100
| begin Reg_32bit_25.Reg_1bit_27.inverter_1 550 380
| device Reg_32bit_25.Reg_1bit_27.inverter_1.nmos.1 550 360
n Reg_32bit_25.Reg_1bit_27.net_1 gnd Reg_32bit_25.Reg_1bit_27.net_2 24 100
| device Reg_32bit_25.Reg_1bit_27.inverter_1.nmos.2 550 360
n Reg_32bit_25.Reg_1bit_27.net_1 gnd Reg_32bit_25.Reg_1bit_27.net_2 24 100
| device Reg_32bit_25.Reg_1bit_27.inverter_1.nmos.3 550 360
n Reg_32bit_25.Reg_1bit_27.net_1 gnd Reg_32bit_25.Reg_1bit_27.net_2 24 100
| device Reg_32bit_25.Reg_1bit_27.inverter_1.nmos.4 550 360
n Reg_32bit_25.Reg_1bit_27.net_1 gnd Reg_32bit_25.Reg_1bit_27.net_2 24 100
| device Reg_32bit_25.Reg_1bit_27.inverter_1.pmos.1 550 200
p Reg_32bit_25.Reg_1bit_27.net_1 vdd Reg_32bit_25.Reg_1bit_27.net_2 24 200
| device Reg_32bit_25.Reg_1bit_27.inverter_1.pmos.2 550 200
p Reg_32bit_25.Reg_1bit_27.net_1 vdd Reg_32bit_25.Reg_1bit_27.net_2 24 200
| device Reg_32bit_25.Reg_1bit_27.inverter_1.pmos.3 550 200
p Reg_32bit_25.Reg_1bit_27.net_1 vdd Reg_32bit_25.Reg_1bit_27.net_2 24 200
| device Reg_32bit_25.Reg_1bit_27.inverter_1.pmos.4 550 200
p Reg_32bit_25.Reg_1bit_27.net_1 vdd Reg_32bit_25.Reg_1bit_27.net_2 24 200
| end Reg_32bit_25.Reg_1bit_27.inverter_1
| begin Reg_32bit_25.Reg_1bit_27.inverter_2 290 260
| device Reg_32bit_25.Reg_1bit_27.inverter_2.nmos.1 550 360
n data[27] gnd Reg_32bit_25.Reg_1bit_27.net_3 24 100
| device Reg_32bit_25.Reg_1bit_27.inverter_2.nmos.2 550 360
n data[27] gnd Reg_32bit_25.Reg_1bit_27.net_3 24 100
| device Reg_32bit_25.Reg_1bit_27.inverter_2.nmos.3 550 360
n data[27] gnd Reg_32bit_25.Reg_1bit_27.net_3 24 100
| device Reg_32bit_25.Reg_1bit_27.inverter_2.nmos.4 550 360
n data[27] gnd Reg_32bit_25.Reg_1bit_27.net_3 24 100
| device Reg_32bit_25.Reg_1bit_27.inverter_2.pmos.1 550 200
p data[27] vdd Reg_32bit_25.Reg_1bit_27.net_3 24 200
| device Reg_32bit_25.Reg_1bit_27.inverter_2.pmos.2 550 200
p data[27] vdd Reg_32bit_25.Reg_1bit_27.net_3 24 200
| device Reg_32bit_25.Reg_1bit_27.inverter_2.pmos.3 550 200
p data[27] vdd Reg_32bit_25.Reg_1bit_27.net_3 24 200
| device Reg_32bit_25.Reg_1bit_27.inverter_2.pmos.4 550 200
p data[27] vdd Reg_32bit_25.Reg_1bit_27.net_3 24 200
| end Reg_32bit_25.Reg_1bit_27.inverter_2
| device Reg_32bit_25.Reg_1bit_27.nmos_1 730 230
n inR1[26] Reg_32bit_25.Reg_1bit_27.net_2 out1[27] 24 100
| device Reg_32bit_25.Reg_1bit_27.nmos_2 730 360
n inR2[26] Reg_32bit_25.Reg_1bit_27.net_2 out2[27] 24 100
| end Reg_32bit_25.Reg_1bit_27
| begin Reg_32bit_25.Reg_1bit_28 510 3770
| begin Reg_32bit_25.Reg_1bit_28.inverter 560 210
| device Reg_32bit_25.Reg_1bit_28.inverter.nmos 550 360
n Reg_32bit_25.Reg_1bit_28.net_2 gnd Reg_32bit_25.Reg_1bit_28.net_1 24 100
| device Reg_32bit_25.Reg_1bit_28.inverter.pmos 550 200
p Reg_32bit_25.Reg_1bit_28.net_2 vdd Reg_32bit_25.Reg_1bit_28.net_1 24 200
| end Reg_32bit_25.Reg_1bit_28.inverter
| device Reg_32bit_25.Reg_1bit_28.nmos.1 390 260
n w[26] Reg_32bit_25.Reg_1bit_28.net_3 Reg_32bit_25.Reg_1bit_28.net_1 24 100
| device Reg_32bit_25.Reg_1bit_28.nmos.2 390 260
n w[26] Reg_32bit_25.Reg_1bit_28.net_3 Reg_32bit_25.Reg_1bit_28.net_1 24 100
| device Reg_32bit_25.Reg_1bit_28.nmos.3 390 260
n w[26] Reg_32bit_25.Reg_1bit_28.net_3 Reg_32bit_25.Reg_1bit_28.net_1 24 100
| device Reg_32bit_25.Reg_1bit_28.nmos.4 390 260
n w[26] Reg_32bit_25.Reg_1bit_28.net_3 Reg_32bit_25.Reg_1bit_28.net_1 24 100
| begin Reg_32bit_25.Reg_1bit_28.inverter_1 550 380
| device Reg_32bit_25.Reg_1bit_28.inverter_1.nmos.1 550 360
n Reg_32bit_25.Reg_1bit_28.net_1 gnd Reg_32bit_25.Reg_1bit_28.net_2 24 100
| device Reg_32bit_25.Reg_1bit_28.inverter_1.nmos.2 550 360
n Reg_32bit_25.Reg_1bit_28.net_1 gnd Reg_32bit_25.Reg_1bit_28.net_2 24 100
| device Reg_32bit_25.Reg_1bit_28.inverter_1.nmos.3 550 360
n Reg_32bit_25.Reg_1bit_28.net_1 gnd Reg_32bit_25.Reg_1bit_28.net_2 24 100
| device Reg_32bit_25.Reg_1bit_28.inverter_1.nmos.4 550 360
n Reg_32bit_25.Reg_1bit_28.net_1 gnd Reg_32bit_25.Reg_1bit_28.net_2 24 100
| device Reg_32bit_25.Reg_1bit_28.inverter_1.pmos.1 550 200
p Reg_32bit_25.Reg_1bit_28.net_1 vdd Reg_32bit_25.Reg_1bit_28.net_2 24 200
| device Reg_32bit_25.Reg_1bit_28.inverter_1.pmos.2 550 200
p Reg_32bit_25.Reg_1bit_28.net_1 vdd Reg_32bit_25.Reg_1bit_28.net_2 24 200
| device Reg_32bit_25.Reg_1bit_28.inverter_1.pmos.3 550 200
p Reg_32bit_25.Reg_1bit_28.net_1 vdd Reg_32bit_25.Reg_1bit_28.net_2 24 200
| device Reg_32bit_25.Reg_1bit_28.inverter_1.pmos.4 550 200
p Reg_32bit_25.Reg_1bit_28.net_1 vdd Reg_32bit_25.Reg_1bit_28.net_2 24 200
| end Reg_32bit_25.Reg_1bit_28.inverter_1
| begin Reg_32bit_25.Reg_1bit_28.inverter_2 290 260
| device Reg_32bit_25.Reg_1bit_28.inverter_2.nmos.1 550 360
n data[28] gnd Reg_32bit_25.Reg_1bit_28.net_3 24 100
| device Reg_32bit_25.Reg_1bit_28.inverter_2.nmos.2 550 360
n data[28] gnd Reg_32bit_25.Reg_1bit_28.net_3 24 100
| device Reg_32bit_25.Reg_1bit_28.inverter_2.nmos.3 550 360
n data[28] gnd Reg_32bit_25.Reg_1bit_28.net_3 24 100
| device Reg_32bit_25.Reg_1bit_28.inverter_2.nmos.4 550 360
n data[28] gnd Reg_32bit_25.Reg_1bit_28.net_3 24 100
| device Reg_32bit_25.Reg_1bit_28.inverter_2.pmos.1 550 200
p data[28] vdd Reg_32bit_25.Reg_1bit_28.net_3 24 200
| device Reg_32bit_25.Reg_1bit_28.inverter_2.pmos.2 550 200
p data[28] vdd Reg_32bit_25.Reg_1bit_28.net_3 24 200
| device Reg_32bit_25.Reg_1bit_28.inverter_2.pmos.3 550 200
p data[28] vdd Reg_32bit_25.Reg_1bit_28.net_3 24 200
| device Reg_32bit_25.Reg_1bit_28.inverter_2.pmos.4 550 200
p data[28] vdd Reg_32bit_25.Reg_1bit_28.net_3 24 200
| end Reg_32bit_25.Reg_1bit_28.inverter_2
| device Reg_32bit_25.Reg_1bit_28.nmos_1 730 230
n inR1[26] Reg_32bit_25.Reg_1bit_28.net_2 out1[28] 24 100
| device Reg_32bit_25.Reg_1bit_28.nmos_2 730 360
n inR2[26] Reg_32bit_25.Reg_1bit_28.net_2 out2[28] 24 100
| end Reg_32bit_25.Reg_1bit_28
| begin Reg_32bit_25.Reg_1bit_29 510 3900
| begin Reg_32bit_25.Reg_1bit_29.inverter 560 210
| device Reg_32bit_25.Reg_1bit_29.inverter.nmos 550 360
n Reg_32bit_25.Reg_1bit_29.net_2 gnd Reg_32bit_25.Reg_1bit_29.net_1 24 100
| device Reg_32bit_25.Reg_1bit_29.inverter.pmos 550 200
p Reg_32bit_25.Reg_1bit_29.net_2 vdd Reg_32bit_25.Reg_1bit_29.net_1 24 200
| end Reg_32bit_25.Reg_1bit_29.inverter
| device Reg_32bit_25.Reg_1bit_29.nmos.1 390 260
n w[26] Reg_32bit_25.Reg_1bit_29.net_3 Reg_32bit_25.Reg_1bit_29.net_1 24 100
| device Reg_32bit_25.Reg_1bit_29.nmos.2 390 260
n w[26] Reg_32bit_25.Reg_1bit_29.net_3 Reg_32bit_25.Reg_1bit_29.net_1 24 100
| device Reg_32bit_25.Reg_1bit_29.nmos.3 390 260
n w[26] Reg_32bit_25.Reg_1bit_29.net_3 Reg_32bit_25.Reg_1bit_29.net_1 24 100
| device Reg_32bit_25.Reg_1bit_29.nmos.4 390 260
n w[26] Reg_32bit_25.Reg_1bit_29.net_3 Reg_32bit_25.Reg_1bit_29.net_1 24 100
| begin Reg_32bit_25.Reg_1bit_29.inverter_1 550 380
| device Reg_32bit_25.Reg_1bit_29.inverter_1.nmos.1 550 360
n Reg_32bit_25.Reg_1bit_29.net_1 gnd Reg_32bit_25.Reg_1bit_29.net_2 24 100
| device Reg_32bit_25.Reg_1bit_29.inverter_1.nmos.2 550 360
n Reg_32bit_25.Reg_1bit_29.net_1 gnd Reg_32bit_25.Reg_1bit_29.net_2 24 100
| device Reg_32bit_25.Reg_1bit_29.inverter_1.nmos.3 550 360
n Reg_32bit_25.Reg_1bit_29.net_1 gnd Reg_32bit_25.Reg_1bit_29.net_2 24 100
| device Reg_32bit_25.Reg_1bit_29.inverter_1.nmos.4 550 360
n Reg_32bit_25.Reg_1bit_29.net_1 gnd Reg_32bit_25.Reg_1bit_29.net_2 24 100
| device Reg_32bit_25.Reg_1bit_29.inverter_1.pmos.1 550 200
p Reg_32bit_25.Reg_1bit_29.net_1 vdd Reg_32bit_25.Reg_1bit_29.net_2 24 200
| device Reg_32bit_25.Reg_1bit_29.inverter_1.pmos.2 550 200
p Reg_32bit_25.Reg_1bit_29.net_1 vdd Reg_32bit_25.Reg_1bit_29.net_2 24 200
| device Reg_32bit_25.Reg_1bit_29.inverter_1.pmos.3 550 200
p Reg_32bit_25.Reg_1bit_29.net_1 vdd Reg_32bit_25.Reg_1bit_29.net_2 24 200
| device Reg_32bit_25.Reg_1bit_29.inverter_1.pmos.4 550 200
p Reg_32bit_25.Reg_1bit_29.net_1 vdd Reg_32bit_25.Reg_1bit_29.net_2 24 200
| end Reg_32bit_25.Reg_1bit_29.inverter_1
| begin Reg_32bit_25.Reg_1bit_29.inverter_2 290 260
| device Reg_32bit_25.Reg_1bit_29.inverter_2.nmos.1 550 360
n data[29] gnd Reg_32bit_25.Reg_1bit_29.net_3 24 100
| device Reg_32bit_25.Reg_1bit_29.inverter_2.nmos.2 550 360
n data[29] gnd Reg_32bit_25.Reg_1bit_29.net_3 24 100
| device Reg_32bit_25.Reg_1bit_29.inverter_2.nmos.3 550 360
n data[29] gnd Reg_32bit_25.Reg_1bit_29.net_3 24 100
| device Reg_32bit_25.Reg_1bit_29.inverter_2.nmos.4 550 360
n data[29] gnd Reg_32bit_25.Reg_1bit_29.net_3 24 100
| device Reg_32bit_25.Reg_1bit_29.inverter_2.pmos.1 550 200
p data[29] vdd Reg_32bit_25.Reg_1bit_29.net_3 24 200
| device Reg_32bit_25.Reg_1bit_29.inverter_2.pmos.2 550 200
p data[29] vdd Reg_32bit_25.Reg_1bit_29.net_3 24 200
| device Reg_32bit_25.Reg_1bit_29.inverter_2.pmos.3 550 200
p data[29] vdd Reg_32bit_25.Reg_1bit_29.net_3 24 200
| device Reg_32bit_25.Reg_1bit_29.inverter_2.pmos.4 550 200
p data[29] vdd Reg_32bit_25.Reg_1bit_29.net_3 24 200
| end Reg_32bit_25.Reg_1bit_29.inverter_2
| device Reg_32bit_25.Reg_1bit_29.nmos_1 730 230
n inR1[26] Reg_32bit_25.Reg_1bit_29.net_2 out1[29] 24 100
| device Reg_32bit_25.Reg_1bit_29.nmos_2 730 360
n inR2[26] Reg_32bit_25.Reg_1bit_29.net_2 out2[29] 24 100
| end Reg_32bit_25.Reg_1bit_29
| begin Reg_32bit_25.Reg_1bit_30 510 4030
| begin Reg_32bit_25.Reg_1bit_30.inverter 560 210
| device Reg_32bit_25.Reg_1bit_30.inverter.nmos 550 360
n Reg_32bit_25.Reg_1bit_30.net_2 gnd Reg_32bit_25.Reg_1bit_30.net_1 24 100
| device Reg_32bit_25.Reg_1bit_30.inverter.pmos 550 200
p Reg_32bit_25.Reg_1bit_30.net_2 vdd Reg_32bit_25.Reg_1bit_30.net_1 24 200
| end Reg_32bit_25.Reg_1bit_30.inverter
| device Reg_32bit_25.Reg_1bit_30.nmos.1 390 260
n w[26] Reg_32bit_25.Reg_1bit_30.net_3 Reg_32bit_25.Reg_1bit_30.net_1 24 100
| device Reg_32bit_25.Reg_1bit_30.nmos.2 390 260
n w[26] Reg_32bit_25.Reg_1bit_30.net_3 Reg_32bit_25.Reg_1bit_30.net_1 24 100
| device Reg_32bit_25.Reg_1bit_30.nmos.3 390 260
n w[26] Reg_32bit_25.Reg_1bit_30.net_3 Reg_32bit_25.Reg_1bit_30.net_1 24 100
| device Reg_32bit_25.Reg_1bit_30.nmos.4 390 260
n w[26] Reg_32bit_25.Reg_1bit_30.net_3 Reg_32bit_25.Reg_1bit_30.net_1 24 100
| begin Reg_32bit_25.Reg_1bit_30.inverter_1 550 380
| device Reg_32bit_25.Reg_1bit_30.inverter_1.nmos.1 550 360
n Reg_32bit_25.Reg_1bit_30.net_1 gnd Reg_32bit_25.Reg_1bit_30.net_2 24 100
| device Reg_32bit_25.Reg_1bit_30.inverter_1.nmos.2 550 360
n Reg_32bit_25.Reg_1bit_30.net_1 gnd Reg_32bit_25.Reg_1bit_30.net_2 24 100
| device Reg_32bit_25.Reg_1bit_30.inverter_1.nmos.3 550 360
n Reg_32bit_25.Reg_1bit_30.net_1 gnd Reg_32bit_25.Reg_1bit_30.net_2 24 100
| device Reg_32bit_25.Reg_1bit_30.inverter_1.nmos.4 550 360
n Reg_32bit_25.Reg_1bit_30.net_1 gnd Reg_32bit_25.Reg_1bit_30.net_2 24 100
| device Reg_32bit_25.Reg_1bit_30.inverter_1.pmos.1 550 200
p Reg_32bit_25.Reg_1bit_30.net_1 vdd Reg_32bit_25.Reg_1bit_30.net_2 24 200
| device Reg_32bit_25.Reg_1bit_30.inverter_1.pmos.2 550 200
p Reg_32bit_25.Reg_1bit_30.net_1 vdd Reg_32bit_25.Reg_1bit_30.net_2 24 200
| device Reg_32bit_25.Reg_1bit_30.inverter_1.pmos.3 550 200
p Reg_32bit_25.Reg_1bit_30.net_1 vdd Reg_32bit_25.Reg_1bit_30.net_2 24 200
| device Reg_32bit_25.Reg_1bit_30.inverter_1.pmos.4 550 200
p Reg_32bit_25.Reg_1bit_30.net_1 vdd Reg_32bit_25.Reg_1bit_30.net_2 24 200
| end Reg_32bit_25.Reg_1bit_30.inverter_1
| begin Reg_32bit_25.Reg_1bit_30.inverter_2 290 260
| device Reg_32bit_25.Reg_1bit_30.inverter_2.nmos.1 550 360
n data[30] gnd Reg_32bit_25.Reg_1bit_30.net_3 24 100
| device Reg_32bit_25.Reg_1bit_30.inverter_2.nmos.2 550 360
n data[30] gnd Reg_32bit_25.Reg_1bit_30.net_3 24 100
| device Reg_32bit_25.Reg_1bit_30.inverter_2.nmos.3 550 360
n data[30] gnd Reg_32bit_25.Reg_1bit_30.net_3 24 100
| device Reg_32bit_25.Reg_1bit_30.inverter_2.nmos.4 550 360
n data[30] gnd Reg_32bit_25.Reg_1bit_30.net_3 24 100
| device Reg_32bit_25.Reg_1bit_30.inverter_2.pmos.1 550 200
p data[30] vdd Reg_32bit_25.Reg_1bit_30.net_3 24 200
| device Reg_32bit_25.Reg_1bit_30.inverter_2.pmos.2 550 200
p data[30] vdd Reg_32bit_25.Reg_1bit_30.net_3 24 200
| device Reg_32bit_25.Reg_1bit_30.inverter_2.pmos.3 550 200
p data[30] vdd Reg_32bit_25.Reg_1bit_30.net_3 24 200
| device Reg_32bit_25.Reg_1bit_30.inverter_2.pmos.4 550 200
p data[30] vdd Reg_32bit_25.Reg_1bit_30.net_3 24 200
| end Reg_32bit_25.Reg_1bit_30.inverter_2
| device Reg_32bit_25.Reg_1bit_30.nmos_1 730 230
n inR1[26] Reg_32bit_25.Reg_1bit_30.net_2 out1[30] 24 100
| device Reg_32bit_25.Reg_1bit_30.nmos_2 730 360
n inR2[26] Reg_32bit_25.Reg_1bit_30.net_2 out2[30] 24 100
| end Reg_32bit_25.Reg_1bit_30
| begin Reg_32bit_25.Reg_1bit_31 510 4160
| begin Reg_32bit_25.Reg_1bit_31.inverter 560 210
| device Reg_32bit_25.Reg_1bit_31.inverter.nmos 550 360
n Reg_32bit_25.Reg_1bit_31.net_2 gnd Reg_32bit_25.Reg_1bit_31.net_1 24 100
| device Reg_32bit_25.Reg_1bit_31.inverter.pmos 550 200
p Reg_32bit_25.Reg_1bit_31.net_2 vdd Reg_32bit_25.Reg_1bit_31.net_1 24 200
| end Reg_32bit_25.Reg_1bit_31.inverter
| device Reg_32bit_25.Reg_1bit_31.nmos.1 390 260
n w[26] Reg_32bit_25.Reg_1bit_31.net_3 Reg_32bit_25.Reg_1bit_31.net_1 24 100
| device Reg_32bit_25.Reg_1bit_31.nmos.2 390 260
n w[26] Reg_32bit_25.Reg_1bit_31.net_3 Reg_32bit_25.Reg_1bit_31.net_1 24 100
| device Reg_32bit_25.Reg_1bit_31.nmos.3 390 260
n w[26] Reg_32bit_25.Reg_1bit_31.net_3 Reg_32bit_25.Reg_1bit_31.net_1 24 100
| device Reg_32bit_25.Reg_1bit_31.nmos.4 390 260
n w[26] Reg_32bit_25.Reg_1bit_31.net_3 Reg_32bit_25.Reg_1bit_31.net_1 24 100
| begin Reg_32bit_25.Reg_1bit_31.inverter_1 550 380
| device Reg_32bit_25.Reg_1bit_31.inverter_1.nmos.1 550 360
n Reg_32bit_25.Reg_1bit_31.net_1 gnd Reg_32bit_25.Reg_1bit_31.net_2 24 100
| device Reg_32bit_25.Reg_1bit_31.inverter_1.nmos.2 550 360
n Reg_32bit_25.Reg_1bit_31.net_1 gnd Reg_32bit_25.Reg_1bit_31.net_2 24 100
| device Reg_32bit_25.Reg_1bit_31.inverter_1.nmos.3 550 360
n Reg_32bit_25.Reg_1bit_31.net_1 gnd Reg_32bit_25.Reg_1bit_31.net_2 24 100
| device Reg_32bit_25.Reg_1bit_31.inverter_1.nmos.4 550 360
n Reg_32bit_25.Reg_1bit_31.net_1 gnd Reg_32bit_25.Reg_1bit_31.net_2 24 100
| device Reg_32bit_25.Reg_1bit_31.inverter_1.pmos.1 550 200
p Reg_32bit_25.Reg_1bit_31.net_1 vdd Reg_32bit_25.Reg_1bit_31.net_2 24 200
| device Reg_32bit_25.Reg_1bit_31.inverter_1.pmos.2 550 200
p Reg_32bit_25.Reg_1bit_31.net_1 vdd Reg_32bit_25.Reg_1bit_31.net_2 24 200
| device Reg_32bit_25.Reg_1bit_31.inverter_1.pmos.3 550 200
p Reg_32bit_25.Reg_1bit_31.net_1 vdd Reg_32bit_25.Reg_1bit_31.net_2 24 200
| device Reg_32bit_25.Reg_1bit_31.inverter_1.pmos.4 550 200
p Reg_32bit_25.Reg_1bit_31.net_1 vdd Reg_32bit_25.Reg_1bit_31.net_2 24 200
| end Reg_32bit_25.Reg_1bit_31.inverter_1
| begin Reg_32bit_25.Reg_1bit_31.inverter_2 290 260
| device Reg_32bit_25.Reg_1bit_31.inverter_2.nmos.1 550 360
n data[31] gnd Reg_32bit_25.Reg_1bit_31.net_3 24 100
| device Reg_32bit_25.Reg_1bit_31.inverter_2.nmos.2 550 360
n data[31] gnd Reg_32bit_25.Reg_1bit_31.net_3 24 100
| device Reg_32bit_25.Reg_1bit_31.inverter_2.nmos.3 550 360
n data[31] gnd Reg_32bit_25.Reg_1bit_31.net_3 24 100
| device Reg_32bit_25.Reg_1bit_31.inverter_2.nmos.4 550 360
n data[31] gnd Reg_32bit_25.Reg_1bit_31.net_3 24 100
| device Reg_32bit_25.Reg_1bit_31.inverter_2.pmos.1 550 200
p data[31] vdd Reg_32bit_25.Reg_1bit_31.net_3 24 200
| device Reg_32bit_25.Reg_1bit_31.inverter_2.pmos.2 550 200
p data[31] vdd Reg_32bit_25.Reg_1bit_31.net_3 24 200
| device Reg_32bit_25.Reg_1bit_31.inverter_2.pmos.3 550 200
p data[31] vdd Reg_32bit_25.Reg_1bit_31.net_3 24 200
| device Reg_32bit_25.Reg_1bit_31.inverter_2.pmos.4 550 200
p data[31] vdd Reg_32bit_25.Reg_1bit_31.net_3 24 200
| end Reg_32bit_25.Reg_1bit_31.inverter_2
| device Reg_32bit_25.Reg_1bit_31.nmos_1 730 230
n inR1[26] Reg_32bit_25.Reg_1bit_31.net_2 out1[31] 24 100
| device Reg_32bit_25.Reg_1bit_31.nmos_2 730 360
n inR2[26] Reg_32bit_25.Reg_1bit_31.net_2 out2[31] 24 100
| end Reg_32bit_25.Reg_1bit_31
| end Reg_32bit_25
| begin Reg_32bit_26 940 3190
| begin Reg_32bit_26.Reg_1bit 510 100
| begin Reg_32bit_26.Reg_1bit.inverter 560 210
| device Reg_32bit_26.Reg_1bit.inverter.nmos 550 360
n Reg_32bit_26.Reg_1bit.net_2 gnd Reg_32bit_26.Reg_1bit.net_1 24 100
| device Reg_32bit_26.Reg_1bit.inverter.pmos 550 200
p Reg_32bit_26.Reg_1bit.net_2 vdd Reg_32bit_26.Reg_1bit.net_1 24 200
| end Reg_32bit_26.Reg_1bit.inverter
| device Reg_32bit_26.Reg_1bit.nmos.1 390 260
n w[27] Reg_32bit_26.Reg_1bit.net_3 Reg_32bit_26.Reg_1bit.net_1 24 100
| device Reg_32bit_26.Reg_1bit.nmos.2 390 260
n w[27] Reg_32bit_26.Reg_1bit.net_3 Reg_32bit_26.Reg_1bit.net_1 24 100
| device Reg_32bit_26.Reg_1bit.nmos.3 390 260
n w[27] Reg_32bit_26.Reg_1bit.net_3 Reg_32bit_26.Reg_1bit.net_1 24 100
| device Reg_32bit_26.Reg_1bit.nmos.4 390 260
n w[27] Reg_32bit_26.Reg_1bit.net_3 Reg_32bit_26.Reg_1bit.net_1 24 100
| begin Reg_32bit_26.Reg_1bit.inverter_1 550 380
| device Reg_32bit_26.Reg_1bit.inverter_1.nmos.1 550 360
n Reg_32bit_26.Reg_1bit.net_1 gnd Reg_32bit_26.Reg_1bit.net_2 24 100
| device Reg_32bit_26.Reg_1bit.inverter_1.nmos.2 550 360
n Reg_32bit_26.Reg_1bit.net_1 gnd Reg_32bit_26.Reg_1bit.net_2 24 100
| device Reg_32bit_26.Reg_1bit.inverter_1.nmos.3 550 360
n Reg_32bit_26.Reg_1bit.net_1 gnd Reg_32bit_26.Reg_1bit.net_2 24 100
| device Reg_32bit_26.Reg_1bit.inverter_1.nmos.4 550 360
n Reg_32bit_26.Reg_1bit.net_1 gnd Reg_32bit_26.Reg_1bit.net_2 24 100
| device Reg_32bit_26.Reg_1bit.inverter_1.pmos.1 550 200
p Reg_32bit_26.Reg_1bit.net_1 vdd Reg_32bit_26.Reg_1bit.net_2 24 200
| device Reg_32bit_26.Reg_1bit.inverter_1.pmos.2 550 200
p Reg_32bit_26.Reg_1bit.net_1 vdd Reg_32bit_26.Reg_1bit.net_2 24 200
| device Reg_32bit_26.Reg_1bit.inverter_1.pmos.3 550 200
p Reg_32bit_26.Reg_1bit.net_1 vdd Reg_32bit_26.Reg_1bit.net_2 24 200
| device Reg_32bit_26.Reg_1bit.inverter_1.pmos.4 550 200
p Reg_32bit_26.Reg_1bit.net_1 vdd Reg_32bit_26.Reg_1bit.net_2 24 200
| end Reg_32bit_26.Reg_1bit.inverter_1
| begin Reg_32bit_26.Reg_1bit.inverter_2 290 260
| device Reg_32bit_26.Reg_1bit.inverter_2.nmos.1 550 360
n data[0] gnd Reg_32bit_26.Reg_1bit.net_3 24 100
| device Reg_32bit_26.Reg_1bit.inverter_2.nmos.2 550 360
n data[0] gnd Reg_32bit_26.Reg_1bit.net_3 24 100
| device Reg_32bit_26.Reg_1bit.inverter_2.nmos.3 550 360
n data[0] gnd Reg_32bit_26.Reg_1bit.net_3 24 100
| device Reg_32bit_26.Reg_1bit.inverter_2.nmos.4 550 360
n data[0] gnd Reg_32bit_26.Reg_1bit.net_3 24 100
| device Reg_32bit_26.Reg_1bit.inverter_2.pmos.1 550 200
p data[0] vdd Reg_32bit_26.Reg_1bit.net_3 24 200
| device Reg_32bit_26.Reg_1bit.inverter_2.pmos.2 550 200
p data[0] vdd Reg_32bit_26.Reg_1bit.net_3 24 200
| device Reg_32bit_26.Reg_1bit.inverter_2.pmos.3 550 200
p data[0] vdd Reg_32bit_26.Reg_1bit.net_3 24 200
| device Reg_32bit_26.Reg_1bit.inverter_2.pmos.4 550 200
p data[0] vdd Reg_32bit_26.Reg_1bit.net_3 24 200
| end Reg_32bit_26.Reg_1bit.inverter_2
| device Reg_32bit_26.Reg_1bit.nmos_1 730 230
n inR1[27] Reg_32bit_26.Reg_1bit.net_2 out1[0] 24 100
| device Reg_32bit_26.Reg_1bit.nmos_2 730 360
n inR2[27] Reg_32bit_26.Reg_1bit.net_2 out2[0] 24 100
| end Reg_32bit_26.Reg_1bit
| begin Reg_32bit_26.Reg_1bit_1 510 230
| begin Reg_32bit_26.Reg_1bit_1.inverter 560 210
| device Reg_32bit_26.Reg_1bit_1.inverter.nmos 550 360
n Reg_32bit_26.Reg_1bit_1.net_2 gnd Reg_32bit_26.Reg_1bit_1.net_1 24 100
| device Reg_32bit_26.Reg_1bit_1.inverter.pmos 550 200
p Reg_32bit_26.Reg_1bit_1.net_2 vdd Reg_32bit_26.Reg_1bit_1.net_1 24 200
| end Reg_32bit_26.Reg_1bit_1.inverter
| device Reg_32bit_26.Reg_1bit_1.nmos.1 390 260
n w[27] Reg_32bit_26.Reg_1bit_1.net_3 Reg_32bit_26.Reg_1bit_1.net_1 24 100
| device Reg_32bit_26.Reg_1bit_1.nmos.2 390 260
n w[27] Reg_32bit_26.Reg_1bit_1.net_3 Reg_32bit_26.Reg_1bit_1.net_1 24 100
| device Reg_32bit_26.Reg_1bit_1.nmos.3 390 260
n w[27] Reg_32bit_26.Reg_1bit_1.net_3 Reg_32bit_26.Reg_1bit_1.net_1 24 100
| device Reg_32bit_26.Reg_1bit_1.nmos.4 390 260
n w[27] Reg_32bit_26.Reg_1bit_1.net_3 Reg_32bit_26.Reg_1bit_1.net_1 24 100
| begin Reg_32bit_26.Reg_1bit_1.inverter_1 550 380
| device Reg_32bit_26.Reg_1bit_1.inverter_1.nmos.1 550 360
n Reg_32bit_26.Reg_1bit_1.net_1 gnd Reg_32bit_26.Reg_1bit_1.net_2 24 100
| device Reg_32bit_26.Reg_1bit_1.inverter_1.nmos.2 550 360
n Reg_32bit_26.Reg_1bit_1.net_1 gnd Reg_32bit_26.Reg_1bit_1.net_2 24 100
| device Reg_32bit_26.Reg_1bit_1.inverter_1.nmos.3 550 360
n Reg_32bit_26.Reg_1bit_1.net_1 gnd Reg_32bit_26.Reg_1bit_1.net_2 24 100
| device Reg_32bit_26.Reg_1bit_1.inverter_1.nmos.4 550 360
n Reg_32bit_26.Reg_1bit_1.net_1 gnd Reg_32bit_26.Reg_1bit_1.net_2 24 100
| device Reg_32bit_26.Reg_1bit_1.inverter_1.pmos.1 550 200
p Reg_32bit_26.Reg_1bit_1.net_1 vdd Reg_32bit_26.Reg_1bit_1.net_2 24 200
| device Reg_32bit_26.Reg_1bit_1.inverter_1.pmos.2 550 200
p Reg_32bit_26.Reg_1bit_1.net_1 vdd Reg_32bit_26.Reg_1bit_1.net_2 24 200
| device Reg_32bit_26.Reg_1bit_1.inverter_1.pmos.3 550 200
p Reg_32bit_26.Reg_1bit_1.net_1 vdd Reg_32bit_26.Reg_1bit_1.net_2 24 200
| device Reg_32bit_26.Reg_1bit_1.inverter_1.pmos.4 550 200
p Reg_32bit_26.Reg_1bit_1.net_1 vdd Reg_32bit_26.Reg_1bit_1.net_2 24 200
| end Reg_32bit_26.Reg_1bit_1.inverter_1
| begin Reg_32bit_26.Reg_1bit_1.inverter_2 290 260
| device Reg_32bit_26.Reg_1bit_1.inverter_2.nmos.1 550 360
n data[1] gnd Reg_32bit_26.Reg_1bit_1.net_3 24 100
| device Reg_32bit_26.Reg_1bit_1.inverter_2.nmos.2 550 360
n data[1] gnd Reg_32bit_26.Reg_1bit_1.net_3 24 100
| device Reg_32bit_26.Reg_1bit_1.inverter_2.nmos.3 550 360
n data[1] gnd Reg_32bit_26.Reg_1bit_1.net_3 24 100
| device Reg_32bit_26.Reg_1bit_1.inverter_2.nmos.4 550 360
n data[1] gnd Reg_32bit_26.Reg_1bit_1.net_3 24 100
| device Reg_32bit_26.Reg_1bit_1.inverter_2.pmos.1 550 200
p data[1] vdd Reg_32bit_26.Reg_1bit_1.net_3 24 200
| device Reg_32bit_26.Reg_1bit_1.inverter_2.pmos.2 550 200
p data[1] vdd Reg_32bit_26.Reg_1bit_1.net_3 24 200
| device Reg_32bit_26.Reg_1bit_1.inverter_2.pmos.3 550 200
p data[1] vdd Reg_32bit_26.Reg_1bit_1.net_3 24 200
| device Reg_32bit_26.Reg_1bit_1.inverter_2.pmos.4 550 200
p data[1] vdd Reg_32bit_26.Reg_1bit_1.net_3 24 200
| end Reg_32bit_26.Reg_1bit_1.inverter_2
| device Reg_32bit_26.Reg_1bit_1.nmos_1 730 230
n inR1[27] Reg_32bit_26.Reg_1bit_1.net_2 out1[1] 24 100
| device Reg_32bit_26.Reg_1bit_1.nmos_2 730 360
n inR2[27] Reg_32bit_26.Reg_1bit_1.net_2 out2[1] 24 100
| end Reg_32bit_26.Reg_1bit_1
| begin Reg_32bit_26.Reg_1bit_2 510 360
| begin Reg_32bit_26.Reg_1bit_2.inverter 560 210
| device Reg_32bit_26.Reg_1bit_2.inverter.nmos 550 360
n Reg_32bit_26.Reg_1bit_2.net_2 gnd Reg_32bit_26.Reg_1bit_2.net_1 24 100
| device Reg_32bit_26.Reg_1bit_2.inverter.pmos 550 200
p Reg_32bit_26.Reg_1bit_2.net_2 vdd Reg_32bit_26.Reg_1bit_2.net_1 24 200
| end Reg_32bit_26.Reg_1bit_2.inverter
| device Reg_32bit_26.Reg_1bit_2.nmos.1 390 260
n w[27] Reg_32bit_26.Reg_1bit_2.net_3 Reg_32bit_26.Reg_1bit_2.net_1 24 100
| device Reg_32bit_26.Reg_1bit_2.nmos.2 390 260
n w[27] Reg_32bit_26.Reg_1bit_2.net_3 Reg_32bit_26.Reg_1bit_2.net_1 24 100
| device Reg_32bit_26.Reg_1bit_2.nmos.3 390 260
n w[27] Reg_32bit_26.Reg_1bit_2.net_3 Reg_32bit_26.Reg_1bit_2.net_1 24 100
| device Reg_32bit_26.Reg_1bit_2.nmos.4 390 260
n w[27] Reg_32bit_26.Reg_1bit_2.net_3 Reg_32bit_26.Reg_1bit_2.net_1 24 100
| begin Reg_32bit_26.Reg_1bit_2.inverter_1 550 380
| device Reg_32bit_26.Reg_1bit_2.inverter_1.nmos.1 550 360
n Reg_32bit_26.Reg_1bit_2.net_1 gnd Reg_32bit_26.Reg_1bit_2.net_2 24 100
| device Reg_32bit_26.Reg_1bit_2.inverter_1.nmos.2 550 360
n Reg_32bit_26.Reg_1bit_2.net_1 gnd Reg_32bit_26.Reg_1bit_2.net_2 24 100
| device Reg_32bit_26.Reg_1bit_2.inverter_1.nmos.3 550 360
n Reg_32bit_26.Reg_1bit_2.net_1 gnd Reg_32bit_26.Reg_1bit_2.net_2 24 100
| device Reg_32bit_26.Reg_1bit_2.inverter_1.nmos.4 550 360
n Reg_32bit_26.Reg_1bit_2.net_1 gnd Reg_32bit_26.Reg_1bit_2.net_2 24 100
| device Reg_32bit_26.Reg_1bit_2.inverter_1.pmos.1 550 200
p Reg_32bit_26.Reg_1bit_2.net_1 vdd Reg_32bit_26.Reg_1bit_2.net_2 24 200
| device Reg_32bit_26.Reg_1bit_2.inverter_1.pmos.2 550 200
p Reg_32bit_26.Reg_1bit_2.net_1 vdd Reg_32bit_26.Reg_1bit_2.net_2 24 200
| device Reg_32bit_26.Reg_1bit_2.inverter_1.pmos.3 550 200
p Reg_32bit_26.Reg_1bit_2.net_1 vdd Reg_32bit_26.Reg_1bit_2.net_2 24 200
| device Reg_32bit_26.Reg_1bit_2.inverter_1.pmos.4 550 200
p Reg_32bit_26.Reg_1bit_2.net_1 vdd Reg_32bit_26.Reg_1bit_2.net_2 24 200
| end Reg_32bit_26.Reg_1bit_2.inverter_1
| begin Reg_32bit_26.Reg_1bit_2.inverter_2 290 260
| device Reg_32bit_26.Reg_1bit_2.inverter_2.nmos.1 550 360
n data[2] gnd Reg_32bit_26.Reg_1bit_2.net_3 24 100
| device Reg_32bit_26.Reg_1bit_2.inverter_2.nmos.2 550 360
n data[2] gnd Reg_32bit_26.Reg_1bit_2.net_3 24 100
| device Reg_32bit_26.Reg_1bit_2.inverter_2.nmos.3 550 360
n data[2] gnd Reg_32bit_26.Reg_1bit_2.net_3 24 100
| device Reg_32bit_26.Reg_1bit_2.inverter_2.nmos.4 550 360
n data[2] gnd Reg_32bit_26.Reg_1bit_2.net_3 24 100
| device Reg_32bit_26.Reg_1bit_2.inverter_2.pmos.1 550 200
p data[2] vdd Reg_32bit_26.Reg_1bit_2.net_3 24 200
| device Reg_32bit_26.Reg_1bit_2.inverter_2.pmos.2 550 200
p data[2] vdd Reg_32bit_26.Reg_1bit_2.net_3 24 200
| device Reg_32bit_26.Reg_1bit_2.inverter_2.pmos.3 550 200
p data[2] vdd Reg_32bit_26.Reg_1bit_2.net_3 24 200
| device Reg_32bit_26.Reg_1bit_2.inverter_2.pmos.4 550 200
p data[2] vdd Reg_32bit_26.Reg_1bit_2.net_3 24 200
| end Reg_32bit_26.Reg_1bit_2.inverter_2
| device Reg_32bit_26.Reg_1bit_2.nmos_1 730 230
n inR1[27] Reg_32bit_26.Reg_1bit_2.net_2 out1[2] 24 100
| device Reg_32bit_26.Reg_1bit_2.nmos_2 730 360
n inR2[27] Reg_32bit_26.Reg_1bit_2.net_2 out2[2] 24 100
| end Reg_32bit_26.Reg_1bit_2
| begin Reg_32bit_26.Reg_1bit_3 510 490
| begin Reg_32bit_26.Reg_1bit_3.inverter 560 210
| device Reg_32bit_26.Reg_1bit_3.inverter.nmos 550 360
n Reg_32bit_26.Reg_1bit_3.net_2 gnd Reg_32bit_26.Reg_1bit_3.net_1 24 100
| device Reg_32bit_26.Reg_1bit_3.inverter.pmos 550 200
p Reg_32bit_26.Reg_1bit_3.net_2 vdd Reg_32bit_26.Reg_1bit_3.net_1 24 200
| end Reg_32bit_26.Reg_1bit_3.inverter
| device Reg_32bit_26.Reg_1bit_3.nmos.1 390 260
n w[27] Reg_32bit_26.Reg_1bit_3.net_3 Reg_32bit_26.Reg_1bit_3.net_1 24 100
| device Reg_32bit_26.Reg_1bit_3.nmos.2 390 260
n w[27] Reg_32bit_26.Reg_1bit_3.net_3 Reg_32bit_26.Reg_1bit_3.net_1 24 100
| device Reg_32bit_26.Reg_1bit_3.nmos.3 390 260
n w[27] Reg_32bit_26.Reg_1bit_3.net_3 Reg_32bit_26.Reg_1bit_3.net_1 24 100
| device Reg_32bit_26.Reg_1bit_3.nmos.4 390 260
n w[27] Reg_32bit_26.Reg_1bit_3.net_3 Reg_32bit_26.Reg_1bit_3.net_1 24 100
| begin Reg_32bit_26.Reg_1bit_3.inverter_1 550 380
| device Reg_32bit_26.Reg_1bit_3.inverter_1.nmos.1 550 360
n Reg_32bit_26.Reg_1bit_3.net_1 gnd Reg_32bit_26.Reg_1bit_3.net_2 24 100
| device Reg_32bit_26.Reg_1bit_3.inverter_1.nmos.2 550 360
n Reg_32bit_26.Reg_1bit_3.net_1 gnd Reg_32bit_26.Reg_1bit_3.net_2 24 100
| device Reg_32bit_26.Reg_1bit_3.inverter_1.nmos.3 550 360
n Reg_32bit_26.Reg_1bit_3.net_1 gnd Reg_32bit_26.Reg_1bit_3.net_2 24 100
| device Reg_32bit_26.Reg_1bit_3.inverter_1.nmos.4 550 360
n Reg_32bit_26.Reg_1bit_3.net_1 gnd Reg_32bit_26.Reg_1bit_3.net_2 24 100
| device Reg_32bit_26.Reg_1bit_3.inverter_1.pmos.1 550 200
p Reg_32bit_26.Reg_1bit_3.net_1 vdd Reg_32bit_26.Reg_1bit_3.net_2 24 200
| device Reg_32bit_26.Reg_1bit_3.inverter_1.pmos.2 550 200
p Reg_32bit_26.Reg_1bit_3.net_1 vdd Reg_32bit_26.Reg_1bit_3.net_2 24 200
| device Reg_32bit_26.Reg_1bit_3.inverter_1.pmos.3 550 200
p Reg_32bit_26.Reg_1bit_3.net_1 vdd Reg_32bit_26.Reg_1bit_3.net_2 24 200
| device Reg_32bit_26.Reg_1bit_3.inverter_1.pmos.4 550 200
p Reg_32bit_26.Reg_1bit_3.net_1 vdd Reg_32bit_26.Reg_1bit_3.net_2 24 200
| end Reg_32bit_26.Reg_1bit_3.inverter_1
| begin Reg_32bit_26.Reg_1bit_3.inverter_2 290 260
| device Reg_32bit_26.Reg_1bit_3.inverter_2.nmos.1 550 360
n data[3] gnd Reg_32bit_26.Reg_1bit_3.net_3 24 100
| device Reg_32bit_26.Reg_1bit_3.inverter_2.nmos.2 550 360
n data[3] gnd Reg_32bit_26.Reg_1bit_3.net_3 24 100
| device Reg_32bit_26.Reg_1bit_3.inverter_2.nmos.3 550 360
n data[3] gnd Reg_32bit_26.Reg_1bit_3.net_3 24 100
| device Reg_32bit_26.Reg_1bit_3.inverter_2.nmos.4 550 360
n data[3] gnd Reg_32bit_26.Reg_1bit_3.net_3 24 100
| device Reg_32bit_26.Reg_1bit_3.inverter_2.pmos.1 550 200
p data[3] vdd Reg_32bit_26.Reg_1bit_3.net_3 24 200
| device Reg_32bit_26.Reg_1bit_3.inverter_2.pmos.2 550 200
p data[3] vdd Reg_32bit_26.Reg_1bit_3.net_3 24 200
| device Reg_32bit_26.Reg_1bit_3.inverter_2.pmos.3 550 200
p data[3] vdd Reg_32bit_26.Reg_1bit_3.net_3 24 200
| device Reg_32bit_26.Reg_1bit_3.inverter_2.pmos.4 550 200
p data[3] vdd Reg_32bit_26.Reg_1bit_3.net_3 24 200
| end Reg_32bit_26.Reg_1bit_3.inverter_2
| device Reg_32bit_26.Reg_1bit_3.nmos_1 730 230
n inR1[27] Reg_32bit_26.Reg_1bit_3.net_2 out1[3] 24 100
| device Reg_32bit_26.Reg_1bit_3.nmos_2 730 360
n inR2[27] Reg_32bit_26.Reg_1bit_3.net_2 out2[3] 24 100
| end Reg_32bit_26.Reg_1bit_3
| begin Reg_32bit_26.Reg_1bit_4 510 620
| begin Reg_32bit_26.Reg_1bit_4.inverter 560 210
| device Reg_32bit_26.Reg_1bit_4.inverter.nmos 550 360
n Reg_32bit_26.Reg_1bit_4.net_2 gnd Reg_32bit_26.Reg_1bit_4.net_1 24 100
| device Reg_32bit_26.Reg_1bit_4.inverter.pmos 550 200
p Reg_32bit_26.Reg_1bit_4.net_2 vdd Reg_32bit_26.Reg_1bit_4.net_1 24 200
| end Reg_32bit_26.Reg_1bit_4.inverter
| device Reg_32bit_26.Reg_1bit_4.nmos.1 390 260
n w[27] Reg_32bit_26.Reg_1bit_4.net_3 Reg_32bit_26.Reg_1bit_4.net_1 24 100
| device Reg_32bit_26.Reg_1bit_4.nmos.2 390 260
n w[27] Reg_32bit_26.Reg_1bit_4.net_3 Reg_32bit_26.Reg_1bit_4.net_1 24 100
| device Reg_32bit_26.Reg_1bit_4.nmos.3 390 260
n w[27] Reg_32bit_26.Reg_1bit_4.net_3 Reg_32bit_26.Reg_1bit_4.net_1 24 100
| device Reg_32bit_26.Reg_1bit_4.nmos.4 390 260
n w[27] Reg_32bit_26.Reg_1bit_4.net_3 Reg_32bit_26.Reg_1bit_4.net_1 24 100
| begin Reg_32bit_26.Reg_1bit_4.inverter_1 550 380
| device Reg_32bit_26.Reg_1bit_4.inverter_1.nmos.1 550 360
n Reg_32bit_26.Reg_1bit_4.net_1 gnd Reg_32bit_26.Reg_1bit_4.net_2 24 100
| device Reg_32bit_26.Reg_1bit_4.inverter_1.nmos.2 550 360
n Reg_32bit_26.Reg_1bit_4.net_1 gnd Reg_32bit_26.Reg_1bit_4.net_2 24 100
| device Reg_32bit_26.Reg_1bit_4.inverter_1.nmos.3 550 360
n Reg_32bit_26.Reg_1bit_4.net_1 gnd Reg_32bit_26.Reg_1bit_4.net_2 24 100
| device Reg_32bit_26.Reg_1bit_4.inverter_1.nmos.4 550 360
n Reg_32bit_26.Reg_1bit_4.net_1 gnd Reg_32bit_26.Reg_1bit_4.net_2 24 100
| device Reg_32bit_26.Reg_1bit_4.inverter_1.pmos.1 550 200
p Reg_32bit_26.Reg_1bit_4.net_1 vdd Reg_32bit_26.Reg_1bit_4.net_2 24 200
| device Reg_32bit_26.Reg_1bit_4.inverter_1.pmos.2 550 200
p Reg_32bit_26.Reg_1bit_4.net_1 vdd Reg_32bit_26.Reg_1bit_4.net_2 24 200
| device Reg_32bit_26.Reg_1bit_4.inverter_1.pmos.3 550 200
p Reg_32bit_26.Reg_1bit_4.net_1 vdd Reg_32bit_26.Reg_1bit_4.net_2 24 200
| device Reg_32bit_26.Reg_1bit_4.inverter_1.pmos.4 550 200
p Reg_32bit_26.Reg_1bit_4.net_1 vdd Reg_32bit_26.Reg_1bit_4.net_2 24 200
| end Reg_32bit_26.Reg_1bit_4.inverter_1
| begin Reg_32bit_26.Reg_1bit_4.inverter_2 290 260
| device Reg_32bit_26.Reg_1bit_4.inverter_2.nmos.1 550 360
n data[4] gnd Reg_32bit_26.Reg_1bit_4.net_3 24 100
| device Reg_32bit_26.Reg_1bit_4.inverter_2.nmos.2 550 360
n data[4] gnd Reg_32bit_26.Reg_1bit_4.net_3 24 100
| device Reg_32bit_26.Reg_1bit_4.inverter_2.nmos.3 550 360
n data[4] gnd Reg_32bit_26.Reg_1bit_4.net_3 24 100
| device Reg_32bit_26.Reg_1bit_4.inverter_2.nmos.4 550 360
n data[4] gnd Reg_32bit_26.Reg_1bit_4.net_3 24 100
| device Reg_32bit_26.Reg_1bit_4.inverter_2.pmos.1 550 200
p data[4] vdd Reg_32bit_26.Reg_1bit_4.net_3 24 200
| device Reg_32bit_26.Reg_1bit_4.inverter_2.pmos.2 550 200
p data[4] vdd Reg_32bit_26.Reg_1bit_4.net_3 24 200
| device Reg_32bit_26.Reg_1bit_4.inverter_2.pmos.3 550 200
p data[4] vdd Reg_32bit_26.Reg_1bit_4.net_3 24 200
| device Reg_32bit_26.Reg_1bit_4.inverter_2.pmos.4 550 200
p data[4] vdd Reg_32bit_26.Reg_1bit_4.net_3 24 200
| end Reg_32bit_26.Reg_1bit_4.inverter_2
| device Reg_32bit_26.Reg_1bit_4.nmos_1 730 230
n inR1[27] Reg_32bit_26.Reg_1bit_4.net_2 out1[4] 24 100
| device Reg_32bit_26.Reg_1bit_4.nmos_2 730 360
n inR2[27] Reg_32bit_26.Reg_1bit_4.net_2 out2[4] 24 100
| end Reg_32bit_26.Reg_1bit_4
| begin Reg_32bit_26.Reg_1bit_5 510 750
| begin Reg_32bit_26.Reg_1bit_5.inverter 560 210
| device Reg_32bit_26.Reg_1bit_5.inverter.nmos 550 360
n Reg_32bit_26.Reg_1bit_5.net_2 gnd Reg_32bit_26.Reg_1bit_5.net_1 24 100
| device Reg_32bit_26.Reg_1bit_5.inverter.pmos 550 200
p Reg_32bit_26.Reg_1bit_5.net_2 vdd Reg_32bit_26.Reg_1bit_5.net_1 24 200
| end Reg_32bit_26.Reg_1bit_5.inverter
| device Reg_32bit_26.Reg_1bit_5.nmos.1 390 260
n w[27] Reg_32bit_26.Reg_1bit_5.net_3 Reg_32bit_26.Reg_1bit_5.net_1 24 100
| device Reg_32bit_26.Reg_1bit_5.nmos.2 390 260
n w[27] Reg_32bit_26.Reg_1bit_5.net_3 Reg_32bit_26.Reg_1bit_5.net_1 24 100
| device Reg_32bit_26.Reg_1bit_5.nmos.3 390 260
n w[27] Reg_32bit_26.Reg_1bit_5.net_3 Reg_32bit_26.Reg_1bit_5.net_1 24 100
| device Reg_32bit_26.Reg_1bit_5.nmos.4 390 260
n w[27] Reg_32bit_26.Reg_1bit_5.net_3 Reg_32bit_26.Reg_1bit_5.net_1 24 100
| begin Reg_32bit_26.Reg_1bit_5.inverter_1 550 380
| device Reg_32bit_26.Reg_1bit_5.inverter_1.nmos.1 550 360
n Reg_32bit_26.Reg_1bit_5.net_1 gnd Reg_32bit_26.Reg_1bit_5.net_2 24 100
| device Reg_32bit_26.Reg_1bit_5.inverter_1.nmos.2 550 360
n Reg_32bit_26.Reg_1bit_5.net_1 gnd Reg_32bit_26.Reg_1bit_5.net_2 24 100
| device Reg_32bit_26.Reg_1bit_5.inverter_1.nmos.3 550 360
n Reg_32bit_26.Reg_1bit_5.net_1 gnd Reg_32bit_26.Reg_1bit_5.net_2 24 100
| device Reg_32bit_26.Reg_1bit_5.inverter_1.nmos.4 550 360
n Reg_32bit_26.Reg_1bit_5.net_1 gnd Reg_32bit_26.Reg_1bit_5.net_2 24 100
| device Reg_32bit_26.Reg_1bit_5.inverter_1.pmos.1 550 200
p Reg_32bit_26.Reg_1bit_5.net_1 vdd Reg_32bit_26.Reg_1bit_5.net_2 24 200
| device Reg_32bit_26.Reg_1bit_5.inverter_1.pmos.2 550 200
p Reg_32bit_26.Reg_1bit_5.net_1 vdd Reg_32bit_26.Reg_1bit_5.net_2 24 200
| device Reg_32bit_26.Reg_1bit_5.inverter_1.pmos.3 550 200
p Reg_32bit_26.Reg_1bit_5.net_1 vdd Reg_32bit_26.Reg_1bit_5.net_2 24 200
| device Reg_32bit_26.Reg_1bit_5.inverter_1.pmos.4 550 200
p Reg_32bit_26.Reg_1bit_5.net_1 vdd Reg_32bit_26.Reg_1bit_5.net_2 24 200
| end Reg_32bit_26.Reg_1bit_5.inverter_1
| begin Reg_32bit_26.Reg_1bit_5.inverter_2 290 260
| device Reg_32bit_26.Reg_1bit_5.inverter_2.nmos.1 550 360
n data[5] gnd Reg_32bit_26.Reg_1bit_5.net_3 24 100
| device Reg_32bit_26.Reg_1bit_5.inverter_2.nmos.2 550 360
n data[5] gnd Reg_32bit_26.Reg_1bit_5.net_3 24 100
| device Reg_32bit_26.Reg_1bit_5.inverter_2.nmos.3 550 360
n data[5] gnd Reg_32bit_26.Reg_1bit_5.net_3 24 100
| device Reg_32bit_26.Reg_1bit_5.inverter_2.nmos.4 550 360
n data[5] gnd Reg_32bit_26.Reg_1bit_5.net_3 24 100
| device Reg_32bit_26.Reg_1bit_5.inverter_2.pmos.1 550 200
p data[5] vdd Reg_32bit_26.Reg_1bit_5.net_3 24 200
| device Reg_32bit_26.Reg_1bit_5.inverter_2.pmos.2 550 200
p data[5] vdd Reg_32bit_26.Reg_1bit_5.net_3 24 200
| device Reg_32bit_26.Reg_1bit_5.inverter_2.pmos.3 550 200
p data[5] vdd Reg_32bit_26.Reg_1bit_5.net_3 24 200
| device Reg_32bit_26.Reg_1bit_5.inverter_2.pmos.4 550 200
p data[5] vdd Reg_32bit_26.Reg_1bit_5.net_3 24 200
| end Reg_32bit_26.Reg_1bit_5.inverter_2
| device Reg_32bit_26.Reg_1bit_5.nmos_1 730 230
n inR1[27] Reg_32bit_26.Reg_1bit_5.net_2 out1[5] 24 100
| device Reg_32bit_26.Reg_1bit_5.nmos_2 730 360
n inR2[27] Reg_32bit_26.Reg_1bit_5.net_2 out2[5] 24 100
| end Reg_32bit_26.Reg_1bit_5
| begin Reg_32bit_26.Reg_1bit_6 510 880
| begin Reg_32bit_26.Reg_1bit_6.inverter 560 210
| device Reg_32bit_26.Reg_1bit_6.inverter.nmos 550 360
n Reg_32bit_26.Reg_1bit_6.net_2 gnd Reg_32bit_26.Reg_1bit_6.net_1 24 100
| device Reg_32bit_26.Reg_1bit_6.inverter.pmos 550 200
p Reg_32bit_26.Reg_1bit_6.net_2 vdd Reg_32bit_26.Reg_1bit_6.net_1 24 200
| end Reg_32bit_26.Reg_1bit_6.inverter
| device Reg_32bit_26.Reg_1bit_6.nmos.1 390 260
n w[27] Reg_32bit_26.Reg_1bit_6.net_3 Reg_32bit_26.Reg_1bit_6.net_1 24 100
| device Reg_32bit_26.Reg_1bit_6.nmos.2 390 260
n w[27] Reg_32bit_26.Reg_1bit_6.net_3 Reg_32bit_26.Reg_1bit_6.net_1 24 100
| device Reg_32bit_26.Reg_1bit_6.nmos.3 390 260
n w[27] Reg_32bit_26.Reg_1bit_6.net_3 Reg_32bit_26.Reg_1bit_6.net_1 24 100
| device Reg_32bit_26.Reg_1bit_6.nmos.4 390 260
n w[27] Reg_32bit_26.Reg_1bit_6.net_3 Reg_32bit_26.Reg_1bit_6.net_1 24 100
| begin Reg_32bit_26.Reg_1bit_6.inverter_1 550 380
| device Reg_32bit_26.Reg_1bit_6.inverter_1.nmos.1 550 360
n Reg_32bit_26.Reg_1bit_6.net_1 gnd Reg_32bit_26.Reg_1bit_6.net_2 24 100
| device Reg_32bit_26.Reg_1bit_6.inverter_1.nmos.2 550 360
n Reg_32bit_26.Reg_1bit_6.net_1 gnd Reg_32bit_26.Reg_1bit_6.net_2 24 100
| device Reg_32bit_26.Reg_1bit_6.inverter_1.nmos.3 550 360
n Reg_32bit_26.Reg_1bit_6.net_1 gnd Reg_32bit_26.Reg_1bit_6.net_2 24 100
| device Reg_32bit_26.Reg_1bit_6.inverter_1.nmos.4 550 360
n Reg_32bit_26.Reg_1bit_6.net_1 gnd Reg_32bit_26.Reg_1bit_6.net_2 24 100
| device Reg_32bit_26.Reg_1bit_6.inverter_1.pmos.1 550 200
p Reg_32bit_26.Reg_1bit_6.net_1 vdd Reg_32bit_26.Reg_1bit_6.net_2 24 200
| device Reg_32bit_26.Reg_1bit_6.inverter_1.pmos.2 550 200
p Reg_32bit_26.Reg_1bit_6.net_1 vdd Reg_32bit_26.Reg_1bit_6.net_2 24 200
| device Reg_32bit_26.Reg_1bit_6.inverter_1.pmos.3 550 200
p Reg_32bit_26.Reg_1bit_6.net_1 vdd Reg_32bit_26.Reg_1bit_6.net_2 24 200
| device Reg_32bit_26.Reg_1bit_6.inverter_1.pmos.4 550 200
p Reg_32bit_26.Reg_1bit_6.net_1 vdd Reg_32bit_26.Reg_1bit_6.net_2 24 200
| end Reg_32bit_26.Reg_1bit_6.inverter_1
| begin Reg_32bit_26.Reg_1bit_6.inverter_2 290 260
| device Reg_32bit_26.Reg_1bit_6.inverter_2.nmos.1 550 360
n data[6] gnd Reg_32bit_26.Reg_1bit_6.net_3 24 100
| device Reg_32bit_26.Reg_1bit_6.inverter_2.nmos.2 550 360
n data[6] gnd Reg_32bit_26.Reg_1bit_6.net_3 24 100
| device Reg_32bit_26.Reg_1bit_6.inverter_2.nmos.3 550 360
n data[6] gnd Reg_32bit_26.Reg_1bit_6.net_3 24 100
| device Reg_32bit_26.Reg_1bit_6.inverter_2.nmos.4 550 360
n data[6] gnd Reg_32bit_26.Reg_1bit_6.net_3 24 100
| device Reg_32bit_26.Reg_1bit_6.inverter_2.pmos.1 550 200
p data[6] vdd Reg_32bit_26.Reg_1bit_6.net_3 24 200
| device Reg_32bit_26.Reg_1bit_6.inverter_2.pmos.2 550 200
p data[6] vdd Reg_32bit_26.Reg_1bit_6.net_3 24 200
| device Reg_32bit_26.Reg_1bit_6.inverter_2.pmos.3 550 200
p data[6] vdd Reg_32bit_26.Reg_1bit_6.net_3 24 200
| device Reg_32bit_26.Reg_1bit_6.inverter_2.pmos.4 550 200
p data[6] vdd Reg_32bit_26.Reg_1bit_6.net_3 24 200
| end Reg_32bit_26.Reg_1bit_6.inverter_2
| device Reg_32bit_26.Reg_1bit_6.nmos_1 730 230
n inR1[27] Reg_32bit_26.Reg_1bit_6.net_2 out1[6] 24 100
| device Reg_32bit_26.Reg_1bit_6.nmos_2 730 360
n inR2[27] Reg_32bit_26.Reg_1bit_6.net_2 out2[6] 24 100
| end Reg_32bit_26.Reg_1bit_6
| begin Reg_32bit_26.Reg_1bit_7 510 1010
| begin Reg_32bit_26.Reg_1bit_7.inverter 560 210
| device Reg_32bit_26.Reg_1bit_7.inverter.nmos 550 360
n Reg_32bit_26.Reg_1bit_7.net_2 gnd Reg_32bit_26.Reg_1bit_7.net_1 24 100
| device Reg_32bit_26.Reg_1bit_7.inverter.pmos 550 200
p Reg_32bit_26.Reg_1bit_7.net_2 vdd Reg_32bit_26.Reg_1bit_7.net_1 24 200
| end Reg_32bit_26.Reg_1bit_7.inverter
| device Reg_32bit_26.Reg_1bit_7.nmos.1 390 260
n w[27] Reg_32bit_26.Reg_1bit_7.net_3 Reg_32bit_26.Reg_1bit_7.net_1 24 100
| device Reg_32bit_26.Reg_1bit_7.nmos.2 390 260
n w[27] Reg_32bit_26.Reg_1bit_7.net_3 Reg_32bit_26.Reg_1bit_7.net_1 24 100
| device Reg_32bit_26.Reg_1bit_7.nmos.3 390 260
n w[27] Reg_32bit_26.Reg_1bit_7.net_3 Reg_32bit_26.Reg_1bit_7.net_1 24 100
| device Reg_32bit_26.Reg_1bit_7.nmos.4 390 260
n w[27] Reg_32bit_26.Reg_1bit_7.net_3 Reg_32bit_26.Reg_1bit_7.net_1 24 100
| begin Reg_32bit_26.Reg_1bit_7.inverter_1 550 380
| device Reg_32bit_26.Reg_1bit_7.inverter_1.nmos.1 550 360
n Reg_32bit_26.Reg_1bit_7.net_1 gnd Reg_32bit_26.Reg_1bit_7.net_2 24 100
| device Reg_32bit_26.Reg_1bit_7.inverter_1.nmos.2 550 360
n Reg_32bit_26.Reg_1bit_7.net_1 gnd Reg_32bit_26.Reg_1bit_7.net_2 24 100
| device Reg_32bit_26.Reg_1bit_7.inverter_1.nmos.3 550 360
n Reg_32bit_26.Reg_1bit_7.net_1 gnd Reg_32bit_26.Reg_1bit_7.net_2 24 100
| device Reg_32bit_26.Reg_1bit_7.inverter_1.nmos.4 550 360
n Reg_32bit_26.Reg_1bit_7.net_1 gnd Reg_32bit_26.Reg_1bit_7.net_2 24 100
| device Reg_32bit_26.Reg_1bit_7.inverter_1.pmos.1 550 200
p Reg_32bit_26.Reg_1bit_7.net_1 vdd Reg_32bit_26.Reg_1bit_7.net_2 24 200
| device Reg_32bit_26.Reg_1bit_7.inverter_1.pmos.2 550 200
p Reg_32bit_26.Reg_1bit_7.net_1 vdd Reg_32bit_26.Reg_1bit_7.net_2 24 200
| device Reg_32bit_26.Reg_1bit_7.inverter_1.pmos.3 550 200
p Reg_32bit_26.Reg_1bit_7.net_1 vdd Reg_32bit_26.Reg_1bit_7.net_2 24 200
| device Reg_32bit_26.Reg_1bit_7.inverter_1.pmos.4 550 200
p Reg_32bit_26.Reg_1bit_7.net_1 vdd Reg_32bit_26.Reg_1bit_7.net_2 24 200
| end Reg_32bit_26.Reg_1bit_7.inverter_1
| begin Reg_32bit_26.Reg_1bit_7.inverter_2 290 260
| device Reg_32bit_26.Reg_1bit_7.inverter_2.nmos.1 550 360
n data[7] gnd Reg_32bit_26.Reg_1bit_7.net_3 24 100
| device Reg_32bit_26.Reg_1bit_7.inverter_2.nmos.2 550 360
n data[7] gnd Reg_32bit_26.Reg_1bit_7.net_3 24 100
| device Reg_32bit_26.Reg_1bit_7.inverter_2.nmos.3 550 360
n data[7] gnd Reg_32bit_26.Reg_1bit_7.net_3 24 100
| device Reg_32bit_26.Reg_1bit_7.inverter_2.nmos.4 550 360
n data[7] gnd Reg_32bit_26.Reg_1bit_7.net_3 24 100
| device Reg_32bit_26.Reg_1bit_7.inverter_2.pmos.1 550 200
p data[7] vdd Reg_32bit_26.Reg_1bit_7.net_3 24 200
| device Reg_32bit_26.Reg_1bit_7.inverter_2.pmos.2 550 200
p data[7] vdd Reg_32bit_26.Reg_1bit_7.net_3 24 200
| device Reg_32bit_26.Reg_1bit_7.inverter_2.pmos.3 550 200
p data[7] vdd Reg_32bit_26.Reg_1bit_7.net_3 24 200
| device Reg_32bit_26.Reg_1bit_7.inverter_2.pmos.4 550 200
p data[7] vdd Reg_32bit_26.Reg_1bit_7.net_3 24 200
| end Reg_32bit_26.Reg_1bit_7.inverter_2
| device Reg_32bit_26.Reg_1bit_7.nmos_1 730 230
n inR1[27] Reg_32bit_26.Reg_1bit_7.net_2 out1[7] 24 100
| device Reg_32bit_26.Reg_1bit_7.nmos_2 730 360
n inR2[27] Reg_32bit_26.Reg_1bit_7.net_2 out2[7] 24 100
| end Reg_32bit_26.Reg_1bit_7
| begin Reg_32bit_26.Reg_1bit_8 510 1150
| begin Reg_32bit_26.Reg_1bit_8.inverter 560 210
| device Reg_32bit_26.Reg_1bit_8.inverter.nmos 550 360
n Reg_32bit_26.Reg_1bit_8.net_2 gnd Reg_32bit_26.Reg_1bit_8.net_1 24 100
| device Reg_32bit_26.Reg_1bit_8.inverter.pmos 550 200
p Reg_32bit_26.Reg_1bit_8.net_2 vdd Reg_32bit_26.Reg_1bit_8.net_1 24 200
| end Reg_32bit_26.Reg_1bit_8.inverter
| device Reg_32bit_26.Reg_1bit_8.nmos.1 390 260
n w[27] Reg_32bit_26.Reg_1bit_8.net_3 Reg_32bit_26.Reg_1bit_8.net_1 24 100
| device Reg_32bit_26.Reg_1bit_8.nmos.2 390 260
n w[27] Reg_32bit_26.Reg_1bit_8.net_3 Reg_32bit_26.Reg_1bit_8.net_1 24 100
| device Reg_32bit_26.Reg_1bit_8.nmos.3 390 260
n w[27] Reg_32bit_26.Reg_1bit_8.net_3 Reg_32bit_26.Reg_1bit_8.net_1 24 100
| device Reg_32bit_26.Reg_1bit_8.nmos.4 390 260
n w[27] Reg_32bit_26.Reg_1bit_8.net_3 Reg_32bit_26.Reg_1bit_8.net_1 24 100
| begin Reg_32bit_26.Reg_1bit_8.inverter_1 550 380
| device Reg_32bit_26.Reg_1bit_8.inverter_1.nmos.1 550 360
n Reg_32bit_26.Reg_1bit_8.net_1 gnd Reg_32bit_26.Reg_1bit_8.net_2 24 100
| device Reg_32bit_26.Reg_1bit_8.inverter_1.nmos.2 550 360
n Reg_32bit_26.Reg_1bit_8.net_1 gnd Reg_32bit_26.Reg_1bit_8.net_2 24 100
| device Reg_32bit_26.Reg_1bit_8.inverter_1.nmos.3 550 360
n Reg_32bit_26.Reg_1bit_8.net_1 gnd Reg_32bit_26.Reg_1bit_8.net_2 24 100
| device Reg_32bit_26.Reg_1bit_8.inverter_1.nmos.4 550 360
n Reg_32bit_26.Reg_1bit_8.net_1 gnd Reg_32bit_26.Reg_1bit_8.net_2 24 100
| device Reg_32bit_26.Reg_1bit_8.inverter_1.pmos.1 550 200
p Reg_32bit_26.Reg_1bit_8.net_1 vdd Reg_32bit_26.Reg_1bit_8.net_2 24 200
| device Reg_32bit_26.Reg_1bit_8.inverter_1.pmos.2 550 200
p Reg_32bit_26.Reg_1bit_8.net_1 vdd Reg_32bit_26.Reg_1bit_8.net_2 24 200
| device Reg_32bit_26.Reg_1bit_8.inverter_1.pmos.3 550 200
p Reg_32bit_26.Reg_1bit_8.net_1 vdd Reg_32bit_26.Reg_1bit_8.net_2 24 200
| device Reg_32bit_26.Reg_1bit_8.inverter_1.pmos.4 550 200
p Reg_32bit_26.Reg_1bit_8.net_1 vdd Reg_32bit_26.Reg_1bit_8.net_2 24 200
| end Reg_32bit_26.Reg_1bit_8.inverter_1
| begin Reg_32bit_26.Reg_1bit_8.inverter_2 290 260
| device Reg_32bit_26.Reg_1bit_8.inverter_2.nmos.1 550 360
n data[8] gnd Reg_32bit_26.Reg_1bit_8.net_3 24 100
| device Reg_32bit_26.Reg_1bit_8.inverter_2.nmos.2 550 360
n data[8] gnd Reg_32bit_26.Reg_1bit_8.net_3 24 100
| device Reg_32bit_26.Reg_1bit_8.inverter_2.nmos.3 550 360
n data[8] gnd Reg_32bit_26.Reg_1bit_8.net_3 24 100
| device Reg_32bit_26.Reg_1bit_8.inverter_2.nmos.4 550 360
n data[8] gnd Reg_32bit_26.Reg_1bit_8.net_3 24 100
| device Reg_32bit_26.Reg_1bit_8.inverter_2.pmos.1 550 200
p data[8] vdd Reg_32bit_26.Reg_1bit_8.net_3 24 200
| device Reg_32bit_26.Reg_1bit_8.inverter_2.pmos.2 550 200
p data[8] vdd Reg_32bit_26.Reg_1bit_8.net_3 24 200
| device Reg_32bit_26.Reg_1bit_8.inverter_2.pmos.3 550 200
p data[8] vdd Reg_32bit_26.Reg_1bit_8.net_3 24 200
| device Reg_32bit_26.Reg_1bit_8.inverter_2.pmos.4 550 200
p data[8] vdd Reg_32bit_26.Reg_1bit_8.net_3 24 200
| end Reg_32bit_26.Reg_1bit_8.inverter_2
| device Reg_32bit_26.Reg_1bit_8.nmos_1 730 230
n inR1[27] Reg_32bit_26.Reg_1bit_8.net_2 out1[8] 24 100
| device Reg_32bit_26.Reg_1bit_8.nmos_2 730 360
n inR2[27] Reg_32bit_26.Reg_1bit_8.net_2 out2[8] 24 100
| end Reg_32bit_26.Reg_1bit_8
| begin Reg_32bit_26.Reg_1bit_9 510 1280
| begin Reg_32bit_26.Reg_1bit_9.inverter 560 210
| device Reg_32bit_26.Reg_1bit_9.inverter.nmos 550 360
n Reg_32bit_26.Reg_1bit_9.net_2 gnd Reg_32bit_26.Reg_1bit_9.net_1 24 100
| device Reg_32bit_26.Reg_1bit_9.inverter.pmos 550 200
p Reg_32bit_26.Reg_1bit_9.net_2 vdd Reg_32bit_26.Reg_1bit_9.net_1 24 200
| end Reg_32bit_26.Reg_1bit_9.inverter
| device Reg_32bit_26.Reg_1bit_9.nmos.1 390 260
n w[27] Reg_32bit_26.Reg_1bit_9.net_3 Reg_32bit_26.Reg_1bit_9.net_1 24 100
| device Reg_32bit_26.Reg_1bit_9.nmos.2 390 260
n w[27] Reg_32bit_26.Reg_1bit_9.net_3 Reg_32bit_26.Reg_1bit_9.net_1 24 100
| device Reg_32bit_26.Reg_1bit_9.nmos.3 390 260
n w[27] Reg_32bit_26.Reg_1bit_9.net_3 Reg_32bit_26.Reg_1bit_9.net_1 24 100
| device Reg_32bit_26.Reg_1bit_9.nmos.4 390 260
n w[27] Reg_32bit_26.Reg_1bit_9.net_3 Reg_32bit_26.Reg_1bit_9.net_1 24 100
| begin Reg_32bit_26.Reg_1bit_9.inverter_1 550 380
| device Reg_32bit_26.Reg_1bit_9.inverter_1.nmos.1 550 360
n Reg_32bit_26.Reg_1bit_9.net_1 gnd Reg_32bit_26.Reg_1bit_9.net_2 24 100
| device Reg_32bit_26.Reg_1bit_9.inverter_1.nmos.2 550 360
n Reg_32bit_26.Reg_1bit_9.net_1 gnd Reg_32bit_26.Reg_1bit_9.net_2 24 100
| device Reg_32bit_26.Reg_1bit_9.inverter_1.nmos.3 550 360
n Reg_32bit_26.Reg_1bit_9.net_1 gnd Reg_32bit_26.Reg_1bit_9.net_2 24 100
| device Reg_32bit_26.Reg_1bit_9.inverter_1.nmos.4 550 360
n Reg_32bit_26.Reg_1bit_9.net_1 gnd Reg_32bit_26.Reg_1bit_9.net_2 24 100
| device Reg_32bit_26.Reg_1bit_9.inverter_1.pmos.1 550 200
p Reg_32bit_26.Reg_1bit_9.net_1 vdd Reg_32bit_26.Reg_1bit_9.net_2 24 200
| device Reg_32bit_26.Reg_1bit_9.inverter_1.pmos.2 550 200
p Reg_32bit_26.Reg_1bit_9.net_1 vdd Reg_32bit_26.Reg_1bit_9.net_2 24 200
| device Reg_32bit_26.Reg_1bit_9.inverter_1.pmos.3 550 200
p Reg_32bit_26.Reg_1bit_9.net_1 vdd Reg_32bit_26.Reg_1bit_9.net_2 24 200
| device Reg_32bit_26.Reg_1bit_9.inverter_1.pmos.4 550 200
p Reg_32bit_26.Reg_1bit_9.net_1 vdd Reg_32bit_26.Reg_1bit_9.net_2 24 200
| end Reg_32bit_26.Reg_1bit_9.inverter_1
| begin Reg_32bit_26.Reg_1bit_9.inverter_2 290 260
| device Reg_32bit_26.Reg_1bit_9.inverter_2.nmos.1 550 360
n data[9] gnd Reg_32bit_26.Reg_1bit_9.net_3 24 100
| device Reg_32bit_26.Reg_1bit_9.inverter_2.nmos.2 550 360
n data[9] gnd Reg_32bit_26.Reg_1bit_9.net_3 24 100
| device Reg_32bit_26.Reg_1bit_9.inverter_2.nmos.3 550 360
n data[9] gnd Reg_32bit_26.Reg_1bit_9.net_3 24 100
| device Reg_32bit_26.Reg_1bit_9.inverter_2.nmos.4 550 360
n data[9] gnd Reg_32bit_26.Reg_1bit_9.net_3 24 100
| device Reg_32bit_26.Reg_1bit_9.inverter_2.pmos.1 550 200
p data[9] vdd Reg_32bit_26.Reg_1bit_9.net_3 24 200
| device Reg_32bit_26.Reg_1bit_9.inverter_2.pmos.2 550 200
p data[9] vdd Reg_32bit_26.Reg_1bit_9.net_3 24 200
| device Reg_32bit_26.Reg_1bit_9.inverter_2.pmos.3 550 200
p data[9] vdd Reg_32bit_26.Reg_1bit_9.net_3 24 200
| device Reg_32bit_26.Reg_1bit_9.inverter_2.pmos.4 550 200
p data[9] vdd Reg_32bit_26.Reg_1bit_9.net_3 24 200
| end Reg_32bit_26.Reg_1bit_9.inverter_2
| device Reg_32bit_26.Reg_1bit_9.nmos_1 730 230
n inR1[27] Reg_32bit_26.Reg_1bit_9.net_2 out1[9] 24 100
| device Reg_32bit_26.Reg_1bit_9.nmos_2 730 360
n inR2[27] Reg_32bit_26.Reg_1bit_9.net_2 out2[9] 24 100
| end Reg_32bit_26.Reg_1bit_9
| begin Reg_32bit_26.Reg_1bit_10 510 1410
| begin Reg_32bit_26.Reg_1bit_10.inverter 560 210
| device Reg_32bit_26.Reg_1bit_10.inverter.nmos 550 360
n Reg_32bit_26.Reg_1bit_10.net_2 gnd Reg_32bit_26.Reg_1bit_10.net_1 24 100
| device Reg_32bit_26.Reg_1bit_10.inverter.pmos 550 200
p Reg_32bit_26.Reg_1bit_10.net_2 vdd Reg_32bit_26.Reg_1bit_10.net_1 24 200
| end Reg_32bit_26.Reg_1bit_10.inverter
| device Reg_32bit_26.Reg_1bit_10.nmos.1 390 260
n w[27] Reg_32bit_26.Reg_1bit_10.net_3 Reg_32bit_26.Reg_1bit_10.net_1 24 100
| device Reg_32bit_26.Reg_1bit_10.nmos.2 390 260
n w[27] Reg_32bit_26.Reg_1bit_10.net_3 Reg_32bit_26.Reg_1bit_10.net_1 24 100
| device Reg_32bit_26.Reg_1bit_10.nmos.3 390 260
n w[27] Reg_32bit_26.Reg_1bit_10.net_3 Reg_32bit_26.Reg_1bit_10.net_1 24 100
| device Reg_32bit_26.Reg_1bit_10.nmos.4 390 260
n w[27] Reg_32bit_26.Reg_1bit_10.net_3 Reg_32bit_26.Reg_1bit_10.net_1 24 100
| begin Reg_32bit_26.Reg_1bit_10.inverter_1 550 380
| device Reg_32bit_26.Reg_1bit_10.inverter_1.nmos.1 550 360
n Reg_32bit_26.Reg_1bit_10.net_1 gnd Reg_32bit_26.Reg_1bit_10.net_2 24 100
| device Reg_32bit_26.Reg_1bit_10.inverter_1.nmos.2 550 360
n Reg_32bit_26.Reg_1bit_10.net_1 gnd Reg_32bit_26.Reg_1bit_10.net_2 24 100
| device Reg_32bit_26.Reg_1bit_10.inverter_1.nmos.3 550 360
n Reg_32bit_26.Reg_1bit_10.net_1 gnd Reg_32bit_26.Reg_1bit_10.net_2 24 100
| device Reg_32bit_26.Reg_1bit_10.inverter_1.nmos.4 550 360
n Reg_32bit_26.Reg_1bit_10.net_1 gnd Reg_32bit_26.Reg_1bit_10.net_2 24 100
| device Reg_32bit_26.Reg_1bit_10.inverter_1.pmos.1 550 200
p Reg_32bit_26.Reg_1bit_10.net_1 vdd Reg_32bit_26.Reg_1bit_10.net_2 24 200
| device Reg_32bit_26.Reg_1bit_10.inverter_1.pmos.2 550 200
p Reg_32bit_26.Reg_1bit_10.net_1 vdd Reg_32bit_26.Reg_1bit_10.net_2 24 200
| device Reg_32bit_26.Reg_1bit_10.inverter_1.pmos.3 550 200
p Reg_32bit_26.Reg_1bit_10.net_1 vdd Reg_32bit_26.Reg_1bit_10.net_2 24 200
| device Reg_32bit_26.Reg_1bit_10.inverter_1.pmos.4 550 200
p Reg_32bit_26.Reg_1bit_10.net_1 vdd Reg_32bit_26.Reg_1bit_10.net_2 24 200
| end Reg_32bit_26.Reg_1bit_10.inverter_1
| begin Reg_32bit_26.Reg_1bit_10.inverter_2 290 260
| device Reg_32bit_26.Reg_1bit_10.inverter_2.nmos.1 550 360
n data[10] gnd Reg_32bit_26.Reg_1bit_10.net_3 24 100
| device Reg_32bit_26.Reg_1bit_10.inverter_2.nmos.2 550 360
n data[10] gnd Reg_32bit_26.Reg_1bit_10.net_3 24 100
| device Reg_32bit_26.Reg_1bit_10.inverter_2.nmos.3 550 360
n data[10] gnd Reg_32bit_26.Reg_1bit_10.net_3 24 100
| device Reg_32bit_26.Reg_1bit_10.inverter_2.nmos.4 550 360
n data[10] gnd Reg_32bit_26.Reg_1bit_10.net_3 24 100
| device Reg_32bit_26.Reg_1bit_10.inverter_2.pmos.1 550 200
p data[10] vdd Reg_32bit_26.Reg_1bit_10.net_3 24 200
| device Reg_32bit_26.Reg_1bit_10.inverter_2.pmos.2 550 200
p data[10] vdd Reg_32bit_26.Reg_1bit_10.net_3 24 200
| device Reg_32bit_26.Reg_1bit_10.inverter_2.pmos.3 550 200
p data[10] vdd Reg_32bit_26.Reg_1bit_10.net_3 24 200
| device Reg_32bit_26.Reg_1bit_10.inverter_2.pmos.4 550 200
p data[10] vdd Reg_32bit_26.Reg_1bit_10.net_3 24 200
| end Reg_32bit_26.Reg_1bit_10.inverter_2
| device Reg_32bit_26.Reg_1bit_10.nmos_1 730 230
n inR1[27] Reg_32bit_26.Reg_1bit_10.net_2 out1[10] 24 100
| device Reg_32bit_26.Reg_1bit_10.nmos_2 730 360
n inR2[27] Reg_32bit_26.Reg_1bit_10.net_2 out2[10] 24 100
| end Reg_32bit_26.Reg_1bit_10
| begin Reg_32bit_26.Reg_1bit_11 510 1540
| begin Reg_32bit_26.Reg_1bit_11.inverter 560 210
| device Reg_32bit_26.Reg_1bit_11.inverter.nmos 550 360
n Reg_32bit_26.Reg_1bit_11.net_2 gnd Reg_32bit_26.Reg_1bit_11.net_1 24 100
| device Reg_32bit_26.Reg_1bit_11.inverter.pmos 550 200
p Reg_32bit_26.Reg_1bit_11.net_2 vdd Reg_32bit_26.Reg_1bit_11.net_1 24 200
| end Reg_32bit_26.Reg_1bit_11.inverter
| device Reg_32bit_26.Reg_1bit_11.nmos.1 390 260
n w[27] Reg_32bit_26.Reg_1bit_11.net_3 Reg_32bit_26.Reg_1bit_11.net_1 24 100
| device Reg_32bit_26.Reg_1bit_11.nmos.2 390 260
n w[27] Reg_32bit_26.Reg_1bit_11.net_3 Reg_32bit_26.Reg_1bit_11.net_1 24 100
| device Reg_32bit_26.Reg_1bit_11.nmos.3 390 260
n w[27] Reg_32bit_26.Reg_1bit_11.net_3 Reg_32bit_26.Reg_1bit_11.net_1 24 100
| device Reg_32bit_26.Reg_1bit_11.nmos.4 390 260
n w[27] Reg_32bit_26.Reg_1bit_11.net_3 Reg_32bit_26.Reg_1bit_11.net_1 24 100
| begin Reg_32bit_26.Reg_1bit_11.inverter_1 550 380
| device Reg_32bit_26.Reg_1bit_11.inverter_1.nmos.1 550 360
n Reg_32bit_26.Reg_1bit_11.net_1 gnd Reg_32bit_26.Reg_1bit_11.net_2 24 100
| device Reg_32bit_26.Reg_1bit_11.inverter_1.nmos.2 550 360
n Reg_32bit_26.Reg_1bit_11.net_1 gnd Reg_32bit_26.Reg_1bit_11.net_2 24 100
| device Reg_32bit_26.Reg_1bit_11.inverter_1.nmos.3 550 360
n Reg_32bit_26.Reg_1bit_11.net_1 gnd Reg_32bit_26.Reg_1bit_11.net_2 24 100
| device Reg_32bit_26.Reg_1bit_11.inverter_1.nmos.4 550 360
n Reg_32bit_26.Reg_1bit_11.net_1 gnd Reg_32bit_26.Reg_1bit_11.net_2 24 100
| device Reg_32bit_26.Reg_1bit_11.inverter_1.pmos.1 550 200
p Reg_32bit_26.Reg_1bit_11.net_1 vdd Reg_32bit_26.Reg_1bit_11.net_2 24 200
| device Reg_32bit_26.Reg_1bit_11.inverter_1.pmos.2 550 200
p Reg_32bit_26.Reg_1bit_11.net_1 vdd Reg_32bit_26.Reg_1bit_11.net_2 24 200
| device Reg_32bit_26.Reg_1bit_11.inverter_1.pmos.3 550 200
p Reg_32bit_26.Reg_1bit_11.net_1 vdd Reg_32bit_26.Reg_1bit_11.net_2 24 200
| device Reg_32bit_26.Reg_1bit_11.inverter_1.pmos.4 550 200
p Reg_32bit_26.Reg_1bit_11.net_1 vdd Reg_32bit_26.Reg_1bit_11.net_2 24 200
| end Reg_32bit_26.Reg_1bit_11.inverter_1
| begin Reg_32bit_26.Reg_1bit_11.inverter_2 290 260
| device Reg_32bit_26.Reg_1bit_11.inverter_2.nmos.1 550 360
n data[11] gnd Reg_32bit_26.Reg_1bit_11.net_3 24 100
| device Reg_32bit_26.Reg_1bit_11.inverter_2.nmos.2 550 360
n data[11] gnd Reg_32bit_26.Reg_1bit_11.net_3 24 100
| device Reg_32bit_26.Reg_1bit_11.inverter_2.nmos.3 550 360
n data[11] gnd Reg_32bit_26.Reg_1bit_11.net_3 24 100
| device Reg_32bit_26.Reg_1bit_11.inverter_2.nmos.4 550 360
n data[11] gnd Reg_32bit_26.Reg_1bit_11.net_3 24 100
| device Reg_32bit_26.Reg_1bit_11.inverter_2.pmos.1 550 200
p data[11] vdd Reg_32bit_26.Reg_1bit_11.net_3 24 200
| device Reg_32bit_26.Reg_1bit_11.inverter_2.pmos.2 550 200
p data[11] vdd Reg_32bit_26.Reg_1bit_11.net_3 24 200
| device Reg_32bit_26.Reg_1bit_11.inverter_2.pmos.3 550 200
p data[11] vdd Reg_32bit_26.Reg_1bit_11.net_3 24 200
| device Reg_32bit_26.Reg_1bit_11.inverter_2.pmos.4 550 200
p data[11] vdd Reg_32bit_26.Reg_1bit_11.net_3 24 200
| end Reg_32bit_26.Reg_1bit_11.inverter_2
| device Reg_32bit_26.Reg_1bit_11.nmos_1 730 230
n inR1[27] Reg_32bit_26.Reg_1bit_11.net_2 out1[11] 24 100
| device Reg_32bit_26.Reg_1bit_11.nmos_2 730 360
n inR2[27] Reg_32bit_26.Reg_1bit_11.net_2 out2[11] 24 100
| end Reg_32bit_26.Reg_1bit_11
| begin Reg_32bit_26.Reg_1bit_12 510 1670
| begin Reg_32bit_26.Reg_1bit_12.inverter 560 210
| device Reg_32bit_26.Reg_1bit_12.inverter.nmos 550 360
n Reg_32bit_26.Reg_1bit_12.net_2 gnd Reg_32bit_26.Reg_1bit_12.net_1 24 100
| device Reg_32bit_26.Reg_1bit_12.inverter.pmos 550 200
p Reg_32bit_26.Reg_1bit_12.net_2 vdd Reg_32bit_26.Reg_1bit_12.net_1 24 200
| end Reg_32bit_26.Reg_1bit_12.inverter
| device Reg_32bit_26.Reg_1bit_12.nmos.1 390 260
n w[27] Reg_32bit_26.Reg_1bit_12.net_3 Reg_32bit_26.Reg_1bit_12.net_1 24 100
| device Reg_32bit_26.Reg_1bit_12.nmos.2 390 260
n w[27] Reg_32bit_26.Reg_1bit_12.net_3 Reg_32bit_26.Reg_1bit_12.net_1 24 100
| device Reg_32bit_26.Reg_1bit_12.nmos.3 390 260
n w[27] Reg_32bit_26.Reg_1bit_12.net_3 Reg_32bit_26.Reg_1bit_12.net_1 24 100
| device Reg_32bit_26.Reg_1bit_12.nmos.4 390 260
n w[27] Reg_32bit_26.Reg_1bit_12.net_3 Reg_32bit_26.Reg_1bit_12.net_1 24 100
| begin Reg_32bit_26.Reg_1bit_12.inverter_1 550 380
| device Reg_32bit_26.Reg_1bit_12.inverter_1.nmos.1 550 360
n Reg_32bit_26.Reg_1bit_12.net_1 gnd Reg_32bit_26.Reg_1bit_12.net_2 24 100
| device Reg_32bit_26.Reg_1bit_12.inverter_1.nmos.2 550 360
n Reg_32bit_26.Reg_1bit_12.net_1 gnd Reg_32bit_26.Reg_1bit_12.net_2 24 100
| device Reg_32bit_26.Reg_1bit_12.inverter_1.nmos.3 550 360
n Reg_32bit_26.Reg_1bit_12.net_1 gnd Reg_32bit_26.Reg_1bit_12.net_2 24 100
| device Reg_32bit_26.Reg_1bit_12.inverter_1.nmos.4 550 360
n Reg_32bit_26.Reg_1bit_12.net_1 gnd Reg_32bit_26.Reg_1bit_12.net_2 24 100
| device Reg_32bit_26.Reg_1bit_12.inverter_1.pmos.1 550 200
p Reg_32bit_26.Reg_1bit_12.net_1 vdd Reg_32bit_26.Reg_1bit_12.net_2 24 200
| device Reg_32bit_26.Reg_1bit_12.inverter_1.pmos.2 550 200
p Reg_32bit_26.Reg_1bit_12.net_1 vdd Reg_32bit_26.Reg_1bit_12.net_2 24 200
| device Reg_32bit_26.Reg_1bit_12.inverter_1.pmos.3 550 200
p Reg_32bit_26.Reg_1bit_12.net_1 vdd Reg_32bit_26.Reg_1bit_12.net_2 24 200
| device Reg_32bit_26.Reg_1bit_12.inverter_1.pmos.4 550 200
p Reg_32bit_26.Reg_1bit_12.net_1 vdd Reg_32bit_26.Reg_1bit_12.net_2 24 200
| end Reg_32bit_26.Reg_1bit_12.inverter_1
| begin Reg_32bit_26.Reg_1bit_12.inverter_2 290 260
| device Reg_32bit_26.Reg_1bit_12.inverter_2.nmos.1 550 360
n data[12] gnd Reg_32bit_26.Reg_1bit_12.net_3 24 100
| device Reg_32bit_26.Reg_1bit_12.inverter_2.nmos.2 550 360
n data[12] gnd Reg_32bit_26.Reg_1bit_12.net_3 24 100
| device Reg_32bit_26.Reg_1bit_12.inverter_2.nmos.3 550 360
n data[12] gnd Reg_32bit_26.Reg_1bit_12.net_3 24 100
| device Reg_32bit_26.Reg_1bit_12.inverter_2.nmos.4 550 360
n data[12] gnd Reg_32bit_26.Reg_1bit_12.net_3 24 100
| device Reg_32bit_26.Reg_1bit_12.inverter_2.pmos.1 550 200
p data[12] vdd Reg_32bit_26.Reg_1bit_12.net_3 24 200
| device Reg_32bit_26.Reg_1bit_12.inverter_2.pmos.2 550 200
p data[12] vdd Reg_32bit_26.Reg_1bit_12.net_3 24 200
| device Reg_32bit_26.Reg_1bit_12.inverter_2.pmos.3 550 200
p data[12] vdd Reg_32bit_26.Reg_1bit_12.net_3 24 200
| device Reg_32bit_26.Reg_1bit_12.inverter_2.pmos.4 550 200
p data[12] vdd Reg_32bit_26.Reg_1bit_12.net_3 24 200
| end Reg_32bit_26.Reg_1bit_12.inverter_2
| device Reg_32bit_26.Reg_1bit_12.nmos_1 730 230
n inR1[27] Reg_32bit_26.Reg_1bit_12.net_2 out1[12] 24 100
| device Reg_32bit_26.Reg_1bit_12.nmos_2 730 360
n inR2[27] Reg_32bit_26.Reg_1bit_12.net_2 out2[12] 24 100
| end Reg_32bit_26.Reg_1bit_12
| begin Reg_32bit_26.Reg_1bit_13 510 1800
| begin Reg_32bit_26.Reg_1bit_13.inverter 560 210
| device Reg_32bit_26.Reg_1bit_13.inverter.nmos 550 360
n Reg_32bit_26.Reg_1bit_13.net_2 gnd Reg_32bit_26.Reg_1bit_13.net_1 24 100
| device Reg_32bit_26.Reg_1bit_13.inverter.pmos 550 200
p Reg_32bit_26.Reg_1bit_13.net_2 vdd Reg_32bit_26.Reg_1bit_13.net_1 24 200
| end Reg_32bit_26.Reg_1bit_13.inverter
| device Reg_32bit_26.Reg_1bit_13.nmos.1 390 260
n w[27] Reg_32bit_26.Reg_1bit_13.net_3 Reg_32bit_26.Reg_1bit_13.net_1 24 100
| device Reg_32bit_26.Reg_1bit_13.nmos.2 390 260
n w[27] Reg_32bit_26.Reg_1bit_13.net_3 Reg_32bit_26.Reg_1bit_13.net_1 24 100
| device Reg_32bit_26.Reg_1bit_13.nmos.3 390 260
n w[27] Reg_32bit_26.Reg_1bit_13.net_3 Reg_32bit_26.Reg_1bit_13.net_1 24 100
| device Reg_32bit_26.Reg_1bit_13.nmos.4 390 260
n w[27] Reg_32bit_26.Reg_1bit_13.net_3 Reg_32bit_26.Reg_1bit_13.net_1 24 100
| begin Reg_32bit_26.Reg_1bit_13.inverter_1 550 380
| device Reg_32bit_26.Reg_1bit_13.inverter_1.nmos.1 550 360
n Reg_32bit_26.Reg_1bit_13.net_1 gnd Reg_32bit_26.Reg_1bit_13.net_2 24 100
| device Reg_32bit_26.Reg_1bit_13.inverter_1.nmos.2 550 360
n Reg_32bit_26.Reg_1bit_13.net_1 gnd Reg_32bit_26.Reg_1bit_13.net_2 24 100
| device Reg_32bit_26.Reg_1bit_13.inverter_1.nmos.3 550 360
n Reg_32bit_26.Reg_1bit_13.net_1 gnd Reg_32bit_26.Reg_1bit_13.net_2 24 100
| device Reg_32bit_26.Reg_1bit_13.inverter_1.nmos.4 550 360
n Reg_32bit_26.Reg_1bit_13.net_1 gnd Reg_32bit_26.Reg_1bit_13.net_2 24 100
| device Reg_32bit_26.Reg_1bit_13.inverter_1.pmos.1 550 200
p Reg_32bit_26.Reg_1bit_13.net_1 vdd Reg_32bit_26.Reg_1bit_13.net_2 24 200
| device Reg_32bit_26.Reg_1bit_13.inverter_1.pmos.2 550 200
p Reg_32bit_26.Reg_1bit_13.net_1 vdd Reg_32bit_26.Reg_1bit_13.net_2 24 200
| device Reg_32bit_26.Reg_1bit_13.inverter_1.pmos.3 550 200
p Reg_32bit_26.Reg_1bit_13.net_1 vdd Reg_32bit_26.Reg_1bit_13.net_2 24 200
| device Reg_32bit_26.Reg_1bit_13.inverter_1.pmos.4 550 200
p Reg_32bit_26.Reg_1bit_13.net_1 vdd Reg_32bit_26.Reg_1bit_13.net_2 24 200
| end Reg_32bit_26.Reg_1bit_13.inverter_1
| begin Reg_32bit_26.Reg_1bit_13.inverter_2 290 260
| device Reg_32bit_26.Reg_1bit_13.inverter_2.nmos.1 550 360
n data[13] gnd Reg_32bit_26.Reg_1bit_13.net_3 24 100
| device Reg_32bit_26.Reg_1bit_13.inverter_2.nmos.2 550 360
n data[13] gnd Reg_32bit_26.Reg_1bit_13.net_3 24 100
| device Reg_32bit_26.Reg_1bit_13.inverter_2.nmos.3 550 360
n data[13] gnd Reg_32bit_26.Reg_1bit_13.net_3 24 100
| device Reg_32bit_26.Reg_1bit_13.inverter_2.nmos.4 550 360
n data[13] gnd Reg_32bit_26.Reg_1bit_13.net_3 24 100
| device Reg_32bit_26.Reg_1bit_13.inverter_2.pmos.1 550 200
p data[13] vdd Reg_32bit_26.Reg_1bit_13.net_3 24 200
| device Reg_32bit_26.Reg_1bit_13.inverter_2.pmos.2 550 200
p data[13] vdd Reg_32bit_26.Reg_1bit_13.net_3 24 200
| device Reg_32bit_26.Reg_1bit_13.inverter_2.pmos.3 550 200
p data[13] vdd Reg_32bit_26.Reg_1bit_13.net_3 24 200
| device Reg_32bit_26.Reg_1bit_13.inverter_2.pmos.4 550 200
p data[13] vdd Reg_32bit_26.Reg_1bit_13.net_3 24 200
| end Reg_32bit_26.Reg_1bit_13.inverter_2
| device Reg_32bit_26.Reg_1bit_13.nmos_1 730 230
n inR1[27] Reg_32bit_26.Reg_1bit_13.net_2 out1[13] 24 100
| device Reg_32bit_26.Reg_1bit_13.nmos_2 730 360
n inR2[27] Reg_32bit_26.Reg_1bit_13.net_2 out2[13] 24 100
| end Reg_32bit_26.Reg_1bit_13
| begin Reg_32bit_26.Reg_1bit_14 510 1930
| begin Reg_32bit_26.Reg_1bit_14.inverter 560 210
| device Reg_32bit_26.Reg_1bit_14.inverter.nmos 550 360
n Reg_32bit_26.Reg_1bit_14.net_2 gnd Reg_32bit_26.Reg_1bit_14.net_1 24 100
| device Reg_32bit_26.Reg_1bit_14.inverter.pmos 550 200
p Reg_32bit_26.Reg_1bit_14.net_2 vdd Reg_32bit_26.Reg_1bit_14.net_1 24 200
| end Reg_32bit_26.Reg_1bit_14.inverter
| device Reg_32bit_26.Reg_1bit_14.nmos.1 390 260
n w[27] Reg_32bit_26.Reg_1bit_14.net_3 Reg_32bit_26.Reg_1bit_14.net_1 24 100
| device Reg_32bit_26.Reg_1bit_14.nmos.2 390 260
n w[27] Reg_32bit_26.Reg_1bit_14.net_3 Reg_32bit_26.Reg_1bit_14.net_1 24 100
| device Reg_32bit_26.Reg_1bit_14.nmos.3 390 260
n w[27] Reg_32bit_26.Reg_1bit_14.net_3 Reg_32bit_26.Reg_1bit_14.net_1 24 100
| device Reg_32bit_26.Reg_1bit_14.nmos.4 390 260
n w[27] Reg_32bit_26.Reg_1bit_14.net_3 Reg_32bit_26.Reg_1bit_14.net_1 24 100
| begin Reg_32bit_26.Reg_1bit_14.inverter_1 550 380
| device Reg_32bit_26.Reg_1bit_14.inverter_1.nmos.1 550 360
n Reg_32bit_26.Reg_1bit_14.net_1 gnd Reg_32bit_26.Reg_1bit_14.net_2 24 100
| device Reg_32bit_26.Reg_1bit_14.inverter_1.nmos.2 550 360
n Reg_32bit_26.Reg_1bit_14.net_1 gnd Reg_32bit_26.Reg_1bit_14.net_2 24 100
| device Reg_32bit_26.Reg_1bit_14.inverter_1.nmos.3 550 360
n Reg_32bit_26.Reg_1bit_14.net_1 gnd Reg_32bit_26.Reg_1bit_14.net_2 24 100
| device Reg_32bit_26.Reg_1bit_14.inverter_1.nmos.4 550 360
n Reg_32bit_26.Reg_1bit_14.net_1 gnd Reg_32bit_26.Reg_1bit_14.net_2 24 100
| device Reg_32bit_26.Reg_1bit_14.inverter_1.pmos.1 550 200
p Reg_32bit_26.Reg_1bit_14.net_1 vdd Reg_32bit_26.Reg_1bit_14.net_2 24 200
| device Reg_32bit_26.Reg_1bit_14.inverter_1.pmos.2 550 200
p Reg_32bit_26.Reg_1bit_14.net_1 vdd Reg_32bit_26.Reg_1bit_14.net_2 24 200
| device Reg_32bit_26.Reg_1bit_14.inverter_1.pmos.3 550 200
p Reg_32bit_26.Reg_1bit_14.net_1 vdd Reg_32bit_26.Reg_1bit_14.net_2 24 200
| device Reg_32bit_26.Reg_1bit_14.inverter_1.pmos.4 550 200
p Reg_32bit_26.Reg_1bit_14.net_1 vdd Reg_32bit_26.Reg_1bit_14.net_2 24 200
| end Reg_32bit_26.Reg_1bit_14.inverter_1
| begin Reg_32bit_26.Reg_1bit_14.inverter_2 290 260
| device Reg_32bit_26.Reg_1bit_14.inverter_2.nmos.1 550 360
n data[14] gnd Reg_32bit_26.Reg_1bit_14.net_3 24 100
| device Reg_32bit_26.Reg_1bit_14.inverter_2.nmos.2 550 360
n data[14] gnd Reg_32bit_26.Reg_1bit_14.net_3 24 100
| device Reg_32bit_26.Reg_1bit_14.inverter_2.nmos.3 550 360
n data[14] gnd Reg_32bit_26.Reg_1bit_14.net_3 24 100
| device Reg_32bit_26.Reg_1bit_14.inverter_2.nmos.4 550 360
n data[14] gnd Reg_32bit_26.Reg_1bit_14.net_3 24 100
| device Reg_32bit_26.Reg_1bit_14.inverter_2.pmos.1 550 200
p data[14] vdd Reg_32bit_26.Reg_1bit_14.net_3 24 200
| device Reg_32bit_26.Reg_1bit_14.inverter_2.pmos.2 550 200
p data[14] vdd Reg_32bit_26.Reg_1bit_14.net_3 24 200
| device Reg_32bit_26.Reg_1bit_14.inverter_2.pmos.3 550 200
p data[14] vdd Reg_32bit_26.Reg_1bit_14.net_3 24 200
| device Reg_32bit_26.Reg_1bit_14.inverter_2.pmos.4 550 200
p data[14] vdd Reg_32bit_26.Reg_1bit_14.net_3 24 200
| end Reg_32bit_26.Reg_1bit_14.inverter_2
| device Reg_32bit_26.Reg_1bit_14.nmos_1 730 230
n inR1[27] Reg_32bit_26.Reg_1bit_14.net_2 out1[14] 24 100
| device Reg_32bit_26.Reg_1bit_14.nmos_2 730 360
n inR2[27] Reg_32bit_26.Reg_1bit_14.net_2 out2[14] 24 100
| end Reg_32bit_26.Reg_1bit_14
| begin Reg_32bit_26.Reg_1bit_15 510 2060
| begin Reg_32bit_26.Reg_1bit_15.inverter 560 210
| device Reg_32bit_26.Reg_1bit_15.inverter.nmos 550 360
n Reg_32bit_26.Reg_1bit_15.net_2 gnd Reg_32bit_26.Reg_1bit_15.net_1 24 100
| device Reg_32bit_26.Reg_1bit_15.inverter.pmos 550 200
p Reg_32bit_26.Reg_1bit_15.net_2 vdd Reg_32bit_26.Reg_1bit_15.net_1 24 200
| end Reg_32bit_26.Reg_1bit_15.inverter
| device Reg_32bit_26.Reg_1bit_15.nmos.1 390 260
n w[27] Reg_32bit_26.Reg_1bit_15.net_3 Reg_32bit_26.Reg_1bit_15.net_1 24 100
| device Reg_32bit_26.Reg_1bit_15.nmos.2 390 260
n w[27] Reg_32bit_26.Reg_1bit_15.net_3 Reg_32bit_26.Reg_1bit_15.net_1 24 100
| device Reg_32bit_26.Reg_1bit_15.nmos.3 390 260
n w[27] Reg_32bit_26.Reg_1bit_15.net_3 Reg_32bit_26.Reg_1bit_15.net_1 24 100
| device Reg_32bit_26.Reg_1bit_15.nmos.4 390 260
n w[27] Reg_32bit_26.Reg_1bit_15.net_3 Reg_32bit_26.Reg_1bit_15.net_1 24 100
| begin Reg_32bit_26.Reg_1bit_15.inverter_1 550 380
| device Reg_32bit_26.Reg_1bit_15.inverter_1.nmos.1 550 360
n Reg_32bit_26.Reg_1bit_15.net_1 gnd Reg_32bit_26.Reg_1bit_15.net_2 24 100
| device Reg_32bit_26.Reg_1bit_15.inverter_1.nmos.2 550 360
n Reg_32bit_26.Reg_1bit_15.net_1 gnd Reg_32bit_26.Reg_1bit_15.net_2 24 100
| device Reg_32bit_26.Reg_1bit_15.inverter_1.nmos.3 550 360
n Reg_32bit_26.Reg_1bit_15.net_1 gnd Reg_32bit_26.Reg_1bit_15.net_2 24 100
| device Reg_32bit_26.Reg_1bit_15.inverter_1.nmos.4 550 360
n Reg_32bit_26.Reg_1bit_15.net_1 gnd Reg_32bit_26.Reg_1bit_15.net_2 24 100
| device Reg_32bit_26.Reg_1bit_15.inverter_1.pmos.1 550 200
p Reg_32bit_26.Reg_1bit_15.net_1 vdd Reg_32bit_26.Reg_1bit_15.net_2 24 200
| device Reg_32bit_26.Reg_1bit_15.inverter_1.pmos.2 550 200
p Reg_32bit_26.Reg_1bit_15.net_1 vdd Reg_32bit_26.Reg_1bit_15.net_2 24 200
| device Reg_32bit_26.Reg_1bit_15.inverter_1.pmos.3 550 200
p Reg_32bit_26.Reg_1bit_15.net_1 vdd Reg_32bit_26.Reg_1bit_15.net_2 24 200
| device Reg_32bit_26.Reg_1bit_15.inverter_1.pmos.4 550 200
p Reg_32bit_26.Reg_1bit_15.net_1 vdd Reg_32bit_26.Reg_1bit_15.net_2 24 200
| end Reg_32bit_26.Reg_1bit_15.inverter_1
| begin Reg_32bit_26.Reg_1bit_15.inverter_2 290 260
| device Reg_32bit_26.Reg_1bit_15.inverter_2.nmos.1 550 360
n data[15] gnd Reg_32bit_26.Reg_1bit_15.net_3 24 100
| device Reg_32bit_26.Reg_1bit_15.inverter_2.nmos.2 550 360
n data[15] gnd Reg_32bit_26.Reg_1bit_15.net_3 24 100
| device Reg_32bit_26.Reg_1bit_15.inverter_2.nmos.3 550 360
n data[15] gnd Reg_32bit_26.Reg_1bit_15.net_3 24 100
| device Reg_32bit_26.Reg_1bit_15.inverter_2.nmos.4 550 360
n data[15] gnd Reg_32bit_26.Reg_1bit_15.net_3 24 100
| device Reg_32bit_26.Reg_1bit_15.inverter_2.pmos.1 550 200
p data[15] vdd Reg_32bit_26.Reg_1bit_15.net_3 24 200
| device Reg_32bit_26.Reg_1bit_15.inverter_2.pmos.2 550 200
p data[15] vdd Reg_32bit_26.Reg_1bit_15.net_3 24 200
| device Reg_32bit_26.Reg_1bit_15.inverter_2.pmos.3 550 200
p data[15] vdd Reg_32bit_26.Reg_1bit_15.net_3 24 200
| device Reg_32bit_26.Reg_1bit_15.inverter_2.pmos.4 550 200
p data[15] vdd Reg_32bit_26.Reg_1bit_15.net_3 24 200
| end Reg_32bit_26.Reg_1bit_15.inverter_2
| device Reg_32bit_26.Reg_1bit_15.nmos_1 730 230
n inR1[27] Reg_32bit_26.Reg_1bit_15.net_2 out1[15] 24 100
| device Reg_32bit_26.Reg_1bit_15.nmos_2 730 360
n inR2[27] Reg_32bit_26.Reg_1bit_15.net_2 out2[15] 24 100
| end Reg_32bit_26.Reg_1bit_15
| begin Reg_32bit_26.Reg_1bit_16 510 2200
| begin Reg_32bit_26.Reg_1bit_16.inverter 560 210
| device Reg_32bit_26.Reg_1bit_16.inverter.nmos 550 360
n Reg_32bit_26.Reg_1bit_16.net_2 gnd Reg_32bit_26.Reg_1bit_16.net_1 24 100
| device Reg_32bit_26.Reg_1bit_16.inverter.pmos 550 200
p Reg_32bit_26.Reg_1bit_16.net_2 vdd Reg_32bit_26.Reg_1bit_16.net_1 24 200
| end Reg_32bit_26.Reg_1bit_16.inverter
| device Reg_32bit_26.Reg_1bit_16.nmos.1 390 260
n w[27] Reg_32bit_26.Reg_1bit_16.net_3 Reg_32bit_26.Reg_1bit_16.net_1 24 100
| device Reg_32bit_26.Reg_1bit_16.nmos.2 390 260
n w[27] Reg_32bit_26.Reg_1bit_16.net_3 Reg_32bit_26.Reg_1bit_16.net_1 24 100
| device Reg_32bit_26.Reg_1bit_16.nmos.3 390 260
n w[27] Reg_32bit_26.Reg_1bit_16.net_3 Reg_32bit_26.Reg_1bit_16.net_1 24 100
| device Reg_32bit_26.Reg_1bit_16.nmos.4 390 260
n w[27] Reg_32bit_26.Reg_1bit_16.net_3 Reg_32bit_26.Reg_1bit_16.net_1 24 100
| begin Reg_32bit_26.Reg_1bit_16.inverter_1 550 380
| device Reg_32bit_26.Reg_1bit_16.inverter_1.nmos.1 550 360
n Reg_32bit_26.Reg_1bit_16.net_1 gnd Reg_32bit_26.Reg_1bit_16.net_2 24 100
| device Reg_32bit_26.Reg_1bit_16.inverter_1.nmos.2 550 360
n Reg_32bit_26.Reg_1bit_16.net_1 gnd Reg_32bit_26.Reg_1bit_16.net_2 24 100
| device Reg_32bit_26.Reg_1bit_16.inverter_1.nmos.3 550 360
n Reg_32bit_26.Reg_1bit_16.net_1 gnd Reg_32bit_26.Reg_1bit_16.net_2 24 100
| device Reg_32bit_26.Reg_1bit_16.inverter_1.nmos.4 550 360
n Reg_32bit_26.Reg_1bit_16.net_1 gnd Reg_32bit_26.Reg_1bit_16.net_2 24 100
| device Reg_32bit_26.Reg_1bit_16.inverter_1.pmos.1 550 200
p Reg_32bit_26.Reg_1bit_16.net_1 vdd Reg_32bit_26.Reg_1bit_16.net_2 24 200
| device Reg_32bit_26.Reg_1bit_16.inverter_1.pmos.2 550 200
p Reg_32bit_26.Reg_1bit_16.net_1 vdd Reg_32bit_26.Reg_1bit_16.net_2 24 200
| device Reg_32bit_26.Reg_1bit_16.inverter_1.pmos.3 550 200
p Reg_32bit_26.Reg_1bit_16.net_1 vdd Reg_32bit_26.Reg_1bit_16.net_2 24 200
| device Reg_32bit_26.Reg_1bit_16.inverter_1.pmos.4 550 200
p Reg_32bit_26.Reg_1bit_16.net_1 vdd Reg_32bit_26.Reg_1bit_16.net_2 24 200
| end Reg_32bit_26.Reg_1bit_16.inverter_1
| begin Reg_32bit_26.Reg_1bit_16.inverter_2 290 260
| device Reg_32bit_26.Reg_1bit_16.inverter_2.nmos.1 550 360
n data[16] gnd Reg_32bit_26.Reg_1bit_16.net_3 24 100
| device Reg_32bit_26.Reg_1bit_16.inverter_2.nmos.2 550 360
n data[16] gnd Reg_32bit_26.Reg_1bit_16.net_3 24 100
| device Reg_32bit_26.Reg_1bit_16.inverter_2.nmos.3 550 360
n data[16] gnd Reg_32bit_26.Reg_1bit_16.net_3 24 100
| device Reg_32bit_26.Reg_1bit_16.inverter_2.nmos.4 550 360
n data[16] gnd Reg_32bit_26.Reg_1bit_16.net_3 24 100
| device Reg_32bit_26.Reg_1bit_16.inverter_2.pmos.1 550 200
p data[16] vdd Reg_32bit_26.Reg_1bit_16.net_3 24 200
| device Reg_32bit_26.Reg_1bit_16.inverter_2.pmos.2 550 200
p data[16] vdd Reg_32bit_26.Reg_1bit_16.net_3 24 200
| device Reg_32bit_26.Reg_1bit_16.inverter_2.pmos.3 550 200
p data[16] vdd Reg_32bit_26.Reg_1bit_16.net_3 24 200
| device Reg_32bit_26.Reg_1bit_16.inverter_2.pmos.4 550 200
p data[16] vdd Reg_32bit_26.Reg_1bit_16.net_3 24 200
| end Reg_32bit_26.Reg_1bit_16.inverter_2
| device Reg_32bit_26.Reg_1bit_16.nmos_1 730 230
n inR1[27] Reg_32bit_26.Reg_1bit_16.net_2 out1[16] 24 100
| device Reg_32bit_26.Reg_1bit_16.nmos_2 730 360
n inR2[27] Reg_32bit_26.Reg_1bit_16.net_2 out2[16] 24 100
| end Reg_32bit_26.Reg_1bit_16
| begin Reg_32bit_26.Reg_1bit_17 510 2330
| begin Reg_32bit_26.Reg_1bit_17.inverter 560 210
| device Reg_32bit_26.Reg_1bit_17.inverter.nmos 550 360
n Reg_32bit_26.Reg_1bit_17.net_2 gnd Reg_32bit_26.Reg_1bit_17.net_1 24 100
| device Reg_32bit_26.Reg_1bit_17.inverter.pmos 550 200
p Reg_32bit_26.Reg_1bit_17.net_2 vdd Reg_32bit_26.Reg_1bit_17.net_1 24 200
| end Reg_32bit_26.Reg_1bit_17.inverter
| device Reg_32bit_26.Reg_1bit_17.nmos.1 390 260
n w[27] Reg_32bit_26.Reg_1bit_17.net_3 Reg_32bit_26.Reg_1bit_17.net_1 24 100
| device Reg_32bit_26.Reg_1bit_17.nmos.2 390 260
n w[27] Reg_32bit_26.Reg_1bit_17.net_3 Reg_32bit_26.Reg_1bit_17.net_1 24 100
| device Reg_32bit_26.Reg_1bit_17.nmos.3 390 260
n w[27] Reg_32bit_26.Reg_1bit_17.net_3 Reg_32bit_26.Reg_1bit_17.net_1 24 100
| device Reg_32bit_26.Reg_1bit_17.nmos.4 390 260
n w[27] Reg_32bit_26.Reg_1bit_17.net_3 Reg_32bit_26.Reg_1bit_17.net_1 24 100
| begin Reg_32bit_26.Reg_1bit_17.inverter_1 550 380
| device Reg_32bit_26.Reg_1bit_17.inverter_1.nmos.1 550 360
n Reg_32bit_26.Reg_1bit_17.net_1 gnd Reg_32bit_26.Reg_1bit_17.net_2 24 100
| device Reg_32bit_26.Reg_1bit_17.inverter_1.nmos.2 550 360
n Reg_32bit_26.Reg_1bit_17.net_1 gnd Reg_32bit_26.Reg_1bit_17.net_2 24 100
| device Reg_32bit_26.Reg_1bit_17.inverter_1.nmos.3 550 360
n Reg_32bit_26.Reg_1bit_17.net_1 gnd Reg_32bit_26.Reg_1bit_17.net_2 24 100
| device Reg_32bit_26.Reg_1bit_17.inverter_1.nmos.4 550 360
n Reg_32bit_26.Reg_1bit_17.net_1 gnd Reg_32bit_26.Reg_1bit_17.net_2 24 100
| device Reg_32bit_26.Reg_1bit_17.inverter_1.pmos.1 550 200
p Reg_32bit_26.Reg_1bit_17.net_1 vdd Reg_32bit_26.Reg_1bit_17.net_2 24 200
| device Reg_32bit_26.Reg_1bit_17.inverter_1.pmos.2 550 200
p Reg_32bit_26.Reg_1bit_17.net_1 vdd Reg_32bit_26.Reg_1bit_17.net_2 24 200
| device Reg_32bit_26.Reg_1bit_17.inverter_1.pmos.3 550 200
p Reg_32bit_26.Reg_1bit_17.net_1 vdd Reg_32bit_26.Reg_1bit_17.net_2 24 200
| device Reg_32bit_26.Reg_1bit_17.inverter_1.pmos.4 550 200
p Reg_32bit_26.Reg_1bit_17.net_1 vdd Reg_32bit_26.Reg_1bit_17.net_2 24 200
| end Reg_32bit_26.Reg_1bit_17.inverter_1
| begin Reg_32bit_26.Reg_1bit_17.inverter_2 290 260
| device Reg_32bit_26.Reg_1bit_17.inverter_2.nmos.1 550 360
n data[17] gnd Reg_32bit_26.Reg_1bit_17.net_3 24 100
| device Reg_32bit_26.Reg_1bit_17.inverter_2.nmos.2 550 360
n data[17] gnd Reg_32bit_26.Reg_1bit_17.net_3 24 100
| device Reg_32bit_26.Reg_1bit_17.inverter_2.nmos.3 550 360
n data[17] gnd Reg_32bit_26.Reg_1bit_17.net_3 24 100
| device Reg_32bit_26.Reg_1bit_17.inverter_2.nmos.4 550 360
n data[17] gnd Reg_32bit_26.Reg_1bit_17.net_3 24 100
| device Reg_32bit_26.Reg_1bit_17.inverter_2.pmos.1 550 200
p data[17] vdd Reg_32bit_26.Reg_1bit_17.net_3 24 200
| device Reg_32bit_26.Reg_1bit_17.inverter_2.pmos.2 550 200
p data[17] vdd Reg_32bit_26.Reg_1bit_17.net_3 24 200
| device Reg_32bit_26.Reg_1bit_17.inverter_2.pmos.3 550 200
p data[17] vdd Reg_32bit_26.Reg_1bit_17.net_3 24 200
| device Reg_32bit_26.Reg_1bit_17.inverter_2.pmos.4 550 200
p data[17] vdd Reg_32bit_26.Reg_1bit_17.net_3 24 200
| end Reg_32bit_26.Reg_1bit_17.inverter_2
| device Reg_32bit_26.Reg_1bit_17.nmos_1 730 230
n inR1[27] Reg_32bit_26.Reg_1bit_17.net_2 out1[17] 24 100
| device Reg_32bit_26.Reg_1bit_17.nmos_2 730 360
n inR2[27] Reg_32bit_26.Reg_1bit_17.net_2 out2[17] 24 100
| end Reg_32bit_26.Reg_1bit_17
| begin Reg_32bit_26.Reg_1bit_18 510 2460
| begin Reg_32bit_26.Reg_1bit_18.inverter 560 210
| device Reg_32bit_26.Reg_1bit_18.inverter.nmos 550 360
n Reg_32bit_26.Reg_1bit_18.net_2 gnd Reg_32bit_26.Reg_1bit_18.net_1 24 100
| device Reg_32bit_26.Reg_1bit_18.inverter.pmos 550 200
p Reg_32bit_26.Reg_1bit_18.net_2 vdd Reg_32bit_26.Reg_1bit_18.net_1 24 200
| end Reg_32bit_26.Reg_1bit_18.inverter
| device Reg_32bit_26.Reg_1bit_18.nmos.1 390 260
n w[27] Reg_32bit_26.Reg_1bit_18.net_3 Reg_32bit_26.Reg_1bit_18.net_1 24 100
| device Reg_32bit_26.Reg_1bit_18.nmos.2 390 260
n w[27] Reg_32bit_26.Reg_1bit_18.net_3 Reg_32bit_26.Reg_1bit_18.net_1 24 100
| device Reg_32bit_26.Reg_1bit_18.nmos.3 390 260
n w[27] Reg_32bit_26.Reg_1bit_18.net_3 Reg_32bit_26.Reg_1bit_18.net_1 24 100
| device Reg_32bit_26.Reg_1bit_18.nmos.4 390 260
n w[27] Reg_32bit_26.Reg_1bit_18.net_3 Reg_32bit_26.Reg_1bit_18.net_1 24 100
| begin Reg_32bit_26.Reg_1bit_18.inverter_1 550 380
| device Reg_32bit_26.Reg_1bit_18.inverter_1.nmos.1 550 360
n Reg_32bit_26.Reg_1bit_18.net_1 gnd Reg_32bit_26.Reg_1bit_18.net_2 24 100
| device Reg_32bit_26.Reg_1bit_18.inverter_1.nmos.2 550 360
n Reg_32bit_26.Reg_1bit_18.net_1 gnd Reg_32bit_26.Reg_1bit_18.net_2 24 100
| device Reg_32bit_26.Reg_1bit_18.inverter_1.nmos.3 550 360
n Reg_32bit_26.Reg_1bit_18.net_1 gnd Reg_32bit_26.Reg_1bit_18.net_2 24 100
| device Reg_32bit_26.Reg_1bit_18.inverter_1.nmos.4 550 360
n Reg_32bit_26.Reg_1bit_18.net_1 gnd Reg_32bit_26.Reg_1bit_18.net_2 24 100
| device Reg_32bit_26.Reg_1bit_18.inverter_1.pmos.1 550 200
p Reg_32bit_26.Reg_1bit_18.net_1 vdd Reg_32bit_26.Reg_1bit_18.net_2 24 200
| device Reg_32bit_26.Reg_1bit_18.inverter_1.pmos.2 550 200
p Reg_32bit_26.Reg_1bit_18.net_1 vdd Reg_32bit_26.Reg_1bit_18.net_2 24 200
| device Reg_32bit_26.Reg_1bit_18.inverter_1.pmos.3 550 200
p Reg_32bit_26.Reg_1bit_18.net_1 vdd Reg_32bit_26.Reg_1bit_18.net_2 24 200
| device Reg_32bit_26.Reg_1bit_18.inverter_1.pmos.4 550 200
p Reg_32bit_26.Reg_1bit_18.net_1 vdd Reg_32bit_26.Reg_1bit_18.net_2 24 200
| end Reg_32bit_26.Reg_1bit_18.inverter_1
| begin Reg_32bit_26.Reg_1bit_18.inverter_2 290 260
| device Reg_32bit_26.Reg_1bit_18.inverter_2.nmos.1 550 360
n data[18] gnd Reg_32bit_26.Reg_1bit_18.net_3 24 100
| device Reg_32bit_26.Reg_1bit_18.inverter_2.nmos.2 550 360
n data[18] gnd Reg_32bit_26.Reg_1bit_18.net_3 24 100
| device Reg_32bit_26.Reg_1bit_18.inverter_2.nmos.3 550 360
n data[18] gnd Reg_32bit_26.Reg_1bit_18.net_3 24 100
| device Reg_32bit_26.Reg_1bit_18.inverter_2.nmos.4 550 360
n data[18] gnd Reg_32bit_26.Reg_1bit_18.net_3 24 100
| device Reg_32bit_26.Reg_1bit_18.inverter_2.pmos.1 550 200
p data[18] vdd Reg_32bit_26.Reg_1bit_18.net_3 24 200
| device Reg_32bit_26.Reg_1bit_18.inverter_2.pmos.2 550 200
p data[18] vdd Reg_32bit_26.Reg_1bit_18.net_3 24 200
| device Reg_32bit_26.Reg_1bit_18.inverter_2.pmos.3 550 200
p data[18] vdd Reg_32bit_26.Reg_1bit_18.net_3 24 200
| device Reg_32bit_26.Reg_1bit_18.inverter_2.pmos.4 550 200
p data[18] vdd Reg_32bit_26.Reg_1bit_18.net_3 24 200
| end Reg_32bit_26.Reg_1bit_18.inverter_2
| device Reg_32bit_26.Reg_1bit_18.nmos_1 730 230
n inR1[27] Reg_32bit_26.Reg_1bit_18.net_2 out1[18] 24 100
| device Reg_32bit_26.Reg_1bit_18.nmos_2 730 360
n inR2[27] Reg_32bit_26.Reg_1bit_18.net_2 out2[18] 24 100
| end Reg_32bit_26.Reg_1bit_18
| begin Reg_32bit_26.Reg_1bit_19 510 2590
| begin Reg_32bit_26.Reg_1bit_19.inverter 560 210
| device Reg_32bit_26.Reg_1bit_19.inverter.nmos 550 360
n Reg_32bit_26.Reg_1bit_19.net_2 gnd Reg_32bit_26.Reg_1bit_19.net_1 24 100
| device Reg_32bit_26.Reg_1bit_19.inverter.pmos 550 200
p Reg_32bit_26.Reg_1bit_19.net_2 vdd Reg_32bit_26.Reg_1bit_19.net_1 24 200
| end Reg_32bit_26.Reg_1bit_19.inverter
| device Reg_32bit_26.Reg_1bit_19.nmos.1 390 260
n w[27] Reg_32bit_26.Reg_1bit_19.net_3 Reg_32bit_26.Reg_1bit_19.net_1 24 100
| device Reg_32bit_26.Reg_1bit_19.nmos.2 390 260
n w[27] Reg_32bit_26.Reg_1bit_19.net_3 Reg_32bit_26.Reg_1bit_19.net_1 24 100
| device Reg_32bit_26.Reg_1bit_19.nmos.3 390 260
n w[27] Reg_32bit_26.Reg_1bit_19.net_3 Reg_32bit_26.Reg_1bit_19.net_1 24 100
| device Reg_32bit_26.Reg_1bit_19.nmos.4 390 260
n w[27] Reg_32bit_26.Reg_1bit_19.net_3 Reg_32bit_26.Reg_1bit_19.net_1 24 100
| begin Reg_32bit_26.Reg_1bit_19.inverter_1 550 380
| device Reg_32bit_26.Reg_1bit_19.inverter_1.nmos.1 550 360
n Reg_32bit_26.Reg_1bit_19.net_1 gnd Reg_32bit_26.Reg_1bit_19.net_2 24 100
| device Reg_32bit_26.Reg_1bit_19.inverter_1.nmos.2 550 360
n Reg_32bit_26.Reg_1bit_19.net_1 gnd Reg_32bit_26.Reg_1bit_19.net_2 24 100
| device Reg_32bit_26.Reg_1bit_19.inverter_1.nmos.3 550 360
n Reg_32bit_26.Reg_1bit_19.net_1 gnd Reg_32bit_26.Reg_1bit_19.net_2 24 100
| device Reg_32bit_26.Reg_1bit_19.inverter_1.nmos.4 550 360
n Reg_32bit_26.Reg_1bit_19.net_1 gnd Reg_32bit_26.Reg_1bit_19.net_2 24 100
| device Reg_32bit_26.Reg_1bit_19.inverter_1.pmos.1 550 200
p Reg_32bit_26.Reg_1bit_19.net_1 vdd Reg_32bit_26.Reg_1bit_19.net_2 24 200
| device Reg_32bit_26.Reg_1bit_19.inverter_1.pmos.2 550 200
p Reg_32bit_26.Reg_1bit_19.net_1 vdd Reg_32bit_26.Reg_1bit_19.net_2 24 200
| device Reg_32bit_26.Reg_1bit_19.inverter_1.pmos.3 550 200
p Reg_32bit_26.Reg_1bit_19.net_1 vdd Reg_32bit_26.Reg_1bit_19.net_2 24 200
| device Reg_32bit_26.Reg_1bit_19.inverter_1.pmos.4 550 200
p Reg_32bit_26.Reg_1bit_19.net_1 vdd Reg_32bit_26.Reg_1bit_19.net_2 24 200
| end Reg_32bit_26.Reg_1bit_19.inverter_1
| begin Reg_32bit_26.Reg_1bit_19.inverter_2 290 260
| device Reg_32bit_26.Reg_1bit_19.inverter_2.nmos.1 550 360
n data[19] gnd Reg_32bit_26.Reg_1bit_19.net_3 24 100
| device Reg_32bit_26.Reg_1bit_19.inverter_2.nmos.2 550 360
n data[19] gnd Reg_32bit_26.Reg_1bit_19.net_3 24 100
| device Reg_32bit_26.Reg_1bit_19.inverter_2.nmos.3 550 360
n data[19] gnd Reg_32bit_26.Reg_1bit_19.net_3 24 100
| device Reg_32bit_26.Reg_1bit_19.inverter_2.nmos.4 550 360
n data[19] gnd Reg_32bit_26.Reg_1bit_19.net_3 24 100
| device Reg_32bit_26.Reg_1bit_19.inverter_2.pmos.1 550 200
p data[19] vdd Reg_32bit_26.Reg_1bit_19.net_3 24 200
| device Reg_32bit_26.Reg_1bit_19.inverter_2.pmos.2 550 200
p data[19] vdd Reg_32bit_26.Reg_1bit_19.net_3 24 200
| device Reg_32bit_26.Reg_1bit_19.inverter_2.pmos.3 550 200
p data[19] vdd Reg_32bit_26.Reg_1bit_19.net_3 24 200
| device Reg_32bit_26.Reg_1bit_19.inverter_2.pmos.4 550 200
p data[19] vdd Reg_32bit_26.Reg_1bit_19.net_3 24 200
| end Reg_32bit_26.Reg_1bit_19.inverter_2
| device Reg_32bit_26.Reg_1bit_19.nmos_1 730 230
n inR1[27] Reg_32bit_26.Reg_1bit_19.net_2 out1[19] 24 100
| device Reg_32bit_26.Reg_1bit_19.nmos_2 730 360
n inR2[27] Reg_32bit_26.Reg_1bit_19.net_2 out2[19] 24 100
| end Reg_32bit_26.Reg_1bit_19
| begin Reg_32bit_26.Reg_1bit_20 510 2720
| begin Reg_32bit_26.Reg_1bit_20.inverter 560 210
| device Reg_32bit_26.Reg_1bit_20.inverter.nmos 550 360
n Reg_32bit_26.Reg_1bit_20.net_2 gnd Reg_32bit_26.Reg_1bit_20.net_1 24 100
| device Reg_32bit_26.Reg_1bit_20.inverter.pmos 550 200
p Reg_32bit_26.Reg_1bit_20.net_2 vdd Reg_32bit_26.Reg_1bit_20.net_1 24 200
| end Reg_32bit_26.Reg_1bit_20.inverter
| device Reg_32bit_26.Reg_1bit_20.nmos.1 390 260
n w[27] Reg_32bit_26.Reg_1bit_20.net_3 Reg_32bit_26.Reg_1bit_20.net_1 24 100
| device Reg_32bit_26.Reg_1bit_20.nmos.2 390 260
n w[27] Reg_32bit_26.Reg_1bit_20.net_3 Reg_32bit_26.Reg_1bit_20.net_1 24 100
| device Reg_32bit_26.Reg_1bit_20.nmos.3 390 260
n w[27] Reg_32bit_26.Reg_1bit_20.net_3 Reg_32bit_26.Reg_1bit_20.net_1 24 100
| device Reg_32bit_26.Reg_1bit_20.nmos.4 390 260
n w[27] Reg_32bit_26.Reg_1bit_20.net_3 Reg_32bit_26.Reg_1bit_20.net_1 24 100
| begin Reg_32bit_26.Reg_1bit_20.inverter_1 550 380
| device Reg_32bit_26.Reg_1bit_20.inverter_1.nmos.1 550 360
n Reg_32bit_26.Reg_1bit_20.net_1 gnd Reg_32bit_26.Reg_1bit_20.net_2 24 100
| device Reg_32bit_26.Reg_1bit_20.inverter_1.nmos.2 550 360
n Reg_32bit_26.Reg_1bit_20.net_1 gnd Reg_32bit_26.Reg_1bit_20.net_2 24 100
| device Reg_32bit_26.Reg_1bit_20.inverter_1.nmos.3 550 360
n Reg_32bit_26.Reg_1bit_20.net_1 gnd Reg_32bit_26.Reg_1bit_20.net_2 24 100
| device Reg_32bit_26.Reg_1bit_20.inverter_1.nmos.4 550 360
n Reg_32bit_26.Reg_1bit_20.net_1 gnd Reg_32bit_26.Reg_1bit_20.net_2 24 100
| device Reg_32bit_26.Reg_1bit_20.inverter_1.pmos.1 550 200
p Reg_32bit_26.Reg_1bit_20.net_1 vdd Reg_32bit_26.Reg_1bit_20.net_2 24 200
| device Reg_32bit_26.Reg_1bit_20.inverter_1.pmos.2 550 200
p Reg_32bit_26.Reg_1bit_20.net_1 vdd Reg_32bit_26.Reg_1bit_20.net_2 24 200
| device Reg_32bit_26.Reg_1bit_20.inverter_1.pmos.3 550 200
p Reg_32bit_26.Reg_1bit_20.net_1 vdd Reg_32bit_26.Reg_1bit_20.net_2 24 200
| device Reg_32bit_26.Reg_1bit_20.inverter_1.pmos.4 550 200
p Reg_32bit_26.Reg_1bit_20.net_1 vdd Reg_32bit_26.Reg_1bit_20.net_2 24 200
| end Reg_32bit_26.Reg_1bit_20.inverter_1
| begin Reg_32bit_26.Reg_1bit_20.inverter_2 290 260
| device Reg_32bit_26.Reg_1bit_20.inverter_2.nmos.1 550 360
n data[20] gnd Reg_32bit_26.Reg_1bit_20.net_3 24 100
| device Reg_32bit_26.Reg_1bit_20.inverter_2.nmos.2 550 360
n data[20] gnd Reg_32bit_26.Reg_1bit_20.net_3 24 100
| device Reg_32bit_26.Reg_1bit_20.inverter_2.nmos.3 550 360
n data[20] gnd Reg_32bit_26.Reg_1bit_20.net_3 24 100
| device Reg_32bit_26.Reg_1bit_20.inverter_2.nmos.4 550 360
n data[20] gnd Reg_32bit_26.Reg_1bit_20.net_3 24 100
| device Reg_32bit_26.Reg_1bit_20.inverter_2.pmos.1 550 200
p data[20] vdd Reg_32bit_26.Reg_1bit_20.net_3 24 200
| device Reg_32bit_26.Reg_1bit_20.inverter_2.pmos.2 550 200
p data[20] vdd Reg_32bit_26.Reg_1bit_20.net_3 24 200
| device Reg_32bit_26.Reg_1bit_20.inverter_2.pmos.3 550 200
p data[20] vdd Reg_32bit_26.Reg_1bit_20.net_3 24 200
| device Reg_32bit_26.Reg_1bit_20.inverter_2.pmos.4 550 200
p data[20] vdd Reg_32bit_26.Reg_1bit_20.net_3 24 200
| end Reg_32bit_26.Reg_1bit_20.inverter_2
| device Reg_32bit_26.Reg_1bit_20.nmos_1 730 230
n inR1[27] Reg_32bit_26.Reg_1bit_20.net_2 out1[20] 24 100
| device Reg_32bit_26.Reg_1bit_20.nmos_2 730 360
n inR2[27] Reg_32bit_26.Reg_1bit_20.net_2 out2[20] 24 100
| end Reg_32bit_26.Reg_1bit_20
| begin Reg_32bit_26.Reg_1bit_21 510 2850
| begin Reg_32bit_26.Reg_1bit_21.inverter 560 210
| device Reg_32bit_26.Reg_1bit_21.inverter.nmos 550 360
n Reg_32bit_26.Reg_1bit_21.net_2 gnd Reg_32bit_26.Reg_1bit_21.net_1 24 100
| device Reg_32bit_26.Reg_1bit_21.inverter.pmos 550 200
p Reg_32bit_26.Reg_1bit_21.net_2 vdd Reg_32bit_26.Reg_1bit_21.net_1 24 200
| end Reg_32bit_26.Reg_1bit_21.inverter
| device Reg_32bit_26.Reg_1bit_21.nmos.1 390 260
n w[27] Reg_32bit_26.Reg_1bit_21.net_3 Reg_32bit_26.Reg_1bit_21.net_1 24 100
| device Reg_32bit_26.Reg_1bit_21.nmos.2 390 260
n w[27] Reg_32bit_26.Reg_1bit_21.net_3 Reg_32bit_26.Reg_1bit_21.net_1 24 100
| device Reg_32bit_26.Reg_1bit_21.nmos.3 390 260
n w[27] Reg_32bit_26.Reg_1bit_21.net_3 Reg_32bit_26.Reg_1bit_21.net_1 24 100
| device Reg_32bit_26.Reg_1bit_21.nmos.4 390 260
n w[27] Reg_32bit_26.Reg_1bit_21.net_3 Reg_32bit_26.Reg_1bit_21.net_1 24 100
| begin Reg_32bit_26.Reg_1bit_21.inverter_1 550 380
| device Reg_32bit_26.Reg_1bit_21.inverter_1.nmos.1 550 360
n Reg_32bit_26.Reg_1bit_21.net_1 gnd Reg_32bit_26.Reg_1bit_21.net_2 24 100
| device Reg_32bit_26.Reg_1bit_21.inverter_1.nmos.2 550 360
n Reg_32bit_26.Reg_1bit_21.net_1 gnd Reg_32bit_26.Reg_1bit_21.net_2 24 100
| device Reg_32bit_26.Reg_1bit_21.inverter_1.nmos.3 550 360
n Reg_32bit_26.Reg_1bit_21.net_1 gnd Reg_32bit_26.Reg_1bit_21.net_2 24 100
| device Reg_32bit_26.Reg_1bit_21.inverter_1.nmos.4 550 360
n Reg_32bit_26.Reg_1bit_21.net_1 gnd Reg_32bit_26.Reg_1bit_21.net_2 24 100
| device Reg_32bit_26.Reg_1bit_21.inverter_1.pmos.1 550 200
p Reg_32bit_26.Reg_1bit_21.net_1 vdd Reg_32bit_26.Reg_1bit_21.net_2 24 200
| device Reg_32bit_26.Reg_1bit_21.inverter_1.pmos.2 550 200
p Reg_32bit_26.Reg_1bit_21.net_1 vdd Reg_32bit_26.Reg_1bit_21.net_2 24 200
| device Reg_32bit_26.Reg_1bit_21.inverter_1.pmos.3 550 200
p Reg_32bit_26.Reg_1bit_21.net_1 vdd Reg_32bit_26.Reg_1bit_21.net_2 24 200
| device Reg_32bit_26.Reg_1bit_21.inverter_1.pmos.4 550 200
p Reg_32bit_26.Reg_1bit_21.net_1 vdd Reg_32bit_26.Reg_1bit_21.net_2 24 200
| end Reg_32bit_26.Reg_1bit_21.inverter_1
| begin Reg_32bit_26.Reg_1bit_21.inverter_2 290 260
| device Reg_32bit_26.Reg_1bit_21.inverter_2.nmos.1 550 360
n data[21] gnd Reg_32bit_26.Reg_1bit_21.net_3 24 100
| device Reg_32bit_26.Reg_1bit_21.inverter_2.nmos.2 550 360
n data[21] gnd Reg_32bit_26.Reg_1bit_21.net_3 24 100
| device Reg_32bit_26.Reg_1bit_21.inverter_2.nmos.3 550 360
n data[21] gnd Reg_32bit_26.Reg_1bit_21.net_3 24 100
| device Reg_32bit_26.Reg_1bit_21.inverter_2.nmos.4 550 360
n data[21] gnd Reg_32bit_26.Reg_1bit_21.net_3 24 100
| device Reg_32bit_26.Reg_1bit_21.inverter_2.pmos.1 550 200
p data[21] vdd Reg_32bit_26.Reg_1bit_21.net_3 24 200
| device Reg_32bit_26.Reg_1bit_21.inverter_2.pmos.2 550 200
p data[21] vdd Reg_32bit_26.Reg_1bit_21.net_3 24 200
| device Reg_32bit_26.Reg_1bit_21.inverter_2.pmos.3 550 200
p data[21] vdd Reg_32bit_26.Reg_1bit_21.net_3 24 200
| device Reg_32bit_26.Reg_1bit_21.inverter_2.pmos.4 550 200
p data[21] vdd Reg_32bit_26.Reg_1bit_21.net_3 24 200
| end Reg_32bit_26.Reg_1bit_21.inverter_2
| device Reg_32bit_26.Reg_1bit_21.nmos_1 730 230
n inR1[27] Reg_32bit_26.Reg_1bit_21.net_2 out1[21] 24 100
| device Reg_32bit_26.Reg_1bit_21.nmos_2 730 360
n inR2[27] Reg_32bit_26.Reg_1bit_21.net_2 out2[21] 24 100
| end Reg_32bit_26.Reg_1bit_21
| begin Reg_32bit_26.Reg_1bit_22 510 2980
| begin Reg_32bit_26.Reg_1bit_22.inverter 560 210
| device Reg_32bit_26.Reg_1bit_22.inverter.nmos 550 360
n Reg_32bit_26.Reg_1bit_22.net_2 gnd Reg_32bit_26.Reg_1bit_22.net_1 24 100
| device Reg_32bit_26.Reg_1bit_22.inverter.pmos 550 200
p Reg_32bit_26.Reg_1bit_22.net_2 vdd Reg_32bit_26.Reg_1bit_22.net_1 24 200
| end Reg_32bit_26.Reg_1bit_22.inverter
| device Reg_32bit_26.Reg_1bit_22.nmos.1 390 260
n w[27] Reg_32bit_26.Reg_1bit_22.net_3 Reg_32bit_26.Reg_1bit_22.net_1 24 100
| device Reg_32bit_26.Reg_1bit_22.nmos.2 390 260
n w[27] Reg_32bit_26.Reg_1bit_22.net_3 Reg_32bit_26.Reg_1bit_22.net_1 24 100
| device Reg_32bit_26.Reg_1bit_22.nmos.3 390 260
n w[27] Reg_32bit_26.Reg_1bit_22.net_3 Reg_32bit_26.Reg_1bit_22.net_1 24 100
| device Reg_32bit_26.Reg_1bit_22.nmos.4 390 260
n w[27] Reg_32bit_26.Reg_1bit_22.net_3 Reg_32bit_26.Reg_1bit_22.net_1 24 100
| begin Reg_32bit_26.Reg_1bit_22.inverter_1 550 380
| device Reg_32bit_26.Reg_1bit_22.inverter_1.nmos.1 550 360
n Reg_32bit_26.Reg_1bit_22.net_1 gnd Reg_32bit_26.Reg_1bit_22.net_2 24 100
| device Reg_32bit_26.Reg_1bit_22.inverter_1.nmos.2 550 360
n Reg_32bit_26.Reg_1bit_22.net_1 gnd Reg_32bit_26.Reg_1bit_22.net_2 24 100
| device Reg_32bit_26.Reg_1bit_22.inverter_1.nmos.3 550 360
n Reg_32bit_26.Reg_1bit_22.net_1 gnd Reg_32bit_26.Reg_1bit_22.net_2 24 100
| device Reg_32bit_26.Reg_1bit_22.inverter_1.nmos.4 550 360
n Reg_32bit_26.Reg_1bit_22.net_1 gnd Reg_32bit_26.Reg_1bit_22.net_2 24 100
| device Reg_32bit_26.Reg_1bit_22.inverter_1.pmos.1 550 200
p Reg_32bit_26.Reg_1bit_22.net_1 vdd Reg_32bit_26.Reg_1bit_22.net_2 24 200
| device Reg_32bit_26.Reg_1bit_22.inverter_1.pmos.2 550 200
p Reg_32bit_26.Reg_1bit_22.net_1 vdd Reg_32bit_26.Reg_1bit_22.net_2 24 200
| device Reg_32bit_26.Reg_1bit_22.inverter_1.pmos.3 550 200
p Reg_32bit_26.Reg_1bit_22.net_1 vdd Reg_32bit_26.Reg_1bit_22.net_2 24 200
| device Reg_32bit_26.Reg_1bit_22.inverter_1.pmos.4 550 200
p Reg_32bit_26.Reg_1bit_22.net_1 vdd Reg_32bit_26.Reg_1bit_22.net_2 24 200
| end Reg_32bit_26.Reg_1bit_22.inverter_1
| begin Reg_32bit_26.Reg_1bit_22.inverter_2 290 260
| device Reg_32bit_26.Reg_1bit_22.inverter_2.nmos.1 550 360
n data[22] gnd Reg_32bit_26.Reg_1bit_22.net_3 24 100
| device Reg_32bit_26.Reg_1bit_22.inverter_2.nmos.2 550 360
n data[22] gnd Reg_32bit_26.Reg_1bit_22.net_3 24 100
| device Reg_32bit_26.Reg_1bit_22.inverter_2.nmos.3 550 360
n data[22] gnd Reg_32bit_26.Reg_1bit_22.net_3 24 100
| device Reg_32bit_26.Reg_1bit_22.inverter_2.nmos.4 550 360
n data[22] gnd Reg_32bit_26.Reg_1bit_22.net_3 24 100
| device Reg_32bit_26.Reg_1bit_22.inverter_2.pmos.1 550 200
p data[22] vdd Reg_32bit_26.Reg_1bit_22.net_3 24 200
| device Reg_32bit_26.Reg_1bit_22.inverter_2.pmos.2 550 200
p data[22] vdd Reg_32bit_26.Reg_1bit_22.net_3 24 200
| device Reg_32bit_26.Reg_1bit_22.inverter_2.pmos.3 550 200
p data[22] vdd Reg_32bit_26.Reg_1bit_22.net_3 24 200
| device Reg_32bit_26.Reg_1bit_22.inverter_2.pmos.4 550 200
p data[22] vdd Reg_32bit_26.Reg_1bit_22.net_3 24 200
| end Reg_32bit_26.Reg_1bit_22.inverter_2
| device Reg_32bit_26.Reg_1bit_22.nmos_1 730 230
n inR1[27] Reg_32bit_26.Reg_1bit_22.net_2 out1[22] 24 100
| device Reg_32bit_26.Reg_1bit_22.nmos_2 730 360
n inR2[27] Reg_32bit_26.Reg_1bit_22.net_2 out2[22] 24 100
| end Reg_32bit_26.Reg_1bit_22
| begin Reg_32bit_26.Reg_1bit_23 510 3110
| begin Reg_32bit_26.Reg_1bit_23.inverter 560 210
| device Reg_32bit_26.Reg_1bit_23.inverter.nmos 550 360
n Reg_32bit_26.Reg_1bit_23.net_2 gnd Reg_32bit_26.Reg_1bit_23.net_1 24 100
| device Reg_32bit_26.Reg_1bit_23.inverter.pmos 550 200
p Reg_32bit_26.Reg_1bit_23.net_2 vdd Reg_32bit_26.Reg_1bit_23.net_1 24 200
| end Reg_32bit_26.Reg_1bit_23.inverter
| device Reg_32bit_26.Reg_1bit_23.nmos.1 390 260
n w[27] Reg_32bit_26.Reg_1bit_23.net_3 Reg_32bit_26.Reg_1bit_23.net_1 24 100
| device Reg_32bit_26.Reg_1bit_23.nmos.2 390 260
n w[27] Reg_32bit_26.Reg_1bit_23.net_3 Reg_32bit_26.Reg_1bit_23.net_1 24 100
| device Reg_32bit_26.Reg_1bit_23.nmos.3 390 260
n w[27] Reg_32bit_26.Reg_1bit_23.net_3 Reg_32bit_26.Reg_1bit_23.net_1 24 100
| device Reg_32bit_26.Reg_1bit_23.nmos.4 390 260
n w[27] Reg_32bit_26.Reg_1bit_23.net_3 Reg_32bit_26.Reg_1bit_23.net_1 24 100
| begin Reg_32bit_26.Reg_1bit_23.inverter_1 550 380
| device Reg_32bit_26.Reg_1bit_23.inverter_1.nmos.1 550 360
n Reg_32bit_26.Reg_1bit_23.net_1 gnd Reg_32bit_26.Reg_1bit_23.net_2 24 100
| device Reg_32bit_26.Reg_1bit_23.inverter_1.nmos.2 550 360
n Reg_32bit_26.Reg_1bit_23.net_1 gnd Reg_32bit_26.Reg_1bit_23.net_2 24 100
| device Reg_32bit_26.Reg_1bit_23.inverter_1.nmos.3 550 360
n Reg_32bit_26.Reg_1bit_23.net_1 gnd Reg_32bit_26.Reg_1bit_23.net_2 24 100
| device Reg_32bit_26.Reg_1bit_23.inverter_1.nmos.4 550 360
n Reg_32bit_26.Reg_1bit_23.net_1 gnd Reg_32bit_26.Reg_1bit_23.net_2 24 100
| device Reg_32bit_26.Reg_1bit_23.inverter_1.pmos.1 550 200
p Reg_32bit_26.Reg_1bit_23.net_1 vdd Reg_32bit_26.Reg_1bit_23.net_2 24 200
| device Reg_32bit_26.Reg_1bit_23.inverter_1.pmos.2 550 200
p Reg_32bit_26.Reg_1bit_23.net_1 vdd Reg_32bit_26.Reg_1bit_23.net_2 24 200
| device Reg_32bit_26.Reg_1bit_23.inverter_1.pmos.3 550 200
p Reg_32bit_26.Reg_1bit_23.net_1 vdd Reg_32bit_26.Reg_1bit_23.net_2 24 200
| device Reg_32bit_26.Reg_1bit_23.inverter_1.pmos.4 550 200
p Reg_32bit_26.Reg_1bit_23.net_1 vdd Reg_32bit_26.Reg_1bit_23.net_2 24 200
| end Reg_32bit_26.Reg_1bit_23.inverter_1
| begin Reg_32bit_26.Reg_1bit_23.inverter_2 290 260
| device Reg_32bit_26.Reg_1bit_23.inverter_2.nmos.1 550 360
n data[23] gnd Reg_32bit_26.Reg_1bit_23.net_3 24 100
| device Reg_32bit_26.Reg_1bit_23.inverter_2.nmos.2 550 360
n data[23] gnd Reg_32bit_26.Reg_1bit_23.net_3 24 100
| device Reg_32bit_26.Reg_1bit_23.inverter_2.nmos.3 550 360
n data[23] gnd Reg_32bit_26.Reg_1bit_23.net_3 24 100
| device Reg_32bit_26.Reg_1bit_23.inverter_2.nmos.4 550 360
n data[23] gnd Reg_32bit_26.Reg_1bit_23.net_3 24 100
| device Reg_32bit_26.Reg_1bit_23.inverter_2.pmos.1 550 200
p data[23] vdd Reg_32bit_26.Reg_1bit_23.net_3 24 200
| device Reg_32bit_26.Reg_1bit_23.inverter_2.pmos.2 550 200
p data[23] vdd Reg_32bit_26.Reg_1bit_23.net_3 24 200
| device Reg_32bit_26.Reg_1bit_23.inverter_2.pmos.3 550 200
p data[23] vdd Reg_32bit_26.Reg_1bit_23.net_3 24 200
| device Reg_32bit_26.Reg_1bit_23.inverter_2.pmos.4 550 200
p data[23] vdd Reg_32bit_26.Reg_1bit_23.net_3 24 200
| end Reg_32bit_26.Reg_1bit_23.inverter_2
| device Reg_32bit_26.Reg_1bit_23.nmos_1 730 230
n inR1[27] Reg_32bit_26.Reg_1bit_23.net_2 out1[23] 24 100
| device Reg_32bit_26.Reg_1bit_23.nmos_2 730 360
n inR2[27] Reg_32bit_26.Reg_1bit_23.net_2 out2[23] 24 100
| end Reg_32bit_26.Reg_1bit_23
| begin Reg_32bit_26.Reg_1bit_24 510 3250
| begin Reg_32bit_26.Reg_1bit_24.inverter 560 210
| device Reg_32bit_26.Reg_1bit_24.inverter.nmos 550 360
n Reg_32bit_26.Reg_1bit_24.net_2 gnd Reg_32bit_26.Reg_1bit_24.net_1 24 100
| device Reg_32bit_26.Reg_1bit_24.inverter.pmos 550 200
p Reg_32bit_26.Reg_1bit_24.net_2 vdd Reg_32bit_26.Reg_1bit_24.net_1 24 200
| end Reg_32bit_26.Reg_1bit_24.inverter
| device Reg_32bit_26.Reg_1bit_24.nmos.1 390 260
n w[27] Reg_32bit_26.Reg_1bit_24.net_3 Reg_32bit_26.Reg_1bit_24.net_1 24 100
| device Reg_32bit_26.Reg_1bit_24.nmos.2 390 260
n w[27] Reg_32bit_26.Reg_1bit_24.net_3 Reg_32bit_26.Reg_1bit_24.net_1 24 100
| device Reg_32bit_26.Reg_1bit_24.nmos.3 390 260
n w[27] Reg_32bit_26.Reg_1bit_24.net_3 Reg_32bit_26.Reg_1bit_24.net_1 24 100
| device Reg_32bit_26.Reg_1bit_24.nmos.4 390 260
n w[27] Reg_32bit_26.Reg_1bit_24.net_3 Reg_32bit_26.Reg_1bit_24.net_1 24 100
| begin Reg_32bit_26.Reg_1bit_24.inverter_1 550 380
| device Reg_32bit_26.Reg_1bit_24.inverter_1.nmos.1 550 360
n Reg_32bit_26.Reg_1bit_24.net_1 gnd Reg_32bit_26.Reg_1bit_24.net_2 24 100
| device Reg_32bit_26.Reg_1bit_24.inverter_1.nmos.2 550 360
n Reg_32bit_26.Reg_1bit_24.net_1 gnd Reg_32bit_26.Reg_1bit_24.net_2 24 100
| device Reg_32bit_26.Reg_1bit_24.inverter_1.nmos.3 550 360
n Reg_32bit_26.Reg_1bit_24.net_1 gnd Reg_32bit_26.Reg_1bit_24.net_2 24 100
| device Reg_32bit_26.Reg_1bit_24.inverter_1.nmos.4 550 360
n Reg_32bit_26.Reg_1bit_24.net_1 gnd Reg_32bit_26.Reg_1bit_24.net_2 24 100
| device Reg_32bit_26.Reg_1bit_24.inverter_1.pmos.1 550 200
p Reg_32bit_26.Reg_1bit_24.net_1 vdd Reg_32bit_26.Reg_1bit_24.net_2 24 200
| device Reg_32bit_26.Reg_1bit_24.inverter_1.pmos.2 550 200
p Reg_32bit_26.Reg_1bit_24.net_1 vdd Reg_32bit_26.Reg_1bit_24.net_2 24 200
| device Reg_32bit_26.Reg_1bit_24.inverter_1.pmos.3 550 200
p Reg_32bit_26.Reg_1bit_24.net_1 vdd Reg_32bit_26.Reg_1bit_24.net_2 24 200
| device Reg_32bit_26.Reg_1bit_24.inverter_1.pmos.4 550 200
p Reg_32bit_26.Reg_1bit_24.net_1 vdd Reg_32bit_26.Reg_1bit_24.net_2 24 200
| end Reg_32bit_26.Reg_1bit_24.inverter_1
| begin Reg_32bit_26.Reg_1bit_24.inverter_2 290 260
| device Reg_32bit_26.Reg_1bit_24.inverter_2.nmos.1 550 360
n data[24] gnd Reg_32bit_26.Reg_1bit_24.net_3 24 100
| device Reg_32bit_26.Reg_1bit_24.inverter_2.nmos.2 550 360
n data[24] gnd Reg_32bit_26.Reg_1bit_24.net_3 24 100
| device Reg_32bit_26.Reg_1bit_24.inverter_2.nmos.3 550 360
n data[24] gnd Reg_32bit_26.Reg_1bit_24.net_3 24 100
| device Reg_32bit_26.Reg_1bit_24.inverter_2.nmos.4 550 360
n data[24] gnd Reg_32bit_26.Reg_1bit_24.net_3 24 100
| device Reg_32bit_26.Reg_1bit_24.inverter_2.pmos.1 550 200
p data[24] vdd Reg_32bit_26.Reg_1bit_24.net_3 24 200
| device Reg_32bit_26.Reg_1bit_24.inverter_2.pmos.2 550 200
p data[24] vdd Reg_32bit_26.Reg_1bit_24.net_3 24 200
| device Reg_32bit_26.Reg_1bit_24.inverter_2.pmos.3 550 200
p data[24] vdd Reg_32bit_26.Reg_1bit_24.net_3 24 200
| device Reg_32bit_26.Reg_1bit_24.inverter_2.pmos.4 550 200
p data[24] vdd Reg_32bit_26.Reg_1bit_24.net_3 24 200
| end Reg_32bit_26.Reg_1bit_24.inverter_2
| device Reg_32bit_26.Reg_1bit_24.nmos_1 730 230
n inR1[27] Reg_32bit_26.Reg_1bit_24.net_2 out1[24] 24 100
| device Reg_32bit_26.Reg_1bit_24.nmos_2 730 360
n inR2[27] Reg_32bit_26.Reg_1bit_24.net_2 out2[24] 24 100
| end Reg_32bit_26.Reg_1bit_24
| begin Reg_32bit_26.Reg_1bit_25 510 3380
| begin Reg_32bit_26.Reg_1bit_25.inverter 560 210
| device Reg_32bit_26.Reg_1bit_25.inverter.nmos 550 360
n Reg_32bit_26.Reg_1bit_25.net_2 gnd Reg_32bit_26.Reg_1bit_25.net_1 24 100
| device Reg_32bit_26.Reg_1bit_25.inverter.pmos 550 200
p Reg_32bit_26.Reg_1bit_25.net_2 vdd Reg_32bit_26.Reg_1bit_25.net_1 24 200
| end Reg_32bit_26.Reg_1bit_25.inverter
| device Reg_32bit_26.Reg_1bit_25.nmos.1 390 260
n w[27] Reg_32bit_26.Reg_1bit_25.net_3 Reg_32bit_26.Reg_1bit_25.net_1 24 100
| device Reg_32bit_26.Reg_1bit_25.nmos.2 390 260
n w[27] Reg_32bit_26.Reg_1bit_25.net_3 Reg_32bit_26.Reg_1bit_25.net_1 24 100
| device Reg_32bit_26.Reg_1bit_25.nmos.3 390 260
n w[27] Reg_32bit_26.Reg_1bit_25.net_3 Reg_32bit_26.Reg_1bit_25.net_1 24 100
| device Reg_32bit_26.Reg_1bit_25.nmos.4 390 260
n w[27] Reg_32bit_26.Reg_1bit_25.net_3 Reg_32bit_26.Reg_1bit_25.net_1 24 100
| begin Reg_32bit_26.Reg_1bit_25.inverter_1 550 380
| device Reg_32bit_26.Reg_1bit_25.inverter_1.nmos.1 550 360
n Reg_32bit_26.Reg_1bit_25.net_1 gnd Reg_32bit_26.Reg_1bit_25.net_2 24 100
| device Reg_32bit_26.Reg_1bit_25.inverter_1.nmos.2 550 360
n Reg_32bit_26.Reg_1bit_25.net_1 gnd Reg_32bit_26.Reg_1bit_25.net_2 24 100
| device Reg_32bit_26.Reg_1bit_25.inverter_1.nmos.3 550 360
n Reg_32bit_26.Reg_1bit_25.net_1 gnd Reg_32bit_26.Reg_1bit_25.net_2 24 100
| device Reg_32bit_26.Reg_1bit_25.inverter_1.nmos.4 550 360
n Reg_32bit_26.Reg_1bit_25.net_1 gnd Reg_32bit_26.Reg_1bit_25.net_2 24 100
| device Reg_32bit_26.Reg_1bit_25.inverter_1.pmos.1 550 200
p Reg_32bit_26.Reg_1bit_25.net_1 vdd Reg_32bit_26.Reg_1bit_25.net_2 24 200
| device Reg_32bit_26.Reg_1bit_25.inverter_1.pmos.2 550 200
p Reg_32bit_26.Reg_1bit_25.net_1 vdd Reg_32bit_26.Reg_1bit_25.net_2 24 200
| device Reg_32bit_26.Reg_1bit_25.inverter_1.pmos.3 550 200
p Reg_32bit_26.Reg_1bit_25.net_1 vdd Reg_32bit_26.Reg_1bit_25.net_2 24 200
| device Reg_32bit_26.Reg_1bit_25.inverter_1.pmos.4 550 200
p Reg_32bit_26.Reg_1bit_25.net_1 vdd Reg_32bit_26.Reg_1bit_25.net_2 24 200
| end Reg_32bit_26.Reg_1bit_25.inverter_1
| begin Reg_32bit_26.Reg_1bit_25.inverter_2 290 260
| device Reg_32bit_26.Reg_1bit_25.inverter_2.nmos.1 550 360
n data[25] gnd Reg_32bit_26.Reg_1bit_25.net_3 24 100
| device Reg_32bit_26.Reg_1bit_25.inverter_2.nmos.2 550 360
n data[25] gnd Reg_32bit_26.Reg_1bit_25.net_3 24 100
| device Reg_32bit_26.Reg_1bit_25.inverter_2.nmos.3 550 360
n data[25] gnd Reg_32bit_26.Reg_1bit_25.net_3 24 100
| device Reg_32bit_26.Reg_1bit_25.inverter_2.nmos.4 550 360
n data[25] gnd Reg_32bit_26.Reg_1bit_25.net_3 24 100
| device Reg_32bit_26.Reg_1bit_25.inverter_2.pmos.1 550 200
p data[25] vdd Reg_32bit_26.Reg_1bit_25.net_3 24 200
| device Reg_32bit_26.Reg_1bit_25.inverter_2.pmos.2 550 200
p data[25] vdd Reg_32bit_26.Reg_1bit_25.net_3 24 200
| device Reg_32bit_26.Reg_1bit_25.inverter_2.pmos.3 550 200
p data[25] vdd Reg_32bit_26.Reg_1bit_25.net_3 24 200
| device Reg_32bit_26.Reg_1bit_25.inverter_2.pmos.4 550 200
p data[25] vdd Reg_32bit_26.Reg_1bit_25.net_3 24 200
| end Reg_32bit_26.Reg_1bit_25.inverter_2
| device Reg_32bit_26.Reg_1bit_25.nmos_1 730 230
n inR1[27] Reg_32bit_26.Reg_1bit_25.net_2 out1[25] 24 100
| device Reg_32bit_26.Reg_1bit_25.nmos_2 730 360
n inR2[27] Reg_32bit_26.Reg_1bit_25.net_2 out2[25] 24 100
| end Reg_32bit_26.Reg_1bit_25
| begin Reg_32bit_26.Reg_1bit_26 510 3510
| begin Reg_32bit_26.Reg_1bit_26.inverter 560 210
| device Reg_32bit_26.Reg_1bit_26.inverter.nmos 550 360
n Reg_32bit_26.Reg_1bit_26.net_2 gnd Reg_32bit_26.Reg_1bit_26.net_1 24 100
| device Reg_32bit_26.Reg_1bit_26.inverter.pmos 550 200
p Reg_32bit_26.Reg_1bit_26.net_2 vdd Reg_32bit_26.Reg_1bit_26.net_1 24 200
| end Reg_32bit_26.Reg_1bit_26.inverter
| device Reg_32bit_26.Reg_1bit_26.nmos.1 390 260
n w[27] Reg_32bit_26.Reg_1bit_26.net_3 Reg_32bit_26.Reg_1bit_26.net_1 24 100
| device Reg_32bit_26.Reg_1bit_26.nmos.2 390 260
n w[27] Reg_32bit_26.Reg_1bit_26.net_3 Reg_32bit_26.Reg_1bit_26.net_1 24 100
| device Reg_32bit_26.Reg_1bit_26.nmos.3 390 260
n w[27] Reg_32bit_26.Reg_1bit_26.net_3 Reg_32bit_26.Reg_1bit_26.net_1 24 100
| device Reg_32bit_26.Reg_1bit_26.nmos.4 390 260
n w[27] Reg_32bit_26.Reg_1bit_26.net_3 Reg_32bit_26.Reg_1bit_26.net_1 24 100
| begin Reg_32bit_26.Reg_1bit_26.inverter_1 550 380
| device Reg_32bit_26.Reg_1bit_26.inverter_1.nmos.1 550 360
n Reg_32bit_26.Reg_1bit_26.net_1 gnd Reg_32bit_26.Reg_1bit_26.net_2 24 100
| device Reg_32bit_26.Reg_1bit_26.inverter_1.nmos.2 550 360
n Reg_32bit_26.Reg_1bit_26.net_1 gnd Reg_32bit_26.Reg_1bit_26.net_2 24 100
| device Reg_32bit_26.Reg_1bit_26.inverter_1.nmos.3 550 360
n Reg_32bit_26.Reg_1bit_26.net_1 gnd Reg_32bit_26.Reg_1bit_26.net_2 24 100
| device Reg_32bit_26.Reg_1bit_26.inverter_1.nmos.4 550 360
n Reg_32bit_26.Reg_1bit_26.net_1 gnd Reg_32bit_26.Reg_1bit_26.net_2 24 100
| device Reg_32bit_26.Reg_1bit_26.inverter_1.pmos.1 550 200
p Reg_32bit_26.Reg_1bit_26.net_1 vdd Reg_32bit_26.Reg_1bit_26.net_2 24 200
| device Reg_32bit_26.Reg_1bit_26.inverter_1.pmos.2 550 200
p Reg_32bit_26.Reg_1bit_26.net_1 vdd Reg_32bit_26.Reg_1bit_26.net_2 24 200
| device Reg_32bit_26.Reg_1bit_26.inverter_1.pmos.3 550 200
p Reg_32bit_26.Reg_1bit_26.net_1 vdd Reg_32bit_26.Reg_1bit_26.net_2 24 200
| device Reg_32bit_26.Reg_1bit_26.inverter_1.pmos.4 550 200
p Reg_32bit_26.Reg_1bit_26.net_1 vdd Reg_32bit_26.Reg_1bit_26.net_2 24 200
| end Reg_32bit_26.Reg_1bit_26.inverter_1
| begin Reg_32bit_26.Reg_1bit_26.inverter_2 290 260
| device Reg_32bit_26.Reg_1bit_26.inverter_2.nmos.1 550 360
n data[26] gnd Reg_32bit_26.Reg_1bit_26.net_3 24 100
| device Reg_32bit_26.Reg_1bit_26.inverter_2.nmos.2 550 360
n data[26] gnd Reg_32bit_26.Reg_1bit_26.net_3 24 100
| device Reg_32bit_26.Reg_1bit_26.inverter_2.nmos.3 550 360
n data[26] gnd Reg_32bit_26.Reg_1bit_26.net_3 24 100
| device Reg_32bit_26.Reg_1bit_26.inverter_2.nmos.4 550 360
n data[26] gnd Reg_32bit_26.Reg_1bit_26.net_3 24 100
| device Reg_32bit_26.Reg_1bit_26.inverter_2.pmos.1 550 200
p data[26] vdd Reg_32bit_26.Reg_1bit_26.net_3 24 200
| device Reg_32bit_26.Reg_1bit_26.inverter_2.pmos.2 550 200
p data[26] vdd Reg_32bit_26.Reg_1bit_26.net_3 24 200
| device Reg_32bit_26.Reg_1bit_26.inverter_2.pmos.3 550 200
p data[26] vdd Reg_32bit_26.Reg_1bit_26.net_3 24 200
| device Reg_32bit_26.Reg_1bit_26.inverter_2.pmos.4 550 200
p data[26] vdd Reg_32bit_26.Reg_1bit_26.net_3 24 200
| end Reg_32bit_26.Reg_1bit_26.inverter_2
| device Reg_32bit_26.Reg_1bit_26.nmos_1 730 230
n inR1[27] Reg_32bit_26.Reg_1bit_26.net_2 out1[26] 24 100
| device Reg_32bit_26.Reg_1bit_26.nmos_2 730 360
n inR2[27] Reg_32bit_26.Reg_1bit_26.net_2 out2[26] 24 100
| end Reg_32bit_26.Reg_1bit_26
| begin Reg_32bit_26.Reg_1bit_27 510 3640
| begin Reg_32bit_26.Reg_1bit_27.inverter 560 210
| device Reg_32bit_26.Reg_1bit_27.inverter.nmos 550 360
n Reg_32bit_26.Reg_1bit_27.net_2 gnd Reg_32bit_26.Reg_1bit_27.net_1 24 100
| device Reg_32bit_26.Reg_1bit_27.inverter.pmos 550 200
p Reg_32bit_26.Reg_1bit_27.net_2 vdd Reg_32bit_26.Reg_1bit_27.net_1 24 200
| end Reg_32bit_26.Reg_1bit_27.inverter
| device Reg_32bit_26.Reg_1bit_27.nmos.1 390 260
n w[27] Reg_32bit_26.Reg_1bit_27.net_3 Reg_32bit_26.Reg_1bit_27.net_1 24 100
| device Reg_32bit_26.Reg_1bit_27.nmos.2 390 260
n w[27] Reg_32bit_26.Reg_1bit_27.net_3 Reg_32bit_26.Reg_1bit_27.net_1 24 100
| device Reg_32bit_26.Reg_1bit_27.nmos.3 390 260
n w[27] Reg_32bit_26.Reg_1bit_27.net_3 Reg_32bit_26.Reg_1bit_27.net_1 24 100
| device Reg_32bit_26.Reg_1bit_27.nmos.4 390 260
n w[27] Reg_32bit_26.Reg_1bit_27.net_3 Reg_32bit_26.Reg_1bit_27.net_1 24 100
| begin Reg_32bit_26.Reg_1bit_27.inverter_1 550 380
| device Reg_32bit_26.Reg_1bit_27.inverter_1.nmos.1 550 360
n Reg_32bit_26.Reg_1bit_27.net_1 gnd Reg_32bit_26.Reg_1bit_27.net_2 24 100
| device Reg_32bit_26.Reg_1bit_27.inverter_1.nmos.2 550 360
n Reg_32bit_26.Reg_1bit_27.net_1 gnd Reg_32bit_26.Reg_1bit_27.net_2 24 100
| device Reg_32bit_26.Reg_1bit_27.inverter_1.nmos.3 550 360
n Reg_32bit_26.Reg_1bit_27.net_1 gnd Reg_32bit_26.Reg_1bit_27.net_2 24 100
| device Reg_32bit_26.Reg_1bit_27.inverter_1.nmos.4 550 360
n Reg_32bit_26.Reg_1bit_27.net_1 gnd Reg_32bit_26.Reg_1bit_27.net_2 24 100
| device Reg_32bit_26.Reg_1bit_27.inverter_1.pmos.1 550 200
p Reg_32bit_26.Reg_1bit_27.net_1 vdd Reg_32bit_26.Reg_1bit_27.net_2 24 200
| device Reg_32bit_26.Reg_1bit_27.inverter_1.pmos.2 550 200
p Reg_32bit_26.Reg_1bit_27.net_1 vdd Reg_32bit_26.Reg_1bit_27.net_2 24 200
| device Reg_32bit_26.Reg_1bit_27.inverter_1.pmos.3 550 200
p Reg_32bit_26.Reg_1bit_27.net_1 vdd Reg_32bit_26.Reg_1bit_27.net_2 24 200
| device Reg_32bit_26.Reg_1bit_27.inverter_1.pmos.4 550 200
p Reg_32bit_26.Reg_1bit_27.net_1 vdd Reg_32bit_26.Reg_1bit_27.net_2 24 200
| end Reg_32bit_26.Reg_1bit_27.inverter_1
| begin Reg_32bit_26.Reg_1bit_27.inverter_2 290 260
| device Reg_32bit_26.Reg_1bit_27.inverter_2.nmos.1 550 360
n data[27] gnd Reg_32bit_26.Reg_1bit_27.net_3 24 100
| device Reg_32bit_26.Reg_1bit_27.inverter_2.nmos.2 550 360
n data[27] gnd Reg_32bit_26.Reg_1bit_27.net_3 24 100
| device Reg_32bit_26.Reg_1bit_27.inverter_2.nmos.3 550 360
n data[27] gnd Reg_32bit_26.Reg_1bit_27.net_3 24 100
| device Reg_32bit_26.Reg_1bit_27.inverter_2.nmos.4 550 360
n data[27] gnd Reg_32bit_26.Reg_1bit_27.net_3 24 100
| device Reg_32bit_26.Reg_1bit_27.inverter_2.pmos.1 550 200
p data[27] vdd Reg_32bit_26.Reg_1bit_27.net_3 24 200
| device Reg_32bit_26.Reg_1bit_27.inverter_2.pmos.2 550 200
p data[27] vdd Reg_32bit_26.Reg_1bit_27.net_3 24 200
| device Reg_32bit_26.Reg_1bit_27.inverter_2.pmos.3 550 200
p data[27] vdd Reg_32bit_26.Reg_1bit_27.net_3 24 200
| device Reg_32bit_26.Reg_1bit_27.inverter_2.pmos.4 550 200
p data[27] vdd Reg_32bit_26.Reg_1bit_27.net_3 24 200
| end Reg_32bit_26.Reg_1bit_27.inverter_2
| device Reg_32bit_26.Reg_1bit_27.nmos_1 730 230
n inR1[27] Reg_32bit_26.Reg_1bit_27.net_2 out1[27] 24 100
| device Reg_32bit_26.Reg_1bit_27.nmos_2 730 360
n inR2[27] Reg_32bit_26.Reg_1bit_27.net_2 out2[27] 24 100
| end Reg_32bit_26.Reg_1bit_27
| begin Reg_32bit_26.Reg_1bit_28 510 3770
| begin Reg_32bit_26.Reg_1bit_28.inverter 560 210
| device Reg_32bit_26.Reg_1bit_28.inverter.nmos 550 360
n Reg_32bit_26.Reg_1bit_28.net_2 gnd Reg_32bit_26.Reg_1bit_28.net_1 24 100
| device Reg_32bit_26.Reg_1bit_28.inverter.pmos 550 200
p Reg_32bit_26.Reg_1bit_28.net_2 vdd Reg_32bit_26.Reg_1bit_28.net_1 24 200
| end Reg_32bit_26.Reg_1bit_28.inverter
| device Reg_32bit_26.Reg_1bit_28.nmos.1 390 260
n w[27] Reg_32bit_26.Reg_1bit_28.net_3 Reg_32bit_26.Reg_1bit_28.net_1 24 100
| device Reg_32bit_26.Reg_1bit_28.nmos.2 390 260
n w[27] Reg_32bit_26.Reg_1bit_28.net_3 Reg_32bit_26.Reg_1bit_28.net_1 24 100
| device Reg_32bit_26.Reg_1bit_28.nmos.3 390 260
n w[27] Reg_32bit_26.Reg_1bit_28.net_3 Reg_32bit_26.Reg_1bit_28.net_1 24 100
| device Reg_32bit_26.Reg_1bit_28.nmos.4 390 260
n w[27] Reg_32bit_26.Reg_1bit_28.net_3 Reg_32bit_26.Reg_1bit_28.net_1 24 100
| begin Reg_32bit_26.Reg_1bit_28.inverter_1 550 380
| device Reg_32bit_26.Reg_1bit_28.inverter_1.nmos.1 550 360
n Reg_32bit_26.Reg_1bit_28.net_1 gnd Reg_32bit_26.Reg_1bit_28.net_2 24 100
| device Reg_32bit_26.Reg_1bit_28.inverter_1.nmos.2 550 360
n Reg_32bit_26.Reg_1bit_28.net_1 gnd Reg_32bit_26.Reg_1bit_28.net_2 24 100
| device Reg_32bit_26.Reg_1bit_28.inverter_1.nmos.3 550 360
n Reg_32bit_26.Reg_1bit_28.net_1 gnd Reg_32bit_26.Reg_1bit_28.net_2 24 100
| device Reg_32bit_26.Reg_1bit_28.inverter_1.nmos.4 550 360
n Reg_32bit_26.Reg_1bit_28.net_1 gnd Reg_32bit_26.Reg_1bit_28.net_2 24 100
| device Reg_32bit_26.Reg_1bit_28.inverter_1.pmos.1 550 200
p Reg_32bit_26.Reg_1bit_28.net_1 vdd Reg_32bit_26.Reg_1bit_28.net_2 24 200
| device Reg_32bit_26.Reg_1bit_28.inverter_1.pmos.2 550 200
p Reg_32bit_26.Reg_1bit_28.net_1 vdd Reg_32bit_26.Reg_1bit_28.net_2 24 200
| device Reg_32bit_26.Reg_1bit_28.inverter_1.pmos.3 550 200
p Reg_32bit_26.Reg_1bit_28.net_1 vdd Reg_32bit_26.Reg_1bit_28.net_2 24 200
| device Reg_32bit_26.Reg_1bit_28.inverter_1.pmos.4 550 200
p Reg_32bit_26.Reg_1bit_28.net_1 vdd Reg_32bit_26.Reg_1bit_28.net_2 24 200
| end Reg_32bit_26.Reg_1bit_28.inverter_1
| begin Reg_32bit_26.Reg_1bit_28.inverter_2 290 260
| device Reg_32bit_26.Reg_1bit_28.inverter_2.nmos.1 550 360
n data[28] gnd Reg_32bit_26.Reg_1bit_28.net_3 24 100
| device Reg_32bit_26.Reg_1bit_28.inverter_2.nmos.2 550 360
n data[28] gnd Reg_32bit_26.Reg_1bit_28.net_3 24 100
| device Reg_32bit_26.Reg_1bit_28.inverter_2.nmos.3 550 360
n data[28] gnd Reg_32bit_26.Reg_1bit_28.net_3 24 100
| device Reg_32bit_26.Reg_1bit_28.inverter_2.nmos.4 550 360
n data[28] gnd Reg_32bit_26.Reg_1bit_28.net_3 24 100
| device Reg_32bit_26.Reg_1bit_28.inverter_2.pmos.1 550 200
p data[28] vdd Reg_32bit_26.Reg_1bit_28.net_3 24 200
| device Reg_32bit_26.Reg_1bit_28.inverter_2.pmos.2 550 200
p data[28] vdd Reg_32bit_26.Reg_1bit_28.net_3 24 200
| device Reg_32bit_26.Reg_1bit_28.inverter_2.pmos.3 550 200
p data[28] vdd Reg_32bit_26.Reg_1bit_28.net_3 24 200
| device Reg_32bit_26.Reg_1bit_28.inverter_2.pmos.4 550 200
p data[28] vdd Reg_32bit_26.Reg_1bit_28.net_3 24 200
| end Reg_32bit_26.Reg_1bit_28.inverter_2
| device Reg_32bit_26.Reg_1bit_28.nmos_1 730 230
n inR1[27] Reg_32bit_26.Reg_1bit_28.net_2 out1[28] 24 100
| device Reg_32bit_26.Reg_1bit_28.nmos_2 730 360
n inR2[27] Reg_32bit_26.Reg_1bit_28.net_2 out2[28] 24 100
| end Reg_32bit_26.Reg_1bit_28
| begin Reg_32bit_26.Reg_1bit_29 510 3900
| begin Reg_32bit_26.Reg_1bit_29.inverter 560 210
| device Reg_32bit_26.Reg_1bit_29.inverter.nmos 550 360
n Reg_32bit_26.Reg_1bit_29.net_2 gnd Reg_32bit_26.Reg_1bit_29.net_1 24 100
| device Reg_32bit_26.Reg_1bit_29.inverter.pmos 550 200
p Reg_32bit_26.Reg_1bit_29.net_2 vdd Reg_32bit_26.Reg_1bit_29.net_1 24 200
| end Reg_32bit_26.Reg_1bit_29.inverter
| device Reg_32bit_26.Reg_1bit_29.nmos.1 390 260
n w[27] Reg_32bit_26.Reg_1bit_29.net_3 Reg_32bit_26.Reg_1bit_29.net_1 24 100
| device Reg_32bit_26.Reg_1bit_29.nmos.2 390 260
n w[27] Reg_32bit_26.Reg_1bit_29.net_3 Reg_32bit_26.Reg_1bit_29.net_1 24 100
| device Reg_32bit_26.Reg_1bit_29.nmos.3 390 260
n w[27] Reg_32bit_26.Reg_1bit_29.net_3 Reg_32bit_26.Reg_1bit_29.net_1 24 100
| device Reg_32bit_26.Reg_1bit_29.nmos.4 390 260
n w[27] Reg_32bit_26.Reg_1bit_29.net_3 Reg_32bit_26.Reg_1bit_29.net_1 24 100
| begin Reg_32bit_26.Reg_1bit_29.inverter_1 550 380
| device Reg_32bit_26.Reg_1bit_29.inverter_1.nmos.1 550 360
n Reg_32bit_26.Reg_1bit_29.net_1 gnd Reg_32bit_26.Reg_1bit_29.net_2 24 100
| device Reg_32bit_26.Reg_1bit_29.inverter_1.nmos.2 550 360
n Reg_32bit_26.Reg_1bit_29.net_1 gnd Reg_32bit_26.Reg_1bit_29.net_2 24 100
| device Reg_32bit_26.Reg_1bit_29.inverter_1.nmos.3 550 360
n Reg_32bit_26.Reg_1bit_29.net_1 gnd Reg_32bit_26.Reg_1bit_29.net_2 24 100
| device Reg_32bit_26.Reg_1bit_29.inverter_1.nmos.4 550 360
n Reg_32bit_26.Reg_1bit_29.net_1 gnd Reg_32bit_26.Reg_1bit_29.net_2 24 100
| device Reg_32bit_26.Reg_1bit_29.inverter_1.pmos.1 550 200
p Reg_32bit_26.Reg_1bit_29.net_1 vdd Reg_32bit_26.Reg_1bit_29.net_2 24 200
| device Reg_32bit_26.Reg_1bit_29.inverter_1.pmos.2 550 200
p Reg_32bit_26.Reg_1bit_29.net_1 vdd Reg_32bit_26.Reg_1bit_29.net_2 24 200
| device Reg_32bit_26.Reg_1bit_29.inverter_1.pmos.3 550 200
p Reg_32bit_26.Reg_1bit_29.net_1 vdd Reg_32bit_26.Reg_1bit_29.net_2 24 200
| device Reg_32bit_26.Reg_1bit_29.inverter_1.pmos.4 550 200
p Reg_32bit_26.Reg_1bit_29.net_1 vdd Reg_32bit_26.Reg_1bit_29.net_2 24 200
| end Reg_32bit_26.Reg_1bit_29.inverter_1
| begin Reg_32bit_26.Reg_1bit_29.inverter_2 290 260
| device Reg_32bit_26.Reg_1bit_29.inverter_2.nmos.1 550 360
n data[29] gnd Reg_32bit_26.Reg_1bit_29.net_3 24 100
| device Reg_32bit_26.Reg_1bit_29.inverter_2.nmos.2 550 360
n data[29] gnd Reg_32bit_26.Reg_1bit_29.net_3 24 100
| device Reg_32bit_26.Reg_1bit_29.inverter_2.nmos.3 550 360
n data[29] gnd Reg_32bit_26.Reg_1bit_29.net_3 24 100
| device Reg_32bit_26.Reg_1bit_29.inverter_2.nmos.4 550 360
n data[29] gnd Reg_32bit_26.Reg_1bit_29.net_3 24 100
| device Reg_32bit_26.Reg_1bit_29.inverter_2.pmos.1 550 200
p data[29] vdd Reg_32bit_26.Reg_1bit_29.net_3 24 200
| device Reg_32bit_26.Reg_1bit_29.inverter_2.pmos.2 550 200
p data[29] vdd Reg_32bit_26.Reg_1bit_29.net_3 24 200
| device Reg_32bit_26.Reg_1bit_29.inverter_2.pmos.3 550 200
p data[29] vdd Reg_32bit_26.Reg_1bit_29.net_3 24 200
| device Reg_32bit_26.Reg_1bit_29.inverter_2.pmos.4 550 200
p data[29] vdd Reg_32bit_26.Reg_1bit_29.net_3 24 200
| end Reg_32bit_26.Reg_1bit_29.inverter_2
| device Reg_32bit_26.Reg_1bit_29.nmos_1 730 230
n inR1[27] Reg_32bit_26.Reg_1bit_29.net_2 out1[29] 24 100
| device Reg_32bit_26.Reg_1bit_29.nmos_2 730 360
n inR2[27] Reg_32bit_26.Reg_1bit_29.net_2 out2[29] 24 100
| end Reg_32bit_26.Reg_1bit_29
| begin Reg_32bit_26.Reg_1bit_30 510 4030
| begin Reg_32bit_26.Reg_1bit_30.inverter 560 210
| device Reg_32bit_26.Reg_1bit_30.inverter.nmos 550 360
n Reg_32bit_26.Reg_1bit_30.net_2 gnd Reg_32bit_26.Reg_1bit_30.net_1 24 100
| device Reg_32bit_26.Reg_1bit_30.inverter.pmos 550 200
p Reg_32bit_26.Reg_1bit_30.net_2 vdd Reg_32bit_26.Reg_1bit_30.net_1 24 200
| end Reg_32bit_26.Reg_1bit_30.inverter
| device Reg_32bit_26.Reg_1bit_30.nmos.1 390 260
n w[27] Reg_32bit_26.Reg_1bit_30.net_3 Reg_32bit_26.Reg_1bit_30.net_1 24 100
| device Reg_32bit_26.Reg_1bit_30.nmos.2 390 260
n w[27] Reg_32bit_26.Reg_1bit_30.net_3 Reg_32bit_26.Reg_1bit_30.net_1 24 100
| device Reg_32bit_26.Reg_1bit_30.nmos.3 390 260
n w[27] Reg_32bit_26.Reg_1bit_30.net_3 Reg_32bit_26.Reg_1bit_30.net_1 24 100
| device Reg_32bit_26.Reg_1bit_30.nmos.4 390 260
n w[27] Reg_32bit_26.Reg_1bit_30.net_3 Reg_32bit_26.Reg_1bit_30.net_1 24 100
| begin Reg_32bit_26.Reg_1bit_30.inverter_1 550 380
| device Reg_32bit_26.Reg_1bit_30.inverter_1.nmos.1 550 360
n Reg_32bit_26.Reg_1bit_30.net_1 gnd Reg_32bit_26.Reg_1bit_30.net_2 24 100
| device Reg_32bit_26.Reg_1bit_30.inverter_1.nmos.2 550 360
n Reg_32bit_26.Reg_1bit_30.net_1 gnd Reg_32bit_26.Reg_1bit_30.net_2 24 100
| device Reg_32bit_26.Reg_1bit_30.inverter_1.nmos.3 550 360
n Reg_32bit_26.Reg_1bit_30.net_1 gnd Reg_32bit_26.Reg_1bit_30.net_2 24 100
| device Reg_32bit_26.Reg_1bit_30.inverter_1.nmos.4 550 360
n Reg_32bit_26.Reg_1bit_30.net_1 gnd Reg_32bit_26.Reg_1bit_30.net_2 24 100
| device Reg_32bit_26.Reg_1bit_30.inverter_1.pmos.1 550 200
p Reg_32bit_26.Reg_1bit_30.net_1 vdd Reg_32bit_26.Reg_1bit_30.net_2 24 200
| device Reg_32bit_26.Reg_1bit_30.inverter_1.pmos.2 550 200
p Reg_32bit_26.Reg_1bit_30.net_1 vdd Reg_32bit_26.Reg_1bit_30.net_2 24 200
| device Reg_32bit_26.Reg_1bit_30.inverter_1.pmos.3 550 200
p Reg_32bit_26.Reg_1bit_30.net_1 vdd Reg_32bit_26.Reg_1bit_30.net_2 24 200
| device Reg_32bit_26.Reg_1bit_30.inverter_1.pmos.4 550 200
p Reg_32bit_26.Reg_1bit_30.net_1 vdd Reg_32bit_26.Reg_1bit_30.net_2 24 200
| end Reg_32bit_26.Reg_1bit_30.inverter_1
| begin Reg_32bit_26.Reg_1bit_30.inverter_2 290 260
| device Reg_32bit_26.Reg_1bit_30.inverter_2.nmos.1 550 360
n data[30] gnd Reg_32bit_26.Reg_1bit_30.net_3 24 100
| device Reg_32bit_26.Reg_1bit_30.inverter_2.nmos.2 550 360
n data[30] gnd Reg_32bit_26.Reg_1bit_30.net_3 24 100
| device Reg_32bit_26.Reg_1bit_30.inverter_2.nmos.3 550 360
n data[30] gnd Reg_32bit_26.Reg_1bit_30.net_3 24 100
| device Reg_32bit_26.Reg_1bit_30.inverter_2.nmos.4 550 360
n data[30] gnd Reg_32bit_26.Reg_1bit_30.net_3 24 100
| device Reg_32bit_26.Reg_1bit_30.inverter_2.pmos.1 550 200
p data[30] vdd Reg_32bit_26.Reg_1bit_30.net_3 24 200
| device Reg_32bit_26.Reg_1bit_30.inverter_2.pmos.2 550 200
p data[30] vdd Reg_32bit_26.Reg_1bit_30.net_3 24 200
| device Reg_32bit_26.Reg_1bit_30.inverter_2.pmos.3 550 200
p data[30] vdd Reg_32bit_26.Reg_1bit_30.net_3 24 200
| device Reg_32bit_26.Reg_1bit_30.inverter_2.pmos.4 550 200
p data[30] vdd Reg_32bit_26.Reg_1bit_30.net_3 24 200
| end Reg_32bit_26.Reg_1bit_30.inverter_2
| device Reg_32bit_26.Reg_1bit_30.nmos_1 730 230
n inR1[27] Reg_32bit_26.Reg_1bit_30.net_2 out1[30] 24 100
| device Reg_32bit_26.Reg_1bit_30.nmos_2 730 360
n inR2[27] Reg_32bit_26.Reg_1bit_30.net_2 out2[30] 24 100
| end Reg_32bit_26.Reg_1bit_30
| begin Reg_32bit_26.Reg_1bit_31 510 4160
| begin Reg_32bit_26.Reg_1bit_31.inverter 560 210
| device Reg_32bit_26.Reg_1bit_31.inverter.nmos 550 360
n Reg_32bit_26.Reg_1bit_31.net_2 gnd Reg_32bit_26.Reg_1bit_31.net_1 24 100
| device Reg_32bit_26.Reg_1bit_31.inverter.pmos 550 200
p Reg_32bit_26.Reg_1bit_31.net_2 vdd Reg_32bit_26.Reg_1bit_31.net_1 24 200
| end Reg_32bit_26.Reg_1bit_31.inverter
| device Reg_32bit_26.Reg_1bit_31.nmos.1 390 260
n w[27] Reg_32bit_26.Reg_1bit_31.net_3 Reg_32bit_26.Reg_1bit_31.net_1 24 100
| device Reg_32bit_26.Reg_1bit_31.nmos.2 390 260
n w[27] Reg_32bit_26.Reg_1bit_31.net_3 Reg_32bit_26.Reg_1bit_31.net_1 24 100
| device Reg_32bit_26.Reg_1bit_31.nmos.3 390 260
n w[27] Reg_32bit_26.Reg_1bit_31.net_3 Reg_32bit_26.Reg_1bit_31.net_1 24 100
| device Reg_32bit_26.Reg_1bit_31.nmos.4 390 260
n w[27] Reg_32bit_26.Reg_1bit_31.net_3 Reg_32bit_26.Reg_1bit_31.net_1 24 100
| begin Reg_32bit_26.Reg_1bit_31.inverter_1 550 380
| device Reg_32bit_26.Reg_1bit_31.inverter_1.nmos.1 550 360
n Reg_32bit_26.Reg_1bit_31.net_1 gnd Reg_32bit_26.Reg_1bit_31.net_2 24 100
| device Reg_32bit_26.Reg_1bit_31.inverter_1.nmos.2 550 360
n Reg_32bit_26.Reg_1bit_31.net_1 gnd Reg_32bit_26.Reg_1bit_31.net_2 24 100
| device Reg_32bit_26.Reg_1bit_31.inverter_1.nmos.3 550 360
n Reg_32bit_26.Reg_1bit_31.net_1 gnd Reg_32bit_26.Reg_1bit_31.net_2 24 100
| device Reg_32bit_26.Reg_1bit_31.inverter_1.nmos.4 550 360
n Reg_32bit_26.Reg_1bit_31.net_1 gnd Reg_32bit_26.Reg_1bit_31.net_2 24 100
| device Reg_32bit_26.Reg_1bit_31.inverter_1.pmos.1 550 200
p Reg_32bit_26.Reg_1bit_31.net_1 vdd Reg_32bit_26.Reg_1bit_31.net_2 24 200
| device Reg_32bit_26.Reg_1bit_31.inverter_1.pmos.2 550 200
p Reg_32bit_26.Reg_1bit_31.net_1 vdd Reg_32bit_26.Reg_1bit_31.net_2 24 200
| device Reg_32bit_26.Reg_1bit_31.inverter_1.pmos.3 550 200
p Reg_32bit_26.Reg_1bit_31.net_1 vdd Reg_32bit_26.Reg_1bit_31.net_2 24 200
| device Reg_32bit_26.Reg_1bit_31.inverter_1.pmos.4 550 200
p Reg_32bit_26.Reg_1bit_31.net_1 vdd Reg_32bit_26.Reg_1bit_31.net_2 24 200
| end Reg_32bit_26.Reg_1bit_31.inverter_1
| begin Reg_32bit_26.Reg_1bit_31.inverter_2 290 260
| device Reg_32bit_26.Reg_1bit_31.inverter_2.nmos.1 550 360
n data[31] gnd Reg_32bit_26.Reg_1bit_31.net_3 24 100
| device Reg_32bit_26.Reg_1bit_31.inverter_2.nmos.2 550 360
n data[31] gnd Reg_32bit_26.Reg_1bit_31.net_3 24 100
| device Reg_32bit_26.Reg_1bit_31.inverter_2.nmos.3 550 360
n data[31] gnd Reg_32bit_26.Reg_1bit_31.net_3 24 100
| device Reg_32bit_26.Reg_1bit_31.inverter_2.nmos.4 550 360
n data[31] gnd Reg_32bit_26.Reg_1bit_31.net_3 24 100
| device Reg_32bit_26.Reg_1bit_31.inverter_2.pmos.1 550 200
p data[31] vdd Reg_32bit_26.Reg_1bit_31.net_3 24 200
| device Reg_32bit_26.Reg_1bit_31.inverter_2.pmos.2 550 200
p data[31] vdd Reg_32bit_26.Reg_1bit_31.net_3 24 200
| device Reg_32bit_26.Reg_1bit_31.inverter_2.pmos.3 550 200
p data[31] vdd Reg_32bit_26.Reg_1bit_31.net_3 24 200
| device Reg_32bit_26.Reg_1bit_31.inverter_2.pmos.4 550 200
p data[31] vdd Reg_32bit_26.Reg_1bit_31.net_3 24 200
| end Reg_32bit_26.Reg_1bit_31.inverter_2
| device Reg_32bit_26.Reg_1bit_31.nmos_1 730 230
n inR1[27] Reg_32bit_26.Reg_1bit_31.net_2 out1[31] 24 100
| device Reg_32bit_26.Reg_1bit_31.nmos_2 730 360
n inR2[27] Reg_32bit_26.Reg_1bit_31.net_2 out2[31] 24 100
| end Reg_32bit_26.Reg_1bit_31
| end Reg_32bit_26
| begin Reg_32bit_27 940 3310
| begin Reg_32bit_27.Reg_1bit 510 100
| begin Reg_32bit_27.Reg_1bit.inverter 560 210
| device Reg_32bit_27.Reg_1bit.inverter.nmos 550 360
n Reg_32bit_27.Reg_1bit.net_2 gnd Reg_32bit_27.Reg_1bit.net_1 24 100
| device Reg_32bit_27.Reg_1bit.inverter.pmos 550 200
p Reg_32bit_27.Reg_1bit.net_2 vdd Reg_32bit_27.Reg_1bit.net_1 24 200
| end Reg_32bit_27.Reg_1bit.inverter
| device Reg_32bit_27.Reg_1bit.nmos.1 390 260
n w[28] Reg_32bit_27.Reg_1bit.net_3 Reg_32bit_27.Reg_1bit.net_1 24 100
| device Reg_32bit_27.Reg_1bit.nmos.2 390 260
n w[28] Reg_32bit_27.Reg_1bit.net_3 Reg_32bit_27.Reg_1bit.net_1 24 100
| device Reg_32bit_27.Reg_1bit.nmos.3 390 260
n w[28] Reg_32bit_27.Reg_1bit.net_3 Reg_32bit_27.Reg_1bit.net_1 24 100
| device Reg_32bit_27.Reg_1bit.nmos.4 390 260
n w[28] Reg_32bit_27.Reg_1bit.net_3 Reg_32bit_27.Reg_1bit.net_1 24 100
| begin Reg_32bit_27.Reg_1bit.inverter_1 550 380
| device Reg_32bit_27.Reg_1bit.inverter_1.nmos.1 550 360
n Reg_32bit_27.Reg_1bit.net_1 gnd Reg_32bit_27.Reg_1bit.net_2 24 100
| device Reg_32bit_27.Reg_1bit.inverter_1.nmos.2 550 360
n Reg_32bit_27.Reg_1bit.net_1 gnd Reg_32bit_27.Reg_1bit.net_2 24 100
| device Reg_32bit_27.Reg_1bit.inverter_1.nmos.3 550 360
n Reg_32bit_27.Reg_1bit.net_1 gnd Reg_32bit_27.Reg_1bit.net_2 24 100
| device Reg_32bit_27.Reg_1bit.inverter_1.nmos.4 550 360
n Reg_32bit_27.Reg_1bit.net_1 gnd Reg_32bit_27.Reg_1bit.net_2 24 100
| device Reg_32bit_27.Reg_1bit.inverter_1.pmos.1 550 200
p Reg_32bit_27.Reg_1bit.net_1 vdd Reg_32bit_27.Reg_1bit.net_2 24 200
| device Reg_32bit_27.Reg_1bit.inverter_1.pmos.2 550 200
p Reg_32bit_27.Reg_1bit.net_1 vdd Reg_32bit_27.Reg_1bit.net_2 24 200
| device Reg_32bit_27.Reg_1bit.inverter_1.pmos.3 550 200
p Reg_32bit_27.Reg_1bit.net_1 vdd Reg_32bit_27.Reg_1bit.net_2 24 200
| device Reg_32bit_27.Reg_1bit.inverter_1.pmos.4 550 200
p Reg_32bit_27.Reg_1bit.net_1 vdd Reg_32bit_27.Reg_1bit.net_2 24 200
| end Reg_32bit_27.Reg_1bit.inverter_1
| begin Reg_32bit_27.Reg_1bit.inverter_2 290 260
| device Reg_32bit_27.Reg_1bit.inverter_2.nmos.1 550 360
n data[0] gnd Reg_32bit_27.Reg_1bit.net_3 24 100
| device Reg_32bit_27.Reg_1bit.inverter_2.nmos.2 550 360
n data[0] gnd Reg_32bit_27.Reg_1bit.net_3 24 100
| device Reg_32bit_27.Reg_1bit.inverter_2.nmos.3 550 360
n data[0] gnd Reg_32bit_27.Reg_1bit.net_3 24 100
| device Reg_32bit_27.Reg_1bit.inverter_2.nmos.4 550 360
n data[0] gnd Reg_32bit_27.Reg_1bit.net_3 24 100
| device Reg_32bit_27.Reg_1bit.inverter_2.pmos.1 550 200
p data[0] vdd Reg_32bit_27.Reg_1bit.net_3 24 200
| device Reg_32bit_27.Reg_1bit.inverter_2.pmos.2 550 200
p data[0] vdd Reg_32bit_27.Reg_1bit.net_3 24 200
| device Reg_32bit_27.Reg_1bit.inverter_2.pmos.3 550 200
p data[0] vdd Reg_32bit_27.Reg_1bit.net_3 24 200
| device Reg_32bit_27.Reg_1bit.inverter_2.pmos.4 550 200
p data[0] vdd Reg_32bit_27.Reg_1bit.net_3 24 200
| end Reg_32bit_27.Reg_1bit.inverter_2
| device Reg_32bit_27.Reg_1bit.nmos_1 730 230
n inR1[28] Reg_32bit_27.Reg_1bit.net_2 out1[0] 24 100
| device Reg_32bit_27.Reg_1bit.nmos_2 730 360
n inR2[28] Reg_32bit_27.Reg_1bit.net_2 out2[0] 24 100
| end Reg_32bit_27.Reg_1bit
| begin Reg_32bit_27.Reg_1bit_1 510 230
| begin Reg_32bit_27.Reg_1bit_1.inverter 560 210
| device Reg_32bit_27.Reg_1bit_1.inverter.nmos 550 360
n Reg_32bit_27.Reg_1bit_1.net_2 gnd Reg_32bit_27.Reg_1bit_1.net_1 24 100
| device Reg_32bit_27.Reg_1bit_1.inverter.pmos 550 200
p Reg_32bit_27.Reg_1bit_1.net_2 vdd Reg_32bit_27.Reg_1bit_1.net_1 24 200
| end Reg_32bit_27.Reg_1bit_1.inverter
| device Reg_32bit_27.Reg_1bit_1.nmos.1 390 260
n w[28] Reg_32bit_27.Reg_1bit_1.net_3 Reg_32bit_27.Reg_1bit_1.net_1 24 100
| device Reg_32bit_27.Reg_1bit_1.nmos.2 390 260
n w[28] Reg_32bit_27.Reg_1bit_1.net_3 Reg_32bit_27.Reg_1bit_1.net_1 24 100
| device Reg_32bit_27.Reg_1bit_1.nmos.3 390 260
n w[28] Reg_32bit_27.Reg_1bit_1.net_3 Reg_32bit_27.Reg_1bit_1.net_1 24 100
| device Reg_32bit_27.Reg_1bit_1.nmos.4 390 260
n w[28] Reg_32bit_27.Reg_1bit_1.net_3 Reg_32bit_27.Reg_1bit_1.net_1 24 100
| begin Reg_32bit_27.Reg_1bit_1.inverter_1 550 380
| device Reg_32bit_27.Reg_1bit_1.inverter_1.nmos.1 550 360
n Reg_32bit_27.Reg_1bit_1.net_1 gnd Reg_32bit_27.Reg_1bit_1.net_2 24 100
| device Reg_32bit_27.Reg_1bit_1.inverter_1.nmos.2 550 360
n Reg_32bit_27.Reg_1bit_1.net_1 gnd Reg_32bit_27.Reg_1bit_1.net_2 24 100
| device Reg_32bit_27.Reg_1bit_1.inverter_1.nmos.3 550 360
n Reg_32bit_27.Reg_1bit_1.net_1 gnd Reg_32bit_27.Reg_1bit_1.net_2 24 100
| device Reg_32bit_27.Reg_1bit_1.inverter_1.nmos.4 550 360
n Reg_32bit_27.Reg_1bit_1.net_1 gnd Reg_32bit_27.Reg_1bit_1.net_2 24 100
| device Reg_32bit_27.Reg_1bit_1.inverter_1.pmos.1 550 200
p Reg_32bit_27.Reg_1bit_1.net_1 vdd Reg_32bit_27.Reg_1bit_1.net_2 24 200
| device Reg_32bit_27.Reg_1bit_1.inverter_1.pmos.2 550 200
p Reg_32bit_27.Reg_1bit_1.net_1 vdd Reg_32bit_27.Reg_1bit_1.net_2 24 200
| device Reg_32bit_27.Reg_1bit_1.inverter_1.pmos.3 550 200
p Reg_32bit_27.Reg_1bit_1.net_1 vdd Reg_32bit_27.Reg_1bit_1.net_2 24 200
| device Reg_32bit_27.Reg_1bit_1.inverter_1.pmos.4 550 200
p Reg_32bit_27.Reg_1bit_1.net_1 vdd Reg_32bit_27.Reg_1bit_1.net_2 24 200
| end Reg_32bit_27.Reg_1bit_1.inverter_1
| begin Reg_32bit_27.Reg_1bit_1.inverter_2 290 260
| device Reg_32bit_27.Reg_1bit_1.inverter_2.nmos.1 550 360
n data[1] gnd Reg_32bit_27.Reg_1bit_1.net_3 24 100
| device Reg_32bit_27.Reg_1bit_1.inverter_2.nmos.2 550 360
n data[1] gnd Reg_32bit_27.Reg_1bit_1.net_3 24 100
| device Reg_32bit_27.Reg_1bit_1.inverter_2.nmos.3 550 360
n data[1] gnd Reg_32bit_27.Reg_1bit_1.net_3 24 100
| device Reg_32bit_27.Reg_1bit_1.inverter_2.nmos.4 550 360
n data[1] gnd Reg_32bit_27.Reg_1bit_1.net_3 24 100
| device Reg_32bit_27.Reg_1bit_1.inverter_2.pmos.1 550 200
p data[1] vdd Reg_32bit_27.Reg_1bit_1.net_3 24 200
| device Reg_32bit_27.Reg_1bit_1.inverter_2.pmos.2 550 200
p data[1] vdd Reg_32bit_27.Reg_1bit_1.net_3 24 200
| device Reg_32bit_27.Reg_1bit_1.inverter_2.pmos.3 550 200
p data[1] vdd Reg_32bit_27.Reg_1bit_1.net_3 24 200
| device Reg_32bit_27.Reg_1bit_1.inverter_2.pmos.4 550 200
p data[1] vdd Reg_32bit_27.Reg_1bit_1.net_3 24 200
| end Reg_32bit_27.Reg_1bit_1.inverter_2
| device Reg_32bit_27.Reg_1bit_1.nmos_1 730 230
n inR1[28] Reg_32bit_27.Reg_1bit_1.net_2 out1[1] 24 100
| device Reg_32bit_27.Reg_1bit_1.nmos_2 730 360
n inR2[28] Reg_32bit_27.Reg_1bit_1.net_2 out2[1] 24 100
| end Reg_32bit_27.Reg_1bit_1
| begin Reg_32bit_27.Reg_1bit_2 510 360
| begin Reg_32bit_27.Reg_1bit_2.inverter 560 210
| device Reg_32bit_27.Reg_1bit_2.inverter.nmos 550 360
n Reg_32bit_27.Reg_1bit_2.net_2 gnd Reg_32bit_27.Reg_1bit_2.net_1 24 100
| device Reg_32bit_27.Reg_1bit_2.inverter.pmos 550 200
p Reg_32bit_27.Reg_1bit_2.net_2 vdd Reg_32bit_27.Reg_1bit_2.net_1 24 200
| end Reg_32bit_27.Reg_1bit_2.inverter
| device Reg_32bit_27.Reg_1bit_2.nmos.1 390 260
n w[28] Reg_32bit_27.Reg_1bit_2.net_3 Reg_32bit_27.Reg_1bit_2.net_1 24 100
| device Reg_32bit_27.Reg_1bit_2.nmos.2 390 260
n w[28] Reg_32bit_27.Reg_1bit_2.net_3 Reg_32bit_27.Reg_1bit_2.net_1 24 100
| device Reg_32bit_27.Reg_1bit_2.nmos.3 390 260
n w[28] Reg_32bit_27.Reg_1bit_2.net_3 Reg_32bit_27.Reg_1bit_2.net_1 24 100
| device Reg_32bit_27.Reg_1bit_2.nmos.4 390 260
n w[28] Reg_32bit_27.Reg_1bit_2.net_3 Reg_32bit_27.Reg_1bit_2.net_1 24 100
| begin Reg_32bit_27.Reg_1bit_2.inverter_1 550 380
| device Reg_32bit_27.Reg_1bit_2.inverter_1.nmos.1 550 360
n Reg_32bit_27.Reg_1bit_2.net_1 gnd Reg_32bit_27.Reg_1bit_2.net_2 24 100
| device Reg_32bit_27.Reg_1bit_2.inverter_1.nmos.2 550 360
n Reg_32bit_27.Reg_1bit_2.net_1 gnd Reg_32bit_27.Reg_1bit_2.net_2 24 100
| device Reg_32bit_27.Reg_1bit_2.inverter_1.nmos.3 550 360
n Reg_32bit_27.Reg_1bit_2.net_1 gnd Reg_32bit_27.Reg_1bit_2.net_2 24 100
| device Reg_32bit_27.Reg_1bit_2.inverter_1.nmos.4 550 360
n Reg_32bit_27.Reg_1bit_2.net_1 gnd Reg_32bit_27.Reg_1bit_2.net_2 24 100
| device Reg_32bit_27.Reg_1bit_2.inverter_1.pmos.1 550 200
p Reg_32bit_27.Reg_1bit_2.net_1 vdd Reg_32bit_27.Reg_1bit_2.net_2 24 200
| device Reg_32bit_27.Reg_1bit_2.inverter_1.pmos.2 550 200
p Reg_32bit_27.Reg_1bit_2.net_1 vdd Reg_32bit_27.Reg_1bit_2.net_2 24 200
| device Reg_32bit_27.Reg_1bit_2.inverter_1.pmos.3 550 200
p Reg_32bit_27.Reg_1bit_2.net_1 vdd Reg_32bit_27.Reg_1bit_2.net_2 24 200
| device Reg_32bit_27.Reg_1bit_2.inverter_1.pmos.4 550 200
p Reg_32bit_27.Reg_1bit_2.net_1 vdd Reg_32bit_27.Reg_1bit_2.net_2 24 200
| end Reg_32bit_27.Reg_1bit_2.inverter_1
| begin Reg_32bit_27.Reg_1bit_2.inverter_2 290 260
| device Reg_32bit_27.Reg_1bit_2.inverter_2.nmos.1 550 360
n data[2] gnd Reg_32bit_27.Reg_1bit_2.net_3 24 100
| device Reg_32bit_27.Reg_1bit_2.inverter_2.nmos.2 550 360
n data[2] gnd Reg_32bit_27.Reg_1bit_2.net_3 24 100
| device Reg_32bit_27.Reg_1bit_2.inverter_2.nmos.3 550 360
n data[2] gnd Reg_32bit_27.Reg_1bit_2.net_3 24 100
| device Reg_32bit_27.Reg_1bit_2.inverter_2.nmos.4 550 360
n data[2] gnd Reg_32bit_27.Reg_1bit_2.net_3 24 100
| device Reg_32bit_27.Reg_1bit_2.inverter_2.pmos.1 550 200
p data[2] vdd Reg_32bit_27.Reg_1bit_2.net_3 24 200
| device Reg_32bit_27.Reg_1bit_2.inverter_2.pmos.2 550 200
p data[2] vdd Reg_32bit_27.Reg_1bit_2.net_3 24 200
| device Reg_32bit_27.Reg_1bit_2.inverter_2.pmos.3 550 200
p data[2] vdd Reg_32bit_27.Reg_1bit_2.net_3 24 200
| device Reg_32bit_27.Reg_1bit_2.inverter_2.pmos.4 550 200
p data[2] vdd Reg_32bit_27.Reg_1bit_2.net_3 24 200
| end Reg_32bit_27.Reg_1bit_2.inverter_2
| device Reg_32bit_27.Reg_1bit_2.nmos_1 730 230
n inR1[28] Reg_32bit_27.Reg_1bit_2.net_2 out1[2] 24 100
| device Reg_32bit_27.Reg_1bit_2.nmos_2 730 360
n inR2[28] Reg_32bit_27.Reg_1bit_2.net_2 out2[2] 24 100
| end Reg_32bit_27.Reg_1bit_2
| begin Reg_32bit_27.Reg_1bit_3 510 490
| begin Reg_32bit_27.Reg_1bit_3.inverter 560 210
| device Reg_32bit_27.Reg_1bit_3.inverter.nmos 550 360
n Reg_32bit_27.Reg_1bit_3.net_2 gnd Reg_32bit_27.Reg_1bit_3.net_1 24 100
| device Reg_32bit_27.Reg_1bit_3.inverter.pmos 550 200
p Reg_32bit_27.Reg_1bit_3.net_2 vdd Reg_32bit_27.Reg_1bit_3.net_1 24 200
| end Reg_32bit_27.Reg_1bit_3.inverter
| device Reg_32bit_27.Reg_1bit_3.nmos.1 390 260
n w[28] Reg_32bit_27.Reg_1bit_3.net_3 Reg_32bit_27.Reg_1bit_3.net_1 24 100
| device Reg_32bit_27.Reg_1bit_3.nmos.2 390 260
n w[28] Reg_32bit_27.Reg_1bit_3.net_3 Reg_32bit_27.Reg_1bit_3.net_1 24 100
| device Reg_32bit_27.Reg_1bit_3.nmos.3 390 260
n w[28] Reg_32bit_27.Reg_1bit_3.net_3 Reg_32bit_27.Reg_1bit_3.net_1 24 100
| device Reg_32bit_27.Reg_1bit_3.nmos.4 390 260
n w[28] Reg_32bit_27.Reg_1bit_3.net_3 Reg_32bit_27.Reg_1bit_3.net_1 24 100
| begin Reg_32bit_27.Reg_1bit_3.inverter_1 550 380
| device Reg_32bit_27.Reg_1bit_3.inverter_1.nmos.1 550 360
n Reg_32bit_27.Reg_1bit_3.net_1 gnd Reg_32bit_27.Reg_1bit_3.net_2 24 100
| device Reg_32bit_27.Reg_1bit_3.inverter_1.nmos.2 550 360
n Reg_32bit_27.Reg_1bit_3.net_1 gnd Reg_32bit_27.Reg_1bit_3.net_2 24 100
| device Reg_32bit_27.Reg_1bit_3.inverter_1.nmos.3 550 360
n Reg_32bit_27.Reg_1bit_3.net_1 gnd Reg_32bit_27.Reg_1bit_3.net_2 24 100
| device Reg_32bit_27.Reg_1bit_3.inverter_1.nmos.4 550 360
n Reg_32bit_27.Reg_1bit_3.net_1 gnd Reg_32bit_27.Reg_1bit_3.net_2 24 100
| device Reg_32bit_27.Reg_1bit_3.inverter_1.pmos.1 550 200
p Reg_32bit_27.Reg_1bit_3.net_1 vdd Reg_32bit_27.Reg_1bit_3.net_2 24 200
| device Reg_32bit_27.Reg_1bit_3.inverter_1.pmos.2 550 200
p Reg_32bit_27.Reg_1bit_3.net_1 vdd Reg_32bit_27.Reg_1bit_3.net_2 24 200
| device Reg_32bit_27.Reg_1bit_3.inverter_1.pmos.3 550 200
p Reg_32bit_27.Reg_1bit_3.net_1 vdd Reg_32bit_27.Reg_1bit_3.net_2 24 200
| device Reg_32bit_27.Reg_1bit_3.inverter_1.pmos.4 550 200
p Reg_32bit_27.Reg_1bit_3.net_1 vdd Reg_32bit_27.Reg_1bit_3.net_2 24 200
| end Reg_32bit_27.Reg_1bit_3.inverter_1
| begin Reg_32bit_27.Reg_1bit_3.inverter_2 290 260
| device Reg_32bit_27.Reg_1bit_3.inverter_2.nmos.1 550 360
n data[3] gnd Reg_32bit_27.Reg_1bit_3.net_3 24 100
| device Reg_32bit_27.Reg_1bit_3.inverter_2.nmos.2 550 360
n data[3] gnd Reg_32bit_27.Reg_1bit_3.net_3 24 100
| device Reg_32bit_27.Reg_1bit_3.inverter_2.nmos.3 550 360
n data[3] gnd Reg_32bit_27.Reg_1bit_3.net_3 24 100
| device Reg_32bit_27.Reg_1bit_3.inverter_2.nmos.4 550 360
n data[3] gnd Reg_32bit_27.Reg_1bit_3.net_3 24 100
| device Reg_32bit_27.Reg_1bit_3.inverter_2.pmos.1 550 200
p data[3] vdd Reg_32bit_27.Reg_1bit_3.net_3 24 200
| device Reg_32bit_27.Reg_1bit_3.inverter_2.pmos.2 550 200
p data[3] vdd Reg_32bit_27.Reg_1bit_3.net_3 24 200
| device Reg_32bit_27.Reg_1bit_3.inverter_2.pmos.3 550 200
p data[3] vdd Reg_32bit_27.Reg_1bit_3.net_3 24 200
| device Reg_32bit_27.Reg_1bit_3.inverter_2.pmos.4 550 200
p data[3] vdd Reg_32bit_27.Reg_1bit_3.net_3 24 200
| end Reg_32bit_27.Reg_1bit_3.inverter_2
| device Reg_32bit_27.Reg_1bit_3.nmos_1 730 230
n inR1[28] Reg_32bit_27.Reg_1bit_3.net_2 out1[3] 24 100
| device Reg_32bit_27.Reg_1bit_3.nmos_2 730 360
n inR2[28] Reg_32bit_27.Reg_1bit_3.net_2 out2[3] 24 100
| end Reg_32bit_27.Reg_1bit_3
| begin Reg_32bit_27.Reg_1bit_4 510 620
| begin Reg_32bit_27.Reg_1bit_4.inverter 560 210
| device Reg_32bit_27.Reg_1bit_4.inverter.nmos 550 360
n Reg_32bit_27.Reg_1bit_4.net_2 gnd Reg_32bit_27.Reg_1bit_4.net_1 24 100
| device Reg_32bit_27.Reg_1bit_4.inverter.pmos 550 200
p Reg_32bit_27.Reg_1bit_4.net_2 vdd Reg_32bit_27.Reg_1bit_4.net_1 24 200
| end Reg_32bit_27.Reg_1bit_4.inverter
| device Reg_32bit_27.Reg_1bit_4.nmos.1 390 260
n w[28] Reg_32bit_27.Reg_1bit_4.net_3 Reg_32bit_27.Reg_1bit_4.net_1 24 100
| device Reg_32bit_27.Reg_1bit_4.nmos.2 390 260
n w[28] Reg_32bit_27.Reg_1bit_4.net_3 Reg_32bit_27.Reg_1bit_4.net_1 24 100
| device Reg_32bit_27.Reg_1bit_4.nmos.3 390 260
n w[28] Reg_32bit_27.Reg_1bit_4.net_3 Reg_32bit_27.Reg_1bit_4.net_1 24 100
| device Reg_32bit_27.Reg_1bit_4.nmos.4 390 260
n w[28] Reg_32bit_27.Reg_1bit_4.net_3 Reg_32bit_27.Reg_1bit_4.net_1 24 100
| begin Reg_32bit_27.Reg_1bit_4.inverter_1 550 380
| device Reg_32bit_27.Reg_1bit_4.inverter_1.nmos.1 550 360
n Reg_32bit_27.Reg_1bit_4.net_1 gnd Reg_32bit_27.Reg_1bit_4.net_2 24 100
| device Reg_32bit_27.Reg_1bit_4.inverter_1.nmos.2 550 360
n Reg_32bit_27.Reg_1bit_4.net_1 gnd Reg_32bit_27.Reg_1bit_4.net_2 24 100
| device Reg_32bit_27.Reg_1bit_4.inverter_1.nmos.3 550 360
n Reg_32bit_27.Reg_1bit_4.net_1 gnd Reg_32bit_27.Reg_1bit_4.net_2 24 100
| device Reg_32bit_27.Reg_1bit_4.inverter_1.nmos.4 550 360
n Reg_32bit_27.Reg_1bit_4.net_1 gnd Reg_32bit_27.Reg_1bit_4.net_2 24 100
| device Reg_32bit_27.Reg_1bit_4.inverter_1.pmos.1 550 200
p Reg_32bit_27.Reg_1bit_4.net_1 vdd Reg_32bit_27.Reg_1bit_4.net_2 24 200
| device Reg_32bit_27.Reg_1bit_4.inverter_1.pmos.2 550 200
p Reg_32bit_27.Reg_1bit_4.net_1 vdd Reg_32bit_27.Reg_1bit_4.net_2 24 200
| device Reg_32bit_27.Reg_1bit_4.inverter_1.pmos.3 550 200
p Reg_32bit_27.Reg_1bit_4.net_1 vdd Reg_32bit_27.Reg_1bit_4.net_2 24 200
| device Reg_32bit_27.Reg_1bit_4.inverter_1.pmos.4 550 200
p Reg_32bit_27.Reg_1bit_4.net_1 vdd Reg_32bit_27.Reg_1bit_4.net_2 24 200
| end Reg_32bit_27.Reg_1bit_4.inverter_1
| begin Reg_32bit_27.Reg_1bit_4.inverter_2 290 260
| device Reg_32bit_27.Reg_1bit_4.inverter_2.nmos.1 550 360
n data[4] gnd Reg_32bit_27.Reg_1bit_4.net_3 24 100
| device Reg_32bit_27.Reg_1bit_4.inverter_2.nmos.2 550 360
n data[4] gnd Reg_32bit_27.Reg_1bit_4.net_3 24 100
| device Reg_32bit_27.Reg_1bit_4.inverter_2.nmos.3 550 360
n data[4] gnd Reg_32bit_27.Reg_1bit_4.net_3 24 100
| device Reg_32bit_27.Reg_1bit_4.inverter_2.nmos.4 550 360
n data[4] gnd Reg_32bit_27.Reg_1bit_4.net_3 24 100
| device Reg_32bit_27.Reg_1bit_4.inverter_2.pmos.1 550 200
p data[4] vdd Reg_32bit_27.Reg_1bit_4.net_3 24 200
| device Reg_32bit_27.Reg_1bit_4.inverter_2.pmos.2 550 200
p data[4] vdd Reg_32bit_27.Reg_1bit_4.net_3 24 200
| device Reg_32bit_27.Reg_1bit_4.inverter_2.pmos.3 550 200
p data[4] vdd Reg_32bit_27.Reg_1bit_4.net_3 24 200
| device Reg_32bit_27.Reg_1bit_4.inverter_2.pmos.4 550 200
p data[4] vdd Reg_32bit_27.Reg_1bit_4.net_3 24 200
| end Reg_32bit_27.Reg_1bit_4.inverter_2
| device Reg_32bit_27.Reg_1bit_4.nmos_1 730 230
n inR1[28] Reg_32bit_27.Reg_1bit_4.net_2 out1[4] 24 100
| device Reg_32bit_27.Reg_1bit_4.nmos_2 730 360
n inR2[28] Reg_32bit_27.Reg_1bit_4.net_2 out2[4] 24 100
| end Reg_32bit_27.Reg_1bit_4
| begin Reg_32bit_27.Reg_1bit_5 510 750
| begin Reg_32bit_27.Reg_1bit_5.inverter 560 210
| device Reg_32bit_27.Reg_1bit_5.inverter.nmos 550 360
n Reg_32bit_27.Reg_1bit_5.net_2 gnd Reg_32bit_27.Reg_1bit_5.net_1 24 100
| device Reg_32bit_27.Reg_1bit_5.inverter.pmos 550 200
p Reg_32bit_27.Reg_1bit_5.net_2 vdd Reg_32bit_27.Reg_1bit_5.net_1 24 200
| end Reg_32bit_27.Reg_1bit_5.inverter
| device Reg_32bit_27.Reg_1bit_5.nmos.1 390 260
n w[28] Reg_32bit_27.Reg_1bit_5.net_3 Reg_32bit_27.Reg_1bit_5.net_1 24 100
| device Reg_32bit_27.Reg_1bit_5.nmos.2 390 260
n w[28] Reg_32bit_27.Reg_1bit_5.net_3 Reg_32bit_27.Reg_1bit_5.net_1 24 100
| device Reg_32bit_27.Reg_1bit_5.nmos.3 390 260
n w[28] Reg_32bit_27.Reg_1bit_5.net_3 Reg_32bit_27.Reg_1bit_5.net_1 24 100
| device Reg_32bit_27.Reg_1bit_5.nmos.4 390 260
n w[28] Reg_32bit_27.Reg_1bit_5.net_3 Reg_32bit_27.Reg_1bit_5.net_1 24 100
| begin Reg_32bit_27.Reg_1bit_5.inverter_1 550 380
| device Reg_32bit_27.Reg_1bit_5.inverter_1.nmos.1 550 360
n Reg_32bit_27.Reg_1bit_5.net_1 gnd Reg_32bit_27.Reg_1bit_5.net_2 24 100
| device Reg_32bit_27.Reg_1bit_5.inverter_1.nmos.2 550 360
n Reg_32bit_27.Reg_1bit_5.net_1 gnd Reg_32bit_27.Reg_1bit_5.net_2 24 100
| device Reg_32bit_27.Reg_1bit_5.inverter_1.nmos.3 550 360
n Reg_32bit_27.Reg_1bit_5.net_1 gnd Reg_32bit_27.Reg_1bit_5.net_2 24 100
| device Reg_32bit_27.Reg_1bit_5.inverter_1.nmos.4 550 360
n Reg_32bit_27.Reg_1bit_5.net_1 gnd Reg_32bit_27.Reg_1bit_5.net_2 24 100
| device Reg_32bit_27.Reg_1bit_5.inverter_1.pmos.1 550 200
p Reg_32bit_27.Reg_1bit_5.net_1 vdd Reg_32bit_27.Reg_1bit_5.net_2 24 200
| device Reg_32bit_27.Reg_1bit_5.inverter_1.pmos.2 550 200
p Reg_32bit_27.Reg_1bit_5.net_1 vdd Reg_32bit_27.Reg_1bit_5.net_2 24 200
| device Reg_32bit_27.Reg_1bit_5.inverter_1.pmos.3 550 200
p Reg_32bit_27.Reg_1bit_5.net_1 vdd Reg_32bit_27.Reg_1bit_5.net_2 24 200
| device Reg_32bit_27.Reg_1bit_5.inverter_1.pmos.4 550 200
p Reg_32bit_27.Reg_1bit_5.net_1 vdd Reg_32bit_27.Reg_1bit_5.net_2 24 200
| end Reg_32bit_27.Reg_1bit_5.inverter_1
| begin Reg_32bit_27.Reg_1bit_5.inverter_2 290 260
| device Reg_32bit_27.Reg_1bit_5.inverter_2.nmos.1 550 360
n data[5] gnd Reg_32bit_27.Reg_1bit_5.net_3 24 100
| device Reg_32bit_27.Reg_1bit_5.inverter_2.nmos.2 550 360
n data[5] gnd Reg_32bit_27.Reg_1bit_5.net_3 24 100
| device Reg_32bit_27.Reg_1bit_5.inverter_2.nmos.3 550 360
n data[5] gnd Reg_32bit_27.Reg_1bit_5.net_3 24 100
| device Reg_32bit_27.Reg_1bit_5.inverter_2.nmos.4 550 360
n data[5] gnd Reg_32bit_27.Reg_1bit_5.net_3 24 100
| device Reg_32bit_27.Reg_1bit_5.inverter_2.pmos.1 550 200
p data[5] vdd Reg_32bit_27.Reg_1bit_5.net_3 24 200
| device Reg_32bit_27.Reg_1bit_5.inverter_2.pmos.2 550 200
p data[5] vdd Reg_32bit_27.Reg_1bit_5.net_3 24 200
| device Reg_32bit_27.Reg_1bit_5.inverter_2.pmos.3 550 200
p data[5] vdd Reg_32bit_27.Reg_1bit_5.net_3 24 200
| device Reg_32bit_27.Reg_1bit_5.inverter_2.pmos.4 550 200
p data[5] vdd Reg_32bit_27.Reg_1bit_5.net_3 24 200
| end Reg_32bit_27.Reg_1bit_5.inverter_2
| device Reg_32bit_27.Reg_1bit_5.nmos_1 730 230
n inR1[28] Reg_32bit_27.Reg_1bit_5.net_2 out1[5] 24 100
| device Reg_32bit_27.Reg_1bit_5.nmos_2 730 360
n inR2[28] Reg_32bit_27.Reg_1bit_5.net_2 out2[5] 24 100
| end Reg_32bit_27.Reg_1bit_5
| begin Reg_32bit_27.Reg_1bit_6 510 880
| begin Reg_32bit_27.Reg_1bit_6.inverter 560 210
| device Reg_32bit_27.Reg_1bit_6.inverter.nmos 550 360
n Reg_32bit_27.Reg_1bit_6.net_2 gnd Reg_32bit_27.Reg_1bit_6.net_1 24 100
| device Reg_32bit_27.Reg_1bit_6.inverter.pmos 550 200
p Reg_32bit_27.Reg_1bit_6.net_2 vdd Reg_32bit_27.Reg_1bit_6.net_1 24 200
| end Reg_32bit_27.Reg_1bit_6.inverter
| device Reg_32bit_27.Reg_1bit_6.nmos.1 390 260
n w[28] Reg_32bit_27.Reg_1bit_6.net_3 Reg_32bit_27.Reg_1bit_6.net_1 24 100
| device Reg_32bit_27.Reg_1bit_6.nmos.2 390 260
n w[28] Reg_32bit_27.Reg_1bit_6.net_3 Reg_32bit_27.Reg_1bit_6.net_1 24 100
| device Reg_32bit_27.Reg_1bit_6.nmos.3 390 260
n w[28] Reg_32bit_27.Reg_1bit_6.net_3 Reg_32bit_27.Reg_1bit_6.net_1 24 100
| device Reg_32bit_27.Reg_1bit_6.nmos.4 390 260
n w[28] Reg_32bit_27.Reg_1bit_6.net_3 Reg_32bit_27.Reg_1bit_6.net_1 24 100
| begin Reg_32bit_27.Reg_1bit_6.inverter_1 550 380
| device Reg_32bit_27.Reg_1bit_6.inverter_1.nmos.1 550 360
n Reg_32bit_27.Reg_1bit_6.net_1 gnd Reg_32bit_27.Reg_1bit_6.net_2 24 100
| device Reg_32bit_27.Reg_1bit_6.inverter_1.nmos.2 550 360
n Reg_32bit_27.Reg_1bit_6.net_1 gnd Reg_32bit_27.Reg_1bit_6.net_2 24 100
| device Reg_32bit_27.Reg_1bit_6.inverter_1.nmos.3 550 360
n Reg_32bit_27.Reg_1bit_6.net_1 gnd Reg_32bit_27.Reg_1bit_6.net_2 24 100
| device Reg_32bit_27.Reg_1bit_6.inverter_1.nmos.4 550 360
n Reg_32bit_27.Reg_1bit_6.net_1 gnd Reg_32bit_27.Reg_1bit_6.net_2 24 100
| device Reg_32bit_27.Reg_1bit_6.inverter_1.pmos.1 550 200
p Reg_32bit_27.Reg_1bit_6.net_1 vdd Reg_32bit_27.Reg_1bit_6.net_2 24 200
| device Reg_32bit_27.Reg_1bit_6.inverter_1.pmos.2 550 200
p Reg_32bit_27.Reg_1bit_6.net_1 vdd Reg_32bit_27.Reg_1bit_6.net_2 24 200
| device Reg_32bit_27.Reg_1bit_6.inverter_1.pmos.3 550 200
p Reg_32bit_27.Reg_1bit_6.net_1 vdd Reg_32bit_27.Reg_1bit_6.net_2 24 200
| device Reg_32bit_27.Reg_1bit_6.inverter_1.pmos.4 550 200
p Reg_32bit_27.Reg_1bit_6.net_1 vdd Reg_32bit_27.Reg_1bit_6.net_2 24 200
| end Reg_32bit_27.Reg_1bit_6.inverter_1
| begin Reg_32bit_27.Reg_1bit_6.inverter_2 290 260
| device Reg_32bit_27.Reg_1bit_6.inverter_2.nmos.1 550 360
n data[6] gnd Reg_32bit_27.Reg_1bit_6.net_3 24 100
| device Reg_32bit_27.Reg_1bit_6.inverter_2.nmos.2 550 360
n data[6] gnd Reg_32bit_27.Reg_1bit_6.net_3 24 100
| device Reg_32bit_27.Reg_1bit_6.inverter_2.nmos.3 550 360
n data[6] gnd Reg_32bit_27.Reg_1bit_6.net_3 24 100
| device Reg_32bit_27.Reg_1bit_6.inverter_2.nmos.4 550 360
n data[6] gnd Reg_32bit_27.Reg_1bit_6.net_3 24 100
| device Reg_32bit_27.Reg_1bit_6.inverter_2.pmos.1 550 200
p data[6] vdd Reg_32bit_27.Reg_1bit_6.net_3 24 200
| device Reg_32bit_27.Reg_1bit_6.inverter_2.pmos.2 550 200
p data[6] vdd Reg_32bit_27.Reg_1bit_6.net_3 24 200
| device Reg_32bit_27.Reg_1bit_6.inverter_2.pmos.3 550 200
p data[6] vdd Reg_32bit_27.Reg_1bit_6.net_3 24 200
| device Reg_32bit_27.Reg_1bit_6.inverter_2.pmos.4 550 200
p data[6] vdd Reg_32bit_27.Reg_1bit_6.net_3 24 200
| end Reg_32bit_27.Reg_1bit_6.inverter_2
| device Reg_32bit_27.Reg_1bit_6.nmos_1 730 230
n inR1[28] Reg_32bit_27.Reg_1bit_6.net_2 out1[6] 24 100
| device Reg_32bit_27.Reg_1bit_6.nmos_2 730 360
n inR2[28] Reg_32bit_27.Reg_1bit_6.net_2 out2[6] 24 100
| end Reg_32bit_27.Reg_1bit_6
| begin Reg_32bit_27.Reg_1bit_7 510 1010
| begin Reg_32bit_27.Reg_1bit_7.inverter 560 210
| device Reg_32bit_27.Reg_1bit_7.inverter.nmos 550 360
n Reg_32bit_27.Reg_1bit_7.net_2 gnd Reg_32bit_27.Reg_1bit_7.net_1 24 100
| device Reg_32bit_27.Reg_1bit_7.inverter.pmos 550 200
p Reg_32bit_27.Reg_1bit_7.net_2 vdd Reg_32bit_27.Reg_1bit_7.net_1 24 200
| end Reg_32bit_27.Reg_1bit_7.inverter
| device Reg_32bit_27.Reg_1bit_7.nmos.1 390 260
n w[28] Reg_32bit_27.Reg_1bit_7.net_3 Reg_32bit_27.Reg_1bit_7.net_1 24 100
| device Reg_32bit_27.Reg_1bit_7.nmos.2 390 260
n w[28] Reg_32bit_27.Reg_1bit_7.net_3 Reg_32bit_27.Reg_1bit_7.net_1 24 100
| device Reg_32bit_27.Reg_1bit_7.nmos.3 390 260
n w[28] Reg_32bit_27.Reg_1bit_7.net_3 Reg_32bit_27.Reg_1bit_7.net_1 24 100
| device Reg_32bit_27.Reg_1bit_7.nmos.4 390 260
n w[28] Reg_32bit_27.Reg_1bit_7.net_3 Reg_32bit_27.Reg_1bit_7.net_1 24 100
| begin Reg_32bit_27.Reg_1bit_7.inverter_1 550 380
| device Reg_32bit_27.Reg_1bit_7.inverter_1.nmos.1 550 360
n Reg_32bit_27.Reg_1bit_7.net_1 gnd Reg_32bit_27.Reg_1bit_7.net_2 24 100
| device Reg_32bit_27.Reg_1bit_7.inverter_1.nmos.2 550 360
n Reg_32bit_27.Reg_1bit_7.net_1 gnd Reg_32bit_27.Reg_1bit_7.net_2 24 100
| device Reg_32bit_27.Reg_1bit_7.inverter_1.nmos.3 550 360
n Reg_32bit_27.Reg_1bit_7.net_1 gnd Reg_32bit_27.Reg_1bit_7.net_2 24 100
| device Reg_32bit_27.Reg_1bit_7.inverter_1.nmos.4 550 360
n Reg_32bit_27.Reg_1bit_7.net_1 gnd Reg_32bit_27.Reg_1bit_7.net_2 24 100
| device Reg_32bit_27.Reg_1bit_7.inverter_1.pmos.1 550 200
p Reg_32bit_27.Reg_1bit_7.net_1 vdd Reg_32bit_27.Reg_1bit_7.net_2 24 200
| device Reg_32bit_27.Reg_1bit_7.inverter_1.pmos.2 550 200
p Reg_32bit_27.Reg_1bit_7.net_1 vdd Reg_32bit_27.Reg_1bit_7.net_2 24 200
| device Reg_32bit_27.Reg_1bit_7.inverter_1.pmos.3 550 200
p Reg_32bit_27.Reg_1bit_7.net_1 vdd Reg_32bit_27.Reg_1bit_7.net_2 24 200
| device Reg_32bit_27.Reg_1bit_7.inverter_1.pmos.4 550 200
p Reg_32bit_27.Reg_1bit_7.net_1 vdd Reg_32bit_27.Reg_1bit_7.net_2 24 200
| end Reg_32bit_27.Reg_1bit_7.inverter_1
| begin Reg_32bit_27.Reg_1bit_7.inverter_2 290 260
| device Reg_32bit_27.Reg_1bit_7.inverter_2.nmos.1 550 360
n data[7] gnd Reg_32bit_27.Reg_1bit_7.net_3 24 100
| device Reg_32bit_27.Reg_1bit_7.inverter_2.nmos.2 550 360
n data[7] gnd Reg_32bit_27.Reg_1bit_7.net_3 24 100
| device Reg_32bit_27.Reg_1bit_7.inverter_2.nmos.3 550 360
n data[7] gnd Reg_32bit_27.Reg_1bit_7.net_3 24 100
| device Reg_32bit_27.Reg_1bit_7.inverter_2.nmos.4 550 360
n data[7] gnd Reg_32bit_27.Reg_1bit_7.net_3 24 100
| device Reg_32bit_27.Reg_1bit_7.inverter_2.pmos.1 550 200
p data[7] vdd Reg_32bit_27.Reg_1bit_7.net_3 24 200
| device Reg_32bit_27.Reg_1bit_7.inverter_2.pmos.2 550 200
p data[7] vdd Reg_32bit_27.Reg_1bit_7.net_3 24 200
| device Reg_32bit_27.Reg_1bit_7.inverter_2.pmos.3 550 200
p data[7] vdd Reg_32bit_27.Reg_1bit_7.net_3 24 200
| device Reg_32bit_27.Reg_1bit_7.inverter_2.pmos.4 550 200
p data[7] vdd Reg_32bit_27.Reg_1bit_7.net_3 24 200
| end Reg_32bit_27.Reg_1bit_7.inverter_2
| device Reg_32bit_27.Reg_1bit_7.nmos_1 730 230
n inR1[28] Reg_32bit_27.Reg_1bit_7.net_2 out1[7] 24 100
| device Reg_32bit_27.Reg_1bit_7.nmos_2 730 360
n inR2[28] Reg_32bit_27.Reg_1bit_7.net_2 out2[7] 24 100
| end Reg_32bit_27.Reg_1bit_7
| begin Reg_32bit_27.Reg_1bit_8 510 1150
| begin Reg_32bit_27.Reg_1bit_8.inverter 560 210
| device Reg_32bit_27.Reg_1bit_8.inverter.nmos 550 360
n Reg_32bit_27.Reg_1bit_8.net_2 gnd Reg_32bit_27.Reg_1bit_8.net_1 24 100
| device Reg_32bit_27.Reg_1bit_8.inverter.pmos 550 200
p Reg_32bit_27.Reg_1bit_8.net_2 vdd Reg_32bit_27.Reg_1bit_8.net_1 24 200
| end Reg_32bit_27.Reg_1bit_8.inverter
| device Reg_32bit_27.Reg_1bit_8.nmos.1 390 260
n w[28] Reg_32bit_27.Reg_1bit_8.net_3 Reg_32bit_27.Reg_1bit_8.net_1 24 100
| device Reg_32bit_27.Reg_1bit_8.nmos.2 390 260
n w[28] Reg_32bit_27.Reg_1bit_8.net_3 Reg_32bit_27.Reg_1bit_8.net_1 24 100
| device Reg_32bit_27.Reg_1bit_8.nmos.3 390 260
n w[28] Reg_32bit_27.Reg_1bit_8.net_3 Reg_32bit_27.Reg_1bit_8.net_1 24 100
| device Reg_32bit_27.Reg_1bit_8.nmos.4 390 260
n w[28] Reg_32bit_27.Reg_1bit_8.net_3 Reg_32bit_27.Reg_1bit_8.net_1 24 100
| begin Reg_32bit_27.Reg_1bit_8.inverter_1 550 380
| device Reg_32bit_27.Reg_1bit_8.inverter_1.nmos.1 550 360
n Reg_32bit_27.Reg_1bit_8.net_1 gnd Reg_32bit_27.Reg_1bit_8.net_2 24 100
| device Reg_32bit_27.Reg_1bit_8.inverter_1.nmos.2 550 360
n Reg_32bit_27.Reg_1bit_8.net_1 gnd Reg_32bit_27.Reg_1bit_8.net_2 24 100
| device Reg_32bit_27.Reg_1bit_8.inverter_1.nmos.3 550 360
n Reg_32bit_27.Reg_1bit_8.net_1 gnd Reg_32bit_27.Reg_1bit_8.net_2 24 100
| device Reg_32bit_27.Reg_1bit_8.inverter_1.nmos.4 550 360
n Reg_32bit_27.Reg_1bit_8.net_1 gnd Reg_32bit_27.Reg_1bit_8.net_2 24 100
| device Reg_32bit_27.Reg_1bit_8.inverter_1.pmos.1 550 200
p Reg_32bit_27.Reg_1bit_8.net_1 vdd Reg_32bit_27.Reg_1bit_8.net_2 24 200
| device Reg_32bit_27.Reg_1bit_8.inverter_1.pmos.2 550 200
p Reg_32bit_27.Reg_1bit_8.net_1 vdd Reg_32bit_27.Reg_1bit_8.net_2 24 200
| device Reg_32bit_27.Reg_1bit_8.inverter_1.pmos.3 550 200
p Reg_32bit_27.Reg_1bit_8.net_1 vdd Reg_32bit_27.Reg_1bit_8.net_2 24 200
| device Reg_32bit_27.Reg_1bit_8.inverter_1.pmos.4 550 200
p Reg_32bit_27.Reg_1bit_8.net_1 vdd Reg_32bit_27.Reg_1bit_8.net_2 24 200
| end Reg_32bit_27.Reg_1bit_8.inverter_1
| begin Reg_32bit_27.Reg_1bit_8.inverter_2 290 260
| device Reg_32bit_27.Reg_1bit_8.inverter_2.nmos.1 550 360
n data[8] gnd Reg_32bit_27.Reg_1bit_8.net_3 24 100
| device Reg_32bit_27.Reg_1bit_8.inverter_2.nmos.2 550 360
n data[8] gnd Reg_32bit_27.Reg_1bit_8.net_3 24 100
| device Reg_32bit_27.Reg_1bit_8.inverter_2.nmos.3 550 360
n data[8] gnd Reg_32bit_27.Reg_1bit_8.net_3 24 100
| device Reg_32bit_27.Reg_1bit_8.inverter_2.nmos.4 550 360
n data[8] gnd Reg_32bit_27.Reg_1bit_8.net_3 24 100
| device Reg_32bit_27.Reg_1bit_8.inverter_2.pmos.1 550 200
p data[8] vdd Reg_32bit_27.Reg_1bit_8.net_3 24 200
| device Reg_32bit_27.Reg_1bit_8.inverter_2.pmos.2 550 200
p data[8] vdd Reg_32bit_27.Reg_1bit_8.net_3 24 200
| device Reg_32bit_27.Reg_1bit_8.inverter_2.pmos.3 550 200
p data[8] vdd Reg_32bit_27.Reg_1bit_8.net_3 24 200
| device Reg_32bit_27.Reg_1bit_8.inverter_2.pmos.4 550 200
p data[8] vdd Reg_32bit_27.Reg_1bit_8.net_3 24 200
| end Reg_32bit_27.Reg_1bit_8.inverter_2
| device Reg_32bit_27.Reg_1bit_8.nmos_1 730 230
n inR1[28] Reg_32bit_27.Reg_1bit_8.net_2 out1[8] 24 100
| device Reg_32bit_27.Reg_1bit_8.nmos_2 730 360
n inR2[28] Reg_32bit_27.Reg_1bit_8.net_2 out2[8] 24 100
| end Reg_32bit_27.Reg_1bit_8
| begin Reg_32bit_27.Reg_1bit_9 510 1280
| begin Reg_32bit_27.Reg_1bit_9.inverter 560 210
| device Reg_32bit_27.Reg_1bit_9.inverter.nmos 550 360
n Reg_32bit_27.Reg_1bit_9.net_2 gnd Reg_32bit_27.Reg_1bit_9.net_1 24 100
| device Reg_32bit_27.Reg_1bit_9.inverter.pmos 550 200
p Reg_32bit_27.Reg_1bit_9.net_2 vdd Reg_32bit_27.Reg_1bit_9.net_1 24 200
| end Reg_32bit_27.Reg_1bit_9.inverter
| device Reg_32bit_27.Reg_1bit_9.nmos.1 390 260
n w[28] Reg_32bit_27.Reg_1bit_9.net_3 Reg_32bit_27.Reg_1bit_9.net_1 24 100
| device Reg_32bit_27.Reg_1bit_9.nmos.2 390 260
n w[28] Reg_32bit_27.Reg_1bit_9.net_3 Reg_32bit_27.Reg_1bit_9.net_1 24 100
| device Reg_32bit_27.Reg_1bit_9.nmos.3 390 260
n w[28] Reg_32bit_27.Reg_1bit_9.net_3 Reg_32bit_27.Reg_1bit_9.net_1 24 100
| device Reg_32bit_27.Reg_1bit_9.nmos.4 390 260
n w[28] Reg_32bit_27.Reg_1bit_9.net_3 Reg_32bit_27.Reg_1bit_9.net_1 24 100
| begin Reg_32bit_27.Reg_1bit_9.inverter_1 550 380
| device Reg_32bit_27.Reg_1bit_9.inverter_1.nmos.1 550 360
n Reg_32bit_27.Reg_1bit_9.net_1 gnd Reg_32bit_27.Reg_1bit_9.net_2 24 100
| device Reg_32bit_27.Reg_1bit_9.inverter_1.nmos.2 550 360
n Reg_32bit_27.Reg_1bit_9.net_1 gnd Reg_32bit_27.Reg_1bit_9.net_2 24 100
| device Reg_32bit_27.Reg_1bit_9.inverter_1.nmos.3 550 360
n Reg_32bit_27.Reg_1bit_9.net_1 gnd Reg_32bit_27.Reg_1bit_9.net_2 24 100
| device Reg_32bit_27.Reg_1bit_9.inverter_1.nmos.4 550 360
n Reg_32bit_27.Reg_1bit_9.net_1 gnd Reg_32bit_27.Reg_1bit_9.net_2 24 100
| device Reg_32bit_27.Reg_1bit_9.inverter_1.pmos.1 550 200
p Reg_32bit_27.Reg_1bit_9.net_1 vdd Reg_32bit_27.Reg_1bit_9.net_2 24 200
| device Reg_32bit_27.Reg_1bit_9.inverter_1.pmos.2 550 200
p Reg_32bit_27.Reg_1bit_9.net_1 vdd Reg_32bit_27.Reg_1bit_9.net_2 24 200
| device Reg_32bit_27.Reg_1bit_9.inverter_1.pmos.3 550 200
p Reg_32bit_27.Reg_1bit_9.net_1 vdd Reg_32bit_27.Reg_1bit_9.net_2 24 200
| device Reg_32bit_27.Reg_1bit_9.inverter_1.pmos.4 550 200
p Reg_32bit_27.Reg_1bit_9.net_1 vdd Reg_32bit_27.Reg_1bit_9.net_2 24 200
| end Reg_32bit_27.Reg_1bit_9.inverter_1
| begin Reg_32bit_27.Reg_1bit_9.inverter_2 290 260
| device Reg_32bit_27.Reg_1bit_9.inverter_2.nmos.1 550 360
n data[9] gnd Reg_32bit_27.Reg_1bit_9.net_3 24 100
| device Reg_32bit_27.Reg_1bit_9.inverter_2.nmos.2 550 360
n data[9] gnd Reg_32bit_27.Reg_1bit_9.net_3 24 100
| device Reg_32bit_27.Reg_1bit_9.inverter_2.nmos.3 550 360
n data[9] gnd Reg_32bit_27.Reg_1bit_9.net_3 24 100
| device Reg_32bit_27.Reg_1bit_9.inverter_2.nmos.4 550 360
n data[9] gnd Reg_32bit_27.Reg_1bit_9.net_3 24 100
| device Reg_32bit_27.Reg_1bit_9.inverter_2.pmos.1 550 200
p data[9] vdd Reg_32bit_27.Reg_1bit_9.net_3 24 200
| device Reg_32bit_27.Reg_1bit_9.inverter_2.pmos.2 550 200
p data[9] vdd Reg_32bit_27.Reg_1bit_9.net_3 24 200
| device Reg_32bit_27.Reg_1bit_9.inverter_2.pmos.3 550 200
p data[9] vdd Reg_32bit_27.Reg_1bit_9.net_3 24 200
| device Reg_32bit_27.Reg_1bit_9.inverter_2.pmos.4 550 200
p data[9] vdd Reg_32bit_27.Reg_1bit_9.net_3 24 200
| end Reg_32bit_27.Reg_1bit_9.inverter_2
| device Reg_32bit_27.Reg_1bit_9.nmos_1 730 230
n inR1[28] Reg_32bit_27.Reg_1bit_9.net_2 out1[9] 24 100
| device Reg_32bit_27.Reg_1bit_9.nmos_2 730 360
n inR2[28] Reg_32bit_27.Reg_1bit_9.net_2 out2[9] 24 100
| end Reg_32bit_27.Reg_1bit_9
| begin Reg_32bit_27.Reg_1bit_10 510 1410
| begin Reg_32bit_27.Reg_1bit_10.inverter 560 210
| device Reg_32bit_27.Reg_1bit_10.inverter.nmos 550 360
n Reg_32bit_27.Reg_1bit_10.net_2 gnd Reg_32bit_27.Reg_1bit_10.net_1 24 100
| device Reg_32bit_27.Reg_1bit_10.inverter.pmos 550 200
p Reg_32bit_27.Reg_1bit_10.net_2 vdd Reg_32bit_27.Reg_1bit_10.net_1 24 200
| end Reg_32bit_27.Reg_1bit_10.inverter
| device Reg_32bit_27.Reg_1bit_10.nmos.1 390 260
n w[28] Reg_32bit_27.Reg_1bit_10.net_3 Reg_32bit_27.Reg_1bit_10.net_1 24 100
| device Reg_32bit_27.Reg_1bit_10.nmos.2 390 260
n w[28] Reg_32bit_27.Reg_1bit_10.net_3 Reg_32bit_27.Reg_1bit_10.net_1 24 100
| device Reg_32bit_27.Reg_1bit_10.nmos.3 390 260
n w[28] Reg_32bit_27.Reg_1bit_10.net_3 Reg_32bit_27.Reg_1bit_10.net_1 24 100
| device Reg_32bit_27.Reg_1bit_10.nmos.4 390 260
n w[28] Reg_32bit_27.Reg_1bit_10.net_3 Reg_32bit_27.Reg_1bit_10.net_1 24 100
| begin Reg_32bit_27.Reg_1bit_10.inverter_1 550 380
| device Reg_32bit_27.Reg_1bit_10.inverter_1.nmos.1 550 360
n Reg_32bit_27.Reg_1bit_10.net_1 gnd Reg_32bit_27.Reg_1bit_10.net_2 24 100
| device Reg_32bit_27.Reg_1bit_10.inverter_1.nmos.2 550 360
n Reg_32bit_27.Reg_1bit_10.net_1 gnd Reg_32bit_27.Reg_1bit_10.net_2 24 100
| device Reg_32bit_27.Reg_1bit_10.inverter_1.nmos.3 550 360
n Reg_32bit_27.Reg_1bit_10.net_1 gnd Reg_32bit_27.Reg_1bit_10.net_2 24 100
| device Reg_32bit_27.Reg_1bit_10.inverter_1.nmos.4 550 360
n Reg_32bit_27.Reg_1bit_10.net_1 gnd Reg_32bit_27.Reg_1bit_10.net_2 24 100
| device Reg_32bit_27.Reg_1bit_10.inverter_1.pmos.1 550 200
p Reg_32bit_27.Reg_1bit_10.net_1 vdd Reg_32bit_27.Reg_1bit_10.net_2 24 200
| device Reg_32bit_27.Reg_1bit_10.inverter_1.pmos.2 550 200
p Reg_32bit_27.Reg_1bit_10.net_1 vdd Reg_32bit_27.Reg_1bit_10.net_2 24 200
| device Reg_32bit_27.Reg_1bit_10.inverter_1.pmos.3 550 200
p Reg_32bit_27.Reg_1bit_10.net_1 vdd Reg_32bit_27.Reg_1bit_10.net_2 24 200
| device Reg_32bit_27.Reg_1bit_10.inverter_1.pmos.4 550 200
p Reg_32bit_27.Reg_1bit_10.net_1 vdd Reg_32bit_27.Reg_1bit_10.net_2 24 200
| end Reg_32bit_27.Reg_1bit_10.inverter_1
| begin Reg_32bit_27.Reg_1bit_10.inverter_2 290 260
| device Reg_32bit_27.Reg_1bit_10.inverter_2.nmos.1 550 360
n data[10] gnd Reg_32bit_27.Reg_1bit_10.net_3 24 100
| device Reg_32bit_27.Reg_1bit_10.inverter_2.nmos.2 550 360
n data[10] gnd Reg_32bit_27.Reg_1bit_10.net_3 24 100
| device Reg_32bit_27.Reg_1bit_10.inverter_2.nmos.3 550 360
n data[10] gnd Reg_32bit_27.Reg_1bit_10.net_3 24 100
| device Reg_32bit_27.Reg_1bit_10.inverter_2.nmos.4 550 360
n data[10] gnd Reg_32bit_27.Reg_1bit_10.net_3 24 100
| device Reg_32bit_27.Reg_1bit_10.inverter_2.pmos.1 550 200
p data[10] vdd Reg_32bit_27.Reg_1bit_10.net_3 24 200
| device Reg_32bit_27.Reg_1bit_10.inverter_2.pmos.2 550 200
p data[10] vdd Reg_32bit_27.Reg_1bit_10.net_3 24 200
| device Reg_32bit_27.Reg_1bit_10.inverter_2.pmos.3 550 200
p data[10] vdd Reg_32bit_27.Reg_1bit_10.net_3 24 200
| device Reg_32bit_27.Reg_1bit_10.inverter_2.pmos.4 550 200
p data[10] vdd Reg_32bit_27.Reg_1bit_10.net_3 24 200
| end Reg_32bit_27.Reg_1bit_10.inverter_2
| device Reg_32bit_27.Reg_1bit_10.nmos_1 730 230
n inR1[28] Reg_32bit_27.Reg_1bit_10.net_2 out1[10] 24 100
| device Reg_32bit_27.Reg_1bit_10.nmos_2 730 360
n inR2[28] Reg_32bit_27.Reg_1bit_10.net_2 out2[10] 24 100
| end Reg_32bit_27.Reg_1bit_10
| begin Reg_32bit_27.Reg_1bit_11 510 1540
| begin Reg_32bit_27.Reg_1bit_11.inverter 560 210
| device Reg_32bit_27.Reg_1bit_11.inverter.nmos 550 360
n Reg_32bit_27.Reg_1bit_11.net_2 gnd Reg_32bit_27.Reg_1bit_11.net_1 24 100
| device Reg_32bit_27.Reg_1bit_11.inverter.pmos 550 200
p Reg_32bit_27.Reg_1bit_11.net_2 vdd Reg_32bit_27.Reg_1bit_11.net_1 24 200
| end Reg_32bit_27.Reg_1bit_11.inverter
| device Reg_32bit_27.Reg_1bit_11.nmos.1 390 260
n w[28] Reg_32bit_27.Reg_1bit_11.net_3 Reg_32bit_27.Reg_1bit_11.net_1 24 100
| device Reg_32bit_27.Reg_1bit_11.nmos.2 390 260
n w[28] Reg_32bit_27.Reg_1bit_11.net_3 Reg_32bit_27.Reg_1bit_11.net_1 24 100
| device Reg_32bit_27.Reg_1bit_11.nmos.3 390 260
n w[28] Reg_32bit_27.Reg_1bit_11.net_3 Reg_32bit_27.Reg_1bit_11.net_1 24 100
| device Reg_32bit_27.Reg_1bit_11.nmos.4 390 260
n w[28] Reg_32bit_27.Reg_1bit_11.net_3 Reg_32bit_27.Reg_1bit_11.net_1 24 100
| begin Reg_32bit_27.Reg_1bit_11.inverter_1 550 380
| device Reg_32bit_27.Reg_1bit_11.inverter_1.nmos.1 550 360
n Reg_32bit_27.Reg_1bit_11.net_1 gnd Reg_32bit_27.Reg_1bit_11.net_2 24 100
| device Reg_32bit_27.Reg_1bit_11.inverter_1.nmos.2 550 360
n Reg_32bit_27.Reg_1bit_11.net_1 gnd Reg_32bit_27.Reg_1bit_11.net_2 24 100
| device Reg_32bit_27.Reg_1bit_11.inverter_1.nmos.3 550 360
n Reg_32bit_27.Reg_1bit_11.net_1 gnd Reg_32bit_27.Reg_1bit_11.net_2 24 100
| device Reg_32bit_27.Reg_1bit_11.inverter_1.nmos.4 550 360
n Reg_32bit_27.Reg_1bit_11.net_1 gnd Reg_32bit_27.Reg_1bit_11.net_2 24 100
| device Reg_32bit_27.Reg_1bit_11.inverter_1.pmos.1 550 200
p Reg_32bit_27.Reg_1bit_11.net_1 vdd Reg_32bit_27.Reg_1bit_11.net_2 24 200
| device Reg_32bit_27.Reg_1bit_11.inverter_1.pmos.2 550 200
p Reg_32bit_27.Reg_1bit_11.net_1 vdd Reg_32bit_27.Reg_1bit_11.net_2 24 200
| device Reg_32bit_27.Reg_1bit_11.inverter_1.pmos.3 550 200
p Reg_32bit_27.Reg_1bit_11.net_1 vdd Reg_32bit_27.Reg_1bit_11.net_2 24 200
| device Reg_32bit_27.Reg_1bit_11.inverter_1.pmos.4 550 200
p Reg_32bit_27.Reg_1bit_11.net_1 vdd Reg_32bit_27.Reg_1bit_11.net_2 24 200
| end Reg_32bit_27.Reg_1bit_11.inverter_1
| begin Reg_32bit_27.Reg_1bit_11.inverter_2 290 260
| device Reg_32bit_27.Reg_1bit_11.inverter_2.nmos.1 550 360
n data[11] gnd Reg_32bit_27.Reg_1bit_11.net_3 24 100
| device Reg_32bit_27.Reg_1bit_11.inverter_2.nmos.2 550 360
n data[11] gnd Reg_32bit_27.Reg_1bit_11.net_3 24 100
| device Reg_32bit_27.Reg_1bit_11.inverter_2.nmos.3 550 360
n data[11] gnd Reg_32bit_27.Reg_1bit_11.net_3 24 100
| device Reg_32bit_27.Reg_1bit_11.inverter_2.nmos.4 550 360
n data[11] gnd Reg_32bit_27.Reg_1bit_11.net_3 24 100
| device Reg_32bit_27.Reg_1bit_11.inverter_2.pmos.1 550 200
p data[11] vdd Reg_32bit_27.Reg_1bit_11.net_3 24 200
| device Reg_32bit_27.Reg_1bit_11.inverter_2.pmos.2 550 200
p data[11] vdd Reg_32bit_27.Reg_1bit_11.net_3 24 200
| device Reg_32bit_27.Reg_1bit_11.inverter_2.pmos.3 550 200
p data[11] vdd Reg_32bit_27.Reg_1bit_11.net_3 24 200
| device Reg_32bit_27.Reg_1bit_11.inverter_2.pmos.4 550 200
p data[11] vdd Reg_32bit_27.Reg_1bit_11.net_3 24 200
| end Reg_32bit_27.Reg_1bit_11.inverter_2
| device Reg_32bit_27.Reg_1bit_11.nmos_1 730 230
n inR1[28] Reg_32bit_27.Reg_1bit_11.net_2 out1[11] 24 100
| device Reg_32bit_27.Reg_1bit_11.nmos_2 730 360
n inR2[28] Reg_32bit_27.Reg_1bit_11.net_2 out2[11] 24 100
| end Reg_32bit_27.Reg_1bit_11
| begin Reg_32bit_27.Reg_1bit_12 510 1670
| begin Reg_32bit_27.Reg_1bit_12.inverter 560 210
| device Reg_32bit_27.Reg_1bit_12.inverter.nmos 550 360
n Reg_32bit_27.Reg_1bit_12.net_2 gnd Reg_32bit_27.Reg_1bit_12.net_1 24 100
| device Reg_32bit_27.Reg_1bit_12.inverter.pmos 550 200
p Reg_32bit_27.Reg_1bit_12.net_2 vdd Reg_32bit_27.Reg_1bit_12.net_1 24 200
| end Reg_32bit_27.Reg_1bit_12.inverter
| device Reg_32bit_27.Reg_1bit_12.nmos.1 390 260
n w[28] Reg_32bit_27.Reg_1bit_12.net_3 Reg_32bit_27.Reg_1bit_12.net_1 24 100
| device Reg_32bit_27.Reg_1bit_12.nmos.2 390 260
n w[28] Reg_32bit_27.Reg_1bit_12.net_3 Reg_32bit_27.Reg_1bit_12.net_1 24 100
| device Reg_32bit_27.Reg_1bit_12.nmos.3 390 260
n w[28] Reg_32bit_27.Reg_1bit_12.net_3 Reg_32bit_27.Reg_1bit_12.net_1 24 100
| device Reg_32bit_27.Reg_1bit_12.nmos.4 390 260
n w[28] Reg_32bit_27.Reg_1bit_12.net_3 Reg_32bit_27.Reg_1bit_12.net_1 24 100
| begin Reg_32bit_27.Reg_1bit_12.inverter_1 550 380
| device Reg_32bit_27.Reg_1bit_12.inverter_1.nmos.1 550 360
n Reg_32bit_27.Reg_1bit_12.net_1 gnd Reg_32bit_27.Reg_1bit_12.net_2 24 100
| device Reg_32bit_27.Reg_1bit_12.inverter_1.nmos.2 550 360
n Reg_32bit_27.Reg_1bit_12.net_1 gnd Reg_32bit_27.Reg_1bit_12.net_2 24 100
| device Reg_32bit_27.Reg_1bit_12.inverter_1.nmos.3 550 360
n Reg_32bit_27.Reg_1bit_12.net_1 gnd Reg_32bit_27.Reg_1bit_12.net_2 24 100
| device Reg_32bit_27.Reg_1bit_12.inverter_1.nmos.4 550 360
n Reg_32bit_27.Reg_1bit_12.net_1 gnd Reg_32bit_27.Reg_1bit_12.net_2 24 100
| device Reg_32bit_27.Reg_1bit_12.inverter_1.pmos.1 550 200
p Reg_32bit_27.Reg_1bit_12.net_1 vdd Reg_32bit_27.Reg_1bit_12.net_2 24 200
| device Reg_32bit_27.Reg_1bit_12.inverter_1.pmos.2 550 200
p Reg_32bit_27.Reg_1bit_12.net_1 vdd Reg_32bit_27.Reg_1bit_12.net_2 24 200
| device Reg_32bit_27.Reg_1bit_12.inverter_1.pmos.3 550 200
p Reg_32bit_27.Reg_1bit_12.net_1 vdd Reg_32bit_27.Reg_1bit_12.net_2 24 200
| device Reg_32bit_27.Reg_1bit_12.inverter_1.pmos.4 550 200
p Reg_32bit_27.Reg_1bit_12.net_1 vdd Reg_32bit_27.Reg_1bit_12.net_2 24 200
| end Reg_32bit_27.Reg_1bit_12.inverter_1
| begin Reg_32bit_27.Reg_1bit_12.inverter_2 290 260
| device Reg_32bit_27.Reg_1bit_12.inverter_2.nmos.1 550 360
n data[12] gnd Reg_32bit_27.Reg_1bit_12.net_3 24 100
| device Reg_32bit_27.Reg_1bit_12.inverter_2.nmos.2 550 360
n data[12] gnd Reg_32bit_27.Reg_1bit_12.net_3 24 100
| device Reg_32bit_27.Reg_1bit_12.inverter_2.nmos.3 550 360
n data[12] gnd Reg_32bit_27.Reg_1bit_12.net_3 24 100
| device Reg_32bit_27.Reg_1bit_12.inverter_2.nmos.4 550 360
n data[12] gnd Reg_32bit_27.Reg_1bit_12.net_3 24 100
| device Reg_32bit_27.Reg_1bit_12.inverter_2.pmos.1 550 200
p data[12] vdd Reg_32bit_27.Reg_1bit_12.net_3 24 200
| device Reg_32bit_27.Reg_1bit_12.inverter_2.pmos.2 550 200
p data[12] vdd Reg_32bit_27.Reg_1bit_12.net_3 24 200
| device Reg_32bit_27.Reg_1bit_12.inverter_2.pmos.3 550 200
p data[12] vdd Reg_32bit_27.Reg_1bit_12.net_3 24 200
| device Reg_32bit_27.Reg_1bit_12.inverter_2.pmos.4 550 200
p data[12] vdd Reg_32bit_27.Reg_1bit_12.net_3 24 200
| end Reg_32bit_27.Reg_1bit_12.inverter_2
| device Reg_32bit_27.Reg_1bit_12.nmos_1 730 230
n inR1[28] Reg_32bit_27.Reg_1bit_12.net_2 out1[12] 24 100
| device Reg_32bit_27.Reg_1bit_12.nmos_2 730 360
n inR2[28] Reg_32bit_27.Reg_1bit_12.net_2 out2[12] 24 100
| end Reg_32bit_27.Reg_1bit_12
| begin Reg_32bit_27.Reg_1bit_13 510 1800
| begin Reg_32bit_27.Reg_1bit_13.inverter 560 210
| device Reg_32bit_27.Reg_1bit_13.inverter.nmos 550 360
n Reg_32bit_27.Reg_1bit_13.net_2 gnd Reg_32bit_27.Reg_1bit_13.net_1 24 100
| device Reg_32bit_27.Reg_1bit_13.inverter.pmos 550 200
p Reg_32bit_27.Reg_1bit_13.net_2 vdd Reg_32bit_27.Reg_1bit_13.net_1 24 200
| end Reg_32bit_27.Reg_1bit_13.inverter
| device Reg_32bit_27.Reg_1bit_13.nmos.1 390 260
n w[28] Reg_32bit_27.Reg_1bit_13.net_3 Reg_32bit_27.Reg_1bit_13.net_1 24 100
| device Reg_32bit_27.Reg_1bit_13.nmos.2 390 260
n w[28] Reg_32bit_27.Reg_1bit_13.net_3 Reg_32bit_27.Reg_1bit_13.net_1 24 100
| device Reg_32bit_27.Reg_1bit_13.nmos.3 390 260
n w[28] Reg_32bit_27.Reg_1bit_13.net_3 Reg_32bit_27.Reg_1bit_13.net_1 24 100
| device Reg_32bit_27.Reg_1bit_13.nmos.4 390 260
n w[28] Reg_32bit_27.Reg_1bit_13.net_3 Reg_32bit_27.Reg_1bit_13.net_1 24 100
| begin Reg_32bit_27.Reg_1bit_13.inverter_1 550 380
| device Reg_32bit_27.Reg_1bit_13.inverter_1.nmos.1 550 360
n Reg_32bit_27.Reg_1bit_13.net_1 gnd Reg_32bit_27.Reg_1bit_13.net_2 24 100
| device Reg_32bit_27.Reg_1bit_13.inverter_1.nmos.2 550 360
n Reg_32bit_27.Reg_1bit_13.net_1 gnd Reg_32bit_27.Reg_1bit_13.net_2 24 100
| device Reg_32bit_27.Reg_1bit_13.inverter_1.nmos.3 550 360
n Reg_32bit_27.Reg_1bit_13.net_1 gnd Reg_32bit_27.Reg_1bit_13.net_2 24 100
| device Reg_32bit_27.Reg_1bit_13.inverter_1.nmos.4 550 360
n Reg_32bit_27.Reg_1bit_13.net_1 gnd Reg_32bit_27.Reg_1bit_13.net_2 24 100
| device Reg_32bit_27.Reg_1bit_13.inverter_1.pmos.1 550 200
p Reg_32bit_27.Reg_1bit_13.net_1 vdd Reg_32bit_27.Reg_1bit_13.net_2 24 200
| device Reg_32bit_27.Reg_1bit_13.inverter_1.pmos.2 550 200
p Reg_32bit_27.Reg_1bit_13.net_1 vdd Reg_32bit_27.Reg_1bit_13.net_2 24 200
| device Reg_32bit_27.Reg_1bit_13.inverter_1.pmos.3 550 200
p Reg_32bit_27.Reg_1bit_13.net_1 vdd Reg_32bit_27.Reg_1bit_13.net_2 24 200
| device Reg_32bit_27.Reg_1bit_13.inverter_1.pmos.4 550 200
p Reg_32bit_27.Reg_1bit_13.net_1 vdd Reg_32bit_27.Reg_1bit_13.net_2 24 200
| end Reg_32bit_27.Reg_1bit_13.inverter_1
| begin Reg_32bit_27.Reg_1bit_13.inverter_2 290 260
| device Reg_32bit_27.Reg_1bit_13.inverter_2.nmos.1 550 360
n data[13] gnd Reg_32bit_27.Reg_1bit_13.net_3 24 100
| device Reg_32bit_27.Reg_1bit_13.inverter_2.nmos.2 550 360
n data[13] gnd Reg_32bit_27.Reg_1bit_13.net_3 24 100
| device Reg_32bit_27.Reg_1bit_13.inverter_2.nmos.3 550 360
n data[13] gnd Reg_32bit_27.Reg_1bit_13.net_3 24 100
| device Reg_32bit_27.Reg_1bit_13.inverter_2.nmos.4 550 360
n data[13] gnd Reg_32bit_27.Reg_1bit_13.net_3 24 100
| device Reg_32bit_27.Reg_1bit_13.inverter_2.pmos.1 550 200
p data[13] vdd Reg_32bit_27.Reg_1bit_13.net_3 24 200
| device Reg_32bit_27.Reg_1bit_13.inverter_2.pmos.2 550 200
p data[13] vdd Reg_32bit_27.Reg_1bit_13.net_3 24 200
| device Reg_32bit_27.Reg_1bit_13.inverter_2.pmos.3 550 200
p data[13] vdd Reg_32bit_27.Reg_1bit_13.net_3 24 200
| device Reg_32bit_27.Reg_1bit_13.inverter_2.pmos.4 550 200
p data[13] vdd Reg_32bit_27.Reg_1bit_13.net_3 24 200
| end Reg_32bit_27.Reg_1bit_13.inverter_2
| device Reg_32bit_27.Reg_1bit_13.nmos_1 730 230
n inR1[28] Reg_32bit_27.Reg_1bit_13.net_2 out1[13] 24 100
| device Reg_32bit_27.Reg_1bit_13.nmos_2 730 360
n inR2[28] Reg_32bit_27.Reg_1bit_13.net_2 out2[13] 24 100
| end Reg_32bit_27.Reg_1bit_13
| begin Reg_32bit_27.Reg_1bit_14 510 1930
| begin Reg_32bit_27.Reg_1bit_14.inverter 560 210
| device Reg_32bit_27.Reg_1bit_14.inverter.nmos 550 360
n Reg_32bit_27.Reg_1bit_14.net_2 gnd Reg_32bit_27.Reg_1bit_14.net_1 24 100
| device Reg_32bit_27.Reg_1bit_14.inverter.pmos 550 200
p Reg_32bit_27.Reg_1bit_14.net_2 vdd Reg_32bit_27.Reg_1bit_14.net_1 24 200
| end Reg_32bit_27.Reg_1bit_14.inverter
| device Reg_32bit_27.Reg_1bit_14.nmos.1 390 260
n w[28] Reg_32bit_27.Reg_1bit_14.net_3 Reg_32bit_27.Reg_1bit_14.net_1 24 100
| device Reg_32bit_27.Reg_1bit_14.nmos.2 390 260
n w[28] Reg_32bit_27.Reg_1bit_14.net_3 Reg_32bit_27.Reg_1bit_14.net_1 24 100
| device Reg_32bit_27.Reg_1bit_14.nmos.3 390 260
n w[28] Reg_32bit_27.Reg_1bit_14.net_3 Reg_32bit_27.Reg_1bit_14.net_1 24 100
| device Reg_32bit_27.Reg_1bit_14.nmos.4 390 260
n w[28] Reg_32bit_27.Reg_1bit_14.net_3 Reg_32bit_27.Reg_1bit_14.net_1 24 100
| begin Reg_32bit_27.Reg_1bit_14.inverter_1 550 380
| device Reg_32bit_27.Reg_1bit_14.inverter_1.nmos.1 550 360
n Reg_32bit_27.Reg_1bit_14.net_1 gnd Reg_32bit_27.Reg_1bit_14.net_2 24 100
| device Reg_32bit_27.Reg_1bit_14.inverter_1.nmos.2 550 360
n Reg_32bit_27.Reg_1bit_14.net_1 gnd Reg_32bit_27.Reg_1bit_14.net_2 24 100
| device Reg_32bit_27.Reg_1bit_14.inverter_1.nmos.3 550 360
n Reg_32bit_27.Reg_1bit_14.net_1 gnd Reg_32bit_27.Reg_1bit_14.net_2 24 100
| device Reg_32bit_27.Reg_1bit_14.inverter_1.nmos.4 550 360
n Reg_32bit_27.Reg_1bit_14.net_1 gnd Reg_32bit_27.Reg_1bit_14.net_2 24 100
| device Reg_32bit_27.Reg_1bit_14.inverter_1.pmos.1 550 200
p Reg_32bit_27.Reg_1bit_14.net_1 vdd Reg_32bit_27.Reg_1bit_14.net_2 24 200
| device Reg_32bit_27.Reg_1bit_14.inverter_1.pmos.2 550 200
p Reg_32bit_27.Reg_1bit_14.net_1 vdd Reg_32bit_27.Reg_1bit_14.net_2 24 200
| device Reg_32bit_27.Reg_1bit_14.inverter_1.pmos.3 550 200
p Reg_32bit_27.Reg_1bit_14.net_1 vdd Reg_32bit_27.Reg_1bit_14.net_2 24 200
| device Reg_32bit_27.Reg_1bit_14.inverter_1.pmos.4 550 200
p Reg_32bit_27.Reg_1bit_14.net_1 vdd Reg_32bit_27.Reg_1bit_14.net_2 24 200
| end Reg_32bit_27.Reg_1bit_14.inverter_1
| begin Reg_32bit_27.Reg_1bit_14.inverter_2 290 260
| device Reg_32bit_27.Reg_1bit_14.inverter_2.nmos.1 550 360
n data[14] gnd Reg_32bit_27.Reg_1bit_14.net_3 24 100
| device Reg_32bit_27.Reg_1bit_14.inverter_2.nmos.2 550 360
n data[14] gnd Reg_32bit_27.Reg_1bit_14.net_3 24 100
| device Reg_32bit_27.Reg_1bit_14.inverter_2.nmos.3 550 360
n data[14] gnd Reg_32bit_27.Reg_1bit_14.net_3 24 100
| device Reg_32bit_27.Reg_1bit_14.inverter_2.nmos.4 550 360
n data[14] gnd Reg_32bit_27.Reg_1bit_14.net_3 24 100
| device Reg_32bit_27.Reg_1bit_14.inverter_2.pmos.1 550 200
p data[14] vdd Reg_32bit_27.Reg_1bit_14.net_3 24 200
| device Reg_32bit_27.Reg_1bit_14.inverter_2.pmos.2 550 200
p data[14] vdd Reg_32bit_27.Reg_1bit_14.net_3 24 200
| device Reg_32bit_27.Reg_1bit_14.inverter_2.pmos.3 550 200
p data[14] vdd Reg_32bit_27.Reg_1bit_14.net_3 24 200
| device Reg_32bit_27.Reg_1bit_14.inverter_2.pmos.4 550 200
p data[14] vdd Reg_32bit_27.Reg_1bit_14.net_3 24 200
| end Reg_32bit_27.Reg_1bit_14.inverter_2
| device Reg_32bit_27.Reg_1bit_14.nmos_1 730 230
n inR1[28] Reg_32bit_27.Reg_1bit_14.net_2 out1[14] 24 100
| device Reg_32bit_27.Reg_1bit_14.nmos_2 730 360
n inR2[28] Reg_32bit_27.Reg_1bit_14.net_2 out2[14] 24 100
| end Reg_32bit_27.Reg_1bit_14
| begin Reg_32bit_27.Reg_1bit_15 510 2060
| begin Reg_32bit_27.Reg_1bit_15.inverter 560 210
| device Reg_32bit_27.Reg_1bit_15.inverter.nmos 550 360
n Reg_32bit_27.Reg_1bit_15.net_2 gnd Reg_32bit_27.Reg_1bit_15.net_1 24 100
| device Reg_32bit_27.Reg_1bit_15.inverter.pmos 550 200
p Reg_32bit_27.Reg_1bit_15.net_2 vdd Reg_32bit_27.Reg_1bit_15.net_1 24 200
| end Reg_32bit_27.Reg_1bit_15.inverter
| device Reg_32bit_27.Reg_1bit_15.nmos.1 390 260
n w[28] Reg_32bit_27.Reg_1bit_15.net_3 Reg_32bit_27.Reg_1bit_15.net_1 24 100
| device Reg_32bit_27.Reg_1bit_15.nmos.2 390 260
n w[28] Reg_32bit_27.Reg_1bit_15.net_3 Reg_32bit_27.Reg_1bit_15.net_1 24 100
| device Reg_32bit_27.Reg_1bit_15.nmos.3 390 260
n w[28] Reg_32bit_27.Reg_1bit_15.net_3 Reg_32bit_27.Reg_1bit_15.net_1 24 100
| device Reg_32bit_27.Reg_1bit_15.nmos.4 390 260
n w[28] Reg_32bit_27.Reg_1bit_15.net_3 Reg_32bit_27.Reg_1bit_15.net_1 24 100
| begin Reg_32bit_27.Reg_1bit_15.inverter_1 550 380
| device Reg_32bit_27.Reg_1bit_15.inverter_1.nmos.1 550 360
n Reg_32bit_27.Reg_1bit_15.net_1 gnd Reg_32bit_27.Reg_1bit_15.net_2 24 100
| device Reg_32bit_27.Reg_1bit_15.inverter_1.nmos.2 550 360
n Reg_32bit_27.Reg_1bit_15.net_1 gnd Reg_32bit_27.Reg_1bit_15.net_2 24 100
| device Reg_32bit_27.Reg_1bit_15.inverter_1.nmos.3 550 360
n Reg_32bit_27.Reg_1bit_15.net_1 gnd Reg_32bit_27.Reg_1bit_15.net_2 24 100
| device Reg_32bit_27.Reg_1bit_15.inverter_1.nmos.4 550 360
n Reg_32bit_27.Reg_1bit_15.net_1 gnd Reg_32bit_27.Reg_1bit_15.net_2 24 100
| device Reg_32bit_27.Reg_1bit_15.inverter_1.pmos.1 550 200
p Reg_32bit_27.Reg_1bit_15.net_1 vdd Reg_32bit_27.Reg_1bit_15.net_2 24 200
| device Reg_32bit_27.Reg_1bit_15.inverter_1.pmos.2 550 200
p Reg_32bit_27.Reg_1bit_15.net_1 vdd Reg_32bit_27.Reg_1bit_15.net_2 24 200
| device Reg_32bit_27.Reg_1bit_15.inverter_1.pmos.3 550 200
p Reg_32bit_27.Reg_1bit_15.net_1 vdd Reg_32bit_27.Reg_1bit_15.net_2 24 200
| device Reg_32bit_27.Reg_1bit_15.inverter_1.pmos.4 550 200
p Reg_32bit_27.Reg_1bit_15.net_1 vdd Reg_32bit_27.Reg_1bit_15.net_2 24 200
| end Reg_32bit_27.Reg_1bit_15.inverter_1
| begin Reg_32bit_27.Reg_1bit_15.inverter_2 290 260
| device Reg_32bit_27.Reg_1bit_15.inverter_2.nmos.1 550 360
n data[15] gnd Reg_32bit_27.Reg_1bit_15.net_3 24 100
| device Reg_32bit_27.Reg_1bit_15.inverter_2.nmos.2 550 360
n data[15] gnd Reg_32bit_27.Reg_1bit_15.net_3 24 100
| device Reg_32bit_27.Reg_1bit_15.inverter_2.nmos.3 550 360
n data[15] gnd Reg_32bit_27.Reg_1bit_15.net_3 24 100
| device Reg_32bit_27.Reg_1bit_15.inverter_2.nmos.4 550 360
n data[15] gnd Reg_32bit_27.Reg_1bit_15.net_3 24 100
| device Reg_32bit_27.Reg_1bit_15.inverter_2.pmos.1 550 200
p data[15] vdd Reg_32bit_27.Reg_1bit_15.net_3 24 200
| device Reg_32bit_27.Reg_1bit_15.inverter_2.pmos.2 550 200
p data[15] vdd Reg_32bit_27.Reg_1bit_15.net_3 24 200
| device Reg_32bit_27.Reg_1bit_15.inverter_2.pmos.3 550 200
p data[15] vdd Reg_32bit_27.Reg_1bit_15.net_3 24 200
| device Reg_32bit_27.Reg_1bit_15.inverter_2.pmos.4 550 200
p data[15] vdd Reg_32bit_27.Reg_1bit_15.net_3 24 200
| end Reg_32bit_27.Reg_1bit_15.inverter_2
| device Reg_32bit_27.Reg_1bit_15.nmos_1 730 230
n inR1[28] Reg_32bit_27.Reg_1bit_15.net_2 out1[15] 24 100
| device Reg_32bit_27.Reg_1bit_15.nmos_2 730 360
n inR2[28] Reg_32bit_27.Reg_1bit_15.net_2 out2[15] 24 100
| end Reg_32bit_27.Reg_1bit_15
| begin Reg_32bit_27.Reg_1bit_16 510 2200
| begin Reg_32bit_27.Reg_1bit_16.inverter 560 210
| device Reg_32bit_27.Reg_1bit_16.inverter.nmos 550 360
n Reg_32bit_27.Reg_1bit_16.net_2 gnd Reg_32bit_27.Reg_1bit_16.net_1 24 100
| device Reg_32bit_27.Reg_1bit_16.inverter.pmos 550 200
p Reg_32bit_27.Reg_1bit_16.net_2 vdd Reg_32bit_27.Reg_1bit_16.net_1 24 200
| end Reg_32bit_27.Reg_1bit_16.inverter
| device Reg_32bit_27.Reg_1bit_16.nmos.1 390 260
n w[28] Reg_32bit_27.Reg_1bit_16.net_3 Reg_32bit_27.Reg_1bit_16.net_1 24 100
| device Reg_32bit_27.Reg_1bit_16.nmos.2 390 260
n w[28] Reg_32bit_27.Reg_1bit_16.net_3 Reg_32bit_27.Reg_1bit_16.net_1 24 100
| device Reg_32bit_27.Reg_1bit_16.nmos.3 390 260
n w[28] Reg_32bit_27.Reg_1bit_16.net_3 Reg_32bit_27.Reg_1bit_16.net_1 24 100
| device Reg_32bit_27.Reg_1bit_16.nmos.4 390 260
n w[28] Reg_32bit_27.Reg_1bit_16.net_3 Reg_32bit_27.Reg_1bit_16.net_1 24 100
| begin Reg_32bit_27.Reg_1bit_16.inverter_1 550 380
| device Reg_32bit_27.Reg_1bit_16.inverter_1.nmos.1 550 360
n Reg_32bit_27.Reg_1bit_16.net_1 gnd Reg_32bit_27.Reg_1bit_16.net_2 24 100
| device Reg_32bit_27.Reg_1bit_16.inverter_1.nmos.2 550 360
n Reg_32bit_27.Reg_1bit_16.net_1 gnd Reg_32bit_27.Reg_1bit_16.net_2 24 100
| device Reg_32bit_27.Reg_1bit_16.inverter_1.nmos.3 550 360
n Reg_32bit_27.Reg_1bit_16.net_1 gnd Reg_32bit_27.Reg_1bit_16.net_2 24 100
| device Reg_32bit_27.Reg_1bit_16.inverter_1.nmos.4 550 360
n Reg_32bit_27.Reg_1bit_16.net_1 gnd Reg_32bit_27.Reg_1bit_16.net_2 24 100
| device Reg_32bit_27.Reg_1bit_16.inverter_1.pmos.1 550 200
p Reg_32bit_27.Reg_1bit_16.net_1 vdd Reg_32bit_27.Reg_1bit_16.net_2 24 200
| device Reg_32bit_27.Reg_1bit_16.inverter_1.pmos.2 550 200
p Reg_32bit_27.Reg_1bit_16.net_1 vdd Reg_32bit_27.Reg_1bit_16.net_2 24 200
| device Reg_32bit_27.Reg_1bit_16.inverter_1.pmos.3 550 200
p Reg_32bit_27.Reg_1bit_16.net_1 vdd Reg_32bit_27.Reg_1bit_16.net_2 24 200
| device Reg_32bit_27.Reg_1bit_16.inverter_1.pmos.4 550 200
p Reg_32bit_27.Reg_1bit_16.net_1 vdd Reg_32bit_27.Reg_1bit_16.net_2 24 200
| end Reg_32bit_27.Reg_1bit_16.inverter_1
| begin Reg_32bit_27.Reg_1bit_16.inverter_2 290 260
| device Reg_32bit_27.Reg_1bit_16.inverter_2.nmos.1 550 360
n data[16] gnd Reg_32bit_27.Reg_1bit_16.net_3 24 100
| device Reg_32bit_27.Reg_1bit_16.inverter_2.nmos.2 550 360
n data[16] gnd Reg_32bit_27.Reg_1bit_16.net_3 24 100
| device Reg_32bit_27.Reg_1bit_16.inverter_2.nmos.3 550 360
n data[16] gnd Reg_32bit_27.Reg_1bit_16.net_3 24 100
| device Reg_32bit_27.Reg_1bit_16.inverter_2.nmos.4 550 360
n data[16] gnd Reg_32bit_27.Reg_1bit_16.net_3 24 100
| device Reg_32bit_27.Reg_1bit_16.inverter_2.pmos.1 550 200
p data[16] vdd Reg_32bit_27.Reg_1bit_16.net_3 24 200
| device Reg_32bit_27.Reg_1bit_16.inverter_2.pmos.2 550 200
p data[16] vdd Reg_32bit_27.Reg_1bit_16.net_3 24 200
| device Reg_32bit_27.Reg_1bit_16.inverter_2.pmos.3 550 200
p data[16] vdd Reg_32bit_27.Reg_1bit_16.net_3 24 200
| device Reg_32bit_27.Reg_1bit_16.inverter_2.pmos.4 550 200
p data[16] vdd Reg_32bit_27.Reg_1bit_16.net_3 24 200
| end Reg_32bit_27.Reg_1bit_16.inverter_2
| device Reg_32bit_27.Reg_1bit_16.nmos_1 730 230
n inR1[28] Reg_32bit_27.Reg_1bit_16.net_2 out1[16] 24 100
| device Reg_32bit_27.Reg_1bit_16.nmos_2 730 360
n inR2[28] Reg_32bit_27.Reg_1bit_16.net_2 out2[16] 24 100
| end Reg_32bit_27.Reg_1bit_16
| begin Reg_32bit_27.Reg_1bit_17 510 2330
| begin Reg_32bit_27.Reg_1bit_17.inverter 560 210
| device Reg_32bit_27.Reg_1bit_17.inverter.nmos 550 360
n Reg_32bit_27.Reg_1bit_17.net_2 gnd Reg_32bit_27.Reg_1bit_17.net_1 24 100
| device Reg_32bit_27.Reg_1bit_17.inverter.pmos 550 200
p Reg_32bit_27.Reg_1bit_17.net_2 vdd Reg_32bit_27.Reg_1bit_17.net_1 24 200
| end Reg_32bit_27.Reg_1bit_17.inverter
| device Reg_32bit_27.Reg_1bit_17.nmos.1 390 260
n w[28] Reg_32bit_27.Reg_1bit_17.net_3 Reg_32bit_27.Reg_1bit_17.net_1 24 100
| device Reg_32bit_27.Reg_1bit_17.nmos.2 390 260
n w[28] Reg_32bit_27.Reg_1bit_17.net_3 Reg_32bit_27.Reg_1bit_17.net_1 24 100
| device Reg_32bit_27.Reg_1bit_17.nmos.3 390 260
n w[28] Reg_32bit_27.Reg_1bit_17.net_3 Reg_32bit_27.Reg_1bit_17.net_1 24 100
| device Reg_32bit_27.Reg_1bit_17.nmos.4 390 260
n w[28] Reg_32bit_27.Reg_1bit_17.net_3 Reg_32bit_27.Reg_1bit_17.net_1 24 100
| begin Reg_32bit_27.Reg_1bit_17.inverter_1 550 380
| device Reg_32bit_27.Reg_1bit_17.inverter_1.nmos.1 550 360
n Reg_32bit_27.Reg_1bit_17.net_1 gnd Reg_32bit_27.Reg_1bit_17.net_2 24 100
| device Reg_32bit_27.Reg_1bit_17.inverter_1.nmos.2 550 360
n Reg_32bit_27.Reg_1bit_17.net_1 gnd Reg_32bit_27.Reg_1bit_17.net_2 24 100
| device Reg_32bit_27.Reg_1bit_17.inverter_1.nmos.3 550 360
n Reg_32bit_27.Reg_1bit_17.net_1 gnd Reg_32bit_27.Reg_1bit_17.net_2 24 100
| device Reg_32bit_27.Reg_1bit_17.inverter_1.nmos.4 550 360
n Reg_32bit_27.Reg_1bit_17.net_1 gnd Reg_32bit_27.Reg_1bit_17.net_2 24 100
| device Reg_32bit_27.Reg_1bit_17.inverter_1.pmos.1 550 200
p Reg_32bit_27.Reg_1bit_17.net_1 vdd Reg_32bit_27.Reg_1bit_17.net_2 24 200
| device Reg_32bit_27.Reg_1bit_17.inverter_1.pmos.2 550 200
p Reg_32bit_27.Reg_1bit_17.net_1 vdd Reg_32bit_27.Reg_1bit_17.net_2 24 200
| device Reg_32bit_27.Reg_1bit_17.inverter_1.pmos.3 550 200
p Reg_32bit_27.Reg_1bit_17.net_1 vdd Reg_32bit_27.Reg_1bit_17.net_2 24 200
| device Reg_32bit_27.Reg_1bit_17.inverter_1.pmos.4 550 200
p Reg_32bit_27.Reg_1bit_17.net_1 vdd Reg_32bit_27.Reg_1bit_17.net_2 24 200
| end Reg_32bit_27.Reg_1bit_17.inverter_1
| begin Reg_32bit_27.Reg_1bit_17.inverter_2 290 260
| device Reg_32bit_27.Reg_1bit_17.inverter_2.nmos.1 550 360
n data[17] gnd Reg_32bit_27.Reg_1bit_17.net_3 24 100
| device Reg_32bit_27.Reg_1bit_17.inverter_2.nmos.2 550 360
n data[17] gnd Reg_32bit_27.Reg_1bit_17.net_3 24 100
| device Reg_32bit_27.Reg_1bit_17.inverter_2.nmos.3 550 360
n data[17] gnd Reg_32bit_27.Reg_1bit_17.net_3 24 100
| device Reg_32bit_27.Reg_1bit_17.inverter_2.nmos.4 550 360
n data[17] gnd Reg_32bit_27.Reg_1bit_17.net_3 24 100
| device Reg_32bit_27.Reg_1bit_17.inverter_2.pmos.1 550 200
p data[17] vdd Reg_32bit_27.Reg_1bit_17.net_3 24 200
| device Reg_32bit_27.Reg_1bit_17.inverter_2.pmos.2 550 200
p data[17] vdd Reg_32bit_27.Reg_1bit_17.net_3 24 200
| device Reg_32bit_27.Reg_1bit_17.inverter_2.pmos.3 550 200
p data[17] vdd Reg_32bit_27.Reg_1bit_17.net_3 24 200
| device Reg_32bit_27.Reg_1bit_17.inverter_2.pmos.4 550 200
p data[17] vdd Reg_32bit_27.Reg_1bit_17.net_3 24 200
| end Reg_32bit_27.Reg_1bit_17.inverter_2
| device Reg_32bit_27.Reg_1bit_17.nmos_1 730 230
n inR1[28] Reg_32bit_27.Reg_1bit_17.net_2 out1[17] 24 100
| device Reg_32bit_27.Reg_1bit_17.nmos_2 730 360
n inR2[28] Reg_32bit_27.Reg_1bit_17.net_2 out2[17] 24 100
| end Reg_32bit_27.Reg_1bit_17
| begin Reg_32bit_27.Reg_1bit_18 510 2460
| begin Reg_32bit_27.Reg_1bit_18.inverter 560 210
| device Reg_32bit_27.Reg_1bit_18.inverter.nmos 550 360
n Reg_32bit_27.Reg_1bit_18.net_2 gnd Reg_32bit_27.Reg_1bit_18.net_1 24 100
| device Reg_32bit_27.Reg_1bit_18.inverter.pmos 550 200
p Reg_32bit_27.Reg_1bit_18.net_2 vdd Reg_32bit_27.Reg_1bit_18.net_1 24 200
| end Reg_32bit_27.Reg_1bit_18.inverter
| device Reg_32bit_27.Reg_1bit_18.nmos.1 390 260
n w[28] Reg_32bit_27.Reg_1bit_18.net_3 Reg_32bit_27.Reg_1bit_18.net_1 24 100
| device Reg_32bit_27.Reg_1bit_18.nmos.2 390 260
n w[28] Reg_32bit_27.Reg_1bit_18.net_3 Reg_32bit_27.Reg_1bit_18.net_1 24 100
| device Reg_32bit_27.Reg_1bit_18.nmos.3 390 260
n w[28] Reg_32bit_27.Reg_1bit_18.net_3 Reg_32bit_27.Reg_1bit_18.net_1 24 100
| device Reg_32bit_27.Reg_1bit_18.nmos.4 390 260
n w[28] Reg_32bit_27.Reg_1bit_18.net_3 Reg_32bit_27.Reg_1bit_18.net_1 24 100
| begin Reg_32bit_27.Reg_1bit_18.inverter_1 550 380
| device Reg_32bit_27.Reg_1bit_18.inverter_1.nmos.1 550 360
n Reg_32bit_27.Reg_1bit_18.net_1 gnd Reg_32bit_27.Reg_1bit_18.net_2 24 100
| device Reg_32bit_27.Reg_1bit_18.inverter_1.nmos.2 550 360
n Reg_32bit_27.Reg_1bit_18.net_1 gnd Reg_32bit_27.Reg_1bit_18.net_2 24 100
| device Reg_32bit_27.Reg_1bit_18.inverter_1.nmos.3 550 360
n Reg_32bit_27.Reg_1bit_18.net_1 gnd Reg_32bit_27.Reg_1bit_18.net_2 24 100
| device Reg_32bit_27.Reg_1bit_18.inverter_1.nmos.4 550 360
n Reg_32bit_27.Reg_1bit_18.net_1 gnd Reg_32bit_27.Reg_1bit_18.net_2 24 100
| device Reg_32bit_27.Reg_1bit_18.inverter_1.pmos.1 550 200
p Reg_32bit_27.Reg_1bit_18.net_1 vdd Reg_32bit_27.Reg_1bit_18.net_2 24 200
| device Reg_32bit_27.Reg_1bit_18.inverter_1.pmos.2 550 200
p Reg_32bit_27.Reg_1bit_18.net_1 vdd Reg_32bit_27.Reg_1bit_18.net_2 24 200
| device Reg_32bit_27.Reg_1bit_18.inverter_1.pmos.3 550 200
p Reg_32bit_27.Reg_1bit_18.net_1 vdd Reg_32bit_27.Reg_1bit_18.net_2 24 200
| device Reg_32bit_27.Reg_1bit_18.inverter_1.pmos.4 550 200
p Reg_32bit_27.Reg_1bit_18.net_1 vdd Reg_32bit_27.Reg_1bit_18.net_2 24 200
| end Reg_32bit_27.Reg_1bit_18.inverter_1
| begin Reg_32bit_27.Reg_1bit_18.inverter_2 290 260
| device Reg_32bit_27.Reg_1bit_18.inverter_2.nmos.1 550 360
n data[18] gnd Reg_32bit_27.Reg_1bit_18.net_3 24 100
| device Reg_32bit_27.Reg_1bit_18.inverter_2.nmos.2 550 360
n data[18] gnd Reg_32bit_27.Reg_1bit_18.net_3 24 100
| device Reg_32bit_27.Reg_1bit_18.inverter_2.nmos.3 550 360
n data[18] gnd Reg_32bit_27.Reg_1bit_18.net_3 24 100
| device Reg_32bit_27.Reg_1bit_18.inverter_2.nmos.4 550 360
n data[18] gnd Reg_32bit_27.Reg_1bit_18.net_3 24 100
| device Reg_32bit_27.Reg_1bit_18.inverter_2.pmos.1 550 200
p data[18] vdd Reg_32bit_27.Reg_1bit_18.net_3 24 200
| device Reg_32bit_27.Reg_1bit_18.inverter_2.pmos.2 550 200
p data[18] vdd Reg_32bit_27.Reg_1bit_18.net_3 24 200
| device Reg_32bit_27.Reg_1bit_18.inverter_2.pmos.3 550 200
p data[18] vdd Reg_32bit_27.Reg_1bit_18.net_3 24 200
| device Reg_32bit_27.Reg_1bit_18.inverter_2.pmos.4 550 200
p data[18] vdd Reg_32bit_27.Reg_1bit_18.net_3 24 200
| end Reg_32bit_27.Reg_1bit_18.inverter_2
| device Reg_32bit_27.Reg_1bit_18.nmos_1 730 230
n inR1[28] Reg_32bit_27.Reg_1bit_18.net_2 out1[18] 24 100
| device Reg_32bit_27.Reg_1bit_18.nmos_2 730 360
n inR2[28] Reg_32bit_27.Reg_1bit_18.net_2 out2[18] 24 100
| end Reg_32bit_27.Reg_1bit_18
| begin Reg_32bit_27.Reg_1bit_19 510 2590
| begin Reg_32bit_27.Reg_1bit_19.inverter 560 210
| device Reg_32bit_27.Reg_1bit_19.inverter.nmos 550 360
n Reg_32bit_27.Reg_1bit_19.net_2 gnd Reg_32bit_27.Reg_1bit_19.net_1 24 100
| device Reg_32bit_27.Reg_1bit_19.inverter.pmos 550 200
p Reg_32bit_27.Reg_1bit_19.net_2 vdd Reg_32bit_27.Reg_1bit_19.net_1 24 200
| end Reg_32bit_27.Reg_1bit_19.inverter
| device Reg_32bit_27.Reg_1bit_19.nmos.1 390 260
n w[28] Reg_32bit_27.Reg_1bit_19.net_3 Reg_32bit_27.Reg_1bit_19.net_1 24 100
| device Reg_32bit_27.Reg_1bit_19.nmos.2 390 260
n w[28] Reg_32bit_27.Reg_1bit_19.net_3 Reg_32bit_27.Reg_1bit_19.net_1 24 100
| device Reg_32bit_27.Reg_1bit_19.nmos.3 390 260
n w[28] Reg_32bit_27.Reg_1bit_19.net_3 Reg_32bit_27.Reg_1bit_19.net_1 24 100
| device Reg_32bit_27.Reg_1bit_19.nmos.4 390 260
n w[28] Reg_32bit_27.Reg_1bit_19.net_3 Reg_32bit_27.Reg_1bit_19.net_1 24 100
| begin Reg_32bit_27.Reg_1bit_19.inverter_1 550 380
| device Reg_32bit_27.Reg_1bit_19.inverter_1.nmos.1 550 360
n Reg_32bit_27.Reg_1bit_19.net_1 gnd Reg_32bit_27.Reg_1bit_19.net_2 24 100
| device Reg_32bit_27.Reg_1bit_19.inverter_1.nmos.2 550 360
n Reg_32bit_27.Reg_1bit_19.net_1 gnd Reg_32bit_27.Reg_1bit_19.net_2 24 100
| device Reg_32bit_27.Reg_1bit_19.inverter_1.nmos.3 550 360
n Reg_32bit_27.Reg_1bit_19.net_1 gnd Reg_32bit_27.Reg_1bit_19.net_2 24 100
| device Reg_32bit_27.Reg_1bit_19.inverter_1.nmos.4 550 360
n Reg_32bit_27.Reg_1bit_19.net_1 gnd Reg_32bit_27.Reg_1bit_19.net_2 24 100
| device Reg_32bit_27.Reg_1bit_19.inverter_1.pmos.1 550 200
p Reg_32bit_27.Reg_1bit_19.net_1 vdd Reg_32bit_27.Reg_1bit_19.net_2 24 200
| device Reg_32bit_27.Reg_1bit_19.inverter_1.pmos.2 550 200
p Reg_32bit_27.Reg_1bit_19.net_1 vdd Reg_32bit_27.Reg_1bit_19.net_2 24 200
| device Reg_32bit_27.Reg_1bit_19.inverter_1.pmos.3 550 200
p Reg_32bit_27.Reg_1bit_19.net_1 vdd Reg_32bit_27.Reg_1bit_19.net_2 24 200
| device Reg_32bit_27.Reg_1bit_19.inverter_1.pmos.4 550 200
p Reg_32bit_27.Reg_1bit_19.net_1 vdd Reg_32bit_27.Reg_1bit_19.net_2 24 200
| end Reg_32bit_27.Reg_1bit_19.inverter_1
| begin Reg_32bit_27.Reg_1bit_19.inverter_2 290 260
| device Reg_32bit_27.Reg_1bit_19.inverter_2.nmos.1 550 360
n data[19] gnd Reg_32bit_27.Reg_1bit_19.net_3 24 100
| device Reg_32bit_27.Reg_1bit_19.inverter_2.nmos.2 550 360
n data[19] gnd Reg_32bit_27.Reg_1bit_19.net_3 24 100
| device Reg_32bit_27.Reg_1bit_19.inverter_2.nmos.3 550 360
n data[19] gnd Reg_32bit_27.Reg_1bit_19.net_3 24 100
| device Reg_32bit_27.Reg_1bit_19.inverter_2.nmos.4 550 360
n data[19] gnd Reg_32bit_27.Reg_1bit_19.net_3 24 100
| device Reg_32bit_27.Reg_1bit_19.inverter_2.pmos.1 550 200
p data[19] vdd Reg_32bit_27.Reg_1bit_19.net_3 24 200
| device Reg_32bit_27.Reg_1bit_19.inverter_2.pmos.2 550 200
p data[19] vdd Reg_32bit_27.Reg_1bit_19.net_3 24 200
| device Reg_32bit_27.Reg_1bit_19.inverter_2.pmos.3 550 200
p data[19] vdd Reg_32bit_27.Reg_1bit_19.net_3 24 200
| device Reg_32bit_27.Reg_1bit_19.inverter_2.pmos.4 550 200
p data[19] vdd Reg_32bit_27.Reg_1bit_19.net_3 24 200
| end Reg_32bit_27.Reg_1bit_19.inverter_2
| device Reg_32bit_27.Reg_1bit_19.nmos_1 730 230
n inR1[28] Reg_32bit_27.Reg_1bit_19.net_2 out1[19] 24 100
| device Reg_32bit_27.Reg_1bit_19.nmos_2 730 360
n inR2[28] Reg_32bit_27.Reg_1bit_19.net_2 out2[19] 24 100
| end Reg_32bit_27.Reg_1bit_19
| begin Reg_32bit_27.Reg_1bit_20 510 2720
| begin Reg_32bit_27.Reg_1bit_20.inverter 560 210
| device Reg_32bit_27.Reg_1bit_20.inverter.nmos 550 360
n Reg_32bit_27.Reg_1bit_20.net_2 gnd Reg_32bit_27.Reg_1bit_20.net_1 24 100
| device Reg_32bit_27.Reg_1bit_20.inverter.pmos 550 200
p Reg_32bit_27.Reg_1bit_20.net_2 vdd Reg_32bit_27.Reg_1bit_20.net_1 24 200
| end Reg_32bit_27.Reg_1bit_20.inverter
| device Reg_32bit_27.Reg_1bit_20.nmos.1 390 260
n w[28] Reg_32bit_27.Reg_1bit_20.net_3 Reg_32bit_27.Reg_1bit_20.net_1 24 100
| device Reg_32bit_27.Reg_1bit_20.nmos.2 390 260
n w[28] Reg_32bit_27.Reg_1bit_20.net_3 Reg_32bit_27.Reg_1bit_20.net_1 24 100
| device Reg_32bit_27.Reg_1bit_20.nmos.3 390 260
n w[28] Reg_32bit_27.Reg_1bit_20.net_3 Reg_32bit_27.Reg_1bit_20.net_1 24 100
| device Reg_32bit_27.Reg_1bit_20.nmos.4 390 260
n w[28] Reg_32bit_27.Reg_1bit_20.net_3 Reg_32bit_27.Reg_1bit_20.net_1 24 100
| begin Reg_32bit_27.Reg_1bit_20.inverter_1 550 380
| device Reg_32bit_27.Reg_1bit_20.inverter_1.nmos.1 550 360
n Reg_32bit_27.Reg_1bit_20.net_1 gnd Reg_32bit_27.Reg_1bit_20.net_2 24 100
| device Reg_32bit_27.Reg_1bit_20.inverter_1.nmos.2 550 360
n Reg_32bit_27.Reg_1bit_20.net_1 gnd Reg_32bit_27.Reg_1bit_20.net_2 24 100
| device Reg_32bit_27.Reg_1bit_20.inverter_1.nmos.3 550 360
n Reg_32bit_27.Reg_1bit_20.net_1 gnd Reg_32bit_27.Reg_1bit_20.net_2 24 100
| device Reg_32bit_27.Reg_1bit_20.inverter_1.nmos.4 550 360
n Reg_32bit_27.Reg_1bit_20.net_1 gnd Reg_32bit_27.Reg_1bit_20.net_2 24 100
| device Reg_32bit_27.Reg_1bit_20.inverter_1.pmos.1 550 200
p Reg_32bit_27.Reg_1bit_20.net_1 vdd Reg_32bit_27.Reg_1bit_20.net_2 24 200
| device Reg_32bit_27.Reg_1bit_20.inverter_1.pmos.2 550 200
p Reg_32bit_27.Reg_1bit_20.net_1 vdd Reg_32bit_27.Reg_1bit_20.net_2 24 200
| device Reg_32bit_27.Reg_1bit_20.inverter_1.pmos.3 550 200
p Reg_32bit_27.Reg_1bit_20.net_1 vdd Reg_32bit_27.Reg_1bit_20.net_2 24 200
| device Reg_32bit_27.Reg_1bit_20.inverter_1.pmos.4 550 200
p Reg_32bit_27.Reg_1bit_20.net_1 vdd Reg_32bit_27.Reg_1bit_20.net_2 24 200
| end Reg_32bit_27.Reg_1bit_20.inverter_1
| begin Reg_32bit_27.Reg_1bit_20.inverter_2 290 260
| device Reg_32bit_27.Reg_1bit_20.inverter_2.nmos.1 550 360
n data[20] gnd Reg_32bit_27.Reg_1bit_20.net_3 24 100
| device Reg_32bit_27.Reg_1bit_20.inverter_2.nmos.2 550 360
n data[20] gnd Reg_32bit_27.Reg_1bit_20.net_3 24 100
| device Reg_32bit_27.Reg_1bit_20.inverter_2.nmos.3 550 360
n data[20] gnd Reg_32bit_27.Reg_1bit_20.net_3 24 100
| device Reg_32bit_27.Reg_1bit_20.inverter_2.nmos.4 550 360
n data[20] gnd Reg_32bit_27.Reg_1bit_20.net_3 24 100
| device Reg_32bit_27.Reg_1bit_20.inverter_2.pmos.1 550 200
p data[20] vdd Reg_32bit_27.Reg_1bit_20.net_3 24 200
| device Reg_32bit_27.Reg_1bit_20.inverter_2.pmos.2 550 200
p data[20] vdd Reg_32bit_27.Reg_1bit_20.net_3 24 200
| device Reg_32bit_27.Reg_1bit_20.inverter_2.pmos.3 550 200
p data[20] vdd Reg_32bit_27.Reg_1bit_20.net_3 24 200
| device Reg_32bit_27.Reg_1bit_20.inverter_2.pmos.4 550 200
p data[20] vdd Reg_32bit_27.Reg_1bit_20.net_3 24 200
| end Reg_32bit_27.Reg_1bit_20.inverter_2
| device Reg_32bit_27.Reg_1bit_20.nmos_1 730 230
n inR1[28] Reg_32bit_27.Reg_1bit_20.net_2 out1[20] 24 100
| device Reg_32bit_27.Reg_1bit_20.nmos_2 730 360
n inR2[28] Reg_32bit_27.Reg_1bit_20.net_2 out2[20] 24 100
| end Reg_32bit_27.Reg_1bit_20
| begin Reg_32bit_27.Reg_1bit_21 510 2850
| begin Reg_32bit_27.Reg_1bit_21.inverter 560 210
| device Reg_32bit_27.Reg_1bit_21.inverter.nmos 550 360
n Reg_32bit_27.Reg_1bit_21.net_2 gnd Reg_32bit_27.Reg_1bit_21.net_1 24 100
| device Reg_32bit_27.Reg_1bit_21.inverter.pmos 550 200
p Reg_32bit_27.Reg_1bit_21.net_2 vdd Reg_32bit_27.Reg_1bit_21.net_1 24 200
| end Reg_32bit_27.Reg_1bit_21.inverter
| device Reg_32bit_27.Reg_1bit_21.nmos.1 390 260
n w[28] Reg_32bit_27.Reg_1bit_21.net_3 Reg_32bit_27.Reg_1bit_21.net_1 24 100
| device Reg_32bit_27.Reg_1bit_21.nmos.2 390 260
n w[28] Reg_32bit_27.Reg_1bit_21.net_3 Reg_32bit_27.Reg_1bit_21.net_1 24 100
| device Reg_32bit_27.Reg_1bit_21.nmos.3 390 260
n w[28] Reg_32bit_27.Reg_1bit_21.net_3 Reg_32bit_27.Reg_1bit_21.net_1 24 100
| device Reg_32bit_27.Reg_1bit_21.nmos.4 390 260
n w[28] Reg_32bit_27.Reg_1bit_21.net_3 Reg_32bit_27.Reg_1bit_21.net_1 24 100
| begin Reg_32bit_27.Reg_1bit_21.inverter_1 550 380
| device Reg_32bit_27.Reg_1bit_21.inverter_1.nmos.1 550 360
n Reg_32bit_27.Reg_1bit_21.net_1 gnd Reg_32bit_27.Reg_1bit_21.net_2 24 100
| device Reg_32bit_27.Reg_1bit_21.inverter_1.nmos.2 550 360
n Reg_32bit_27.Reg_1bit_21.net_1 gnd Reg_32bit_27.Reg_1bit_21.net_2 24 100
| device Reg_32bit_27.Reg_1bit_21.inverter_1.nmos.3 550 360
n Reg_32bit_27.Reg_1bit_21.net_1 gnd Reg_32bit_27.Reg_1bit_21.net_2 24 100
| device Reg_32bit_27.Reg_1bit_21.inverter_1.nmos.4 550 360
n Reg_32bit_27.Reg_1bit_21.net_1 gnd Reg_32bit_27.Reg_1bit_21.net_2 24 100
| device Reg_32bit_27.Reg_1bit_21.inverter_1.pmos.1 550 200
p Reg_32bit_27.Reg_1bit_21.net_1 vdd Reg_32bit_27.Reg_1bit_21.net_2 24 200
| device Reg_32bit_27.Reg_1bit_21.inverter_1.pmos.2 550 200
p Reg_32bit_27.Reg_1bit_21.net_1 vdd Reg_32bit_27.Reg_1bit_21.net_2 24 200
| device Reg_32bit_27.Reg_1bit_21.inverter_1.pmos.3 550 200
p Reg_32bit_27.Reg_1bit_21.net_1 vdd Reg_32bit_27.Reg_1bit_21.net_2 24 200
| device Reg_32bit_27.Reg_1bit_21.inverter_1.pmos.4 550 200
p Reg_32bit_27.Reg_1bit_21.net_1 vdd Reg_32bit_27.Reg_1bit_21.net_2 24 200
| end Reg_32bit_27.Reg_1bit_21.inverter_1
| begin Reg_32bit_27.Reg_1bit_21.inverter_2 290 260
| device Reg_32bit_27.Reg_1bit_21.inverter_2.nmos.1 550 360
n data[21] gnd Reg_32bit_27.Reg_1bit_21.net_3 24 100
| device Reg_32bit_27.Reg_1bit_21.inverter_2.nmos.2 550 360
n data[21] gnd Reg_32bit_27.Reg_1bit_21.net_3 24 100
| device Reg_32bit_27.Reg_1bit_21.inverter_2.nmos.3 550 360
n data[21] gnd Reg_32bit_27.Reg_1bit_21.net_3 24 100
| device Reg_32bit_27.Reg_1bit_21.inverter_2.nmos.4 550 360
n data[21] gnd Reg_32bit_27.Reg_1bit_21.net_3 24 100
| device Reg_32bit_27.Reg_1bit_21.inverter_2.pmos.1 550 200
p data[21] vdd Reg_32bit_27.Reg_1bit_21.net_3 24 200
| device Reg_32bit_27.Reg_1bit_21.inverter_2.pmos.2 550 200
p data[21] vdd Reg_32bit_27.Reg_1bit_21.net_3 24 200
| device Reg_32bit_27.Reg_1bit_21.inverter_2.pmos.3 550 200
p data[21] vdd Reg_32bit_27.Reg_1bit_21.net_3 24 200
| device Reg_32bit_27.Reg_1bit_21.inverter_2.pmos.4 550 200
p data[21] vdd Reg_32bit_27.Reg_1bit_21.net_3 24 200
| end Reg_32bit_27.Reg_1bit_21.inverter_2
| device Reg_32bit_27.Reg_1bit_21.nmos_1 730 230
n inR1[28] Reg_32bit_27.Reg_1bit_21.net_2 out1[21] 24 100
| device Reg_32bit_27.Reg_1bit_21.nmos_2 730 360
n inR2[28] Reg_32bit_27.Reg_1bit_21.net_2 out2[21] 24 100
| end Reg_32bit_27.Reg_1bit_21
| begin Reg_32bit_27.Reg_1bit_22 510 2980
| begin Reg_32bit_27.Reg_1bit_22.inverter 560 210
| device Reg_32bit_27.Reg_1bit_22.inverter.nmos 550 360
n Reg_32bit_27.Reg_1bit_22.net_2 gnd Reg_32bit_27.Reg_1bit_22.net_1 24 100
| device Reg_32bit_27.Reg_1bit_22.inverter.pmos 550 200
p Reg_32bit_27.Reg_1bit_22.net_2 vdd Reg_32bit_27.Reg_1bit_22.net_1 24 200
| end Reg_32bit_27.Reg_1bit_22.inverter
| device Reg_32bit_27.Reg_1bit_22.nmos.1 390 260
n w[28] Reg_32bit_27.Reg_1bit_22.net_3 Reg_32bit_27.Reg_1bit_22.net_1 24 100
| device Reg_32bit_27.Reg_1bit_22.nmos.2 390 260
n w[28] Reg_32bit_27.Reg_1bit_22.net_3 Reg_32bit_27.Reg_1bit_22.net_1 24 100
| device Reg_32bit_27.Reg_1bit_22.nmos.3 390 260
n w[28] Reg_32bit_27.Reg_1bit_22.net_3 Reg_32bit_27.Reg_1bit_22.net_1 24 100
| device Reg_32bit_27.Reg_1bit_22.nmos.4 390 260
n w[28] Reg_32bit_27.Reg_1bit_22.net_3 Reg_32bit_27.Reg_1bit_22.net_1 24 100
| begin Reg_32bit_27.Reg_1bit_22.inverter_1 550 380
| device Reg_32bit_27.Reg_1bit_22.inverter_1.nmos.1 550 360
n Reg_32bit_27.Reg_1bit_22.net_1 gnd Reg_32bit_27.Reg_1bit_22.net_2 24 100
| device Reg_32bit_27.Reg_1bit_22.inverter_1.nmos.2 550 360
n Reg_32bit_27.Reg_1bit_22.net_1 gnd Reg_32bit_27.Reg_1bit_22.net_2 24 100
| device Reg_32bit_27.Reg_1bit_22.inverter_1.nmos.3 550 360
n Reg_32bit_27.Reg_1bit_22.net_1 gnd Reg_32bit_27.Reg_1bit_22.net_2 24 100
| device Reg_32bit_27.Reg_1bit_22.inverter_1.nmos.4 550 360
n Reg_32bit_27.Reg_1bit_22.net_1 gnd Reg_32bit_27.Reg_1bit_22.net_2 24 100
| device Reg_32bit_27.Reg_1bit_22.inverter_1.pmos.1 550 200
p Reg_32bit_27.Reg_1bit_22.net_1 vdd Reg_32bit_27.Reg_1bit_22.net_2 24 200
| device Reg_32bit_27.Reg_1bit_22.inverter_1.pmos.2 550 200
p Reg_32bit_27.Reg_1bit_22.net_1 vdd Reg_32bit_27.Reg_1bit_22.net_2 24 200
| device Reg_32bit_27.Reg_1bit_22.inverter_1.pmos.3 550 200
p Reg_32bit_27.Reg_1bit_22.net_1 vdd Reg_32bit_27.Reg_1bit_22.net_2 24 200
| device Reg_32bit_27.Reg_1bit_22.inverter_1.pmos.4 550 200
p Reg_32bit_27.Reg_1bit_22.net_1 vdd Reg_32bit_27.Reg_1bit_22.net_2 24 200
| end Reg_32bit_27.Reg_1bit_22.inverter_1
| begin Reg_32bit_27.Reg_1bit_22.inverter_2 290 260
| device Reg_32bit_27.Reg_1bit_22.inverter_2.nmos.1 550 360
n data[22] gnd Reg_32bit_27.Reg_1bit_22.net_3 24 100
| device Reg_32bit_27.Reg_1bit_22.inverter_2.nmos.2 550 360
n data[22] gnd Reg_32bit_27.Reg_1bit_22.net_3 24 100
| device Reg_32bit_27.Reg_1bit_22.inverter_2.nmos.3 550 360
n data[22] gnd Reg_32bit_27.Reg_1bit_22.net_3 24 100
| device Reg_32bit_27.Reg_1bit_22.inverter_2.nmos.4 550 360
n data[22] gnd Reg_32bit_27.Reg_1bit_22.net_3 24 100
| device Reg_32bit_27.Reg_1bit_22.inverter_2.pmos.1 550 200
p data[22] vdd Reg_32bit_27.Reg_1bit_22.net_3 24 200
| device Reg_32bit_27.Reg_1bit_22.inverter_2.pmos.2 550 200
p data[22] vdd Reg_32bit_27.Reg_1bit_22.net_3 24 200
| device Reg_32bit_27.Reg_1bit_22.inverter_2.pmos.3 550 200
p data[22] vdd Reg_32bit_27.Reg_1bit_22.net_3 24 200
| device Reg_32bit_27.Reg_1bit_22.inverter_2.pmos.4 550 200
p data[22] vdd Reg_32bit_27.Reg_1bit_22.net_3 24 200
| end Reg_32bit_27.Reg_1bit_22.inverter_2
| device Reg_32bit_27.Reg_1bit_22.nmos_1 730 230
n inR1[28] Reg_32bit_27.Reg_1bit_22.net_2 out1[22] 24 100
| device Reg_32bit_27.Reg_1bit_22.nmos_2 730 360
n inR2[28] Reg_32bit_27.Reg_1bit_22.net_2 out2[22] 24 100
| end Reg_32bit_27.Reg_1bit_22
| begin Reg_32bit_27.Reg_1bit_23 510 3110
| begin Reg_32bit_27.Reg_1bit_23.inverter 560 210
| device Reg_32bit_27.Reg_1bit_23.inverter.nmos 550 360
n Reg_32bit_27.Reg_1bit_23.net_2 gnd Reg_32bit_27.Reg_1bit_23.net_1 24 100
| device Reg_32bit_27.Reg_1bit_23.inverter.pmos 550 200
p Reg_32bit_27.Reg_1bit_23.net_2 vdd Reg_32bit_27.Reg_1bit_23.net_1 24 200
| end Reg_32bit_27.Reg_1bit_23.inverter
| device Reg_32bit_27.Reg_1bit_23.nmos.1 390 260
n w[28] Reg_32bit_27.Reg_1bit_23.net_3 Reg_32bit_27.Reg_1bit_23.net_1 24 100
| device Reg_32bit_27.Reg_1bit_23.nmos.2 390 260
n w[28] Reg_32bit_27.Reg_1bit_23.net_3 Reg_32bit_27.Reg_1bit_23.net_1 24 100
| device Reg_32bit_27.Reg_1bit_23.nmos.3 390 260
n w[28] Reg_32bit_27.Reg_1bit_23.net_3 Reg_32bit_27.Reg_1bit_23.net_1 24 100
| device Reg_32bit_27.Reg_1bit_23.nmos.4 390 260
n w[28] Reg_32bit_27.Reg_1bit_23.net_3 Reg_32bit_27.Reg_1bit_23.net_1 24 100
| begin Reg_32bit_27.Reg_1bit_23.inverter_1 550 380
| device Reg_32bit_27.Reg_1bit_23.inverter_1.nmos.1 550 360
n Reg_32bit_27.Reg_1bit_23.net_1 gnd Reg_32bit_27.Reg_1bit_23.net_2 24 100
| device Reg_32bit_27.Reg_1bit_23.inverter_1.nmos.2 550 360
n Reg_32bit_27.Reg_1bit_23.net_1 gnd Reg_32bit_27.Reg_1bit_23.net_2 24 100
| device Reg_32bit_27.Reg_1bit_23.inverter_1.nmos.3 550 360
n Reg_32bit_27.Reg_1bit_23.net_1 gnd Reg_32bit_27.Reg_1bit_23.net_2 24 100
| device Reg_32bit_27.Reg_1bit_23.inverter_1.nmos.4 550 360
n Reg_32bit_27.Reg_1bit_23.net_1 gnd Reg_32bit_27.Reg_1bit_23.net_2 24 100
| device Reg_32bit_27.Reg_1bit_23.inverter_1.pmos.1 550 200
p Reg_32bit_27.Reg_1bit_23.net_1 vdd Reg_32bit_27.Reg_1bit_23.net_2 24 200
| device Reg_32bit_27.Reg_1bit_23.inverter_1.pmos.2 550 200
p Reg_32bit_27.Reg_1bit_23.net_1 vdd Reg_32bit_27.Reg_1bit_23.net_2 24 200
| device Reg_32bit_27.Reg_1bit_23.inverter_1.pmos.3 550 200
p Reg_32bit_27.Reg_1bit_23.net_1 vdd Reg_32bit_27.Reg_1bit_23.net_2 24 200
| device Reg_32bit_27.Reg_1bit_23.inverter_1.pmos.4 550 200
p Reg_32bit_27.Reg_1bit_23.net_1 vdd Reg_32bit_27.Reg_1bit_23.net_2 24 200
| end Reg_32bit_27.Reg_1bit_23.inverter_1
| begin Reg_32bit_27.Reg_1bit_23.inverter_2 290 260
| device Reg_32bit_27.Reg_1bit_23.inverter_2.nmos.1 550 360
n data[23] gnd Reg_32bit_27.Reg_1bit_23.net_3 24 100
| device Reg_32bit_27.Reg_1bit_23.inverter_2.nmos.2 550 360
n data[23] gnd Reg_32bit_27.Reg_1bit_23.net_3 24 100
| device Reg_32bit_27.Reg_1bit_23.inverter_2.nmos.3 550 360
n data[23] gnd Reg_32bit_27.Reg_1bit_23.net_3 24 100
| device Reg_32bit_27.Reg_1bit_23.inverter_2.nmos.4 550 360
n data[23] gnd Reg_32bit_27.Reg_1bit_23.net_3 24 100
| device Reg_32bit_27.Reg_1bit_23.inverter_2.pmos.1 550 200
p data[23] vdd Reg_32bit_27.Reg_1bit_23.net_3 24 200
| device Reg_32bit_27.Reg_1bit_23.inverter_2.pmos.2 550 200
p data[23] vdd Reg_32bit_27.Reg_1bit_23.net_3 24 200
| device Reg_32bit_27.Reg_1bit_23.inverter_2.pmos.3 550 200
p data[23] vdd Reg_32bit_27.Reg_1bit_23.net_3 24 200
| device Reg_32bit_27.Reg_1bit_23.inverter_2.pmos.4 550 200
p data[23] vdd Reg_32bit_27.Reg_1bit_23.net_3 24 200
| end Reg_32bit_27.Reg_1bit_23.inverter_2
| device Reg_32bit_27.Reg_1bit_23.nmos_1 730 230
n inR1[28] Reg_32bit_27.Reg_1bit_23.net_2 out1[23] 24 100
| device Reg_32bit_27.Reg_1bit_23.nmos_2 730 360
n inR2[28] Reg_32bit_27.Reg_1bit_23.net_2 out2[23] 24 100
| end Reg_32bit_27.Reg_1bit_23
| begin Reg_32bit_27.Reg_1bit_24 510 3250
| begin Reg_32bit_27.Reg_1bit_24.inverter 560 210
| device Reg_32bit_27.Reg_1bit_24.inverter.nmos 550 360
n Reg_32bit_27.Reg_1bit_24.net_2 gnd Reg_32bit_27.Reg_1bit_24.net_1 24 100
| device Reg_32bit_27.Reg_1bit_24.inverter.pmos 550 200
p Reg_32bit_27.Reg_1bit_24.net_2 vdd Reg_32bit_27.Reg_1bit_24.net_1 24 200
| end Reg_32bit_27.Reg_1bit_24.inverter
| device Reg_32bit_27.Reg_1bit_24.nmos.1 390 260
n w[28] Reg_32bit_27.Reg_1bit_24.net_3 Reg_32bit_27.Reg_1bit_24.net_1 24 100
| device Reg_32bit_27.Reg_1bit_24.nmos.2 390 260
n w[28] Reg_32bit_27.Reg_1bit_24.net_3 Reg_32bit_27.Reg_1bit_24.net_1 24 100
| device Reg_32bit_27.Reg_1bit_24.nmos.3 390 260
n w[28] Reg_32bit_27.Reg_1bit_24.net_3 Reg_32bit_27.Reg_1bit_24.net_1 24 100
| device Reg_32bit_27.Reg_1bit_24.nmos.4 390 260
n w[28] Reg_32bit_27.Reg_1bit_24.net_3 Reg_32bit_27.Reg_1bit_24.net_1 24 100
| begin Reg_32bit_27.Reg_1bit_24.inverter_1 550 380
| device Reg_32bit_27.Reg_1bit_24.inverter_1.nmos.1 550 360
n Reg_32bit_27.Reg_1bit_24.net_1 gnd Reg_32bit_27.Reg_1bit_24.net_2 24 100
| device Reg_32bit_27.Reg_1bit_24.inverter_1.nmos.2 550 360
n Reg_32bit_27.Reg_1bit_24.net_1 gnd Reg_32bit_27.Reg_1bit_24.net_2 24 100
| device Reg_32bit_27.Reg_1bit_24.inverter_1.nmos.3 550 360
n Reg_32bit_27.Reg_1bit_24.net_1 gnd Reg_32bit_27.Reg_1bit_24.net_2 24 100
| device Reg_32bit_27.Reg_1bit_24.inverter_1.nmos.4 550 360
n Reg_32bit_27.Reg_1bit_24.net_1 gnd Reg_32bit_27.Reg_1bit_24.net_2 24 100
| device Reg_32bit_27.Reg_1bit_24.inverter_1.pmos.1 550 200
p Reg_32bit_27.Reg_1bit_24.net_1 vdd Reg_32bit_27.Reg_1bit_24.net_2 24 200
| device Reg_32bit_27.Reg_1bit_24.inverter_1.pmos.2 550 200
p Reg_32bit_27.Reg_1bit_24.net_1 vdd Reg_32bit_27.Reg_1bit_24.net_2 24 200
| device Reg_32bit_27.Reg_1bit_24.inverter_1.pmos.3 550 200
p Reg_32bit_27.Reg_1bit_24.net_1 vdd Reg_32bit_27.Reg_1bit_24.net_2 24 200
| device Reg_32bit_27.Reg_1bit_24.inverter_1.pmos.4 550 200
p Reg_32bit_27.Reg_1bit_24.net_1 vdd Reg_32bit_27.Reg_1bit_24.net_2 24 200
| end Reg_32bit_27.Reg_1bit_24.inverter_1
| begin Reg_32bit_27.Reg_1bit_24.inverter_2 290 260
| device Reg_32bit_27.Reg_1bit_24.inverter_2.nmos.1 550 360
n data[24] gnd Reg_32bit_27.Reg_1bit_24.net_3 24 100
| device Reg_32bit_27.Reg_1bit_24.inverter_2.nmos.2 550 360
n data[24] gnd Reg_32bit_27.Reg_1bit_24.net_3 24 100
| device Reg_32bit_27.Reg_1bit_24.inverter_2.nmos.3 550 360
n data[24] gnd Reg_32bit_27.Reg_1bit_24.net_3 24 100
| device Reg_32bit_27.Reg_1bit_24.inverter_2.nmos.4 550 360
n data[24] gnd Reg_32bit_27.Reg_1bit_24.net_3 24 100
| device Reg_32bit_27.Reg_1bit_24.inverter_2.pmos.1 550 200
p data[24] vdd Reg_32bit_27.Reg_1bit_24.net_3 24 200
| device Reg_32bit_27.Reg_1bit_24.inverter_2.pmos.2 550 200
p data[24] vdd Reg_32bit_27.Reg_1bit_24.net_3 24 200
| device Reg_32bit_27.Reg_1bit_24.inverter_2.pmos.3 550 200
p data[24] vdd Reg_32bit_27.Reg_1bit_24.net_3 24 200
| device Reg_32bit_27.Reg_1bit_24.inverter_2.pmos.4 550 200
p data[24] vdd Reg_32bit_27.Reg_1bit_24.net_3 24 200
| end Reg_32bit_27.Reg_1bit_24.inverter_2
| device Reg_32bit_27.Reg_1bit_24.nmos_1 730 230
n inR1[28] Reg_32bit_27.Reg_1bit_24.net_2 out1[24] 24 100
| device Reg_32bit_27.Reg_1bit_24.nmos_2 730 360
n inR2[28] Reg_32bit_27.Reg_1bit_24.net_2 out2[24] 24 100
| end Reg_32bit_27.Reg_1bit_24
| begin Reg_32bit_27.Reg_1bit_25 510 3380
| begin Reg_32bit_27.Reg_1bit_25.inverter 560 210
| device Reg_32bit_27.Reg_1bit_25.inverter.nmos 550 360
n Reg_32bit_27.Reg_1bit_25.net_2 gnd Reg_32bit_27.Reg_1bit_25.net_1 24 100
| device Reg_32bit_27.Reg_1bit_25.inverter.pmos 550 200
p Reg_32bit_27.Reg_1bit_25.net_2 vdd Reg_32bit_27.Reg_1bit_25.net_1 24 200
| end Reg_32bit_27.Reg_1bit_25.inverter
| device Reg_32bit_27.Reg_1bit_25.nmos.1 390 260
n w[28] Reg_32bit_27.Reg_1bit_25.net_3 Reg_32bit_27.Reg_1bit_25.net_1 24 100
| device Reg_32bit_27.Reg_1bit_25.nmos.2 390 260
n w[28] Reg_32bit_27.Reg_1bit_25.net_3 Reg_32bit_27.Reg_1bit_25.net_1 24 100
| device Reg_32bit_27.Reg_1bit_25.nmos.3 390 260
n w[28] Reg_32bit_27.Reg_1bit_25.net_3 Reg_32bit_27.Reg_1bit_25.net_1 24 100
| device Reg_32bit_27.Reg_1bit_25.nmos.4 390 260
n w[28] Reg_32bit_27.Reg_1bit_25.net_3 Reg_32bit_27.Reg_1bit_25.net_1 24 100
| begin Reg_32bit_27.Reg_1bit_25.inverter_1 550 380
| device Reg_32bit_27.Reg_1bit_25.inverter_1.nmos.1 550 360
n Reg_32bit_27.Reg_1bit_25.net_1 gnd Reg_32bit_27.Reg_1bit_25.net_2 24 100
| device Reg_32bit_27.Reg_1bit_25.inverter_1.nmos.2 550 360
n Reg_32bit_27.Reg_1bit_25.net_1 gnd Reg_32bit_27.Reg_1bit_25.net_2 24 100
| device Reg_32bit_27.Reg_1bit_25.inverter_1.nmos.3 550 360
n Reg_32bit_27.Reg_1bit_25.net_1 gnd Reg_32bit_27.Reg_1bit_25.net_2 24 100
| device Reg_32bit_27.Reg_1bit_25.inverter_1.nmos.4 550 360
n Reg_32bit_27.Reg_1bit_25.net_1 gnd Reg_32bit_27.Reg_1bit_25.net_2 24 100
| device Reg_32bit_27.Reg_1bit_25.inverter_1.pmos.1 550 200
p Reg_32bit_27.Reg_1bit_25.net_1 vdd Reg_32bit_27.Reg_1bit_25.net_2 24 200
| device Reg_32bit_27.Reg_1bit_25.inverter_1.pmos.2 550 200
p Reg_32bit_27.Reg_1bit_25.net_1 vdd Reg_32bit_27.Reg_1bit_25.net_2 24 200
| device Reg_32bit_27.Reg_1bit_25.inverter_1.pmos.3 550 200
p Reg_32bit_27.Reg_1bit_25.net_1 vdd Reg_32bit_27.Reg_1bit_25.net_2 24 200
| device Reg_32bit_27.Reg_1bit_25.inverter_1.pmos.4 550 200
p Reg_32bit_27.Reg_1bit_25.net_1 vdd Reg_32bit_27.Reg_1bit_25.net_2 24 200
| end Reg_32bit_27.Reg_1bit_25.inverter_1
| begin Reg_32bit_27.Reg_1bit_25.inverter_2 290 260
| device Reg_32bit_27.Reg_1bit_25.inverter_2.nmos.1 550 360
n data[25] gnd Reg_32bit_27.Reg_1bit_25.net_3 24 100
| device Reg_32bit_27.Reg_1bit_25.inverter_2.nmos.2 550 360
n data[25] gnd Reg_32bit_27.Reg_1bit_25.net_3 24 100
| device Reg_32bit_27.Reg_1bit_25.inverter_2.nmos.3 550 360
n data[25] gnd Reg_32bit_27.Reg_1bit_25.net_3 24 100
| device Reg_32bit_27.Reg_1bit_25.inverter_2.nmos.4 550 360
n data[25] gnd Reg_32bit_27.Reg_1bit_25.net_3 24 100
| device Reg_32bit_27.Reg_1bit_25.inverter_2.pmos.1 550 200
p data[25] vdd Reg_32bit_27.Reg_1bit_25.net_3 24 200
| device Reg_32bit_27.Reg_1bit_25.inverter_2.pmos.2 550 200
p data[25] vdd Reg_32bit_27.Reg_1bit_25.net_3 24 200
| device Reg_32bit_27.Reg_1bit_25.inverter_2.pmos.3 550 200
p data[25] vdd Reg_32bit_27.Reg_1bit_25.net_3 24 200
| device Reg_32bit_27.Reg_1bit_25.inverter_2.pmos.4 550 200
p data[25] vdd Reg_32bit_27.Reg_1bit_25.net_3 24 200
| end Reg_32bit_27.Reg_1bit_25.inverter_2
| device Reg_32bit_27.Reg_1bit_25.nmos_1 730 230
n inR1[28] Reg_32bit_27.Reg_1bit_25.net_2 out1[25] 24 100
| device Reg_32bit_27.Reg_1bit_25.nmos_2 730 360
n inR2[28] Reg_32bit_27.Reg_1bit_25.net_2 out2[25] 24 100
| end Reg_32bit_27.Reg_1bit_25
| begin Reg_32bit_27.Reg_1bit_26 510 3510
| begin Reg_32bit_27.Reg_1bit_26.inverter 560 210
| device Reg_32bit_27.Reg_1bit_26.inverter.nmos 550 360
n Reg_32bit_27.Reg_1bit_26.net_2 gnd Reg_32bit_27.Reg_1bit_26.net_1 24 100
| device Reg_32bit_27.Reg_1bit_26.inverter.pmos 550 200
p Reg_32bit_27.Reg_1bit_26.net_2 vdd Reg_32bit_27.Reg_1bit_26.net_1 24 200
| end Reg_32bit_27.Reg_1bit_26.inverter
| device Reg_32bit_27.Reg_1bit_26.nmos.1 390 260
n w[28] Reg_32bit_27.Reg_1bit_26.net_3 Reg_32bit_27.Reg_1bit_26.net_1 24 100
| device Reg_32bit_27.Reg_1bit_26.nmos.2 390 260
n w[28] Reg_32bit_27.Reg_1bit_26.net_3 Reg_32bit_27.Reg_1bit_26.net_1 24 100
| device Reg_32bit_27.Reg_1bit_26.nmos.3 390 260
n w[28] Reg_32bit_27.Reg_1bit_26.net_3 Reg_32bit_27.Reg_1bit_26.net_1 24 100
| device Reg_32bit_27.Reg_1bit_26.nmos.4 390 260
n w[28] Reg_32bit_27.Reg_1bit_26.net_3 Reg_32bit_27.Reg_1bit_26.net_1 24 100
| begin Reg_32bit_27.Reg_1bit_26.inverter_1 550 380
| device Reg_32bit_27.Reg_1bit_26.inverter_1.nmos.1 550 360
n Reg_32bit_27.Reg_1bit_26.net_1 gnd Reg_32bit_27.Reg_1bit_26.net_2 24 100
| device Reg_32bit_27.Reg_1bit_26.inverter_1.nmos.2 550 360
n Reg_32bit_27.Reg_1bit_26.net_1 gnd Reg_32bit_27.Reg_1bit_26.net_2 24 100
| device Reg_32bit_27.Reg_1bit_26.inverter_1.nmos.3 550 360
n Reg_32bit_27.Reg_1bit_26.net_1 gnd Reg_32bit_27.Reg_1bit_26.net_2 24 100
| device Reg_32bit_27.Reg_1bit_26.inverter_1.nmos.4 550 360
n Reg_32bit_27.Reg_1bit_26.net_1 gnd Reg_32bit_27.Reg_1bit_26.net_2 24 100
| device Reg_32bit_27.Reg_1bit_26.inverter_1.pmos.1 550 200
p Reg_32bit_27.Reg_1bit_26.net_1 vdd Reg_32bit_27.Reg_1bit_26.net_2 24 200
| device Reg_32bit_27.Reg_1bit_26.inverter_1.pmos.2 550 200
p Reg_32bit_27.Reg_1bit_26.net_1 vdd Reg_32bit_27.Reg_1bit_26.net_2 24 200
| device Reg_32bit_27.Reg_1bit_26.inverter_1.pmos.3 550 200
p Reg_32bit_27.Reg_1bit_26.net_1 vdd Reg_32bit_27.Reg_1bit_26.net_2 24 200
| device Reg_32bit_27.Reg_1bit_26.inverter_1.pmos.4 550 200
p Reg_32bit_27.Reg_1bit_26.net_1 vdd Reg_32bit_27.Reg_1bit_26.net_2 24 200
| end Reg_32bit_27.Reg_1bit_26.inverter_1
| begin Reg_32bit_27.Reg_1bit_26.inverter_2 290 260
| device Reg_32bit_27.Reg_1bit_26.inverter_2.nmos.1 550 360
n data[26] gnd Reg_32bit_27.Reg_1bit_26.net_3 24 100
| device Reg_32bit_27.Reg_1bit_26.inverter_2.nmos.2 550 360
n data[26] gnd Reg_32bit_27.Reg_1bit_26.net_3 24 100
| device Reg_32bit_27.Reg_1bit_26.inverter_2.nmos.3 550 360
n data[26] gnd Reg_32bit_27.Reg_1bit_26.net_3 24 100
| device Reg_32bit_27.Reg_1bit_26.inverter_2.nmos.4 550 360
n data[26] gnd Reg_32bit_27.Reg_1bit_26.net_3 24 100
| device Reg_32bit_27.Reg_1bit_26.inverter_2.pmos.1 550 200
p data[26] vdd Reg_32bit_27.Reg_1bit_26.net_3 24 200
| device Reg_32bit_27.Reg_1bit_26.inverter_2.pmos.2 550 200
p data[26] vdd Reg_32bit_27.Reg_1bit_26.net_3 24 200
| device Reg_32bit_27.Reg_1bit_26.inverter_2.pmos.3 550 200
p data[26] vdd Reg_32bit_27.Reg_1bit_26.net_3 24 200
| device Reg_32bit_27.Reg_1bit_26.inverter_2.pmos.4 550 200
p data[26] vdd Reg_32bit_27.Reg_1bit_26.net_3 24 200
| end Reg_32bit_27.Reg_1bit_26.inverter_2
| device Reg_32bit_27.Reg_1bit_26.nmos_1 730 230
n inR1[28] Reg_32bit_27.Reg_1bit_26.net_2 out1[26] 24 100
| device Reg_32bit_27.Reg_1bit_26.nmos_2 730 360
n inR2[28] Reg_32bit_27.Reg_1bit_26.net_2 out2[26] 24 100
| end Reg_32bit_27.Reg_1bit_26
| begin Reg_32bit_27.Reg_1bit_27 510 3640
| begin Reg_32bit_27.Reg_1bit_27.inverter 560 210
| device Reg_32bit_27.Reg_1bit_27.inverter.nmos 550 360
n Reg_32bit_27.Reg_1bit_27.net_2 gnd Reg_32bit_27.Reg_1bit_27.net_1 24 100
| device Reg_32bit_27.Reg_1bit_27.inverter.pmos 550 200
p Reg_32bit_27.Reg_1bit_27.net_2 vdd Reg_32bit_27.Reg_1bit_27.net_1 24 200
| end Reg_32bit_27.Reg_1bit_27.inverter
| device Reg_32bit_27.Reg_1bit_27.nmos.1 390 260
n w[28] Reg_32bit_27.Reg_1bit_27.net_3 Reg_32bit_27.Reg_1bit_27.net_1 24 100
| device Reg_32bit_27.Reg_1bit_27.nmos.2 390 260
n w[28] Reg_32bit_27.Reg_1bit_27.net_3 Reg_32bit_27.Reg_1bit_27.net_1 24 100
| device Reg_32bit_27.Reg_1bit_27.nmos.3 390 260
n w[28] Reg_32bit_27.Reg_1bit_27.net_3 Reg_32bit_27.Reg_1bit_27.net_1 24 100
| device Reg_32bit_27.Reg_1bit_27.nmos.4 390 260
n w[28] Reg_32bit_27.Reg_1bit_27.net_3 Reg_32bit_27.Reg_1bit_27.net_1 24 100
| begin Reg_32bit_27.Reg_1bit_27.inverter_1 550 380
| device Reg_32bit_27.Reg_1bit_27.inverter_1.nmos.1 550 360
n Reg_32bit_27.Reg_1bit_27.net_1 gnd Reg_32bit_27.Reg_1bit_27.net_2 24 100
| device Reg_32bit_27.Reg_1bit_27.inverter_1.nmos.2 550 360
n Reg_32bit_27.Reg_1bit_27.net_1 gnd Reg_32bit_27.Reg_1bit_27.net_2 24 100
| device Reg_32bit_27.Reg_1bit_27.inverter_1.nmos.3 550 360
n Reg_32bit_27.Reg_1bit_27.net_1 gnd Reg_32bit_27.Reg_1bit_27.net_2 24 100
| device Reg_32bit_27.Reg_1bit_27.inverter_1.nmos.4 550 360
n Reg_32bit_27.Reg_1bit_27.net_1 gnd Reg_32bit_27.Reg_1bit_27.net_2 24 100
| device Reg_32bit_27.Reg_1bit_27.inverter_1.pmos.1 550 200
p Reg_32bit_27.Reg_1bit_27.net_1 vdd Reg_32bit_27.Reg_1bit_27.net_2 24 200
| device Reg_32bit_27.Reg_1bit_27.inverter_1.pmos.2 550 200
p Reg_32bit_27.Reg_1bit_27.net_1 vdd Reg_32bit_27.Reg_1bit_27.net_2 24 200
| device Reg_32bit_27.Reg_1bit_27.inverter_1.pmos.3 550 200
p Reg_32bit_27.Reg_1bit_27.net_1 vdd Reg_32bit_27.Reg_1bit_27.net_2 24 200
| device Reg_32bit_27.Reg_1bit_27.inverter_1.pmos.4 550 200
p Reg_32bit_27.Reg_1bit_27.net_1 vdd Reg_32bit_27.Reg_1bit_27.net_2 24 200
| end Reg_32bit_27.Reg_1bit_27.inverter_1
| begin Reg_32bit_27.Reg_1bit_27.inverter_2 290 260
| device Reg_32bit_27.Reg_1bit_27.inverter_2.nmos.1 550 360
n data[27] gnd Reg_32bit_27.Reg_1bit_27.net_3 24 100
| device Reg_32bit_27.Reg_1bit_27.inverter_2.nmos.2 550 360
n data[27] gnd Reg_32bit_27.Reg_1bit_27.net_3 24 100
| device Reg_32bit_27.Reg_1bit_27.inverter_2.nmos.3 550 360
n data[27] gnd Reg_32bit_27.Reg_1bit_27.net_3 24 100
| device Reg_32bit_27.Reg_1bit_27.inverter_2.nmos.4 550 360
n data[27] gnd Reg_32bit_27.Reg_1bit_27.net_3 24 100
| device Reg_32bit_27.Reg_1bit_27.inverter_2.pmos.1 550 200
p data[27] vdd Reg_32bit_27.Reg_1bit_27.net_3 24 200
| device Reg_32bit_27.Reg_1bit_27.inverter_2.pmos.2 550 200
p data[27] vdd Reg_32bit_27.Reg_1bit_27.net_3 24 200
| device Reg_32bit_27.Reg_1bit_27.inverter_2.pmos.3 550 200
p data[27] vdd Reg_32bit_27.Reg_1bit_27.net_3 24 200
| device Reg_32bit_27.Reg_1bit_27.inverter_2.pmos.4 550 200
p data[27] vdd Reg_32bit_27.Reg_1bit_27.net_3 24 200
| end Reg_32bit_27.Reg_1bit_27.inverter_2
| device Reg_32bit_27.Reg_1bit_27.nmos_1 730 230
n inR1[28] Reg_32bit_27.Reg_1bit_27.net_2 out1[27] 24 100
| device Reg_32bit_27.Reg_1bit_27.nmos_2 730 360
n inR2[28] Reg_32bit_27.Reg_1bit_27.net_2 out2[27] 24 100
| end Reg_32bit_27.Reg_1bit_27
| begin Reg_32bit_27.Reg_1bit_28 510 3770
| begin Reg_32bit_27.Reg_1bit_28.inverter 560 210
| device Reg_32bit_27.Reg_1bit_28.inverter.nmos 550 360
n Reg_32bit_27.Reg_1bit_28.net_2 gnd Reg_32bit_27.Reg_1bit_28.net_1 24 100
| device Reg_32bit_27.Reg_1bit_28.inverter.pmos 550 200
p Reg_32bit_27.Reg_1bit_28.net_2 vdd Reg_32bit_27.Reg_1bit_28.net_1 24 200
| end Reg_32bit_27.Reg_1bit_28.inverter
| device Reg_32bit_27.Reg_1bit_28.nmos.1 390 260
n w[28] Reg_32bit_27.Reg_1bit_28.net_3 Reg_32bit_27.Reg_1bit_28.net_1 24 100
| device Reg_32bit_27.Reg_1bit_28.nmos.2 390 260
n w[28] Reg_32bit_27.Reg_1bit_28.net_3 Reg_32bit_27.Reg_1bit_28.net_1 24 100
| device Reg_32bit_27.Reg_1bit_28.nmos.3 390 260
n w[28] Reg_32bit_27.Reg_1bit_28.net_3 Reg_32bit_27.Reg_1bit_28.net_1 24 100
| device Reg_32bit_27.Reg_1bit_28.nmos.4 390 260
n w[28] Reg_32bit_27.Reg_1bit_28.net_3 Reg_32bit_27.Reg_1bit_28.net_1 24 100
| begin Reg_32bit_27.Reg_1bit_28.inverter_1 550 380
| device Reg_32bit_27.Reg_1bit_28.inverter_1.nmos.1 550 360
n Reg_32bit_27.Reg_1bit_28.net_1 gnd Reg_32bit_27.Reg_1bit_28.net_2 24 100
| device Reg_32bit_27.Reg_1bit_28.inverter_1.nmos.2 550 360
n Reg_32bit_27.Reg_1bit_28.net_1 gnd Reg_32bit_27.Reg_1bit_28.net_2 24 100
| device Reg_32bit_27.Reg_1bit_28.inverter_1.nmos.3 550 360
n Reg_32bit_27.Reg_1bit_28.net_1 gnd Reg_32bit_27.Reg_1bit_28.net_2 24 100
| device Reg_32bit_27.Reg_1bit_28.inverter_1.nmos.4 550 360
n Reg_32bit_27.Reg_1bit_28.net_1 gnd Reg_32bit_27.Reg_1bit_28.net_2 24 100
| device Reg_32bit_27.Reg_1bit_28.inverter_1.pmos.1 550 200
p Reg_32bit_27.Reg_1bit_28.net_1 vdd Reg_32bit_27.Reg_1bit_28.net_2 24 200
| device Reg_32bit_27.Reg_1bit_28.inverter_1.pmos.2 550 200
p Reg_32bit_27.Reg_1bit_28.net_1 vdd Reg_32bit_27.Reg_1bit_28.net_2 24 200
| device Reg_32bit_27.Reg_1bit_28.inverter_1.pmos.3 550 200
p Reg_32bit_27.Reg_1bit_28.net_1 vdd Reg_32bit_27.Reg_1bit_28.net_2 24 200
| device Reg_32bit_27.Reg_1bit_28.inverter_1.pmos.4 550 200
p Reg_32bit_27.Reg_1bit_28.net_1 vdd Reg_32bit_27.Reg_1bit_28.net_2 24 200
| end Reg_32bit_27.Reg_1bit_28.inverter_1
| begin Reg_32bit_27.Reg_1bit_28.inverter_2 290 260
| device Reg_32bit_27.Reg_1bit_28.inverter_2.nmos.1 550 360
n data[28] gnd Reg_32bit_27.Reg_1bit_28.net_3 24 100
| device Reg_32bit_27.Reg_1bit_28.inverter_2.nmos.2 550 360
n data[28] gnd Reg_32bit_27.Reg_1bit_28.net_3 24 100
| device Reg_32bit_27.Reg_1bit_28.inverter_2.nmos.3 550 360
n data[28] gnd Reg_32bit_27.Reg_1bit_28.net_3 24 100
| device Reg_32bit_27.Reg_1bit_28.inverter_2.nmos.4 550 360
n data[28] gnd Reg_32bit_27.Reg_1bit_28.net_3 24 100
| device Reg_32bit_27.Reg_1bit_28.inverter_2.pmos.1 550 200
p data[28] vdd Reg_32bit_27.Reg_1bit_28.net_3 24 200
| device Reg_32bit_27.Reg_1bit_28.inverter_2.pmos.2 550 200
p data[28] vdd Reg_32bit_27.Reg_1bit_28.net_3 24 200
| device Reg_32bit_27.Reg_1bit_28.inverter_2.pmos.3 550 200
p data[28] vdd Reg_32bit_27.Reg_1bit_28.net_3 24 200
| device Reg_32bit_27.Reg_1bit_28.inverter_2.pmos.4 550 200
p data[28] vdd Reg_32bit_27.Reg_1bit_28.net_3 24 200
| end Reg_32bit_27.Reg_1bit_28.inverter_2
| device Reg_32bit_27.Reg_1bit_28.nmos_1 730 230
n inR1[28] Reg_32bit_27.Reg_1bit_28.net_2 out1[28] 24 100
| device Reg_32bit_27.Reg_1bit_28.nmos_2 730 360
n inR2[28] Reg_32bit_27.Reg_1bit_28.net_2 out2[28] 24 100
| end Reg_32bit_27.Reg_1bit_28
| begin Reg_32bit_27.Reg_1bit_29 510 3900
| begin Reg_32bit_27.Reg_1bit_29.inverter 560 210
| device Reg_32bit_27.Reg_1bit_29.inverter.nmos 550 360
n Reg_32bit_27.Reg_1bit_29.net_2 gnd Reg_32bit_27.Reg_1bit_29.net_1 24 100
| device Reg_32bit_27.Reg_1bit_29.inverter.pmos 550 200
p Reg_32bit_27.Reg_1bit_29.net_2 vdd Reg_32bit_27.Reg_1bit_29.net_1 24 200
| end Reg_32bit_27.Reg_1bit_29.inverter
| device Reg_32bit_27.Reg_1bit_29.nmos.1 390 260
n w[28] Reg_32bit_27.Reg_1bit_29.net_3 Reg_32bit_27.Reg_1bit_29.net_1 24 100
| device Reg_32bit_27.Reg_1bit_29.nmos.2 390 260
n w[28] Reg_32bit_27.Reg_1bit_29.net_3 Reg_32bit_27.Reg_1bit_29.net_1 24 100
| device Reg_32bit_27.Reg_1bit_29.nmos.3 390 260
n w[28] Reg_32bit_27.Reg_1bit_29.net_3 Reg_32bit_27.Reg_1bit_29.net_1 24 100
| device Reg_32bit_27.Reg_1bit_29.nmos.4 390 260
n w[28] Reg_32bit_27.Reg_1bit_29.net_3 Reg_32bit_27.Reg_1bit_29.net_1 24 100
| begin Reg_32bit_27.Reg_1bit_29.inverter_1 550 380
| device Reg_32bit_27.Reg_1bit_29.inverter_1.nmos.1 550 360
n Reg_32bit_27.Reg_1bit_29.net_1 gnd Reg_32bit_27.Reg_1bit_29.net_2 24 100
| device Reg_32bit_27.Reg_1bit_29.inverter_1.nmos.2 550 360
n Reg_32bit_27.Reg_1bit_29.net_1 gnd Reg_32bit_27.Reg_1bit_29.net_2 24 100
| device Reg_32bit_27.Reg_1bit_29.inverter_1.nmos.3 550 360
n Reg_32bit_27.Reg_1bit_29.net_1 gnd Reg_32bit_27.Reg_1bit_29.net_2 24 100
| device Reg_32bit_27.Reg_1bit_29.inverter_1.nmos.4 550 360
n Reg_32bit_27.Reg_1bit_29.net_1 gnd Reg_32bit_27.Reg_1bit_29.net_2 24 100
| device Reg_32bit_27.Reg_1bit_29.inverter_1.pmos.1 550 200
p Reg_32bit_27.Reg_1bit_29.net_1 vdd Reg_32bit_27.Reg_1bit_29.net_2 24 200
| device Reg_32bit_27.Reg_1bit_29.inverter_1.pmos.2 550 200
p Reg_32bit_27.Reg_1bit_29.net_1 vdd Reg_32bit_27.Reg_1bit_29.net_2 24 200
| device Reg_32bit_27.Reg_1bit_29.inverter_1.pmos.3 550 200
p Reg_32bit_27.Reg_1bit_29.net_1 vdd Reg_32bit_27.Reg_1bit_29.net_2 24 200
| device Reg_32bit_27.Reg_1bit_29.inverter_1.pmos.4 550 200
p Reg_32bit_27.Reg_1bit_29.net_1 vdd Reg_32bit_27.Reg_1bit_29.net_2 24 200
| end Reg_32bit_27.Reg_1bit_29.inverter_1
| begin Reg_32bit_27.Reg_1bit_29.inverter_2 290 260
| device Reg_32bit_27.Reg_1bit_29.inverter_2.nmos.1 550 360
n data[29] gnd Reg_32bit_27.Reg_1bit_29.net_3 24 100
| device Reg_32bit_27.Reg_1bit_29.inverter_2.nmos.2 550 360
n data[29] gnd Reg_32bit_27.Reg_1bit_29.net_3 24 100
| device Reg_32bit_27.Reg_1bit_29.inverter_2.nmos.3 550 360
n data[29] gnd Reg_32bit_27.Reg_1bit_29.net_3 24 100
| device Reg_32bit_27.Reg_1bit_29.inverter_2.nmos.4 550 360
n data[29] gnd Reg_32bit_27.Reg_1bit_29.net_3 24 100
| device Reg_32bit_27.Reg_1bit_29.inverter_2.pmos.1 550 200
p data[29] vdd Reg_32bit_27.Reg_1bit_29.net_3 24 200
| device Reg_32bit_27.Reg_1bit_29.inverter_2.pmos.2 550 200
p data[29] vdd Reg_32bit_27.Reg_1bit_29.net_3 24 200
| device Reg_32bit_27.Reg_1bit_29.inverter_2.pmos.3 550 200
p data[29] vdd Reg_32bit_27.Reg_1bit_29.net_3 24 200
| device Reg_32bit_27.Reg_1bit_29.inverter_2.pmos.4 550 200
p data[29] vdd Reg_32bit_27.Reg_1bit_29.net_3 24 200
| end Reg_32bit_27.Reg_1bit_29.inverter_2
| device Reg_32bit_27.Reg_1bit_29.nmos_1 730 230
n inR1[28] Reg_32bit_27.Reg_1bit_29.net_2 out1[29] 24 100
| device Reg_32bit_27.Reg_1bit_29.nmos_2 730 360
n inR2[28] Reg_32bit_27.Reg_1bit_29.net_2 out2[29] 24 100
| end Reg_32bit_27.Reg_1bit_29
| begin Reg_32bit_27.Reg_1bit_30 510 4030
| begin Reg_32bit_27.Reg_1bit_30.inverter 560 210
| device Reg_32bit_27.Reg_1bit_30.inverter.nmos 550 360
n Reg_32bit_27.Reg_1bit_30.net_2 gnd Reg_32bit_27.Reg_1bit_30.net_1 24 100
| device Reg_32bit_27.Reg_1bit_30.inverter.pmos 550 200
p Reg_32bit_27.Reg_1bit_30.net_2 vdd Reg_32bit_27.Reg_1bit_30.net_1 24 200
| end Reg_32bit_27.Reg_1bit_30.inverter
| device Reg_32bit_27.Reg_1bit_30.nmos.1 390 260
n w[28] Reg_32bit_27.Reg_1bit_30.net_3 Reg_32bit_27.Reg_1bit_30.net_1 24 100
| device Reg_32bit_27.Reg_1bit_30.nmos.2 390 260
n w[28] Reg_32bit_27.Reg_1bit_30.net_3 Reg_32bit_27.Reg_1bit_30.net_1 24 100
| device Reg_32bit_27.Reg_1bit_30.nmos.3 390 260
n w[28] Reg_32bit_27.Reg_1bit_30.net_3 Reg_32bit_27.Reg_1bit_30.net_1 24 100
| device Reg_32bit_27.Reg_1bit_30.nmos.4 390 260
n w[28] Reg_32bit_27.Reg_1bit_30.net_3 Reg_32bit_27.Reg_1bit_30.net_1 24 100
| begin Reg_32bit_27.Reg_1bit_30.inverter_1 550 380
| device Reg_32bit_27.Reg_1bit_30.inverter_1.nmos.1 550 360
n Reg_32bit_27.Reg_1bit_30.net_1 gnd Reg_32bit_27.Reg_1bit_30.net_2 24 100
| device Reg_32bit_27.Reg_1bit_30.inverter_1.nmos.2 550 360
n Reg_32bit_27.Reg_1bit_30.net_1 gnd Reg_32bit_27.Reg_1bit_30.net_2 24 100
| device Reg_32bit_27.Reg_1bit_30.inverter_1.nmos.3 550 360
n Reg_32bit_27.Reg_1bit_30.net_1 gnd Reg_32bit_27.Reg_1bit_30.net_2 24 100
| device Reg_32bit_27.Reg_1bit_30.inverter_1.nmos.4 550 360
n Reg_32bit_27.Reg_1bit_30.net_1 gnd Reg_32bit_27.Reg_1bit_30.net_2 24 100
| device Reg_32bit_27.Reg_1bit_30.inverter_1.pmos.1 550 200
p Reg_32bit_27.Reg_1bit_30.net_1 vdd Reg_32bit_27.Reg_1bit_30.net_2 24 200
| device Reg_32bit_27.Reg_1bit_30.inverter_1.pmos.2 550 200
p Reg_32bit_27.Reg_1bit_30.net_1 vdd Reg_32bit_27.Reg_1bit_30.net_2 24 200
| device Reg_32bit_27.Reg_1bit_30.inverter_1.pmos.3 550 200
p Reg_32bit_27.Reg_1bit_30.net_1 vdd Reg_32bit_27.Reg_1bit_30.net_2 24 200
| device Reg_32bit_27.Reg_1bit_30.inverter_1.pmos.4 550 200
p Reg_32bit_27.Reg_1bit_30.net_1 vdd Reg_32bit_27.Reg_1bit_30.net_2 24 200
| end Reg_32bit_27.Reg_1bit_30.inverter_1
| begin Reg_32bit_27.Reg_1bit_30.inverter_2 290 260
| device Reg_32bit_27.Reg_1bit_30.inverter_2.nmos.1 550 360
n data[30] gnd Reg_32bit_27.Reg_1bit_30.net_3 24 100
| device Reg_32bit_27.Reg_1bit_30.inverter_2.nmos.2 550 360
n data[30] gnd Reg_32bit_27.Reg_1bit_30.net_3 24 100
| device Reg_32bit_27.Reg_1bit_30.inverter_2.nmos.3 550 360
n data[30] gnd Reg_32bit_27.Reg_1bit_30.net_3 24 100
| device Reg_32bit_27.Reg_1bit_30.inverter_2.nmos.4 550 360
n data[30] gnd Reg_32bit_27.Reg_1bit_30.net_3 24 100
| device Reg_32bit_27.Reg_1bit_30.inverter_2.pmos.1 550 200
p data[30] vdd Reg_32bit_27.Reg_1bit_30.net_3 24 200
| device Reg_32bit_27.Reg_1bit_30.inverter_2.pmos.2 550 200
p data[30] vdd Reg_32bit_27.Reg_1bit_30.net_3 24 200
| device Reg_32bit_27.Reg_1bit_30.inverter_2.pmos.3 550 200
p data[30] vdd Reg_32bit_27.Reg_1bit_30.net_3 24 200
| device Reg_32bit_27.Reg_1bit_30.inverter_2.pmos.4 550 200
p data[30] vdd Reg_32bit_27.Reg_1bit_30.net_3 24 200
| end Reg_32bit_27.Reg_1bit_30.inverter_2
| device Reg_32bit_27.Reg_1bit_30.nmos_1 730 230
n inR1[28] Reg_32bit_27.Reg_1bit_30.net_2 out1[30] 24 100
| device Reg_32bit_27.Reg_1bit_30.nmos_2 730 360
n inR2[28] Reg_32bit_27.Reg_1bit_30.net_2 out2[30] 24 100
| end Reg_32bit_27.Reg_1bit_30
| begin Reg_32bit_27.Reg_1bit_31 510 4160
| begin Reg_32bit_27.Reg_1bit_31.inverter 560 210
| device Reg_32bit_27.Reg_1bit_31.inverter.nmos 550 360
n Reg_32bit_27.Reg_1bit_31.net_2 gnd Reg_32bit_27.Reg_1bit_31.net_1 24 100
| device Reg_32bit_27.Reg_1bit_31.inverter.pmos 550 200
p Reg_32bit_27.Reg_1bit_31.net_2 vdd Reg_32bit_27.Reg_1bit_31.net_1 24 200
| end Reg_32bit_27.Reg_1bit_31.inverter
| device Reg_32bit_27.Reg_1bit_31.nmos.1 390 260
n w[28] Reg_32bit_27.Reg_1bit_31.net_3 Reg_32bit_27.Reg_1bit_31.net_1 24 100
| device Reg_32bit_27.Reg_1bit_31.nmos.2 390 260
n w[28] Reg_32bit_27.Reg_1bit_31.net_3 Reg_32bit_27.Reg_1bit_31.net_1 24 100
| device Reg_32bit_27.Reg_1bit_31.nmos.3 390 260
n w[28] Reg_32bit_27.Reg_1bit_31.net_3 Reg_32bit_27.Reg_1bit_31.net_1 24 100
| device Reg_32bit_27.Reg_1bit_31.nmos.4 390 260
n w[28] Reg_32bit_27.Reg_1bit_31.net_3 Reg_32bit_27.Reg_1bit_31.net_1 24 100
| begin Reg_32bit_27.Reg_1bit_31.inverter_1 550 380
| device Reg_32bit_27.Reg_1bit_31.inverter_1.nmos.1 550 360
n Reg_32bit_27.Reg_1bit_31.net_1 gnd Reg_32bit_27.Reg_1bit_31.net_2 24 100
| device Reg_32bit_27.Reg_1bit_31.inverter_1.nmos.2 550 360
n Reg_32bit_27.Reg_1bit_31.net_1 gnd Reg_32bit_27.Reg_1bit_31.net_2 24 100
| device Reg_32bit_27.Reg_1bit_31.inverter_1.nmos.3 550 360
n Reg_32bit_27.Reg_1bit_31.net_1 gnd Reg_32bit_27.Reg_1bit_31.net_2 24 100
| device Reg_32bit_27.Reg_1bit_31.inverter_1.nmos.4 550 360
n Reg_32bit_27.Reg_1bit_31.net_1 gnd Reg_32bit_27.Reg_1bit_31.net_2 24 100
| device Reg_32bit_27.Reg_1bit_31.inverter_1.pmos.1 550 200
p Reg_32bit_27.Reg_1bit_31.net_1 vdd Reg_32bit_27.Reg_1bit_31.net_2 24 200
| device Reg_32bit_27.Reg_1bit_31.inverter_1.pmos.2 550 200
p Reg_32bit_27.Reg_1bit_31.net_1 vdd Reg_32bit_27.Reg_1bit_31.net_2 24 200
| device Reg_32bit_27.Reg_1bit_31.inverter_1.pmos.3 550 200
p Reg_32bit_27.Reg_1bit_31.net_1 vdd Reg_32bit_27.Reg_1bit_31.net_2 24 200
| device Reg_32bit_27.Reg_1bit_31.inverter_1.pmos.4 550 200
p Reg_32bit_27.Reg_1bit_31.net_1 vdd Reg_32bit_27.Reg_1bit_31.net_2 24 200
| end Reg_32bit_27.Reg_1bit_31.inverter_1
| begin Reg_32bit_27.Reg_1bit_31.inverter_2 290 260
| device Reg_32bit_27.Reg_1bit_31.inverter_2.nmos.1 550 360
n data[31] gnd Reg_32bit_27.Reg_1bit_31.net_3 24 100
| device Reg_32bit_27.Reg_1bit_31.inverter_2.nmos.2 550 360
n data[31] gnd Reg_32bit_27.Reg_1bit_31.net_3 24 100
| device Reg_32bit_27.Reg_1bit_31.inverter_2.nmos.3 550 360
n data[31] gnd Reg_32bit_27.Reg_1bit_31.net_3 24 100
| device Reg_32bit_27.Reg_1bit_31.inverter_2.nmos.4 550 360
n data[31] gnd Reg_32bit_27.Reg_1bit_31.net_3 24 100
| device Reg_32bit_27.Reg_1bit_31.inverter_2.pmos.1 550 200
p data[31] vdd Reg_32bit_27.Reg_1bit_31.net_3 24 200
| device Reg_32bit_27.Reg_1bit_31.inverter_2.pmos.2 550 200
p data[31] vdd Reg_32bit_27.Reg_1bit_31.net_3 24 200
| device Reg_32bit_27.Reg_1bit_31.inverter_2.pmos.3 550 200
p data[31] vdd Reg_32bit_27.Reg_1bit_31.net_3 24 200
| device Reg_32bit_27.Reg_1bit_31.inverter_2.pmos.4 550 200
p data[31] vdd Reg_32bit_27.Reg_1bit_31.net_3 24 200
| end Reg_32bit_27.Reg_1bit_31.inverter_2
| device Reg_32bit_27.Reg_1bit_31.nmos_1 730 230
n inR1[28] Reg_32bit_27.Reg_1bit_31.net_2 out1[31] 24 100
| device Reg_32bit_27.Reg_1bit_31.nmos_2 730 360
n inR2[28] Reg_32bit_27.Reg_1bit_31.net_2 out2[31] 24 100
| end Reg_32bit_27.Reg_1bit_31
| end Reg_32bit_27
| begin Reg_32bit_28 940 3430
| begin Reg_32bit_28.Reg_1bit 510 100
| begin Reg_32bit_28.Reg_1bit.inverter 560 210
| device Reg_32bit_28.Reg_1bit.inverter.nmos 550 360
n Reg_32bit_28.Reg_1bit.net_2 gnd Reg_32bit_28.Reg_1bit.net_1 24 100
| device Reg_32bit_28.Reg_1bit.inverter.pmos 550 200
p Reg_32bit_28.Reg_1bit.net_2 vdd Reg_32bit_28.Reg_1bit.net_1 24 200
| end Reg_32bit_28.Reg_1bit.inverter
| device Reg_32bit_28.Reg_1bit.nmos.1 390 260
n w[29] Reg_32bit_28.Reg_1bit.net_3 Reg_32bit_28.Reg_1bit.net_1 24 100
| device Reg_32bit_28.Reg_1bit.nmos.2 390 260
n w[29] Reg_32bit_28.Reg_1bit.net_3 Reg_32bit_28.Reg_1bit.net_1 24 100
| device Reg_32bit_28.Reg_1bit.nmos.3 390 260
n w[29] Reg_32bit_28.Reg_1bit.net_3 Reg_32bit_28.Reg_1bit.net_1 24 100
| device Reg_32bit_28.Reg_1bit.nmos.4 390 260
n w[29] Reg_32bit_28.Reg_1bit.net_3 Reg_32bit_28.Reg_1bit.net_1 24 100
| begin Reg_32bit_28.Reg_1bit.inverter_1 550 380
| device Reg_32bit_28.Reg_1bit.inverter_1.nmos.1 550 360
n Reg_32bit_28.Reg_1bit.net_1 gnd Reg_32bit_28.Reg_1bit.net_2 24 100
| device Reg_32bit_28.Reg_1bit.inverter_1.nmos.2 550 360
n Reg_32bit_28.Reg_1bit.net_1 gnd Reg_32bit_28.Reg_1bit.net_2 24 100
| device Reg_32bit_28.Reg_1bit.inverter_1.nmos.3 550 360
n Reg_32bit_28.Reg_1bit.net_1 gnd Reg_32bit_28.Reg_1bit.net_2 24 100
| device Reg_32bit_28.Reg_1bit.inverter_1.nmos.4 550 360
n Reg_32bit_28.Reg_1bit.net_1 gnd Reg_32bit_28.Reg_1bit.net_2 24 100
| device Reg_32bit_28.Reg_1bit.inverter_1.pmos.1 550 200
p Reg_32bit_28.Reg_1bit.net_1 vdd Reg_32bit_28.Reg_1bit.net_2 24 200
| device Reg_32bit_28.Reg_1bit.inverter_1.pmos.2 550 200
p Reg_32bit_28.Reg_1bit.net_1 vdd Reg_32bit_28.Reg_1bit.net_2 24 200
| device Reg_32bit_28.Reg_1bit.inverter_1.pmos.3 550 200
p Reg_32bit_28.Reg_1bit.net_1 vdd Reg_32bit_28.Reg_1bit.net_2 24 200
| device Reg_32bit_28.Reg_1bit.inverter_1.pmos.4 550 200
p Reg_32bit_28.Reg_1bit.net_1 vdd Reg_32bit_28.Reg_1bit.net_2 24 200
| end Reg_32bit_28.Reg_1bit.inverter_1
| begin Reg_32bit_28.Reg_1bit.inverter_2 290 260
| device Reg_32bit_28.Reg_1bit.inverter_2.nmos.1 550 360
n data[0] gnd Reg_32bit_28.Reg_1bit.net_3 24 100
| device Reg_32bit_28.Reg_1bit.inverter_2.nmos.2 550 360
n data[0] gnd Reg_32bit_28.Reg_1bit.net_3 24 100
| device Reg_32bit_28.Reg_1bit.inverter_2.nmos.3 550 360
n data[0] gnd Reg_32bit_28.Reg_1bit.net_3 24 100
| device Reg_32bit_28.Reg_1bit.inverter_2.nmos.4 550 360
n data[0] gnd Reg_32bit_28.Reg_1bit.net_3 24 100
| device Reg_32bit_28.Reg_1bit.inverter_2.pmos.1 550 200
p data[0] vdd Reg_32bit_28.Reg_1bit.net_3 24 200
| device Reg_32bit_28.Reg_1bit.inverter_2.pmos.2 550 200
p data[0] vdd Reg_32bit_28.Reg_1bit.net_3 24 200
| device Reg_32bit_28.Reg_1bit.inverter_2.pmos.3 550 200
p data[0] vdd Reg_32bit_28.Reg_1bit.net_3 24 200
| device Reg_32bit_28.Reg_1bit.inverter_2.pmos.4 550 200
p data[0] vdd Reg_32bit_28.Reg_1bit.net_3 24 200
| end Reg_32bit_28.Reg_1bit.inverter_2
| device Reg_32bit_28.Reg_1bit.nmos_1 730 230
n inR1[29] Reg_32bit_28.Reg_1bit.net_2 out1[0] 24 100
| device Reg_32bit_28.Reg_1bit.nmos_2 730 360
n inR2[29] Reg_32bit_28.Reg_1bit.net_2 out2[0] 24 100
| end Reg_32bit_28.Reg_1bit
| begin Reg_32bit_28.Reg_1bit_1 510 230
| begin Reg_32bit_28.Reg_1bit_1.inverter 560 210
| device Reg_32bit_28.Reg_1bit_1.inverter.nmos 550 360
n Reg_32bit_28.Reg_1bit_1.net_2 gnd Reg_32bit_28.Reg_1bit_1.net_1 24 100
| device Reg_32bit_28.Reg_1bit_1.inverter.pmos 550 200
p Reg_32bit_28.Reg_1bit_1.net_2 vdd Reg_32bit_28.Reg_1bit_1.net_1 24 200
| end Reg_32bit_28.Reg_1bit_1.inverter
| device Reg_32bit_28.Reg_1bit_1.nmos.1 390 260
n w[29] Reg_32bit_28.Reg_1bit_1.net_3 Reg_32bit_28.Reg_1bit_1.net_1 24 100
| device Reg_32bit_28.Reg_1bit_1.nmos.2 390 260
n w[29] Reg_32bit_28.Reg_1bit_1.net_3 Reg_32bit_28.Reg_1bit_1.net_1 24 100
| device Reg_32bit_28.Reg_1bit_1.nmos.3 390 260
n w[29] Reg_32bit_28.Reg_1bit_1.net_3 Reg_32bit_28.Reg_1bit_1.net_1 24 100
| device Reg_32bit_28.Reg_1bit_1.nmos.4 390 260
n w[29] Reg_32bit_28.Reg_1bit_1.net_3 Reg_32bit_28.Reg_1bit_1.net_1 24 100
| begin Reg_32bit_28.Reg_1bit_1.inverter_1 550 380
| device Reg_32bit_28.Reg_1bit_1.inverter_1.nmos.1 550 360
n Reg_32bit_28.Reg_1bit_1.net_1 gnd Reg_32bit_28.Reg_1bit_1.net_2 24 100
| device Reg_32bit_28.Reg_1bit_1.inverter_1.nmos.2 550 360
n Reg_32bit_28.Reg_1bit_1.net_1 gnd Reg_32bit_28.Reg_1bit_1.net_2 24 100
| device Reg_32bit_28.Reg_1bit_1.inverter_1.nmos.3 550 360
n Reg_32bit_28.Reg_1bit_1.net_1 gnd Reg_32bit_28.Reg_1bit_1.net_2 24 100
| device Reg_32bit_28.Reg_1bit_1.inverter_1.nmos.4 550 360
n Reg_32bit_28.Reg_1bit_1.net_1 gnd Reg_32bit_28.Reg_1bit_1.net_2 24 100
| device Reg_32bit_28.Reg_1bit_1.inverter_1.pmos.1 550 200
p Reg_32bit_28.Reg_1bit_1.net_1 vdd Reg_32bit_28.Reg_1bit_1.net_2 24 200
| device Reg_32bit_28.Reg_1bit_1.inverter_1.pmos.2 550 200
p Reg_32bit_28.Reg_1bit_1.net_1 vdd Reg_32bit_28.Reg_1bit_1.net_2 24 200
| device Reg_32bit_28.Reg_1bit_1.inverter_1.pmos.3 550 200
p Reg_32bit_28.Reg_1bit_1.net_1 vdd Reg_32bit_28.Reg_1bit_1.net_2 24 200
| device Reg_32bit_28.Reg_1bit_1.inverter_1.pmos.4 550 200
p Reg_32bit_28.Reg_1bit_1.net_1 vdd Reg_32bit_28.Reg_1bit_1.net_2 24 200
| end Reg_32bit_28.Reg_1bit_1.inverter_1
| begin Reg_32bit_28.Reg_1bit_1.inverter_2 290 260
| device Reg_32bit_28.Reg_1bit_1.inverter_2.nmos.1 550 360
n data[1] gnd Reg_32bit_28.Reg_1bit_1.net_3 24 100
| device Reg_32bit_28.Reg_1bit_1.inverter_2.nmos.2 550 360
n data[1] gnd Reg_32bit_28.Reg_1bit_1.net_3 24 100
| device Reg_32bit_28.Reg_1bit_1.inverter_2.nmos.3 550 360
n data[1] gnd Reg_32bit_28.Reg_1bit_1.net_3 24 100
| device Reg_32bit_28.Reg_1bit_1.inverter_2.nmos.4 550 360
n data[1] gnd Reg_32bit_28.Reg_1bit_1.net_3 24 100
| device Reg_32bit_28.Reg_1bit_1.inverter_2.pmos.1 550 200
p data[1] vdd Reg_32bit_28.Reg_1bit_1.net_3 24 200
| device Reg_32bit_28.Reg_1bit_1.inverter_2.pmos.2 550 200
p data[1] vdd Reg_32bit_28.Reg_1bit_1.net_3 24 200
| device Reg_32bit_28.Reg_1bit_1.inverter_2.pmos.3 550 200
p data[1] vdd Reg_32bit_28.Reg_1bit_1.net_3 24 200
| device Reg_32bit_28.Reg_1bit_1.inverter_2.pmos.4 550 200
p data[1] vdd Reg_32bit_28.Reg_1bit_1.net_3 24 200
| end Reg_32bit_28.Reg_1bit_1.inverter_2
| device Reg_32bit_28.Reg_1bit_1.nmos_1 730 230
n inR1[29] Reg_32bit_28.Reg_1bit_1.net_2 out1[1] 24 100
| device Reg_32bit_28.Reg_1bit_1.nmos_2 730 360
n inR2[29] Reg_32bit_28.Reg_1bit_1.net_2 out2[1] 24 100
| end Reg_32bit_28.Reg_1bit_1
| begin Reg_32bit_28.Reg_1bit_2 510 360
| begin Reg_32bit_28.Reg_1bit_2.inverter 560 210
| device Reg_32bit_28.Reg_1bit_2.inverter.nmos 550 360
n Reg_32bit_28.Reg_1bit_2.net_2 gnd Reg_32bit_28.Reg_1bit_2.net_1 24 100
| device Reg_32bit_28.Reg_1bit_2.inverter.pmos 550 200
p Reg_32bit_28.Reg_1bit_2.net_2 vdd Reg_32bit_28.Reg_1bit_2.net_1 24 200
| end Reg_32bit_28.Reg_1bit_2.inverter
| device Reg_32bit_28.Reg_1bit_2.nmos.1 390 260
n w[29] Reg_32bit_28.Reg_1bit_2.net_3 Reg_32bit_28.Reg_1bit_2.net_1 24 100
| device Reg_32bit_28.Reg_1bit_2.nmos.2 390 260
n w[29] Reg_32bit_28.Reg_1bit_2.net_3 Reg_32bit_28.Reg_1bit_2.net_1 24 100
| device Reg_32bit_28.Reg_1bit_2.nmos.3 390 260
n w[29] Reg_32bit_28.Reg_1bit_2.net_3 Reg_32bit_28.Reg_1bit_2.net_1 24 100
| device Reg_32bit_28.Reg_1bit_2.nmos.4 390 260
n w[29] Reg_32bit_28.Reg_1bit_2.net_3 Reg_32bit_28.Reg_1bit_2.net_1 24 100
| begin Reg_32bit_28.Reg_1bit_2.inverter_1 550 380
| device Reg_32bit_28.Reg_1bit_2.inverter_1.nmos.1 550 360
n Reg_32bit_28.Reg_1bit_2.net_1 gnd Reg_32bit_28.Reg_1bit_2.net_2 24 100
| device Reg_32bit_28.Reg_1bit_2.inverter_1.nmos.2 550 360
n Reg_32bit_28.Reg_1bit_2.net_1 gnd Reg_32bit_28.Reg_1bit_2.net_2 24 100
| device Reg_32bit_28.Reg_1bit_2.inverter_1.nmos.3 550 360
n Reg_32bit_28.Reg_1bit_2.net_1 gnd Reg_32bit_28.Reg_1bit_2.net_2 24 100
| device Reg_32bit_28.Reg_1bit_2.inverter_1.nmos.4 550 360
n Reg_32bit_28.Reg_1bit_2.net_1 gnd Reg_32bit_28.Reg_1bit_2.net_2 24 100
| device Reg_32bit_28.Reg_1bit_2.inverter_1.pmos.1 550 200
p Reg_32bit_28.Reg_1bit_2.net_1 vdd Reg_32bit_28.Reg_1bit_2.net_2 24 200
| device Reg_32bit_28.Reg_1bit_2.inverter_1.pmos.2 550 200
p Reg_32bit_28.Reg_1bit_2.net_1 vdd Reg_32bit_28.Reg_1bit_2.net_2 24 200
| device Reg_32bit_28.Reg_1bit_2.inverter_1.pmos.3 550 200
p Reg_32bit_28.Reg_1bit_2.net_1 vdd Reg_32bit_28.Reg_1bit_2.net_2 24 200
| device Reg_32bit_28.Reg_1bit_2.inverter_1.pmos.4 550 200
p Reg_32bit_28.Reg_1bit_2.net_1 vdd Reg_32bit_28.Reg_1bit_2.net_2 24 200
| end Reg_32bit_28.Reg_1bit_2.inverter_1
| begin Reg_32bit_28.Reg_1bit_2.inverter_2 290 260
| device Reg_32bit_28.Reg_1bit_2.inverter_2.nmos.1 550 360
n data[2] gnd Reg_32bit_28.Reg_1bit_2.net_3 24 100
| device Reg_32bit_28.Reg_1bit_2.inverter_2.nmos.2 550 360
n data[2] gnd Reg_32bit_28.Reg_1bit_2.net_3 24 100
| device Reg_32bit_28.Reg_1bit_2.inverter_2.nmos.3 550 360
n data[2] gnd Reg_32bit_28.Reg_1bit_2.net_3 24 100
| device Reg_32bit_28.Reg_1bit_2.inverter_2.nmos.4 550 360
n data[2] gnd Reg_32bit_28.Reg_1bit_2.net_3 24 100
| device Reg_32bit_28.Reg_1bit_2.inverter_2.pmos.1 550 200
p data[2] vdd Reg_32bit_28.Reg_1bit_2.net_3 24 200
| device Reg_32bit_28.Reg_1bit_2.inverter_2.pmos.2 550 200
p data[2] vdd Reg_32bit_28.Reg_1bit_2.net_3 24 200
| device Reg_32bit_28.Reg_1bit_2.inverter_2.pmos.3 550 200
p data[2] vdd Reg_32bit_28.Reg_1bit_2.net_3 24 200
| device Reg_32bit_28.Reg_1bit_2.inverter_2.pmos.4 550 200
p data[2] vdd Reg_32bit_28.Reg_1bit_2.net_3 24 200
| end Reg_32bit_28.Reg_1bit_2.inverter_2
| device Reg_32bit_28.Reg_1bit_2.nmos_1 730 230
n inR1[29] Reg_32bit_28.Reg_1bit_2.net_2 out1[2] 24 100
| device Reg_32bit_28.Reg_1bit_2.nmos_2 730 360
n inR2[29] Reg_32bit_28.Reg_1bit_2.net_2 out2[2] 24 100
| end Reg_32bit_28.Reg_1bit_2
| begin Reg_32bit_28.Reg_1bit_3 510 490
| begin Reg_32bit_28.Reg_1bit_3.inverter 560 210
| device Reg_32bit_28.Reg_1bit_3.inverter.nmos 550 360
n Reg_32bit_28.Reg_1bit_3.net_2 gnd Reg_32bit_28.Reg_1bit_3.net_1 24 100
| device Reg_32bit_28.Reg_1bit_3.inverter.pmos 550 200
p Reg_32bit_28.Reg_1bit_3.net_2 vdd Reg_32bit_28.Reg_1bit_3.net_1 24 200
| end Reg_32bit_28.Reg_1bit_3.inverter
| device Reg_32bit_28.Reg_1bit_3.nmos.1 390 260
n w[29] Reg_32bit_28.Reg_1bit_3.net_3 Reg_32bit_28.Reg_1bit_3.net_1 24 100
| device Reg_32bit_28.Reg_1bit_3.nmos.2 390 260
n w[29] Reg_32bit_28.Reg_1bit_3.net_3 Reg_32bit_28.Reg_1bit_3.net_1 24 100
| device Reg_32bit_28.Reg_1bit_3.nmos.3 390 260
n w[29] Reg_32bit_28.Reg_1bit_3.net_3 Reg_32bit_28.Reg_1bit_3.net_1 24 100
| device Reg_32bit_28.Reg_1bit_3.nmos.4 390 260
n w[29] Reg_32bit_28.Reg_1bit_3.net_3 Reg_32bit_28.Reg_1bit_3.net_1 24 100
| begin Reg_32bit_28.Reg_1bit_3.inverter_1 550 380
| device Reg_32bit_28.Reg_1bit_3.inverter_1.nmos.1 550 360
n Reg_32bit_28.Reg_1bit_3.net_1 gnd Reg_32bit_28.Reg_1bit_3.net_2 24 100
| device Reg_32bit_28.Reg_1bit_3.inverter_1.nmos.2 550 360
n Reg_32bit_28.Reg_1bit_3.net_1 gnd Reg_32bit_28.Reg_1bit_3.net_2 24 100
| device Reg_32bit_28.Reg_1bit_3.inverter_1.nmos.3 550 360
n Reg_32bit_28.Reg_1bit_3.net_1 gnd Reg_32bit_28.Reg_1bit_3.net_2 24 100
| device Reg_32bit_28.Reg_1bit_3.inverter_1.nmos.4 550 360
n Reg_32bit_28.Reg_1bit_3.net_1 gnd Reg_32bit_28.Reg_1bit_3.net_2 24 100
| device Reg_32bit_28.Reg_1bit_3.inverter_1.pmos.1 550 200
p Reg_32bit_28.Reg_1bit_3.net_1 vdd Reg_32bit_28.Reg_1bit_3.net_2 24 200
| device Reg_32bit_28.Reg_1bit_3.inverter_1.pmos.2 550 200
p Reg_32bit_28.Reg_1bit_3.net_1 vdd Reg_32bit_28.Reg_1bit_3.net_2 24 200
| device Reg_32bit_28.Reg_1bit_3.inverter_1.pmos.3 550 200
p Reg_32bit_28.Reg_1bit_3.net_1 vdd Reg_32bit_28.Reg_1bit_3.net_2 24 200
| device Reg_32bit_28.Reg_1bit_3.inverter_1.pmos.4 550 200
p Reg_32bit_28.Reg_1bit_3.net_1 vdd Reg_32bit_28.Reg_1bit_3.net_2 24 200
| end Reg_32bit_28.Reg_1bit_3.inverter_1
| begin Reg_32bit_28.Reg_1bit_3.inverter_2 290 260
| device Reg_32bit_28.Reg_1bit_3.inverter_2.nmos.1 550 360
n data[3] gnd Reg_32bit_28.Reg_1bit_3.net_3 24 100
| device Reg_32bit_28.Reg_1bit_3.inverter_2.nmos.2 550 360
n data[3] gnd Reg_32bit_28.Reg_1bit_3.net_3 24 100
| device Reg_32bit_28.Reg_1bit_3.inverter_2.nmos.3 550 360
n data[3] gnd Reg_32bit_28.Reg_1bit_3.net_3 24 100
| device Reg_32bit_28.Reg_1bit_3.inverter_2.nmos.4 550 360
n data[3] gnd Reg_32bit_28.Reg_1bit_3.net_3 24 100
| device Reg_32bit_28.Reg_1bit_3.inverter_2.pmos.1 550 200
p data[3] vdd Reg_32bit_28.Reg_1bit_3.net_3 24 200
| device Reg_32bit_28.Reg_1bit_3.inverter_2.pmos.2 550 200
p data[3] vdd Reg_32bit_28.Reg_1bit_3.net_3 24 200
| device Reg_32bit_28.Reg_1bit_3.inverter_2.pmos.3 550 200
p data[3] vdd Reg_32bit_28.Reg_1bit_3.net_3 24 200
| device Reg_32bit_28.Reg_1bit_3.inverter_2.pmos.4 550 200
p data[3] vdd Reg_32bit_28.Reg_1bit_3.net_3 24 200
| end Reg_32bit_28.Reg_1bit_3.inverter_2
| device Reg_32bit_28.Reg_1bit_3.nmos_1 730 230
n inR1[29] Reg_32bit_28.Reg_1bit_3.net_2 out1[3] 24 100
| device Reg_32bit_28.Reg_1bit_3.nmos_2 730 360
n inR2[29] Reg_32bit_28.Reg_1bit_3.net_2 out2[3] 24 100
| end Reg_32bit_28.Reg_1bit_3
| begin Reg_32bit_28.Reg_1bit_4 510 620
| begin Reg_32bit_28.Reg_1bit_4.inverter 560 210
| device Reg_32bit_28.Reg_1bit_4.inverter.nmos 550 360
n Reg_32bit_28.Reg_1bit_4.net_2 gnd Reg_32bit_28.Reg_1bit_4.net_1 24 100
| device Reg_32bit_28.Reg_1bit_4.inverter.pmos 550 200
p Reg_32bit_28.Reg_1bit_4.net_2 vdd Reg_32bit_28.Reg_1bit_4.net_1 24 200
| end Reg_32bit_28.Reg_1bit_4.inverter
| device Reg_32bit_28.Reg_1bit_4.nmos.1 390 260
n w[29] Reg_32bit_28.Reg_1bit_4.net_3 Reg_32bit_28.Reg_1bit_4.net_1 24 100
| device Reg_32bit_28.Reg_1bit_4.nmos.2 390 260
n w[29] Reg_32bit_28.Reg_1bit_4.net_3 Reg_32bit_28.Reg_1bit_4.net_1 24 100
| device Reg_32bit_28.Reg_1bit_4.nmos.3 390 260
n w[29] Reg_32bit_28.Reg_1bit_4.net_3 Reg_32bit_28.Reg_1bit_4.net_1 24 100
| device Reg_32bit_28.Reg_1bit_4.nmos.4 390 260
n w[29] Reg_32bit_28.Reg_1bit_4.net_3 Reg_32bit_28.Reg_1bit_4.net_1 24 100
| begin Reg_32bit_28.Reg_1bit_4.inverter_1 550 380
| device Reg_32bit_28.Reg_1bit_4.inverter_1.nmos.1 550 360
n Reg_32bit_28.Reg_1bit_4.net_1 gnd Reg_32bit_28.Reg_1bit_4.net_2 24 100
| device Reg_32bit_28.Reg_1bit_4.inverter_1.nmos.2 550 360
n Reg_32bit_28.Reg_1bit_4.net_1 gnd Reg_32bit_28.Reg_1bit_4.net_2 24 100
| device Reg_32bit_28.Reg_1bit_4.inverter_1.nmos.3 550 360
n Reg_32bit_28.Reg_1bit_4.net_1 gnd Reg_32bit_28.Reg_1bit_4.net_2 24 100
| device Reg_32bit_28.Reg_1bit_4.inverter_1.nmos.4 550 360
n Reg_32bit_28.Reg_1bit_4.net_1 gnd Reg_32bit_28.Reg_1bit_4.net_2 24 100
| device Reg_32bit_28.Reg_1bit_4.inverter_1.pmos.1 550 200
p Reg_32bit_28.Reg_1bit_4.net_1 vdd Reg_32bit_28.Reg_1bit_4.net_2 24 200
| device Reg_32bit_28.Reg_1bit_4.inverter_1.pmos.2 550 200
p Reg_32bit_28.Reg_1bit_4.net_1 vdd Reg_32bit_28.Reg_1bit_4.net_2 24 200
| device Reg_32bit_28.Reg_1bit_4.inverter_1.pmos.3 550 200
p Reg_32bit_28.Reg_1bit_4.net_1 vdd Reg_32bit_28.Reg_1bit_4.net_2 24 200
| device Reg_32bit_28.Reg_1bit_4.inverter_1.pmos.4 550 200
p Reg_32bit_28.Reg_1bit_4.net_1 vdd Reg_32bit_28.Reg_1bit_4.net_2 24 200
| end Reg_32bit_28.Reg_1bit_4.inverter_1
| begin Reg_32bit_28.Reg_1bit_4.inverter_2 290 260
| device Reg_32bit_28.Reg_1bit_4.inverter_2.nmos.1 550 360
n data[4] gnd Reg_32bit_28.Reg_1bit_4.net_3 24 100
| device Reg_32bit_28.Reg_1bit_4.inverter_2.nmos.2 550 360
n data[4] gnd Reg_32bit_28.Reg_1bit_4.net_3 24 100
| device Reg_32bit_28.Reg_1bit_4.inverter_2.nmos.3 550 360
n data[4] gnd Reg_32bit_28.Reg_1bit_4.net_3 24 100
| device Reg_32bit_28.Reg_1bit_4.inverter_2.nmos.4 550 360
n data[4] gnd Reg_32bit_28.Reg_1bit_4.net_3 24 100
| device Reg_32bit_28.Reg_1bit_4.inverter_2.pmos.1 550 200
p data[4] vdd Reg_32bit_28.Reg_1bit_4.net_3 24 200
| device Reg_32bit_28.Reg_1bit_4.inverter_2.pmos.2 550 200
p data[4] vdd Reg_32bit_28.Reg_1bit_4.net_3 24 200
| device Reg_32bit_28.Reg_1bit_4.inverter_2.pmos.3 550 200
p data[4] vdd Reg_32bit_28.Reg_1bit_4.net_3 24 200
| device Reg_32bit_28.Reg_1bit_4.inverter_2.pmos.4 550 200
p data[4] vdd Reg_32bit_28.Reg_1bit_4.net_3 24 200
| end Reg_32bit_28.Reg_1bit_4.inverter_2
| device Reg_32bit_28.Reg_1bit_4.nmos_1 730 230
n inR1[29] Reg_32bit_28.Reg_1bit_4.net_2 out1[4] 24 100
| device Reg_32bit_28.Reg_1bit_4.nmos_2 730 360
n inR2[29] Reg_32bit_28.Reg_1bit_4.net_2 out2[4] 24 100
| end Reg_32bit_28.Reg_1bit_4
| begin Reg_32bit_28.Reg_1bit_5 510 750
| begin Reg_32bit_28.Reg_1bit_5.inverter 560 210
| device Reg_32bit_28.Reg_1bit_5.inverter.nmos 550 360
n Reg_32bit_28.Reg_1bit_5.net_2 gnd Reg_32bit_28.Reg_1bit_5.net_1 24 100
| device Reg_32bit_28.Reg_1bit_5.inverter.pmos 550 200
p Reg_32bit_28.Reg_1bit_5.net_2 vdd Reg_32bit_28.Reg_1bit_5.net_1 24 200
| end Reg_32bit_28.Reg_1bit_5.inverter
| device Reg_32bit_28.Reg_1bit_5.nmos.1 390 260
n w[29] Reg_32bit_28.Reg_1bit_5.net_3 Reg_32bit_28.Reg_1bit_5.net_1 24 100
| device Reg_32bit_28.Reg_1bit_5.nmos.2 390 260
n w[29] Reg_32bit_28.Reg_1bit_5.net_3 Reg_32bit_28.Reg_1bit_5.net_1 24 100
| device Reg_32bit_28.Reg_1bit_5.nmos.3 390 260
n w[29] Reg_32bit_28.Reg_1bit_5.net_3 Reg_32bit_28.Reg_1bit_5.net_1 24 100
| device Reg_32bit_28.Reg_1bit_5.nmos.4 390 260
n w[29] Reg_32bit_28.Reg_1bit_5.net_3 Reg_32bit_28.Reg_1bit_5.net_1 24 100
| begin Reg_32bit_28.Reg_1bit_5.inverter_1 550 380
| device Reg_32bit_28.Reg_1bit_5.inverter_1.nmos.1 550 360
n Reg_32bit_28.Reg_1bit_5.net_1 gnd Reg_32bit_28.Reg_1bit_5.net_2 24 100
| device Reg_32bit_28.Reg_1bit_5.inverter_1.nmos.2 550 360
n Reg_32bit_28.Reg_1bit_5.net_1 gnd Reg_32bit_28.Reg_1bit_5.net_2 24 100
| device Reg_32bit_28.Reg_1bit_5.inverter_1.nmos.3 550 360
n Reg_32bit_28.Reg_1bit_5.net_1 gnd Reg_32bit_28.Reg_1bit_5.net_2 24 100
| device Reg_32bit_28.Reg_1bit_5.inverter_1.nmos.4 550 360
n Reg_32bit_28.Reg_1bit_5.net_1 gnd Reg_32bit_28.Reg_1bit_5.net_2 24 100
| device Reg_32bit_28.Reg_1bit_5.inverter_1.pmos.1 550 200
p Reg_32bit_28.Reg_1bit_5.net_1 vdd Reg_32bit_28.Reg_1bit_5.net_2 24 200
| device Reg_32bit_28.Reg_1bit_5.inverter_1.pmos.2 550 200
p Reg_32bit_28.Reg_1bit_5.net_1 vdd Reg_32bit_28.Reg_1bit_5.net_2 24 200
| device Reg_32bit_28.Reg_1bit_5.inverter_1.pmos.3 550 200
p Reg_32bit_28.Reg_1bit_5.net_1 vdd Reg_32bit_28.Reg_1bit_5.net_2 24 200
| device Reg_32bit_28.Reg_1bit_5.inverter_1.pmos.4 550 200
p Reg_32bit_28.Reg_1bit_5.net_1 vdd Reg_32bit_28.Reg_1bit_5.net_2 24 200
| end Reg_32bit_28.Reg_1bit_5.inverter_1
| begin Reg_32bit_28.Reg_1bit_5.inverter_2 290 260
| device Reg_32bit_28.Reg_1bit_5.inverter_2.nmos.1 550 360
n data[5] gnd Reg_32bit_28.Reg_1bit_5.net_3 24 100
| device Reg_32bit_28.Reg_1bit_5.inverter_2.nmos.2 550 360
n data[5] gnd Reg_32bit_28.Reg_1bit_5.net_3 24 100
| device Reg_32bit_28.Reg_1bit_5.inverter_2.nmos.3 550 360
n data[5] gnd Reg_32bit_28.Reg_1bit_5.net_3 24 100
| device Reg_32bit_28.Reg_1bit_5.inverter_2.nmos.4 550 360
n data[5] gnd Reg_32bit_28.Reg_1bit_5.net_3 24 100
| device Reg_32bit_28.Reg_1bit_5.inverter_2.pmos.1 550 200
p data[5] vdd Reg_32bit_28.Reg_1bit_5.net_3 24 200
| device Reg_32bit_28.Reg_1bit_5.inverter_2.pmos.2 550 200
p data[5] vdd Reg_32bit_28.Reg_1bit_5.net_3 24 200
| device Reg_32bit_28.Reg_1bit_5.inverter_2.pmos.3 550 200
p data[5] vdd Reg_32bit_28.Reg_1bit_5.net_3 24 200
| device Reg_32bit_28.Reg_1bit_5.inverter_2.pmos.4 550 200
p data[5] vdd Reg_32bit_28.Reg_1bit_5.net_3 24 200
| end Reg_32bit_28.Reg_1bit_5.inverter_2
| device Reg_32bit_28.Reg_1bit_5.nmos_1 730 230
n inR1[29] Reg_32bit_28.Reg_1bit_5.net_2 out1[5] 24 100
| device Reg_32bit_28.Reg_1bit_5.nmos_2 730 360
n inR2[29] Reg_32bit_28.Reg_1bit_5.net_2 out2[5] 24 100
| end Reg_32bit_28.Reg_1bit_5
| begin Reg_32bit_28.Reg_1bit_6 510 880
| begin Reg_32bit_28.Reg_1bit_6.inverter 560 210
| device Reg_32bit_28.Reg_1bit_6.inverter.nmos 550 360
n Reg_32bit_28.Reg_1bit_6.net_2 gnd Reg_32bit_28.Reg_1bit_6.net_1 24 100
| device Reg_32bit_28.Reg_1bit_6.inverter.pmos 550 200
p Reg_32bit_28.Reg_1bit_6.net_2 vdd Reg_32bit_28.Reg_1bit_6.net_1 24 200
| end Reg_32bit_28.Reg_1bit_6.inverter
| device Reg_32bit_28.Reg_1bit_6.nmos.1 390 260
n w[29] Reg_32bit_28.Reg_1bit_6.net_3 Reg_32bit_28.Reg_1bit_6.net_1 24 100
| device Reg_32bit_28.Reg_1bit_6.nmos.2 390 260
n w[29] Reg_32bit_28.Reg_1bit_6.net_3 Reg_32bit_28.Reg_1bit_6.net_1 24 100
| device Reg_32bit_28.Reg_1bit_6.nmos.3 390 260
n w[29] Reg_32bit_28.Reg_1bit_6.net_3 Reg_32bit_28.Reg_1bit_6.net_1 24 100
| device Reg_32bit_28.Reg_1bit_6.nmos.4 390 260
n w[29] Reg_32bit_28.Reg_1bit_6.net_3 Reg_32bit_28.Reg_1bit_6.net_1 24 100
| begin Reg_32bit_28.Reg_1bit_6.inverter_1 550 380
| device Reg_32bit_28.Reg_1bit_6.inverter_1.nmos.1 550 360
n Reg_32bit_28.Reg_1bit_6.net_1 gnd Reg_32bit_28.Reg_1bit_6.net_2 24 100
| device Reg_32bit_28.Reg_1bit_6.inverter_1.nmos.2 550 360
n Reg_32bit_28.Reg_1bit_6.net_1 gnd Reg_32bit_28.Reg_1bit_6.net_2 24 100
| device Reg_32bit_28.Reg_1bit_6.inverter_1.nmos.3 550 360
n Reg_32bit_28.Reg_1bit_6.net_1 gnd Reg_32bit_28.Reg_1bit_6.net_2 24 100
| device Reg_32bit_28.Reg_1bit_6.inverter_1.nmos.4 550 360
n Reg_32bit_28.Reg_1bit_6.net_1 gnd Reg_32bit_28.Reg_1bit_6.net_2 24 100
| device Reg_32bit_28.Reg_1bit_6.inverter_1.pmos.1 550 200
p Reg_32bit_28.Reg_1bit_6.net_1 vdd Reg_32bit_28.Reg_1bit_6.net_2 24 200
| device Reg_32bit_28.Reg_1bit_6.inverter_1.pmos.2 550 200
p Reg_32bit_28.Reg_1bit_6.net_1 vdd Reg_32bit_28.Reg_1bit_6.net_2 24 200
| device Reg_32bit_28.Reg_1bit_6.inverter_1.pmos.3 550 200
p Reg_32bit_28.Reg_1bit_6.net_1 vdd Reg_32bit_28.Reg_1bit_6.net_2 24 200
| device Reg_32bit_28.Reg_1bit_6.inverter_1.pmos.4 550 200
p Reg_32bit_28.Reg_1bit_6.net_1 vdd Reg_32bit_28.Reg_1bit_6.net_2 24 200
| end Reg_32bit_28.Reg_1bit_6.inverter_1
| begin Reg_32bit_28.Reg_1bit_6.inverter_2 290 260
| device Reg_32bit_28.Reg_1bit_6.inverter_2.nmos.1 550 360
n data[6] gnd Reg_32bit_28.Reg_1bit_6.net_3 24 100
| device Reg_32bit_28.Reg_1bit_6.inverter_2.nmos.2 550 360
n data[6] gnd Reg_32bit_28.Reg_1bit_6.net_3 24 100
| device Reg_32bit_28.Reg_1bit_6.inverter_2.nmos.3 550 360
n data[6] gnd Reg_32bit_28.Reg_1bit_6.net_3 24 100
| device Reg_32bit_28.Reg_1bit_6.inverter_2.nmos.4 550 360
n data[6] gnd Reg_32bit_28.Reg_1bit_6.net_3 24 100
| device Reg_32bit_28.Reg_1bit_6.inverter_2.pmos.1 550 200
p data[6] vdd Reg_32bit_28.Reg_1bit_6.net_3 24 200
| device Reg_32bit_28.Reg_1bit_6.inverter_2.pmos.2 550 200
p data[6] vdd Reg_32bit_28.Reg_1bit_6.net_3 24 200
| device Reg_32bit_28.Reg_1bit_6.inverter_2.pmos.3 550 200
p data[6] vdd Reg_32bit_28.Reg_1bit_6.net_3 24 200
| device Reg_32bit_28.Reg_1bit_6.inverter_2.pmos.4 550 200
p data[6] vdd Reg_32bit_28.Reg_1bit_6.net_3 24 200
| end Reg_32bit_28.Reg_1bit_6.inverter_2
| device Reg_32bit_28.Reg_1bit_6.nmos_1 730 230
n inR1[29] Reg_32bit_28.Reg_1bit_6.net_2 out1[6] 24 100
| device Reg_32bit_28.Reg_1bit_6.nmos_2 730 360
n inR2[29] Reg_32bit_28.Reg_1bit_6.net_2 out2[6] 24 100
| end Reg_32bit_28.Reg_1bit_6
| begin Reg_32bit_28.Reg_1bit_7 510 1010
| begin Reg_32bit_28.Reg_1bit_7.inverter 560 210
| device Reg_32bit_28.Reg_1bit_7.inverter.nmos 550 360
n Reg_32bit_28.Reg_1bit_7.net_2 gnd Reg_32bit_28.Reg_1bit_7.net_1 24 100
| device Reg_32bit_28.Reg_1bit_7.inverter.pmos 550 200
p Reg_32bit_28.Reg_1bit_7.net_2 vdd Reg_32bit_28.Reg_1bit_7.net_1 24 200
| end Reg_32bit_28.Reg_1bit_7.inverter
| device Reg_32bit_28.Reg_1bit_7.nmos.1 390 260
n w[29] Reg_32bit_28.Reg_1bit_7.net_3 Reg_32bit_28.Reg_1bit_7.net_1 24 100
| device Reg_32bit_28.Reg_1bit_7.nmos.2 390 260
n w[29] Reg_32bit_28.Reg_1bit_7.net_3 Reg_32bit_28.Reg_1bit_7.net_1 24 100
| device Reg_32bit_28.Reg_1bit_7.nmos.3 390 260
n w[29] Reg_32bit_28.Reg_1bit_7.net_3 Reg_32bit_28.Reg_1bit_7.net_1 24 100
| device Reg_32bit_28.Reg_1bit_7.nmos.4 390 260
n w[29] Reg_32bit_28.Reg_1bit_7.net_3 Reg_32bit_28.Reg_1bit_7.net_1 24 100
| begin Reg_32bit_28.Reg_1bit_7.inverter_1 550 380
| device Reg_32bit_28.Reg_1bit_7.inverter_1.nmos.1 550 360
n Reg_32bit_28.Reg_1bit_7.net_1 gnd Reg_32bit_28.Reg_1bit_7.net_2 24 100
| device Reg_32bit_28.Reg_1bit_7.inverter_1.nmos.2 550 360
n Reg_32bit_28.Reg_1bit_7.net_1 gnd Reg_32bit_28.Reg_1bit_7.net_2 24 100
| device Reg_32bit_28.Reg_1bit_7.inverter_1.nmos.3 550 360
n Reg_32bit_28.Reg_1bit_7.net_1 gnd Reg_32bit_28.Reg_1bit_7.net_2 24 100
| device Reg_32bit_28.Reg_1bit_7.inverter_1.nmos.4 550 360
n Reg_32bit_28.Reg_1bit_7.net_1 gnd Reg_32bit_28.Reg_1bit_7.net_2 24 100
| device Reg_32bit_28.Reg_1bit_7.inverter_1.pmos.1 550 200
p Reg_32bit_28.Reg_1bit_7.net_1 vdd Reg_32bit_28.Reg_1bit_7.net_2 24 200
| device Reg_32bit_28.Reg_1bit_7.inverter_1.pmos.2 550 200
p Reg_32bit_28.Reg_1bit_7.net_1 vdd Reg_32bit_28.Reg_1bit_7.net_2 24 200
| device Reg_32bit_28.Reg_1bit_7.inverter_1.pmos.3 550 200
p Reg_32bit_28.Reg_1bit_7.net_1 vdd Reg_32bit_28.Reg_1bit_7.net_2 24 200
| device Reg_32bit_28.Reg_1bit_7.inverter_1.pmos.4 550 200
p Reg_32bit_28.Reg_1bit_7.net_1 vdd Reg_32bit_28.Reg_1bit_7.net_2 24 200
| end Reg_32bit_28.Reg_1bit_7.inverter_1
| begin Reg_32bit_28.Reg_1bit_7.inverter_2 290 260
| device Reg_32bit_28.Reg_1bit_7.inverter_2.nmos.1 550 360
n data[7] gnd Reg_32bit_28.Reg_1bit_7.net_3 24 100
| device Reg_32bit_28.Reg_1bit_7.inverter_2.nmos.2 550 360
n data[7] gnd Reg_32bit_28.Reg_1bit_7.net_3 24 100
| device Reg_32bit_28.Reg_1bit_7.inverter_2.nmos.3 550 360
n data[7] gnd Reg_32bit_28.Reg_1bit_7.net_3 24 100
| device Reg_32bit_28.Reg_1bit_7.inverter_2.nmos.4 550 360
n data[7] gnd Reg_32bit_28.Reg_1bit_7.net_3 24 100
| device Reg_32bit_28.Reg_1bit_7.inverter_2.pmos.1 550 200
p data[7] vdd Reg_32bit_28.Reg_1bit_7.net_3 24 200
| device Reg_32bit_28.Reg_1bit_7.inverter_2.pmos.2 550 200
p data[7] vdd Reg_32bit_28.Reg_1bit_7.net_3 24 200
| device Reg_32bit_28.Reg_1bit_7.inverter_2.pmos.3 550 200
p data[7] vdd Reg_32bit_28.Reg_1bit_7.net_3 24 200
| device Reg_32bit_28.Reg_1bit_7.inverter_2.pmos.4 550 200
p data[7] vdd Reg_32bit_28.Reg_1bit_7.net_3 24 200
| end Reg_32bit_28.Reg_1bit_7.inverter_2
| device Reg_32bit_28.Reg_1bit_7.nmos_1 730 230
n inR1[29] Reg_32bit_28.Reg_1bit_7.net_2 out1[7] 24 100
| device Reg_32bit_28.Reg_1bit_7.nmos_2 730 360
n inR2[29] Reg_32bit_28.Reg_1bit_7.net_2 out2[7] 24 100
| end Reg_32bit_28.Reg_1bit_7
| begin Reg_32bit_28.Reg_1bit_8 510 1150
| begin Reg_32bit_28.Reg_1bit_8.inverter 560 210
| device Reg_32bit_28.Reg_1bit_8.inverter.nmos 550 360
n Reg_32bit_28.Reg_1bit_8.net_2 gnd Reg_32bit_28.Reg_1bit_8.net_1 24 100
| device Reg_32bit_28.Reg_1bit_8.inverter.pmos 550 200
p Reg_32bit_28.Reg_1bit_8.net_2 vdd Reg_32bit_28.Reg_1bit_8.net_1 24 200
| end Reg_32bit_28.Reg_1bit_8.inverter
| device Reg_32bit_28.Reg_1bit_8.nmos.1 390 260
n w[29] Reg_32bit_28.Reg_1bit_8.net_3 Reg_32bit_28.Reg_1bit_8.net_1 24 100
| device Reg_32bit_28.Reg_1bit_8.nmos.2 390 260
n w[29] Reg_32bit_28.Reg_1bit_8.net_3 Reg_32bit_28.Reg_1bit_8.net_1 24 100
| device Reg_32bit_28.Reg_1bit_8.nmos.3 390 260
n w[29] Reg_32bit_28.Reg_1bit_8.net_3 Reg_32bit_28.Reg_1bit_8.net_1 24 100
| device Reg_32bit_28.Reg_1bit_8.nmos.4 390 260
n w[29] Reg_32bit_28.Reg_1bit_8.net_3 Reg_32bit_28.Reg_1bit_8.net_1 24 100
| begin Reg_32bit_28.Reg_1bit_8.inverter_1 550 380
| device Reg_32bit_28.Reg_1bit_8.inverter_1.nmos.1 550 360
n Reg_32bit_28.Reg_1bit_8.net_1 gnd Reg_32bit_28.Reg_1bit_8.net_2 24 100
| device Reg_32bit_28.Reg_1bit_8.inverter_1.nmos.2 550 360
n Reg_32bit_28.Reg_1bit_8.net_1 gnd Reg_32bit_28.Reg_1bit_8.net_2 24 100
| device Reg_32bit_28.Reg_1bit_8.inverter_1.nmos.3 550 360
n Reg_32bit_28.Reg_1bit_8.net_1 gnd Reg_32bit_28.Reg_1bit_8.net_2 24 100
| device Reg_32bit_28.Reg_1bit_8.inverter_1.nmos.4 550 360
n Reg_32bit_28.Reg_1bit_8.net_1 gnd Reg_32bit_28.Reg_1bit_8.net_2 24 100
| device Reg_32bit_28.Reg_1bit_8.inverter_1.pmos.1 550 200
p Reg_32bit_28.Reg_1bit_8.net_1 vdd Reg_32bit_28.Reg_1bit_8.net_2 24 200
| device Reg_32bit_28.Reg_1bit_8.inverter_1.pmos.2 550 200
p Reg_32bit_28.Reg_1bit_8.net_1 vdd Reg_32bit_28.Reg_1bit_8.net_2 24 200
| device Reg_32bit_28.Reg_1bit_8.inverter_1.pmos.3 550 200
p Reg_32bit_28.Reg_1bit_8.net_1 vdd Reg_32bit_28.Reg_1bit_8.net_2 24 200
| device Reg_32bit_28.Reg_1bit_8.inverter_1.pmos.4 550 200
p Reg_32bit_28.Reg_1bit_8.net_1 vdd Reg_32bit_28.Reg_1bit_8.net_2 24 200
| end Reg_32bit_28.Reg_1bit_8.inverter_1
| begin Reg_32bit_28.Reg_1bit_8.inverter_2 290 260
| device Reg_32bit_28.Reg_1bit_8.inverter_2.nmos.1 550 360
n data[8] gnd Reg_32bit_28.Reg_1bit_8.net_3 24 100
| device Reg_32bit_28.Reg_1bit_8.inverter_2.nmos.2 550 360
n data[8] gnd Reg_32bit_28.Reg_1bit_8.net_3 24 100
| device Reg_32bit_28.Reg_1bit_8.inverter_2.nmos.3 550 360
n data[8] gnd Reg_32bit_28.Reg_1bit_8.net_3 24 100
| device Reg_32bit_28.Reg_1bit_8.inverter_2.nmos.4 550 360
n data[8] gnd Reg_32bit_28.Reg_1bit_8.net_3 24 100
| device Reg_32bit_28.Reg_1bit_8.inverter_2.pmos.1 550 200
p data[8] vdd Reg_32bit_28.Reg_1bit_8.net_3 24 200
| device Reg_32bit_28.Reg_1bit_8.inverter_2.pmos.2 550 200
p data[8] vdd Reg_32bit_28.Reg_1bit_8.net_3 24 200
| device Reg_32bit_28.Reg_1bit_8.inverter_2.pmos.3 550 200
p data[8] vdd Reg_32bit_28.Reg_1bit_8.net_3 24 200
| device Reg_32bit_28.Reg_1bit_8.inverter_2.pmos.4 550 200
p data[8] vdd Reg_32bit_28.Reg_1bit_8.net_3 24 200
| end Reg_32bit_28.Reg_1bit_8.inverter_2
| device Reg_32bit_28.Reg_1bit_8.nmos_1 730 230
n inR1[29] Reg_32bit_28.Reg_1bit_8.net_2 out1[8] 24 100
| device Reg_32bit_28.Reg_1bit_8.nmos_2 730 360
n inR2[29] Reg_32bit_28.Reg_1bit_8.net_2 out2[8] 24 100
| end Reg_32bit_28.Reg_1bit_8
| begin Reg_32bit_28.Reg_1bit_9 510 1280
| begin Reg_32bit_28.Reg_1bit_9.inverter 560 210
| device Reg_32bit_28.Reg_1bit_9.inverter.nmos 550 360
n Reg_32bit_28.Reg_1bit_9.net_2 gnd Reg_32bit_28.Reg_1bit_9.net_1 24 100
| device Reg_32bit_28.Reg_1bit_9.inverter.pmos 550 200
p Reg_32bit_28.Reg_1bit_9.net_2 vdd Reg_32bit_28.Reg_1bit_9.net_1 24 200
| end Reg_32bit_28.Reg_1bit_9.inverter
| device Reg_32bit_28.Reg_1bit_9.nmos.1 390 260
n w[29] Reg_32bit_28.Reg_1bit_9.net_3 Reg_32bit_28.Reg_1bit_9.net_1 24 100
| device Reg_32bit_28.Reg_1bit_9.nmos.2 390 260
n w[29] Reg_32bit_28.Reg_1bit_9.net_3 Reg_32bit_28.Reg_1bit_9.net_1 24 100
| device Reg_32bit_28.Reg_1bit_9.nmos.3 390 260
n w[29] Reg_32bit_28.Reg_1bit_9.net_3 Reg_32bit_28.Reg_1bit_9.net_1 24 100
| device Reg_32bit_28.Reg_1bit_9.nmos.4 390 260
n w[29] Reg_32bit_28.Reg_1bit_9.net_3 Reg_32bit_28.Reg_1bit_9.net_1 24 100
| begin Reg_32bit_28.Reg_1bit_9.inverter_1 550 380
| device Reg_32bit_28.Reg_1bit_9.inverter_1.nmos.1 550 360
n Reg_32bit_28.Reg_1bit_9.net_1 gnd Reg_32bit_28.Reg_1bit_9.net_2 24 100
| device Reg_32bit_28.Reg_1bit_9.inverter_1.nmos.2 550 360
n Reg_32bit_28.Reg_1bit_9.net_1 gnd Reg_32bit_28.Reg_1bit_9.net_2 24 100
| device Reg_32bit_28.Reg_1bit_9.inverter_1.nmos.3 550 360
n Reg_32bit_28.Reg_1bit_9.net_1 gnd Reg_32bit_28.Reg_1bit_9.net_2 24 100
| device Reg_32bit_28.Reg_1bit_9.inverter_1.nmos.4 550 360
n Reg_32bit_28.Reg_1bit_9.net_1 gnd Reg_32bit_28.Reg_1bit_9.net_2 24 100
| device Reg_32bit_28.Reg_1bit_9.inverter_1.pmos.1 550 200
p Reg_32bit_28.Reg_1bit_9.net_1 vdd Reg_32bit_28.Reg_1bit_9.net_2 24 200
| device Reg_32bit_28.Reg_1bit_9.inverter_1.pmos.2 550 200
p Reg_32bit_28.Reg_1bit_9.net_1 vdd Reg_32bit_28.Reg_1bit_9.net_2 24 200
| device Reg_32bit_28.Reg_1bit_9.inverter_1.pmos.3 550 200
p Reg_32bit_28.Reg_1bit_9.net_1 vdd Reg_32bit_28.Reg_1bit_9.net_2 24 200
| device Reg_32bit_28.Reg_1bit_9.inverter_1.pmos.4 550 200
p Reg_32bit_28.Reg_1bit_9.net_1 vdd Reg_32bit_28.Reg_1bit_9.net_2 24 200
| end Reg_32bit_28.Reg_1bit_9.inverter_1
| begin Reg_32bit_28.Reg_1bit_9.inverter_2 290 260
| device Reg_32bit_28.Reg_1bit_9.inverter_2.nmos.1 550 360
n data[9] gnd Reg_32bit_28.Reg_1bit_9.net_3 24 100
| device Reg_32bit_28.Reg_1bit_9.inverter_2.nmos.2 550 360
n data[9] gnd Reg_32bit_28.Reg_1bit_9.net_3 24 100
| device Reg_32bit_28.Reg_1bit_9.inverter_2.nmos.3 550 360
n data[9] gnd Reg_32bit_28.Reg_1bit_9.net_3 24 100
| device Reg_32bit_28.Reg_1bit_9.inverter_2.nmos.4 550 360
n data[9] gnd Reg_32bit_28.Reg_1bit_9.net_3 24 100
| device Reg_32bit_28.Reg_1bit_9.inverter_2.pmos.1 550 200
p data[9] vdd Reg_32bit_28.Reg_1bit_9.net_3 24 200
| device Reg_32bit_28.Reg_1bit_9.inverter_2.pmos.2 550 200
p data[9] vdd Reg_32bit_28.Reg_1bit_9.net_3 24 200
| device Reg_32bit_28.Reg_1bit_9.inverter_2.pmos.3 550 200
p data[9] vdd Reg_32bit_28.Reg_1bit_9.net_3 24 200
| device Reg_32bit_28.Reg_1bit_9.inverter_2.pmos.4 550 200
p data[9] vdd Reg_32bit_28.Reg_1bit_9.net_3 24 200
| end Reg_32bit_28.Reg_1bit_9.inverter_2
| device Reg_32bit_28.Reg_1bit_9.nmos_1 730 230
n inR1[29] Reg_32bit_28.Reg_1bit_9.net_2 out1[9] 24 100
| device Reg_32bit_28.Reg_1bit_9.nmos_2 730 360
n inR2[29] Reg_32bit_28.Reg_1bit_9.net_2 out2[9] 24 100
| end Reg_32bit_28.Reg_1bit_9
| begin Reg_32bit_28.Reg_1bit_10 510 1410
| begin Reg_32bit_28.Reg_1bit_10.inverter 560 210
| device Reg_32bit_28.Reg_1bit_10.inverter.nmos 550 360
n Reg_32bit_28.Reg_1bit_10.net_2 gnd Reg_32bit_28.Reg_1bit_10.net_1 24 100
| device Reg_32bit_28.Reg_1bit_10.inverter.pmos 550 200
p Reg_32bit_28.Reg_1bit_10.net_2 vdd Reg_32bit_28.Reg_1bit_10.net_1 24 200
| end Reg_32bit_28.Reg_1bit_10.inverter
| device Reg_32bit_28.Reg_1bit_10.nmos.1 390 260
n w[29] Reg_32bit_28.Reg_1bit_10.net_3 Reg_32bit_28.Reg_1bit_10.net_1 24 100
| device Reg_32bit_28.Reg_1bit_10.nmos.2 390 260
n w[29] Reg_32bit_28.Reg_1bit_10.net_3 Reg_32bit_28.Reg_1bit_10.net_1 24 100
| device Reg_32bit_28.Reg_1bit_10.nmos.3 390 260
n w[29] Reg_32bit_28.Reg_1bit_10.net_3 Reg_32bit_28.Reg_1bit_10.net_1 24 100
| device Reg_32bit_28.Reg_1bit_10.nmos.4 390 260
n w[29] Reg_32bit_28.Reg_1bit_10.net_3 Reg_32bit_28.Reg_1bit_10.net_1 24 100
| begin Reg_32bit_28.Reg_1bit_10.inverter_1 550 380
| device Reg_32bit_28.Reg_1bit_10.inverter_1.nmos.1 550 360
n Reg_32bit_28.Reg_1bit_10.net_1 gnd Reg_32bit_28.Reg_1bit_10.net_2 24 100
| device Reg_32bit_28.Reg_1bit_10.inverter_1.nmos.2 550 360
n Reg_32bit_28.Reg_1bit_10.net_1 gnd Reg_32bit_28.Reg_1bit_10.net_2 24 100
| device Reg_32bit_28.Reg_1bit_10.inverter_1.nmos.3 550 360
n Reg_32bit_28.Reg_1bit_10.net_1 gnd Reg_32bit_28.Reg_1bit_10.net_2 24 100
| device Reg_32bit_28.Reg_1bit_10.inverter_1.nmos.4 550 360
n Reg_32bit_28.Reg_1bit_10.net_1 gnd Reg_32bit_28.Reg_1bit_10.net_2 24 100
| device Reg_32bit_28.Reg_1bit_10.inverter_1.pmos.1 550 200
p Reg_32bit_28.Reg_1bit_10.net_1 vdd Reg_32bit_28.Reg_1bit_10.net_2 24 200
| device Reg_32bit_28.Reg_1bit_10.inverter_1.pmos.2 550 200
p Reg_32bit_28.Reg_1bit_10.net_1 vdd Reg_32bit_28.Reg_1bit_10.net_2 24 200
| device Reg_32bit_28.Reg_1bit_10.inverter_1.pmos.3 550 200
p Reg_32bit_28.Reg_1bit_10.net_1 vdd Reg_32bit_28.Reg_1bit_10.net_2 24 200
| device Reg_32bit_28.Reg_1bit_10.inverter_1.pmos.4 550 200
p Reg_32bit_28.Reg_1bit_10.net_1 vdd Reg_32bit_28.Reg_1bit_10.net_2 24 200
| end Reg_32bit_28.Reg_1bit_10.inverter_1
| begin Reg_32bit_28.Reg_1bit_10.inverter_2 290 260
| device Reg_32bit_28.Reg_1bit_10.inverter_2.nmos.1 550 360
n data[10] gnd Reg_32bit_28.Reg_1bit_10.net_3 24 100
| device Reg_32bit_28.Reg_1bit_10.inverter_2.nmos.2 550 360
n data[10] gnd Reg_32bit_28.Reg_1bit_10.net_3 24 100
| device Reg_32bit_28.Reg_1bit_10.inverter_2.nmos.3 550 360
n data[10] gnd Reg_32bit_28.Reg_1bit_10.net_3 24 100
| device Reg_32bit_28.Reg_1bit_10.inverter_2.nmos.4 550 360
n data[10] gnd Reg_32bit_28.Reg_1bit_10.net_3 24 100
| device Reg_32bit_28.Reg_1bit_10.inverter_2.pmos.1 550 200
p data[10] vdd Reg_32bit_28.Reg_1bit_10.net_3 24 200
| device Reg_32bit_28.Reg_1bit_10.inverter_2.pmos.2 550 200
p data[10] vdd Reg_32bit_28.Reg_1bit_10.net_3 24 200
| device Reg_32bit_28.Reg_1bit_10.inverter_2.pmos.3 550 200
p data[10] vdd Reg_32bit_28.Reg_1bit_10.net_3 24 200
| device Reg_32bit_28.Reg_1bit_10.inverter_2.pmos.4 550 200
p data[10] vdd Reg_32bit_28.Reg_1bit_10.net_3 24 200
| end Reg_32bit_28.Reg_1bit_10.inverter_2
| device Reg_32bit_28.Reg_1bit_10.nmos_1 730 230
n inR1[29] Reg_32bit_28.Reg_1bit_10.net_2 out1[10] 24 100
| device Reg_32bit_28.Reg_1bit_10.nmos_2 730 360
n inR2[29] Reg_32bit_28.Reg_1bit_10.net_2 out2[10] 24 100
| end Reg_32bit_28.Reg_1bit_10
| begin Reg_32bit_28.Reg_1bit_11 510 1540
| begin Reg_32bit_28.Reg_1bit_11.inverter 560 210
| device Reg_32bit_28.Reg_1bit_11.inverter.nmos 550 360
n Reg_32bit_28.Reg_1bit_11.net_2 gnd Reg_32bit_28.Reg_1bit_11.net_1 24 100
| device Reg_32bit_28.Reg_1bit_11.inverter.pmos 550 200
p Reg_32bit_28.Reg_1bit_11.net_2 vdd Reg_32bit_28.Reg_1bit_11.net_1 24 200
| end Reg_32bit_28.Reg_1bit_11.inverter
| device Reg_32bit_28.Reg_1bit_11.nmos.1 390 260
n w[29] Reg_32bit_28.Reg_1bit_11.net_3 Reg_32bit_28.Reg_1bit_11.net_1 24 100
| device Reg_32bit_28.Reg_1bit_11.nmos.2 390 260
n w[29] Reg_32bit_28.Reg_1bit_11.net_3 Reg_32bit_28.Reg_1bit_11.net_1 24 100
| device Reg_32bit_28.Reg_1bit_11.nmos.3 390 260
n w[29] Reg_32bit_28.Reg_1bit_11.net_3 Reg_32bit_28.Reg_1bit_11.net_1 24 100
| device Reg_32bit_28.Reg_1bit_11.nmos.4 390 260
n w[29] Reg_32bit_28.Reg_1bit_11.net_3 Reg_32bit_28.Reg_1bit_11.net_1 24 100
| begin Reg_32bit_28.Reg_1bit_11.inverter_1 550 380
| device Reg_32bit_28.Reg_1bit_11.inverter_1.nmos.1 550 360
n Reg_32bit_28.Reg_1bit_11.net_1 gnd Reg_32bit_28.Reg_1bit_11.net_2 24 100
| device Reg_32bit_28.Reg_1bit_11.inverter_1.nmos.2 550 360
n Reg_32bit_28.Reg_1bit_11.net_1 gnd Reg_32bit_28.Reg_1bit_11.net_2 24 100
| device Reg_32bit_28.Reg_1bit_11.inverter_1.nmos.3 550 360
n Reg_32bit_28.Reg_1bit_11.net_1 gnd Reg_32bit_28.Reg_1bit_11.net_2 24 100
| device Reg_32bit_28.Reg_1bit_11.inverter_1.nmos.4 550 360
n Reg_32bit_28.Reg_1bit_11.net_1 gnd Reg_32bit_28.Reg_1bit_11.net_2 24 100
| device Reg_32bit_28.Reg_1bit_11.inverter_1.pmos.1 550 200
p Reg_32bit_28.Reg_1bit_11.net_1 vdd Reg_32bit_28.Reg_1bit_11.net_2 24 200
| device Reg_32bit_28.Reg_1bit_11.inverter_1.pmos.2 550 200
p Reg_32bit_28.Reg_1bit_11.net_1 vdd Reg_32bit_28.Reg_1bit_11.net_2 24 200
| device Reg_32bit_28.Reg_1bit_11.inverter_1.pmos.3 550 200
p Reg_32bit_28.Reg_1bit_11.net_1 vdd Reg_32bit_28.Reg_1bit_11.net_2 24 200
| device Reg_32bit_28.Reg_1bit_11.inverter_1.pmos.4 550 200
p Reg_32bit_28.Reg_1bit_11.net_1 vdd Reg_32bit_28.Reg_1bit_11.net_2 24 200
| end Reg_32bit_28.Reg_1bit_11.inverter_1
| begin Reg_32bit_28.Reg_1bit_11.inverter_2 290 260
| device Reg_32bit_28.Reg_1bit_11.inverter_2.nmos.1 550 360
n data[11] gnd Reg_32bit_28.Reg_1bit_11.net_3 24 100
| device Reg_32bit_28.Reg_1bit_11.inverter_2.nmos.2 550 360
n data[11] gnd Reg_32bit_28.Reg_1bit_11.net_3 24 100
| device Reg_32bit_28.Reg_1bit_11.inverter_2.nmos.3 550 360
n data[11] gnd Reg_32bit_28.Reg_1bit_11.net_3 24 100
| device Reg_32bit_28.Reg_1bit_11.inverter_2.nmos.4 550 360
n data[11] gnd Reg_32bit_28.Reg_1bit_11.net_3 24 100
| device Reg_32bit_28.Reg_1bit_11.inverter_2.pmos.1 550 200
p data[11] vdd Reg_32bit_28.Reg_1bit_11.net_3 24 200
| device Reg_32bit_28.Reg_1bit_11.inverter_2.pmos.2 550 200
p data[11] vdd Reg_32bit_28.Reg_1bit_11.net_3 24 200
| device Reg_32bit_28.Reg_1bit_11.inverter_2.pmos.3 550 200
p data[11] vdd Reg_32bit_28.Reg_1bit_11.net_3 24 200
| device Reg_32bit_28.Reg_1bit_11.inverter_2.pmos.4 550 200
p data[11] vdd Reg_32bit_28.Reg_1bit_11.net_3 24 200
| end Reg_32bit_28.Reg_1bit_11.inverter_2
| device Reg_32bit_28.Reg_1bit_11.nmos_1 730 230
n inR1[29] Reg_32bit_28.Reg_1bit_11.net_2 out1[11] 24 100
| device Reg_32bit_28.Reg_1bit_11.nmos_2 730 360
n inR2[29] Reg_32bit_28.Reg_1bit_11.net_2 out2[11] 24 100
| end Reg_32bit_28.Reg_1bit_11
| begin Reg_32bit_28.Reg_1bit_12 510 1670
| begin Reg_32bit_28.Reg_1bit_12.inverter 560 210
| device Reg_32bit_28.Reg_1bit_12.inverter.nmos 550 360
n Reg_32bit_28.Reg_1bit_12.net_2 gnd Reg_32bit_28.Reg_1bit_12.net_1 24 100
| device Reg_32bit_28.Reg_1bit_12.inverter.pmos 550 200
p Reg_32bit_28.Reg_1bit_12.net_2 vdd Reg_32bit_28.Reg_1bit_12.net_1 24 200
| end Reg_32bit_28.Reg_1bit_12.inverter
| device Reg_32bit_28.Reg_1bit_12.nmos.1 390 260
n w[29] Reg_32bit_28.Reg_1bit_12.net_3 Reg_32bit_28.Reg_1bit_12.net_1 24 100
| device Reg_32bit_28.Reg_1bit_12.nmos.2 390 260
n w[29] Reg_32bit_28.Reg_1bit_12.net_3 Reg_32bit_28.Reg_1bit_12.net_1 24 100
| device Reg_32bit_28.Reg_1bit_12.nmos.3 390 260
n w[29] Reg_32bit_28.Reg_1bit_12.net_3 Reg_32bit_28.Reg_1bit_12.net_1 24 100
| device Reg_32bit_28.Reg_1bit_12.nmos.4 390 260
n w[29] Reg_32bit_28.Reg_1bit_12.net_3 Reg_32bit_28.Reg_1bit_12.net_1 24 100
| begin Reg_32bit_28.Reg_1bit_12.inverter_1 550 380
| device Reg_32bit_28.Reg_1bit_12.inverter_1.nmos.1 550 360
n Reg_32bit_28.Reg_1bit_12.net_1 gnd Reg_32bit_28.Reg_1bit_12.net_2 24 100
| device Reg_32bit_28.Reg_1bit_12.inverter_1.nmos.2 550 360
n Reg_32bit_28.Reg_1bit_12.net_1 gnd Reg_32bit_28.Reg_1bit_12.net_2 24 100
| device Reg_32bit_28.Reg_1bit_12.inverter_1.nmos.3 550 360
n Reg_32bit_28.Reg_1bit_12.net_1 gnd Reg_32bit_28.Reg_1bit_12.net_2 24 100
| device Reg_32bit_28.Reg_1bit_12.inverter_1.nmos.4 550 360
n Reg_32bit_28.Reg_1bit_12.net_1 gnd Reg_32bit_28.Reg_1bit_12.net_2 24 100
| device Reg_32bit_28.Reg_1bit_12.inverter_1.pmos.1 550 200
p Reg_32bit_28.Reg_1bit_12.net_1 vdd Reg_32bit_28.Reg_1bit_12.net_2 24 200
| device Reg_32bit_28.Reg_1bit_12.inverter_1.pmos.2 550 200
p Reg_32bit_28.Reg_1bit_12.net_1 vdd Reg_32bit_28.Reg_1bit_12.net_2 24 200
| device Reg_32bit_28.Reg_1bit_12.inverter_1.pmos.3 550 200
p Reg_32bit_28.Reg_1bit_12.net_1 vdd Reg_32bit_28.Reg_1bit_12.net_2 24 200
| device Reg_32bit_28.Reg_1bit_12.inverter_1.pmos.4 550 200
p Reg_32bit_28.Reg_1bit_12.net_1 vdd Reg_32bit_28.Reg_1bit_12.net_2 24 200
| end Reg_32bit_28.Reg_1bit_12.inverter_1
| begin Reg_32bit_28.Reg_1bit_12.inverter_2 290 260
| device Reg_32bit_28.Reg_1bit_12.inverter_2.nmos.1 550 360
n data[12] gnd Reg_32bit_28.Reg_1bit_12.net_3 24 100
| device Reg_32bit_28.Reg_1bit_12.inverter_2.nmos.2 550 360
n data[12] gnd Reg_32bit_28.Reg_1bit_12.net_3 24 100
| device Reg_32bit_28.Reg_1bit_12.inverter_2.nmos.3 550 360
n data[12] gnd Reg_32bit_28.Reg_1bit_12.net_3 24 100
| device Reg_32bit_28.Reg_1bit_12.inverter_2.nmos.4 550 360
n data[12] gnd Reg_32bit_28.Reg_1bit_12.net_3 24 100
| device Reg_32bit_28.Reg_1bit_12.inverter_2.pmos.1 550 200
p data[12] vdd Reg_32bit_28.Reg_1bit_12.net_3 24 200
| device Reg_32bit_28.Reg_1bit_12.inverter_2.pmos.2 550 200
p data[12] vdd Reg_32bit_28.Reg_1bit_12.net_3 24 200
| device Reg_32bit_28.Reg_1bit_12.inverter_2.pmos.3 550 200
p data[12] vdd Reg_32bit_28.Reg_1bit_12.net_3 24 200
| device Reg_32bit_28.Reg_1bit_12.inverter_2.pmos.4 550 200
p data[12] vdd Reg_32bit_28.Reg_1bit_12.net_3 24 200
| end Reg_32bit_28.Reg_1bit_12.inverter_2
| device Reg_32bit_28.Reg_1bit_12.nmos_1 730 230
n inR1[29] Reg_32bit_28.Reg_1bit_12.net_2 out1[12] 24 100
| device Reg_32bit_28.Reg_1bit_12.nmos_2 730 360
n inR2[29] Reg_32bit_28.Reg_1bit_12.net_2 out2[12] 24 100
| end Reg_32bit_28.Reg_1bit_12
| begin Reg_32bit_28.Reg_1bit_13 510 1800
| begin Reg_32bit_28.Reg_1bit_13.inverter 560 210
| device Reg_32bit_28.Reg_1bit_13.inverter.nmos 550 360
n Reg_32bit_28.Reg_1bit_13.net_2 gnd Reg_32bit_28.Reg_1bit_13.net_1 24 100
| device Reg_32bit_28.Reg_1bit_13.inverter.pmos 550 200
p Reg_32bit_28.Reg_1bit_13.net_2 vdd Reg_32bit_28.Reg_1bit_13.net_1 24 200
| end Reg_32bit_28.Reg_1bit_13.inverter
| device Reg_32bit_28.Reg_1bit_13.nmos.1 390 260
n w[29] Reg_32bit_28.Reg_1bit_13.net_3 Reg_32bit_28.Reg_1bit_13.net_1 24 100
| device Reg_32bit_28.Reg_1bit_13.nmos.2 390 260
n w[29] Reg_32bit_28.Reg_1bit_13.net_3 Reg_32bit_28.Reg_1bit_13.net_1 24 100
| device Reg_32bit_28.Reg_1bit_13.nmos.3 390 260
n w[29] Reg_32bit_28.Reg_1bit_13.net_3 Reg_32bit_28.Reg_1bit_13.net_1 24 100
| device Reg_32bit_28.Reg_1bit_13.nmos.4 390 260
n w[29] Reg_32bit_28.Reg_1bit_13.net_3 Reg_32bit_28.Reg_1bit_13.net_1 24 100
| begin Reg_32bit_28.Reg_1bit_13.inverter_1 550 380
| device Reg_32bit_28.Reg_1bit_13.inverter_1.nmos.1 550 360
n Reg_32bit_28.Reg_1bit_13.net_1 gnd Reg_32bit_28.Reg_1bit_13.net_2 24 100
| device Reg_32bit_28.Reg_1bit_13.inverter_1.nmos.2 550 360
n Reg_32bit_28.Reg_1bit_13.net_1 gnd Reg_32bit_28.Reg_1bit_13.net_2 24 100
| device Reg_32bit_28.Reg_1bit_13.inverter_1.nmos.3 550 360
n Reg_32bit_28.Reg_1bit_13.net_1 gnd Reg_32bit_28.Reg_1bit_13.net_2 24 100
| device Reg_32bit_28.Reg_1bit_13.inverter_1.nmos.4 550 360
n Reg_32bit_28.Reg_1bit_13.net_1 gnd Reg_32bit_28.Reg_1bit_13.net_2 24 100
| device Reg_32bit_28.Reg_1bit_13.inverter_1.pmos.1 550 200
p Reg_32bit_28.Reg_1bit_13.net_1 vdd Reg_32bit_28.Reg_1bit_13.net_2 24 200
| device Reg_32bit_28.Reg_1bit_13.inverter_1.pmos.2 550 200
p Reg_32bit_28.Reg_1bit_13.net_1 vdd Reg_32bit_28.Reg_1bit_13.net_2 24 200
| device Reg_32bit_28.Reg_1bit_13.inverter_1.pmos.3 550 200
p Reg_32bit_28.Reg_1bit_13.net_1 vdd Reg_32bit_28.Reg_1bit_13.net_2 24 200
| device Reg_32bit_28.Reg_1bit_13.inverter_1.pmos.4 550 200
p Reg_32bit_28.Reg_1bit_13.net_1 vdd Reg_32bit_28.Reg_1bit_13.net_2 24 200
| end Reg_32bit_28.Reg_1bit_13.inverter_1
| begin Reg_32bit_28.Reg_1bit_13.inverter_2 290 260
| device Reg_32bit_28.Reg_1bit_13.inverter_2.nmos.1 550 360
n data[13] gnd Reg_32bit_28.Reg_1bit_13.net_3 24 100
| device Reg_32bit_28.Reg_1bit_13.inverter_2.nmos.2 550 360
n data[13] gnd Reg_32bit_28.Reg_1bit_13.net_3 24 100
| device Reg_32bit_28.Reg_1bit_13.inverter_2.nmos.3 550 360
n data[13] gnd Reg_32bit_28.Reg_1bit_13.net_3 24 100
| device Reg_32bit_28.Reg_1bit_13.inverter_2.nmos.4 550 360
n data[13] gnd Reg_32bit_28.Reg_1bit_13.net_3 24 100
| device Reg_32bit_28.Reg_1bit_13.inverter_2.pmos.1 550 200
p data[13] vdd Reg_32bit_28.Reg_1bit_13.net_3 24 200
| device Reg_32bit_28.Reg_1bit_13.inverter_2.pmos.2 550 200
p data[13] vdd Reg_32bit_28.Reg_1bit_13.net_3 24 200
| device Reg_32bit_28.Reg_1bit_13.inverter_2.pmos.3 550 200
p data[13] vdd Reg_32bit_28.Reg_1bit_13.net_3 24 200
| device Reg_32bit_28.Reg_1bit_13.inverter_2.pmos.4 550 200
p data[13] vdd Reg_32bit_28.Reg_1bit_13.net_3 24 200
| end Reg_32bit_28.Reg_1bit_13.inverter_2
| device Reg_32bit_28.Reg_1bit_13.nmos_1 730 230
n inR1[29] Reg_32bit_28.Reg_1bit_13.net_2 out1[13] 24 100
| device Reg_32bit_28.Reg_1bit_13.nmos_2 730 360
n inR2[29] Reg_32bit_28.Reg_1bit_13.net_2 out2[13] 24 100
| end Reg_32bit_28.Reg_1bit_13
| begin Reg_32bit_28.Reg_1bit_14 510 1930
| begin Reg_32bit_28.Reg_1bit_14.inverter 560 210
| device Reg_32bit_28.Reg_1bit_14.inverter.nmos 550 360
n Reg_32bit_28.Reg_1bit_14.net_2 gnd Reg_32bit_28.Reg_1bit_14.net_1 24 100
| device Reg_32bit_28.Reg_1bit_14.inverter.pmos 550 200
p Reg_32bit_28.Reg_1bit_14.net_2 vdd Reg_32bit_28.Reg_1bit_14.net_1 24 200
| end Reg_32bit_28.Reg_1bit_14.inverter
| device Reg_32bit_28.Reg_1bit_14.nmos.1 390 260
n w[29] Reg_32bit_28.Reg_1bit_14.net_3 Reg_32bit_28.Reg_1bit_14.net_1 24 100
| device Reg_32bit_28.Reg_1bit_14.nmos.2 390 260
n w[29] Reg_32bit_28.Reg_1bit_14.net_3 Reg_32bit_28.Reg_1bit_14.net_1 24 100
| device Reg_32bit_28.Reg_1bit_14.nmos.3 390 260
n w[29] Reg_32bit_28.Reg_1bit_14.net_3 Reg_32bit_28.Reg_1bit_14.net_1 24 100
| device Reg_32bit_28.Reg_1bit_14.nmos.4 390 260
n w[29] Reg_32bit_28.Reg_1bit_14.net_3 Reg_32bit_28.Reg_1bit_14.net_1 24 100
| begin Reg_32bit_28.Reg_1bit_14.inverter_1 550 380
| device Reg_32bit_28.Reg_1bit_14.inverter_1.nmos.1 550 360
n Reg_32bit_28.Reg_1bit_14.net_1 gnd Reg_32bit_28.Reg_1bit_14.net_2 24 100
| device Reg_32bit_28.Reg_1bit_14.inverter_1.nmos.2 550 360
n Reg_32bit_28.Reg_1bit_14.net_1 gnd Reg_32bit_28.Reg_1bit_14.net_2 24 100
| device Reg_32bit_28.Reg_1bit_14.inverter_1.nmos.3 550 360
n Reg_32bit_28.Reg_1bit_14.net_1 gnd Reg_32bit_28.Reg_1bit_14.net_2 24 100
| device Reg_32bit_28.Reg_1bit_14.inverter_1.nmos.4 550 360
n Reg_32bit_28.Reg_1bit_14.net_1 gnd Reg_32bit_28.Reg_1bit_14.net_2 24 100
| device Reg_32bit_28.Reg_1bit_14.inverter_1.pmos.1 550 200
p Reg_32bit_28.Reg_1bit_14.net_1 vdd Reg_32bit_28.Reg_1bit_14.net_2 24 200
| device Reg_32bit_28.Reg_1bit_14.inverter_1.pmos.2 550 200
p Reg_32bit_28.Reg_1bit_14.net_1 vdd Reg_32bit_28.Reg_1bit_14.net_2 24 200
| device Reg_32bit_28.Reg_1bit_14.inverter_1.pmos.3 550 200
p Reg_32bit_28.Reg_1bit_14.net_1 vdd Reg_32bit_28.Reg_1bit_14.net_2 24 200
| device Reg_32bit_28.Reg_1bit_14.inverter_1.pmos.4 550 200
p Reg_32bit_28.Reg_1bit_14.net_1 vdd Reg_32bit_28.Reg_1bit_14.net_2 24 200
| end Reg_32bit_28.Reg_1bit_14.inverter_1
| begin Reg_32bit_28.Reg_1bit_14.inverter_2 290 260
| device Reg_32bit_28.Reg_1bit_14.inverter_2.nmos.1 550 360
n data[14] gnd Reg_32bit_28.Reg_1bit_14.net_3 24 100
| device Reg_32bit_28.Reg_1bit_14.inverter_2.nmos.2 550 360
n data[14] gnd Reg_32bit_28.Reg_1bit_14.net_3 24 100
| device Reg_32bit_28.Reg_1bit_14.inverter_2.nmos.3 550 360
n data[14] gnd Reg_32bit_28.Reg_1bit_14.net_3 24 100
| device Reg_32bit_28.Reg_1bit_14.inverter_2.nmos.4 550 360
n data[14] gnd Reg_32bit_28.Reg_1bit_14.net_3 24 100
| device Reg_32bit_28.Reg_1bit_14.inverter_2.pmos.1 550 200
p data[14] vdd Reg_32bit_28.Reg_1bit_14.net_3 24 200
| device Reg_32bit_28.Reg_1bit_14.inverter_2.pmos.2 550 200
p data[14] vdd Reg_32bit_28.Reg_1bit_14.net_3 24 200
| device Reg_32bit_28.Reg_1bit_14.inverter_2.pmos.3 550 200
p data[14] vdd Reg_32bit_28.Reg_1bit_14.net_3 24 200
| device Reg_32bit_28.Reg_1bit_14.inverter_2.pmos.4 550 200
p data[14] vdd Reg_32bit_28.Reg_1bit_14.net_3 24 200
| end Reg_32bit_28.Reg_1bit_14.inverter_2
| device Reg_32bit_28.Reg_1bit_14.nmos_1 730 230
n inR1[29] Reg_32bit_28.Reg_1bit_14.net_2 out1[14] 24 100
| device Reg_32bit_28.Reg_1bit_14.nmos_2 730 360
n inR2[29] Reg_32bit_28.Reg_1bit_14.net_2 out2[14] 24 100
| end Reg_32bit_28.Reg_1bit_14
| begin Reg_32bit_28.Reg_1bit_15 510 2060
| begin Reg_32bit_28.Reg_1bit_15.inverter 560 210
| device Reg_32bit_28.Reg_1bit_15.inverter.nmos 550 360
n Reg_32bit_28.Reg_1bit_15.net_2 gnd Reg_32bit_28.Reg_1bit_15.net_1 24 100
| device Reg_32bit_28.Reg_1bit_15.inverter.pmos 550 200
p Reg_32bit_28.Reg_1bit_15.net_2 vdd Reg_32bit_28.Reg_1bit_15.net_1 24 200
| end Reg_32bit_28.Reg_1bit_15.inverter
| device Reg_32bit_28.Reg_1bit_15.nmos.1 390 260
n w[29] Reg_32bit_28.Reg_1bit_15.net_3 Reg_32bit_28.Reg_1bit_15.net_1 24 100
| device Reg_32bit_28.Reg_1bit_15.nmos.2 390 260
n w[29] Reg_32bit_28.Reg_1bit_15.net_3 Reg_32bit_28.Reg_1bit_15.net_1 24 100
| device Reg_32bit_28.Reg_1bit_15.nmos.3 390 260
n w[29] Reg_32bit_28.Reg_1bit_15.net_3 Reg_32bit_28.Reg_1bit_15.net_1 24 100
| device Reg_32bit_28.Reg_1bit_15.nmos.4 390 260
n w[29] Reg_32bit_28.Reg_1bit_15.net_3 Reg_32bit_28.Reg_1bit_15.net_1 24 100
| begin Reg_32bit_28.Reg_1bit_15.inverter_1 550 380
| device Reg_32bit_28.Reg_1bit_15.inverter_1.nmos.1 550 360
n Reg_32bit_28.Reg_1bit_15.net_1 gnd Reg_32bit_28.Reg_1bit_15.net_2 24 100
| device Reg_32bit_28.Reg_1bit_15.inverter_1.nmos.2 550 360
n Reg_32bit_28.Reg_1bit_15.net_1 gnd Reg_32bit_28.Reg_1bit_15.net_2 24 100
| device Reg_32bit_28.Reg_1bit_15.inverter_1.nmos.3 550 360
n Reg_32bit_28.Reg_1bit_15.net_1 gnd Reg_32bit_28.Reg_1bit_15.net_2 24 100
| device Reg_32bit_28.Reg_1bit_15.inverter_1.nmos.4 550 360
n Reg_32bit_28.Reg_1bit_15.net_1 gnd Reg_32bit_28.Reg_1bit_15.net_2 24 100
| device Reg_32bit_28.Reg_1bit_15.inverter_1.pmos.1 550 200
p Reg_32bit_28.Reg_1bit_15.net_1 vdd Reg_32bit_28.Reg_1bit_15.net_2 24 200
| device Reg_32bit_28.Reg_1bit_15.inverter_1.pmos.2 550 200
p Reg_32bit_28.Reg_1bit_15.net_1 vdd Reg_32bit_28.Reg_1bit_15.net_2 24 200
| device Reg_32bit_28.Reg_1bit_15.inverter_1.pmos.3 550 200
p Reg_32bit_28.Reg_1bit_15.net_1 vdd Reg_32bit_28.Reg_1bit_15.net_2 24 200
| device Reg_32bit_28.Reg_1bit_15.inverter_1.pmos.4 550 200
p Reg_32bit_28.Reg_1bit_15.net_1 vdd Reg_32bit_28.Reg_1bit_15.net_2 24 200
| end Reg_32bit_28.Reg_1bit_15.inverter_1
| begin Reg_32bit_28.Reg_1bit_15.inverter_2 290 260
| device Reg_32bit_28.Reg_1bit_15.inverter_2.nmos.1 550 360
n data[15] gnd Reg_32bit_28.Reg_1bit_15.net_3 24 100
| device Reg_32bit_28.Reg_1bit_15.inverter_2.nmos.2 550 360
n data[15] gnd Reg_32bit_28.Reg_1bit_15.net_3 24 100
| device Reg_32bit_28.Reg_1bit_15.inverter_2.nmos.3 550 360
n data[15] gnd Reg_32bit_28.Reg_1bit_15.net_3 24 100
| device Reg_32bit_28.Reg_1bit_15.inverter_2.nmos.4 550 360
n data[15] gnd Reg_32bit_28.Reg_1bit_15.net_3 24 100
| device Reg_32bit_28.Reg_1bit_15.inverter_2.pmos.1 550 200
p data[15] vdd Reg_32bit_28.Reg_1bit_15.net_3 24 200
| device Reg_32bit_28.Reg_1bit_15.inverter_2.pmos.2 550 200
p data[15] vdd Reg_32bit_28.Reg_1bit_15.net_3 24 200
| device Reg_32bit_28.Reg_1bit_15.inverter_2.pmos.3 550 200
p data[15] vdd Reg_32bit_28.Reg_1bit_15.net_3 24 200
| device Reg_32bit_28.Reg_1bit_15.inverter_2.pmos.4 550 200
p data[15] vdd Reg_32bit_28.Reg_1bit_15.net_3 24 200
| end Reg_32bit_28.Reg_1bit_15.inverter_2
| device Reg_32bit_28.Reg_1bit_15.nmos_1 730 230
n inR1[29] Reg_32bit_28.Reg_1bit_15.net_2 out1[15] 24 100
| device Reg_32bit_28.Reg_1bit_15.nmos_2 730 360
n inR2[29] Reg_32bit_28.Reg_1bit_15.net_2 out2[15] 24 100
| end Reg_32bit_28.Reg_1bit_15
| begin Reg_32bit_28.Reg_1bit_16 510 2200
| begin Reg_32bit_28.Reg_1bit_16.inverter 560 210
| device Reg_32bit_28.Reg_1bit_16.inverter.nmos 550 360
n Reg_32bit_28.Reg_1bit_16.net_2 gnd Reg_32bit_28.Reg_1bit_16.net_1 24 100
| device Reg_32bit_28.Reg_1bit_16.inverter.pmos 550 200
p Reg_32bit_28.Reg_1bit_16.net_2 vdd Reg_32bit_28.Reg_1bit_16.net_1 24 200
| end Reg_32bit_28.Reg_1bit_16.inverter
| device Reg_32bit_28.Reg_1bit_16.nmos.1 390 260
n w[29] Reg_32bit_28.Reg_1bit_16.net_3 Reg_32bit_28.Reg_1bit_16.net_1 24 100
| device Reg_32bit_28.Reg_1bit_16.nmos.2 390 260
n w[29] Reg_32bit_28.Reg_1bit_16.net_3 Reg_32bit_28.Reg_1bit_16.net_1 24 100
| device Reg_32bit_28.Reg_1bit_16.nmos.3 390 260
n w[29] Reg_32bit_28.Reg_1bit_16.net_3 Reg_32bit_28.Reg_1bit_16.net_1 24 100
| device Reg_32bit_28.Reg_1bit_16.nmos.4 390 260
n w[29] Reg_32bit_28.Reg_1bit_16.net_3 Reg_32bit_28.Reg_1bit_16.net_1 24 100
| begin Reg_32bit_28.Reg_1bit_16.inverter_1 550 380
| device Reg_32bit_28.Reg_1bit_16.inverter_1.nmos.1 550 360
n Reg_32bit_28.Reg_1bit_16.net_1 gnd Reg_32bit_28.Reg_1bit_16.net_2 24 100
| device Reg_32bit_28.Reg_1bit_16.inverter_1.nmos.2 550 360
n Reg_32bit_28.Reg_1bit_16.net_1 gnd Reg_32bit_28.Reg_1bit_16.net_2 24 100
| device Reg_32bit_28.Reg_1bit_16.inverter_1.nmos.3 550 360
n Reg_32bit_28.Reg_1bit_16.net_1 gnd Reg_32bit_28.Reg_1bit_16.net_2 24 100
| device Reg_32bit_28.Reg_1bit_16.inverter_1.nmos.4 550 360
n Reg_32bit_28.Reg_1bit_16.net_1 gnd Reg_32bit_28.Reg_1bit_16.net_2 24 100
| device Reg_32bit_28.Reg_1bit_16.inverter_1.pmos.1 550 200
p Reg_32bit_28.Reg_1bit_16.net_1 vdd Reg_32bit_28.Reg_1bit_16.net_2 24 200
| device Reg_32bit_28.Reg_1bit_16.inverter_1.pmos.2 550 200
p Reg_32bit_28.Reg_1bit_16.net_1 vdd Reg_32bit_28.Reg_1bit_16.net_2 24 200
| device Reg_32bit_28.Reg_1bit_16.inverter_1.pmos.3 550 200
p Reg_32bit_28.Reg_1bit_16.net_1 vdd Reg_32bit_28.Reg_1bit_16.net_2 24 200
| device Reg_32bit_28.Reg_1bit_16.inverter_1.pmos.4 550 200
p Reg_32bit_28.Reg_1bit_16.net_1 vdd Reg_32bit_28.Reg_1bit_16.net_2 24 200
| end Reg_32bit_28.Reg_1bit_16.inverter_1
| begin Reg_32bit_28.Reg_1bit_16.inverter_2 290 260
| device Reg_32bit_28.Reg_1bit_16.inverter_2.nmos.1 550 360
n data[16] gnd Reg_32bit_28.Reg_1bit_16.net_3 24 100
| device Reg_32bit_28.Reg_1bit_16.inverter_2.nmos.2 550 360
n data[16] gnd Reg_32bit_28.Reg_1bit_16.net_3 24 100
| device Reg_32bit_28.Reg_1bit_16.inverter_2.nmos.3 550 360
n data[16] gnd Reg_32bit_28.Reg_1bit_16.net_3 24 100
| device Reg_32bit_28.Reg_1bit_16.inverter_2.nmos.4 550 360
n data[16] gnd Reg_32bit_28.Reg_1bit_16.net_3 24 100
| device Reg_32bit_28.Reg_1bit_16.inverter_2.pmos.1 550 200
p data[16] vdd Reg_32bit_28.Reg_1bit_16.net_3 24 200
| device Reg_32bit_28.Reg_1bit_16.inverter_2.pmos.2 550 200
p data[16] vdd Reg_32bit_28.Reg_1bit_16.net_3 24 200
| device Reg_32bit_28.Reg_1bit_16.inverter_2.pmos.3 550 200
p data[16] vdd Reg_32bit_28.Reg_1bit_16.net_3 24 200
| device Reg_32bit_28.Reg_1bit_16.inverter_2.pmos.4 550 200
p data[16] vdd Reg_32bit_28.Reg_1bit_16.net_3 24 200
| end Reg_32bit_28.Reg_1bit_16.inverter_2
| device Reg_32bit_28.Reg_1bit_16.nmos_1 730 230
n inR1[29] Reg_32bit_28.Reg_1bit_16.net_2 out1[16] 24 100
| device Reg_32bit_28.Reg_1bit_16.nmos_2 730 360
n inR2[29] Reg_32bit_28.Reg_1bit_16.net_2 out2[16] 24 100
| end Reg_32bit_28.Reg_1bit_16
| begin Reg_32bit_28.Reg_1bit_17 510 2330
| begin Reg_32bit_28.Reg_1bit_17.inverter 560 210
| device Reg_32bit_28.Reg_1bit_17.inverter.nmos 550 360
n Reg_32bit_28.Reg_1bit_17.net_2 gnd Reg_32bit_28.Reg_1bit_17.net_1 24 100
| device Reg_32bit_28.Reg_1bit_17.inverter.pmos 550 200
p Reg_32bit_28.Reg_1bit_17.net_2 vdd Reg_32bit_28.Reg_1bit_17.net_1 24 200
| end Reg_32bit_28.Reg_1bit_17.inverter
| device Reg_32bit_28.Reg_1bit_17.nmos.1 390 260
n w[29] Reg_32bit_28.Reg_1bit_17.net_3 Reg_32bit_28.Reg_1bit_17.net_1 24 100
| device Reg_32bit_28.Reg_1bit_17.nmos.2 390 260
n w[29] Reg_32bit_28.Reg_1bit_17.net_3 Reg_32bit_28.Reg_1bit_17.net_1 24 100
| device Reg_32bit_28.Reg_1bit_17.nmos.3 390 260
n w[29] Reg_32bit_28.Reg_1bit_17.net_3 Reg_32bit_28.Reg_1bit_17.net_1 24 100
| device Reg_32bit_28.Reg_1bit_17.nmos.4 390 260
n w[29] Reg_32bit_28.Reg_1bit_17.net_3 Reg_32bit_28.Reg_1bit_17.net_1 24 100
| begin Reg_32bit_28.Reg_1bit_17.inverter_1 550 380
| device Reg_32bit_28.Reg_1bit_17.inverter_1.nmos.1 550 360
n Reg_32bit_28.Reg_1bit_17.net_1 gnd Reg_32bit_28.Reg_1bit_17.net_2 24 100
| device Reg_32bit_28.Reg_1bit_17.inverter_1.nmos.2 550 360
n Reg_32bit_28.Reg_1bit_17.net_1 gnd Reg_32bit_28.Reg_1bit_17.net_2 24 100
| device Reg_32bit_28.Reg_1bit_17.inverter_1.nmos.3 550 360
n Reg_32bit_28.Reg_1bit_17.net_1 gnd Reg_32bit_28.Reg_1bit_17.net_2 24 100
| device Reg_32bit_28.Reg_1bit_17.inverter_1.nmos.4 550 360
n Reg_32bit_28.Reg_1bit_17.net_1 gnd Reg_32bit_28.Reg_1bit_17.net_2 24 100
| device Reg_32bit_28.Reg_1bit_17.inverter_1.pmos.1 550 200
p Reg_32bit_28.Reg_1bit_17.net_1 vdd Reg_32bit_28.Reg_1bit_17.net_2 24 200
| device Reg_32bit_28.Reg_1bit_17.inverter_1.pmos.2 550 200
p Reg_32bit_28.Reg_1bit_17.net_1 vdd Reg_32bit_28.Reg_1bit_17.net_2 24 200
| device Reg_32bit_28.Reg_1bit_17.inverter_1.pmos.3 550 200
p Reg_32bit_28.Reg_1bit_17.net_1 vdd Reg_32bit_28.Reg_1bit_17.net_2 24 200
| device Reg_32bit_28.Reg_1bit_17.inverter_1.pmos.4 550 200
p Reg_32bit_28.Reg_1bit_17.net_1 vdd Reg_32bit_28.Reg_1bit_17.net_2 24 200
| end Reg_32bit_28.Reg_1bit_17.inverter_1
| begin Reg_32bit_28.Reg_1bit_17.inverter_2 290 260
| device Reg_32bit_28.Reg_1bit_17.inverter_2.nmos.1 550 360
n data[17] gnd Reg_32bit_28.Reg_1bit_17.net_3 24 100
| device Reg_32bit_28.Reg_1bit_17.inverter_2.nmos.2 550 360
n data[17] gnd Reg_32bit_28.Reg_1bit_17.net_3 24 100
| device Reg_32bit_28.Reg_1bit_17.inverter_2.nmos.3 550 360
n data[17] gnd Reg_32bit_28.Reg_1bit_17.net_3 24 100
| device Reg_32bit_28.Reg_1bit_17.inverter_2.nmos.4 550 360
n data[17] gnd Reg_32bit_28.Reg_1bit_17.net_3 24 100
| device Reg_32bit_28.Reg_1bit_17.inverter_2.pmos.1 550 200
p data[17] vdd Reg_32bit_28.Reg_1bit_17.net_3 24 200
| device Reg_32bit_28.Reg_1bit_17.inverter_2.pmos.2 550 200
p data[17] vdd Reg_32bit_28.Reg_1bit_17.net_3 24 200
| device Reg_32bit_28.Reg_1bit_17.inverter_2.pmos.3 550 200
p data[17] vdd Reg_32bit_28.Reg_1bit_17.net_3 24 200
| device Reg_32bit_28.Reg_1bit_17.inverter_2.pmos.4 550 200
p data[17] vdd Reg_32bit_28.Reg_1bit_17.net_3 24 200
| end Reg_32bit_28.Reg_1bit_17.inverter_2
| device Reg_32bit_28.Reg_1bit_17.nmos_1 730 230
n inR1[29] Reg_32bit_28.Reg_1bit_17.net_2 out1[17] 24 100
| device Reg_32bit_28.Reg_1bit_17.nmos_2 730 360
n inR2[29] Reg_32bit_28.Reg_1bit_17.net_2 out2[17] 24 100
| end Reg_32bit_28.Reg_1bit_17
| begin Reg_32bit_28.Reg_1bit_18 510 2460
| begin Reg_32bit_28.Reg_1bit_18.inverter 560 210
| device Reg_32bit_28.Reg_1bit_18.inverter.nmos 550 360
n Reg_32bit_28.Reg_1bit_18.net_2 gnd Reg_32bit_28.Reg_1bit_18.net_1 24 100
| device Reg_32bit_28.Reg_1bit_18.inverter.pmos 550 200
p Reg_32bit_28.Reg_1bit_18.net_2 vdd Reg_32bit_28.Reg_1bit_18.net_1 24 200
| end Reg_32bit_28.Reg_1bit_18.inverter
| device Reg_32bit_28.Reg_1bit_18.nmos.1 390 260
n w[29] Reg_32bit_28.Reg_1bit_18.net_3 Reg_32bit_28.Reg_1bit_18.net_1 24 100
| device Reg_32bit_28.Reg_1bit_18.nmos.2 390 260
n w[29] Reg_32bit_28.Reg_1bit_18.net_3 Reg_32bit_28.Reg_1bit_18.net_1 24 100
| device Reg_32bit_28.Reg_1bit_18.nmos.3 390 260
n w[29] Reg_32bit_28.Reg_1bit_18.net_3 Reg_32bit_28.Reg_1bit_18.net_1 24 100
| device Reg_32bit_28.Reg_1bit_18.nmos.4 390 260
n w[29] Reg_32bit_28.Reg_1bit_18.net_3 Reg_32bit_28.Reg_1bit_18.net_1 24 100
| begin Reg_32bit_28.Reg_1bit_18.inverter_1 550 380
| device Reg_32bit_28.Reg_1bit_18.inverter_1.nmos.1 550 360
n Reg_32bit_28.Reg_1bit_18.net_1 gnd Reg_32bit_28.Reg_1bit_18.net_2 24 100
| device Reg_32bit_28.Reg_1bit_18.inverter_1.nmos.2 550 360
n Reg_32bit_28.Reg_1bit_18.net_1 gnd Reg_32bit_28.Reg_1bit_18.net_2 24 100
| device Reg_32bit_28.Reg_1bit_18.inverter_1.nmos.3 550 360
n Reg_32bit_28.Reg_1bit_18.net_1 gnd Reg_32bit_28.Reg_1bit_18.net_2 24 100
| device Reg_32bit_28.Reg_1bit_18.inverter_1.nmos.4 550 360
n Reg_32bit_28.Reg_1bit_18.net_1 gnd Reg_32bit_28.Reg_1bit_18.net_2 24 100
| device Reg_32bit_28.Reg_1bit_18.inverter_1.pmos.1 550 200
p Reg_32bit_28.Reg_1bit_18.net_1 vdd Reg_32bit_28.Reg_1bit_18.net_2 24 200
| device Reg_32bit_28.Reg_1bit_18.inverter_1.pmos.2 550 200
p Reg_32bit_28.Reg_1bit_18.net_1 vdd Reg_32bit_28.Reg_1bit_18.net_2 24 200
| device Reg_32bit_28.Reg_1bit_18.inverter_1.pmos.3 550 200
p Reg_32bit_28.Reg_1bit_18.net_1 vdd Reg_32bit_28.Reg_1bit_18.net_2 24 200
| device Reg_32bit_28.Reg_1bit_18.inverter_1.pmos.4 550 200
p Reg_32bit_28.Reg_1bit_18.net_1 vdd Reg_32bit_28.Reg_1bit_18.net_2 24 200
| end Reg_32bit_28.Reg_1bit_18.inverter_1
| begin Reg_32bit_28.Reg_1bit_18.inverter_2 290 260
| device Reg_32bit_28.Reg_1bit_18.inverter_2.nmos.1 550 360
n data[18] gnd Reg_32bit_28.Reg_1bit_18.net_3 24 100
| device Reg_32bit_28.Reg_1bit_18.inverter_2.nmos.2 550 360
n data[18] gnd Reg_32bit_28.Reg_1bit_18.net_3 24 100
| device Reg_32bit_28.Reg_1bit_18.inverter_2.nmos.3 550 360
n data[18] gnd Reg_32bit_28.Reg_1bit_18.net_3 24 100
| device Reg_32bit_28.Reg_1bit_18.inverter_2.nmos.4 550 360
n data[18] gnd Reg_32bit_28.Reg_1bit_18.net_3 24 100
| device Reg_32bit_28.Reg_1bit_18.inverter_2.pmos.1 550 200
p data[18] vdd Reg_32bit_28.Reg_1bit_18.net_3 24 200
| device Reg_32bit_28.Reg_1bit_18.inverter_2.pmos.2 550 200
p data[18] vdd Reg_32bit_28.Reg_1bit_18.net_3 24 200
| device Reg_32bit_28.Reg_1bit_18.inverter_2.pmos.3 550 200
p data[18] vdd Reg_32bit_28.Reg_1bit_18.net_3 24 200
| device Reg_32bit_28.Reg_1bit_18.inverter_2.pmos.4 550 200
p data[18] vdd Reg_32bit_28.Reg_1bit_18.net_3 24 200
| end Reg_32bit_28.Reg_1bit_18.inverter_2
| device Reg_32bit_28.Reg_1bit_18.nmos_1 730 230
n inR1[29] Reg_32bit_28.Reg_1bit_18.net_2 out1[18] 24 100
| device Reg_32bit_28.Reg_1bit_18.nmos_2 730 360
n inR2[29] Reg_32bit_28.Reg_1bit_18.net_2 out2[18] 24 100
| end Reg_32bit_28.Reg_1bit_18
| begin Reg_32bit_28.Reg_1bit_19 510 2590
| begin Reg_32bit_28.Reg_1bit_19.inverter 560 210
| device Reg_32bit_28.Reg_1bit_19.inverter.nmos 550 360
n Reg_32bit_28.Reg_1bit_19.net_2 gnd Reg_32bit_28.Reg_1bit_19.net_1 24 100
| device Reg_32bit_28.Reg_1bit_19.inverter.pmos 550 200
p Reg_32bit_28.Reg_1bit_19.net_2 vdd Reg_32bit_28.Reg_1bit_19.net_1 24 200
| end Reg_32bit_28.Reg_1bit_19.inverter
| device Reg_32bit_28.Reg_1bit_19.nmos.1 390 260
n w[29] Reg_32bit_28.Reg_1bit_19.net_3 Reg_32bit_28.Reg_1bit_19.net_1 24 100
| device Reg_32bit_28.Reg_1bit_19.nmos.2 390 260
n w[29] Reg_32bit_28.Reg_1bit_19.net_3 Reg_32bit_28.Reg_1bit_19.net_1 24 100
| device Reg_32bit_28.Reg_1bit_19.nmos.3 390 260
n w[29] Reg_32bit_28.Reg_1bit_19.net_3 Reg_32bit_28.Reg_1bit_19.net_1 24 100
| device Reg_32bit_28.Reg_1bit_19.nmos.4 390 260
n w[29] Reg_32bit_28.Reg_1bit_19.net_3 Reg_32bit_28.Reg_1bit_19.net_1 24 100
| begin Reg_32bit_28.Reg_1bit_19.inverter_1 550 380
| device Reg_32bit_28.Reg_1bit_19.inverter_1.nmos.1 550 360
n Reg_32bit_28.Reg_1bit_19.net_1 gnd Reg_32bit_28.Reg_1bit_19.net_2 24 100
| device Reg_32bit_28.Reg_1bit_19.inverter_1.nmos.2 550 360
n Reg_32bit_28.Reg_1bit_19.net_1 gnd Reg_32bit_28.Reg_1bit_19.net_2 24 100
| device Reg_32bit_28.Reg_1bit_19.inverter_1.nmos.3 550 360
n Reg_32bit_28.Reg_1bit_19.net_1 gnd Reg_32bit_28.Reg_1bit_19.net_2 24 100
| device Reg_32bit_28.Reg_1bit_19.inverter_1.nmos.4 550 360
n Reg_32bit_28.Reg_1bit_19.net_1 gnd Reg_32bit_28.Reg_1bit_19.net_2 24 100
| device Reg_32bit_28.Reg_1bit_19.inverter_1.pmos.1 550 200
p Reg_32bit_28.Reg_1bit_19.net_1 vdd Reg_32bit_28.Reg_1bit_19.net_2 24 200
| device Reg_32bit_28.Reg_1bit_19.inverter_1.pmos.2 550 200
p Reg_32bit_28.Reg_1bit_19.net_1 vdd Reg_32bit_28.Reg_1bit_19.net_2 24 200
| device Reg_32bit_28.Reg_1bit_19.inverter_1.pmos.3 550 200
p Reg_32bit_28.Reg_1bit_19.net_1 vdd Reg_32bit_28.Reg_1bit_19.net_2 24 200
| device Reg_32bit_28.Reg_1bit_19.inverter_1.pmos.4 550 200
p Reg_32bit_28.Reg_1bit_19.net_1 vdd Reg_32bit_28.Reg_1bit_19.net_2 24 200
| end Reg_32bit_28.Reg_1bit_19.inverter_1
| begin Reg_32bit_28.Reg_1bit_19.inverter_2 290 260
| device Reg_32bit_28.Reg_1bit_19.inverter_2.nmos.1 550 360
n data[19] gnd Reg_32bit_28.Reg_1bit_19.net_3 24 100
| device Reg_32bit_28.Reg_1bit_19.inverter_2.nmos.2 550 360
n data[19] gnd Reg_32bit_28.Reg_1bit_19.net_3 24 100
| device Reg_32bit_28.Reg_1bit_19.inverter_2.nmos.3 550 360
n data[19] gnd Reg_32bit_28.Reg_1bit_19.net_3 24 100
| device Reg_32bit_28.Reg_1bit_19.inverter_2.nmos.4 550 360
n data[19] gnd Reg_32bit_28.Reg_1bit_19.net_3 24 100
| device Reg_32bit_28.Reg_1bit_19.inverter_2.pmos.1 550 200
p data[19] vdd Reg_32bit_28.Reg_1bit_19.net_3 24 200
| device Reg_32bit_28.Reg_1bit_19.inverter_2.pmos.2 550 200
p data[19] vdd Reg_32bit_28.Reg_1bit_19.net_3 24 200
| device Reg_32bit_28.Reg_1bit_19.inverter_2.pmos.3 550 200
p data[19] vdd Reg_32bit_28.Reg_1bit_19.net_3 24 200
| device Reg_32bit_28.Reg_1bit_19.inverter_2.pmos.4 550 200
p data[19] vdd Reg_32bit_28.Reg_1bit_19.net_3 24 200
| end Reg_32bit_28.Reg_1bit_19.inverter_2
| device Reg_32bit_28.Reg_1bit_19.nmos_1 730 230
n inR1[29] Reg_32bit_28.Reg_1bit_19.net_2 out1[19] 24 100
| device Reg_32bit_28.Reg_1bit_19.nmos_2 730 360
n inR2[29] Reg_32bit_28.Reg_1bit_19.net_2 out2[19] 24 100
| end Reg_32bit_28.Reg_1bit_19
| begin Reg_32bit_28.Reg_1bit_20 510 2720
| begin Reg_32bit_28.Reg_1bit_20.inverter 560 210
| device Reg_32bit_28.Reg_1bit_20.inverter.nmos 550 360
n Reg_32bit_28.Reg_1bit_20.net_2 gnd Reg_32bit_28.Reg_1bit_20.net_1 24 100
| device Reg_32bit_28.Reg_1bit_20.inverter.pmos 550 200
p Reg_32bit_28.Reg_1bit_20.net_2 vdd Reg_32bit_28.Reg_1bit_20.net_1 24 200
| end Reg_32bit_28.Reg_1bit_20.inverter
| device Reg_32bit_28.Reg_1bit_20.nmos.1 390 260
n w[29] Reg_32bit_28.Reg_1bit_20.net_3 Reg_32bit_28.Reg_1bit_20.net_1 24 100
| device Reg_32bit_28.Reg_1bit_20.nmos.2 390 260
n w[29] Reg_32bit_28.Reg_1bit_20.net_3 Reg_32bit_28.Reg_1bit_20.net_1 24 100
| device Reg_32bit_28.Reg_1bit_20.nmos.3 390 260
n w[29] Reg_32bit_28.Reg_1bit_20.net_3 Reg_32bit_28.Reg_1bit_20.net_1 24 100
| device Reg_32bit_28.Reg_1bit_20.nmos.4 390 260
n w[29] Reg_32bit_28.Reg_1bit_20.net_3 Reg_32bit_28.Reg_1bit_20.net_1 24 100
| begin Reg_32bit_28.Reg_1bit_20.inverter_1 550 380
| device Reg_32bit_28.Reg_1bit_20.inverter_1.nmos.1 550 360
n Reg_32bit_28.Reg_1bit_20.net_1 gnd Reg_32bit_28.Reg_1bit_20.net_2 24 100
| device Reg_32bit_28.Reg_1bit_20.inverter_1.nmos.2 550 360
n Reg_32bit_28.Reg_1bit_20.net_1 gnd Reg_32bit_28.Reg_1bit_20.net_2 24 100
| device Reg_32bit_28.Reg_1bit_20.inverter_1.nmos.3 550 360
n Reg_32bit_28.Reg_1bit_20.net_1 gnd Reg_32bit_28.Reg_1bit_20.net_2 24 100
| device Reg_32bit_28.Reg_1bit_20.inverter_1.nmos.4 550 360
n Reg_32bit_28.Reg_1bit_20.net_1 gnd Reg_32bit_28.Reg_1bit_20.net_2 24 100
| device Reg_32bit_28.Reg_1bit_20.inverter_1.pmos.1 550 200
p Reg_32bit_28.Reg_1bit_20.net_1 vdd Reg_32bit_28.Reg_1bit_20.net_2 24 200
| device Reg_32bit_28.Reg_1bit_20.inverter_1.pmos.2 550 200
p Reg_32bit_28.Reg_1bit_20.net_1 vdd Reg_32bit_28.Reg_1bit_20.net_2 24 200
| device Reg_32bit_28.Reg_1bit_20.inverter_1.pmos.3 550 200
p Reg_32bit_28.Reg_1bit_20.net_1 vdd Reg_32bit_28.Reg_1bit_20.net_2 24 200
| device Reg_32bit_28.Reg_1bit_20.inverter_1.pmos.4 550 200
p Reg_32bit_28.Reg_1bit_20.net_1 vdd Reg_32bit_28.Reg_1bit_20.net_2 24 200
| end Reg_32bit_28.Reg_1bit_20.inverter_1
| begin Reg_32bit_28.Reg_1bit_20.inverter_2 290 260
| device Reg_32bit_28.Reg_1bit_20.inverter_2.nmos.1 550 360
n data[20] gnd Reg_32bit_28.Reg_1bit_20.net_3 24 100
| device Reg_32bit_28.Reg_1bit_20.inverter_2.nmos.2 550 360
n data[20] gnd Reg_32bit_28.Reg_1bit_20.net_3 24 100
| device Reg_32bit_28.Reg_1bit_20.inverter_2.nmos.3 550 360
n data[20] gnd Reg_32bit_28.Reg_1bit_20.net_3 24 100
| device Reg_32bit_28.Reg_1bit_20.inverter_2.nmos.4 550 360
n data[20] gnd Reg_32bit_28.Reg_1bit_20.net_3 24 100
| device Reg_32bit_28.Reg_1bit_20.inverter_2.pmos.1 550 200
p data[20] vdd Reg_32bit_28.Reg_1bit_20.net_3 24 200
| device Reg_32bit_28.Reg_1bit_20.inverter_2.pmos.2 550 200
p data[20] vdd Reg_32bit_28.Reg_1bit_20.net_3 24 200
| device Reg_32bit_28.Reg_1bit_20.inverter_2.pmos.3 550 200
p data[20] vdd Reg_32bit_28.Reg_1bit_20.net_3 24 200
| device Reg_32bit_28.Reg_1bit_20.inverter_2.pmos.4 550 200
p data[20] vdd Reg_32bit_28.Reg_1bit_20.net_3 24 200
| end Reg_32bit_28.Reg_1bit_20.inverter_2
| device Reg_32bit_28.Reg_1bit_20.nmos_1 730 230
n inR1[29] Reg_32bit_28.Reg_1bit_20.net_2 out1[20] 24 100
| device Reg_32bit_28.Reg_1bit_20.nmos_2 730 360
n inR2[29] Reg_32bit_28.Reg_1bit_20.net_2 out2[20] 24 100
| end Reg_32bit_28.Reg_1bit_20
| begin Reg_32bit_28.Reg_1bit_21 510 2850
| begin Reg_32bit_28.Reg_1bit_21.inverter 560 210
| device Reg_32bit_28.Reg_1bit_21.inverter.nmos 550 360
n Reg_32bit_28.Reg_1bit_21.net_2 gnd Reg_32bit_28.Reg_1bit_21.net_1 24 100
| device Reg_32bit_28.Reg_1bit_21.inverter.pmos 550 200
p Reg_32bit_28.Reg_1bit_21.net_2 vdd Reg_32bit_28.Reg_1bit_21.net_1 24 200
| end Reg_32bit_28.Reg_1bit_21.inverter
| device Reg_32bit_28.Reg_1bit_21.nmos.1 390 260
n w[29] Reg_32bit_28.Reg_1bit_21.net_3 Reg_32bit_28.Reg_1bit_21.net_1 24 100
| device Reg_32bit_28.Reg_1bit_21.nmos.2 390 260
n w[29] Reg_32bit_28.Reg_1bit_21.net_3 Reg_32bit_28.Reg_1bit_21.net_1 24 100
| device Reg_32bit_28.Reg_1bit_21.nmos.3 390 260
n w[29] Reg_32bit_28.Reg_1bit_21.net_3 Reg_32bit_28.Reg_1bit_21.net_1 24 100
| device Reg_32bit_28.Reg_1bit_21.nmos.4 390 260
n w[29] Reg_32bit_28.Reg_1bit_21.net_3 Reg_32bit_28.Reg_1bit_21.net_1 24 100
| begin Reg_32bit_28.Reg_1bit_21.inverter_1 550 380
| device Reg_32bit_28.Reg_1bit_21.inverter_1.nmos.1 550 360
n Reg_32bit_28.Reg_1bit_21.net_1 gnd Reg_32bit_28.Reg_1bit_21.net_2 24 100
| device Reg_32bit_28.Reg_1bit_21.inverter_1.nmos.2 550 360
n Reg_32bit_28.Reg_1bit_21.net_1 gnd Reg_32bit_28.Reg_1bit_21.net_2 24 100
| device Reg_32bit_28.Reg_1bit_21.inverter_1.nmos.3 550 360
n Reg_32bit_28.Reg_1bit_21.net_1 gnd Reg_32bit_28.Reg_1bit_21.net_2 24 100
| device Reg_32bit_28.Reg_1bit_21.inverter_1.nmos.4 550 360
n Reg_32bit_28.Reg_1bit_21.net_1 gnd Reg_32bit_28.Reg_1bit_21.net_2 24 100
| device Reg_32bit_28.Reg_1bit_21.inverter_1.pmos.1 550 200
p Reg_32bit_28.Reg_1bit_21.net_1 vdd Reg_32bit_28.Reg_1bit_21.net_2 24 200
| device Reg_32bit_28.Reg_1bit_21.inverter_1.pmos.2 550 200
p Reg_32bit_28.Reg_1bit_21.net_1 vdd Reg_32bit_28.Reg_1bit_21.net_2 24 200
| device Reg_32bit_28.Reg_1bit_21.inverter_1.pmos.3 550 200
p Reg_32bit_28.Reg_1bit_21.net_1 vdd Reg_32bit_28.Reg_1bit_21.net_2 24 200
| device Reg_32bit_28.Reg_1bit_21.inverter_1.pmos.4 550 200
p Reg_32bit_28.Reg_1bit_21.net_1 vdd Reg_32bit_28.Reg_1bit_21.net_2 24 200
| end Reg_32bit_28.Reg_1bit_21.inverter_1
| begin Reg_32bit_28.Reg_1bit_21.inverter_2 290 260
| device Reg_32bit_28.Reg_1bit_21.inverter_2.nmos.1 550 360
n data[21] gnd Reg_32bit_28.Reg_1bit_21.net_3 24 100
| device Reg_32bit_28.Reg_1bit_21.inverter_2.nmos.2 550 360
n data[21] gnd Reg_32bit_28.Reg_1bit_21.net_3 24 100
| device Reg_32bit_28.Reg_1bit_21.inverter_2.nmos.3 550 360
n data[21] gnd Reg_32bit_28.Reg_1bit_21.net_3 24 100
| device Reg_32bit_28.Reg_1bit_21.inverter_2.nmos.4 550 360
n data[21] gnd Reg_32bit_28.Reg_1bit_21.net_3 24 100
| device Reg_32bit_28.Reg_1bit_21.inverter_2.pmos.1 550 200
p data[21] vdd Reg_32bit_28.Reg_1bit_21.net_3 24 200
| device Reg_32bit_28.Reg_1bit_21.inverter_2.pmos.2 550 200
p data[21] vdd Reg_32bit_28.Reg_1bit_21.net_3 24 200
| device Reg_32bit_28.Reg_1bit_21.inverter_2.pmos.3 550 200
p data[21] vdd Reg_32bit_28.Reg_1bit_21.net_3 24 200
| device Reg_32bit_28.Reg_1bit_21.inverter_2.pmos.4 550 200
p data[21] vdd Reg_32bit_28.Reg_1bit_21.net_3 24 200
| end Reg_32bit_28.Reg_1bit_21.inverter_2
| device Reg_32bit_28.Reg_1bit_21.nmos_1 730 230
n inR1[29] Reg_32bit_28.Reg_1bit_21.net_2 out1[21] 24 100
| device Reg_32bit_28.Reg_1bit_21.nmos_2 730 360
n inR2[29] Reg_32bit_28.Reg_1bit_21.net_2 out2[21] 24 100
| end Reg_32bit_28.Reg_1bit_21
| begin Reg_32bit_28.Reg_1bit_22 510 2980
| begin Reg_32bit_28.Reg_1bit_22.inverter 560 210
| device Reg_32bit_28.Reg_1bit_22.inverter.nmos 550 360
n Reg_32bit_28.Reg_1bit_22.net_2 gnd Reg_32bit_28.Reg_1bit_22.net_1 24 100
| device Reg_32bit_28.Reg_1bit_22.inverter.pmos 550 200
p Reg_32bit_28.Reg_1bit_22.net_2 vdd Reg_32bit_28.Reg_1bit_22.net_1 24 200
| end Reg_32bit_28.Reg_1bit_22.inverter
| device Reg_32bit_28.Reg_1bit_22.nmos.1 390 260
n w[29] Reg_32bit_28.Reg_1bit_22.net_3 Reg_32bit_28.Reg_1bit_22.net_1 24 100
| device Reg_32bit_28.Reg_1bit_22.nmos.2 390 260
n w[29] Reg_32bit_28.Reg_1bit_22.net_3 Reg_32bit_28.Reg_1bit_22.net_1 24 100
| device Reg_32bit_28.Reg_1bit_22.nmos.3 390 260
n w[29] Reg_32bit_28.Reg_1bit_22.net_3 Reg_32bit_28.Reg_1bit_22.net_1 24 100
| device Reg_32bit_28.Reg_1bit_22.nmos.4 390 260
n w[29] Reg_32bit_28.Reg_1bit_22.net_3 Reg_32bit_28.Reg_1bit_22.net_1 24 100
| begin Reg_32bit_28.Reg_1bit_22.inverter_1 550 380
| device Reg_32bit_28.Reg_1bit_22.inverter_1.nmos.1 550 360
n Reg_32bit_28.Reg_1bit_22.net_1 gnd Reg_32bit_28.Reg_1bit_22.net_2 24 100
| device Reg_32bit_28.Reg_1bit_22.inverter_1.nmos.2 550 360
n Reg_32bit_28.Reg_1bit_22.net_1 gnd Reg_32bit_28.Reg_1bit_22.net_2 24 100
| device Reg_32bit_28.Reg_1bit_22.inverter_1.nmos.3 550 360
n Reg_32bit_28.Reg_1bit_22.net_1 gnd Reg_32bit_28.Reg_1bit_22.net_2 24 100
| device Reg_32bit_28.Reg_1bit_22.inverter_1.nmos.4 550 360
n Reg_32bit_28.Reg_1bit_22.net_1 gnd Reg_32bit_28.Reg_1bit_22.net_2 24 100
| device Reg_32bit_28.Reg_1bit_22.inverter_1.pmos.1 550 200
p Reg_32bit_28.Reg_1bit_22.net_1 vdd Reg_32bit_28.Reg_1bit_22.net_2 24 200
| device Reg_32bit_28.Reg_1bit_22.inverter_1.pmos.2 550 200
p Reg_32bit_28.Reg_1bit_22.net_1 vdd Reg_32bit_28.Reg_1bit_22.net_2 24 200
| device Reg_32bit_28.Reg_1bit_22.inverter_1.pmos.3 550 200
p Reg_32bit_28.Reg_1bit_22.net_1 vdd Reg_32bit_28.Reg_1bit_22.net_2 24 200
| device Reg_32bit_28.Reg_1bit_22.inverter_1.pmos.4 550 200
p Reg_32bit_28.Reg_1bit_22.net_1 vdd Reg_32bit_28.Reg_1bit_22.net_2 24 200
| end Reg_32bit_28.Reg_1bit_22.inverter_1
| begin Reg_32bit_28.Reg_1bit_22.inverter_2 290 260
| device Reg_32bit_28.Reg_1bit_22.inverter_2.nmos.1 550 360
n data[22] gnd Reg_32bit_28.Reg_1bit_22.net_3 24 100
| device Reg_32bit_28.Reg_1bit_22.inverter_2.nmos.2 550 360
n data[22] gnd Reg_32bit_28.Reg_1bit_22.net_3 24 100
| device Reg_32bit_28.Reg_1bit_22.inverter_2.nmos.3 550 360
n data[22] gnd Reg_32bit_28.Reg_1bit_22.net_3 24 100
| device Reg_32bit_28.Reg_1bit_22.inverter_2.nmos.4 550 360
n data[22] gnd Reg_32bit_28.Reg_1bit_22.net_3 24 100
| device Reg_32bit_28.Reg_1bit_22.inverter_2.pmos.1 550 200
p data[22] vdd Reg_32bit_28.Reg_1bit_22.net_3 24 200
| device Reg_32bit_28.Reg_1bit_22.inverter_2.pmos.2 550 200
p data[22] vdd Reg_32bit_28.Reg_1bit_22.net_3 24 200
| device Reg_32bit_28.Reg_1bit_22.inverter_2.pmos.3 550 200
p data[22] vdd Reg_32bit_28.Reg_1bit_22.net_3 24 200
| device Reg_32bit_28.Reg_1bit_22.inverter_2.pmos.4 550 200
p data[22] vdd Reg_32bit_28.Reg_1bit_22.net_3 24 200
| end Reg_32bit_28.Reg_1bit_22.inverter_2
| device Reg_32bit_28.Reg_1bit_22.nmos_1 730 230
n inR1[29] Reg_32bit_28.Reg_1bit_22.net_2 out1[22] 24 100
| device Reg_32bit_28.Reg_1bit_22.nmos_2 730 360
n inR2[29] Reg_32bit_28.Reg_1bit_22.net_2 out2[22] 24 100
| end Reg_32bit_28.Reg_1bit_22
| begin Reg_32bit_28.Reg_1bit_23 510 3110
| begin Reg_32bit_28.Reg_1bit_23.inverter 560 210
| device Reg_32bit_28.Reg_1bit_23.inverter.nmos 550 360
n Reg_32bit_28.Reg_1bit_23.net_2 gnd Reg_32bit_28.Reg_1bit_23.net_1 24 100
| device Reg_32bit_28.Reg_1bit_23.inverter.pmos 550 200
p Reg_32bit_28.Reg_1bit_23.net_2 vdd Reg_32bit_28.Reg_1bit_23.net_1 24 200
| end Reg_32bit_28.Reg_1bit_23.inverter
| device Reg_32bit_28.Reg_1bit_23.nmos.1 390 260
n w[29] Reg_32bit_28.Reg_1bit_23.net_3 Reg_32bit_28.Reg_1bit_23.net_1 24 100
| device Reg_32bit_28.Reg_1bit_23.nmos.2 390 260
n w[29] Reg_32bit_28.Reg_1bit_23.net_3 Reg_32bit_28.Reg_1bit_23.net_1 24 100
| device Reg_32bit_28.Reg_1bit_23.nmos.3 390 260
n w[29] Reg_32bit_28.Reg_1bit_23.net_3 Reg_32bit_28.Reg_1bit_23.net_1 24 100
| device Reg_32bit_28.Reg_1bit_23.nmos.4 390 260
n w[29] Reg_32bit_28.Reg_1bit_23.net_3 Reg_32bit_28.Reg_1bit_23.net_1 24 100
| begin Reg_32bit_28.Reg_1bit_23.inverter_1 550 380
| device Reg_32bit_28.Reg_1bit_23.inverter_1.nmos.1 550 360
n Reg_32bit_28.Reg_1bit_23.net_1 gnd Reg_32bit_28.Reg_1bit_23.net_2 24 100
| device Reg_32bit_28.Reg_1bit_23.inverter_1.nmos.2 550 360
n Reg_32bit_28.Reg_1bit_23.net_1 gnd Reg_32bit_28.Reg_1bit_23.net_2 24 100
| device Reg_32bit_28.Reg_1bit_23.inverter_1.nmos.3 550 360
n Reg_32bit_28.Reg_1bit_23.net_1 gnd Reg_32bit_28.Reg_1bit_23.net_2 24 100
| device Reg_32bit_28.Reg_1bit_23.inverter_1.nmos.4 550 360
n Reg_32bit_28.Reg_1bit_23.net_1 gnd Reg_32bit_28.Reg_1bit_23.net_2 24 100
| device Reg_32bit_28.Reg_1bit_23.inverter_1.pmos.1 550 200
p Reg_32bit_28.Reg_1bit_23.net_1 vdd Reg_32bit_28.Reg_1bit_23.net_2 24 200
| device Reg_32bit_28.Reg_1bit_23.inverter_1.pmos.2 550 200
p Reg_32bit_28.Reg_1bit_23.net_1 vdd Reg_32bit_28.Reg_1bit_23.net_2 24 200
| device Reg_32bit_28.Reg_1bit_23.inverter_1.pmos.3 550 200
p Reg_32bit_28.Reg_1bit_23.net_1 vdd Reg_32bit_28.Reg_1bit_23.net_2 24 200
| device Reg_32bit_28.Reg_1bit_23.inverter_1.pmos.4 550 200
p Reg_32bit_28.Reg_1bit_23.net_1 vdd Reg_32bit_28.Reg_1bit_23.net_2 24 200
| end Reg_32bit_28.Reg_1bit_23.inverter_1
| begin Reg_32bit_28.Reg_1bit_23.inverter_2 290 260
| device Reg_32bit_28.Reg_1bit_23.inverter_2.nmos.1 550 360
n data[23] gnd Reg_32bit_28.Reg_1bit_23.net_3 24 100
| device Reg_32bit_28.Reg_1bit_23.inverter_2.nmos.2 550 360
n data[23] gnd Reg_32bit_28.Reg_1bit_23.net_3 24 100
| device Reg_32bit_28.Reg_1bit_23.inverter_2.nmos.3 550 360
n data[23] gnd Reg_32bit_28.Reg_1bit_23.net_3 24 100
| device Reg_32bit_28.Reg_1bit_23.inverter_2.nmos.4 550 360
n data[23] gnd Reg_32bit_28.Reg_1bit_23.net_3 24 100
| device Reg_32bit_28.Reg_1bit_23.inverter_2.pmos.1 550 200
p data[23] vdd Reg_32bit_28.Reg_1bit_23.net_3 24 200
| device Reg_32bit_28.Reg_1bit_23.inverter_2.pmos.2 550 200
p data[23] vdd Reg_32bit_28.Reg_1bit_23.net_3 24 200
| device Reg_32bit_28.Reg_1bit_23.inverter_2.pmos.3 550 200
p data[23] vdd Reg_32bit_28.Reg_1bit_23.net_3 24 200
| device Reg_32bit_28.Reg_1bit_23.inverter_2.pmos.4 550 200
p data[23] vdd Reg_32bit_28.Reg_1bit_23.net_3 24 200
| end Reg_32bit_28.Reg_1bit_23.inverter_2
| device Reg_32bit_28.Reg_1bit_23.nmos_1 730 230
n inR1[29] Reg_32bit_28.Reg_1bit_23.net_2 out1[23] 24 100
| device Reg_32bit_28.Reg_1bit_23.nmos_2 730 360
n inR2[29] Reg_32bit_28.Reg_1bit_23.net_2 out2[23] 24 100
| end Reg_32bit_28.Reg_1bit_23
| begin Reg_32bit_28.Reg_1bit_24 510 3250
| begin Reg_32bit_28.Reg_1bit_24.inverter 560 210
| device Reg_32bit_28.Reg_1bit_24.inverter.nmos 550 360
n Reg_32bit_28.Reg_1bit_24.net_2 gnd Reg_32bit_28.Reg_1bit_24.net_1 24 100
| device Reg_32bit_28.Reg_1bit_24.inverter.pmos 550 200
p Reg_32bit_28.Reg_1bit_24.net_2 vdd Reg_32bit_28.Reg_1bit_24.net_1 24 200
| end Reg_32bit_28.Reg_1bit_24.inverter
| device Reg_32bit_28.Reg_1bit_24.nmos.1 390 260
n w[29] Reg_32bit_28.Reg_1bit_24.net_3 Reg_32bit_28.Reg_1bit_24.net_1 24 100
| device Reg_32bit_28.Reg_1bit_24.nmos.2 390 260
n w[29] Reg_32bit_28.Reg_1bit_24.net_3 Reg_32bit_28.Reg_1bit_24.net_1 24 100
| device Reg_32bit_28.Reg_1bit_24.nmos.3 390 260
n w[29] Reg_32bit_28.Reg_1bit_24.net_3 Reg_32bit_28.Reg_1bit_24.net_1 24 100
| device Reg_32bit_28.Reg_1bit_24.nmos.4 390 260
n w[29] Reg_32bit_28.Reg_1bit_24.net_3 Reg_32bit_28.Reg_1bit_24.net_1 24 100
| begin Reg_32bit_28.Reg_1bit_24.inverter_1 550 380
| device Reg_32bit_28.Reg_1bit_24.inverter_1.nmos.1 550 360
n Reg_32bit_28.Reg_1bit_24.net_1 gnd Reg_32bit_28.Reg_1bit_24.net_2 24 100
| device Reg_32bit_28.Reg_1bit_24.inverter_1.nmos.2 550 360
n Reg_32bit_28.Reg_1bit_24.net_1 gnd Reg_32bit_28.Reg_1bit_24.net_2 24 100
| device Reg_32bit_28.Reg_1bit_24.inverter_1.nmos.3 550 360
n Reg_32bit_28.Reg_1bit_24.net_1 gnd Reg_32bit_28.Reg_1bit_24.net_2 24 100
| device Reg_32bit_28.Reg_1bit_24.inverter_1.nmos.4 550 360
n Reg_32bit_28.Reg_1bit_24.net_1 gnd Reg_32bit_28.Reg_1bit_24.net_2 24 100
| device Reg_32bit_28.Reg_1bit_24.inverter_1.pmos.1 550 200
p Reg_32bit_28.Reg_1bit_24.net_1 vdd Reg_32bit_28.Reg_1bit_24.net_2 24 200
| device Reg_32bit_28.Reg_1bit_24.inverter_1.pmos.2 550 200
p Reg_32bit_28.Reg_1bit_24.net_1 vdd Reg_32bit_28.Reg_1bit_24.net_2 24 200
| device Reg_32bit_28.Reg_1bit_24.inverter_1.pmos.3 550 200
p Reg_32bit_28.Reg_1bit_24.net_1 vdd Reg_32bit_28.Reg_1bit_24.net_2 24 200
| device Reg_32bit_28.Reg_1bit_24.inverter_1.pmos.4 550 200
p Reg_32bit_28.Reg_1bit_24.net_1 vdd Reg_32bit_28.Reg_1bit_24.net_2 24 200
| end Reg_32bit_28.Reg_1bit_24.inverter_1
| begin Reg_32bit_28.Reg_1bit_24.inverter_2 290 260
| device Reg_32bit_28.Reg_1bit_24.inverter_2.nmos.1 550 360
n data[24] gnd Reg_32bit_28.Reg_1bit_24.net_3 24 100
| device Reg_32bit_28.Reg_1bit_24.inverter_2.nmos.2 550 360
n data[24] gnd Reg_32bit_28.Reg_1bit_24.net_3 24 100
| device Reg_32bit_28.Reg_1bit_24.inverter_2.nmos.3 550 360
n data[24] gnd Reg_32bit_28.Reg_1bit_24.net_3 24 100
| device Reg_32bit_28.Reg_1bit_24.inverter_2.nmos.4 550 360
n data[24] gnd Reg_32bit_28.Reg_1bit_24.net_3 24 100
| device Reg_32bit_28.Reg_1bit_24.inverter_2.pmos.1 550 200
p data[24] vdd Reg_32bit_28.Reg_1bit_24.net_3 24 200
| device Reg_32bit_28.Reg_1bit_24.inverter_2.pmos.2 550 200
p data[24] vdd Reg_32bit_28.Reg_1bit_24.net_3 24 200
| device Reg_32bit_28.Reg_1bit_24.inverter_2.pmos.3 550 200
p data[24] vdd Reg_32bit_28.Reg_1bit_24.net_3 24 200
| device Reg_32bit_28.Reg_1bit_24.inverter_2.pmos.4 550 200
p data[24] vdd Reg_32bit_28.Reg_1bit_24.net_3 24 200
| end Reg_32bit_28.Reg_1bit_24.inverter_2
| device Reg_32bit_28.Reg_1bit_24.nmos_1 730 230
n inR1[29] Reg_32bit_28.Reg_1bit_24.net_2 out1[24] 24 100
| device Reg_32bit_28.Reg_1bit_24.nmos_2 730 360
n inR2[29] Reg_32bit_28.Reg_1bit_24.net_2 out2[24] 24 100
| end Reg_32bit_28.Reg_1bit_24
| begin Reg_32bit_28.Reg_1bit_25 510 3380
| begin Reg_32bit_28.Reg_1bit_25.inverter 560 210
| device Reg_32bit_28.Reg_1bit_25.inverter.nmos 550 360
n Reg_32bit_28.Reg_1bit_25.net_2 gnd Reg_32bit_28.Reg_1bit_25.net_1 24 100
| device Reg_32bit_28.Reg_1bit_25.inverter.pmos 550 200
p Reg_32bit_28.Reg_1bit_25.net_2 vdd Reg_32bit_28.Reg_1bit_25.net_1 24 200
| end Reg_32bit_28.Reg_1bit_25.inverter
| device Reg_32bit_28.Reg_1bit_25.nmos.1 390 260
n w[29] Reg_32bit_28.Reg_1bit_25.net_3 Reg_32bit_28.Reg_1bit_25.net_1 24 100
| device Reg_32bit_28.Reg_1bit_25.nmos.2 390 260
n w[29] Reg_32bit_28.Reg_1bit_25.net_3 Reg_32bit_28.Reg_1bit_25.net_1 24 100
| device Reg_32bit_28.Reg_1bit_25.nmos.3 390 260
n w[29] Reg_32bit_28.Reg_1bit_25.net_3 Reg_32bit_28.Reg_1bit_25.net_1 24 100
| device Reg_32bit_28.Reg_1bit_25.nmos.4 390 260
n w[29] Reg_32bit_28.Reg_1bit_25.net_3 Reg_32bit_28.Reg_1bit_25.net_1 24 100
| begin Reg_32bit_28.Reg_1bit_25.inverter_1 550 380
| device Reg_32bit_28.Reg_1bit_25.inverter_1.nmos.1 550 360
n Reg_32bit_28.Reg_1bit_25.net_1 gnd Reg_32bit_28.Reg_1bit_25.net_2 24 100
| device Reg_32bit_28.Reg_1bit_25.inverter_1.nmos.2 550 360
n Reg_32bit_28.Reg_1bit_25.net_1 gnd Reg_32bit_28.Reg_1bit_25.net_2 24 100
| device Reg_32bit_28.Reg_1bit_25.inverter_1.nmos.3 550 360
n Reg_32bit_28.Reg_1bit_25.net_1 gnd Reg_32bit_28.Reg_1bit_25.net_2 24 100
| device Reg_32bit_28.Reg_1bit_25.inverter_1.nmos.4 550 360
n Reg_32bit_28.Reg_1bit_25.net_1 gnd Reg_32bit_28.Reg_1bit_25.net_2 24 100
| device Reg_32bit_28.Reg_1bit_25.inverter_1.pmos.1 550 200
p Reg_32bit_28.Reg_1bit_25.net_1 vdd Reg_32bit_28.Reg_1bit_25.net_2 24 200
| device Reg_32bit_28.Reg_1bit_25.inverter_1.pmos.2 550 200
p Reg_32bit_28.Reg_1bit_25.net_1 vdd Reg_32bit_28.Reg_1bit_25.net_2 24 200
| device Reg_32bit_28.Reg_1bit_25.inverter_1.pmos.3 550 200
p Reg_32bit_28.Reg_1bit_25.net_1 vdd Reg_32bit_28.Reg_1bit_25.net_2 24 200
| device Reg_32bit_28.Reg_1bit_25.inverter_1.pmos.4 550 200
p Reg_32bit_28.Reg_1bit_25.net_1 vdd Reg_32bit_28.Reg_1bit_25.net_2 24 200
| end Reg_32bit_28.Reg_1bit_25.inverter_1
| begin Reg_32bit_28.Reg_1bit_25.inverter_2 290 260
| device Reg_32bit_28.Reg_1bit_25.inverter_2.nmos.1 550 360
n data[25] gnd Reg_32bit_28.Reg_1bit_25.net_3 24 100
| device Reg_32bit_28.Reg_1bit_25.inverter_2.nmos.2 550 360
n data[25] gnd Reg_32bit_28.Reg_1bit_25.net_3 24 100
| device Reg_32bit_28.Reg_1bit_25.inverter_2.nmos.3 550 360
n data[25] gnd Reg_32bit_28.Reg_1bit_25.net_3 24 100
| device Reg_32bit_28.Reg_1bit_25.inverter_2.nmos.4 550 360
n data[25] gnd Reg_32bit_28.Reg_1bit_25.net_3 24 100
| device Reg_32bit_28.Reg_1bit_25.inverter_2.pmos.1 550 200
p data[25] vdd Reg_32bit_28.Reg_1bit_25.net_3 24 200
| device Reg_32bit_28.Reg_1bit_25.inverter_2.pmos.2 550 200
p data[25] vdd Reg_32bit_28.Reg_1bit_25.net_3 24 200
| device Reg_32bit_28.Reg_1bit_25.inverter_2.pmos.3 550 200
p data[25] vdd Reg_32bit_28.Reg_1bit_25.net_3 24 200
| device Reg_32bit_28.Reg_1bit_25.inverter_2.pmos.4 550 200
p data[25] vdd Reg_32bit_28.Reg_1bit_25.net_3 24 200
| end Reg_32bit_28.Reg_1bit_25.inverter_2
| device Reg_32bit_28.Reg_1bit_25.nmos_1 730 230
n inR1[29] Reg_32bit_28.Reg_1bit_25.net_2 out1[25] 24 100
| device Reg_32bit_28.Reg_1bit_25.nmos_2 730 360
n inR2[29] Reg_32bit_28.Reg_1bit_25.net_2 out2[25] 24 100
| end Reg_32bit_28.Reg_1bit_25
| begin Reg_32bit_28.Reg_1bit_26 510 3510
| begin Reg_32bit_28.Reg_1bit_26.inverter 560 210
| device Reg_32bit_28.Reg_1bit_26.inverter.nmos 550 360
n Reg_32bit_28.Reg_1bit_26.net_2 gnd Reg_32bit_28.Reg_1bit_26.net_1 24 100
| device Reg_32bit_28.Reg_1bit_26.inverter.pmos 550 200
p Reg_32bit_28.Reg_1bit_26.net_2 vdd Reg_32bit_28.Reg_1bit_26.net_1 24 200
| end Reg_32bit_28.Reg_1bit_26.inverter
| device Reg_32bit_28.Reg_1bit_26.nmos.1 390 260
n w[29] Reg_32bit_28.Reg_1bit_26.net_3 Reg_32bit_28.Reg_1bit_26.net_1 24 100
| device Reg_32bit_28.Reg_1bit_26.nmos.2 390 260
n w[29] Reg_32bit_28.Reg_1bit_26.net_3 Reg_32bit_28.Reg_1bit_26.net_1 24 100
| device Reg_32bit_28.Reg_1bit_26.nmos.3 390 260
n w[29] Reg_32bit_28.Reg_1bit_26.net_3 Reg_32bit_28.Reg_1bit_26.net_1 24 100
| device Reg_32bit_28.Reg_1bit_26.nmos.4 390 260
n w[29] Reg_32bit_28.Reg_1bit_26.net_3 Reg_32bit_28.Reg_1bit_26.net_1 24 100
| begin Reg_32bit_28.Reg_1bit_26.inverter_1 550 380
| device Reg_32bit_28.Reg_1bit_26.inverter_1.nmos.1 550 360
n Reg_32bit_28.Reg_1bit_26.net_1 gnd Reg_32bit_28.Reg_1bit_26.net_2 24 100
| device Reg_32bit_28.Reg_1bit_26.inverter_1.nmos.2 550 360
n Reg_32bit_28.Reg_1bit_26.net_1 gnd Reg_32bit_28.Reg_1bit_26.net_2 24 100
| device Reg_32bit_28.Reg_1bit_26.inverter_1.nmos.3 550 360
n Reg_32bit_28.Reg_1bit_26.net_1 gnd Reg_32bit_28.Reg_1bit_26.net_2 24 100
| device Reg_32bit_28.Reg_1bit_26.inverter_1.nmos.4 550 360
n Reg_32bit_28.Reg_1bit_26.net_1 gnd Reg_32bit_28.Reg_1bit_26.net_2 24 100
| device Reg_32bit_28.Reg_1bit_26.inverter_1.pmos.1 550 200
p Reg_32bit_28.Reg_1bit_26.net_1 vdd Reg_32bit_28.Reg_1bit_26.net_2 24 200
| device Reg_32bit_28.Reg_1bit_26.inverter_1.pmos.2 550 200
p Reg_32bit_28.Reg_1bit_26.net_1 vdd Reg_32bit_28.Reg_1bit_26.net_2 24 200
| device Reg_32bit_28.Reg_1bit_26.inverter_1.pmos.3 550 200
p Reg_32bit_28.Reg_1bit_26.net_1 vdd Reg_32bit_28.Reg_1bit_26.net_2 24 200
| device Reg_32bit_28.Reg_1bit_26.inverter_1.pmos.4 550 200
p Reg_32bit_28.Reg_1bit_26.net_1 vdd Reg_32bit_28.Reg_1bit_26.net_2 24 200
| end Reg_32bit_28.Reg_1bit_26.inverter_1
| begin Reg_32bit_28.Reg_1bit_26.inverter_2 290 260
| device Reg_32bit_28.Reg_1bit_26.inverter_2.nmos.1 550 360
n data[26] gnd Reg_32bit_28.Reg_1bit_26.net_3 24 100
| device Reg_32bit_28.Reg_1bit_26.inverter_2.nmos.2 550 360
n data[26] gnd Reg_32bit_28.Reg_1bit_26.net_3 24 100
| device Reg_32bit_28.Reg_1bit_26.inverter_2.nmos.3 550 360
n data[26] gnd Reg_32bit_28.Reg_1bit_26.net_3 24 100
| device Reg_32bit_28.Reg_1bit_26.inverter_2.nmos.4 550 360
n data[26] gnd Reg_32bit_28.Reg_1bit_26.net_3 24 100
| device Reg_32bit_28.Reg_1bit_26.inverter_2.pmos.1 550 200
p data[26] vdd Reg_32bit_28.Reg_1bit_26.net_3 24 200
| device Reg_32bit_28.Reg_1bit_26.inverter_2.pmos.2 550 200
p data[26] vdd Reg_32bit_28.Reg_1bit_26.net_3 24 200
| device Reg_32bit_28.Reg_1bit_26.inverter_2.pmos.3 550 200
p data[26] vdd Reg_32bit_28.Reg_1bit_26.net_3 24 200
| device Reg_32bit_28.Reg_1bit_26.inverter_2.pmos.4 550 200
p data[26] vdd Reg_32bit_28.Reg_1bit_26.net_3 24 200
| end Reg_32bit_28.Reg_1bit_26.inverter_2
| device Reg_32bit_28.Reg_1bit_26.nmos_1 730 230
n inR1[29] Reg_32bit_28.Reg_1bit_26.net_2 out1[26] 24 100
| device Reg_32bit_28.Reg_1bit_26.nmos_2 730 360
n inR2[29] Reg_32bit_28.Reg_1bit_26.net_2 out2[26] 24 100
| end Reg_32bit_28.Reg_1bit_26
| begin Reg_32bit_28.Reg_1bit_27 510 3640
| begin Reg_32bit_28.Reg_1bit_27.inverter 560 210
| device Reg_32bit_28.Reg_1bit_27.inverter.nmos 550 360
n Reg_32bit_28.Reg_1bit_27.net_2 gnd Reg_32bit_28.Reg_1bit_27.net_1 24 100
| device Reg_32bit_28.Reg_1bit_27.inverter.pmos 550 200
p Reg_32bit_28.Reg_1bit_27.net_2 vdd Reg_32bit_28.Reg_1bit_27.net_1 24 200
| end Reg_32bit_28.Reg_1bit_27.inverter
| device Reg_32bit_28.Reg_1bit_27.nmos.1 390 260
n w[29] Reg_32bit_28.Reg_1bit_27.net_3 Reg_32bit_28.Reg_1bit_27.net_1 24 100
| device Reg_32bit_28.Reg_1bit_27.nmos.2 390 260
n w[29] Reg_32bit_28.Reg_1bit_27.net_3 Reg_32bit_28.Reg_1bit_27.net_1 24 100
| device Reg_32bit_28.Reg_1bit_27.nmos.3 390 260
n w[29] Reg_32bit_28.Reg_1bit_27.net_3 Reg_32bit_28.Reg_1bit_27.net_1 24 100
| device Reg_32bit_28.Reg_1bit_27.nmos.4 390 260
n w[29] Reg_32bit_28.Reg_1bit_27.net_3 Reg_32bit_28.Reg_1bit_27.net_1 24 100
| begin Reg_32bit_28.Reg_1bit_27.inverter_1 550 380
| device Reg_32bit_28.Reg_1bit_27.inverter_1.nmos.1 550 360
n Reg_32bit_28.Reg_1bit_27.net_1 gnd Reg_32bit_28.Reg_1bit_27.net_2 24 100
| device Reg_32bit_28.Reg_1bit_27.inverter_1.nmos.2 550 360
n Reg_32bit_28.Reg_1bit_27.net_1 gnd Reg_32bit_28.Reg_1bit_27.net_2 24 100
| device Reg_32bit_28.Reg_1bit_27.inverter_1.nmos.3 550 360
n Reg_32bit_28.Reg_1bit_27.net_1 gnd Reg_32bit_28.Reg_1bit_27.net_2 24 100
| device Reg_32bit_28.Reg_1bit_27.inverter_1.nmos.4 550 360
n Reg_32bit_28.Reg_1bit_27.net_1 gnd Reg_32bit_28.Reg_1bit_27.net_2 24 100
| device Reg_32bit_28.Reg_1bit_27.inverter_1.pmos.1 550 200
p Reg_32bit_28.Reg_1bit_27.net_1 vdd Reg_32bit_28.Reg_1bit_27.net_2 24 200
| device Reg_32bit_28.Reg_1bit_27.inverter_1.pmos.2 550 200
p Reg_32bit_28.Reg_1bit_27.net_1 vdd Reg_32bit_28.Reg_1bit_27.net_2 24 200
| device Reg_32bit_28.Reg_1bit_27.inverter_1.pmos.3 550 200
p Reg_32bit_28.Reg_1bit_27.net_1 vdd Reg_32bit_28.Reg_1bit_27.net_2 24 200
| device Reg_32bit_28.Reg_1bit_27.inverter_1.pmos.4 550 200
p Reg_32bit_28.Reg_1bit_27.net_1 vdd Reg_32bit_28.Reg_1bit_27.net_2 24 200
| end Reg_32bit_28.Reg_1bit_27.inverter_1
| begin Reg_32bit_28.Reg_1bit_27.inverter_2 290 260
| device Reg_32bit_28.Reg_1bit_27.inverter_2.nmos.1 550 360
n data[27] gnd Reg_32bit_28.Reg_1bit_27.net_3 24 100
| device Reg_32bit_28.Reg_1bit_27.inverter_2.nmos.2 550 360
n data[27] gnd Reg_32bit_28.Reg_1bit_27.net_3 24 100
| device Reg_32bit_28.Reg_1bit_27.inverter_2.nmos.3 550 360
n data[27] gnd Reg_32bit_28.Reg_1bit_27.net_3 24 100
| device Reg_32bit_28.Reg_1bit_27.inverter_2.nmos.4 550 360
n data[27] gnd Reg_32bit_28.Reg_1bit_27.net_3 24 100
| device Reg_32bit_28.Reg_1bit_27.inverter_2.pmos.1 550 200
p data[27] vdd Reg_32bit_28.Reg_1bit_27.net_3 24 200
| device Reg_32bit_28.Reg_1bit_27.inverter_2.pmos.2 550 200
p data[27] vdd Reg_32bit_28.Reg_1bit_27.net_3 24 200
| device Reg_32bit_28.Reg_1bit_27.inverter_2.pmos.3 550 200
p data[27] vdd Reg_32bit_28.Reg_1bit_27.net_3 24 200
| device Reg_32bit_28.Reg_1bit_27.inverter_2.pmos.4 550 200
p data[27] vdd Reg_32bit_28.Reg_1bit_27.net_3 24 200
| end Reg_32bit_28.Reg_1bit_27.inverter_2
| device Reg_32bit_28.Reg_1bit_27.nmos_1 730 230
n inR1[29] Reg_32bit_28.Reg_1bit_27.net_2 out1[27] 24 100
| device Reg_32bit_28.Reg_1bit_27.nmos_2 730 360
n inR2[29] Reg_32bit_28.Reg_1bit_27.net_2 out2[27] 24 100
| end Reg_32bit_28.Reg_1bit_27
| begin Reg_32bit_28.Reg_1bit_28 510 3770
| begin Reg_32bit_28.Reg_1bit_28.inverter 560 210
| device Reg_32bit_28.Reg_1bit_28.inverter.nmos 550 360
n Reg_32bit_28.Reg_1bit_28.net_2 gnd Reg_32bit_28.Reg_1bit_28.net_1 24 100
| device Reg_32bit_28.Reg_1bit_28.inverter.pmos 550 200
p Reg_32bit_28.Reg_1bit_28.net_2 vdd Reg_32bit_28.Reg_1bit_28.net_1 24 200
| end Reg_32bit_28.Reg_1bit_28.inverter
| device Reg_32bit_28.Reg_1bit_28.nmos.1 390 260
n w[29] Reg_32bit_28.Reg_1bit_28.net_3 Reg_32bit_28.Reg_1bit_28.net_1 24 100
| device Reg_32bit_28.Reg_1bit_28.nmos.2 390 260
n w[29] Reg_32bit_28.Reg_1bit_28.net_3 Reg_32bit_28.Reg_1bit_28.net_1 24 100
| device Reg_32bit_28.Reg_1bit_28.nmos.3 390 260
n w[29] Reg_32bit_28.Reg_1bit_28.net_3 Reg_32bit_28.Reg_1bit_28.net_1 24 100
| device Reg_32bit_28.Reg_1bit_28.nmos.4 390 260
n w[29] Reg_32bit_28.Reg_1bit_28.net_3 Reg_32bit_28.Reg_1bit_28.net_1 24 100
| begin Reg_32bit_28.Reg_1bit_28.inverter_1 550 380
| device Reg_32bit_28.Reg_1bit_28.inverter_1.nmos.1 550 360
n Reg_32bit_28.Reg_1bit_28.net_1 gnd Reg_32bit_28.Reg_1bit_28.net_2 24 100
| device Reg_32bit_28.Reg_1bit_28.inverter_1.nmos.2 550 360
n Reg_32bit_28.Reg_1bit_28.net_1 gnd Reg_32bit_28.Reg_1bit_28.net_2 24 100
| device Reg_32bit_28.Reg_1bit_28.inverter_1.nmos.3 550 360
n Reg_32bit_28.Reg_1bit_28.net_1 gnd Reg_32bit_28.Reg_1bit_28.net_2 24 100
| device Reg_32bit_28.Reg_1bit_28.inverter_1.nmos.4 550 360
n Reg_32bit_28.Reg_1bit_28.net_1 gnd Reg_32bit_28.Reg_1bit_28.net_2 24 100
| device Reg_32bit_28.Reg_1bit_28.inverter_1.pmos.1 550 200
p Reg_32bit_28.Reg_1bit_28.net_1 vdd Reg_32bit_28.Reg_1bit_28.net_2 24 200
| device Reg_32bit_28.Reg_1bit_28.inverter_1.pmos.2 550 200
p Reg_32bit_28.Reg_1bit_28.net_1 vdd Reg_32bit_28.Reg_1bit_28.net_2 24 200
| device Reg_32bit_28.Reg_1bit_28.inverter_1.pmos.3 550 200
p Reg_32bit_28.Reg_1bit_28.net_1 vdd Reg_32bit_28.Reg_1bit_28.net_2 24 200
| device Reg_32bit_28.Reg_1bit_28.inverter_1.pmos.4 550 200
p Reg_32bit_28.Reg_1bit_28.net_1 vdd Reg_32bit_28.Reg_1bit_28.net_2 24 200
| end Reg_32bit_28.Reg_1bit_28.inverter_1
| begin Reg_32bit_28.Reg_1bit_28.inverter_2 290 260
| device Reg_32bit_28.Reg_1bit_28.inverter_2.nmos.1 550 360
n data[28] gnd Reg_32bit_28.Reg_1bit_28.net_3 24 100
| device Reg_32bit_28.Reg_1bit_28.inverter_2.nmos.2 550 360
n data[28] gnd Reg_32bit_28.Reg_1bit_28.net_3 24 100
| device Reg_32bit_28.Reg_1bit_28.inverter_2.nmos.3 550 360
n data[28] gnd Reg_32bit_28.Reg_1bit_28.net_3 24 100
| device Reg_32bit_28.Reg_1bit_28.inverter_2.nmos.4 550 360
n data[28] gnd Reg_32bit_28.Reg_1bit_28.net_3 24 100
| device Reg_32bit_28.Reg_1bit_28.inverter_2.pmos.1 550 200
p data[28] vdd Reg_32bit_28.Reg_1bit_28.net_3 24 200
| device Reg_32bit_28.Reg_1bit_28.inverter_2.pmos.2 550 200
p data[28] vdd Reg_32bit_28.Reg_1bit_28.net_3 24 200
| device Reg_32bit_28.Reg_1bit_28.inverter_2.pmos.3 550 200
p data[28] vdd Reg_32bit_28.Reg_1bit_28.net_3 24 200
| device Reg_32bit_28.Reg_1bit_28.inverter_2.pmos.4 550 200
p data[28] vdd Reg_32bit_28.Reg_1bit_28.net_3 24 200
| end Reg_32bit_28.Reg_1bit_28.inverter_2
| device Reg_32bit_28.Reg_1bit_28.nmos_1 730 230
n inR1[29] Reg_32bit_28.Reg_1bit_28.net_2 out1[28] 24 100
| device Reg_32bit_28.Reg_1bit_28.nmos_2 730 360
n inR2[29] Reg_32bit_28.Reg_1bit_28.net_2 out2[28] 24 100
| end Reg_32bit_28.Reg_1bit_28
| begin Reg_32bit_28.Reg_1bit_29 510 3900
| begin Reg_32bit_28.Reg_1bit_29.inverter 560 210
| device Reg_32bit_28.Reg_1bit_29.inverter.nmos 550 360
n Reg_32bit_28.Reg_1bit_29.net_2 gnd Reg_32bit_28.Reg_1bit_29.net_1 24 100
| device Reg_32bit_28.Reg_1bit_29.inverter.pmos 550 200
p Reg_32bit_28.Reg_1bit_29.net_2 vdd Reg_32bit_28.Reg_1bit_29.net_1 24 200
| end Reg_32bit_28.Reg_1bit_29.inverter
| device Reg_32bit_28.Reg_1bit_29.nmos.1 390 260
n w[29] Reg_32bit_28.Reg_1bit_29.net_3 Reg_32bit_28.Reg_1bit_29.net_1 24 100
| device Reg_32bit_28.Reg_1bit_29.nmos.2 390 260
n w[29] Reg_32bit_28.Reg_1bit_29.net_3 Reg_32bit_28.Reg_1bit_29.net_1 24 100
| device Reg_32bit_28.Reg_1bit_29.nmos.3 390 260
n w[29] Reg_32bit_28.Reg_1bit_29.net_3 Reg_32bit_28.Reg_1bit_29.net_1 24 100
| device Reg_32bit_28.Reg_1bit_29.nmos.4 390 260
n w[29] Reg_32bit_28.Reg_1bit_29.net_3 Reg_32bit_28.Reg_1bit_29.net_1 24 100
| begin Reg_32bit_28.Reg_1bit_29.inverter_1 550 380
| device Reg_32bit_28.Reg_1bit_29.inverter_1.nmos.1 550 360
n Reg_32bit_28.Reg_1bit_29.net_1 gnd Reg_32bit_28.Reg_1bit_29.net_2 24 100
| device Reg_32bit_28.Reg_1bit_29.inverter_1.nmos.2 550 360
n Reg_32bit_28.Reg_1bit_29.net_1 gnd Reg_32bit_28.Reg_1bit_29.net_2 24 100
| device Reg_32bit_28.Reg_1bit_29.inverter_1.nmos.3 550 360
n Reg_32bit_28.Reg_1bit_29.net_1 gnd Reg_32bit_28.Reg_1bit_29.net_2 24 100
| device Reg_32bit_28.Reg_1bit_29.inverter_1.nmos.4 550 360
n Reg_32bit_28.Reg_1bit_29.net_1 gnd Reg_32bit_28.Reg_1bit_29.net_2 24 100
| device Reg_32bit_28.Reg_1bit_29.inverter_1.pmos.1 550 200
p Reg_32bit_28.Reg_1bit_29.net_1 vdd Reg_32bit_28.Reg_1bit_29.net_2 24 200
| device Reg_32bit_28.Reg_1bit_29.inverter_1.pmos.2 550 200
p Reg_32bit_28.Reg_1bit_29.net_1 vdd Reg_32bit_28.Reg_1bit_29.net_2 24 200
| device Reg_32bit_28.Reg_1bit_29.inverter_1.pmos.3 550 200
p Reg_32bit_28.Reg_1bit_29.net_1 vdd Reg_32bit_28.Reg_1bit_29.net_2 24 200
| device Reg_32bit_28.Reg_1bit_29.inverter_1.pmos.4 550 200
p Reg_32bit_28.Reg_1bit_29.net_1 vdd Reg_32bit_28.Reg_1bit_29.net_2 24 200
| end Reg_32bit_28.Reg_1bit_29.inverter_1
| begin Reg_32bit_28.Reg_1bit_29.inverter_2 290 260
| device Reg_32bit_28.Reg_1bit_29.inverter_2.nmos.1 550 360
n data[29] gnd Reg_32bit_28.Reg_1bit_29.net_3 24 100
| device Reg_32bit_28.Reg_1bit_29.inverter_2.nmos.2 550 360
n data[29] gnd Reg_32bit_28.Reg_1bit_29.net_3 24 100
| device Reg_32bit_28.Reg_1bit_29.inverter_2.nmos.3 550 360
n data[29] gnd Reg_32bit_28.Reg_1bit_29.net_3 24 100
| device Reg_32bit_28.Reg_1bit_29.inverter_2.nmos.4 550 360
n data[29] gnd Reg_32bit_28.Reg_1bit_29.net_3 24 100
| device Reg_32bit_28.Reg_1bit_29.inverter_2.pmos.1 550 200
p data[29] vdd Reg_32bit_28.Reg_1bit_29.net_3 24 200
| device Reg_32bit_28.Reg_1bit_29.inverter_2.pmos.2 550 200
p data[29] vdd Reg_32bit_28.Reg_1bit_29.net_3 24 200
| device Reg_32bit_28.Reg_1bit_29.inverter_2.pmos.3 550 200
p data[29] vdd Reg_32bit_28.Reg_1bit_29.net_3 24 200
| device Reg_32bit_28.Reg_1bit_29.inverter_2.pmos.4 550 200
p data[29] vdd Reg_32bit_28.Reg_1bit_29.net_3 24 200
| end Reg_32bit_28.Reg_1bit_29.inverter_2
| device Reg_32bit_28.Reg_1bit_29.nmos_1 730 230
n inR1[29] Reg_32bit_28.Reg_1bit_29.net_2 out1[29] 24 100
| device Reg_32bit_28.Reg_1bit_29.nmos_2 730 360
n inR2[29] Reg_32bit_28.Reg_1bit_29.net_2 out2[29] 24 100
| end Reg_32bit_28.Reg_1bit_29
| begin Reg_32bit_28.Reg_1bit_30 510 4030
| begin Reg_32bit_28.Reg_1bit_30.inverter 560 210
| device Reg_32bit_28.Reg_1bit_30.inverter.nmos 550 360
n Reg_32bit_28.Reg_1bit_30.net_2 gnd Reg_32bit_28.Reg_1bit_30.net_1 24 100
| device Reg_32bit_28.Reg_1bit_30.inverter.pmos 550 200
p Reg_32bit_28.Reg_1bit_30.net_2 vdd Reg_32bit_28.Reg_1bit_30.net_1 24 200
| end Reg_32bit_28.Reg_1bit_30.inverter
| device Reg_32bit_28.Reg_1bit_30.nmos.1 390 260
n w[29] Reg_32bit_28.Reg_1bit_30.net_3 Reg_32bit_28.Reg_1bit_30.net_1 24 100
| device Reg_32bit_28.Reg_1bit_30.nmos.2 390 260
n w[29] Reg_32bit_28.Reg_1bit_30.net_3 Reg_32bit_28.Reg_1bit_30.net_1 24 100
| device Reg_32bit_28.Reg_1bit_30.nmos.3 390 260
n w[29] Reg_32bit_28.Reg_1bit_30.net_3 Reg_32bit_28.Reg_1bit_30.net_1 24 100
| device Reg_32bit_28.Reg_1bit_30.nmos.4 390 260
n w[29] Reg_32bit_28.Reg_1bit_30.net_3 Reg_32bit_28.Reg_1bit_30.net_1 24 100
| begin Reg_32bit_28.Reg_1bit_30.inverter_1 550 380
| device Reg_32bit_28.Reg_1bit_30.inverter_1.nmos.1 550 360
n Reg_32bit_28.Reg_1bit_30.net_1 gnd Reg_32bit_28.Reg_1bit_30.net_2 24 100
| device Reg_32bit_28.Reg_1bit_30.inverter_1.nmos.2 550 360
n Reg_32bit_28.Reg_1bit_30.net_1 gnd Reg_32bit_28.Reg_1bit_30.net_2 24 100
| device Reg_32bit_28.Reg_1bit_30.inverter_1.nmos.3 550 360
n Reg_32bit_28.Reg_1bit_30.net_1 gnd Reg_32bit_28.Reg_1bit_30.net_2 24 100
| device Reg_32bit_28.Reg_1bit_30.inverter_1.nmos.4 550 360
n Reg_32bit_28.Reg_1bit_30.net_1 gnd Reg_32bit_28.Reg_1bit_30.net_2 24 100
| device Reg_32bit_28.Reg_1bit_30.inverter_1.pmos.1 550 200
p Reg_32bit_28.Reg_1bit_30.net_1 vdd Reg_32bit_28.Reg_1bit_30.net_2 24 200
| device Reg_32bit_28.Reg_1bit_30.inverter_1.pmos.2 550 200
p Reg_32bit_28.Reg_1bit_30.net_1 vdd Reg_32bit_28.Reg_1bit_30.net_2 24 200
| device Reg_32bit_28.Reg_1bit_30.inverter_1.pmos.3 550 200
p Reg_32bit_28.Reg_1bit_30.net_1 vdd Reg_32bit_28.Reg_1bit_30.net_2 24 200
| device Reg_32bit_28.Reg_1bit_30.inverter_1.pmos.4 550 200
p Reg_32bit_28.Reg_1bit_30.net_1 vdd Reg_32bit_28.Reg_1bit_30.net_2 24 200
| end Reg_32bit_28.Reg_1bit_30.inverter_1
| begin Reg_32bit_28.Reg_1bit_30.inverter_2 290 260
| device Reg_32bit_28.Reg_1bit_30.inverter_2.nmos.1 550 360
n data[30] gnd Reg_32bit_28.Reg_1bit_30.net_3 24 100
| device Reg_32bit_28.Reg_1bit_30.inverter_2.nmos.2 550 360
n data[30] gnd Reg_32bit_28.Reg_1bit_30.net_3 24 100
| device Reg_32bit_28.Reg_1bit_30.inverter_2.nmos.3 550 360
n data[30] gnd Reg_32bit_28.Reg_1bit_30.net_3 24 100
| device Reg_32bit_28.Reg_1bit_30.inverter_2.nmos.4 550 360
n data[30] gnd Reg_32bit_28.Reg_1bit_30.net_3 24 100
| device Reg_32bit_28.Reg_1bit_30.inverter_2.pmos.1 550 200
p data[30] vdd Reg_32bit_28.Reg_1bit_30.net_3 24 200
| device Reg_32bit_28.Reg_1bit_30.inverter_2.pmos.2 550 200
p data[30] vdd Reg_32bit_28.Reg_1bit_30.net_3 24 200
| device Reg_32bit_28.Reg_1bit_30.inverter_2.pmos.3 550 200
p data[30] vdd Reg_32bit_28.Reg_1bit_30.net_3 24 200
| device Reg_32bit_28.Reg_1bit_30.inverter_2.pmos.4 550 200
p data[30] vdd Reg_32bit_28.Reg_1bit_30.net_3 24 200
| end Reg_32bit_28.Reg_1bit_30.inverter_2
| device Reg_32bit_28.Reg_1bit_30.nmos_1 730 230
n inR1[29] Reg_32bit_28.Reg_1bit_30.net_2 out1[30] 24 100
| device Reg_32bit_28.Reg_1bit_30.nmos_2 730 360
n inR2[29] Reg_32bit_28.Reg_1bit_30.net_2 out2[30] 24 100
| end Reg_32bit_28.Reg_1bit_30
| begin Reg_32bit_28.Reg_1bit_31 510 4160
| begin Reg_32bit_28.Reg_1bit_31.inverter 560 210
| device Reg_32bit_28.Reg_1bit_31.inverter.nmos 550 360
n Reg_32bit_28.Reg_1bit_31.net_2 gnd Reg_32bit_28.Reg_1bit_31.net_1 24 100
| device Reg_32bit_28.Reg_1bit_31.inverter.pmos 550 200
p Reg_32bit_28.Reg_1bit_31.net_2 vdd Reg_32bit_28.Reg_1bit_31.net_1 24 200
| end Reg_32bit_28.Reg_1bit_31.inverter
| device Reg_32bit_28.Reg_1bit_31.nmos.1 390 260
n w[29] Reg_32bit_28.Reg_1bit_31.net_3 Reg_32bit_28.Reg_1bit_31.net_1 24 100
| device Reg_32bit_28.Reg_1bit_31.nmos.2 390 260
n w[29] Reg_32bit_28.Reg_1bit_31.net_3 Reg_32bit_28.Reg_1bit_31.net_1 24 100
| device Reg_32bit_28.Reg_1bit_31.nmos.3 390 260
n w[29] Reg_32bit_28.Reg_1bit_31.net_3 Reg_32bit_28.Reg_1bit_31.net_1 24 100
| device Reg_32bit_28.Reg_1bit_31.nmos.4 390 260
n w[29] Reg_32bit_28.Reg_1bit_31.net_3 Reg_32bit_28.Reg_1bit_31.net_1 24 100
| begin Reg_32bit_28.Reg_1bit_31.inverter_1 550 380
| device Reg_32bit_28.Reg_1bit_31.inverter_1.nmos.1 550 360
n Reg_32bit_28.Reg_1bit_31.net_1 gnd Reg_32bit_28.Reg_1bit_31.net_2 24 100
| device Reg_32bit_28.Reg_1bit_31.inverter_1.nmos.2 550 360
n Reg_32bit_28.Reg_1bit_31.net_1 gnd Reg_32bit_28.Reg_1bit_31.net_2 24 100
| device Reg_32bit_28.Reg_1bit_31.inverter_1.nmos.3 550 360
n Reg_32bit_28.Reg_1bit_31.net_1 gnd Reg_32bit_28.Reg_1bit_31.net_2 24 100
| device Reg_32bit_28.Reg_1bit_31.inverter_1.nmos.4 550 360
n Reg_32bit_28.Reg_1bit_31.net_1 gnd Reg_32bit_28.Reg_1bit_31.net_2 24 100
| device Reg_32bit_28.Reg_1bit_31.inverter_1.pmos.1 550 200
p Reg_32bit_28.Reg_1bit_31.net_1 vdd Reg_32bit_28.Reg_1bit_31.net_2 24 200
| device Reg_32bit_28.Reg_1bit_31.inverter_1.pmos.2 550 200
p Reg_32bit_28.Reg_1bit_31.net_1 vdd Reg_32bit_28.Reg_1bit_31.net_2 24 200
| device Reg_32bit_28.Reg_1bit_31.inverter_1.pmos.3 550 200
p Reg_32bit_28.Reg_1bit_31.net_1 vdd Reg_32bit_28.Reg_1bit_31.net_2 24 200
| device Reg_32bit_28.Reg_1bit_31.inverter_1.pmos.4 550 200
p Reg_32bit_28.Reg_1bit_31.net_1 vdd Reg_32bit_28.Reg_1bit_31.net_2 24 200
| end Reg_32bit_28.Reg_1bit_31.inverter_1
| begin Reg_32bit_28.Reg_1bit_31.inverter_2 290 260
| device Reg_32bit_28.Reg_1bit_31.inverter_2.nmos.1 550 360
n data[31] gnd Reg_32bit_28.Reg_1bit_31.net_3 24 100
| device Reg_32bit_28.Reg_1bit_31.inverter_2.nmos.2 550 360
n data[31] gnd Reg_32bit_28.Reg_1bit_31.net_3 24 100
| device Reg_32bit_28.Reg_1bit_31.inverter_2.nmos.3 550 360
n data[31] gnd Reg_32bit_28.Reg_1bit_31.net_3 24 100
| device Reg_32bit_28.Reg_1bit_31.inverter_2.nmos.4 550 360
n data[31] gnd Reg_32bit_28.Reg_1bit_31.net_3 24 100
| device Reg_32bit_28.Reg_1bit_31.inverter_2.pmos.1 550 200
p data[31] vdd Reg_32bit_28.Reg_1bit_31.net_3 24 200
| device Reg_32bit_28.Reg_1bit_31.inverter_2.pmos.2 550 200
p data[31] vdd Reg_32bit_28.Reg_1bit_31.net_3 24 200
| device Reg_32bit_28.Reg_1bit_31.inverter_2.pmos.3 550 200
p data[31] vdd Reg_32bit_28.Reg_1bit_31.net_3 24 200
| device Reg_32bit_28.Reg_1bit_31.inverter_2.pmos.4 550 200
p data[31] vdd Reg_32bit_28.Reg_1bit_31.net_3 24 200
| end Reg_32bit_28.Reg_1bit_31.inverter_2
| device Reg_32bit_28.Reg_1bit_31.nmos_1 730 230
n inR1[29] Reg_32bit_28.Reg_1bit_31.net_2 out1[31] 24 100
| device Reg_32bit_28.Reg_1bit_31.nmos_2 730 360
n inR2[29] Reg_32bit_28.Reg_1bit_31.net_2 out2[31] 24 100
| end Reg_32bit_28.Reg_1bit_31
| end Reg_32bit_28
| begin Reg_32bit_29 940 3550
| begin Reg_32bit_29.Reg_1bit 510 100
| begin Reg_32bit_29.Reg_1bit.inverter 560 210
| device Reg_32bit_29.Reg_1bit.inverter.nmos 550 360
n Reg_32bit_29.Reg_1bit.net_2 gnd Reg_32bit_29.Reg_1bit.net_1 24 100
| device Reg_32bit_29.Reg_1bit.inverter.pmos 550 200
p Reg_32bit_29.Reg_1bit.net_2 vdd Reg_32bit_29.Reg_1bit.net_1 24 200
| end Reg_32bit_29.Reg_1bit.inverter
| device Reg_32bit_29.Reg_1bit.nmos.1 390 260
n w[30] Reg_32bit_29.Reg_1bit.net_3 Reg_32bit_29.Reg_1bit.net_1 24 100
| device Reg_32bit_29.Reg_1bit.nmos.2 390 260
n w[30] Reg_32bit_29.Reg_1bit.net_3 Reg_32bit_29.Reg_1bit.net_1 24 100
| device Reg_32bit_29.Reg_1bit.nmos.3 390 260
n w[30] Reg_32bit_29.Reg_1bit.net_3 Reg_32bit_29.Reg_1bit.net_1 24 100
| device Reg_32bit_29.Reg_1bit.nmos.4 390 260
n w[30] Reg_32bit_29.Reg_1bit.net_3 Reg_32bit_29.Reg_1bit.net_1 24 100
| begin Reg_32bit_29.Reg_1bit.inverter_1 550 380
| device Reg_32bit_29.Reg_1bit.inverter_1.nmos.1 550 360
n Reg_32bit_29.Reg_1bit.net_1 gnd Reg_32bit_29.Reg_1bit.net_2 24 100
| device Reg_32bit_29.Reg_1bit.inverter_1.nmos.2 550 360
n Reg_32bit_29.Reg_1bit.net_1 gnd Reg_32bit_29.Reg_1bit.net_2 24 100
| device Reg_32bit_29.Reg_1bit.inverter_1.nmos.3 550 360
n Reg_32bit_29.Reg_1bit.net_1 gnd Reg_32bit_29.Reg_1bit.net_2 24 100
| device Reg_32bit_29.Reg_1bit.inverter_1.nmos.4 550 360
n Reg_32bit_29.Reg_1bit.net_1 gnd Reg_32bit_29.Reg_1bit.net_2 24 100
| device Reg_32bit_29.Reg_1bit.inverter_1.pmos.1 550 200
p Reg_32bit_29.Reg_1bit.net_1 vdd Reg_32bit_29.Reg_1bit.net_2 24 200
| device Reg_32bit_29.Reg_1bit.inverter_1.pmos.2 550 200
p Reg_32bit_29.Reg_1bit.net_1 vdd Reg_32bit_29.Reg_1bit.net_2 24 200
| device Reg_32bit_29.Reg_1bit.inverter_1.pmos.3 550 200
p Reg_32bit_29.Reg_1bit.net_1 vdd Reg_32bit_29.Reg_1bit.net_2 24 200
| device Reg_32bit_29.Reg_1bit.inverter_1.pmos.4 550 200
p Reg_32bit_29.Reg_1bit.net_1 vdd Reg_32bit_29.Reg_1bit.net_2 24 200
| end Reg_32bit_29.Reg_1bit.inverter_1
| begin Reg_32bit_29.Reg_1bit.inverter_2 290 260
| device Reg_32bit_29.Reg_1bit.inverter_2.nmos.1 550 360
n data[0] gnd Reg_32bit_29.Reg_1bit.net_3 24 100
| device Reg_32bit_29.Reg_1bit.inverter_2.nmos.2 550 360
n data[0] gnd Reg_32bit_29.Reg_1bit.net_3 24 100
| device Reg_32bit_29.Reg_1bit.inverter_2.nmos.3 550 360
n data[0] gnd Reg_32bit_29.Reg_1bit.net_3 24 100
| device Reg_32bit_29.Reg_1bit.inverter_2.nmos.4 550 360
n data[0] gnd Reg_32bit_29.Reg_1bit.net_3 24 100
| device Reg_32bit_29.Reg_1bit.inverter_2.pmos.1 550 200
p data[0] vdd Reg_32bit_29.Reg_1bit.net_3 24 200
| device Reg_32bit_29.Reg_1bit.inverter_2.pmos.2 550 200
p data[0] vdd Reg_32bit_29.Reg_1bit.net_3 24 200
| device Reg_32bit_29.Reg_1bit.inverter_2.pmos.3 550 200
p data[0] vdd Reg_32bit_29.Reg_1bit.net_3 24 200
| device Reg_32bit_29.Reg_1bit.inverter_2.pmos.4 550 200
p data[0] vdd Reg_32bit_29.Reg_1bit.net_3 24 200
| end Reg_32bit_29.Reg_1bit.inverter_2
| device Reg_32bit_29.Reg_1bit.nmos_1 730 230
n inR1[30] Reg_32bit_29.Reg_1bit.net_2 out1[0] 24 100
| device Reg_32bit_29.Reg_1bit.nmos_2 730 360
n inR2[30] Reg_32bit_29.Reg_1bit.net_2 out2[0] 24 100
| end Reg_32bit_29.Reg_1bit
| begin Reg_32bit_29.Reg_1bit_1 510 230
| begin Reg_32bit_29.Reg_1bit_1.inverter 560 210
| device Reg_32bit_29.Reg_1bit_1.inverter.nmos 550 360
n Reg_32bit_29.Reg_1bit_1.net_2 gnd Reg_32bit_29.Reg_1bit_1.net_1 24 100
| device Reg_32bit_29.Reg_1bit_1.inverter.pmos 550 200
p Reg_32bit_29.Reg_1bit_1.net_2 vdd Reg_32bit_29.Reg_1bit_1.net_1 24 200
| end Reg_32bit_29.Reg_1bit_1.inverter
| device Reg_32bit_29.Reg_1bit_1.nmos.1 390 260
n w[30] Reg_32bit_29.Reg_1bit_1.net_3 Reg_32bit_29.Reg_1bit_1.net_1 24 100
| device Reg_32bit_29.Reg_1bit_1.nmos.2 390 260
n w[30] Reg_32bit_29.Reg_1bit_1.net_3 Reg_32bit_29.Reg_1bit_1.net_1 24 100
| device Reg_32bit_29.Reg_1bit_1.nmos.3 390 260
n w[30] Reg_32bit_29.Reg_1bit_1.net_3 Reg_32bit_29.Reg_1bit_1.net_1 24 100
| device Reg_32bit_29.Reg_1bit_1.nmos.4 390 260
n w[30] Reg_32bit_29.Reg_1bit_1.net_3 Reg_32bit_29.Reg_1bit_1.net_1 24 100
| begin Reg_32bit_29.Reg_1bit_1.inverter_1 550 380
| device Reg_32bit_29.Reg_1bit_1.inverter_1.nmos.1 550 360
n Reg_32bit_29.Reg_1bit_1.net_1 gnd Reg_32bit_29.Reg_1bit_1.net_2 24 100
| device Reg_32bit_29.Reg_1bit_1.inverter_1.nmos.2 550 360
n Reg_32bit_29.Reg_1bit_1.net_1 gnd Reg_32bit_29.Reg_1bit_1.net_2 24 100
| device Reg_32bit_29.Reg_1bit_1.inverter_1.nmos.3 550 360
n Reg_32bit_29.Reg_1bit_1.net_1 gnd Reg_32bit_29.Reg_1bit_1.net_2 24 100
| device Reg_32bit_29.Reg_1bit_1.inverter_1.nmos.4 550 360
n Reg_32bit_29.Reg_1bit_1.net_1 gnd Reg_32bit_29.Reg_1bit_1.net_2 24 100
| device Reg_32bit_29.Reg_1bit_1.inverter_1.pmos.1 550 200
p Reg_32bit_29.Reg_1bit_1.net_1 vdd Reg_32bit_29.Reg_1bit_1.net_2 24 200
| device Reg_32bit_29.Reg_1bit_1.inverter_1.pmos.2 550 200
p Reg_32bit_29.Reg_1bit_1.net_1 vdd Reg_32bit_29.Reg_1bit_1.net_2 24 200
| device Reg_32bit_29.Reg_1bit_1.inverter_1.pmos.3 550 200
p Reg_32bit_29.Reg_1bit_1.net_1 vdd Reg_32bit_29.Reg_1bit_1.net_2 24 200
| device Reg_32bit_29.Reg_1bit_1.inverter_1.pmos.4 550 200
p Reg_32bit_29.Reg_1bit_1.net_1 vdd Reg_32bit_29.Reg_1bit_1.net_2 24 200
| end Reg_32bit_29.Reg_1bit_1.inverter_1
| begin Reg_32bit_29.Reg_1bit_1.inverter_2 290 260
| device Reg_32bit_29.Reg_1bit_1.inverter_2.nmos.1 550 360
n data[1] gnd Reg_32bit_29.Reg_1bit_1.net_3 24 100
| device Reg_32bit_29.Reg_1bit_1.inverter_2.nmos.2 550 360
n data[1] gnd Reg_32bit_29.Reg_1bit_1.net_3 24 100
| device Reg_32bit_29.Reg_1bit_1.inverter_2.nmos.3 550 360
n data[1] gnd Reg_32bit_29.Reg_1bit_1.net_3 24 100
| device Reg_32bit_29.Reg_1bit_1.inverter_2.nmos.4 550 360
n data[1] gnd Reg_32bit_29.Reg_1bit_1.net_3 24 100
| device Reg_32bit_29.Reg_1bit_1.inverter_2.pmos.1 550 200
p data[1] vdd Reg_32bit_29.Reg_1bit_1.net_3 24 200
| device Reg_32bit_29.Reg_1bit_1.inverter_2.pmos.2 550 200
p data[1] vdd Reg_32bit_29.Reg_1bit_1.net_3 24 200
| device Reg_32bit_29.Reg_1bit_1.inverter_2.pmos.3 550 200
p data[1] vdd Reg_32bit_29.Reg_1bit_1.net_3 24 200
| device Reg_32bit_29.Reg_1bit_1.inverter_2.pmos.4 550 200
p data[1] vdd Reg_32bit_29.Reg_1bit_1.net_3 24 200
| end Reg_32bit_29.Reg_1bit_1.inverter_2
| device Reg_32bit_29.Reg_1bit_1.nmos_1 730 230
n inR1[30] Reg_32bit_29.Reg_1bit_1.net_2 out1[1] 24 100
| device Reg_32bit_29.Reg_1bit_1.nmos_2 730 360
n inR2[30] Reg_32bit_29.Reg_1bit_1.net_2 out2[1] 24 100
| end Reg_32bit_29.Reg_1bit_1
| begin Reg_32bit_29.Reg_1bit_2 510 360
| begin Reg_32bit_29.Reg_1bit_2.inverter 560 210
| device Reg_32bit_29.Reg_1bit_2.inverter.nmos 550 360
n Reg_32bit_29.Reg_1bit_2.net_2 gnd Reg_32bit_29.Reg_1bit_2.net_1 24 100
| device Reg_32bit_29.Reg_1bit_2.inverter.pmos 550 200
p Reg_32bit_29.Reg_1bit_2.net_2 vdd Reg_32bit_29.Reg_1bit_2.net_1 24 200
| end Reg_32bit_29.Reg_1bit_2.inverter
| device Reg_32bit_29.Reg_1bit_2.nmos.1 390 260
n w[30] Reg_32bit_29.Reg_1bit_2.net_3 Reg_32bit_29.Reg_1bit_2.net_1 24 100
| device Reg_32bit_29.Reg_1bit_2.nmos.2 390 260
n w[30] Reg_32bit_29.Reg_1bit_2.net_3 Reg_32bit_29.Reg_1bit_2.net_1 24 100
| device Reg_32bit_29.Reg_1bit_2.nmos.3 390 260
n w[30] Reg_32bit_29.Reg_1bit_2.net_3 Reg_32bit_29.Reg_1bit_2.net_1 24 100
| device Reg_32bit_29.Reg_1bit_2.nmos.4 390 260
n w[30] Reg_32bit_29.Reg_1bit_2.net_3 Reg_32bit_29.Reg_1bit_2.net_1 24 100
| begin Reg_32bit_29.Reg_1bit_2.inverter_1 550 380
| device Reg_32bit_29.Reg_1bit_2.inverter_1.nmos.1 550 360
n Reg_32bit_29.Reg_1bit_2.net_1 gnd Reg_32bit_29.Reg_1bit_2.net_2 24 100
| device Reg_32bit_29.Reg_1bit_2.inverter_1.nmos.2 550 360
n Reg_32bit_29.Reg_1bit_2.net_1 gnd Reg_32bit_29.Reg_1bit_2.net_2 24 100
| device Reg_32bit_29.Reg_1bit_2.inverter_1.nmos.3 550 360
n Reg_32bit_29.Reg_1bit_2.net_1 gnd Reg_32bit_29.Reg_1bit_2.net_2 24 100
| device Reg_32bit_29.Reg_1bit_2.inverter_1.nmos.4 550 360
n Reg_32bit_29.Reg_1bit_2.net_1 gnd Reg_32bit_29.Reg_1bit_2.net_2 24 100
| device Reg_32bit_29.Reg_1bit_2.inverter_1.pmos.1 550 200
p Reg_32bit_29.Reg_1bit_2.net_1 vdd Reg_32bit_29.Reg_1bit_2.net_2 24 200
| device Reg_32bit_29.Reg_1bit_2.inverter_1.pmos.2 550 200
p Reg_32bit_29.Reg_1bit_2.net_1 vdd Reg_32bit_29.Reg_1bit_2.net_2 24 200
| device Reg_32bit_29.Reg_1bit_2.inverter_1.pmos.3 550 200
p Reg_32bit_29.Reg_1bit_2.net_1 vdd Reg_32bit_29.Reg_1bit_2.net_2 24 200
| device Reg_32bit_29.Reg_1bit_2.inverter_1.pmos.4 550 200
p Reg_32bit_29.Reg_1bit_2.net_1 vdd Reg_32bit_29.Reg_1bit_2.net_2 24 200
| end Reg_32bit_29.Reg_1bit_2.inverter_1
| begin Reg_32bit_29.Reg_1bit_2.inverter_2 290 260
| device Reg_32bit_29.Reg_1bit_2.inverter_2.nmos.1 550 360
n data[2] gnd Reg_32bit_29.Reg_1bit_2.net_3 24 100
| device Reg_32bit_29.Reg_1bit_2.inverter_2.nmos.2 550 360
n data[2] gnd Reg_32bit_29.Reg_1bit_2.net_3 24 100
| device Reg_32bit_29.Reg_1bit_2.inverter_2.nmos.3 550 360
n data[2] gnd Reg_32bit_29.Reg_1bit_2.net_3 24 100
| device Reg_32bit_29.Reg_1bit_2.inverter_2.nmos.4 550 360
n data[2] gnd Reg_32bit_29.Reg_1bit_2.net_3 24 100
| device Reg_32bit_29.Reg_1bit_2.inverter_2.pmos.1 550 200
p data[2] vdd Reg_32bit_29.Reg_1bit_2.net_3 24 200
| device Reg_32bit_29.Reg_1bit_2.inverter_2.pmos.2 550 200
p data[2] vdd Reg_32bit_29.Reg_1bit_2.net_3 24 200
| device Reg_32bit_29.Reg_1bit_2.inverter_2.pmos.3 550 200
p data[2] vdd Reg_32bit_29.Reg_1bit_2.net_3 24 200
| device Reg_32bit_29.Reg_1bit_2.inverter_2.pmos.4 550 200
p data[2] vdd Reg_32bit_29.Reg_1bit_2.net_3 24 200
| end Reg_32bit_29.Reg_1bit_2.inverter_2
| device Reg_32bit_29.Reg_1bit_2.nmos_1 730 230
n inR1[30] Reg_32bit_29.Reg_1bit_2.net_2 out1[2] 24 100
| device Reg_32bit_29.Reg_1bit_2.nmos_2 730 360
n inR2[30] Reg_32bit_29.Reg_1bit_2.net_2 out2[2] 24 100
| end Reg_32bit_29.Reg_1bit_2
| begin Reg_32bit_29.Reg_1bit_3 510 490
| begin Reg_32bit_29.Reg_1bit_3.inverter 560 210
| device Reg_32bit_29.Reg_1bit_3.inverter.nmos 550 360
n Reg_32bit_29.Reg_1bit_3.net_2 gnd Reg_32bit_29.Reg_1bit_3.net_1 24 100
| device Reg_32bit_29.Reg_1bit_3.inverter.pmos 550 200
p Reg_32bit_29.Reg_1bit_3.net_2 vdd Reg_32bit_29.Reg_1bit_3.net_1 24 200
| end Reg_32bit_29.Reg_1bit_3.inverter
| device Reg_32bit_29.Reg_1bit_3.nmos.1 390 260
n w[30] Reg_32bit_29.Reg_1bit_3.net_3 Reg_32bit_29.Reg_1bit_3.net_1 24 100
| device Reg_32bit_29.Reg_1bit_3.nmos.2 390 260
n w[30] Reg_32bit_29.Reg_1bit_3.net_3 Reg_32bit_29.Reg_1bit_3.net_1 24 100
| device Reg_32bit_29.Reg_1bit_3.nmos.3 390 260
n w[30] Reg_32bit_29.Reg_1bit_3.net_3 Reg_32bit_29.Reg_1bit_3.net_1 24 100
| device Reg_32bit_29.Reg_1bit_3.nmos.4 390 260
n w[30] Reg_32bit_29.Reg_1bit_3.net_3 Reg_32bit_29.Reg_1bit_3.net_1 24 100
| begin Reg_32bit_29.Reg_1bit_3.inverter_1 550 380
| device Reg_32bit_29.Reg_1bit_3.inverter_1.nmos.1 550 360
n Reg_32bit_29.Reg_1bit_3.net_1 gnd Reg_32bit_29.Reg_1bit_3.net_2 24 100
| device Reg_32bit_29.Reg_1bit_3.inverter_1.nmos.2 550 360
n Reg_32bit_29.Reg_1bit_3.net_1 gnd Reg_32bit_29.Reg_1bit_3.net_2 24 100
| device Reg_32bit_29.Reg_1bit_3.inverter_1.nmos.3 550 360
n Reg_32bit_29.Reg_1bit_3.net_1 gnd Reg_32bit_29.Reg_1bit_3.net_2 24 100
| device Reg_32bit_29.Reg_1bit_3.inverter_1.nmos.4 550 360
n Reg_32bit_29.Reg_1bit_3.net_1 gnd Reg_32bit_29.Reg_1bit_3.net_2 24 100
| device Reg_32bit_29.Reg_1bit_3.inverter_1.pmos.1 550 200
p Reg_32bit_29.Reg_1bit_3.net_1 vdd Reg_32bit_29.Reg_1bit_3.net_2 24 200
| device Reg_32bit_29.Reg_1bit_3.inverter_1.pmos.2 550 200
p Reg_32bit_29.Reg_1bit_3.net_1 vdd Reg_32bit_29.Reg_1bit_3.net_2 24 200
| device Reg_32bit_29.Reg_1bit_3.inverter_1.pmos.3 550 200
p Reg_32bit_29.Reg_1bit_3.net_1 vdd Reg_32bit_29.Reg_1bit_3.net_2 24 200
| device Reg_32bit_29.Reg_1bit_3.inverter_1.pmos.4 550 200
p Reg_32bit_29.Reg_1bit_3.net_1 vdd Reg_32bit_29.Reg_1bit_3.net_2 24 200
| end Reg_32bit_29.Reg_1bit_3.inverter_1
| begin Reg_32bit_29.Reg_1bit_3.inverter_2 290 260
| device Reg_32bit_29.Reg_1bit_3.inverter_2.nmos.1 550 360
n data[3] gnd Reg_32bit_29.Reg_1bit_3.net_3 24 100
| device Reg_32bit_29.Reg_1bit_3.inverter_2.nmos.2 550 360
n data[3] gnd Reg_32bit_29.Reg_1bit_3.net_3 24 100
| device Reg_32bit_29.Reg_1bit_3.inverter_2.nmos.3 550 360
n data[3] gnd Reg_32bit_29.Reg_1bit_3.net_3 24 100
| device Reg_32bit_29.Reg_1bit_3.inverter_2.nmos.4 550 360
n data[3] gnd Reg_32bit_29.Reg_1bit_3.net_3 24 100
| device Reg_32bit_29.Reg_1bit_3.inverter_2.pmos.1 550 200
p data[3] vdd Reg_32bit_29.Reg_1bit_3.net_3 24 200
| device Reg_32bit_29.Reg_1bit_3.inverter_2.pmos.2 550 200
p data[3] vdd Reg_32bit_29.Reg_1bit_3.net_3 24 200
| device Reg_32bit_29.Reg_1bit_3.inverter_2.pmos.3 550 200
p data[3] vdd Reg_32bit_29.Reg_1bit_3.net_3 24 200
| device Reg_32bit_29.Reg_1bit_3.inverter_2.pmos.4 550 200
p data[3] vdd Reg_32bit_29.Reg_1bit_3.net_3 24 200
| end Reg_32bit_29.Reg_1bit_3.inverter_2
| device Reg_32bit_29.Reg_1bit_3.nmos_1 730 230
n inR1[30] Reg_32bit_29.Reg_1bit_3.net_2 out1[3] 24 100
| device Reg_32bit_29.Reg_1bit_3.nmos_2 730 360
n inR2[30] Reg_32bit_29.Reg_1bit_3.net_2 out2[3] 24 100
| end Reg_32bit_29.Reg_1bit_3
| begin Reg_32bit_29.Reg_1bit_4 510 620
| begin Reg_32bit_29.Reg_1bit_4.inverter 560 210
| device Reg_32bit_29.Reg_1bit_4.inverter.nmos 550 360
n Reg_32bit_29.Reg_1bit_4.net_2 gnd Reg_32bit_29.Reg_1bit_4.net_1 24 100
| device Reg_32bit_29.Reg_1bit_4.inverter.pmos 550 200
p Reg_32bit_29.Reg_1bit_4.net_2 vdd Reg_32bit_29.Reg_1bit_4.net_1 24 200
| end Reg_32bit_29.Reg_1bit_4.inverter
| device Reg_32bit_29.Reg_1bit_4.nmos.1 390 260
n w[30] Reg_32bit_29.Reg_1bit_4.net_3 Reg_32bit_29.Reg_1bit_4.net_1 24 100
| device Reg_32bit_29.Reg_1bit_4.nmos.2 390 260
n w[30] Reg_32bit_29.Reg_1bit_4.net_3 Reg_32bit_29.Reg_1bit_4.net_1 24 100
| device Reg_32bit_29.Reg_1bit_4.nmos.3 390 260
n w[30] Reg_32bit_29.Reg_1bit_4.net_3 Reg_32bit_29.Reg_1bit_4.net_1 24 100
| device Reg_32bit_29.Reg_1bit_4.nmos.4 390 260
n w[30] Reg_32bit_29.Reg_1bit_4.net_3 Reg_32bit_29.Reg_1bit_4.net_1 24 100
| begin Reg_32bit_29.Reg_1bit_4.inverter_1 550 380
| device Reg_32bit_29.Reg_1bit_4.inverter_1.nmos.1 550 360
n Reg_32bit_29.Reg_1bit_4.net_1 gnd Reg_32bit_29.Reg_1bit_4.net_2 24 100
| device Reg_32bit_29.Reg_1bit_4.inverter_1.nmos.2 550 360
n Reg_32bit_29.Reg_1bit_4.net_1 gnd Reg_32bit_29.Reg_1bit_4.net_2 24 100
| device Reg_32bit_29.Reg_1bit_4.inverter_1.nmos.3 550 360
n Reg_32bit_29.Reg_1bit_4.net_1 gnd Reg_32bit_29.Reg_1bit_4.net_2 24 100
| device Reg_32bit_29.Reg_1bit_4.inverter_1.nmos.4 550 360
n Reg_32bit_29.Reg_1bit_4.net_1 gnd Reg_32bit_29.Reg_1bit_4.net_2 24 100
| device Reg_32bit_29.Reg_1bit_4.inverter_1.pmos.1 550 200
p Reg_32bit_29.Reg_1bit_4.net_1 vdd Reg_32bit_29.Reg_1bit_4.net_2 24 200
| device Reg_32bit_29.Reg_1bit_4.inverter_1.pmos.2 550 200
p Reg_32bit_29.Reg_1bit_4.net_1 vdd Reg_32bit_29.Reg_1bit_4.net_2 24 200
| device Reg_32bit_29.Reg_1bit_4.inverter_1.pmos.3 550 200
p Reg_32bit_29.Reg_1bit_4.net_1 vdd Reg_32bit_29.Reg_1bit_4.net_2 24 200
| device Reg_32bit_29.Reg_1bit_4.inverter_1.pmos.4 550 200
p Reg_32bit_29.Reg_1bit_4.net_1 vdd Reg_32bit_29.Reg_1bit_4.net_2 24 200
| end Reg_32bit_29.Reg_1bit_4.inverter_1
| begin Reg_32bit_29.Reg_1bit_4.inverter_2 290 260
| device Reg_32bit_29.Reg_1bit_4.inverter_2.nmos.1 550 360
n data[4] gnd Reg_32bit_29.Reg_1bit_4.net_3 24 100
| device Reg_32bit_29.Reg_1bit_4.inverter_2.nmos.2 550 360
n data[4] gnd Reg_32bit_29.Reg_1bit_4.net_3 24 100
| device Reg_32bit_29.Reg_1bit_4.inverter_2.nmos.3 550 360
n data[4] gnd Reg_32bit_29.Reg_1bit_4.net_3 24 100
| device Reg_32bit_29.Reg_1bit_4.inverter_2.nmos.4 550 360
n data[4] gnd Reg_32bit_29.Reg_1bit_4.net_3 24 100
| device Reg_32bit_29.Reg_1bit_4.inverter_2.pmos.1 550 200
p data[4] vdd Reg_32bit_29.Reg_1bit_4.net_3 24 200
| device Reg_32bit_29.Reg_1bit_4.inverter_2.pmos.2 550 200
p data[4] vdd Reg_32bit_29.Reg_1bit_4.net_3 24 200
| device Reg_32bit_29.Reg_1bit_4.inverter_2.pmos.3 550 200
p data[4] vdd Reg_32bit_29.Reg_1bit_4.net_3 24 200
| device Reg_32bit_29.Reg_1bit_4.inverter_2.pmos.4 550 200
p data[4] vdd Reg_32bit_29.Reg_1bit_4.net_3 24 200
| end Reg_32bit_29.Reg_1bit_4.inverter_2
| device Reg_32bit_29.Reg_1bit_4.nmos_1 730 230
n inR1[30] Reg_32bit_29.Reg_1bit_4.net_2 out1[4] 24 100
| device Reg_32bit_29.Reg_1bit_4.nmos_2 730 360
n inR2[30] Reg_32bit_29.Reg_1bit_4.net_2 out2[4] 24 100
| end Reg_32bit_29.Reg_1bit_4
| begin Reg_32bit_29.Reg_1bit_5 510 750
| begin Reg_32bit_29.Reg_1bit_5.inverter 560 210
| device Reg_32bit_29.Reg_1bit_5.inverter.nmos 550 360
n Reg_32bit_29.Reg_1bit_5.net_2 gnd Reg_32bit_29.Reg_1bit_5.net_1 24 100
| device Reg_32bit_29.Reg_1bit_5.inverter.pmos 550 200
p Reg_32bit_29.Reg_1bit_5.net_2 vdd Reg_32bit_29.Reg_1bit_5.net_1 24 200
| end Reg_32bit_29.Reg_1bit_5.inverter
| device Reg_32bit_29.Reg_1bit_5.nmos.1 390 260
n w[30] Reg_32bit_29.Reg_1bit_5.net_3 Reg_32bit_29.Reg_1bit_5.net_1 24 100
| device Reg_32bit_29.Reg_1bit_5.nmos.2 390 260
n w[30] Reg_32bit_29.Reg_1bit_5.net_3 Reg_32bit_29.Reg_1bit_5.net_1 24 100
| device Reg_32bit_29.Reg_1bit_5.nmos.3 390 260
n w[30] Reg_32bit_29.Reg_1bit_5.net_3 Reg_32bit_29.Reg_1bit_5.net_1 24 100
| device Reg_32bit_29.Reg_1bit_5.nmos.4 390 260
n w[30] Reg_32bit_29.Reg_1bit_5.net_3 Reg_32bit_29.Reg_1bit_5.net_1 24 100
| begin Reg_32bit_29.Reg_1bit_5.inverter_1 550 380
| device Reg_32bit_29.Reg_1bit_5.inverter_1.nmos.1 550 360
n Reg_32bit_29.Reg_1bit_5.net_1 gnd Reg_32bit_29.Reg_1bit_5.net_2 24 100
| device Reg_32bit_29.Reg_1bit_5.inverter_1.nmos.2 550 360
n Reg_32bit_29.Reg_1bit_5.net_1 gnd Reg_32bit_29.Reg_1bit_5.net_2 24 100
| device Reg_32bit_29.Reg_1bit_5.inverter_1.nmos.3 550 360
n Reg_32bit_29.Reg_1bit_5.net_1 gnd Reg_32bit_29.Reg_1bit_5.net_2 24 100
| device Reg_32bit_29.Reg_1bit_5.inverter_1.nmos.4 550 360
n Reg_32bit_29.Reg_1bit_5.net_1 gnd Reg_32bit_29.Reg_1bit_5.net_2 24 100
| device Reg_32bit_29.Reg_1bit_5.inverter_1.pmos.1 550 200
p Reg_32bit_29.Reg_1bit_5.net_1 vdd Reg_32bit_29.Reg_1bit_5.net_2 24 200
| device Reg_32bit_29.Reg_1bit_5.inverter_1.pmos.2 550 200
p Reg_32bit_29.Reg_1bit_5.net_1 vdd Reg_32bit_29.Reg_1bit_5.net_2 24 200
| device Reg_32bit_29.Reg_1bit_5.inverter_1.pmos.3 550 200
p Reg_32bit_29.Reg_1bit_5.net_1 vdd Reg_32bit_29.Reg_1bit_5.net_2 24 200
| device Reg_32bit_29.Reg_1bit_5.inverter_1.pmos.4 550 200
p Reg_32bit_29.Reg_1bit_5.net_1 vdd Reg_32bit_29.Reg_1bit_5.net_2 24 200
| end Reg_32bit_29.Reg_1bit_5.inverter_1
| begin Reg_32bit_29.Reg_1bit_5.inverter_2 290 260
| device Reg_32bit_29.Reg_1bit_5.inverter_2.nmos.1 550 360
n data[5] gnd Reg_32bit_29.Reg_1bit_5.net_3 24 100
| device Reg_32bit_29.Reg_1bit_5.inverter_2.nmos.2 550 360
n data[5] gnd Reg_32bit_29.Reg_1bit_5.net_3 24 100
| device Reg_32bit_29.Reg_1bit_5.inverter_2.nmos.3 550 360
n data[5] gnd Reg_32bit_29.Reg_1bit_5.net_3 24 100
| device Reg_32bit_29.Reg_1bit_5.inverter_2.nmos.4 550 360
n data[5] gnd Reg_32bit_29.Reg_1bit_5.net_3 24 100
| device Reg_32bit_29.Reg_1bit_5.inverter_2.pmos.1 550 200
p data[5] vdd Reg_32bit_29.Reg_1bit_5.net_3 24 200
| device Reg_32bit_29.Reg_1bit_5.inverter_2.pmos.2 550 200
p data[5] vdd Reg_32bit_29.Reg_1bit_5.net_3 24 200
| device Reg_32bit_29.Reg_1bit_5.inverter_2.pmos.3 550 200
p data[5] vdd Reg_32bit_29.Reg_1bit_5.net_3 24 200
| device Reg_32bit_29.Reg_1bit_5.inverter_2.pmos.4 550 200
p data[5] vdd Reg_32bit_29.Reg_1bit_5.net_3 24 200
| end Reg_32bit_29.Reg_1bit_5.inverter_2
| device Reg_32bit_29.Reg_1bit_5.nmos_1 730 230
n inR1[30] Reg_32bit_29.Reg_1bit_5.net_2 out1[5] 24 100
| device Reg_32bit_29.Reg_1bit_5.nmos_2 730 360
n inR2[30] Reg_32bit_29.Reg_1bit_5.net_2 out2[5] 24 100
| end Reg_32bit_29.Reg_1bit_5
| begin Reg_32bit_29.Reg_1bit_6 510 880
| begin Reg_32bit_29.Reg_1bit_6.inverter 560 210
| device Reg_32bit_29.Reg_1bit_6.inverter.nmos 550 360
n Reg_32bit_29.Reg_1bit_6.net_2 gnd Reg_32bit_29.Reg_1bit_6.net_1 24 100
| device Reg_32bit_29.Reg_1bit_6.inverter.pmos 550 200
p Reg_32bit_29.Reg_1bit_6.net_2 vdd Reg_32bit_29.Reg_1bit_6.net_1 24 200
| end Reg_32bit_29.Reg_1bit_6.inverter
| device Reg_32bit_29.Reg_1bit_6.nmos.1 390 260
n w[30] Reg_32bit_29.Reg_1bit_6.net_3 Reg_32bit_29.Reg_1bit_6.net_1 24 100
| device Reg_32bit_29.Reg_1bit_6.nmos.2 390 260
n w[30] Reg_32bit_29.Reg_1bit_6.net_3 Reg_32bit_29.Reg_1bit_6.net_1 24 100
| device Reg_32bit_29.Reg_1bit_6.nmos.3 390 260
n w[30] Reg_32bit_29.Reg_1bit_6.net_3 Reg_32bit_29.Reg_1bit_6.net_1 24 100
| device Reg_32bit_29.Reg_1bit_6.nmos.4 390 260
n w[30] Reg_32bit_29.Reg_1bit_6.net_3 Reg_32bit_29.Reg_1bit_6.net_1 24 100
| begin Reg_32bit_29.Reg_1bit_6.inverter_1 550 380
| device Reg_32bit_29.Reg_1bit_6.inverter_1.nmos.1 550 360
n Reg_32bit_29.Reg_1bit_6.net_1 gnd Reg_32bit_29.Reg_1bit_6.net_2 24 100
| device Reg_32bit_29.Reg_1bit_6.inverter_1.nmos.2 550 360
n Reg_32bit_29.Reg_1bit_6.net_1 gnd Reg_32bit_29.Reg_1bit_6.net_2 24 100
| device Reg_32bit_29.Reg_1bit_6.inverter_1.nmos.3 550 360
n Reg_32bit_29.Reg_1bit_6.net_1 gnd Reg_32bit_29.Reg_1bit_6.net_2 24 100
| device Reg_32bit_29.Reg_1bit_6.inverter_1.nmos.4 550 360
n Reg_32bit_29.Reg_1bit_6.net_1 gnd Reg_32bit_29.Reg_1bit_6.net_2 24 100
| device Reg_32bit_29.Reg_1bit_6.inverter_1.pmos.1 550 200
p Reg_32bit_29.Reg_1bit_6.net_1 vdd Reg_32bit_29.Reg_1bit_6.net_2 24 200
| device Reg_32bit_29.Reg_1bit_6.inverter_1.pmos.2 550 200
p Reg_32bit_29.Reg_1bit_6.net_1 vdd Reg_32bit_29.Reg_1bit_6.net_2 24 200
| device Reg_32bit_29.Reg_1bit_6.inverter_1.pmos.3 550 200
p Reg_32bit_29.Reg_1bit_6.net_1 vdd Reg_32bit_29.Reg_1bit_6.net_2 24 200
| device Reg_32bit_29.Reg_1bit_6.inverter_1.pmos.4 550 200
p Reg_32bit_29.Reg_1bit_6.net_1 vdd Reg_32bit_29.Reg_1bit_6.net_2 24 200
| end Reg_32bit_29.Reg_1bit_6.inverter_1
| begin Reg_32bit_29.Reg_1bit_6.inverter_2 290 260
| device Reg_32bit_29.Reg_1bit_6.inverter_2.nmos.1 550 360
n data[6] gnd Reg_32bit_29.Reg_1bit_6.net_3 24 100
| device Reg_32bit_29.Reg_1bit_6.inverter_2.nmos.2 550 360
n data[6] gnd Reg_32bit_29.Reg_1bit_6.net_3 24 100
| device Reg_32bit_29.Reg_1bit_6.inverter_2.nmos.3 550 360
n data[6] gnd Reg_32bit_29.Reg_1bit_6.net_3 24 100
| device Reg_32bit_29.Reg_1bit_6.inverter_2.nmos.4 550 360
n data[6] gnd Reg_32bit_29.Reg_1bit_6.net_3 24 100
| device Reg_32bit_29.Reg_1bit_6.inverter_2.pmos.1 550 200
p data[6] vdd Reg_32bit_29.Reg_1bit_6.net_3 24 200
| device Reg_32bit_29.Reg_1bit_6.inverter_2.pmos.2 550 200
p data[6] vdd Reg_32bit_29.Reg_1bit_6.net_3 24 200
| device Reg_32bit_29.Reg_1bit_6.inverter_2.pmos.3 550 200
p data[6] vdd Reg_32bit_29.Reg_1bit_6.net_3 24 200
| device Reg_32bit_29.Reg_1bit_6.inverter_2.pmos.4 550 200
p data[6] vdd Reg_32bit_29.Reg_1bit_6.net_3 24 200
| end Reg_32bit_29.Reg_1bit_6.inverter_2
| device Reg_32bit_29.Reg_1bit_6.nmos_1 730 230
n inR1[30] Reg_32bit_29.Reg_1bit_6.net_2 out1[6] 24 100
| device Reg_32bit_29.Reg_1bit_6.nmos_2 730 360
n inR2[30] Reg_32bit_29.Reg_1bit_6.net_2 out2[6] 24 100
| end Reg_32bit_29.Reg_1bit_6
| begin Reg_32bit_29.Reg_1bit_7 510 1010
| begin Reg_32bit_29.Reg_1bit_7.inverter 560 210
| device Reg_32bit_29.Reg_1bit_7.inverter.nmos 550 360
n Reg_32bit_29.Reg_1bit_7.net_2 gnd Reg_32bit_29.Reg_1bit_7.net_1 24 100
| device Reg_32bit_29.Reg_1bit_7.inverter.pmos 550 200
p Reg_32bit_29.Reg_1bit_7.net_2 vdd Reg_32bit_29.Reg_1bit_7.net_1 24 200
| end Reg_32bit_29.Reg_1bit_7.inverter
| device Reg_32bit_29.Reg_1bit_7.nmos.1 390 260
n w[30] Reg_32bit_29.Reg_1bit_7.net_3 Reg_32bit_29.Reg_1bit_7.net_1 24 100
| device Reg_32bit_29.Reg_1bit_7.nmos.2 390 260
n w[30] Reg_32bit_29.Reg_1bit_7.net_3 Reg_32bit_29.Reg_1bit_7.net_1 24 100
| device Reg_32bit_29.Reg_1bit_7.nmos.3 390 260
n w[30] Reg_32bit_29.Reg_1bit_7.net_3 Reg_32bit_29.Reg_1bit_7.net_1 24 100
| device Reg_32bit_29.Reg_1bit_7.nmos.4 390 260
n w[30] Reg_32bit_29.Reg_1bit_7.net_3 Reg_32bit_29.Reg_1bit_7.net_1 24 100
| begin Reg_32bit_29.Reg_1bit_7.inverter_1 550 380
| device Reg_32bit_29.Reg_1bit_7.inverter_1.nmos.1 550 360
n Reg_32bit_29.Reg_1bit_7.net_1 gnd Reg_32bit_29.Reg_1bit_7.net_2 24 100
| device Reg_32bit_29.Reg_1bit_7.inverter_1.nmos.2 550 360
n Reg_32bit_29.Reg_1bit_7.net_1 gnd Reg_32bit_29.Reg_1bit_7.net_2 24 100
| device Reg_32bit_29.Reg_1bit_7.inverter_1.nmos.3 550 360
n Reg_32bit_29.Reg_1bit_7.net_1 gnd Reg_32bit_29.Reg_1bit_7.net_2 24 100
| device Reg_32bit_29.Reg_1bit_7.inverter_1.nmos.4 550 360
n Reg_32bit_29.Reg_1bit_7.net_1 gnd Reg_32bit_29.Reg_1bit_7.net_2 24 100
| device Reg_32bit_29.Reg_1bit_7.inverter_1.pmos.1 550 200
p Reg_32bit_29.Reg_1bit_7.net_1 vdd Reg_32bit_29.Reg_1bit_7.net_2 24 200
| device Reg_32bit_29.Reg_1bit_7.inverter_1.pmos.2 550 200
p Reg_32bit_29.Reg_1bit_7.net_1 vdd Reg_32bit_29.Reg_1bit_7.net_2 24 200
| device Reg_32bit_29.Reg_1bit_7.inverter_1.pmos.3 550 200
p Reg_32bit_29.Reg_1bit_7.net_1 vdd Reg_32bit_29.Reg_1bit_7.net_2 24 200
| device Reg_32bit_29.Reg_1bit_7.inverter_1.pmos.4 550 200
p Reg_32bit_29.Reg_1bit_7.net_1 vdd Reg_32bit_29.Reg_1bit_7.net_2 24 200
| end Reg_32bit_29.Reg_1bit_7.inverter_1
| begin Reg_32bit_29.Reg_1bit_7.inverter_2 290 260
| device Reg_32bit_29.Reg_1bit_7.inverter_2.nmos.1 550 360
n data[7] gnd Reg_32bit_29.Reg_1bit_7.net_3 24 100
| device Reg_32bit_29.Reg_1bit_7.inverter_2.nmos.2 550 360
n data[7] gnd Reg_32bit_29.Reg_1bit_7.net_3 24 100
| device Reg_32bit_29.Reg_1bit_7.inverter_2.nmos.3 550 360
n data[7] gnd Reg_32bit_29.Reg_1bit_7.net_3 24 100
| device Reg_32bit_29.Reg_1bit_7.inverter_2.nmos.4 550 360
n data[7] gnd Reg_32bit_29.Reg_1bit_7.net_3 24 100
| device Reg_32bit_29.Reg_1bit_7.inverter_2.pmos.1 550 200
p data[7] vdd Reg_32bit_29.Reg_1bit_7.net_3 24 200
| device Reg_32bit_29.Reg_1bit_7.inverter_2.pmos.2 550 200
p data[7] vdd Reg_32bit_29.Reg_1bit_7.net_3 24 200
| device Reg_32bit_29.Reg_1bit_7.inverter_2.pmos.3 550 200
p data[7] vdd Reg_32bit_29.Reg_1bit_7.net_3 24 200
| device Reg_32bit_29.Reg_1bit_7.inverter_2.pmos.4 550 200
p data[7] vdd Reg_32bit_29.Reg_1bit_7.net_3 24 200
| end Reg_32bit_29.Reg_1bit_7.inverter_2
| device Reg_32bit_29.Reg_1bit_7.nmos_1 730 230
n inR1[30] Reg_32bit_29.Reg_1bit_7.net_2 out1[7] 24 100
| device Reg_32bit_29.Reg_1bit_7.nmos_2 730 360
n inR2[30] Reg_32bit_29.Reg_1bit_7.net_2 out2[7] 24 100
| end Reg_32bit_29.Reg_1bit_7
| begin Reg_32bit_29.Reg_1bit_8 510 1150
| begin Reg_32bit_29.Reg_1bit_8.inverter 560 210
| device Reg_32bit_29.Reg_1bit_8.inverter.nmos 550 360
n Reg_32bit_29.Reg_1bit_8.net_2 gnd Reg_32bit_29.Reg_1bit_8.net_1 24 100
| device Reg_32bit_29.Reg_1bit_8.inverter.pmos 550 200
p Reg_32bit_29.Reg_1bit_8.net_2 vdd Reg_32bit_29.Reg_1bit_8.net_1 24 200
| end Reg_32bit_29.Reg_1bit_8.inverter
| device Reg_32bit_29.Reg_1bit_8.nmos.1 390 260
n w[30] Reg_32bit_29.Reg_1bit_8.net_3 Reg_32bit_29.Reg_1bit_8.net_1 24 100
| device Reg_32bit_29.Reg_1bit_8.nmos.2 390 260
n w[30] Reg_32bit_29.Reg_1bit_8.net_3 Reg_32bit_29.Reg_1bit_8.net_1 24 100
| device Reg_32bit_29.Reg_1bit_8.nmos.3 390 260
n w[30] Reg_32bit_29.Reg_1bit_8.net_3 Reg_32bit_29.Reg_1bit_8.net_1 24 100
| device Reg_32bit_29.Reg_1bit_8.nmos.4 390 260
n w[30] Reg_32bit_29.Reg_1bit_8.net_3 Reg_32bit_29.Reg_1bit_8.net_1 24 100
| begin Reg_32bit_29.Reg_1bit_8.inverter_1 550 380
| device Reg_32bit_29.Reg_1bit_8.inverter_1.nmos.1 550 360
n Reg_32bit_29.Reg_1bit_8.net_1 gnd Reg_32bit_29.Reg_1bit_8.net_2 24 100
| device Reg_32bit_29.Reg_1bit_8.inverter_1.nmos.2 550 360
n Reg_32bit_29.Reg_1bit_8.net_1 gnd Reg_32bit_29.Reg_1bit_8.net_2 24 100
| device Reg_32bit_29.Reg_1bit_8.inverter_1.nmos.3 550 360
n Reg_32bit_29.Reg_1bit_8.net_1 gnd Reg_32bit_29.Reg_1bit_8.net_2 24 100
| device Reg_32bit_29.Reg_1bit_8.inverter_1.nmos.4 550 360
n Reg_32bit_29.Reg_1bit_8.net_1 gnd Reg_32bit_29.Reg_1bit_8.net_2 24 100
| device Reg_32bit_29.Reg_1bit_8.inverter_1.pmos.1 550 200
p Reg_32bit_29.Reg_1bit_8.net_1 vdd Reg_32bit_29.Reg_1bit_8.net_2 24 200
| device Reg_32bit_29.Reg_1bit_8.inverter_1.pmos.2 550 200
p Reg_32bit_29.Reg_1bit_8.net_1 vdd Reg_32bit_29.Reg_1bit_8.net_2 24 200
| device Reg_32bit_29.Reg_1bit_8.inverter_1.pmos.3 550 200
p Reg_32bit_29.Reg_1bit_8.net_1 vdd Reg_32bit_29.Reg_1bit_8.net_2 24 200
| device Reg_32bit_29.Reg_1bit_8.inverter_1.pmos.4 550 200
p Reg_32bit_29.Reg_1bit_8.net_1 vdd Reg_32bit_29.Reg_1bit_8.net_2 24 200
| end Reg_32bit_29.Reg_1bit_8.inverter_1
| begin Reg_32bit_29.Reg_1bit_8.inverter_2 290 260
| device Reg_32bit_29.Reg_1bit_8.inverter_2.nmos.1 550 360
n data[8] gnd Reg_32bit_29.Reg_1bit_8.net_3 24 100
| device Reg_32bit_29.Reg_1bit_8.inverter_2.nmos.2 550 360
n data[8] gnd Reg_32bit_29.Reg_1bit_8.net_3 24 100
| device Reg_32bit_29.Reg_1bit_8.inverter_2.nmos.3 550 360
n data[8] gnd Reg_32bit_29.Reg_1bit_8.net_3 24 100
| device Reg_32bit_29.Reg_1bit_8.inverter_2.nmos.4 550 360
n data[8] gnd Reg_32bit_29.Reg_1bit_8.net_3 24 100
| device Reg_32bit_29.Reg_1bit_8.inverter_2.pmos.1 550 200
p data[8] vdd Reg_32bit_29.Reg_1bit_8.net_3 24 200
| device Reg_32bit_29.Reg_1bit_8.inverter_2.pmos.2 550 200
p data[8] vdd Reg_32bit_29.Reg_1bit_8.net_3 24 200
| device Reg_32bit_29.Reg_1bit_8.inverter_2.pmos.3 550 200
p data[8] vdd Reg_32bit_29.Reg_1bit_8.net_3 24 200
| device Reg_32bit_29.Reg_1bit_8.inverter_2.pmos.4 550 200
p data[8] vdd Reg_32bit_29.Reg_1bit_8.net_3 24 200
| end Reg_32bit_29.Reg_1bit_8.inverter_2
| device Reg_32bit_29.Reg_1bit_8.nmos_1 730 230
n inR1[30] Reg_32bit_29.Reg_1bit_8.net_2 out1[8] 24 100
| device Reg_32bit_29.Reg_1bit_8.nmos_2 730 360
n inR2[30] Reg_32bit_29.Reg_1bit_8.net_2 out2[8] 24 100
| end Reg_32bit_29.Reg_1bit_8
| begin Reg_32bit_29.Reg_1bit_9 510 1280
| begin Reg_32bit_29.Reg_1bit_9.inverter 560 210
| device Reg_32bit_29.Reg_1bit_9.inverter.nmos 550 360
n Reg_32bit_29.Reg_1bit_9.net_2 gnd Reg_32bit_29.Reg_1bit_9.net_1 24 100
| device Reg_32bit_29.Reg_1bit_9.inverter.pmos 550 200
p Reg_32bit_29.Reg_1bit_9.net_2 vdd Reg_32bit_29.Reg_1bit_9.net_1 24 200
| end Reg_32bit_29.Reg_1bit_9.inverter
| device Reg_32bit_29.Reg_1bit_9.nmos.1 390 260
n w[30] Reg_32bit_29.Reg_1bit_9.net_3 Reg_32bit_29.Reg_1bit_9.net_1 24 100
| device Reg_32bit_29.Reg_1bit_9.nmos.2 390 260
n w[30] Reg_32bit_29.Reg_1bit_9.net_3 Reg_32bit_29.Reg_1bit_9.net_1 24 100
| device Reg_32bit_29.Reg_1bit_9.nmos.3 390 260
n w[30] Reg_32bit_29.Reg_1bit_9.net_3 Reg_32bit_29.Reg_1bit_9.net_1 24 100
| device Reg_32bit_29.Reg_1bit_9.nmos.4 390 260
n w[30] Reg_32bit_29.Reg_1bit_9.net_3 Reg_32bit_29.Reg_1bit_9.net_1 24 100
| begin Reg_32bit_29.Reg_1bit_9.inverter_1 550 380
| device Reg_32bit_29.Reg_1bit_9.inverter_1.nmos.1 550 360
n Reg_32bit_29.Reg_1bit_9.net_1 gnd Reg_32bit_29.Reg_1bit_9.net_2 24 100
| device Reg_32bit_29.Reg_1bit_9.inverter_1.nmos.2 550 360
n Reg_32bit_29.Reg_1bit_9.net_1 gnd Reg_32bit_29.Reg_1bit_9.net_2 24 100
| device Reg_32bit_29.Reg_1bit_9.inverter_1.nmos.3 550 360
n Reg_32bit_29.Reg_1bit_9.net_1 gnd Reg_32bit_29.Reg_1bit_9.net_2 24 100
| device Reg_32bit_29.Reg_1bit_9.inverter_1.nmos.4 550 360
n Reg_32bit_29.Reg_1bit_9.net_1 gnd Reg_32bit_29.Reg_1bit_9.net_2 24 100
| device Reg_32bit_29.Reg_1bit_9.inverter_1.pmos.1 550 200
p Reg_32bit_29.Reg_1bit_9.net_1 vdd Reg_32bit_29.Reg_1bit_9.net_2 24 200
| device Reg_32bit_29.Reg_1bit_9.inverter_1.pmos.2 550 200
p Reg_32bit_29.Reg_1bit_9.net_1 vdd Reg_32bit_29.Reg_1bit_9.net_2 24 200
| device Reg_32bit_29.Reg_1bit_9.inverter_1.pmos.3 550 200
p Reg_32bit_29.Reg_1bit_9.net_1 vdd Reg_32bit_29.Reg_1bit_9.net_2 24 200
| device Reg_32bit_29.Reg_1bit_9.inverter_1.pmos.4 550 200
p Reg_32bit_29.Reg_1bit_9.net_1 vdd Reg_32bit_29.Reg_1bit_9.net_2 24 200
| end Reg_32bit_29.Reg_1bit_9.inverter_1
| begin Reg_32bit_29.Reg_1bit_9.inverter_2 290 260
| device Reg_32bit_29.Reg_1bit_9.inverter_2.nmos.1 550 360
n data[9] gnd Reg_32bit_29.Reg_1bit_9.net_3 24 100
| device Reg_32bit_29.Reg_1bit_9.inverter_2.nmos.2 550 360
n data[9] gnd Reg_32bit_29.Reg_1bit_9.net_3 24 100
| device Reg_32bit_29.Reg_1bit_9.inverter_2.nmos.3 550 360
n data[9] gnd Reg_32bit_29.Reg_1bit_9.net_3 24 100
| device Reg_32bit_29.Reg_1bit_9.inverter_2.nmos.4 550 360
n data[9] gnd Reg_32bit_29.Reg_1bit_9.net_3 24 100
| device Reg_32bit_29.Reg_1bit_9.inverter_2.pmos.1 550 200
p data[9] vdd Reg_32bit_29.Reg_1bit_9.net_3 24 200
| device Reg_32bit_29.Reg_1bit_9.inverter_2.pmos.2 550 200
p data[9] vdd Reg_32bit_29.Reg_1bit_9.net_3 24 200
| device Reg_32bit_29.Reg_1bit_9.inverter_2.pmos.3 550 200
p data[9] vdd Reg_32bit_29.Reg_1bit_9.net_3 24 200
| device Reg_32bit_29.Reg_1bit_9.inverter_2.pmos.4 550 200
p data[9] vdd Reg_32bit_29.Reg_1bit_9.net_3 24 200
| end Reg_32bit_29.Reg_1bit_9.inverter_2
| device Reg_32bit_29.Reg_1bit_9.nmos_1 730 230
n inR1[30] Reg_32bit_29.Reg_1bit_9.net_2 out1[9] 24 100
| device Reg_32bit_29.Reg_1bit_9.nmos_2 730 360
n inR2[30] Reg_32bit_29.Reg_1bit_9.net_2 out2[9] 24 100
| end Reg_32bit_29.Reg_1bit_9
| begin Reg_32bit_29.Reg_1bit_10 510 1410
| begin Reg_32bit_29.Reg_1bit_10.inverter 560 210
| device Reg_32bit_29.Reg_1bit_10.inverter.nmos 550 360
n Reg_32bit_29.Reg_1bit_10.net_2 gnd Reg_32bit_29.Reg_1bit_10.net_1 24 100
| device Reg_32bit_29.Reg_1bit_10.inverter.pmos 550 200
p Reg_32bit_29.Reg_1bit_10.net_2 vdd Reg_32bit_29.Reg_1bit_10.net_1 24 200
| end Reg_32bit_29.Reg_1bit_10.inverter
| device Reg_32bit_29.Reg_1bit_10.nmos.1 390 260
n w[30] Reg_32bit_29.Reg_1bit_10.net_3 Reg_32bit_29.Reg_1bit_10.net_1 24 100
| device Reg_32bit_29.Reg_1bit_10.nmos.2 390 260
n w[30] Reg_32bit_29.Reg_1bit_10.net_3 Reg_32bit_29.Reg_1bit_10.net_1 24 100
| device Reg_32bit_29.Reg_1bit_10.nmos.3 390 260
n w[30] Reg_32bit_29.Reg_1bit_10.net_3 Reg_32bit_29.Reg_1bit_10.net_1 24 100
| device Reg_32bit_29.Reg_1bit_10.nmos.4 390 260
n w[30] Reg_32bit_29.Reg_1bit_10.net_3 Reg_32bit_29.Reg_1bit_10.net_1 24 100
| begin Reg_32bit_29.Reg_1bit_10.inverter_1 550 380
| device Reg_32bit_29.Reg_1bit_10.inverter_1.nmos.1 550 360
n Reg_32bit_29.Reg_1bit_10.net_1 gnd Reg_32bit_29.Reg_1bit_10.net_2 24 100
| device Reg_32bit_29.Reg_1bit_10.inverter_1.nmos.2 550 360
n Reg_32bit_29.Reg_1bit_10.net_1 gnd Reg_32bit_29.Reg_1bit_10.net_2 24 100
| device Reg_32bit_29.Reg_1bit_10.inverter_1.nmos.3 550 360
n Reg_32bit_29.Reg_1bit_10.net_1 gnd Reg_32bit_29.Reg_1bit_10.net_2 24 100
| device Reg_32bit_29.Reg_1bit_10.inverter_1.nmos.4 550 360
n Reg_32bit_29.Reg_1bit_10.net_1 gnd Reg_32bit_29.Reg_1bit_10.net_2 24 100
| device Reg_32bit_29.Reg_1bit_10.inverter_1.pmos.1 550 200
p Reg_32bit_29.Reg_1bit_10.net_1 vdd Reg_32bit_29.Reg_1bit_10.net_2 24 200
| device Reg_32bit_29.Reg_1bit_10.inverter_1.pmos.2 550 200
p Reg_32bit_29.Reg_1bit_10.net_1 vdd Reg_32bit_29.Reg_1bit_10.net_2 24 200
| device Reg_32bit_29.Reg_1bit_10.inverter_1.pmos.3 550 200
p Reg_32bit_29.Reg_1bit_10.net_1 vdd Reg_32bit_29.Reg_1bit_10.net_2 24 200
| device Reg_32bit_29.Reg_1bit_10.inverter_1.pmos.4 550 200
p Reg_32bit_29.Reg_1bit_10.net_1 vdd Reg_32bit_29.Reg_1bit_10.net_2 24 200
| end Reg_32bit_29.Reg_1bit_10.inverter_1
| begin Reg_32bit_29.Reg_1bit_10.inverter_2 290 260
| device Reg_32bit_29.Reg_1bit_10.inverter_2.nmos.1 550 360
n data[10] gnd Reg_32bit_29.Reg_1bit_10.net_3 24 100
| device Reg_32bit_29.Reg_1bit_10.inverter_2.nmos.2 550 360
n data[10] gnd Reg_32bit_29.Reg_1bit_10.net_3 24 100
| device Reg_32bit_29.Reg_1bit_10.inverter_2.nmos.3 550 360
n data[10] gnd Reg_32bit_29.Reg_1bit_10.net_3 24 100
| device Reg_32bit_29.Reg_1bit_10.inverter_2.nmos.4 550 360
n data[10] gnd Reg_32bit_29.Reg_1bit_10.net_3 24 100
| device Reg_32bit_29.Reg_1bit_10.inverter_2.pmos.1 550 200
p data[10] vdd Reg_32bit_29.Reg_1bit_10.net_3 24 200
| device Reg_32bit_29.Reg_1bit_10.inverter_2.pmos.2 550 200
p data[10] vdd Reg_32bit_29.Reg_1bit_10.net_3 24 200
| device Reg_32bit_29.Reg_1bit_10.inverter_2.pmos.3 550 200
p data[10] vdd Reg_32bit_29.Reg_1bit_10.net_3 24 200
| device Reg_32bit_29.Reg_1bit_10.inverter_2.pmos.4 550 200
p data[10] vdd Reg_32bit_29.Reg_1bit_10.net_3 24 200
| end Reg_32bit_29.Reg_1bit_10.inverter_2
| device Reg_32bit_29.Reg_1bit_10.nmos_1 730 230
n inR1[30] Reg_32bit_29.Reg_1bit_10.net_2 out1[10] 24 100
| device Reg_32bit_29.Reg_1bit_10.nmos_2 730 360
n inR2[30] Reg_32bit_29.Reg_1bit_10.net_2 out2[10] 24 100
| end Reg_32bit_29.Reg_1bit_10
| begin Reg_32bit_29.Reg_1bit_11 510 1540
| begin Reg_32bit_29.Reg_1bit_11.inverter 560 210
| device Reg_32bit_29.Reg_1bit_11.inverter.nmos 550 360
n Reg_32bit_29.Reg_1bit_11.net_2 gnd Reg_32bit_29.Reg_1bit_11.net_1 24 100
| device Reg_32bit_29.Reg_1bit_11.inverter.pmos 550 200
p Reg_32bit_29.Reg_1bit_11.net_2 vdd Reg_32bit_29.Reg_1bit_11.net_1 24 200
| end Reg_32bit_29.Reg_1bit_11.inverter
| device Reg_32bit_29.Reg_1bit_11.nmos.1 390 260
n w[30] Reg_32bit_29.Reg_1bit_11.net_3 Reg_32bit_29.Reg_1bit_11.net_1 24 100
| device Reg_32bit_29.Reg_1bit_11.nmos.2 390 260
n w[30] Reg_32bit_29.Reg_1bit_11.net_3 Reg_32bit_29.Reg_1bit_11.net_1 24 100
| device Reg_32bit_29.Reg_1bit_11.nmos.3 390 260
n w[30] Reg_32bit_29.Reg_1bit_11.net_3 Reg_32bit_29.Reg_1bit_11.net_1 24 100
| device Reg_32bit_29.Reg_1bit_11.nmos.4 390 260
n w[30] Reg_32bit_29.Reg_1bit_11.net_3 Reg_32bit_29.Reg_1bit_11.net_1 24 100
| begin Reg_32bit_29.Reg_1bit_11.inverter_1 550 380
| device Reg_32bit_29.Reg_1bit_11.inverter_1.nmos.1 550 360
n Reg_32bit_29.Reg_1bit_11.net_1 gnd Reg_32bit_29.Reg_1bit_11.net_2 24 100
| device Reg_32bit_29.Reg_1bit_11.inverter_1.nmos.2 550 360
n Reg_32bit_29.Reg_1bit_11.net_1 gnd Reg_32bit_29.Reg_1bit_11.net_2 24 100
| device Reg_32bit_29.Reg_1bit_11.inverter_1.nmos.3 550 360
n Reg_32bit_29.Reg_1bit_11.net_1 gnd Reg_32bit_29.Reg_1bit_11.net_2 24 100
| device Reg_32bit_29.Reg_1bit_11.inverter_1.nmos.4 550 360
n Reg_32bit_29.Reg_1bit_11.net_1 gnd Reg_32bit_29.Reg_1bit_11.net_2 24 100
| device Reg_32bit_29.Reg_1bit_11.inverter_1.pmos.1 550 200
p Reg_32bit_29.Reg_1bit_11.net_1 vdd Reg_32bit_29.Reg_1bit_11.net_2 24 200
| device Reg_32bit_29.Reg_1bit_11.inverter_1.pmos.2 550 200
p Reg_32bit_29.Reg_1bit_11.net_1 vdd Reg_32bit_29.Reg_1bit_11.net_2 24 200
| device Reg_32bit_29.Reg_1bit_11.inverter_1.pmos.3 550 200
p Reg_32bit_29.Reg_1bit_11.net_1 vdd Reg_32bit_29.Reg_1bit_11.net_2 24 200
| device Reg_32bit_29.Reg_1bit_11.inverter_1.pmos.4 550 200
p Reg_32bit_29.Reg_1bit_11.net_1 vdd Reg_32bit_29.Reg_1bit_11.net_2 24 200
| end Reg_32bit_29.Reg_1bit_11.inverter_1
| begin Reg_32bit_29.Reg_1bit_11.inverter_2 290 260
| device Reg_32bit_29.Reg_1bit_11.inverter_2.nmos.1 550 360
n data[11] gnd Reg_32bit_29.Reg_1bit_11.net_3 24 100
| device Reg_32bit_29.Reg_1bit_11.inverter_2.nmos.2 550 360
n data[11] gnd Reg_32bit_29.Reg_1bit_11.net_3 24 100
| device Reg_32bit_29.Reg_1bit_11.inverter_2.nmos.3 550 360
n data[11] gnd Reg_32bit_29.Reg_1bit_11.net_3 24 100
| device Reg_32bit_29.Reg_1bit_11.inverter_2.nmos.4 550 360
n data[11] gnd Reg_32bit_29.Reg_1bit_11.net_3 24 100
| device Reg_32bit_29.Reg_1bit_11.inverter_2.pmos.1 550 200
p data[11] vdd Reg_32bit_29.Reg_1bit_11.net_3 24 200
| device Reg_32bit_29.Reg_1bit_11.inverter_2.pmos.2 550 200
p data[11] vdd Reg_32bit_29.Reg_1bit_11.net_3 24 200
| device Reg_32bit_29.Reg_1bit_11.inverter_2.pmos.3 550 200
p data[11] vdd Reg_32bit_29.Reg_1bit_11.net_3 24 200
| device Reg_32bit_29.Reg_1bit_11.inverter_2.pmos.4 550 200
p data[11] vdd Reg_32bit_29.Reg_1bit_11.net_3 24 200
| end Reg_32bit_29.Reg_1bit_11.inverter_2
| device Reg_32bit_29.Reg_1bit_11.nmos_1 730 230
n inR1[30] Reg_32bit_29.Reg_1bit_11.net_2 out1[11] 24 100
| device Reg_32bit_29.Reg_1bit_11.nmos_2 730 360
n inR2[30] Reg_32bit_29.Reg_1bit_11.net_2 out2[11] 24 100
| end Reg_32bit_29.Reg_1bit_11
| begin Reg_32bit_29.Reg_1bit_12 510 1670
| begin Reg_32bit_29.Reg_1bit_12.inverter 560 210
| device Reg_32bit_29.Reg_1bit_12.inverter.nmos 550 360
n Reg_32bit_29.Reg_1bit_12.net_2 gnd Reg_32bit_29.Reg_1bit_12.net_1 24 100
| device Reg_32bit_29.Reg_1bit_12.inverter.pmos 550 200
p Reg_32bit_29.Reg_1bit_12.net_2 vdd Reg_32bit_29.Reg_1bit_12.net_1 24 200
| end Reg_32bit_29.Reg_1bit_12.inverter
| device Reg_32bit_29.Reg_1bit_12.nmos.1 390 260
n w[30] Reg_32bit_29.Reg_1bit_12.net_3 Reg_32bit_29.Reg_1bit_12.net_1 24 100
| device Reg_32bit_29.Reg_1bit_12.nmos.2 390 260
n w[30] Reg_32bit_29.Reg_1bit_12.net_3 Reg_32bit_29.Reg_1bit_12.net_1 24 100
| device Reg_32bit_29.Reg_1bit_12.nmos.3 390 260
n w[30] Reg_32bit_29.Reg_1bit_12.net_3 Reg_32bit_29.Reg_1bit_12.net_1 24 100
| device Reg_32bit_29.Reg_1bit_12.nmos.4 390 260
n w[30] Reg_32bit_29.Reg_1bit_12.net_3 Reg_32bit_29.Reg_1bit_12.net_1 24 100
| begin Reg_32bit_29.Reg_1bit_12.inverter_1 550 380
| device Reg_32bit_29.Reg_1bit_12.inverter_1.nmos.1 550 360
n Reg_32bit_29.Reg_1bit_12.net_1 gnd Reg_32bit_29.Reg_1bit_12.net_2 24 100
| device Reg_32bit_29.Reg_1bit_12.inverter_1.nmos.2 550 360
n Reg_32bit_29.Reg_1bit_12.net_1 gnd Reg_32bit_29.Reg_1bit_12.net_2 24 100
| device Reg_32bit_29.Reg_1bit_12.inverter_1.nmos.3 550 360
n Reg_32bit_29.Reg_1bit_12.net_1 gnd Reg_32bit_29.Reg_1bit_12.net_2 24 100
| device Reg_32bit_29.Reg_1bit_12.inverter_1.nmos.4 550 360
n Reg_32bit_29.Reg_1bit_12.net_1 gnd Reg_32bit_29.Reg_1bit_12.net_2 24 100
| device Reg_32bit_29.Reg_1bit_12.inverter_1.pmos.1 550 200
p Reg_32bit_29.Reg_1bit_12.net_1 vdd Reg_32bit_29.Reg_1bit_12.net_2 24 200
| device Reg_32bit_29.Reg_1bit_12.inverter_1.pmos.2 550 200
p Reg_32bit_29.Reg_1bit_12.net_1 vdd Reg_32bit_29.Reg_1bit_12.net_2 24 200
| device Reg_32bit_29.Reg_1bit_12.inverter_1.pmos.3 550 200
p Reg_32bit_29.Reg_1bit_12.net_1 vdd Reg_32bit_29.Reg_1bit_12.net_2 24 200
| device Reg_32bit_29.Reg_1bit_12.inverter_1.pmos.4 550 200
p Reg_32bit_29.Reg_1bit_12.net_1 vdd Reg_32bit_29.Reg_1bit_12.net_2 24 200
| end Reg_32bit_29.Reg_1bit_12.inverter_1
| begin Reg_32bit_29.Reg_1bit_12.inverter_2 290 260
| device Reg_32bit_29.Reg_1bit_12.inverter_2.nmos.1 550 360
n data[12] gnd Reg_32bit_29.Reg_1bit_12.net_3 24 100
| device Reg_32bit_29.Reg_1bit_12.inverter_2.nmos.2 550 360
n data[12] gnd Reg_32bit_29.Reg_1bit_12.net_3 24 100
| device Reg_32bit_29.Reg_1bit_12.inverter_2.nmos.3 550 360
n data[12] gnd Reg_32bit_29.Reg_1bit_12.net_3 24 100
| device Reg_32bit_29.Reg_1bit_12.inverter_2.nmos.4 550 360
n data[12] gnd Reg_32bit_29.Reg_1bit_12.net_3 24 100
| device Reg_32bit_29.Reg_1bit_12.inverter_2.pmos.1 550 200
p data[12] vdd Reg_32bit_29.Reg_1bit_12.net_3 24 200
| device Reg_32bit_29.Reg_1bit_12.inverter_2.pmos.2 550 200
p data[12] vdd Reg_32bit_29.Reg_1bit_12.net_3 24 200
| device Reg_32bit_29.Reg_1bit_12.inverter_2.pmos.3 550 200
p data[12] vdd Reg_32bit_29.Reg_1bit_12.net_3 24 200
| device Reg_32bit_29.Reg_1bit_12.inverter_2.pmos.4 550 200
p data[12] vdd Reg_32bit_29.Reg_1bit_12.net_3 24 200
| end Reg_32bit_29.Reg_1bit_12.inverter_2
| device Reg_32bit_29.Reg_1bit_12.nmos_1 730 230
n inR1[30] Reg_32bit_29.Reg_1bit_12.net_2 out1[12] 24 100
| device Reg_32bit_29.Reg_1bit_12.nmos_2 730 360
n inR2[30] Reg_32bit_29.Reg_1bit_12.net_2 out2[12] 24 100
| end Reg_32bit_29.Reg_1bit_12
| begin Reg_32bit_29.Reg_1bit_13 510 1800
| begin Reg_32bit_29.Reg_1bit_13.inverter 560 210
| device Reg_32bit_29.Reg_1bit_13.inverter.nmos 550 360
n Reg_32bit_29.Reg_1bit_13.net_2 gnd Reg_32bit_29.Reg_1bit_13.net_1 24 100
| device Reg_32bit_29.Reg_1bit_13.inverter.pmos 550 200
p Reg_32bit_29.Reg_1bit_13.net_2 vdd Reg_32bit_29.Reg_1bit_13.net_1 24 200
| end Reg_32bit_29.Reg_1bit_13.inverter
| device Reg_32bit_29.Reg_1bit_13.nmos.1 390 260
n w[30] Reg_32bit_29.Reg_1bit_13.net_3 Reg_32bit_29.Reg_1bit_13.net_1 24 100
| device Reg_32bit_29.Reg_1bit_13.nmos.2 390 260
n w[30] Reg_32bit_29.Reg_1bit_13.net_3 Reg_32bit_29.Reg_1bit_13.net_1 24 100
| device Reg_32bit_29.Reg_1bit_13.nmos.3 390 260
n w[30] Reg_32bit_29.Reg_1bit_13.net_3 Reg_32bit_29.Reg_1bit_13.net_1 24 100
| device Reg_32bit_29.Reg_1bit_13.nmos.4 390 260
n w[30] Reg_32bit_29.Reg_1bit_13.net_3 Reg_32bit_29.Reg_1bit_13.net_1 24 100
| begin Reg_32bit_29.Reg_1bit_13.inverter_1 550 380
| device Reg_32bit_29.Reg_1bit_13.inverter_1.nmos.1 550 360
n Reg_32bit_29.Reg_1bit_13.net_1 gnd Reg_32bit_29.Reg_1bit_13.net_2 24 100
| device Reg_32bit_29.Reg_1bit_13.inverter_1.nmos.2 550 360
n Reg_32bit_29.Reg_1bit_13.net_1 gnd Reg_32bit_29.Reg_1bit_13.net_2 24 100
| device Reg_32bit_29.Reg_1bit_13.inverter_1.nmos.3 550 360
n Reg_32bit_29.Reg_1bit_13.net_1 gnd Reg_32bit_29.Reg_1bit_13.net_2 24 100
| device Reg_32bit_29.Reg_1bit_13.inverter_1.nmos.4 550 360
n Reg_32bit_29.Reg_1bit_13.net_1 gnd Reg_32bit_29.Reg_1bit_13.net_2 24 100
| device Reg_32bit_29.Reg_1bit_13.inverter_1.pmos.1 550 200
p Reg_32bit_29.Reg_1bit_13.net_1 vdd Reg_32bit_29.Reg_1bit_13.net_2 24 200
| device Reg_32bit_29.Reg_1bit_13.inverter_1.pmos.2 550 200
p Reg_32bit_29.Reg_1bit_13.net_1 vdd Reg_32bit_29.Reg_1bit_13.net_2 24 200
| device Reg_32bit_29.Reg_1bit_13.inverter_1.pmos.3 550 200
p Reg_32bit_29.Reg_1bit_13.net_1 vdd Reg_32bit_29.Reg_1bit_13.net_2 24 200
| device Reg_32bit_29.Reg_1bit_13.inverter_1.pmos.4 550 200
p Reg_32bit_29.Reg_1bit_13.net_1 vdd Reg_32bit_29.Reg_1bit_13.net_2 24 200
| end Reg_32bit_29.Reg_1bit_13.inverter_1
| begin Reg_32bit_29.Reg_1bit_13.inverter_2 290 260
| device Reg_32bit_29.Reg_1bit_13.inverter_2.nmos.1 550 360
n data[13] gnd Reg_32bit_29.Reg_1bit_13.net_3 24 100
| device Reg_32bit_29.Reg_1bit_13.inverter_2.nmos.2 550 360
n data[13] gnd Reg_32bit_29.Reg_1bit_13.net_3 24 100
| device Reg_32bit_29.Reg_1bit_13.inverter_2.nmos.3 550 360
n data[13] gnd Reg_32bit_29.Reg_1bit_13.net_3 24 100
| device Reg_32bit_29.Reg_1bit_13.inverter_2.nmos.4 550 360
n data[13] gnd Reg_32bit_29.Reg_1bit_13.net_3 24 100
| device Reg_32bit_29.Reg_1bit_13.inverter_2.pmos.1 550 200
p data[13] vdd Reg_32bit_29.Reg_1bit_13.net_3 24 200
| device Reg_32bit_29.Reg_1bit_13.inverter_2.pmos.2 550 200
p data[13] vdd Reg_32bit_29.Reg_1bit_13.net_3 24 200
| device Reg_32bit_29.Reg_1bit_13.inverter_2.pmos.3 550 200
p data[13] vdd Reg_32bit_29.Reg_1bit_13.net_3 24 200
| device Reg_32bit_29.Reg_1bit_13.inverter_2.pmos.4 550 200
p data[13] vdd Reg_32bit_29.Reg_1bit_13.net_3 24 200
| end Reg_32bit_29.Reg_1bit_13.inverter_2
| device Reg_32bit_29.Reg_1bit_13.nmos_1 730 230
n inR1[30] Reg_32bit_29.Reg_1bit_13.net_2 out1[13] 24 100
| device Reg_32bit_29.Reg_1bit_13.nmos_2 730 360
n inR2[30] Reg_32bit_29.Reg_1bit_13.net_2 out2[13] 24 100
| end Reg_32bit_29.Reg_1bit_13
| begin Reg_32bit_29.Reg_1bit_14 510 1930
| begin Reg_32bit_29.Reg_1bit_14.inverter 560 210
| device Reg_32bit_29.Reg_1bit_14.inverter.nmos 550 360
n Reg_32bit_29.Reg_1bit_14.net_2 gnd Reg_32bit_29.Reg_1bit_14.net_1 24 100
| device Reg_32bit_29.Reg_1bit_14.inverter.pmos 550 200
p Reg_32bit_29.Reg_1bit_14.net_2 vdd Reg_32bit_29.Reg_1bit_14.net_1 24 200
| end Reg_32bit_29.Reg_1bit_14.inverter
| device Reg_32bit_29.Reg_1bit_14.nmos.1 390 260
n w[30] Reg_32bit_29.Reg_1bit_14.net_3 Reg_32bit_29.Reg_1bit_14.net_1 24 100
| device Reg_32bit_29.Reg_1bit_14.nmos.2 390 260
n w[30] Reg_32bit_29.Reg_1bit_14.net_3 Reg_32bit_29.Reg_1bit_14.net_1 24 100
| device Reg_32bit_29.Reg_1bit_14.nmos.3 390 260
n w[30] Reg_32bit_29.Reg_1bit_14.net_3 Reg_32bit_29.Reg_1bit_14.net_1 24 100
| device Reg_32bit_29.Reg_1bit_14.nmos.4 390 260
n w[30] Reg_32bit_29.Reg_1bit_14.net_3 Reg_32bit_29.Reg_1bit_14.net_1 24 100
| begin Reg_32bit_29.Reg_1bit_14.inverter_1 550 380
| device Reg_32bit_29.Reg_1bit_14.inverter_1.nmos.1 550 360
n Reg_32bit_29.Reg_1bit_14.net_1 gnd Reg_32bit_29.Reg_1bit_14.net_2 24 100
| device Reg_32bit_29.Reg_1bit_14.inverter_1.nmos.2 550 360
n Reg_32bit_29.Reg_1bit_14.net_1 gnd Reg_32bit_29.Reg_1bit_14.net_2 24 100
| device Reg_32bit_29.Reg_1bit_14.inverter_1.nmos.3 550 360
n Reg_32bit_29.Reg_1bit_14.net_1 gnd Reg_32bit_29.Reg_1bit_14.net_2 24 100
| device Reg_32bit_29.Reg_1bit_14.inverter_1.nmos.4 550 360
n Reg_32bit_29.Reg_1bit_14.net_1 gnd Reg_32bit_29.Reg_1bit_14.net_2 24 100
| device Reg_32bit_29.Reg_1bit_14.inverter_1.pmos.1 550 200
p Reg_32bit_29.Reg_1bit_14.net_1 vdd Reg_32bit_29.Reg_1bit_14.net_2 24 200
| device Reg_32bit_29.Reg_1bit_14.inverter_1.pmos.2 550 200
p Reg_32bit_29.Reg_1bit_14.net_1 vdd Reg_32bit_29.Reg_1bit_14.net_2 24 200
| device Reg_32bit_29.Reg_1bit_14.inverter_1.pmos.3 550 200
p Reg_32bit_29.Reg_1bit_14.net_1 vdd Reg_32bit_29.Reg_1bit_14.net_2 24 200
| device Reg_32bit_29.Reg_1bit_14.inverter_1.pmos.4 550 200
p Reg_32bit_29.Reg_1bit_14.net_1 vdd Reg_32bit_29.Reg_1bit_14.net_2 24 200
| end Reg_32bit_29.Reg_1bit_14.inverter_1
| begin Reg_32bit_29.Reg_1bit_14.inverter_2 290 260
| device Reg_32bit_29.Reg_1bit_14.inverter_2.nmos.1 550 360
n data[14] gnd Reg_32bit_29.Reg_1bit_14.net_3 24 100
| device Reg_32bit_29.Reg_1bit_14.inverter_2.nmos.2 550 360
n data[14] gnd Reg_32bit_29.Reg_1bit_14.net_3 24 100
| device Reg_32bit_29.Reg_1bit_14.inverter_2.nmos.3 550 360
n data[14] gnd Reg_32bit_29.Reg_1bit_14.net_3 24 100
| device Reg_32bit_29.Reg_1bit_14.inverter_2.nmos.4 550 360
n data[14] gnd Reg_32bit_29.Reg_1bit_14.net_3 24 100
| device Reg_32bit_29.Reg_1bit_14.inverter_2.pmos.1 550 200
p data[14] vdd Reg_32bit_29.Reg_1bit_14.net_3 24 200
| device Reg_32bit_29.Reg_1bit_14.inverter_2.pmos.2 550 200
p data[14] vdd Reg_32bit_29.Reg_1bit_14.net_3 24 200
| device Reg_32bit_29.Reg_1bit_14.inverter_2.pmos.3 550 200
p data[14] vdd Reg_32bit_29.Reg_1bit_14.net_3 24 200
| device Reg_32bit_29.Reg_1bit_14.inverter_2.pmos.4 550 200
p data[14] vdd Reg_32bit_29.Reg_1bit_14.net_3 24 200
| end Reg_32bit_29.Reg_1bit_14.inverter_2
| device Reg_32bit_29.Reg_1bit_14.nmos_1 730 230
n inR1[30] Reg_32bit_29.Reg_1bit_14.net_2 out1[14] 24 100
| device Reg_32bit_29.Reg_1bit_14.nmos_2 730 360
n inR2[30] Reg_32bit_29.Reg_1bit_14.net_2 out2[14] 24 100
| end Reg_32bit_29.Reg_1bit_14
| begin Reg_32bit_29.Reg_1bit_15 510 2060
| begin Reg_32bit_29.Reg_1bit_15.inverter 560 210
| device Reg_32bit_29.Reg_1bit_15.inverter.nmos 550 360
n Reg_32bit_29.Reg_1bit_15.net_2 gnd Reg_32bit_29.Reg_1bit_15.net_1 24 100
| device Reg_32bit_29.Reg_1bit_15.inverter.pmos 550 200
p Reg_32bit_29.Reg_1bit_15.net_2 vdd Reg_32bit_29.Reg_1bit_15.net_1 24 200
| end Reg_32bit_29.Reg_1bit_15.inverter
| device Reg_32bit_29.Reg_1bit_15.nmos.1 390 260
n w[30] Reg_32bit_29.Reg_1bit_15.net_3 Reg_32bit_29.Reg_1bit_15.net_1 24 100
| device Reg_32bit_29.Reg_1bit_15.nmos.2 390 260
n w[30] Reg_32bit_29.Reg_1bit_15.net_3 Reg_32bit_29.Reg_1bit_15.net_1 24 100
| device Reg_32bit_29.Reg_1bit_15.nmos.3 390 260
n w[30] Reg_32bit_29.Reg_1bit_15.net_3 Reg_32bit_29.Reg_1bit_15.net_1 24 100
| device Reg_32bit_29.Reg_1bit_15.nmos.4 390 260
n w[30] Reg_32bit_29.Reg_1bit_15.net_3 Reg_32bit_29.Reg_1bit_15.net_1 24 100
| begin Reg_32bit_29.Reg_1bit_15.inverter_1 550 380
| device Reg_32bit_29.Reg_1bit_15.inverter_1.nmos.1 550 360
n Reg_32bit_29.Reg_1bit_15.net_1 gnd Reg_32bit_29.Reg_1bit_15.net_2 24 100
| device Reg_32bit_29.Reg_1bit_15.inverter_1.nmos.2 550 360
n Reg_32bit_29.Reg_1bit_15.net_1 gnd Reg_32bit_29.Reg_1bit_15.net_2 24 100
| device Reg_32bit_29.Reg_1bit_15.inverter_1.nmos.3 550 360
n Reg_32bit_29.Reg_1bit_15.net_1 gnd Reg_32bit_29.Reg_1bit_15.net_2 24 100
| device Reg_32bit_29.Reg_1bit_15.inverter_1.nmos.4 550 360
n Reg_32bit_29.Reg_1bit_15.net_1 gnd Reg_32bit_29.Reg_1bit_15.net_2 24 100
| device Reg_32bit_29.Reg_1bit_15.inverter_1.pmos.1 550 200
p Reg_32bit_29.Reg_1bit_15.net_1 vdd Reg_32bit_29.Reg_1bit_15.net_2 24 200
| device Reg_32bit_29.Reg_1bit_15.inverter_1.pmos.2 550 200
p Reg_32bit_29.Reg_1bit_15.net_1 vdd Reg_32bit_29.Reg_1bit_15.net_2 24 200
| device Reg_32bit_29.Reg_1bit_15.inverter_1.pmos.3 550 200
p Reg_32bit_29.Reg_1bit_15.net_1 vdd Reg_32bit_29.Reg_1bit_15.net_2 24 200
| device Reg_32bit_29.Reg_1bit_15.inverter_1.pmos.4 550 200
p Reg_32bit_29.Reg_1bit_15.net_1 vdd Reg_32bit_29.Reg_1bit_15.net_2 24 200
| end Reg_32bit_29.Reg_1bit_15.inverter_1
| begin Reg_32bit_29.Reg_1bit_15.inverter_2 290 260
| device Reg_32bit_29.Reg_1bit_15.inverter_2.nmos.1 550 360
n data[15] gnd Reg_32bit_29.Reg_1bit_15.net_3 24 100
| device Reg_32bit_29.Reg_1bit_15.inverter_2.nmos.2 550 360
n data[15] gnd Reg_32bit_29.Reg_1bit_15.net_3 24 100
| device Reg_32bit_29.Reg_1bit_15.inverter_2.nmos.3 550 360
n data[15] gnd Reg_32bit_29.Reg_1bit_15.net_3 24 100
| device Reg_32bit_29.Reg_1bit_15.inverter_2.nmos.4 550 360
n data[15] gnd Reg_32bit_29.Reg_1bit_15.net_3 24 100
| device Reg_32bit_29.Reg_1bit_15.inverter_2.pmos.1 550 200
p data[15] vdd Reg_32bit_29.Reg_1bit_15.net_3 24 200
| device Reg_32bit_29.Reg_1bit_15.inverter_2.pmos.2 550 200
p data[15] vdd Reg_32bit_29.Reg_1bit_15.net_3 24 200
| device Reg_32bit_29.Reg_1bit_15.inverter_2.pmos.3 550 200
p data[15] vdd Reg_32bit_29.Reg_1bit_15.net_3 24 200
| device Reg_32bit_29.Reg_1bit_15.inverter_2.pmos.4 550 200
p data[15] vdd Reg_32bit_29.Reg_1bit_15.net_3 24 200
| end Reg_32bit_29.Reg_1bit_15.inverter_2
| device Reg_32bit_29.Reg_1bit_15.nmos_1 730 230
n inR1[30] Reg_32bit_29.Reg_1bit_15.net_2 out1[15] 24 100
| device Reg_32bit_29.Reg_1bit_15.nmos_2 730 360
n inR2[30] Reg_32bit_29.Reg_1bit_15.net_2 out2[15] 24 100
| end Reg_32bit_29.Reg_1bit_15
| begin Reg_32bit_29.Reg_1bit_16 510 2200
| begin Reg_32bit_29.Reg_1bit_16.inverter 560 210
| device Reg_32bit_29.Reg_1bit_16.inverter.nmos 550 360
n Reg_32bit_29.Reg_1bit_16.net_2 gnd Reg_32bit_29.Reg_1bit_16.net_1 24 100
| device Reg_32bit_29.Reg_1bit_16.inverter.pmos 550 200
p Reg_32bit_29.Reg_1bit_16.net_2 vdd Reg_32bit_29.Reg_1bit_16.net_1 24 200
| end Reg_32bit_29.Reg_1bit_16.inverter
| device Reg_32bit_29.Reg_1bit_16.nmos.1 390 260
n w[30] Reg_32bit_29.Reg_1bit_16.net_3 Reg_32bit_29.Reg_1bit_16.net_1 24 100
| device Reg_32bit_29.Reg_1bit_16.nmos.2 390 260
n w[30] Reg_32bit_29.Reg_1bit_16.net_3 Reg_32bit_29.Reg_1bit_16.net_1 24 100
| device Reg_32bit_29.Reg_1bit_16.nmos.3 390 260
n w[30] Reg_32bit_29.Reg_1bit_16.net_3 Reg_32bit_29.Reg_1bit_16.net_1 24 100
| device Reg_32bit_29.Reg_1bit_16.nmos.4 390 260
n w[30] Reg_32bit_29.Reg_1bit_16.net_3 Reg_32bit_29.Reg_1bit_16.net_1 24 100
| begin Reg_32bit_29.Reg_1bit_16.inverter_1 550 380
| device Reg_32bit_29.Reg_1bit_16.inverter_1.nmos.1 550 360
n Reg_32bit_29.Reg_1bit_16.net_1 gnd Reg_32bit_29.Reg_1bit_16.net_2 24 100
| device Reg_32bit_29.Reg_1bit_16.inverter_1.nmos.2 550 360
n Reg_32bit_29.Reg_1bit_16.net_1 gnd Reg_32bit_29.Reg_1bit_16.net_2 24 100
| device Reg_32bit_29.Reg_1bit_16.inverter_1.nmos.3 550 360
n Reg_32bit_29.Reg_1bit_16.net_1 gnd Reg_32bit_29.Reg_1bit_16.net_2 24 100
| device Reg_32bit_29.Reg_1bit_16.inverter_1.nmos.4 550 360
n Reg_32bit_29.Reg_1bit_16.net_1 gnd Reg_32bit_29.Reg_1bit_16.net_2 24 100
| device Reg_32bit_29.Reg_1bit_16.inverter_1.pmos.1 550 200
p Reg_32bit_29.Reg_1bit_16.net_1 vdd Reg_32bit_29.Reg_1bit_16.net_2 24 200
| device Reg_32bit_29.Reg_1bit_16.inverter_1.pmos.2 550 200
p Reg_32bit_29.Reg_1bit_16.net_1 vdd Reg_32bit_29.Reg_1bit_16.net_2 24 200
| device Reg_32bit_29.Reg_1bit_16.inverter_1.pmos.3 550 200
p Reg_32bit_29.Reg_1bit_16.net_1 vdd Reg_32bit_29.Reg_1bit_16.net_2 24 200
| device Reg_32bit_29.Reg_1bit_16.inverter_1.pmos.4 550 200
p Reg_32bit_29.Reg_1bit_16.net_1 vdd Reg_32bit_29.Reg_1bit_16.net_2 24 200
| end Reg_32bit_29.Reg_1bit_16.inverter_1
| begin Reg_32bit_29.Reg_1bit_16.inverter_2 290 260
| device Reg_32bit_29.Reg_1bit_16.inverter_2.nmos.1 550 360
n data[16] gnd Reg_32bit_29.Reg_1bit_16.net_3 24 100
| device Reg_32bit_29.Reg_1bit_16.inverter_2.nmos.2 550 360
n data[16] gnd Reg_32bit_29.Reg_1bit_16.net_3 24 100
| device Reg_32bit_29.Reg_1bit_16.inverter_2.nmos.3 550 360
n data[16] gnd Reg_32bit_29.Reg_1bit_16.net_3 24 100
| device Reg_32bit_29.Reg_1bit_16.inverter_2.nmos.4 550 360
n data[16] gnd Reg_32bit_29.Reg_1bit_16.net_3 24 100
| device Reg_32bit_29.Reg_1bit_16.inverter_2.pmos.1 550 200
p data[16] vdd Reg_32bit_29.Reg_1bit_16.net_3 24 200
| device Reg_32bit_29.Reg_1bit_16.inverter_2.pmos.2 550 200
p data[16] vdd Reg_32bit_29.Reg_1bit_16.net_3 24 200
| device Reg_32bit_29.Reg_1bit_16.inverter_2.pmos.3 550 200
p data[16] vdd Reg_32bit_29.Reg_1bit_16.net_3 24 200
| device Reg_32bit_29.Reg_1bit_16.inverter_2.pmos.4 550 200
p data[16] vdd Reg_32bit_29.Reg_1bit_16.net_3 24 200
| end Reg_32bit_29.Reg_1bit_16.inverter_2
| device Reg_32bit_29.Reg_1bit_16.nmos_1 730 230
n inR1[30] Reg_32bit_29.Reg_1bit_16.net_2 out1[16] 24 100
| device Reg_32bit_29.Reg_1bit_16.nmos_2 730 360
n inR2[30] Reg_32bit_29.Reg_1bit_16.net_2 out2[16] 24 100
| end Reg_32bit_29.Reg_1bit_16
| begin Reg_32bit_29.Reg_1bit_17 510 2330
| begin Reg_32bit_29.Reg_1bit_17.inverter 560 210
| device Reg_32bit_29.Reg_1bit_17.inverter.nmos 550 360
n Reg_32bit_29.Reg_1bit_17.net_2 gnd Reg_32bit_29.Reg_1bit_17.net_1 24 100
| device Reg_32bit_29.Reg_1bit_17.inverter.pmos 550 200
p Reg_32bit_29.Reg_1bit_17.net_2 vdd Reg_32bit_29.Reg_1bit_17.net_1 24 200
| end Reg_32bit_29.Reg_1bit_17.inverter
| device Reg_32bit_29.Reg_1bit_17.nmos.1 390 260
n w[30] Reg_32bit_29.Reg_1bit_17.net_3 Reg_32bit_29.Reg_1bit_17.net_1 24 100
| device Reg_32bit_29.Reg_1bit_17.nmos.2 390 260
n w[30] Reg_32bit_29.Reg_1bit_17.net_3 Reg_32bit_29.Reg_1bit_17.net_1 24 100
| device Reg_32bit_29.Reg_1bit_17.nmos.3 390 260
n w[30] Reg_32bit_29.Reg_1bit_17.net_3 Reg_32bit_29.Reg_1bit_17.net_1 24 100
| device Reg_32bit_29.Reg_1bit_17.nmos.4 390 260
n w[30] Reg_32bit_29.Reg_1bit_17.net_3 Reg_32bit_29.Reg_1bit_17.net_1 24 100
| begin Reg_32bit_29.Reg_1bit_17.inverter_1 550 380
| device Reg_32bit_29.Reg_1bit_17.inverter_1.nmos.1 550 360
n Reg_32bit_29.Reg_1bit_17.net_1 gnd Reg_32bit_29.Reg_1bit_17.net_2 24 100
| device Reg_32bit_29.Reg_1bit_17.inverter_1.nmos.2 550 360
n Reg_32bit_29.Reg_1bit_17.net_1 gnd Reg_32bit_29.Reg_1bit_17.net_2 24 100
| device Reg_32bit_29.Reg_1bit_17.inverter_1.nmos.3 550 360
n Reg_32bit_29.Reg_1bit_17.net_1 gnd Reg_32bit_29.Reg_1bit_17.net_2 24 100
| device Reg_32bit_29.Reg_1bit_17.inverter_1.nmos.4 550 360
n Reg_32bit_29.Reg_1bit_17.net_1 gnd Reg_32bit_29.Reg_1bit_17.net_2 24 100
| device Reg_32bit_29.Reg_1bit_17.inverter_1.pmos.1 550 200
p Reg_32bit_29.Reg_1bit_17.net_1 vdd Reg_32bit_29.Reg_1bit_17.net_2 24 200
| device Reg_32bit_29.Reg_1bit_17.inverter_1.pmos.2 550 200
p Reg_32bit_29.Reg_1bit_17.net_1 vdd Reg_32bit_29.Reg_1bit_17.net_2 24 200
| device Reg_32bit_29.Reg_1bit_17.inverter_1.pmos.3 550 200
p Reg_32bit_29.Reg_1bit_17.net_1 vdd Reg_32bit_29.Reg_1bit_17.net_2 24 200
| device Reg_32bit_29.Reg_1bit_17.inverter_1.pmos.4 550 200
p Reg_32bit_29.Reg_1bit_17.net_1 vdd Reg_32bit_29.Reg_1bit_17.net_2 24 200
| end Reg_32bit_29.Reg_1bit_17.inverter_1
| begin Reg_32bit_29.Reg_1bit_17.inverter_2 290 260
| device Reg_32bit_29.Reg_1bit_17.inverter_2.nmos.1 550 360
n data[17] gnd Reg_32bit_29.Reg_1bit_17.net_3 24 100
| device Reg_32bit_29.Reg_1bit_17.inverter_2.nmos.2 550 360
n data[17] gnd Reg_32bit_29.Reg_1bit_17.net_3 24 100
| device Reg_32bit_29.Reg_1bit_17.inverter_2.nmos.3 550 360
n data[17] gnd Reg_32bit_29.Reg_1bit_17.net_3 24 100
| device Reg_32bit_29.Reg_1bit_17.inverter_2.nmos.4 550 360
n data[17] gnd Reg_32bit_29.Reg_1bit_17.net_3 24 100
| device Reg_32bit_29.Reg_1bit_17.inverter_2.pmos.1 550 200
p data[17] vdd Reg_32bit_29.Reg_1bit_17.net_3 24 200
| device Reg_32bit_29.Reg_1bit_17.inverter_2.pmos.2 550 200
p data[17] vdd Reg_32bit_29.Reg_1bit_17.net_3 24 200
| device Reg_32bit_29.Reg_1bit_17.inverter_2.pmos.3 550 200
p data[17] vdd Reg_32bit_29.Reg_1bit_17.net_3 24 200
| device Reg_32bit_29.Reg_1bit_17.inverter_2.pmos.4 550 200
p data[17] vdd Reg_32bit_29.Reg_1bit_17.net_3 24 200
| end Reg_32bit_29.Reg_1bit_17.inverter_2
| device Reg_32bit_29.Reg_1bit_17.nmos_1 730 230
n inR1[30] Reg_32bit_29.Reg_1bit_17.net_2 out1[17] 24 100
| device Reg_32bit_29.Reg_1bit_17.nmos_2 730 360
n inR2[30] Reg_32bit_29.Reg_1bit_17.net_2 out2[17] 24 100
| end Reg_32bit_29.Reg_1bit_17
| begin Reg_32bit_29.Reg_1bit_18 510 2460
| begin Reg_32bit_29.Reg_1bit_18.inverter 560 210
| device Reg_32bit_29.Reg_1bit_18.inverter.nmos 550 360
n Reg_32bit_29.Reg_1bit_18.net_2 gnd Reg_32bit_29.Reg_1bit_18.net_1 24 100
| device Reg_32bit_29.Reg_1bit_18.inverter.pmos 550 200
p Reg_32bit_29.Reg_1bit_18.net_2 vdd Reg_32bit_29.Reg_1bit_18.net_1 24 200
| end Reg_32bit_29.Reg_1bit_18.inverter
| device Reg_32bit_29.Reg_1bit_18.nmos.1 390 260
n w[30] Reg_32bit_29.Reg_1bit_18.net_3 Reg_32bit_29.Reg_1bit_18.net_1 24 100
| device Reg_32bit_29.Reg_1bit_18.nmos.2 390 260
n w[30] Reg_32bit_29.Reg_1bit_18.net_3 Reg_32bit_29.Reg_1bit_18.net_1 24 100
| device Reg_32bit_29.Reg_1bit_18.nmos.3 390 260
n w[30] Reg_32bit_29.Reg_1bit_18.net_3 Reg_32bit_29.Reg_1bit_18.net_1 24 100
| device Reg_32bit_29.Reg_1bit_18.nmos.4 390 260
n w[30] Reg_32bit_29.Reg_1bit_18.net_3 Reg_32bit_29.Reg_1bit_18.net_1 24 100
| begin Reg_32bit_29.Reg_1bit_18.inverter_1 550 380
| device Reg_32bit_29.Reg_1bit_18.inverter_1.nmos.1 550 360
n Reg_32bit_29.Reg_1bit_18.net_1 gnd Reg_32bit_29.Reg_1bit_18.net_2 24 100
| device Reg_32bit_29.Reg_1bit_18.inverter_1.nmos.2 550 360
n Reg_32bit_29.Reg_1bit_18.net_1 gnd Reg_32bit_29.Reg_1bit_18.net_2 24 100
| device Reg_32bit_29.Reg_1bit_18.inverter_1.nmos.3 550 360
n Reg_32bit_29.Reg_1bit_18.net_1 gnd Reg_32bit_29.Reg_1bit_18.net_2 24 100
| device Reg_32bit_29.Reg_1bit_18.inverter_1.nmos.4 550 360
n Reg_32bit_29.Reg_1bit_18.net_1 gnd Reg_32bit_29.Reg_1bit_18.net_2 24 100
| device Reg_32bit_29.Reg_1bit_18.inverter_1.pmos.1 550 200
p Reg_32bit_29.Reg_1bit_18.net_1 vdd Reg_32bit_29.Reg_1bit_18.net_2 24 200
| device Reg_32bit_29.Reg_1bit_18.inverter_1.pmos.2 550 200
p Reg_32bit_29.Reg_1bit_18.net_1 vdd Reg_32bit_29.Reg_1bit_18.net_2 24 200
| device Reg_32bit_29.Reg_1bit_18.inverter_1.pmos.3 550 200
p Reg_32bit_29.Reg_1bit_18.net_1 vdd Reg_32bit_29.Reg_1bit_18.net_2 24 200
| device Reg_32bit_29.Reg_1bit_18.inverter_1.pmos.4 550 200
p Reg_32bit_29.Reg_1bit_18.net_1 vdd Reg_32bit_29.Reg_1bit_18.net_2 24 200
| end Reg_32bit_29.Reg_1bit_18.inverter_1
| begin Reg_32bit_29.Reg_1bit_18.inverter_2 290 260
| device Reg_32bit_29.Reg_1bit_18.inverter_2.nmos.1 550 360
n data[18] gnd Reg_32bit_29.Reg_1bit_18.net_3 24 100
| device Reg_32bit_29.Reg_1bit_18.inverter_2.nmos.2 550 360
n data[18] gnd Reg_32bit_29.Reg_1bit_18.net_3 24 100
| device Reg_32bit_29.Reg_1bit_18.inverter_2.nmos.3 550 360
n data[18] gnd Reg_32bit_29.Reg_1bit_18.net_3 24 100
| device Reg_32bit_29.Reg_1bit_18.inverter_2.nmos.4 550 360
n data[18] gnd Reg_32bit_29.Reg_1bit_18.net_3 24 100
| device Reg_32bit_29.Reg_1bit_18.inverter_2.pmos.1 550 200
p data[18] vdd Reg_32bit_29.Reg_1bit_18.net_3 24 200
| device Reg_32bit_29.Reg_1bit_18.inverter_2.pmos.2 550 200
p data[18] vdd Reg_32bit_29.Reg_1bit_18.net_3 24 200
| device Reg_32bit_29.Reg_1bit_18.inverter_2.pmos.3 550 200
p data[18] vdd Reg_32bit_29.Reg_1bit_18.net_3 24 200
| device Reg_32bit_29.Reg_1bit_18.inverter_2.pmos.4 550 200
p data[18] vdd Reg_32bit_29.Reg_1bit_18.net_3 24 200
| end Reg_32bit_29.Reg_1bit_18.inverter_2
| device Reg_32bit_29.Reg_1bit_18.nmos_1 730 230
n inR1[30] Reg_32bit_29.Reg_1bit_18.net_2 out1[18] 24 100
| device Reg_32bit_29.Reg_1bit_18.nmos_2 730 360
n inR2[30] Reg_32bit_29.Reg_1bit_18.net_2 out2[18] 24 100
| end Reg_32bit_29.Reg_1bit_18
| begin Reg_32bit_29.Reg_1bit_19 510 2590
| begin Reg_32bit_29.Reg_1bit_19.inverter 560 210
| device Reg_32bit_29.Reg_1bit_19.inverter.nmos 550 360
n Reg_32bit_29.Reg_1bit_19.net_2 gnd Reg_32bit_29.Reg_1bit_19.net_1 24 100
| device Reg_32bit_29.Reg_1bit_19.inverter.pmos 550 200
p Reg_32bit_29.Reg_1bit_19.net_2 vdd Reg_32bit_29.Reg_1bit_19.net_1 24 200
| end Reg_32bit_29.Reg_1bit_19.inverter
| device Reg_32bit_29.Reg_1bit_19.nmos.1 390 260
n w[30] Reg_32bit_29.Reg_1bit_19.net_3 Reg_32bit_29.Reg_1bit_19.net_1 24 100
| device Reg_32bit_29.Reg_1bit_19.nmos.2 390 260
n w[30] Reg_32bit_29.Reg_1bit_19.net_3 Reg_32bit_29.Reg_1bit_19.net_1 24 100
| device Reg_32bit_29.Reg_1bit_19.nmos.3 390 260
n w[30] Reg_32bit_29.Reg_1bit_19.net_3 Reg_32bit_29.Reg_1bit_19.net_1 24 100
| device Reg_32bit_29.Reg_1bit_19.nmos.4 390 260
n w[30] Reg_32bit_29.Reg_1bit_19.net_3 Reg_32bit_29.Reg_1bit_19.net_1 24 100
| begin Reg_32bit_29.Reg_1bit_19.inverter_1 550 380
| device Reg_32bit_29.Reg_1bit_19.inverter_1.nmos.1 550 360
n Reg_32bit_29.Reg_1bit_19.net_1 gnd Reg_32bit_29.Reg_1bit_19.net_2 24 100
| device Reg_32bit_29.Reg_1bit_19.inverter_1.nmos.2 550 360
n Reg_32bit_29.Reg_1bit_19.net_1 gnd Reg_32bit_29.Reg_1bit_19.net_2 24 100
| device Reg_32bit_29.Reg_1bit_19.inverter_1.nmos.3 550 360
n Reg_32bit_29.Reg_1bit_19.net_1 gnd Reg_32bit_29.Reg_1bit_19.net_2 24 100
| device Reg_32bit_29.Reg_1bit_19.inverter_1.nmos.4 550 360
n Reg_32bit_29.Reg_1bit_19.net_1 gnd Reg_32bit_29.Reg_1bit_19.net_2 24 100
| device Reg_32bit_29.Reg_1bit_19.inverter_1.pmos.1 550 200
p Reg_32bit_29.Reg_1bit_19.net_1 vdd Reg_32bit_29.Reg_1bit_19.net_2 24 200
| device Reg_32bit_29.Reg_1bit_19.inverter_1.pmos.2 550 200
p Reg_32bit_29.Reg_1bit_19.net_1 vdd Reg_32bit_29.Reg_1bit_19.net_2 24 200
| device Reg_32bit_29.Reg_1bit_19.inverter_1.pmos.3 550 200
p Reg_32bit_29.Reg_1bit_19.net_1 vdd Reg_32bit_29.Reg_1bit_19.net_2 24 200
| device Reg_32bit_29.Reg_1bit_19.inverter_1.pmos.4 550 200
p Reg_32bit_29.Reg_1bit_19.net_1 vdd Reg_32bit_29.Reg_1bit_19.net_2 24 200
| end Reg_32bit_29.Reg_1bit_19.inverter_1
| begin Reg_32bit_29.Reg_1bit_19.inverter_2 290 260
| device Reg_32bit_29.Reg_1bit_19.inverter_2.nmos.1 550 360
n data[19] gnd Reg_32bit_29.Reg_1bit_19.net_3 24 100
| device Reg_32bit_29.Reg_1bit_19.inverter_2.nmos.2 550 360
n data[19] gnd Reg_32bit_29.Reg_1bit_19.net_3 24 100
| device Reg_32bit_29.Reg_1bit_19.inverter_2.nmos.3 550 360
n data[19] gnd Reg_32bit_29.Reg_1bit_19.net_3 24 100
| device Reg_32bit_29.Reg_1bit_19.inverter_2.nmos.4 550 360
n data[19] gnd Reg_32bit_29.Reg_1bit_19.net_3 24 100
| device Reg_32bit_29.Reg_1bit_19.inverter_2.pmos.1 550 200
p data[19] vdd Reg_32bit_29.Reg_1bit_19.net_3 24 200
| device Reg_32bit_29.Reg_1bit_19.inverter_2.pmos.2 550 200
p data[19] vdd Reg_32bit_29.Reg_1bit_19.net_3 24 200
| device Reg_32bit_29.Reg_1bit_19.inverter_2.pmos.3 550 200
p data[19] vdd Reg_32bit_29.Reg_1bit_19.net_3 24 200
| device Reg_32bit_29.Reg_1bit_19.inverter_2.pmos.4 550 200
p data[19] vdd Reg_32bit_29.Reg_1bit_19.net_3 24 200
| end Reg_32bit_29.Reg_1bit_19.inverter_2
| device Reg_32bit_29.Reg_1bit_19.nmos_1 730 230
n inR1[30] Reg_32bit_29.Reg_1bit_19.net_2 out1[19] 24 100
| device Reg_32bit_29.Reg_1bit_19.nmos_2 730 360
n inR2[30] Reg_32bit_29.Reg_1bit_19.net_2 out2[19] 24 100
| end Reg_32bit_29.Reg_1bit_19
| begin Reg_32bit_29.Reg_1bit_20 510 2720
| begin Reg_32bit_29.Reg_1bit_20.inverter 560 210
| device Reg_32bit_29.Reg_1bit_20.inverter.nmos 550 360
n Reg_32bit_29.Reg_1bit_20.net_2 gnd Reg_32bit_29.Reg_1bit_20.net_1 24 100
| device Reg_32bit_29.Reg_1bit_20.inverter.pmos 550 200
p Reg_32bit_29.Reg_1bit_20.net_2 vdd Reg_32bit_29.Reg_1bit_20.net_1 24 200
| end Reg_32bit_29.Reg_1bit_20.inverter
| device Reg_32bit_29.Reg_1bit_20.nmos.1 390 260
n w[30] Reg_32bit_29.Reg_1bit_20.net_3 Reg_32bit_29.Reg_1bit_20.net_1 24 100
| device Reg_32bit_29.Reg_1bit_20.nmos.2 390 260
n w[30] Reg_32bit_29.Reg_1bit_20.net_3 Reg_32bit_29.Reg_1bit_20.net_1 24 100
| device Reg_32bit_29.Reg_1bit_20.nmos.3 390 260
n w[30] Reg_32bit_29.Reg_1bit_20.net_3 Reg_32bit_29.Reg_1bit_20.net_1 24 100
| device Reg_32bit_29.Reg_1bit_20.nmos.4 390 260
n w[30] Reg_32bit_29.Reg_1bit_20.net_3 Reg_32bit_29.Reg_1bit_20.net_1 24 100
| begin Reg_32bit_29.Reg_1bit_20.inverter_1 550 380
| device Reg_32bit_29.Reg_1bit_20.inverter_1.nmos.1 550 360
n Reg_32bit_29.Reg_1bit_20.net_1 gnd Reg_32bit_29.Reg_1bit_20.net_2 24 100
| device Reg_32bit_29.Reg_1bit_20.inverter_1.nmos.2 550 360
n Reg_32bit_29.Reg_1bit_20.net_1 gnd Reg_32bit_29.Reg_1bit_20.net_2 24 100
| device Reg_32bit_29.Reg_1bit_20.inverter_1.nmos.3 550 360
n Reg_32bit_29.Reg_1bit_20.net_1 gnd Reg_32bit_29.Reg_1bit_20.net_2 24 100
| device Reg_32bit_29.Reg_1bit_20.inverter_1.nmos.4 550 360
n Reg_32bit_29.Reg_1bit_20.net_1 gnd Reg_32bit_29.Reg_1bit_20.net_2 24 100
| device Reg_32bit_29.Reg_1bit_20.inverter_1.pmos.1 550 200
p Reg_32bit_29.Reg_1bit_20.net_1 vdd Reg_32bit_29.Reg_1bit_20.net_2 24 200
| device Reg_32bit_29.Reg_1bit_20.inverter_1.pmos.2 550 200
p Reg_32bit_29.Reg_1bit_20.net_1 vdd Reg_32bit_29.Reg_1bit_20.net_2 24 200
| device Reg_32bit_29.Reg_1bit_20.inverter_1.pmos.3 550 200
p Reg_32bit_29.Reg_1bit_20.net_1 vdd Reg_32bit_29.Reg_1bit_20.net_2 24 200
| device Reg_32bit_29.Reg_1bit_20.inverter_1.pmos.4 550 200
p Reg_32bit_29.Reg_1bit_20.net_1 vdd Reg_32bit_29.Reg_1bit_20.net_2 24 200
| end Reg_32bit_29.Reg_1bit_20.inverter_1
| begin Reg_32bit_29.Reg_1bit_20.inverter_2 290 260
| device Reg_32bit_29.Reg_1bit_20.inverter_2.nmos.1 550 360
n data[20] gnd Reg_32bit_29.Reg_1bit_20.net_3 24 100
| device Reg_32bit_29.Reg_1bit_20.inverter_2.nmos.2 550 360
n data[20] gnd Reg_32bit_29.Reg_1bit_20.net_3 24 100
| device Reg_32bit_29.Reg_1bit_20.inverter_2.nmos.3 550 360
n data[20] gnd Reg_32bit_29.Reg_1bit_20.net_3 24 100
| device Reg_32bit_29.Reg_1bit_20.inverter_2.nmos.4 550 360
n data[20] gnd Reg_32bit_29.Reg_1bit_20.net_3 24 100
| device Reg_32bit_29.Reg_1bit_20.inverter_2.pmos.1 550 200
p data[20] vdd Reg_32bit_29.Reg_1bit_20.net_3 24 200
| device Reg_32bit_29.Reg_1bit_20.inverter_2.pmos.2 550 200
p data[20] vdd Reg_32bit_29.Reg_1bit_20.net_3 24 200
| device Reg_32bit_29.Reg_1bit_20.inverter_2.pmos.3 550 200
p data[20] vdd Reg_32bit_29.Reg_1bit_20.net_3 24 200
| device Reg_32bit_29.Reg_1bit_20.inverter_2.pmos.4 550 200
p data[20] vdd Reg_32bit_29.Reg_1bit_20.net_3 24 200
| end Reg_32bit_29.Reg_1bit_20.inverter_2
| device Reg_32bit_29.Reg_1bit_20.nmos_1 730 230
n inR1[30] Reg_32bit_29.Reg_1bit_20.net_2 out1[20] 24 100
| device Reg_32bit_29.Reg_1bit_20.nmos_2 730 360
n inR2[30] Reg_32bit_29.Reg_1bit_20.net_2 out2[20] 24 100
| end Reg_32bit_29.Reg_1bit_20
| begin Reg_32bit_29.Reg_1bit_21 510 2850
| begin Reg_32bit_29.Reg_1bit_21.inverter 560 210
| device Reg_32bit_29.Reg_1bit_21.inverter.nmos 550 360
n Reg_32bit_29.Reg_1bit_21.net_2 gnd Reg_32bit_29.Reg_1bit_21.net_1 24 100
| device Reg_32bit_29.Reg_1bit_21.inverter.pmos 550 200
p Reg_32bit_29.Reg_1bit_21.net_2 vdd Reg_32bit_29.Reg_1bit_21.net_1 24 200
| end Reg_32bit_29.Reg_1bit_21.inverter
| device Reg_32bit_29.Reg_1bit_21.nmos.1 390 260
n w[30] Reg_32bit_29.Reg_1bit_21.net_3 Reg_32bit_29.Reg_1bit_21.net_1 24 100
| device Reg_32bit_29.Reg_1bit_21.nmos.2 390 260
n w[30] Reg_32bit_29.Reg_1bit_21.net_3 Reg_32bit_29.Reg_1bit_21.net_1 24 100
| device Reg_32bit_29.Reg_1bit_21.nmos.3 390 260
n w[30] Reg_32bit_29.Reg_1bit_21.net_3 Reg_32bit_29.Reg_1bit_21.net_1 24 100
| device Reg_32bit_29.Reg_1bit_21.nmos.4 390 260
n w[30] Reg_32bit_29.Reg_1bit_21.net_3 Reg_32bit_29.Reg_1bit_21.net_1 24 100
| begin Reg_32bit_29.Reg_1bit_21.inverter_1 550 380
| device Reg_32bit_29.Reg_1bit_21.inverter_1.nmos.1 550 360
n Reg_32bit_29.Reg_1bit_21.net_1 gnd Reg_32bit_29.Reg_1bit_21.net_2 24 100
| device Reg_32bit_29.Reg_1bit_21.inverter_1.nmos.2 550 360
n Reg_32bit_29.Reg_1bit_21.net_1 gnd Reg_32bit_29.Reg_1bit_21.net_2 24 100
| device Reg_32bit_29.Reg_1bit_21.inverter_1.nmos.3 550 360
n Reg_32bit_29.Reg_1bit_21.net_1 gnd Reg_32bit_29.Reg_1bit_21.net_2 24 100
| device Reg_32bit_29.Reg_1bit_21.inverter_1.nmos.4 550 360
n Reg_32bit_29.Reg_1bit_21.net_1 gnd Reg_32bit_29.Reg_1bit_21.net_2 24 100
| device Reg_32bit_29.Reg_1bit_21.inverter_1.pmos.1 550 200
p Reg_32bit_29.Reg_1bit_21.net_1 vdd Reg_32bit_29.Reg_1bit_21.net_2 24 200
| device Reg_32bit_29.Reg_1bit_21.inverter_1.pmos.2 550 200
p Reg_32bit_29.Reg_1bit_21.net_1 vdd Reg_32bit_29.Reg_1bit_21.net_2 24 200
| device Reg_32bit_29.Reg_1bit_21.inverter_1.pmos.3 550 200
p Reg_32bit_29.Reg_1bit_21.net_1 vdd Reg_32bit_29.Reg_1bit_21.net_2 24 200
| device Reg_32bit_29.Reg_1bit_21.inverter_1.pmos.4 550 200
p Reg_32bit_29.Reg_1bit_21.net_1 vdd Reg_32bit_29.Reg_1bit_21.net_2 24 200
| end Reg_32bit_29.Reg_1bit_21.inverter_1
| begin Reg_32bit_29.Reg_1bit_21.inverter_2 290 260
| device Reg_32bit_29.Reg_1bit_21.inverter_2.nmos.1 550 360
n data[21] gnd Reg_32bit_29.Reg_1bit_21.net_3 24 100
| device Reg_32bit_29.Reg_1bit_21.inverter_2.nmos.2 550 360
n data[21] gnd Reg_32bit_29.Reg_1bit_21.net_3 24 100
| device Reg_32bit_29.Reg_1bit_21.inverter_2.nmos.3 550 360
n data[21] gnd Reg_32bit_29.Reg_1bit_21.net_3 24 100
| device Reg_32bit_29.Reg_1bit_21.inverter_2.nmos.4 550 360
n data[21] gnd Reg_32bit_29.Reg_1bit_21.net_3 24 100
| device Reg_32bit_29.Reg_1bit_21.inverter_2.pmos.1 550 200
p data[21] vdd Reg_32bit_29.Reg_1bit_21.net_3 24 200
| device Reg_32bit_29.Reg_1bit_21.inverter_2.pmos.2 550 200
p data[21] vdd Reg_32bit_29.Reg_1bit_21.net_3 24 200
| device Reg_32bit_29.Reg_1bit_21.inverter_2.pmos.3 550 200
p data[21] vdd Reg_32bit_29.Reg_1bit_21.net_3 24 200
| device Reg_32bit_29.Reg_1bit_21.inverter_2.pmos.4 550 200
p data[21] vdd Reg_32bit_29.Reg_1bit_21.net_3 24 200
| end Reg_32bit_29.Reg_1bit_21.inverter_2
| device Reg_32bit_29.Reg_1bit_21.nmos_1 730 230
n inR1[30] Reg_32bit_29.Reg_1bit_21.net_2 out1[21] 24 100
| device Reg_32bit_29.Reg_1bit_21.nmos_2 730 360
n inR2[30] Reg_32bit_29.Reg_1bit_21.net_2 out2[21] 24 100
| end Reg_32bit_29.Reg_1bit_21
| begin Reg_32bit_29.Reg_1bit_22 510 2980
| begin Reg_32bit_29.Reg_1bit_22.inverter 560 210
| device Reg_32bit_29.Reg_1bit_22.inverter.nmos 550 360
n Reg_32bit_29.Reg_1bit_22.net_2 gnd Reg_32bit_29.Reg_1bit_22.net_1 24 100
| device Reg_32bit_29.Reg_1bit_22.inverter.pmos 550 200
p Reg_32bit_29.Reg_1bit_22.net_2 vdd Reg_32bit_29.Reg_1bit_22.net_1 24 200
| end Reg_32bit_29.Reg_1bit_22.inverter
| device Reg_32bit_29.Reg_1bit_22.nmos.1 390 260
n w[30] Reg_32bit_29.Reg_1bit_22.net_3 Reg_32bit_29.Reg_1bit_22.net_1 24 100
| device Reg_32bit_29.Reg_1bit_22.nmos.2 390 260
n w[30] Reg_32bit_29.Reg_1bit_22.net_3 Reg_32bit_29.Reg_1bit_22.net_1 24 100
| device Reg_32bit_29.Reg_1bit_22.nmos.3 390 260
n w[30] Reg_32bit_29.Reg_1bit_22.net_3 Reg_32bit_29.Reg_1bit_22.net_1 24 100
| device Reg_32bit_29.Reg_1bit_22.nmos.4 390 260
n w[30] Reg_32bit_29.Reg_1bit_22.net_3 Reg_32bit_29.Reg_1bit_22.net_1 24 100
| begin Reg_32bit_29.Reg_1bit_22.inverter_1 550 380
| device Reg_32bit_29.Reg_1bit_22.inverter_1.nmos.1 550 360
n Reg_32bit_29.Reg_1bit_22.net_1 gnd Reg_32bit_29.Reg_1bit_22.net_2 24 100
| device Reg_32bit_29.Reg_1bit_22.inverter_1.nmos.2 550 360
n Reg_32bit_29.Reg_1bit_22.net_1 gnd Reg_32bit_29.Reg_1bit_22.net_2 24 100
| device Reg_32bit_29.Reg_1bit_22.inverter_1.nmos.3 550 360
n Reg_32bit_29.Reg_1bit_22.net_1 gnd Reg_32bit_29.Reg_1bit_22.net_2 24 100
| device Reg_32bit_29.Reg_1bit_22.inverter_1.nmos.4 550 360
n Reg_32bit_29.Reg_1bit_22.net_1 gnd Reg_32bit_29.Reg_1bit_22.net_2 24 100
| device Reg_32bit_29.Reg_1bit_22.inverter_1.pmos.1 550 200
p Reg_32bit_29.Reg_1bit_22.net_1 vdd Reg_32bit_29.Reg_1bit_22.net_2 24 200
| device Reg_32bit_29.Reg_1bit_22.inverter_1.pmos.2 550 200
p Reg_32bit_29.Reg_1bit_22.net_1 vdd Reg_32bit_29.Reg_1bit_22.net_2 24 200
| device Reg_32bit_29.Reg_1bit_22.inverter_1.pmos.3 550 200
p Reg_32bit_29.Reg_1bit_22.net_1 vdd Reg_32bit_29.Reg_1bit_22.net_2 24 200
| device Reg_32bit_29.Reg_1bit_22.inverter_1.pmos.4 550 200
p Reg_32bit_29.Reg_1bit_22.net_1 vdd Reg_32bit_29.Reg_1bit_22.net_2 24 200
| end Reg_32bit_29.Reg_1bit_22.inverter_1
| begin Reg_32bit_29.Reg_1bit_22.inverter_2 290 260
| device Reg_32bit_29.Reg_1bit_22.inverter_2.nmos.1 550 360
n data[22] gnd Reg_32bit_29.Reg_1bit_22.net_3 24 100
| device Reg_32bit_29.Reg_1bit_22.inverter_2.nmos.2 550 360
n data[22] gnd Reg_32bit_29.Reg_1bit_22.net_3 24 100
| device Reg_32bit_29.Reg_1bit_22.inverter_2.nmos.3 550 360
n data[22] gnd Reg_32bit_29.Reg_1bit_22.net_3 24 100
| device Reg_32bit_29.Reg_1bit_22.inverter_2.nmos.4 550 360
n data[22] gnd Reg_32bit_29.Reg_1bit_22.net_3 24 100
| device Reg_32bit_29.Reg_1bit_22.inverter_2.pmos.1 550 200
p data[22] vdd Reg_32bit_29.Reg_1bit_22.net_3 24 200
| device Reg_32bit_29.Reg_1bit_22.inverter_2.pmos.2 550 200
p data[22] vdd Reg_32bit_29.Reg_1bit_22.net_3 24 200
| device Reg_32bit_29.Reg_1bit_22.inverter_2.pmos.3 550 200
p data[22] vdd Reg_32bit_29.Reg_1bit_22.net_3 24 200
| device Reg_32bit_29.Reg_1bit_22.inverter_2.pmos.4 550 200
p data[22] vdd Reg_32bit_29.Reg_1bit_22.net_3 24 200
| end Reg_32bit_29.Reg_1bit_22.inverter_2
| device Reg_32bit_29.Reg_1bit_22.nmos_1 730 230
n inR1[30] Reg_32bit_29.Reg_1bit_22.net_2 out1[22] 24 100
| device Reg_32bit_29.Reg_1bit_22.nmos_2 730 360
n inR2[30] Reg_32bit_29.Reg_1bit_22.net_2 out2[22] 24 100
| end Reg_32bit_29.Reg_1bit_22
| begin Reg_32bit_29.Reg_1bit_23 510 3110
| begin Reg_32bit_29.Reg_1bit_23.inverter 560 210
| device Reg_32bit_29.Reg_1bit_23.inverter.nmos 550 360
n Reg_32bit_29.Reg_1bit_23.net_2 gnd Reg_32bit_29.Reg_1bit_23.net_1 24 100
| device Reg_32bit_29.Reg_1bit_23.inverter.pmos 550 200
p Reg_32bit_29.Reg_1bit_23.net_2 vdd Reg_32bit_29.Reg_1bit_23.net_1 24 200
| end Reg_32bit_29.Reg_1bit_23.inverter
| device Reg_32bit_29.Reg_1bit_23.nmos.1 390 260
n w[30] Reg_32bit_29.Reg_1bit_23.net_3 Reg_32bit_29.Reg_1bit_23.net_1 24 100
| device Reg_32bit_29.Reg_1bit_23.nmos.2 390 260
n w[30] Reg_32bit_29.Reg_1bit_23.net_3 Reg_32bit_29.Reg_1bit_23.net_1 24 100
| device Reg_32bit_29.Reg_1bit_23.nmos.3 390 260
n w[30] Reg_32bit_29.Reg_1bit_23.net_3 Reg_32bit_29.Reg_1bit_23.net_1 24 100
| device Reg_32bit_29.Reg_1bit_23.nmos.4 390 260
n w[30] Reg_32bit_29.Reg_1bit_23.net_3 Reg_32bit_29.Reg_1bit_23.net_1 24 100
| begin Reg_32bit_29.Reg_1bit_23.inverter_1 550 380
| device Reg_32bit_29.Reg_1bit_23.inverter_1.nmos.1 550 360
n Reg_32bit_29.Reg_1bit_23.net_1 gnd Reg_32bit_29.Reg_1bit_23.net_2 24 100
| device Reg_32bit_29.Reg_1bit_23.inverter_1.nmos.2 550 360
n Reg_32bit_29.Reg_1bit_23.net_1 gnd Reg_32bit_29.Reg_1bit_23.net_2 24 100
| device Reg_32bit_29.Reg_1bit_23.inverter_1.nmos.3 550 360
n Reg_32bit_29.Reg_1bit_23.net_1 gnd Reg_32bit_29.Reg_1bit_23.net_2 24 100
| device Reg_32bit_29.Reg_1bit_23.inverter_1.nmos.4 550 360
n Reg_32bit_29.Reg_1bit_23.net_1 gnd Reg_32bit_29.Reg_1bit_23.net_2 24 100
| device Reg_32bit_29.Reg_1bit_23.inverter_1.pmos.1 550 200
p Reg_32bit_29.Reg_1bit_23.net_1 vdd Reg_32bit_29.Reg_1bit_23.net_2 24 200
| device Reg_32bit_29.Reg_1bit_23.inverter_1.pmos.2 550 200
p Reg_32bit_29.Reg_1bit_23.net_1 vdd Reg_32bit_29.Reg_1bit_23.net_2 24 200
| device Reg_32bit_29.Reg_1bit_23.inverter_1.pmos.3 550 200
p Reg_32bit_29.Reg_1bit_23.net_1 vdd Reg_32bit_29.Reg_1bit_23.net_2 24 200
| device Reg_32bit_29.Reg_1bit_23.inverter_1.pmos.4 550 200
p Reg_32bit_29.Reg_1bit_23.net_1 vdd Reg_32bit_29.Reg_1bit_23.net_2 24 200
| end Reg_32bit_29.Reg_1bit_23.inverter_1
| begin Reg_32bit_29.Reg_1bit_23.inverter_2 290 260
| device Reg_32bit_29.Reg_1bit_23.inverter_2.nmos.1 550 360
n data[23] gnd Reg_32bit_29.Reg_1bit_23.net_3 24 100
| device Reg_32bit_29.Reg_1bit_23.inverter_2.nmos.2 550 360
n data[23] gnd Reg_32bit_29.Reg_1bit_23.net_3 24 100
| device Reg_32bit_29.Reg_1bit_23.inverter_2.nmos.3 550 360
n data[23] gnd Reg_32bit_29.Reg_1bit_23.net_3 24 100
| device Reg_32bit_29.Reg_1bit_23.inverter_2.nmos.4 550 360
n data[23] gnd Reg_32bit_29.Reg_1bit_23.net_3 24 100
| device Reg_32bit_29.Reg_1bit_23.inverter_2.pmos.1 550 200
p data[23] vdd Reg_32bit_29.Reg_1bit_23.net_3 24 200
| device Reg_32bit_29.Reg_1bit_23.inverter_2.pmos.2 550 200
p data[23] vdd Reg_32bit_29.Reg_1bit_23.net_3 24 200
| device Reg_32bit_29.Reg_1bit_23.inverter_2.pmos.3 550 200
p data[23] vdd Reg_32bit_29.Reg_1bit_23.net_3 24 200
| device Reg_32bit_29.Reg_1bit_23.inverter_2.pmos.4 550 200
p data[23] vdd Reg_32bit_29.Reg_1bit_23.net_3 24 200
| end Reg_32bit_29.Reg_1bit_23.inverter_2
| device Reg_32bit_29.Reg_1bit_23.nmos_1 730 230
n inR1[30] Reg_32bit_29.Reg_1bit_23.net_2 out1[23] 24 100
| device Reg_32bit_29.Reg_1bit_23.nmos_2 730 360
n inR2[30] Reg_32bit_29.Reg_1bit_23.net_2 out2[23] 24 100
| end Reg_32bit_29.Reg_1bit_23
| begin Reg_32bit_29.Reg_1bit_24 510 3250
| begin Reg_32bit_29.Reg_1bit_24.inverter 560 210
| device Reg_32bit_29.Reg_1bit_24.inverter.nmos 550 360
n Reg_32bit_29.Reg_1bit_24.net_2 gnd Reg_32bit_29.Reg_1bit_24.net_1 24 100
| device Reg_32bit_29.Reg_1bit_24.inverter.pmos 550 200
p Reg_32bit_29.Reg_1bit_24.net_2 vdd Reg_32bit_29.Reg_1bit_24.net_1 24 200
| end Reg_32bit_29.Reg_1bit_24.inverter
| device Reg_32bit_29.Reg_1bit_24.nmos.1 390 260
n w[30] Reg_32bit_29.Reg_1bit_24.net_3 Reg_32bit_29.Reg_1bit_24.net_1 24 100
| device Reg_32bit_29.Reg_1bit_24.nmos.2 390 260
n w[30] Reg_32bit_29.Reg_1bit_24.net_3 Reg_32bit_29.Reg_1bit_24.net_1 24 100
| device Reg_32bit_29.Reg_1bit_24.nmos.3 390 260
n w[30] Reg_32bit_29.Reg_1bit_24.net_3 Reg_32bit_29.Reg_1bit_24.net_1 24 100
| device Reg_32bit_29.Reg_1bit_24.nmos.4 390 260
n w[30] Reg_32bit_29.Reg_1bit_24.net_3 Reg_32bit_29.Reg_1bit_24.net_1 24 100
| begin Reg_32bit_29.Reg_1bit_24.inverter_1 550 380
| device Reg_32bit_29.Reg_1bit_24.inverter_1.nmos.1 550 360
n Reg_32bit_29.Reg_1bit_24.net_1 gnd Reg_32bit_29.Reg_1bit_24.net_2 24 100
| device Reg_32bit_29.Reg_1bit_24.inverter_1.nmos.2 550 360
n Reg_32bit_29.Reg_1bit_24.net_1 gnd Reg_32bit_29.Reg_1bit_24.net_2 24 100
| device Reg_32bit_29.Reg_1bit_24.inverter_1.nmos.3 550 360
n Reg_32bit_29.Reg_1bit_24.net_1 gnd Reg_32bit_29.Reg_1bit_24.net_2 24 100
| device Reg_32bit_29.Reg_1bit_24.inverter_1.nmos.4 550 360
n Reg_32bit_29.Reg_1bit_24.net_1 gnd Reg_32bit_29.Reg_1bit_24.net_2 24 100
| device Reg_32bit_29.Reg_1bit_24.inverter_1.pmos.1 550 200
p Reg_32bit_29.Reg_1bit_24.net_1 vdd Reg_32bit_29.Reg_1bit_24.net_2 24 200
| device Reg_32bit_29.Reg_1bit_24.inverter_1.pmos.2 550 200
p Reg_32bit_29.Reg_1bit_24.net_1 vdd Reg_32bit_29.Reg_1bit_24.net_2 24 200
| device Reg_32bit_29.Reg_1bit_24.inverter_1.pmos.3 550 200
p Reg_32bit_29.Reg_1bit_24.net_1 vdd Reg_32bit_29.Reg_1bit_24.net_2 24 200
| device Reg_32bit_29.Reg_1bit_24.inverter_1.pmos.4 550 200
p Reg_32bit_29.Reg_1bit_24.net_1 vdd Reg_32bit_29.Reg_1bit_24.net_2 24 200
| end Reg_32bit_29.Reg_1bit_24.inverter_1
| begin Reg_32bit_29.Reg_1bit_24.inverter_2 290 260
| device Reg_32bit_29.Reg_1bit_24.inverter_2.nmos.1 550 360
n data[24] gnd Reg_32bit_29.Reg_1bit_24.net_3 24 100
| device Reg_32bit_29.Reg_1bit_24.inverter_2.nmos.2 550 360
n data[24] gnd Reg_32bit_29.Reg_1bit_24.net_3 24 100
| device Reg_32bit_29.Reg_1bit_24.inverter_2.nmos.3 550 360
n data[24] gnd Reg_32bit_29.Reg_1bit_24.net_3 24 100
| device Reg_32bit_29.Reg_1bit_24.inverter_2.nmos.4 550 360
n data[24] gnd Reg_32bit_29.Reg_1bit_24.net_3 24 100
| device Reg_32bit_29.Reg_1bit_24.inverter_2.pmos.1 550 200
p data[24] vdd Reg_32bit_29.Reg_1bit_24.net_3 24 200
| device Reg_32bit_29.Reg_1bit_24.inverter_2.pmos.2 550 200
p data[24] vdd Reg_32bit_29.Reg_1bit_24.net_3 24 200
| device Reg_32bit_29.Reg_1bit_24.inverter_2.pmos.3 550 200
p data[24] vdd Reg_32bit_29.Reg_1bit_24.net_3 24 200
| device Reg_32bit_29.Reg_1bit_24.inverter_2.pmos.4 550 200
p data[24] vdd Reg_32bit_29.Reg_1bit_24.net_3 24 200
| end Reg_32bit_29.Reg_1bit_24.inverter_2
| device Reg_32bit_29.Reg_1bit_24.nmos_1 730 230
n inR1[30] Reg_32bit_29.Reg_1bit_24.net_2 out1[24] 24 100
| device Reg_32bit_29.Reg_1bit_24.nmos_2 730 360
n inR2[30] Reg_32bit_29.Reg_1bit_24.net_2 out2[24] 24 100
| end Reg_32bit_29.Reg_1bit_24
| begin Reg_32bit_29.Reg_1bit_25 510 3380
| begin Reg_32bit_29.Reg_1bit_25.inverter 560 210
| device Reg_32bit_29.Reg_1bit_25.inverter.nmos 550 360
n Reg_32bit_29.Reg_1bit_25.net_2 gnd Reg_32bit_29.Reg_1bit_25.net_1 24 100
| device Reg_32bit_29.Reg_1bit_25.inverter.pmos 550 200
p Reg_32bit_29.Reg_1bit_25.net_2 vdd Reg_32bit_29.Reg_1bit_25.net_1 24 200
| end Reg_32bit_29.Reg_1bit_25.inverter
| device Reg_32bit_29.Reg_1bit_25.nmos.1 390 260
n w[30] Reg_32bit_29.Reg_1bit_25.net_3 Reg_32bit_29.Reg_1bit_25.net_1 24 100
| device Reg_32bit_29.Reg_1bit_25.nmos.2 390 260
n w[30] Reg_32bit_29.Reg_1bit_25.net_3 Reg_32bit_29.Reg_1bit_25.net_1 24 100
| device Reg_32bit_29.Reg_1bit_25.nmos.3 390 260
n w[30] Reg_32bit_29.Reg_1bit_25.net_3 Reg_32bit_29.Reg_1bit_25.net_1 24 100
| device Reg_32bit_29.Reg_1bit_25.nmos.4 390 260
n w[30] Reg_32bit_29.Reg_1bit_25.net_3 Reg_32bit_29.Reg_1bit_25.net_1 24 100
| begin Reg_32bit_29.Reg_1bit_25.inverter_1 550 380
| device Reg_32bit_29.Reg_1bit_25.inverter_1.nmos.1 550 360
n Reg_32bit_29.Reg_1bit_25.net_1 gnd Reg_32bit_29.Reg_1bit_25.net_2 24 100
| device Reg_32bit_29.Reg_1bit_25.inverter_1.nmos.2 550 360
n Reg_32bit_29.Reg_1bit_25.net_1 gnd Reg_32bit_29.Reg_1bit_25.net_2 24 100
| device Reg_32bit_29.Reg_1bit_25.inverter_1.nmos.3 550 360
n Reg_32bit_29.Reg_1bit_25.net_1 gnd Reg_32bit_29.Reg_1bit_25.net_2 24 100
| device Reg_32bit_29.Reg_1bit_25.inverter_1.nmos.4 550 360
n Reg_32bit_29.Reg_1bit_25.net_1 gnd Reg_32bit_29.Reg_1bit_25.net_2 24 100
| device Reg_32bit_29.Reg_1bit_25.inverter_1.pmos.1 550 200
p Reg_32bit_29.Reg_1bit_25.net_1 vdd Reg_32bit_29.Reg_1bit_25.net_2 24 200
| device Reg_32bit_29.Reg_1bit_25.inverter_1.pmos.2 550 200
p Reg_32bit_29.Reg_1bit_25.net_1 vdd Reg_32bit_29.Reg_1bit_25.net_2 24 200
| device Reg_32bit_29.Reg_1bit_25.inverter_1.pmos.3 550 200
p Reg_32bit_29.Reg_1bit_25.net_1 vdd Reg_32bit_29.Reg_1bit_25.net_2 24 200
| device Reg_32bit_29.Reg_1bit_25.inverter_1.pmos.4 550 200
p Reg_32bit_29.Reg_1bit_25.net_1 vdd Reg_32bit_29.Reg_1bit_25.net_2 24 200
| end Reg_32bit_29.Reg_1bit_25.inverter_1
| begin Reg_32bit_29.Reg_1bit_25.inverter_2 290 260
| device Reg_32bit_29.Reg_1bit_25.inverter_2.nmos.1 550 360
n data[25] gnd Reg_32bit_29.Reg_1bit_25.net_3 24 100
| device Reg_32bit_29.Reg_1bit_25.inverter_2.nmos.2 550 360
n data[25] gnd Reg_32bit_29.Reg_1bit_25.net_3 24 100
| device Reg_32bit_29.Reg_1bit_25.inverter_2.nmos.3 550 360
n data[25] gnd Reg_32bit_29.Reg_1bit_25.net_3 24 100
| device Reg_32bit_29.Reg_1bit_25.inverter_2.nmos.4 550 360
n data[25] gnd Reg_32bit_29.Reg_1bit_25.net_3 24 100
| device Reg_32bit_29.Reg_1bit_25.inverter_2.pmos.1 550 200
p data[25] vdd Reg_32bit_29.Reg_1bit_25.net_3 24 200
| device Reg_32bit_29.Reg_1bit_25.inverter_2.pmos.2 550 200
p data[25] vdd Reg_32bit_29.Reg_1bit_25.net_3 24 200
| device Reg_32bit_29.Reg_1bit_25.inverter_2.pmos.3 550 200
p data[25] vdd Reg_32bit_29.Reg_1bit_25.net_3 24 200
| device Reg_32bit_29.Reg_1bit_25.inverter_2.pmos.4 550 200
p data[25] vdd Reg_32bit_29.Reg_1bit_25.net_3 24 200
| end Reg_32bit_29.Reg_1bit_25.inverter_2
| device Reg_32bit_29.Reg_1bit_25.nmos_1 730 230
n inR1[30] Reg_32bit_29.Reg_1bit_25.net_2 out1[25] 24 100
| device Reg_32bit_29.Reg_1bit_25.nmos_2 730 360
n inR2[30] Reg_32bit_29.Reg_1bit_25.net_2 out2[25] 24 100
| end Reg_32bit_29.Reg_1bit_25
| begin Reg_32bit_29.Reg_1bit_26 510 3510
| begin Reg_32bit_29.Reg_1bit_26.inverter 560 210
| device Reg_32bit_29.Reg_1bit_26.inverter.nmos 550 360
n Reg_32bit_29.Reg_1bit_26.net_2 gnd Reg_32bit_29.Reg_1bit_26.net_1 24 100
| device Reg_32bit_29.Reg_1bit_26.inverter.pmos 550 200
p Reg_32bit_29.Reg_1bit_26.net_2 vdd Reg_32bit_29.Reg_1bit_26.net_1 24 200
| end Reg_32bit_29.Reg_1bit_26.inverter
| device Reg_32bit_29.Reg_1bit_26.nmos.1 390 260
n w[30] Reg_32bit_29.Reg_1bit_26.net_3 Reg_32bit_29.Reg_1bit_26.net_1 24 100
| device Reg_32bit_29.Reg_1bit_26.nmos.2 390 260
n w[30] Reg_32bit_29.Reg_1bit_26.net_3 Reg_32bit_29.Reg_1bit_26.net_1 24 100
| device Reg_32bit_29.Reg_1bit_26.nmos.3 390 260
n w[30] Reg_32bit_29.Reg_1bit_26.net_3 Reg_32bit_29.Reg_1bit_26.net_1 24 100
| device Reg_32bit_29.Reg_1bit_26.nmos.4 390 260
n w[30] Reg_32bit_29.Reg_1bit_26.net_3 Reg_32bit_29.Reg_1bit_26.net_1 24 100
| begin Reg_32bit_29.Reg_1bit_26.inverter_1 550 380
| device Reg_32bit_29.Reg_1bit_26.inverter_1.nmos.1 550 360
n Reg_32bit_29.Reg_1bit_26.net_1 gnd Reg_32bit_29.Reg_1bit_26.net_2 24 100
| device Reg_32bit_29.Reg_1bit_26.inverter_1.nmos.2 550 360
n Reg_32bit_29.Reg_1bit_26.net_1 gnd Reg_32bit_29.Reg_1bit_26.net_2 24 100
| device Reg_32bit_29.Reg_1bit_26.inverter_1.nmos.3 550 360
n Reg_32bit_29.Reg_1bit_26.net_1 gnd Reg_32bit_29.Reg_1bit_26.net_2 24 100
| device Reg_32bit_29.Reg_1bit_26.inverter_1.nmos.4 550 360
n Reg_32bit_29.Reg_1bit_26.net_1 gnd Reg_32bit_29.Reg_1bit_26.net_2 24 100
| device Reg_32bit_29.Reg_1bit_26.inverter_1.pmos.1 550 200
p Reg_32bit_29.Reg_1bit_26.net_1 vdd Reg_32bit_29.Reg_1bit_26.net_2 24 200
| device Reg_32bit_29.Reg_1bit_26.inverter_1.pmos.2 550 200
p Reg_32bit_29.Reg_1bit_26.net_1 vdd Reg_32bit_29.Reg_1bit_26.net_2 24 200
| device Reg_32bit_29.Reg_1bit_26.inverter_1.pmos.3 550 200
p Reg_32bit_29.Reg_1bit_26.net_1 vdd Reg_32bit_29.Reg_1bit_26.net_2 24 200
| device Reg_32bit_29.Reg_1bit_26.inverter_1.pmos.4 550 200
p Reg_32bit_29.Reg_1bit_26.net_1 vdd Reg_32bit_29.Reg_1bit_26.net_2 24 200
| end Reg_32bit_29.Reg_1bit_26.inverter_1
| begin Reg_32bit_29.Reg_1bit_26.inverter_2 290 260
| device Reg_32bit_29.Reg_1bit_26.inverter_2.nmos.1 550 360
n data[26] gnd Reg_32bit_29.Reg_1bit_26.net_3 24 100
| device Reg_32bit_29.Reg_1bit_26.inverter_2.nmos.2 550 360
n data[26] gnd Reg_32bit_29.Reg_1bit_26.net_3 24 100
| device Reg_32bit_29.Reg_1bit_26.inverter_2.nmos.3 550 360
n data[26] gnd Reg_32bit_29.Reg_1bit_26.net_3 24 100
| device Reg_32bit_29.Reg_1bit_26.inverter_2.nmos.4 550 360
n data[26] gnd Reg_32bit_29.Reg_1bit_26.net_3 24 100
| device Reg_32bit_29.Reg_1bit_26.inverter_2.pmos.1 550 200
p data[26] vdd Reg_32bit_29.Reg_1bit_26.net_3 24 200
| device Reg_32bit_29.Reg_1bit_26.inverter_2.pmos.2 550 200
p data[26] vdd Reg_32bit_29.Reg_1bit_26.net_3 24 200
| device Reg_32bit_29.Reg_1bit_26.inverter_2.pmos.3 550 200
p data[26] vdd Reg_32bit_29.Reg_1bit_26.net_3 24 200
| device Reg_32bit_29.Reg_1bit_26.inverter_2.pmos.4 550 200
p data[26] vdd Reg_32bit_29.Reg_1bit_26.net_3 24 200
| end Reg_32bit_29.Reg_1bit_26.inverter_2
| device Reg_32bit_29.Reg_1bit_26.nmos_1 730 230
n inR1[30] Reg_32bit_29.Reg_1bit_26.net_2 out1[26] 24 100
| device Reg_32bit_29.Reg_1bit_26.nmos_2 730 360
n inR2[30] Reg_32bit_29.Reg_1bit_26.net_2 out2[26] 24 100
| end Reg_32bit_29.Reg_1bit_26
| begin Reg_32bit_29.Reg_1bit_27 510 3640
| begin Reg_32bit_29.Reg_1bit_27.inverter 560 210
| device Reg_32bit_29.Reg_1bit_27.inverter.nmos 550 360
n Reg_32bit_29.Reg_1bit_27.net_2 gnd Reg_32bit_29.Reg_1bit_27.net_1 24 100
| device Reg_32bit_29.Reg_1bit_27.inverter.pmos 550 200
p Reg_32bit_29.Reg_1bit_27.net_2 vdd Reg_32bit_29.Reg_1bit_27.net_1 24 200
| end Reg_32bit_29.Reg_1bit_27.inverter
| device Reg_32bit_29.Reg_1bit_27.nmos.1 390 260
n w[30] Reg_32bit_29.Reg_1bit_27.net_3 Reg_32bit_29.Reg_1bit_27.net_1 24 100
| device Reg_32bit_29.Reg_1bit_27.nmos.2 390 260
n w[30] Reg_32bit_29.Reg_1bit_27.net_3 Reg_32bit_29.Reg_1bit_27.net_1 24 100
| device Reg_32bit_29.Reg_1bit_27.nmos.3 390 260
n w[30] Reg_32bit_29.Reg_1bit_27.net_3 Reg_32bit_29.Reg_1bit_27.net_1 24 100
| device Reg_32bit_29.Reg_1bit_27.nmos.4 390 260
n w[30] Reg_32bit_29.Reg_1bit_27.net_3 Reg_32bit_29.Reg_1bit_27.net_1 24 100
| begin Reg_32bit_29.Reg_1bit_27.inverter_1 550 380
| device Reg_32bit_29.Reg_1bit_27.inverter_1.nmos.1 550 360
n Reg_32bit_29.Reg_1bit_27.net_1 gnd Reg_32bit_29.Reg_1bit_27.net_2 24 100
| device Reg_32bit_29.Reg_1bit_27.inverter_1.nmos.2 550 360
n Reg_32bit_29.Reg_1bit_27.net_1 gnd Reg_32bit_29.Reg_1bit_27.net_2 24 100
| device Reg_32bit_29.Reg_1bit_27.inverter_1.nmos.3 550 360
n Reg_32bit_29.Reg_1bit_27.net_1 gnd Reg_32bit_29.Reg_1bit_27.net_2 24 100
| device Reg_32bit_29.Reg_1bit_27.inverter_1.nmos.4 550 360
n Reg_32bit_29.Reg_1bit_27.net_1 gnd Reg_32bit_29.Reg_1bit_27.net_2 24 100
| device Reg_32bit_29.Reg_1bit_27.inverter_1.pmos.1 550 200
p Reg_32bit_29.Reg_1bit_27.net_1 vdd Reg_32bit_29.Reg_1bit_27.net_2 24 200
| device Reg_32bit_29.Reg_1bit_27.inverter_1.pmos.2 550 200
p Reg_32bit_29.Reg_1bit_27.net_1 vdd Reg_32bit_29.Reg_1bit_27.net_2 24 200
| device Reg_32bit_29.Reg_1bit_27.inverter_1.pmos.3 550 200
p Reg_32bit_29.Reg_1bit_27.net_1 vdd Reg_32bit_29.Reg_1bit_27.net_2 24 200
| device Reg_32bit_29.Reg_1bit_27.inverter_1.pmos.4 550 200
p Reg_32bit_29.Reg_1bit_27.net_1 vdd Reg_32bit_29.Reg_1bit_27.net_2 24 200
| end Reg_32bit_29.Reg_1bit_27.inverter_1
| begin Reg_32bit_29.Reg_1bit_27.inverter_2 290 260
| device Reg_32bit_29.Reg_1bit_27.inverter_2.nmos.1 550 360
n data[27] gnd Reg_32bit_29.Reg_1bit_27.net_3 24 100
| device Reg_32bit_29.Reg_1bit_27.inverter_2.nmos.2 550 360
n data[27] gnd Reg_32bit_29.Reg_1bit_27.net_3 24 100
| device Reg_32bit_29.Reg_1bit_27.inverter_2.nmos.3 550 360
n data[27] gnd Reg_32bit_29.Reg_1bit_27.net_3 24 100
| device Reg_32bit_29.Reg_1bit_27.inverter_2.nmos.4 550 360
n data[27] gnd Reg_32bit_29.Reg_1bit_27.net_3 24 100
| device Reg_32bit_29.Reg_1bit_27.inverter_2.pmos.1 550 200
p data[27] vdd Reg_32bit_29.Reg_1bit_27.net_3 24 200
| device Reg_32bit_29.Reg_1bit_27.inverter_2.pmos.2 550 200
p data[27] vdd Reg_32bit_29.Reg_1bit_27.net_3 24 200
| device Reg_32bit_29.Reg_1bit_27.inverter_2.pmos.3 550 200
p data[27] vdd Reg_32bit_29.Reg_1bit_27.net_3 24 200
| device Reg_32bit_29.Reg_1bit_27.inverter_2.pmos.4 550 200
p data[27] vdd Reg_32bit_29.Reg_1bit_27.net_3 24 200
| end Reg_32bit_29.Reg_1bit_27.inverter_2
| device Reg_32bit_29.Reg_1bit_27.nmos_1 730 230
n inR1[30] Reg_32bit_29.Reg_1bit_27.net_2 out1[27] 24 100
| device Reg_32bit_29.Reg_1bit_27.nmos_2 730 360
n inR2[30] Reg_32bit_29.Reg_1bit_27.net_2 out2[27] 24 100
| end Reg_32bit_29.Reg_1bit_27
| begin Reg_32bit_29.Reg_1bit_28 510 3770
| begin Reg_32bit_29.Reg_1bit_28.inverter 560 210
| device Reg_32bit_29.Reg_1bit_28.inverter.nmos 550 360
n Reg_32bit_29.Reg_1bit_28.net_2 gnd Reg_32bit_29.Reg_1bit_28.net_1 24 100
| device Reg_32bit_29.Reg_1bit_28.inverter.pmos 550 200
p Reg_32bit_29.Reg_1bit_28.net_2 vdd Reg_32bit_29.Reg_1bit_28.net_1 24 200
| end Reg_32bit_29.Reg_1bit_28.inverter
| device Reg_32bit_29.Reg_1bit_28.nmos.1 390 260
n w[30] Reg_32bit_29.Reg_1bit_28.net_3 Reg_32bit_29.Reg_1bit_28.net_1 24 100
| device Reg_32bit_29.Reg_1bit_28.nmos.2 390 260
n w[30] Reg_32bit_29.Reg_1bit_28.net_3 Reg_32bit_29.Reg_1bit_28.net_1 24 100
| device Reg_32bit_29.Reg_1bit_28.nmos.3 390 260
n w[30] Reg_32bit_29.Reg_1bit_28.net_3 Reg_32bit_29.Reg_1bit_28.net_1 24 100
| device Reg_32bit_29.Reg_1bit_28.nmos.4 390 260
n w[30] Reg_32bit_29.Reg_1bit_28.net_3 Reg_32bit_29.Reg_1bit_28.net_1 24 100
| begin Reg_32bit_29.Reg_1bit_28.inverter_1 550 380
| device Reg_32bit_29.Reg_1bit_28.inverter_1.nmos.1 550 360
n Reg_32bit_29.Reg_1bit_28.net_1 gnd Reg_32bit_29.Reg_1bit_28.net_2 24 100
| device Reg_32bit_29.Reg_1bit_28.inverter_1.nmos.2 550 360
n Reg_32bit_29.Reg_1bit_28.net_1 gnd Reg_32bit_29.Reg_1bit_28.net_2 24 100
| device Reg_32bit_29.Reg_1bit_28.inverter_1.nmos.3 550 360
n Reg_32bit_29.Reg_1bit_28.net_1 gnd Reg_32bit_29.Reg_1bit_28.net_2 24 100
| device Reg_32bit_29.Reg_1bit_28.inverter_1.nmos.4 550 360
n Reg_32bit_29.Reg_1bit_28.net_1 gnd Reg_32bit_29.Reg_1bit_28.net_2 24 100
| device Reg_32bit_29.Reg_1bit_28.inverter_1.pmos.1 550 200
p Reg_32bit_29.Reg_1bit_28.net_1 vdd Reg_32bit_29.Reg_1bit_28.net_2 24 200
| device Reg_32bit_29.Reg_1bit_28.inverter_1.pmos.2 550 200
p Reg_32bit_29.Reg_1bit_28.net_1 vdd Reg_32bit_29.Reg_1bit_28.net_2 24 200
| device Reg_32bit_29.Reg_1bit_28.inverter_1.pmos.3 550 200
p Reg_32bit_29.Reg_1bit_28.net_1 vdd Reg_32bit_29.Reg_1bit_28.net_2 24 200
| device Reg_32bit_29.Reg_1bit_28.inverter_1.pmos.4 550 200
p Reg_32bit_29.Reg_1bit_28.net_1 vdd Reg_32bit_29.Reg_1bit_28.net_2 24 200
| end Reg_32bit_29.Reg_1bit_28.inverter_1
| begin Reg_32bit_29.Reg_1bit_28.inverter_2 290 260
| device Reg_32bit_29.Reg_1bit_28.inverter_2.nmos.1 550 360
n data[28] gnd Reg_32bit_29.Reg_1bit_28.net_3 24 100
| device Reg_32bit_29.Reg_1bit_28.inverter_2.nmos.2 550 360
n data[28] gnd Reg_32bit_29.Reg_1bit_28.net_3 24 100
| device Reg_32bit_29.Reg_1bit_28.inverter_2.nmos.3 550 360
n data[28] gnd Reg_32bit_29.Reg_1bit_28.net_3 24 100
| device Reg_32bit_29.Reg_1bit_28.inverter_2.nmos.4 550 360
n data[28] gnd Reg_32bit_29.Reg_1bit_28.net_3 24 100
| device Reg_32bit_29.Reg_1bit_28.inverter_2.pmos.1 550 200
p data[28] vdd Reg_32bit_29.Reg_1bit_28.net_3 24 200
| device Reg_32bit_29.Reg_1bit_28.inverter_2.pmos.2 550 200
p data[28] vdd Reg_32bit_29.Reg_1bit_28.net_3 24 200
| device Reg_32bit_29.Reg_1bit_28.inverter_2.pmos.3 550 200
p data[28] vdd Reg_32bit_29.Reg_1bit_28.net_3 24 200
| device Reg_32bit_29.Reg_1bit_28.inverter_2.pmos.4 550 200
p data[28] vdd Reg_32bit_29.Reg_1bit_28.net_3 24 200
| end Reg_32bit_29.Reg_1bit_28.inverter_2
| device Reg_32bit_29.Reg_1bit_28.nmos_1 730 230
n inR1[30] Reg_32bit_29.Reg_1bit_28.net_2 out1[28] 24 100
| device Reg_32bit_29.Reg_1bit_28.nmos_2 730 360
n inR2[30] Reg_32bit_29.Reg_1bit_28.net_2 out2[28] 24 100
| end Reg_32bit_29.Reg_1bit_28
| begin Reg_32bit_29.Reg_1bit_29 510 3900
| begin Reg_32bit_29.Reg_1bit_29.inverter 560 210
| device Reg_32bit_29.Reg_1bit_29.inverter.nmos 550 360
n Reg_32bit_29.Reg_1bit_29.net_2 gnd Reg_32bit_29.Reg_1bit_29.net_1 24 100
| device Reg_32bit_29.Reg_1bit_29.inverter.pmos 550 200
p Reg_32bit_29.Reg_1bit_29.net_2 vdd Reg_32bit_29.Reg_1bit_29.net_1 24 200
| end Reg_32bit_29.Reg_1bit_29.inverter
| device Reg_32bit_29.Reg_1bit_29.nmos.1 390 260
n w[30] Reg_32bit_29.Reg_1bit_29.net_3 Reg_32bit_29.Reg_1bit_29.net_1 24 100
| device Reg_32bit_29.Reg_1bit_29.nmos.2 390 260
n w[30] Reg_32bit_29.Reg_1bit_29.net_3 Reg_32bit_29.Reg_1bit_29.net_1 24 100
| device Reg_32bit_29.Reg_1bit_29.nmos.3 390 260
n w[30] Reg_32bit_29.Reg_1bit_29.net_3 Reg_32bit_29.Reg_1bit_29.net_1 24 100
| device Reg_32bit_29.Reg_1bit_29.nmos.4 390 260
n w[30] Reg_32bit_29.Reg_1bit_29.net_3 Reg_32bit_29.Reg_1bit_29.net_1 24 100
| begin Reg_32bit_29.Reg_1bit_29.inverter_1 550 380
| device Reg_32bit_29.Reg_1bit_29.inverter_1.nmos.1 550 360
n Reg_32bit_29.Reg_1bit_29.net_1 gnd Reg_32bit_29.Reg_1bit_29.net_2 24 100
| device Reg_32bit_29.Reg_1bit_29.inverter_1.nmos.2 550 360
n Reg_32bit_29.Reg_1bit_29.net_1 gnd Reg_32bit_29.Reg_1bit_29.net_2 24 100
| device Reg_32bit_29.Reg_1bit_29.inverter_1.nmos.3 550 360
n Reg_32bit_29.Reg_1bit_29.net_1 gnd Reg_32bit_29.Reg_1bit_29.net_2 24 100
| device Reg_32bit_29.Reg_1bit_29.inverter_1.nmos.4 550 360
n Reg_32bit_29.Reg_1bit_29.net_1 gnd Reg_32bit_29.Reg_1bit_29.net_2 24 100
| device Reg_32bit_29.Reg_1bit_29.inverter_1.pmos.1 550 200
p Reg_32bit_29.Reg_1bit_29.net_1 vdd Reg_32bit_29.Reg_1bit_29.net_2 24 200
| device Reg_32bit_29.Reg_1bit_29.inverter_1.pmos.2 550 200
p Reg_32bit_29.Reg_1bit_29.net_1 vdd Reg_32bit_29.Reg_1bit_29.net_2 24 200
| device Reg_32bit_29.Reg_1bit_29.inverter_1.pmos.3 550 200
p Reg_32bit_29.Reg_1bit_29.net_1 vdd Reg_32bit_29.Reg_1bit_29.net_2 24 200
| device Reg_32bit_29.Reg_1bit_29.inverter_1.pmos.4 550 200
p Reg_32bit_29.Reg_1bit_29.net_1 vdd Reg_32bit_29.Reg_1bit_29.net_2 24 200
| end Reg_32bit_29.Reg_1bit_29.inverter_1
| begin Reg_32bit_29.Reg_1bit_29.inverter_2 290 260
| device Reg_32bit_29.Reg_1bit_29.inverter_2.nmos.1 550 360
n data[29] gnd Reg_32bit_29.Reg_1bit_29.net_3 24 100
| device Reg_32bit_29.Reg_1bit_29.inverter_2.nmos.2 550 360
n data[29] gnd Reg_32bit_29.Reg_1bit_29.net_3 24 100
| device Reg_32bit_29.Reg_1bit_29.inverter_2.nmos.3 550 360
n data[29] gnd Reg_32bit_29.Reg_1bit_29.net_3 24 100
| device Reg_32bit_29.Reg_1bit_29.inverter_2.nmos.4 550 360
n data[29] gnd Reg_32bit_29.Reg_1bit_29.net_3 24 100
| device Reg_32bit_29.Reg_1bit_29.inverter_2.pmos.1 550 200
p data[29] vdd Reg_32bit_29.Reg_1bit_29.net_3 24 200
| device Reg_32bit_29.Reg_1bit_29.inverter_2.pmos.2 550 200
p data[29] vdd Reg_32bit_29.Reg_1bit_29.net_3 24 200
| device Reg_32bit_29.Reg_1bit_29.inverter_2.pmos.3 550 200
p data[29] vdd Reg_32bit_29.Reg_1bit_29.net_3 24 200
| device Reg_32bit_29.Reg_1bit_29.inverter_2.pmos.4 550 200
p data[29] vdd Reg_32bit_29.Reg_1bit_29.net_3 24 200
| end Reg_32bit_29.Reg_1bit_29.inverter_2
| device Reg_32bit_29.Reg_1bit_29.nmos_1 730 230
n inR1[30] Reg_32bit_29.Reg_1bit_29.net_2 out1[29] 24 100
| device Reg_32bit_29.Reg_1bit_29.nmos_2 730 360
n inR2[30] Reg_32bit_29.Reg_1bit_29.net_2 out2[29] 24 100
| end Reg_32bit_29.Reg_1bit_29
| begin Reg_32bit_29.Reg_1bit_30 510 4030
| begin Reg_32bit_29.Reg_1bit_30.inverter 560 210
| device Reg_32bit_29.Reg_1bit_30.inverter.nmos 550 360
n Reg_32bit_29.Reg_1bit_30.net_2 gnd Reg_32bit_29.Reg_1bit_30.net_1 24 100
| device Reg_32bit_29.Reg_1bit_30.inverter.pmos 550 200
p Reg_32bit_29.Reg_1bit_30.net_2 vdd Reg_32bit_29.Reg_1bit_30.net_1 24 200
| end Reg_32bit_29.Reg_1bit_30.inverter
| device Reg_32bit_29.Reg_1bit_30.nmos.1 390 260
n w[30] Reg_32bit_29.Reg_1bit_30.net_3 Reg_32bit_29.Reg_1bit_30.net_1 24 100
| device Reg_32bit_29.Reg_1bit_30.nmos.2 390 260
n w[30] Reg_32bit_29.Reg_1bit_30.net_3 Reg_32bit_29.Reg_1bit_30.net_1 24 100
| device Reg_32bit_29.Reg_1bit_30.nmos.3 390 260
n w[30] Reg_32bit_29.Reg_1bit_30.net_3 Reg_32bit_29.Reg_1bit_30.net_1 24 100
| device Reg_32bit_29.Reg_1bit_30.nmos.4 390 260
n w[30] Reg_32bit_29.Reg_1bit_30.net_3 Reg_32bit_29.Reg_1bit_30.net_1 24 100
| begin Reg_32bit_29.Reg_1bit_30.inverter_1 550 380
| device Reg_32bit_29.Reg_1bit_30.inverter_1.nmos.1 550 360
n Reg_32bit_29.Reg_1bit_30.net_1 gnd Reg_32bit_29.Reg_1bit_30.net_2 24 100
| device Reg_32bit_29.Reg_1bit_30.inverter_1.nmos.2 550 360
n Reg_32bit_29.Reg_1bit_30.net_1 gnd Reg_32bit_29.Reg_1bit_30.net_2 24 100
| device Reg_32bit_29.Reg_1bit_30.inverter_1.nmos.3 550 360
n Reg_32bit_29.Reg_1bit_30.net_1 gnd Reg_32bit_29.Reg_1bit_30.net_2 24 100
| device Reg_32bit_29.Reg_1bit_30.inverter_1.nmos.4 550 360
n Reg_32bit_29.Reg_1bit_30.net_1 gnd Reg_32bit_29.Reg_1bit_30.net_2 24 100
| device Reg_32bit_29.Reg_1bit_30.inverter_1.pmos.1 550 200
p Reg_32bit_29.Reg_1bit_30.net_1 vdd Reg_32bit_29.Reg_1bit_30.net_2 24 200
| device Reg_32bit_29.Reg_1bit_30.inverter_1.pmos.2 550 200
p Reg_32bit_29.Reg_1bit_30.net_1 vdd Reg_32bit_29.Reg_1bit_30.net_2 24 200
| device Reg_32bit_29.Reg_1bit_30.inverter_1.pmos.3 550 200
p Reg_32bit_29.Reg_1bit_30.net_1 vdd Reg_32bit_29.Reg_1bit_30.net_2 24 200
| device Reg_32bit_29.Reg_1bit_30.inverter_1.pmos.4 550 200
p Reg_32bit_29.Reg_1bit_30.net_1 vdd Reg_32bit_29.Reg_1bit_30.net_2 24 200
| end Reg_32bit_29.Reg_1bit_30.inverter_1
| begin Reg_32bit_29.Reg_1bit_30.inverter_2 290 260
| device Reg_32bit_29.Reg_1bit_30.inverter_2.nmos.1 550 360
n data[30] gnd Reg_32bit_29.Reg_1bit_30.net_3 24 100
| device Reg_32bit_29.Reg_1bit_30.inverter_2.nmos.2 550 360
n data[30] gnd Reg_32bit_29.Reg_1bit_30.net_3 24 100
| device Reg_32bit_29.Reg_1bit_30.inverter_2.nmos.3 550 360
n data[30] gnd Reg_32bit_29.Reg_1bit_30.net_3 24 100
| device Reg_32bit_29.Reg_1bit_30.inverter_2.nmos.4 550 360
n data[30] gnd Reg_32bit_29.Reg_1bit_30.net_3 24 100
| device Reg_32bit_29.Reg_1bit_30.inverter_2.pmos.1 550 200
p data[30] vdd Reg_32bit_29.Reg_1bit_30.net_3 24 200
| device Reg_32bit_29.Reg_1bit_30.inverter_2.pmos.2 550 200
p data[30] vdd Reg_32bit_29.Reg_1bit_30.net_3 24 200
| device Reg_32bit_29.Reg_1bit_30.inverter_2.pmos.3 550 200
p data[30] vdd Reg_32bit_29.Reg_1bit_30.net_3 24 200
| device Reg_32bit_29.Reg_1bit_30.inverter_2.pmos.4 550 200
p data[30] vdd Reg_32bit_29.Reg_1bit_30.net_3 24 200
| end Reg_32bit_29.Reg_1bit_30.inverter_2
| device Reg_32bit_29.Reg_1bit_30.nmos_1 730 230
n inR1[30] Reg_32bit_29.Reg_1bit_30.net_2 out1[30] 24 100
| device Reg_32bit_29.Reg_1bit_30.nmos_2 730 360
n inR2[30] Reg_32bit_29.Reg_1bit_30.net_2 out2[30] 24 100
| end Reg_32bit_29.Reg_1bit_30
| begin Reg_32bit_29.Reg_1bit_31 510 4160
| begin Reg_32bit_29.Reg_1bit_31.inverter 560 210
| device Reg_32bit_29.Reg_1bit_31.inverter.nmos 550 360
n Reg_32bit_29.Reg_1bit_31.net_2 gnd Reg_32bit_29.Reg_1bit_31.net_1 24 100
| device Reg_32bit_29.Reg_1bit_31.inverter.pmos 550 200
p Reg_32bit_29.Reg_1bit_31.net_2 vdd Reg_32bit_29.Reg_1bit_31.net_1 24 200
| end Reg_32bit_29.Reg_1bit_31.inverter
| device Reg_32bit_29.Reg_1bit_31.nmos.1 390 260
n w[30] Reg_32bit_29.Reg_1bit_31.net_3 Reg_32bit_29.Reg_1bit_31.net_1 24 100
| device Reg_32bit_29.Reg_1bit_31.nmos.2 390 260
n w[30] Reg_32bit_29.Reg_1bit_31.net_3 Reg_32bit_29.Reg_1bit_31.net_1 24 100
| device Reg_32bit_29.Reg_1bit_31.nmos.3 390 260
n w[30] Reg_32bit_29.Reg_1bit_31.net_3 Reg_32bit_29.Reg_1bit_31.net_1 24 100
| device Reg_32bit_29.Reg_1bit_31.nmos.4 390 260
n w[30] Reg_32bit_29.Reg_1bit_31.net_3 Reg_32bit_29.Reg_1bit_31.net_1 24 100
| begin Reg_32bit_29.Reg_1bit_31.inverter_1 550 380
| device Reg_32bit_29.Reg_1bit_31.inverter_1.nmos.1 550 360
n Reg_32bit_29.Reg_1bit_31.net_1 gnd Reg_32bit_29.Reg_1bit_31.net_2 24 100
| device Reg_32bit_29.Reg_1bit_31.inverter_1.nmos.2 550 360
n Reg_32bit_29.Reg_1bit_31.net_1 gnd Reg_32bit_29.Reg_1bit_31.net_2 24 100
| device Reg_32bit_29.Reg_1bit_31.inverter_1.nmos.3 550 360
n Reg_32bit_29.Reg_1bit_31.net_1 gnd Reg_32bit_29.Reg_1bit_31.net_2 24 100
| device Reg_32bit_29.Reg_1bit_31.inverter_1.nmos.4 550 360
n Reg_32bit_29.Reg_1bit_31.net_1 gnd Reg_32bit_29.Reg_1bit_31.net_2 24 100
| device Reg_32bit_29.Reg_1bit_31.inverter_1.pmos.1 550 200
p Reg_32bit_29.Reg_1bit_31.net_1 vdd Reg_32bit_29.Reg_1bit_31.net_2 24 200
| device Reg_32bit_29.Reg_1bit_31.inverter_1.pmos.2 550 200
p Reg_32bit_29.Reg_1bit_31.net_1 vdd Reg_32bit_29.Reg_1bit_31.net_2 24 200
| device Reg_32bit_29.Reg_1bit_31.inverter_1.pmos.3 550 200
p Reg_32bit_29.Reg_1bit_31.net_1 vdd Reg_32bit_29.Reg_1bit_31.net_2 24 200
| device Reg_32bit_29.Reg_1bit_31.inverter_1.pmos.4 550 200
p Reg_32bit_29.Reg_1bit_31.net_1 vdd Reg_32bit_29.Reg_1bit_31.net_2 24 200
| end Reg_32bit_29.Reg_1bit_31.inverter_1
| begin Reg_32bit_29.Reg_1bit_31.inverter_2 290 260
| device Reg_32bit_29.Reg_1bit_31.inverter_2.nmos.1 550 360
n data[31] gnd Reg_32bit_29.Reg_1bit_31.net_3 24 100
| device Reg_32bit_29.Reg_1bit_31.inverter_2.nmos.2 550 360
n data[31] gnd Reg_32bit_29.Reg_1bit_31.net_3 24 100
| device Reg_32bit_29.Reg_1bit_31.inverter_2.nmos.3 550 360
n data[31] gnd Reg_32bit_29.Reg_1bit_31.net_3 24 100
| device Reg_32bit_29.Reg_1bit_31.inverter_2.nmos.4 550 360
n data[31] gnd Reg_32bit_29.Reg_1bit_31.net_3 24 100
| device Reg_32bit_29.Reg_1bit_31.inverter_2.pmos.1 550 200
p data[31] vdd Reg_32bit_29.Reg_1bit_31.net_3 24 200
| device Reg_32bit_29.Reg_1bit_31.inverter_2.pmos.2 550 200
p data[31] vdd Reg_32bit_29.Reg_1bit_31.net_3 24 200
| device Reg_32bit_29.Reg_1bit_31.inverter_2.pmos.3 550 200
p data[31] vdd Reg_32bit_29.Reg_1bit_31.net_3 24 200
| device Reg_32bit_29.Reg_1bit_31.inverter_2.pmos.4 550 200
p data[31] vdd Reg_32bit_29.Reg_1bit_31.net_3 24 200
| end Reg_32bit_29.Reg_1bit_31.inverter_2
| device Reg_32bit_29.Reg_1bit_31.nmos_1 730 230
n inR1[30] Reg_32bit_29.Reg_1bit_31.net_2 out1[31] 24 100
| device Reg_32bit_29.Reg_1bit_31.nmos_2 730 360
n inR2[30] Reg_32bit_29.Reg_1bit_31.net_2 out2[31] 24 100
| end Reg_32bit_29.Reg_1bit_31
| end Reg_32bit_29
| begin Reg_32bit_30 940 3670
| begin Reg_32bit_30.Reg_1bit 510 100
| begin Reg_32bit_30.Reg_1bit.inverter 560 210
| device Reg_32bit_30.Reg_1bit.inverter.nmos 550 360
n Reg_32bit_30.Reg_1bit.net_2 gnd Reg_32bit_30.Reg_1bit.net_1 24 100
| device Reg_32bit_30.Reg_1bit.inverter.pmos 550 200
p Reg_32bit_30.Reg_1bit.net_2 vdd Reg_32bit_30.Reg_1bit.net_1 24 200
| end Reg_32bit_30.Reg_1bit.inverter
| device Reg_32bit_30.Reg_1bit.nmos.1 390 260
n w[31] Reg_32bit_30.Reg_1bit.net_3 Reg_32bit_30.Reg_1bit.net_1 24 100
| device Reg_32bit_30.Reg_1bit.nmos.2 390 260
n w[31] Reg_32bit_30.Reg_1bit.net_3 Reg_32bit_30.Reg_1bit.net_1 24 100
| device Reg_32bit_30.Reg_1bit.nmos.3 390 260
n w[31] Reg_32bit_30.Reg_1bit.net_3 Reg_32bit_30.Reg_1bit.net_1 24 100
| device Reg_32bit_30.Reg_1bit.nmos.4 390 260
n w[31] Reg_32bit_30.Reg_1bit.net_3 Reg_32bit_30.Reg_1bit.net_1 24 100
| begin Reg_32bit_30.Reg_1bit.inverter_1 550 380
| device Reg_32bit_30.Reg_1bit.inverter_1.nmos.1 550 360
n Reg_32bit_30.Reg_1bit.net_1 gnd Reg_32bit_30.Reg_1bit.net_2 24 100
| device Reg_32bit_30.Reg_1bit.inverter_1.nmos.2 550 360
n Reg_32bit_30.Reg_1bit.net_1 gnd Reg_32bit_30.Reg_1bit.net_2 24 100
| device Reg_32bit_30.Reg_1bit.inverter_1.nmos.3 550 360
n Reg_32bit_30.Reg_1bit.net_1 gnd Reg_32bit_30.Reg_1bit.net_2 24 100
| device Reg_32bit_30.Reg_1bit.inverter_1.nmos.4 550 360
n Reg_32bit_30.Reg_1bit.net_1 gnd Reg_32bit_30.Reg_1bit.net_2 24 100
| device Reg_32bit_30.Reg_1bit.inverter_1.pmos.1 550 200
p Reg_32bit_30.Reg_1bit.net_1 vdd Reg_32bit_30.Reg_1bit.net_2 24 200
| device Reg_32bit_30.Reg_1bit.inverter_1.pmos.2 550 200
p Reg_32bit_30.Reg_1bit.net_1 vdd Reg_32bit_30.Reg_1bit.net_2 24 200
| device Reg_32bit_30.Reg_1bit.inverter_1.pmos.3 550 200
p Reg_32bit_30.Reg_1bit.net_1 vdd Reg_32bit_30.Reg_1bit.net_2 24 200
| device Reg_32bit_30.Reg_1bit.inverter_1.pmos.4 550 200
p Reg_32bit_30.Reg_1bit.net_1 vdd Reg_32bit_30.Reg_1bit.net_2 24 200
| end Reg_32bit_30.Reg_1bit.inverter_1
| begin Reg_32bit_30.Reg_1bit.inverter_2 290 260
| device Reg_32bit_30.Reg_1bit.inverter_2.nmos.1 550 360
n data[0] gnd Reg_32bit_30.Reg_1bit.net_3 24 100
| device Reg_32bit_30.Reg_1bit.inverter_2.nmos.2 550 360
n data[0] gnd Reg_32bit_30.Reg_1bit.net_3 24 100
| device Reg_32bit_30.Reg_1bit.inverter_2.nmos.3 550 360
n data[0] gnd Reg_32bit_30.Reg_1bit.net_3 24 100
| device Reg_32bit_30.Reg_1bit.inverter_2.nmos.4 550 360
n data[0] gnd Reg_32bit_30.Reg_1bit.net_3 24 100
| device Reg_32bit_30.Reg_1bit.inverter_2.pmos.1 550 200
p data[0] vdd Reg_32bit_30.Reg_1bit.net_3 24 200
| device Reg_32bit_30.Reg_1bit.inverter_2.pmos.2 550 200
p data[0] vdd Reg_32bit_30.Reg_1bit.net_3 24 200
| device Reg_32bit_30.Reg_1bit.inverter_2.pmos.3 550 200
p data[0] vdd Reg_32bit_30.Reg_1bit.net_3 24 200
| device Reg_32bit_30.Reg_1bit.inverter_2.pmos.4 550 200
p data[0] vdd Reg_32bit_30.Reg_1bit.net_3 24 200
| end Reg_32bit_30.Reg_1bit.inverter_2
| device Reg_32bit_30.Reg_1bit.nmos_1 730 230
n inR1[31] Reg_32bit_30.Reg_1bit.net_2 out1[0] 24 100
| device Reg_32bit_30.Reg_1bit.nmos_2 730 360
n inR2[31] Reg_32bit_30.Reg_1bit.net_2 out2[0] 24 100
| end Reg_32bit_30.Reg_1bit
| begin Reg_32bit_30.Reg_1bit_1 510 230
| begin Reg_32bit_30.Reg_1bit_1.inverter 560 210
| device Reg_32bit_30.Reg_1bit_1.inverter.nmos 550 360
n Reg_32bit_30.Reg_1bit_1.net_2 gnd Reg_32bit_30.Reg_1bit_1.net_1 24 100
| device Reg_32bit_30.Reg_1bit_1.inverter.pmos 550 200
p Reg_32bit_30.Reg_1bit_1.net_2 vdd Reg_32bit_30.Reg_1bit_1.net_1 24 200
| end Reg_32bit_30.Reg_1bit_1.inverter
| device Reg_32bit_30.Reg_1bit_1.nmos.1 390 260
n w[31] Reg_32bit_30.Reg_1bit_1.net_3 Reg_32bit_30.Reg_1bit_1.net_1 24 100
| device Reg_32bit_30.Reg_1bit_1.nmos.2 390 260
n w[31] Reg_32bit_30.Reg_1bit_1.net_3 Reg_32bit_30.Reg_1bit_1.net_1 24 100
| device Reg_32bit_30.Reg_1bit_1.nmos.3 390 260
n w[31] Reg_32bit_30.Reg_1bit_1.net_3 Reg_32bit_30.Reg_1bit_1.net_1 24 100
| device Reg_32bit_30.Reg_1bit_1.nmos.4 390 260
n w[31] Reg_32bit_30.Reg_1bit_1.net_3 Reg_32bit_30.Reg_1bit_1.net_1 24 100
| begin Reg_32bit_30.Reg_1bit_1.inverter_1 550 380
| device Reg_32bit_30.Reg_1bit_1.inverter_1.nmos.1 550 360
n Reg_32bit_30.Reg_1bit_1.net_1 gnd Reg_32bit_30.Reg_1bit_1.net_2 24 100
| device Reg_32bit_30.Reg_1bit_1.inverter_1.nmos.2 550 360
n Reg_32bit_30.Reg_1bit_1.net_1 gnd Reg_32bit_30.Reg_1bit_1.net_2 24 100
| device Reg_32bit_30.Reg_1bit_1.inverter_1.nmos.3 550 360
n Reg_32bit_30.Reg_1bit_1.net_1 gnd Reg_32bit_30.Reg_1bit_1.net_2 24 100
| device Reg_32bit_30.Reg_1bit_1.inverter_1.nmos.4 550 360
n Reg_32bit_30.Reg_1bit_1.net_1 gnd Reg_32bit_30.Reg_1bit_1.net_2 24 100
| device Reg_32bit_30.Reg_1bit_1.inverter_1.pmos.1 550 200
p Reg_32bit_30.Reg_1bit_1.net_1 vdd Reg_32bit_30.Reg_1bit_1.net_2 24 200
| device Reg_32bit_30.Reg_1bit_1.inverter_1.pmos.2 550 200
p Reg_32bit_30.Reg_1bit_1.net_1 vdd Reg_32bit_30.Reg_1bit_1.net_2 24 200
| device Reg_32bit_30.Reg_1bit_1.inverter_1.pmos.3 550 200
p Reg_32bit_30.Reg_1bit_1.net_1 vdd Reg_32bit_30.Reg_1bit_1.net_2 24 200
| device Reg_32bit_30.Reg_1bit_1.inverter_1.pmos.4 550 200
p Reg_32bit_30.Reg_1bit_1.net_1 vdd Reg_32bit_30.Reg_1bit_1.net_2 24 200
| end Reg_32bit_30.Reg_1bit_1.inverter_1
| begin Reg_32bit_30.Reg_1bit_1.inverter_2 290 260
| device Reg_32bit_30.Reg_1bit_1.inverter_2.nmos.1 550 360
n data[1] gnd Reg_32bit_30.Reg_1bit_1.net_3 24 100
| device Reg_32bit_30.Reg_1bit_1.inverter_2.nmos.2 550 360
n data[1] gnd Reg_32bit_30.Reg_1bit_1.net_3 24 100
| device Reg_32bit_30.Reg_1bit_1.inverter_2.nmos.3 550 360
n data[1] gnd Reg_32bit_30.Reg_1bit_1.net_3 24 100
| device Reg_32bit_30.Reg_1bit_1.inverter_2.nmos.4 550 360
n data[1] gnd Reg_32bit_30.Reg_1bit_1.net_3 24 100
| device Reg_32bit_30.Reg_1bit_1.inverter_2.pmos.1 550 200
p data[1] vdd Reg_32bit_30.Reg_1bit_1.net_3 24 200
| device Reg_32bit_30.Reg_1bit_1.inverter_2.pmos.2 550 200
p data[1] vdd Reg_32bit_30.Reg_1bit_1.net_3 24 200
| device Reg_32bit_30.Reg_1bit_1.inverter_2.pmos.3 550 200
p data[1] vdd Reg_32bit_30.Reg_1bit_1.net_3 24 200
| device Reg_32bit_30.Reg_1bit_1.inverter_2.pmos.4 550 200
p data[1] vdd Reg_32bit_30.Reg_1bit_1.net_3 24 200
| end Reg_32bit_30.Reg_1bit_1.inverter_2
| device Reg_32bit_30.Reg_1bit_1.nmos_1 730 230
n inR1[31] Reg_32bit_30.Reg_1bit_1.net_2 out1[1] 24 100
| device Reg_32bit_30.Reg_1bit_1.nmos_2 730 360
n inR2[31] Reg_32bit_30.Reg_1bit_1.net_2 out2[1] 24 100
| end Reg_32bit_30.Reg_1bit_1
| begin Reg_32bit_30.Reg_1bit_2 510 360
| begin Reg_32bit_30.Reg_1bit_2.inverter 560 210
| device Reg_32bit_30.Reg_1bit_2.inverter.nmos 550 360
n Reg_32bit_30.Reg_1bit_2.net_2 gnd Reg_32bit_30.Reg_1bit_2.net_1 24 100
| device Reg_32bit_30.Reg_1bit_2.inverter.pmos 550 200
p Reg_32bit_30.Reg_1bit_2.net_2 vdd Reg_32bit_30.Reg_1bit_2.net_1 24 200
| end Reg_32bit_30.Reg_1bit_2.inverter
| device Reg_32bit_30.Reg_1bit_2.nmos.1 390 260
n w[31] Reg_32bit_30.Reg_1bit_2.net_3 Reg_32bit_30.Reg_1bit_2.net_1 24 100
| device Reg_32bit_30.Reg_1bit_2.nmos.2 390 260
n w[31] Reg_32bit_30.Reg_1bit_2.net_3 Reg_32bit_30.Reg_1bit_2.net_1 24 100
| device Reg_32bit_30.Reg_1bit_2.nmos.3 390 260
n w[31] Reg_32bit_30.Reg_1bit_2.net_3 Reg_32bit_30.Reg_1bit_2.net_1 24 100
| device Reg_32bit_30.Reg_1bit_2.nmos.4 390 260
n w[31] Reg_32bit_30.Reg_1bit_2.net_3 Reg_32bit_30.Reg_1bit_2.net_1 24 100
| begin Reg_32bit_30.Reg_1bit_2.inverter_1 550 380
| device Reg_32bit_30.Reg_1bit_2.inverter_1.nmos.1 550 360
n Reg_32bit_30.Reg_1bit_2.net_1 gnd Reg_32bit_30.Reg_1bit_2.net_2 24 100
| device Reg_32bit_30.Reg_1bit_2.inverter_1.nmos.2 550 360
n Reg_32bit_30.Reg_1bit_2.net_1 gnd Reg_32bit_30.Reg_1bit_2.net_2 24 100
| device Reg_32bit_30.Reg_1bit_2.inverter_1.nmos.3 550 360
n Reg_32bit_30.Reg_1bit_2.net_1 gnd Reg_32bit_30.Reg_1bit_2.net_2 24 100
| device Reg_32bit_30.Reg_1bit_2.inverter_1.nmos.4 550 360
n Reg_32bit_30.Reg_1bit_2.net_1 gnd Reg_32bit_30.Reg_1bit_2.net_2 24 100
| device Reg_32bit_30.Reg_1bit_2.inverter_1.pmos.1 550 200
p Reg_32bit_30.Reg_1bit_2.net_1 vdd Reg_32bit_30.Reg_1bit_2.net_2 24 200
| device Reg_32bit_30.Reg_1bit_2.inverter_1.pmos.2 550 200
p Reg_32bit_30.Reg_1bit_2.net_1 vdd Reg_32bit_30.Reg_1bit_2.net_2 24 200
| device Reg_32bit_30.Reg_1bit_2.inverter_1.pmos.3 550 200
p Reg_32bit_30.Reg_1bit_2.net_1 vdd Reg_32bit_30.Reg_1bit_2.net_2 24 200
| device Reg_32bit_30.Reg_1bit_2.inverter_1.pmos.4 550 200
p Reg_32bit_30.Reg_1bit_2.net_1 vdd Reg_32bit_30.Reg_1bit_2.net_2 24 200
| end Reg_32bit_30.Reg_1bit_2.inverter_1
| begin Reg_32bit_30.Reg_1bit_2.inverter_2 290 260
| device Reg_32bit_30.Reg_1bit_2.inverter_2.nmos.1 550 360
n data[2] gnd Reg_32bit_30.Reg_1bit_2.net_3 24 100
| device Reg_32bit_30.Reg_1bit_2.inverter_2.nmos.2 550 360
n data[2] gnd Reg_32bit_30.Reg_1bit_2.net_3 24 100
| device Reg_32bit_30.Reg_1bit_2.inverter_2.nmos.3 550 360
n data[2] gnd Reg_32bit_30.Reg_1bit_2.net_3 24 100
| device Reg_32bit_30.Reg_1bit_2.inverter_2.nmos.4 550 360
n data[2] gnd Reg_32bit_30.Reg_1bit_2.net_3 24 100
| device Reg_32bit_30.Reg_1bit_2.inverter_2.pmos.1 550 200
p data[2] vdd Reg_32bit_30.Reg_1bit_2.net_3 24 200
| device Reg_32bit_30.Reg_1bit_2.inverter_2.pmos.2 550 200
p data[2] vdd Reg_32bit_30.Reg_1bit_2.net_3 24 200
| device Reg_32bit_30.Reg_1bit_2.inverter_2.pmos.3 550 200
p data[2] vdd Reg_32bit_30.Reg_1bit_2.net_3 24 200
| device Reg_32bit_30.Reg_1bit_2.inverter_2.pmos.4 550 200
p data[2] vdd Reg_32bit_30.Reg_1bit_2.net_3 24 200
| end Reg_32bit_30.Reg_1bit_2.inverter_2
| device Reg_32bit_30.Reg_1bit_2.nmos_1 730 230
n inR1[31] Reg_32bit_30.Reg_1bit_2.net_2 out1[2] 24 100
| device Reg_32bit_30.Reg_1bit_2.nmos_2 730 360
n inR2[31] Reg_32bit_30.Reg_1bit_2.net_2 out2[2] 24 100
| end Reg_32bit_30.Reg_1bit_2
| begin Reg_32bit_30.Reg_1bit_3 510 490
| begin Reg_32bit_30.Reg_1bit_3.inverter 560 210
| device Reg_32bit_30.Reg_1bit_3.inverter.nmos 550 360
n Reg_32bit_30.Reg_1bit_3.net_2 gnd Reg_32bit_30.Reg_1bit_3.net_1 24 100
| device Reg_32bit_30.Reg_1bit_3.inverter.pmos 550 200
p Reg_32bit_30.Reg_1bit_3.net_2 vdd Reg_32bit_30.Reg_1bit_3.net_1 24 200
| end Reg_32bit_30.Reg_1bit_3.inverter
| device Reg_32bit_30.Reg_1bit_3.nmos.1 390 260
n w[31] Reg_32bit_30.Reg_1bit_3.net_3 Reg_32bit_30.Reg_1bit_3.net_1 24 100
| device Reg_32bit_30.Reg_1bit_3.nmos.2 390 260
n w[31] Reg_32bit_30.Reg_1bit_3.net_3 Reg_32bit_30.Reg_1bit_3.net_1 24 100
| device Reg_32bit_30.Reg_1bit_3.nmos.3 390 260
n w[31] Reg_32bit_30.Reg_1bit_3.net_3 Reg_32bit_30.Reg_1bit_3.net_1 24 100
| device Reg_32bit_30.Reg_1bit_3.nmos.4 390 260
n w[31] Reg_32bit_30.Reg_1bit_3.net_3 Reg_32bit_30.Reg_1bit_3.net_1 24 100
| begin Reg_32bit_30.Reg_1bit_3.inverter_1 550 380
| device Reg_32bit_30.Reg_1bit_3.inverter_1.nmos.1 550 360
n Reg_32bit_30.Reg_1bit_3.net_1 gnd Reg_32bit_30.Reg_1bit_3.net_2 24 100
| device Reg_32bit_30.Reg_1bit_3.inverter_1.nmos.2 550 360
n Reg_32bit_30.Reg_1bit_3.net_1 gnd Reg_32bit_30.Reg_1bit_3.net_2 24 100
| device Reg_32bit_30.Reg_1bit_3.inverter_1.nmos.3 550 360
n Reg_32bit_30.Reg_1bit_3.net_1 gnd Reg_32bit_30.Reg_1bit_3.net_2 24 100
| device Reg_32bit_30.Reg_1bit_3.inverter_1.nmos.4 550 360
n Reg_32bit_30.Reg_1bit_3.net_1 gnd Reg_32bit_30.Reg_1bit_3.net_2 24 100
| device Reg_32bit_30.Reg_1bit_3.inverter_1.pmos.1 550 200
p Reg_32bit_30.Reg_1bit_3.net_1 vdd Reg_32bit_30.Reg_1bit_3.net_2 24 200
| device Reg_32bit_30.Reg_1bit_3.inverter_1.pmos.2 550 200
p Reg_32bit_30.Reg_1bit_3.net_1 vdd Reg_32bit_30.Reg_1bit_3.net_2 24 200
| device Reg_32bit_30.Reg_1bit_3.inverter_1.pmos.3 550 200
p Reg_32bit_30.Reg_1bit_3.net_1 vdd Reg_32bit_30.Reg_1bit_3.net_2 24 200
| device Reg_32bit_30.Reg_1bit_3.inverter_1.pmos.4 550 200
p Reg_32bit_30.Reg_1bit_3.net_1 vdd Reg_32bit_30.Reg_1bit_3.net_2 24 200
| end Reg_32bit_30.Reg_1bit_3.inverter_1
| begin Reg_32bit_30.Reg_1bit_3.inverter_2 290 260
| device Reg_32bit_30.Reg_1bit_3.inverter_2.nmos.1 550 360
n data[3] gnd Reg_32bit_30.Reg_1bit_3.net_3 24 100
| device Reg_32bit_30.Reg_1bit_3.inverter_2.nmos.2 550 360
n data[3] gnd Reg_32bit_30.Reg_1bit_3.net_3 24 100
| device Reg_32bit_30.Reg_1bit_3.inverter_2.nmos.3 550 360
n data[3] gnd Reg_32bit_30.Reg_1bit_3.net_3 24 100
| device Reg_32bit_30.Reg_1bit_3.inverter_2.nmos.4 550 360
n data[3] gnd Reg_32bit_30.Reg_1bit_3.net_3 24 100
| device Reg_32bit_30.Reg_1bit_3.inverter_2.pmos.1 550 200
p data[3] vdd Reg_32bit_30.Reg_1bit_3.net_3 24 200
| device Reg_32bit_30.Reg_1bit_3.inverter_2.pmos.2 550 200
p data[3] vdd Reg_32bit_30.Reg_1bit_3.net_3 24 200
| device Reg_32bit_30.Reg_1bit_3.inverter_2.pmos.3 550 200
p data[3] vdd Reg_32bit_30.Reg_1bit_3.net_3 24 200
| device Reg_32bit_30.Reg_1bit_3.inverter_2.pmos.4 550 200
p data[3] vdd Reg_32bit_30.Reg_1bit_3.net_3 24 200
| end Reg_32bit_30.Reg_1bit_3.inverter_2
| device Reg_32bit_30.Reg_1bit_3.nmos_1 730 230
n inR1[31] Reg_32bit_30.Reg_1bit_3.net_2 out1[3] 24 100
| device Reg_32bit_30.Reg_1bit_3.nmos_2 730 360
n inR2[31] Reg_32bit_30.Reg_1bit_3.net_2 out2[3] 24 100
| end Reg_32bit_30.Reg_1bit_3
| begin Reg_32bit_30.Reg_1bit_4 510 620
| begin Reg_32bit_30.Reg_1bit_4.inverter 560 210
| device Reg_32bit_30.Reg_1bit_4.inverter.nmos 550 360
n Reg_32bit_30.Reg_1bit_4.net_2 gnd Reg_32bit_30.Reg_1bit_4.net_1 24 100
| device Reg_32bit_30.Reg_1bit_4.inverter.pmos 550 200
p Reg_32bit_30.Reg_1bit_4.net_2 vdd Reg_32bit_30.Reg_1bit_4.net_1 24 200
| end Reg_32bit_30.Reg_1bit_4.inverter
| device Reg_32bit_30.Reg_1bit_4.nmos.1 390 260
n w[31] Reg_32bit_30.Reg_1bit_4.net_3 Reg_32bit_30.Reg_1bit_4.net_1 24 100
| device Reg_32bit_30.Reg_1bit_4.nmos.2 390 260
n w[31] Reg_32bit_30.Reg_1bit_4.net_3 Reg_32bit_30.Reg_1bit_4.net_1 24 100
| device Reg_32bit_30.Reg_1bit_4.nmos.3 390 260
n w[31] Reg_32bit_30.Reg_1bit_4.net_3 Reg_32bit_30.Reg_1bit_4.net_1 24 100
| device Reg_32bit_30.Reg_1bit_4.nmos.4 390 260
n w[31] Reg_32bit_30.Reg_1bit_4.net_3 Reg_32bit_30.Reg_1bit_4.net_1 24 100
| begin Reg_32bit_30.Reg_1bit_4.inverter_1 550 380
| device Reg_32bit_30.Reg_1bit_4.inverter_1.nmos.1 550 360
n Reg_32bit_30.Reg_1bit_4.net_1 gnd Reg_32bit_30.Reg_1bit_4.net_2 24 100
| device Reg_32bit_30.Reg_1bit_4.inverter_1.nmos.2 550 360
n Reg_32bit_30.Reg_1bit_4.net_1 gnd Reg_32bit_30.Reg_1bit_4.net_2 24 100
| device Reg_32bit_30.Reg_1bit_4.inverter_1.nmos.3 550 360
n Reg_32bit_30.Reg_1bit_4.net_1 gnd Reg_32bit_30.Reg_1bit_4.net_2 24 100
| device Reg_32bit_30.Reg_1bit_4.inverter_1.nmos.4 550 360
n Reg_32bit_30.Reg_1bit_4.net_1 gnd Reg_32bit_30.Reg_1bit_4.net_2 24 100
| device Reg_32bit_30.Reg_1bit_4.inverter_1.pmos.1 550 200
p Reg_32bit_30.Reg_1bit_4.net_1 vdd Reg_32bit_30.Reg_1bit_4.net_2 24 200
| device Reg_32bit_30.Reg_1bit_4.inverter_1.pmos.2 550 200
p Reg_32bit_30.Reg_1bit_4.net_1 vdd Reg_32bit_30.Reg_1bit_4.net_2 24 200
| device Reg_32bit_30.Reg_1bit_4.inverter_1.pmos.3 550 200
p Reg_32bit_30.Reg_1bit_4.net_1 vdd Reg_32bit_30.Reg_1bit_4.net_2 24 200
| device Reg_32bit_30.Reg_1bit_4.inverter_1.pmos.4 550 200
p Reg_32bit_30.Reg_1bit_4.net_1 vdd Reg_32bit_30.Reg_1bit_4.net_2 24 200
| end Reg_32bit_30.Reg_1bit_4.inverter_1
| begin Reg_32bit_30.Reg_1bit_4.inverter_2 290 260
| device Reg_32bit_30.Reg_1bit_4.inverter_2.nmos.1 550 360
n data[4] gnd Reg_32bit_30.Reg_1bit_4.net_3 24 100
| device Reg_32bit_30.Reg_1bit_4.inverter_2.nmos.2 550 360
n data[4] gnd Reg_32bit_30.Reg_1bit_4.net_3 24 100
| device Reg_32bit_30.Reg_1bit_4.inverter_2.nmos.3 550 360
n data[4] gnd Reg_32bit_30.Reg_1bit_4.net_3 24 100
| device Reg_32bit_30.Reg_1bit_4.inverter_2.nmos.4 550 360
n data[4] gnd Reg_32bit_30.Reg_1bit_4.net_3 24 100
| device Reg_32bit_30.Reg_1bit_4.inverter_2.pmos.1 550 200
p data[4] vdd Reg_32bit_30.Reg_1bit_4.net_3 24 200
| device Reg_32bit_30.Reg_1bit_4.inverter_2.pmos.2 550 200
p data[4] vdd Reg_32bit_30.Reg_1bit_4.net_3 24 200
| device Reg_32bit_30.Reg_1bit_4.inverter_2.pmos.3 550 200
p data[4] vdd Reg_32bit_30.Reg_1bit_4.net_3 24 200
| device Reg_32bit_30.Reg_1bit_4.inverter_2.pmos.4 550 200
p data[4] vdd Reg_32bit_30.Reg_1bit_4.net_3 24 200
| end Reg_32bit_30.Reg_1bit_4.inverter_2
| device Reg_32bit_30.Reg_1bit_4.nmos_1 730 230
n inR1[31] Reg_32bit_30.Reg_1bit_4.net_2 out1[4] 24 100
| device Reg_32bit_30.Reg_1bit_4.nmos_2 730 360
n inR2[31] Reg_32bit_30.Reg_1bit_4.net_2 out2[4] 24 100
| end Reg_32bit_30.Reg_1bit_4
| begin Reg_32bit_30.Reg_1bit_5 510 750
| begin Reg_32bit_30.Reg_1bit_5.inverter 560 210
| device Reg_32bit_30.Reg_1bit_5.inverter.nmos 550 360
n Reg_32bit_30.Reg_1bit_5.net_2 gnd Reg_32bit_30.Reg_1bit_5.net_1 24 100
| device Reg_32bit_30.Reg_1bit_5.inverter.pmos 550 200
p Reg_32bit_30.Reg_1bit_5.net_2 vdd Reg_32bit_30.Reg_1bit_5.net_1 24 200
| end Reg_32bit_30.Reg_1bit_5.inverter
| device Reg_32bit_30.Reg_1bit_5.nmos.1 390 260
n w[31] Reg_32bit_30.Reg_1bit_5.net_3 Reg_32bit_30.Reg_1bit_5.net_1 24 100
| device Reg_32bit_30.Reg_1bit_5.nmos.2 390 260
n w[31] Reg_32bit_30.Reg_1bit_5.net_3 Reg_32bit_30.Reg_1bit_5.net_1 24 100
| device Reg_32bit_30.Reg_1bit_5.nmos.3 390 260
n w[31] Reg_32bit_30.Reg_1bit_5.net_3 Reg_32bit_30.Reg_1bit_5.net_1 24 100
| device Reg_32bit_30.Reg_1bit_5.nmos.4 390 260
n w[31] Reg_32bit_30.Reg_1bit_5.net_3 Reg_32bit_30.Reg_1bit_5.net_1 24 100
| begin Reg_32bit_30.Reg_1bit_5.inverter_1 550 380
| device Reg_32bit_30.Reg_1bit_5.inverter_1.nmos.1 550 360
n Reg_32bit_30.Reg_1bit_5.net_1 gnd Reg_32bit_30.Reg_1bit_5.net_2 24 100
| device Reg_32bit_30.Reg_1bit_5.inverter_1.nmos.2 550 360
n Reg_32bit_30.Reg_1bit_5.net_1 gnd Reg_32bit_30.Reg_1bit_5.net_2 24 100
| device Reg_32bit_30.Reg_1bit_5.inverter_1.nmos.3 550 360
n Reg_32bit_30.Reg_1bit_5.net_1 gnd Reg_32bit_30.Reg_1bit_5.net_2 24 100
| device Reg_32bit_30.Reg_1bit_5.inverter_1.nmos.4 550 360
n Reg_32bit_30.Reg_1bit_5.net_1 gnd Reg_32bit_30.Reg_1bit_5.net_2 24 100
| device Reg_32bit_30.Reg_1bit_5.inverter_1.pmos.1 550 200
p Reg_32bit_30.Reg_1bit_5.net_1 vdd Reg_32bit_30.Reg_1bit_5.net_2 24 200
| device Reg_32bit_30.Reg_1bit_5.inverter_1.pmos.2 550 200
p Reg_32bit_30.Reg_1bit_5.net_1 vdd Reg_32bit_30.Reg_1bit_5.net_2 24 200
| device Reg_32bit_30.Reg_1bit_5.inverter_1.pmos.3 550 200
p Reg_32bit_30.Reg_1bit_5.net_1 vdd Reg_32bit_30.Reg_1bit_5.net_2 24 200
| device Reg_32bit_30.Reg_1bit_5.inverter_1.pmos.4 550 200
p Reg_32bit_30.Reg_1bit_5.net_1 vdd Reg_32bit_30.Reg_1bit_5.net_2 24 200
| end Reg_32bit_30.Reg_1bit_5.inverter_1
| begin Reg_32bit_30.Reg_1bit_5.inverter_2 290 260
| device Reg_32bit_30.Reg_1bit_5.inverter_2.nmos.1 550 360
n data[5] gnd Reg_32bit_30.Reg_1bit_5.net_3 24 100
| device Reg_32bit_30.Reg_1bit_5.inverter_2.nmos.2 550 360
n data[5] gnd Reg_32bit_30.Reg_1bit_5.net_3 24 100
| device Reg_32bit_30.Reg_1bit_5.inverter_2.nmos.3 550 360
n data[5] gnd Reg_32bit_30.Reg_1bit_5.net_3 24 100
| device Reg_32bit_30.Reg_1bit_5.inverter_2.nmos.4 550 360
n data[5] gnd Reg_32bit_30.Reg_1bit_5.net_3 24 100
| device Reg_32bit_30.Reg_1bit_5.inverter_2.pmos.1 550 200
p data[5] vdd Reg_32bit_30.Reg_1bit_5.net_3 24 200
| device Reg_32bit_30.Reg_1bit_5.inverter_2.pmos.2 550 200
p data[5] vdd Reg_32bit_30.Reg_1bit_5.net_3 24 200
| device Reg_32bit_30.Reg_1bit_5.inverter_2.pmos.3 550 200
p data[5] vdd Reg_32bit_30.Reg_1bit_5.net_3 24 200
| device Reg_32bit_30.Reg_1bit_5.inverter_2.pmos.4 550 200
p data[5] vdd Reg_32bit_30.Reg_1bit_5.net_3 24 200
| end Reg_32bit_30.Reg_1bit_5.inverter_2
| device Reg_32bit_30.Reg_1bit_5.nmos_1 730 230
n inR1[31] Reg_32bit_30.Reg_1bit_5.net_2 out1[5] 24 100
| device Reg_32bit_30.Reg_1bit_5.nmos_2 730 360
n inR2[31] Reg_32bit_30.Reg_1bit_5.net_2 out2[5] 24 100
| end Reg_32bit_30.Reg_1bit_5
| begin Reg_32bit_30.Reg_1bit_6 510 880
| begin Reg_32bit_30.Reg_1bit_6.inverter 560 210
| device Reg_32bit_30.Reg_1bit_6.inverter.nmos 550 360
n Reg_32bit_30.Reg_1bit_6.net_2 gnd Reg_32bit_30.Reg_1bit_6.net_1 24 100
| device Reg_32bit_30.Reg_1bit_6.inverter.pmos 550 200
p Reg_32bit_30.Reg_1bit_6.net_2 vdd Reg_32bit_30.Reg_1bit_6.net_1 24 200
| end Reg_32bit_30.Reg_1bit_6.inverter
| device Reg_32bit_30.Reg_1bit_6.nmos.1 390 260
n w[31] Reg_32bit_30.Reg_1bit_6.net_3 Reg_32bit_30.Reg_1bit_6.net_1 24 100
| device Reg_32bit_30.Reg_1bit_6.nmos.2 390 260
n w[31] Reg_32bit_30.Reg_1bit_6.net_3 Reg_32bit_30.Reg_1bit_6.net_1 24 100
| device Reg_32bit_30.Reg_1bit_6.nmos.3 390 260
n w[31] Reg_32bit_30.Reg_1bit_6.net_3 Reg_32bit_30.Reg_1bit_6.net_1 24 100
| device Reg_32bit_30.Reg_1bit_6.nmos.4 390 260
n w[31] Reg_32bit_30.Reg_1bit_6.net_3 Reg_32bit_30.Reg_1bit_6.net_1 24 100
| begin Reg_32bit_30.Reg_1bit_6.inverter_1 550 380
| device Reg_32bit_30.Reg_1bit_6.inverter_1.nmos.1 550 360
n Reg_32bit_30.Reg_1bit_6.net_1 gnd Reg_32bit_30.Reg_1bit_6.net_2 24 100
| device Reg_32bit_30.Reg_1bit_6.inverter_1.nmos.2 550 360
n Reg_32bit_30.Reg_1bit_6.net_1 gnd Reg_32bit_30.Reg_1bit_6.net_2 24 100
| device Reg_32bit_30.Reg_1bit_6.inverter_1.nmos.3 550 360
n Reg_32bit_30.Reg_1bit_6.net_1 gnd Reg_32bit_30.Reg_1bit_6.net_2 24 100
| device Reg_32bit_30.Reg_1bit_6.inverter_1.nmos.4 550 360
n Reg_32bit_30.Reg_1bit_6.net_1 gnd Reg_32bit_30.Reg_1bit_6.net_2 24 100
| device Reg_32bit_30.Reg_1bit_6.inverter_1.pmos.1 550 200
p Reg_32bit_30.Reg_1bit_6.net_1 vdd Reg_32bit_30.Reg_1bit_6.net_2 24 200
| device Reg_32bit_30.Reg_1bit_6.inverter_1.pmos.2 550 200
p Reg_32bit_30.Reg_1bit_6.net_1 vdd Reg_32bit_30.Reg_1bit_6.net_2 24 200
| device Reg_32bit_30.Reg_1bit_6.inverter_1.pmos.3 550 200
p Reg_32bit_30.Reg_1bit_6.net_1 vdd Reg_32bit_30.Reg_1bit_6.net_2 24 200
| device Reg_32bit_30.Reg_1bit_6.inverter_1.pmos.4 550 200
p Reg_32bit_30.Reg_1bit_6.net_1 vdd Reg_32bit_30.Reg_1bit_6.net_2 24 200
| end Reg_32bit_30.Reg_1bit_6.inverter_1
| begin Reg_32bit_30.Reg_1bit_6.inverter_2 290 260
| device Reg_32bit_30.Reg_1bit_6.inverter_2.nmos.1 550 360
n data[6] gnd Reg_32bit_30.Reg_1bit_6.net_3 24 100
| device Reg_32bit_30.Reg_1bit_6.inverter_2.nmos.2 550 360
n data[6] gnd Reg_32bit_30.Reg_1bit_6.net_3 24 100
| device Reg_32bit_30.Reg_1bit_6.inverter_2.nmos.3 550 360
n data[6] gnd Reg_32bit_30.Reg_1bit_6.net_3 24 100
| device Reg_32bit_30.Reg_1bit_6.inverter_2.nmos.4 550 360
n data[6] gnd Reg_32bit_30.Reg_1bit_6.net_3 24 100
| device Reg_32bit_30.Reg_1bit_6.inverter_2.pmos.1 550 200
p data[6] vdd Reg_32bit_30.Reg_1bit_6.net_3 24 200
| device Reg_32bit_30.Reg_1bit_6.inverter_2.pmos.2 550 200
p data[6] vdd Reg_32bit_30.Reg_1bit_6.net_3 24 200
| device Reg_32bit_30.Reg_1bit_6.inverter_2.pmos.3 550 200
p data[6] vdd Reg_32bit_30.Reg_1bit_6.net_3 24 200
| device Reg_32bit_30.Reg_1bit_6.inverter_2.pmos.4 550 200
p data[6] vdd Reg_32bit_30.Reg_1bit_6.net_3 24 200
| end Reg_32bit_30.Reg_1bit_6.inverter_2
| device Reg_32bit_30.Reg_1bit_6.nmos_1 730 230
n inR1[31] Reg_32bit_30.Reg_1bit_6.net_2 out1[6] 24 100
| device Reg_32bit_30.Reg_1bit_6.nmos_2 730 360
n inR2[31] Reg_32bit_30.Reg_1bit_6.net_2 out2[6] 24 100
| end Reg_32bit_30.Reg_1bit_6
| begin Reg_32bit_30.Reg_1bit_7 510 1010
| begin Reg_32bit_30.Reg_1bit_7.inverter 560 210
| device Reg_32bit_30.Reg_1bit_7.inverter.nmos 550 360
n Reg_32bit_30.Reg_1bit_7.net_2 gnd Reg_32bit_30.Reg_1bit_7.net_1 24 100
| device Reg_32bit_30.Reg_1bit_7.inverter.pmos 550 200
p Reg_32bit_30.Reg_1bit_7.net_2 vdd Reg_32bit_30.Reg_1bit_7.net_1 24 200
| end Reg_32bit_30.Reg_1bit_7.inverter
| device Reg_32bit_30.Reg_1bit_7.nmos.1 390 260
n w[31] Reg_32bit_30.Reg_1bit_7.net_3 Reg_32bit_30.Reg_1bit_7.net_1 24 100
| device Reg_32bit_30.Reg_1bit_7.nmos.2 390 260
n w[31] Reg_32bit_30.Reg_1bit_7.net_3 Reg_32bit_30.Reg_1bit_7.net_1 24 100
| device Reg_32bit_30.Reg_1bit_7.nmos.3 390 260
n w[31] Reg_32bit_30.Reg_1bit_7.net_3 Reg_32bit_30.Reg_1bit_7.net_1 24 100
| device Reg_32bit_30.Reg_1bit_7.nmos.4 390 260
n w[31] Reg_32bit_30.Reg_1bit_7.net_3 Reg_32bit_30.Reg_1bit_7.net_1 24 100
| begin Reg_32bit_30.Reg_1bit_7.inverter_1 550 380
| device Reg_32bit_30.Reg_1bit_7.inverter_1.nmos.1 550 360
n Reg_32bit_30.Reg_1bit_7.net_1 gnd Reg_32bit_30.Reg_1bit_7.net_2 24 100
| device Reg_32bit_30.Reg_1bit_7.inverter_1.nmos.2 550 360
n Reg_32bit_30.Reg_1bit_7.net_1 gnd Reg_32bit_30.Reg_1bit_7.net_2 24 100
| device Reg_32bit_30.Reg_1bit_7.inverter_1.nmos.3 550 360
n Reg_32bit_30.Reg_1bit_7.net_1 gnd Reg_32bit_30.Reg_1bit_7.net_2 24 100
| device Reg_32bit_30.Reg_1bit_7.inverter_1.nmos.4 550 360
n Reg_32bit_30.Reg_1bit_7.net_1 gnd Reg_32bit_30.Reg_1bit_7.net_2 24 100
| device Reg_32bit_30.Reg_1bit_7.inverter_1.pmos.1 550 200
p Reg_32bit_30.Reg_1bit_7.net_1 vdd Reg_32bit_30.Reg_1bit_7.net_2 24 200
| device Reg_32bit_30.Reg_1bit_7.inverter_1.pmos.2 550 200
p Reg_32bit_30.Reg_1bit_7.net_1 vdd Reg_32bit_30.Reg_1bit_7.net_2 24 200
| device Reg_32bit_30.Reg_1bit_7.inverter_1.pmos.3 550 200
p Reg_32bit_30.Reg_1bit_7.net_1 vdd Reg_32bit_30.Reg_1bit_7.net_2 24 200
| device Reg_32bit_30.Reg_1bit_7.inverter_1.pmos.4 550 200
p Reg_32bit_30.Reg_1bit_7.net_1 vdd Reg_32bit_30.Reg_1bit_7.net_2 24 200
| end Reg_32bit_30.Reg_1bit_7.inverter_1
| begin Reg_32bit_30.Reg_1bit_7.inverter_2 290 260
| device Reg_32bit_30.Reg_1bit_7.inverter_2.nmos.1 550 360
n data[7] gnd Reg_32bit_30.Reg_1bit_7.net_3 24 100
| device Reg_32bit_30.Reg_1bit_7.inverter_2.nmos.2 550 360
n data[7] gnd Reg_32bit_30.Reg_1bit_7.net_3 24 100
| device Reg_32bit_30.Reg_1bit_7.inverter_2.nmos.3 550 360
n data[7] gnd Reg_32bit_30.Reg_1bit_7.net_3 24 100
| device Reg_32bit_30.Reg_1bit_7.inverter_2.nmos.4 550 360
n data[7] gnd Reg_32bit_30.Reg_1bit_7.net_3 24 100
| device Reg_32bit_30.Reg_1bit_7.inverter_2.pmos.1 550 200
p data[7] vdd Reg_32bit_30.Reg_1bit_7.net_3 24 200
| device Reg_32bit_30.Reg_1bit_7.inverter_2.pmos.2 550 200
p data[7] vdd Reg_32bit_30.Reg_1bit_7.net_3 24 200
| device Reg_32bit_30.Reg_1bit_7.inverter_2.pmos.3 550 200
p data[7] vdd Reg_32bit_30.Reg_1bit_7.net_3 24 200
| device Reg_32bit_30.Reg_1bit_7.inverter_2.pmos.4 550 200
p data[7] vdd Reg_32bit_30.Reg_1bit_7.net_3 24 200
| end Reg_32bit_30.Reg_1bit_7.inverter_2
| device Reg_32bit_30.Reg_1bit_7.nmos_1 730 230
n inR1[31] Reg_32bit_30.Reg_1bit_7.net_2 out1[7] 24 100
| device Reg_32bit_30.Reg_1bit_7.nmos_2 730 360
n inR2[31] Reg_32bit_30.Reg_1bit_7.net_2 out2[7] 24 100
| end Reg_32bit_30.Reg_1bit_7
| begin Reg_32bit_30.Reg_1bit_8 510 1150
| begin Reg_32bit_30.Reg_1bit_8.inverter 560 210
| device Reg_32bit_30.Reg_1bit_8.inverter.nmos 550 360
n Reg_32bit_30.Reg_1bit_8.net_2 gnd Reg_32bit_30.Reg_1bit_8.net_1 24 100
| device Reg_32bit_30.Reg_1bit_8.inverter.pmos 550 200
p Reg_32bit_30.Reg_1bit_8.net_2 vdd Reg_32bit_30.Reg_1bit_8.net_1 24 200
| end Reg_32bit_30.Reg_1bit_8.inverter
| device Reg_32bit_30.Reg_1bit_8.nmos.1 390 260
n w[31] Reg_32bit_30.Reg_1bit_8.net_3 Reg_32bit_30.Reg_1bit_8.net_1 24 100
| device Reg_32bit_30.Reg_1bit_8.nmos.2 390 260
n w[31] Reg_32bit_30.Reg_1bit_8.net_3 Reg_32bit_30.Reg_1bit_8.net_1 24 100
| device Reg_32bit_30.Reg_1bit_8.nmos.3 390 260
n w[31] Reg_32bit_30.Reg_1bit_8.net_3 Reg_32bit_30.Reg_1bit_8.net_1 24 100
| device Reg_32bit_30.Reg_1bit_8.nmos.4 390 260
n w[31] Reg_32bit_30.Reg_1bit_8.net_3 Reg_32bit_30.Reg_1bit_8.net_1 24 100
| begin Reg_32bit_30.Reg_1bit_8.inverter_1 550 380
| device Reg_32bit_30.Reg_1bit_8.inverter_1.nmos.1 550 360
n Reg_32bit_30.Reg_1bit_8.net_1 gnd Reg_32bit_30.Reg_1bit_8.net_2 24 100
| device Reg_32bit_30.Reg_1bit_8.inverter_1.nmos.2 550 360
n Reg_32bit_30.Reg_1bit_8.net_1 gnd Reg_32bit_30.Reg_1bit_8.net_2 24 100
| device Reg_32bit_30.Reg_1bit_8.inverter_1.nmos.3 550 360
n Reg_32bit_30.Reg_1bit_8.net_1 gnd Reg_32bit_30.Reg_1bit_8.net_2 24 100
| device Reg_32bit_30.Reg_1bit_8.inverter_1.nmos.4 550 360
n Reg_32bit_30.Reg_1bit_8.net_1 gnd Reg_32bit_30.Reg_1bit_8.net_2 24 100
| device Reg_32bit_30.Reg_1bit_8.inverter_1.pmos.1 550 200
p Reg_32bit_30.Reg_1bit_8.net_1 vdd Reg_32bit_30.Reg_1bit_8.net_2 24 200
| device Reg_32bit_30.Reg_1bit_8.inverter_1.pmos.2 550 200
p Reg_32bit_30.Reg_1bit_8.net_1 vdd Reg_32bit_30.Reg_1bit_8.net_2 24 200
| device Reg_32bit_30.Reg_1bit_8.inverter_1.pmos.3 550 200
p Reg_32bit_30.Reg_1bit_8.net_1 vdd Reg_32bit_30.Reg_1bit_8.net_2 24 200
| device Reg_32bit_30.Reg_1bit_8.inverter_1.pmos.4 550 200
p Reg_32bit_30.Reg_1bit_8.net_1 vdd Reg_32bit_30.Reg_1bit_8.net_2 24 200
| end Reg_32bit_30.Reg_1bit_8.inverter_1
| begin Reg_32bit_30.Reg_1bit_8.inverter_2 290 260
| device Reg_32bit_30.Reg_1bit_8.inverter_2.nmos.1 550 360
n data[8] gnd Reg_32bit_30.Reg_1bit_8.net_3 24 100
| device Reg_32bit_30.Reg_1bit_8.inverter_2.nmos.2 550 360
n data[8] gnd Reg_32bit_30.Reg_1bit_8.net_3 24 100
| device Reg_32bit_30.Reg_1bit_8.inverter_2.nmos.3 550 360
n data[8] gnd Reg_32bit_30.Reg_1bit_8.net_3 24 100
| device Reg_32bit_30.Reg_1bit_8.inverter_2.nmos.4 550 360
n data[8] gnd Reg_32bit_30.Reg_1bit_8.net_3 24 100
| device Reg_32bit_30.Reg_1bit_8.inverter_2.pmos.1 550 200
p data[8] vdd Reg_32bit_30.Reg_1bit_8.net_3 24 200
| device Reg_32bit_30.Reg_1bit_8.inverter_2.pmos.2 550 200
p data[8] vdd Reg_32bit_30.Reg_1bit_8.net_3 24 200
| device Reg_32bit_30.Reg_1bit_8.inverter_2.pmos.3 550 200
p data[8] vdd Reg_32bit_30.Reg_1bit_8.net_3 24 200
| device Reg_32bit_30.Reg_1bit_8.inverter_2.pmos.4 550 200
p data[8] vdd Reg_32bit_30.Reg_1bit_8.net_3 24 200
| end Reg_32bit_30.Reg_1bit_8.inverter_2
| device Reg_32bit_30.Reg_1bit_8.nmos_1 730 230
n inR1[31] Reg_32bit_30.Reg_1bit_8.net_2 out1[8] 24 100
| device Reg_32bit_30.Reg_1bit_8.nmos_2 730 360
n inR2[31] Reg_32bit_30.Reg_1bit_8.net_2 out2[8] 24 100
| end Reg_32bit_30.Reg_1bit_8
| begin Reg_32bit_30.Reg_1bit_9 510 1280
| begin Reg_32bit_30.Reg_1bit_9.inverter 560 210
| device Reg_32bit_30.Reg_1bit_9.inverter.nmos 550 360
n Reg_32bit_30.Reg_1bit_9.net_2 gnd Reg_32bit_30.Reg_1bit_9.net_1 24 100
| device Reg_32bit_30.Reg_1bit_9.inverter.pmos 550 200
p Reg_32bit_30.Reg_1bit_9.net_2 vdd Reg_32bit_30.Reg_1bit_9.net_1 24 200
| end Reg_32bit_30.Reg_1bit_9.inverter
| device Reg_32bit_30.Reg_1bit_9.nmos.1 390 260
n w[31] Reg_32bit_30.Reg_1bit_9.net_3 Reg_32bit_30.Reg_1bit_9.net_1 24 100
| device Reg_32bit_30.Reg_1bit_9.nmos.2 390 260
n w[31] Reg_32bit_30.Reg_1bit_9.net_3 Reg_32bit_30.Reg_1bit_9.net_1 24 100
| device Reg_32bit_30.Reg_1bit_9.nmos.3 390 260
n w[31] Reg_32bit_30.Reg_1bit_9.net_3 Reg_32bit_30.Reg_1bit_9.net_1 24 100
| device Reg_32bit_30.Reg_1bit_9.nmos.4 390 260
n w[31] Reg_32bit_30.Reg_1bit_9.net_3 Reg_32bit_30.Reg_1bit_9.net_1 24 100
| begin Reg_32bit_30.Reg_1bit_9.inverter_1 550 380
| device Reg_32bit_30.Reg_1bit_9.inverter_1.nmos.1 550 360
n Reg_32bit_30.Reg_1bit_9.net_1 gnd Reg_32bit_30.Reg_1bit_9.net_2 24 100
| device Reg_32bit_30.Reg_1bit_9.inverter_1.nmos.2 550 360
n Reg_32bit_30.Reg_1bit_9.net_1 gnd Reg_32bit_30.Reg_1bit_9.net_2 24 100
| device Reg_32bit_30.Reg_1bit_9.inverter_1.nmos.3 550 360
n Reg_32bit_30.Reg_1bit_9.net_1 gnd Reg_32bit_30.Reg_1bit_9.net_2 24 100
| device Reg_32bit_30.Reg_1bit_9.inverter_1.nmos.4 550 360
n Reg_32bit_30.Reg_1bit_9.net_1 gnd Reg_32bit_30.Reg_1bit_9.net_2 24 100
| device Reg_32bit_30.Reg_1bit_9.inverter_1.pmos.1 550 200
p Reg_32bit_30.Reg_1bit_9.net_1 vdd Reg_32bit_30.Reg_1bit_9.net_2 24 200
| device Reg_32bit_30.Reg_1bit_9.inverter_1.pmos.2 550 200
p Reg_32bit_30.Reg_1bit_9.net_1 vdd Reg_32bit_30.Reg_1bit_9.net_2 24 200
| device Reg_32bit_30.Reg_1bit_9.inverter_1.pmos.3 550 200
p Reg_32bit_30.Reg_1bit_9.net_1 vdd Reg_32bit_30.Reg_1bit_9.net_2 24 200
| device Reg_32bit_30.Reg_1bit_9.inverter_1.pmos.4 550 200
p Reg_32bit_30.Reg_1bit_9.net_1 vdd Reg_32bit_30.Reg_1bit_9.net_2 24 200
| end Reg_32bit_30.Reg_1bit_9.inverter_1
| begin Reg_32bit_30.Reg_1bit_9.inverter_2 290 260
| device Reg_32bit_30.Reg_1bit_9.inverter_2.nmos.1 550 360
n data[9] gnd Reg_32bit_30.Reg_1bit_9.net_3 24 100
| device Reg_32bit_30.Reg_1bit_9.inverter_2.nmos.2 550 360
n data[9] gnd Reg_32bit_30.Reg_1bit_9.net_3 24 100
| device Reg_32bit_30.Reg_1bit_9.inverter_2.nmos.3 550 360
n data[9] gnd Reg_32bit_30.Reg_1bit_9.net_3 24 100
| device Reg_32bit_30.Reg_1bit_9.inverter_2.nmos.4 550 360
n data[9] gnd Reg_32bit_30.Reg_1bit_9.net_3 24 100
| device Reg_32bit_30.Reg_1bit_9.inverter_2.pmos.1 550 200
p data[9] vdd Reg_32bit_30.Reg_1bit_9.net_3 24 200
| device Reg_32bit_30.Reg_1bit_9.inverter_2.pmos.2 550 200
p data[9] vdd Reg_32bit_30.Reg_1bit_9.net_3 24 200
| device Reg_32bit_30.Reg_1bit_9.inverter_2.pmos.3 550 200
p data[9] vdd Reg_32bit_30.Reg_1bit_9.net_3 24 200
| device Reg_32bit_30.Reg_1bit_9.inverter_2.pmos.4 550 200
p data[9] vdd Reg_32bit_30.Reg_1bit_9.net_3 24 200
| end Reg_32bit_30.Reg_1bit_9.inverter_2
| device Reg_32bit_30.Reg_1bit_9.nmos_1 730 230
n inR1[31] Reg_32bit_30.Reg_1bit_9.net_2 out1[9] 24 100
| device Reg_32bit_30.Reg_1bit_9.nmos_2 730 360
n inR2[31] Reg_32bit_30.Reg_1bit_9.net_2 out2[9] 24 100
| end Reg_32bit_30.Reg_1bit_9
| begin Reg_32bit_30.Reg_1bit_10 510 1410
| begin Reg_32bit_30.Reg_1bit_10.inverter 560 210
| device Reg_32bit_30.Reg_1bit_10.inverter.nmos 550 360
n Reg_32bit_30.Reg_1bit_10.net_2 gnd Reg_32bit_30.Reg_1bit_10.net_1 24 100
| device Reg_32bit_30.Reg_1bit_10.inverter.pmos 550 200
p Reg_32bit_30.Reg_1bit_10.net_2 vdd Reg_32bit_30.Reg_1bit_10.net_1 24 200
| end Reg_32bit_30.Reg_1bit_10.inverter
| device Reg_32bit_30.Reg_1bit_10.nmos.1 390 260
n w[31] Reg_32bit_30.Reg_1bit_10.net_3 Reg_32bit_30.Reg_1bit_10.net_1 24 100
| device Reg_32bit_30.Reg_1bit_10.nmos.2 390 260
n w[31] Reg_32bit_30.Reg_1bit_10.net_3 Reg_32bit_30.Reg_1bit_10.net_1 24 100
| device Reg_32bit_30.Reg_1bit_10.nmos.3 390 260
n w[31] Reg_32bit_30.Reg_1bit_10.net_3 Reg_32bit_30.Reg_1bit_10.net_1 24 100
| device Reg_32bit_30.Reg_1bit_10.nmos.4 390 260
n w[31] Reg_32bit_30.Reg_1bit_10.net_3 Reg_32bit_30.Reg_1bit_10.net_1 24 100
| begin Reg_32bit_30.Reg_1bit_10.inverter_1 550 380
| device Reg_32bit_30.Reg_1bit_10.inverter_1.nmos.1 550 360
n Reg_32bit_30.Reg_1bit_10.net_1 gnd Reg_32bit_30.Reg_1bit_10.net_2 24 100
| device Reg_32bit_30.Reg_1bit_10.inverter_1.nmos.2 550 360
n Reg_32bit_30.Reg_1bit_10.net_1 gnd Reg_32bit_30.Reg_1bit_10.net_2 24 100
| device Reg_32bit_30.Reg_1bit_10.inverter_1.nmos.3 550 360
n Reg_32bit_30.Reg_1bit_10.net_1 gnd Reg_32bit_30.Reg_1bit_10.net_2 24 100
| device Reg_32bit_30.Reg_1bit_10.inverter_1.nmos.4 550 360
n Reg_32bit_30.Reg_1bit_10.net_1 gnd Reg_32bit_30.Reg_1bit_10.net_2 24 100
| device Reg_32bit_30.Reg_1bit_10.inverter_1.pmos.1 550 200
p Reg_32bit_30.Reg_1bit_10.net_1 vdd Reg_32bit_30.Reg_1bit_10.net_2 24 200
| device Reg_32bit_30.Reg_1bit_10.inverter_1.pmos.2 550 200
p Reg_32bit_30.Reg_1bit_10.net_1 vdd Reg_32bit_30.Reg_1bit_10.net_2 24 200
| device Reg_32bit_30.Reg_1bit_10.inverter_1.pmos.3 550 200
p Reg_32bit_30.Reg_1bit_10.net_1 vdd Reg_32bit_30.Reg_1bit_10.net_2 24 200
| device Reg_32bit_30.Reg_1bit_10.inverter_1.pmos.4 550 200
p Reg_32bit_30.Reg_1bit_10.net_1 vdd Reg_32bit_30.Reg_1bit_10.net_2 24 200
| end Reg_32bit_30.Reg_1bit_10.inverter_1
| begin Reg_32bit_30.Reg_1bit_10.inverter_2 290 260
| device Reg_32bit_30.Reg_1bit_10.inverter_2.nmos.1 550 360
n data[10] gnd Reg_32bit_30.Reg_1bit_10.net_3 24 100
| device Reg_32bit_30.Reg_1bit_10.inverter_2.nmos.2 550 360
n data[10] gnd Reg_32bit_30.Reg_1bit_10.net_3 24 100
| device Reg_32bit_30.Reg_1bit_10.inverter_2.nmos.3 550 360
n data[10] gnd Reg_32bit_30.Reg_1bit_10.net_3 24 100
| device Reg_32bit_30.Reg_1bit_10.inverter_2.nmos.4 550 360
n data[10] gnd Reg_32bit_30.Reg_1bit_10.net_3 24 100
| device Reg_32bit_30.Reg_1bit_10.inverter_2.pmos.1 550 200
p data[10] vdd Reg_32bit_30.Reg_1bit_10.net_3 24 200
| device Reg_32bit_30.Reg_1bit_10.inverter_2.pmos.2 550 200
p data[10] vdd Reg_32bit_30.Reg_1bit_10.net_3 24 200
| device Reg_32bit_30.Reg_1bit_10.inverter_2.pmos.3 550 200
p data[10] vdd Reg_32bit_30.Reg_1bit_10.net_3 24 200
| device Reg_32bit_30.Reg_1bit_10.inverter_2.pmos.4 550 200
p data[10] vdd Reg_32bit_30.Reg_1bit_10.net_3 24 200
| end Reg_32bit_30.Reg_1bit_10.inverter_2
| device Reg_32bit_30.Reg_1bit_10.nmos_1 730 230
n inR1[31] Reg_32bit_30.Reg_1bit_10.net_2 out1[10] 24 100
| device Reg_32bit_30.Reg_1bit_10.nmos_2 730 360
n inR2[31] Reg_32bit_30.Reg_1bit_10.net_2 out2[10] 24 100
| end Reg_32bit_30.Reg_1bit_10
| begin Reg_32bit_30.Reg_1bit_11 510 1540
| begin Reg_32bit_30.Reg_1bit_11.inverter 560 210
| device Reg_32bit_30.Reg_1bit_11.inverter.nmos 550 360
n Reg_32bit_30.Reg_1bit_11.net_2 gnd Reg_32bit_30.Reg_1bit_11.net_1 24 100
| device Reg_32bit_30.Reg_1bit_11.inverter.pmos 550 200
p Reg_32bit_30.Reg_1bit_11.net_2 vdd Reg_32bit_30.Reg_1bit_11.net_1 24 200
| end Reg_32bit_30.Reg_1bit_11.inverter
| device Reg_32bit_30.Reg_1bit_11.nmos.1 390 260
n w[31] Reg_32bit_30.Reg_1bit_11.net_3 Reg_32bit_30.Reg_1bit_11.net_1 24 100
| device Reg_32bit_30.Reg_1bit_11.nmos.2 390 260
n w[31] Reg_32bit_30.Reg_1bit_11.net_3 Reg_32bit_30.Reg_1bit_11.net_1 24 100
| device Reg_32bit_30.Reg_1bit_11.nmos.3 390 260
n w[31] Reg_32bit_30.Reg_1bit_11.net_3 Reg_32bit_30.Reg_1bit_11.net_1 24 100
| device Reg_32bit_30.Reg_1bit_11.nmos.4 390 260
n w[31] Reg_32bit_30.Reg_1bit_11.net_3 Reg_32bit_30.Reg_1bit_11.net_1 24 100
| begin Reg_32bit_30.Reg_1bit_11.inverter_1 550 380
| device Reg_32bit_30.Reg_1bit_11.inverter_1.nmos.1 550 360
n Reg_32bit_30.Reg_1bit_11.net_1 gnd Reg_32bit_30.Reg_1bit_11.net_2 24 100
| device Reg_32bit_30.Reg_1bit_11.inverter_1.nmos.2 550 360
n Reg_32bit_30.Reg_1bit_11.net_1 gnd Reg_32bit_30.Reg_1bit_11.net_2 24 100
| device Reg_32bit_30.Reg_1bit_11.inverter_1.nmos.3 550 360
n Reg_32bit_30.Reg_1bit_11.net_1 gnd Reg_32bit_30.Reg_1bit_11.net_2 24 100
| device Reg_32bit_30.Reg_1bit_11.inverter_1.nmos.4 550 360
n Reg_32bit_30.Reg_1bit_11.net_1 gnd Reg_32bit_30.Reg_1bit_11.net_2 24 100
| device Reg_32bit_30.Reg_1bit_11.inverter_1.pmos.1 550 200
p Reg_32bit_30.Reg_1bit_11.net_1 vdd Reg_32bit_30.Reg_1bit_11.net_2 24 200
| device Reg_32bit_30.Reg_1bit_11.inverter_1.pmos.2 550 200
p Reg_32bit_30.Reg_1bit_11.net_1 vdd Reg_32bit_30.Reg_1bit_11.net_2 24 200
| device Reg_32bit_30.Reg_1bit_11.inverter_1.pmos.3 550 200
p Reg_32bit_30.Reg_1bit_11.net_1 vdd Reg_32bit_30.Reg_1bit_11.net_2 24 200
| device Reg_32bit_30.Reg_1bit_11.inverter_1.pmos.4 550 200
p Reg_32bit_30.Reg_1bit_11.net_1 vdd Reg_32bit_30.Reg_1bit_11.net_2 24 200
| end Reg_32bit_30.Reg_1bit_11.inverter_1
| begin Reg_32bit_30.Reg_1bit_11.inverter_2 290 260
| device Reg_32bit_30.Reg_1bit_11.inverter_2.nmos.1 550 360
n data[11] gnd Reg_32bit_30.Reg_1bit_11.net_3 24 100
| device Reg_32bit_30.Reg_1bit_11.inverter_2.nmos.2 550 360
n data[11] gnd Reg_32bit_30.Reg_1bit_11.net_3 24 100
| device Reg_32bit_30.Reg_1bit_11.inverter_2.nmos.3 550 360
n data[11] gnd Reg_32bit_30.Reg_1bit_11.net_3 24 100
| device Reg_32bit_30.Reg_1bit_11.inverter_2.nmos.4 550 360
n data[11] gnd Reg_32bit_30.Reg_1bit_11.net_3 24 100
| device Reg_32bit_30.Reg_1bit_11.inverter_2.pmos.1 550 200
p data[11] vdd Reg_32bit_30.Reg_1bit_11.net_3 24 200
| device Reg_32bit_30.Reg_1bit_11.inverter_2.pmos.2 550 200
p data[11] vdd Reg_32bit_30.Reg_1bit_11.net_3 24 200
| device Reg_32bit_30.Reg_1bit_11.inverter_2.pmos.3 550 200
p data[11] vdd Reg_32bit_30.Reg_1bit_11.net_3 24 200
| device Reg_32bit_30.Reg_1bit_11.inverter_2.pmos.4 550 200
p data[11] vdd Reg_32bit_30.Reg_1bit_11.net_3 24 200
| end Reg_32bit_30.Reg_1bit_11.inverter_2
| device Reg_32bit_30.Reg_1bit_11.nmos_1 730 230
n inR1[31] Reg_32bit_30.Reg_1bit_11.net_2 out1[11] 24 100
| device Reg_32bit_30.Reg_1bit_11.nmos_2 730 360
n inR2[31] Reg_32bit_30.Reg_1bit_11.net_2 out2[11] 24 100
| end Reg_32bit_30.Reg_1bit_11
| begin Reg_32bit_30.Reg_1bit_12 510 1670
| begin Reg_32bit_30.Reg_1bit_12.inverter 560 210
| device Reg_32bit_30.Reg_1bit_12.inverter.nmos 550 360
n Reg_32bit_30.Reg_1bit_12.net_2 gnd Reg_32bit_30.Reg_1bit_12.net_1 24 100
| device Reg_32bit_30.Reg_1bit_12.inverter.pmos 550 200
p Reg_32bit_30.Reg_1bit_12.net_2 vdd Reg_32bit_30.Reg_1bit_12.net_1 24 200
| end Reg_32bit_30.Reg_1bit_12.inverter
| device Reg_32bit_30.Reg_1bit_12.nmos.1 390 260
n w[31] Reg_32bit_30.Reg_1bit_12.net_3 Reg_32bit_30.Reg_1bit_12.net_1 24 100
| device Reg_32bit_30.Reg_1bit_12.nmos.2 390 260
n w[31] Reg_32bit_30.Reg_1bit_12.net_3 Reg_32bit_30.Reg_1bit_12.net_1 24 100
| device Reg_32bit_30.Reg_1bit_12.nmos.3 390 260
n w[31] Reg_32bit_30.Reg_1bit_12.net_3 Reg_32bit_30.Reg_1bit_12.net_1 24 100
| device Reg_32bit_30.Reg_1bit_12.nmos.4 390 260
n w[31] Reg_32bit_30.Reg_1bit_12.net_3 Reg_32bit_30.Reg_1bit_12.net_1 24 100
| begin Reg_32bit_30.Reg_1bit_12.inverter_1 550 380
| device Reg_32bit_30.Reg_1bit_12.inverter_1.nmos.1 550 360
n Reg_32bit_30.Reg_1bit_12.net_1 gnd Reg_32bit_30.Reg_1bit_12.net_2 24 100
| device Reg_32bit_30.Reg_1bit_12.inverter_1.nmos.2 550 360
n Reg_32bit_30.Reg_1bit_12.net_1 gnd Reg_32bit_30.Reg_1bit_12.net_2 24 100
| device Reg_32bit_30.Reg_1bit_12.inverter_1.nmos.3 550 360
n Reg_32bit_30.Reg_1bit_12.net_1 gnd Reg_32bit_30.Reg_1bit_12.net_2 24 100
| device Reg_32bit_30.Reg_1bit_12.inverter_1.nmos.4 550 360
n Reg_32bit_30.Reg_1bit_12.net_1 gnd Reg_32bit_30.Reg_1bit_12.net_2 24 100
| device Reg_32bit_30.Reg_1bit_12.inverter_1.pmos.1 550 200
p Reg_32bit_30.Reg_1bit_12.net_1 vdd Reg_32bit_30.Reg_1bit_12.net_2 24 200
| device Reg_32bit_30.Reg_1bit_12.inverter_1.pmos.2 550 200
p Reg_32bit_30.Reg_1bit_12.net_1 vdd Reg_32bit_30.Reg_1bit_12.net_2 24 200
| device Reg_32bit_30.Reg_1bit_12.inverter_1.pmos.3 550 200
p Reg_32bit_30.Reg_1bit_12.net_1 vdd Reg_32bit_30.Reg_1bit_12.net_2 24 200
| device Reg_32bit_30.Reg_1bit_12.inverter_1.pmos.4 550 200
p Reg_32bit_30.Reg_1bit_12.net_1 vdd Reg_32bit_30.Reg_1bit_12.net_2 24 200
| end Reg_32bit_30.Reg_1bit_12.inverter_1
| begin Reg_32bit_30.Reg_1bit_12.inverter_2 290 260
| device Reg_32bit_30.Reg_1bit_12.inverter_2.nmos.1 550 360
n data[12] gnd Reg_32bit_30.Reg_1bit_12.net_3 24 100
| device Reg_32bit_30.Reg_1bit_12.inverter_2.nmos.2 550 360
n data[12] gnd Reg_32bit_30.Reg_1bit_12.net_3 24 100
| device Reg_32bit_30.Reg_1bit_12.inverter_2.nmos.3 550 360
n data[12] gnd Reg_32bit_30.Reg_1bit_12.net_3 24 100
| device Reg_32bit_30.Reg_1bit_12.inverter_2.nmos.4 550 360
n data[12] gnd Reg_32bit_30.Reg_1bit_12.net_3 24 100
| device Reg_32bit_30.Reg_1bit_12.inverter_2.pmos.1 550 200
p data[12] vdd Reg_32bit_30.Reg_1bit_12.net_3 24 200
| device Reg_32bit_30.Reg_1bit_12.inverter_2.pmos.2 550 200
p data[12] vdd Reg_32bit_30.Reg_1bit_12.net_3 24 200
| device Reg_32bit_30.Reg_1bit_12.inverter_2.pmos.3 550 200
p data[12] vdd Reg_32bit_30.Reg_1bit_12.net_3 24 200
| device Reg_32bit_30.Reg_1bit_12.inverter_2.pmos.4 550 200
p data[12] vdd Reg_32bit_30.Reg_1bit_12.net_3 24 200
| end Reg_32bit_30.Reg_1bit_12.inverter_2
| device Reg_32bit_30.Reg_1bit_12.nmos_1 730 230
n inR1[31] Reg_32bit_30.Reg_1bit_12.net_2 out1[12] 24 100
| device Reg_32bit_30.Reg_1bit_12.nmos_2 730 360
n inR2[31] Reg_32bit_30.Reg_1bit_12.net_2 out2[12] 24 100
| end Reg_32bit_30.Reg_1bit_12
| begin Reg_32bit_30.Reg_1bit_13 510 1800
| begin Reg_32bit_30.Reg_1bit_13.inverter 560 210
| device Reg_32bit_30.Reg_1bit_13.inverter.nmos 550 360
n Reg_32bit_30.Reg_1bit_13.net_2 gnd Reg_32bit_30.Reg_1bit_13.net_1 24 100
| device Reg_32bit_30.Reg_1bit_13.inverter.pmos 550 200
p Reg_32bit_30.Reg_1bit_13.net_2 vdd Reg_32bit_30.Reg_1bit_13.net_1 24 200
| end Reg_32bit_30.Reg_1bit_13.inverter
| device Reg_32bit_30.Reg_1bit_13.nmos.1 390 260
n w[31] Reg_32bit_30.Reg_1bit_13.net_3 Reg_32bit_30.Reg_1bit_13.net_1 24 100
| device Reg_32bit_30.Reg_1bit_13.nmos.2 390 260
n w[31] Reg_32bit_30.Reg_1bit_13.net_3 Reg_32bit_30.Reg_1bit_13.net_1 24 100
| device Reg_32bit_30.Reg_1bit_13.nmos.3 390 260
n w[31] Reg_32bit_30.Reg_1bit_13.net_3 Reg_32bit_30.Reg_1bit_13.net_1 24 100
| device Reg_32bit_30.Reg_1bit_13.nmos.4 390 260
n w[31] Reg_32bit_30.Reg_1bit_13.net_3 Reg_32bit_30.Reg_1bit_13.net_1 24 100
| begin Reg_32bit_30.Reg_1bit_13.inverter_1 550 380
| device Reg_32bit_30.Reg_1bit_13.inverter_1.nmos.1 550 360
n Reg_32bit_30.Reg_1bit_13.net_1 gnd Reg_32bit_30.Reg_1bit_13.net_2 24 100
| device Reg_32bit_30.Reg_1bit_13.inverter_1.nmos.2 550 360
n Reg_32bit_30.Reg_1bit_13.net_1 gnd Reg_32bit_30.Reg_1bit_13.net_2 24 100
| device Reg_32bit_30.Reg_1bit_13.inverter_1.nmos.3 550 360
n Reg_32bit_30.Reg_1bit_13.net_1 gnd Reg_32bit_30.Reg_1bit_13.net_2 24 100
| device Reg_32bit_30.Reg_1bit_13.inverter_1.nmos.4 550 360
n Reg_32bit_30.Reg_1bit_13.net_1 gnd Reg_32bit_30.Reg_1bit_13.net_2 24 100
| device Reg_32bit_30.Reg_1bit_13.inverter_1.pmos.1 550 200
p Reg_32bit_30.Reg_1bit_13.net_1 vdd Reg_32bit_30.Reg_1bit_13.net_2 24 200
| device Reg_32bit_30.Reg_1bit_13.inverter_1.pmos.2 550 200
p Reg_32bit_30.Reg_1bit_13.net_1 vdd Reg_32bit_30.Reg_1bit_13.net_2 24 200
| device Reg_32bit_30.Reg_1bit_13.inverter_1.pmos.3 550 200
p Reg_32bit_30.Reg_1bit_13.net_1 vdd Reg_32bit_30.Reg_1bit_13.net_2 24 200
| device Reg_32bit_30.Reg_1bit_13.inverter_1.pmos.4 550 200
p Reg_32bit_30.Reg_1bit_13.net_1 vdd Reg_32bit_30.Reg_1bit_13.net_2 24 200
| end Reg_32bit_30.Reg_1bit_13.inverter_1
| begin Reg_32bit_30.Reg_1bit_13.inverter_2 290 260
| device Reg_32bit_30.Reg_1bit_13.inverter_2.nmos.1 550 360
n data[13] gnd Reg_32bit_30.Reg_1bit_13.net_3 24 100
| device Reg_32bit_30.Reg_1bit_13.inverter_2.nmos.2 550 360
n data[13] gnd Reg_32bit_30.Reg_1bit_13.net_3 24 100
| device Reg_32bit_30.Reg_1bit_13.inverter_2.nmos.3 550 360
n data[13] gnd Reg_32bit_30.Reg_1bit_13.net_3 24 100
| device Reg_32bit_30.Reg_1bit_13.inverter_2.nmos.4 550 360
n data[13] gnd Reg_32bit_30.Reg_1bit_13.net_3 24 100
| device Reg_32bit_30.Reg_1bit_13.inverter_2.pmos.1 550 200
p data[13] vdd Reg_32bit_30.Reg_1bit_13.net_3 24 200
| device Reg_32bit_30.Reg_1bit_13.inverter_2.pmos.2 550 200
p data[13] vdd Reg_32bit_30.Reg_1bit_13.net_3 24 200
| device Reg_32bit_30.Reg_1bit_13.inverter_2.pmos.3 550 200
p data[13] vdd Reg_32bit_30.Reg_1bit_13.net_3 24 200
| device Reg_32bit_30.Reg_1bit_13.inverter_2.pmos.4 550 200
p data[13] vdd Reg_32bit_30.Reg_1bit_13.net_3 24 200
| end Reg_32bit_30.Reg_1bit_13.inverter_2
| device Reg_32bit_30.Reg_1bit_13.nmos_1 730 230
n inR1[31] Reg_32bit_30.Reg_1bit_13.net_2 out1[13] 24 100
| device Reg_32bit_30.Reg_1bit_13.nmos_2 730 360
n inR2[31] Reg_32bit_30.Reg_1bit_13.net_2 out2[13] 24 100
| end Reg_32bit_30.Reg_1bit_13
| begin Reg_32bit_30.Reg_1bit_14 510 1930
| begin Reg_32bit_30.Reg_1bit_14.inverter 560 210
| device Reg_32bit_30.Reg_1bit_14.inverter.nmos 550 360
n Reg_32bit_30.Reg_1bit_14.net_2 gnd Reg_32bit_30.Reg_1bit_14.net_1 24 100
| device Reg_32bit_30.Reg_1bit_14.inverter.pmos 550 200
p Reg_32bit_30.Reg_1bit_14.net_2 vdd Reg_32bit_30.Reg_1bit_14.net_1 24 200
| end Reg_32bit_30.Reg_1bit_14.inverter
| device Reg_32bit_30.Reg_1bit_14.nmos.1 390 260
n w[31] Reg_32bit_30.Reg_1bit_14.net_3 Reg_32bit_30.Reg_1bit_14.net_1 24 100
| device Reg_32bit_30.Reg_1bit_14.nmos.2 390 260
n w[31] Reg_32bit_30.Reg_1bit_14.net_3 Reg_32bit_30.Reg_1bit_14.net_1 24 100
| device Reg_32bit_30.Reg_1bit_14.nmos.3 390 260
n w[31] Reg_32bit_30.Reg_1bit_14.net_3 Reg_32bit_30.Reg_1bit_14.net_1 24 100
| device Reg_32bit_30.Reg_1bit_14.nmos.4 390 260
n w[31] Reg_32bit_30.Reg_1bit_14.net_3 Reg_32bit_30.Reg_1bit_14.net_1 24 100
| begin Reg_32bit_30.Reg_1bit_14.inverter_1 550 380
| device Reg_32bit_30.Reg_1bit_14.inverter_1.nmos.1 550 360
n Reg_32bit_30.Reg_1bit_14.net_1 gnd Reg_32bit_30.Reg_1bit_14.net_2 24 100
| device Reg_32bit_30.Reg_1bit_14.inverter_1.nmos.2 550 360
n Reg_32bit_30.Reg_1bit_14.net_1 gnd Reg_32bit_30.Reg_1bit_14.net_2 24 100
| device Reg_32bit_30.Reg_1bit_14.inverter_1.nmos.3 550 360
n Reg_32bit_30.Reg_1bit_14.net_1 gnd Reg_32bit_30.Reg_1bit_14.net_2 24 100
| device Reg_32bit_30.Reg_1bit_14.inverter_1.nmos.4 550 360
n Reg_32bit_30.Reg_1bit_14.net_1 gnd Reg_32bit_30.Reg_1bit_14.net_2 24 100
| device Reg_32bit_30.Reg_1bit_14.inverter_1.pmos.1 550 200
p Reg_32bit_30.Reg_1bit_14.net_1 vdd Reg_32bit_30.Reg_1bit_14.net_2 24 200
| device Reg_32bit_30.Reg_1bit_14.inverter_1.pmos.2 550 200
p Reg_32bit_30.Reg_1bit_14.net_1 vdd Reg_32bit_30.Reg_1bit_14.net_2 24 200
| device Reg_32bit_30.Reg_1bit_14.inverter_1.pmos.3 550 200
p Reg_32bit_30.Reg_1bit_14.net_1 vdd Reg_32bit_30.Reg_1bit_14.net_2 24 200
| device Reg_32bit_30.Reg_1bit_14.inverter_1.pmos.4 550 200
p Reg_32bit_30.Reg_1bit_14.net_1 vdd Reg_32bit_30.Reg_1bit_14.net_2 24 200
| end Reg_32bit_30.Reg_1bit_14.inverter_1
| begin Reg_32bit_30.Reg_1bit_14.inverter_2 290 260
| device Reg_32bit_30.Reg_1bit_14.inverter_2.nmos.1 550 360
n data[14] gnd Reg_32bit_30.Reg_1bit_14.net_3 24 100
| device Reg_32bit_30.Reg_1bit_14.inverter_2.nmos.2 550 360
n data[14] gnd Reg_32bit_30.Reg_1bit_14.net_3 24 100
| device Reg_32bit_30.Reg_1bit_14.inverter_2.nmos.3 550 360
n data[14] gnd Reg_32bit_30.Reg_1bit_14.net_3 24 100
| device Reg_32bit_30.Reg_1bit_14.inverter_2.nmos.4 550 360
n data[14] gnd Reg_32bit_30.Reg_1bit_14.net_3 24 100
| device Reg_32bit_30.Reg_1bit_14.inverter_2.pmos.1 550 200
p data[14] vdd Reg_32bit_30.Reg_1bit_14.net_3 24 200
| device Reg_32bit_30.Reg_1bit_14.inverter_2.pmos.2 550 200
p data[14] vdd Reg_32bit_30.Reg_1bit_14.net_3 24 200
| device Reg_32bit_30.Reg_1bit_14.inverter_2.pmos.3 550 200
p data[14] vdd Reg_32bit_30.Reg_1bit_14.net_3 24 200
| device Reg_32bit_30.Reg_1bit_14.inverter_2.pmos.4 550 200
p data[14] vdd Reg_32bit_30.Reg_1bit_14.net_3 24 200
| end Reg_32bit_30.Reg_1bit_14.inverter_2
| device Reg_32bit_30.Reg_1bit_14.nmos_1 730 230
n inR1[31] Reg_32bit_30.Reg_1bit_14.net_2 out1[14] 24 100
| device Reg_32bit_30.Reg_1bit_14.nmos_2 730 360
n inR2[31] Reg_32bit_30.Reg_1bit_14.net_2 out2[14] 24 100
| end Reg_32bit_30.Reg_1bit_14
| begin Reg_32bit_30.Reg_1bit_15 510 2060
| begin Reg_32bit_30.Reg_1bit_15.inverter 560 210
| device Reg_32bit_30.Reg_1bit_15.inverter.nmos 550 360
n Reg_32bit_30.Reg_1bit_15.net_2 gnd Reg_32bit_30.Reg_1bit_15.net_1 24 100
| device Reg_32bit_30.Reg_1bit_15.inverter.pmos 550 200
p Reg_32bit_30.Reg_1bit_15.net_2 vdd Reg_32bit_30.Reg_1bit_15.net_1 24 200
| end Reg_32bit_30.Reg_1bit_15.inverter
| device Reg_32bit_30.Reg_1bit_15.nmos.1 390 260
n w[31] Reg_32bit_30.Reg_1bit_15.net_3 Reg_32bit_30.Reg_1bit_15.net_1 24 100
| device Reg_32bit_30.Reg_1bit_15.nmos.2 390 260
n w[31] Reg_32bit_30.Reg_1bit_15.net_3 Reg_32bit_30.Reg_1bit_15.net_1 24 100
| device Reg_32bit_30.Reg_1bit_15.nmos.3 390 260
n w[31] Reg_32bit_30.Reg_1bit_15.net_3 Reg_32bit_30.Reg_1bit_15.net_1 24 100
| device Reg_32bit_30.Reg_1bit_15.nmos.4 390 260
n w[31] Reg_32bit_30.Reg_1bit_15.net_3 Reg_32bit_30.Reg_1bit_15.net_1 24 100
| begin Reg_32bit_30.Reg_1bit_15.inverter_1 550 380
| device Reg_32bit_30.Reg_1bit_15.inverter_1.nmos.1 550 360
n Reg_32bit_30.Reg_1bit_15.net_1 gnd Reg_32bit_30.Reg_1bit_15.net_2 24 100
| device Reg_32bit_30.Reg_1bit_15.inverter_1.nmos.2 550 360
n Reg_32bit_30.Reg_1bit_15.net_1 gnd Reg_32bit_30.Reg_1bit_15.net_2 24 100
| device Reg_32bit_30.Reg_1bit_15.inverter_1.nmos.3 550 360
n Reg_32bit_30.Reg_1bit_15.net_1 gnd Reg_32bit_30.Reg_1bit_15.net_2 24 100
| device Reg_32bit_30.Reg_1bit_15.inverter_1.nmos.4 550 360
n Reg_32bit_30.Reg_1bit_15.net_1 gnd Reg_32bit_30.Reg_1bit_15.net_2 24 100
| device Reg_32bit_30.Reg_1bit_15.inverter_1.pmos.1 550 200
p Reg_32bit_30.Reg_1bit_15.net_1 vdd Reg_32bit_30.Reg_1bit_15.net_2 24 200
| device Reg_32bit_30.Reg_1bit_15.inverter_1.pmos.2 550 200
p Reg_32bit_30.Reg_1bit_15.net_1 vdd Reg_32bit_30.Reg_1bit_15.net_2 24 200
| device Reg_32bit_30.Reg_1bit_15.inverter_1.pmos.3 550 200
p Reg_32bit_30.Reg_1bit_15.net_1 vdd Reg_32bit_30.Reg_1bit_15.net_2 24 200
| device Reg_32bit_30.Reg_1bit_15.inverter_1.pmos.4 550 200
p Reg_32bit_30.Reg_1bit_15.net_1 vdd Reg_32bit_30.Reg_1bit_15.net_2 24 200
| end Reg_32bit_30.Reg_1bit_15.inverter_1
| begin Reg_32bit_30.Reg_1bit_15.inverter_2 290 260
| device Reg_32bit_30.Reg_1bit_15.inverter_2.nmos.1 550 360
n data[15] gnd Reg_32bit_30.Reg_1bit_15.net_3 24 100
| device Reg_32bit_30.Reg_1bit_15.inverter_2.nmos.2 550 360
n data[15] gnd Reg_32bit_30.Reg_1bit_15.net_3 24 100
| device Reg_32bit_30.Reg_1bit_15.inverter_2.nmos.3 550 360
n data[15] gnd Reg_32bit_30.Reg_1bit_15.net_3 24 100
| device Reg_32bit_30.Reg_1bit_15.inverter_2.nmos.4 550 360
n data[15] gnd Reg_32bit_30.Reg_1bit_15.net_3 24 100
| device Reg_32bit_30.Reg_1bit_15.inverter_2.pmos.1 550 200
p data[15] vdd Reg_32bit_30.Reg_1bit_15.net_3 24 200
| device Reg_32bit_30.Reg_1bit_15.inverter_2.pmos.2 550 200
p data[15] vdd Reg_32bit_30.Reg_1bit_15.net_3 24 200
| device Reg_32bit_30.Reg_1bit_15.inverter_2.pmos.3 550 200
p data[15] vdd Reg_32bit_30.Reg_1bit_15.net_3 24 200
| device Reg_32bit_30.Reg_1bit_15.inverter_2.pmos.4 550 200
p data[15] vdd Reg_32bit_30.Reg_1bit_15.net_3 24 200
| end Reg_32bit_30.Reg_1bit_15.inverter_2
| device Reg_32bit_30.Reg_1bit_15.nmos_1 730 230
n inR1[31] Reg_32bit_30.Reg_1bit_15.net_2 out1[15] 24 100
| device Reg_32bit_30.Reg_1bit_15.nmos_2 730 360
n inR2[31] Reg_32bit_30.Reg_1bit_15.net_2 out2[15] 24 100
| end Reg_32bit_30.Reg_1bit_15
| begin Reg_32bit_30.Reg_1bit_16 510 2200
| begin Reg_32bit_30.Reg_1bit_16.inverter 560 210
| device Reg_32bit_30.Reg_1bit_16.inverter.nmos 550 360
n Reg_32bit_30.Reg_1bit_16.net_2 gnd Reg_32bit_30.Reg_1bit_16.net_1 24 100
| device Reg_32bit_30.Reg_1bit_16.inverter.pmos 550 200
p Reg_32bit_30.Reg_1bit_16.net_2 vdd Reg_32bit_30.Reg_1bit_16.net_1 24 200
| end Reg_32bit_30.Reg_1bit_16.inverter
| device Reg_32bit_30.Reg_1bit_16.nmos.1 390 260
n w[31] Reg_32bit_30.Reg_1bit_16.net_3 Reg_32bit_30.Reg_1bit_16.net_1 24 100
| device Reg_32bit_30.Reg_1bit_16.nmos.2 390 260
n w[31] Reg_32bit_30.Reg_1bit_16.net_3 Reg_32bit_30.Reg_1bit_16.net_1 24 100
| device Reg_32bit_30.Reg_1bit_16.nmos.3 390 260
n w[31] Reg_32bit_30.Reg_1bit_16.net_3 Reg_32bit_30.Reg_1bit_16.net_1 24 100
| device Reg_32bit_30.Reg_1bit_16.nmos.4 390 260
n w[31] Reg_32bit_30.Reg_1bit_16.net_3 Reg_32bit_30.Reg_1bit_16.net_1 24 100
| begin Reg_32bit_30.Reg_1bit_16.inverter_1 550 380
| device Reg_32bit_30.Reg_1bit_16.inverter_1.nmos.1 550 360
n Reg_32bit_30.Reg_1bit_16.net_1 gnd Reg_32bit_30.Reg_1bit_16.net_2 24 100
| device Reg_32bit_30.Reg_1bit_16.inverter_1.nmos.2 550 360
n Reg_32bit_30.Reg_1bit_16.net_1 gnd Reg_32bit_30.Reg_1bit_16.net_2 24 100
| device Reg_32bit_30.Reg_1bit_16.inverter_1.nmos.3 550 360
n Reg_32bit_30.Reg_1bit_16.net_1 gnd Reg_32bit_30.Reg_1bit_16.net_2 24 100
| device Reg_32bit_30.Reg_1bit_16.inverter_1.nmos.4 550 360
n Reg_32bit_30.Reg_1bit_16.net_1 gnd Reg_32bit_30.Reg_1bit_16.net_2 24 100
| device Reg_32bit_30.Reg_1bit_16.inverter_1.pmos.1 550 200
p Reg_32bit_30.Reg_1bit_16.net_1 vdd Reg_32bit_30.Reg_1bit_16.net_2 24 200
| device Reg_32bit_30.Reg_1bit_16.inverter_1.pmos.2 550 200
p Reg_32bit_30.Reg_1bit_16.net_1 vdd Reg_32bit_30.Reg_1bit_16.net_2 24 200
| device Reg_32bit_30.Reg_1bit_16.inverter_1.pmos.3 550 200
p Reg_32bit_30.Reg_1bit_16.net_1 vdd Reg_32bit_30.Reg_1bit_16.net_2 24 200
| device Reg_32bit_30.Reg_1bit_16.inverter_1.pmos.4 550 200
p Reg_32bit_30.Reg_1bit_16.net_1 vdd Reg_32bit_30.Reg_1bit_16.net_2 24 200
| end Reg_32bit_30.Reg_1bit_16.inverter_1
| begin Reg_32bit_30.Reg_1bit_16.inverter_2 290 260
| device Reg_32bit_30.Reg_1bit_16.inverter_2.nmos.1 550 360
n data[16] gnd Reg_32bit_30.Reg_1bit_16.net_3 24 100
| device Reg_32bit_30.Reg_1bit_16.inverter_2.nmos.2 550 360
n data[16] gnd Reg_32bit_30.Reg_1bit_16.net_3 24 100
| device Reg_32bit_30.Reg_1bit_16.inverter_2.nmos.3 550 360
n data[16] gnd Reg_32bit_30.Reg_1bit_16.net_3 24 100
| device Reg_32bit_30.Reg_1bit_16.inverter_2.nmos.4 550 360
n data[16] gnd Reg_32bit_30.Reg_1bit_16.net_3 24 100
| device Reg_32bit_30.Reg_1bit_16.inverter_2.pmos.1 550 200
p data[16] vdd Reg_32bit_30.Reg_1bit_16.net_3 24 200
| device Reg_32bit_30.Reg_1bit_16.inverter_2.pmos.2 550 200
p data[16] vdd Reg_32bit_30.Reg_1bit_16.net_3 24 200
| device Reg_32bit_30.Reg_1bit_16.inverter_2.pmos.3 550 200
p data[16] vdd Reg_32bit_30.Reg_1bit_16.net_3 24 200
| device Reg_32bit_30.Reg_1bit_16.inverter_2.pmos.4 550 200
p data[16] vdd Reg_32bit_30.Reg_1bit_16.net_3 24 200
| end Reg_32bit_30.Reg_1bit_16.inverter_2
| device Reg_32bit_30.Reg_1bit_16.nmos_1 730 230
n inR1[31] Reg_32bit_30.Reg_1bit_16.net_2 out1[16] 24 100
| device Reg_32bit_30.Reg_1bit_16.nmos_2 730 360
n inR2[31] Reg_32bit_30.Reg_1bit_16.net_2 out2[16] 24 100
| end Reg_32bit_30.Reg_1bit_16
| begin Reg_32bit_30.Reg_1bit_17 510 2330
| begin Reg_32bit_30.Reg_1bit_17.inverter 560 210
| device Reg_32bit_30.Reg_1bit_17.inverter.nmos 550 360
n Reg_32bit_30.Reg_1bit_17.net_2 gnd Reg_32bit_30.Reg_1bit_17.net_1 24 100
| device Reg_32bit_30.Reg_1bit_17.inverter.pmos 550 200
p Reg_32bit_30.Reg_1bit_17.net_2 vdd Reg_32bit_30.Reg_1bit_17.net_1 24 200
| end Reg_32bit_30.Reg_1bit_17.inverter
| device Reg_32bit_30.Reg_1bit_17.nmos.1 390 260
n w[31] Reg_32bit_30.Reg_1bit_17.net_3 Reg_32bit_30.Reg_1bit_17.net_1 24 100
| device Reg_32bit_30.Reg_1bit_17.nmos.2 390 260
n w[31] Reg_32bit_30.Reg_1bit_17.net_3 Reg_32bit_30.Reg_1bit_17.net_1 24 100
| device Reg_32bit_30.Reg_1bit_17.nmos.3 390 260
n w[31] Reg_32bit_30.Reg_1bit_17.net_3 Reg_32bit_30.Reg_1bit_17.net_1 24 100
| device Reg_32bit_30.Reg_1bit_17.nmos.4 390 260
n w[31] Reg_32bit_30.Reg_1bit_17.net_3 Reg_32bit_30.Reg_1bit_17.net_1 24 100
| begin Reg_32bit_30.Reg_1bit_17.inverter_1 550 380
| device Reg_32bit_30.Reg_1bit_17.inverter_1.nmos.1 550 360
n Reg_32bit_30.Reg_1bit_17.net_1 gnd Reg_32bit_30.Reg_1bit_17.net_2 24 100
| device Reg_32bit_30.Reg_1bit_17.inverter_1.nmos.2 550 360
n Reg_32bit_30.Reg_1bit_17.net_1 gnd Reg_32bit_30.Reg_1bit_17.net_2 24 100
| device Reg_32bit_30.Reg_1bit_17.inverter_1.nmos.3 550 360
n Reg_32bit_30.Reg_1bit_17.net_1 gnd Reg_32bit_30.Reg_1bit_17.net_2 24 100
| device Reg_32bit_30.Reg_1bit_17.inverter_1.nmos.4 550 360
n Reg_32bit_30.Reg_1bit_17.net_1 gnd Reg_32bit_30.Reg_1bit_17.net_2 24 100
| device Reg_32bit_30.Reg_1bit_17.inverter_1.pmos.1 550 200
p Reg_32bit_30.Reg_1bit_17.net_1 vdd Reg_32bit_30.Reg_1bit_17.net_2 24 200
| device Reg_32bit_30.Reg_1bit_17.inverter_1.pmos.2 550 200
p Reg_32bit_30.Reg_1bit_17.net_1 vdd Reg_32bit_30.Reg_1bit_17.net_2 24 200
| device Reg_32bit_30.Reg_1bit_17.inverter_1.pmos.3 550 200
p Reg_32bit_30.Reg_1bit_17.net_1 vdd Reg_32bit_30.Reg_1bit_17.net_2 24 200
| device Reg_32bit_30.Reg_1bit_17.inverter_1.pmos.4 550 200
p Reg_32bit_30.Reg_1bit_17.net_1 vdd Reg_32bit_30.Reg_1bit_17.net_2 24 200
| end Reg_32bit_30.Reg_1bit_17.inverter_1
| begin Reg_32bit_30.Reg_1bit_17.inverter_2 290 260
| device Reg_32bit_30.Reg_1bit_17.inverter_2.nmos.1 550 360
n data[17] gnd Reg_32bit_30.Reg_1bit_17.net_3 24 100
| device Reg_32bit_30.Reg_1bit_17.inverter_2.nmos.2 550 360
n data[17] gnd Reg_32bit_30.Reg_1bit_17.net_3 24 100
| device Reg_32bit_30.Reg_1bit_17.inverter_2.nmos.3 550 360
n data[17] gnd Reg_32bit_30.Reg_1bit_17.net_3 24 100
| device Reg_32bit_30.Reg_1bit_17.inverter_2.nmos.4 550 360
n data[17] gnd Reg_32bit_30.Reg_1bit_17.net_3 24 100
| device Reg_32bit_30.Reg_1bit_17.inverter_2.pmos.1 550 200
p data[17] vdd Reg_32bit_30.Reg_1bit_17.net_3 24 200
| device Reg_32bit_30.Reg_1bit_17.inverter_2.pmos.2 550 200
p data[17] vdd Reg_32bit_30.Reg_1bit_17.net_3 24 200
| device Reg_32bit_30.Reg_1bit_17.inverter_2.pmos.3 550 200
p data[17] vdd Reg_32bit_30.Reg_1bit_17.net_3 24 200
| device Reg_32bit_30.Reg_1bit_17.inverter_2.pmos.4 550 200
p data[17] vdd Reg_32bit_30.Reg_1bit_17.net_3 24 200
| end Reg_32bit_30.Reg_1bit_17.inverter_2
| device Reg_32bit_30.Reg_1bit_17.nmos_1 730 230
n inR1[31] Reg_32bit_30.Reg_1bit_17.net_2 out1[17] 24 100
| device Reg_32bit_30.Reg_1bit_17.nmos_2 730 360
n inR2[31] Reg_32bit_30.Reg_1bit_17.net_2 out2[17] 24 100
| end Reg_32bit_30.Reg_1bit_17
| begin Reg_32bit_30.Reg_1bit_18 510 2460
| begin Reg_32bit_30.Reg_1bit_18.inverter 560 210
| device Reg_32bit_30.Reg_1bit_18.inverter.nmos 550 360
n Reg_32bit_30.Reg_1bit_18.net_2 gnd Reg_32bit_30.Reg_1bit_18.net_1 24 100
| device Reg_32bit_30.Reg_1bit_18.inverter.pmos 550 200
p Reg_32bit_30.Reg_1bit_18.net_2 vdd Reg_32bit_30.Reg_1bit_18.net_1 24 200
| end Reg_32bit_30.Reg_1bit_18.inverter
| device Reg_32bit_30.Reg_1bit_18.nmos.1 390 260
n w[31] Reg_32bit_30.Reg_1bit_18.net_3 Reg_32bit_30.Reg_1bit_18.net_1 24 100
| device Reg_32bit_30.Reg_1bit_18.nmos.2 390 260
n w[31] Reg_32bit_30.Reg_1bit_18.net_3 Reg_32bit_30.Reg_1bit_18.net_1 24 100
| device Reg_32bit_30.Reg_1bit_18.nmos.3 390 260
n w[31] Reg_32bit_30.Reg_1bit_18.net_3 Reg_32bit_30.Reg_1bit_18.net_1 24 100
| device Reg_32bit_30.Reg_1bit_18.nmos.4 390 260
n w[31] Reg_32bit_30.Reg_1bit_18.net_3 Reg_32bit_30.Reg_1bit_18.net_1 24 100
| begin Reg_32bit_30.Reg_1bit_18.inverter_1 550 380
| device Reg_32bit_30.Reg_1bit_18.inverter_1.nmos.1 550 360
n Reg_32bit_30.Reg_1bit_18.net_1 gnd Reg_32bit_30.Reg_1bit_18.net_2 24 100
| device Reg_32bit_30.Reg_1bit_18.inverter_1.nmos.2 550 360
n Reg_32bit_30.Reg_1bit_18.net_1 gnd Reg_32bit_30.Reg_1bit_18.net_2 24 100
| device Reg_32bit_30.Reg_1bit_18.inverter_1.nmos.3 550 360
n Reg_32bit_30.Reg_1bit_18.net_1 gnd Reg_32bit_30.Reg_1bit_18.net_2 24 100
| device Reg_32bit_30.Reg_1bit_18.inverter_1.nmos.4 550 360
n Reg_32bit_30.Reg_1bit_18.net_1 gnd Reg_32bit_30.Reg_1bit_18.net_2 24 100
| device Reg_32bit_30.Reg_1bit_18.inverter_1.pmos.1 550 200
p Reg_32bit_30.Reg_1bit_18.net_1 vdd Reg_32bit_30.Reg_1bit_18.net_2 24 200
| device Reg_32bit_30.Reg_1bit_18.inverter_1.pmos.2 550 200
p Reg_32bit_30.Reg_1bit_18.net_1 vdd Reg_32bit_30.Reg_1bit_18.net_2 24 200
| device Reg_32bit_30.Reg_1bit_18.inverter_1.pmos.3 550 200
p Reg_32bit_30.Reg_1bit_18.net_1 vdd Reg_32bit_30.Reg_1bit_18.net_2 24 200
| device Reg_32bit_30.Reg_1bit_18.inverter_1.pmos.4 550 200
p Reg_32bit_30.Reg_1bit_18.net_1 vdd Reg_32bit_30.Reg_1bit_18.net_2 24 200
| end Reg_32bit_30.Reg_1bit_18.inverter_1
| begin Reg_32bit_30.Reg_1bit_18.inverter_2 290 260
| device Reg_32bit_30.Reg_1bit_18.inverter_2.nmos.1 550 360
n data[18] gnd Reg_32bit_30.Reg_1bit_18.net_3 24 100
| device Reg_32bit_30.Reg_1bit_18.inverter_2.nmos.2 550 360
n data[18] gnd Reg_32bit_30.Reg_1bit_18.net_3 24 100
| device Reg_32bit_30.Reg_1bit_18.inverter_2.nmos.3 550 360
n data[18] gnd Reg_32bit_30.Reg_1bit_18.net_3 24 100
| device Reg_32bit_30.Reg_1bit_18.inverter_2.nmos.4 550 360
n data[18] gnd Reg_32bit_30.Reg_1bit_18.net_3 24 100
| device Reg_32bit_30.Reg_1bit_18.inverter_2.pmos.1 550 200
p data[18] vdd Reg_32bit_30.Reg_1bit_18.net_3 24 200
| device Reg_32bit_30.Reg_1bit_18.inverter_2.pmos.2 550 200
p data[18] vdd Reg_32bit_30.Reg_1bit_18.net_3 24 200
| device Reg_32bit_30.Reg_1bit_18.inverter_2.pmos.3 550 200
p data[18] vdd Reg_32bit_30.Reg_1bit_18.net_3 24 200
| device Reg_32bit_30.Reg_1bit_18.inverter_2.pmos.4 550 200
p data[18] vdd Reg_32bit_30.Reg_1bit_18.net_3 24 200
| end Reg_32bit_30.Reg_1bit_18.inverter_2
| device Reg_32bit_30.Reg_1bit_18.nmos_1 730 230
n inR1[31] Reg_32bit_30.Reg_1bit_18.net_2 out1[18] 24 100
| device Reg_32bit_30.Reg_1bit_18.nmos_2 730 360
n inR2[31] Reg_32bit_30.Reg_1bit_18.net_2 out2[18] 24 100
| end Reg_32bit_30.Reg_1bit_18
| begin Reg_32bit_30.Reg_1bit_19 510 2590
| begin Reg_32bit_30.Reg_1bit_19.inverter 560 210
| device Reg_32bit_30.Reg_1bit_19.inverter.nmos 550 360
n Reg_32bit_30.Reg_1bit_19.net_2 gnd Reg_32bit_30.Reg_1bit_19.net_1 24 100
| device Reg_32bit_30.Reg_1bit_19.inverter.pmos 550 200
p Reg_32bit_30.Reg_1bit_19.net_2 vdd Reg_32bit_30.Reg_1bit_19.net_1 24 200
| end Reg_32bit_30.Reg_1bit_19.inverter
| device Reg_32bit_30.Reg_1bit_19.nmos.1 390 260
n w[31] Reg_32bit_30.Reg_1bit_19.net_3 Reg_32bit_30.Reg_1bit_19.net_1 24 100
| device Reg_32bit_30.Reg_1bit_19.nmos.2 390 260
n w[31] Reg_32bit_30.Reg_1bit_19.net_3 Reg_32bit_30.Reg_1bit_19.net_1 24 100
| device Reg_32bit_30.Reg_1bit_19.nmos.3 390 260
n w[31] Reg_32bit_30.Reg_1bit_19.net_3 Reg_32bit_30.Reg_1bit_19.net_1 24 100
| device Reg_32bit_30.Reg_1bit_19.nmos.4 390 260
n w[31] Reg_32bit_30.Reg_1bit_19.net_3 Reg_32bit_30.Reg_1bit_19.net_1 24 100
| begin Reg_32bit_30.Reg_1bit_19.inverter_1 550 380
| device Reg_32bit_30.Reg_1bit_19.inverter_1.nmos.1 550 360
n Reg_32bit_30.Reg_1bit_19.net_1 gnd Reg_32bit_30.Reg_1bit_19.net_2 24 100
| device Reg_32bit_30.Reg_1bit_19.inverter_1.nmos.2 550 360
n Reg_32bit_30.Reg_1bit_19.net_1 gnd Reg_32bit_30.Reg_1bit_19.net_2 24 100
| device Reg_32bit_30.Reg_1bit_19.inverter_1.nmos.3 550 360
n Reg_32bit_30.Reg_1bit_19.net_1 gnd Reg_32bit_30.Reg_1bit_19.net_2 24 100
| device Reg_32bit_30.Reg_1bit_19.inverter_1.nmos.4 550 360
n Reg_32bit_30.Reg_1bit_19.net_1 gnd Reg_32bit_30.Reg_1bit_19.net_2 24 100
| device Reg_32bit_30.Reg_1bit_19.inverter_1.pmos.1 550 200
p Reg_32bit_30.Reg_1bit_19.net_1 vdd Reg_32bit_30.Reg_1bit_19.net_2 24 200
| device Reg_32bit_30.Reg_1bit_19.inverter_1.pmos.2 550 200
p Reg_32bit_30.Reg_1bit_19.net_1 vdd Reg_32bit_30.Reg_1bit_19.net_2 24 200
| device Reg_32bit_30.Reg_1bit_19.inverter_1.pmos.3 550 200
p Reg_32bit_30.Reg_1bit_19.net_1 vdd Reg_32bit_30.Reg_1bit_19.net_2 24 200
| device Reg_32bit_30.Reg_1bit_19.inverter_1.pmos.4 550 200
p Reg_32bit_30.Reg_1bit_19.net_1 vdd Reg_32bit_30.Reg_1bit_19.net_2 24 200
| end Reg_32bit_30.Reg_1bit_19.inverter_1
| begin Reg_32bit_30.Reg_1bit_19.inverter_2 290 260
| device Reg_32bit_30.Reg_1bit_19.inverter_2.nmos.1 550 360
n data[19] gnd Reg_32bit_30.Reg_1bit_19.net_3 24 100
| device Reg_32bit_30.Reg_1bit_19.inverter_2.nmos.2 550 360
n data[19] gnd Reg_32bit_30.Reg_1bit_19.net_3 24 100
| device Reg_32bit_30.Reg_1bit_19.inverter_2.nmos.3 550 360
n data[19] gnd Reg_32bit_30.Reg_1bit_19.net_3 24 100
| device Reg_32bit_30.Reg_1bit_19.inverter_2.nmos.4 550 360
n data[19] gnd Reg_32bit_30.Reg_1bit_19.net_3 24 100
| device Reg_32bit_30.Reg_1bit_19.inverter_2.pmos.1 550 200
p data[19] vdd Reg_32bit_30.Reg_1bit_19.net_3 24 200
| device Reg_32bit_30.Reg_1bit_19.inverter_2.pmos.2 550 200
p data[19] vdd Reg_32bit_30.Reg_1bit_19.net_3 24 200
| device Reg_32bit_30.Reg_1bit_19.inverter_2.pmos.3 550 200
p data[19] vdd Reg_32bit_30.Reg_1bit_19.net_3 24 200
| device Reg_32bit_30.Reg_1bit_19.inverter_2.pmos.4 550 200
p data[19] vdd Reg_32bit_30.Reg_1bit_19.net_3 24 200
| end Reg_32bit_30.Reg_1bit_19.inverter_2
| device Reg_32bit_30.Reg_1bit_19.nmos_1 730 230
n inR1[31] Reg_32bit_30.Reg_1bit_19.net_2 out1[19] 24 100
| device Reg_32bit_30.Reg_1bit_19.nmos_2 730 360
n inR2[31] Reg_32bit_30.Reg_1bit_19.net_2 out2[19] 24 100
| end Reg_32bit_30.Reg_1bit_19
| begin Reg_32bit_30.Reg_1bit_20 510 2720
| begin Reg_32bit_30.Reg_1bit_20.inverter 560 210
| device Reg_32bit_30.Reg_1bit_20.inverter.nmos 550 360
n Reg_32bit_30.Reg_1bit_20.net_2 gnd Reg_32bit_30.Reg_1bit_20.net_1 24 100
| device Reg_32bit_30.Reg_1bit_20.inverter.pmos 550 200
p Reg_32bit_30.Reg_1bit_20.net_2 vdd Reg_32bit_30.Reg_1bit_20.net_1 24 200
| end Reg_32bit_30.Reg_1bit_20.inverter
| device Reg_32bit_30.Reg_1bit_20.nmos.1 390 260
n w[31] Reg_32bit_30.Reg_1bit_20.net_3 Reg_32bit_30.Reg_1bit_20.net_1 24 100
| device Reg_32bit_30.Reg_1bit_20.nmos.2 390 260
n w[31] Reg_32bit_30.Reg_1bit_20.net_3 Reg_32bit_30.Reg_1bit_20.net_1 24 100
| device Reg_32bit_30.Reg_1bit_20.nmos.3 390 260
n w[31] Reg_32bit_30.Reg_1bit_20.net_3 Reg_32bit_30.Reg_1bit_20.net_1 24 100
| device Reg_32bit_30.Reg_1bit_20.nmos.4 390 260
n w[31] Reg_32bit_30.Reg_1bit_20.net_3 Reg_32bit_30.Reg_1bit_20.net_1 24 100
| begin Reg_32bit_30.Reg_1bit_20.inverter_1 550 380
| device Reg_32bit_30.Reg_1bit_20.inverter_1.nmos.1 550 360
n Reg_32bit_30.Reg_1bit_20.net_1 gnd Reg_32bit_30.Reg_1bit_20.net_2 24 100
| device Reg_32bit_30.Reg_1bit_20.inverter_1.nmos.2 550 360
n Reg_32bit_30.Reg_1bit_20.net_1 gnd Reg_32bit_30.Reg_1bit_20.net_2 24 100
| device Reg_32bit_30.Reg_1bit_20.inverter_1.nmos.3 550 360
n Reg_32bit_30.Reg_1bit_20.net_1 gnd Reg_32bit_30.Reg_1bit_20.net_2 24 100
| device Reg_32bit_30.Reg_1bit_20.inverter_1.nmos.4 550 360
n Reg_32bit_30.Reg_1bit_20.net_1 gnd Reg_32bit_30.Reg_1bit_20.net_2 24 100
| device Reg_32bit_30.Reg_1bit_20.inverter_1.pmos.1 550 200
p Reg_32bit_30.Reg_1bit_20.net_1 vdd Reg_32bit_30.Reg_1bit_20.net_2 24 200
| device Reg_32bit_30.Reg_1bit_20.inverter_1.pmos.2 550 200
p Reg_32bit_30.Reg_1bit_20.net_1 vdd Reg_32bit_30.Reg_1bit_20.net_2 24 200
| device Reg_32bit_30.Reg_1bit_20.inverter_1.pmos.3 550 200
p Reg_32bit_30.Reg_1bit_20.net_1 vdd Reg_32bit_30.Reg_1bit_20.net_2 24 200
| device Reg_32bit_30.Reg_1bit_20.inverter_1.pmos.4 550 200
p Reg_32bit_30.Reg_1bit_20.net_1 vdd Reg_32bit_30.Reg_1bit_20.net_2 24 200
| end Reg_32bit_30.Reg_1bit_20.inverter_1
| begin Reg_32bit_30.Reg_1bit_20.inverter_2 290 260
| device Reg_32bit_30.Reg_1bit_20.inverter_2.nmos.1 550 360
n data[20] gnd Reg_32bit_30.Reg_1bit_20.net_3 24 100
| device Reg_32bit_30.Reg_1bit_20.inverter_2.nmos.2 550 360
n data[20] gnd Reg_32bit_30.Reg_1bit_20.net_3 24 100
| device Reg_32bit_30.Reg_1bit_20.inverter_2.nmos.3 550 360
n data[20] gnd Reg_32bit_30.Reg_1bit_20.net_3 24 100
| device Reg_32bit_30.Reg_1bit_20.inverter_2.nmos.4 550 360
n data[20] gnd Reg_32bit_30.Reg_1bit_20.net_3 24 100
| device Reg_32bit_30.Reg_1bit_20.inverter_2.pmos.1 550 200
p data[20] vdd Reg_32bit_30.Reg_1bit_20.net_3 24 200
| device Reg_32bit_30.Reg_1bit_20.inverter_2.pmos.2 550 200
p data[20] vdd Reg_32bit_30.Reg_1bit_20.net_3 24 200
| device Reg_32bit_30.Reg_1bit_20.inverter_2.pmos.3 550 200
p data[20] vdd Reg_32bit_30.Reg_1bit_20.net_3 24 200
| device Reg_32bit_30.Reg_1bit_20.inverter_2.pmos.4 550 200
p data[20] vdd Reg_32bit_30.Reg_1bit_20.net_3 24 200
| end Reg_32bit_30.Reg_1bit_20.inverter_2
| device Reg_32bit_30.Reg_1bit_20.nmos_1 730 230
n inR1[31] Reg_32bit_30.Reg_1bit_20.net_2 out1[20] 24 100
| device Reg_32bit_30.Reg_1bit_20.nmos_2 730 360
n inR2[31] Reg_32bit_30.Reg_1bit_20.net_2 out2[20] 24 100
| end Reg_32bit_30.Reg_1bit_20
| begin Reg_32bit_30.Reg_1bit_21 510 2850
| begin Reg_32bit_30.Reg_1bit_21.inverter 560 210
| device Reg_32bit_30.Reg_1bit_21.inverter.nmos 550 360
n Reg_32bit_30.Reg_1bit_21.net_2 gnd Reg_32bit_30.Reg_1bit_21.net_1 24 100
| device Reg_32bit_30.Reg_1bit_21.inverter.pmos 550 200
p Reg_32bit_30.Reg_1bit_21.net_2 vdd Reg_32bit_30.Reg_1bit_21.net_1 24 200
| end Reg_32bit_30.Reg_1bit_21.inverter
| device Reg_32bit_30.Reg_1bit_21.nmos.1 390 260
n w[31] Reg_32bit_30.Reg_1bit_21.net_3 Reg_32bit_30.Reg_1bit_21.net_1 24 100
| device Reg_32bit_30.Reg_1bit_21.nmos.2 390 260
n w[31] Reg_32bit_30.Reg_1bit_21.net_3 Reg_32bit_30.Reg_1bit_21.net_1 24 100
| device Reg_32bit_30.Reg_1bit_21.nmos.3 390 260
n w[31] Reg_32bit_30.Reg_1bit_21.net_3 Reg_32bit_30.Reg_1bit_21.net_1 24 100
| device Reg_32bit_30.Reg_1bit_21.nmos.4 390 260
n w[31] Reg_32bit_30.Reg_1bit_21.net_3 Reg_32bit_30.Reg_1bit_21.net_1 24 100
| begin Reg_32bit_30.Reg_1bit_21.inverter_1 550 380
| device Reg_32bit_30.Reg_1bit_21.inverter_1.nmos.1 550 360
n Reg_32bit_30.Reg_1bit_21.net_1 gnd Reg_32bit_30.Reg_1bit_21.net_2 24 100
| device Reg_32bit_30.Reg_1bit_21.inverter_1.nmos.2 550 360
n Reg_32bit_30.Reg_1bit_21.net_1 gnd Reg_32bit_30.Reg_1bit_21.net_2 24 100
| device Reg_32bit_30.Reg_1bit_21.inverter_1.nmos.3 550 360
n Reg_32bit_30.Reg_1bit_21.net_1 gnd Reg_32bit_30.Reg_1bit_21.net_2 24 100
| device Reg_32bit_30.Reg_1bit_21.inverter_1.nmos.4 550 360
n Reg_32bit_30.Reg_1bit_21.net_1 gnd Reg_32bit_30.Reg_1bit_21.net_2 24 100
| device Reg_32bit_30.Reg_1bit_21.inverter_1.pmos.1 550 200
p Reg_32bit_30.Reg_1bit_21.net_1 vdd Reg_32bit_30.Reg_1bit_21.net_2 24 200
| device Reg_32bit_30.Reg_1bit_21.inverter_1.pmos.2 550 200
p Reg_32bit_30.Reg_1bit_21.net_1 vdd Reg_32bit_30.Reg_1bit_21.net_2 24 200
| device Reg_32bit_30.Reg_1bit_21.inverter_1.pmos.3 550 200
p Reg_32bit_30.Reg_1bit_21.net_1 vdd Reg_32bit_30.Reg_1bit_21.net_2 24 200
| device Reg_32bit_30.Reg_1bit_21.inverter_1.pmos.4 550 200
p Reg_32bit_30.Reg_1bit_21.net_1 vdd Reg_32bit_30.Reg_1bit_21.net_2 24 200
| end Reg_32bit_30.Reg_1bit_21.inverter_1
| begin Reg_32bit_30.Reg_1bit_21.inverter_2 290 260
| device Reg_32bit_30.Reg_1bit_21.inverter_2.nmos.1 550 360
n data[21] gnd Reg_32bit_30.Reg_1bit_21.net_3 24 100
| device Reg_32bit_30.Reg_1bit_21.inverter_2.nmos.2 550 360
n data[21] gnd Reg_32bit_30.Reg_1bit_21.net_3 24 100
| device Reg_32bit_30.Reg_1bit_21.inverter_2.nmos.3 550 360
n data[21] gnd Reg_32bit_30.Reg_1bit_21.net_3 24 100
| device Reg_32bit_30.Reg_1bit_21.inverter_2.nmos.4 550 360
n data[21] gnd Reg_32bit_30.Reg_1bit_21.net_3 24 100
| device Reg_32bit_30.Reg_1bit_21.inverter_2.pmos.1 550 200
p data[21] vdd Reg_32bit_30.Reg_1bit_21.net_3 24 200
| device Reg_32bit_30.Reg_1bit_21.inverter_2.pmos.2 550 200
p data[21] vdd Reg_32bit_30.Reg_1bit_21.net_3 24 200
| device Reg_32bit_30.Reg_1bit_21.inverter_2.pmos.3 550 200
p data[21] vdd Reg_32bit_30.Reg_1bit_21.net_3 24 200
| device Reg_32bit_30.Reg_1bit_21.inverter_2.pmos.4 550 200
p data[21] vdd Reg_32bit_30.Reg_1bit_21.net_3 24 200
| end Reg_32bit_30.Reg_1bit_21.inverter_2
| device Reg_32bit_30.Reg_1bit_21.nmos_1 730 230
n inR1[31] Reg_32bit_30.Reg_1bit_21.net_2 out1[21] 24 100
| device Reg_32bit_30.Reg_1bit_21.nmos_2 730 360
n inR2[31] Reg_32bit_30.Reg_1bit_21.net_2 out2[21] 24 100
| end Reg_32bit_30.Reg_1bit_21
| begin Reg_32bit_30.Reg_1bit_22 510 2980
| begin Reg_32bit_30.Reg_1bit_22.inverter 560 210
| device Reg_32bit_30.Reg_1bit_22.inverter.nmos 550 360
n Reg_32bit_30.Reg_1bit_22.net_2 gnd Reg_32bit_30.Reg_1bit_22.net_1 24 100
| device Reg_32bit_30.Reg_1bit_22.inverter.pmos 550 200
p Reg_32bit_30.Reg_1bit_22.net_2 vdd Reg_32bit_30.Reg_1bit_22.net_1 24 200
| end Reg_32bit_30.Reg_1bit_22.inverter
| device Reg_32bit_30.Reg_1bit_22.nmos.1 390 260
n w[31] Reg_32bit_30.Reg_1bit_22.net_3 Reg_32bit_30.Reg_1bit_22.net_1 24 100
| device Reg_32bit_30.Reg_1bit_22.nmos.2 390 260
n w[31] Reg_32bit_30.Reg_1bit_22.net_3 Reg_32bit_30.Reg_1bit_22.net_1 24 100
| device Reg_32bit_30.Reg_1bit_22.nmos.3 390 260
n w[31] Reg_32bit_30.Reg_1bit_22.net_3 Reg_32bit_30.Reg_1bit_22.net_1 24 100
| device Reg_32bit_30.Reg_1bit_22.nmos.4 390 260
n w[31] Reg_32bit_30.Reg_1bit_22.net_3 Reg_32bit_30.Reg_1bit_22.net_1 24 100
| begin Reg_32bit_30.Reg_1bit_22.inverter_1 550 380
| device Reg_32bit_30.Reg_1bit_22.inverter_1.nmos.1 550 360
n Reg_32bit_30.Reg_1bit_22.net_1 gnd Reg_32bit_30.Reg_1bit_22.net_2 24 100
| device Reg_32bit_30.Reg_1bit_22.inverter_1.nmos.2 550 360
n Reg_32bit_30.Reg_1bit_22.net_1 gnd Reg_32bit_30.Reg_1bit_22.net_2 24 100
| device Reg_32bit_30.Reg_1bit_22.inverter_1.nmos.3 550 360
n Reg_32bit_30.Reg_1bit_22.net_1 gnd Reg_32bit_30.Reg_1bit_22.net_2 24 100
| device Reg_32bit_30.Reg_1bit_22.inverter_1.nmos.4 550 360
n Reg_32bit_30.Reg_1bit_22.net_1 gnd Reg_32bit_30.Reg_1bit_22.net_2 24 100
| device Reg_32bit_30.Reg_1bit_22.inverter_1.pmos.1 550 200
p Reg_32bit_30.Reg_1bit_22.net_1 vdd Reg_32bit_30.Reg_1bit_22.net_2 24 200
| device Reg_32bit_30.Reg_1bit_22.inverter_1.pmos.2 550 200
p Reg_32bit_30.Reg_1bit_22.net_1 vdd Reg_32bit_30.Reg_1bit_22.net_2 24 200
| device Reg_32bit_30.Reg_1bit_22.inverter_1.pmos.3 550 200
p Reg_32bit_30.Reg_1bit_22.net_1 vdd Reg_32bit_30.Reg_1bit_22.net_2 24 200
| device Reg_32bit_30.Reg_1bit_22.inverter_1.pmos.4 550 200
p Reg_32bit_30.Reg_1bit_22.net_1 vdd Reg_32bit_30.Reg_1bit_22.net_2 24 200
| end Reg_32bit_30.Reg_1bit_22.inverter_1
| begin Reg_32bit_30.Reg_1bit_22.inverter_2 290 260
| device Reg_32bit_30.Reg_1bit_22.inverter_2.nmos.1 550 360
n data[22] gnd Reg_32bit_30.Reg_1bit_22.net_3 24 100
| device Reg_32bit_30.Reg_1bit_22.inverter_2.nmos.2 550 360
n data[22] gnd Reg_32bit_30.Reg_1bit_22.net_3 24 100
| device Reg_32bit_30.Reg_1bit_22.inverter_2.nmos.3 550 360
n data[22] gnd Reg_32bit_30.Reg_1bit_22.net_3 24 100
| device Reg_32bit_30.Reg_1bit_22.inverter_2.nmos.4 550 360
n data[22] gnd Reg_32bit_30.Reg_1bit_22.net_3 24 100
| device Reg_32bit_30.Reg_1bit_22.inverter_2.pmos.1 550 200
p data[22] vdd Reg_32bit_30.Reg_1bit_22.net_3 24 200
| device Reg_32bit_30.Reg_1bit_22.inverter_2.pmos.2 550 200
p data[22] vdd Reg_32bit_30.Reg_1bit_22.net_3 24 200
| device Reg_32bit_30.Reg_1bit_22.inverter_2.pmos.3 550 200
p data[22] vdd Reg_32bit_30.Reg_1bit_22.net_3 24 200
| device Reg_32bit_30.Reg_1bit_22.inverter_2.pmos.4 550 200
p data[22] vdd Reg_32bit_30.Reg_1bit_22.net_3 24 200
| end Reg_32bit_30.Reg_1bit_22.inverter_2
| device Reg_32bit_30.Reg_1bit_22.nmos_1 730 230
n inR1[31] Reg_32bit_30.Reg_1bit_22.net_2 out1[22] 24 100
| device Reg_32bit_30.Reg_1bit_22.nmos_2 730 360
n inR2[31] Reg_32bit_30.Reg_1bit_22.net_2 out2[22] 24 100
| end Reg_32bit_30.Reg_1bit_22
| begin Reg_32bit_30.Reg_1bit_23 510 3110
| begin Reg_32bit_30.Reg_1bit_23.inverter 560 210
| device Reg_32bit_30.Reg_1bit_23.inverter.nmos 550 360
n Reg_32bit_30.Reg_1bit_23.net_2 gnd Reg_32bit_30.Reg_1bit_23.net_1 24 100
| device Reg_32bit_30.Reg_1bit_23.inverter.pmos 550 200
p Reg_32bit_30.Reg_1bit_23.net_2 vdd Reg_32bit_30.Reg_1bit_23.net_1 24 200
| end Reg_32bit_30.Reg_1bit_23.inverter
| device Reg_32bit_30.Reg_1bit_23.nmos.1 390 260
n w[31] Reg_32bit_30.Reg_1bit_23.net_3 Reg_32bit_30.Reg_1bit_23.net_1 24 100
| device Reg_32bit_30.Reg_1bit_23.nmos.2 390 260
n w[31] Reg_32bit_30.Reg_1bit_23.net_3 Reg_32bit_30.Reg_1bit_23.net_1 24 100
| device Reg_32bit_30.Reg_1bit_23.nmos.3 390 260
n w[31] Reg_32bit_30.Reg_1bit_23.net_3 Reg_32bit_30.Reg_1bit_23.net_1 24 100
| device Reg_32bit_30.Reg_1bit_23.nmos.4 390 260
n w[31] Reg_32bit_30.Reg_1bit_23.net_3 Reg_32bit_30.Reg_1bit_23.net_1 24 100
| begin Reg_32bit_30.Reg_1bit_23.inverter_1 550 380
| device Reg_32bit_30.Reg_1bit_23.inverter_1.nmos.1 550 360
n Reg_32bit_30.Reg_1bit_23.net_1 gnd Reg_32bit_30.Reg_1bit_23.net_2 24 100
| device Reg_32bit_30.Reg_1bit_23.inverter_1.nmos.2 550 360
n Reg_32bit_30.Reg_1bit_23.net_1 gnd Reg_32bit_30.Reg_1bit_23.net_2 24 100
| device Reg_32bit_30.Reg_1bit_23.inverter_1.nmos.3 550 360
n Reg_32bit_30.Reg_1bit_23.net_1 gnd Reg_32bit_30.Reg_1bit_23.net_2 24 100
| device Reg_32bit_30.Reg_1bit_23.inverter_1.nmos.4 550 360
n Reg_32bit_30.Reg_1bit_23.net_1 gnd Reg_32bit_30.Reg_1bit_23.net_2 24 100
| device Reg_32bit_30.Reg_1bit_23.inverter_1.pmos.1 550 200
p Reg_32bit_30.Reg_1bit_23.net_1 vdd Reg_32bit_30.Reg_1bit_23.net_2 24 200
| device Reg_32bit_30.Reg_1bit_23.inverter_1.pmos.2 550 200
p Reg_32bit_30.Reg_1bit_23.net_1 vdd Reg_32bit_30.Reg_1bit_23.net_2 24 200
| device Reg_32bit_30.Reg_1bit_23.inverter_1.pmos.3 550 200
p Reg_32bit_30.Reg_1bit_23.net_1 vdd Reg_32bit_30.Reg_1bit_23.net_2 24 200
| device Reg_32bit_30.Reg_1bit_23.inverter_1.pmos.4 550 200
p Reg_32bit_30.Reg_1bit_23.net_1 vdd Reg_32bit_30.Reg_1bit_23.net_2 24 200
| end Reg_32bit_30.Reg_1bit_23.inverter_1
| begin Reg_32bit_30.Reg_1bit_23.inverter_2 290 260
| device Reg_32bit_30.Reg_1bit_23.inverter_2.nmos.1 550 360
n data[23] gnd Reg_32bit_30.Reg_1bit_23.net_3 24 100
| device Reg_32bit_30.Reg_1bit_23.inverter_2.nmos.2 550 360
n data[23] gnd Reg_32bit_30.Reg_1bit_23.net_3 24 100
| device Reg_32bit_30.Reg_1bit_23.inverter_2.nmos.3 550 360
n data[23] gnd Reg_32bit_30.Reg_1bit_23.net_3 24 100
| device Reg_32bit_30.Reg_1bit_23.inverter_2.nmos.4 550 360
n data[23] gnd Reg_32bit_30.Reg_1bit_23.net_3 24 100
| device Reg_32bit_30.Reg_1bit_23.inverter_2.pmos.1 550 200
p data[23] vdd Reg_32bit_30.Reg_1bit_23.net_3 24 200
| device Reg_32bit_30.Reg_1bit_23.inverter_2.pmos.2 550 200
p data[23] vdd Reg_32bit_30.Reg_1bit_23.net_3 24 200
| device Reg_32bit_30.Reg_1bit_23.inverter_2.pmos.3 550 200
p data[23] vdd Reg_32bit_30.Reg_1bit_23.net_3 24 200
| device Reg_32bit_30.Reg_1bit_23.inverter_2.pmos.4 550 200
p data[23] vdd Reg_32bit_30.Reg_1bit_23.net_3 24 200
| end Reg_32bit_30.Reg_1bit_23.inverter_2
| device Reg_32bit_30.Reg_1bit_23.nmos_1 730 230
n inR1[31] Reg_32bit_30.Reg_1bit_23.net_2 out1[23] 24 100
| device Reg_32bit_30.Reg_1bit_23.nmos_2 730 360
n inR2[31] Reg_32bit_30.Reg_1bit_23.net_2 out2[23] 24 100
| end Reg_32bit_30.Reg_1bit_23
| begin Reg_32bit_30.Reg_1bit_24 510 3250
| begin Reg_32bit_30.Reg_1bit_24.inverter 560 210
| device Reg_32bit_30.Reg_1bit_24.inverter.nmos 550 360
n Reg_32bit_30.Reg_1bit_24.net_2 gnd Reg_32bit_30.Reg_1bit_24.net_1 24 100
| device Reg_32bit_30.Reg_1bit_24.inverter.pmos 550 200
p Reg_32bit_30.Reg_1bit_24.net_2 vdd Reg_32bit_30.Reg_1bit_24.net_1 24 200
| end Reg_32bit_30.Reg_1bit_24.inverter
| device Reg_32bit_30.Reg_1bit_24.nmos.1 390 260
n w[31] Reg_32bit_30.Reg_1bit_24.net_3 Reg_32bit_30.Reg_1bit_24.net_1 24 100
| device Reg_32bit_30.Reg_1bit_24.nmos.2 390 260
n w[31] Reg_32bit_30.Reg_1bit_24.net_3 Reg_32bit_30.Reg_1bit_24.net_1 24 100
| device Reg_32bit_30.Reg_1bit_24.nmos.3 390 260
n w[31] Reg_32bit_30.Reg_1bit_24.net_3 Reg_32bit_30.Reg_1bit_24.net_1 24 100
| device Reg_32bit_30.Reg_1bit_24.nmos.4 390 260
n w[31] Reg_32bit_30.Reg_1bit_24.net_3 Reg_32bit_30.Reg_1bit_24.net_1 24 100
| begin Reg_32bit_30.Reg_1bit_24.inverter_1 550 380
| device Reg_32bit_30.Reg_1bit_24.inverter_1.nmos.1 550 360
n Reg_32bit_30.Reg_1bit_24.net_1 gnd Reg_32bit_30.Reg_1bit_24.net_2 24 100
| device Reg_32bit_30.Reg_1bit_24.inverter_1.nmos.2 550 360
n Reg_32bit_30.Reg_1bit_24.net_1 gnd Reg_32bit_30.Reg_1bit_24.net_2 24 100
| device Reg_32bit_30.Reg_1bit_24.inverter_1.nmos.3 550 360
n Reg_32bit_30.Reg_1bit_24.net_1 gnd Reg_32bit_30.Reg_1bit_24.net_2 24 100
| device Reg_32bit_30.Reg_1bit_24.inverter_1.nmos.4 550 360
n Reg_32bit_30.Reg_1bit_24.net_1 gnd Reg_32bit_30.Reg_1bit_24.net_2 24 100
| device Reg_32bit_30.Reg_1bit_24.inverter_1.pmos.1 550 200
p Reg_32bit_30.Reg_1bit_24.net_1 vdd Reg_32bit_30.Reg_1bit_24.net_2 24 200
| device Reg_32bit_30.Reg_1bit_24.inverter_1.pmos.2 550 200
p Reg_32bit_30.Reg_1bit_24.net_1 vdd Reg_32bit_30.Reg_1bit_24.net_2 24 200
| device Reg_32bit_30.Reg_1bit_24.inverter_1.pmos.3 550 200
p Reg_32bit_30.Reg_1bit_24.net_1 vdd Reg_32bit_30.Reg_1bit_24.net_2 24 200
| device Reg_32bit_30.Reg_1bit_24.inverter_1.pmos.4 550 200
p Reg_32bit_30.Reg_1bit_24.net_1 vdd Reg_32bit_30.Reg_1bit_24.net_2 24 200
| end Reg_32bit_30.Reg_1bit_24.inverter_1
| begin Reg_32bit_30.Reg_1bit_24.inverter_2 290 260
| device Reg_32bit_30.Reg_1bit_24.inverter_2.nmos.1 550 360
n data[24] gnd Reg_32bit_30.Reg_1bit_24.net_3 24 100
| device Reg_32bit_30.Reg_1bit_24.inverter_2.nmos.2 550 360
n data[24] gnd Reg_32bit_30.Reg_1bit_24.net_3 24 100
| device Reg_32bit_30.Reg_1bit_24.inverter_2.nmos.3 550 360
n data[24] gnd Reg_32bit_30.Reg_1bit_24.net_3 24 100
| device Reg_32bit_30.Reg_1bit_24.inverter_2.nmos.4 550 360
n data[24] gnd Reg_32bit_30.Reg_1bit_24.net_3 24 100
| device Reg_32bit_30.Reg_1bit_24.inverter_2.pmos.1 550 200
p data[24] vdd Reg_32bit_30.Reg_1bit_24.net_3 24 200
| device Reg_32bit_30.Reg_1bit_24.inverter_2.pmos.2 550 200
p data[24] vdd Reg_32bit_30.Reg_1bit_24.net_3 24 200
| device Reg_32bit_30.Reg_1bit_24.inverter_2.pmos.3 550 200
p data[24] vdd Reg_32bit_30.Reg_1bit_24.net_3 24 200
| device Reg_32bit_30.Reg_1bit_24.inverter_2.pmos.4 550 200
p data[24] vdd Reg_32bit_30.Reg_1bit_24.net_3 24 200
| end Reg_32bit_30.Reg_1bit_24.inverter_2
| device Reg_32bit_30.Reg_1bit_24.nmos_1 730 230
n inR1[31] Reg_32bit_30.Reg_1bit_24.net_2 out1[24] 24 100
| device Reg_32bit_30.Reg_1bit_24.nmos_2 730 360
n inR2[31] Reg_32bit_30.Reg_1bit_24.net_2 out2[24] 24 100
| end Reg_32bit_30.Reg_1bit_24
| begin Reg_32bit_30.Reg_1bit_25 510 3380
| begin Reg_32bit_30.Reg_1bit_25.inverter 560 210
| device Reg_32bit_30.Reg_1bit_25.inverter.nmos 550 360
n Reg_32bit_30.Reg_1bit_25.net_2 gnd Reg_32bit_30.Reg_1bit_25.net_1 24 100
| device Reg_32bit_30.Reg_1bit_25.inverter.pmos 550 200
p Reg_32bit_30.Reg_1bit_25.net_2 vdd Reg_32bit_30.Reg_1bit_25.net_1 24 200
| end Reg_32bit_30.Reg_1bit_25.inverter
| device Reg_32bit_30.Reg_1bit_25.nmos.1 390 260
n w[31] Reg_32bit_30.Reg_1bit_25.net_3 Reg_32bit_30.Reg_1bit_25.net_1 24 100
| device Reg_32bit_30.Reg_1bit_25.nmos.2 390 260
n w[31] Reg_32bit_30.Reg_1bit_25.net_3 Reg_32bit_30.Reg_1bit_25.net_1 24 100
| device Reg_32bit_30.Reg_1bit_25.nmos.3 390 260
n w[31] Reg_32bit_30.Reg_1bit_25.net_3 Reg_32bit_30.Reg_1bit_25.net_1 24 100
| device Reg_32bit_30.Reg_1bit_25.nmos.4 390 260
n w[31] Reg_32bit_30.Reg_1bit_25.net_3 Reg_32bit_30.Reg_1bit_25.net_1 24 100
| begin Reg_32bit_30.Reg_1bit_25.inverter_1 550 380
| device Reg_32bit_30.Reg_1bit_25.inverter_1.nmos.1 550 360
n Reg_32bit_30.Reg_1bit_25.net_1 gnd Reg_32bit_30.Reg_1bit_25.net_2 24 100
| device Reg_32bit_30.Reg_1bit_25.inverter_1.nmos.2 550 360
n Reg_32bit_30.Reg_1bit_25.net_1 gnd Reg_32bit_30.Reg_1bit_25.net_2 24 100
| device Reg_32bit_30.Reg_1bit_25.inverter_1.nmos.3 550 360
n Reg_32bit_30.Reg_1bit_25.net_1 gnd Reg_32bit_30.Reg_1bit_25.net_2 24 100
| device Reg_32bit_30.Reg_1bit_25.inverter_1.nmos.4 550 360
n Reg_32bit_30.Reg_1bit_25.net_1 gnd Reg_32bit_30.Reg_1bit_25.net_2 24 100
| device Reg_32bit_30.Reg_1bit_25.inverter_1.pmos.1 550 200
p Reg_32bit_30.Reg_1bit_25.net_1 vdd Reg_32bit_30.Reg_1bit_25.net_2 24 200
| device Reg_32bit_30.Reg_1bit_25.inverter_1.pmos.2 550 200
p Reg_32bit_30.Reg_1bit_25.net_1 vdd Reg_32bit_30.Reg_1bit_25.net_2 24 200
| device Reg_32bit_30.Reg_1bit_25.inverter_1.pmos.3 550 200
p Reg_32bit_30.Reg_1bit_25.net_1 vdd Reg_32bit_30.Reg_1bit_25.net_2 24 200
| device Reg_32bit_30.Reg_1bit_25.inverter_1.pmos.4 550 200
p Reg_32bit_30.Reg_1bit_25.net_1 vdd Reg_32bit_30.Reg_1bit_25.net_2 24 200
| end Reg_32bit_30.Reg_1bit_25.inverter_1
| begin Reg_32bit_30.Reg_1bit_25.inverter_2 290 260
| device Reg_32bit_30.Reg_1bit_25.inverter_2.nmos.1 550 360
n data[25] gnd Reg_32bit_30.Reg_1bit_25.net_3 24 100
| device Reg_32bit_30.Reg_1bit_25.inverter_2.nmos.2 550 360
n data[25] gnd Reg_32bit_30.Reg_1bit_25.net_3 24 100
| device Reg_32bit_30.Reg_1bit_25.inverter_2.nmos.3 550 360
n data[25] gnd Reg_32bit_30.Reg_1bit_25.net_3 24 100
| device Reg_32bit_30.Reg_1bit_25.inverter_2.nmos.4 550 360
n data[25] gnd Reg_32bit_30.Reg_1bit_25.net_3 24 100
| device Reg_32bit_30.Reg_1bit_25.inverter_2.pmos.1 550 200
p data[25] vdd Reg_32bit_30.Reg_1bit_25.net_3 24 200
| device Reg_32bit_30.Reg_1bit_25.inverter_2.pmos.2 550 200
p data[25] vdd Reg_32bit_30.Reg_1bit_25.net_3 24 200
| device Reg_32bit_30.Reg_1bit_25.inverter_2.pmos.3 550 200
p data[25] vdd Reg_32bit_30.Reg_1bit_25.net_3 24 200
| device Reg_32bit_30.Reg_1bit_25.inverter_2.pmos.4 550 200
p data[25] vdd Reg_32bit_30.Reg_1bit_25.net_3 24 200
| end Reg_32bit_30.Reg_1bit_25.inverter_2
| device Reg_32bit_30.Reg_1bit_25.nmos_1 730 230
n inR1[31] Reg_32bit_30.Reg_1bit_25.net_2 out1[25] 24 100
| device Reg_32bit_30.Reg_1bit_25.nmos_2 730 360
n inR2[31] Reg_32bit_30.Reg_1bit_25.net_2 out2[25] 24 100
| end Reg_32bit_30.Reg_1bit_25
| begin Reg_32bit_30.Reg_1bit_26 510 3510
| begin Reg_32bit_30.Reg_1bit_26.inverter 560 210
| device Reg_32bit_30.Reg_1bit_26.inverter.nmos 550 360
n Reg_32bit_30.Reg_1bit_26.net_2 gnd Reg_32bit_30.Reg_1bit_26.net_1 24 100
| device Reg_32bit_30.Reg_1bit_26.inverter.pmos 550 200
p Reg_32bit_30.Reg_1bit_26.net_2 vdd Reg_32bit_30.Reg_1bit_26.net_1 24 200
| end Reg_32bit_30.Reg_1bit_26.inverter
| device Reg_32bit_30.Reg_1bit_26.nmos.1 390 260
n w[31] Reg_32bit_30.Reg_1bit_26.net_3 Reg_32bit_30.Reg_1bit_26.net_1 24 100
| device Reg_32bit_30.Reg_1bit_26.nmos.2 390 260
n w[31] Reg_32bit_30.Reg_1bit_26.net_3 Reg_32bit_30.Reg_1bit_26.net_1 24 100
| device Reg_32bit_30.Reg_1bit_26.nmos.3 390 260
n w[31] Reg_32bit_30.Reg_1bit_26.net_3 Reg_32bit_30.Reg_1bit_26.net_1 24 100
| device Reg_32bit_30.Reg_1bit_26.nmos.4 390 260
n w[31] Reg_32bit_30.Reg_1bit_26.net_3 Reg_32bit_30.Reg_1bit_26.net_1 24 100
| begin Reg_32bit_30.Reg_1bit_26.inverter_1 550 380
| device Reg_32bit_30.Reg_1bit_26.inverter_1.nmos.1 550 360
n Reg_32bit_30.Reg_1bit_26.net_1 gnd Reg_32bit_30.Reg_1bit_26.net_2 24 100
| device Reg_32bit_30.Reg_1bit_26.inverter_1.nmos.2 550 360
n Reg_32bit_30.Reg_1bit_26.net_1 gnd Reg_32bit_30.Reg_1bit_26.net_2 24 100
| device Reg_32bit_30.Reg_1bit_26.inverter_1.nmos.3 550 360
n Reg_32bit_30.Reg_1bit_26.net_1 gnd Reg_32bit_30.Reg_1bit_26.net_2 24 100
| device Reg_32bit_30.Reg_1bit_26.inverter_1.nmos.4 550 360
n Reg_32bit_30.Reg_1bit_26.net_1 gnd Reg_32bit_30.Reg_1bit_26.net_2 24 100
| device Reg_32bit_30.Reg_1bit_26.inverter_1.pmos.1 550 200
p Reg_32bit_30.Reg_1bit_26.net_1 vdd Reg_32bit_30.Reg_1bit_26.net_2 24 200
| device Reg_32bit_30.Reg_1bit_26.inverter_1.pmos.2 550 200
p Reg_32bit_30.Reg_1bit_26.net_1 vdd Reg_32bit_30.Reg_1bit_26.net_2 24 200
| device Reg_32bit_30.Reg_1bit_26.inverter_1.pmos.3 550 200
p Reg_32bit_30.Reg_1bit_26.net_1 vdd Reg_32bit_30.Reg_1bit_26.net_2 24 200
| device Reg_32bit_30.Reg_1bit_26.inverter_1.pmos.4 550 200
p Reg_32bit_30.Reg_1bit_26.net_1 vdd Reg_32bit_30.Reg_1bit_26.net_2 24 200
| end Reg_32bit_30.Reg_1bit_26.inverter_1
| begin Reg_32bit_30.Reg_1bit_26.inverter_2 290 260
| device Reg_32bit_30.Reg_1bit_26.inverter_2.nmos.1 550 360
n data[26] gnd Reg_32bit_30.Reg_1bit_26.net_3 24 100
| device Reg_32bit_30.Reg_1bit_26.inverter_2.nmos.2 550 360
n data[26] gnd Reg_32bit_30.Reg_1bit_26.net_3 24 100
| device Reg_32bit_30.Reg_1bit_26.inverter_2.nmos.3 550 360
n data[26] gnd Reg_32bit_30.Reg_1bit_26.net_3 24 100
| device Reg_32bit_30.Reg_1bit_26.inverter_2.nmos.4 550 360
n data[26] gnd Reg_32bit_30.Reg_1bit_26.net_3 24 100
| device Reg_32bit_30.Reg_1bit_26.inverter_2.pmos.1 550 200
p data[26] vdd Reg_32bit_30.Reg_1bit_26.net_3 24 200
| device Reg_32bit_30.Reg_1bit_26.inverter_2.pmos.2 550 200
p data[26] vdd Reg_32bit_30.Reg_1bit_26.net_3 24 200
| device Reg_32bit_30.Reg_1bit_26.inverter_2.pmos.3 550 200
p data[26] vdd Reg_32bit_30.Reg_1bit_26.net_3 24 200
| device Reg_32bit_30.Reg_1bit_26.inverter_2.pmos.4 550 200
p data[26] vdd Reg_32bit_30.Reg_1bit_26.net_3 24 200
| end Reg_32bit_30.Reg_1bit_26.inverter_2
| device Reg_32bit_30.Reg_1bit_26.nmos_1 730 230
n inR1[31] Reg_32bit_30.Reg_1bit_26.net_2 out1[26] 24 100
| device Reg_32bit_30.Reg_1bit_26.nmos_2 730 360
n inR2[31] Reg_32bit_30.Reg_1bit_26.net_2 out2[26] 24 100
| end Reg_32bit_30.Reg_1bit_26
| begin Reg_32bit_30.Reg_1bit_27 510 3640
| begin Reg_32bit_30.Reg_1bit_27.inverter 560 210
| device Reg_32bit_30.Reg_1bit_27.inverter.nmos 550 360
n Reg_32bit_30.Reg_1bit_27.net_2 gnd Reg_32bit_30.Reg_1bit_27.net_1 24 100
| device Reg_32bit_30.Reg_1bit_27.inverter.pmos 550 200
p Reg_32bit_30.Reg_1bit_27.net_2 vdd Reg_32bit_30.Reg_1bit_27.net_1 24 200
| end Reg_32bit_30.Reg_1bit_27.inverter
| device Reg_32bit_30.Reg_1bit_27.nmos.1 390 260
n w[31] Reg_32bit_30.Reg_1bit_27.net_3 Reg_32bit_30.Reg_1bit_27.net_1 24 100
| device Reg_32bit_30.Reg_1bit_27.nmos.2 390 260
n w[31] Reg_32bit_30.Reg_1bit_27.net_3 Reg_32bit_30.Reg_1bit_27.net_1 24 100
| device Reg_32bit_30.Reg_1bit_27.nmos.3 390 260
n w[31] Reg_32bit_30.Reg_1bit_27.net_3 Reg_32bit_30.Reg_1bit_27.net_1 24 100
| device Reg_32bit_30.Reg_1bit_27.nmos.4 390 260
n w[31] Reg_32bit_30.Reg_1bit_27.net_3 Reg_32bit_30.Reg_1bit_27.net_1 24 100
| begin Reg_32bit_30.Reg_1bit_27.inverter_1 550 380
| device Reg_32bit_30.Reg_1bit_27.inverter_1.nmos.1 550 360
n Reg_32bit_30.Reg_1bit_27.net_1 gnd Reg_32bit_30.Reg_1bit_27.net_2 24 100
| device Reg_32bit_30.Reg_1bit_27.inverter_1.nmos.2 550 360
n Reg_32bit_30.Reg_1bit_27.net_1 gnd Reg_32bit_30.Reg_1bit_27.net_2 24 100
| device Reg_32bit_30.Reg_1bit_27.inverter_1.nmos.3 550 360
n Reg_32bit_30.Reg_1bit_27.net_1 gnd Reg_32bit_30.Reg_1bit_27.net_2 24 100
| device Reg_32bit_30.Reg_1bit_27.inverter_1.nmos.4 550 360
n Reg_32bit_30.Reg_1bit_27.net_1 gnd Reg_32bit_30.Reg_1bit_27.net_2 24 100
| device Reg_32bit_30.Reg_1bit_27.inverter_1.pmos.1 550 200
p Reg_32bit_30.Reg_1bit_27.net_1 vdd Reg_32bit_30.Reg_1bit_27.net_2 24 200
| device Reg_32bit_30.Reg_1bit_27.inverter_1.pmos.2 550 200
p Reg_32bit_30.Reg_1bit_27.net_1 vdd Reg_32bit_30.Reg_1bit_27.net_2 24 200
| device Reg_32bit_30.Reg_1bit_27.inverter_1.pmos.3 550 200
p Reg_32bit_30.Reg_1bit_27.net_1 vdd Reg_32bit_30.Reg_1bit_27.net_2 24 200
| device Reg_32bit_30.Reg_1bit_27.inverter_1.pmos.4 550 200
p Reg_32bit_30.Reg_1bit_27.net_1 vdd Reg_32bit_30.Reg_1bit_27.net_2 24 200
| end Reg_32bit_30.Reg_1bit_27.inverter_1
| begin Reg_32bit_30.Reg_1bit_27.inverter_2 290 260
| device Reg_32bit_30.Reg_1bit_27.inverter_2.nmos.1 550 360
n data[27] gnd Reg_32bit_30.Reg_1bit_27.net_3 24 100
| device Reg_32bit_30.Reg_1bit_27.inverter_2.nmos.2 550 360
n data[27] gnd Reg_32bit_30.Reg_1bit_27.net_3 24 100
| device Reg_32bit_30.Reg_1bit_27.inverter_2.nmos.3 550 360
n data[27] gnd Reg_32bit_30.Reg_1bit_27.net_3 24 100
| device Reg_32bit_30.Reg_1bit_27.inverter_2.nmos.4 550 360
n data[27] gnd Reg_32bit_30.Reg_1bit_27.net_3 24 100
| device Reg_32bit_30.Reg_1bit_27.inverter_2.pmos.1 550 200
p data[27] vdd Reg_32bit_30.Reg_1bit_27.net_3 24 200
| device Reg_32bit_30.Reg_1bit_27.inverter_2.pmos.2 550 200
p data[27] vdd Reg_32bit_30.Reg_1bit_27.net_3 24 200
| device Reg_32bit_30.Reg_1bit_27.inverter_2.pmos.3 550 200
p data[27] vdd Reg_32bit_30.Reg_1bit_27.net_3 24 200
| device Reg_32bit_30.Reg_1bit_27.inverter_2.pmos.4 550 200
p data[27] vdd Reg_32bit_30.Reg_1bit_27.net_3 24 200
| end Reg_32bit_30.Reg_1bit_27.inverter_2
| device Reg_32bit_30.Reg_1bit_27.nmos_1 730 230
n inR1[31] Reg_32bit_30.Reg_1bit_27.net_2 out1[27] 24 100
| device Reg_32bit_30.Reg_1bit_27.nmos_2 730 360
n inR2[31] Reg_32bit_30.Reg_1bit_27.net_2 out2[27] 24 100
| end Reg_32bit_30.Reg_1bit_27
| begin Reg_32bit_30.Reg_1bit_28 510 3770
| begin Reg_32bit_30.Reg_1bit_28.inverter 560 210
| device Reg_32bit_30.Reg_1bit_28.inverter.nmos 550 360
n Reg_32bit_30.Reg_1bit_28.net_2 gnd Reg_32bit_30.Reg_1bit_28.net_1 24 100
| device Reg_32bit_30.Reg_1bit_28.inverter.pmos 550 200
p Reg_32bit_30.Reg_1bit_28.net_2 vdd Reg_32bit_30.Reg_1bit_28.net_1 24 200
| end Reg_32bit_30.Reg_1bit_28.inverter
| device Reg_32bit_30.Reg_1bit_28.nmos.1 390 260
n w[31] Reg_32bit_30.Reg_1bit_28.net_3 Reg_32bit_30.Reg_1bit_28.net_1 24 100
| device Reg_32bit_30.Reg_1bit_28.nmos.2 390 260
n w[31] Reg_32bit_30.Reg_1bit_28.net_3 Reg_32bit_30.Reg_1bit_28.net_1 24 100
| device Reg_32bit_30.Reg_1bit_28.nmos.3 390 260
n w[31] Reg_32bit_30.Reg_1bit_28.net_3 Reg_32bit_30.Reg_1bit_28.net_1 24 100
| device Reg_32bit_30.Reg_1bit_28.nmos.4 390 260
n w[31] Reg_32bit_30.Reg_1bit_28.net_3 Reg_32bit_30.Reg_1bit_28.net_1 24 100
| begin Reg_32bit_30.Reg_1bit_28.inverter_1 550 380
| device Reg_32bit_30.Reg_1bit_28.inverter_1.nmos.1 550 360
n Reg_32bit_30.Reg_1bit_28.net_1 gnd Reg_32bit_30.Reg_1bit_28.net_2 24 100
| device Reg_32bit_30.Reg_1bit_28.inverter_1.nmos.2 550 360
n Reg_32bit_30.Reg_1bit_28.net_1 gnd Reg_32bit_30.Reg_1bit_28.net_2 24 100
| device Reg_32bit_30.Reg_1bit_28.inverter_1.nmos.3 550 360
n Reg_32bit_30.Reg_1bit_28.net_1 gnd Reg_32bit_30.Reg_1bit_28.net_2 24 100
| device Reg_32bit_30.Reg_1bit_28.inverter_1.nmos.4 550 360
n Reg_32bit_30.Reg_1bit_28.net_1 gnd Reg_32bit_30.Reg_1bit_28.net_2 24 100
| device Reg_32bit_30.Reg_1bit_28.inverter_1.pmos.1 550 200
p Reg_32bit_30.Reg_1bit_28.net_1 vdd Reg_32bit_30.Reg_1bit_28.net_2 24 200
| device Reg_32bit_30.Reg_1bit_28.inverter_1.pmos.2 550 200
p Reg_32bit_30.Reg_1bit_28.net_1 vdd Reg_32bit_30.Reg_1bit_28.net_2 24 200
| device Reg_32bit_30.Reg_1bit_28.inverter_1.pmos.3 550 200
p Reg_32bit_30.Reg_1bit_28.net_1 vdd Reg_32bit_30.Reg_1bit_28.net_2 24 200
| device Reg_32bit_30.Reg_1bit_28.inverter_1.pmos.4 550 200
p Reg_32bit_30.Reg_1bit_28.net_1 vdd Reg_32bit_30.Reg_1bit_28.net_2 24 200
| end Reg_32bit_30.Reg_1bit_28.inverter_1
| begin Reg_32bit_30.Reg_1bit_28.inverter_2 290 260
| device Reg_32bit_30.Reg_1bit_28.inverter_2.nmos.1 550 360
n data[28] gnd Reg_32bit_30.Reg_1bit_28.net_3 24 100
| device Reg_32bit_30.Reg_1bit_28.inverter_2.nmos.2 550 360
n data[28] gnd Reg_32bit_30.Reg_1bit_28.net_3 24 100
| device Reg_32bit_30.Reg_1bit_28.inverter_2.nmos.3 550 360
n data[28] gnd Reg_32bit_30.Reg_1bit_28.net_3 24 100
| device Reg_32bit_30.Reg_1bit_28.inverter_2.nmos.4 550 360
n data[28] gnd Reg_32bit_30.Reg_1bit_28.net_3 24 100
| device Reg_32bit_30.Reg_1bit_28.inverter_2.pmos.1 550 200
p data[28] vdd Reg_32bit_30.Reg_1bit_28.net_3 24 200
| device Reg_32bit_30.Reg_1bit_28.inverter_2.pmos.2 550 200
p data[28] vdd Reg_32bit_30.Reg_1bit_28.net_3 24 200
| device Reg_32bit_30.Reg_1bit_28.inverter_2.pmos.3 550 200
p data[28] vdd Reg_32bit_30.Reg_1bit_28.net_3 24 200
| device Reg_32bit_30.Reg_1bit_28.inverter_2.pmos.4 550 200
p data[28] vdd Reg_32bit_30.Reg_1bit_28.net_3 24 200
| end Reg_32bit_30.Reg_1bit_28.inverter_2
| device Reg_32bit_30.Reg_1bit_28.nmos_1 730 230
n inR1[31] Reg_32bit_30.Reg_1bit_28.net_2 out1[28] 24 100
| device Reg_32bit_30.Reg_1bit_28.nmos_2 730 360
n inR2[31] Reg_32bit_30.Reg_1bit_28.net_2 out2[28] 24 100
| end Reg_32bit_30.Reg_1bit_28
| begin Reg_32bit_30.Reg_1bit_29 510 3900
| begin Reg_32bit_30.Reg_1bit_29.inverter 560 210
| device Reg_32bit_30.Reg_1bit_29.inverter.nmos 550 360
n Reg_32bit_30.Reg_1bit_29.net_2 gnd Reg_32bit_30.Reg_1bit_29.net_1 24 100
| device Reg_32bit_30.Reg_1bit_29.inverter.pmos 550 200
p Reg_32bit_30.Reg_1bit_29.net_2 vdd Reg_32bit_30.Reg_1bit_29.net_1 24 200
| end Reg_32bit_30.Reg_1bit_29.inverter
| device Reg_32bit_30.Reg_1bit_29.nmos.1 390 260
n w[31] Reg_32bit_30.Reg_1bit_29.net_3 Reg_32bit_30.Reg_1bit_29.net_1 24 100
| device Reg_32bit_30.Reg_1bit_29.nmos.2 390 260
n w[31] Reg_32bit_30.Reg_1bit_29.net_3 Reg_32bit_30.Reg_1bit_29.net_1 24 100
| device Reg_32bit_30.Reg_1bit_29.nmos.3 390 260
n w[31] Reg_32bit_30.Reg_1bit_29.net_3 Reg_32bit_30.Reg_1bit_29.net_1 24 100
| device Reg_32bit_30.Reg_1bit_29.nmos.4 390 260
n w[31] Reg_32bit_30.Reg_1bit_29.net_3 Reg_32bit_30.Reg_1bit_29.net_1 24 100
| begin Reg_32bit_30.Reg_1bit_29.inverter_1 550 380
| device Reg_32bit_30.Reg_1bit_29.inverter_1.nmos.1 550 360
n Reg_32bit_30.Reg_1bit_29.net_1 gnd Reg_32bit_30.Reg_1bit_29.net_2 24 100
| device Reg_32bit_30.Reg_1bit_29.inverter_1.nmos.2 550 360
n Reg_32bit_30.Reg_1bit_29.net_1 gnd Reg_32bit_30.Reg_1bit_29.net_2 24 100
| device Reg_32bit_30.Reg_1bit_29.inverter_1.nmos.3 550 360
n Reg_32bit_30.Reg_1bit_29.net_1 gnd Reg_32bit_30.Reg_1bit_29.net_2 24 100
| device Reg_32bit_30.Reg_1bit_29.inverter_1.nmos.4 550 360
n Reg_32bit_30.Reg_1bit_29.net_1 gnd Reg_32bit_30.Reg_1bit_29.net_2 24 100
| device Reg_32bit_30.Reg_1bit_29.inverter_1.pmos.1 550 200
p Reg_32bit_30.Reg_1bit_29.net_1 vdd Reg_32bit_30.Reg_1bit_29.net_2 24 200
| device Reg_32bit_30.Reg_1bit_29.inverter_1.pmos.2 550 200
p Reg_32bit_30.Reg_1bit_29.net_1 vdd Reg_32bit_30.Reg_1bit_29.net_2 24 200
| device Reg_32bit_30.Reg_1bit_29.inverter_1.pmos.3 550 200
p Reg_32bit_30.Reg_1bit_29.net_1 vdd Reg_32bit_30.Reg_1bit_29.net_2 24 200
| device Reg_32bit_30.Reg_1bit_29.inverter_1.pmos.4 550 200
p Reg_32bit_30.Reg_1bit_29.net_1 vdd Reg_32bit_30.Reg_1bit_29.net_2 24 200
| end Reg_32bit_30.Reg_1bit_29.inverter_1
| begin Reg_32bit_30.Reg_1bit_29.inverter_2 290 260
| device Reg_32bit_30.Reg_1bit_29.inverter_2.nmos.1 550 360
n data[29] gnd Reg_32bit_30.Reg_1bit_29.net_3 24 100
| device Reg_32bit_30.Reg_1bit_29.inverter_2.nmos.2 550 360
n data[29] gnd Reg_32bit_30.Reg_1bit_29.net_3 24 100
| device Reg_32bit_30.Reg_1bit_29.inverter_2.nmos.3 550 360
n data[29] gnd Reg_32bit_30.Reg_1bit_29.net_3 24 100
| device Reg_32bit_30.Reg_1bit_29.inverter_2.nmos.4 550 360
n data[29] gnd Reg_32bit_30.Reg_1bit_29.net_3 24 100
| device Reg_32bit_30.Reg_1bit_29.inverter_2.pmos.1 550 200
p data[29] vdd Reg_32bit_30.Reg_1bit_29.net_3 24 200
| device Reg_32bit_30.Reg_1bit_29.inverter_2.pmos.2 550 200
p data[29] vdd Reg_32bit_30.Reg_1bit_29.net_3 24 200
| device Reg_32bit_30.Reg_1bit_29.inverter_2.pmos.3 550 200
p data[29] vdd Reg_32bit_30.Reg_1bit_29.net_3 24 200
| device Reg_32bit_30.Reg_1bit_29.inverter_2.pmos.4 550 200
p data[29] vdd Reg_32bit_30.Reg_1bit_29.net_3 24 200
| end Reg_32bit_30.Reg_1bit_29.inverter_2
| device Reg_32bit_30.Reg_1bit_29.nmos_1 730 230
n inR1[31] Reg_32bit_30.Reg_1bit_29.net_2 out1[29] 24 100
| device Reg_32bit_30.Reg_1bit_29.nmos_2 730 360
n inR2[31] Reg_32bit_30.Reg_1bit_29.net_2 out2[29] 24 100
| end Reg_32bit_30.Reg_1bit_29
| begin Reg_32bit_30.Reg_1bit_30 510 4030
| begin Reg_32bit_30.Reg_1bit_30.inverter 560 210
| device Reg_32bit_30.Reg_1bit_30.inverter.nmos 550 360
n Reg_32bit_30.Reg_1bit_30.net_2 gnd Reg_32bit_30.Reg_1bit_30.net_1 24 100
| device Reg_32bit_30.Reg_1bit_30.inverter.pmos 550 200
p Reg_32bit_30.Reg_1bit_30.net_2 vdd Reg_32bit_30.Reg_1bit_30.net_1 24 200
| end Reg_32bit_30.Reg_1bit_30.inverter
| device Reg_32bit_30.Reg_1bit_30.nmos.1 390 260
n w[31] Reg_32bit_30.Reg_1bit_30.net_3 Reg_32bit_30.Reg_1bit_30.net_1 24 100
| device Reg_32bit_30.Reg_1bit_30.nmos.2 390 260
n w[31] Reg_32bit_30.Reg_1bit_30.net_3 Reg_32bit_30.Reg_1bit_30.net_1 24 100
| device Reg_32bit_30.Reg_1bit_30.nmos.3 390 260
n w[31] Reg_32bit_30.Reg_1bit_30.net_3 Reg_32bit_30.Reg_1bit_30.net_1 24 100
| device Reg_32bit_30.Reg_1bit_30.nmos.4 390 260
n w[31] Reg_32bit_30.Reg_1bit_30.net_3 Reg_32bit_30.Reg_1bit_30.net_1 24 100
| begin Reg_32bit_30.Reg_1bit_30.inverter_1 550 380
| device Reg_32bit_30.Reg_1bit_30.inverter_1.nmos.1 550 360
n Reg_32bit_30.Reg_1bit_30.net_1 gnd Reg_32bit_30.Reg_1bit_30.net_2 24 100
| device Reg_32bit_30.Reg_1bit_30.inverter_1.nmos.2 550 360
n Reg_32bit_30.Reg_1bit_30.net_1 gnd Reg_32bit_30.Reg_1bit_30.net_2 24 100
| device Reg_32bit_30.Reg_1bit_30.inverter_1.nmos.3 550 360
n Reg_32bit_30.Reg_1bit_30.net_1 gnd Reg_32bit_30.Reg_1bit_30.net_2 24 100
| device Reg_32bit_30.Reg_1bit_30.inverter_1.nmos.4 550 360
n Reg_32bit_30.Reg_1bit_30.net_1 gnd Reg_32bit_30.Reg_1bit_30.net_2 24 100
| device Reg_32bit_30.Reg_1bit_30.inverter_1.pmos.1 550 200
p Reg_32bit_30.Reg_1bit_30.net_1 vdd Reg_32bit_30.Reg_1bit_30.net_2 24 200
| device Reg_32bit_30.Reg_1bit_30.inverter_1.pmos.2 550 200
p Reg_32bit_30.Reg_1bit_30.net_1 vdd Reg_32bit_30.Reg_1bit_30.net_2 24 200
| device Reg_32bit_30.Reg_1bit_30.inverter_1.pmos.3 550 200
p Reg_32bit_30.Reg_1bit_30.net_1 vdd Reg_32bit_30.Reg_1bit_30.net_2 24 200
| device Reg_32bit_30.Reg_1bit_30.inverter_1.pmos.4 550 200
p Reg_32bit_30.Reg_1bit_30.net_1 vdd Reg_32bit_30.Reg_1bit_30.net_2 24 200
| end Reg_32bit_30.Reg_1bit_30.inverter_1
| begin Reg_32bit_30.Reg_1bit_30.inverter_2 290 260
| device Reg_32bit_30.Reg_1bit_30.inverter_2.nmos.1 550 360
n data[30] gnd Reg_32bit_30.Reg_1bit_30.net_3 24 100
| device Reg_32bit_30.Reg_1bit_30.inverter_2.nmos.2 550 360
n data[30] gnd Reg_32bit_30.Reg_1bit_30.net_3 24 100
| device Reg_32bit_30.Reg_1bit_30.inverter_2.nmos.3 550 360
n data[30] gnd Reg_32bit_30.Reg_1bit_30.net_3 24 100
| device Reg_32bit_30.Reg_1bit_30.inverter_2.nmos.4 550 360
n data[30] gnd Reg_32bit_30.Reg_1bit_30.net_3 24 100
| device Reg_32bit_30.Reg_1bit_30.inverter_2.pmos.1 550 200
p data[30] vdd Reg_32bit_30.Reg_1bit_30.net_3 24 200
| device Reg_32bit_30.Reg_1bit_30.inverter_2.pmos.2 550 200
p data[30] vdd Reg_32bit_30.Reg_1bit_30.net_3 24 200
| device Reg_32bit_30.Reg_1bit_30.inverter_2.pmos.3 550 200
p data[30] vdd Reg_32bit_30.Reg_1bit_30.net_3 24 200
| device Reg_32bit_30.Reg_1bit_30.inverter_2.pmos.4 550 200
p data[30] vdd Reg_32bit_30.Reg_1bit_30.net_3 24 200
| end Reg_32bit_30.Reg_1bit_30.inverter_2
| device Reg_32bit_30.Reg_1bit_30.nmos_1 730 230
n inR1[31] Reg_32bit_30.Reg_1bit_30.net_2 out1[30] 24 100
| device Reg_32bit_30.Reg_1bit_30.nmos_2 730 360
n inR2[31] Reg_32bit_30.Reg_1bit_30.net_2 out2[30] 24 100
| end Reg_32bit_30.Reg_1bit_30
| begin Reg_32bit_30.Reg_1bit_31 510 4160
| begin Reg_32bit_30.Reg_1bit_31.inverter 560 210
| device Reg_32bit_30.Reg_1bit_31.inverter.nmos 550 360
n Reg_32bit_30.Reg_1bit_31.net_2 gnd Reg_32bit_30.Reg_1bit_31.net_1 24 100
| device Reg_32bit_30.Reg_1bit_31.inverter.pmos 550 200
p Reg_32bit_30.Reg_1bit_31.net_2 vdd Reg_32bit_30.Reg_1bit_31.net_1 24 200
| end Reg_32bit_30.Reg_1bit_31.inverter
| device Reg_32bit_30.Reg_1bit_31.nmos.1 390 260
n w[31] Reg_32bit_30.Reg_1bit_31.net_3 Reg_32bit_30.Reg_1bit_31.net_1 24 100
| device Reg_32bit_30.Reg_1bit_31.nmos.2 390 260
n w[31] Reg_32bit_30.Reg_1bit_31.net_3 Reg_32bit_30.Reg_1bit_31.net_1 24 100
| device Reg_32bit_30.Reg_1bit_31.nmos.3 390 260
n w[31] Reg_32bit_30.Reg_1bit_31.net_3 Reg_32bit_30.Reg_1bit_31.net_1 24 100
| device Reg_32bit_30.Reg_1bit_31.nmos.4 390 260
n w[31] Reg_32bit_30.Reg_1bit_31.net_3 Reg_32bit_30.Reg_1bit_31.net_1 24 100
| begin Reg_32bit_30.Reg_1bit_31.inverter_1 550 380
| device Reg_32bit_30.Reg_1bit_31.inverter_1.nmos.1 550 360
n Reg_32bit_30.Reg_1bit_31.net_1 gnd Reg_32bit_30.Reg_1bit_31.net_2 24 100
| device Reg_32bit_30.Reg_1bit_31.inverter_1.nmos.2 550 360
n Reg_32bit_30.Reg_1bit_31.net_1 gnd Reg_32bit_30.Reg_1bit_31.net_2 24 100
| device Reg_32bit_30.Reg_1bit_31.inverter_1.nmos.3 550 360
n Reg_32bit_30.Reg_1bit_31.net_1 gnd Reg_32bit_30.Reg_1bit_31.net_2 24 100
| device Reg_32bit_30.Reg_1bit_31.inverter_1.nmos.4 550 360
n Reg_32bit_30.Reg_1bit_31.net_1 gnd Reg_32bit_30.Reg_1bit_31.net_2 24 100
| device Reg_32bit_30.Reg_1bit_31.inverter_1.pmos.1 550 200
p Reg_32bit_30.Reg_1bit_31.net_1 vdd Reg_32bit_30.Reg_1bit_31.net_2 24 200
| device Reg_32bit_30.Reg_1bit_31.inverter_1.pmos.2 550 200
p Reg_32bit_30.Reg_1bit_31.net_1 vdd Reg_32bit_30.Reg_1bit_31.net_2 24 200
| device Reg_32bit_30.Reg_1bit_31.inverter_1.pmos.3 550 200
p Reg_32bit_30.Reg_1bit_31.net_1 vdd Reg_32bit_30.Reg_1bit_31.net_2 24 200
| device Reg_32bit_30.Reg_1bit_31.inverter_1.pmos.4 550 200
p Reg_32bit_30.Reg_1bit_31.net_1 vdd Reg_32bit_30.Reg_1bit_31.net_2 24 200
| end Reg_32bit_30.Reg_1bit_31.inverter_1
| begin Reg_32bit_30.Reg_1bit_31.inverter_2 290 260
| device Reg_32bit_30.Reg_1bit_31.inverter_2.nmos.1 550 360
n data[31] gnd Reg_32bit_30.Reg_1bit_31.net_3 24 100
| device Reg_32bit_30.Reg_1bit_31.inverter_2.nmos.2 550 360
n data[31] gnd Reg_32bit_30.Reg_1bit_31.net_3 24 100
| device Reg_32bit_30.Reg_1bit_31.inverter_2.nmos.3 550 360
n data[31] gnd Reg_32bit_30.Reg_1bit_31.net_3 24 100
| device Reg_32bit_30.Reg_1bit_31.inverter_2.nmos.4 550 360
n data[31] gnd Reg_32bit_30.Reg_1bit_31.net_3 24 100
| device Reg_32bit_30.Reg_1bit_31.inverter_2.pmos.1 550 200
p data[31] vdd Reg_32bit_30.Reg_1bit_31.net_3 24 200
| device Reg_32bit_30.Reg_1bit_31.inverter_2.pmos.2 550 200
p data[31] vdd Reg_32bit_30.Reg_1bit_31.net_3 24 200
| device Reg_32bit_30.Reg_1bit_31.inverter_2.pmos.3 550 200
p data[31] vdd Reg_32bit_30.Reg_1bit_31.net_3 24 200
| device Reg_32bit_30.Reg_1bit_31.inverter_2.pmos.4 550 200
p data[31] vdd Reg_32bit_30.Reg_1bit_31.net_3 24 200
| end Reg_32bit_30.Reg_1bit_31.inverter_2
| device Reg_32bit_30.Reg_1bit_31.nmos_1 730 230
n inR1[31] Reg_32bit_30.Reg_1bit_31.net_2 out1[31] 24 100
| device Reg_32bit_30.Reg_1bit_31.nmos_2 730 360
n inR2[31] Reg_32bit_30.Reg_1bit_31.net_2 out2[31] 24 100
| end Reg_32bit_30.Reg_1bit_31
| end Reg_32bit_30
