{
  "sha": "8996c2106737302ebdf25bf993e1147065114893",
  "node_id": "C_kwDOANOeidoAKDg5OTZjMjEwNjczNzMwMmViZGYyNWJmOTkzZTExNDcwNjUxMTQ4OTM",
  "commit": {
    "author": {
      "name": "Mike Frysinger",
      "email": "vapier@gentoo.org",
      "date": "2021-06-24T03:23:27Z"
    },
    "committer": {
      "name": "Mike Frysinger",
      "email": "vapier@gentoo.org",
      "date": "2021-11-29T02:55:15Z"
    },
    "message": "sim: testsuite: setup per-port toolchain settings for multitarget build\n\nGas does not support multitarget builds -- it still only supports\na single input & output format.  ld is a bit better, but requires\nmanual flags to select the right output.  This makes it impossible\nto run the complete testsuite in a multitarget build.\n\nTo address this limitation, create a suite of FOR_TARGET variables\nso these can be set to precompiled as & ld programs.  It requires\na bit of setup ahead of time, but it's a one-time cost, and makes\nrunning the full testsuite at once much easier.",
    "tree": {
      "sha": "4a0bb2d86db4bf048e71471eb151284c3c96d4d6",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/4a0bb2d86db4bf048e71471eb151284c3c96d4d6"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/8996c2106737302ebdf25bf993e1147065114893",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/8996c2106737302ebdf25bf993e1147065114893",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/8996c2106737302ebdf25bf993e1147065114893",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/8996c2106737302ebdf25bf993e1147065114893/comments",
  "author": {
    "login": "vapier",
    "id": 176950,
    "node_id": "MDQ6VXNlcjE3Njk1MA==",
    "avatar_url": "https://avatars.githubusercontent.com/u/176950?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/vapier",
    "html_url": "https://github.com/vapier",
    "followers_url": "https://api.github.com/users/vapier/followers",
    "following_url": "https://api.github.com/users/vapier/following{/other_user}",
    "gists_url": "https://api.github.com/users/vapier/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/vapier/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/vapier/subscriptions",
    "organizations_url": "https://api.github.com/users/vapier/orgs",
    "repos_url": "https://api.github.com/users/vapier/repos",
    "events_url": "https://api.github.com/users/vapier/events{/privacy}",
    "received_events_url": "https://api.github.com/users/vapier/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "vapier",
    "id": 176950,
    "node_id": "MDQ6VXNlcjE3Njk1MA==",
    "avatar_url": "https://avatars.githubusercontent.com/u/176950?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/vapier",
    "html_url": "https://github.com/vapier",
    "followers_url": "https://api.github.com/users/vapier/followers",
    "following_url": "https://api.github.com/users/vapier/following{/other_user}",
    "gists_url": "https://api.github.com/users/vapier/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/vapier/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/vapier/subscriptions",
    "organizations_url": "https://api.github.com/users/vapier/orgs",
    "repos_url": "https://api.github.com/users/vapier/repos",
    "events_url": "https://api.github.com/users/vapier/events{/privacy}",
    "received_events_url": "https://api.github.com/users/vapier/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "dba322be6e2cde20766c1b086ef492c0af2b3ae1",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/dba322be6e2cde20766c1b086ef492c0af2b3ae1",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/dba322be6e2cde20766c1b086ef492c0af2b3ae1"
    }
  ],
  "stats": {
    "total": 898,
    "additions": 895,
    "deletions": 3
  },
  "files": [
    {
      "sha": "74cee40c077c25365d3c7cd93ffa06ebf3455ab5",
      "filename": "sim/Makefile.in",
      "status": "modified",
      "additions": 98,
      "deletions": 0,
      "changes": 98,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/8996c2106737302ebdf25bf993e1147065114893/sim/Makefile.in",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/8996c2106737302ebdf25bf993e1147065114893/sim/Makefile.in",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/Makefile.in?ref=8996c2106737302ebdf25bf993e1147065114893",
      "patch": "@@ -1073,6 +1073,38 @@ AMTAR = @AMTAR@\n AM_DEFAULT_VERBOSITY = @AM_DEFAULT_VERBOSITY@\n AR = @AR@\n AR_FOR_BUILD = @AR_FOR_BUILD@\n+AS_FOR_TARGET_AARCH64 = @AS_FOR_TARGET_AARCH64@\n+AS_FOR_TARGET_ARM = @AS_FOR_TARGET_ARM@\n+AS_FOR_TARGET_AVR = @AS_FOR_TARGET_AVR@\n+AS_FOR_TARGET_BFIN = @AS_FOR_TARGET_BFIN@\n+AS_FOR_TARGET_BPF = @AS_FOR_TARGET_BPF@\n+AS_FOR_TARGET_CR16 = @AS_FOR_TARGET_CR16@\n+AS_FOR_TARGET_CRIS = @AS_FOR_TARGET_CRIS@\n+AS_FOR_TARGET_D10V = @AS_FOR_TARGET_D10V@\n+AS_FOR_TARGET_ERC32 = @AS_FOR_TARGET_ERC32@\n+AS_FOR_TARGET_EXAMPLE_SYNACOR = @AS_FOR_TARGET_EXAMPLE_SYNACOR@\n+AS_FOR_TARGET_FRV = @AS_FOR_TARGET_FRV@\n+AS_FOR_TARGET_FT32 = @AS_FOR_TARGET_FT32@\n+AS_FOR_TARGET_H8300 = @AS_FOR_TARGET_H8300@\n+AS_FOR_TARGET_IQ2000 = @AS_FOR_TARGET_IQ2000@\n+AS_FOR_TARGET_LM32 = @AS_FOR_TARGET_LM32@\n+AS_FOR_TARGET_M32C = @AS_FOR_TARGET_M32C@\n+AS_FOR_TARGET_M32R = @AS_FOR_TARGET_M32R@\n+AS_FOR_TARGET_M68HC11 = @AS_FOR_TARGET_M68HC11@\n+AS_FOR_TARGET_MCORE = @AS_FOR_TARGET_MCORE@\n+AS_FOR_TARGET_MICROBLAZE = @AS_FOR_TARGET_MICROBLAZE@\n+AS_FOR_TARGET_MIPS = @AS_FOR_TARGET_MIPS@\n+AS_FOR_TARGET_MN10300 = @AS_FOR_TARGET_MN10300@\n+AS_FOR_TARGET_MOXIE = @AS_FOR_TARGET_MOXIE@\n+AS_FOR_TARGET_MSP430 = @AS_FOR_TARGET_MSP430@\n+AS_FOR_TARGET_OR1K = @AS_FOR_TARGET_OR1K@\n+AS_FOR_TARGET_PPC = @AS_FOR_TARGET_PPC@\n+AS_FOR_TARGET_PRU = @AS_FOR_TARGET_PRU@\n+AS_FOR_TARGET_RISCV = @AS_FOR_TARGET_RISCV@\n+AS_FOR_TARGET_RL78 = @AS_FOR_TARGET_RL78@\n+AS_FOR_TARGET_RX = @AS_FOR_TARGET_RX@\n+AS_FOR_TARGET_SH = @AS_FOR_TARGET_SH@\n+AS_FOR_TARGET_V850 = @AS_FOR_TARGET_V850@\n AUTOCONF = @AUTOCONF@\n AUTOHEADER = @AUTOHEADER@\n AUTOMAKE = @AUTOMAKE@\n@@ -1082,6 +1114,38 @@ CATOBJEXT = @CATOBJEXT@\n CC = @CC@\n CCDEPMODE = @CCDEPMODE@\n CC_FOR_BUILD = @CC_FOR_BUILD@\n+CC_FOR_TARGET_AARCH64 = @CC_FOR_TARGET_AARCH64@\n+CC_FOR_TARGET_ARM = @CC_FOR_TARGET_ARM@\n+CC_FOR_TARGET_AVR = @CC_FOR_TARGET_AVR@\n+CC_FOR_TARGET_BFIN = @CC_FOR_TARGET_BFIN@\n+CC_FOR_TARGET_BPF = @CC_FOR_TARGET_BPF@\n+CC_FOR_TARGET_CR16 = @CC_FOR_TARGET_CR16@\n+CC_FOR_TARGET_CRIS = @CC_FOR_TARGET_CRIS@\n+CC_FOR_TARGET_D10V = @CC_FOR_TARGET_D10V@\n+CC_FOR_TARGET_ERC32 = @CC_FOR_TARGET_ERC32@\n+CC_FOR_TARGET_EXAMPLE_SYNACOR = @CC_FOR_TARGET_EXAMPLE_SYNACOR@\n+CC_FOR_TARGET_FRV = @CC_FOR_TARGET_FRV@\n+CC_FOR_TARGET_FT32 = @CC_FOR_TARGET_FT32@\n+CC_FOR_TARGET_H8300 = @CC_FOR_TARGET_H8300@\n+CC_FOR_TARGET_IQ2000 = @CC_FOR_TARGET_IQ2000@\n+CC_FOR_TARGET_LM32 = @CC_FOR_TARGET_LM32@\n+CC_FOR_TARGET_M32C = @CC_FOR_TARGET_M32C@\n+CC_FOR_TARGET_M32R = @CC_FOR_TARGET_M32R@\n+CC_FOR_TARGET_M68HC11 = @CC_FOR_TARGET_M68HC11@\n+CC_FOR_TARGET_MCORE = @CC_FOR_TARGET_MCORE@\n+CC_FOR_TARGET_MICROBLAZE = @CC_FOR_TARGET_MICROBLAZE@\n+CC_FOR_TARGET_MIPS = @CC_FOR_TARGET_MIPS@\n+CC_FOR_TARGET_MN10300 = @CC_FOR_TARGET_MN10300@\n+CC_FOR_TARGET_MOXIE = @CC_FOR_TARGET_MOXIE@\n+CC_FOR_TARGET_MSP430 = @CC_FOR_TARGET_MSP430@\n+CC_FOR_TARGET_OR1K = @CC_FOR_TARGET_OR1K@\n+CC_FOR_TARGET_PPC = @CC_FOR_TARGET_PPC@\n+CC_FOR_TARGET_PRU = @CC_FOR_TARGET_PRU@\n+CC_FOR_TARGET_RISCV = @CC_FOR_TARGET_RISCV@\n+CC_FOR_TARGET_RL78 = @CC_FOR_TARGET_RL78@\n+CC_FOR_TARGET_RX = @CC_FOR_TARGET_RX@\n+CC_FOR_TARGET_SH = @CC_FOR_TARGET_SH@\n+CC_FOR_TARGET_V850 = @CC_FOR_TARGET_V850@\n CFLAGS = @CFLAGS@\n CFLAGS_FOR_BUILD = @CFLAGS_FOR_BUILD@\n CGEN_MAINT = @CGEN_MAINT@\n@@ -1114,6 +1178,38 @@ INSTOBJEXT = @INSTOBJEXT@\n LD = @LD@\n LDFLAGS = @LDFLAGS@\n LDFLAGS_FOR_BUILD = @LDFLAGS_FOR_BUILD@\n+LD_FOR_TARGET_AARCH64 = @LD_FOR_TARGET_AARCH64@\n+LD_FOR_TARGET_ARM = @LD_FOR_TARGET_ARM@\n+LD_FOR_TARGET_AVR = @LD_FOR_TARGET_AVR@\n+LD_FOR_TARGET_BFIN = @LD_FOR_TARGET_BFIN@\n+LD_FOR_TARGET_BPF = @LD_FOR_TARGET_BPF@\n+LD_FOR_TARGET_CR16 = @LD_FOR_TARGET_CR16@\n+LD_FOR_TARGET_CRIS = @LD_FOR_TARGET_CRIS@\n+LD_FOR_TARGET_D10V = @LD_FOR_TARGET_D10V@\n+LD_FOR_TARGET_ERC32 = @LD_FOR_TARGET_ERC32@\n+LD_FOR_TARGET_EXAMPLE_SYNACOR = @LD_FOR_TARGET_EXAMPLE_SYNACOR@\n+LD_FOR_TARGET_FRV = @LD_FOR_TARGET_FRV@\n+LD_FOR_TARGET_FT32 = @LD_FOR_TARGET_FT32@\n+LD_FOR_TARGET_H8300 = @LD_FOR_TARGET_H8300@\n+LD_FOR_TARGET_IQ2000 = @LD_FOR_TARGET_IQ2000@\n+LD_FOR_TARGET_LM32 = @LD_FOR_TARGET_LM32@\n+LD_FOR_TARGET_M32C = @LD_FOR_TARGET_M32C@\n+LD_FOR_TARGET_M32R = @LD_FOR_TARGET_M32R@\n+LD_FOR_TARGET_M68HC11 = @LD_FOR_TARGET_M68HC11@\n+LD_FOR_TARGET_MCORE = @LD_FOR_TARGET_MCORE@\n+LD_FOR_TARGET_MICROBLAZE = @LD_FOR_TARGET_MICROBLAZE@\n+LD_FOR_TARGET_MIPS = @LD_FOR_TARGET_MIPS@\n+LD_FOR_TARGET_MN10300 = @LD_FOR_TARGET_MN10300@\n+LD_FOR_TARGET_MOXIE = @LD_FOR_TARGET_MOXIE@\n+LD_FOR_TARGET_MSP430 = @LD_FOR_TARGET_MSP430@\n+LD_FOR_TARGET_OR1K = @LD_FOR_TARGET_OR1K@\n+LD_FOR_TARGET_PPC = @LD_FOR_TARGET_PPC@\n+LD_FOR_TARGET_PRU = @LD_FOR_TARGET_PRU@\n+LD_FOR_TARGET_RISCV = @LD_FOR_TARGET_RISCV@\n+LD_FOR_TARGET_RL78 = @LD_FOR_TARGET_RL78@\n+LD_FOR_TARGET_RX = @LD_FOR_TARGET_RX@\n+LD_FOR_TARGET_SH = @LD_FOR_TARGET_SH@\n+LD_FOR_TARGET_V850 = @LD_FOR_TARGET_V850@\n LIBINTL = @LIBINTL@\n LIBINTL_DEP = @LIBINTL_DEP@\n LIBOBJS = @LIBOBJS@\n@@ -1162,6 +1258,7 @@ SIM_INLINE = @SIM_INLINE@\n SIM_PRIMARY_TARGET = @SIM_PRIMARY_TARGET@\n SIM_RX_CYCLE_ACCURATE_FLAGS = @SIM_RX_CYCLE_ACCURATE_FLAGS@\n SIM_SUBDIRS = @SIM_SUBDIRS@\n+SIM_TOOLCHAIN_VARS = @SIM_TOOLCHAIN_VARS@\n STRIP = @STRIP@\n TERMCAP_LIB = @TERMCAP_LIB@\n USE_NLS = @USE_NLS@\n@@ -2701,6 +2798,7 @@ site-sim-config.exp: Makefile\n \t$(AM_V_GEN)( \\\n \techo \"set builddir \\\"$(builddir)\\\"\"; \\\n \techo \"set srcdir \\\"$(srcdir)/testsuite\\\"\"; \\\n+\t$(foreach V,$(SIM_TOOLCHAIN_VARS),echo \"set $(V) \\\"$($(V))\\\"\";) \\\n \t) > $@\n \n check-DEJAGNU: site.exp"
    },
    {
      "sha": "51ac74a4ce45277e4a1eeeb68130782c9d6ba14b",
      "filename": "sim/configure",
      "status": "modified",
      "additions": 769,
      "deletions": 3,
      "changes": 772,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/8996c2106737302ebdf25bf993e1147065114893/sim/configure",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/8996c2106737302ebdf25bf993e1147065114893/sim/configure",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/configure?ref=8996c2106737302ebdf25bf993e1147065114893",
      "patch": "@@ -654,69 +654,165 @@ ENABLE_SIM_FALSE\n ENABLE_SIM_TRUE\n SIM_ENABLE_IGEN_FALSE\n SIM_ENABLE_IGEN_TRUE\n+CC_FOR_TARGET_EXAMPLE_SYNACOR\n+LD_FOR_TARGET_EXAMPLE_SYNACOR\n+AS_FOR_TARGET_EXAMPLE_SYNACOR\n SIM_ENABLE_ARCH_v850_FALSE\n SIM_ENABLE_ARCH_v850_TRUE\n+CC_FOR_TARGET_V850\n+LD_FOR_TARGET_V850\n+AS_FOR_TARGET_V850\n SIM_ENABLE_ARCH_erc32_FALSE\n SIM_ENABLE_ARCH_erc32_TRUE\n+CC_FOR_TARGET_ERC32\n+LD_FOR_TARGET_ERC32\n+AS_FOR_TARGET_ERC32\n SIM_ENABLE_ARCH_sh_FALSE\n SIM_ENABLE_ARCH_sh_TRUE\n+CC_FOR_TARGET_SH\n+LD_FOR_TARGET_SH\n+AS_FOR_TARGET_SH\n SIM_ENABLE_ARCH_rx_FALSE\n SIM_ENABLE_ARCH_rx_TRUE\n+CC_FOR_TARGET_RX\n+LD_FOR_TARGET_RX\n+AS_FOR_TARGET_RX\n SIM_ENABLE_ARCH_rl78_FALSE\n SIM_ENABLE_ARCH_rl78_TRUE\n+CC_FOR_TARGET_RL78\n+LD_FOR_TARGET_RL78\n+AS_FOR_TARGET_RL78\n SIM_ENABLE_ARCH_riscv_FALSE\n SIM_ENABLE_ARCH_riscv_TRUE\n+CC_FOR_TARGET_RISCV\n+LD_FOR_TARGET_RISCV\n+AS_FOR_TARGET_RISCV\n SIM_ENABLE_ARCH_pru_FALSE\n SIM_ENABLE_ARCH_pru_TRUE\n+CC_FOR_TARGET_PRU\n+LD_FOR_TARGET_PRU\n+AS_FOR_TARGET_PRU\n SIM_ENABLE_ARCH_ppc_FALSE\n SIM_ENABLE_ARCH_ppc_TRUE\n+CC_FOR_TARGET_PPC\n+LD_FOR_TARGET_PPC\n+AS_FOR_TARGET_PPC\n SIM_ENABLE_ARCH_or1k_FALSE\n SIM_ENABLE_ARCH_or1k_TRUE\n+CC_FOR_TARGET_OR1K\n+LD_FOR_TARGET_OR1K\n+AS_FOR_TARGET_OR1K\n SIM_ENABLE_ARCH_msp430_FALSE\n SIM_ENABLE_ARCH_msp430_TRUE\n+CC_FOR_TARGET_MSP430\n+LD_FOR_TARGET_MSP430\n+AS_FOR_TARGET_MSP430\n SIM_ENABLE_ARCH_moxie_FALSE\n SIM_ENABLE_ARCH_moxie_TRUE\n+CC_FOR_TARGET_MOXIE\n+LD_FOR_TARGET_MOXIE\n+AS_FOR_TARGET_MOXIE\n SIM_ENABLE_ARCH_mn10300_FALSE\n SIM_ENABLE_ARCH_mn10300_TRUE\n+CC_FOR_TARGET_MN10300\n+LD_FOR_TARGET_MN10300\n+AS_FOR_TARGET_MN10300\n SIM_ENABLE_ARCH_mips_FALSE\n SIM_ENABLE_ARCH_mips_TRUE\n+CC_FOR_TARGET_MIPS\n+LD_FOR_TARGET_MIPS\n+AS_FOR_TARGET_MIPS\n SIM_ENABLE_ARCH_microblaze_FALSE\n SIM_ENABLE_ARCH_microblaze_TRUE\n+CC_FOR_TARGET_MICROBLAZE\n+LD_FOR_TARGET_MICROBLAZE\n+AS_FOR_TARGET_MICROBLAZE\n SIM_ENABLE_ARCH_mcore_FALSE\n SIM_ENABLE_ARCH_mcore_TRUE\n+CC_FOR_TARGET_MCORE\n+LD_FOR_TARGET_MCORE\n+AS_FOR_TARGET_MCORE\n SIM_ENABLE_ARCH_m68hc11_FALSE\n SIM_ENABLE_ARCH_m68hc11_TRUE\n+CC_FOR_TARGET_M68HC11\n+LD_FOR_TARGET_M68HC11\n+AS_FOR_TARGET_M68HC11\n SIM_ENABLE_ARCH_m32r_FALSE\n SIM_ENABLE_ARCH_m32r_TRUE\n+CC_FOR_TARGET_M32R\n+LD_FOR_TARGET_M32R\n+AS_FOR_TARGET_M32R\n SIM_ENABLE_ARCH_m32c_FALSE\n SIM_ENABLE_ARCH_m32c_TRUE\n+CC_FOR_TARGET_M32C\n+LD_FOR_TARGET_M32C\n+AS_FOR_TARGET_M32C\n SIM_ENABLE_ARCH_lm32_FALSE\n SIM_ENABLE_ARCH_lm32_TRUE\n+CC_FOR_TARGET_LM32\n+LD_FOR_TARGET_LM32\n+AS_FOR_TARGET_LM32\n SIM_ENABLE_ARCH_iq2000_FALSE\n SIM_ENABLE_ARCH_iq2000_TRUE\n+CC_FOR_TARGET_IQ2000\n+LD_FOR_TARGET_IQ2000\n+AS_FOR_TARGET_IQ2000\n SIM_ENABLE_ARCH_h8300_FALSE\n SIM_ENABLE_ARCH_h8300_TRUE\n+CC_FOR_TARGET_H8300\n+LD_FOR_TARGET_H8300\n+AS_FOR_TARGET_H8300\n SIM_ENABLE_ARCH_ft32_FALSE\n SIM_ENABLE_ARCH_ft32_TRUE\n+CC_FOR_TARGET_FT32\n+LD_FOR_TARGET_FT32\n+AS_FOR_TARGET_FT32\n SIM_ENABLE_ARCH_frv_FALSE\n SIM_ENABLE_ARCH_frv_TRUE\n+CC_FOR_TARGET_FRV\n+LD_FOR_TARGET_FRV\n+AS_FOR_TARGET_FRV\n SIM_ENABLE_ARCH_d10v_FALSE\n SIM_ENABLE_ARCH_d10v_TRUE\n+CC_FOR_TARGET_D10V\n+LD_FOR_TARGET_D10V\n+AS_FOR_TARGET_D10V\n SIM_ENABLE_ARCH_cris_FALSE\n SIM_ENABLE_ARCH_cris_TRUE\n+CC_FOR_TARGET_CRIS\n+LD_FOR_TARGET_CRIS\n+AS_FOR_TARGET_CRIS\n SIM_ENABLE_ARCH_cr16_FALSE\n SIM_ENABLE_ARCH_cr16_TRUE\n+CC_FOR_TARGET_CR16\n+LD_FOR_TARGET_CR16\n+AS_FOR_TARGET_CR16\n SIM_ENABLE_ARCH_bpf_FALSE\n SIM_ENABLE_ARCH_bpf_TRUE\n+CC_FOR_TARGET_BPF\n+LD_FOR_TARGET_BPF\n+AS_FOR_TARGET_BPF\n subdirs\n SIM_ENABLE_ARCH_bfin_FALSE\n SIM_ENABLE_ARCH_bfin_TRUE\n+CC_FOR_TARGET_BFIN\n+LD_FOR_TARGET_BFIN\n+AS_FOR_TARGET_BFIN\n SIM_ENABLE_ARCH_avr_FALSE\n SIM_ENABLE_ARCH_avr_TRUE\n+CC_FOR_TARGET_AVR\n+LD_FOR_TARGET_AVR\n+AS_FOR_TARGET_AVR\n SIM_ENABLE_ARCH_arm_FALSE\n SIM_ENABLE_ARCH_arm_TRUE\n+CC_FOR_TARGET_ARM\n+LD_FOR_TARGET_ARM\n+AS_FOR_TARGET_ARM\n SIM_ENABLE_ARCH_aarch64_FALSE\n SIM_ENABLE_ARCH_aarch64_TRUE\n+CC_FOR_TARGET_AARCH64\n+LD_FOR_TARGET_AARCH64\n+AS_FOR_TARGET_AARCH64\n SIM_COMMON_BUILD_FALSE\n SIM_COMMON_BUILD_TRUE\n SIM_SUBDIRS\n@@ -873,6 +969,7 @@ PACKAGE_TARNAME\n PACKAGE_NAME\n PATH_SEPARATOR\n SHELL\n+SIM_TOOLCHAIN_VARS\n WERROR_CFLAGS\n WARN_CFLAGS'\n ac_subst_files=''\n@@ -926,7 +1023,103 @@ PKG_CONFIG\n PKG_CONFIG_PATH\n PKG_CONFIG_LIBDIR\n SDL_CFLAGS\n-SDL_LIBS'\n+SDL_LIBS\n+AS_FOR_TARGET_AARCH64\n+LD_FOR_TARGET_AARCH64\n+CC_FOR_TARGET_AARCH64\n+AS_FOR_TARGET_ARM\n+LD_FOR_TARGET_ARM\n+CC_FOR_TARGET_ARM\n+AS_FOR_TARGET_AVR\n+LD_FOR_TARGET_AVR\n+CC_FOR_TARGET_AVR\n+AS_FOR_TARGET_BFIN\n+LD_FOR_TARGET_BFIN\n+CC_FOR_TARGET_BFIN\n+AS_FOR_TARGET_BPF\n+LD_FOR_TARGET_BPF\n+CC_FOR_TARGET_BPF\n+AS_FOR_TARGET_CR16\n+LD_FOR_TARGET_CR16\n+CC_FOR_TARGET_CR16\n+AS_FOR_TARGET_CRIS\n+LD_FOR_TARGET_CRIS\n+CC_FOR_TARGET_CRIS\n+AS_FOR_TARGET_D10V\n+LD_FOR_TARGET_D10V\n+CC_FOR_TARGET_D10V\n+AS_FOR_TARGET_FRV\n+LD_FOR_TARGET_FRV\n+CC_FOR_TARGET_FRV\n+AS_FOR_TARGET_FT32\n+LD_FOR_TARGET_FT32\n+CC_FOR_TARGET_FT32\n+AS_FOR_TARGET_H8300\n+LD_FOR_TARGET_H8300\n+CC_FOR_TARGET_H8300\n+AS_FOR_TARGET_IQ2000\n+LD_FOR_TARGET_IQ2000\n+CC_FOR_TARGET_IQ2000\n+AS_FOR_TARGET_LM32\n+LD_FOR_TARGET_LM32\n+CC_FOR_TARGET_LM32\n+AS_FOR_TARGET_M32C\n+LD_FOR_TARGET_M32C\n+CC_FOR_TARGET_M32C\n+AS_FOR_TARGET_M32R\n+LD_FOR_TARGET_M32R\n+CC_FOR_TARGET_M32R\n+AS_FOR_TARGET_M68HC11\n+LD_FOR_TARGET_M68HC11\n+CC_FOR_TARGET_M68HC11\n+AS_FOR_TARGET_MCORE\n+LD_FOR_TARGET_MCORE\n+CC_FOR_TARGET_MCORE\n+AS_FOR_TARGET_MICROBLAZE\n+LD_FOR_TARGET_MICROBLAZE\n+CC_FOR_TARGET_MICROBLAZE\n+AS_FOR_TARGET_MIPS\n+LD_FOR_TARGET_MIPS\n+CC_FOR_TARGET_MIPS\n+AS_FOR_TARGET_MN10300\n+LD_FOR_TARGET_MN10300\n+CC_FOR_TARGET_MN10300\n+AS_FOR_TARGET_MOXIE\n+LD_FOR_TARGET_MOXIE\n+CC_FOR_TARGET_MOXIE\n+AS_FOR_TARGET_MSP430\n+LD_FOR_TARGET_MSP430\n+CC_FOR_TARGET_MSP430\n+AS_FOR_TARGET_OR1K\n+LD_FOR_TARGET_OR1K\n+CC_FOR_TARGET_OR1K\n+AS_FOR_TARGET_PPC\n+LD_FOR_TARGET_PPC\n+CC_FOR_TARGET_PPC\n+AS_FOR_TARGET_PRU\n+LD_FOR_TARGET_PRU\n+CC_FOR_TARGET_PRU\n+AS_FOR_TARGET_RISCV\n+LD_FOR_TARGET_RISCV\n+CC_FOR_TARGET_RISCV\n+AS_FOR_TARGET_RL78\n+LD_FOR_TARGET_RL78\n+CC_FOR_TARGET_RL78\n+AS_FOR_TARGET_RX\n+LD_FOR_TARGET_RX\n+CC_FOR_TARGET_RX\n+AS_FOR_TARGET_SH\n+LD_FOR_TARGET_SH\n+CC_FOR_TARGET_SH\n+AS_FOR_TARGET_ERC32\n+LD_FOR_TARGET_ERC32\n+CC_FOR_TARGET_ERC32\n+AS_FOR_TARGET_V850\n+LD_FOR_TARGET_V850\n+CC_FOR_TARGET_V850\n+AS_FOR_TARGET_EXAMPLE_SYNACOR\n+LD_FOR_TARGET_EXAMPLE_SYNACOR\n+CC_FOR_TARGET_EXAMPLE_SYNACOR'\n ac_subdirs_all='bpf\n mips\n mn10300\n@@ -1631,6 +1824,198 @@ Some influential environment variables:\n               path overriding pkg-config's built-in search path\n   SDL_CFLAGS  C compiler flags for SDL, overriding pkg-config\n   SDL_LIBS    linker flags for SDL, overriding pkg-config\n+  AS_FOR_TARGET_AARCH64\n+              Assembler for aarch64 tests\n+  LD_FOR_TARGET_AARCH64\n+              Linker for aarch64 tests\n+  CC_FOR_TARGET_AARCH64\n+              C compiler for aarch64 tests\n+  AS_FOR_TARGET_ARM\n+              Assembler for arm tests\n+  LD_FOR_TARGET_ARM\n+              Linker for arm tests\n+  CC_FOR_TARGET_ARM\n+              C compiler for arm tests\n+  AS_FOR_TARGET_AVR\n+              Assembler for avr tests\n+  LD_FOR_TARGET_AVR\n+              Linker for avr tests\n+  CC_FOR_TARGET_AVR\n+              C compiler for avr tests\n+  AS_FOR_TARGET_BFIN\n+              Assembler for bfin tests\n+  LD_FOR_TARGET_BFIN\n+              Linker for bfin tests\n+  CC_FOR_TARGET_BFIN\n+              C compiler for bfin tests\n+  AS_FOR_TARGET_BPF\n+              Assembler for bpf tests\n+  LD_FOR_TARGET_BPF\n+              Linker for bpf tests\n+  CC_FOR_TARGET_BPF\n+              C compiler for bpf tests\n+  AS_FOR_TARGET_CR16\n+              Assembler for cr16 tests\n+  LD_FOR_TARGET_CR16\n+              Linker for cr16 tests\n+  CC_FOR_TARGET_CR16\n+              C compiler for cr16 tests\n+  AS_FOR_TARGET_CRIS\n+              Assembler for cris tests\n+  LD_FOR_TARGET_CRIS\n+              Linker for cris tests\n+  CC_FOR_TARGET_CRIS\n+              C compiler for cris tests\n+  AS_FOR_TARGET_D10V\n+              Assembler for d10v tests\n+  LD_FOR_TARGET_D10V\n+              Linker for d10v tests\n+  CC_FOR_TARGET_D10V\n+              C compiler for d10v tests\n+  AS_FOR_TARGET_FRV\n+              Assembler for frv tests\n+  LD_FOR_TARGET_FRV\n+              Linker for frv tests\n+  CC_FOR_TARGET_FRV\n+              C compiler for frv tests\n+  AS_FOR_TARGET_FT32\n+              Assembler for ft32 tests\n+  LD_FOR_TARGET_FT32\n+              Linker for ft32 tests\n+  CC_FOR_TARGET_FT32\n+              C compiler for ft32 tests\n+  AS_FOR_TARGET_H8300\n+              Assembler for h8300 tests\n+  LD_FOR_TARGET_H8300\n+              Linker for h8300 tests\n+  CC_FOR_TARGET_H8300\n+              C compiler for h8300 tests\n+  AS_FOR_TARGET_IQ2000\n+              Assembler for iq2000 tests\n+  LD_FOR_TARGET_IQ2000\n+              Linker for iq2000 tests\n+  CC_FOR_TARGET_IQ2000\n+              C compiler for iq2000 tests\n+  AS_FOR_TARGET_LM32\n+              Assembler for lm32 tests\n+  LD_FOR_TARGET_LM32\n+              Linker for lm32 tests\n+  CC_FOR_TARGET_LM32\n+              C compiler for lm32 tests\n+  AS_FOR_TARGET_M32C\n+              Assembler for m32c tests\n+  LD_FOR_TARGET_M32C\n+              Linker for m32c tests\n+  CC_FOR_TARGET_M32C\n+              C compiler for m32c tests\n+  AS_FOR_TARGET_M32R\n+              Assembler for m32r tests\n+  LD_FOR_TARGET_M32R\n+              Linker for m32r tests\n+  CC_FOR_TARGET_M32R\n+              C compiler for m32r tests\n+  AS_FOR_TARGET_M68HC11\n+              Assembler for m68hc11 tests\n+  LD_FOR_TARGET_M68HC11\n+              Linker for m68hc11 tests\n+  CC_FOR_TARGET_M68HC11\n+              C compiler for m68hc11 tests\n+  AS_FOR_TARGET_MCORE\n+              Assembler for mcore tests\n+  LD_FOR_TARGET_MCORE\n+              Linker for mcore tests\n+  CC_FOR_TARGET_MCORE\n+              C compiler for mcore tests\n+  AS_FOR_TARGET_MICROBLAZE\n+              Assembler for microblaze tests\n+  LD_FOR_TARGET_MICROBLAZE\n+              Linker for microblaze tests\n+  CC_FOR_TARGET_MICROBLAZE\n+              C compiler for microblaze tests\n+  AS_FOR_TARGET_MIPS\n+              Assembler for mips tests\n+  LD_FOR_TARGET_MIPS\n+              Linker for mips tests\n+  CC_FOR_TARGET_MIPS\n+              C compiler for mips tests\n+  AS_FOR_TARGET_MN10300\n+              Assembler for mn10300 tests\n+  LD_FOR_TARGET_MN10300\n+              Linker for mn10300 tests\n+  CC_FOR_TARGET_MN10300\n+              C compiler for mn10300 tests\n+  AS_FOR_TARGET_MOXIE\n+              Assembler for moxie tests\n+  LD_FOR_TARGET_MOXIE\n+              Linker for moxie tests\n+  CC_FOR_TARGET_MOXIE\n+              C compiler for moxie tests\n+  AS_FOR_TARGET_MSP430\n+              Assembler for msp430 tests\n+  LD_FOR_TARGET_MSP430\n+              Linker for msp430 tests\n+  CC_FOR_TARGET_MSP430\n+              C compiler for msp430 tests\n+  AS_FOR_TARGET_OR1K\n+              Assembler for or1k tests\n+  LD_FOR_TARGET_OR1K\n+              Linker for or1k tests\n+  CC_FOR_TARGET_OR1K\n+              C compiler for or1k tests\n+  AS_FOR_TARGET_PPC\n+              Assembler for ppc tests\n+  LD_FOR_TARGET_PPC\n+              Linker for ppc tests\n+  CC_FOR_TARGET_PPC\n+              C compiler for ppc tests\n+  AS_FOR_TARGET_PRU\n+              Assembler for pru tests\n+  LD_FOR_TARGET_PRU\n+              Linker for pru tests\n+  CC_FOR_TARGET_PRU\n+              C compiler for pru tests\n+  AS_FOR_TARGET_RISCV\n+              Assembler for riscv tests\n+  LD_FOR_TARGET_RISCV\n+              Linker for riscv tests\n+  CC_FOR_TARGET_RISCV\n+              C compiler for riscv tests\n+  AS_FOR_TARGET_RL78\n+              Assembler for rl78 tests\n+  LD_FOR_TARGET_RL78\n+              Linker for rl78 tests\n+  CC_FOR_TARGET_RL78\n+              C compiler for rl78 tests\n+  AS_FOR_TARGET_RX\n+              Assembler for rx tests\n+  LD_FOR_TARGET_RX\n+              Linker for rx tests\n+  CC_FOR_TARGET_RX\n+              C compiler for rx tests\n+  AS_FOR_TARGET_SH\n+              Assembler for sh tests\n+  LD_FOR_TARGET_SH\n+              Linker for sh tests\n+  CC_FOR_TARGET_SH\n+              C compiler for sh tests\n+  AS_FOR_TARGET_ERC32\n+              Assembler for erc32 tests\n+  LD_FOR_TARGET_ERC32\n+              Linker for erc32 tests\n+  CC_FOR_TARGET_ERC32\n+              C compiler for erc32 tests\n+  AS_FOR_TARGET_V850\n+              Assembler for v850 tests\n+  LD_FOR_TARGET_V850\n+              Linker for v850 tests\n+  CC_FOR_TARGET_V850\n+              C compiler for v850 tests\n+  AS_FOR_TARGET_EXAMPLE_SYNACOR\n+              Assembler for example-synacor tests\n+  LD_FOR_TARGET_EXAMPLE_SYNACOR\n+              Linker for example-synacor tests\n+  CC_FOR_TARGET_EXAMPLE_SYNACOR\n+              C compiler for example-synacor tests\n \n Use these variables to override the choices made by `configure' or to help\n it to find libraries and programs with nonstandard names/locations.\n@@ -12247,7 +12632,7 @@ else\n   lt_dlunknown=0; lt_dlno_uscore=1; lt_dlneed_uscore=2\n   lt_status=$lt_dlunknown\n   cat > conftest.$ac_ext <<_LT_EOF\n-#line 12250 \"configure\"\n+#line 12635 \"configure\"\n #include \"confdefs.h\"\n \n #if HAVE_DLFCN_H\n@@ -12353,7 +12738,7 @@ else\n   lt_dlunknown=0; lt_dlno_uscore=1; lt_dlneed_uscore=2\n   lt_status=$lt_dlunknown\n   cat > conftest.$ac_ext <<_LT_EOF\n-#line 12356 \"configure\"\n+#line 12741 \"configure\"\n #include \"confdefs.h\"\n \n #if HAVE_DLFCN_H\n@@ -14010,6 +14395,18 @@ if test \"${enable_sim}\" != no; then\n \n       ;;\n   esac\n+\n+\n+\n+  if test \"$SIM_PRIMARY_TARGET\" = \"aarch64\"; then :\n+      : \"${AS_FOR_TARGET_AARCH64:=\\$(abs_builddir)/../gas/as-new}\"\n+    : \"${LD_FOR_TARGET_AARCH64:=\\$(abs_builddir)/../ld/ld-new}\"\n+            : \"${CC_FOR_TARGET_AARCH64:=${target_alias}-gcc}\"\n+\n+fi\n+\n+as_fn_append SIM_TOOLCHAIN_VARS \" AS_FOR_TARGET_AARCH64 LD_FOR_TARGET_AARCH64 CC_FOR_TARGET_AARCH64\"\n+\n    if ${sim_enable_arch_aarch64}; then\n   SIM_ENABLE_ARCH_aarch64_TRUE=\n   SIM_ENABLE_ARCH_aarch64_FALSE='#'\n@@ -14038,6 +14435,18 @@ fi\n \n       ;;\n   esac\n+\n+\n+\n+  if test \"$SIM_PRIMARY_TARGET\" = \"arm\"; then :\n+      : \"${AS_FOR_TARGET_ARM:=\\$(abs_builddir)/../gas/as-new}\"\n+    : \"${LD_FOR_TARGET_ARM:=\\$(abs_builddir)/../ld/ld-new}\"\n+            : \"${CC_FOR_TARGET_ARM:=${target_alias}-gcc}\"\n+\n+fi\n+\n+as_fn_append SIM_TOOLCHAIN_VARS \" AS_FOR_TARGET_ARM LD_FOR_TARGET_ARM CC_FOR_TARGET_ARM\"\n+\n    if ${sim_enable_arch_arm}; then\n   SIM_ENABLE_ARCH_arm_TRUE=\n   SIM_ENABLE_ARCH_arm_FALSE='#'\n@@ -14066,6 +14475,18 @@ fi\n \n       ;;\n   esac\n+\n+\n+\n+  if test \"$SIM_PRIMARY_TARGET\" = \"avr\"; then :\n+      : \"${AS_FOR_TARGET_AVR:=\\$(abs_builddir)/../gas/as-new}\"\n+    : \"${LD_FOR_TARGET_AVR:=\\$(abs_builddir)/../ld/ld-new}\"\n+            : \"${CC_FOR_TARGET_AVR:=${target_alias}-gcc}\"\n+\n+fi\n+\n+as_fn_append SIM_TOOLCHAIN_VARS \" AS_FOR_TARGET_AVR LD_FOR_TARGET_AVR CC_FOR_TARGET_AVR\"\n+\n    if ${sim_enable_arch_avr}; then\n   SIM_ENABLE_ARCH_avr_TRUE=\n   SIM_ENABLE_ARCH_avr_FALSE='#'\n@@ -14094,6 +14515,18 @@ fi\n \n       ;;\n   esac\n+\n+\n+\n+  if test \"$SIM_PRIMARY_TARGET\" = \"bfin\"; then :\n+      : \"${AS_FOR_TARGET_BFIN:=\\$(abs_builddir)/../gas/as-new}\"\n+    : \"${LD_FOR_TARGET_BFIN:=\\$(abs_builddir)/../ld/ld-new}\"\n+            : \"${CC_FOR_TARGET_BFIN:=${target_alias}-gcc}\"\n+\n+fi\n+\n+as_fn_append SIM_TOOLCHAIN_VARS \" AS_FOR_TARGET_BFIN LD_FOR_TARGET_BFIN CC_FOR_TARGET_BFIN\"\n+\n    if ${sim_enable_arch_bfin}; then\n   SIM_ENABLE_ARCH_bfin_TRUE=\n   SIM_ENABLE_ARCH_bfin_FALSE='#'\n@@ -14121,6 +14554,18 @@ subdirs=\"$subdirs bpf\"\n \n       ;;\n   esac\n+\n+\n+\n+  if test \"$SIM_PRIMARY_TARGET\" = \"bpf\"; then :\n+      : \"${AS_FOR_TARGET_BPF:=\\$(abs_builddir)/../gas/as-new}\"\n+    : \"${LD_FOR_TARGET_BPF:=\\$(abs_builddir)/../ld/ld-new}\"\n+            : \"${CC_FOR_TARGET_BPF:=${target_alias}-gcc}\"\n+\n+fi\n+\n+as_fn_append SIM_TOOLCHAIN_VARS \" AS_FOR_TARGET_BPF LD_FOR_TARGET_BPF CC_FOR_TARGET_BPF\"\n+\n    if ${sim_enable_arch_bpf}; then\n   SIM_ENABLE_ARCH_bpf_TRUE=\n   SIM_ENABLE_ARCH_bpf_FALSE='#'\n@@ -14149,6 +14594,18 @@ fi\n \n       ;;\n   esac\n+\n+\n+\n+  if test \"$SIM_PRIMARY_TARGET\" = \"cr16\"; then :\n+      : \"${AS_FOR_TARGET_CR16:=\\$(abs_builddir)/../gas/as-new}\"\n+    : \"${LD_FOR_TARGET_CR16:=\\$(abs_builddir)/../ld/ld-new}\"\n+            : \"${CC_FOR_TARGET_CR16:=${target_alias}-gcc}\"\n+\n+fi\n+\n+as_fn_append SIM_TOOLCHAIN_VARS \" AS_FOR_TARGET_CR16 LD_FOR_TARGET_CR16 CC_FOR_TARGET_CR16\"\n+\n    if ${sim_enable_arch_cr16}; then\n   SIM_ENABLE_ARCH_cr16_TRUE=\n   SIM_ENABLE_ARCH_cr16_FALSE='#'\n@@ -14177,6 +14634,18 @@ fi\n \n       ;;\n   esac\n+\n+\n+\n+  if test \"$SIM_PRIMARY_TARGET\" = \"cris\"; then :\n+      : \"${AS_FOR_TARGET_CRIS:=\\$(abs_builddir)/../gas/as-new}\"\n+    : \"${LD_FOR_TARGET_CRIS:=\\$(abs_builddir)/../ld/ld-new}\"\n+            : \"${CC_FOR_TARGET_CRIS:=${target_alias}-gcc}\"\n+\n+fi\n+\n+as_fn_append SIM_TOOLCHAIN_VARS \" AS_FOR_TARGET_CRIS LD_FOR_TARGET_CRIS CC_FOR_TARGET_CRIS\"\n+\n    if ${sim_enable_arch_cris}; then\n   SIM_ENABLE_ARCH_cris_TRUE=\n   SIM_ENABLE_ARCH_cris_FALSE='#'\n@@ -14205,6 +14674,18 @@ fi\n \n       ;;\n   esac\n+\n+\n+\n+  if test \"$SIM_PRIMARY_TARGET\" = \"d10v\"; then :\n+      : \"${AS_FOR_TARGET_D10V:=\\$(abs_builddir)/../gas/as-new}\"\n+    : \"${LD_FOR_TARGET_D10V:=\\$(abs_builddir)/../ld/ld-new}\"\n+            : \"${CC_FOR_TARGET_D10V:=${target_alias}-gcc}\"\n+\n+fi\n+\n+as_fn_append SIM_TOOLCHAIN_VARS \" AS_FOR_TARGET_D10V LD_FOR_TARGET_D10V CC_FOR_TARGET_D10V\"\n+\n    if ${sim_enable_arch_d10v}; then\n   SIM_ENABLE_ARCH_d10v_TRUE=\n   SIM_ENABLE_ARCH_d10v_FALSE='#'\n@@ -14233,6 +14714,18 @@ fi\n \n       ;;\n   esac\n+\n+\n+\n+  if test \"$SIM_PRIMARY_TARGET\" = \"frv\"; then :\n+      : \"${AS_FOR_TARGET_FRV:=\\$(abs_builddir)/../gas/as-new}\"\n+    : \"${LD_FOR_TARGET_FRV:=\\$(abs_builddir)/../ld/ld-new}\"\n+            : \"${CC_FOR_TARGET_FRV:=${target_alias}-gcc}\"\n+\n+fi\n+\n+as_fn_append SIM_TOOLCHAIN_VARS \" AS_FOR_TARGET_FRV LD_FOR_TARGET_FRV CC_FOR_TARGET_FRV\"\n+\n    if ${sim_enable_arch_frv}; then\n   SIM_ENABLE_ARCH_frv_TRUE=\n   SIM_ENABLE_ARCH_frv_FALSE='#'\n@@ -14261,6 +14754,18 @@ fi\n \n       ;;\n   esac\n+\n+\n+\n+  if test \"$SIM_PRIMARY_TARGET\" = \"ft32\"; then :\n+      : \"${AS_FOR_TARGET_FT32:=\\$(abs_builddir)/../gas/as-new}\"\n+    : \"${LD_FOR_TARGET_FT32:=\\$(abs_builddir)/../ld/ld-new}\"\n+            : \"${CC_FOR_TARGET_FT32:=${target_alias}-gcc}\"\n+\n+fi\n+\n+as_fn_append SIM_TOOLCHAIN_VARS \" AS_FOR_TARGET_FT32 LD_FOR_TARGET_FT32 CC_FOR_TARGET_FT32\"\n+\n    if ${sim_enable_arch_ft32}; then\n   SIM_ENABLE_ARCH_ft32_TRUE=\n   SIM_ENABLE_ARCH_ft32_FALSE='#'\n@@ -14289,6 +14794,18 @@ fi\n \n       ;;\n   esac\n+\n+\n+\n+  if test \"$SIM_PRIMARY_TARGET\" = \"h8300\"; then :\n+      : \"${AS_FOR_TARGET_H8300:=\\$(abs_builddir)/../gas/as-new}\"\n+    : \"${LD_FOR_TARGET_H8300:=\\$(abs_builddir)/../ld/ld-new}\"\n+            : \"${CC_FOR_TARGET_H8300:=${target_alias}-gcc}\"\n+\n+fi\n+\n+as_fn_append SIM_TOOLCHAIN_VARS \" AS_FOR_TARGET_H8300 LD_FOR_TARGET_H8300 CC_FOR_TARGET_H8300\"\n+\n    if ${sim_enable_arch_h8300}; then\n   SIM_ENABLE_ARCH_h8300_TRUE=\n   SIM_ENABLE_ARCH_h8300_FALSE='#'\n@@ -14317,6 +14834,18 @@ fi\n \n       ;;\n   esac\n+\n+\n+\n+  if test \"$SIM_PRIMARY_TARGET\" = \"iq2000\"; then :\n+      : \"${AS_FOR_TARGET_IQ2000:=\\$(abs_builddir)/../gas/as-new}\"\n+    : \"${LD_FOR_TARGET_IQ2000:=\\$(abs_builddir)/../ld/ld-new}\"\n+            : \"${CC_FOR_TARGET_IQ2000:=${target_alias}-gcc}\"\n+\n+fi\n+\n+as_fn_append SIM_TOOLCHAIN_VARS \" AS_FOR_TARGET_IQ2000 LD_FOR_TARGET_IQ2000 CC_FOR_TARGET_IQ2000\"\n+\n    if ${sim_enable_arch_iq2000}; then\n   SIM_ENABLE_ARCH_iq2000_TRUE=\n   SIM_ENABLE_ARCH_iq2000_FALSE='#'\n@@ -14345,6 +14874,18 @@ fi\n \n       ;;\n   esac\n+\n+\n+\n+  if test \"$SIM_PRIMARY_TARGET\" = \"lm32\"; then :\n+      : \"${AS_FOR_TARGET_LM32:=\\$(abs_builddir)/../gas/as-new}\"\n+    : \"${LD_FOR_TARGET_LM32:=\\$(abs_builddir)/../ld/ld-new}\"\n+            : \"${CC_FOR_TARGET_LM32:=${target_alias}-gcc}\"\n+\n+fi\n+\n+as_fn_append SIM_TOOLCHAIN_VARS \" AS_FOR_TARGET_LM32 LD_FOR_TARGET_LM32 CC_FOR_TARGET_LM32\"\n+\n    if ${sim_enable_arch_lm32}; then\n   SIM_ENABLE_ARCH_lm32_TRUE=\n   SIM_ENABLE_ARCH_lm32_FALSE='#'\n@@ -14373,6 +14914,18 @@ fi\n \n       ;;\n   esac\n+\n+\n+\n+  if test \"$SIM_PRIMARY_TARGET\" = \"m32c\"; then :\n+      : \"${AS_FOR_TARGET_M32C:=\\$(abs_builddir)/../gas/as-new}\"\n+    : \"${LD_FOR_TARGET_M32C:=\\$(abs_builddir)/../ld/ld-new}\"\n+            : \"${CC_FOR_TARGET_M32C:=${target_alias}-gcc}\"\n+\n+fi\n+\n+as_fn_append SIM_TOOLCHAIN_VARS \" AS_FOR_TARGET_M32C LD_FOR_TARGET_M32C CC_FOR_TARGET_M32C\"\n+\n    if ${sim_enable_arch_m32c}; then\n   SIM_ENABLE_ARCH_m32c_TRUE=\n   SIM_ENABLE_ARCH_m32c_FALSE='#'\n@@ -14401,6 +14954,18 @@ fi\n \n       ;;\n   esac\n+\n+\n+\n+  if test \"$SIM_PRIMARY_TARGET\" = \"m32r\"; then :\n+      : \"${AS_FOR_TARGET_M32R:=\\$(abs_builddir)/../gas/as-new}\"\n+    : \"${LD_FOR_TARGET_M32R:=\\$(abs_builddir)/../ld/ld-new}\"\n+            : \"${CC_FOR_TARGET_M32R:=${target_alias}-gcc}\"\n+\n+fi\n+\n+as_fn_append SIM_TOOLCHAIN_VARS \" AS_FOR_TARGET_M32R LD_FOR_TARGET_M32R CC_FOR_TARGET_M32R\"\n+\n    if ${sim_enable_arch_m32r}; then\n   SIM_ENABLE_ARCH_m32r_TRUE=\n   SIM_ENABLE_ARCH_m32r_FALSE='#'\n@@ -14429,6 +14994,18 @@ fi\n \n       ;;\n   esac\n+\n+\n+\n+  if test \"$SIM_PRIMARY_TARGET\" = \"m68hc11\"; then :\n+      : \"${AS_FOR_TARGET_M68HC11:=\\$(abs_builddir)/../gas/as-new}\"\n+    : \"${LD_FOR_TARGET_M68HC11:=\\$(abs_builddir)/../ld/ld-new}\"\n+            : \"${CC_FOR_TARGET_M68HC11:=${target_alias}-gcc}\"\n+\n+fi\n+\n+as_fn_append SIM_TOOLCHAIN_VARS \" AS_FOR_TARGET_M68HC11 LD_FOR_TARGET_M68HC11 CC_FOR_TARGET_M68HC11\"\n+\n    if ${sim_enable_arch_m68hc11}; then\n   SIM_ENABLE_ARCH_m68hc11_TRUE=\n   SIM_ENABLE_ARCH_m68hc11_FALSE='#'\n@@ -14457,6 +15034,18 @@ fi\n \n       ;;\n   esac\n+\n+\n+\n+  if test \"$SIM_PRIMARY_TARGET\" = \"mcore\"; then :\n+      : \"${AS_FOR_TARGET_MCORE:=\\$(abs_builddir)/../gas/as-new}\"\n+    : \"${LD_FOR_TARGET_MCORE:=\\$(abs_builddir)/../ld/ld-new}\"\n+            : \"${CC_FOR_TARGET_MCORE:=${target_alias}-gcc}\"\n+\n+fi\n+\n+as_fn_append SIM_TOOLCHAIN_VARS \" AS_FOR_TARGET_MCORE LD_FOR_TARGET_MCORE CC_FOR_TARGET_MCORE\"\n+\n    if ${sim_enable_arch_mcore}; then\n   SIM_ENABLE_ARCH_mcore_TRUE=\n   SIM_ENABLE_ARCH_mcore_FALSE='#'\n@@ -14485,6 +15074,18 @@ fi\n \n       ;;\n   esac\n+\n+\n+\n+  if test \"$SIM_PRIMARY_TARGET\" = \"microblaze\"; then :\n+      : \"${AS_FOR_TARGET_MICROBLAZE:=\\$(abs_builddir)/../gas/as-new}\"\n+    : \"${LD_FOR_TARGET_MICROBLAZE:=\\$(abs_builddir)/../ld/ld-new}\"\n+            : \"${CC_FOR_TARGET_MICROBLAZE:=${target_alias}-gcc}\"\n+\n+fi\n+\n+as_fn_append SIM_TOOLCHAIN_VARS \" AS_FOR_TARGET_MICROBLAZE LD_FOR_TARGET_MICROBLAZE CC_FOR_TARGET_MICROBLAZE\"\n+\n    if ${sim_enable_arch_microblaze}; then\n   SIM_ENABLE_ARCH_microblaze_TRUE=\n   SIM_ENABLE_ARCH_microblaze_FALSE='#'\n@@ -14510,6 +15111,18 @@ fi\n       sim_igen=yes\n       ;;\n   esac\n+\n+\n+\n+  if test \"$SIM_PRIMARY_TARGET\" = \"mips\"; then :\n+      : \"${AS_FOR_TARGET_MIPS:=\\$(abs_builddir)/../gas/as-new}\"\n+    : \"${LD_FOR_TARGET_MIPS:=\\$(abs_builddir)/../ld/ld-new}\"\n+            : \"${CC_FOR_TARGET_MIPS:=${target_alias}-gcc}\"\n+\n+fi\n+\n+as_fn_append SIM_TOOLCHAIN_VARS \" AS_FOR_TARGET_MIPS LD_FOR_TARGET_MIPS CC_FOR_TARGET_MIPS\"\n+\n    if ${sim_enable_arch_mips}; then\n   SIM_ENABLE_ARCH_mips_TRUE=\n   SIM_ENABLE_ARCH_mips_FALSE='#'\n@@ -14535,6 +15148,18 @@ fi\n       sim_igen=yes\n       ;;\n   esac\n+\n+\n+\n+  if test \"$SIM_PRIMARY_TARGET\" = \"mn10300\"; then :\n+      : \"${AS_FOR_TARGET_MN10300:=\\$(abs_builddir)/../gas/as-new}\"\n+    : \"${LD_FOR_TARGET_MN10300:=\\$(abs_builddir)/../ld/ld-new}\"\n+            : \"${CC_FOR_TARGET_MN10300:=${target_alias}-gcc}\"\n+\n+fi\n+\n+as_fn_append SIM_TOOLCHAIN_VARS \" AS_FOR_TARGET_MN10300 LD_FOR_TARGET_MN10300 CC_FOR_TARGET_MN10300\"\n+\n    if ${sim_enable_arch_mn10300}; then\n   SIM_ENABLE_ARCH_mn10300_TRUE=\n   SIM_ENABLE_ARCH_mn10300_FALSE='#'\n@@ -14563,6 +15188,18 @@ fi\n \n       ;;\n   esac\n+\n+\n+\n+  if test \"$SIM_PRIMARY_TARGET\" = \"moxie\"; then :\n+      : \"${AS_FOR_TARGET_MOXIE:=\\$(abs_builddir)/../gas/as-new}\"\n+    : \"${LD_FOR_TARGET_MOXIE:=\\$(abs_builddir)/../ld/ld-new}\"\n+            : \"${CC_FOR_TARGET_MOXIE:=${target_alias}-gcc}\"\n+\n+fi\n+\n+as_fn_append SIM_TOOLCHAIN_VARS \" AS_FOR_TARGET_MOXIE LD_FOR_TARGET_MOXIE CC_FOR_TARGET_MOXIE\"\n+\n    if ${sim_enable_arch_moxie}; then\n   SIM_ENABLE_ARCH_moxie_TRUE=\n   SIM_ENABLE_ARCH_moxie_FALSE='#'\n@@ -14591,6 +15228,18 @@ fi\n \n       ;;\n   esac\n+\n+\n+\n+  if test \"$SIM_PRIMARY_TARGET\" = \"msp430\"; then :\n+      : \"${AS_FOR_TARGET_MSP430:=\\$(abs_builddir)/../gas/as-new}\"\n+    : \"${LD_FOR_TARGET_MSP430:=\\$(abs_builddir)/../ld/ld-new}\"\n+            : \"${CC_FOR_TARGET_MSP430:=${target_alias}-gcc}\"\n+\n+fi\n+\n+as_fn_append SIM_TOOLCHAIN_VARS \" AS_FOR_TARGET_MSP430 LD_FOR_TARGET_MSP430 CC_FOR_TARGET_MSP430\"\n+\n    if ${sim_enable_arch_msp430}; then\n   SIM_ENABLE_ARCH_msp430_TRUE=\n   SIM_ENABLE_ARCH_msp430_FALSE='#'\n@@ -14616,6 +15265,18 @@ fi\n \n       ;;\n   esac\n+\n+\n+\n+  if test \"$SIM_PRIMARY_TARGET\" = \"or1k\"; then :\n+      : \"${AS_FOR_TARGET_OR1K:=\\$(abs_builddir)/../gas/as-new}\"\n+    : \"${LD_FOR_TARGET_OR1K:=\\$(abs_builddir)/../ld/ld-new}\"\n+            : \"${CC_FOR_TARGET_OR1K:=${target_alias}-gcc}\"\n+\n+fi\n+\n+as_fn_append SIM_TOOLCHAIN_VARS \" AS_FOR_TARGET_OR1K LD_FOR_TARGET_OR1K CC_FOR_TARGET_OR1K\"\n+\n    if ${sim_enable_arch_or1k}; then\n   SIM_ENABLE_ARCH_or1k_TRUE=\n   SIM_ENABLE_ARCH_or1k_FALSE='#'\n@@ -14641,6 +15302,18 @@ fi\n \n       ;;\n   esac\n+\n+\n+\n+  if test \"$SIM_PRIMARY_TARGET\" = \"ppc\"; then :\n+      : \"${AS_FOR_TARGET_PPC:=\\$(abs_builddir)/../gas/as-new}\"\n+    : \"${LD_FOR_TARGET_PPC:=\\$(abs_builddir)/../ld/ld-new}\"\n+            : \"${CC_FOR_TARGET_PPC:=${target_alias}-gcc}\"\n+\n+fi\n+\n+as_fn_append SIM_TOOLCHAIN_VARS \" AS_FOR_TARGET_PPC LD_FOR_TARGET_PPC CC_FOR_TARGET_PPC\"\n+\n    if ${sim_enable_arch_ppc}; then\n   SIM_ENABLE_ARCH_ppc_TRUE=\n   SIM_ENABLE_ARCH_ppc_FALSE='#'\n@@ -14669,6 +15342,18 @@ fi\n \n       ;;\n   esac\n+\n+\n+\n+  if test \"$SIM_PRIMARY_TARGET\" = \"pru\"; then :\n+      : \"${AS_FOR_TARGET_PRU:=\\$(abs_builddir)/../gas/as-new}\"\n+    : \"${LD_FOR_TARGET_PRU:=\\$(abs_builddir)/../ld/ld-new}\"\n+            : \"${CC_FOR_TARGET_PRU:=${target_alias}-gcc}\"\n+\n+fi\n+\n+as_fn_append SIM_TOOLCHAIN_VARS \" AS_FOR_TARGET_PRU LD_FOR_TARGET_PRU CC_FOR_TARGET_PRU\"\n+\n    if ${sim_enable_arch_pru}; then\n   SIM_ENABLE_ARCH_pru_TRUE=\n   SIM_ENABLE_ARCH_pru_FALSE='#'\n@@ -14694,6 +15379,18 @@ fi\n \n       ;;\n   esac\n+\n+\n+\n+  if test \"$SIM_PRIMARY_TARGET\" = \"riscv\"; then :\n+      : \"${AS_FOR_TARGET_RISCV:=\\$(abs_builddir)/../gas/as-new}\"\n+    : \"${LD_FOR_TARGET_RISCV:=\\$(abs_builddir)/../ld/ld-new}\"\n+            : \"${CC_FOR_TARGET_RISCV:=${target_alias}-gcc}\"\n+\n+fi\n+\n+as_fn_append SIM_TOOLCHAIN_VARS \" AS_FOR_TARGET_RISCV LD_FOR_TARGET_RISCV CC_FOR_TARGET_RISCV\"\n+\n    if ${sim_enable_arch_riscv}; then\n   SIM_ENABLE_ARCH_riscv_TRUE=\n   SIM_ENABLE_ARCH_riscv_FALSE='#'\n@@ -14722,6 +15419,18 @@ fi\n \n       ;;\n   esac\n+\n+\n+\n+  if test \"$SIM_PRIMARY_TARGET\" = \"rl78\"; then :\n+      : \"${AS_FOR_TARGET_RL78:=\\$(abs_builddir)/../gas/as-new}\"\n+    : \"${LD_FOR_TARGET_RL78:=\\$(abs_builddir)/../ld/ld-new}\"\n+            : \"${CC_FOR_TARGET_RL78:=${target_alias}-gcc}\"\n+\n+fi\n+\n+as_fn_append SIM_TOOLCHAIN_VARS \" AS_FOR_TARGET_RL78 LD_FOR_TARGET_RL78 CC_FOR_TARGET_RL78\"\n+\n    if ${sim_enable_arch_rl78}; then\n   SIM_ENABLE_ARCH_rl78_TRUE=\n   SIM_ENABLE_ARCH_rl78_FALSE='#'\n@@ -14750,6 +15459,18 @@ fi\n \n       ;;\n   esac\n+\n+\n+\n+  if test \"$SIM_PRIMARY_TARGET\" = \"rx\"; then :\n+      : \"${AS_FOR_TARGET_RX:=\\$(abs_builddir)/../gas/as-new}\"\n+    : \"${LD_FOR_TARGET_RX:=\\$(abs_builddir)/../ld/ld-new}\"\n+            : \"${CC_FOR_TARGET_RX:=${target_alias}-gcc}\"\n+\n+fi\n+\n+as_fn_append SIM_TOOLCHAIN_VARS \" AS_FOR_TARGET_RX LD_FOR_TARGET_RX CC_FOR_TARGET_RX\"\n+\n    if ${sim_enable_arch_rx}; then\n   SIM_ENABLE_ARCH_rx_TRUE=\n   SIM_ENABLE_ARCH_rx_FALSE='#'\n@@ -14778,6 +15499,18 @@ fi\n \n       ;;\n   esac\n+\n+\n+\n+  if test \"$SIM_PRIMARY_TARGET\" = \"sh\"; then :\n+      : \"${AS_FOR_TARGET_SH:=\\$(abs_builddir)/../gas/as-new}\"\n+    : \"${LD_FOR_TARGET_SH:=\\$(abs_builddir)/../ld/ld-new}\"\n+            : \"${CC_FOR_TARGET_SH:=${target_alias}-gcc}\"\n+\n+fi\n+\n+as_fn_append SIM_TOOLCHAIN_VARS \" AS_FOR_TARGET_SH LD_FOR_TARGET_SH CC_FOR_TARGET_SH\"\n+\n    if ${sim_enable_arch_sh}; then\n   SIM_ENABLE_ARCH_sh_TRUE=\n   SIM_ENABLE_ARCH_sh_FALSE='#'\n@@ -14806,6 +15539,18 @@ fi\n \n       ;;\n   esac\n+\n+\n+\n+  if test \"$SIM_PRIMARY_TARGET\" = \"erc32\"; then :\n+      : \"${AS_FOR_TARGET_ERC32:=\\$(abs_builddir)/../gas/as-new}\"\n+    : \"${LD_FOR_TARGET_ERC32:=\\$(abs_builddir)/../ld/ld-new}\"\n+            : \"${CC_FOR_TARGET_ERC32:=${target_alias}-gcc}\"\n+\n+fi\n+\n+as_fn_append SIM_TOOLCHAIN_VARS \" AS_FOR_TARGET_ERC32 LD_FOR_TARGET_ERC32 CC_FOR_TARGET_ERC32\"\n+\n    if ${sim_enable_arch_erc32}; then\n   SIM_ENABLE_ARCH_erc32_TRUE=\n   SIM_ENABLE_ARCH_erc32_FALSE='#'\n@@ -14831,6 +15576,18 @@ fi\n       sim_igen=yes\n       ;;\n   esac\n+\n+\n+\n+  if test \"$SIM_PRIMARY_TARGET\" = \"v850\"; then :\n+      : \"${AS_FOR_TARGET_V850:=\\$(abs_builddir)/../gas/as-new}\"\n+    : \"${LD_FOR_TARGET_V850:=\\$(abs_builddir)/../ld/ld-new}\"\n+            : \"${CC_FOR_TARGET_V850:=${target_alias}-gcc}\"\n+\n+fi\n+\n+as_fn_append SIM_TOOLCHAIN_VARS \" AS_FOR_TARGET_V850 LD_FOR_TARGET_V850 CC_FOR_TARGET_V850\"\n+\n    if ${sim_enable_arch_v850}; then\n   SIM_ENABLE_ARCH_v850_TRUE=\n   SIM_ENABLE_ARCH_v850_FALSE='#'\n@@ -14843,6 +15600,15 @@ fi\n   done\n \n   if test \"x${enable_example_sims}\" = xyes; then\n+\n+\n+\n+  : \"${AS_FOR_TARGET_EXAMPLE_SYNACOR:=\\$(abs_builddir)/../gas/as-new}\"\n+  : \"${LD_FOR_TARGET_EXAMPLE_SYNACOR:=\\$(abs_builddir)/../ld/ld-new}\"\n+  : \"${CC_FOR_TARGET_EXAMPLE_SYNACOR:=\\$(CC)}\"\n+\n+as_fn_append SIM_TOOLCHAIN_VARS \" AS_FOR_TARGET_EXAMPLE_SYNACOR LD_FOR_TARGET_EXAMPLE_SYNACOR CC_FOR_TARGET_EXAMPLE_SYNACOR\"\n+\n           ac_config_files=\"$ac_config_files example-synacor/Makefile.sim:example-synacor/Makefile.in\"\n \n     ac_config_commands=\"$ac_config_commands example-synacor/Makefile\""
    },
    {
      "sha": "0c14b1da79e24ef44afb59bb11802c91949b3a6b",
      "filename": "sim/configure.ac",
      "status": "modified",
      "additions": 2,
      "deletions": 0,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/8996c2106737302ebdf25bf993e1147065114893/sim/configure.ac",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/8996c2106737302ebdf25bf993e1147065114893/sim/configure.ac",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/configure.ac?ref=8996c2106737302ebdf25bf993e1147065114893",
      "patch": "@@ -103,6 +103,7 @@ m4_define([SIM_TARGET], [dnl\n       $4\n       ;;\n   esac\n+  SIM_AC_TOOLCHAIN_FOR_TARGET($2)\n   AM_CONDITIONAL([SIM_ENABLE_ARCH_$2], [${sim_enable_arch_$2}])\n ])\n \n@@ -151,6 +152,7 @@ if test \"${enable_sim}\" != no; then\n   done\n \n   if test \"x${enable_example_sims}\" = xyes; then\n+    SIM_AC_TOOLCHAIN_FOR_TARGET(example-synacor)\n     SIM_BUILD_TARGET([example-synacor])\n   fi\n fi"
    },
    {
      "sha": "a85421f7ddf43d69f7cd846e2f2ad2e055205d1e",
      "filename": "sim/m4/sim_ac_toolchain.m4",
      "status": "modified",
      "additions": 25,
      "deletions": 0,
      "changes": 25,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/8996c2106737302ebdf25bf993e1147065114893/sim/m4/sim_ac_toolchain.m4",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/8996c2106737302ebdf25bf993e1147065114893/sim/m4/sim_ac_toolchain.m4",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/m4/sim_ac_toolchain.m4?ref=8996c2106737302ebdf25bf993e1147065114893",
      "patch": "@@ -77,3 +77,28 @@ AC_COMPILE_IFELSE([AC_LANG_SOURCE([\n ], [AC_MSG_ERROR([C11 is required])])])\n AC_SUBST(C_DIALECT)\n ])\n+dnl\n+SIM_TOOLCHAIN_VARS=\n+AC_SUBST(SIM_TOOLCHAIN_VARS)\n+AC_DEFUN([_SIM_AC_TOOLCHAIN_FOR_TARGET],\n+[dnl\n+AC_ARG_VAR(AS_FOR_TARGET_$2, [Assembler for $1 tests])\n+AC_ARG_VAR(LD_FOR_TARGET_$2, [Linker for $1 tests])\n+AC_ARG_VAR(CC_FOR_TARGET_$2, [C compiler for $1 tests])\n+m4_bmatch($1, [example-], [dnl\n+  : \"${AS_FOR_TARGET_$2:=\\$(abs_builddir)/../gas/as-new}\"\n+  : \"${LD_FOR_TARGET_$2:=\\$(abs_builddir)/../ld/ld-new}\"\n+  : \"${CC_FOR_TARGET_$2:=\\$(CC)}\"\n+], [dnl\n+  AS_IF([test \"$SIM_PRIMARY_TARGET\" = \"$1\"], [dnl\n+    : \"${AS_FOR_TARGET_$2:=\\$(abs_builddir)/../gas/as-new}\"\n+    : \"${LD_FOR_TARGET_$2:=\\$(abs_builddir)/../ld/ld-new}\"\n+    dnl The default will be checked at test time.  If it's not available, then\n+    dnl it is automatically skipped.  So hardcoding this is safe.\n+    : \"${CC_FOR_TARGET_$2:=${target_alias}-gcc}\"\n+  ])\n+])\n+AS_VAR_APPEND([SIM_TOOLCHAIN_VARS], [\" AS_FOR_TARGET_$2 LD_FOR_TARGET_$2 CC_FOR_TARGET_$2\"])\n+])\n+AC_DEFUN([SIM_AC_TOOLCHAIN_FOR_TARGET],\n+[_SIM_AC_TOOLCHAIN_FOR_TARGET($1, m4_toupper(m4_translit($1, [-], [_])))])"
    },
    {
      "sha": "378aab1d882198cf712da8334248a2881188fa78",
      "filename": "sim/testsuite/local.mk",
      "status": "modified",
      "additions": 1,
      "deletions": 0,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/8996c2106737302ebdf25bf993e1147065114893/sim/testsuite/local.mk",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/8996c2106737302ebdf25bf993e1147065114893/sim/testsuite/local.mk",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/testsuite/local.mk?ref=8996c2106737302ebdf25bf993e1147065114893",
      "patch": "@@ -28,6 +28,7 @@ site-sim-config.exp: Makefile\n \t$(AM_V_GEN)( \\\n \techo \"set builddir \\\"$(builddir)\\\"\"; \\\n \techo \"set srcdir \\\"$(srcdir)/testsuite\\\"\"; \\\n+\t$(foreach V,$(SIM_TOOLCHAIN_VARS),echo \"set $(V) \\\"$($(V))\\\"\";) \\\n \t) > $@\n \n check-DEJAGNU: site.exp"
    }
  ]
}