<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;19.1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',false);
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">RISCVInstrInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">llvm::RISCVInstrInfo Member List</div></div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a>, including all inherited members.</p>
<table class="directory">
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#accb26dceb67191d19382f459c06d4f15">analyzeBranch</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#aec4c0fbb6fae009e9b6ca5d747146162">analyzeSelect</a>(const MachineInstr &amp;MI, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, unsigned &amp;TrueOp, unsigned &amp;FalseOp, bool &amp;Optimizable) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#afc0ac4e187f1865c16f5dd0814e7fa5b">areMemAccessesTriviallyDisjoint</a>(const MachineInstr &amp;MIa, const MachineInstr &amp;MIb) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#aa0ee8a29120b044f4c4668626e264393">buildOutlinedFrame</a>(MachineBasicBlock &amp;MBB, MachineFunction &amp;MF, const outliner::OutlinedFunction &amp;OF) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a5f995c01e70eb23dbcd2af7d64a49fd8">canFoldIntoAddrMode</a>(const MachineInstr &amp;MemI, Register Reg, const MachineInstr &amp;AddrI, ExtAddrMode &amp;AM) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#aabdf5cb19126a5e4243ff0818a908ccb">commuteInstructionImpl</a>(MachineInstr &amp;MI, bool NewMI, unsigned OpIdx1, unsigned OpIdx2) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a061f47e0bf17eed5f4fb190668a20858">convertToThreeAddress</a>(MachineInstr &amp;MI, LiveVariables *LV, LiveIntervals *LIS) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a687028adf04da72a42c641a2fd2d239c">copyPhysReg</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, const DebugLoc &amp;DL, MCRegister DstReg, MCRegister SrcReg, bool KillSrc) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a436965f98f9e4301e33096c32ed6dbd2">copyPhysRegVector</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, const DebugLoc &amp;DL, MCRegister DstReg, MCRegister SrcReg, bool KillSrc, const TargetRegisterClass *RegClass) const</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#abe6772bd0f8b4b1bc3186473a7205dfe">createMIROperandComment</a>(const MachineInstr &amp;MI, const MachineOperand &amp;Op, unsigned OpIdx, const TargetRegisterInfo *TRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#aaad12324dcb623d1db1aabb5cb10150e">decomposeMachineOperandsTargetFlags</a>(unsigned TF) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a182825202fb7b104e8e823825d4f2fb1">emitLdStWithAddr</a>(MachineInstr &amp;MemI, const ExtAddrMode &amp;AM) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#aa8aa7be4bd12d2e18b08a87805017131">finalizeInsInstrs</a>(MachineInstr &amp;Root, unsigned &amp;Pattern, SmallVectorImpl&lt; MachineInstr * &gt; &amp;InsInstrs) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#ac6b66ad3777d7d6fa3a96bfd7031c28d">findCommutedOpIndices</a>(const MachineInstr &amp;MI, unsigned &amp;SrcOpIdx1, unsigned &amp;SrcOpIdx2) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a93533d35a661d5dc48a03c624839b8e4">foldMemoryOperandImpl</a>(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, int FrameIndex, LiveIntervals *LIS=nullptr, VirtRegMap *VRM=nullptr) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#af4f87b0480bb0e4d689f7b3cf2aa88a1">foldMemoryOperandImpl</a>(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, MachineInstr &amp;LoadMI, LiveIntervals *LIS=nullptr) const</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a4862e12e65a868264ab84a2252104dda">genAlternativeCodeSequence</a>(MachineInstr &amp;Root, unsigned Pattern, SmallVectorImpl&lt; MachineInstr * &gt; &amp;InsInstrs, SmallVectorImpl&lt; MachineInstr * &gt; &amp;DelInstrs, DenseMap&lt; unsigned, unsigned &gt; &amp;InstrIdxForVirtReg) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#abbcb71c00eaa19f6b30aacb521e718a5">getBranchDestBlock</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a4d827f36392e59fb8c28117a98873a1c">getBrCond</a>(RISCVCC::CondCode CC, bool Imm=false) const</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#ae2e2455f0d0815c45beb6d1d36875cee">getCombinerObjective</a>(unsigned Pattern) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a8424c147a24cf4d707de1b7392597e48">getInstSizeInBytes</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a79a9b4d0a95a7b0b741f2aaae4b3427d">getInverseOpcode</a>(unsigned Opcode) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#ae92946bff8cb4ef04b71f5f6360e832e">getMachineCombinerPatterns</a>(MachineInstr &amp;Root, SmallVectorImpl&lt; unsigned &gt; &amp;Patterns, bool DoRegPressureReduce) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a81c45072c5b34b2cbc6bae4a61b5900d">getMachineCombinerTraceStrategy</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#aa04c64c287d0b42c8a1714011a943e3d">getMemOperandsWithOffsetWidth</a>(const MachineInstr &amp;MI, SmallVectorImpl&lt; const MachineOperand * &gt; &amp;BaseOps, int64_t &amp;Offset, bool &amp;OffsetIsScalable, LocationSize &amp;Width, const TargetRegisterInfo *TRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a675ef8fa9eef12d497fd0a57e931bd37">getMemOperandWithOffsetWidth</a>(const MachineInstr &amp;LdSt, const MachineOperand *&amp;BaseOp, int64_t &amp;Offset, LocationSize &amp;Width, const TargetRegisterInfo *TRI) const</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a8e9da3ff990db8ea36450b9ba4f892b3">getNop</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a0dff1c91b345fb0b5983ffaf56173e77">getOutliningCandidateInfo</a>(std::vector&lt; outliner::Candidate &gt; &amp;RepeatedSequenceLocs) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a8679ec3bfa38ee7caf0751d69db79ffa">getOutliningTypeImpl</a>(MachineBasicBlock::iterator &amp;MBBI, unsigned Flags) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a6c14f246ebdc035b01f2c56df0b7ce89">getReassociateOperandIndices</a>(const MachineInstr &amp;Root, unsigned Pattern, std::array&lt; unsigned, 5 &gt; &amp;OperandIndices) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a8024544b0a5fddb84899baeec7d739bb">getSerializableDirectMachineOperandTargetFlags</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a8cdf5b9105b8578f9cb896378d0c9fe3">getSerializableMachineMemOperandTargetFlags</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#ad24b4643edc88cb34ade8721b26c4bd8">getUndefInitOpcode</a>(unsigned RegClassID) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#ab7919507c578187e698ff01a1f204478">hasReassociableOperands</a>(const MachineInstr &amp;Inst, const MachineBasicBlock *MBB) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a2f1cfe9c040112cbf97a025655d3595e">hasReassociableSibling</a>(const MachineInstr &amp;Inst, bool &amp;Commuted) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a2bc4c29964a242a574a8e9b78df0bb31">insertBranch</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;dl, int *BytesAdded=nullptr) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a63b280c848f7c74e68e3a6f45ffb4a85">insertIndirectBranch</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock &amp;NewDestBB, MachineBasicBlock &amp;RestoreBB, const DebugLoc &amp;DL, int64_t BrOffset, RegScavenger *RS) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#ad0969c58f63ddf77c6e219dbb0fc44f0">insertOutlinedCall</a>(Module &amp;M, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;It, MachineFunction &amp;MF, outliner::Candidate &amp;C) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a89651558e264c97ec3977357ce4f0422">isAddImmediate</a>(const MachineInstr &amp;MI, Register Reg) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a658bdb32cfdf7a3051a4221c15fc441f">isAsCheapAsAMove</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#ade726ab992f758b88dcc4d6691efd90d">isAssociativeAndCommutative</a>(const MachineInstr &amp;Inst, bool Invert) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#ad6cf2e2ddb3fef46c8320decd4343c56">isBranchOffsetInRange</a>(unsigned BranchOpc, int64_t BrOffset) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#aeb90eaf4a7a79cbd55130c63f50884e2">isCopyInstrImpl</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a27e5a818e421079a4fb086a0dca39bcd">isFunctionSafeToOutlineFrom</a>(MachineFunction &amp;MF, bool OutlineFromLinkOnceODRs) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a0afd463c33635fbf5ebcd31235a00c51">isLoadFromStackSlot</a>(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#afecb5ce887f3bd734d23bd2ae3aa1304">isLoadFromStackSlot</a>(const MachineInstr &amp;MI, int &amp;FrameIndex, unsigned &amp;MemBytes) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a9e0f1068be127e44f7350a2481e21a9c">isMBBSafeToOutlineFrom</a>(MachineBasicBlock &amp;MBB, unsigned &amp;Flags) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a1c2309d0cd4e9423ee76a1f39b3308e9">isReallyTriviallyReMaterializable</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a74be59c4ed965e8270640c360182638f">isStoreToStackSlot</a>(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a79af588c1d3e6029508e7b40dfdaebdb">isStoreToStackSlot</a>(const MachineInstr &amp;MI, int &amp;FrameIndex, unsigned &amp;MemBytes) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#adae35c46c7d690e330bca4386d08f687">loadRegFromStackSlot</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, Register DstReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a148f25a7131bb353315edfc43df0c79c">movImm</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, const DebugLoc &amp;DL, Register DstReg, uint64_t Val, MachineInstr::MIFlag Flag=MachineInstr::NoFlags, bool DstRenamable=false, bool DstIsDead=false) const</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a1b4c9c49e603e4b80b3d052b54945426">mulImm</a>(MachineFunction &amp;MF, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator II, const DebugLoc &amp;DL, Register DestReg, uint32_t Amt, MachineInstr::MIFlag Flag) const</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#aeaeffb171ae383d18f217fbd278c8717">optimizeCondBranch</a>(MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a55d733ab1cd738ca996fd3e415b59c99">optimizeSelect</a>(MachineInstr &amp;MI, SmallPtrSetImpl&lt; MachineInstr * &gt; &amp;SeenMIs, bool) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a0dfd1992efae5e90f455748420554770">removeBranch</a>(MachineBasicBlock &amp;MBB, int *BytesRemoved=nullptr) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a8b2d06a5adb70f217a01910738bcb044">reverseBranchCondition</a>(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a344cb4f0747c8ab0c6805dd0d6fd9c40">RISCVInstrInfo</a>(RISCVSubtarget &amp;STI)</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"><span class="mlabel">explicit</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#af5c90aadc6c53b0224c421a998d85587">shouldClusterMemOps</a>(ArrayRef&lt; const MachineOperand * &gt; BaseOps1, int64_t Offset1, bool OffsetIsScalable1, ArrayRef&lt; const MachineOperand * &gt; BaseOps2, int64_t Offset2, bool OffsetIsScalable2, unsigned ClusterSize, unsigned NumBytes) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#ac1326b52721d728a3551b1433ded0f9a">shouldOutlineFromFunctionByDefault</a>(MachineFunction &amp;MF) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a6fa9c478225b2523ea5b02aa34d5dcb5">STI</a></td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#afd86b5d2acd7cf6323b0acf988f51b61">storeRegToStackSlot</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, Register SrcReg, bool IsKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a729e7fc6dac4bf5f0bd41f5792b49baa">useMachineCombiner</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a6643db423ad018f2a7375b8f46e439af">verifyInstruction</a>(const MachineInstr &amp;MI, StringRef &amp;ErrInfo) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
</table></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Nov 1 2024 13:59:27 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
