var group__FMC__LL__SDRAM__Controller =
[
    [ "FMC SDRAM Bank", "group__FMC__SDRAM__Bank.html", "group__FMC__SDRAM__Bank" ],
    [ "FMC SDRAM Column Bits number", "group__FMC__SDRAM__Column__Bits__number.html", "group__FMC__SDRAM__Column__Bits__number" ],
    [ "FMC SDRAM Row Bits number", "group__FMC__SDRAM__Row__Bits__number.html", "group__FMC__SDRAM__Row__Bits__number" ],
    [ "FMC SDRAM Memory Bus Width", "group__FMC__SDRAM__Memory__Bus__Width.html", "group__FMC__SDRAM__Memory__Bus__Width" ],
    [ "FMC SDRAM Internal Banks Number", "group__FMC__SDRAM__Internal__Banks__Number.html", "group__FMC__SDRAM__Internal__Banks__Number" ],
    [ "FMC SDRAM CAS Latency", "group__FMC__SDRAM__CAS__Latency.html", "group__FMC__SDRAM__CAS__Latency" ],
    [ "FMC SDRAM Write Protection", "group__FMC__SDRAM__Write__Protection.html", "group__FMC__SDRAM__Write__Protection" ],
    [ "FMC SDRAM Clock Period", "group__FMC__SDRAM__Clock__Period.html", "group__FMC__SDRAM__Clock__Period" ],
    [ "FMC SDRAM Read Burst", "group__FMC__SDRAM__Read__Burst.html", "group__FMC__SDRAM__Read__Burst" ],
    [ "FMC SDRAM Read Pipe Delay", "group__FMC__SDRAM__Read__Pipe__Delay.html", "group__FMC__SDRAM__Read__Pipe__Delay" ],
    [ "FMC SDRAM Command Mode", "group__FMC__SDRAM__Command__Mode.html", "group__FMC__SDRAM__Command__Mode" ],
    [ "FMC SDRAM Command Target", "group__FMC__SDRAM__Command__Target.html", "group__FMC__SDRAM__Command__Target" ],
    [ "FMC SDRAM Mode Status", "group__FMC__SDRAM__Mode__Status.html", "group__FMC__SDRAM__Mode__Status" ]
];