{
  "Top": "fir_hls",
  "RtlTop": "fir_hls",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z045",
    "Package": "-ffg900",
    "Speed": "-2"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "x": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "ap_int",
        "dataWidth": "8",
        "arraySizes": ["4000"],
        "interfaceRef": "x_V",
        "portRef": "TDATA"
      }
    },
    "y": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "int",
        "dataWidth": "32",
        "arraySizes": ["4000"],
        "interfaceRef": "y",
        "portRef": "TDATA"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "4004",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "fir_hls",
    "Version": "1.0",
    "DisplayName": "Fir_hls",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/fir_hls.cpp"],
    "Vhdl": [
      "impl\/vhdl\/fir_hls_mac_muladeOg.vhd",
      "impl\/vhdl\/fir_hls_mac_muladfYi.vhd",
      "impl\/vhdl\/fir_hls_mac_muladg8j.vhd",
      "impl\/vhdl\/fir_hls_mac_muladhbi.vhd",
      "impl\/vhdl\/fir_hls_mac_muladibs.vhd",
      "impl\/vhdl\/fir_hls_mac_muladjbC.vhd",
      "impl\/vhdl\/fir_hls_mac_muladkbM.vhd",
      "impl\/vhdl\/fir_hls_mac_muladlbW.vhd",
      "impl\/vhdl\/fir_hls_mul_mul_8bkb.vhd",
      "impl\/vhdl\/fir_hls_mul_mul_8cud.vhd",
      "impl\/vhdl\/fir_hls_mul_mul_8dEe.vhd",
      "impl\/vhdl\/fir_hls.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fir_hls_mac_muladeOg.v",
      "impl\/verilog\/fir_hls_mac_muladfYi.v",
      "impl\/verilog\/fir_hls_mac_muladg8j.v",
      "impl\/verilog\/fir_hls_mac_muladhbi.v",
      "impl\/verilog\/fir_hls_mac_muladibs.v",
      "impl\/verilog\/fir_hls_mac_muladjbC.v",
      "impl\/verilog\/fir_hls_mac_muladkbM.v",
      "impl\/verilog\/fir_hls_mac_muladlbW.v",
      "impl\/verilog\/fir_hls_mul_mul_8bkb.v",
      "impl\/verilog\/fir_hls_mul_mul_8cud.v",
      "impl\/verilog\/fir_hls_mul_mul_8dEe.v",
      "impl\/verilog\/fir_hls.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "D:\/work\/radar_course\/lesson_5\/vivado\/fir_hls\/solution1\/.autopilot\/db\/fir_hls.design.xml",
    "DebugDir": "D:\/work\/radar_course\/lesson_5\/vivado\/fir_hls\/solution1\/.debug",
    "ProtoInst": ["D:\/work\/radar_course\/lesson_5\/vivado\/fir_hls\/solution1\/.debug\/fir_hls.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "x_V y",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "x_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "x_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "8"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "8"}
    },
    "y": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "y",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "x_V_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "x_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "x_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "y_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "y_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "y_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "fir_hls"},
    "Info": {"fir_hls": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"fir_hls": {
        "Latency": {
          "LatencyBest": "4004",
          "LatencyAvg": "4004",
          "LatencyWorst": "4004",
          "PipelineII": "4005",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.695"
        },
        "Loops": [{
            "Name": "in_loop",
            "TripCount": "4000",
            "Latency": "4002",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "26",
          "FF": "795",
          "LUT": "667",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "fir_hls",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-12-08 13:16:29 +0300",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1.2"
  }
}
