Verilator Tree Dump (format 0x3900) from <e411> to <e416>
     NETLIST 0xaaaaab5dbf80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0xaaaaab5f9660 <e363> {c1ai}  __024root  L1 [P] [1ps]
    1:2: CELL 0xaaaaab5f98a0 <e366> {c1ai}  ArithmeticRightShiftRegister_PosEdge_8Bit -> MODULE 0xaaaaab5eec00 <e365> {c1ai}  ArithmeticRightShiftRegister_PosEdge_8Bit  L0 [1ps]
    1:2:1: PIN 0xaaaaab5f9d40 <e370> {c2al}  clock -> VAR 0xaaaaab5ebbb0 <e208> {c2al} @dt=0xaaaaab5f2840@(G/w1)  clock INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0xaaaaab5f9c20 <e371> {c2al} @dt=0xaaaaab5f2840@(G/w1)  clock [RV] <- VAR 0xaaaaab5f9aa0 <e367> {c2al} @dt=0xaaaaab5f2840@(G/w1)  clock [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1: PIN 0xaaaaab5fcd60 <e377> {c3al}  reset -> VAR 0xaaaaab5ebf30 <e216> {c3al} @dt=0xaaaaab5f2840@(G/w1)  reset INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0xaaaaab5fcc40 <e376> {c3al} @dt=0xaaaaab5f2840@(G/w1)  reset [RV] <- VAR 0xaaaaab5f9e40 <e372> {c3al} @dt=0xaaaaab5f2840@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1: PIN 0xaaaaab5fd100 <e383> {c4ar}  D -> VAR 0xaaaaab5ece30 <e224> {c4ar} @dt=0xaaaaab5eca10@(G/w8)  D INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0xaaaaab5fcfe0 <e382> {c4ar} @dt=0xaaaaab5eca10@(G/w8)  D [RV] <- VAR 0xaaaaab5fce60 <e378> {c4ar} @dt=0xaaaaab5eca10@(G/w8)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1: PIN 0xaaaaab5fd4a0 <e389> {c5aw}  Q -> VAR 0xaaaaab5ede20 <e330> {c5aw} @dt=0xaaaaab5eca10@(G/w8)  Q OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0xaaaaab5fd380 <e388> {c5aw} @dt=0xaaaaab5eca10@(G/w8)  Q [LV] => VAR 0xaaaaab5fd200 <e384> {c5aw} @dt=0xaaaaab5eca10@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5f9aa0 <e367> {c2al} @dt=0xaaaaab5f2840@(G/w1)  clock [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5f9e40 <e372> {c3al} @dt=0xaaaaab5f2840@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5fce60 <e378> {c4ar} @dt=0xaaaaab5eca10@(G/w8)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5fd200 <e384> {c5aw} @dt=0xaaaaab5eca10@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1: MODULE 0xaaaaab5eec00 <e365> {c1ai}  ArithmeticRightShiftRegister_PosEdge_8Bit  L0 [1ps]
    1:2: VAR 0xaaaaab5ebbb0 <e208> {c2al} @dt=0xaaaaab5f2840@(G/w1)  clock INPUT [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5ebf30 <e216> {c3al} @dt=0xaaaaab5f2840@(G/w1)  reset INPUT [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5ece30 <e224> {c4ar} @dt=0xaaaaab5eca10@(G/w8)  D INPUT [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5ede20 <e330> {c5aw} @dt=0xaaaaab5eca10@(G/w8)  Q OUTPUT [VSTATIC]  PORT
    1:2: ALWAYS 0xaaaaab5f7a70 <e139> {c7af}
    1:2:1: SENTREE 0xaaaaab5ee350 <e148> {c7am}
    1:2:1:1: SENITEM 0xaaaaab5ee290 <e73> {c7ao} [POS]
    1:2:1:1:1: VARREF 0xaaaaab5f39a0 <e233> {c7aw} @dt=0xaaaaab5f2840@(G/w1)  clock [RV] <- VAR 0xaaaaab5ebbb0 <e208> {c2al} @dt=0xaaaaab5f2840@(G/w1)  clock INPUT [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0xaaaaab5f5f90 <e414#> {c10ap} @dt=0xaaaaab5eca10@(G/w8)
    1:2:2:1: COND 0xaaaaab5fd780 <e405> {c10as} @dt=0xaaaaab5eca10@(G/w8)
    1:2:2:1:1: VARREF 0xaaaaab5f3ac0 <e401> {c9an} @dt=0xaaaaab5f2840@(G/w1)  reset [RV] <- VAR 0xaaaaab5ebf30 <e216> {c3al} @dt=0xaaaaab5f2840@(G/w1)  reset INPUT [VSTATIC]  PORT
    1:2:2:1:2: CONST 0xaaaaab5f5d20 <e402> {c10as} @dt=0xaaaaab5eca10@(G/w8)  8'h0
    1:2:2:1:3: CONCAT 0xaaaaab5f7210 <e403> {c12ax} @dt=0xaaaaab5eca10@(G/w8)
    1:2:2:1:3:1: SEL 0xaaaaab5f5300 <e343> {c12au} @dt=0xaaaaab5f2840@(G/w1) decl[7:0]]
    1:2:2:1:3:1:1: VARREF 0xaaaaab5f3d00 <e248> {c12at} @dt=0xaaaaab5eca10@(G/w8)  D [RV] <- VAR 0xaaaaab5ece30 <e224> {c4ar} @dt=0xaaaaab5eca10@(G/w8)  D INPUT [VSTATIC]  PORT
    1:2:2:1:3:1:2: CONST 0xaaaaab5f5590 <e271> {c12av} @dt=0xaaaaab5f54b0@(G/sw3)  3'h7
    1:2:2:1:3:1:3: CONST 0xaaaaab5f8bc0 <e342> {c12au} @dt=0xaaaaab5f8d00@(G/w32)  32'h1
    1:2:2:1:3:2: SEL 0xaaaaab5f8210 <e291> {c12ba} @dt=0xaaaaab5f82e0@(G/w7) decl[7:0]]
    1:2:2:1:3:2:1: VARREF 0xaaaaab5f3e20 <e283> {c12az} @dt=0xaaaaab5eca10@(G/w8)  D [RV] <- VAR 0xaaaaab5ece30 <e224> {c4ar} @dt=0xaaaaab5eca10@(G/w8)  D INPUT [VSTATIC]  PORT
    1:2:2:1:3:2:2: CONST 0xaaaaab5f84f0 <e310> {c12bd} @dt=0xaaaaab5f54b0@(G/sw3)  3'h1
    1:2:2:1:3:2:3: CONST 0xaaaaab5f8de0 <e353> {c12bb} @dt=0xaaaaab5f8d00@(G/w32)  32'h7
    1:2:2:2: VARREF 0xaaaaab5f3be0 <e332> {c10an} @dt=0xaaaaab5eca10@(G/w8)  Q [LV] => VAR 0xaaaaab5ede20 <e330> {c5aw} @dt=0xaaaaab5eca10@(G/w8)  Q OUTPUT [VSTATIC]  PORT
    3: TYPETABLE 0xaaaaab5dc620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0xaaaaab5f2840 <e207> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab5f54b0 <e263> {c12au} @dt=this@(G/sw3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0xaaaaab5f82e0 <e288> {c12ba} @dt=this@(G/w7)  logic [GENERIC] kwd=logic range=[6:0]
		detailed  ->  BASICDTYPE 0xaaaaab5eca10 <e223> {c4al} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
		detailed  ->  BASICDTYPE 0xaaaaab5f8d00 <e337> {c12au} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab5ec1a0 <e26> {c4am} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab5ec540 <e31> {c4ao} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab5f5e60 <e82> {c10as} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0xaaaaab5f7520 <e121> {c12as} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab5f7650 <e128> {c12as} @dt=this@(w0)  logic kwd=logic
    3:1: BASICDTYPE 0xaaaaab5ebad0 <e203> {c2al} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0xaaaaab5f2840 <e207> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0xaaaaab5ebe50 <e210> {c3al} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0xaaaaab5eca10 <e223> {c4al} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
    3:1: BASICDTYPE 0xaaaaab5eda00 <e231> {c5am} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0xaaaaab5f5220 <e245> {c12au} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab5f53d0 <e253> {c12au} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0xaaaaab5f54b0 <e263> {c12au} @dt=this@(G/sw3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0xaaaaab5f7f10 <e267> {c12av} @dt=this@(w3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0xaaaaab5f8130 <e280> {c12bb} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab5f82e0 <e288> {c12ba} @dt=this@(G/w7)  logic [GENERIC] kwd=logic range=[6:0]
    3:1: BASICDTYPE 0xaaaaab5f8d00 <e337> {c12au} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0xaaaaab5dc7d0 <e6> {a0aa}
    3:1: MODULE 0xaaaaab5dc960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0xaaaaab5dcaa0 <e5> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0xaaaaab5dc960]
