Loading db file '/home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : Diffe_TOP
Version: K-2015.06
Date   : Mon Oct 14 00:57:09 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
Diffe_TOP              tsmc13_wl30       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
Diffe_TOP                                 0.152    0.114 7.91e+08    1.057 100.0
  U3_exponentiation_r (exponentiation_R_1)
                                       1.01e-04 2.70e-03 4.63e+07 4.91e-02   4.6
    mult_28 (exponentiation_R_1_DW02_mult_0)
                                       1.39e-06 8.00e-08 4.34e+07 4.34e-02   4.1
    add_29 (exponentiation_R_1_DW01_inc_0)
                                          0.000    0.000 4.31e+05 4.31e-04   0.0
  U2_exponentiation_r (exponentiation_R_0)
                                       1.01e-04 2.69e-03 4.63e+07 4.91e-02   4.6
    mult_28 (exponentiation_R_0_DW02_mult_0)
                                       1.39e-06 8.00e-08 4.34e+07 4.34e-02   4.1
    add_29 (exponentiation_R_0_DW01_inc_0)
                                          0.000    0.000 4.31e+05 4.31e-04   0.0
  U1_exponentiation (exponentiation_1) 1.86e-02 8.43e-03 4.77e+07 7.47e-02   7.1
    mult_28 (exponentiation_1_DW02_mult_0)
                                       1.67e-02 4.95e-03 4.46e+07 6.62e-02   6.3
    add_29 (exponentiation_1_DW01_inc_0)
                                       1.83e-05 3.49e-06 4.31e+05 4.52e-04   0.0
  U0_exponentiation (exponentiation_0) 1.86e-02 8.43e-03 4.77e+07 7.47e-02   7.1
    mult_28 (exponentiation_0_DW02_mult_0)
                                       1.67e-02 4.95e-03 4.46e+07 6.62e-02   6.3
    add_29 (exponentiation_0_DW01_inc_0)
                                       1.83e-05 3.49e-06 4.31e+05 4.52e-04   0.0
  U0_CONTROLKER (CONTROLKER)              0.000 4.14e-05 1.59e+05 2.01e-04   0.0
  U0_CHECK_2 (CHECK_2)                 5.44e-08 6.82e-04 1.31e+06 1.99e-03   0.2
    eq_24 (CHECK_2_DW01_cmp6_0)           0.000    0.000 4.75e+05 4.75e-04   0.0
  U0_ENCRYPTION_R1 (ENCRYPTION_R1)     1.33e-02 1.53e-02 1.43e+08    0.171  16.2
    mult_34 (ENCRYPTION_R1_DW02_mult_0)
                                       1.53e-03 9.56e-05 1.43e+07 1.59e-02   1.5
    div_33 (ENCRYPTION_R1_DW_div_uns_0)
                                       1.15e-02 1.11e-02 1.23e+08    0.146  13.8
    sub_35 (ENCRYPTION_R1_DW01_sub_0)  1.29e-08 9.21e-09 9.98e+05 9.98e-04   0.1
    ne_37 (ENCRYPTION_R1_DW01_cmp6_0)  1.34e-07 2.15e-08 4.28e+05 4.28e-04   0.0
  U0_CLC_R2 (CLC_R2)                   4.31e-02 2.90e-02 1.43e+08    0.215  20.3
    mult_26 (CLC_R2_DW02_mult_0)       3.09e-03 6.95e-04 1.53e+07 1.91e-02   1.8
    div_25 (CLC_R2_DW_div_uns_0)       3.99e-02 2.62e-02 1.25e+08    0.191  18.1
    sub_27 (CLC_R2_DW01_sub_0)         1.02e-04 1.06e-04 1.01e+06 1.22e-03   0.1
  U0_ENCRYPTION_R2 (ENCRYPTION_R2)     1.62e-02 1.73e-02 1.73e+08    0.206  19.5
    mult_31 (ENCRYPTION_R2_DW02_mult_0)
                                       4.68e-03 2.89e-04 4.37e+07 4.87e-02   4.6
    div_30 (ENCRYPTION_R2_DW_div_uns_0)
                                       1.15e-02 1.10e-02 1.22e+08    0.145  13.7
    sub_32 (ENCRYPTION_R2_DW01_sub_0)  1.29e-08 9.21e-09 2.02e+06 2.02e-03   0.2
  U0_CLC_R1 (CLC_R1)                   4.07e-02 2.92e-02 1.42e+08    0.212  20.1
    mult_35 (CLC_R1_DW02_mult_0)       1.54e-03 9.65e-05 1.43e+07 1.59e-02   1.5
    div_34 (CLC_R1_DW_div_uns_0)       3.91e-02 2.64e-02 1.25e+08    0.190  18.0
    sub_36 (CLC_R1_DW01_sub_0)         8.74e-05 1.02e-04 1.01e+06 1.19e-03   0.1
1
