# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project_9.srcs/sources_1/new/regfile.v"
verilog xil_defaultlib  "../../../project_9.srcs/sources_1/new/seg.v"
verilog xil_defaultlib  "../../../project_9.srcs/sources_1/new/_inc.v"
verilog xil_defaultlib  "../../../project_9.srcs/sources_1/new/Lab06.v"
verilog xil_defaultlib  "../../../project_9.srcs/sim_1/new/test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
