
---------- Begin Simulation Statistics ----------
final_tick                                 6341513000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  72140                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725440                       # Number of bytes of host memory used
host_op_rate                                   115544                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   138.62                       # Real time elapsed on the host
host_tick_rate                               45747452                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000004                       # Number of instructions simulated
sim_ops                                      16016672                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006342                       # Number of seconds simulated
sim_ticks                                  6341513000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   9288254                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8603452                       # number of cc regfile writes
system.cpu.committedInsts                    10000004                       # Number of Instructions Simulated
system.cpu.committedOps                      16016672                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.268302                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.268302                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    973500                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   513207                       # number of floating regfile writes
system.cpu.idleCycles                          133172                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                75396                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1379960                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.450602                       # Inst execution rate
system.cpu.iew.exec_refs                      4584722                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1555580                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1187999                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3321627                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                964                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2514                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1601171                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20091933                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3029142                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            166167                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              18398020                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10242                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2306411                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  66512                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2320544                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            308                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        38738                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          36658                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  24315839                       # num instructions consuming a value
system.cpu.iew.wb_count                      18254643                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.562497                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13677588                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.439297                       # insts written-back per cycle
system.cpu.iew.wb_sent                       18322091                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 29935312                       # number of integer regfile reads
system.cpu.int_regfile_writes                14757612                       # number of integer regfile writes
system.cpu.ipc                               0.788456                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.788456                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            216753      1.17%      1.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              13224201     71.24%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   71      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 44041      0.24%     72.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              131127      0.71%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1475      0.01%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9156      0.05%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                28566      0.15%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20226      0.11%     73.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              256285      1.38%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4948      0.03%     75.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            5546      0.03%     75.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           2809      0.02%     75.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3015919     16.25%     91.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1208724      6.51%     97.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           37715      0.20%     98.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         356622      1.92%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               18564190                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  920855                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1809944                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       865618                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             996108                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      281043                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015139                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  138948     49.44%     49.44% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     49.44% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     49.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     49.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     49.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     49.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     49.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     49.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     49.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     49.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     49.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     49.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     49.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    155      0.06%     49.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     49.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    910      0.32%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 29555     10.52%     60.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     60.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     60.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   76      0.03%     60.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     60.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     60.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     60.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     60.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     60.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     60.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     60.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     60.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     60.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     60.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     60.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     60.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     60.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     60.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     60.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     60.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     60.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     60.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     60.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     60.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     60.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     60.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     60.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     60.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 101631     36.16%     96.53% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8385      2.98%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               574      0.20%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              807      0.29%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               17707625                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           48161173                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     17389025                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          23171314                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20090459                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  18564190                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1474                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4075195                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             11842                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            271                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6975164                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      12549855                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.479235                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.102912                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6955488     55.42%     55.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1207354      9.62%     65.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1099965      8.76%     73.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1061219      8.46%     82.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              680393      5.42%     87.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              591337      4.71%     92.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              568022      4.53%     96.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              201756      1.61%     98.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              184321      1.47%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12549855                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.463703                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            251208                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            94130                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3321627                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1601171                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7565005                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         12683027                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1496                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        38403                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         85436                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           31                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        59444                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          892                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       119909                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            892                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2042311                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1558791                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             66017                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1072604                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1063380                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.140037                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  191297                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 13                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           20798                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10808                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             9990                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1834                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4068907                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             65319                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     12004587                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.334213                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.214993                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         6972079     58.08%     58.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1599827     13.33%     71.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1118479      9.32%     80.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          818707      6.82%     87.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          165798      1.38%     88.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          411614      3.43%     92.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          128180      1.07%     93.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           85800      0.71%     94.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          704103      5.87%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     12004587                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000004                       # Number of instructions committed
system.cpu.commit.opsCommitted               16016672                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4150461                       # Number of memory references committed
system.cpu.commit.loads                       2695202                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                    1221874                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     829848                       # Number of committed floating point instructions.
system.cpu.commit.integer                    15504649                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                156974                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       177488      1.11%      1.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     11214635     70.02%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.25%     71.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       128428      0.80%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.01%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.05%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        18147      0.11%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.10%     72.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       253856      1.58%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.01%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt         3698      0.02%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult         1849      0.01%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2669945     16.67%     90.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1117553      6.98%     97.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        25257      0.16%     97.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       337706      2.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     16016672                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        704103                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3530613                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3530613                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3530613                       # number of overall hits
system.cpu.dcache.overall_hits::total         3530613                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       103555                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         103555                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       103555                       # number of overall misses
system.cpu.dcache.overall_misses::total        103555                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5711563994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5711563994                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5711563994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5711563994                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3634168                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3634168                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3634168                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3634168                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028495                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028495                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028495                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028495                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55154.883820                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55154.883820                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55154.883820                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55154.883820                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28110                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          717                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               760                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              25                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.986842                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    28.680000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        41573                       # number of writebacks
system.cpu.dcache.writebacks::total             41573                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        45651                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        45651                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        45651                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        45651                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        57904                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        57904                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        57904                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        57904                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3453516994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3453516994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3453516994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3453516994                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015933                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015933                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015933                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015933                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59642.114431                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59642.114431                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59642.114431                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59642.114431                       # average overall mshr miss latency
system.cpu.dcache.replacements                  57392                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2112190                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2112190                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        66716                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         66716                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3058954000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3058954000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2178906                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2178906                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.030619                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.030619                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45850.380718                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45850.380718                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        45640                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        45640                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        21076                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21076                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    838266500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    838266500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009673                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009673                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39773.510154                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39773.510154                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1418423                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1418423                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36839                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36839                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2652609994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2652609994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025314                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025314                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72005.483156                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72005.483156                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36828                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36828                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2615250494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2615250494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025307                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025307                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71012.558217                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71012.558217                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6341513000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.348498                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3588517                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             57904                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             61.973560                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.348498                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994821                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994821                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          149                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          312                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7326240                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7326240                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6341513000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1210800                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               8352325                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2124479                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                795739                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  66512                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1013532                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1635                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               21028227                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  8677                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     3027936                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1555593                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2954                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16711                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6341513000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6341513000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6341513000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1339359                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       13129182                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2042311                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1265485                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      11135033                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  136228                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  938                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6383                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1224334                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 17187                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           12549855                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.732468                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.016516                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  8973763     71.50%     71.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   157169      1.25%     72.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   309982      2.47%     75.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   213126      1.70%     76.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   295255      2.35%     79.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   260550      2.08%     81.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   360913      2.88%     84.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   156310      1.25%     85.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1822787     14.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             12549855                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.161027                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.035177                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1221087                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1221087                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1221087                       # number of overall hits
system.cpu.icache.overall_hits::total         1221087                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3247                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3247                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3247                       # number of overall misses
system.cpu.icache.overall_misses::total          3247                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    197989000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    197989000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    197989000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    197989000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1224334                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1224334                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1224334                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1224334                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002652                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002652                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002652                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002652                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60975.977826                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60975.977826                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60975.977826                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60975.977826                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          306                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           34                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2052                       # number of writebacks
system.cpu.icache.writebacks::total              2052                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          686                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          686                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          686                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          686                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2561                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2561                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2561                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2561                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    159424000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    159424000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    159424000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    159424000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002092                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002092                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002092                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002092                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62250.683327                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62250.683327                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62250.683327                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62250.683327                       # average overall mshr miss latency
system.cpu.icache.replacements                   2052                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1221087                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1221087                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3247                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3247                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    197989000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    197989000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1224334                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1224334                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002652                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002652                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60975.977826                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60975.977826                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          686                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          686                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2561                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2561                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    159424000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    159424000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002092                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002092                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62250.683327                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62250.683327                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6341513000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           501.975284                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1223648                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2561                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            477.800859                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   501.975284                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.980420                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.980420                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2451229                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2451229                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6341513000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1225353                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1339                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6341513000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6341513000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6341513000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      847405                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  626408                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1595                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 308                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 145902                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    6                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    627                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6341513000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  66512                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1529716                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 3700669                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13489                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   2582726                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4656743                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               20694743                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  8917                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 814068                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 730234                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3089737                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             107                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            26923889                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    55951904                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 34131433                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1043261                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21428780                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  5495011                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     743                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 720                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3889955                       # count of insts added to the skid buffer
system.cpu.rob.reads                         31373531                       # The number of ROB reads
system.cpu.rob.writes                        40717522                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000004                       # Number of Instructions committed
system.cpu.thread_0.numOps                   16016672                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  444                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                12985                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13429                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 444                       # number of overall hits
system.l2.overall_hits::.cpu.data               12985                       # number of overall hits
system.l2.overall_hits::total                   13429                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2115                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              44919                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47034                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2115                       # number of overall misses
system.l2.overall_misses::.cpu.data             44919                       # number of overall misses
system.l2.overall_misses::total                 47034                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    150728000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3228557000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3379285000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    150728000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3228557000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3379285000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2559                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            57904                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                60463                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2559                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           57904                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               60463                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.826495                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.775750                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.777897                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.826495                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.775750                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.777897                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71266.193853                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71875.086266                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71847.705915                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71266.193853                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71875.086266                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71847.705915                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28261                       # number of writebacks
system.l2.writebacks::total                     28261                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2115                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         44919                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47034                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2115                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        44919                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47034                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    129120500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2769066250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2898186750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    129120500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2769066250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2898186750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.826495                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.775750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.777897                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.826495                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.775750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.777897                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61049.881797                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61645.767938                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61618.972445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61049.881797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61645.767938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61618.972445                       # average overall mshr miss latency
system.l2.replacements                          39293                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        41573                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            41573                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        41573                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        41573                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2047                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2047                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2047                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2047                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1042                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1042                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35787                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35787                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2548857500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2548857500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36829                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36829                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.971707                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.971707                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71222.999972                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71222.999972                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35787                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35787                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2182528500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2182528500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.971707                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.971707                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60986.629223                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60986.629223                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            444                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                444                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2115                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2115                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    150728000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    150728000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2559                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2559                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.826495                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.826495                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71266.193853                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71266.193853                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2115                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2115                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    129120500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    129120500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.826495                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.826495                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61049.881797                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61049.881797                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         11943                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11943                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    679699500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    679699500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        21075                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         21075                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.433310                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.433310                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74430.519054                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74430.519054                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    586537750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    586537750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.433310                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.433310                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64228.838152                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64228.838152                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6341513000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7738.705774                       # Cycle average of tags in use
system.l2.tags.total_refs                      119877                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     47485                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.524524                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      56.167553                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       267.356422                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7415.181799                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006856                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.032636                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.905174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.944666                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8082                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1006509                       # Number of tag accesses
system.l2.tags.data_accesses                  1006509                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6341513000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28261.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2115.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     44914.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001338604500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1755                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1755                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              121830                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26521                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       47034                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28261                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47034                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28261                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.26                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47034                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28261                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.793162                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.160594                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    169.700215                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1747     99.54%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            7      0.40%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1755                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.089459                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.083783                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.447312                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1683     95.90%     95.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.17%     96.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               55      3.13%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      0.74%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1755                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3010176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1808704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    474.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    285.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6329159500                       # Total gap between requests
system.mem_ctrls.avgGap                      84058.16                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       135360                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2874496                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1807168                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 21345063.867250606418                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 453282363.372904837132                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 284974264.028158605099                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2115                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        44919                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28261                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     59322750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1286785250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 140175865000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28048.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28646.79                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4960046.18                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       135360                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2874816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3010176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       135360                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       135360                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1808704                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1808704                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2115                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        44919                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          47034                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28261                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28261                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     21345064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    453332825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        474677888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     21345064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     21345064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    285216478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       285216478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    285216478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     21345064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    453332825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       759894366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                47029                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28237                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3265                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3157                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3001                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2978                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3065                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3071                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2844                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2915                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2795                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2879                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2914                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2706                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2865                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1855                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2034                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1876                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1858                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1823                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1637                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1761                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1805                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1695                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1662                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1502                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               464314250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             235145000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1346108000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9872.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28622.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40057                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              25656                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.18                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.86                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9553                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   504.242018                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   295.670831                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   415.155762                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2603     27.25%     27.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1531     16.03%     43.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          574      6.01%     49.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          545      5.71%     54.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          375      3.93%     58.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          298      3.12%     62.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          269      2.82%     64.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          263      2.75%     67.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3095     32.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9553                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3009856                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1807168                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              474.627427                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              284.974264                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.93                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               87.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6341513000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        35450100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        18842175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      174008940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      75877920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 500316960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1565204040                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1117074720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3486774855                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   549.833274                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2874147250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    211640000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3255725750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        32758320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17411460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      161778120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      71519220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 500316960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1542392640                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1136284320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3462461040                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   545.999202                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2926593000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    211640000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3203280000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6341513000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11247                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28261                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10141                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35787                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35787                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11247                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       132470                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       132470                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 132470                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4818880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4818880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4818880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47034                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47034    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47034                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6341513000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            49620000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           58792500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             23636                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        69834                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2052                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           26851                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36829                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36829                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2561                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        21075                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7172                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       173200                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                180372                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       295104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6366528                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6661632                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           39295                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1808832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            99758                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009252                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.095744                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  98835     99.07%     99.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    923      0.93%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              99758                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6341513000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          103579500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3843496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          86856000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
