#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Feb 13 14:58:31 2020
# Process ID: 8284
# Current directory: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3216 C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.xpr
# Log file: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/vivado.log
# Journal file: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1012.484 ; gain = 246.727
update_compile_order -fileset sources_1
create_bd_design "segment_b"
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\segment_b\segment_b.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_and3:1.0 xup_and3_0
endgroup
copy_bd_objs /  [get_bd_cells {xup_and3_0}]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_0
endgroup
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {2 253 -62} [get_bd_cells xup_inv_0]
startgroup
make_bd_pins_external  [get_bd_pins xup_inv_0/a]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xup_inv_1/a]
endgroup
set_property name D0 [get_bd_ports a_0]
set_property name D1 [get_bd_ports a_1]
create_bd_port -dir I D2
delete_bd_objs [get_bd_nets a_0_1]
delete_bd_objs [get_bd_nets a_1_1]
connect_bd_net [get_bd_ports D2] [get_bd_pins xup_and3_0/c]
connect_bd_net [get_bd_pins xup_and3_0/b] [get_bd_pins xup_inv_1/y]
connect_bd_net [get_bd_ports D1] [get_bd_pins xup_inv_1/a]
connect_bd_net [get_bd_ports D0] [get_bd_pins xup_and3_0/a]
connect_bd_net [get_bd_ports D2] [get_bd_pins xup_and3_1/c]
connect_bd_net [get_bd_ports D1] [get_bd_pins xup_and3_1/b]
connect_bd_net [get_bd_pins xup_and3_1/a] [get_bd_pins xup_inv_0/y]
connect_bd_net [get_bd_ports D0] [get_bd_pins xup_inv_0/a]
save_bd_design
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\segment_b\segment_b.bd> 
Wrote  : <C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ui/bd_ad5874f6.ui> 
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/segment_a.bd}}]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: segment_a_wrapper
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1450.059 ; gain = 209.039
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'segment_a_wrapper' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/hdl/segment_a_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'segment_a' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/synth/segment_a.v:13]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_and3_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_and3_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_and3_0_0' (1#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_and3_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_and4_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_and4_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_and4_0_0' (2#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_and4_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_inv_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_inv_0_0' (3#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_inv_0_1' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_inv_0_1' (4#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_inv_0_2' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_inv_0_2' (5#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_inv_0_3' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_inv_0_3' (6#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_or2_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_or2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_or2_0_0' (7#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_or2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a' (8#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/synth/segment_a.v:13]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_wrapper' (9#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/hdl/segment_a_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1526.352 ; gain = 285.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1537.004 ; gain = 295.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1537.004 ; gain = 295.984
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_and3_0_0/segment_a_xup_and3_0_0.dcp' for cell 'segment_a_i/xup_and3_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_and4_0_0/segment_a_xup_and4_0_0.dcp' for cell 'segment_a_i/xup_and4_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_inv_0_0/segment_a_xup_inv_0_0.dcp' for cell 'segment_a_i/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_inv_0_1/segment_a_xup_inv_0_1.dcp' for cell 'segment_a_i/xup_inv_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_inv_0_2/segment_a_xup_inv_0_2.dcp' for cell 'segment_a_i/xup_inv_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_inv_0_3/segment_a_xup_inv_0_3.dcp' for cell 'segment_a_i/xup_inv_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_or2_0_0/segment_a_xup_or2_0_0.dcp' for cell 'segment_a_i/xup_or2_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1558.570 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
Finished Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1616.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1664.133 ; gain = 423.113
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1664.133 ; gain = 651.648
open_bd_design {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}
startgroup
make_bd_pins_external  [get_bd_pins xup_and3_0/y]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xup_and3_1/y]
endgroup
delete_bd_objs [get_bd_nets xup_and3_0_y]
delete_bd_objs [get_bd_ports y_0]
delete_bd_objs [get_bd_nets xup_and3_1_y]
delete_bd_objs [get_bd_ports y_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_or2:1.0 xup_or2_0
endgroup
connect_bd_net [get_bd_pins xup_and3_0/y] [get_bd_pins xup_or2_0/a]
connect_bd_net [get_bd_pins xup_and3_1/y] [get_bd_pins xup_or2_0/b]
startgroup
make_bd_pins_external  [get_bd_pins xup_or2_0/y]
endgroup
set_property name S [get_bd_ports y_0]
save_bd_design
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\segment_b\segment_b.bd> 
Wrote  : <C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ui/bd_ad5874f6.ui> 
close_bd_design [get_bd_designs segment_b]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/segment_a.bd}}]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1700.531 ; gain = 29.883
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'segment_a_wrapper' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/hdl/segment_a_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'segment_a' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/synth/segment_a.v:13]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_and3_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_and3_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_and3_0_0' (1#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_and3_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_and4_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_and4_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_and4_0_0' (2#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_and4_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_inv_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_inv_0_0' (3#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_inv_0_1' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_inv_0_1' (4#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_inv_0_2' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_inv_0_2' (5#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_inv_0_3' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_inv_0_3' (6#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_or2_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_or2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_or2_0_0' (7#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_or2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a' (8#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/synth/segment_a.v:13]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_wrapper' (9#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/hdl/segment_a_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1722.016 ; gain = 51.367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1744.934 ; gain = 74.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1744.934 ; gain = 74.285
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_and3_0_0/segment_a_xup_and3_0_0.dcp' for cell 'segment_a_i/xup_and3_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_and4_0_0/segment_a_xup_and4_0_0.dcp' for cell 'segment_a_i/xup_and4_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_inv_0_0/segment_a_xup_inv_0_0.dcp' for cell 'segment_a_i/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_inv_0_1/segment_a_xup_inv_0_1.dcp' for cell 'segment_a_i/xup_inv_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_inv_0_2/segment_a_xup_inv_0_2.dcp' for cell 'segment_a_i/xup_inv_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_inv_0_3/segment_a_xup_inv_0_3.dcp' for cell 'segment_a_i/xup_inv_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_or2_0_0/segment_a_xup_or2_0_0.dcp' for cell 'segment_a_i/xup_or2_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1744.934 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
Finished Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1744.934 ; gain = 74.285
close_design
make_wrapper -files [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}] -top
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\segment_b\segment_b.bd> 
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/synth/segment_b.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/sim/segment_b.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v
add_files -norecurse {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v}}
update_compile_order -fileset sources_1
set_property top segment_b_wrapper [current_fileset]
update_compile_order -fileset sources_1
generate_target Simulation [get_files {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/stefa/iCloudDrive/ASU/Spring'
WARNING: [Vivado 12-818] No files matched '2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd'
export_ip_user_files -of_objects [get_files {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/stefa/iCloudDrive/ASU/Spring'
WARNING: [Vivado 12-818] No files matched '2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd'
export_simulation -of_objects [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}] -directory {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files} -ipstatic_source_dir {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/compile_simlib/modelsim} {questa=C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/compile_simlib/questa} {riviera=C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/compile_simlib/riviera} {activehdl=C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [BD 41-1662] The design 'segment_b.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/synth/segment_b.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/sim/segment_b.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and3_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_or2_0 .
Exporting to file C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hw_handoff/segment_b.hwh
Generated Block Design Tcl file C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hw_handoff/segment_b_bd.tcl
Generated Hardware Definition File C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/synth/segment_b.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Output_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Output_Sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_and3_0_0/sim/segment_b_xup_and3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_and3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_and3_0_1/sim/segment_b_xup_and3_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_and3_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_inv_0_0/sim/segment_b_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_inv_0_1/sim/segment_b_xup_inv_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_inv_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_or2_0_0/sim/segment_b_xup_or2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_or2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/sim/segment_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/Output_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
"xelab -wto aeae37b22b654ff78e300c5c832270d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Output_Sim_behav xil_defaultlib.Output_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto aeae37b22b654ff78e300c5c832270d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Output_Sim_behav xil_defaultlib.Output_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'D3' on this module [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/Output_Sim.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1744.934 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
generate_target all [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}]
INFO: [BD 41-1662] The design 'segment_b.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/synth/segment_b.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/sim/segment_b.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and3_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_or2_0 .
Exporting to file C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hw_handoff/segment_b.hwh
Generated Block Design Tcl file C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hw_handoff/segment_b_bd.tcl
Generated Hardware Definition File C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/synth/segment_b.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}]
launch_runs segment_b_xup_and3_0_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_b_xup_and3_0_0, cache-ID = e3989496c00c74a1; cache size = 0.067 MB.
[Thu Feb 13 15:08:52 2020] Launched segment_b_xup_and3_0_0_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_b_xup_and3_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1744.934 ; gain = 0.000
wait_on_run segment_b_xup_and3_0_0_synth_1
[Thu Feb 13 15:08:52 2020] Waiting for segment_b_xup_and3_0_0_synth_1 to finish...
[Thu Feb 13 15:08:57 2020] Waiting for segment_b_xup_and3_0_0_synth_1 to finish...
[Thu Feb 13 15:09:02 2020] Waiting for segment_b_xup_and3_0_0_synth_1 to finish...

*** Running vivado
    with args -log segment_b_xup_and3_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_b_xup_and3_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_b_xup_and3_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_b_xup_and3_0_0, cache-ID = e3989496c00c74a1.
INFO: [Common 17-206] Exiting Vivado at Thu Feb 13 15:09:00 2020...
[Thu Feb 13 15:09:02 2020] segment_b_xup_and3_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1744.934 ; gain = 0.000
launch_runs segment_b_xup_and3_0_1_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_b_xup_and3_0_1, cache-ID = e3989496c00c74a1; cache size = 0.067 MB.
[Thu Feb 13 15:09:04 2020] Launched segment_b_xup_and3_0_1_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_b_xup_and3_0_1_synth_1/runme.log
wait_on_run segment_b_xup_and3_0_1_synth_1
[Thu Feb 13 15:09:04 2020] Waiting for segment_b_xup_and3_0_1_synth_1 to finish...
[Thu Feb 13 15:09:09 2020] Waiting for segment_b_xup_and3_0_1_synth_1 to finish...
[Thu Feb 13 15:09:14 2020] Waiting for segment_b_xup_and3_0_1_synth_1 to finish...
[Thu Feb 13 15:09:19 2020] Waiting for segment_b_xup_and3_0_1_synth_1 to finish...

*** Running vivado
    with args -log segment_b_xup_and3_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_b_xup_and3_0_1.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_b_xup_and3_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_b_xup_and3_0_1, cache-ID = e3989496c00c74a1.
INFO: [Common 17-206] Exiting Vivado at Thu Feb 13 15:09:17 2020...
[Thu Feb 13 15:09:19 2020] segment_b_xup_and3_0_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1744.934 ; gain = 0.000
launch_runs segment_b_xup_inv_0_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_b_xup_inv_0_0, cache-ID = e645fbd961a7eb1b; cache size = 0.067 MB.
[Thu Feb 13 15:09:21 2020] Launched segment_b_xup_inv_0_0_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_b_xup_inv_0_0_synth_1/runme.log
wait_on_run segment_b_xup_inv_0_0_synth_1
[Thu Feb 13 15:09:21 2020] Waiting for segment_b_xup_inv_0_0_synth_1 to finish...
[Thu Feb 13 15:09:26 2020] Waiting for segment_b_xup_inv_0_0_synth_1 to finish...
[Thu Feb 13 15:09:31 2020] Waiting for segment_b_xup_inv_0_0_synth_1 to finish...
[Thu Feb 13 15:09:36 2020] Waiting for segment_b_xup_inv_0_0_synth_1 to finish...

*** Running vivado
    with args -log segment_b_xup_inv_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_b_xup_inv_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_b_xup_inv_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_b_xup_inv_0_0, cache-ID = e645fbd961a7eb1b.
INFO: [Common 17-206] Exiting Vivado at Thu Feb 13 15:09:34 2020...
[Thu Feb 13 15:09:36 2020] segment_b_xup_inv_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1744.934 ; gain = 0.000
launch_runs segment_b_xup_inv_0_1_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_b_xup_inv_0_1, cache-ID = e645fbd961a7eb1b; cache size = 0.067 MB.
[Thu Feb 13 15:09:38 2020] Launched segment_b_xup_inv_0_1_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_b_xup_inv_0_1_synth_1/runme.log
wait_on_run segment_b_xup_inv_0_1_synth_1
[Thu Feb 13 15:09:38 2020] Waiting for segment_b_xup_inv_0_1_synth_1 to finish...
[Thu Feb 13 15:09:43 2020] Waiting for segment_b_xup_inv_0_1_synth_1 to finish...
[Thu Feb 13 15:09:48 2020] Waiting for segment_b_xup_inv_0_1_synth_1 to finish...
[Thu Feb 13 15:09:54 2020] Waiting for segment_b_xup_inv_0_1_synth_1 to finish...

*** Running vivado
    with args -log segment_b_xup_inv_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_b_xup_inv_0_1.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_b_xup_inv_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_b_xup_inv_0_1, cache-ID = e645fbd961a7eb1b.
INFO: [Common 17-206] Exiting Vivado at Thu Feb 13 15:09:50 2020...
[Thu Feb 13 15:09:54 2020] segment_b_xup_inv_0_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1744.934 ; gain = 0.000
launch_runs segment_b_xup_or2_0_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_b_xup_or2_0_0, cache-ID = 60d6e2a95e1be774; cache size = 0.067 MB.
[Thu Feb 13 15:09:56 2020] Launched segment_b_xup_or2_0_0_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_b_xup_or2_0_0_synth_1/runme.log
wait_on_run segment_b_xup_or2_0_0_synth_1
[Thu Feb 13 15:09:56 2020] Waiting for segment_b_xup_or2_0_0_synth_1 to finish...
[Thu Feb 13 15:10:01 2020] Waiting for segment_b_xup_or2_0_0_synth_1 to finish...
[Thu Feb 13 15:10:06 2020] Waiting for segment_b_xup_or2_0_0_synth_1 to finish...
[Thu Feb 13 15:10:11 2020] Waiting for segment_b_xup_or2_0_0_synth_1 to finish...

*** Running vivado
    with args -log segment_b_xup_or2_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_b_xup_or2_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_b_xup_or2_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_b_xup_or2_0_0, cache-ID = 60d6e2a95e1be774.
INFO: [Common 17-206] Exiting Vivado at Thu Feb 13 15:10:07 2020...
[Thu Feb 13 15:10:11 2020] segment_b_xup_or2_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1744.934 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: segment_b_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1761.578 ; gain = 16.645
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'segment_b_wrapper' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'segment_b' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/synth/segment_b.v:13]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_and3_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_and3_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_and3_0_0' (1#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_and3_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_and3_0_1' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_and3_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_and3_0_1' (2#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_and3_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_inv_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_inv_0_0' (3#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_inv_0_1' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_inv_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_inv_0_1' (4#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_inv_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_or2_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_or2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_or2_0_0' (5#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_or2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_b' (6#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/synth/segment_b.v:13]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_wrapper' (7#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1762.273 ; gain = 17.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1769.582 ; gain = 24.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1769.582 ; gain = 24.648
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ip/segment_b_xup_and3_0_0/segment_b_xup_and3_0_0.dcp' for cell 'segment_b_i/xup_and3_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ip/segment_b_xup_and3_0_1/segment_b_xup_and3_0_1.dcp' for cell 'segment_b_i/xup_and3_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ip/segment_b_xup_inv_0_0/segment_b_xup_inv_0_0.dcp' for cell 'segment_b_i/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ip/segment_b_xup_inv_0_1/segment_b_xup_inv_0_1.dcp' for cell 'segment_b_i/xup_inv_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ip/segment_b_xup_or2_0_0/segment_b_xup_or2_0_0.dcp' for cell 'segment_b_i/xup_or2_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1769.582 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
Finished Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1838.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1838.840 ; gain = 93.906
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1838.840 ; gain = 93.906
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Output_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Output_Sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_and3_0_0/sim/segment_b_xup_and3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_and3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_and3_0_1/sim/segment_b_xup_and3_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_and3_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_inv_0_0/sim/segment_b_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_inv_0_1/sim/segment_b_xup_inv_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_inv_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_or2_0_0/sim/segment_b_xup_or2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_or2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/sim/segment_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/Output_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
"xelab -wto aeae37b22b654ff78e300c5c832270d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Output_Sim_behav xil_defaultlib.Output_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto aeae37b22b654ff78e300c5c832270d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Output_Sim_behav xil_defaultlib.Output_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'D3' on this module [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/Output_Sim.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1838.840 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_bd_design {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}
Adding component instance block -- xilinx.com:xup:xup_and3:1.0 - xup_and3_0
Adding component instance block -- xilinx.com:xup:xup_and3:1.0 - xup_and3_1
Adding component instance block -- xilinx.com:xup:xup_inv:1.0 - xup_inv_0
Adding component instance block -- xilinx.com:xup:xup_inv:1.0 - xup_inv_1
Adding component instance block -- xilinx.com:xup:xup_or2:1.0 - xup_or2_0
Successfully read diagram <segment_b> from BD file <C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd>
create_bd_port -dir I D3
save_bd_design
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\segment_b\segment_b.bd> 
Wrote  : <C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ui/bd_ad5874f6.ui> 
generate_target all [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}]
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\segment_b\segment_b.bd> 
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/synth/segment_b.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/sim/segment_b.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and3_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_or2_0 .
Exporting to file C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hw_handoff/segment_b.hwh
Generated Block Design Tcl file C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hw_handoff/segment_b_bd.tcl
Generated Hardware Definition File C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/synth/segment_b.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: segment_b_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1838.840 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'segment_b_wrapper' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'segment_b' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/synth/segment_b.v:13]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_and3_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_and3_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_and3_0_0' (1#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_and3_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_and3_0_1' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_and3_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_and3_0_1' (2#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_and3_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_inv_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_inv_0_0' (3#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_inv_0_1' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_inv_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_inv_0_1' (4#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_inv_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_or2_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_or2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_or2_0_0' (5#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_or2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_b' (6#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/synth/segment_b.v:13]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_wrapper' (7#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v:12]
WARNING: [Synth 8-3331] design segment_b has unconnected port D3
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1838.840 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1838.840 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1838.840 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ip/segment_b_xup_and3_0_0/segment_b_xup_and3_0_0.dcp' for cell 'segment_b_i/xup_and3_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ip/segment_b_xup_and3_0_1/segment_b_xup_and3_0_1.dcp' for cell 'segment_b_i/xup_and3_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ip/segment_b_xup_inv_0_0/segment_b_xup_inv_0_0.dcp' for cell 'segment_b_i/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ip/segment_b_xup_inv_0_1/segment_b_xup_inv_0_1.dcp' for cell 'segment_b_i/xup_inv_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ip/segment_b_xup_or2_0_0/segment_b_xup_or2_0_0.dcp' for cell 'segment_b_i/xup_or2_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1838.840 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
Finished Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1895.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1895.992 ; gain = 57.152
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1895.992 ; gain = 57.152
close_design
close_bd_design [get_bd_designs segment_b]
Wrote  : <C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ui/bd_ad5874f6.ui> 
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Output_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Output_Sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_and3_0_0/sim/segment_b_xup_and3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_and3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_and3_0_1/sim/segment_b_xup_and3_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_and3_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_inv_0_0/sim/segment_b_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_inv_0_1/sim/segment_b_xup_inv_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_inv_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_or2_0_0/sim/segment_b_xup_or2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_or2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/sim/segment_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/Output_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
"xelab -wto aeae37b22b654ff78e300c5c832270d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Output_Sim_behav xil_defaultlib.Output_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto aeae37b22b654ff78e300c5c832270d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Output_Sim_behav xil_defaultlib.Output_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'D3' on this module [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/Output_Sim.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1895.992 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_bd_design {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}
Adding component instance block -- xilinx.com:xup:xup_and3:1.0 - xup_and3_0
Adding component instance block -- xilinx.com:xup:xup_and3:1.0 - xup_and3_1
Adding component instance block -- xilinx.com:xup:xup_inv:1.0 - xup_inv_0
Adding component instance block -- xilinx.com:xup:xup_inv:1.0 - xup_inv_1
Adding component instance block -- xilinx.com:xup:xup_or2:1.0 - xup_or2_0
Successfully read diagram <segment_b> from BD file <C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd>
close_bd_design [get_bd_designs segment_b]
Wrote  : <C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ui/bd_ad5874f6.ui> 
make_wrapper -files [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}] -top
add_files -norecurse {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v}}
update_compile_order -fileset sources_1
set_property top segment_b_wrapper [current_fileset]
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: segment_b_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1895.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'segment_b_wrapper' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'segment_b' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/synth/segment_b.v:13]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_and3_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_and3_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_and3_0_0' (1#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_and3_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_and3_0_1' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_and3_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_and3_0_1' (2#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_and3_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_inv_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_inv_0_0' (3#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_inv_0_1' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_inv_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_inv_0_1' (4#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_inv_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_or2_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_or2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_or2_0_0' (5#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_or2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_b' (6#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/synth/segment_b.v:13]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_wrapper' (7#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v:12]
WARNING: [Synth 8-3331] design segment_b has unconnected port D3
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1895.992 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1895.992 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1895.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ip/segment_b_xup_and3_0_0/segment_b_xup_and3_0_0.dcp' for cell 'segment_b_i/xup_and3_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ip/segment_b_xup_and3_0_1/segment_b_xup_and3_0_1.dcp' for cell 'segment_b_i/xup_and3_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ip/segment_b_xup_inv_0_0/segment_b_xup_inv_0_0.dcp' for cell 'segment_b_i/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ip/segment_b_xup_inv_0_1/segment_b_xup_inv_0_1.dcp' for cell 'segment_b_i/xup_inv_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ip/segment_b_xup_or2_0_0/segment_b_xup_or2_0_0.dcp' for cell 'segment_b_i/xup_or2_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1895.992 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
Finished Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1895.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1895.992 ; gain = 0.000
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1895.992 ; gain = 0.000
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Output_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Output_Sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_and3_0_0/sim/segment_b_xup_and3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_and3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_and3_0_1/sim/segment_b_xup_and3_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_and3_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_inv_0_0/sim/segment_b_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_inv_0_1/sim/segment_b_xup_inv_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_inv_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_or2_0_0/sim/segment_b_xup_or2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_or2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/sim/segment_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/Output_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
"xelab -wto aeae37b22b654ff78e300c5c832270d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Output_Sim_behav xil_defaultlib.Output_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto aeae37b22b654ff78e300c5c832270d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Output_Sim_behav xil_defaultlib.Output_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'D3' on this module [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/Output_Sim.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1895.992 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top segment_b_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'segment_b_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj segment_b_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_and3_0_0/sim/segment_b_xup_and3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_and3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_and3_0_1/sim/segment_b_xup_and3_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_and3_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_inv_0_0/sim/segment_b_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_inv_0_1/sim/segment_b_xup_inv_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_inv_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_or2_0_0/sim/segment_b_xup_or2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_or2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/sim/segment_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
"xelab -wto aeae37b22b654ff78e300c5c832270d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot segment_b_wrapper_behav xil_defaultlib.segment_b_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto aeae37b22b654ff78e300c5c832270d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot segment_b_wrapper_behav xil_defaultlib.segment_b_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'D3' on this module [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1895.992 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top Output_Sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Output_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Output_Sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_and3_0_0/sim/segment_b_xup_and3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_and3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_and3_0_1/sim/segment_b_xup_and3_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_and3_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_inv_0_0/sim/segment_b_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_inv_0_1/sim/segment_b_xup_inv_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_inv_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_or2_0_0/sim/segment_b_xup_or2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_or2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/sim/segment_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/Output_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
"xelab -wto aeae37b22b654ff78e300c5c832270d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Output_Sim_behav xil_defaultlib.Output_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto aeae37b22b654ff78e300c5c832270d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Output_Sim_behav xil_defaultlib.Output_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'D3' on this module [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/Output_Sim.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1895.992 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_bd_design {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}
Adding component instance block -- xilinx.com:xup:xup_and3:1.0 - xup_and3_0
Adding component instance block -- xilinx.com:xup:xup_and3:1.0 - xup_and3_1
Adding component instance block -- xilinx.com:xup:xup_inv:1.0 - xup_inv_0
Adding component instance block -- xilinx.com:xup:xup_inv:1.0 - xup_inv_1
Adding component instance block -- xilinx.com:xup:xup_or2:1.0 - xup_or2_0
Successfully read diagram <segment_b> from BD file <C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd>
create_bd_port -dir O X
connect_bd_net [get_bd_ports X] [get_bd_ports D3]
save_bd_design
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\segment_b\segment_b.bd> 
Wrote  : <C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ui/bd_ad5874f6.ui> 
close_bd_design [get_bd_designs segment_b]
export_ip_user_files -of_objects  [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_bd_design {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}
Adding component instance block -- xilinx.com:xup:xup_and3:1.0 - xup_and3_0
Adding component instance block -- xilinx.com:xup:xup_and3:1.0 - xup_and3_1
Adding component instance block -- xilinx.com:xup:xup_inv:1.0 - xup_inv_0
Adding component instance block -- xilinx.com:xup:xup_inv:1.0 - xup_inv_1
Adding component instance block -- xilinx.com:xup:xup_or2:1.0 - xup_or2_0
Successfully read diagram <segment_b> from BD file <C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd>
close_bd_design [get_bd_designs segment_b]
Wrote  : <C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ui/bd_ad5874f6.ui> 
make_wrapper -files [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}] -top
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\segment_b\segment_b.bd> 
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/synth/segment_b.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/sim/segment_b.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v
add_files -norecurse {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v}}
update_compile_order -fileset sources_1
set_property top segment_b_wrapper [current_fileset]
update_compile_order -fileset sources_1
generate_target all [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}]
INFO: [BD 41-1662] The design 'segment_b.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/synth/segment_b.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/sim/segment_b.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and3_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_or2_0 .
Exporting to file C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hw_handoff/segment_b.hwh
Generated Block Design Tcl file C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hw_handoff/segment_b_bd.tcl
Generated Hardware Definition File C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/synth/segment_b.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: segment_b_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1895.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'segment_b_wrapper' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'segment_b' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/synth/segment_b.v:13]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_and3_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_and3_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_and3_0_0' (1#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_and3_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_and3_0_1' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_and3_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_and3_0_1' (2#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_and3_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_inv_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_inv_0_0' (3#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_inv_0_1' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_inv_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_inv_0_1' (4#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_inv_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_or2_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_or2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_or2_0_0' (5#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_or2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_b' (6#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/synth/segment_b.v:13]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_wrapper' (7#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1895.992 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1895.992 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1895.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ip/segment_b_xup_and3_0_0/segment_b_xup_and3_0_0.dcp' for cell 'segment_b_i/xup_and3_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ip/segment_b_xup_and3_0_1/segment_b_xup_and3_0_1.dcp' for cell 'segment_b_i/xup_and3_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ip/segment_b_xup_inv_0_0/segment_b_xup_inv_0_0.dcp' for cell 'segment_b_i/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ip/segment_b_xup_inv_0_1/segment_b_xup_inv_0_1.dcp' for cell 'segment_b_i/xup_inv_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ip/segment_b_xup_or2_0_0/segment_b_xup_or2_0_0.dcp' for cell 'segment_b_i/xup_or2_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1895.992 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
Finished Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1921.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1921.031 ; gain = 25.039
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1921.031 ; gain = 25.039
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Output_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Output_Sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_and3_0_0/sim/segment_b_xup_and3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_and3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_and3_0_1/sim/segment_b_xup_and3_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_and3_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_inv_0_0/sim/segment_b_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_inv_0_1/sim/segment_b_xup_inv_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_inv_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_or2_0_0/sim/segment_b_xup_or2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_or2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/sim/segment_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/Output_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
"xelab -wto aeae37b22b654ff78e300c5c832270d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Output_Sim_behav xil_defaultlib.Output_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto aeae37b22b654ff78e300c5c832270d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Output_Sim_behav xil_defaultlib.Output_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'D3' on this module [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/Output_Sim.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1921.031 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_design
export_ip_user_files -of_objects  [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v}}
update_compile_order -fileset sources_1
open_bd_design {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}
Adding component instance block -- xilinx.com:xup:xup_and3:1.0 - xup_and3_0
Adding component instance block -- xilinx.com:xup:xup_and3:1.0 - xup_and3_1
Adding component instance block -- xilinx.com:xup:xup_inv:1.0 - xup_inv_0
Adding component instance block -- xilinx.com:xup:xup_inv:1.0 - xup_inv_1
Adding component instance block -- xilinx.com:xup:xup_or2:1.0 - xup_or2_0
Successfully read diagram <segment_b> from BD file <C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd>
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets D3_1] [get_bd_ports X]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_2
endgroup
connect_bd_net [get_bd_ports D3] [get_bd_pins xup_inv_2/a]
delete_bd_objs [get_bd_nets D3_1]
connect_bd_net [get_bd_ports D3] [get_bd_pins xup_inv_2/a]
set_property location {1 265 178} [get_bd_cells xup_inv_2]
startgroup
make_bd_pins_external  [get_bd_pins xup_inv_2/y]
endgroup
set_property name X [get_bd_ports y_0]
save_bd_design
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\segment_b\segment_b.bd> 
Wrote  : <C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ui/bd_ad5874f6.ui> 
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/segment_a.bd}}]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: segment_a_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1921.031 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'segment_a_wrapper' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/hdl/segment_a_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'segment_a' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/synth/segment_a.v:13]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_and3_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_and3_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_and3_0_0' (1#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_and3_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_and4_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_and4_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_and4_0_0' (2#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_and4_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_inv_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_inv_0_0' (3#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_inv_0_1' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_inv_0_1' (4#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_inv_0_2' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_inv_0_2' (5#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_inv_0_3' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_inv_0_3' (6#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_or2_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_or2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_or2_0_0' (7#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_or2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a' (8#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/synth/segment_a.v:13]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_wrapper' (9#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/hdl/segment_a_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1921.031 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1921.031 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1921.031 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_and3_0_0/segment_a_xup_and3_0_0.dcp' for cell 'segment_a_i/xup_and3_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_and4_0_0/segment_a_xup_and4_0_0.dcp' for cell 'segment_a_i/xup_and4_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_inv_0_0/segment_a_xup_inv_0_0.dcp' for cell 'segment_a_i/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_inv_0_1/segment_a_xup_inv_0_1.dcp' for cell 'segment_a_i/xup_inv_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_inv_0_2/segment_a_xup_inv_0_2.dcp' for cell 'segment_a_i/xup_inv_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_inv_0_3/segment_a_xup_inv_0_3.dcp' for cell 'segment_a_i/xup_inv_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_or2_0_0/segment_a_xup_or2_0_0.dcp' for cell 'segment_a_i/xup_or2_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1921.031 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
Finished Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1921.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1921.031 ; gain = 0.000
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1921.031 ; gain = 0.000
close_project
open_project {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}
Adding component instance block -- xilinx.com:xup:xup_and3:1.0 - xup_and3_0
Adding component instance block -- xilinx.com:xup:xup_and3:1.0 - xup_and3_1
Adding component instance block -- xilinx.com:xup:xup_inv:1.0 - xup_inv_0
Adding component instance block -- xilinx.com:xup:xup_inv:1.0 - xup_inv_1
Adding component instance block -- xilinx.com:xup:xup_or2:1.0 - xup_or2_0
Adding component instance block -- xilinx.com:xup:xup_inv:1.0 - xup_inv_2
Successfully read diagram <segment_b> from BD file <C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd>
close_bd_design [get_bd_designs segment_b]
Wrote  : <C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ui/bd_ad5874f6.ui> 
make_wrapper -files [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}] -top
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\segment_b\segment_b.bd> 
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/synth/segment_b.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/sim/segment_b.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v
add_files -norecurse {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v}}
update_compile_order -fileset sources_1
set_property top segment_b_wrapper [current_fileset]
update_compile_order -fileset sources_1
generate_target Simulation [get_files {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/stefa/iCloudDrive/ASU/Spring'
WARNING: [Vivado 12-818] No files matched '2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd'
export_ip_user_files -of_objects [get_files {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/stefa/iCloudDrive/ASU/Spring'
WARNING: [Vivado 12-818] No files matched '2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd'
export_simulation -of_objects [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}] -directory {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files} -ipstatic_source_dir {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/compile_simlib/modelsim} {questa=C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/compile_simlib/questa} {riviera=C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/compile_simlib/riviera} {activehdl=C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-1662] The design 'segment_b.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/synth/segment_b.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/sim/segment_b.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and3_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_or2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_2 .
Exporting to file C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hw_handoff/segment_b.hwh
Generated Block Design Tcl file C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hw_handoff/segment_b_bd.tcl
Generated Hardware Definition File C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/synth/segment_b.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Output_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Output_Sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_and3_0_0/sim/segment_b_xup_and3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_and3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_and3_0_1/sim/segment_b_xup_and3_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_and3_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_inv_0_0/sim/segment_b_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_inv_0_1/sim/segment_b_xup_inv_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_inv_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_or2_0_0/sim/segment_b_xup_or2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_or2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/sim/segment_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_inv_2_0/sim/segment_b_xup_inv_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_inv_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/Output_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
"xelab -wto aeae37b22b654ff78e300c5c832270d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Output_Sim_behav xil_defaultlib.Output_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto aeae37b22b654ff78e300c5c832270d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Output_Sim_behav xil_defaultlib.Output_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'D3' on this module [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/Output_Sim.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1921.031 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_bd_design {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}
Adding component instance block -- xilinx.com:xup:xup_and3:1.0 - xup_and3_0
Adding component instance block -- xilinx.com:xup:xup_and3:1.0 - xup_and3_1
Adding component instance block -- xilinx.com:xup:xup_inv:1.0 - xup_inv_0
Adding component instance block -- xilinx.com:xup:xup_inv:1.0 - xup_inv_1
Adding component instance block -- xilinx.com:xup:xup_or2:1.0 - xup_or2_0
Adding component instance block -- xilinx.com:xup:xup_inv:1.0 - xup_inv_2
Successfully read diagram <segment_b> from BD file <C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd>
delete_bd_objs [get_bd_nets D3_1]
export_ip_user_files -of_objects  [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_bd_design [get_bd_designs segment_b]
open_bd_design {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}
Adding component instance block -- xilinx.com:xup:xup_and3:1.0 - xup_and3_0
Adding component instance block -- xilinx.com:xup:xup_and3:1.0 - xup_and3_1
Adding component instance block -- xilinx.com:xup:xup_inv:1.0 - xup_inv_0
Adding component instance block -- xilinx.com:xup:xup_inv:1.0 - xup_inv_1
Adding component instance block -- xilinx.com:xup:xup_or2:1.0 - xup_or2_0
Adding component instance block -- xilinx.com:xup:xup_inv:1.0 - xup_inv_2
Successfully read diagram <segment_b> from BD file <C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd>
delete_bd_objs [get_bd_nets D3_1]
delete_bd_objs [get_bd_nets xup_inv_2_y] [get_bd_cells xup_inv_2]
delete_bd_objs [get_bd_ports X]
regenerate_bd_layout -routing
startgroup
delete_bd_objs [get_bd_nets xup_and3_0_y] [get_bd_nets xup_and3_1_y] [get_bd_nets xup_or2_0_y] [get_bd_nets xup_inv_0_y] [get_bd_nets D0_1] [get_bd_nets xup_inv_1_y] [get_bd_nets D1_1] [get_bd_nets D2_1]
delete_bd_objs [get_bd_ports S] [get_bd_ports D3] [get_bd_ports D2] [get_bd_ports D1] [get_bd_ports D0]
delete_bd_objs [get_bd_cells xup_and3_0] [get_bd_cells xup_and3_1] [get_bd_cells xup_inv_0] [get_bd_cells xup_inv_1] [get_bd_cells xup_or2_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_and3:1.0 xup_and3_0
endgroup
copy_bd_objs /  [get_bd_cells {xup_and3_0}]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_or2:1.0 xup_or2_0
endgroup
connect_bd_net [get_bd_pins xup_and3_0/y] [get_bd_pins xup_or2_0/a]
connect_bd_net [get_bd_pins xup_and3_1/y] [get_bd_pins xup_or2_0/b]
startgroup
make_bd_pins_external  [get_bd_pins xup_or2_0/y]
endgroup
set_property name S [get_bd_ports y_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_0
endgroup
copy_bd_objs /  [get_bd_cells {xup_and3_0}]
copy_bd_objs /  [get_bd_cells {xup_and3_0}]
undo
INFO: [Common 17-17] undo 'copy_bd_objs /  [get_bd_cells {xup_and3_0}]'
undo
INFO: [Common 17-17] undo 'copy_bd_objs /  [get_bd_cells {xup_and3_0}]'
set_property location {2 266 -136} [get_bd_cells xup_and3_0]
set_property location {2 258 32} [get_bd_cells xup_and3_1]
set_property location {3 434 -62} [get_bd_cells xup_or2_0]
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
regenerate_bd_layout
delete_bd_objs [get_bd_nets xup_and3_0_y]
delete_bd_objs [get_bd_nets xup_and3_1_y]
delete_bd_objs [get_bd_nets xup_or2_0_y]
delete_bd_objs [get_bd_ports S]
regenerate_bd_layout
set_property location {0.5 -73 164} [get_bd_cells xup_and3_0]
set_property location {1 -61 326} [get_bd_cells xup_and3_1]
set_property location {0.5 -266 155} [get_bd_cells xup_inv_0]
set_property location {1 -272 264} [get_bd_cells xup_inv_1]
set_property location {1 -319 372} [get_bd_cells xup_inv_2]
set_property location {1 -273 478} [get_bd_cells xup_inv_3]
set_property location {2 -68 379} [get_bd_cells xup_and3_1]
set_property location {2 -67 195} [get_bd_cells xup_and3_0]
set_property location {3 77 280} [get_bd_cells xup_or2_0]
startgroup
make_bd_pins_external  [get_bd_pins xup_inv_1/a] [get_bd_pins xup_inv_0/a] [get_bd_pins xup_inv_3/a] [get_bd_pins xup_inv_2/a] [get_bd_pins xup_or2_0/y]
endgroup
set_property name D0 [get_bd_ports a_1]
set_property name D1 [get_bd_ports a_0]
set_property name D2 [get_bd_ports a_3]
set_property name D3 [get_bd_ports a_2]
set_property name S [get_bd_ports y_0]
connect_bd_net [get_bd_pins xup_and3_0/y] [get_bd_pins xup_or2_0/a]
connect_bd_net [get_bd_pins xup_and3_1/y] [get_bd_pins xup_or2_0/b]
connect_bd_net [get_bd_pins xup_inv_0/y] [get_bd_pins xup_and3_0/a]
delete_bd_objs [get_bd_nets xup_inv_0_y]
connect_bd_net [get_bd_ports D2] [get_bd_pins xup_and3_0/c]
connect_bd_net [get_bd_pins xup_and3_0/b] [get_bd_pins xup_inv_1/y]
connect_bd_net [get_bd_ports D0] [get_bd_pins xup_and3_0/a]
connect_bd_net [get_bd_ports D2] [get_bd_pins xup_and3_1/c]
connect_bd_net [get_bd_ports D1] [get_bd_pins xup_and3_1/b]
connect_bd_net [get_bd_pins xup_and3_1/a] [get_bd_pins xup_inv_0/y]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\segment_b\segment_b.bd> 
Wrote  : <C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ui/bd_ad5874f6.ui> 
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/segment_a.bd}}]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: segment_a_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1921.031 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'segment_a_wrapper' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/hdl/segment_a_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'segment_a' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/synth/segment_a.v:13]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_and3_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_and3_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_and3_0_0' (1#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_and3_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_and4_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_and4_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_and4_0_0' (2#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_and4_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_inv_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_inv_0_0' (3#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_inv_0_1' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_inv_0_1' (4#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_inv_0_2' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_inv_0_2' (5#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_inv_0_3' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_inv_0_3' (6#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_or2_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_or2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_or2_0_0' (7#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_or2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a' (8#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/synth/segment_a.v:13]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_wrapper' (9#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/hdl/segment_a_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1921.031 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1921.031 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1921.031 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_and3_0_0/segment_a_xup_and3_0_0.dcp' for cell 'segment_a_i/xup_and3_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_and4_0_0/segment_a_xup_and4_0_0.dcp' for cell 'segment_a_i/xup_and4_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_inv_0_0/segment_a_xup_inv_0_0.dcp' for cell 'segment_a_i/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_inv_0_1/segment_a_xup_inv_0_1.dcp' for cell 'segment_a_i/xup_inv_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_inv_0_2/segment_a_xup_inv_0_2.dcp' for cell 'segment_a_i/xup_inv_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_inv_0_3/segment_a_xup_inv_0_3.dcp' for cell 'segment_a_i/xup_inv_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_or2_0_0/segment_a_xup_or2_0_0.dcp' for cell 'segment_a_i/xup_or2_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1921.031 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
Finished Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1948.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1948.008 ; gain = 26.977
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1948.008 ; gain = 26.977
make_wrapper -files [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}] -top
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\segment_b\segment_b.bd> 
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/synth/segment_b.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/sim/segment_b.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v
add_files -norecurse {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v}}
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/segment_a.bd}}]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1972.938 ; gain = 24.930
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'segment_a_wrapper' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/hdl/segment_a_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'segment_a' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/synth/segment_a.v:13]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_and3_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_and3_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_and3_0_0' (1#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_and3_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_and4_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_and4_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_and4_0_0' (2#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_and4_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_inv_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_inv_0_0' (3#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_inv_0_1' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_inv_0_1' (4#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_inv_0_2' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_inv_0_2' (5#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_inv_0_3' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_inv_0_3' (6#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_or2_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_or2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_or2_0_0' (7#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_or2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a' (8#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/synth/segment_a.v:13]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_wrapper' (9#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/hdl/segment_a_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1993.266 ; gain = 45.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2017.113 ; gain = 69.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2017.113 ; gain = 69.105
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_and3_0_0/segment_a_xup_and3_0_0.dcp' for cell 'segment_a_i/xup_and3_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_and4_0_0/segment_a_xup_and4_0_0.dcp' for cell 'segment_a_i/xup_and4_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_inv_0_0/segment_a_xup_inv_0_0.dcp' for cell 'segment_a_i/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_inv_0_1/segment_a_xup_inv_0_1.dcp' for cell 'segment_a_i/xup_inv_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_inv_0_2/segment_a_xup_inv_0_2.dcp' for cell 'segment_a_i/xup_inv_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_inv_0_3/segment_a_xup_inv_0_3.dcp' for cell 'segment_a_i/xup_inv_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_or2_0_0/segment_a_xup_or2_0_0.dcp' for cell 'segment_a_i/xup_or2_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2017.113 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
Finished Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2056.352 ; gain = 108.344
set_property top segment_b_wrapper [current_fileset]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/segment_a.bd}}]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2056.352 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'segment_b_wrapper' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2056.352 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2056.352 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v}}
remove_files  {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v}}
WARNING: [Vivado 12-818] No files matched 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v'
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}
file delete -force {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b}
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/segment_a.bd}}]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2056.352 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'segment_a_wrapper' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/hdl/segment_a_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'segment_a' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/synth/segment_a.v:13]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_and3_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_and3_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_and3_0_0' (1#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_and3_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_and4_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_and4_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_and4_0_0' (2#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_and4_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_inv_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_inv_0_0' (3#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_inv_0_1' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_inv_0_1' (4#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_inv_0_2' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_inv_0_2' (5#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_inv_0_3' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_inv_0_3' (6#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_inv_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_or2_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_or2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_or2_0_0' (7#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_a_xup_or2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a' (8#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/synth/segment_a.v:13]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_wrapper' (9#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/hdl/segment_a_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2056.352 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2056.352 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2056.352 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_and3_0_0/segment_a_xup_and3_0_0.dcp' for cell 'segment_a_i/xup_and3_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_and4_0_0/segment_a_xup_and4_0_0.dcp' for cell 'segment_a_i/xup_and4_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_inv_0_0/segment_a_xup_inv_0_0.dcp' for cell 'segment_a_i/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_inv_0_1/segment_a_xup_inv_0_1.dcp' for cell 'segment_a_i/xup_inv_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_inv_0_2/segment_a_xup_inv_0_2.dcp' for cell 'segment_a_i/xup_inv_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_inv_0_3/segment_a_xup_inv_0_3.dcp' for cell 'segment_a_i/xup_inv_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_or2_0_0/segment_a_xup_or2_0_0.dcp' for cell 'segment_a_i/xup_or2_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2056.352 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
Finished Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2088.152 ; gain = 31.801
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Output_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Output_Sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
"xelab -wto aeae37b22b654ff78e300c5c832270d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Output_Sim_behav xil_defaultlib.Output_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto aeae37b22b654ff78e300c5c832270d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Output_Sim_behav xil_defaultlib.Output_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'D3' on this module [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/Output_Sim.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2088.152 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Output_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Output_Sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_a/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_a/ip/segment_a_xup_and3_0_0/sim/segment_a_xup_and3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_a_xup_and3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_a/ipshared/77ea/xup_and4.srcs/sources_1/new/xup_and4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_a/ip/segment_a_xup_and4_0_0/sim/segment_a_xup_and4_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_a_xup_and4_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_a/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_a/ip/segment_a_xup_inv_0_0/sim/segment_a_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_a_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_a/ip/segment_a_xup_inv_0_1/sim/segment_a_xup_inv_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_a_xup_inv_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_a/ip/segment_a_xup_inv_0_2/sim/segment_a_xup_inv_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_a_xup_inv_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_a/ip/segment_a_xup_inv_0_3/sim/segment_a_xup_inv_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_a_xup_inv_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_a/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_a/ip/segment_a_xup_or2_0_0/sim/segment_a_xup_or2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_a_xup_or2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_a/sim/segment_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_a
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/Output_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
"xelab -wto aeae37b22b654ff78e300c5c832270d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Output_Sim_behav xil_defaultlib.Output_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto aeae37b22b654ff78e300c5c832270d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Output_Sim_behav xil_defaultlib.Output_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xup_and3
Compiling module xil_defaultlib.segment_a_xup_and3_0_0
Compiling module xil_defaultlib.xup_and4
Compiling module xil_defaultlib.segment_a_xup_and4_0_0
Compiling module xil_defaultlib.xup_inv
Compiling module xil_defaultlib.segment_a_xup_inv_0_0
Compiling module xil_defaultlib.segment_a_xup_inv_0_1
Compiling module xil_defaultlib.segment_a_xup_inv_0_2
Compiling module xil_defaultlib.segment_a_xup_inv_0_3
Compiling module xil_defaultlib.xup_or2
Compiling module xil_defaultlib.segment_a_xup_or2_0_0
Compiling module xil_defaultlib.segment_a
Compiling module xil_defaultlib.Output_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Output_Sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 2088.152 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Output_Sim_behav -key {Behavioral:sim_1:Functional:Output_Sim} -tclbatch {Output_Sim.tcl} -protoinst "protoinst_files/segment_a.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/segment_a.protoinst
Time resolution is 1 ps
source Output_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Output_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 2088.152 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 2088.152 ; gain = 0.000
open_bd_design {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/segment_a.bd}
Adding component instance block -- xilinx.com:xup:xup_and3:1.0 - xup_and3_0
Adding component instance block -- xilinx.com:xup:xup_and4:1.0 - xup_and4_0
Adding component instance block -- xilinx.com:xup:xup_inv:1.0 - xup_inv_0
Adding component instance block -- xilinx.com:xup:xup_inv:1.0 - xup_inv_1
Adding component instance block -- xilinx.com:xup:xup_inv:1.0 - xup_inv_2
Adding component instance block -- xilinx.com:xup:xup_inv:1.0 - xup_inv_3
Adding component instance block -- xilinx.com:xup:xup_or2:1.0 - xup_or2_0
Successfully read diagram <segment_a> from BD file <C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/segment_a.bd>
close_bd_design [get_bd_designs segment_a]
Wrote  : <C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ui/bd_acda6575.ui> 
create_bd_design "segment_2"
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\segment_2\segment_2.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_and2:1.0 xup_and2_0
endgroup
delete_bd_objs [get_bd_cells xup_and2_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_and3:1.0 xup_and3_0
endgroup
copy_bd_objs /  [get_bd_cells {xup_and3_0}]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_or2:1.0 xup_or2_0
endgroup
set_property location {2.5 422 -65} [get_bd_cells xup_or2_0]
connect_bd_net [get_bd_pins xup_and3_0/y] [get_bd_pins xup_or2_0/a]
connect_bd_net [get_bd_pins xup_and3_1/y] [get_bd_pins xup_or2_0/b]
startgroup
make_bd_pins_external  [get_bd_pins xup_or2_0/y]
endgroup
set_property name S [get_bd_ports y_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_0
endgroup
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 103 -121} [get_bd_cells xup_inv_2]
set_property location {1 100 -10} [get_bd_cells xup_inv_1]
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 116 102} [get_bd_cells xup_inv_3]
set_property location {2 259 -161} [get_bd_cells xup_and3_0]
set_property location {2 264 -15} [get_bd_cells xup_and3_1]
startgroup
make_bd_pins_external  [get_bd_pins xup_inv_1/a] [get_bd_pins xup_inv_0/a] [get_bd_pins xup_inv_2/a] [get_bd_pins xup_inv_3/a]
endgroup
set_property name D0 [get_bd_ports a_1]
set_property name D1 [get_bd_ports a_2]
set_property name D2 [get_bd_ports a_0]
set_property name D3 [get_bd_ports a_3]
connect_bd_net [get_bd_ports D2] [get_bd_pins xup_and3_0/c]
connect_bd_net [get_bd_pins xup_and3_0/b] [get_bd_pins xup_inv_2/y]
connect_bd_net [get_bd_ports D0] [get_bd_pins xup_and3_0/a]
connect_bd_net [get_bd_ports D2] [get_bd_pins xup_and3_1/c]
connect_bd_net [get_bd_ports D1] [get_bd_pins xup_and3_1/b]
connect_bd_net [get_bd_pins xup_and3_1/a] [get_bd_pins xup_inv_0/y]
save_bd_design
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\segment_2\segment_2.bd> 
Wrote  : <C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_2/ui/bd_95b58cc6.ui> 
regenerate_bd_layout
close_bd_design [get_bd_designs segment_2]
Wrote  : <C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_2/ui/bd_95b58cc6.ui> 
export_ip_user_files -of_objects  [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_2/segment_2.bd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_2/segment_2.bd}}
file delete -force {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_2}
create_bd_design "segment_b"
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\segment_b\segment_b.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_and3:1.0 xup_and3_0
endgroup
copy_bd_objs /  [get_bd_cells {xup_and3_0}]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_or2:1.0 xup_or2_0
endgroup
set_property location {1 93 -6} [get_bd_cells xup_and3_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_0
endgroup
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 108 -186} [get_bd_cells xup_inv_1]
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 113 -87} [get_bd_cells xup_inv_2]
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 103 22} [get_bd_cells xup_inv_3]
startgroup
make_bd_pins_external  [get_bd_pins xup_inv_1/a] [get_bd_pins xup_inv_0/a] [get_bd_pins xup_inv_3/a] [get_bd_pins xup_inv_2/a] [get_bd_pins xup_or2_0/y]
endgroup
set_property name D0 [get_bd_ports a_1]
set_property name D1 [get_bd_ports a_0]
set_property name D2 [get_bd_ports a_3]
set_property name D3 [get_bd_ports a_2]
set_property name S [get_bd_ports y_0]
connect_bd_net [get_bd_pins xup_and3_0/y] [get_bd_pins xup_or2_0/a]
connect_bd_net [get_bd_pins xup_and3_1/y] [get_bd_pins xup_or2_0/b]
connect_bd_net [get_bd_ports D2] [get_bd_pins xup_and3_0/c]
connect_bd_net [get_bd_ports D0] [get_bd_pins xup_and3_0/a]
connect_bd_net [get_bd_pins xup_and3_0/b] [get_bd_pins xup_inv_1/y]
connect_bd_net [get_bd_ports D2] [get_bd_pins xup_and3_1/c]
connect_bd_net [get_bd_ports D1] [get_bd_pins xup_and3_1/b]
connect_bd_net [get_bd_pins xup_and3_1/a] [get_bd_pins xup_inv_0/y]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\segment_b\segment_b.bd> 
Wrote  : <C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ui/bd_ad5874f6.ui> 
make_wrapper -files [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}] -top
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\segment_b\segment_b.bd> 
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/synth/segment_b.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/sim/segment_b.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v
add_files -norecurse {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v}}
update_compile_order -fileset sources_1
set_property top segment_b_wrapper [current_fileset]
update_compile_order -fileset sources_1
generate_target all [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}]
INFO: [BD 41-1662] The design 'segment_b.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\segment_b\segment_b.bd> 
Wrote  : <C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ui/bd_ad5874f6.ui> 
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/synth/segment_b.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/sim/segment_b.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and3_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_or2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_3 .
Exporting to file C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hw_handoff/segment_b.hwh
Generated Block Design Tcl file C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hw_handoff/segment_b_bd.tcl
Generated Hardware Definition File C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/synth/segment_b.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}]
launch_runs segment_b_xup_and3_0_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_b_xup_and3_0_0, cache-ID = e3989496c00c74a1; cache size = 0.067 MB.
[Fri Feb 14 02:16:33 2020] Launched segment_b_xup_and3_0_0_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_b_xup_and3_0_0_synth_1/runme.log
wait_on_run segment_b_xup_and3_0_0_synth_1
[Fri Feb 14 02:16:33 2020] Waiting for segment_b_xup_and3_0_0_synth_1 to finish...
[Fri Feb 14 02:16:38 2020] Waiting for segment_b_xup_and3_0_0_synth_1 to finish...
[Fri Feb 14 02:16:43 2020] Waiting for segment_b_xup_and3_0_0_synth_1 to finish...
[Fri Feb 14 02:16:48 2020] Waiting for segment_b_xup_and3_0_0_synth_1 to finish...

*** Running vivado
    with args -log segment_b_xup_and3_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_b_xup_and3_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_b_xup_and3_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 423.934 ; gain = 126.453
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_b_xup_and3_0_0, cache-ID = e3989496c00c74a1.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 02:16:51 2020...
[Fri Feb 14 02:16:53 2020] segment_b_xup_and3_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2088.152 ; gain = 0.000
launch_runs segment_b_xup_and3_0_1_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_b_xup_and3_0_1, cache-ID = e3989496c00c74a1; cache size = 0.067 MB.
[Fri Feb 14 02:16:55 2020] Launched segment_b_xup_and3_0_1_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_b_xup_and3_0_1_synth_1/runme.log
wait_on_run segment_b_xup_and3_0_1_synth_1
[Fri Feb 14 02:16:55 2020] Waiting for segment_b_xup_and3_0_1_synth_1 to finish...
[Fri Feb 14 02:17:00 2020] Waiting for segment_b_xup_and3_0_1_synth_1 to finish...
[Fri Feb 14 02:17:05 2020] Waiting for segment_b_xup_and3_0_1_synth_1 to finish...
[Fri Feb 14 02:17:10 2020] Waiting for segment_b_xup_and3_0_1_synth_1 to finish...

*** Running vivado
    with args -log segment_b_xup_and3_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_b_xup_and3_0_1.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_b_xup_and3_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_b_xup_and3_0_1, cache-ID = e3989496c00c74a1.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 02:17:07 2020...
[Fri Feb 14 02:17:10 2020] segment_b_xup_and3_0_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 2088.152 ; gain = 0.000
launch_runs segment_b_xup_or2_0_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_b_xup_or2_0_0, cache-ID = 60d6e2a95e1be774; cache size = 0.067 MB.
[Fri Feb 14 02:17:11 2020] Launched segment_b_xup_or2_0_0_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_b_xup_or2_0_0_synth_1/runme.log
wait_on_run segment_b_xup_or2_0_0_synth_1
[Fri Feb 14 02:17:11 2020] Waiting for segment_b_xup_or2_0_0_synth_1 to finish...
[Fri Feb 14 02:17:16 2020] Waiting for segment_b_xup_or2_0_0_synth_1 to finish...
[Fri Feb 14 02:17:22 2020] Waiting for segment_b_xup_or2_0_0_synth_1 to finish...
[Fri Feb 14 02:17:27 2020] Waiting for segment_b_xup_or2_0_0_synth_1 to finish...

*** Running vivado
    with args -log segment_b_xup_or2_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_b_xup_or2_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_b_xup_or2_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_b_xup_or2_0_0, cache-ID = 60d6e2a95e1be774.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 02:17:24 2020...
[Fri Feb 14 02:17:27 2020] segment_b_xup_or2_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2088.152 ; gain = 0.000
launch_runs segment_b_xup_inv_0_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_b_xup_inv_0_0, cache-ID = e645fbd961a7eb1b; cache size = 0.067 MB.
[Fri Feb 14 02:17:28 2020] Launched segment_b_xup_inv_0_0_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_b_xup_inv_0_0_synth_1/runme.log
wait_on_run segment_b_xup_inv_0_0_synth_1
[Fri Feb 14 02:17:29 2020] Waiting for segment_b_xup_inv_0_0_synth_1 to finish...
[Fri Feb 14 02:17:34 2020] Waiting for segment_b_xup_inv_0_0_synth_1 to finish...
[Fri Feb 14 02:17:39 2020] Waiting for segment_b_xup_inv_0_0_synth_1 to finish...
[Fri Feb 14 02:17:44 2020] Waiting for segment_b_xup_inv_0_0_synth_1 to finish...

*** Running vivado
    with args -log segment_b_xup_inv_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_b_xup_inv_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_b_xup_inv_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_b_xup_inv_0_0, cache-ID = e645fbd961a7eb1b.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 02:17:40 2020...
[Fri Feb 14 02:17:44 2020] segment_b_xup_inv_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 2088.152 ; gain = 0.000
launch_runs segment_b_xup_inv_0_1_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_b_xup_inv_0_1, cache-ID = e645fbd961a7eb1b; cache size = 0.067 MB.
[Fri Feb 14 02:17:45 2020] Launched segment_b_xup_inv_0_1_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_b_xup_inv_0_1_synth_1/runme.log
wait_on_run segment_b_xup_inv_0_1_synth_1
[Fri Feb 14 02:17:45 2020] Waiting for segment_b_xup_inv_0_1_synth_1 to finish...
[Fri Feb 14 02:17:50 2020] Waiting for segment_b_xup_inv_0_1_synth_1 to finish...
[Fri Feb 14 02:17:55 2020] Waiting for segment_b_xup_inv_0_1_synth_1 to finish...

*** Running vivado
    with args -log segment_b_xup_inv_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_b_xup_inv_0_1.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_b_xup_inv_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_b_xup_inv_0_1, cache-ID = e645fbd961a7eb1b.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 02:17:55 2020...
[Fri Feb 14 02:17:55 2020] segment_b_xup_inv_0_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2088.152 ; gain = 0.000
launch_runs segment_b_xup_inv_0_2_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_b_xup_inv_0_2, cache-ID = e645fbd961a7eb1b; cache size = 0.067 MB.
[Fri Feb 14 02:17:56 2020] Launched segment_b_xup_inv_0_2_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_b_xup_inv_0_2_synth_1/runme.log
wait_on_run segment_b_xup_inv_0_2_synth_1
[Fri Feb 14 02:17:56 2020] Waiting for segment_b_xup_inv_0_2_synth_1 to finish...
[Fri Feb 14 02:18:01 2020] Waiting for segment_b_xup_inv_0_2_synth_1 to finish...
[Fri Feb 14 02:18:06 2020] Waiting for segment_b_xup_inv_0_2_synth_1 to finish...

*** Running vivado
    with args -log segment_b_xup_inv_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_b_xup_inv_0_2.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_b_xup_inv_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_b_xup_inv_0_2, cache-ID = e645fbd961a7eb1b.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 02:18:06 2020...
[Fri Feb 14 02:18:06 2020] segment_b_xup_inv_0_2_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2088.152 ; gain = 0.000
launch_runs segment_b_xup_inv_0_3_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_b_xup_inv_0_3, cache-ID = e645fbd961a7eb1b; cache size = 0.067 MB.
[Fri Feb 14 02:18:07 2020] Launched segment_b_xup_inv_0_3_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_b_xup_inv_0_3_synth_1/runme.log
wait_on_run segment_b_xup_inv_0_3_synth_1
[Fri Feb 14 02:18:08 2020] Waiting for segment_b_xup_inv_0_3_synth_1 to finish...
[Fri Feb 14 02:18:13 2020] Waiting for segment_b_xup_inv_0_3_synth_1 to finish...
[Fri Feb 14 02:18:18 2020] Waiting for segment_b_xup_inv_0_3_synth_1 to finish...

*** Running vivado
    with args -log segment_b_xup_inv_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_b_xup_inv_0_3.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_b_xup_inv_0_3.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_b_xup_inv_0_3, cache-ID = e645fbd961a7eb1b.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 02:18:17 2020...
[Fri Feb 14 02:18:18 2020] segment_b_xup_inv_0_3_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2088.152 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: segment_b_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2088.152 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'segment_b_wrapper' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'segment_b' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/synth/segment_b.v:13]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_and3_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_and3_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_and3_0_0' (1#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_and3_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_and3_0_1' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_and3_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_and3_0_1' (2#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_and3_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_inv_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_inv_0_0' (3#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_inv_0_1' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_inv_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_inv_0_1' (4#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_inv_0_1_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/synth/segment_b.v:56]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_inv_0_2' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_inv_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_inv_0_2' (5#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_inv_0_2_stub.v:6]
WARNING: [Synth 8-7023] instance 'xup_inv_2' of module 'segment_b_xup_inv_0_2' has 2 connections declared, but only 1 given [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/synth/segment_b.v:56]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/synth/segment_b.v:58]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_inv_0_3' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_inv_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_inv_0_3' (6#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_inv_0_3_stub.v:6]
WARNING: [Synth 8-7023] instance 'xup_inv_3' of module 'segment_b_xup_inv_0_3' has 2 connections declared, but only 1 given [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/synth/segment_b.v:58]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_or2_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_or2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_or2_0_0' (7#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_b_xup_or2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_b' (8#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/synth/segment_b.v:13]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_wrapper' (9#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2088.152 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2088.152 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2088.152 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ip/segment_b_xup_and3_0_0_1/segment_b_xup_and3_0_0.dcp' for cell 'segment_b_i/xup_and3_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ip/segment_b_xup_and3_0_1_1/segment_b_xup_and3_0_1.dcp' for cell 'segment_b_i/xup_and3_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ip/segment_b_xup_inv_0_0_1/segment_b_xup_inv_0_0.dcp' for cell 'segment_b_i/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ip/segment_b_xup_inv_0_1_1/segment_b_xup_inv_0_1.dcp' for cell 'segment_b_i/xup_inv_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ip/segment_b_xup_inv_0_2/segment_b_xup_inv_0_2.dcp' for cell 'segment_b_i/xup_inv_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ip/segment_b_xup_inv_0_3/segment_b_xup_inv_0_3.dcp' for cell 'segment_b_i/xup_inv_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ip/segment_b_xup_or2_0_0_1/segment_b_xup_or2_0_0.dcp' for cell 'segment_b_i/xup_or2_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2088.152 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
Finished Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2099.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2099.070 ; gain = 10.918
31 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2099.070 ; gain = 10.918
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Output_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Output_Sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_and3_0_0_1/sim/segment_b_xup_and3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_and3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_and3_0_1_1/sim/segment_b_xup_and3_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_and3_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_or2_0_0_1/sim/segment_b_xup_or2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_or2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_inv_0_0_1/sim/segment_b_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_inv_0_1_1/sim/segment_b_xup_inv_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_inv_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_inv_0_2/sim/segment_b_xup_inv_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_inv_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/ip/segment_b_xup_inv_0_3/sim/segment_b_xup_inv_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b_xup_inv_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_b/sim/segment_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/Output_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
"xelab -wto aeae37b22b654ff78e300c5c832270d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Output_Sim_behav xil_defaultlib.Output_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto aeae37b22b654ff78e300c5c832270d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Output_Sim_behav xil_defaultlib.Output_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xup_and3
Compiling module xil_defaultlib.segment_b_xup_and3_0_0
Compiling module xil_defaultlib.segment_b_xup_and3_0_1
Compiling module xil_defaultlib.xup_inv
Compiling module xil_defaultlib.segment_b_xup_inv_0_0
Compiling module xil_defaultlib.segment_b_xup_inv_0_1
Compiling module xil_defaultlib.segment_b_xup_inv_0_2
Compiling module xil_defaultlib.segment_b_xup_inv_0_3
Compiling module xil_defaultlib.xup_or2
Compiling module xil_defaultlib.segment_b_xup_or2_0_0
Compiling module xil_defaultlib.segment_b
Compiling module xil_defaultlib.Output_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Output_Sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 2099.070 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Output_Sim_behav -key {Behavioral:sim_1:Functional:Output_Sim} -tclbatch {Output_Sim.tcl} -protoinst "protoinst_files/segment_b.protoinst" -protoinst "protoinst_files/segment_a.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/segment_b.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/segment_a.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/segment_a.protoinst for the following reason(s):
There are no instances of module "segment_a" in the design.

Time resolution is 1 ps
source Output_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Output_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 2099.070 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 2099.070 ; gain = 0.000
close_design
ipx::package_project -root_dir {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB/segment_b} -vendor xilinx.com -library user -taxonomy /UserIP -module segment_b -import_files
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'segment_b' - hence not re-generating.
WARNING: [IP_Flow 19-991] Unrecognized or unsupported file 'sim/segment_b.protoinst' found in file group 'Simulation'.
Resolution: Remove the file from the specified file group.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:segment_b:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:segment_b:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:segment_b:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:segment_b:1.0]
update_ip_catalog -rebuild -repo_path {c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'
ipx::unload_core {c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB/segment_b/component.xml}
create_bd_design "segment_c"
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\segment_c\segment_c.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_and3:1.0 xup_and3_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_0
endgroup
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 116 -168} [get_bd_cells xup_inv_1]
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 103 -63} [get_bd_cells xup_inv_2]
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 94 41} [get_bd_cells xup_inv_3]
set_property location {1.5 289 -133} [get_bd_cells xup_and3_0]
startgroup
make_bd_pins_external  [get_bd_pins xup_inv_1/a] [get_bd_pins xup_inv_0/a] [get_bd_pins xup_and3_0/y] [get_bd_pins xup_inv_2/a] [get_bd_pins xup_inv_3/a]
endgroup
set_property name D0 [get_bd_ports a_1]
set_property name D1 [get_bd_ports a_0]
set_property name D2 [get_bd_ports a_2]
set_property name D3 [get_bd_ports a_3]
set_property name S [get_bd_ports y_0]
connect_bd_net [get_bd_pins xup_and3_0/c] [get_bd_pins xup_inv_2/y]
connect_bd_net [get_bd_ports D1] [get_bd_pins xup_and3_0/b]
connect_bd_net [get_bd_pins xup_and3_0/a] [get_bd_pins xup_inv_0/y]
save_bd_design
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\segment_c\segment_c.bd> 
Wrote  : <C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/ui/bd_add68477.ui> 
make_wrapper -files [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/segment_c.bd}}] -top
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\segment_c\segment_c.bd> 
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/synth/segment_c.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/sim/segment_c.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/hdl/segment_c_wrapper.v
add_files -norecurse {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/hdl/segment_c_wrapper.v}}
update_compile_order -fileset sources_1
set_property top segment_c_wrapper [current_fileset]
update_compile_order -fileset sources_1
generate_target all [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/segment_c.bd}}]
INFO: [BD 41-1662] The design 'segment_c.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\segment_c\segment_c.bd> 
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/synth/segment_c.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/sim/segment_c.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/hdl/segment_c_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_3 .
Exporting to file C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/hw_handoff/segment_c.hwh
Generated Block Design Tcl file C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/hw_handoff/segment_c_bd.tcl
Generated Hardware Definition File C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/synth/segment_c.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/segment_c.bd}}]
launch_runs segment_c_xup_and3_0_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_c_xup_and3_0_0, cache-ID = e3989496c00c74a1; cache size = 0.067 MB.
[Fri Feb 14 02:27:06 2020] Launched segment_c_xup_and3_0_0_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_c_xup_and3_0_0_synth_1/runme.log
wait_on_run segment_c_xup_and3_0_0_synth_1
[Fri Feb 14 02:27:06 2020] Waiting for segment_c_xup_and3_0_0_synth_1 to finish...
[Fri Feb 14 02:27:11 2020] Waiting for segment_c_xup_and3_0_0_synth_1 to finish...
[Fri Feb 14 02:27:16 2020] Waiting for segment_c_xup_and3_0_0_synth_1 to finish...

*** Running vivado
    with args -log segment_c_xup_and3_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_c_xup_and3_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_c_xup_and3_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_c_xup_and3_0_0, cache-ID = e3989496c00c74a1.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 02:27:14 2020...
[Fri Feb 14 02:27:16 2020] segment_c_xup_and3_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2099.070 ; gain = 0.000
launch_runs segment_c_xup_inv_0_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_c_xup_inv_0_0, cache-ID = e645fbd961a7eb1b; cache size = 0.067 MB.
[Fri Feb 14 02:27:17 2020] Launched segment_c_xup_inv_0_0_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_c_xup_inv_0_0_synth_1/runme.log
wait_on_run segment_c_xup_inv_0_0_synth_1
[Fri Feb 14 02:27:17 2020] Waiting for segment_c_xup_inv_0_0_synth_1 to finish...
[Fri Feb 14 02:27:22 2020] Waiting for segment_c_xup_inv_0_0_synth_1 to finish...
[Fri Feb 14 02:27:27 2020] Waiting for segment_c_xup_inv_0_0_synth_1 to finish...

*** Running vivado
    with args -log segment_c_xup_inv_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_c_xup_inv_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_c_xup_inv_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_c_xup_inv_0_0, cache-ID = e645fbd961a7eb1b.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 02:27:25 2020...
[Fri Feb 14 02:27:27 2020] segment_c_xup_inv_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2099.070 ; gain = 0.000
launch_runs segment_c_xup_inv_0_1_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_c_xup_inv_0_1, cache-ID = e645fbd961a7eb1b; cache size = 0.067 MB.
[Fri Feb 14 02:27:28 2020] Launched segment_c_xup_inv_0_1_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_c_xup_inv_0_1_synth_1/runme.log
wait_on_run segment_c_xup_inv_0_1_synth_1
[Fri Feb 14 02:27:29 2020] Waiting for segment_c_xup_inv_0_1_synth_1 to finish...
[Fri Feb 14 02:27:34 2020] Waiting for segment_c_xup_inv_0_1_synth_1 to finish...
[Fri Feb 14 02:27:39 2020] Waiting for segment_c_xup_inv_0_1_synth_1 to finish...

*** Running vivado
    with args -log segment_c_xup_inv_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_c_xup_inv_0_1.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_c_xup_inv_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_c_xup_inv_0_1, cache-ID = e645fbd961a7eb1b.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 02:27:37 2020...
[Fri Feb 14 02:27:39 2020] segment_c_xup_inv_0_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2099.070 ; gain = 0.000
launch_runs segment_c_xup_inv_0_2_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_c_xup_inv_0_2, cache-ID = e645fbd961a7eb1b; cache size = 0.067 MB.
[Fri Feb 14 02:27:40 2020] Launched segment_c_xup_inv_0_2_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_c_xup_inv_0_2_synth_1/runme.log
wait_on_run segment_c_xup_inv_0_2_synth_1
[Fri Feb 14 02:27:40 2020] Waiting for segment_c_xup_inv_0_2_synth_1 to finish...
[Fri Feb 14 02:27:45 2020] Waiting for segment_c_xup_inv_0_2_synth_1 to finish...
[Fri Feb 14 02:27:50 2020] Waiting for segment_c_xup_inv_0_2_synth_1 to finish...

*** Running vivado
    with args -log segment_c_xup_inv_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_c_xup_inv_0_2.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_c_xup_inv_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_c_xup_inv_0_2, cache-ID = e645fbd961a7eb1b.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 02:27:49 2020...
[Fri Feb 14 02:27:50 2020] segment_c_xup_inv_0_2_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2099.070 ; gain = 0.000
launch_runs segment_c_xup_inv_0_3_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_c_xup_inv_0_3, cache-ID = e645fbd961a7eb1b; cache size = 0.067 MB.
[Fri Feb 14 02:27:51 2020] Launched segment_c_xup_inv_0_3_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_c_xup_inv_0_3_synth_1/runme.log
wait_on_run segment_c_xup_inv_0_3_synth_1
[Fri Feb 14 02:27:51 2020] Waiting for segment_c_xup_inv_0_3_synth_1 to finish...
[Fri Feb 14 02:27:56 2020] Waiting for segment_c_xup_inv_0_3_synth_1 to finish...
[Fri Feb 14 02:28:01 2020] Waiting for segment_c_xup_inv_0_3_synth_1 to finish...

*** Running vivado
    with args -log segment_c_xup_inv_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_c_xup_inv_0_3.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_c_xup_inv_0_3.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_c_xup_inv_0_3, cache-ID = e645fbd961a7eb1b.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 02:28:00 2020...
[Fri Feb 14 02:28:01 2020] segment_c_xup_inv_0_3_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2099.070 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: segment_c_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2099.070 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'segment_c_wrapper' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/hdl/segment_c_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'segment_c' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/synth/segment_c.v:13]
INFO: [Synth 8-6157] synthesizing module 'segment_c_xup_and3_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_c_xup_and3_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_c_xup_and3_0_0' (1#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_c_xup_and3_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_c_xup_inv_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_c_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_c_xup_inv_0_0' (2#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_c_xup_inv_0_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/synth/segment_c.v:46]
INFO: [Synth 8-6157] synthesizing module 'segment_c_xup_inv_0_1' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_c_xup_inv_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_c_xup_inv_0_1' (3#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_c_xup_inv_0_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'xup_inv_1' of module 'segment_c_xup_inv_0_1' has 2 connections declared, but only 1 given [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/synth/segment_c.v:46]
INFO: [Synth 8-6157] synthesizing module 'segment_c_xup_inv_0_2' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_c_xup_inv_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_c_xup_inv_0_2' (4#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_c_xup_inv_0_2_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/synth/segment_c.v:51]
INFO: [Synth 8-6157] synthesizing module 'segment_c_xup_inv_0_3' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_c_xup_inv_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_c_xup_inv_0_3' (5#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_c_xup_inv_0_3_stub.v:6]
WARNING: [Synth 8-7023] instance 'xup_inv_3' of module 'segment_c_xup_inv_0_3' has 2 connections declared, but only 1 given [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/synth/segment_c.v:51]
INFO: [Synth 8-6155] done synthesizing module 'segment_c' (6#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/synth/segment_c.v:13]
INFO: [Synth 8-6155] done synthesizing module 'segment_c_wrapper' (7#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/hdl/segment_c_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2099.070 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2099.070 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2099.070 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/ip/segment_c_xup_and3_0_0/segment_c_xup_and3_0_0.dcp' for cell 'segment_c_i/xup_and3_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/ip/segment_c_xup_inv_0_0/segment_c_xup_inv_0_0.dcp' for cell 'segment_c_i/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/ip/segment_c_xup_inv_0_1/segment_c_xup_inv_0_1.dcp' for cell 'segment_c_i/xup_inv_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/ip/segment_c_xup_inv_0_2/segment_c_xup_inv_0_2.dcp' for cell 'segment_c_i/xup_inv_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/ip/segment_c_xup_inv_0_3/segment_c_xup_inv_0_3.dcp' for cell 'segment_c_i/xup_inv_3'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2099.070 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
Finished Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2139.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2139.773 ; gain = 40.703
25 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2139.773 ; gain = 40.703
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Output_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Output_Sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_c/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_c/ip/segment_c_xup_and3_0_0/sim/segment_c_xup_and3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_c_xup_and3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_c/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_c/ip/segment_c_xup_inv_0_0/sim/segment_c_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_c_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_c/ip/segment_c_xup_inv_0_1/sim/segment_c_xup_inv_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_c_xup_inv_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_c/ip/segment_c_xup_inv_0_2/sim/segment_c_xup_inv_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_c_xup_inv_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_c/ip/segment_c_xup_inv_0_3/sim/segment_c_xup_inv_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_c_xup_inv_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_c/sim/segment_c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/Output_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
"xelab -wto aeae37b22b654ff78e300c5c832270d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Output_Sim_behav xil_defaultlib.Output_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto aeae37b22b654ff78e300c5c832270d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Output_Sim_behav xil_defaultlib.Output_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xup_and3
Compiling module xil_defaultlib.segment_c_xup_and3_0_0
Compiling module xil_defaultlib.xup_inv
Compiling module xil_defaultlib.segment_c_xup_inv_0_0
Compiling module xil_defaultlib.segment_c_xup_inv_0_1
Compiling module xil_defaultlib.segment_c_xup_inv_0_2
Compiling module xil_defaultlib.segment_c_xup_inv_0_3
Compiling module xil_defaultlib.segment_c
Compiling module xil_defaultlib.Output_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Output_Sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 2139.773 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Output_Sim_behav -key {Behavioral:sim_1:Functional:Output_Sim} -tclbatch {Output_Sim.tcl} -protoinst "protoinst_files/segment_c.protoinst" -protoinst "protoinst_files/segment_b.protoinst" -protoinst "protoinst_files/segment_a.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/segment_c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/segment_b.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/segment_b.protoinst for the following reason(s):
There are no instances of module "segment_b" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/segment_a.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/segment_a.protoinst for the following reason(s):
There are no instances of module "segment_a" in the design.

Time resolution is 1 ps
source Output_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Output_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 2139.773 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 2139.773 ; gain = 0.000
close_design
ipx::package_project -root_dir {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB/segment_c} -vendor xilinx.com -library user -taxonomy /UserIP -module segment_c -import_files
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'segment_c' - hence not re-generating.
WARNING: [IP_Flow 19-991] Unrecognized or unsupported file 'sim/segment_c.protoinst' found in file group 'Simulation'.
Resolution: Remove the file from the specified file group.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:segment_c:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:segment_c:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:segment_c:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:segment_c:1.0]
update_ip_catalog -rebuild -repo_path {c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'
ipx::unload_core {c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB/segment_c/component.xml}
create_bd_design "segment_d"
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\segment_d\segment_d.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_and3:1.0 xup_and3_0
endgroup
copy_bd_objs /  [get_bd_cells {xup_and3_0}]
copy_bd_objs /  [get_bd_cells {xup_and3_0}]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_or3:1.0 xup_or3_0
endgroup
set_property location {2 307 -161} [get_bd_cells xup_or3_0]
connect_bd_net [get_bd_pins xup_and3_0/y] [get_bd_pins xup_or3_0/a]
connect_bd_net [get_bd_pins xup_and3_1/y] [get_bd_pins xup_or3_0/b]
connect_bd_net [get_bd_pins xup_and3_2/y] [get_bd_pins xup_or3_0/c]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_0
endgroup
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 134 -246} [get_bd_cells xup_inv_1]
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 127 -144} [get_bd_cells xup_inv_2]
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 110 -31} [get_bd_cells xup_inv_3]
set_property location {2 264 -206} [get_bd_cells xup_and3_1]
startgroup
make_bd_pins_external  [get_bd_pins xup_inv_1/a] [get_bd_pins xup_inv_0/a] [get_bd_pins xup_inv_3/a] [get_bd_pins xup_inv_2/a] [get_bd_pins xup_or3_0/y]
endgroup
set_property name S [get_bd_ports y_0]
set_property name D0 [get_bd_ports a_1]
set_property name D1 [get_bd_ports a_0]
set_property name D2 [get_bd_ports a_3]
set_property name D3 [get_bd_ports a_2]
connect_bd_net [get_bd_ports D2] [get_bd_pins xup_and3_0/c]
connect_bd_net [get_bd_pins xup_and3_0/b] [get_bd_pins xup_inv_1/y]
connect_bd_net [get_bd_pins xup_and3_0/a] [get_bd_pins xup_inv_0/y]
connect_bd_net [get_bd_pins xup_and3_1/c] [get_bd_pins xup_inv_2/y]
connect_bd_net [get_bd_pins xup_and3_1/b] [get_bd_pins xup_inv_1/y]
connect_bd_net [get_bd_ports D0] [get_bd_pins xup_and3_1/a]
connect_bd_net [get_bd_ports D2] [get_bd_pins xup_and3_2/c]
connect_bd_net [get_bd_ports D1] [get_bd_pins xup_and3_2/b]
connect_bd_net [get_bd_ports D0] [get_bd_pins xup_and3_2/a]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\segment_d\segment_d.bd> 
Wrote  : <C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/ui/bd_ae5493f8.ui> 
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/segment_c.bd}}]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: segment_c_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2139.773 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'segment_c_wrapper' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/hdl/segment_c_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'segment_c' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/synth/segment_c.v:13]
INFO: [Synth 8-6157] synthesizing module 'segment_c_xup_and3_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_c_xup_and3_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_c_xup_and3_0_0' (1#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_c_xup_and3_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_c_xup_inv_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_c_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_c_xup_inv_0_0' (2#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_c_xup_inv_0_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/synth/segment_c.v:46]
INFO: [Synth 8-6157] synthesizing module 'segment_c_xup_inv_0_1' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_c_xup_inv_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_c_xup_inv_0_1' (3#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_c_xup_inv_0_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'xup_inv_1' of module 'segment_c_xup_inv_0_1' has 2 connections declared, but only 1 given [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/synth/segment_c.v:46]
INFO: [Synth 8-6157] synthesizing module 'segment_c_xup_inv_0_2' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_c_xup_inv_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_c_xup_inv_0_2' (4#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_c_xup_inv_0_2_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/synth/segment_c.v:51]
INFO: [Synth 8-6157] synthesizing module 'segment_c_xup_inv_0_3' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_c_xup_inv_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_c_xup_inv_0_3' (5#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_c_xup_inv_0_3_stub.v:6]
WARNING: [Synth 8-7023] instance 'xup_inv_3' of module 'segment_c_xup_inv_0_3' has 2 connections declared, but only 1 given [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/synth/segment_c.v:51]
INFO: [Synth 8-6155] done synthesizing module 'segment_c' (6#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/synth/segment_c.v:13]
INFO: [Synth 8-6155] done synthesizing module 'segment_c_wrapper' (7#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/hdl/segment_c_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2139.773 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2139.773 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2139.773 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/ip/segment_c_xup_and3_0_0/segment_c_xup_and3_0_0.dcp' for cell 'segment_c_i/xup_and3_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/ip/segment_c_xup_inv_0_0/segment_c_xup_inv_0_0.dcp' for cell 'segment_c_i/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/ip/segment_c_xup_inv_0_1/segment_c_xup_inv_0_1.dcp' for cell 'segment_c_i/xup_inv_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/ip/segment_c_xup_inv_0_2/segment_c_xup_inv_0_2.dcp' for cell 'segment_c_i/xup_inv_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/ip/segment_c_xup_inv_0_3/segment_c_xup_inv_0_3.dcp' for cell 'segment_c_i/xup_inv_3'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2139.773 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
Finished Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2184.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2184.711 ; gain = 44.938
25 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2184.711 ; gain = 44.938
generate_target Simulation [get_files {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/segment_d.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/stefa/iCloudDrive/ASU/Spring'
WARNING: [Vivado 12-818] No files matched '2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/segment_d.bd'
export_ip_user_files -of_objects [get_files {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/segment_d.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/stefa/iCloudDrive/ASU/Spring'
WARNING: [Vivado 12-818] No files matched '2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/segment_d.bd'
export_simulation -of_objects [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/segment_d.bd}}] -directory {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files} -ipstatic_source_dir {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/compile_simlib/modelsim} {questa=C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/compile_simlib/questa} {riviera=C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/compile_simlib/riviera} {activehdl=C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\segment_d\segment_d.bd> 
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/synth/segment_d.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/sim/segment_d.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/hdl/segment_d_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and3_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and3_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_or3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_3 .
Exporting to file C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/hw_handoff/segment_d.hwh
Generated Block Design Tcl file C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/hw_handoff/segment_d_bd.tcl
Generated Hardware Definition File C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/synth/segment_d.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Output_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Output_Sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_d/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_d/ip/segment_d_xup_and3_0_0/sim/segment_d_xup_and3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_d_xup_and3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_d/ip/segment_d_xup_and3_0_1/sim/segment_d_xup_and3_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_d_xup_and3_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_d/ip/segment_d_xup_and3_0_2/sim/segment_d_xup_and3_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_d_xup_and3_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_d/ipshared/ded9/xup_or3.srcs/sources_1/new/xup_or3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_d/ip/segment_d_xup_or3_0_0/sim/segment_d_xup_or3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_d_xup_or3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_d/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_d/ip/segment_d_xup_inv_0_0/sim/segment_d_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_d_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_d/ip/segment_d_xup_inv_0_1/sim/segment_d_xup_inv_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_d_xup_inv_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_d/ip/segment_d_xup_inv_0_2/sim/segment_d_xup_inv_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_d_xup_inv_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_d/ip/segment_d_xup_inv_0_3/sim/segment_d_xup_inv_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_d_xup_inv_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_d/sim/segment_d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_d
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/Output_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
"xelab -wto aeae37b22b654ff78e300c5c832270d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Output_Sim_behav xil_defaultlib.Output_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto aeae37b22b654ff78e300c5c832270d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Output_Sim_behav xil_defaultlib.Output_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xup_and3
Compiling module xil_defaultlib.segment_d_xup_and3_0_0
Compiling module xil_defaultlib.segment_d_xup_and3_0_1
Compiling module xil_defaultlib.segment_d_xup_and3_0_2
Compiling module xil_defaultlib.xup_inv
Compiling module xil_defaultlib.segment_d_xup_inv_0_0
Compiling module xil_defaultlib.segment_d_xup_inv_0_1
Compiling module xil_defaultlib.segment_d_xup_inv_0_2
Compiling module xil_defaultlib.segment_d_xup_inv_0_3
Compiling module xil_defaultlib.xup_or3
Compiling module xil_defaultlib.segment_d_xup_or3_0_0
Compiling module xil_defaultlib.segment_d
Compiling module xil_defaultlib.Output_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Output_Sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 2184.711 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Output_Sim_behav -key {Behavioral:sim_1:Functional:Output_Sim} -tclbatch {Output_Sim.tcl} -protoinst "protoinst_files/segment_c.protoinst" -protoinst "protoinst_files/segment_b.protoinst" -protoinst "protoinst_files/segment_a.protoinst" -protoinst "protoinst_files/segment_d.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/segment_c.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/segment_c.protoinst for the following reason(s):
There are no instances of module "segment_c" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/segment_b.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/segment_b.protoinst for the following reason(s):
There are no instances of module "segment_b" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/segment_a.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/segment_a.protoinst for the following reason(s):
There are no instances of module "segment_a" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/segment_d.protoinst
Time resolution is 1 ps
source Output_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Output_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 2184.711 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 2184.711 ; gain = 0.000
close_design
make_wrapper -files [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/segment_d.bd}}] -top
add_files -norecurse {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/hdl/segment_d_wrapper.v}}
update_compile_order -fileset sources_1
set_property top segment_d_wrapper [current_fileset]
update_compile_order -fileset sources_1
generate_target all [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/segment_d.bd}}]
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and3_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and3_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_or3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_3 .
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/segment_d.bd}}]
launch_runs segment_d_xup_and3_0_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_d_xup_and3_0_0, cache-ID = e3989496c00c74a1; cache size = 0.067 MB.
[Fri Feb 14 02:37:04 2020] Launched segment_d_xup_and3_0_0_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_d_xup_and3_0_0_synth_1/runme.log
wait_on_run segment_d_xup_and3_0_0_synth_1
[Fri Feb 14 02:37:04 2020] Waiting for segment_d_xup_and3_0_0_synth_1 to finish...
[Fri Feb 14 02:37:09 2020] Waiting for segment_d_xup_and3_0_0_synth_1 to finish...
[Fri Feb 14 02:37:14 2020] Waiting for segment_d_xup_and3_0_0_synth_1 to finish...

*** Running vivado
    with args -log segment_d_xup_and3_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_d_xup_and3_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_d_xup_and3_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_d_xup_and3_0_0, cache-ID = e3989496c00c74a1.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 02:37:12 2020...
[Fri Feb 14 02:37:14 2020] segment_d_xup_and3_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2192.527 ; gain = 0.000
launch_runs segment_d_xup_and3_0_1_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_d_xup_and3_0_1, cache-ID = e3989496c00c74a1; cache size = 0.067 MB.
[Fri Feb 14 02:37:15 2020] Launched segment_d_xup_and3_0_1_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_d_xup_and3_0_1_synth_1/runme.log
wait_on_run segment_d_xup_and3_0_1_synth_1
[Fri Feb 14 02:37:16 2020] Waiting for segment_d_xup_and3_0_1_synth_1 to finish...
[Fri Feb 14 02:37:21 2020] Waiting for segment_d_xup_and3_0_1_synth_1 to finish...
[Fri Feb 14 02:37:26 2020] Waiting for segment_d_xup_and3_0_1_synth_1 to finish...

*** Running vivado
    with args -log segment_d_xup_and3_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_d_xup_and3_0_1.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_d_xup_and3_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_d_xup_and3_0_1, cache-ID = e3989496c00c74a1.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 02:37:24 2020...
[Fri Feb 14 02:37:26 2020] segment_d_xup_and3_0_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2192.527 ; gain = 0.000
launch_runs segment_d_xup_and3_0_2_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_d_xup_and3_0_2, cache-ID = e3989496c00c74a1; cache size = 0.067 MB.
[Fri Feb 14 02:37:27 2020] Launched segment_d_xup_and3_0_2_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_d_xup_and3_0_2_synth_1/runme.log
wait_on_run segment_d_xup_and3_0_2_synth_1
[Fri Feb 14 02:37:28 2020] Waiting for segment_d_xup_and3_0_2_synth_1 to finish...
[Fri Feb 14 02:37:33 2020] Waiting for segment_d_xup_and3_0_2_synth_1 to finish...
[Fri Feb 14 02:37:38 2020] Waiting for segment_d_xup_and3_0_2_synth_1 to finish...

*** Running vivado
    with args -log segment_d_xup_and3_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_d_xup_and3_0_2.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_d_xup_and3_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_d_xup_and3_0_2, cache-ID = e3989496c00c74a1.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 02:37:36 2020...
[Fri Feb 14 02:37:38 2020] segment_d_xup_and3_0_2_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2192.527 ; gain = 0.000
launch_runs segment_d_xup_or3_0_0_synth_1
[Fri Feb 14 02:37:38 2020] Launched segment_d_xup_or3_0_0_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_d_xup_or3_0_0_synth_1/runme.log
wait_on_run segment_d_xup_or3_0_0_synth_1
[Fri Feb 14 02:37:38 2020] Waiting for segment_d_xup_or3_0_0_synth_1 to finish...
[Fri Feb 14 02:37:44 2020] Waiting for segment_d_xup_or3_0_0_synth_1 to finish...
[Fri Feb 14 02:37:49 2020] Waiting for segment_d_xup_or3_0_0_synth_1 to finish...
[Fri Feb 14 02:37:54 2020] Waiting for segment_d_xup_or3_0_0_synth_1 to finish...
[Fri Feb 14 02:38:04 2020] Waiting for segment_d_xup_or3_0_0_synth_1 to finish...
[Fri Feb 14 02:38:14 2020] Waiting for segment_d_xup_or3_0_0_synth_1 to finish...
[Fri Feb 14 02:38:24 2020] Waiting for segment_d_xup_or3_0_0_synth_1 to finish...
[Fri Feb 14 02:38:35 2020] Waiting for segment_d_xup_or3_0_0_synth_1 to finish...
[Fri Feb 14 02:38:55 2020] Waiting for segment_d_xup_or3_0_0_synth_1 to finish...

*** Running vivado
    with args -log segment_d_xup_or3_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_d_xup_or3_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_d_xup_or3_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
Command: synth_design -top segment_d_xup_or3_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19100 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 696.855 ; gain = 236.875
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'segment_d_xup_or3_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/ip/segment_d_xup_or3_0_0/synth/segment_d_xup_or3_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_or3' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/ipshared/ded9/xup_or3.srcs/sources_1/new/xup_or3.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_or3' (1#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/ipshared/ded9/xup_or3.srcs/sources_1/new/xup_or3.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_d_xup_or3_0_0' (2#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/ip/segment_d_xup_or3_0_0/synth/segment_d_xup_or3_0_0.v:57]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 769.762 ; gain = 309.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 769.762 ; gain = 309.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 769.762 ; gain = 309.781
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 769.762 ; gain = 309.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 923.531 ; gain = 463.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 924.473 ; gain = 464.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 924.473 ; gain = 464.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 926.461 ; gain = 466.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 926.461 ; gain = 466.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 926.461 ; gain = 466.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 926.461 ; gain = 466.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 926.461 ; gain = 466.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 926.461 ; gain = 466.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |     1|
|2     |  inst   |xup_or3 |     1|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 926.461 ; gain = 466.480
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 926.461 ; gain = 466.480
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 926.461 ; gain = 466.480
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 938.715 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1038.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:58 . Memory (MB): peak = 1038.652 ; gain = 581.926
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1038.652 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_d_xup_or3_0_0_synth_1/segment_d_xup_or3_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1385.832 ; gain = 347.180
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP segment_d_xup_or3_0_0, cache-ID = e9ac1872d9cb0bde
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1385.832 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_d_xup_or3_0_0_synth_1/segment_d_xup_or3_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file segment_d_xup_or3_0_0_utilization_synth.rpt -pb segment_d_xup_or3_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 02:38:53 2020...
[Fri Feb 14 02:38:55 2020] segment_d_xup_or3_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:01:17 . Memory (MB): peak = 2192.527 ; gain = 0.000
launch_runs segment_d_xup_inv_0_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_d_xup_inv_0_0, cache-ID = e645fbd961a7eb1b; cache size = 0.084 MB.
[Fri Feb 14 02:38:56 2020] Launched segment_d_xup_inv_0_0_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_d_xup_inv_0_0_synth_1/runme.log
wait_on_run segment_d_xup_inv_0_0_synth_1
[Fri Feb 14 02:38:57 2020] Waiting for segment_d_xup_inv_0_0_synth_1 to finish...
[Fri Feb 14 02:39:02 2020] Waiting for segment_d_xup_inv_0_0_synth_1 to finish...
[Fri Feb 14 02:39:07 2020] Waiting for segment_d_xup_inv_0_0_synth_1 to finish...

*** Running vivado
    with args -log segment_d_xup_inv_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_d_xup_inv_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_d_xup_inv_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_d_xup_inv_0_0, cache-ID = e645fbd961a7eb1b.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 02:39:05 2020...
[Fri Feb 14 02:39:07 2020] segment_d_xup_inv_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2192.527 ; gain = 0.000
launch_runs segment_d_xup_inv_0_1_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_d_xup_inv_0_1, cache-ID = e645fbd961a7eb1b; cache size = 0.084 MB.
[Fri Feb 14 02:39:09 2020] Launched segment_d_xup_inv_0_1_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_d_xup_inv_0_1_synth_1/runme.log
wait_on_run segment_d_xup_inv_0_1_synth_1
[Fri Feb 14 02:39:09 2020] Waiting for segment_d_xup_inv_0_1_synth_1 to finish...
[Fri Feb 14 02:39:14 2020] Waiting for segment_d_xup_inv_0_1_synth_1 to finish...
[Fri Feb 14 02:39:20 2020] Waiting for segment_d_xup_inv_0_1_synth_1 to finish...

*** Running vivado
    with args -log segment_d_xup_inv_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_d_xup_inv_0_1.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_d_xup_inv_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_d_xup_inv_0_1, cache-ID = e645fbd961a7eb1b.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 02:39:18 2020...
[Fri Feb 14 02:39:20 2020] segment_d_xup_inv_0_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2192.527 ; gain = 0.000
launch_runs segment_d_xup_inv_0_2_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_d_xup_inv_0_2, cache-ID = e645fbd961a7eb1b; cache size = 0.084 MB.
[Fri Feb 14 02:39:21 2020] Launched segment_d_xup_inv_0_2_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_d_xup_inv_0_2_synth_1/runme.log
wait_on_run segment_d_xup_inv_0_2_synth_1
[Fri Feb 14 02:39:21 2020] Waiting for segment_d_xup_inv_0_2_synth_1 to finish...
[Fri Feb 14 02:39:27 2020] Waiting for segment_d_xup_inv_0_2_synth_1 to finish...
[Fri Feb 14 02:39:32 2020] Waiting for segment_d_xup_inv_0_2_synth_1 to finish...

*** Running vivado
    with args -log segment_d_xup_inv_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_d_xup_inv_0_2.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_d_xup_inv_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_d_xup_inv_0_2, cache-ID = e645fbd961a7eb1b.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 02:39:30 2020...
[Fri Feb 14 02:39:32 2020] segment_d_xup_inv_0_2_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2192.527 ; gain = 0.000
launch_runs segment_d_xup_inv_0_3_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_d_xup_inv_0_3, cache-ID = e645fbd961a7eb1b; cache size = 0.084 MB.
[Fri Feb 14 02:39:34 2020] Launched segment_d_xup_inv_0_3_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_d_xup_inv_0_3_synth_1/runme.log
wait_on_run segment_d_xup_inv_0_3_synth_1
[Fri Feb 14 02:39:34 2020] Waiting for segment_d_xup_inv_0_3_synth_1 to finish...
[Fri Feb 14 02:39:39 2020] Waiting for segment_d_xup_inv_0_3_synth_1 to finish...
[Fri Feb 14 02:39:44 2020] Waiting for segment_d_xup_inv_0_3_synth_1 to finish...

*** Running vivado
    with args -log segment_d_xup_inv_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_d_xup_inv_0_3.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_d_xup_inv_0_3.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_d_xup_inv_0_3, cache-ID = e645fbd961a7eb1b.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 02:39:42 2020...
[Fri Feb 14 02:39:44 2020] segment_d_xup_inv_0_3_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2192.527 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: segment_d_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2192.527 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'segment_d_wrapper' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/hdl/segment_d_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'segment_d' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/synth/segment_d.v:13]
INFO: [Synth 8-6157] synthesizing module 'segment_d_xup_and3_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_d_xup_and3_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_d_xup_and3_0_0' (1#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_d_xup_and3_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_d_xup_and3_0_1' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_d_xup_and3_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_d_xup_and3_0_1' (2#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_d_xup_and3_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_d_xup_and3_0_2' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_d_xup_and3_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_d_xup_and3_0_2' (3#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_d_xup_and3_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_d_xup_inv_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_d_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_d_xup_inv_0_0' (4#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_d_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_d_xup_inv_0_1' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_d_xup_inv_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_d_xup_inv_0_1' (5#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_d_xup_inv_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_d_xup_inv_0_2' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_d_xup_inv_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_d_xup_inv_0_2' (6#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_d_xup_inv_0_2_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/synth/segment_d.v:66]
INFO: [Synth 8-6157] synthesizing module 'segment_d_xup_inv_0_3' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_d_xup_inv_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_d_xup_inv_0_3' (7#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_d_xup_inv_0_3_stub.v:6]
WARNING: [Synth 8-7023] instance 'xup_inv_3' of module 'segment_d_xup_inv_0_3' has 2 connections declared, but only 1 given [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/synth/segment_d.v:66]
INFO: [Synth 8-6157] synthesizing module 'segment_d_xup_or3_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_d_xup_or3_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_d_xup_or3_0_0' (8#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_d_xup_or3_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_d' (9#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/synth/segment_d.v:13]
INFO: [Synth 8-6155] done synthesizing module 'segment_d_wrapper' (10#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/hdl/segment_d_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2192.527 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2192.527 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2192.527 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/ip/segment_d_xup_and3_0_0/segment_d_xup_and3_0_0.dcp' for cell 'segment_d_i/xup_and3_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/ip/segment_d_xup_and3_0_1/segment_d_xup_and3_0_1.dcp' for cell 'segment_d_i/xup_and3_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/ip/segment_d_xup_and3_0_2/segment_d_xup_and3_0_2.dcp' for cell 'segment_d_i/xup_and3_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/ip/segment_d_xup_inv_0_0/segment_d_xup_inv_0_0.dcp' for cell 'segment_d_i/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/ip/segment_d_xup_inv_0_1/segment_d_xup_inv_0_1.dcp' for cell 'segment_d_i/xup_inv_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/ip/segment_d_xup_inv_0_2/segment_d_xup_inv_0_2.dcp' for cell 'segment_d_i/xup_inv_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/ip/segment_d_xup_inv_0_3/segment_d_xup_inv_0_3.dcp' for cell 'segment_d_i/xup_inv_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/ip/segment_d_xup_or3_0_0/segment_d_xup_or3_0_0.dcp' for cell 'segment_d_i/xup_or3_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2192.527 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
Finished Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2248.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2248.906 ; gain = 56.379
34 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2248.906 ; gain = 56.379
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Output_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Output_Sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
"xelab -wto aeae37b22b654ff78e300c5c832270d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Output_Sim_behav xil_defaultlib.Output_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto aeae37b22b654ff78e300c5c832270d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Output_Sim_behav xil_defaultlib.Output_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Output_Sim_behav -key {Behavioral:sim_1:Functional:Output_Sim} -tclbatch {Output_Sim.tcl} -protoinst "protoinst_files/segment_d.protoinst" -protoinst "protoinst_files/segment_c.protoinst" -protoinst "protoinst_files/segment_b.protoinst" -protoinst "protoinst_files/segment_a.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/segment_d.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/segment_c.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/segment_c.protoinst for the following reason(s):
There are no instances of module "segment_c" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/segment_b.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/segment_b.protoinst for the following reason(s):
There are no instances of module "segment_b" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/segment_a.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/segment_a.protoinst for the following reason(s):
There are no instances of module "segment_a" in the design.

Time resolution is 1 ps
source Output_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Output_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2248.906 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 2248.906 ; gain = 0.000
close_design
ipx::package_project -root_dir {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB/segment_d} -vendor xilinx.com -library user -taxonomy /UserIP -module segment_d -import_files
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'segment_d' - hence not re-generating.
WARNING: [IP_Flow 19-991] Unrecognized or unsupported file 'sim/segment_d.protoinst' found in file group 'Simulation'.
Resolution: Remove the file from the specified file group.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:segment_d:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:segment_d:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:segment_d:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:segment_d:1.0]
update_ip_catalog -rebuild -repo_path {c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'
ipx::unload_core {c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB/segment_d/component.xml}
create_bd_design "segment_e"
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\segment_e\segment_e.bd> 
update_compile_order -fileset sources_1
open_bd_design {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/segment_d.bd}
close_bd_design [get_bd_designs segment_d]
open_bd_design {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/segment_e.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_and2:1.0 xup_and2_0
endgroup
set_property location {0.5 -32 -186} [get_bd_cells xup_and2_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_or2:1.0 xup_or2_0
endgroup
set_property location {0.5 -156 -327} [get_bd_cells xup_and2_0]
connect_bd_net [get_bd_pins xup_and2_0/y] [get_bd_pins xup_or2_0/a]
delete_bd_objs [get_bd_nets xup_and2_0_y]
set_property location {0.5 -254 -337} [get_bd_cells xup_and2_0]
set_property location {1 -240 -446} [get_bd_cells xup_or2_0]
set_property location {1.5 -76 -351} [get_bd_cells xup_or2_0]
connect_bd_net [get_bd_pins xup_and2_0/y] [get_bd_pins xup_or2_0/b]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_0
endgroup
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 -226 -402} [get_bd_cells xup_inv_1]
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 -233 -310} [get_bd_cells xup_inv_2]
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 -244 -213} [get_bd_cells xup_inv_3]
set_property location {2 -73 -451} [get_bd_cells xup_and2_0]
set_property location {3 97 -349} [get_bd_cells xup_or2_0]
startgroup
make_bd_pins_external  [get_bd_pins xup_inv_1/a] [get_bd_pins xup_inv_0/a] [get_bd_pins xup_inv_3/a] [get_bd_pins xup_inv_2/a] [get_bd_pins xup_or2_0/y]
endgroup
set_property name D0 [get_bd_ports a_1]
set_property name D1 [get_bd_ports a_0]
set_property name D2 [get_bd_ports a_3]
set_property name D3 [get_bd_ports a_2]
set_property name S [get_bd_ports y_0]
set_property location {2 -75 -279} [get_bd_cells xup_and2_0]
set_property location {3 93 -406} [get_bd_cells xup_or2_0]
connect_bd_net [get_bd_ports D2] [get_bd_pins xup_and2_0/b]
connect_bd_net [get_bd_pins xup_and2_0/a] [get_bd_pins xup_inv_1/y]
connect_bd_net [get_bd_ports D0] [get_bd_pins xup_or2_0/a]
save_bd_design
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\segment_e\segment_e.bd> 
Wrote  : <C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/ui/bd_aed2a379.ui> 
current_bd_design [get_bd_designs segment_c]
close_bd_design [get_bd_designs segment_c]
Wrote  : <C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/ui/bd_add68477.ui> 
close_bd_design [get_bd_designs segment_b]
Wrote  : <C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/ui/bd_ad5874f6.ui> 
make_wrapper -files [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/segment_e.bd}}] -top
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\segment_e\segment_e.bd> 
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/synth/segment_e.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/sim/segment_e.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/hdl/segment_e_wrapper.v
add_files -norecurse {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/hdl/segment_e_wrapper.v}}
update_compile_order -fileset sources_1
set_property top segment_e_wrapper [current_fileset]
close_bd_design [get_bd_designs segment_e]
Wrote  : <C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/ui/bd_aed2a379.ui> 
update_compile_order -fileset sources_1
generate_target all [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/segment_e.bd}}]
INFO: [BD 41-1662] The design 'segment_e.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/synth/segment_e.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/sim/segment_e.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/hdl/segment_e_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_or2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_3 .
Exporting to file C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/hw_handoff/segment_e.hwh
Generated Block Design Tcl file C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/hw_handoff/segment_e_bd.tcl
Generated Hardware Definition File C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/synth/segment_e.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/segment_e.bd}}]
launch_runs segment_e_xup_and2_0_0_synth_1
[Fri Feb 14 02:54:09 2020] Launched segment_e_xup_and2_0_0_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_e_xup_and2_0_0_synth_1/runme.log
wait_on_run segment_e_xup_and2_0_0_synth_1
[Fri Feb 14 02:54:10 2020] Waiting for segment_e_xup_and2_0_0_synth_1 to finish...
[Fri Feb 14 02:54:15 2020] Waiting for segment_e_xup_and2_0_0_synth_1 to finish...
[Fri Feb 14 02:54:20 2020] Waiting for segment_e_xup_and2_0_0_synth_1 to finish...
[Fri Feb 14 02:54:25 2020] Waiting for segment_e_xup_and2_0_0_synth_1 to finish...
[Fri Feb 14 02:54:36 2020] Waiting for segment_e_xup_and2_0_0_synth_1 to finish...
[Fri Feb 14 02:54:46 2020] Waiting for segment_e_xup_and2_0_0_synth_1 to finish...
[Fri Feb 14 02:54:56 2020] Waiting for segment_e_xup_and2_0_0_synth_1 to finish...
[Fri Feb 14 02:55:06 2020] Waiting for segment_e_xup_and2_0_0_synth_1 to finish...
[Fri Feb 14 02:55:27 2020] Waiting for segment_e_xup_and2_0_0_synth_1 to finish...

*** Running vivado
    with args -log segment_e_xup_and2_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_e_xup_and2_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_e_xup_and2_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
Command: synth_design -top segment_e_xup_and2_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21696 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 697.746 ; gain = 238.484
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'segment_e_xup_and2_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/ip/segment_e_xup_and2_0_0/synth/segment_e_xup_and2_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_and2' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_and2' (1#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_e_xup_and2_0_0' (2#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/ip/segment_e_xup_and2_0_0/synth/segment_e_xup_and2_0_0.v:57]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 770.816 ; gain = 311.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 770.816 ; gain = 311.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 770.816 ; gain = 311.555
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 770.816 ; gain = 311.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 925.094 ; gain = 465.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 926.027 ; gain = 466.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 926.027 ; gain = 466.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 927.023 ; gain = 467.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 927.023 ; gain = 467.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 927.023 ; gain = 467.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 927.023 ; gain = 467.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 927.023 ; gain = 467.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 927.023 ; gain = 467.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 927.023 ; gain = 467.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 927.023 ; gain = 467.762
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 927.023 ; gain = 467.762
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 940.273 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1042.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:57 . Memory (MB): peak = 1042.430 ; gain = 586.289
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1042.430 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_e_xup_and2_0_0_synth_1/segment_e_xup_and2_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1387.574 ; gain = 345.145
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP segment_e_xup_and2_0_0, cache-ID = 168f2974188ae8c5
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1387.637 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_e_xup_and2_0_0_synth_1/segment_e_xup_and2_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file segment_e_xup_and2_0_0_utilization_synth.rpt -pb segment_e_xup_and2_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 02:55:23 2020...
[Fri Feb 14 02:55:27 2020] segment_e_xup_and2_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:01:17 . Memory (MB): peak = 2248.906 ; gain = 0.000
launch_runs segment_e_xup_or2_0_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_e_xup_or2_0_0, cache-ID = 60d6e2a95e1be774; cache size = 0.100 MB.
[Fri Feb 14 02:55:28 2020] Launched segment_e_xup_or2_0_0_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_e_xup_or2_0_0_synth_1/runme.log
wait_on_run segment_e_xup_or2_0_0_synth_1
[Fri Feb 14 02:55:29 2020] Waiting for segment_e_xup_or2_0_0_synth_1 to finish...
[Fri Feb 14 02:55:34 2020] Waiting for segment_e_xup_or2_0_0_synth_1 to finish...
[Fri Feb 14 02:55:39 2020] Waiting for segment_e_xup_or2_0_0_synth_1 to finish...

*** Running vivado
    with args -log segment_e_xup_or2_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_e_xup_or2_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_e_xup_or2_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_e_xup_or2_0_0, cache-ID = 60d6e2a95e1be774.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 02:55:37 2020...
[Fri Feb 14 02:55:39 2020] segment_e_xup_or2_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2248.906 ; gain = 0.000
launch_runs segment_e_xup_inv_0_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_e_xup_inv_0_0, cache-ID = e645fbd961a7eb1b; cache size = 0.100 MB.
[Fri Feb 14 02:55:41 2020] Launched segment_e_xup_inv_0_0_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_e_xup_inv_0_0_synth_1/runme.log
wait_on_run segment_e_xup_inv_0_0_synth_1
[Fri Feb 14 02:55:41 2020] Waiting for segment_e_xup_inv_0_0_synth_1 to finish...
[Fri Feb 14 02:55:46 2020] Waiting for segment_e_xup_inv_0_0_synth_1 to finish...
[Fri Feb 14 02:55:51 2020] Waiting for segment_e_xup_inv_0_0_synth_1 to finish...

*** Running vivado
    with args -log segment_e_xup_inv_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_e_xup_inv_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_e_xup_inv_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_e_xup_inv_0_0, cache-ID = e645fbd961a7eb1b.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 02:55:49 2020...
[Fri Feb 14 02:55:51 2020] segment_e_xup_inv_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2248.906 ; gain = 0.000
launch_runs segment_e_xup_inv_0_1_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_e_xup_inv_0_1, cache-ID = e645fbd961a7eb1b; cache size = 0.100 MB.
[Fri Feb 14 02:55:53 2020] Launched segment_e_xup_inv_0_1_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_e_xup_inv_0_1_synth_1/runme.log
wait_on_run segment_e_xup_inv_0_1_synth_1
[Fri Feb 14 02:55:53 2020] Waiting for segment_e_xup_inv_0_1_synth_1 to finish...
[Fri Feb 14 02:55:58 2020] Waiting for segment_e_xup_inv_0_1_synth_1 to finish...
[Fri Feb 14 02:56:04 2020] Waiting for segment_e_xup_inv_0_1_synth_1 to finish...

*** Running vivado
    with args -log segment_e_xup_inv_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_e_xup_inv_0_1.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_e_xup_inv_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_e_xup_inv_0_1, cache-ID = e645fbd961a7eb1b.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 02:56:02 2020...
[Fri Feb 14 02:56:04 2020] segment_e_xup_inv_0_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2248.906 ; gain = 0.000
launch_runs segment_e_xup_inv_0_2_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_e_xup_inv_0_2, cache-ID = e645fbd961a7eb1b; cache size = 0.100 MB.
[Fri Feb 14 02:56:05 2020] Launched segment_e_xup_inv_0_2_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_e_xup_inv_0_2_synth_1/runme.log
wait_on_run segment_e_xup_inv_0_2_synth_1
[Fri Feb 14 02:56:05 2020] Waiting for segment_e_xup_inv_0_2_synth_1 to finish...
[Fri Feb 14 02:56:11 2020] Waiting for segment_e_xup_inv_0_2_synth_1 to finish...
[Fri Feb 14 02:56:16 2020] Waiting for segment_e_xup_inv_0_2_synth_1 to finish...

*** Running vivado
    with args -log segment_e_xup_inv_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_e_xup_inv_0_2.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_e_xup_inv_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_e_xup_inv_0_2, cache-ID = e645fbd961a7eb1b.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 02:56:14 2020...
[Fri Feb 14 02:56:16 2020] segment_e_xup_inv_0_2_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2248.906 ; gain = 0.000
launch_runs segment_e_xup_inv_0_3_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_e_xup_inv_0_3, cache-ID = e645fbd961a7eb1b; cache size = 0.100 MB.
[Fri Feb 14 02:56:18 2020] Launched segment_e_xup_inv_0_3_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_e_xup_inv_0_3_synth_1/runme.log
wait_on_run segment_e_xup_inv_0_3_synth_1
[Fri Feb 14 02:56:18 2020] Waiting for segment_e_xup_inv_0_3_synth_1 to finish...
[Fri Feb 14 02:56:23 2020] Waiting for segment_e_xup_inv_0_3_synth_1 to finish...
[Fri Feb 14 02:56:28 2020] Waiting for segment_e_xup_inv_0_3_synth_1 to finish...

*** Running vivado
    with args -log segment_e_xup_inv_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_e_xup_inv_0_3.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_e_xup_inv_0_3.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_e_xup_inv_0_3, cache-ID = e645fbd961a7eb1b.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 02:56:26 2020...
[Fri Feb 14 02:56:28 2020] segment_e_xup_inv_0_3_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2248.906 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: segment_e_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2248.906 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'segment_e_wrapper' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/hdl/segment_e_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'segment_e' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/synth/segment_e.v:13]
INFO: [Synth 8-6157] synthesizing module 'segment_e_xup_and2_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_e_xup_and2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_e_xup_and2_0_0' (1#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_e_xup_and2_0_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/synth/segment_e.v:42]
INFO: [Synth 8-6157] synthesizing module 'segment_e_xup_inv_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_e_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_e_xup_inv_0_0' (2#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_e_xup_inv_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'xup_inv_0' of module 'segment_e_xup_inv_0_0' has 2 connections declared, but only 1 given [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/synth/segment_e.v:42]
INFO: [Synth 8-6157] synthesizing module 'segment_e_xup_inv_0_1' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_e_xup_inv_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_e_xup_inv_0_1' (3#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_e_xup_inv_0_1_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/synth/segment_e.v:47]
INFO: [Synth 8-6157] synthesizing module 'segment_e_xup_inv_0_2' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_e_xup_inv_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_e_xup_inv_0_2' (4#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_e_xup_inv_0_2_stub.v:6]
WARNING: [Synth 8-7023] instance 'xup_inv_2' of module 'segment_e_xup_inv_0_2' has 2 connections declared, but only 1 given [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/synth/segment_e.v:47]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/synth/segment_e.v:49]
INFO: [Synth 8-6157] synthesizing module 'segment_e_xup_inv_0_3' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_e_xup_inv_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_e_xup_inv_0_3' (5#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_e_xup_inv_0_3_stub.v:6]
WARNING: [Synth 8-7023] instance 'xup_inv_3' of module 'segment_e_xup_inv_0_3' has 2 connections declared, but only 1 given [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/synth/segment_e.v:49]
INFO: [Synth 8-6157] synthesizing module 'segment_e_xup_or2_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_e_xup_or2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_e_xup_or2_0_0' (6#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_e_xup_or2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_e' (7#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/synth/segment_e.v:13]
INFO: [Synth 8-6155] done synthesizing module 'segment_e_wrapper' (8#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/hdl/segment_e_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2248.906 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2248.906 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2248.906 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/ip/segment_e_xup_and2_0_0/segment_e_xup_and2_0_0.dcp' for cell 'segment_e_i/xup_and2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/ip/segment_e_xup_inv_0_0/segment_e_xup_inv_0_0.dcp' for cell 'segment_e_i/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/ip/segment_e_xup_inv_0_1/segment_e_xup_inv_0_1.dcp' for cell 'segment_e_i/xup_inv_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/ip/segment_e_xup_inv_0_2/segment_e_xup_inv_0_2.dcp' for cell 'segment_e_i/xup_inv_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/ip/segment_e_xup_inv_0_3/segment_e_xup_inv_0_3.dcp' for cell 'segment_e_i/xup_inv_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/ip/segment_e_xup_or2_0_0/segment_e_xup_or2_0_0.dcp' for cell 'segment_e_i/xup_or2_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2248.906 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
Finished Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2298.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2298.621 ; gain = 49.715
28 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2298.621 ; gain = 49.715
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Output_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Output_Sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_e/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_e/ip/segment_e_xup_and2_0_0/sim/segment_e_xup_and2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_e_xup_and2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_e/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_e/ip/segment_e_xup_or2_0_0/sim/segment_e_xup_or2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_e_xup_or2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_e/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_e/ip/segment_e_xup_inv_0_0/sim/segment_e_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_e_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_e/ip/segment_e_xup_inv_0_1/sim/segment_e_xup_inv_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_e_xup_inv_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_e/ip/segment_e_xup_inv_0_2/sim/segment_e_xup_inv_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_e_xup_inv_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_e/ip/segment_e_xup_inv_0_3/sim/segment_e_xup_inv_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_e_xup_inv_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_e/sim/segment_e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/Output_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
"xelab -wto aeae37b22b654ff78e300c5c832270d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Output_Sim_behav xil_defaultlib.Output_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto aeae37b22b654ff78e300c5c832270d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Output_Sim_behav xil_defaultlib.Output_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xup_and2
Compiling module xil_defaultlib.segment_e_xup_and2_0_0
Compiling module xil_defaultlib.xup_inv
Compiling module xil_defaultlib.segment_e_xup_inv_0_0
Compiling module xil_defaultlib.segment_e_xup_inv_0_1
Compiling module xil_defaultlib.segment_e_xup_inv_0_2
Compiling module xil_defaultlib.segment_e_xup_inv_0_3
Compiling module xil_defaultlib.xup_or2
Compiling module xil_defaultlib.segment_e_xup_or2_0_0
Compiling module xil_defaultlib.segment_e
Compiling module xil_defaultlib.Output_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Output_Sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 2298.621 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Output_Sim_behav -key {Behavioral:sim_1:Functional:Output_Sim} -tclbatch {Output_Sim.tcl} -protoinst "protoinst_files/segment_e.protoinst" -protoinst "protoinst_files/segment_d.protoinst" -protoinst "protoinst_files/segment_c.protoinst" -protoinst "protoinst_files/segment_b.protoinst" -protoinst "protoinst_files/segment_a.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/segment_e.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/segment_d.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/segment_d.protoinst for the following reason(s):
There are no instances of module "segment_d" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/segment_c.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/segment_c.protoinst for the following reason(s):
There are no instances of module "segment_c" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/segment_b.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/segment_b.protoinst for the following reason(s):
There are no instances of module "segment_b" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/segment_a.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/segment_a.protoinst for the following reason(s):
There are no instances of module "segment_a" in the design.

Time resolution is 1 ps
source Output_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Output_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 2298.621 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 2298.621 ; gain = 0.000
close_design
ipx::package_project -root_dir {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB/segment_e} -vendor xilinx.com -library user -taxonomy /UserIP -module segment_e -import_files
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'segment_e' - hence not re-generating.
WARNING: [IP_Flow 19-991] Unrecognized or unsupported file 'sim/segment_e.protoinst' found in file group 'Simulation'.
Resolution: Remove the file from the specified file group.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:segment_e:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:segment_e:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:segment_e:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:segment_e:1.0]
update_ip_catalog -rebuild -repo_path {c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'
ipx::unload_core {c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB/segment_e/component.xml}
create_bd_design "segment_f"
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\segment_f\segment_f.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_and3:1.0 xup_and3_0
endgroup
copy_bd_objs /  [get_bd_cells {xup_and3_0}]
copy_bd_objs /  [get_bd_cells {xup_and3_0}]
delete_bd_objs [get_bd_cells xup_and3_2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_and2:1.0 xup_and2_0
endgroup
set_property location {2 253 -420} [get_bd_cells xup_and2_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_or3:1.0 xup_or3_0
endgroup
set_property location {2.5 341 -280} [get_bd_cells xup_or3_0]
connect_bd_net [get_bd_pins xup_and2_0/y] [get_bd_pins xup_or3_0/a]
connect_bd_net [get_bd_pins xup_and3_0/y] [get_bd_pins xup_or3_0/b]
connect_bd_net [get_bd_pins xup_and3_1/y] [get_bd_pins xup_or3_0/c]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_0
endgroup
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 95 -380} [get_bd_cells xup_inv_1]
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 125 -292} [get_bd_cells xup_inv_2]
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 124 -195} [get_bd_cells xup_inv_3]
set_property location {2 249 -252} [get_bd_cells xup_and3_1]
set_property location {2 262 -141} [get_bd_cells xup_and3_1]
set_property location {2 259 -302} [get_bd_cells xup_and3_0]
set_property location {2 255 -444} [get_bd_cells xup_and2_0]
set_property location {2 259 -511} [get_bd_cells xup_and2_0]
set_property location {2 260 -349} [get_bd_cells xup_and3_0]
set_property location {2 258 -336} [get_bd_cells xup_and3_0]
set_property location {3 433 -345} [get_bd_cells xup_or3_0]
startgroup
make_bd_pins_external  [get_bd_pins xup_inv_1/a] [get_bd_pins xup_inv_0/a] [get_bd_pins xup_or3_0/y] [get_bd_pins xup_inv_2/a] [get_bd_pins xup_inv_3/a]
endgroup
set_property name D0 [get_bd_ports a_1]
set_property name D1 [get_bd_ports a_0]
set_property name D2 [get_bd_ports a_2]
set_property name D3 [get_bd_ports a_3]
set_property name S [get_bd_ports y_0]
connect_bd_net [get_bd_ports D1] [get_bd_pins xup_and2_0/b]
connect_bd_net [get_bd_ports D0] [get_bd_pins xup_and2_0/a]
connect_bd_net [get_bd_pins xup_and3_0/c] [get_bd_pins xup_inv_3/y]
connect_bd_net [get_bd_pins xup_and3_0/b] [get_bd_pins xup_inv_2/y]
connect_bd_net [get_bd_ports D0] [get_bd_pins xup_and3_0/a]
connect_bd_net [get_bd_pins xup_and3_1/c] [get_bd_pins xup_inv_3/y]
connect_bd_net [get_bd_pins xup_and3_1/b] [get_bd_pins xup_inv_2/y]
connect_bd_net [get_bd_ports D1] [get_bd_pins xup_and3_1/a]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\segment_f\segment_f.bd> 
Wrote  : <C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_f/ui/bd_af50b2fa.ui> 
make_wrapper -files [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_f/segment_f.bd}}] -top
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\segment_f\segment_f.bd> 
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_f/synth/segment_f.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_f/sim/segment_f.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_f/hdl/segment_f_wrapper.v
add_files -norecurse {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_f/hdl/segment_f_wrapper.v}}
update_compile_order -fileset sources_1
set_property top segment_f_wrapper [current_fileset]
update_compile_order -fileset sources_1
generate_target all [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_f/segment_f.bd}}]
INFO: [BD 41-1662] The design 'segment_f.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\segment_f\segment_f.bd> 
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_f/synth/segment_f.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_f/sim/segment_f.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_f/hdl/segment_f_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and3_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_or3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_3 .
Exporting to file C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_f/hw_handoff/segment_f.hwh
Generated Block Design Tcl file C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_f/hw_handoff/segment_f_bd.tcl
Generated Hardware Definition File C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_f/synth/segment_f.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_f/segment_f.bd}}]
launch_runs segment_f_xup_and3_0_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_f_xup_and3_0_0, cache-ID = e3989496c00c74a1; cache size = 0.100 MB.
[Fri Feb 14 03:32:16 2020] Launched segment_f_xup_and3_0_0_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_f_xup_and3_0_0_synth_1/runme.log
wait_on_run segment_f_xup_and3_0_0_synth_1
[Fri Feb 14 03:32:16 2020] Waiting for segment_f_xup_and3_0_0_synth_1 to finish...
[Fri Feb 14 03:32:21 2020] Waiting for segment_f_xup_and3_0_0_synth_1 to finish...
[Fri Feb 14 03:32:27 2020] Waiting for segment_f_xup_and3_0_0_synth_1 to finish...

*** Running vivado
    with args -log segment_f_xup_and3_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_f_xup_and3_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_f_xup_and3_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_f_xup_and3_0_0, cache-ID = e3989496c00c74a1.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 03:32:25 2020...
[Fri Feb 14 03:32:27 2020] segment_f_xup_and3_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2298.621 ; gain = 0.000
launch_runs segment_f_xup_and3_0_1_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_f_xup_and3_0_1, cache-ID = e3989496c00c74a1; cache size = 0.100 MB.
[Fri Feb 14 03:32:28 2020] Launched segment_f_xup_and3_0_1_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_f_xup_and3_0_1_synth_1/runme.log
wait_on_run segment_f_xup_and3_0_1_synth_1
[Fri Feb 14 03:32:29 2020] Waiting for segment_f_xup_and3_0_1_synth_1 to finish...
[Fri Feb 14 03:32:34 2020] Waiting for segment_f_xup_and3_0_1_synth_1 to finish...
[Fri Feb 14 03:32:39 2020] Waiting for segment_f_xup_and3_0_1_synth_1 to finish...

*** Running vivado
    with args -log segment_f_xup_and3_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_f_xup_and3_0_1.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_f_xup_and3_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_f_xup_and3_0_1, cache-ID = e3989496c00c74a1.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 03:32:37 2020...
[Fri Feb 14 03:32:39 2020] segment_f_xup_and3_0_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2298.621 ; gain = 0.000
launch_runs segment_f_xup_and2_0_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_f_xup_and2_0_0, cache-ID = 168f2974188ae8c5; cache size = 0.100 MB.
[Fri Feb 14 03:32:41 2020] Launched segment_f_xup_and2_0_0_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_f_xup_and2_0_0_synth_1/runme.log
wait_on_run segment_f_xup_and2_0_0_synth_1
[Fri Feb 14 03:32:41 2020] Waiting for segment_f_xup_and2_0_0_synth_1 to finish...
[Fri Feb 14 03:32:47 2020] Waiting for segment_f_xup_and2_0_0_synth_1 to finish...
[Fri Feb 14 03:32:52 2020] Waiting for segment_f_xup_and2_0_0_synth_1 to finish...

*** Running vivado
    with args -log segment_f_xup_and2_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_f_xup_and2_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_f_xup_and2_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_f_xup_and2_0_0, cache-ID = 168f2974188ae8c5.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 03:32:50 2020...
[Fri Feb 14 03:32:52 2020] segment_f_xup_and2_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2298.621 ; gain = 0.000
launch_runs segment_f_xup_or3_0_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_f_xup_or3_0_0, cache-ID = e9ac1872d9cb0bde; cache size = 0.100 MB.
[Fri Feb 14 03:32:54 2020] Launched segment_f_xup_or3_0_0_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_f_xup_or3_0_0_synth_1/runme.log
wait_on_run segment_f_xup_or3_0_0_synth_1
[Fri Feb 14 03:32:54 2020] Waiting for segment_f_xup_or3_0_0_synth_1 to finish...
[Fri Feb 14 03:33:00 2020] Waiting for segment_f_xup_or3_0_0_synth_1 to finish...
[Fri Feb 14 03:33:05 2020] Waiting for segment_f_xup_or3_0_0_synth_1 to finish...

*** Running vivado
    with args -log segment_f_xup_or3_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_f_xup_or3_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_f_xup_or3_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_f_xup_or3_0_0, cache-ID = e9ac1872d9cb0bde.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 03:33:03 2020...
[Fri Feb 14 03:33:05 2020] segment_f_xup_or3_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2298.621 ; gain = 0.000
launch_runs segment_f_xup_inv_0_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_f_xup_inv_0_0, cache-ID = e645fbd961a7eb1b; cache size = 0.100 MB.
[Fri Feb 14 03:33:07 2020] Launched segment_f_xup_inv_0_0_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_f_xup_inv_0_0_synth_1/runme.log
wait_on_run segment_f_xup_inv_0_0_synth_1
[Fri Feb 14 03:33:07 2020] Waiting for segment_f_xup_inv_0_0_synth_1 to finish...
[Fri Feb 14 03:33:12 2020] Waiting for segment_f_xup_inv_0_0_synth_1 to finish...
[Fri Feb 14 03:33:17 2020] Waiting for segment_f_xup_inv_0_0_synth_1 to finish...

*** Running vivado
    with args -log segment_f_xup_inv_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_f_xup_inv_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_f_xup_inv_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_f_xup_inv_0_0, cache-ID = e645fbd961a7eb1b.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 03:33:15 2020...
[Fri Feb 14 03:33:17 2020] segment_f_xup_inv_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2298.621 ; gain = 0.000
launch_runs segment_f_xup_inv_0_1_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_f_xup_inv_0_1, cache-ID = e645fbd961a7eb1b; cache size = 0.100 MB.
[Fri Feb 14 03:33:20 2020] Launched segment_f_xup_inv_0_1_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_f_xup_inv_0_1_synth_1/runme.log
wait_on_run segment_f_xup_inv_0_1_synth_1
[Fri Feb 14 03:33:20 2020] Waiting for segment_f_xup_inv_0_1_synth_1 to finish...
[Fri Feb 14 03:33:25 2020] Waiting for segment_f_xup_inv_0_1_synth_1 to finish...
[Fri Feb 14 03:33:30 2020] Waiting for segment_f_xup_inv_0_1_synth_1 to finish...

*** Running vivado
    with args -log segment_f_xup_inv_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_f_xup_inv_0_1.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_f_xup_inv_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_f_xup_inv_0_1, cache-ID = e645fbd961a7eb1b.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 03:33:29 2020...
[Fri Feb 14 03:33:30 2020] segment_f_xup_inv_0_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2298.621 ; gain = 0.000
launch_runs segment_f_xup_inv_0_2_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_f_xup_inv_0_2, cache-ID = e645fbd961a7eb1b; cache size = 0.100 MB.
[Fri Feb 14 03:33:33 2020] Launched segment_f_xup_inv_0_2_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_f_xup_inv_0_2_synth_1/runme.log
wait_on_run segment_f_xup_inv_0_2_synth_1
[Fri Feb 14 03:33:33 2020] Waiting for segment_f_xup_inv_0_2_synth_1 to finish...
[Fri Feb 14 03:33:38 2020] Waiting for segment_f_xup_inv_0_2_synth_1 to finish...
[Fri Feb 14 03:33:43 2020] Waiting for segment_f_xup_inv_0_2_synth_1 to finish...

*** Running vivado
    with args -log segment_f_xup_inv_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_f_xup_inv_0_2.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_f_xup_inv_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_f_xup_inv_0_2, cache-ID = e645fbd961a7eb1b.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 03:33:41 2020...
[Fri Feb 14 03:33:43 2020] segment_f_xup_inv_0_2_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2298.621 ; gain = 0.000
launch_runs segment_f_xup_inv_0_3_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_f_xup_inv_0_3, cache-ID = e645fbd961a7eb1b; cache size = 0.100 MB.
[Fri Feb 14 03:33:46 2020] Launched segment_f_xup_inv_0_3_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_f_xup_inv_0_3_synth_1/runme.log
wait_on_run segment_f_xup_inv_0_3_synth_1
[Fri Feb 14 03:33:46 2020] Waiting for segment_f_xup_inv_0_3_synth_1 to finish...
[Fri Feb 14 03:33:51 2020] Waiting for segment_f_xup_inv_0_3_synth_1 to finish...
[Fri Feb 14 03:33:57 2020] Waiting for segment_f_xup_inv_0_3_synth_1 to finish...

*** Running vivado
    with args -log segment_f_xup_inv_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_f_xup_inv_0_3.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_f_xup_inv_0_3.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_f_xup_inv_0_3, cache-ID = e645fbd961a7eb1b.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 03:33:55 2020...
[Fri Feb 14 03:33:57 2020] segment_f_xup_inv_0_3_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2298.621 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: segment_f_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2298.621 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'segment_f_wrapper' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_f/hdl/segment_f_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'segment_f' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_f/synth/segment_f.v:13]
INFO: [Synth 8-6157] synthesizing module 'segment_f_xup_and2_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_f_xup_and2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_f_xup_and2_0_0' (1#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_f_xup_and2_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_f_xup_and3_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_f_xup_and3_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_f_xup_and3_0_0' (2#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_f_xup_and3_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_f_xup_and3_0_1' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_f_xup_and3_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_f_xup_and3_0_1' (3#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_f_xup_and3_0_1_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_f/synth/segment_f.v:55]
INFO: [Synth 8-6157] synthesizing module 'segment_f_xup_inv_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_f_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_f_xup_inv_0_0' (4#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_f_xup_inv_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'xup_inv_0' of module 'segment_f_xup_inv_0_0' has 2 connections declared, but only 1 given [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_f/synth/segment_f.v:55]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_f/synth/segment_f.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_f_xup_inv_0_1' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_f_xup_inv_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_f_xup_inv_0_1' (5#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_f_xup_inv_0_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'xup_inv_1' of module 'segment_f_xup_inv_0_1' has 2 connections declared, but only 1 given [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_f/synth/segment_f.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_f_xup_inv_0_2' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_f_xup_inv_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_f_xup_inv_0_2' (6#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_f_xup_inv_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_f_xup_inv_0_3' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_f_xup_inv_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_f_xup_inv_0_3' (7#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_f_xup_inv_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_f_xup_or3_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_f_xup_or3_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_f_xup_or3_0_0' (8#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_f_xup_or3_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_f' (9#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_f/synth/segment_f.v:13]
INFO: [Synth 8-6155] done synthesizing module 'segment_f_wrapper' (10#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_f/hdl/segment_f_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2298.621 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2298.621 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2298.621 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_f/ip/segment_f_xup_and2_0_0/segment_f_xup_and2_0_0.dcp' for cell 'segment_f_i/xup_and2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_f/ip/segment_f_xup_and3_0_0/segment_f_xup_and3_0_0.dcp' for cell 'segment_f_i/xup_and3_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_f/ip/segment_f_xup_and3_0_1/segment_f_xup_and3_0_1.dcp' for cell 'segment_f_i/xup_and3_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_f/ip/segment_f_xup_inv_0_0/segment_f_xup_inv_0_0.dcp' for cell 'segment_f_i/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_f/ip/segment_f_xup_inv_0_1/segment_f_xup_inv_0_1.dcp' for cell 'segment_f_i/xup_inv_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_f/ip/segment_f_xup_inv_0_2/segment_f_xup_inv_0_2.dcp' for cell 'segment_f_i/xup_inv_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_f/ip/segment_f_xup_inv_0_3/segment_f_xup_inv_0_3.dcp' for cell 'segment_f_i/xup_inv_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_f/ip/segment_f_xup_or3_0_0/segment_f_xup_or3_0_0.dcp' for cell 'segment_f_i/xup_or3_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2298.621 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
Finished Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2334.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2334.289 ; gain = 35.668
34 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2334.289 ; gain = 35.668
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Output_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Output_Sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_f/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_f/ip/segment_f_xup_and3_0_0/sim/segment_f_xup_and3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_f_xup_and3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_f/ip/segment_f_xup_and3_0_1/sim/segment_f_xup_and3_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_f_xup_and3_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_f/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_f/ip/segment_f_xup_and2_0_0/sim/segment_f_xup_and2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_f_xup_and2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_f/ipshared/ded9/xup_or3.srcs/sources_1/new/xup_or3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_f/ip/segment_f_xup_or3_0_0/sim/segment_f_xup_or3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_f_xup_or3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_f/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_f/ip/segment_f_xup_inv_0_0/sim/segment_f_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_f_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_f/ip/segment_f_xup_inv_0_1/sim/segment_f_xup_inv_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_f_xup_inv_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_f/ip/segment_f_xup_inv_0_2/sim/segment_f_xup_inv_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_f_xup_inv_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_f/ip/segment_f_xup_inv_0_3/sim/segment_f_xup_inv_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_f_xup_inv_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_f/sim/segment_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/Output_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
"xelab -wto aeae37b22b654ff78e300c5c832270d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Output_Sim_behav xil_defaultlib.Output_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto aeae37b22b654ff78e300c5c832270d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Output_Sim_behav xil_defaultlib.Output_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xup_and2
Compiling module xil_defaultlib.segment_f_xup_and2_0_0
Compiling module xil_defaultlib.xup_and3
Compiling module xil_defaultlib.segment_f_xup_and3_0_0
Compiling module xil_defaultlib.segment_f_xup_and3_0_1
Compiling module xil_defaultlib.xup_inv
Compiling module xil_defaultlib.segment_f_xup_inv_0_0
Compiling module xil_defaultlib.segment_f_xup_inv_0_1
Compiling module xil_defaultlib.segment_f_xup_inv_0_2
Compiling module xil_defaultlib.segment_f_xup_inv_0_3
Compiling module xil_defaultlib.xup_or3
Compiling module xil_defaultlib.segment_f_xup_or3_0_0
Compiling module xil_defaultlib.segment_f
Compiling module xil_defaultlib.Output_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Output_Sim_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 2334.289 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Output_Sim_behav -key {Behavioral:sim_1:Functional:Output_Sim} -tclbatch {Output_Sim.tcl} -protoinst "protoinst_files/segment_f.protoinst" -protoinst "protoinst_files/segment_e.protoinst" -protoinst "protoinst_files/segment_d.protoinst" -protoinst "protoinst_files/segment_c.protoinst" -protoinst "protoinst_files/segment_b.protoinst" -protoinst "protoinst_files/segment_a.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/segment_f.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/segment_e.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/segment_e.protoinst for the following reason(s):
There are no instances of module "segment_e" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/segment_d.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/segment_d.protoinst for the following reason(s):
There are no instances of module "segment_d" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/segment_c.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/segment_c.protoinst for the following reason(s):
There are no instances of module "segment_c" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/segment_b.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/segment_b.protoinst for the following reason(s):
There are no instances of module "segment_b" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/segment_a.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/segment_a.protoinst for the following reason(s):
There are no instances of module "segment_a" in the design.

Time resolution is 1 ps
source Output_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Output_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 2339.098 ; gain = 4.809
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 2339.273 ; gain = 0.176
close_design
ipx::package_project -root_dir {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB/segment_f} -vendor xilinx.com -library user -taxonomy /UserIP -module segment_f -import_files
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'segment_f' - hence not re-generating.
WARNING: [IP_Flow 19-991] Unrecognized or unsupported file 'sim/segment_f.protoinst' found in file group 'Simulation'.
Resolution: Remove the file from the specified file group.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:segment_f:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:segment_f:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:segment_f:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:segment_f:1.0]
update_ip_catalog -rebuild -repo_path {c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'
create_bd_design "segment_g"
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\segment_g\segment_g.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_and3:1.0 xup_and3_0
endgroup
copy_bd_objs /  [get_bd_cells {xup_and3_0}]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_or2:1.0 xup_or2_0
endgroup
connect_bd_net [get_bd_pins xup_and3_0/y] [get_bd_pins xup_or2_0/a]
delete_bd_objs [get_bd_nets xup_and3_0_y]
set_property location {1 94 -16} [get_bd_cells xup_and3_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_0
endgroup
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 109 -126} [get_bd_cells xup_inv_1]
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 107 -29} [get_bd_cells xup_inv_2]
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 123 77} [get_bd_cells xup_inv_3]
set_property location {2 261 -166} [get_bd_cells xup_and3_0]
set_property location {3 432 -88} [get_bd_cells xup_or2_0]
connect_bd_net [get_bd_pins xup_and3_0/y] [get_bd_pins xup_or2_0/a]
set_property location {2 258 54} [get_bd_cells xup_and3_1]
connect_bd_net [get_bd_pins xup_and3_1/y] [get_bd_pins xup_or2_0/b]
startgroup
make_bd_pins_external  [get_bd_pins xup_inv_1/a] [get_bd_pins xup_inv_0/a] [get_bd_pins xup_or2_0/y] [get_bd_pins xup_inv_2/a] [get_bd_pins xup_inv_3/a]
endgroup
set_property name D0 [get_bd_ports a_1]
set_property name D1 [get_bd_ports a_0]
set_property name D2 [get_bd_ports a_2]
set_property name D3 [get_bd_ports a_3]
set_property name S [get_bd_ports y_0]
connect_bd_net [get_bd_pins xup_and3_0/c] [get_bd_pins xup_inv_3/y]
connect_bd_net [get_bd_pins xup_and3_0/b] [get_bd_pins xup_inv_2/y]
connect_bd_net [get_bd_pins xup_and3_0/a] [get_bd_pins xup_inv_1/y]
connect_bd_net [get_bd_ports D2] [get_bd_pins xup_and3_1/c]
connect_bd_net [get_bd_ports D1] [get_bd_pins xup_and3_1/b]
connect_bd_net [get_bd_ports D0] [get_bd_pins xup_and3_1/a]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\segment_g\segment_g.bd> 
Wrote  : <C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_g/ui/bd_afcec27b.ui> 
make_wrapper -files [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_g/segment_g.bd}}] -top
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\segment_g\segment_g.bd> 
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_g/synth/segment_g.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_g/sim/segment_g.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_g/hdl/segment_g_wrapper.v
add_files -norecurse {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_g/hdl/segment_g_wrapper.v}}
update_compile_order -fileset sources_1
ipx::unload_core {c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB/segment_f/component.xml}
set_property top segment_g_wrapper [current_fileset]
update_compile_order -fileset sources_1
generate_target all [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_g/segment_g.bd}}]
INFO: [BD 41-1662] The design 'segment_g.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\segment_g\segment_g.bd> 
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_g/synth/segment_g.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_g/sim/segment_g.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_g/hdl/segment_g_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and3_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_or2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_3 .
Exporting to file C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_g/hw_handoff/segment_g.hwh
Generated Block Design Tcl file C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_g/hw_handoff/segment_g_bd.tcl
Generated Hardware Definition File C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_g/synth/segment_g.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_g/segment_g.bd}}]
launch_runs segment_g_xup_and3_0_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_g_xup_and3_0_0, cache-ID = e3989496c00c74a1; cache size = 0.100 MB.
[Fri Feb 14 03:39:18 2020] Launched segment_g_xup_and3_0_0_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_g_xup_and3_0_0_synth_1/runme.log
wait_on_run segment_g_xup_and3_0_0_synth_1
[Fri Feb 14 03:39:18 2020] Waiting for segment_g_xup_and3_0_0_synth_1 to finish...
[Fri Feb 14 03:39:24 2020] Waiting for segment_g_xup_and3_0_0_synth_1 to finish...
[Fri Feb 14 03:39:29 2020] Waiting for segment_g_xup_and3_0_0_synth_1 to finish...

*** Running vivado
    with args -log segment_g_xup_and3_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_g_xup_and3_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_g_xup_and3_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_g_xup_and3_0_0, cache-ID = e3989496c00c74a1.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 03:39:28 2020...
[Fri Feb 14 03:39:29 2020] segment_g_xup_and3_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2347.840 ; gain = 0.000
launch_runs segment_g_xup_and3_0_1_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_g_xup_and3_0_1, cache-ID = e3989496c00c74a1; cache size = 0.100 MB.
[Fri Feb 14 03:39:31 2020] Launched segment_g_xup_and3_0_1_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_g_xup_and3_0_1_synth_1/runme.log
wait_on_run segment_g_xup_and3_0_1_synth_1
[Fri Feb 14 03:39:32 2020] Waiting for segment_g_xup_and3_0_1_synth_1 to finish...
[Fri Feb 14 03:39:37 2020] Waiting for segment_g_xup_and3_0_1_synth_1 to finish...
[Fri Feb 14 03:39:42 2020] Waiting for segment_g_xup_and3_0_1_synth_1 to finish...

*** Running vivado
    with args -log segment_g_xup_and3_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_g_xup_and3_0_1.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_g_xup_and3_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_g_xup_and3_0_1, cache-ID = e3989496c00c74a1.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 03:39:40 2020...
[Fri Feb 14 03:39:42 2020] segment_g_xup_and3_0_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2347.840 ; gain = 0.000
launch_runs segment_g_xup_or2_0_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_g_xup_or2_0_0, cache-ID = 60d6e2a95e1be774; cache size = 0.100 MB.
[Fri Feb 14 03:39:45 2020] Launched segment_g_xup_or2_0_0_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_g_xup_or2_0_0_synth_1/runme.log
wait_on_run segment_g_xup_or2_0_0_synth_1
[Fri Feb 14 03:39:45 2020] Waiting for segment_g_xup_or2_0_0_synth_1 to finish...
[Fri Feb 14 03:39:50 2020] Waiting for segment_g_xup_or2_0_0_synth_1 to finish...
[Fri Feb 14 03:39:55 2020] Waiting for segment_g_xup_or2_0_0_synth_1 to finish...

*** Running vivado
    with args -log segment_g_xup_or2_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_g_xup_or2_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_g_xup_or2_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_g_xup_or2_0_0, cache-ID = 60d6e2a95e1be774.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 03:39:53 2020...
[Fri Feb 14 03:39:55 2020] segment_g_xup_or2_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2347.840 ; gain = 0.000
launch_runs segment_g_xup_inv_0_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_g_xup_inv_0_0, cache-ID = e645fbd961a7eb1b; cache size = 0.100 MB.
[Fri Feb 14 03:39:58 2020] Launched segment_g_xup_inv_0_0_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_g_xup_inv_0_0_synth_1/runme.log
wait_on_run segment_g_xup_inv_0_0_synth_1
[Fri Feb 14 03:39:58 2020] Waiting for segment_g_xup_inv_0_0_synth_1 to finish...
[Fri Feb 14 03:40:04 2020] Waiting for segment_g_xup_inv_0_0_synth_1 to finish...
[Fri Feb 14 03:40:09 2020] Waiting for segment_g_xup_inv_0_0_synth_1 to finish...

*** Running vivado
    with args -log segment_g_xup_inv_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_g_xup_inv_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_g_xup_inv_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_g_xup_inv_0_0, cache-ID = e645fbd961a7eb1b.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 03:40:06 2020...
[Fri Feb 14 03:40:09 2020] segment_g_xup_inv_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2347.840 ; gain = 0.000
launch_runs segment_g_xup_inv_0_1_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_g_xup_inv_0_1, cache-ID = e645fbd961a7eb1b; cache size = 0.100 MB.
[Fri Feb 14 03:40:11 2020] Launched segment_g_xup_inv_0_1_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_g_xup_inv_0_1_synth_1/runme.log
wait_on_run segment_g_xup_inv_0_1_synth_1
[Fri Feb 14 03:40:12 2020] Waiting for segment_g_xup_inv_0_1_synth_1 to finish...
[Fri Feb 14 03:40:17 2020] Waiting for segment_g_xup_inv_0_1_synth_1 to finish...
[Fri Feb 14 03:40:22 2020] Waiting for segment_g_xup_inv_0_1_synth_1 to finish...

*** Running vivado
    with args -log segment_g_xup_inv_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_g_xup_inv_0_1.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_g_xup_inv_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_g_xup_inv_0_1, cache-ID = e645fbd961a7eb1b.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 03:40:20 2020...
[Fri Feb 14 03:40:22 2020] segment_g_xup_inv_0_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2347.840 ; gain = 0.000
launch_runs segment_g_xup_inv_0_2_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_g_xup_inv_0_2, cache-ID = e645fbd961a7eb1b; cache size = 0.100 MB.
[Fri Feb 14 03:40:25 2020] Launched segment_g_xup_inv_0_2_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_g_xup_inv_0_2_synth_1/runme.log
wait_on_run segment_g_xup_inv_0_2_synth_1
[Fri Feb 14 03:40:25 2020] Waiting for segment_g_xup_inv_0_2_synth_1 to finish...
[Fri Feb 14 03:40:31 2020] Waiting for segment_g_xup_inv_0_2_synth_1 to finish...
[Fri Feb 14 03:40:36 2020] Waiting for segment_g_xup_inv_0_2_synth_1 to finish...

*** Running vivado
    with args -log segment_g_xup_inv_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_g_xup_inv_0_2.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_g_xup_inv_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_g_xup_inv_0_2, cache-ID = e645fbd961a7eb1b.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 03:40:34 2020...
[Fri Feb 14 03:40:36 2020] segment_g_xup_inv_0_2_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2347.840 ; gain = 0.000
launch_runs segment_g_xup_inv_0_3_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP segment_g_xup_inv_0_3, cache-ID = e645fbd961a7eb1b; cache size = 0.100 MB.
[Fri Feb 14 03:40:39 2020] Launched segment_g_xup_inv_0_3_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/segment_g_xup_inv_0_3_synth_1/runme.log
wait_on_run segment_g_xup_inv_0_3_synth_1
[Fri Feb 14 03:40:39 2020] Waiting for segment_g_xup_inv_0_3_synth_1 to finish...
[Fri Feb 14 03:40:45 2020] Waiting for segment_g_xup_inv_0_3_synth_1 to finish...
[Fri Feb 14 03:40:50 2020] Waiting for segment_g_xup_inv_0_3_synth_1 to finish...

*** Running vivado
    with args -log segment_g_xup_inv_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_g_xup_inv_0_3.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment_g_xup_inv_0_3.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP segment_g_xup_inv_0_3, cache-ID = e645fbd961a7eb1b.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 03:40:48 2020...
[Fri Feb 14 03:40:50 2020] segment_g_xup_inv_0_3_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2347.840 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: segment_g_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2347.840 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'segment_g_wrapper' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_g/hdl/segment_g_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'segment_g' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_g/synth/segment_g.v:13]
INFO: [Synth 8-6157] synthesizing module 'segment_g_xup_and3_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_g_xup_and3_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_g_xup_and3_0_0' (1#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_g_xup_and3_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_g_xup_and3_0_1' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_g_xup_and3_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_g_xup_and3_0_1' (2#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_g_xup_and3_0_1_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_g/synth/segment_g.v:51]
INFO: [Synth 8-6157] synthesizing module 'segment_g_xup_inv_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_g_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_g_xup_inv_0_0' (3#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_g_xup_inv_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'xup_inv_0' of module 'segment_g_xup_inv_0_0' has 2 connections declared, but only 1 given [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_g/synth/segment_g.v:51]
INFO: [Synth 8-6157] synthesizing module 'segment_g_xup_inv_0_1' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_g_xup_inv_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_g_xup_inv_0_1' (4#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_g_xup_inv_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_g_xup_inv_0_2' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_g_xup_inv_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_g_xup_inv_0_2' (5#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_g_xup_inv_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_g_xup_inv_0_3' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_g_xup_inv_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_g_xup_inv_0_3' (6#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_g_xup_inv_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_g_xup_or2_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_g_xup_or2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_g_xup_or2_0_0' (7#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/segment_g_xup_or2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_g' (8#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_g/synth/segment_g.v:13]
INFO: [Synth 8-6155] done synthesizing module 'segment_g_wrapper' (9#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_g/hdl/segment_g_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2347.840 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2350.348 ; gain = 2.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2350.348 ; gain = 2.508
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_g/ip/segment_g_xup_and3_0_0/segment_g_xup_and3_0_0.dcp' for cell 'segment_g_i/xup_and3_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_g/ip/segment_g_xup_and3_0_1/segment_g_xup_and3_0_1.dcp' for cell 'segment_g_i/xup_and3_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_g/ip/segment_g_xup_inv_0_0/segment_g_xup_inv_0_0.dcp' for cell 'segment_g_i/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_g/ip/segment_g_xup_inv_0_1/segment_g_xup_inv_0_1.dcp' for cell 'segment_g_i/xup_inv_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_g/ip/segment_g_xup_inv_0_2/segment_g_xup_inv_0_2.dcp' for cell 'segment_g_i/xup_inv_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_g/ip/segment_g_xup_inv_0_3/segment_g_xup_inv_0_3.dcp' for cell 'segment_g_i/xup_inv_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_g/ip/segment_g_xup_or2_0_0/segment_g_xup_or2_0_0.dcp' for cell 'segment_g_i/xup_or2_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2350.348 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
Finished Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2420.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2420.004 ; gain = 72.164
31 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2420.004 ; gain = 72.164
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Output_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Output_Sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_g/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_g/ip/segment_g_xup_and3_0_0/sim/segment_g_xup_and3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_g_xup_and3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_g/ip/segment_g_xup_and3_0_1/sim/segment_g_xup_and3_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_g_xup_and3_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_g/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_g/ip/segment_g_xup_or2_0_0/sim/segment_g_xup_or2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_g_xup_or2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_g/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_g/ip/segment_g_xup_inv_0_0/sim/segment_g_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_g_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_g/ip/segment_g_xup_inv_0_1/sim/segment_g_xup_inv_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_g_xup_inv_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_g/ip/segment_g_xup_inv_0_2/sim/segment_g_xup_inv_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_g_xup_inv_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_g/ip/segment_g_xup_inv_0_3/sim/segment_g_xup_inv_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_g_xup_inv_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_g/sim/segment_g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_g
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/Output_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
"xelab -wto aeae37b22b654ff78e300c5c832270d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Output_Sim_behav xil_defaultlib.Output_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto aeae37b22b654ff78e300c5c832270d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Output_Sim_behav xil_defaultlib.Output_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xup_and3
Compiling module xil_defaultlib.segment_g_xup_and3_0_0
Compiling module xil_defaultlib.segment_g_xup_and3_0_1
Compiling module xil_defaultlib.xup_inv
Compiling module xil_defaultlib.segment_g_xup_inv_0_0
Compiling module xil_defaultlib.segment_g_xup_inv_0_1
Compiling module xil_defaultlib.segment_g_xup_inv_0_2
Compiling module xil_defaultlib.segment_g_xup_inv_0_3
Compiling module xil_defaultlib.xup_or2
Compiling module xil_defaultlib.segment_g_xup_or2_0_0
Compiling module xil_defaultlib.segment_g
Compiling module xil_defaultlib.Output_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Output_Sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 2420.004 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Output_Sim_behav -key {Behavioral:sim_1:Functional:Output_Sim} -tclbatch {Output_Sim.tcl} -protoinst "protoinst_files/segment_g.protoinst" -protoinst "protoinst_files/segment_f.protoinst" -protoinst "protoinst_files/segment_e.protoinst" -protoinst "protoinst_files/segment_d.protoinst" -protoinst "protoinst_files/segment_c.protoinst" -protoinst "protoinst_files/segment_b.protoinst" -protoinst "protoinst_files/segment_a.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/segment_g.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/segment_f.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/segment_f.protoinst for the following reason(s):
There are no instances of module "segment_f" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/segment_e.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/segment_e.protoinst for the following reason(s):
There are no instances of module "segment_e" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/segment_d.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/segment_d.protoinst for the following reason(s):
There are no instances of module "segment_d" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/segment_c.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/segment_c.protoinst for the following reason(s):
There are no instances of module "segment_c" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/segment_b.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/segment_b.protoinst for the following reason(s):
There are no instances of module "segment_b" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/segment_a.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/segment_a.protoinst for the following reason(s):
There are no instances of module "segment_a" in the design.

Time resolution is 1 ps
source Output_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Output_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 2424.660 ; gain = 4.656
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 2512.008 ; gain = 86.348
close_design
ipx::package_project -root_dir {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB/segment_g} -vendor xilinx.com -library user -taxonomy /UserIP -module segment_g -import_files
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'segment_g' - hence not re-generating.
WARNING: [IP_Flow 19-991] Unrecognized or unsupported file 'sim/segment_g.protoinst' found in file group 'Simulation'.
Resolution: Remove the file from the specified file group.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:segment_g:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:segment_g:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:segment_g:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:segment_g:1.0]
update_ip_catalog -rebuild -repo_path {c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'
ipx::unload_core {c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB/segment_g/component.xml}
set_msg_config -suppress -id {IP_Flow 19-4995} 
set_msg_config -suppress -id {Common 17-576} -string {{WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.} } 
set_msg_config -suppress -id {Constraints 18-5210} -string {{WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.} } 
create_bd_design "display_decoder"
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\display_decoder\display_decoder.bd> 
update_compile_order -fileset sources_1
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:segment_a:1.0 segment_a_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:segment_b:1.0 segment_b_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:segment_c:1.0 segment_c_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:segment_d:1.0 segment_d_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:segment_e:1.0 segment_e_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:segment_f:1.0 segment_f_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:segment_g:1.0 segment_g_0
endgroup
startgroup
create_bd_cell -type ip -vlnv asu.edu:user:Segment_LED_Interface:1.0 Segment_LED_Interface_0
endgroup
regenerate_bd_layout
set_property location {2.5 665 416} [get_bd_cells Segment_LED_Interface_0]
set_property location {2 262 1134} [get_bd_cells segment_f_0]
set_property location {2 278 1261} [get_bd_cells segment_g_0]
set_property location {2 713 740} [get_bd_cells Segment_LED_Interface_0]
startgroup
make_bd_pins_external  [get_bd_pins Segment_LED_Interface_0/A0] [get_bd_pins Segment_LED_Interface_0/A3] [get_bd_pins Segment_LED_Interface_0/A2] [get_bd_pins Segment_LED_Interface_0/A5] [get_bd_pins Segment_LED_Interface_0/A4] [get_bd_pins Segment_LED_Interface_0/clock] [get_bd_pins Segment_LED_Interface_0/A7] [get_bd_pins Segment_LED_Interface_0/A6] [get_bd_pins Segment_LED_Interface_0/A1]
endgroup
set_property location {523 668} [get_bd_ports clock_0]
set_property location {508 665} [get_bd_ports clock_0]
delete_bd_objs [get_bd_nets clock_0_1]
set_property location {533 688} [get_bd_ports clock_0]
delete_bd_objs [get_bd_ports clock_0]
startgroup
make_bd_pins_external  [get_bd_pins Segment_LED_Interface_0/clock]
endgroup
set_property name clock [get_bd_ports clock_0]
startgroup
make_bd_pins_external  [get_bd_pins segment_a_0/D1] [get_bd_pins segment_a_0/D0] [get_bd_pins segment_a_0/D2] [get_bd_pins segment_a_0/D3]
endgroup
set_property name D0 [get_bd_ports D0_0]
set_property name D1 [get_bd_ports D1_0]
set_property name D2 [get_bd_ports D2_0]
set_property name D3 [get_bd_ports D3_0]
connect_bd_net [get_bd_ports D0] [get_bd_pins segment_b_0/D0]
connect_bd_net [get_bd_ports D0] [get_bd_pins segment_c_0/D0]
connect_bd_net [get_bd_ports D0] [get_bd_pins segment_d_0/D0]
connect_bd_net [get_bd_ports D0] [get_bd_pins segment_e_0/D0]
connect_bd_net [get_bd_ports D0] [get_bd_pins segment_f_0/D0]
connect_bd_net [get_bd_ports D0] [get_bd_pins segment_g_0/D0]
connect_bd_net [get_bd_ports D1] [get_bd_pins segment_b_0/D1]
connect_bd_net [get_bd_ports D1] [get_bd_pins segment_c_0/D1]
connect_bd_net [get_bd_ports D1] [get_bd_pins segment_d_0/D1]
connect_bd_net [get_bd_ports D1] [get_bd_pins segment_e_0/D1]
connect_bd_net [get_bd_ports D1] [get_bd_pins segment_f_0/D1]
connect_bd_net [get_bd_ports D1] [get_bd_pins segment_g_0/D1]
connect_bd_net [get_bd_ports D2] [get_bd_pins segment_b_0/D2]
connect_bd_net [get_bd_ports D2] [get_bd_pins segment_c_0/D2]
connect_bd_net [get_bd_ports D2] [get_bd_pins segment_d_0/D2]
connect_bd_net [get_bd_ports D2] [get_bd_pins segment_e_0/D2]
connect_bd_net [get_bd_ports D2] [get_bd_pins segment_f_0/D2]
connect_bd_net [get_bd_ports D2] [get_bd_pins segment_g_0/D2]
connect_bd_net [get_bd_ports D3] [get_bd_pins segment_b_0/D3]
connect_bd_net [get_bd_ports D3] [get_bd_pins segment_c_0/D3]
connect_bd_net [get_bd_ports D3] [get_bd_pins segment_d_0/D3]
connect_bd_net [get_bd_ports D3] [get_bd_pins segment_e_0/D3]
connect_bd_net [get_bd_ports D3] [get_bd_pins segment_f_0/D3]
connect_bd_net [get_bd_ports D3] [get_bd_pins segment_g_0/D3]
connect_bd_net [get_bd_pins Segment_LED_Interface_0/a] [get_bd_pins segment_a_0/S]
connect_bd_net [get_bd_pins Segment_LED_Interface_0/b] [get_bd_pins segment_b_0/S]
connect_bd_net [get_bd_pins Segment_LED_Interface_0/c] [get_bd_pins segment_c_0/S]
connect_bd_net [get_bd_pins Segment_LED_Interface_0/d] [get_bd_pins segment_d_0/S]
connect_bd_net [get_bd_pins Segment_LED_Interface_0/e] [get_bd_pins segment_e_0/S]
connect_bd_net [get_bd_pins Segment_LED_Interface_0/f] [get_bd_pins segment_f_0/S]
connect_bd_net [get_bd_pins Segment_LED_Interface_0/g] [get_bd_pins segment_g_0/S]
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins Segment_LED_Interface_0/cathode]
endgroup
set_property name cathode [get_bd_ports cathode_0]
delete_bd_objs [get_bd_ports D0]
delete_bd_objs [get_bd_ports D1]
delete_bd_objs [get_bd_ports D2]
delete_bd_objs [get_bd_ports D3]
create_bd_port -dir I D0
connect_bd_net [get_bd_ports D0] [get_bd_pins segment_a_0/D0]
create_bd_port -dir I D1
connect_bd_net [get_bd_ports D1] [get_bd_pins segment_a_0/D1]
set_property location {-37 78} [get_bd_ports D1]
set_property location {-42 107} [get_bd_ports D1]
set_property location {-38 304} [get_bd_ports D1]
set_property location {-43 269} [get_bd_ports D0]
set_property location {-48 522} [get_bd_ports D1]
set_property location {-48 495} [get_bd_ports D0]
set_property location {294 202} [get_bd_ports clock]
set_property location {289 217} [get_bd_ports clock]
set_property location {2.5 530 434} [get_bd_cells Segment_LED_Interface_0]
set_property location {3 531 451} [get_bd_cells Segment_LED_Interface_0]
set_property location {3 531 454} [get_bd_cells Segment_LED_Interface_0]
set_property location {3 531 453} [get_bd_cells Segment_LED_Interface_0]
set_property location {3 531 452} [get_bd_cells Segment_LED_Interface_0]
set_property location {3 530 443} [get_bd_cells Segment_LED_Interface_0]
set_property location {286 279} [get_bd_ports clock]
set_property location {345 260} [get_bd_ports clock]
create_bd_port -dir I D2
set_property location {-10 550} [get_bd_ports D2]
connect_bd_net [get_bd_ports D2] [get_bd_pins segment_a_0/D2]
create_bd_port -dir I D3
set_property location {-17 583} [get_bd_ports D3]
connect_bd_net [get_bd_ports D3] [get_bd_pins segment_a_0/D3]
regenerate_bd_layout
set_property location {298 -62} [get_bd_ports clock]
set_property location {342 391} [get_bd_ports clock]
set_property location {263 32} [get_bd_ports clock]
set_property location {2.5 714 667} [get_bd_cells Segment_LED_Interface_0]
set_property location {3 710 652} [get_bd_cells Segment_LED_Interface_0]
set_property location {352 605} [get_bd_ports clock]
set_property location {509 150} [get_bd_ports clock]
set_property location {625 595} [get_bd_ports clock]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\display_decoder\display_decoder.bd> 
Wrote  : <C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ui/bd_51e50b47.ui> 
make_wrapper -files [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/display_decoder.bd}}] -top
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\display_decoder\display_decoder.bd> 
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/synth/display_decoder.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/sim/display_decoder.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/hdl/display_decoder_wrapper.v
add_files -norecurse {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/hdl/display_decoder_wrapper.v}}
update_compile_order -fileset sources_1
set_property location {-29 231} [get_bd_ports clock]
set_property location {-48 116} [get_bd_ports clock]
set_property location {-35 230} [get_bd_ports D3]
set_property location {-39 222} [get_bd_ports D3]
set_property location {-56 106} [get_bd_ports clock]
set_property location {-51 99} [get_bd_ports clock]
set_property top display_decoder_wrapper [current_fileset]
update_compile_order -fileset sources_1
generate_target all [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/display_decoder.bd}}]
INFO: [BD 41-1662] The design 'display_decoder.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\display_decoder\display_decoder.bd> 
Wrote  : <C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ui/bd_51e50b47.ui> 
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/synth/display_decoder.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/sim/display_decoder.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/hdl/display_decoder_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block segment_a_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block segment_b_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block segment_c_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block segment_d_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block segment_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block segment_f_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block segment_g_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segment_LED_Interface_0 .
Exporting to file C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/hw_handoff/display_decoder.hwh
Generated Block Design Tcl file C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/hw_handoff/display_decoder_bd.tcl
Generated Hardware Definition File C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/synth/display_decoder.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/display_decoder.bd}}]
launch_runs display_decoder_segment_a_0_0_synth_1
[Fri Feb 14 04:10:07 2020] Launched display_decoder_segment_a_0_0_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_a_0_0_synth_1/runme.log
wait_on_run display_decoder_segment_a_0_0_synth_1
[Fri Feb 14 04:10:07 2020] Waiting for display_decoder_segment_a_0_0_synth_1 to finish...
[Fri Feb 14 04:10:13 2020] Waiting for display_decoder_segment_a_0_0_synth_1 to finish...
[Fri Feb 14 04:10:18 2020] Waiting for display_decoder_segment_a_0_0_synth_1 to finish...
[Fri Feb 14 04:10:23 2020] Waiting for display_decoder_segment_a_0_0_synth_1 to finish...
[Fri Feb 14 04:10:34 2020] Waiting for display_decoder_segment_a_0_0_synth_1 to finish...
[Fri Feb 14 04:10:44 2020] Waiting for display_decoder_segment_a_0_0_synth_1 to finish...
[Fri Feb 14 04:10:55 2020] Waiting for display_decoder_segment_a_0_0_synth_1 to finish...
[Fri Feb 14 04:11:05 2020] Waiting for display_decoder_segment_a_0_0_synth_1 to finish...
[Fri Feb 14 04:11:26 2020] Waiting for display_decoder_segment_a_0_0_synth_1 to finish...

*** Running vivado
    with args -log display_decoder_segment_a_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_decoder_segment_a_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source display_decoder_segment_a_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top display_decoder_segment_a_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8696 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 977.355 ; gain = 234.723
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'display_decoder_segment_a_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/synth/display_decoder_segment_a_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'segment_a' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/38a5/src/segment_a.v:13]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_and3_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/src/segment_a_xup_and3_0_0/synth/segment_a_xup_and3_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_and3' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_and3' (1#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_and3_0_0' (2#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/src/segment_a_xup_and3_0_0/synth/segment_a_xup_and3_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_and4_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/src/segment_a_xup_and4_0_0/synth/segment_a_xup_and4_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_and4' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/ipshared/77ea/xup_and4.srcs/sources_1/new/xup_and4.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_and4' (3#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/ipshared/77ea/xup_and4.srcs/sources_1/new/xup_and4.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_and4_0_0' (4#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/src/segment_a_xup_and4_0_0/synth/segment_a_xup_and4_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_inv_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/src/segment_a_xup_inv_0_0/synth/segment_a_xup_inv_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_inv' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_inv' (5#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_inv_0_0' (6#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/src/segment_a_xup_inv_0_0/synth/segment_a_xup_inv_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_inv_0_1' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/src/segment_a_xup_inv_0_1/synth/segment_a_xup_inv_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_inv_0_1' (7#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/src/segment_a_xup_inv_0_1/synth/segment_a_xup_inv_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_inv_0_2' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/src/segment_a_xup_inv_0_2/synth/segment_a_xup_inv_0_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_inv_0_2' (8#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/src/segment_a_xup_inv_0_2/synth/segment_a_xup_inv_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_inv_0_3' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/src/segment_a_xup_inv_0_3/synth/segment_a_xup_inv_0_3.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_inv_0_3' (9#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/src/segment_a_xup_inv_0_3/synth/segment_a_xup_inv_0_3.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_or2_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/src/segment_a_xup_or2_0_0/synth/segment_a_xup_or2_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_or2' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_or2' (10#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_or2_0_0' (11#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/src/segment_a_xup_or2_0_0/synth/segment_a_xup_or2_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_a' (12#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/38a5/src/segment_a.v:13]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_segment_a_0_0' (13#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/synth/display_decoder_segment_a_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.238 ; gain = 307.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.238 ; gain = 307.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.238 ; gain = 307.605
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1050.238 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/src/segment_a_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/src/segment_a_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_a_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_a_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1094.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1096.805 ; gain = 2.375
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1096.805 ; gain = 354.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1096.805 ; gain = 354.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_a_0_0_synth_1/dont_touch.xdc}, line 30).
Applied set_property DONT_TOUCH = true for inst/xup_or2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_and4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_and3_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1096.805 ; gain = 354.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1096.805 ; gain = 354.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1096.805 ; gain = 354.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1115.195 ; gain = 372.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1115.195 ; gain = 372.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1124.727 ; gain = 382.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1140.512 ; gain = 397.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1140.512 ; gain = 397.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1140.512 ; gain = 397.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1140.512 ; gain = 397.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1140.512 ; gain = 397.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1140.512 ; gain = 397.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     4|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------------+-----------------------+------+
|      |Instance       |Module                 |Cells |
+------+---------------+-----------------------+------+
|1     |top            |                       |     7|
|2     |  inst         |segment_a              |     7|
|3     |    xup_and3_0 |segment_a_xup_and3_0_0 |     1|
|4     |      inst     |xup_and3               |     1|
|5     |    xup_and4_0 |segment_a_xup_and4_0_0 |     1|
|6     |      inst     |xup_and4               |     1|
|7     |    xup_inv_0  |segment_a_xup_inv_0_0  |     1|
|8     |    xup_inv_1  |segment_a_xup_inv_0_1  |     1|
|9     |    xup_inv_2  |segment_a_xup_inv_0_2  |     1|
|10    |    xup_inv_3  |segment_a_xup_inv_0_3  |     1|
|11    |    xup_or2_0  |segment_a_xup_or2_0_0  |     1|
+------+---------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1140.512 ; gain = 397.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1140.512 ; gain = 351.313
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1140.512 ; gain = 397.879
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1152.570 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1157.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:01:09 . Memory (MB): peak = 1157.605 ; gain = 700.160
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1157.605 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_a_0_0_synth_1/display_decoder_segment_a_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP display_decoder_segment_a_0_0, cache-ID = fa8a48db789029e2
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1157.605 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_a_0_0_synth_1/display_decoder_segment_a_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file display_decoder_segment_a_0_0_utilization_synth.rpt -pb display_decoder_segment_a_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 04:11:26 2020...
[Fri Feb 14 04:11:26 2020] display_decoder_segment_a_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:04 ; elapsed = 00:01:19 . Memory (MB): peak = 2824.789 ; gain = 0.000
launch_runs display_decoder_segment_b_0_0_synth_1
[Fri Feb 14 04:11:27 2020] Launched display_decoder_segment_b_0_0_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_b_0_0_synth_1/runme.log
wait_on_run display_decoder_segment_b_0_0_synth_1
[Fri Feb 14 04:11:27 2020] Waiting for display_decoder_segment_b_0_0_synth_1 to finish...
[Fri Feb 14 04:11:33 2020] Waiting for display_decoder_segment_b_0_0_synth_1 to finish...
[Fri Feb 14 04:11:38 2020] Waiting for display_decoder_segment_b_0_0_synth_1 to finish...
[Fri Feb 14 04:11:43 2020] Waiting for display_decoder_segment_b_0_0_synth_1 to finish...
[Fri Feb 14 04:11:54 2020] Waiting for display_decoder_segment_b_0_0_synth_1 to finish...
[Fri Feb 14 04:12:04 2020] Waiting for display_decoder_segment_b_0_0_synth_1 to finish...
[Fri Feb 14 04:12:15 2020] Waiting for display_decoder_segment_b_0_0_synth_1 to finish...
[Fri Feb 14 04:12:25 2020] Waiting for display_decoder_segment_b_0_0_synth_1 to finish...
[Fri Feb 14 04:12:46 2020] Waiting for display_decoder_segment_b_0_0_synth_1 to finish...

*** Running vivado
    with args -log display_decoder_segment_b_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_decoder_segment_b_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source display_decoder_segment_b_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top display_decoder_segment_b_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9496 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 977.156 ; gain = 236.027
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'display_decoder_segment_b_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/synth/display_decoder_segment_b_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'segment_b' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/d29b/src/segment_b.v:13]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_and3_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/src/segment_b_xup_and3_0_0/synth/segment_b_xup_and3_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_and3' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_and3' (1#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_and3_0_0' (2#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/src/segment_b_xup_and3_0_0/synth/segment_b_xup_and3_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_and3_0_1' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/src/segment_b_xup_and3_0_1/synth/segment_b_xup_and3_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_and3_0_1' (3#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/src/segment_b_xup_and3_0_1/synth/segment_b_xup_and3_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_inv_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/src/segment_b_xup_inv_0_0/synth/segment_b_xup_inv_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_inv' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_inv' (4#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_inv_0_0' (5#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/src/segment_b_xup_inv_0_0/synth/segment_b_xup_inv_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_inv_0_1' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/src/segment_b_xup_inv_0_1/synth/segment_b_xup_inv_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_inv_0_1' (6#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/src/segment_b_xup_inv_0_1/synth/segment_b_xup_inv_0_1.v:57]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/d29b/src/segment_b.v:56]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_inv_0_2' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/src/segment_b_xup_inv_0_2/synth/segment_b_xup_inv_0_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_inv_0_2' (7#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/src/segment_b_xup_inv_0_2/synth/segment_b_xup_inv_0_2.v:57]
WARNING: [Synth 8-7023] instance 'xup_inv_2' of module 'segment_b_xup_inv_0_2' has 2 connections declared, but only 1 given [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/d29b/src/segment_b.v:56]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/d29b/src/segment_b.v:58]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_inv_0_3' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/src/segment_b_xup_inv_0_3/synth/segment_b_xup_inv_0_3.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_inv_0_3' (8#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/src/segment_b_xup_inv_0_3/synth/segment_b_xup_inv_0_3.v:57]
WARNING: [Synth 8-7023] instance 'xup_inv_3' of module 'segment_b_xup_inv_0_3' has 2 connections declared, but only 1 given [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/d29b/src/segment_b.v:58]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_or2_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/src/segment_b_xup_or2_0_0/synth/segment_b_xup_or2_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_or2' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_or2' (9#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_or2_0_0' (10#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/src/segment_b_xup_or2_0_0/synth/segment_b_xup_or2_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_b' (11#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/d29b/src/segment_b.v:13]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_segment_b_0_0' (12#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/synth/display_decoder_segment_b_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.434 ; gain = 309.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.434 ; gain = 309.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.434 ; gain = 309.305
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1050.434 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/src/segment_b_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/src/segment_b_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_b_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_b_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1100.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1103.230 ; gain = 2.266
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1103.230 ; gain = 362.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1103.230 ; gain = 362.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_b_0_0_synth_1/dont_touch.xdc}, line 30).
Applied set_property DONT_TOUCH = true for inst/xup_inv_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_or2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_and3_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_and3_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1103.230 ; gain = 362.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1103.230 ; gain = 362.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1103.230 ; gain = 362.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1111.949 ; gain = 370.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1111.949 ; gain = 370.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1121.480 ; gain = 380.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1137.277 ; gain = 396.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1137.277 ; gain = 396.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1137.277 ; gain = 396.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1137.277 ; gain = 396.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1137.277 ; gain = 396.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1137.277 ; gain = 396.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     4|
|2     |LUT2 |     1|
|3     |LUT3 |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------------+-----------------------+------+
|      |Instance       |Module                 |Cells |
+------+---------------+-----------------------+------+
|1     |top            |                       |     7|
|2     |  inst         |segment_b              |     7|
|3     |    xup_and3_0 |segment_b_xup_and3_0_0 |     1|
|4     |      inst     |xup_and3_0             |     1|
|5     |    xup_and3_1 |segment_b_xup_and3_0_1 |     1|
|6     |      inst     |xup_and3               |     1|
|7     |    xup_inv_0  |segment_b_xup_inv_0_0  |     1|
|8     |    xup_inv_1  |segment_b_xup_inv_0_1  |     1|
|9     |    xup_inv_2  |segment_b_xup_inv_0_2  |     1|
|10    |    xup_inv_3  |segment_b_xup_inv_0_3  |     1|
|11    |    xup_or2_0  |segment_b_xup_or2_0_0  |     1|
+------+---------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1137.277 ; gain = 396.148
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1137.277 ; gain = 343.352
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1137.277 ; gain = 396.148
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1149.344 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1156.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:01:09 . Memory (MB): peak = 1156.281 ; gain = 701.762
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1156.281 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_b_0_0_synth_1/display_decoder_segment_b_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP display_decoder_segment_b_0_0, cache-ID = a6ce4c6a366ad652
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1156.281 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_b_0_0_synth_1/display_decoder_segment_b_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file display_decoder_segment_b_0_0_utilization_synth.rpt -pb display_decoder_segment_b_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 04:12:45 2020...
[Fri Feb 14 04:12:46 2020] display_decoder_segment_b_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:04 ; elapsed = 00:01:19 . Memory (MB): peak = 2824.789 ; gain = 0.000
launch_runs display_decoder_segment_c_0_0_synth_1
[Fri Feb 14 04:12:47 2020] Launched display_decoder_segment_c_0_0_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_c_0_0_synth_1/runme.log
wait_on_run display_decoder_segment_c_0_0_synth_1
[Fri Feb 14 04:12:47 2020] Waiting for display_decoder_segment_c_0_0_synth_1 to finish...
[Fri Feb 14 04:12:53 2020] Waiting for display_decoder_segment_c_0_0_synth_1 to finish...
[Fri Feb 14 04:12:58 2020] Waiting for display_decoder_segment_c_0_0_synth_1 to finish...
[Fri Feb 14 04:13:03 2020] Waiting for display_decoder_segment_c_0_0_synth_1 to finish...
[Fri Feb 14 04:13:14 2020] Waiting for display_decoder_segment_c_0_0_synth_1 to finish...
[Fri Feb 14 04:13:24 2020] Waiting for display_decoder_segment_c_0_0_synth_1 to finish...
[Fri Feb 14 04:13:34 2020] Waiting for display_decoder_segment_c_0_0_synth_1 to finish...
[Fri Feb 14 04:13:45 2020] Waiting for display_decoder_segment_c_0_0_synth_1 to finish...
[Fri Feb 14 04:14:06 2020] Waiting for display_decoder_segment_c_0_0_synth_1 to finish...

*** Running vivado
    with args -log display_decoder_segment_c_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_decoder_segment_c_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source display_decoder_segment_c_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top display_decoder_segment_c_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19724 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 977.469 ; gain = 235.461
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'display_decoder_segment_c_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/synth/display_decoder_segment_c_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'segment_c' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/cbfc/src/segment_c.v:13]
INFO: [Synth 8-6157] synthesizing module 'segment_c_xup_and3_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/src/segment_c_xup_and3_0_0/synth/segment_c_xup_and3_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_and3' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_and3' (1#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_c_xup_and3_0_0' (2#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/src/segment_c_xup_and3_0_0/synth/segment_c_xup_and3_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_c_xup_inv_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/src/segment_c_xup_inv_0_0/synth/segment_c_xup_inv_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_inv' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_inv' (3#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_c_xup_inv_0_0' (4#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/src/segment_c_xup_inv_0_0/synth/segment_c_xup_inv_0_0.v:57]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/cbfc/src/segment_c.v:46]
INFO: [Synth 8-6157] synthesizing module 'segment_c_xup_inv_0_1' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/src/segment_c_xup_inv_0_1/synth/segment_c_xup_inv_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_c_xup_inv_0_1' (5#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/src/segment_c_xup_inv_0_1/synth/segment_c_xup_inv_0_1.v:57]
WARNING: [Synth 8-7023] instance 'xup_inv_1' of module 'segment_c_xup_inv_0_1' has 2 connections declared, but only 1 given [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/cbfc/src/segment_c.v:46]
INFO: [Synth 8-6157] synthesizing module 'segment_c_xup_inv_0_2' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/src/segment_c_xup_inv_0_2/synth/segment_c_xup_inv_0_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_c_xup_inv_0_2' (6#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/src/segment_c_xup_inv_0_2/synth/segment_c_xup_inv_0_2.v:57]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/cbfc/src/segment_c.v:51]
INFO: [Synth 8-6157] synthesizing module 'segment_c_xup_inv_0_3' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/src/segment_c_xup_inv_0_3/synth/segment_c_xup_inv_0_3.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_c_xup_inv_0_3' (7#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/src/segment_c_xup_inv_0_3/synth/segment_c_xup_inv_0_3.v:57]
WARNING: [Synth 8-7023] instance 'xup_inv_3' of module 'segment_c_xup_inv_0_3' has 2 connections declared, but only 1 given [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/cbfc/src/segment_c.v:51]
INFO: [Synth 8-6155] done synthesizing module 'segment_c' (8#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/cbfc/src/segment_c.v:13]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_segment_c_0_0' (9#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/synth/display_decoder_segment_c_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1049.676 ; gain = 307.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1049.676 ; gain = 307.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1049.676 ; gain = 307.668
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1049.676 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/src/segment_c_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/src/segment_c_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_c_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_c_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1082.313 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1085.918 ; gain = 3.605
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1085.918 ; gain = 343.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1085.918 ; gain = 343.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_c_0_0_synth_1/dont_touch.xdc}, line 24).
Applied set_property DONT_TOUCH = true for inst/xup_inv_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_and3_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1085.918 ; gain = 343.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1085.918 ; gain = 343.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1085.918 ; gain = 343.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1113.242 ; gain = 371.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1113.242 ; gain = 371.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1122.766 ; gain = 380.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1138.570 ; gain = 396.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1138.570 ; gain = 396.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1138.570 ; gain = 396.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1138.570 ; gain = 396.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1138.570 ; gain = 396.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1138.570 ; gain = 396.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     4|
|2     |LUT3 |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------------+-----------------------+------+
|      |Instance       |Module                 |Cells |
+------+---------------+-----------------------+------+
|1     |top            |                       |     5|
|2     |  inst         |segment_c              |     5|
|3     |    xup_and3_0 |segment_c_xup_and3_0_0 |     1|
|4     |      inst     |xup_and3               |     1|
|5     |    xup_inv_0  |segment_c_xup_inv_0_0  |     1|
|6     |    xup_inv_1  |segment_c_xup_inv_0_1  |     1|
|7     |    xup_inv_2  |segment_c_xup_inv_0_2  |     1|
|8     |    xup_inv_3  |segment_c_xup_inv_0_3  |     1|
+------+---------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1138.570 ; gain = 396.563
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1138.570 ; gain = 360.320
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1138.570 ; gain = 396.563
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1149.617 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1160.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:01:09 . Memory (MB): peak = 1160.969 ; gain = 705.141
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1160.969 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_c_0_0_synth_1/display_decoder_segment_c_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP display_decoder_segment_c_0_0, cache-ID = 050c2b5e68edea21
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1160.969 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_c_0_0_synth_1/display_decoder_segment_c_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file display_decoder_segment_c_0_0_utilization_synth.rpt -pb display_decoder_segment_c_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 04:14:04 2020...
[Fri Feb 14 04:14:06 2020] display_decoder_segment_c_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:07 ; elapsed = 00:01:19 . Memory (MB): peak = 2824.789 ; gain = 0.000
launch_runs display_decoder_segment_d_0_0_synth_1
[Fri Feb 14 04:14:07 2020] Launched display_decoder_segment_d_0_0_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_d_0_0_synth_1/runme.log
wait_on_run display_decoder_segment_d_0_0_synth_1
[Fri Feb 14 04:14:07 2020] Waiting for display_decoder_segment_d_0_0_synth_1 to finish...
[Fri Feb 14 04:14:12 2020] Waiting for display_decoder_segment_d_0_0_synth_1 to finish...
[Fri Feb 14 04:14:17 2020] Waiting for display_decoder_segment_d_0_0_synth_1 to finish...
[Fri Feb 14 04:14:23 2020] Waiting for display_decoder_segment_d_0_0_synth_1 to finish...
[Fri Feb 14 04:14:33 2020] Waiting for display_decoder_segment_d_0_0_synth_1 to finish...
[Fri Feb 14 04:14:44 2020] Waiting for display_decoder_segment_d_0_0_synth_1 to finish...
[Fri Feb 14 04:14:54 2020] Waiting for display_decoder_segment_d_0_0_synth_1 to finish...
[Fri Feb 14 04:15:05 2020] Waiting for display_decoder_segment_d_0_0_synth_1 to finish...
[Fri Feb 14 04:15:26 2020] Waiting for display_decoder_segment_d_0_0_synth_1 to finish...

*** Running vivado
    with args -log display_decoder_segment_d_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_decoder_segment_d_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source display_decoder_segment_d_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top display_decoder_segment_d_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5324 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 977.621 ; gain = 234.328
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'display_decoder_segment_d_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/synth/display_decoder_segment_d_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'segment_d' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/4437/src/segment_d.v:13]
INFO: [Synth 8-6157] synthesizing module 'segment_d_xup_and3_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/src/segment_d_xup_and3_0_0/synth/segment_d_xup_and3_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_and3' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_and3' (1#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_d_xup_and3_0_0' (2#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/src/segment_d_xup_and3_0_0/synth/segment_d_xup_and3_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_d_xup_and3_0_1' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/src/segment_d_xup_and3_0_1/synth/segment_d_xup_and3_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_d_xup_and3_0_1' (3#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/src/segment_d_xup_and3_0_1/synth/segment_d_xup_and3_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_d_xup_and3_0_2' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/src/segment_d_xup_and3_0_2/synth/segment_d_xup_and3_0_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_d_xup_and3_0_2' (4#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/src/segment_d_xup_and3_0_2/synth/segment_d_xup_and3_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_d_xup_inv_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/src/segment_d_xup_inv_0_0/synth/segment_d_xup_inv_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_inv' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_inv' (5#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_d_xup_inv_0_0' (6#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/src/segment_d_xup_inv_0_0/synth/segment_d_xup_inv_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_d_xup_inv_0_1' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/src/segment_d_xup_inv_0_1/synth/segment_d_xup_inv_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_d_xup_inv_0_1' (7#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/src/segment_d_xup_inv_0_1/synth/segment_d_xup_inv_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_d_xup_inv_0_2' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/src/segment_d_xup_inv_0_2/synth/segment_d_xup_inv_0_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_d_xup_inv_0_2' (8#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/src/segment_d_xup_inv_0_2/synth/segment_d_xup_inv_0_2.v:57]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/4437/src/segment_d.v:66]
INFO: [Synth 8-6157] synthesizing module 'segment_d_xup_inv_0_3' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/src/segment_d_xup_inv_0_3/synth/segment_d_xup_inv_0_3.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_d_xup_inv_0_3' (9#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/src/segment_d_xup_inv_0_3/synth/segment_d_xup_inv_0_3.v:57]
WARNING: [Synth 8-7023] instance 'xup_inv_3' of module 'segment_d_xup_inv_0_3' has 2 connections declared, but only 1 given [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/4437/src/segment_d.v:66]
INFO: [Synth 8-6157] synthesizing module 'segment_d_xup_or3_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/src/segment_d_xup_or3_0_0/synth/segment_d_xup_or3_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_or3' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/ipshared/ded9/xup_or3.srcs/sources_1/new/xup_or3.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_or3' (10#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/ipshared/ded9/xup_or3.srcs/sources_1/new/xup_or3.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_d_xup_or3_0_0' (11#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/src/segment_d_xup_or3_0_0/synth/segment_d_xup_or3_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_d' (12#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/4437/src/segment_d.v:13]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_segment_d_0_0' (13#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/synth/display_decoder_segment_d_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.863 ; gain = 307.570
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.863 ; gain = 307.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.863 ; gain = 307.570
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1050.863 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/src/segment_d_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/src/segment_d_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_d_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_d_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1108.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1111.852 ; gain = 3.191
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1111.852 ; gain = 368.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1111.852 ; gain = 368.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_d_0_0_synth_1/dont_touch.xdc}, line 33).
Applied set_property DONT_TOUCH = true for inst/xup_inv_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_or3_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_and3_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_and3_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_and3_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1111.852 ; gain = 368.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1111.852 ; gain = 368.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1111.852 ; gain = 368.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1114.164 ; gain = 370.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1114.164 ; gain = 370.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1123.699 ; gain = 380.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1139.500 ; gain = 396.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1139.500 ; gain = 396.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1139.500 ; gain = 396.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1139.500 ; gain = 396.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1139.500 ; gain = 396.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1139.500 ; gain = 396.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     4|
|2     |LUT3 |     4|
+------+-----+------+

Report Instance Areas: 
+------+---------------+-----------------------+------+
|      |Instance       |Module                 |Cells |
+------+---------------+-----------------------+------+
|1     |top            |                       |     8|
|2     |  inst         |segment_d              |     8|
|3     |    xup_and3_0 |segment_d_xup_and3_0_0 |     1|
|4     |      inst     |xup_and3_1             |     1|
|5     |    xup_and3_1 |segment_d_xup_and3_0_1 |     1|
|6     |      inst     |xup_and3_0             |     1|
|7     |    xup_and3_2 |segment_d_xup_and3_0_2 |     1|
|8     |      inst     |xup_and3               |     1|
|9     |    xup_inv_0  |segment_d_xup_inv_0_0  |     1|
|10    |    xup_inv_1  |segment_d_xup_inv_0_1  |     1|
|11    |    xup_inv_2  |segment_d_xup_inv_0_2  |     1|
|12    |    xup_inv_3  |segment_d_xup_inv_0_3  |     1|
|13    |    xup_or3_0  |segment_d_xup_or3_0_0  |     1|
|14    |      inst     |xup_or3                |     1|
+------+---------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1139.500 ; gain = 396.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1139.500 ; gain = 335.219
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1139.500 ; gain = 396.207
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1151.559 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1158.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:01:10 . Memory (MB): peak = 1158.711 ; gain = 700.902
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1158.711 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_d_0_0_synth_1/display_decoder_segment_d_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP display_decoder_segment_d_0_0, cache-ID = 01ef46ec0e9b27e0
INFO: [Coretcl 2-1174] Renamed 13 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1158.711 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_d_0_0_synth_1/display_decoder_segment_d_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file display_decoder_segment_d_0_0_utilization_synth.rpt -pb display_decoder_segment_d_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 04:15:25 2020...
[Fri Feb 14 04:15:26 2020] display_decoder_segment_d_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:05 ; elapsed = 00:01:19 . Memory (MB): peak = 2824.789 ; gain = 0.000
launch_runs display_decoder_segment_e_0_0_synth_1
[Fri Feb 14 04:15:26 2020] Launched display_decoder_segment_e_0_0_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_e_0_0_synth_1/runme.log
wait_on_run display_decoder_segment_e_0_0_synth_1
[Fri Feb 14 04:15:26 2020] Waiting for display_decoder_segment_e_0_0_synth_1 to finish...
[Fri Feb 14 04:15:32 2020] Waiting for display_decoder_segment_e_0_0_synth_1 to finish...
[Fri Feb 14 04:15:37 2020] Waiting for display_decoder_segment_e_0_0_synth_1 to finish...
[Fri Feb 14 04:15:43 2020] Waiting for display_decoder_segment_e_0_0_synth_1 to finish...
[Fri Feb 14 04:15:53 2020] Waiting for display_decoder_segment_e_0_0_synth_1 to finish...
[Fri Feb 14 04:16:04 2020] Waiting for display_decoder_segment_e_0_0_synth_1 to finish...
[Fri Feb 14 04:16:14 2020] Waiting for display_decoder_segment_e_0_0_synth_1 to finish...
[Fri Feb 14 04:16:25 2020] Waiting for display_decoder_segment_e_0_0_synth_1 to finish...
[Fri Feb 14 04:16:46 2020] Waiting for display_decoder_segment_e_0_0_synth_1 to finish...

*** Running vivado
    with args -log display_decoder_segment_e_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_decoder_segment_e_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source display_decoder_segment_e_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top display_decoder_segment_e_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2860 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 977.594 ; gain = 233.262
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'display_decoder_segment_e_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/synth/display_decoder_segment_e_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'segment_e' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/e00f/src/segment_e.v:13]
INFO: [Synth 8-6157] synthesizing module 'segment_e_xup_and2_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/src/segment_e_xup_and2_0_0/synth/segment_e_xup_and2_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_and2' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_and2' (1#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_e_xup_and2_0_0' (2#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/src/segment_e_xup_and2_0_0/synth/segment_e_xup_and2_0_0.v:57]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/e00f/src/segment_e.v:42]
INFO: [Synth 8-6157] synthesizing module 'segment_e_xup_inv_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/src/segment_e_xup_inv_0_0/synth/segment_e_xup_inv_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_inv' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_inv' (3#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_e_xup_inv_0_0' (4#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/src/segment_e_xup_inv_0_0/synth/segment_e_xup_inv_0_0.v:57]
WARNING: [Synth 8-7023] instance 'xup_inv_0' of module 'segment_e_xup_inv_0_0' has 2 connections declared, but only 1 given [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/e00f/src/segment_e.v:42]
INFO: [Synth 8-6157] synthesizing module 'segment_e_xup_inv_0_1' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/src/segment_e_xup_inv_0_1/synth/segment_e_xup_inv_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_e_xup_inv_0_1' (5#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/src/segment_e_xup_inv_0_1/synth/segment_e_xup_inv_0_1.v:57]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/e00f/src/segment_e.v:47]
INFO: [Synth 8-6157] synthesizing module 'segment_e_xup_inv_0_2' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/src/segment_e_xup_inv_0_2/synth/segment_e_xup_inv_0_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_e_xup_inv_0_2' (6#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/src/segment_e_xup_inv_0_2/synth/segment_e_xup_inv_0_2.v:57]
WARNING: [Synth 8-7023] instance 'xup_inv_2' of module 'segment_e_xup_inv_0_2' has 2 connections declared, but only 1 given [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/e00f/src/segment_e.v:47]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/e00f/src/segment_e.v:49]
INFO: [Synth 8-6157] synthesizing module 'segment_e_xup_inv_0_3' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/src/segment_e_xup_inv_0_3/synth/segment_e_xup_inv_0_3.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_e_xup_inv_0_3' (7#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/src/segment_e_xup_inv_0_3/synth/segment_e_xup_inv_0_3.v:57]
WARNING: [Synth 8-7023] instance 'xup_inv_3' of module 'segment_e_xup_inv_0_3' has 2 connections declared, but only 1 given [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/e00f/src/segment_e.v:49]
INFO: [Synth 8-6157] synthesizing module 'segment_e_xup_or2_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/src/segment_e_xup_or2_0_0/synth/segment_e_xup_or2_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_or2' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_or2' (8#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_e_xup_or2_0_0' (9#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/src/segment_e_xup_or2_0_0/synth/segment_e_xup_or2_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_e' (10#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/e00f/src/segment_e.v:13]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_segment_e_0_0' (11#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/synth/display_decoder_segment_e_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.328 ; gain = 305.996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.328 ; gain = 305.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.328 ; gain = 305.996
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1050.328 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/src/segment_e_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/src/segment_e_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_e_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_e_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1084.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1088.070 ; gain = 3.879
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1088.070 ; gain = 343.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1088.070 ; gain = 343.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_e_0_0_synth_1/dont_touch.xdc}, line 27).
Applied set_property DONT_TOUCH = true for inst/xup_inv_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_or2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_and2_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1088.070 ; gain = 343.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1088.070 ; gain = 343.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1088.070 ; gain = 343.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1111.035 ; gain = 366.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1111.035 ; gain = 366.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1120.566 ; gain = 376.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1136.367 ; gain = 392.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1136.367 ; gain = 392.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1136.367 ; gain = 392.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1136.367 ; gain = 392.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1136.367 ; gain = 392.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1136.367 ; gain = 392.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     4|
|2     |LUT2 |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------------+-----------------------+------+
|      |Instance       |Module                 |Cells |
+------+---------------+-----------------------+------+
|1     |top            |                       |     6|
|2     |  inst         |segment_e              |     6|
|3     |    xup_and2_0 |segment_e_xup_and2_0_0 |     1|
|4     |    xup_inv_0  |segment_e_xup_inv_0_0  |     1|
|5     |    xup_inv_1  |segment_e_xup_inv_0_1  |     1|
|6     |    xup_inv_2  |segment_e_xup_inv_0_2  |     1|
|7     |    xup_inv_3  |segment_e_xup_inv_0_3  |     1|
|8     |    xup_or2_0  |segment_e_xup_or2_0_0  |     1|
+------+---------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1136.367 ; gain = 392.035
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1136.367 ; gain = 354.293
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1136.367 ; gain = 392.035
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1148.430 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1152.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:01:09 . Memory (MB): peak = 1152.004 ; gain = 695.602
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1152.004 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_e_0_0_synth_1/display_decoder_segment_e_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP display_decoder_segment_e_0_0, cache-ID = 90e862881aa4c00f
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1152.004 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_e_0_0_synth_1/display_decoder_segment_e_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file display_decoder_segment_e_0_0_utilization_synth.rpt -pb display_decoder_segment_e_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 04:16:44 2020...
[Fri Feb 14 04:16:46 2020] display_decoder_segment_e_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:04 ; elapsed = 00:01:20 . Memory (MB): peak = 2824.789 ; gain = 0.000
launch_runs display_decoder_segment_f_0_0_synth_1
[Fri Feb 14 04:16:46 2020] Launched display_decoder_segment_f_0_0_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_f_0_0_synth_1/runme.log
wait_on_run display_decoder_segment_f_0_0_synth_1
[Fri Feb 14 04:16:47 2020] Waiting for display_decoder_segment_f_0_0_synth_1 to finish...
[Fri Feb 14 04:16:52 2020] Waiting for display_decoder_segment_f_0_0_synth_1 to finish...
[Fri Feb 14 04:16:57 2020] Waiting for display_decoder_segment_f_0_0_synth_1 to finish...
[Fri Feb 14 04:17:03 2020] Waiting for display_decoder_segment_f_0_0_synth_1 to finish...
[Fri Feb 14 04:17:13 2020] Waiting for display_decoder_segment_f_0_0_synth_1 to finish...
[Fri Feb 14 04:17:24 2020] Waiting for display_decoder_segment_f_0_0_synth_1 to finish...
[Fri Feb 14 04:17:34 2020] Waiting for display_decoder_segment_f_0_0_synth_1 to finish...
[Fri Feb 14 04:17:45 2020] Waiting for display_decoder_segment_f_0_0_synth_1 to finish...
[Fri Feb 14 04:18:06 2020] Waiting for display_decoder_segment_f_0_0_synth_1 to finish...

*** Running vivado
    with args -log display_decoder_segment_f_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_decoder_segment_f_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source display_decoder_segment_f_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top display_decoder_segment_f_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17588 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 977.527 ; gain = 234.402
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'display_decoder_segment_f_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/synth/display_decoder_segment_f_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'segment_f' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/f50b/src/segment_f.v:13]
INFO: [Synth 8-6157] synthesizing module 'segment_f_xup_and2_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/src/segment_f_xup_and2_0_0/synth/segment_f_xup_and2_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_and2' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_and2' (1#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_f_xup_and2_0_0' (2#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/src/segment_f_xup_and2_0_0/synth/segment_f_xup_and2_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_f_xup_and3_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/src/segment_f_xup_and3_0_0/synth/segment_f_xup_and3_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_and3' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_and3' (3#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_f_xup_and3_0_0' (4#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/src/segment_f_xup_and3_0_0/synth/segment_f_xup_and3_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_f_xup_and3_0_1' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/src/segment_f_xup_and3_0_1/synth/segment_f_xup_and3_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_f_xup_and3_0_1' (5#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/src/segment_f_xup_and3_0_1/synth/segment_f_xup_and3_0_1.v:57]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/f50b/src/segment_f.v:55]
INFO: [Synth 8-6157] synthesizing module 'segment_f_xup_inv_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/src/segment_f_xup_inv_0_0/synth/segment_f_xup_inv_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_inv' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_inv' (6#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_f_xup_inv_0_0' (7#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/src/segment_f_xup_inv_0_0/synth/segment_f_xup_inv_0_0.v:57]
WARNING: [Synth 8-7023] instance 'xup_inv_0' of module 'segment_f_xup_inv_0_0' has 2 connections declared, but only 1 given [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/f50b/src/segment_f.v:55]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/f50b/src/segment_f.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_f_xup_inv_0_1' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/src/segment_f_xup_inv_0_1/synth/segment_f_xup_inv_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_f_xup_inv_0_1' (8#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/src/segment_f_xup_inv_0_1/synth/segment_f_xup_inv_0_1.v:57]
WARNING: [Synth 8-7023] instance 'xup_inv_1' of module 'segment_f_xup_inv_0_1' has 2 connections declared, but only 1 given [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/f50b/src/segment_f.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_f_xup_inv_0_2' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/src/segment_f_xup_inv_0_2/synth/segment_f_xup_inv_0_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_f_xup_inv_0_2' (9#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/src/segment_f_xup_inv_0_2/synth/segment_f_xup_inv_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_f_xup_inv_0_3' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/src/segment_f_xup_inv_0_3/synth/segment_f_xup_inv_0_3.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_f_xup_inv_0_3' (10#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/src/segment_f_xup_inv_0_3/synth/segment_f_xup_inv_0_3.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_f_xup_or3_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/src/segment_f_xup_or3_0_0/synth/segment_f_xup_or3_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_or3' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/ipshared/ded9/xup_or3.srcs/sources_1/new/xup_or3.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_or3' (11#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/ipshared/ded9/xup_or3.srcs/sources_1/new/xup_or3.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_f_xup_or3_0_0' (12#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/src/segment_f_xup_or3_0_0/synth/segment_f_xup_or3_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_f' (13#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/f50b/src/segment_f.v:13]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_segment_f_0_0' (14#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/synth/display_decoder_segment_f_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.707 ; gain = 307.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.707 ; gain = 307.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.707 ; gain = 307.582
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1050.707 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/src/segment_f_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/src/segment_f_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_f_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_f_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1101.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1104.430 ; gain = 3.402
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1104.430 ; gain = 361.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1104.430 ; gain = 361.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_f_0_0_synth_1/dont_touch.xdc}, line 33).
Applied set_property DONT_TOUCH = true for inst/xup_inv_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_or3_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_and2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_and3_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_and3_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1104.430 ; gain = 361.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1104.430 ; gain = 361.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1104.430 ; gain = 361.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1113.922 ; gain = 370.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1113.922 ; gain = 370.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1123.453 ; gain = 380.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1139.246 ; gain = 396.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1139.246 ; gain = 396.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1139.246 ; gain = 396.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1139.246 ; gain = 396.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1139.246 ; gain = 396.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1139.246 ; gain = 396.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     4|
|2     |LUT2 |     1|
|3     |LUT3 |     3|
+------+-----+------+

Report Instance Areas: 
+------+---------------+-----------------------+------+
|      |Instance       |Module                 |Cells |
+------+---------------+-----------------------+------+
|1     |top            |                       |     8|
|2     |  inst         |segment_f              |     8|
|3     |    xup_and2_0 |segment_f_xup_and2_0_0 |     1|
|4     |    xup_and3_0 |segment_f_xup_and3_0_0 |     1|
|5     |      inst     |xup_and3_0             |     1|
|6     |    xup_and3_1 |segment_f_xup_and3_0_1 |     1|
|7     |      inst     |xup_and3               |     1|
|8     |    xup_inv_0  |segment_f_xup_inv_0_0  |     1|
|9     |    xup_inv_1  |segment_f_xup_inv_0_1  |     1|
|10    |    xup_inv_2  |segment_f_xup_inv_0_2  |     1|
|11    |    xup_inv_3  |segment_f_xup_inv_0_3  |     1|
|12    |    xup_or3_0  |segment_f_xup_or3_0_0  |     1|
|13    |      inst     |xup_or3                |     1|
+------+---------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1139.246 ; gain = 396.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1139.246 ; gain = 342.398
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1139.246 ; gain = 396.121
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1149.766 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1159.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:01:09 . Memory (MB): peak = 1159.992 ; gain = 703.719
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1159.992 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_f_0_0_synth_1/display_decoder_segment_f_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP display_decoder_segment_f_0_0, cache-ID = 3e3ae81cb8f677c6
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1159.992 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_f_0_0_synth_1/display_decoder_segment_f_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file display_decoder_segment_f_0_0_utilization_synth.rpt -pb display_decoder_segment_f_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 04:18:04 2020...
[Fri Feb 14 04:18:06 2020] display_decoder_segment_f_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:05 ; elapsed = 00:01:19 . Memory (MB): peak = 2824.789 ; gain = 0.000
launch_runs display_decoder_segment_g_0_0_synth_1
[Fri Feb 14 04:18:06 2020] Launched display_decoder_segment_g_0_0_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_g_0_0_synth_1/runme.log
wait_on_run display_decoder_segment_g_0_0_synth_1
[Fri Feb 14 04:18:06 2020] Waiting for display_decoder_segment_g_0_0_synth_1 to finish...
[Fri Feb 14 04:18:12 2020] Waiting for display_decoder_segment_g_0_0_synth_1 to finish...
[Fri Feb 14 04:18:17 2020] Waiting for display_decoder_segment_g_0_0_synth_1 to finish...
[Fri Feb 14 04:18:22 2020] Waiting for display_decoder_segment_g_0_0_synth_1 to finish...
[Fri Feb 14 04:18:33 2020] Waiting for display_decoder_segment_g_0_0_synth_1 to finish...
[Fri Feb 14 04:18:43 2020] Waiting for display_decoder_segment_g_0_0_synth_1 to finish...
[Fri Feb 14 04:18:54 2020] Waiting for display_decoder_segment_g_0_0_synth_1 to finish...
[Fri Feb 14 04:19:04 2020] Waiting for display_decoder_segment_g_0_0_synth_1 to finish...
[Fri Feb 14 04:19:26 2020] Waiting for display_decoder_segment_g_0_0_synth_1 to finish...

*** Running vivado
    with args -log display_decoder_segment_g_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_decoder_segment_g_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source display_decoder_segment_g_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top display_decoder_segment_g_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13664 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 976.750 ; gain = 234.531
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'display_decoder_segment_g_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_g_0_0/synth/display_decoder_segment_g_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'segment_g' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/5058/src/segment_g.v:13]
INFO: [Synth 8-6157] synthesizing module 'segment_g_xup_and3_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_g_0_0/src/segment_g_xup_and3_0_0/synth/segment_g_xup_and3_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_and3' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_g_0_0/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_and3' (1#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_g_0_0/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_g_xup_and3_0_0' (2#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_g_0_0/src/segment_g_xup_and3_0_0/synth/segment_g_xup_and3_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_g_xup_and3_0_1' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_g_0_0/src/segment_g_xup_and3_0_1/synth/segment_g_xup_and3_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_g_xup_and3_0_1' (3#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_g_0_0/src/segment_g_xup_and3_0_1/synth/segment_g_xup_and3_0_1.v:57]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/5058/src/segment_g.v:51]
INFO: [Synth 8-6157] synthesizing module 'segment_g_xup_inv_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_g_0_0/src/segment_g_xup_inv_0_0/synth/segment_g_xup_inv_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_inv' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_g_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_inv' (4#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_g_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_g_xup_inv_0_0' (5#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_g_0_0/src/segment_g_xup_inv_0_0/synth/segment_g_xup_inv_0_0.v:57]
WARNING: [Synth 8-7023] instance 'xup_inv_0' of module 'segment_g_xup_inv_0_0' has 2 connections declared, but only 1 given [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/5058/src/segment_g.v:51]
INFO: [Synth 8-6157] synthesizing module 'segment_g_xup_inv_0_1' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_g_0_0/src/segment_g_xup_inv_0_1/synth/segment_g_xup_inv_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_g_xup_inv_0_1' (6#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_g_0_0/src/segment_g_xup_inv_0_1/synth/segment_g_xup_inv_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_g_xup_inv_0_2' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_g_0_0/src/segment_g_xup_inv_0_2/synth/segment_g_xup_inv_0_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_g_xup_inv_0_2' (7#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_g_0_0/src/segment_g_xup_inv_0_2/synth/segment_g_xup_inv_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_g_xup_inv_0_3' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_g_0_0/src/segment_g_xup_inv_0_3/synth/segment_g_xup_inv_0_3.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_g_xup_inv_0_3' (8#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_g_0_0/src/segment_g_xup_inv_0_3/synth/segment_g_xup_inv_0_3.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_g_xup_or2_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_g_0_0/src/segment_g_xup_or2_0_0/synth/segment_g_xup_or2_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_or2' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_g_0_0/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_or2' (9#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_g_0_0/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_g_xup_or2_0_0' (10#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_g_0_0/src/segment_g_xup_or2_0_0/synth/segment_g_xup_or2_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_g' (11#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/5058/src/segment_g.v:13]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_segment_g_0_0' (12#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_g_0_0/synth/display_decoder_segment_g_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.031 ; gain = 307.813
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.031 ; gain = 307.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.031 ; gain = 307.813
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1050.031 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_g_0_0/src/segment_g_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_g_0_0/src/segment_g_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_g_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_g_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1102.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1105.766 ; gain = 3.660
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1105.766 ; gain = 363.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1105.766 ; gain = 363.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_g_0_0_synth_1/dont_touch.xdc}, line 30).
Applied set_property DONT_TOUCH = true for inst/xup_inv_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_or2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_and3_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_and3_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1105.766 ; gain = 363.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1105.766 ; gain = 363.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1105.766 ; gain = 363.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1109.512 ; gain = 367.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1109.512 ; gain = 367.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1119.043 ; gain = 376.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1134.848 ; gain = 392.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1134.848 ; gain = 392.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1134.848 ; gain = 392.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1134.848 ; gain = 392.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1134.848 ; gain = 392.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1134.848 ; gain = 392.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     4|
|2     |LUT2 |     1|
|3     |LUT3 |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------------+-----------------------+------+
|      |Instance       |Module                 |Cells |
+------+---------------+-----------------------+------+
|1     |top            |                       |     7|
|2     |  inst         |segment_g              |     7|
|3     |    xup_and3_0 |segment_g_xup_and3_0_0 |     1|
|4     |      inst     |xup_and3_0             |     1|
|5     |    xup_and3_1 |segment_g_xup_and3_0_1 |     1|
|6     |      inst     |xup_and3               |     1|
|7     |    xup_inv_0  |segment_g_xup_inv_0_0  |     1|
|8     |    xup_inv_1  |segment_g_xup_inv_0_1  |     1|
|9     |    xup_inv_2  |segment_g_xup_inv_0_2  |     1|
|10    |    xup_inv_3  |segment_g_xup_inv_0_3  |     1|
|11    |    xup_or2_0  |segment_g_xup_or2_0_0  |     1|
+------+---------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1134.848 ; gain = 392.629
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1134.848 ; gain = 336.895
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1134.848 ; gain = 392.629
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1146.914 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1151.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:01:09 . Memory (MB): peak = 1151.395 ; gain = 693.777
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1151.395 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_g_0_0_synth_1/display_decoder_segment_g_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP display_decoder_segment_g_0_0, cache-ID = 15fd4c9cde0d9d93
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1151.395 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_g_0_0_synth_1/display_decoder_segment_g_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file display_decoder_segment_g_0_0_utilization_synth.rpt -pb display_decoder_segment_g_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 04:19:24 2020...
[Fri Feb 14 04:19:26 2020] display_decoder_segment_g_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:04 ; elapsed = 00:01:19 . Memory (MB): peak = 2824.789 ; gain = 0.000
launch_runs display_decoder_Segment_LED_Interface_0_0_synth_1
[Fri Feb 14 04:19:26 2020] Launched display_decoder_Segment_LED_Interface_0_0_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_Segment_LED_Interface_0_0_synth_1/runme.log
wait_on_run display_decoder_Segment_LED_Interface_0_0_synth_1
[Fri Feb 14 04:19:26 2020] Waiting for display_decoder_Segment_LED_Interface_0_0_synth_1 to finish...
[Fri Feb 14 04:19:32 2020] Waiting for display_decoder_Segment_LED_Interface_0_0_synth_1 to finish...
[Fri Feb 14 04:19:37 2020] Waiting for display_decoder_Segment_LED_Interface_0_0_synth_1 to finish...
[Fri Feb 14 04:19:43 2020] Waiting for display_decoder_Segment_LED_Interface_0_0_synth_1 to finish...
[Fri Feb 14 04:19:53 2020] Waiting for display_decoder_Segment_LED_Interface_0_0_synth_1 to finish...
[Fri Feb 14 04:20:04 2020] Waiting for display_decoder_Segment_LED_Interface_0_0_synth_1 to finish...
[Fri Feb 14 04:20:14 2020] Waiting for display_decoder_Segment_LED_Interface_0_0_synth_1 to finish...
[Fri Feb 14 04:20:25 2020] Waiting for display_decoder_Segment_LED_Interface_0_0_synth_1 to finish...
[Fri Feb 14 04:20:46 2020] Waiting for display_decoder_Segment_LED_Interface_0_0_synth_1 to finish...

*** Running vivado
    with args -log display_decoder_Segment_LED_Interface_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_decoder_Segment_LED_Interface_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source display_decoder_Segment_LED_Interface_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top display_decoder_Segment_LED_Interface_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22240 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 977.695 ; gain = 235.398
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'display_decoder_Segment_LED_Interface_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/synth/display_decoder_Segment_LED_Interface_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'Segment_LED_Interface' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/1746/src/Segment_LED_Interface.v:23]
WARNING: [Synth 8-567] referenced signal 'Digit' should be on the sensitivity list [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/1746/src/Segment_LED_Interface.v:87]
INFO: [Synth 8-6155] done synthesizing module 'Segment_LED_Interface' (1#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/1746/src/Segment_LED_Interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_Segment_LED_Interface_0_0' (2#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/synth/display_decoder_Segment_LED_Interface_0_0.v:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1051.293 ; gain = 308.996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1051.293 ; gain = 308.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1051.293 ; gain = 308.996
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1051.293 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 'D0'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D1'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D2'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D3'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D0'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D1'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D2'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D3'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/display_decoder_Segment_LED_Interface_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/display_decoder_Segment_LED_Interface_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_Segment_LED_Interface_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_Segment_LED_Interface_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1106.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1111.496 ; gain = 4.965
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1111.496 ; gain = 369.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1111.496 ; gain = 369.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_Segment_LED_Interface_0_0_synth_1/dont_touch.xdc}, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1111.496 ; gain = 369.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1111.496 ; gain = 369.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Segment_LED_Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1111.496 ; gain = 369.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1125.273 ; gain = 382.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1125.273 ; gain = 382.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1134.941 ; gain = 392.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1150.746 ; gain = 408.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1150.746 ; gain = 408.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1150.746 ; gain = 408.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1150.746 ; gain = 408.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1150.746 ; gain = 408.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1150.746 ; gain = 408.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT1   |     2|
|3     |LUT2   |     1|
|4     |LUT3   |     9|
|5     |LUT4   |     7|
|6     |FDRE   |    21|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |    45|
|2     |  inst   |Segment_LED_Interface |    45|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1150.746 ; gain = 408.449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1150.746 ; gain = 348.246
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1150.746 ; gain = 408.449
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1161.762 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1169.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:01:09 . Memory (MB): peak = 1169.961 ; gain = 713.535
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1169.961 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_Segment_LED_Interface_0_0_synth_1/display_decoder_Segment_LED_Interface_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP display_decoder_Segment_LED_Interface_0_0, cache-ID = 10b90a281ca30431
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1169.961 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_Segment_LED_Interface_0_0_synth_1/display_decoder_Segment_LED_Interface_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file display_decoder_Segment_LED_Interface_0_0_utilization_synth.rpt -pb display_decoder_Segment_LED_Interface_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 04:20:44 2020...
[Fri Feb 14 04:20:46 2020] display_decoder_Segment_LED_Interface_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:05 ; elapsed = 00:01:20 . Memory (MB): peak = 2831.367 ; gain = 6.578
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: display_decoder_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2847.762 ; gain = 16.395
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'display_decoder_wrapper' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/hdl/display_decoder_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'display_decoder' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/synth/display_decoder.v:13]
INFO: [Synth 8-6157] synthesizing module 'display_decoder_Segment_LED_Interface_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/display_decoder_Segment_LED_Interface_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_Segment_LED_Interface_0_0' (1#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/display_decoder_Segment_LED_Interface_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'display_decoder_segment_a_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/display_decoder_segment_a_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_segment_a_0_0' (2#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/display_decoder_segment_a_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'display_decoder_segment_b_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/display_decoder_segment_b_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_segment_b_0_0' (3#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/display_decoder_segment_b_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'display_decoder_segment_c_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/display_decoder_segment_c_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_segment_c_0_0' (4#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/display_decoder_segment_c_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'display_decoder_segment_d_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/display_decoder_segment_d_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_segment_d_0_0' (5#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/display_decoder_segment_d_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'display_decoder_segment_e_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/display_decoder_segment_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_segment_e_0_0' (6#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/display_decoder_segment_e_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'display_decoder_segment_f_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/display_decoder_segment_f_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_segment_f_0_0' (7#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/display_decoder_segment_f_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'display_decoder_segment_g_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/display_decoder_segment_g_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_segment_g_0_0' (8#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-8284-LAPTOP-STEFAN/realtime/display_decoder_segment_g_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder' (9#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/synth/display_decoder.v:13]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_wrapper' (10#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/hdl/display_decoder_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2866.691 ; gain = 35.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2889.543 ; gain = 58.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2889.543 ; gain = 58.176
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/display_decoder_Segment_LED_Interface_0_0.dcp' for cell 'display_decoder_i/Segment_LED_Interface_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/display_decoder_segment_a_0_0.dcp' for cell 'display_decoder_i/segment_a_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/display_decoder_segment_b_0_0.dcp' for cell 'display_decoder_i/segment_b_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/display_decoder_segment_c_0_0.dcp' for cell 'display_decoder_i/segment_c_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/display_decoder_segment_d_0_0.dcp' for cell 'display_decoder_i/segment_d_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/display_decoder_segment_e_0_0.dcp' for cell 'display_decoder_i/segment_e_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/display_decoder_segment_f_0_0.dcp' for cell 'display_decoder_i/segment_f_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_g_0_0/display_decoder_segment_g_0_0.dcp' for cell 'display_decoder_i/segment_g_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2889.543 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 5 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 15 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc] for cell 'display_decoder_i/Segment_LED_Interface_0/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:1]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
WARNING: [Vivado 12-584] No ports matched 'D0'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'D1'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'D2'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'D3'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:5]
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:6]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:7]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:8]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:9]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:10]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:11]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:12]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:13]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:14]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:15]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:16]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:17]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:18]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:19]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:20]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
WARNING: [Vivado 12-584] No ports matched 'D0'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'D1'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'D2'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'D3'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:24]
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:25]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:26]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:27]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:28]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:29]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:30]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:31]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:32]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:33]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:34]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:35]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:36]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:37]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:38]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:39]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:40]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc] for cell 'display_decoder_i/Segment_LED_Interface_0/inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/display_decoder_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
Finished Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2984.563 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2984.563 ; gain = 153.195
36 Infos, 9 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2984.563 ; gain = 153.195
place_ports D2 M13
place_ports D3 R15
place_ports clock E3
place_ports A0_0 J17
place_ports A1_0 J18
place_ports A2_0 T9
place_ports A3_0 J14
place_ports A4_0 P14
place_ports A5_0 T14
place_ports A6_0 K2
place_ports A7_0 U13
place_ports {cathode[6]} T10
place_ports {cathode[5]} R10
place_ports {cathode[4]} K16
place_ports {cathode[3]} K13
place_ports {cathode[2]} P15
place_ports {cathode[1]} T11
place_ports {cathode[0]} L18
set_property IOSTANDARD LVCMOS33 [get_ports [list clock]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clock]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {cathode[6]} {cathode[5]} {cathode[4]} {cathode[3]} {cathode[2]} {cathode[1]} {cathode[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {cathode[6]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A0_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A1_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A2_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A3_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A4_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A5_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A6_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A7_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list D2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list D3]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A2_0]]
set_property target_constrs_file {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc} [current_fileset -constrset]
save_constraints -force
launch_runs synth_1 -jobs 6
[Fri Feb 14 04:25:59 2020] Launched synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Fri Feb 14 04:27:32 2020] Launched impl_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Feb 14 04:30:25 2020] Launched impl_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 04:33:46 2020...
