                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 2.9.4 #5595 (Oct 23 2013) (Mac OS X ppc)
                              4 ; This file was generated Wed Oct 23 12:25:38 2013
                              5 ;--------------------------------------------------------
                              6 	.module labs
                              7 	.optsdcc -mhc08
                              8 	
                              9 	.area HOME (CODE)
                             10 	.area GSINIT0 (CODE)
                             11 	.area GSINIT (CODE)
                             12 	.area GSFINAL (CODE)
                             13 	.area CSEG (CODE)
                             14 	.area XINIT
                             15 	.area CONST   (CODE)
                             16 	.area DSEG
                             17 	.area OSEG    (OVR)
                             18 	.area BSEG
                             19 	.area XSEG
                             20 	.area XISEG
                             21 ;--------------------------------------------------------
                             22 ; Public variables in this module
                             23 ;--------------------------------------------------------
                             24 	.globl _labs_PARM_1
                             25 	.globl _labs
                             26 ;--------------------------------------------------------
                             27 ;  ram data
                             28 ;--------------------------------------------------------
                             29 	.area DSEG
                             30 ;--------------------------------------------------------
                             31 ; overlayable items in  ram 
                             32 ;--------------------------------------------------------
                             33 	.area	OSEG    (OVR)
   0000                      34 _labs_sloc0_1_0::
   0000                      35 	.ds 4
                             36 ;--------------------------------------------------------
                             37 ; absolute external ram data
                             38 ;--------------------------------------------------------
                             39 	.area XABS    (ABS)
                             40 ;--------------------------------------------------------
                             41 ; external initialized ram data
                             42 ;--------------------------------------------------------
                             43 	.area XISEG
                             44 ;--------------------------------------------------------
                             45 ; extended address mode data
                             46 ;--------------------------------------------------------
                             47 	.area XSEG
   0000                      48 _labs_PARM_1:
   0000                      49 	.ds 4
                             50 ;--------------------------------------------------------
                             51 ; global & static initialisations
                             52 ;--------------------------------------------------------
                             53 	.area HOME (CODE)
                             54 	.area GSINIT (CODE)
                             55 	.area GSFINAL (CODE)
                             56 	.area GSINIT (CODE)
                             57 ;--------------------------------------------------------
                             58 ; Home
                             59 ;--------------------------------------------------------
                             60 	.area HOME (CODE)
                             61 	.area HOME (CODE)
                             62 ;--------------------------------------------------------
                             63 ; code
                             64 ;--------------------------------------------------------
                             65 	.area CSEG (CODE)
                             66 ;------------------------------------------------------------
                             67 ;Allocation info for local variables in function 'labs'
                             68 ;------------------------------------------------------------
                             69 ;j                         Allocated with name '_labs_PARM_1'
                             70 ;sloc0                     Allocated with name '_labs_sloc0_1_0'
                             71 ;------------------------------------------------------------
                             72 ;../labs.c:23: long int labs(long int j)
                             73 ;	-----------------------------------------
                             74 ;	 function labs
                             75 ;	-----------------------------------------
   0000                      76 _labs:
                             77 ;../labs.c:25: return (j >= 0) ? j : -j;
   0000 C6s00r00             78 	lda	_labs_PARM_1
   0003 A0 00                79 	sub	#0x00
   0005 91 03                80 	blt	00106$
   0007 4F                   81 	clra
   0008 20 02                82 	bra	00107$
   000A                      83 00106$:
   000A A6 01                84 	lda	#0x01
   000C                      85 00107$:
   000C 4D                   86 	tsta
   000D 27 02                87 	beq	00108$
   000F A6 01                88 	lda	#0x01
   0011                      89 00108$:
   0011 A8 01                90 	eor	#0x01
   0013 4D                   91 	tsta
   0014 27 16                92 	beq	00103$
   0016                      93 00109$:
   0016 C6s00r00             94 	lda	_labs_PARM_1
   0019 B7*00                95 	sta	*_labs_sloc0_1_0
   001B C6s00r01             96 	lda	(_labs_PARM_1 + 1)
   001E B7*01                97 	sta	*(_labs_sloc0_1_0 + 1)
   0020 C6s00r02             98 	lda	(_labs_PARM_1 + 2)
   0023 B7*02                99 	sta	*(_labs_sloc0_1_0 + 2)
   0025 C6s00r03            100 	lda	(_labs_PARM_1 + 3)
   0028 B7*03               101 	sta	*(_labs_sloc0_1_0 + 3)
   002A 20 18               102 	bra	00104$
   002C                     103 00103$:
   002C 4F                  104 	clra
   002D C0s00r03            105 	sub	(_labs_PARM_1 + 3)
   0030 B7*03               106 	sta	*(_labs_sloc0_1_0 + 3)
   0032 4F                  107 	clra
   0033 C2s00r02            108 	sbc	(_labs_PARM_1 + 2)
   0036 B7*02               109 	sta	*(_labs_sloc0_1_0 + 2)
   0038 4F                  110 	clra
   0039 C2s00r01            111 	sbc	(_labs_PARM_1 + 1)
   003C B7*01               112 	sta	*(_labs_sloc0_1_0 + 1)
   003E 4F                  113 	clra
   003F C2s00r00            114 	sbc	_labs_PARM_1
   0042 B7*00               115 	sta	*_labs_sloc0_1_0
   0044                     116 00104$:
   0044 4E*00*00            117 	mov	*_labs_sloc0_1_0,*__ret3
   0047 4E*01*00            118 	mov	*(_labs_sloc0_1_0 + 1),*__ret2
   004A BE*02               119 	ldx	*(_labs_sloc0_1_0 + 2)
   004C B6*03               120 	lda	*(_labs_sloc0_1_0 + 3)
   004E                     121 00101$:
   004E 81                  122 	rts
                            123 	.area CSEG (CODE)
                            124 	.area CONST   (CODE)
                            125 	.area XINIT
                            126 	.area CABS    (ABS,CODE)
