-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

-- DATE "10/24/2018 20:41:44"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	mips IS
    PORT (
	clk : IN std_logic;
	otR1 : BUFFER std_logic_vector(31 DOWNTO 0);
	otR2 : BUFFER std_logic_vector(31 DOWNTO 0);
	otR3 : BUFFER std_logic_vector(31 DOWNTO 0);
	otR4 : BUFFER std_logic_vector(31 DOWNTO 0);
	otR5 : BUFFER std_logic_vector(31 DOWNTO 0);
	otR6 : BUFFER std_logic_vector(31 DOWNTO 0);
	otR7 : BUFFER std_logic_vector(31 DOWNTO 0)
	);
END mips;

-- Design Ports Information
-- otR1[0]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR1[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR1[2]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR1[3]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR1[4]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR1[5]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR1[6]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR1[7]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR1[8]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR1[9]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR1[10]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR1[11]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR1[12]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR1[13]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR1[14]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR1[15]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR1[16]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR1[17]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR1[18]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR1[19]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR1[20]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR1[21]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR1[22]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR1[23]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR1[24]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR1[25]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR1[26]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR1[27]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR1[28]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR1[29]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR1[30]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR1[31]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR2[0]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR2[1]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR2[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR2[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR2[4]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR2[5]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR2[6]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR2[7]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR2[8]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR2[9]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR2[10]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR2[11]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR2[12]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR2[13]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR2[14]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR2[15]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR2[16]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR2[17]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR2[18]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR2[19]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR2[20]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR2[21]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR2[22]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR2[23]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR2[24]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR2[25]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR2[26]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR2[27]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR2[28]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR2[29]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR2[30]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR2[31]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR3[0]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR3[1]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR3[2]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR3[3]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR3[4]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR3[5]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR3[6]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR3[7]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR3[8]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR3[9]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR3[10]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR3[11]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR3[12]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR3[13]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR3[14]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR3[15]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR3[16]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR3[17]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR3[18]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR3[19]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR3[20]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR3[21]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR3[22]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR3[23]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR3[24]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR3[25]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR3[26]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR3[27]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR3[28]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR3[29]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR3[30]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR3[31]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR4[0]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR4[1]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR4[2]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR4[3]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR4[4]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR4[5]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR4[6]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR4[7]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR4[8]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR4[9]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR4[10]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR4[11]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR4[12]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR4[13]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR4[14]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR4[15]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR4[16]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR4[17]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR4[18]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR4[19]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR4[20]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR4[21]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR4[22]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR4[23]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR4[24]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR4[25]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR4[26]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR4[27]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR4[28]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR4[29]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR4[30]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR4[31]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR5[0]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR5[1]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR5[2]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR5[3]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR5[4]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR5[5]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR5[6]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR5[7]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR5[8]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR5[9]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR5[10]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR5[11]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR5[12]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR5[13]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR5[14]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR5[15]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR5[16]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR5[17]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR5[18]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR5[19]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR5[20]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR5[21]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR5[22]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR5[23]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR5[24]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR5[25]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR5[26]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR5[27]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR5[28]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR5[29]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR5[30]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR5[31]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR6[0]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR6[1]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR6[2]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR6[3]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR6[4]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR6[5]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR6[6]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR6[7]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR6[8]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR6[9]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR6[10]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR6[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR6[12]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR6[13]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR6[14]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR6[15]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR6[16]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR6[17]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR6[18]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR6[19]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR6[20]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR6[21]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR6[22]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR6[23]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR6[24]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR6[25]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR6[26]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR6[27]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR6[28]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR6[29]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR6[30]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR6[31]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR7[0]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR7[1]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR7[2]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR7[3]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR7[4]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR7[5]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR7[6]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR7[7]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR7[8]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR7[9]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR7[10]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR7[11]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR7[12]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR7[13]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR7[14]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR7[15]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR7[16]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR7[17]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR7[18]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR7[19]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR7[20]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR7[21]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR7[22]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR7[23]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR7[24]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR7[25]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR7[26]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR7[27]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR7[28]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR7[29]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR7[30]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- otR7[31]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF mips IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_otR1 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_otR2 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_otR3 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_otR4 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_otR5 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_otR6 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_otR7 : std_logic_vector(31 DOWNTO 0);
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a188_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a188_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a156_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a156_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a252_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a252_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a220_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a220_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a127_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a191_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a191_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a159_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a159_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a255_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a255_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a223_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a223_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a190_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a190_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a158_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a158_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a254_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a254_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a222_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a222_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a125_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a189_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a189_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a157_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a157_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a253_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a253_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a221_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a221_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a187_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a187_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a155_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a155_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a251_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a251_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a219_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a219_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a186_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a186_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a154_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a154_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a250_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a250_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a218_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a218_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a160_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a160_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a128_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a128_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a224_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a224_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a192_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a192_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a242_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a242_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a178_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a178_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a210_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a210_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a146_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a146_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a113_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a241_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a241_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a177_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a177_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a209_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a209_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a145_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a145_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a211_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a211_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a243_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a243_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a147_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a147_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a179_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a179_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a244_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a244_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a180_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a180_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a212_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a212_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a148_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a148_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a176_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a176_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a144_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a144_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a240_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a240_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a208_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a208_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a181_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a181_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a149_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a149_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a245_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a245_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a213_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a213_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a246_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a246_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a182_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a182_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a214_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a214_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a150_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a150_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a249_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a249_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a185_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a185_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a217_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a217_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a153_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a153_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a248_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a248_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a184_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a184_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a216_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a216_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a152_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a152_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a247_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a247_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a183_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a183_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a215_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a215_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a151_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a151_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a111_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a175_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a175_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a143_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a143_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a239_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a239_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a207_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a207_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a174_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a174_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a142_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a142_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a238_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a238_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a206_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a206_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a109_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a173_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a173_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a141_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a141_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a237_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a237_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a205_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a205_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a172_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a172_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a140_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a140_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a236_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a236_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a204_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a204_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a107_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a171_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a171_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a139_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a139_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a235_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a235_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a203_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a203_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a170_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a170_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a138_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a138_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a234_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a234_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a202_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a202_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a169_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a169_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a137_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a137_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a233_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a233_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a201_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a201_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a168_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a168_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a136_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a136_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a232_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a232_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a200_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a200_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a167_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a167_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a135_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a135_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a231_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a231_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a199_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a199_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a166_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a166_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a134_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a134_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a230_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a230_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a198_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a198_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a165_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a165_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a133_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a133_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a229_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a229_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a197_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a197_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a164_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a164_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a132_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a132_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a228_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a228_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a196_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a196_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a163_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a163_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a131_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a131_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a227_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a227_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a195_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a195_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a162_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a162_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a130_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a130_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a226_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a226_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a194_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a194_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a161_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a161_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a129_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a129_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a225_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a225_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a193_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a193_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \otR1[0]~output_o\ : std_logic;
SIGNAL \otR1[1]~output_o\ : std_logic;
SIGNAL \otR1[2]~output_o\ : std_logic;
SIGNAL \otR1[3]~output_o\ : std_logic;
SIGNAL \otR1[4]~output_o\ : std_logic;
SIGNAL \otR1[5]~output_o\ : std_logic;
SIGNAL \otR1[6]~output_o\ : std_logic;
SIGNAL \otR1[7]~output_o\ : std_logic;
SIGNAL \otR1[8]~output_o\ : std_logic;
SIGNAL \otR1[9]~output_o\ : std_logic;
SIGNAL \otR1[10]~output_o\ : std_logic;
SIGNAL \otR1[11]~output_o\ : std_logic;
SIGNAL \otR1[12]~output_o\ : std_logic;
SIGNAL \otR1[13]~output_o\ : std_logic;
SIGNAL \otR1[14]~output_o\ : std_logic;
SIGNAL \otR1[15]~output_o\ : std_logic;
SIGNAL \otR1[16]~output_o\ : std_logic;
SIGNAL \otR1[17]~output_o\ : std_logic;
SIGNAL \otR1[18]~output_o\ : std_logic;
SIGNAL \otR1[19]~output_o\ : std_logic;
SIGNAL \otR1[20]~output_o\ : std_logic;
SIGNAL \otR1[21]~output_o\ : std_logic;
SIGNAL \otR1[22]~output_o\ : std_logic;
SIGNAL \otR1[23]~output_o\ : std_logic;
SIGNAL \otR1[24]~output_o\ : std_logic;
SIGNAL \otR1[25]~output_o\ : std_logic;
SIGNAL \otR1[26]~output_o\ : std_logic;
SIGNAL \otR1[27]~output_o\ : std_logic;
SIGNAL \otR1[28]~output_o\ : std_logic;
SIGNAL \otR1[29]~output_o\ : std_logic;
SIGNAL \otR1[30]~output_o\ : std_logic;
SIGNAL \otR1[31]~output_o\ : std_logic;
SIGNAL \otR2[0]~output_o\ : std_logic;
SIGNAL \otR2[1]~output_o\ : std_logic;
SIGNAL \otR2[2]~output_o\ : std_logic;
SIGNAL \otR2[3]~output_o\ : std_logic;
SIGNAL \otR2[4]~output_o\ : std_logic;
SIGNAL \otR2[5]~output_o\ : std_logic;
SIGNAL \otR2[6]~output_o\ : std_logic;
SIGNAL \otR2[7]~output_o\ : std_logic;
SIGNAL \otR2[8]~output_o\ : std_logic;
SIGNAL \otR2[9]~output_o\ : std_logic;
SIGNAL \otR2[10]~output_o\ : std_logic;
SIGNAL \otR2[11]~output_o\ : std_logic;
SIGNAL \otR2[12]~output_o\ : std_logic;
SIGNAL \otR2[13]~output_o\ : std_logic;
SIGNAL \otR2[14]~output_o\ : std_logic;
SIGNAL \otR2[15]~output_o\ : std_logic;
SIGNAL \otR2[16]~output_o\ : std_logic;
SIGNAL \otR2[17]~output_o\ : std_logic;
SIGNAL \otR2[18]~output_o\ : std_logic;
SIGNAL \otR2[19]~output_o\ : std_logic;
SIGNAL \otR2[20]~output_o\ : std_logic;
SIGNAL \otR2[21]~output_o\ : std_logic;
SIGNAL \otR2[22]~output_o\ : std_logic;
SIGNAL \otR2[23]~output_o\ : std_logic;
SIGNAL \otR2[24]~output_o\ : std_logic;
SIGNAL \otR2[25]~output_o\ : std_logic;
SIGNAL \otR2[26]~output_o\ : std_logic;
SIGNAL \otR2[27]~output_o\ : std_logic;
SIGNAL \otR2[28]~output_o\ : std_logic;
SIGNAL \otR2[29]~output_o\ : std_logic;
SIGNAL \otR2[30]~output_o\ : std_logic;
SIGNAL \otR2[31]~output_o\ : std_logic;
SIGNAL \otR3[0]~output_o\ : std_logic;
SIGNAL \otR3[1]~output_o\ : std_logic;
SIGNAL \otR3[2]~output_o\ : std_logic;
SIGNAL \otR3[3]~output_o\ : std_logic;
SIGNAL \otR3[4]~output_o\ : std_logic;
SIGNAL \otR3[5]~output_o\ : std_logic;
SIGNAL \otR3[6]~output_o\ : std_logic;
SIGNAL \otR3[7]~output_o\ : std_logic;
SIGNAL \otR3[8]~output_o\ : std_logic;
SIGNAL \otR3[9]~output_o\ : std_logic;
SIGNAL \otR3[10]~output_o\ : std_logic;
SIGNAL \otR3[11]~output_o\ : std_logic;
SIGNAL \otR3[12]~output_o\ : std_logic;
SIGNAL \otR3[13]~output_o\ : std_logic;
SIGNAL \otR3[14]~output_o\ : std_logic;
SIGNAL \otR3[15]~output_o\ : std_logic;
SIGNAL \otR3[16]~output_o\ : std_logic;
SIGNAL \otR3[17]~output_o\ : std_logic;
SIGNAL \otR3[18]~output_o\ : std_logic;
SIGNAL \otR3[19]~output_o\ : std_logic;
SIGNAL \otR3[20]~output_o\ : std_logic;
SIGNAL \otR3[21]~output_o\ : std_logic;
SIGNAL \otR3[22]~output_o\ : std_logic;
SIGNAL \otR3[23]~output_o\ : std_logic;
SIGNAL \otR3[24]~output_o\ : std_logic;
SIGNAL \otR3[25]~output_o\ : std_logic;
SIGNAL \otR3[26]~output_o\ : std_logic;
SIGNAL \otR3[27]~output_o\ : std_logic;
SIGNAL \otR3[28]~output_o\ : std_logic;
SIGNAL \otR3[29]~output_o\ : std_logic;
SIGNAL \otR3[30]~output_o\ : std_logic;
SIGNAL \otR3[31]~output_o\ : std_logic;
SIGNAL \otR4[0]~output_o\ : std_logic;
SIGNAL \otR4[1]~output_o\ : std_logic;
SIGNAL \otR4[2]~output_o\ : std_logic;
SIGNAL \otR4[3]~output_o\ : std_logic;
SIGNAL \otR4[4]~output_o\ : std_logic;
SIGNAL \otR4[5]~output_o\ : std_logic;
SIGNAL \otR4[6]~output_o\ : std_logic;
SIGNAL \otR4[7]~output_o\ : std_logic;
SIGNAL \otR4[8]~output_o\ : std_logic;
SIGNAL \otR4[9]~output_o\ : std_logic;
SIGNAL \otR4[10]~output_o\ : std_logic;
SIGNAL \otR4[11]~output_o\ : std_logic;
SIGNAL \otR4[12]~output_o\ : std_logic;
SIGNAL \otR4[13]~output_o\ : std_logic;
SIGNAL \otR4[14]~output_o\ : std_logic;
SIGNAL \otR4[15]~output_o\ : std_logic;
SIGNAL \otR4[16]~output_o\ : std_logic;
SIGNAL \otR4[17]~output_o\ : std_logic;
SIGNAL \otR4[18]~output_o\ : std_logic;
SIGNAL \otR4[19]~output_o\ : std_logic;
SIGNAL \otR4[20]~output_o\ : std_logic;
SIGNAL \otR4[21]~output_o\ : std_logic;
SIGNAL \otR4[22]~output_o\ : std_logic;
SIGNAL \otR4[23]~output_o\ : std_logic;
SIGNAL \otR4[24]~output_o\ : std_logic;
SIGNAL \otR4[25]~output_o\ : std_logic;
SIGNAL \otR4[26]~output_o\ : std_logic;
SIGNAL \otR4[27]~output_o\ : std_logic;
SIGNAL \otR4[28]~output_o\ : std_logic;
SIGNAL \otR4[29]~output_o\ : std_logic;
SIGNAL \otR4[30]~output_o\ : std_logic;
SIGNAL \otR4[31]~output_o\ : std_logic;
SIGNAL \otR5[0]~output_o\ : std_logic;
SIGNAL \otR5[1]~output_o\ : std_logic;
SIGNAL \otR5[2]~output_o\ : std_logic;
SIGNAL \otR5[3]~output_o\ : std_logic;
SIGNAL \otR5[4]~output_o\ : std_logic;
SIGNAL \otR5[5]~output_o\ : std_logic;
SIGNAL \otR5[6]~output_o\ : std_logic;
SIGNAL \otR5[7]~output_o\ : std_logic;
SIGNAL \otR5[8]~output_o\ : std_logic;
SIGNAL \otR5[9]~output_o\ : std_logic;
SIGNAL \otR5[10]~output_o\ : std_logic;
SIGNAL \otR5[11]~output_o\ : std_logic;
SIGNAL \otR5[12]~output_o\ : std_logic;
SIGNAL \otR5[13]~output_o\ : std_logic;
SIGNAL \otR5[14]~output_o\ : std_logic;
SIGNAL \otR5[15]~output_o\ : std_logic;
SIGNAL \otR5[16]~output_o\ : std_logic;
SIGNAL \otR5[17]~output_o\ : std_logic;
SIGNAL \otR5[18]~output_o\ : std_logic;
SIGNAL \otR5[19]~output_o\ : std_logic;
SIGNAL \otR5[20]~output_o\ : std_logic;
SIGNAL \otR5[21]~output_o\ : std_logic;
SIGNAL \otR5[22]~output_o\ : std_logic;
SIGNAL \otR5[23]~output_o\ : std_logic;
SIGNAL \otR5[24]~output_o\ : std_logic;
SIGNAL \otR5[25]~output_o\ : std_logic;
SIGNAL \otR5[26]~output_o\ : std_logic;
SIGNAL \otR5[27]~output_o\ : std_logic;
SIGNAL \otR5[28]~output_o\ : std_logic;
SIGNAL \otR5[29]~output_o\ : std_logic;
SIGNAL \otR5[30]~output_o\ : std_logic;
SIGNAL \otR5[31]~output_o\ : std_logic;
SIGNAL \otR6[0]~output_o\ : std_logic;
SIGNAL \otR6[1]~output_o\ : std_logic;
SIGNAL \otR6[2]~output_o\ : std_logic;
SIGNAL \otR6[3]~output_o\ : std_logic;
SIGNAL \otR6[4]~output_o\ : std_logic;
SIGNAL \otR6[5]~output_o\ : std_logic;
SIGNAL \otR6[6]~output_o\ : std_logic;
SIGNAL \otR6[7]~output_o\ : std_logic;
SIGNAL \otR6[8]~output_o\ : std_logic;
SIGNAL \otR6[9]~output_o\ : std_logic;
SIGNAL \otR6[10]~output_o\ : std_logic;
SIGNAL \otR6[11]~output_o\ : std_logic;
SIGNAL \otR6[12]~output_o\ : std_logic;
SIGNAL \otR6[13]~output_o\ : std_logic;
SIGNAL \otR6[14]~output_o\ : std_logic;
SIGNAL \otR6[15]~output_o\ : std_logic;
SIGNAL \otR6[16]~output_o\ : std_logic;
SIGNAL \otR6[17]~output_o\ : std_logic;
SIGNAL \otR6[18]~output_o\ : std_logic;
SIGNAL \otR6[19]~output_o\ : std_logic;
SIGNAL \otR6[20]~output_o\ : std_logic;
SIGNAL \otR6[21]~output_o\ : std_logic;
SIGNAL \otR6[22]~output_o\ : std_logic;
SIGNAL \otR6[23]~output_o\ : std_logic;
SIGNAL \otR6[24]~output_o\ : std_logic;
SIGNAL \otR6[25]~output_o\ : std_logic;
SIGNAL \otR6[26]~output_o\ : std_logic;
SIGNAL \otR6[27]~output_o\ : std_logic;
SIGNAL \otR6[28]~output_o\ : std_logic;
SIGNAL \otR6[29]~output_o\ : std_logic;
SIGNAL \otR6[30]~output_o\ : std_logic;
SIGNAL \otR6[31]~output_o\ : std_logic;
SIGNAL \otR7[0]~output_o\ : std_logic;
SIGNAL \otR7[1]~output_o\ : std_logic;
SIGNAL \otR7[2]~output_o\ : std_logic;
SIGNAL \otR7[3]~output_o\ : std_logic;
SIGNAL \otR7[4]~output_o\ : std_logic;
SIGNAL \otR7[5]~output_o\ : std_logic;
SIGNAL \otR7[6]~output_o\ : std_logic;
SIGNAL \otR7[7]~output_o\ : std_logic;
SIGNAL \otR7[8]~output_o\ : std_logic;
SIGNAL \otR7[9]~output_o\ : std_logic;
SIGNAL \otR7[10]~output_o\ : std_logic;
SIGNAL \otR7[11]~output_o\ : std_logic;
SIGNAL \otR7[12]~output_o\ : std_logic;
SIGNAL \otR7[13]~output_o\ : std_logic;
SIGNAL \otR7[14]~output_o\ : std_logic;
SIGNAL \otR7[15]~output_o\ : std_logic;
SIGNAL \otR7[16]~output_o\ : std_logic;
SIGNAL \otR7[17]~output_o\ : std_logic;
SIGNAL \otR7[18]~output_o\ : std_logic;
SIGNAL \otR7[19]~output_o\ : std_logic;
SIGNAL \otR7[20]~output_o\ : std_logic;
SIGNAL \otR7[21]~output_o\ : std_logic;
SIGNAL \otR7[22]~output_o\ : std_logic;
SIGNAL \otR7[23]~output_o\ : std_logic;
SIGNAL \otR7[24]~output_o\ : std_logic;
SIGNAL \otR7[25]~output_o\ : std_logic;
SIGNAL \otR7[26]~output_o\ : std_logic;
SIGNAL \otR7[27]~output_o\ : std_logic;
SIGNAL \otR7[28]~output_o\ : std_logic;
SIGNAL \otR7[29]~output_o\ : std_logic;
SIGNAL \otR7[30]~output_o\ : std_logic;
SIGNAL \otR7[31]~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \fd|adder|addsloop:13:add1to31|soma~combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1119w[3]~0_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1097w[3]~0_combout\ : std_logic;
SIGNAL \fd|MuxPC|selected[1]~1_combout\ : std_logic;
SIGNAL \fd|adder|addsloop:2:add1to31|soma~combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1130w[3]~0_combout\ : std_logic;
SIGNAL \fd|adder|addsloop:3:add1to31|soma~combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1108w[3]~0_combout\ : std_logic;
SIGNAL \fd|adder|addsloop:3:add1to31|w3~combout\ : std_logic;
SIGNAL \fd|adder|addsloop:4:add1to31|soma~combout\ : std_logic;
SIGNAL \fd|adder2|addsloop:3:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|adder|addsloop:4:add1to31|w3~combout\ : std_logic;
SIGNAL \fd|adder|addsloop:6:add1to31|soma~combout\ : std_logic;
SIGNAL \fd|adder2|addsloop:4:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|adder2|addsloop:5:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|adder|addsloop:5:add1to31|w3~combout\ : std_logic;
SIGNAL \fd|adder2|addsloop:6:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a229~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a197~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~169_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a165~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a133~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~168_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1064w[3]~0_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~165_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1075w[3]~0_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a69~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1086w[3]~0_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a101~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~166_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~167_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~170_combout\ : std_logic;
SIGNAL \fd|adder|addsloop:6:add1to31|w3~combout\ : std_logic;
SIGNAL \fd|adder2|addsloop:7:add1to31|soma~combout\ : std_logic;
SIGNAL \fd|adder|addsloop:7:add1to31|soma~combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~16_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a126~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a94~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~17_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~18_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a159~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a191~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~13_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a255~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a223~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~14_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~15_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a63~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~10_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a95~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a127~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~11_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~12_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a190~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a158~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~19_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a222~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a254~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~20_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~21_combout\ : std_logic;
SIGNAL \ucfd|Mux1~0_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a92~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a124~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~5_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~4_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~195_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a123~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a91~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~29_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~28_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~30_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a218~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a250~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~38_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a154~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a186~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~37_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~34_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a90~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a122~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~35_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~36_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~39_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a219~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a251~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~32_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a187~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a155~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~31_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~33_combout\ : std_logic;
SIGNAL \ucfd|Equal0~0_combout\ : std_logic;
SIGNAL \ucfd|Equal0~1_combout\ : std_logic;
SIGNAL \fd|UCalu|Equal2~0_combout\ : std_logic;
SIGNAL \fd|UCalu|output[1]~1_combout\ : std_logic;
SIGNAL \ucfd|Mux1~2_combout\ : std_logic;
SIGNAL \ucfd|ULAop[0]~0_combout\ : std_logic;
SIGNAL \fd|UCalu|Equal5~0_combout\ : std_logic;
SIGNAL \fd|UCalu|Equal6~0_combout\ : std_logic;
SIGNAL \fd|UCalu|Equal6~1_combout\ : std_logic;
SIGNAL \fd|UCalu|Equal2~1_combout\ : std_logic;
SIGNAL \fd|UCalu|comb~4_combout\ : std_logic;
SIGNAL \fd|UCalu|output[3]~0_combout\ : std_logic;
SIGNAL \fd|UCalu|comb~6_combout\ : std_logic;
SIGNAL \fd|UCalu|comb~5_combout\ : std_logic;
SIGNAL \fd|UCalu|output[2]~2_combout\ : std_logic;
SIGNAL \fd|UCalu|comb~8_combout\ : std_logic;
SIGNAL \fd|UCalu|comb~9_combout\ : std_logic;
SIGNAL \ucfd|Equal1~0_combout\ : std_logic;
SIGNAL \ucfd|Equal2~0_combout\ : std_logic;
SIGNAL \ucfd|Mux3~0_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a239~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a207~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~109_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a111~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a79~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~106_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~105_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~107_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a143~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a175~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~108_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~110_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[31]~2_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a148~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a212~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~67_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a244~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a180~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~66_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a84~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~64_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a116~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~63_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~65_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ : std_logic;
SIGNAL \ucfd|Equal2~0_wirecell_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a145~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a209~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~56_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a241~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a177~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~55_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a81~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~53_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a113~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~52_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~54_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a83~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a115~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~58_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~59_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a243~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a211~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a147~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a179~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~60_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~61_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a142~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a174~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~114_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a206~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a238~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~115_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a110~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a78~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~112_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~111_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~113_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~116_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a178~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a242~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~49_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a146~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a210~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~50_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a82~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~46_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a114~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~47_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~48_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a77~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a109~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~118_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~117_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~119_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a237~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a205~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~121_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a173~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a141~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~120_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~122_combout\ : std_logic;
SIGNAL \fd|MuxRtRd|selected[2]~4_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to28|Equal0~5_combout\ : std_logic;
SIGNAL \ucfd|Mux3~1_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~69_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a112~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~70_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~71_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a176~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a144~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~72_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a240~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a208~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~73_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ : std_logic;
SIGNAL \fd|MuxRtRd|selected[0]~2_combout\ : std_logic;
SIGNAL \fd|MuxRtRd|selected[4]~1_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a140~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a172~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~126_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a76~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a108~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~124_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~123_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~125_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a236~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a204~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~127_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~128_combout\ : std_logic;
SIGNAL \fd|MuxRtRd|selected[1]~0_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to31|Equal0~0_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to27|Equal0~0_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to3|Equal0~4_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to11|Equal0~0_combout\ : std_logic;
SIGNAL \fd|MuxRtRd|selected[3]~3_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to19|Equal0~0_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to19|Equal0~1_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to3|Equal0~5_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[0]~10_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[0]~11_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to7|DOUT[0]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to7|Equal0~0_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to24|Equal0~5_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to23|Equal0~0_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to32|Equal0~6_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to31|Equal0~1_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to15|Equal0~0_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[0]~17_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[0]~18_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to21|DOUT[0]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to17|Equal0~6_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to29|Equal0~2_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to21|Equal0~2_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to29|Equal0~3_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to13|DOUT[0]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to14|Equal0~5_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to13|Equal0~2_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to13|Equal0~3_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to5|Equal0~2_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[0]~12_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[0]~13_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to9|Equal0~0_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to25|DOUT[0]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to25|Equal0~0_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to17|Equal0~7_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[0]~14_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[0]~15_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[0]~16_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[0]~19_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to16|Equal0~0_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to16|Equal0~1_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to14|Equal0~4_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to10|Equal0~0_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to12|Equal0~0_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[0]~0_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[0]~1_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to32|Equal0~4_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to28|Equal0~4_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to32|Equal0~5_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to30|Equal0~0_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to26|Equal0~0_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[0]~7_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[0]~8_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to20|Equal0~0_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to20|Equal0~1_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to18|Equal0~0_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to22|DOUT[0]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to22|Equal0~0_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to24|DOUT[0]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to24|Equal0~4_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[0]~2_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[0]~3_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to6|Equal0~0_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to8|Equal0~0_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to4|Equal0~0_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to2|Equal0~0_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[0]~4_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[0]~5_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[0]~6_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[0]~9_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[0]~669_combout\ : std_logic;
SIGNAL \fd|UCalu|comb~7_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[0]~0_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[0]~1_combout\ : std_logic;
SIGNAL \fd|ALU|choiceB|selected[0]~0_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a247~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a183~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~102_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a151~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a215~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~103_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a119~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~99_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a87~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~100_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~101_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a182~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a246~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~84_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a150~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a214~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~85_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a86~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~82_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a118~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~81_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~83_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a152~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a216~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~97_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a120~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~93_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a88~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~94_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~95_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a184~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a248~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~96_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a217~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a153~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~91_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a185~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a249~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~90_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a89~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~88_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a121~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~87_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~89_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[0]~5_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[0]~6_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[0]~7_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[0]~8_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[0]~9_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a149~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a181~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~78_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a213~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a245~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~79_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a117~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a85~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~76_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~75_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~77_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[0]~0_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[0]~1_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[0]~2_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[0]~3_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[0]~4_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[0]~10_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[0]~11_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[0]~16_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[0]~17_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[0]~14_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[0]~15_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[0]~18_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[0]~12_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[0]~13_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[0]~19_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[0]~20_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[0]~60_combout\ : std_logic;
SIGNAL \fd|ALU|adder|a0|soma~0_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to9|DOUT[2]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to25|DOUT[2]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to17|DOUT[2]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to1|DOUT[2]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to1|Equal0~2_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[2]~622_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[2]~623_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to13|DOUT[2]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[2]~620_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[2]~621_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[2]~624_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[2]~625_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[2]~626_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[2]~618_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[2]~619_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[2]~627_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[2]~608_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[2]~609_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[2]~610_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[2]~611_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to8|DOUT[2]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to6|DOUT[2]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to4|DOUT[2]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to2|DOUT[2]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[2]~612_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[2]~613_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[2]~614_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[2]~615_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[2]~616_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[2]~617_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[2]~671_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[1]~645_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[1]~646_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[1]~638_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[1]~639_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[1]~640_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[1]~641_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to25|DOUT[1]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to17|DOUT[1]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to1|DOUT[1]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to9|DOUT[1]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[1]~642_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[1]~643_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[1]~644_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[1]~647_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to18|DOUT[1]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[1]~628_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to24|DOUT[1]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[1]~629_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to8|DOUT[1]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to4|DOUT[1]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to6|DOUT[1]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to2|DOUT[1]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[1]~632_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[1]~633_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[1]~630_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[1]~631_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[1]~634_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[1]~635_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[1]~636_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[1]~637_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[1]~670_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[3]~587_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[3]~588_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to32|DOUT[3]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to26|DOUT[3]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[3]~594_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[3]~595_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[3]~589_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[3]~590_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to6|DOUT[3]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[3]~591_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[3]~592_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[3]~593_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[3]~596_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[3]~604_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[3]~605_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[3]~597_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[3]~598_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to3|DOUT[3]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[3]~599_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[3]~600_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[3]~601_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[3]~602_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[3]~603_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[3]~606_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[3]~607_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[26]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[28]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[9]~490_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[9]~491_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to20|DOUT[9]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[9]~483_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[9]~484_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to2|DOUT[9]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[9]~487_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[9]~488_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to12|DOUT[9]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to14|DOUT[9]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[9]~485_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[9]~486_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[9]~489_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[9]~492_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[9]~493_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[9]~494_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to3|DOUT[9]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[9]~495_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[9]~496_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[9]~497_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[9]~498_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[9]~499_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to23|DOUT[9]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[9]~500_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[9]~501_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[9]~502_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[9]~503_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a169~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a137~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~144_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a233~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a201~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~145_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a73~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a105~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~142_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~141_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~143_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~146_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[9]~24_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to11|DOUT[8]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to3|DOUT[8]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[8]~514_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[8]~515_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to29|DOUT[8]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to5|DOUT[8]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[8]~516_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[8]~517_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to25|DOUT[8]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to1|DOUT[8]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[8]~518_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[8]~519_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[8]~520_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to31|DOUT[8]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to15|DOUT[8]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[8]~521_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[8]~522_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[8]~523_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to22|DOUT[8]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[8]~506_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[8]~507_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to4|DOUT[8]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[8]~508_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[8]~509_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[8]~510_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[8]~511_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[8]~512_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[8]~504_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[8]~505_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[8]~513_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[8]~524_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a168~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a136~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~150_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a200~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a232~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~151_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~147_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a104~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~148_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~149_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~152_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[8]~25_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a135~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a167~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~156_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a103~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a71~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~154_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~153_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~155_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a199~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a231~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~157_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~158_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[7]~26_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to20|DOUT[7]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[7]~525_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[7]~526_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to2|DOUT[7]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[7]~529_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[7]~530_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to12|DOUT[7]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to14|DOUT[7]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[7]~527_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[7]~528_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[7]~531_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[7]~532_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[7]~533_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[7]~534_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[7]~535_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[7]~536_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to31|DOUT[7]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[7]~542_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[7]~543_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to25|DOUT[7]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to1|DOUT[7]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[7]~539_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[7]~540_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[7]~537_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[7]~538_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[7]~541_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[7]~544_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[7]~545_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[6]~27_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[6]~546_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[6]~547_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[6]~553_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[6]~554_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to4|DOUT[6]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to2|DOUT[6]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[6]~550_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[6]~551_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[6]~548_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[6]~549_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[6]~552_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[6]~555_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to19|DOUT[6]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[6]~556_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[6]~557_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to25|DOUT[6]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to1|DOUT[6]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[6]~560_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[6]~561_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to29|DOUT[6]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to5|DOUT[6]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[6]~558_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[6]~559_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[6]~562_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to15|DOUT[6]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[6]~563_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[6]~564_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[6]~565_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[6]~566_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[5]~28_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[5]~579_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[5]~580_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to25|DOUT[5]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to1|DOUT[5]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[5]~581_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[5]~582_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[5]~583_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to15|DOUT[5]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to7|DOUT[5]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[5]~584_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[5]~585_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[5]~577_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[5]~578_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[5]~586_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to28|DOUT[5]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[5]~574_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[5]~575_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to22|DOUT[5]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to20|DOUT[5]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[5]~567_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[5]~568_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to4|DOUT[5]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to2|DOUT[5]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[5]~571_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[5]~572_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to12|DOUT[5]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to16|DOUT[5]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to14|DOUT[5]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to10|DOUT[5]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[5]~569_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[5]~570_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[5]~573_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[5]~576_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[5]~587_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to14|DOUT[4]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to16|DOUT[4]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to10|DOUT[4]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[4]~588_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[4]~589_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to28|DOUT[4]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to30|DOUT[4]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[4]~595_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[4]~596_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to6|DOUT[4]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to4|DOUT[4]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[4]~592_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[4]~593_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to22|DOUT[4]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[4]~590_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[4]~591_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[4]~594_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[4]~597_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to11|DOUT[4]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to3|DOUT[4]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[4]~598_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[4]~599_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to31|DOUT[4]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to15|DOUT[4]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[4]~605_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[4]~606_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to9|DOUT[4]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to25|DOUT[4]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to1|DOUT[4]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[4]~602_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[4]~603_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to29|DOUT[4]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to21|DOUT[4]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to5|DOUT[4]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[4]~600_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[4]~601_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[4]~604_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[4]~607_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[4]~608_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[3]~30_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[2]~31_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[2]~32_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[1]~33_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[1]~34_combout\ : std_logic;
SIGNAL \fd|ALU|adder|a0|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:1:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:2:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:3:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:4:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:5:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:6:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:7:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:8:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[9]~109_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[9]~110_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[12]~427_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[12]~428_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[12]~420_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[12]~421_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to18|DOUT[12]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[12]~422_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[12]~423_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[12]~424_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[12]~425_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[12]~426_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[12]~429_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[12]~430_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[12]~431_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to31|DOUT[12]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to15|DOUT[12]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[12]~437_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[12]~438_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[12]~434_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[12]~435_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[12]~432_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[12]~433_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[12]~436_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[12]~439_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[12]~440_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[12]~21_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[11]~22_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[11]~448_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[11]~449_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[11]~441_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[11]~442_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to12|DOUT[11]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to14|DOUT[11]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[11]~443_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[11]~444_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to8|DOUT[11]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to4|DOUT[11]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to2|DOUT[11]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to6|DOUT[11]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[11]~445_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[11]~446_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[11]~447_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[11]~450_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to29|DOUT[11]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to21|DOUT[11]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[11]~451_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[11]~452_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to23|DOUT[11]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[11]~458_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[11]~459_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[11]~453_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[11]~454_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[11]~455_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[11]~456_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[11]~457_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[11]~460_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[11]~461_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to28|DOUT[10]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to30|DOUT[10]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[10]~469_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[10]~470_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[10]~462_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[10]~463_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[10]~466_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[10]~467_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to18|DOUT[10]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[10]~464_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[10]~465_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[10]~468_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[10]~471_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[10]~476_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[10]~477_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to29|DOUT[10]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to5|DOUT[10]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[10]~474_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[10]~475_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[10]~478_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[10]~472_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[10]~473_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[10]~479_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[10]~480_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[10]~481_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[10]~482_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a234~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a202~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~139_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a106~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a74~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~136_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~135_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~137_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a170~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a138~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~138_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~140_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[10]~23_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:9:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:10:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:11:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[12]~103_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[12]~104_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[38]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[40]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to27|DOUT[16]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to11|DOUT[16]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[16]~346_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[16]~347_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to15|DOUT[16]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to7|DOUT[16]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[16]~353_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[16]~354_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[16]~348_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[16]~349_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to9|DOUT[16]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to17|DOUT[16]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[16]~350_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[16]~351_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[16]~352_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[16]~355_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to10|DOUT[16]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[16]~336_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[16]~337_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[16]~340_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to8|DOUT[16]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[16]~341_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to24|DOUT[16]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[16]~338_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[16]~339_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[16]~342_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[16]~343_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[16]~344_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[16]~345_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[16]~356_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[16]~17_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[15]~18_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to13|DOUT[15]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to5|DOUT[15]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to21|DOUT[15]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[15]~367_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[15]~368_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[15]~371_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[15]~372_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[15]~369_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[15]~370_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[15]~373_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[15]~374_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[15]~375_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[15]~376_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[15]~357_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[15]~358_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to14|DOUT[15]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[15]~359_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[15]~360_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[15]~361_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to4|DOUT[15]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[15]~362_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[15]~363_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[15]~364_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[15]~365_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[15]~366_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[15]~377_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[14]~388_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[14]~389_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to15|DOUT[14]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[14]~395_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[14]~396_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[14]~390_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[14]~391_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[14]~392_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[14]~393_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[14]~394_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[14]~397_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to10|DOUT[14]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to12|DOUT[14]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[14]~378_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[14]~379_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[14]~385_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[14]~386_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to20|DOUT[14]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to18|DOUT[14]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to22|DOUT[14]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[14]~380_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[14]~381_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[14]~382_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to6|DOUT[14]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[14]~383_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[14]~384_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[14]~387_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[14]~398_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[14]~19_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[13]~20_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[13]~406_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[13]~407_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to4|DOUT[13]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[13]~403_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[13]~404_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to12|DOUT[13]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to14|DOUT[13]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[13]~401_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[13]~402_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[13]~405_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to20|DOUT[13]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[13]~399_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[13]~400_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[13]~408_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[13]~416_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[13]~417_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to21|DOUT[13]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[13]~409_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[13]~410_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[13]~413_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[13]~414_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to19|DOUT[13]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to11|DOUT[13]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[13]~411_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[13]~412_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[13]~415_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[13]~418_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[13]~419_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:12:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:13:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:14:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:15:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[16]~95_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[16]~96_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[44]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[43]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[46]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[48]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[47]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[56]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[58]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[69]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[71]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[72]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to3|DOUT[31]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[31]~660_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[31]~661_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[31]~662_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[31]~663_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[31]~664_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[31]~665_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[31]~666_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to5|DOUT[31]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[31]~658_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[31]~659_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[31]~667_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[31]~648_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[31]~649_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to4|DOUT[31]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[31]~652_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[31]~653_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[31]~650_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[31]~651_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[31]~654_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[31]~655_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[31]~656_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[31]~657_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[31]~668_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[30]~60_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[1]~62_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to4|DOUT[30]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[30]~46_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[30]~47_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[30]~44_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[30]~45_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[30]~48_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[30]~49_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[30]~50_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to14|DOUT[30]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[30]~42_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[30]~43_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[30]~51_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[30]~59_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[30]~60_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to5|DOUT[30]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[30]~54_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[30]~55_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to1|DOUT[30]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[30]~56_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[30]~57_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[30]~58_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[30]~52_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[30]~53_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[30]~61_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[30]~62_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[30]~68_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[30]~64_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[30]~63_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to5|DOUT[29]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[29]~73_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[29]~74_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[29]~75_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[29]~76_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[29]~77_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[29]~78_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[29]~79_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[29]~80_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[29]~81_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[29]~82_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[29]~70_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[29]~71_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[29]~63_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[29]~64_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[29]~65_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[29]~66_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[29]~67_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to4|DOUT[29]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[29]~68_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[29]~69_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[29]~72_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[29]~83_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[29]~4_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[28]~5_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[28]~84_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[28]~85_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[28]~91_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[28]~92_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[28]~88_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[28]~89_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[28]~86_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[28]~87_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[28]~90_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[28]~93_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to5|DOUT[28]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[28]~96_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[28]~97_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[28]~98_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[28]~99_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[28]~100_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to7|DOUT[28]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[28]~101_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[28]~102_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to3|DOUT[28]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[28]~94_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[28]~95_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[28]~103_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[28]~104_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[27]~6_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[27]~109_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to4|DOUT[27]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[27]~110_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[27]~107_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[27]~108_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[27]~111_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[27]~105_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[27]~106_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[27]~112_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[27]~113_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[27]~114_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[27]~122_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[27]~123_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[27]~117_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[27]~118_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[27]~119_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[27]~120_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[27]~121_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to5|DOUT[27]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[27]~115_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[27]~116_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[27]~124_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[27]~125_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[26]~7_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[26]~128_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[26]~129_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to4|DOUT[26]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[26]~130_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[26]~131_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[26]~132_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[26]~133_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[26]~134_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[26]~126_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[26]~127_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[26]~135_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[26]~136_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[26]~137_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[26]~143_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[26]~144_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to5|DOUT[26]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[26]~138_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[26]~139_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[26]~140_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[26]~141_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[26]~142_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[26]~145_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[26]~146_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[25]~154_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[25]~155_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[25]~147_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[25]~148_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[25]~149_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[25]~150_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to6|DOUT[25]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[25]~151_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to4|DOUT[25]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[25]~152_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[25]~153_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[25]~156_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[25]~161_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[25]~162_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[25]~159_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[25]~160_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[25]~163_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to7|DOUT[25]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[25]~164_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[25]~165_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to5|DOUT[25]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[25]~157_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[25]~158_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[25]~166_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[25]~167_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[25]~8_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[24]~182_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[24]~183_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to5|DOUT[24]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[24]~180_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[24]~181_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[24]~184_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to7|DOUT[24]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[24]~185_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[24]~186_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[24]~178_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[24]~179_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[24]~187_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[24]~168_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[24]~169_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[24]~175_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[24]~176_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to8|DOUT[24]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[24]~172_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[24]~173_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[24]~170_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[24]~171_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[24]~174_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[24]~177_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[24]~188_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[24]~9_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[23]~10_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to13|DOUT[23]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to5|DOUT[23]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[23]~199_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[23]~200_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to3|DOUT[23]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[23]~201_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[23]~202_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[23]~203_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[23]~204_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[23]~205_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to7|DOUT[23]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[23]~206_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[23]~207_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[23]~208_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[23]~196_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[23]~197_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[23]~189_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[23]~190_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to2|DOUT[23]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[23]~193_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[23]~194_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[23]~191_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[23]~192_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[23]~195_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[23]~198_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[23]~209_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[22]~11_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[22]~222_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[22]~223_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[22]~224_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[22]~225_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[22]~226_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[22]~227_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[22]~228_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to27|DOUT[22]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to3|DOUT[22]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[22]~220_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[22]~221_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[22]~229_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[22]~210_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[22]~211_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to6|DOUT[22]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[22]~214_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[22]~215_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to18|DOUT[22]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[22]~212_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[22]~213_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[22]~216_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[22]~217_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[22]~218_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[22]~219_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[22]~230_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[21]~248_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[21]~249_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[21]~241_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[21]~242_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to3|DOUT[21]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[21]~243_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[21]~244_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[21]~245_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[21]~246_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[21]~247_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[21]~250_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[21]~238_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[21]~239_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[21]~233_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[21]~234_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to4|DOUT[21]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to2|DOUT[21]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[21]~235_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[21]~236_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[21]~237_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[21]~231_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[21]~232_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[21]~240_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[21]~251_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[20]~13_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to14|DOUT[20]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[20]~252_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[20]~253_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[20]~259_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[20]~260_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to6|DOUT[20]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to2|DOUT[20]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[20]~256_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[20]~257_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[20]~254_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[20]~255_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[20]~258_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[20]~261_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to3|DOUT[20]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[20]~262_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to11|DOUT[20]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[20]~263_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to7|DOUT[20]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[20]~269_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[20]~270_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[20]~264_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[20]~265_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[20]~266_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[20]~267_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[20]~268_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[20]~271_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[20]~272_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[19]~290_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[19]~291_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[19]~283_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[19]~284_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to3|DOUT[19]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[19]~285_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[19]~286_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[19]~287_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[19]~288_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[19]~289_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[19]~292_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[19]~273_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[19]~274_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[19]~280_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[19]~281_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[19]~275_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[19]~276_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to2|DOUT[19]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[19]~277_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[19]~278_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[19]~279_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[19]~282_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[19]~293_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[19]~14_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[18]~301_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[18]~302_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[18]~294_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[18]~295_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to6|DOUT[18]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to8|DOUT[18]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to2|DOUT[18]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to4|DOUT[18]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[18]~298_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[18]~299_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to24|DOUT[18]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to22|DOUT[18]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[18]~296_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[18]~297_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[18]~300_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[18]~303_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to29|DOUT[18]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to5|DOUT[18]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[18]~306_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[18]~307_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[18]~308_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[18]~309_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[18]~310_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to7|DOUT[18]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[18]~311_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[18]~312_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to3|DOUT[18]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[18]~304_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[18]~305_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[18]~313_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[18]~314_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[18]~15_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[17]~322_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[17]~323_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to4|DOUT[17]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to8|DOUT[17]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to2|DOUT[17]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[17]~319_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[17]~320_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[17]~317_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[17]~318_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[17]~321_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[17]~315_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[17]~316_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[17]~324_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to5|DOUT[17]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[17]~325_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[17]~326_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to23|DOUT[17]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[17]~332_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[17]~333_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[17]~329_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[17]~330_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[17]~327_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[17]~328_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[17]~331_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[17]~334_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[17]~335_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[17]~16_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:16:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:17:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:18:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:19:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:20:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:21:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:22:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:23:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:24:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:25:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:26:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:27:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:28:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:29:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[30]~65_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[30]~61_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[30]~34_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[30]~35_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[30]~32_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[30]~33_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[30]~36_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[30]~37_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[30]~38_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[30]~30_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[30]~31_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[30]~39_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[30]~27_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[30]~28_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[30]~20_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[30]~21_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[30]~22_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[30]~23_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[30]~24_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[30]~25_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[30]~26_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[30]~29_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[30]~40_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[70]~feeder_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[29]~58_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[29]~69_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[29]~70_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[29]~59_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[29]~55_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[29]~56_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[29]~53_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[29]~54_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[29]~57_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[29]~58_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[29]~59_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[29]~51_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[29]~52_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[29]~60_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[29]~41_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[29]~42_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[29]~48_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[29]~49_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[29]~43_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[29]~44_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[29]~45_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[29]~46_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[29]~47_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[29]~50_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[29]~61_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[68]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[67]~feeder_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[28]~56_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[28]~71_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[28]~72_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[28]~57_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[28]~74_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[28]~75_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[28]~76_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[28]~77_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[28]~78_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[28]~72_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[28]~73_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[28]~79_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[28]~80_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[28]~81_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[28]~69_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[28]~70_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[28]~62_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[28]~63_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[28]~66_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[28]~67_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[28]~64_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[28]~65_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[28]~68_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[28]~71_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[28]~82_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[66]~feeder_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[27]~54_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[27]~73_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[27]~74_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[27]~55_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[27]~97_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[27]~98_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[27]~95_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[27]~96_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[27]~99_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[27]~100_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[27]~101_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[27]~93_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[27]~94_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[27]~102_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[27]~90_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[27]~91_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[27]~87_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[27]~88_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[27]~85_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[27]~86_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[27]~89_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[27]~83_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[27]~84_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[27]~92_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[27]~103_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[64]~feeder_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[26]~52_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[26]~75_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[26]~76_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[26]~53_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to14|DOUT[26]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[26]~104_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[26]~105_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[26]~111_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[26]~112_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[26]~108_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[26]~109_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[26]~106_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[26]~107_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[26]~110_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[26]~113_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[26]~118_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[26]~119_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[26]~116_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[26]~117_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[26]~120_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[26]~114_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[26]~115_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[26]~121_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[26]~122_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[26]~123_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[26]~124_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[62]~feeder_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[25]~50_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[25]~77_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[25]~78_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[25]~51_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[25]~125_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[25]~126_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[25]~129_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[25]~130_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[25]~127_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[25]~128_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[25]~131_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[25]~132_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[25]~133_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[25]~134_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[25]~135_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[25]~136_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[25]~142_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[25]~143_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[25]~139_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[25]~140_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[25]~137_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[25]~138_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[25]~141_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[25]~144_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[25]~145_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[60]~feeder_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[24]~48_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[24]~79_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[24]~80_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[24]~49_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[24]~163_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[24]~164_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[24]~158_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[24]~159_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[24]~160_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[24]~161_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[24]~162_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[24]~156_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[24]~157_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[24]~165_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[24]~148_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[24]~149_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[24]~150_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[24]~151_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[24]~152_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[24]~146_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[24]~147_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[24]~153_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[24]~154_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[24]~155_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[24]~166_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[23]~46_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[23]~81_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[23]~82_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[23]~47_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[23]~167_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[23]~168_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[23]~169_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[23]~170_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[23]~171_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[23]~172_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[23]~173_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[23]~174_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[23]~175_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[23]~176_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[23]~181_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[23]~182_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[23]~179_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[23]~180_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[23]~183_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[23]~184_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[23]~185_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[23]~177_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[23]~178_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[23]~186_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[23]~187_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[55]~feeder_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[22]~44_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[22]~83_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[22]~84_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[22]~45_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[22]~192_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[22]~193_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[22]~190_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[22]~191_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[22]~194_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[22]~188_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[22]~189_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[22]~195_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[22]~196_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[22]~197_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[22]~198_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[22]~199_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[22]~205_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[22]~206_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[22]~202_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[22]~203_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[22]~200_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[22]~201_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[22]~204_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[22]~207_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[22]~208_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[52]~feeder_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[20]~40_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[20]~87_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[20]~88_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[20]~41_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[20]~237_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[20]~238_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[20]~230_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[20]~231_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[20]~234_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[20]~235_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[20]~232_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[20]~233_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[20]~236_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[20]~239_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[20]~247_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[20]~248_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[20]~240_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[20]~241_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[20]~242_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[20]~243_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[20]~244_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[20]~245_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[20]~246_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[20]~249_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[20]~250_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[50]~feeder_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[19]~38_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[19]~89_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[19]~90_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[19]~39_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[19]~258_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[19]~259_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[19]~253_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[19]~254_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[19]~255_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[19]~256_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[19]~257_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[19]~251_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[19]~252_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[19]~260_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[19]~268_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[19]~269_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[19]~261_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[19]~262_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[19]~265_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[19]~266_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[19]~263_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[19]~264_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[19]~267_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[19]~270_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[19]~271_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[18]~36_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[18]~91_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[18]~92_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[18]~37_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[18]~289_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[18]~290_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[18]~282_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[18]~283_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[18]~286_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[18]~287_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[18]~284_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[18]~285_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[18]~288_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[18]~291_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[18]~279_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[18]~280_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[18]~276_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[18]~277_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[18]~274_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[18]~275_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[18]~278_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[18]~272_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[18]~273_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[18]~281_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[18]~292_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[17]~34_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[17]~93_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[17]~94_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[17]~35_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[17]~295_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[17]~296_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[17]~297_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[17]~298_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[17]~299_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[17]~300_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[17]~301_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[17]~293_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[17]~294_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[17]~302_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[17]~307_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[17]~308_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[17]~305_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[17]~306_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[17]~309_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[17]~303_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[17]~304_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[17]~310_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[17]~311_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[17]~312_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[17]~313_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[16]~32_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[16]~33_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[16]~321_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[16]~322_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[16]~314_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[16]~315_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[16]~316_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[16]~317_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[16]~318_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[16]~319_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[16]~320_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[16]~323_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[16]~331_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[16]~332_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[16]~328_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[16]~329_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[16]~326_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[16]~327_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[16]~330_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[16]~324_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[16]~325_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[16]~333_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[16]~334_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[42]~feeder_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[15]~30_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[15]~97_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[15]~98_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[15]~31_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[15]~337_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[15]~338_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[15]~339_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[15]~340_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[15]~341_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[15]~342_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[15]~343_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[15]~335_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[15]~336_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[15]~344_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[15]~352_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[15]~353_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[15]~349_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[15]~350_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[15]~347_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[15]~348_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[15]~351_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[15]~345_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[15]~346_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[15]~354_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[15]~355_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[14]~28_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[14]~99_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[14]~100_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[14]~29_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[14]~366_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[14]~367_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[14]~373_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[14]~374_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[14]~368_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[14]~369_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[14]~370_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[14]~371_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[14]~372_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[14]~375_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[14]~363_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[14]~364_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[14]~356_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[14]~357_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[14]~358_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[14]~359_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[14]~360_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[14]~361_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[14]~362_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[14]~365_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[14]~376_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[13]~26_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[13]~101_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[13]~102_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[13]~27_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to31|DOUT[13]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[13]~394_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[13]~395_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[13]~387_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[13]~388_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[13]~391_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[13]~392_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[13]~389_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[13]~390_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[13]~393_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[13]~396_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[13]~377_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[13]~378_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[13]~379_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[13]~380_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[13]~381_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[13]~382_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[13]~383_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[13]~384_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[13]~385_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[13]~386_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[13]~397_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[36]~feeder_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[12]~24_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[12]~25_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[12]~408_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[12]~409_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[12]~412_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[12]~413_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[12]~410_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[12]~411_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[12]~414_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[12]~415_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[12]~416_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[12]~417_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[12]~398_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[12]~399_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[12]~405_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[12]~406_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[12]~400_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[12]~401_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[12]~402_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[12]~403_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[12]~404_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[12]~407_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[12]~418_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[34]~feeder_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[11]~22_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[11]~105_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[11]~106_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[11]~23_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[11]~419_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[11]~420_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[11]~426_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[11]~427_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[11]~423_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[11]~424_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[11]~421_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[11]~422_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[11]~425_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[11]~428_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[11]~436_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[11]~437_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[11]~429_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[11]~430_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[11]~433_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[11]~434_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[11]~431_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[11]~432_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[11]~435_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[11]~438_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[11]~439_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[32]~feeder_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[10]~20_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[10]~107_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[10]~108_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[10]~21_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[10]~440_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[10]~441_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[10]~444_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[10]~445_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[10]~442_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[10]~443_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[10]~446_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[10]~447_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[10]~448_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[10]~449_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[10]~450_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[10]~451_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[10]~457_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[10]~458_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[10]~452_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[10]~453_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[10]~454_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[10]~455_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[10]~456_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[10]~459_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[10]~460_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[30]~feeder_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[9]~18_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[9]~19_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to4|DOUT[9]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[9]~465_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[9]~466_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[9]~463_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[9]~464_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[9]~467_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[9]~461_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[9]~462_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[9]~468_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[9]~469_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[9]~470_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[9]~478_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[9]~479_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[9]~471_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[9]~472_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[9]~473_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[9]~474_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[9]~475_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[9]~476_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[9]~477_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[9]~480_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[9]~481_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[8]~16_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[8]~111_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[8]~112_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[8]~17_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to10|DOUT[8]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[8]~482_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[8]~483_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[8]~489_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[8]~490_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[8]~486_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[8]~487_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[8]~484_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[8]~485_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[8]~488_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[8]~491_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[8]~492_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[8]~493_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[8]~499_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[8]~500_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[8]~494_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[8]~495_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[8]~496_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[8]~497_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[8]~498_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[8]~501_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[8]~502_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[7]~14_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[7]~113_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[7]~114_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[7]~15_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[7]~513_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[7]~514_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[7]~515_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[7]~516_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[7]~517_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[7]~518_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[7]~519_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[7]~520_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[7]~521_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[7]~522_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[7]~507_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[7]~508_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[7]~505_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[7]~506_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[7]~509_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[7]~510_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[7]~511_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[7]~503_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[7]~504_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[7]~512_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[7]~523_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[24]~feeder_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[6]~12_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[6]~115_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[6]~116_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[6]~13_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[6]~528_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[6]~529_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[6]~526_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[6]~527_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[6]~530_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[6]~524_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[6]~525_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[6]~531_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[6]~532_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[6]~533_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[6]~538_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[6]~539_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[6]~536_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[6]~537_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[6]~540_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[6]~534_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[6]~535_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[6]~541_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[6]~542_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[6]~543_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[6]~544_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[22]~feeder_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[5]~10_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[5]~117_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[5]~118_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[5]~11_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[5]~555_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[5]~556_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[5]~562_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[5]~563_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[5]~559_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[5]~560_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[5]~557_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[5]~558_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[5]~561_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[5]~564_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[5]~545_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[5]~546_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[5]~552_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[5]~553_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[5]~549_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[5]~550_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[5]~547_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[5]~548_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[5]~551_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[5]~554_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[5]~565_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[20]~feeder_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[4]~8_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[4]~9_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to20|DOUT[4]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[4]~568_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[4]~569_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[4]~570_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[4]~571_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[4]~572_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[4]~566_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[4]~567_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[4]~573_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[4]~574_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[4]~575_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[4]~583_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[4]~584_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[4]~576_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[4]~577_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[4]~578_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[4]~579_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[4]~580_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[4]~581_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[4]~582_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[4]~585_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[4]~586_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[4]~29_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[4]~119_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[4]~120_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[18]~feeder_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[3]~6_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[3]~7_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[3]~626_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[3]~627_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[3]~619_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[3]~620_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[3]~623_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[3]~624_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[3]~621_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[3]~622_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[3]~625_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[3]~628_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[3]~609_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[3]~610_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[3]~616_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[3]~617_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[3]~611_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[3]~612_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[3]~613_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[3]~614_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[3]~615_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[3]~618_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[3]~629_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[3]~121_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[3]~122_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[16]~feeder_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[2]~4_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[2]~5_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[2]~630_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[2]~631_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[2]~637_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[2]~638_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[2]~632_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[2]~633_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[2]~634_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[2]~635_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[2]~636_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[2]~639_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[2]~647_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[2]~648_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[2]~640_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[2]~641_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[2]~644_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[2]~645_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[2]~642_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[2]~643_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[2]~646_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[2]~649_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[2]~650_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[2]~123_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[2]~124_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[14]~feeder_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[1]~2_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[1]~3_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[1]~668_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[1]~669_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[1]~661_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[1]~662_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[1]~663_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[1]~664_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[1]~665_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[1]~666_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[1]~667_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[1]~670_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[1]~651_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[1]~652_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[1]~658_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[1]~659_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[1]~653_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[1]~654_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[1]~655_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[1]~656_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[1]~657_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[1]~660_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[1]~671_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[1]~125_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[1]~126_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[74]~feeder_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[31]~62_combout\ : std_logic;
SIGNAL \fd|ALU|choiceB|selected[31]~1_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[30]~3_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:30:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[31]~66_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[31]~67_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[31]~63_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[31]~23_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[31]~24_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[31]~25_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[31]~26_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[31]~27_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[31]~21_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[31]~22_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[31]~28_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[31]~29_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[31]~30_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[31]~38_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[31]~39_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[31]~31_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[31]~32_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[31]~33_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[31]~34_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[31]~35_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[31]~36_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[31]~37_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[31]~40_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxA|selected[31]~41_combout\ : std_logic;
SIGNAL \fd|ALU|out4[0]~0_combout\ : std_logic;
SIGNAL \fd|ALU|out4[0]~1_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[0]~61_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[54]~feeder_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[21]~42_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[21]~43_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[21]~216_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[21]~217_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[21]~211_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[21]~212_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[21]~213_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[21]~214_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[21]~215_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[21]~209_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[21]~210_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[21]~218_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[21]~219_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[21]~220_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[21]~226_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[21]~227_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[21]~223_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[21]~224_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[21]~221_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[21]~222_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[21]~225_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[21]~228_combout\ : std_logic;
SIGNAL \fd|BankRegister|muxB|selected[21]~229_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[21]~12_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[21]~85_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[21]~86_combout\ : std_logic;
SIGNAL \fd|beqAnd~5_combout\ : std_logic;
SIGNAL \fd|beqAnd~6_combout\ : std_logic;
SIGNAL \fd|beqAnd~7_combout\ : std_logic;
SIGNAL \fd|beqAnd~0_combout\ : std_logic;
SIGNAL \fd|beqAnd~1_combout\ : std_logic;
SIGNAL \fd|beqAnd~2_combout\ : std_logic;
SIGNAL \fd|beqAnd~3_combout\ : std_logic;
SIGNAL \fd|beqAnd~4_combout\ : std_logic;
SIGNAL \fd|beqAnd~8_combout\ : std_logic;
SIGNAL \fd|beqAnd~9_combout\ : std_logic;
SIGNAL \fd|beqAnd~10_combout\ : std_logic;
SIGNAL \fd|beqAnd~11_combout\ : std_logic;
SIGNAL \fd|beqAnd~12_combout\ : std_logic;
SIGNAL \fd|PC|DOUT[7]~3_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a132~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a164~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~174_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a68~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a100~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~172_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~171_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~173_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a228~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a196~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~175_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~176_combout\ : std_logic;
SIGNAL \fd|adder2|addsloop:6:add1to31|soma~0_combout\ : std_logic;
SIGNAL \fd|PC|DOUT[6]~2_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~177_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a99~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a67~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~178_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~179_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a195~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a227~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~181_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a131~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a163~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~180_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~182_combout\ : std_logic;
SIGNAL \fd|adder2|addsloop:5:add1to31|soma~combout\ : std_logic;
SIGNAL \fd|adder|addsloop:5:add1to31|soma~combout\ : std_logic;
SIGNAL \fd|PC|DOUT[5]~1_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a226~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a194~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~187_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~183_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a98~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a66~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~184_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~185_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a162~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a130~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~186_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~188_combout\ : std_logic;
SIGNAL \fd|adder2|addsloop:4:add1to31|soma~combout\ : std_logic;
SIGNAL \fd|PC|DOUT[4]~0_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a161~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a129~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~192_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a193~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a225~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~193_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a65~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a97~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~190_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~189_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~191_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~194_combout\ : std_logic;
SIGNAL \fd|adder2|addsloop:3:add1to31|soma~combout\ : std_logic;
SIGNAL \fd|MuxPC|selected[3]~3_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a224~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a192~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~44_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a96~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~41_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~40_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~42_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a128~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a160~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~43_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~45_combout\ : std_logic;
SIGNAL \fd|MuxPC|selected[2]~2_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a156~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a188~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~7_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a220~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a252~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~8_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~9_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~6_combout\ : std_logic;
SIGNAL \ucfd|Mux1~1_combout\ : std_logic;
SIGNAL \ucfd|Mux1~3_combout\ : std_logic;
SIGNAL \fd|MuxPC|selected[0]~0_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a203~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a235~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~133_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a107~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a75~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~130_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~129_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~131_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a139~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a171~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~132_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~134_combout\ : std_logic;
SIGNAL \fd|adder|addsloop:11:add1to31|w3~combout\ : std_logic;
SIGNAL \fd|adder|addsloop:7:add1to31|w3~combout\ : std_logic;
SIGNAL \fd|adder2|addsloop:7:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|adder2|addsloop:8:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|adder2|addsloop:9:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|adder2|addsloop:10:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|adder|addsloop:10:add1to31|w3~combout\ : std_logic;
SIGNAL \fd|adder2|addsloop:11:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|adder2|addsloop:12:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|adder2|addsloop:13:add1to31|soma~combout\ : std_logic;
SIGNAL \fd|PC|DOUT[13]~9_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a230~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a198~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~163_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a134~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a166~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~162_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a70~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a102~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~160_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~159_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~161_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~164_combout\ : std_logic;
SIGNAL \fd|adder2|addsloop:8:add1to31|soma~combout\ : std_logic;
SIGNAL \fd|adder|addsloop:8:add1to31|soma~combout\ : std_logic;
SIGNAL \fd|PC|DOUT[8]~4_combout\ : std_logic;
SIGNAL \fd|adder|addsloop:8:add1to31|w3~combout\ : std_logic;
SIGNAL \fd|adder2|addsloop:9:add1to31|soma~combout\ : std_logic;
SIGNAL \fd|adder|addsloop:9:add1to31|soma~combout\ : std_logic;
SIGNAL \fd|PC|DOUT[9]~5_combout\ : std_logic;
SIGNAL \fd|adder|addsloop:9:add1to31|w3~combout\ : std_logic;
SIGNAL \fd|adder|addsloop:10:add1to31|soma~combout\ : std_logic;
SIGNAL \fd|adder2|addsloop:10:add1to31|soma~combout\ : std_logic;
SIGNAL \fd|PC|DOUT[10]~6_combout\ : std_logic;
SIGNAL \fd|adder|addsloop:11:add1to31|soma~combout\ : std_logic;
SIGNAL \fd|adder2|addsloop:11:add1to31|soma~combout\ : std_logic;
SIGNAL \fd|PC|DOUT[11]~7_combout\ : std_logic;
SIGNAL \fd|adder|addsloop:12:add1to31|soma~combout\ : std_logic;
SIGNAL \fd|adder2|addsloop:12:add1to31|soma~combout\ : std_logic;
SIGNAL \fd|PC|DOUT[12]~8_combout\ : std_logic;
SIGNAL \fd|adder|addsloop:12:add1to31|w3~combout\ : std_logic;
SIGNAL \fd|adder|addsloop:14:add1to31|soma~combout\ : std_logic;
SIGNAL \fd|adder|addsloop:13:add1to31|w3~combout\ : std_logic;
SIGNAL \fd|adder2|addsloop:13:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|adder2|addsloop:14:add1to31|soma~combout\ : std_logic;
SIGNAL \fd|PC|DOUT[14]~10_combout\ : std_logic;
SIGNAL \fd|adder|addsloop:15:add1to31|soma~combout\ : std_logic;
SIGNAL \fd|adder2|addsloop:14:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|adder2|addsloop:15:add1to31|soma~combout\ : std_logic;
SIGNAL \fd|PC|DOUT[15]~11_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a253~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a221~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~26_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a157~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a189~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~25_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a125~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a93~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~23_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a61~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~22_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~24_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~27_combout\ : std_logic;
SIGNAL \ucfd|Equal1~1_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[12]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[0]~0_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[0]~1_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to1|DOUT[0]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|add1to7|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fd|UCalu|output\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \fd|BankRegister|add1to3|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fd|BankRegister|add1to11|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fd|PC|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fd|BankRegister|add1to5|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fd|BankRegister|add1to1|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fd|BankRegister|add1to6|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fd|BankRegister|add1to2|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fd|BankRegister|add1to4|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fd|Ram|ram_rtl_0_bypass\ : std_logic_vector(0 TO 74);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \fd|BankRegister|add1to14|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fd|BankRegister|add1to12|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fd|BankRegister|add1to10|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fd|BankRegister|add1to16|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fd|BankRegister|add1to20|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fd|BankRegister|add1to18|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fd|BankRegister|add1to24|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fd|BankRegister|add1to22|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fd|BankRegister|add1to8|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fd|BankRegister|add1to28|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fd|BankRegister|add1to30|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fd|BankRegister|add1to26|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fd|BankRegister|add1to32|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fd|BankRegister|add1to19|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fd|BankRegister|add1to27|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fd|BankRegister|add1to21|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fd|BankRegister|add1to13|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fd|BankRegister|add1to29|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fd|BankRegister|add1to9|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fd|BankRegister|add1to17|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fd|BankRegister|add1to25|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fd|BankRegister|add1to23|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fd|BankRegister|add1to31|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fd|BankRegister|add1to15|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1046w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ucfd|ALT_INV_Equal2~0_wirecell_combout\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_clk <= clk;
otR1 <= ww_otR1;
otR2 <= ww_otR2;
otR3 <= ww_otR3;
otR4 <= ww_otR4;
otR5 <= ww_otR5;
otR6 <= ww_otR6;
otR7 <= ww_otR7;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \fd|BankRegister|muxB|selected[31]~668_combout\ & \fd|BankRegister|muxB|selected[30]~40_combout\ & \fd|BankRegister|muxB|selected[29]~61_combout\ & 
\fd|BankRegister|muxB|selected[28]~82_combout\ & \fd|BankRegister|muxB|selected[27]~103_combout\ & \fd|BankRegister|muxB|selected[26]~124_combout\ & \fd|BankRegister|muxB|selected[25]~145_combout\ & \fd|BankRegister|muxB|selected[24]~166_combout\ & 
\fd|BankRegister|muxB|selected[23]~187_combout\ & \fd|BankRegister|muxB|selected[22]~208_combout\ & \fd|BankRegister|muxB|selected[21]~229_combout\ & \fd|BankRegister|muxB|selected[20]~250_combout\ & \fd|BankRegister|muxB|selected[19]~271_combout\ & 
\fd|BankRegister|muxB|selected[18]~292_combout\ & \fd|BankRegister|muxB|selected[17]~313_combout\ & \fd|BankRegister|muxB|selected[16]~334_combout\ & \fd|BankRegister|muxB|selected[15]~355_combout\ & \fd|BankRegister|muxB|selected[14]~376_combout\ & 
\fd|BankRegister|muxB|selected[13]~397_combout\ & \fd|BankRegister|muxB|selected[12]~418_combout\ & \fd|BankRegister|muxB|selected[11]~439_combout\ & \fd|BankRegister|muxB|selected[10]~460_combout\ & \fd|BankRegister|muxB|selected[9]~481_combout\ & 
\fd|BankRegister|muxB|selected[8]~502_combout\ & \fd|BankRegister|muxB|selected[7]~523_combout\ & \fd|BankRegister|muxB|selected[6]~544_combout\ & \fd|BankRegister|muxB|selected[5]~565_combout\ & \fd|BankRegister|muxB|selected[4]~586_combout\ & 
\fd|BankRegister|muxB|selected[3]~607_combout\ & \fd|BankRegister|muxB|selected[2]~671_combout\ & \fd|BankRegister|muxB|selected[1]~670_combout\ & \fd|BankRegister|muxB|selected[0]~669_combout\);

\fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\fd|ALU|final|selected[4]~120_combout\ & \fd|ALU|final|selected[3]~122_combout\ & \fd|ALU|final|selected[2]~124_combout\ & \fd|ALU|final|selected[1]~126_combout\ & 
\fd|ALU|final|selected[0]~61_combout\);

\fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\fd|ALU|final|selected[4]~120_combout\ & \fd|ALU|final|selected[3]~122_combout\ & \fd|ALU|final|selected[2]~124_combout\ & \fd|ALU|final|selected[1]~126_combout\ & 
\fd|ALU|final|selected[0]~61_combout\);

\fd|Ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a1\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a2\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a3\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a4\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a5\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a6\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a7\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a8\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a9\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a10\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a11\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a12\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a13\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a14\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a15\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a16\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a17\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a18\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a19\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a20\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a21\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a22\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a23\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a24\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a25\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a26\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a27\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a28\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a29\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a30\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a31\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a60~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a28~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a124~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a92~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a188_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a188~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a188_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a156_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a156~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a156_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a252_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a252~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a252_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a220_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a220~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a220_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a63~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a31~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a127_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a127~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a95~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a191_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a191~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a191_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a159_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a159~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a159_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a255_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a255~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a255_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a223_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a223~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a223_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a62~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a30~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a126~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a94~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a190_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a190~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a190_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a158_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a158~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a158_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a254_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a254~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a254_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a222_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a222~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a222_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a61~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a29~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a125_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a125~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a93~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a189_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a189~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a189_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a157_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a157~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a157_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a253_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a253~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a253_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a221_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a221~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a221_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a59~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a27~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a123~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a91~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a187_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a187~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a187_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a155_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a155~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a155_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a251_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a251~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a251_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a219_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a219~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a219_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a58~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a26~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a122~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a90~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a186_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a186~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a186_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a154_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a154~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a154_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a250_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a250~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a250_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a218_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a218~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a218_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a32~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a96~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a64~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a160_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a160~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a160_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a128_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a128~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a128_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a224_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a224~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a224_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a192_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a192~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a192_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a82~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a18~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a114~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a50~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a242_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a242~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a242_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a178_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a178~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a178_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a210_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a210~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a210_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a146_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a146~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a146_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a113_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a113~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a49~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a81~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a17~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a241_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a241~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a241_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a177_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a177~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a177_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a209_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a209~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a209_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a145_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a145~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a145_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a83~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a115~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a19~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a51~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a211_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a211~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a211_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a243_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a243~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a243_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a147_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a147~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a147_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a179_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a179~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a179_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a116~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a52~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a84~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a20~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a244_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a244~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a244_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a180_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a180~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a180_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a212_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a212~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a212_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a148_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a148~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a148_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a48~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a16~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a112~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a80~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a176_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a176~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a176_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a144_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a144~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a144_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a240_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a240~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a240_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a208_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a208~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a208_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a53~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a21~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a117~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a85~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a181_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a181~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a181_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a149_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a149~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a149_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a245_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a245~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a245_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a213_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a213~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a213_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a118~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a54~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a86~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a22~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a246_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a246~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a246_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a182_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a182~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a182_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a214_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a214~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a214_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a150_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a150~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a150_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a121~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a57~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a89~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a25~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a249_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a249~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a249_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a185_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a185~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a185_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a217_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a217~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a217_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a153_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a153~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a153_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a120~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a56~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a88~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a24~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a248_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a248~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a248_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a184_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a184~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a184_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a216_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a216~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a216_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a152_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a152~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a152_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a119~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a55~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a87~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a23~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a247_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a247~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a247_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a183_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a183~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a183_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a215_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a215~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a215_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a151_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a151~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a151_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a47~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a15~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a111_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a111~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a79~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a175_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a175~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a175_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a143_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a143~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a143_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a239_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a239~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a239_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a207_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a207~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a207_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a46~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a14~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a110~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a78~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a174_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a174~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a174_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a142_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a142~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a142_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a238_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a238~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a238_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a206_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a206~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a206_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a45~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a13~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a109_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a109~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a77~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a173_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a173~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a173_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a141_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a141~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a141_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a237_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a237~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a237_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a205_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a205~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a205_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a44~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a12~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a108~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a76~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a172_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a172~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a172_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a140_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a140~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a140_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a236_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a236~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a236_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a204_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a204~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a204_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a43~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a11~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a107_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a107~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a75~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a171_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a171~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a171_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a139_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a139~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a139_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a235_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a235~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a235_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a203_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a203~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a203_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a42~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a10~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a106~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a74~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a170_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a170~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a170_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a138_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a138~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a138_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a234_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a234~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a234_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a202_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a202~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a202_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a41~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a9~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a105~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a73~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a169_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a169~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a169_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a137_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a137~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a137_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a233_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a233~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a233_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a201_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a201~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a201_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a40~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a8~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a104~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a72~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a168_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a168~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a168_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a136_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a136~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a136_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a232_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a232~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a232_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a200_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a200~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a200_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a39~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a7~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a103~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a71~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a167_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a167~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a167_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a135_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a135~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a135_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a231_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a231~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a231_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a199_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a199~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a199_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a38~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a6~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a102~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a70~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a166_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a166~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a166_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a134_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a134~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a134_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a230_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a230~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a230_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a198_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a198~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a198_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a37~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a5~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a101~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a69~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a165_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a165~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a165_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a133_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a133~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a133_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a229_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a229~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a229_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a197_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a197~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a197_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a36~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a4~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a100~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a68~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a164_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a164~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a164_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a132_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a132~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a132_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a228_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a228~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a228_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a196_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a196~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a196_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a35~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a3~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a99~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a67~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a163_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a163~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a163_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a131_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a131~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a131_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a227_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a227~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a227_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a195_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a195~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a195_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a34~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a2~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a98~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a66~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a162_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a162~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a162_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a130_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a130~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a130_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a226_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a226~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a226_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a194_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a194~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a194_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a33~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a1~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a97~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a65~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a161_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a161~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a161_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a129_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a129~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a129_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a225_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a225~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a225_PORTADATAOUT_bus\(0);

\fd|Rom|content_rtl_0|auto_generated|ram_block1a193_PORTAADDR_bus\ <= (\fd|PC|DOUT\(12) & \fd|PC|DOUT\(11) & \fd|PC|DOUT\(10) & \fd|PC|DOUT\(9) & \fd|PC|DOUT\(8) & \fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & 
\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2) & \fd|PC|DOUT\(1) & \fd|PC|DOUT\(0));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a193~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a193_PORTADATAOUT_bus\(0);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);
\ucfd|ALT_INV_Equal2~0_wirecell_combout\ <= NOT \ucfd|Equal2~0_wirecell_combout\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X87_Y73_N16
\otR1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to1|DOUT\(0),
	devoe => ww_devoe,
	o => \otR1[0]~output_o\);

-- Location: IOOBUF_X25_Y73_N16
\otR1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to1|DOUT\(1),
	devoe => ww_devoe,
	o => \otR1[1]~output_o\);

-- Location: IOOBUF_X83_Y73_N16
\otR1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to1|DOUT\(2),
	devoe => ww_devoe,
	o => \otR1[2]~output_o\);

-- Location: IOOBUF_X52_Y0_N2
\otR1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to1|DOUT\(3),
	devoe => ww_devoe,
	o => \otR1[3]~output_o\);

-- Location: IOOBUF_X74_Y73_N16
\otR1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to1|DOUT\(4),
	devoe => ww_devoe,
	o => \otR1[4]~output_o\);

-- Location: IOOBUF_X85_Y73_N2
\otR1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to1|DOUT\(5),
	devoe => ww_devoe,
	o => \otR1[5]~output_o\);

-- Location: IOOBUF_X96_Y73_N23
\otR1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to1|DOUT\(6),
	devoe => ww_devoe,
	o => \otR1[6]~output_o\);

-- Location: IOOBUF_X115_Y45_N16
\otR1[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to1|DOUT\(7),
	devoe => ww_devoe,
	o => \otR1[7]~output_o\);

-- Location: IOOBUF_X98_Y73_N16
\otR1[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to1|DOUT\(8),
	devoe => ww_devoe,
	o => \otR1[8]~output_o\);

-- Location: IOOBUF_X94_Y73_N2
\otR1[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to1|DOUT\(9),
	devoe => ww_devoe,
	o => \otR1[9]~output_o\);

-- Location: IOOBUF_X115_Y45_N23
\otR1[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to1|DOUT\(10),
	devoe => ww_devoe,
	o => \otR1[10]~output_o\);

-- Location: IOOBUF_X72_Y73_N9
\otR1[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to1|DOUT\(11),
	devoe => ww_devoe,
	o => \otR1[11]~output_o\);

-- Location: IOOBUF_X72_Y0_N2
\otR1[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to1|DOUT\(12),
	devoe => ww_devoe,
	o => \otR1[12]~output_o\);

-- Location: IOOBUF_X72_Y73_N16
\otR1[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to1|DOUT\(13),
	devoe => ww_devoe,
	o => \otR1[13]~output_o\);

-- Location: IOOBUF_X79_Y73_N9
\otR1[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to1|DOUT\(14),
	devoe => ww_devoe,
	o => \otR1[14]~output_o\);

-- Location: IOOBUF_X79_Y73_N2
\otR1[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to1|DOUT\(15),
	devoe => ww_devoe,
	o => \otR1[15]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\otR1[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to1|DOUT\(16),
	devoe => ww_devoe,
	o => \otR1[16]~output_o\);

-- Location: IOOBUF_X85_Y0_N23
\otR1[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to1|DOUT\(17),
	devoe => ww_devoe,
	o => \otR1[17]~output_o\);

-- Location: IOOBUF_X74_Y0_N23
\otR1[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to1|DOUT\(18),
	devoe => ww_devoe,
	o => \otR1[18]~output_o\);

-- Location: IOOBUF_X60_Y0_N2
\otR1[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to1|DOUT\(19),
	devoe => ww_devoe,
	o => \otR1[19]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\otR1[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to1|DOUT\(20),
	devoe => ww_devoe,
	o => \otR1[20]~output_o\);

-- Location: IOOBUF_X74_Y0_N16
\otR1[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to1|DOUT\(21),
	devoe => ww_devoe,
	o => \otR1[21]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\otR1[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to1|DOUT\(22),
	devoe => ww_devoe,
	o => \otR1[22]~output_o\);

-- Location: IOOBUF_X115_Y32_N9
\otR1[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to1|DOUT\(23),
	devoe => ww_devoe,
	o => \otR1[23]~output_o\);

-- Location: IOOBUF_X56_Y0_N16
\otR1[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to1|DOUT\(24),
	devoe => ww_devoe,
	o => \otR1[24]~output_o\);

-- Location: IOOBUF_X56_Y0_N2
\otR1[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to1|DOUT\(25),
	devoe => ww_devoe,
	o => \otR1[25]~output_o\);

-- Location: IOOBUF_X54_Y0_N16
\otR1[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to1|DOUT\(26),
	devoe => ww_devoe,
	o => \otR1[26]~output_o\);

-- Location: IOOBUF_X54_Y0_N9
\otR1[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to1|DOUT\(27),
	devoe => ww_devoe,
	o => \otR1[27]~output_o\);

-- Location: IOOBUF_X56_Y0_N9
\otR1[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to1|DOUT\(28),
	devoe => ww_devoe,
	o => \otR1[28]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\otR1[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to1|DOUT\(29),
	devoe => ww_devoe,
	o => \otR1[29]~output_o\);

-- Location: IOOBUF_X81_Y0_N23
\otR1[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to1|DOUT\(30),
	devoe => ww_devoe,
	o => \otR1[30]~output_o\);

-- Location: IOOBUF_X60_Y0_N9
\otR1[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to1|DOUT\(31),
	devoe => ww_devoe,
	o => \otR1[31]~output_o\);

-- Location: IOOBUF_X60_Y73_N16
\otR2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to2|DOUT\(0),
	devoe => ww_devoe,
	o => \otR2[0]~output_o\);

-- Location: IOOBUF_X16_Y73_N16
\otR2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to2|DOUT\(1),
	devoe => ww_devoe,
	o => \otR2[1]~output_o\);

-- Location: IOOBUF_X58_Y73_N16
\otR2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to2|DOUT\(2),
	devoe => ww_devoe,
	o => \otR2[2]~output_o\);

-- Location: IOOBUF_X52_Y73_N16
\otR2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to2|DOUT\(3),
	devoe => ww_devoe,
	o => \otR2[3]~output_o\);

-- Location: IOOBUF_X60_Y73_N9
\otR2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to2|DOUT\(4),
	devoe => ww_devoe,
	o => \otR2[4]~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\otR2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to2|DOUT\(5),
	devoe => ww_devoe,
	o => \otR2[5]~output_o\);

-- Location: IOOBUF_X115_Y46_N9
\otR2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to2|DOUT\(6),
	devoe => ww_devoe,
	o => \otR2[6]~output_o\);

-- Location: IOOBUF_X94_Y73_N9
\otR2[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to2|DOUT\(7),
	devoe => ww_devoe,
	o => \otR2[7]~output_o\);

-- Location: IOOBUF_X67_Y73_N9
\otR2[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to2|DOUT\(8),
	devoe => ww_devoe,
	o => \otR2[8]~output_o\);

-- Location: IOOBUF_X79_Y0_N2
\otR2[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to2|DOUT\(9),
	devoe => ww_devoe,
	o => \otR2[9]~output_o\);

-- Location: IOOBUF_X85_Y73_N23
\otR2[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to2|DOUT\(10),
	devoe => ww_devoe,
	o => \otR2[10]~output_o\);

-- Location: IOOBUF_X65_Y73_N9
\otR2[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to2|DOUT\(11),
	devoe => ww_devoe,
	o => \otR2[11]~output_o\);

-- Location: IOOBUF_X115_Y50_N9
\otR2[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to2|DOUT\(12),
	devoe => ww_devoe,
	o => \otR2[12]~output_o\);

-- Location: IOOBUF_X74_Y73_N23
\otR2[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to2|DOUT\(13),
	devoe => ww_devoe,
	o => \otR2[13]~output_o\);

-- Location: IOOBUF_X23_Y73_N23
\otR2[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to2|DOUT\(14),
	devoe => ww_devoe,
	o => \otR2[14]~output_o\);

-- Location: IOOBUF_X62_Y73_N16
\otR2[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to2|DOUT\(15),
	devoe => ww_devoe,
	o => \otR2[15]~output_o\);

-- Location: IOOBUF_X54_Y73_N2
\otR2[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to2|DOUT\(16),
	devoe => ww_devoe,
	o => \otR2[16]~output_o\);

-- Location: IOOBUF_X52_Y73_N9
\otR2[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to2|DOUT\(17),
	devoe => ww_devoe,
	o => \otR2[17]~output_o\);

-- Location: IOOBUF_X35_Y73_N23
\otR2[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to2|DOUT\(18),
	devoe => ww_devoe,
	o => \otR2[18]~output_o\);

-- Location: IOOBUF_X38_Y73_N16
\otR2[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to2|DOUT\(19),
	devoe => ww_devoe,
	o => \otR2[19]~output_o\);

-- Location: IOOBUF_X83_Y73_N2
\otR2[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to2|DOUT\(20),
	devoe => ww_devoe,
	o => \otR2[20]~output_o\);

-- Location: IOOBUF_X60_Y73_N2
\otR2[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to2|DOUT\(21),
	devoe => ww_devoe,
	o => \otR2[21]~output_o\);

-- Location: IOOBUF_X58_Y73_N9
\otR2[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to2|DOUT\(22),
	devoe => ww_devoe,
	o => \otR2[22]~output_o\);

-- Location: IOOBUF_X38_Y73_N9
\otR2[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to2|DOUT\(23),
	devoe => ww_devoe,
	o => \otR2[23]~output_o\);

-- Location: IOOBUF_X40_Y0_N16
\otR2[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to2|DOUT\(24),
	devoe => ww_devoe,
	o => \otR2[24]~output_o\);

-- Location: IOOBUF_X27_Y73_N16
\otR2[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to2|DOUT\(25),
	devoe => ww_devoe,
	o => \otR2[25]~output_o\);

-- Location: IOOBUF_X25_Y73_N23
\otR2[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to2|DOUT\(26),
	devoe => ww_devoe,
	o => \otR2[26]~output_o\);

-- Location: IOOBUF_X45_Y73_N2
\otR2[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to2|DOUT\(27),
	devoe => ww_devoe,
	o => \otR2[27]~output_o\);

-- Location: IOOBUF_X0_Y44_N9
\otR2[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to2|DOUT\(28),
	devoe => ww_devoe,
	o => \otR2[28]~output_o\);

-- Location: IOOBUF_X0_Y45_N16
\otR2[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to2|DOUT\(29),
	devoe => ww_devoe,
	o => \otR2[29]~output_o\);

-- Location: IOOBUF_X0_Y55_N9
\otR2[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to2|DOUT\(30),
	devoe => ww_devoe,
	o => \otR2[30]~output_o\);

-- Location: IOOBUF_X0_Y48_N9
\otR2[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to2|DOUT\(31),
	devoe => ww_devoe,
	o => \otR2[31]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\otR3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to3|DOUT\(0),
	devoe => ww_devoe,
	o => \otR3[0]~output_o\);

-- Location: IOOBUF_X115_Y51_N2
\otR3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to3|DOUT\(1),
	devoe => ww_devoe,
	o => \otR3[1]~output_o\);

-- Location: IOOBUF_X83_Y0_N16
\otR3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to3|DOUT\(2),
	devoe => ww_devoe,
	o => \otR3[2]~output_o\);

-- Location: IOOBUF_X115_Y40_N9
\otR3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to3|DOUT\(3),
	devoe => ww_devoe,
	o => \otR3[3]~output_o\);

-- Location: IOOBUF_X83_Y73_N9
\otR3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to3|DOUT\(4),
	devoe => ww_devoe,
	o => \otR3[4]~output_o\);

-- Location: IOOBUF_X115_Y41_N9
\otR3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to3|DOUT\(5),
	devoe => ww_devoe,
	o => \otR3[5]~output_o\);

-- Location: IOOBUF_X115_Y47_N16
\otR3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to3|DOUT\(6),
	devoe => ww_devoe,
	o => \otR3[6]~output_o\);

-- Location: IOOBUF_X13_Y73_N9
\otR3[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to3|DOUT\(7),
	devoe => ww_devoe,
	o => \otR3[7]~output_o\);

-- Location: IOOBUF_X13_Y73_N2
\otR3[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to3|DOUT\(8),
	devoe => ww_devoe,
	o => \otR3[8]~output_o\);

-- Location: IOOBUF_X60_Y0_N23
\otR3[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to3|DOUT\(9),
	devoe => ww_devoe,
	o => \otR3[9]~output_o\);

-- Location: IOOBUF_X42_Y0_N23
\otR3[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to3|DOUT\(10),
	devoe => ww_devoe,
	o => \otR3[10]~output_o\);

-- Location: IOOBUF_X56_Y0_N23
\otR3[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to3|DOUT\(11),
	devoe => ww_devoe,
	o => \otR3[11]~output_o\);

-- Location: IOOBUF_X65_Y0_N23
\otR3[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to3|DOUT\(12),
	devoe => ww_devoe,
	o => \otR3[12]~output_o\);

-- Location: IOOBUF_X79_Y0_N23
\otR3[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to3|DOUT\(13),
	devoe => ww_devoe,
	o => \otR3[13]~output_o\);

-- Location: IOOBUF_X115_Y33_N9
\otR3[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to3|DOUT\(14),
	devoe => ww_devoe,
	o => \otR3[14]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\otR3[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to3|DOUT\(15),
	devoe => ww_devoe,
	o => \otR3[15]~output_o\);

-- Location: IOOBUF_X115_Y40_N2
\otR3[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to3|DOUT\(16),
	devoe => ww_devoe,
	o => \otR3[16]~output_o\);

-- Location: IOOBUF_X115_Y36_N16
\otR3[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to3|DOUT\(17),
	devoe => ww_devoe,
	o => \otR3[17]~output_o\);

-- Location: IOOBUF_X115_Y48_N2
\otR3[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to3|DOUT\(18),
	devoe => ww_devoe,
	o => \otR3[18]~output_o\);

-- Location: IOOBUF_X115_Y36_N9
\otR3[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to3|DOUT\(19),
	devoe => ww_devoe,
	o => \otR3[19]~output_o\);

-- Location: IOOBUF_X115_Y34_N16
\otR3[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to3|DOUT\(20),
	devoe => ww_devoe,
	o => \otR3[20]~output_o\);

-- Location: IOOBUF_X0_Y33_N16
\otR3[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to3|DOUT\(21),
	devoe => ww_devoe,
	o => \otR3[21]~output_o\);

-- Location: IOOBUF_X115_Y34_N23
\otR3[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to3|DOUT\(22),
	devoe => ww_devoe,
	o => \otR3[22]~output_o\);

-- Location: IOOBUF_X0_Y34_N2
\otR3[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to3|DOUT\(23),
	devoe => ww_devoe,
	o => \otR3[23]~output_o\);

-- Location: IOOBUF_X115_Y52_N2
\otR3[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to3|DOUT\(24),
	devoe => ww_devoe,
	o => \otR3[24]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\otR3[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to3|DOUT\(25),
	devoe => ww_devoe,
	o => \otR3[25]~output_o\);

-- Location: IOOBUF_X115_Y33_N2
\otR3[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to3|DOUT\(26),
	devoe => ww_devoe,
	o => \otR3[26]~output_o\);

-- Location: IOOBUF_X54_Y0_N2
\otR3[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to3|DOUT\(27),
	devoe => ww_devoe,
	o => \otR3[27]~output_o\);

-- Location: IOOBUF_X79_Y0_N16
\otR3[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to3|DOUT\(28),
	devoe => ww_devoe,
	o => \otR3[28]~output_o\);

-- Location: IOOBUF_X60_Y0_N16
\otR3[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to3|DOUT\(29),
	devoe => ww_devoe,
	o => \otR3[29]~output_o\);

-- Location: IOOBUF_X79_Y0_N9
\otR3[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to3|DOUT\(30),
	devoe => ww_devoe,
	o => \otR3[30]~output_o\);

-- Location: IOOBUF_X52_Y0_N16
\otR3[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to3|DOUT\(31),
	devoe => ww_devoe,
	o => \otR3[31]~output_o\);

-- Location: IOOBUF_X85_Y73_N9
\otR4[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to4|DOUT\(0),
	devoe => ww_devoe,
	o => \otR4[0]~output_o\);

-- Location: IOOBUF_X20_Y73_N9
\otR4[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to4|DOUT\(1),
	devoe => ww_devoe,
	o => \otR4[1]~output_o\);

-- Location: IOOBUF_X60_Y73_N23
\otR4[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to4|DOUT\(2),
	devoe => ww_devoe,
	o => \otR4[2]~output_o\);

-- Location: IOOBUF_X47_Y73_N16
\otR4[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to4|DOUT\(3),
	devoe => ww_devoe,
	o => \otR4[3]~output_o\);

-- Location: IOOBUF_X0_Y47_N2
\otR4[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to4|DOUT\(4),
	devoe => ww_devoe,
	o => \otR4[4]~output_o\);

-- Location: IOOBUF_X67_Y73_N2
\otR4[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to4|DOUT\(5),
	devoe => ww_devoe,
	o => \otR4[5]~output_o\);

-- Location: IOOBUF_X67_Y73_N16
\otR4[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to4|DOUT\(6),
	devoe => ww_devoe,
	o => \otR4[6]~output_o\);

-- Location: IOOBUF_X16_Y73_N23
\otR4[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to4|DOUT\(7),
	devoe => ww_devoe,
	o => \otR4[7]~output_o\);

-- Location: IOOBUF_X87_Y73_N2
\otR4[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to4|DOUT\(8),
	devoe => ww_devoe,
	o => \otR4[8]~output_o\);

-- Location: IOOBUF_X115_Y46_N2
\otR4[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to4|DOUT\(9),
	devoe => ww_devoe,
	o => \otR4[9]~output_o\);

-- Location: IOOBUF_X69_Y73_N23
\otR4[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to4|DOUT\(10),
	devoe => ww_devoe,
	o => \otR4[10]~output_o\);

-- Location: IOOBUF_X62_Y73_N23
\otR4[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to4|DOUT\(11),
	devoe => ww_devoe,
	o => \otR4[11]~output_o\);

-- Location: IOOBUF_X81_Y73_N23
\otR4[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to4|DOUT\(12),
	devoe => ww_devoe,
	o => \otR4[12]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\otR4[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to4|DOUT\(13),
	devoe => ww_devoe,
	o => \otR4[13]~output_o\);

-- Location: IOOBUF_X29_Y73_N9
\otR4[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to4|DOUT\(14),
	devoe => ww_devoe,
	o => \otR4[14]~output_o\);

-- Location: IOOBUF_X27_Y73_N23
\otR4[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to4|DOUT\(15),
	devoe => ww_devoe,
	o => \otR4[15]~output_o\);

-- Location: IOOBUF_X35_Y73_N16
\otR4[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to4|DOUT\(16),
	devoe => ww_devoe,
	o => \otR4[16]~output_o\);

-- Location: IOOBUF_X45_Y73_N9
\otR4[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to4|DOUT\(17),
	devoe => ww_devoe,
	o => \otR4[17]~output_o\);

-- Location: IOOBUF_X38_Y73_N2
\otR4[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to4|DOUT\(18),
	devoe => ww_devoe,
	o => \otR4[18]~output_o\);

-- Location: IOOBUF_X52_Y73_N2
\otR4[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to4|DOUT\(19),
	devoe => ww_devoe,
	o => \otR4[19]~output_o\);

-- Location: IOOBUF_X49_Y73_N16
\otR4[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to4|DOUT\(20),
	devoe => ww_devoe,
	o => \otR4[20]~output_o\);

-- Location: IOOBUF_X47_Y73_N2
\otR4[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to4|DOUT\(21),
	devoe => ww_devoe,
	o => \otR4[21]~output_o\);

-- Location: IOOBUF_X49_Y73_N23
\otR4[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to4|DOUT\(22),
	devoe => ww_devoe,
	o => \otR4[22]~output_o\);

-- Location: IOOBUF_X54_Y73_N9
\otR4[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to4|DOUT\(23),
	devoe => ww_devoe,
	o => \otR4[23]~output_o\);

-- Location: IOOBUF_X20_Y73_N16
\otR4[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to4|DOUT\(24),
	devoe => ww_devoe,
	o => \otR4[24]~output_o\);

-- Location: IOOBUF_X0_Y46_N23
\otR4[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to4|DOUT\(25),
	devoe => ww_devoe,
	o => \otR4[25]~output_o\);

-- Location: IOOBUF_X27_Y73_N9
\otR4[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to4|DOUT\(26),
	devoe => ww_devoe,
	o => \otR4[26]~output_o\);

-- Location: IOOBUF_X29_Y73_N2
\otR4[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to4|DOUT\(27),
	devoe => ww_devoe,
	o => \otR4[27]~output_o\);

-- Location: IOOBUF_X40_Y73_N9
\otR4[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to4|DOUT\(28),
	devoe => ww_devoe,
	o => \otR4[28]~output_o\);

-- Location: IOOBUF_X42_Y73_N2
\otR4[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to4|DOUT\(29),
	devoe => ww_devoe,
	o => \otR4[29]~output_o\);

-- Location: IOOBUF_X72_Y73_N2
\otR4[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to4|DOUT\(30),
	devoe => ww_devoe,
	o => \otR4[30]~output_o\);

-- Location: IOOBUF_X40_Y73_N2
\otR4[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to4|DOUT\(31),
	devoe => ww_devoe,
	o => \otR4[31]~output_o\);

-- Location: IOOBUF_X98_Y73_N23
\otR5[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to5|DOUT\(0),
	devoe => ww_devoe,
	o => \otR5[0]~output_o\);

-- Location: IOOBUF_X115_Y35_N16
\otR5[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to5|DOUT\(1),
	devoe => ww_devoe,
	o => \otR5[1]~output_o\);

-- Location: IOOBUF_X85_Y73_N16
\otR5[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to5|DOUT\(2),
	devoe => ww_devoe,
	o => \otR5[2]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\otR5[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to5|DOUT\(3),
	devoe => ww_devoe,
	o => \otR5[3]~output_o\);

-- Location: IOOBUF_X115_Y44_N9
\otR5[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to5|DOUT\(4),
	devoe => ww_devoe,
	o => \otR5[4]~output_o\);

-- Location: IOOBUF_X115_Y49_N9
\otR5[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to5|DOUT\(5),
	devoe => ww_devoe,
	o => \otR5[5]~output_o\);

-- Location: IOOBUF_X74_Y0_N9
\otR5[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to5|DOUT\(6),
	devoe => ww_devoe,
	o => \otR5[6]~output_o\);

-- Location: IOOBUF_X115_Y42_N16
\otR5[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to5|DOUT\(7),
	devoe => ww_devoe,
	o => \otR5[7]~output_o\);

-- Location: IOOBUF_X115_Y47_N23
\otR5[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to5|DOUT\(8),
	devoe => ww_devoe,
	o => \otR5[8]~output_o\);

-- Location: IOOBUF_X89_Y73_N9
\otR5[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to5|DOUT\(9),
	devoe => ww_devoe,
	o => \otR5[9]~output_o\);

-- Location: IOOBUF_X0_Y50_N23
\otR5[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to5|DOUT\(10),
	devoe => ww_devoe,
	o => \otR5[10]~output_o\);

-- Location: IOOBUF_X87_Y73_N23
\otR5[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to5|DOUT\(11),
	devoe => ww_devoe,
	o => \otR5[11]~output_o\);

-- Location: IOOBUF_X115_Y44_N2
\otR5[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to5|DOUT\(12),
	devoe => ww_devoe,
	o => \otR5[12]~output_o\);

-- Location: IOOBUF_X72_Y73_N23
\otR5[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to5|DOUT\(13),
	devoe => ww_devoe,
	o => \otR5[13]~output_o\);

-- Location: IOOBUF_X81_Y73_N16
\otR5[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to5|DOUT\(14),
	devoe => ww_devoe,
	o => \otR5[14]~output_o\);

-- Location: IOOBUF_X115_Y48_N9
\otR5[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to5|DOUT\(15),
	devoe => ww_devoe,
	o => \otR5[15]~output_o\);

-- Location: IOOBUF_X83_Y73_N23
\otR5[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to5|DOUT\(16),
	devoe => ww_devoe,
	o => \otR5[16]~output_o\);

-- Location: IOOBUF_X65_Y0_N16
\otR5[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to5|DOUT\(17),
	devoe => ww_devoe,
	o => \otR5[17]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\otR5[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to5|DOUT\(18),
	devoe => ww_devoe,
	o => \otR5[18]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\otR5[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to5|DOUT\(19),
	devoe => ww_devoe,
	o => \otR5[19]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\otR5[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to5|DOUT\(20),
	devoe => ww_devoe,
	o => \otR5[20]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\otR5[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to5|DOUT\(21),
	devoe => ww_devoe,
	o => \otR5[21]~output_o\);

-- Location: IOOBUF_X0_Y32_N23
\otR5[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to5|DOUT\(22),
	devoe => ww_devoe,
	o => \otR5[22]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\otR5[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to5|DOUT\(23),
	devoe => ww_devoe,
	o => \otR5[23]~output_o\);

-- Location: IOOBUF_X74_Y0_N2
\otR5[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to5|DOUT\(24),
	devoe => ww_devoe,
	o => \otR5[24]~output_o\);

-- Location: IOOBUF_X47_Y0_N2
\otR5[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to5|DOUT\(25),
	devoe => ww_devoe,
	o => \otR5[25]~output_o\);

-- Location: IOOBUF_X0_Y42_N2
\otR5[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to5|DOUT\(26),
	devoe => ww_devoe,
	o => \otR5[26]~output_o\);

-- Location: IOOBUF_X52_Y0_N9
\otR5[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to5|DOUT\(27),
	devoe => ww_devoe,
	o => \otR5[27]~output_o\);

-- Location: IOOBUF_X0_Y35_N16
\otR5[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to5|DOUT\(28),
	devoe => ww_devoe,
	o => \otR5[28]~output_o\);

-- Location: IOOBUF_X45_Y0_N16
\otR5[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to5|DOUT\(29),
	devoe => ww_devoe,
	o => \otR5[29]~output_o\);

-- Location: IOOBUF_X20_Y73_N23
\otR5[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to5|DOUT\(30),
	devoe => ww_devoe,
	o => \otR5[30]~output_o\);

-- Location: IOOBUF_X16_Y73_N9
\otR5[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to5|DOUT\(31),
	devoe => ww_devoe,
	o => \otR5[31]~output_o\);

-- Location: IOOBUF_X115_Y49_N2
\otR6[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to6|DOUT\(0),
	devoe => ww_devoe,
	o => \otR6[0]~output_o\);

-- Location: IOOBUF_X87_Y73_N9
\otR6[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to6|DOUT\(1),
	devoe => ww_devoe,
	o => \otR6[1]~output_o\);

-- Location: IOOBUF_X58_Y73_N2
\otR6[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to6|DOUT\(2),
	devoe => ww_devoe,
	o => \otR6[2]~output_o\);

-- Location: IOOBUF_X52_Y73_N23
\otR6[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to6|DOUT\(3),
	devoe => ww_devoe,
	o => \otR6[3]~output_o\);

-- Location: IOOBUF_X89_Y73_N16
\otR6[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to6|DOUT\(4),
	devoe => ww_devoe,
	o => \otR6[4]~output_o\);

-- Location: IOOBUF_X69_Y73_N16
\otR6[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to6|DOUT\(5),
	devoe => ww_devoe,
	o => \otR6[5]~output_o\);

-- Location: IOOBUF_X33_Y73_N9
\otR6[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to6|DOUT\(6),
	devoe => ww_devoe,
	o => \otR6[6]~output_o\);

-- Location: IOOBUF_X91_Y73_N16
\otR6[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to6|DOUT\(7),
	devoe => ww_devoe,
	o => \otR6[7]~output_o\);

-- Location: IOOBUF_X89_Y73_N23
\otR6[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to6|DOUT\(8),
	devoe => ww_devoe,
	o => \otR6[8]~output_o\);

-- Location: IOOBUF_X81_Y73_N9
\otR6[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to6|DOUT\(9),
	devoe => ww_devoe,
	o => \otR6[9]~output_o\);

-- Location: IOOBUF_X69_Y73_N2
\otR6[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to6|DOUT\(10),
	devoe => ww_devoe,
	o => \otR6[10]~output_o\);

-- Location: IOOBUF_X65_Y73_N23
\otR6[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to6|DOUT\(11),
	devoe => ww_devoe,
	o => \otR6[11]~output_o\);

-- Location: IOOBUF_X81_Y73_N2
\otR6[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to6|DOUT\(12),
	devoe => ww_devoe,
	o => \otR6[12]~output_o\);

-- Location: IOOBUF_X65_Y73_N16
\otR6[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to6|DOUT\(13),
	devoe => ww_devoe,
	o => \otR6[13]~output_o\);

-- Location: IOOBUF_X115_Y51_N9
\otR6[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to6|DOUT\(14),
	devoe => ww_devoe,
	o => \otR6[14]~output_o\);

-- Location: IOOBUF_X33_Y73_N2
\otR6[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to6|DOUT\(15),
	devoe => ww_devoe,
	o => \otR6[15]~output_o\);

-- Location: IOOBUF_X31_Y73_N2
\otR6[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to6|DOUT\(16),
	devoe => ww_devoe,
	o => \otR6[16]~output_o\);

-- Location: IOOBUF_X42_Y73_N9
\otR6[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to6|DOUT\(17),
	devoe => ww_devoe,
	o => \otR6[17]~output_o\);

-- Location: IOOBUF_X23_Y73_N16
\otR6[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to6|DOUT\(18),
	devoe => ww_devoe,
	o => \otR6[18]~output_o\);

-- Location: IOOBUF_X58_Y73_N23
\otR6[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to6|DOUT\(19),
	devoe => ww_devoe,
	o => \otR6[19]~output_o\);

-- Location: IOOBUF_X0_Y47_N23
\otR6[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to6|DOUT\(20),
	devoe => ww_devoe,
	o => \otR6[20]~output_o\);

-- Location: IOOBUF_X18_Y73_N23
\otR6[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to6|DOUT\(21),
	devoe => ww_devoe,
	o => \otR6[21]~output_o\);

-- Location: IOOBUF_X0_Y47_N16
\otR6[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to6|DOUT\(22),
	devoe => ww_devoe,
	o => \otR6[22]~output_o\);

-- Location: IOOBUF_X38_Y73_N23
\otR6[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to6|DOUT\(23),
	devoe => ww_devoe,
	o => \otR6[23]~output_o\);

-- Location: IOOBUF_X0_Y43_N16
\otR6[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to6|DOUT\(24),
	devoe => ww_devoe,
	o => \otR6[24]~output_o\);

-- Location: IOOBUF_X0_Y46_N16
\otR6[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to6|DOUT\(25),
	devoe => ww_devoe,
	o => \otR6[25]~output_o\);

-- Location: IOOBUF_X0_Y42_N9
\otR6[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to6|DOUT\(26),
	devoe => ww_devoe,
	o => \otR6[26]~output_o\);

-- Location: IOOBUF_X49_Y0_N9
\otR6[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to6|DOUT\(27),
	devoe => ww_devoe,
	o => \otR6[27]~output_o\);

-- Location: IOOBUF_X49_Y0_N23
\otR6[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to6|DOUT\(28),
	devoe => ww_devoe,
	o => \otR6[28]~output_o\);

-- Location: IOOBUF_X49_Y0_N2
\otR6[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to6|DOUT\(29),
	devoe => ww_devoe,
	o => \otR6[29]~output_o\);

-- Location: IOOBUF_X0_Y44_N2
\otR6[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to6|DOUT\(30),
	devoe => ww_devoe,
	o => \otR6[30]~output_o\);

-- Location: IOOBUF_X0_Y45_N23
\otR6[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to6|DOUT\(31),
	devoe => ww_devoe,
	o => \otR6[31]~output_o\);

-- Location: IOOBUF_X0_Y28_N23
\otR7[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to7|DOUT\(0),
	devoe => ww_devoe,
	o => \otR7[0]~output_o\);

-- Location: IOOBUF_X20_Y73_N2
\otR7[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to7|DOUT\(1),
	devoe => ww_devoe,
	o => \otR7[1]~output_o\);

-- Location: IOOBUF_X49_Y0_N16
\otR7[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to7|DOUT\(2),
	devoe => ww_devoe,
	o => \otR7[2]~output_o\);

-- Location: IOOBUF_X0_Y35_N2
\otR7[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to7|DOUT\(3),
	devoe => ww_devoe,
	o => \otR7[3]~output_o\);

-- Location: IOOBUF_X31_Y73_N9
\otR7[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to7|DOUT\(4),
	devoe => ww_devoe,
	o => \otR7[4]~output_o\);

-- Location: IOOBUF_X47_Y0_N9
\otR7[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to7|DOUT\(5),
	devoe => ww_devoe,
	o => \otR7[5]~output_o\);

-- Location: IOOBUF_X45_Y0_N23
\otR7[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to7|DOUT\(6),
	devoe => ww_devoe,
	o => \otR7[6]~output_o\);

-- Location: IOOBUF_X0_Y33_N23
\otR7[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to7|DOUT\(7),
	devoe => ww_devoe,
	o => \otR7[7]~output_o\);

-- Location: IOOBUF_X40_Y0_N23
\otR7[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to7|DOUT\(8),
	devoe => ww_devoe,
	o => \otR7[8]~output_o\);

-- Location: IOOBUF_X11_Y73_N9
\otR7[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to7|DOUT\(9),
	devoe => ww_devoe,
	o => \otR7[9]~output_o\);

-- Location: IOOBUF_X0_Y44_N23
\otR7[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to7|DOUT\(10),
	devoe => ww_devoe,
	o => \otR7[10]~output_o\);

-- Location: IOOBUF_X13_Y73_N16
\otR7[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to7|DOUT\(11),
	devoe => ww_devoe,
	o => \otR7[11]~output_o\);

-- Location: IOOBUF_X18_Y73_N16
\otR7[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to7|DOUT\(12),
	devoe => ww_devoe,
	o => \otR7[12]~output_o\);

-- Location: IOOBUF_X96_Y73_N16
\otR7[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to7|DOUT\(13),
	devoe => ww_devoe,
	o => \otR7[13]~output_o\);

-- Location: IOOBUF_X0_Y48_N2
\otR7[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to7|DOUT\(14),
	devoe => ww_devoe,
	o => \otR7[14]~output_o\);

-- Location: IOOBUF_X42_Y0_N16
\otR7[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to7|DOUT\(15),
	devoe => ww_devoe,
	o => \otR7[15]~output_o\);

-- Location: IOOBUF_X23_Y73_N2
\otR7[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to7|DOUT\(16),
	devoe => ww_devoe,
	o => \otR7[16]~output_o\);

-- Location: IOOBUF_X115_Y54_N16
\otR7[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to7|DOUT\(17),
	devoe => ww_devoe,
	o => \otR7[17]~output_o\);

-- Location: IOOBUF_X13_Y73_N23
\otR7[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to7|DOUT\(18),
	devoe => ww_devoe,
	o => \otR7[18]~output_o\);

-- Location: IOOBUF_X115_Y35_N23
\otR7[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to7|DOUT\(19),
	devoe => ww_devoe,
	o => \otR7[19]~output_o\);

-- Location: IOOBUF_X0_Y35_N9
\otR7[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to7|DOUT\(20),
	devoe => ww_devoe,
	o => \otR7[20]~output_o\);

-- Location: IOOBUF_X0_Y34_N16
\otR7[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to7|DOUT\(21),
	devoe => ww_devoe,
	o => \otR7[21]~output_o\);

-- Location: IOOBUF_X9_Y73_N2
\otR7[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to7|DOUT\(22),
	devoe => ww_devoe,
	o => \otR7[22]~output_o\);

-- Location: IOOBUF_X0_Y34_N9
\otR7[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to7|DOUT\(23),
	devoe => ww_devoe,
	o => \otR7[23]~output_o\);

-- Location: IOOBUF_X16_Y73_N2
\otR7[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to7|DOUT\(24),
	devoe => ww_devoe,
	o => \otR7[24]~output_o\);

-- Location: IOOBUF_X23_Y73_N9
\otR7[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to7|DOUT\(25),
	devoe => ww_devoe,
	o => \otR7[25]~output_o\);

-- Location: IOOBUF_X0_Y44_N16
\otR7[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to7|DOUT\(26),
	devoe => ww_devoe,
	o => \otR7[26]~output_o\);

-- Location: IOOBUF_X115_Y36_N2
\otR7[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to7|DOUT\(27),
	devoe => ww_devoe,
	o => \otR7[27]~output_o\);

-- Location: IOOBUF_X115_Y31_N9
\otR7[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to7|DOUT\(28),
	devoe => ww_devoe,
	o => \otR7[28]~output_o\);

-- Location: IOOBUF_X52_Y0_N23
\otR7[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to7|DOUT\(29),
	devoe => ww_devoe,
	o => \otR7[29]~output_o\);

-- Location: IOOBUF_X0_Y34_N23
\otR7[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to7|DOUT\(30),
	devoe => ww_devoe,
	o => \otR7[30]~output_o\);

-- Location: IOOBUF_X0_Y32_N16
\otR7[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|BankRegister|add1to7|DOUT\(31),
	devoe => ww_devoe,
	o => \otR7[31]~output_o\);

-- Location: IOIBUF_X0_Y36_N8
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G2
\clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: FF_X60_Y44_N29
\fd|Rom|content_rtl_0|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|PC|DOUT\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1));

-- Location: LCCOMB_X57_Y37_N6
\fd|adder|addsloop:13:add1to31|soma\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder|addsloop:13:add1to31|soma~combout\ = \fd|adder|addsloop:12:add1to31|w3~combout\ $ (\fd|PC|DOUT\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|adder|addsloop:12:add1to31|w3~combout\,
	datad => \fd|PC|DOUT\(13),
	combout => \fd|adder|addsloop:13:add1to31|soma~combout\);

-- Location: LCCOMB_X58_Y37_N24
\fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1119w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1119w[3]~0_combout\ = (\fd|PC|DOUT\(14) & (\fd|PC|DOUT\(15) & !\fd|PC|DOUT\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|PC|DOUT\(14),
	datac => \fd|PC|DOUT\(15),
	datad => \fd|PC|DOUT\(13),
	combout => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1119w[3]~0_combout\);

-- Location: LCCOMB_X58_Y37_N4
\fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1097w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1097w[3]~0_combout\ = (!\fd|PC|DOUT\(14) & (\fd|PC|DOUT\(15) & !\fd|PC|DOUT\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|PC|DOUT\(14),
	datac => \fd|PC|DOUT\(15),
	datad => \fd|PC|DOUT\(13),
	combout => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1097w[3]~0_combout\);

-- Location: LCCOMB_X56_Y37_N12
\fd|MuxPC|selected[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxPC|selected[1]~1_combout\ = (!\ucfd|Mux1~3_combout\ & (\fd|PC|DOUT\(0) $ (\fd|PC|DOUT\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(0),
	datac => \fd|PC|DOUT\(1),
	datad => \ucfd|Mux1~3_combout\,
	combout => \fd|MuxPC|selected[1]~1_combout\);

-- Location: FF_X56_Y37_N13
\fd|PC|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|MuxPC|selected[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|PC|DOUT\(1));

-- Location: LCCOMB_X56_Y37_N26
\fd|adder|addsloop:2:add1to31|soma\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder|addsloop:2:add1to31|soma~combout\ = \fd|PC|DOUT\(2) $ (((\fd|PC|DOUT\(1) & \fd|PC|DOUT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(1),
	datac => \fd|PC|DOUT\(2),
	datad => \fd|PC|DOUT\(0),
	combout => \fd|adder|addsloop:2:add1to31|soma~combout\);

-- Location: LCCOMB_X58_Y37_N18
\fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1130w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1130w[3]~0_combout\ = (\fd|PC|DOUT\(14) & (\fd|PC|DOUT\(15) & \fd|PC|DOUT\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|PC|DOUT\(14),
	datac => \fd|PC|DOUT\(15),
	datad => \fd|PC|DOUT\(13),
	combout => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1130w[3]~0_combout\);

-- Location: LCCOMB_X56_Y37_N24
\fd|adder|addsloop:3:add1to31|soma\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder|addsloop:3:add1to31|soma~combout\ = \fd|PC|DOUT\(3) $ (((\fd|PC|DOUT\(1) & (\fd|PC|DOUT\(2) & \fd|PC|DOUT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(1),
	datab => \fd|PC|DOUT\(3),
	datac => \fd|PC|DOUT\(2),
	datad => \fd|PC|DOUT\(0),
	combout => \fd|adder|addsloop:3:add1to31|soma~combout\);

-- Location: LCCOMB_X58_Y37_N26
\fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1108w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1108w[3]~0_combout\ = (!\fd|PC|DOUT\(14) & (\fd|PC|DOUT\(15) & \fd|PC|DOUT\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|PC|DOUT\(14),
	datac => \fd|PC|DOUT\(15),
	datad => \fd|PC|DOUT\(13),
	combout => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1108w[3]~0_combout\);

-- Location: LCCOMB_X56_Y37_N18
\fd|adder|addsloop:3:add1to31|w3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder|addsloop:3:add1to31|w3~combout\ = (\fd|PC|DOUT\(1) & (\fd|PC|DOUT\(3) & (\fd|PC|DOUT\(2) & \fd|PC|DOUT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(1),
	datab => \fd|PC|DOUT\(3),
	datac => \fd|PC|DOUT\(2),
	datad => \fd|PC|DOUT\(0),
	combout => \fd|adder|addsloop:3:add1to31|w3~combout\);

-- Location: LCCOMB_X55_Y37_N14
\fd|adder|addsloop:4:add1to31|soma\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder|addsloop:4:add1to31|soma~combout\ = \fd|PC|DOUT\(4) $ (\fd|adder|addsloop:3:add1to31|w3~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(4),
	datad => \fd|adder|addsloop:3:add1to31|w3~combout\,
	combout => \fd|adder|addsloop:4:add1to31|soma~combout\);

-- Location: LCCOMB_X56_Y37_N6
\fd|adder2|addsloop:3:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder2|addsloop:3:add1to31|vaium~0_combout\ = (\fd|adder|addsloop:3:add1to31|soma~combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~194_combout\) # ((\fd|adder|addsloop:2:add1to31|soma~combout\ & 
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~45_combout\)))) # (!\fd|adder|addsloop:3:add1to31|soma~combout\ & (\fd|adder|addsloop:2:add1to31|soma~combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~45_combout\ & 
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~194_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|adder|addsloop:2:add1to31|soma~combout\,
	datab => \fd|adder|addsloop:3:add1to31|soma~combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~45_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~194_combout\,
	combout => \fd|adder2|addsloop:3:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X55_Y37_N0
\fd|adder|addsloop:4:add1to31|w3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder|addsloop:4:add1to31|w3~combout\ = (\fd|PC|DOUT\(4) & \fd|adder|addsloop:3:add1to31|w3~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(4),
	datad => \fd|adder|addsloop:3:add1to31|w3~combout\,
	combout => \fd|adder|addsloop:4:add1to31|w3~combout\);

-- Location: LCCOMB_X58_Y37_N0
\fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1046w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1046w\(3) = (!\fd|PC|DOUT\(14) & (!\fd|PC|DOUT\(15) & !\fd|PC|DOUT\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|PC|DOUT\(14),
	datac => \fd|PC|DOUT\(15),
	datad => \fd|PC|DOUT\(13),
	combout => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1046w\(3));

-- Location: LCCOMB_X55_Y37_N10
\fd|adder|addsloop:6:add1to31|soma\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder|addsloop:6:add1to31|soma~combout\ = \fd|PC|DOUT\(6) $ (((\fd|PC|DOUT\(4) & (\fd|PC|DOUT\(5) & \fd|adder|addsloop:3:add1to31|w3~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(4),
	datab => \fd|PC|DOUT\(6),
	datac => \fd|PC|DOUT\(5),
	datad => \fd|adder|addsloop:3:add1to31|w3~combout\,
	combout => \fd|adder|addsloop:6:add1to31|soma~combout\);

-- Location: LCCOMB_X56_Y37_N28
\fd|adder2|addsloop:4:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder2|addsloop:4:add1to31|vaium~0_combout\ = (\fd|adder2|addsloop:3:add1to31|vaium~0_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~188_combout\) # (\fd|PC|DOUT\(4) $ (\fd|adder|addsloop:3:add1to31|w3~combout\)))) # 
-- (!\fd|adder2|addsloop:3:add1to31|vaium~0_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~188_combout\ & (\fd|PC|DOUT\(4) $ (\fd|adder|addsloop:3:add1to31|w3~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|adder2|addsloop:3:add1to31|vaium~0_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~188_combout\,
	datac => \fd|PC|DOUT\(4),
	datad => \fd|adder|addsloop:3:add1to31|w3~combout\,
	combout => \fd|adder2|addsloop:4:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X55_Y37_N26
\fd|adder2|addsloop:5:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder2|addsloop:5:add1to31|vaium~0_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~182_combout\ & ((\fd|adder2|addsloop:4:add1to31|vaium~0_combout\) # (\fd|PC|DOUT\(5) $ (\fd|adder|addsloop:4:add1to31|w3~combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~182_combout\ & (\fd|adder2|addsloop:4:add1to31|vaium~0_combout\ & (\fd|PC|DOUT\(5) $ (\fd|adder|addsloop:4:add1to31|w3~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(5),
	datab => \fd|adder|addsloop:4:add1to31|w3~combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~182_combout\,
	datad => \fd|adder2|addsloop:4:add1to31|vaium~0_combout\,
	combout => \fd|adder2|addsloop:5:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X55_Y37_N22
\fd|adder|addsloop:5:add1to31|w3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder|addsloop:5:add1to31|w3~combout\ = (\fd|PC|DOUT\(4) & (\fd|PC|DOUT\(5) & \fd|adder|addsloop:3:add1to31|w3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(4),
	datac => \fd|PC|DOUT\(5),
	datad => \fd|adder|addsloop:3:add1to31|w3~combout\,
	combout => \fd|adder|addsloop:5:add1to31|w3~combout\);

-- Location: LCCOMB_X55_Y37_N4
\fd|adder2|addsloop:6:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder2|addsloop:6:add1to31|vaium~0_combout\ = (\fd|adder2|addsloop:5:add1to31|vaium~0_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~176_combout\) # (\fd|adder|addsloop:5:add1to31|w3~combout\ $ (\fd|PC|DOUT\(6))))) # 
-- (!\fd|adder2|addsloop:5:add1to31|vaium~0_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~176_combout\ & (\fd|adder|addsloop:5:add1to31|w3~combout\ $ (\fd|PC|DOUT\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|adder|addsloop:5:add1to31|w3~combout\,
	datab => \fd|PC|DOUT\(6),
	datac => \fd|adder2|addsloop:5:add1to31|vaium~0_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~176_combout\,
	combout => \fd|adder2|addsloop:6:add1to31|vaium~0_combout\);

-- Location: M9K_X78_Y19_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a229\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a229_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a229_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y25_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a197\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a197_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a197_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y25_N6
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~169_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a229~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a197~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a229~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a197~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~169_combout\);

-- Location: M9K_X78_Y21_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a165\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a165_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a165_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y22_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a133\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a133_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a133_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y25_N4
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~168_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a165~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a133~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a165~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a133~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~168_combout\);

-- Location: LCCOMB_X58_Y37_N2
\fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1064w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1064w[3]~0_combout\ = (!\fd|PC|DOUT\(14) & (!\fd|PC|DOUT\(15) & \fd|PC|DOUT\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|PC|DOUT\(14),
	datac => \fd|PC|DOUT\(15),
	datad => \fd|PC|DOUT\(13),
	combout => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1064w[3]~0_combout\);

-- Location: M9K_X64_Y17_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y18_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000047C",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y25_N22
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~165_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a37~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a5~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a37~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a5~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~165_combout\);

-- Location: LCCOMB_X58_Y37_N12
\fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1075w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1075w[3]~0_combout\ = (\fd|PC|DOUT\(14) & (!\fd|PC|DOUT\(15) & !\fd|PC|DOUT\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|PC|DOUT\(14),
	datac => \fd|PC|DOUT\(15),
	datad => \fd|PC|DOUT\(13),
	combout => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1075w[3]~0_combout\);

-- Location: M9K_X64_Y12_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a69\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y37_N14
\fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1086w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1086w[3]~0_combout\ = (\fd|PC|DOUT\(14) & (!\fd|PC|DOUT\(15) & \fd|PC|DOUT\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|PC|DOUT\(14),
	datac => \fd|PC|DOUT\(15),
	datad => \fd|PC|DOUT\(13),
	combout => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1086w[3]~0_combout\);

-- Location: M9K_X64_Y13_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a101\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a101_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y25_N20
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~166_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a101~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a69~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|ram_block1a69~portadataout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a101~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~166_combout\);

-- Location: LCCOMB_X63_Y25_N18
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~167_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~165_combout\) # 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~166_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~165_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~166_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~167_combout\);

-- Location: LCCOMB_X63_Y25_N16
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~170_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~167_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~169_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~169_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~168_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~167_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~170_combout\);

-- Location: LCCOMB_X56_Y37_N0
\fd|adder|addsloop:6:add1to31|w3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder|addsloop:6:add1to31|w3~combout\ = (\fd|PC|DOUT\(5) & (\fd|PC|DOUT\(6) & (\fd|PC|DOUT\(4) & \fd|adder|addsloop:3:add1to31|w3~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(5),
	datab => \fd|PC|DOUT\(6),
	datac => \fd|PC|DOUT\(4),
	datad => \fd|adder|addsloop:3:add1to31|w3~combout\,
	combout => \fd|adder|addsloop:6:add1to31|w3~combout\);

-- Location: LCCOMB_X56_Y38_N22
\fd|adder2|addsloop:7:add1to31|soma\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder2|addsloop:7:add1to31|soma~combout\ = \fd|adder2|addsloop:6:add1to31|vaium~0_combout\ $ (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~170_combout\ $ (\fd|PC|DOUT\(7) $ (\fd|adder|addsloop:6:add1to31|w3~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|adder2|addsloop:6:add1to31|vaium~0_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~170_combout\,
	datac => \fd|PC|DOUT\(7),
	datad => \fd|adder|addsloop:6:add1to31|w3~combout\,
	combout => \fd|adder2|addsloop:7:add1to31|soma~combout\);

-- Location: LCCOMB_X56_Y38_N4
\fd|adder|addsloop:7:add1to31|soma\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder|addsloop:7:add1to31|soma~combout\ = \fd|PC|DOUT\(7) $ (\fd|adder|addsloop:6:add1to31|w3~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|PC|DOUT\(7),
	datad => \fd|adder|addsloop:6:add1to31|w3~combout\,
	combout => \fd|adder|addsloop:7:add1to31|soma~combout\);

-- Location: M9K_X78_Y51_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y49_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y45_N26
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~16_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a62~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a30~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a30~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a62~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~16_combout\);

-- Location: M9K_X104_Y49_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a126\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a126_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y49_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a94\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y45_N0
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~17_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a126~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a94~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a126~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a94~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~17_combout\);

-- Location: LCCOMB_X61_Y45_N22
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~18_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~16_combout\) # 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~16_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~17_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~18_combout\);

-- Location: M9K_X78_Y50_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a159\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a159_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a159_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y46_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a191\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a191_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a191_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y46_N30
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~13_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a191~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a159~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a159~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a191~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~13_combout\);

-- Location: M9K_X51_Y60_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a255\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a255_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a255_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y62_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a223\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a223_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a223_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y46_N24
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~14_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a255~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a223~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a255~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a223~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~14_combout\);

-- Location: LCCOMB_X60_Y46_N22
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~15_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~13_combout\) # 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~13_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~14_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~15_combout\);

-- Location: M9K_X64_Y61_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000103",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y45_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y45_N14
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~10_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a63~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a31~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a31~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a63~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~10_combout\);

-- Location: M9K_X51_Y24_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a95\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y27_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a127\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a127_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y40_N0
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~11_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a127~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a95~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a95~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a127~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~11_combout\);

-- Location: LCCOMB_X61_Y45_N8
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~12_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~10_combout\) # 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~10_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~11_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~12_combout\);

-- Location: M9K_X78_Y61_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a190\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a190_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a190_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y45_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a158\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a158_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a158_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y45_N12
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~19_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a190~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a158~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a190~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a158~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~19_combout\);

-- Location: M9K_X37_Y52_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a222\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a222_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a222_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y64_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a254\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a254_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a254_PORTADATAOUT_bus\);

-- Location: LCCOMB_X62_Y48_N16
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~20_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a254~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a222~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a222~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a254~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~20_combout\);

-- Location: LCCOMB_X61_Y45_N16
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~21_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~19_combout\) # 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~19_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~20_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~21_combout\);

-- Location: LCCOMB_X61_Y45_N24
\ucfd|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucfd|Mux1~0_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~18_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~15_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~12_combout\ & 
-- !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~18_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~15_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~12_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~21_combout\,
	combout => \ucfd|Mux1~0_combout\);

-- Location: M9K_X104_Y48_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a92\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus\);

-- Location: M9K_X104_Y44_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a124\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a124_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y45_N22
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~5_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a124~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a92~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a92~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a124~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~5_combout\);

-- Location: M9K_X104_Y45_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y56_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y45_N20
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~4_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a60~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a28~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a60~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a28~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~4_combout\);

-- Location: LCCOMB_X65_Y45_N28
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~195_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~9_combout\) # ((!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~5_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~5_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~9_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~4_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~195_combout\);

-- Location: M9K_X15_Y45_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a123\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a123_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y43_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a91\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y45_N30
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~29_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a123~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a91~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a123~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a91~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~29_combout\);

-- Location: M9K_X37_Y42_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y45_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B03",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y45_N20
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~28_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a59~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a27~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a59~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a27~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~28_combout\);

-- Location: LCCOMB_X38_Y45_N24
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~30_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~29_combout\) # 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~29_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~28_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~30_combout\);

-- Location: M9K_X64_Y26_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a218\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a218_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a218_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y19_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a250\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a250_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a250_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y25_N12
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~38_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a250~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a218~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a218~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a250~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~38_combout\);

-- Location: M9K_X64_Y21_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a154\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a154_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a154_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y25_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a186\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a186_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a186_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y25_N30
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~37_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a186~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a154~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a154~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a186~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~37_combout\);

-- Location: M9K_X64_Y23_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000103",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y25_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y25_N8
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~34_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a58~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a26~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a26~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a58~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~34_combout\);

-- Location: M9K_X64_Y24_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a90\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y22_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a122\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a122_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y25_N10
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~35_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a122~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a90~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a90~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a122~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~35_combout\);

-- Location: LCCOMB_X63_Y25_N0
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~36_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~34_combout\) # 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~34_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~35_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~36_combout\);

-- Location: LCCOMB_X63_Y25_N26
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~39_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~36_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~38_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~38_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~37_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~36_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~39_combout\);

-- Location: M9K_X78_Y42_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a219\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a219_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a219_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y58_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a251\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a251_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a251_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y45_N8
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~32_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a251~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a219~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a219~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a251~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~32_combout\);

-- Location: M9K_X78_Y34_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a187\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a187_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a187_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y41_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a155\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a155_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a155_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y45_N6
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~31_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a187~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a155~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a187~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a155~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~31_combout\);

-- Location: LCCOMB_X65_Y45_N10
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~33_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~32_combout\) # 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~32_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~31_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~33_combout\);

-- Location: LCCOMB_X61_Y45_N10
\ucfd|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucfd|Equal0~0_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~30_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~39_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~30_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~39_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~33_combout\,
	combout => \ucfd|Equal0~0_combout\);

-- Location: LCCOMB_X61_Y45_N12
\ucfd|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucfd|Equal0~1_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~27_combout\) # (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~195_combout\) # (\ucfd|Equal0~0_combout\)) # (!\ucfd|Mux1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~27_combout\,
	datab => \ucfd|Mux1~0_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~195_combout\,
	datad => \ucfd|Equal0~0_combout\,
	combout => \ucfd|Equal0~1_combout\);

-- Location: LCCOMB_X48_Y41_N30
\fd|UCalu|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|UCalu|Equal2~0_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~176_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~182_combout\ & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~170_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~176_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~182_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~170_combout\,
	combout => \fd|UCalu|Equal2~0_combout\);

-- Location: LCCOMB_X48_Y41_N0
\fd|UCalu|output[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|UCalu|output[1]~1_combout\ = (\ucfd|Equal0~1_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~194_combout\) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~188_combout\) # (!\fd|UCalu|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Equal0~1_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~194_combout\,
	datac => \fd|UCalu|Equal2~0_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~188_combout\,
	combout => \fd|UCalu|output[1]~1_combout\);

-- Location: LCCOMB_X65_Y45_N18
\ucfd|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucfd|Mux1~2_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~27_combout\ & (\ucfd|Mux1~0_combout\ & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~27_combout\,
	datac => \ucfd|Mux1~0_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~39_combout\,
	combout => \ucfd|Mux1~2_combout\);

-- Location: LCCOMB_X65_Y45_N16
\ucfd|ULAop[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucfd|ULAop[0]~0_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~33_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~195_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~30_combout\ & 
-- \ucfd|Mux1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~33_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~195_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~30_combout\,
	datad => \ucfd|Mux1~2_combout\,
	combout => \ucfd|ULAop[0]~0_combout\);

-- Location: LCCOMB_X48_Y41_N24
\fd|UCalu|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|UCalu|Equal5~0_combout\ = (\fd|UCalu|Equal2~0_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~194_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~45_combout\ & 
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~188_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|Equal2~0_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~194_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~45_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~188_combout\,
	combout => \fd|UCalu|Equal5~0_combout\);

-- Location: LCCOMB_X48_Y41_N10
\fd|UCalu|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|UCalu|Equal6~0_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~188_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~182_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~45_combout\ & 
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~194_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~188_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~182_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~45_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~194_combout\,
	combout => \fd|UCalu|Equal6~0_combout\);

-- Location: LCCOMB_X48_Y41_N8
\fd|UCalu|Equal6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|UCalu|Equal6~1_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~170_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~176_combout\ & \fd|UCalu|Equal6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~170_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~176_combout\,
	datad => \fd|UCalu|Equal6~0_combout\,
	combout => \fd|UCalu|Equal6~1_combout\);

-- Location: LCCOMB_X48_Y41_N26
\fd|UCalu|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|UCalu|Equal2~1_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~176_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~182_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~45_combout\ & 
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~170_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~176_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~182_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~45_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~170_combout\,
	combout => \fd|UCalu|Equal2~1_combout\);

-- Location: LCCOMB_X48_Y41_N28
\fd|UCalu|comb~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|UCalu|comb~4_combout\ = (!\ucfd|Equal0~1_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~194_combout\ & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~188_combout\)) # (!\fd|UCalu|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Equal0~1_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~194_combout\,
	datac => \fd|UCalu|Equal2~1_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~188_combout\,
	combout => \fd|UCalu|comb~4_combout\);

-- Location: LCCOMB_X48_Y41_N6
\fd|UCalu|output[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|UCalu|output[3]~0_combout\ = (\ucfd|ULAop[0]~0_combout\) # ((\fd|UCalu|Equal5~0_combout\) # ((\fd|UCalu|Equal6~1_combout\) # (!\fd|UCalu|comb~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|ULAop[0]~0_combout\,
	datab => \fd|UCalu|Equal5~0_combout\,
	datac => \fd|UCalu|Equal6~1_combout\,
	datad => \fd|UCalu|comb~4_combout\,
	combout => \fd|UCalu|output[3]~0_combout\);

-- Location: LCCOMB_X59_Y41_N0
\fd|UCalu|comb~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|UCalu|comb~6_combout\ = (\fd|UCalu|output[1]~1_combout\ & \fd|UCalu|output[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|UCalu|output[1]~1_combout\,
	datac => \fd|UCalu|output[3]~0_combout\,
	combout => \fd|UCalu|comb~6_combout\);

-- Location: LCCOMB_X59_Y41_N18
\fd|UCalu|comb~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|UCalu|comb~5_combout\ = (\fd|UCalu|output[3]~0_combout\ & !\fd|UCalu|output[1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output[3]~0_combout\,
	datab => \fd|UCalu|output[1]~1_combout\,
	combout => \fd|UCalu|comb~5_combout\);

-- Location: LCCOMB_X59_Y41_N2
\fd|UCalu|output[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|UCalu|output\(1) = (!\fd|UCalu|comb~5_combout\ & ((\fd|UCalu|comb~6_combout\) # (\fd|UCalu|output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|UCalu|comb~6_combout\,
	datac => \fd|UCalu|comb~5_combout\,
	datad => \fd|UCalu|output\(1),
	combout => \fd|UCalu|output\(1));

-- Location: LCCOMB_X48_Y41_N18
\fd|UCalu|output[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|UCalu|output[2]~2_combout\ = (!\ucfd|Equal0~1_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~194_combout\) # (!\fd|UCalu|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|Equal2~1_combout\,
	datac => \ucfd|Equal0~1_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~194_combout\,
	combout => \fd|UCalu|output[2]~2_combout\);

-- Location: LCCOMB_X48_Y41_N22
\fd|UCalu|comb~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|UCalu|comb~8_combout\ = (\fd|UCalu|output[3]~0_combout\ & (!\ucfd|ULAop[0]~0_combout\ & ((\fd|UCalu|Equal5~0_combout\) # (!\fd|UCalu|output[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output[3]~0_combout\,
	datab => \fd|UCalu|output[2]~2_combout\,
	datac => \ucfd|ULAop[0]~0_combout\,
	datad => \fd|UCalu|Equal5~0_combout\,
	combout => \fd|UCalu|comb~8_combout\);

-- Location: LCCOMB_X48_Y41_N16
\fd|UCalu|comb~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|UCalu|comb~9_combout\ = (\fd|UCalu|output[3]~0_combout\ & ((\ucfd|ULAop[0]~0_combout\) # ((\fd|UCalu|output[2]~2_combout\ & !\fd|UCalu|Equal5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output[3]~0_combout\,
	datab => \fd|UCalu|output[2]~2_combout\,
	datac => \ucfd|ULAop[0]~0_combout\,
	datad => \fd|UCalu|Equal5~0_combout\,
	combout => \fd|UCalu|comb~9_combout\);

-- Location: LCCOMB_X48_Y41_N12
\fd|UCalu|output[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|UCalu|output\(2) = (!\fd|UCalu|comb~8_combout\ & ((\fd|UCalu|comb~9_combout\) # (\fd|UCalu|output\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|comb~8_combout\,
	datab => \fd|UCalu|comb~9_combout\,
	datad => \fd|UCalu|output\(2),
	combout => \fd|UCalu|output\(2));

-- Location: LCCOMB_X61_Y45_N18
\ucfd|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucfd|Equal1~0_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~18_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~21_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~15_combout\) # 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~18_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~15_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[31]~12_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[30]~21_combout\,
	combout => \ucfd|Equal1~0_combout\);

-- Location: LCCOMB_X61_Y45_N30
\ucfd|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucfd|Equal2~0_combout\ = (((!\ucfd|Equal1~0_combout\) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~39_combout\)) # (!\ucfd|Mux1~1_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~27_combout\,
	datab => \ucfd|Mux1~1_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~39_combout\,
	datad => \ucfd|Equal1~0_combout\,
	combout => \ucfd|Equal2~0_combout\);

-- Location: LCCOMB_X61_Y45_N2
\ucfd|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucfd|Mux3~0_combout\ = (\ucfd|Equal0~1_combout\ & ((\ucfd|Equal1~1_combout\) # (!\ucfd|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Equal0~1_combout\,
	datac => \ucfd|Equal2~0_combout\,
	datad => \ucfd|Equal1~1_combout\,
	combout => \ucfd|Mux3~0_combout\);

-- Location: M9K_X78_Y23_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a239\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a239_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a239_PORTADATAOUT_bus\);

-- Location: M9K_X104_Y40_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a207\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a207_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a207_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y43_N22
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~109_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a239~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a207~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|ram_block1a239~portadataout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a207~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~109_combout\);

-- Location: M9K_X15_Y43_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a111\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a111_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus\);

-- Location: M9K_X104_Y39_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a79\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y43_N26
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~106_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a111~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a79~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a111~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a79~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~106_combout\);

-- Location: M9K_X104_Y46_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y23_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y43_N12
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~105_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a47~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a15~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|ram_block1a15~portadataout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a47~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~105_combout\);

-- Location: LCCOMB_X61_Y43_N4
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~107_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~106_combout\) # 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~105_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~106_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~105_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~107_combout\);

-- Location: M9K_X37_Y28_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a143\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a143_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a143_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y29_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a175\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a175_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a175_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y29_N4
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~108_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a175~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a143~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|ram_block1a143~portadataout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a175~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~108_combout\);

-- Location: LCCOMB_X61_Y43_N0
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~110_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~107_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~109_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~109_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~107_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~108_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~110_combout\);

-- Location: LCCOMB_X60_Y41_N4
\fd|MuxSaidaBankRegister|selected[31]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[31]~2_combout\ = (\ucfd|Equal0~1_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~110_combout\ & ((\ucfd|Equal1~1_combout\) # (!\ucfd|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Equal1~1_combout\,
	datab => \ucfd|Equal2~0_combout\,
	datac => \ucfd|Equal0~1_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~110_combout\,
	combout => \fd|MuxSaidaBankRegister|selected[31]~2_combout\);

-- Location: M9K_X51_Y36_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a148\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a148_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a148_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y44_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a212\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a212_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a212_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y44_N12
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~67_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a212~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a148~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a148~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a212~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~67_combout\);

-- Location: M9K_X78_Y44_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a244\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a244_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a244_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y45_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a180\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a180_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a180_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y44_N22
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~66_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a244~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a180~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a244~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a180~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~66_combout\);

-- Location: M9K_X51_Y40_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a84\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y39_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y40_N12
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~64_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a84~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|ram_block1a84~portadataout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~64_combout\);

-- Location: M9K_X78_Y43_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a116\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a116_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y28_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y44_N6
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~63_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a116~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a52~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a116~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a52~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~63_combout\);

-- Location: LCCOMB_X60_Y44_N16
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~65_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~64_combout\) # 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~64_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~63_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~65_combout\);

-- Location: LCCOMB_X60_Y44_N26
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~65_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~67_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~67_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~66_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~65_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\);

-- Location: LCCOMB_X58_Y41_N10
\ucfd|Equal2~0_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucfd|Equal2~0_wirecell_combout\ = !\ucfd|Equal2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Equal2~0_combout\,
	combout => \ucfd|Equal2~0_wirecell_combout\);

-- Location: M9K_X64_Y51_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a145\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a145_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a145_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y47_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a209\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a209_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a209_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y47_N26
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~56_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a209~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a145~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a145~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a209~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~56_combout\);

-- Location: M9K_X64_Y53_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a241\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a241_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a241_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y47_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a177\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a177_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a177_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y47_N4
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~55_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a241~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a177~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a241~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a177~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~55_combout\);

-- Location: M9K_X64_Y63_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000043D",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y63_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a81\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y47_N14
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~53_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a81~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a17~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a81~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~53_combout\);

-- Location: M9K_X78_Y47_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a113\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a113_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y58_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y47_N16
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~52_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a113~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a49~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a113~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a49~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~52_combout\);

-- Location: LCCOMB_X60_Y47_N18
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~54_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~53_combout\) # 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~53_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~52_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~54_combout\);

-- Location: LCCOMB_X60_Y47_N28
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~54_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~56_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~56_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~55_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~54_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\);

-- Location: M9K_X64_Y55_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a83\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y38_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a115\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a115_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y58_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y57_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y44_N24
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~58_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1)) # 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a51~portadataout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a51~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~58_combout\);

-- Location: LCCOMB_X60_Y44_N14
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~59_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~58_combout\ & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a115~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~58_combout\ & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a83~portadataout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|ram_block1a83~portadataout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a115~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~58_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~59_combout\);

-- Location: M9K_X64_Y42_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a243\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a243_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a243_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y52_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a211\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a211_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a211_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y57_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a147\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a147_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a147_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y31_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a179\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a179_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a179_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y44_N28
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~60_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1)) # 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a179~portadataout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a147~portadataout\ & 
-- (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|ram_block1a147~portadataout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a179~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~60_combout\);

-- Location: LCCOMB_X60_Y44_N20
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~61_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~60_combout\ & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a243~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~60_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a211~portadataout\))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|ram_block1a243~portadataout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a211~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~60_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~61_combout\);

-- Location: LCCOMB_X60_Y44_N10
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~61_combout\))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~59_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~61_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\);

-- Location: M9K_X78_Y18_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a142\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a142_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a142_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y57_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a174\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a174_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a174_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y41_N12
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~114_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a174~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a142~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|ram_block1a142~portadataout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a174~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~114_combout\);

-- Location: M9K_X104_Y41_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a206\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a206_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a206_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y21_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a238\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a238_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a238_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y41_N30
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~115_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a238~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a206~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|ram_block1a206~portadataout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a238~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~115_combout\);

-- Location: M9K_X104_Y36_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a110\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a110_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus\);

-- Location: M9K_X104_Y37_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a78\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y41_N8
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~112_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a110~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a78~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a110~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a78~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~112_combout\);

-- Location: M9K_X78_Y17_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

-- Location: M9K_X104_Y38_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y41_N18
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~111_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a46~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a14~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a46~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a14~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~111_combout\);

-- Location: LCCOMB_X63_Y41_N2
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~113_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~112_combout\) # 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~111_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~112_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~111_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~113_combout\);

-- Location: LCCOMB_X63_Y41_N24
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~116_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~113_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~114_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~114_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~115_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~113_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~116_combout\);

-- Location: M9K_X64_Y48_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a178\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a178_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a178_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y43_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a242\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a242_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a242_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y44_N2
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~49_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a242~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a178~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a178~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a242~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~49_combout\);

-- Location: M9K_X51_Y33_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a146\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a146_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a146_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y44_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a210\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a210_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a210_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y44_N8
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~50_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a210~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a146~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a146~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a210~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~50_combout\);

-- Location: M9K_X37_Y44_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a82\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y60_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y44_N4
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~46_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a82~portadataout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a18~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|ram_block1a82~portadataout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a18~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~46_combout\);

-- Location: M9K_X51_Y55_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a114\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a114_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y31_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y44_N18
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~47_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a114~portadataout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a50~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a114~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a50~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~47_combout\);

-- Location: LCCOMB_X60_Y44_N0
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~48_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~47_combout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~46_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~47_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~48_combout\);

-- Location: LCCOMB_X60_Y44_N30
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~48_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~49_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~49_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~50_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~48_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\);

-- Location: M9K_X78_Y15_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a77\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y13_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a109\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a109_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y30_N30
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~118_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a109~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a77~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a77~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a109~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~118_combout\);

-- Location: M9K_X51_Y16_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000078",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M9K_X104_Y31_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y30_N28
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~117_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a45~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a13~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a13~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a45~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~117_combout\);

-- Location: LCCOMB_X59_Y30_N0
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~119_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~118_combout\) # 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~117_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~118_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~117_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~119_combout\);

-- Location: M9K_X51_Y19_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a237\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a237_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a237_PORTADATAOUT_bus\);

-- Location: M9K_X104_Y29_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a205\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a205_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a205_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y30_N4
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~121_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a237~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a205~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a237~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a205~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~121_combout\);

-- Location: M9K_X37_Y20_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a173\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a173_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a173_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y16_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a141\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a141_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a141_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y30_N2
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~120_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a173~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a141~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a173~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a141~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~120_combout\);

-- Location: LCCOMB_X59_Y30_N10
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~122_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~119_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~121_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~119_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~121_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~120_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~122_combout\);

-- Location: LCCOMB_X63_Y41_N16
\fd|MuxRtRd|selected[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRtRd|selected[2]~4_combout\ = (\ucfd|Equal0~1_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)) # (!\ucfd|Equal0~1_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Equal0~1_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~122_combout\,
	combout => \fd|MuxRtRd|selected[2]~4_combout\);

-- Location: LCCOMB_X63_Y41_N0
\fd|BankRegister|add1to28|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to28|Equal0~5_combout\ = (!\fd|MuxRtRd|selected[2]~4_combout\ & ((\ucfd|Equal0~1_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))) # (!\ucfd|Equal0~1_combout\ & 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Equal0~1_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~116_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|MuxRtRd|selected[2]~4_combout\,
	combout => \fd|BankRegister|add1to28|Equal0~5_combout\);

-- Location: LCCOMB_X65_Y43_N16
\ucfd|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucfd|Mux3~1_combout\ = (\ucfd|Equal1~1_combout\) # (!\ucfd|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucfd|Equal0~1_combout\,
	datad => \ucfd|Equal1~1_combout\,
	combout => \ucfd|Mux3~1_combout\);

-- Location: M9K_X37_Y36_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000142",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y35_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y40_N4
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~69_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a48~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a16~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a48~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~69_combout\);

-- Location: M9K_X64_Y32_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a112\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a112_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y36_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a80\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y40_N10
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~70_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a112~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a80~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a112~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a80~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~70_combout\);

-- Location: LCCOMB_X63_Y40_N8
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~71_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~69_combout\) # 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~69_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~70_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~71_combout\);

-- Location: M9K_X37_Y37_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a176\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a176_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a176_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y37_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a144\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a144_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a144_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y40_N14
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~72_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a176~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a144~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a176~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a144~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~72_combout\);

-- Location: M9K_X64_Y56_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a240\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a240_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a240_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y34_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a208\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a208_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a208_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y40_N28
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~73_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a240~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a208~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a240~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a208~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~73_combout\);

-- Location: LCCOMB_X63_Y40_N26
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~71_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~72_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~71_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~72_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~73_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\);

-- Location: LCCOMB_X65_Y43_N10
\fd|MuxRtRd|selected[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRtRd|selected[0]~2_combout\ = (\ucfd|Equal0~1_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\)) # (!\ucfd|Equal0~1_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~134_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\,
	datab => \ucfd|Equal0~1_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~134_combout\,
	combout => \fd|MuxRtRd|selected[0]~2_combout\);

-- Location: LCCOMB_X66_Y42_N30
\fd|MuxRtRd|selected[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRtRd|selected[4]~1_combout\ = (\ucfd|Equal0~1_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)) # (!\ucfd|Equal0~1_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~110_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~110_combout\,
	datad => \ucfd|Equal0~1_combout\,
	combout => \fd|MuxRtRd|selected[4]~1_combout\);

-- Location: M9K_X78_Y24_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a140\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a140_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a140_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y20_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a172\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a172_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a172_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y40_N24
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~126_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a172~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a140~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a140~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a172~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~126_combout\);

-- Location: M9K_X64_Y14_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a76\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y14_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a108\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a108_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y30_N22
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~124_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a108~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a76~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a76~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a108~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~124_combout\);

-- Location: M9K_X104_Y30_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000064",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y16_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y30_N24
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~123_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a44~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a12~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a12~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a44~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~123_combout\);

-- Location: LCCOMB_X59_Y30_N16
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~125_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~124_combout\) # 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~123_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~124_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~123_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~125_combout\);

-- Location: M9K_X78_Y63_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a236\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a236_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a236_PORTADATAOUT_bus\);

-- Location: M9K_X104_Y47_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a204\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a204_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a204_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y47_N18
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~127_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a236~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a204~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|ram_block1a236~portadataout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a204~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~127_combout\);

-- Location: LCCOMB_X60_Y47_N2
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~128_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~125_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~126_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~126_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~125_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~127_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~128_combout\);

-- Location: LCCOMB_X66_Y42_N24
\fd|MuxRtRd|selected[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRtRd|selected[1]~0_combout\ = (\ucfd|Equal0~1_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))) # (!\ucfd|Equal0~1_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~128_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~128_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datad => \ucfd|Equal0~1_combout\,
	combout => \fd|MuxRtRd|selected[1]~0_combout\);

-- Location: LCCOMB_X65_Y42_N18
\fd|BankRegister|add1to31|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to31|Equal0~0_combout\ = (\ucfd|Mux3~1_combout\ & (!\fd|MuxRtRd|selected[0]~2_combout\ & (\fd|MuxRtRd|selected[4]~1_combout\ & \fd|MuxRtRd|selected[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Mux3~1_combout\,
	datab => \fd|MuxRtRd|selected[0]~2_combout\,
	datac => \fd|MuxRtRd|selected[4]~1_combout\,
	datad => \fd|MuxRtRd|selected[1]~0_combout\,
	combout => \fd|BankRegister|add1to31|Equal0~0_combout\);

-- Location: LCCOMB_X65_Y42_N28
\fd|BankRegister|add1to27|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to27|Equal0~0_combout\ = (\fd|BankRegister|add1to28|Equal0~5_combout\ & \fd|BankRegister|add1to31|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|BankRegister|add1to28|Equal0~5_combout\,
	datad => \fd|BankRegister|add1to31|Equal0~0_combout\,
	combout => \fd|BankRegister|add1to27|Equal0~0_combout\);

-- Location: FF_X58_Y40_N23
\fd|BankRegister|add1to27|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~1_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to27|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to27|DOUT\(0));

-- Location: LCCOMB_X66_Y42_N4
\fd|BankRegister|add1to3|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to3|Equal0~4_combout\ = (!\fd|MuxRtRd|selected[4]~1_combout\ & (\fd|MuxRtRd|selected[1]~0_combout\ & ((\ucfd|Equal1~1_combout\) # (!\ucfd|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Equal1~1_combout\,
	datab => \ucfd|Equal0~1_combout\,
	datac => \fd|MuxRtRd|selected[4]~1_combout\,
	datad => \fd|MuxRtRd|selected[1]~0_combout\,
	combout => \fd|BankRegister|add1to3|Equal0~4_combout\);

-- Location: LCCOMB_X65_Y42_N6
\fd|BankRegister|add1to11|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to11|Equal0~0_combout\ = (\fd|BankRegister|add1to3|Equal0~4_combout\ & (\fd|BankRegister|add1to28|Equal0~5_combout\ & !\fd|MuxRtRd|selected[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to3|Equal0~4_combout\,
	datab => \fd|BankRegister|add1to28|Equal0~5_combout\,
	datad => \fd|MuxRtRd|selected[0]~2_combout\,
	combout => \fd|BankRegister|add1to11|Equal0~0_combout\);

-- Location: FF_X61_Y41_N5
\fd|BankRegister|add1to11|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~1_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to11|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to11|DOUT\(0));

-- Location: LCCOMB_X60_Y42_N4
\fd|MuxRtRd|selected[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRtRd|selected[3]~3_combout\ = (\ucfd|Equal0~1_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))) # (!\ucfd|Equal0~1_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~116_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~116_combout\,
	datab => \ucfd|Equal0~1_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|MuxRtRd|selected[3]~3_combout\);

-- Location: LCCOMB_X66_Y42_N20
\fd|BankRegister|add1to19|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to19|Equal0~0_combout\ = (!\fd|MuxRtRd|selected[2]~4_combout\ & (!\fd|MuxRtRd|selected[0]~2_combout\ & !\fd|MuxRtRd|selected[3]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxRtRd|selected[2]~4_combout\,
	datac => \fd|MuxRtRd|selected[0]~2_combout\,
	datad => \fd|MuxRtRd|selected[3]~3_combout\,
	combout => \fd|BankRegister|add1to19|Equal0~0_combout\);

-- Location: LCCOMB_X65_Y42_N8
\fd|BankRegister|add1to19|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to19|Equal0~1_combout\ = (\fd|MuxRtRd|selected[4]~1_combout\ & (\ucfd|Mux3~1_combout\ & (\fd|BankRegister|add1to19|Equal0~0_combout\ & \fd|MuxRtRd|selected[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxRtRd|selected[4]~1_combout\,
	datab => \ucfd|Mux3~1_combout\,
	datac => \fd|BankRegister|add1to19|Equal0~0_combout\,
	datad => \fd|MuxRtRd|selected[1]~0_combout\,
	combout => \fd|BankRegister|add1to19|Equal0~1_combout\);

-- Location: FF_X58_Y40_N1
\fd|BankRegister|add1to19|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~1_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to19|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to19|DOUT\(0));

-- Location: LCCOMB_X66_Y42_N14
\fd|BankRegister|add1to3|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to3|Equal0~5_combout\ = (!\fd|MuxRtRd|selected[2]~4_combout\ & (\fd|BankRegister|add1to3|Equal0~4_combout\ & (!\fd|MuxRtRd|selected[0]~2_combout\ & !\fd|MuxRtRd|selected[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxRtRd|selected[2]~4_combout\,
	datab => \fd|BankRegister|add1to3|Equal0~4_combout\,
	datac => \fd|MuxRtRd|selected[0]~2_combout\,
	datad => \fd|MuxRtRd|selected[3]~3_combout\,
	combout => \fd|BankRegister|add1to3|Equal0~5_combout\);

-- Location: FF_X61_Y41_N17
\fd|BankRegister|add1to3|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~1_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to3|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to3|DOUT\(0));

-- Location: LCCOMB_X61_Y41_N16
\fd|BankRegister|muxB|selected[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[0]~10_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to19|DOUT\(0))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to3|DOUT\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to19|DOUT\(0),
	datac => \fd|BankRegister|add1to3|DOUT\(0),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[0]~10_combout\);

-- Location: LCCOMB_X61_Y41_N4
\fd|BankRegister|muxB|selected[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[0]~11_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[0]~10_combout\ & (\fd|BankRegister|add1to27|DOUT\(0))) # 
-- (!\fd|BankRegister|muxB|selected[0]~10_combout\ & ((\fd|BankRegister|add1to11|DOUT\(0)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to27|DOUT\(0),
	datac => \fd|BankRegister|add1to11|DOUT\(0),
	datad => \fd|BankRegister|muxB|selected[0]~10_combout\,
	combout => \fd|BankRegister|muxB|selected[0]~11_combout\);

-- Location: LCCOMB_X55_Y40_N22
\fd|BankRegister|add1to7|DOUT[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to7|DOUT[0]~feeder_combout\ = \fd|MuxRegRam|selected[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[0]~1_combout\,
	combout => \fd|BankRegister|add1to7|DOUT[0]~feeder_combout\);

-- Location: LCCOMB_X66_Y42_N16
\fd|BankRegister|add1to7|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to7|Equal0~0_combout\ = (\fd|MuxRtRd|selected[2]~4_combout\ & (\fd|BankRegister|add1to3|Equal0~4_combout\ & (!\fd|MuxRtRd|selected[0]~2_combout\ & !\fd|MuxRtRd|selected[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxRtRd|selected[2]~4_combout\,
	datab => \fd|BankRegister|add1to3|Equal0~4_combout\,
	datac => \fd|MuxRtRd|selected[0]~2_combout\,
	datad => \fd|MuxRtRd|selected[3]~3_combout\,
	combout => \fd|BankRegister|add1to7|Equal0~0_combout\);

-- Location: FF_X55_Y40_N23
\fd|BankRegister|add1to7|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to7|DOUT[0]~feeder_combout\,
	ena => \fd|BankRegister|add1to7|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to7|DOUT\(0));

-- Location: LCCOMB_X62_Y42_N18
\fd|BankRegister|add1to24|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to24|Equal0~5_combout\ = (!\fd|MuxRtRd|selected[3]~3_combout\ & ((\ucfd|Equal0~1_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))) # (!\ucfd|Equal0~1_combout\ & 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~122_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|MuxRtRd|selected[3]~3_combout\,
	datad => \ucfd|Equal0~1_combout\,
	combout => \fd|BankRegister|add1to24|Equal0~5_combout\);

-- Location: LCCOMB_X62_Y42_N20
\fd|BankRegister|add1to23|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to23|Equal0~0_combout\ = (\fd|BankRegister|add1to24|Equal0~5_combout\ & \fd|BankRegister|add1to31|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|BankRegister|add1to24|Equal0~5_combout\,
	datad => \fd|BankRegister|add1to31|Equal0~0_combout\,
	combout => \fd|BankRegister|add1to23|Equal0~0_combout\);

-- Location: FF_X58_Y41_N21
\fd|BankRegister|add1to23|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~1_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to23|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to23|DOUT\(0));

-- Location: LCCOMB_X63_Y41_N22
\fd|BankRegister|add1to32|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to32|Equal0~6_combout\ = (\fd|MuxRtRd|selected[2]~4_combout\ & ((\ucfd|Equal0~1_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))) # (!\ucfd|Equal0~1_combout\ & 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Equal0~1_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~116_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|MuxRtRd|selected[2]~4_combout\,
	combout => \fd|BankRegister|add1to32|Equal0~6_combout\);

-- Location: LCCOMB_X62_Y42_N2
\fd|BankRegister|add1to31|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to31|Equal0~1_combout\ = (\fd|BankRegister|add1to32|Equal0~6_combout\ & \fd|BankRegister|add1to31|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|BankRegister|add1to32|Equal0~6_combout\,
	datad => \fd|BankRegister|add1to31|Equal0~0_combout\,
	combout => \fd|BankRegister|add1to31|Equal0~1_combout\);

-- Location: FF_X58_Y41_N11
\fd|BankRegister|add1to31|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~1_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to31|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to31|DOUT\(0));

-- Location: LCCOMB_X66_Y42_N18
\fd|BankRegister|add1to15|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to15|Equal0~0_combout\ = (\fd|MuxRtRd|selected[2]~4_combout\ & (\fd|BankRegister|add1to3|Equal0~4_combout\ & (!\fd|MuxRtRd|selected[0]~2_combout\ & \fd|MuxRtRd|selected[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxRtRd|selected[2]~4_combout\,
	datab => \fd|BankRegister|add1to3|Equal0~4_combout\,
	datac => \fd|MuxRtRd|selected[0]~2_combout\,
	datad => \fd|MuxRtRd|selected[3]~3_combout\,
	combout => \fd|BankRegister|add1to15|Equal0~0_combout\);

-- Location: FF_X55_Y41_N1
\fd|BankRegister|add1to15|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|MuxRegRam|selected[0]~1_combout\,
	ena => \fd|BankRegister|add1to15|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to15|DOUT\(0));

-- Location: LCCOMB_X58_Y41_N12
\fd|BankRegister|muxB|selected[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[0]~17_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to31|DOUT\(0))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to15|DOUT\(0)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & 
-- (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to31|DOUT\(0),
	datab => \fd|BankRegister|add1to15|DOUT\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[0]~17_combout\);

-- Location: LCCOMB_X58_Y41_N2
\fd|BankRegister|muxB|selected[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[0]~18_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[0]~17_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & 
-- ((\fd|BankRegister|muxB|selected[0]~17_combout\ & ((\fd|BankRegister|add1to23|DOUT\(0)))) # (!\fd|BankRegister|muxB|selected[0]~17_combout\ & (\fd|BankRegister|add1to7|DOUT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to7|DOUT\(0),
	datab => \fd|BankRegister|add1to23|DOUT\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|BankRegister|muxB|selected[0]~17_combout\,
	combout => \fd|BankRegister|muxB|selected[0]~18_combout\);

-- Location: LCCOMB_X63_Y44_N12
\fd|BankRegister|add1to21|DOUT[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to21|DOUT[0]~feeder_combout\ = \fd|MuxRegRam|selected[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[0]~1_combout\,
	combout => \fd|BankRegister|add1to21|DOUT[0]~feeder_combout\);

-- Location: LCCOMB_X66_Y42_N8
\fd|BankRegister|add1to17|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to17|Equal0~6_combout\ = (!\fd|MuxRtRd|selected[1]~0_combout\ & ((\ucfd|Equal0~1_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)) # (!\ucfd|Equal0~1_combout\ & 
-- ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~110_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \ucfd|Equal0~1_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~110_combout\,
	datad => \fd|MuxRtRd|selected[1]~0_combout\,
	combout => \fd|BankRegister|add1to17|Equal0~6_combout\);

-- Location: LCCOMB_X63_Y41_N14
\fd|BankRegister|add1to29|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to29|Equal0~2_combout\ = (\fd|MuxRtRd|selected[2]~4_combout\ & (\ucfd|Mux3~1_combout\ & (!\fd|MuxRtRd|selected[0]~2_combout\ & \fd|BankRegister|add1to17|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxRtRd|selected[2]~4_combout\,
	datab => \ucfd|Mux3~1_combout\,
	datac => \fd|MuxRtRd|selected[0]~2_combout\,
	datad => \fd|BankRegister|add1to17|Equal0~6_combout\,
	combout => \fd|BankRegister|add1to29|Equal0~2_combout\);

-- Location: LCCOMB_X63_Y41_N6
\fd|BankRegister|add1to21|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to21|Equal0~2_combout\ = (\fd|BankRegister|add1to29|Equal0~2_combout\ & ((\ucfd|Equal0~1_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)) # (!\ucfd|Equal0~1_combout\ & 
-- ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~116_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Equal0~1_combout\,
	datab => \fd|BankRegister|add1to29|Equal0~2_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~116_combout\,
	combout => \fd|BankRegister|add1to21|Equal0~2_combout\);

-- Location: FF_X63_Y44_N13
\fd|BankRegister|add1to21|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to21|DOUT[0]~feeder_combout\,
	ena => \fd|BankRegister|add1to21|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to21|DOUT\(0));

-- Location: LCCOMB_X63_Y41_N26
\fd|BankRegister|add1to29|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to29|Equal0~3_combout\ = (\fd|BankRegister|add1to29|Equal0~2_combout\ & ((\ucfd|Equal0~1_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)) # (!\ucfd|Equal0~1_combout\ & 
-- ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~116_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Equal0~1_combout\,
	datab => \fd|BankRegister|add1to29|Equal0~2_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~116_combout\,
	combout => \fd|BankRegister|add1to29|Equal0~3_combout\);

-- Location: FF_X63_Y41_N21
\fd|BankRegister|add1to29|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~1_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to29|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to29|DOUT\(0));

-- Location: LCCOMB_X63_Y44_N6
\fd|BankRegister|add1to13|DOUT[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to13|DOUT[0]~feeder_combout\ = \fd|MuxRegRam|selected[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[0]~1_combout\,
	combout => \fd|BankRegister|add1to13|DOUT[0]~feeder_combout\);

-- Location: LCCOMB_X66_Y42_N12
\fd|BankRegister|add1to14|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to14|Equal0~5_combout\ = (!\fd|MuxRtRd|selected[4]~1_combout\ & ((\ucfd|Equal0~1_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)) # (!\ucfd|Equal0~1_combout\ & 
-- ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~128_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxRtRd|selected[4]~1_combout\,
	datab => \ucfd|Equal0~1_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~128_combout\,
	combout => \fd|BankRegister|add1to14|Equal0~5_combout\);

-- Location: LCCOMB_X66_Y42_N2
\fd|BankRegister|add1to13|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to13|Equal0~2_combout\ = (!\fd|MuxRtRd|selected[0]~2_combout\ & (\ucfd|Mux3~1_combout\ & (\fd|MuxRtRd|selected[2]~4_combout\ & \fd|BankRegister|add1to14|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxRtRd|selected[0]~2_combout\,
	datab => \ucfd|Mux3~1_combout\,
	datac => \fd|MuxRtRd|selected[2]~4_combout\,
	datad => \fd|BankRegister|add1to14|Equal0~5_combout\,
	combout => \fd|BankRegister|add1to13|Equal0~2_combout\);

-- Location: LCCOMB_X63_Y41_N28
\fd|BankRegister|add1to13|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to13|Equal0~3_combout\ = (\fd|BankRegister|add1to13|Equal0~2_combout\ & ((\ucfd|Equal0~1_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)) # (!\ucfd|Equal0~1_combout\ & 
-- ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~116_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \ucfd|Equal0~1_combout\,
	datac => \fd|BankRegister|add1to13|Equal0~2_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~116_combout\,
	combout => \fd|BankRegister|add1to13|Equal0~3_combout\);

-- Location: FF_X63_Y44_N7
\fd|BankRegister|add1to13|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to13|DOUT[0]~feeder_combout\,
	ena => \fd|BankRegister|add1to13|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to13|DOUT\(0));

-- Location: LCCOMB_X63_Y41_N4
\fd|BankRegister|add1to5|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to5|Equal0~2_combout\ = (\fd|BankRegister|add1to13|Equal0~2_combout\ & ((\ucfd|Equal0~1_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)) # (!\ucfd|Equal0~1_combout\ & 
-- ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~116_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \ucfd|Equal0~1_combout\,
	datac => \fd|BankRegister|add1to13|Equal0~2_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~116_combout\,
	combout => \fd|BankRegister|add1to5|Equal0~2_combout\);

-- Location: FF_X63_Y41_N17
\fd|BankRegister|add1to5|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~1_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to5|DOUT\(0));

-- Location: LCCOMB_X63_Y41_N10
\fd|BankRegister|muxB|selected[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[0]~12_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to13|DOUT\(0))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to5|DOUT\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to13|DOUT\(0),
	datab => \fd|BankRegister|add1to5|DOUT\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[0]~12_combout\);

-- Location: LCCOMB_X63_Y41_N20
\fd|BankRegister|muxB|selected[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[0]~13_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[0]~12_combout\ & ((\fd|BankRegister|add1to29|DOUT\(0)))) # 
-- (!\fd|BankRegister|muxB|selected[0]~12_combout\ & (\fd|BankRegister|add1to21|DOUT\(0))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[0]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|BankRegister|add1to21|DOUT\(0),
	datac => \fd|BankRegister|add1to29|DOUT\(0),
	datad => \fd|BankRegister|muxB|selected[0]~12_combout\,
	combout => \fd|BankRegister|muxB|selected[0]~13_combout\);

-- Location: LCCOMB_X65_Y42_N30
\fd|BankRegister|add1to9|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to9|Equal0~0_combout\ = (\fd|BankRegister|add1to28|Equal0~5_combout\ & (\fd|BankRegister|add1to14|Equal0~5_combout\ & (\ucfd|Mux3~1_combout\ & !\fd|MuxRtRd|selected[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to28|Equal0~5_combout\,
	datab => \fd|BankRegister|add1to14|Equal0~5_combout\,
	datac => \ucfd|Mux3~1_combout\,
	datad => \fd|MuxRtRd|selected[0]~2_combout\,
	combout => \fd|BankRegister|add1to9|Equal0~0_combout\);

-- Location: FF_X58_Y38_N17
\fd|BankRegister|add1to9|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~1_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to9|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to9|DOUT\(0));

-- Location: LCCOMB_X62_Y41_N24
\fd|BankRegister|add1to25|DOUT[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to25|DOUT[0]~feeder_combout\ = \fd|MuxRegRam|selected[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[0]~1_combout\,
	combout => \fd|BankRegister|add1to25|DOUT[0]~feeder_combout\);

-- Location: LCCOMB_X66_Y41_N12
\fd|BankRegister|add1to25|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to25|Equal0~0_combout\ = (\ucfd|Mux3~1_combout\ & (\fd|BankRegister|add1to28|Equal0~5_combout\ & (!\fd|MuxRtRd|selected[0]~2_combout\ & \fd|BankRegister|add1to17|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Mux3~1_combout\,
	datab => \fd|BankRegister|add1to28|Equal0~5_combout\,
	datac => \fd|MuxRtRd|selected[0]~2_combout\,
	datad => \fd|BankRegister|add1to17|Equal0~6_combout\,
	combout => \fd|BankRegister|add1to25|Equal0~0_combout\);

-- Location: FF_X62_Y41_N25
\fd|BankRegister|add1to25|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to25|DOUT[0]~feeder_combout\,
	ena => \fd|BankRegister|add1to25|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to25|DOUT\(0));

-- Location: LCCOMB_X66_Y42_N6
\fd|BankRegister|add1to17|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to17|Equal0~7_combout\ = (\fd|BankRegister|add1to19|Equal0~0_combout\ & (\fd|BankRegister|add1to17|Equal0~6_combout\ & ((\ucfd|Equal1~1_combout\) # (!\ucfd|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Equal1~1_combout\,
	datab => \fd|BankRegister|add1to19|Equal0~0_combout\,
	datac => \fd|BankRegister|add1to17|Equal0~6_combout\,
	datad => \ucfd|Equal0~1_combout\,
	combout => \fd|BankRegister|add1to17|Equal0~7_combout\);

-- Location: FF_X58_Y38_N7
\fd|BankRegister|add1to17|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~1_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to17|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to17|DOUT\(0));

-- Location: LCCOMB_X62_Y41_N6
\fd|BankRegister|muxB|selected[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[0]~14_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to17|DOUT\(0))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to1|DOUT\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to17|DOUT\(0),
	datab => \fd|BankRegister|add1to1|DOUT\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[0]~14_combout\);

-- Location: LCCOMB_X62_Y41_N18
\fd|BankRegister|muxB|selected[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[0]~15_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[0]~14_combout\ & ((\fd|BankRegister|add1to25|DOUT\(0)))) # 
-- (!\fd|BankRegister|muxB|selected[0]~14_combout\ & (\fd|BankRegister|add1to9|DOUT\(0))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to9|DOUT\(0),
	datac => \fd|BankRegister|add1to25|DOUT\(0),
	datad => \fd|BankRegister|muxB|selected[0]~14_combout\,
	combout => \fd|BankRegister|muxB|selected[0]~15_combout\);

-- Location: LCCOMB_X62_Y41_N12
\fd|BankRegister|muxB|selected[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[0]~16_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|muxB|selected[0]~13_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[0]~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|muxB|selected[0]~13_combout\,
	datad => \fd|BankRegister|muxB|selected[0]~15_combout\,
	combout => \fd|BankRegister|muxB|selected[0]~16_combout\);

-- Location: LCCOMB_X62_Y41_N10
\fd|BankRegister|muxB|selected[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[0]~19_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[0]~16_combout\ & ((\fd|BankRegister|muxB|selected[0]~18_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[0]~16_combout\ & (\fd|BankRegister|muxB|selected[0]~11_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|muxB|selected[0]~11_combout\,
	datac => \fd|BankRegister|muxB|selected[0]~18_combout\,
	datad => \fd|BankRegister|muxB|selected[0]~16_combout\,
	combout => \fd|BankRegister|muxB|selected[0]~19_combout\);

-- Location: LCCOMB_X65_Y42_N10
\fd|BankRegister|add1to16|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to16|Equal0~0_combout\ = (\ucfd|Mux3~1_combout\ & (\fd|MuxRtRd|selected[0]~2_combout\ & (!\fd|MuxRtRd|selected[4]~1_combout\ & \fd|MuxRtRd|selected[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Mux3~1_combout\,
	datab => \fd|MuxRtRd|selected[0]~2_combout\,
	datac => \fd|MuxRtRd|selected[4]~1_combout\,
	datad => \fd|MuxRtRd|selected[1]~0_combout\,
	combout => \fd|BankRegister|add1to16|Equal0~0_combout\);

-- Location: LCCOMB_X65_Y42_N4
\fd|BankRegister|add1to16|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to16|Equal0~1_combout\ = (\fd|BankRegister|add1to32|Equal0~6_combout\ & \fd|BankRegister|add1to16|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to32|Equal0~6_combout\,
	datad => \fd|BankRegister|add1to16|Equal0~0_combout\,
	combout => \fd|BankRegister|add1to16|Equal0~1_combout\);

-- Location: FF_X65_Y42_N23
\fd|BankRegister|add1to16|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~1_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to16|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to16|DOUT\(0));

-- Location: LCCOMB_X66_Y42_N22
\fd|BankRegister|add1to14|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to14|Equal0~4_combout\ = (\fd|MuxRtRd|selected[0]~2_combout\ & (\ucfd|Mux3~1_combout\ & (\fd|BankRegister|add1to32|Equal0~6_combout\ & \fd|BankRegister|add1to14|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxRtRd|selected[0]~2_combout\,
	datab => \ucfd|Mux3~1_combout\,
	datac => \fd|BankRegister|add1to32|Equal0~6_combout\,
	datad => \fd|BankRegister|add1to14|Equal0~5_combout\,
	combout => \fd|BankRegister|add1to14|Equal0~4_combout\);

-- Location: FF_X61_Y42_N25
\fd|BankRegister|add1to14|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~1_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to14|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to14|DOUT\(0));

-- Location: LCCOMB_X65_Y42_N26
\fd|BankRegister|add1to10|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to10|Equal0~0_combout\ = (\fd|BankRegister|add1to28|Equal0~5_combout\ & (\fd|BankRegister|add1to14|Equal0~5_combout\ & (\ucfd|Mux3~1_combout\ & \fd|MuxRtRd|selected[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to28|Equal0~5_combout\,
	datab => \fd|BankRegister|add1to14|Equal0~5_combout\,
	datac => \ucfd|Mux3~1_combout\,
	datad => \fd|MuxRtRd|selected[0]~2_combout\,
	combout => \fd|BankRegister|add1to10|Equal0~0_combout\);

-- Location: FF_X65_Y42_N5
\fd|BankRegister|add1to10|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~1_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to10|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to10|DOUT\(0));

-- Location: LCCOMB_X62_Y42_N12
\fd|BankRegister|add1to12|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to12|Equal0~0_combout\ = (\fd|BankRegister|add1to16|Equal0~0_combout\ & \fd|BankRegister|add1to28|Equal0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to16|Equal0~0_combout\,
	datad => \fd|BankRegister|add1to28|Equal0~5_combout\,
	combout => \fd|BankRegister|add1to12|Equal0~0_combout\);

-- Location: FF_X61_Y42_N7
\fd|BankRegister|add1to12|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~1_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to12|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to12|DOUT\(0));

-- Location: LCCOMB_X61_Y42_N6
\fd|BankRegister|muxB|selected[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[0]~0_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to12|DOUT\(0)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to10|DOUT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to10|DOUT\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to12|DOUT\(0),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[0]~0_combout\);

-- Location: LCCOMB_X61_Y42_N24
\fd|BankRegister|muxB|selected[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[0]~1_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[0]~0_combout\ & (\fd|BankRegister|add1to16|DOUT\(0))) # (!\fd|BankRegister|muxB|selected[0]~0_combout\ 
-- & ((\fd|BankRegister|add1to14|DOUT\(0)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to16|DOUT\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to14|DOUT\(0),
	datad => \fd|BankRegister|muxB|selected[0]~0_combout\,
	combout => \fd|BankRegister|muxB|selected[0]~1_combout\);

-- Location: LCCOMB_X65_Y42_N20
\fd|BankRegister|add1to32|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to32|Equal0~4_combout\ = (\ucfd|Mux3~1_combout\ & (\fd|MuxRtRd|selected[0]~2_combout\ & (\fd|MuxRtRd|selected[4]~1_combout\ & \fd|MuxRtRd|selected[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Mux3~1_combout\,
	datab => \fd|MuxRtRd|selected[0]~2_combout\,
	datac => \fd|MuxRtRd|selected[4]~1_combout\,
	datad => \fd|MuxRtRd|selected[1]~0_combout\,
	combout => \fd|BankRegister|add1to32|Equal0~4_combout\);

-- Location: LCCOMB_X65_Y42_N14
\fd|BankRegister|add1to28|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to28|Equal0~4_combout\ = (\fd|BankRegister|add1to28|Equal0~5_combout\ & \fd|BankRegister|add1to32|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|BankRegister|add1to28|Equal0~5_combout\,
	datad => \fd|BankRegister|add1to32|Equal0~4_combout\,
	combout => \fd|BankRegister|add1to28|Equal0~4_combout\);

-- Location: FF_X54_Y38_N17
\fd|BankRegister|add1to28|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~1_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to28|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to28|DOUT\(0));

-- Location: LCCOMB_X65_Y42_N24
\fd|BankRegister|add1to32|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to32|Equal0~5_combout\ = (\fd|BankRegister|add1to32|Equal0~6_combout\ & \fd|BankRegister|add1to32|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to32|Equal0~6_combout\,
	datad => \fd|BankRegister|add1to32|Equal0~4_combout\,
	combout => \fd|BankRegister|add1to32|Equal0~5_combout\);

-- Location: FF_X55_Y38_N3
\fd|BankRegister|add1to32|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~1_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to32|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to32|DOUT\(0));

-- Location: LCCOMB_X65_Y41_N2
\fd|BankRegister|add1to30|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to30|Equal0~0_combout\ = (\fd|MuxRtRd|selected[0]~2_combout\ & (\ucfd|Mux3~1_combout\ & (\fd|BankRegister|add1to17|Equal0~6_combout\ & \fd|BankRegister|add1to32|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxRtRd|selected[0]~2_combout\,
	datab => \ucfd|Mux3~1_combout\,
	datac => \fd|BankRegister|add1to17|Equal0~6_combout\,
	datad => \fd|BankRegister|add1to32|Equal0~6_combout\,
	combout => \fd|BankRegister|add1to30|Equal0~0_combout\);

-- Location: FF_X54_Y38_N7
\fd|BankRegister|add1to30|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~1_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to30|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to30|DOUT\(0));

-- Location: LCCOMB_X66_Y42_N28
\fd|BankRegister|add1to26|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to26|Equal0~0_combout\ = (\fd|MuxRtRd|selected[0]~2_combout\ & (\fd|BankRegister|add1to17|Equal0~6_combout\ & (\ucfd|Mux3~1_combout\ & \fd|BankRegister|add1to28|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxRtRd|selected[0]~2_combout\,
	datab => \fd|BankRegister|add1to17|Equal0~6_combout\,
	datac => \ucfd|Mux3~1_combout\,
	datad => \fd|BankRegister|add1to28|Equal0~5_combout\,
	combout => \fd|BankRegister|add1to26|Equal0~0_combout\);

-- Location: FF_X55_Y38_N13
\fd|BankRegister|add1to26|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~1_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to26|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to26|DOUT\(0));

-- Location: LCCOMB_X55_Y38_N12
\fd|BankRegister|muxB|selected[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[0]~7_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to30|DOUT\(0)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|add1to26|DOUT\(0) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to30|DOUT\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to26|DOUT\(0),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[0]~7_combout\);

-- Location: LCCOMB_X55_Y38_N2
\fd|BankRegister|muxB|selected[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[0]~8_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[0]~7_combout\ & ((\fd|BankRegister|add1to32|DOUT\(0)))) # 
-- (!\fd|BankRegister|muxB|selected[0]~7_combout\ & (\fd|BankRegister|add1to28|DOUT\(0))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to28|DOUT\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to32|DOUT\(0),
	datad => \fd|BankRegister|muxB|selected[0]~7_combout\,
	combout => \fd|BankRegister|muxB|selected[0]~8_combout\);

-- Location: LCCOMB_X62_Y42_N6
\fd|BankRegister|add1to20|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to20|Equal0~0_combout\ = (!\fd|MuxRtRd|selected[3]~3_combout\ & ((\ucfd|Equal0~1_combout\ & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))) # (!\ucfd|Equal0~1_combout\ & 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~122_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|MuxRtRd|selected[3]~3_combout\,
	datad => \ucfd|Equal0~1_combout\,
	combout => \fd|BankRegister|add1to20|Equal0~0_combout\);

-- Location: LCCOMB_X63_Y42_N8
\fd|BankRegister|add1to20|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to20|Equal0~1_combout\ = (\fd|BankRegister|add1to20|Equal0~0_combout\ & \fd|BankRegister|add1to32|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|BankRegister|add1to20|Equal0~0_combout\,
	datad => \fd|BankRegister|add1to32|Equal0~4_combout\,
	combout => \fd|BankRegister|add1to20|Equal0~1_combout\);

-- Location: FF_X54_Y42_N5
\fd|BankRegister|add1to20|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~1_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to20|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to20|DOUT\(0));

-- Location: LCCOMB_X63_Y42_N12
\fd|BankRegister|add1to18|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to18|Equal0~0_combout\ = (\fd|MuxRtRd|selected[0]~2_combout\ & (\fd|BankRegister|add1to20|Equal0~0_combout\ & (\ucfd|Mux3~1_combout\ & \fd|BankRegister|add1to17|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxRtRd|selected[0]~2_combout\,
	datab => \fd|BankRegister|add1to20|Equal0~0_combout\,
	datac => \ucfd|Mux3~1_combout\,
	datad => \fd|BankRegister|add1to17|Equal0~6_combout\,
	combout => \fd|BankRegister|add1to18|Equal0~0_combout\);

-- Location: FF_X54_Y42_N11
\fd|BankRegister|add1to18|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~1_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to18|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to18|DOUT\(0));

-- Location: LCCOMB_X56_Y39_N22
\fd|BankRegister|add1to22|DOUT[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to22|DOUT[0]~feeder_combout\ = \fd|MuxRegRam|selected[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[0]~1_combout\,
	combout => \fd|BankRegister|add1to22|DOUT[0]~feeder_combout\);

-- Location: LCCOMB_X63_Y42_N10
\fd|BankRegister|add1to22|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to22|Equal0~0_combout\ = (\fd|MuxRtRd|selected[0]~2_combout\ & (\ucfd|Mux3~1_combout\ & (\fd|BankRegister|add1to24|Equal0~5_combout\ & \fd|BankRegister|add1to17|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxRtRd|selected[0]~2_combout\,
	datab => \ucfd|Mux3~1_combout\,
	datac => \fd|BankRegister|add1to24|Equal0~5_combout\,
	datad => \fd|BankRegister|add1to17|Equal0~6_combout\,
	combout => \fd|BankRegister|add1to22|Equal0~0_combout\);

-- Location: FF_X56_Y39_N23
\fd|BankRegister|add1to22|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to22|DOUT[0]~feeder_combout\,
	ena => \fd|BankRegister|add1to22|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to22|DOUT\(0));

-- Location: LCCOMB_X56_Y39_N28
\fd|BankRegister|add1to24|DOUT[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to24|DOUT[0]~feeder_combout\ = \fd|MuxRegRam|selected[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[0]~1_combout\,
	combout => \fd|BankRegister|add1to24|DOUT[0]~feeder_combout\);

-- Location: LCCOMB_X65_Y42_N22
\fd|BankRegister|add1to24|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to24|Equal0~4_combout\ = (\fd|BankRegister|add1to24|Equal0~5_combout\ & \fd|BankRegister|add1to32|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to24|Equal0~5_combout\,
	datad => \fd|BankRegister|add1to32|Equal0~4_combout\,
	combout => \fd|BankRegister|add1to24|Equal0~4_combout\);

-- Location: FF_X56_Y39_N29
\fd|BankRegister|add1to24|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to24|DOUT[0]~feeder_combout\,
	ena => \fd|BankRegister|add1to24|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to24|DOUT\(0));

-- Location: LCCOMB_X56_Y39_N24
\fd|BankRegister|muxB|selected[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[0]~2_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to24|DOUT\(0)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to22|DOUT\(0))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & 
-- (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to22|DOUT\(0),
	datab => \fd|BankRegister|add1to24|DOUT\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[0]~2_combout\);

-- Location: LCCOMB_X62_Y41_N4
\fd|BankRegister|muxB|selected[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[0]~3_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[0]~2_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & 
-- ((\fd|BankRegister|muxB|selected[0]~2_combout\ & (\fd|BankRegister|add1to20|DOUT\(0))) # (!\fd|BankRegister|muxB|selected[0]~2_combout\ & ((\fd|BankRegister|add1to18|DOUT\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to20|DOUT\(0),
	datac => \fd|BankRegister|add1to18|DOUT\(0),
	datad => \fd|BankRegister|muxB|selected[0]~2_combout\,
	combout => \fd|BankRegister|muxB|selected[0]~3_combout\);

-- Location: LCCOMB_X65_Y42_N12
\fd|BankRegister|add1to6|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to6|Equal0~0_combout\ = (\fd|BankRegister|add1to24|Equal0~5_combout\ & (\fd|BankRegister|add1to14|Equal0~5_combout\ & (\ucfd|Mux3~1_combout\ & \fd|MuxRtRd|selected[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to24|Equal0~5_combout\,
	datab => \fd|BankRegister|add1to14|Equal0~5_combout\,
	datac => \ucfd|Mux3~1_combout\,
	datad => \fd|MuxRtRd|selected[0]~2_combout\,
	combout => \fd|BankRegister|add1to6|Equal0~0_combout\);

-- Location: FF_X62_Y42_N13
\fd|BankRegister|add1to6|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~1_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to6|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to6|DOUT\(0));

-- Location: LCCOMB_X62_Y42_N10
\fd|BankRegister|add1to8|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to8|Equal0~0_combout\ = (\fd|BankRegister|add1to16|Equal0~0_combout\ & \fd|BankRegister|add1to24|Equal0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|BankRegister|add1to16|Equal0~0_combout\,
	datad => \fd|BankRegister|add1to24|Equal0~5_combout\,
	combout => \fd|BankRegister|add1to8|Equal0~0_combout\);

-- Location: FF_X62_Y42_N3
\fd|BankRegister|add1to8|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~1_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to8|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to8|DOUT\(0));

-- Location: LCCOMB_X62_Y42_N0
\fd|BankRegister|add1to4|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to4|Equal0~0_combout\ = (\fd|BankRegister|add1to16|Equal0~0_combout\ & \fd|BankRegister|add1to20|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|BankRegister|add1to16|Equal0~0_combout\,
	datad => \fd|BankRegister|add1to20|Equal0~0_combout\,
	combout => \fd|BankRegister|add1to4|Equal0~0_combout\);

-- Location: FF_X61_Y46_N21
\fd|BankRegister|add1to4|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~1_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to4|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to4|DOUT\(0));

-- Location: LCCOMB_X65_Y42_N16
\fd|BankRegister|add1to2|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to2|Equal0~0_combout\ = (\fd|BankRegister|add1to20|Equal0~0_combout\ & (\fd|BankRegister|add1to14|Equal0~5_combout\ & (\ucfd|Mux3~1_combout\ & \fd|MuxRtRd|selected[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to20|Equal0~0_combout\,
	datab => \fd|BankRegister|add1to14|Equal0~5_combout\,
	datac => \ucfd|Mux3~1_combout\,
	datad => \fd|MuxRtRd|selected[0]~2_combout\,
	combout => \fd|BankRegister|add1to2|Equal0~0_combout\);

-- Location: FF_X60_Y47_N1
\fd|BankRegister|add1to2|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~1_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to2|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to2|DOUT\(0));

-- Location: LCCOMB_X60_Y47_N0
\fd|BankRegister|muxB|selected[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[0]~4_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to4|DOUT\(0)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|add1to2|DOUT\(0) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to4|DOUT\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to2|DOUT\(0),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[0]~4_combout\);

-- Location: LCCOMB_X62_Y42_N16
\fd|BankRegister|muxB|selected[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[0]~5_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[0]~4_combout\ & ((\fd|BankRegister|add1to8|DOUT\(0)))) # 
-- (!\fd|BankRegister|muxB|selected[0]~4_combout\ & (\fd|BankRegister|add1to6|DOUT\(0))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to6|DOUT\(0),
	datab => \fd|BankRegister|add1to8|DOUT\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datad => \fd|BankRegister|muxB|selected[0]~4_combout\,
	combout => \fd|BankRegister|muxB|selected[0]~5_combout\);

-- Location: LCCOMB_X62_Y41_N2
\fd|BankRegister|muxB|selected[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[0]~6_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|muxB|selected[0]~3_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[0]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|muxB|selected[0]~3_combout\,
	datad => \fd|BankRegister|muxB|selected[0]~5_combout\,
	combout => \fd|BankRegister|muxB|selected[0]~6_combout\);

-- Location: LCCOMB_X62_Y41_N0
\fd|BankRegister|muxB|selected[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[0]~9_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[0]~6_combout\ & ((\fd|BankRegister|muxB|selected[0]~8_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[0]~6_combout\ & (\fd|BankRegister|muxB|selected[0]~1_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[0]~1_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|muxB|selected[0]~8_combout\,
	datad => \fd|BankRegister|muxB|selected[0]~6_combout\,
	combout => \fd|BankRegister|muxB|selected[0]~9_combout\);

-- Location: LCCOMB_X58_Y43_N16
\fd|BankRegister|muxB|selected[0]~669\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[0]~669_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & ((\fd|BankRegister|muxB|selected[0]~9_combout\))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & 
-- (\fd|BankRegister|muxB|selected[0]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|BankRegister|muxB|selected[0]~19_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\,
	datad => \fd|BankRegister|muxB|selected[0]~9_combout\,
	combout => \fd|BankRegister|muxB|selected[0]~669_combout\);

-- Location: LCCOMB_X48_Y41_N4
\fd|UCalu|comb~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|UCalu|comb~7_combout\ = (\fd|UCalu|comb~4_combout\ & ((\ucfd|ULAop[0]~0_combout\) # ((\fd|UCalu|Equal5~0_combout\) # (\fd|UCalu|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|ULAop[0]~0_combout\,
	datab => \fd|UCalu|Equal5~0_combout\,
	datac => \fd|UCalu|Equal6~1_combout\,
	datad => \fd|UCalu|comb~4_combout\,
	combout => \fd|UCalu|comb~7_combout\);

-- Location: LCCOMB_X48_Y41_N2
\fd|UCalu|output[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|UCalu|output\(0) = (\fd|UCalu|comb~4_combout\ & ((\fd|UCalu|comb~7_combout\) # (\fd|UCalu|output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|UCalu|comb~4_combout\,
	datac => \fd|UCalu|comb~7_combout\,
	datad => \fd|UCalu|output\(0),
	combout => \fd|UCalu|output\(0));

-- Location: LCCOMB_X61_Y45_N4
\fd|MuxSaidaBankRegister|selected[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[0]~0_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~45_combout\ & (\ucfd|Equal0~1_combout\ & ((\ucfd|Equal1~1_combout\) # (!\ucfd|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~45_combout\,
	datab => \ucfd|Equal1~1_combout\,
	datac => \ucfd|Equal2~0_combout\,
	datad => \ucfd|Equal0~1_combout\,
	combout => \fd|MuxSaidaBankRegister|selected[0]~0_combout\);

-- Location: LCCOMB_X61_Y45_N28
\fd|MuxSaidaBankRegister|selected[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[0]~1_combout\ = (!\ucfd|Mux3~0_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & ((\fd|BankRegister|muxB|selected[0]~9_combout\))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & (\fd|BankRegister|muxB|selected[0]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Mux3~0_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\,
	datac => \fd|BankRegister|muxB|selected[0]~19_combout\,
	datad => \fd|BankRegister|muxB|selected[0]~9_combout\,
	combout => \fd|MuxSaidaBankRegister|selected[0]~1_combout\);

-- Location: LCCOMB_X53_Y41_N30
\fd|ALU|choiceB|selected[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|choiceB|selected[0]~0_combout\ = \fd|UCalu|output\(2) $ (((\fd|MuxSaidaBankRegister|selected[0]~0_combout\) # (\fd|MuxSaidaBankRegister|selected[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|MuxSaidaBankRegister|selected[0]~0_combout\,
	datac => \fd|UCalu|output\(2),
	datad => \fd|MuxSaidaBankRegister|selected[0]~1_combout\,
	combout => \fd|ALU|choiceB|selected[0]~0_combout\);

-- Location: M9K_X64_Y50_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a247\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a247_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a247_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y46_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a183\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a183_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a183_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y46_N10
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~102_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a247~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a183~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|ram_block1a247~portadataout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a183~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~102_combout\);

-- Location: M9K_X64_Y49_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a151\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a151_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a151_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y46_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a215\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a215_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a215_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y46_N8
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~103_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a215~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a151~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a151~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a215~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~103_combout\);

-- Location: M9K_X64_Y54_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y46_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a119\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a119_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y46_N4
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~99_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a119~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a55~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a55~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a119~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~99_combout\);

-- Location: M9K_X64_Y66_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y62_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a87\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y46_N6
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~100_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a87~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a23~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a87~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~100_combout\);

-- Location: LCCOMB_X60_Y46_N0
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~101_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~99_combout\) # 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~100_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~99_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~100_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~101_combout\);

-- Location: LCCOMB_X60_Y46_N2
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~101_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~102_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~102_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~103_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~101_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\);

-- Location: M9K_X51_Y48_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a182\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a182_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a182_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y50_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a246\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a246_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a246_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y48_N2
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~84_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a246~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a182~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a182~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a246~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~84_combout\);

-- Location: M9K_X37_Y48_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a150\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a150_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a150_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y49_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a214\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a214_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a214_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y48_N4
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~85_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a214~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a150~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a150~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a214~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~85_combout\);

-- Location: M9K_X51_Y59_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y51_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a86\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y48_N14
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~82_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a86~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a22~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a86~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~82_combout\);

-- Location: M9K_X51_Y52_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a118\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a118_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y59_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y48_N16
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~81_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a118~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a54~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a118~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a54~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~81_combout\);

-- Location: LCCOMB_X58_Y48_N28
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~83_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~82_combout\) # 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~81_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~82_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~81_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~83_combout\);

-- Location: LCCOMB_X58_Y48_N30
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~83_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~84_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~84_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~85_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~83_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\);

-- Location: M9K_X51_Y42_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a152\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a152_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a152_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y43_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a216\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a216_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a216_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y40_N26
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~97_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a216~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a152~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a152~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a216~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~97_combout\);

-- Location: M9K_X51_Y32_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a120\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a120_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y29_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y40_N14
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~93_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a120~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a56~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a120~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a56~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~93_combout\);

-- Location: M9K_X51_Y37_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y34_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a88\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y40_N28
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~94_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a88~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a24~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a88~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~94_combout\);

-- Location: LCCOMB_X59_Y40_N22
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~95_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~93_combout\) # 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~94_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~93_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~94_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~95_combout\);

-- Location: M9K_X51_Y38_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a184\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a184_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a184_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y40_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a248\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a248_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a248_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y40_N16
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~96_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a248~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a184~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a184~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a248~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~96_combout\);

-- Location: LCCOMB_X59_Y40_N20
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~95_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~97_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~97_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~95_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~96_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\);

-- Location: M9K_X64_Y38_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a217\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a217_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a217_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y39_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a153\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a153_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a153_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y40_N0
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~91_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a217~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a153~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a217~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a153~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~91_combout\);

-- Location: M9K_X64_Y40_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a185\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a185_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a185_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y41_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a249\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a249_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a249_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y40_N30
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~90_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a249~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a185~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a185~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a249~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~90_combout\);

-- Location: M9K_X64_Y35_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a89\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y36_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y40_N22
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~88_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a89~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a89~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~88_combout\);

-- Location: M9K_X37_Y40_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a121\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a121_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y37_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y40_N16
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~87_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a121~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a57~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a121~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a57~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~87_combout\);

-- Location: LCCOMB_X63_Y40_N12
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~89_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~88_combout\) # 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~87_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~88_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~87_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~89_combout\);

-- Location: LCCOMB_X63_Y40_N6
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~89_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~91_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~91_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~90_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~89_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\);

-- Location: LCCOMB_X58_Y40_N0
\fd|BankRegister|muxA|selected[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[0]~5_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to19|DOUT\(0)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to3|DOUT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to3|DOUT\(0),
	datac => \fd|BankRegister|add1to19|DOUT\(0),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[0]~5_combout\);

-- Location: LCCOMB_X58_Y40_N22
\fd|BankRegister|muxA|selected[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[0]~6_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[0]~5_combout\ & ((\fd|BankRegister|add1to27|DOUT\(0)))) # 
-- (!\fd|BankRegister|muxA|selected[0]~5_combout\ & (\fd|BankRegister|add1to11|DOUT\(0))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to11|DOUT\(0),
	datac => \fd|BankRegister|add1to27|DOUT\(0),
	datad => \fd|BankRegister|muxA|selected[0]~5_combout\,
	combout => \fd|BankRegister|muxA|selected[0]~6_combout\);

-- Location: LCCOMB_X58_Y38_N6
\fd|BankRegister|muxA|selected[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[0]~7_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to17|DOUT\(0)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to1|DOUT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to1|DOUT\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to17|DOUT\(0),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[0]~7_combout\);

-- Location: LCCOMB_X58_Y38_N16
\fd|BankRegister|muxA|selected[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[0]~8_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[0]~7_combout\ & (\fd|BankRegister|add1to25|DOUT\(0))) # (!\fd|BankRegister|muxA|selected[0]~7_combout\ 
-- & ((\fd|BankRegister|add1to9|DOUT\(0)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to25|DOUT\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to9|DOUT\(0),
	datad => \fd|BankRegister|muxA|selected[0]~7_combout\,
	combout => \fd|BankRegister|muxA|selected[0]~8_combout\);

-- Location: LCCOMB_X62_Y42_N26
\fd|BankRegister|muxA|selected[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[0]~9_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|muxA|selected[0]~6_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|muxA|selected[0]~6_combout\,
	datad => \fd|BankRegister|muxA|selected[0]~8_combout\,
	combout => \fd|BankRegister|muxA|selected[0]~9_combout\);

-- Location: M9K_X64_Y30_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a149\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a149_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a149_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y27_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a181\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a181_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a181_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y30_N6
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~78_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a181~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a149~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a149~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a181~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~78_combout\);

-- Location: M9K_X51_Y28_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a213\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a213_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a213_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y30_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a245\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a245_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a245_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y30_N8
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~79_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a245~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a213~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a213~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a245~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~79_combout\);

-- Location: M9K_X78_Y26_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a117\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a117_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y22_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a85\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y30_N14
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~76_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a117~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a85~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a117~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a85~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~76_combout\);

-- Location: M9K_X51_Y26_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y30_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004BC",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y30_N12
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~75_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a53~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a21~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a53~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~75_combout\);

-- Location: LCCOMB_X59_Y30_N20
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~77_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~76_combout\) # 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~76_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~75_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~77_combout\);

-- Location: LCCOMB_X59_Y30_N26
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~77_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~78_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~78_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~79_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~77_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\);

-- Location: LCCOMB_X55_Y40_N10
\fd|BankRegister|muxA|selected[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[0]~0_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to15|DOUT\(0)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to7|DOUT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to7|DOUT\(0),
	datab => \fd|BankRegister|add1to15|DOUT\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[0]~0_combout\);

-- Location: LCCOMB_X62_Y42_N30
\fd|BankRegister|muxA|selected[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[0]~1_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[0]~0_combout\ & (\fd|BankRegister|add1to31|DOUT\(0))) # (!\fd|BankRegister|muxA|selected[0]~0_combout\ 
-- & ((\fd|BankRegister|add1to23|DOUT\(0)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to31|DOUT\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to23|DOUT\(0),
	datad => \fd|BankRegister|muxA|selected[0]~0_combout\,
	combout => \fd|BankRegister|muxA|selected[0]~1_combout\);

-- Location: LCCOMB_X63_Y44_N24
\fd|BankRegister|muxA|selected[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[0]~2_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to13|DOUT\(0))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to5|DOUT\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to13|DOUT\(0),
	datac => \fd|BankRegister|add1to5|DOUT\(0),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[0]~2_combout\);

-- Location: LCCOMB_X63_Y44_N30
\fd|BankRegister|muxA|selected[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[0]~3_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[0]~2_combout\ & (\fd|BankRegister|add1to29|DOUT\(0))) # (!\fd|BankRegister|muxA|selected[0]~2_combout\ 
-- & ((\fd|BankRegister|add1to21|DOUT\(0)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to29|DOUT\(0),
	datac => \fd|BankRegister|add1to21|DOUT\(0),
	datad => \fd|BankRegister|muxA|selected[0]~2_combout\,
	combout => \fd|BankRegister|muxA|selected[0]~3_combout\);

-- Location: LCCOMB_X62_Y42_N4
\fd|BankRegister|muxA|selected[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[0]~4_combout\ = ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|muxA|selected[0]~1_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & 
-- ((\fd|BankRegister|muxA|selected[0]~3_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|muxA|selected[0]~1_combout\,
	datad => \fd|BankRegister|muxA|selected[0]~3_combout\,
	combout => \fd|BankRegister|muxA|selected[0]~4_combout\);

-- Location: LCCOMB_X65_Y42_N0
\fd|BankRegister|muxA|selected[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[0]~10_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to12|DOUT\(0)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|add1to10|DOUT\(0) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to12|DOUT\(0),
	datab => \fd|BankRegister|add1to10|DOUT\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[0]~10_combout\);

-- Location: LCCOMB_X65_Y42_N2
\fd|BankRegister|muxA|selected[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[0]~11_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[0]~10_combout\ & ((\fd|BankRegister|add1to16|DOUT\(0)))) # 
-- (!\fd|BankRegister|muxA|selected[0]~10_combout\ & (\fd|BankRegister|add1to14|DOUT\(0))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to14|DOUT\(0),
	datac => \fd|BankRegister|add1to16|DOUT\(0),
	datad => \fd|BankRegister|muxA|selected[0]~10_combout\,
	combout => \fd|BankRegister|muxA|selected[0]~11_combout\);

-- Location: LCCOMB_X61_Y46_N6
\fd|BankRegister|muxA|selected[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[0]~16_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|add1to4|DOUT\(0)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to2|DOUT\(0) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to2|DOUT\(0),
	datab => \fd|BankRegister|add1to4|DOUT\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[0]~16_combout\);

-- Location: LCCOMB_X62_Y42_N8
\fd|BankRegister|muxA|selected[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[0]~17_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[0]~16_combout\ & ((\fd|BankRegister|add1to8|DOUT\(0)))) # 
-- (!\fd|BankRegister|muxA|selected[0]~16_combout\ & (\fd|BankRegister|add1to6|DOUT\(0))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to6|DOUT\(0),
	datab => \fd|BankRegister|add1to8|DOUT\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datad => \fd|BankRegister|muxA|selected[0]~16_combout\,
	combout => \fd|BankRegister|muxA|selected[0]~17_combout\);

-- Location: LCCOMB_X54_Y42_N10
\fd|BankRegister|muxA|selected[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[0]~14_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to22|DOUT\(0))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|add1to18|DOUT\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to22|DOUT\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to18|DOUT\(0),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[0]~14_combout\);

-- Location: LCCOMB_X54_Y42_N4
\fd|BankRegister|muxA|selected[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[0]~15_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[0]~14_combout\ & (\fd|BankRegister|add1to24|DOUT\(0))) # 
-- (!\fd|BankRegister|muxA|selected[0]~14_combout\ & ((\fd|BankRegister|add1to20|DOUT\(0)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to24|DOUT\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to20|DOUT\(0),
	datad => \fd|BankRegister|muxA|selected[0]~14_combout\,
	combout => \fd|BankRegister|muxA|selected[0]~15_combout\);

-- Location: LCCOMB_X62_Y42_N22
\fd|BankRegister|muxA|selected[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[0]~18_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\) # ((\fd|BankRegister|muxA|selected[0]~15_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|muxA|selected[0]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|muxA|selected[0]~17_combout\,
	datad => \fd|BankRegister|muxA|selected[0]~15_combout\,
	combout => \fd|BankRegister|muxA|selected[0]~18_combout\);

-- Location: LCCOMB_X54_Y38_N6
\fd|BankRegister|muxA|selected[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[0]~12_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|add1to30|DOUT\(0)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to26|DOUT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to26|DOUT\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to30|DOUT\(0),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[0]~12_combout\);

-- Location: LCCOMB_X54_Y38_N16
\fd|BankRegister|muxA|selected[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[0]~13_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[0]~12_combout\ & (\fd|BankRegister|add1to32|DOUT\(0))) # 
-- (!\fd|BankRegister|muxA|selected[0]~12_combout\ & ((\fd|BankRegister|add1to28|DOUT\(0)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[0]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to32|DOUT\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to28|DOUT\(0),
	datad => \fd|BankRegister|muxA|selected[0]~12_combout\,
	combout => \fd|BankRegister|muxA|selected[0]~13_combout\);

-- Location: LCCOMB_X62_Y42_N24
\fd|BankRegister|muxA|selected[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[0]~19_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[0]~18_combout\ & ((\fd|BankRegister|muxA|selected[0]~13_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[0]~18_combout\ & (\fd|BankRegister|muxA|selected[0]~11_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[0]~11_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|muxA|selected[0]~18_combout\,
	datad => \fd|BankRegister|muxA|selected[0]~13_combout\,
	combout => \fd|BankRegister|muxA|selected[0]~19_combout\);

-- Location: LCCOMB_X62_Y42_N14
\fd|BankRegister|muxA|selected[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[0]~20_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & (((\fd|BankRegister|muxA|selected[0]~19_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & 
-- (\fd|BankRegister|muxA|selected[0]~9_combout\ & (\fd|BankRegister|muxA|selected[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[0]~9_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\,
	datac => \fd|BankRegister|muxA|selected[0]~4_combout\,
	datad => \fd|BankRegister|muxA|selected[0]~19_combout\,
	combout => \fd|BankRegister|muxA|selected[0]~20_combout\);

-- Location: LCCOMB_X53_Y41_N20
\fd|ALU|final|selected[0]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[0]~60_combout\ = (\fd|UCalu|output\(1) & (\fd|UCalu|output\(0))) # (!\fd|UCalu|output\(1) & ((\fd|UCalu|output\(0) & ((\fd|ALU|choiceB|selected[0]~0_combout\) # (\fd|BankRegister|muxA|selected[0]~20_combout\))) # 
-- (!\fd|UCalu|output\(0) & (\fd|ALU|choiceB|selected[0]~0_combout\ & \fd|BankRegister|muxA|selected[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(1),
	datab => \fd|UCalu|output\(0),
	datac => \fd|ALU|choiceB|selected[0]~0_combout\,
	datad => \fd|BankRegister|muxA|selected[0]~20_combout\,
	combout => \fd|ALU|final|selected[0]~60_combout\);

-- Location: LCCOMB_X53_Y41_N24
\fd|ALU|adder|a0|soma~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|a0|soma~0_combout\ = \fd|BankRegister|muxA|selected[0]~20_combout\ $ (((\fd|MuxSaidaBankRegister|selected[0]~1_combout\) # (\fd|MuxSaidaBankRegister|selected[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxSaidaBankRegister|selected[0]~1_combout\,
	datac => \fd|MuxSaidaBankRegister|selected[0]~0_combout\,
	datad => \fd|BankRegister|muxA|selected[0]~20_combout\,
	combout => \fd|ALU|adder|a0|soma~0_combout\);

-- Location: LCCOMB_X59_Y44_N30
\fd|BankRegister|add1to9|DOUT[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to9|DOUT[2]~feeder_combout\ = \fd|MuxRegRam|selected[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[2]~5_combout\,
	combout => \fd|BankRegister|add1to9|DOUT[2]~feeder_combout\);

-- Location: FF_X59_Y44_N31
\fd|BankRegister|add1to9|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to9|DOUT[2]~feeder_combout\,
	ena => \fd|BankRegister|add1to9|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to9|DOUT\(2));

-- Location: LCCOMB_X58_Y44_N0
\fd|BankRegister|add1to25|DOUT[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to25|DOUT[2]~feeder_combout\ = \fd|MuxRegRam|selected[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[2]~5_combout\,
	combout => \fd|BankRegister|add1to25|DOUT[2]~feeder_combout\);

-- Location: FF_X58_Y44_N1
\fd|BankRegister|add1to25|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to25|DOUT[2]~feeder_combout\,
	ena => \fd|BankRegister|add1to25|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to25|DOUT\(2));

-- Location: LCCOMB_X59_Y44_N12
\fd|BankRegister|add1to17|DOUT[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to17|DOUT[2]~feeder_combout\ = \fd|MuxRegRam|selected[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[2]~5_combout\,
	combout => \fd|BankRegister|add1to17|DOUT[2]~feeder_combout\);

-- Location: FF_X59_Y44_N13
\fd|BankRegister|add1to17|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to17|DOUT[2]~feeder_combout\,
	ena => \fd|BankRegister|add1to17|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to17|DOUT\(2));

-- Location: LCCOMB_X58_Y44_N24
\fd|BankRegister|add1to1|DOUT[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to1|DOUT[2]~feeder_combout\ = \fd|MuxRegRam|selected[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[2]~5_combout\,
	combout => \fd|BankRegister|add1to1|DOUT[2]~feeder_combout\);

-- Location: LCCOMB_X66_Y42_N10
\fd|BankRegister|add1to1|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to1|Equal0~2_combout\ = (\fd|BankRegister|add1to14|Equal0~5_combout\ & (\fd|BankRegister|add1to19|Equal0~0_combout\ & ((\ucfd|Equal1~1_combout\) # (!\ucfd|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to14|Equal0~5_combout\,
	datab => \fd|BankRegister|add1to19|Equal0~0_combout\,
	datac => \ucfd|Equal1~1_combout\,
	datad => \ucfd|Equal0~1_combout\,
	combout => \fd|BankRegister|add1to1|Equal0~2_combout\);

-- Location: FF_X58_Y44_N25
\fd|BankRegister|add1to1|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to1|DOUT[2]~feeder_combout\,
	ena => \fd|BankRegister|add1to1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to1|DOUT\(2));

-- Location: LCCOMB_X59_Y44_N6
\fd|BankRegister|muxB|selected[2]~622\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[2]~622_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to17|DOUT\(2)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & \fd|BankRegister|add1to1|DOUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to17|DOUT\(2),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|BankRegister|add1to1|DOUT\(2),
	combout => \fd|BankRegister|muxB|selected[2]~622_combout\);

-- Location: LCCOMB_X59_Y44_N4
\fd|BankRegister|muxB|selected[2]~623\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[2]~623_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[2]~622_combout\ & ((\fd|BankRegister|add1to25|DOUT\(2)))) # 
-- (!\fd|BankRegister|muxB|selected[2]~622_combout\ & (\fd|BankRegister|add1to9|DOUT\(2))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[2]~622_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to9|DOUT\(2),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to25|DOUT\(2),
	datad => \fd|BankRegister|muxB|selected[2]~622_combout\,
	combout => \fd|BankRegister|muxB|selected[2]~623_combout\);

-- Location: FF_X57_Y44_N21
\fd|BankRegister|add1to5|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~5_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to5|DOUT\(2));

-- Location: FF_X63_Y44_N15
\fd|BankRegister|add1to21|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~5_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to21|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to21|DOUT\(2));

-- Location: FF_X57_Y44_N15
\fd|BankRegister|add1to29|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~5_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to29|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to29|DOUT\(2));

-- Location: LCCOMB_X63_Y44_N0
\fd|BankRegister|add1to13|DOUT[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to13|DOUT[2]~feeder_combout\ = \fd|MuxRegRam|selected[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[2]~5_combout\,
	combout => \fd|BankRegister|add1to13|DOUT[2]~feeder_combout\);

-- Location: FF_X63_Y44_N1
\fd|BankRegister|add1to13|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to13|DOUT[2]~feeder_combout\,
	ena => \fd|BankRegister|add1to13|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to13|DOUT\(2));

-- Location: LCCOMB_X63_Y44_N10
\fd|BankRegister|muxB|selected[2]~620\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[2]~620_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to29|DOUT\(2)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|add1to13|DOUT\(2) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to29|DOUT\(2),
	datab => \fd|BankRegister|add1to13|DOUT\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[2]~620_combout\);

-- Location: LCCOMB_X63_Y44_N14
\fd|BankRegister|muxB|selected[2]~621\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[2]~621_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[2]~620_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & 
-- ((\fd|BankRegister|muxB|selected[2]~620_combout\ & ((\fd|BankRegister|add1to21|DOUT\(2)))) # (!\fd|BankRegister|muxB|selected[2]~620_combout\ & (\fd|BankRegister|add1to5|DOUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to5|DOUT\(2),
	datac => \fd|BankRegister|add1to21|DOUT\(2),
	datad => \fd|BankRegister|muxB|selected[2]~620_combout\,
	combout => \fd|BankRegister|muxB|selected[2]~621_combout\);

-- Location: LCCOMB_X59_Y44_N26
\fd|BankRegister|muxB|selected[2]~624\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[2]~624_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\) # ((\fd|BankRegister|muxB|selected[2]~621_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|muxB|selected[2]~623_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|muxB|selected[2]~623_combout\,
	datad => \fd|BankRegister|muxB|selected[2]~621_combout\,
	combout => \fd|BankRegister|muxB|selected[2]~624_combout\);

-- Location: FF_X58_Y41_N31
\fd|BankRegister|add1to31|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|MuxRegRam|selected[2]~5_combout\,
	ena => \fd|BankRegister|add1to31|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to31|DOUT\(2));

-- Location: FF_X59_Y40_N3
\fd|BankRegister|add1to23|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~5_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to23|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to23|DOUT\(2));

-- Location: FF_X57_Y40_N13
\fd|BankRegister|add1to7|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~5_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to7|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to7|DOUT\(2));

-- Location: FF_X57_Y40_N7
\fd|BankRegister|add1to15|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~5_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to15|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to15|DOUT\(2));

-- Location: LCCOMB_X57_Y40_N6
\fd|BankRegister|muxB|selected[2]~625\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[2]~625_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to15|DOUT\(2)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to7|DOUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to7|DOUT\(2),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to15|DOUT\(2),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[2]~625_combout\);

-- Location: LCCOMB_X59_Y44_N24
\fd|BankRegister|muxB|selected[2]~626\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[2]~626_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[2]~625_combout\ & (\fd|BankRegister|add1to31|DOUT\(2))) # 
-- (!\fd|BankRegister|muxB|selected[2]~625_combout\ & ((\fd|BankRegister|add1to23|DOUT\(2)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[2]~625_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to31|DOUT\(2),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to23|DOUT\(2),
	datad => \fd|BankRegister|muxB|selected[2]~625_combout\,
	combout => \fd|BankRegister|muxB|selected[2]~626_combout\);

-- Location: FF_X58_Y42_N15
\fd|BankRegister|add1to27|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~5_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to27|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to27|DOUT\(2));

-- Location: FF_X61_Y41_N7
\fd|BankRegister|add1to11|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~5_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to11|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to11|DOUT\(2));

-- Location: FF_X58_Y42_N17
\fd|BankRegister|add1to19|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~5_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to19|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to19|DOUT\(2));

-- Location: FF_X61_Y41_N19
\fd|BankRegister|add1to3|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~5_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to3|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to3|DOUT\(2));

-- Location: LCCOMB_X61_Y41_N18
\fd|BankRegister|muxB|selected[2]~618\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[2]~618_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to19|DOUT\(2))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to3|DOUT\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to19|DOUT\(2),
	datac => \fd|BankRegister|add1to3|DOUT\(2),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[2]~618_combout\);

-- Location: LCCOMB_X61_Y41_N6
\fd|BankRegister|muxB|selected[2]~619\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[2]~619_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[2]~618_combout\ & (\fd|BankRegister|add1to27|DOUT\(2))) # 
-- (!\fd|BankRegister|muxB|selected[2]~618_combout\ & ((\fd|BankRegister|add1to11|DOUT\(2)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[2]~618_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to27|DOUT\(2),
	datac => \fd|BankRegister|add1to11|DOUT\(2),
	datad => \fd|BankRegister|muxB|selected[2]~618_combout\,
	combout => \fd|BankRegister|muxB|selected[2]~619_combout\);

-- Location: LCCOMB_X59_Y44_N22
\fd|BankRegister|muxB|selected[2]~627\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[2]~627_combout\ = (\fd|BankRegister|muxB|selected[2]~624_combout\ & ((\fd|BankRegister|muxB|selected[2]~626_combout\) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[2]~624_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & \fd|BankRegister|muxB|selected[2]~619_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[2]~624_combout\,
	datab => \fd|BankRegister|muxB|selected[2]~626_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datad => \fd|BankRegister|muxB|selected[2]~619_combout\,
	combout => \fd|BankRegister|muxB|selected[2]~627_combout\);

-- Location: FF_X61_Y48_N5
\fd|BankRegister|add1to10|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~5_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to10|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to10|DOUT\(2));

-- Location: FF_X60_Y43_N27
\fd|BankRegister|add1to12|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~5_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to12|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to12|DOUT\(2));

-- Location: LCCOMB_X60_Y43_N26
\fd|BankRegister|muxB|selected[2]~608\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[2]~608_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|add1to12|DOUT\(2)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to10|DOUT\(2) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to10|DOUT\(2),
	datac => \fd|BankRegister|add1to12|DOUT\(2),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[2]~608_combout\);

-- Location: FF_X61_Y48_N31
\fd|BankRegister|add1to16|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~5_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to16|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to16|DOUT\(2));

-- Location: LCCOMB_X60_Y43_N20
\fd|BankRegister|muxB|selected[2]~609\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[2]~609_combout\ = (\fd|BankRegister|muxB|selected[2]~608_combout\ & ((\fd|BankRegister|add1to16|DOUT\(2)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[2]~608_combout\ & (((\fd|BankRegister|add1to14|DOUT\(2) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[2]~608_combout\,
	datab => \fd|BankRegister|add1to16|DOUT\(2),
	datac => \fd|BankRegister|add1to14|DOUT\(2),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[2]~609_combout\);

-- Location: FF_X59_Y46_N23
\fd|BankRegister|add1to24|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~5_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to24|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to24|DOUT\(2));

-- Location: FF_X57_Y46_N1
\fd|BankRegister|add1to20|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~5_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to20|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to20|DOUT\(2));

-- Location: FF_X57_Y46_N7
\fd|BankRegister|add1to22|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~5_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to22|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to22|DOUT\(2));

-- Location: FF_X59_Y46_N1
\fd|BankRegister|add1to18|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~5_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to18|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to18|DOUT\(2));

-- Location: LCCOMB_X57_Y46_N6
\fd|BankRegister|muxB|selected[2]~610\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[2]~610_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to22|DOUT\(2))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to18|DOUT\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to22|DOUT\(2),
	datad => \fd|BankRegister|add1to18|DOUT\(2),
	combout => \fd|BankRegister|muxB|selected[2]~610_combout\);

-- Location: LCCOMB_X57_Y46_N0
\fd|BankRegister|muxB|selected[2]~611\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[2]~611_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[2]~610_combout\ & (\fd|BankRegister|add1to24|DOUT\(2))) # 
-- (!\fd|BankRegister|muxB|selected[2]~610_combout\ & ((\fd|BankRegister|add1to20|DOUT\(2)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[2]~610_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to24|DOUT\(2),
	datac => \fd|BankRegister|add1to20|DOUT\(2),
	datad => \fd|BankRegister|muxB|selected[2]~610_combout\,
	combout => \fd|BankRegister|muxB|selected[2]~611_combout\);

-- Location: LCCOMB_X59_Y50_N16
\fd|BankRegister|add1to8|DOUT[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to8|DOUT[2]~feeder_combout\ = \fd|MuxRegRam|selected[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[2]~5_combout\,
	combout => \fd|BankRegister|add1to8|DOUT[2]~feeder_combout\);

-- Location: FF_X59_Y50_N17
\fd|BankRegister|add1to8|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to8|DOUT[2]~feeder_combout\,
	ena => \fd|BankRegister|add1to8|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to8|DOUT\(2));

-- Location: LCCOMB_X61_Y47_N24
\fd|BankRegister|add1to6|DOUT[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to6|DOUT[2]~feeder_combout\ = \fd|MuxRegRam|selected[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[2]~5_combout\,
	combout => \fd|BankRegister|add1to6|DOUT[2]~feeder_combout\);

-- Location: FF_X61_Y47_N25
\fd|BankRegister|add1to6|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to6|DOUT[2]~feeder_combout\,
	ena => \fd|BankRegister|add1to6|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to6|DOUT\(2));

-- Location: LCCOMB_X61_Y47_N12
\fd|BankRegister|add1to4|DOUT[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to4|DOUT[2]~feeder_combout\ = \fd|MuxRegRam|selected[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[2]~5_combout\,
	combout => \fd|BankRegister|add1to4|DOUT[2]~feeder_combout\);

-- Location: FF_X61_Y47_N13
\fd|BankRegister|add1to4|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to4|DOUT[2]~feeder_combout\,
	ena => \fd|BankRegister|add1to4|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to4|DOUT\(2));

-- Location: LCCOMB_X59_Y50_N30
\fd|BankRegister|add1to2|DOUT[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to2|DOUT[2]~feeder_combout\ = \fd|MuxRegRam|selected[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[2]~5_combout\,
	combout => \fd|BankRegister|add1to2|DOUT[2]~feeder_combout\);

-- Location: FF_X59_Y50_N31
\fd|BankRegister|add1to2|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to2|DOUT[2]~feeder_combout\,
	ena => \fd|BankRegister|add1to2|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to2|DOUT\(2));

-- Location: LCCOMB_X61_Y47_N0
\fd|BankRegister|muxB|selected[2]~612\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[2]~612_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to4|DOUT\(2))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to2|DOUT\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to4|DOUT\(2),
	datab => \fd|BankRegister|add1to2|DOUT\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[2]~612_combout\);

-- Location: LCCOMB_X61_Y47_N30
\fd|BankRegister|muxB|selected[2]~613\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[2]~613_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[2]~612_combout\ & (\fd|BankRegister|add1to8|DOUT\(2))) # 
-- (!\fd|BankRegister|muxB|selected[2]~612_combout\ & ((\fd|BankRegister|add1to6|DOUT\(2)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[2]~612_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to8|DOUT\(2),
	datab => \fd|BankRegister|add1to6|DOUT\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datad => \fd|BankRegister|muxB|selected[2]~612_combout\,
	combout => \fd|BankRegister|muxB|selected[2]~613_combout\);

-- Location: LCCOMB_X60_Y43_N4
\fd|BankRegister|muxB|selected[2]~614\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[2]~614_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|muxB|selected[2]~611_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[2]~613_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|muxB|selected[2]~611_combout\,
	datad => \fd|BankRegister|muxB|selected[2]~613_combout\,
	combout => \fd|BankRegister|muxB|selected[2]~614_combout\);

-- Location: FF_X55_Y44_N7
\fd|BankRegister|add1to30|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~5_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to30|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to30|DOUT\(2));

-- Location: FF_X58_Y47_N17
\fd|BankRegister|add1to26|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~5_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to26|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to26|DOUT\(2));

-- Location: LCCOMB_X55_Y44_N6
\fd|BankRegister|muxB|selected[2]~615\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[2]~615_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\) # ((\fd|BankRegister|add1to30|DOUT\(2))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to26|DOUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to30|DOUT\(2),
	datad => \fd|BankRegister|add1to26|DOUT\(2),
	combout => \fd|BankRegister|muxB|selected[2]~615_combout\);

-- Location: FF_X58_Y47_N7
\fd|BankRegister|add1to32|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~5_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to32|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to32|DOUT\(2));

-- Location: FF_X55_Y44_N9
\fd|BankRegister|add1to28|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~5_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to28|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to28|DOUT\(2));

-- Location: LCCOMB_X55_Y44_N8
\fd|BankRegister|muxB|selected[2]~616\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[2]~616_combout\ = (\fd|BankRegister|muxB|selected[2]~615_combout\ & ((\fd|BankRegister|add1to32|DOUT\(2)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[2]~615_combout\ & (((\fd|BankRegister|add1to28|DOUT\(2) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[2]~615_combout\,
	datab => \fd|BankRegister|add1to32|DOUT\(2),
	datac => \fd|BankRegister|add1to28|DOUT\(2),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[2]~616_combout\);

-- Location: LCCOMB_X60_Y43_N18
\fd|BankRegister|muxB|selected[2]~617\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[2]~617_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[2]~614_combout\ & ((\fd|BankRegister|muxB|selected[2]~616_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[2]~614_combout\ & (\fd|BankRegister|muxB|selected[2]~609_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[2]~614_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|muxB|selected[2]~609_combout\,
	datac => \fd|BankRegister|muxB|selected[2]~614_combout\,
	datad => \fd|BankRegister|muxB|selected[2]~616_combout\,
	combout => \fd|BankRegister|muxB|selected[2]~617_combout\);

-- Location: LCCOMB_X52_Y45_N26
\fd|BankRegister|muxB|selected[2]~671\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[2]~671_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & ((\fd|BankRegister|muxB|selected[2]~617_combout\))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & 
-- (\fd|BankRegister|muxB|selected[2]~627_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[2]~627_combout\,
	datab => \fd|BankRegister|muxB|selected[2]~617_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\,
	combout => \fd|BankRegister|muxB|selected[2]~671_combout\);

-- Location: FF_X52_Y45_N27
\fd|Ram|ram_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|muxB|selected[2]~671_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(15));

-- Location: FF_X60_Y45_N15
\fd|Ram|ram_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|muxB|selected[4]~586_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(19));

-- Location: LCCOMB_X50_Y41_N20
\~QUARTUS_CREATED_GND~I\ : cycloneive_lcell_comb
-- Equation(s):
-- \~QUARTUS_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QUARTUS_CREATED_GND~I_combout\);

-- Location: FF_X60_Y42_N7
\fd|BankRegister|add1to15|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~3_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to15|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to15|DOUT\(1));

-- Location: FF_X60_Y42_N13
\fd|BankRegister|add1to7|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~3_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to7|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to7|DOUT\(1));

-- Location: FF_X56_Y44_N21
\fd|BankRegister|add1to23|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~3_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to23|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to23|DOUT\(1));

-- Location: LCCOMB_X56_Y44_N20
\fd|BankRegister|muxB|selected[1]~645\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[1]~645_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to23|DOUT\(1)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to7|DOUT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to7|DOUT\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to23|DOUT\(1),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[1]~645_combout\);

-- Location: LCCOMB_X56_Y44_N2
\fd|BankRegister|muxB|selected[1]~646\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[1]~646_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[1]~645_combout\ & ((\fd|BankRegister|add1to31|DOUT\(1)))) # 
-- (!\fd|BankRegister|muxB|selected[1]~645_combout\ & (\fd|BankRegister|add1to15|DOUT\(1))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[1]~645_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to15|DOUT\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to31|DOUT\(1),
	datad => \fd|BankRegister|muxB|selected[1]~645_combout\,
	combout => \fd|BankRegister|muxB|selected[1]~646_combout\);

-- Location: FF_X58_Y39_N23
\fd|BankRegister|add1to29|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~3_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to29|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to29|DOUT\(1));

-- Location: FF_X61_Y39_N15
\fd|BankRegister|add1to13|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~3_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to13|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to13|DOUT\(1));

-- Location: FF_X58_Y39_N1
\fd|BankRegister|add1to21|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~3_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to21|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to21|DOUT\(1));

-- Location: FF_X61_Y39_N17
\fd|BankRegister|add1to5|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~3_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to5|DOUT\(1));

-- Location: LCCOMB_X61_Y39_N16
\fd|BankRegister|muxB|selected[1]~638\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[1]~638_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to21|DOUT\(1)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|add1to5|DOUT\(1) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to21|DOUT\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to5|DOUT\(1),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[1]~638_combout\);

-- Location: LCCOMB_X61_Y39_N14
\fd|BankRegister|muxB|selected[1]~639\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[1]~639_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[1]~638_combout\ & (\fd|BankRegister|add1to29|DOUT\(1))) # 
-- (!\fd|BankRegister|muxB|selected[1]~638_combout\ & ((\fd|BankRegister|add1to13|DOUT\(1)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[1]~638_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to29|DOUT\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to13|DOUT\(1),
	datad => \fd|BankRegister|muxB|selected[1]~638_combout\,
	combout => \fd|BankRegister|muxB|selected[1]~639_combout\);

-- Location: FF_X59_Y42_N3
\fd|BankRegister|add1to27|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~3_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to27|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to27|DOUT\(1));

-- Location: FF_X59_Y47_N27
\fd|BankRegister|add1to19|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~3_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to19|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to19|DOUT\(1));

-- Location: FF_X59_Y39_N5
\fd|BankRegister|add1to3|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~3_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to3|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to3|DOUT\(1));

-- Location: FF_X59_Y47_N17
\fd|BankRegister|add1to11|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~3_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to11|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to11|DOUT\(1));

-- Location: LCCOMB_X59_Y47_N16
\fd|BankRegister|muxB|selected[1]~640\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[1]~640_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|add1to11|DOUT\(1)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to3|DOUT\(1) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to3|DOUT\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to11|DOUT\(1),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[1]~640_combout\);

-- Location: LCCOMB_X59_Y47_N26
\fd|BankRegister|muxB|selected[1]~641\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[1]~641_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[1]~640_combout\ & (\fd|BankRegister|add1to27|DOUT\(1))) # 
-- (!\fd|BankRegister|muxB|selected[1]~640_combout\ & ((\fd|BankRegister|add1to19|DOUT\(1)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[1]~640_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to27|DOUT\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to19|DOUT\(1),
	datad => \fd|BankRegister|muxB|selected[1]~640_combout\,
	combout => \fd|BankRegister|muxB|selected[1]~641_combout\);

-- Location: LCCOMB_X59_Y42_N8
\fd|BankRegister|add1to25|DOUT[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to25|DOUT[1]~feeder_combout\ = \fd|MuxRegRam|selected[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[1]~3_combout\,
	combout => \fd|BankRegister|add1to25|DOUT[1]~feeder_combout\);

-- Location: FF_X59_Y42_N9
\fd|BankRegister|add1to25|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to25|DOUT[1]~feeder_combout\,
	ena => \fd|BankRegister|add1to25|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to25|DOUT\(1));

-- Location: LCCOMB_X52_Y44_N24
\fd|BankRegister|add1to17|DOUT[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to17|DOUT[1]~feeder_combout\ = \fd|MuxRegRam|selected[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[1]~3_combout\,
	combout => \fd|BankRegister|add1to17|DOUT[1]~feeder_combout\);

-- Location: FF_X52_Y44_N25
\fd|BankRegister|add1to17|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to17|DOUT[1]~feeder_combout\,
	ena => \fd|BankRegister|add1to17|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to17|DOUT\(1));

-- Location: LCCOMB_X55_Y40_N28
\fd|BankRegister|add1to1|DOUT[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to1|DOUT[1]~feeder_combout\ = \fd|MuxRegRam|selected[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[1]~3_combout\,
	combout => \fd|BankRegister|add1to1|DOUT[1]~feeder_combout\);

-- Location: FF_X55_Y40_N29
\fd|BankRegister|add1to1|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to1|DOUT[1]~feeder_combout\,
	ena => \fd|BankRegister|add1to1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to1|DOUT\(1));

-- Location: LCCOMB_X52_Y44_N2
\fd|BankRegister|add1to9|DOUT[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to9|DOUT[1]~feeder_combout\ = \fd|MuxRegRam|selected[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[1]~3_combout\,
	combout => \fd|BankRegister|add1to9|DOUT[1]~feeder_combout\);

-- Location: FF_X52_Y44_N3
\fd|BankRegister|add1to9|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to9|DOUT[1]~feeder_combout\,
	ena => \fd|BankRegister|add1to9|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to9|DOUT\(1));

-- Location: LCCOMB_X52_Y44_N28
\fd|BankRegister|muxB|selected[1]~642\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[1]~642_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|add1to9|DOUT\(1)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to1|DOUT\(1) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to1|DOUT\(1),
	datab => \fd|BankRegister|add1to9|DOUT\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[1]~642_combout\);

-- Location: LCCOMB_X52_Y44_N10
\fd|BankRegister|muxB|selected[1]~643\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[1]~643_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[1]~642_combout\ & (\fd|BankRegister|add1to25|DOUT\(1))) # 
-- (!\fd|BankRegister|muxB|selected[1]~642_combout\ & ((\fd|BankRegister|add1to17|DOUT\(1)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[1]~642_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to25|DOUT\(1),
	datab => \fd|BankRegister|add1to17|DOUT\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datad => \fd|BankRegister|muxB|selected[1]~642_combout\,
	combout => \fd|BankRegister|muxB|selected[1]~643_combout\);

-- Location: LCCOMB_X59_Y47_N6
\fd|BankRegister|muxB|selected[1]~644\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[1]~644_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|muxB|selected[1]~641_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[1]~643_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|muxB|selected[1]~641_combout\,
	datad => \fd|BankRegister|muxB|selected[1]~643_combout\,
	combout => \fd|BankRegister|muxB|selected[1]~644_combout\);

-- Location: LCCOMB_X60_Y45_N20
\fd|BankRegister|muxB|selected[1]~647\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[1]~647_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[1]~644_combout\ & (\fd|BankRegister|muxB|selected[1]~646_combout\)) # 
-- (!\fd|BankRegister|muxB|selected[1]~644_combout\ & ((\fd|BankRegister|muxB|selected[1]~639_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[1]~644_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[1]~646_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|muxB|selected[1]~639_combout\,
	datad => \fd|BankRegister|muxB|selected[1]~644_combout\,
	combout => \fd|BankRegister|muxB|selected[1]~647_combout\);

-- Location: LCCOMB_X58_Y46_N4
\fd|BankRegister|add1to18|DOUT[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to18|DOUT[1]~feeder_combout\ = \fd|MuxRegRam|selected[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[1]~3_combout\,
	combout => \fd|BankRegister|add1to18|DOUT[1]~feeder_combout\);

-- Location: FF_X58_Y46_N5
\fd|BankRegister|add1to18|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to18|DOUT[1]~feeder_combout\,
	ena => \fd|BankRegister|add1to18|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to18|DOUT\(1));

-- Location: FF_X57_Y46_N27
\fd|BankRegister|add1to20|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~3_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to20|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to20|DOUT\(1));

-- Location: LCCOMB_X57_Y46_N26
\fd|BankRegister|muxB|selected[1]~628\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[1]~628_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to20|DOUT\(1)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to18|DOUT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to18|DOUT\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to20|DOUT\(1),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[1]~628_combout\);

-- Location: LCCOMB_X58_Y46_N10
\fd|BankRegister|add1to24|DOUT[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to24|DOUT[1]~feeder_combout\ = \fd|MuxRegRam|selected[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[1]~3_combout\,
	combout => \fd|BankRegister|add1to24|DOUT[1]~feeder_combout\);

-- Location: FF_X58_Y46_N11
\fd|BankRegister|add1to24|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to24|DOUT[1]~feeder_combout\,
	ena => \fd|BankRegister|add1to24|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to24|DOUT\(1));

-- Location: FF_X57_Y46_N21
\fd|BankRegister|add1to22|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~3_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to22|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to22|DOUT\(1));

-- Location: LCCOMB_X57_Y46_N20
\fd|BankRegister|muxB|selected[1]~629\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[1]~629_combout\ = (\fd|BankRegister|muxB|selected[1]~628_combout\ & ((\fd|BankRegister|add1to24|DOUT\(1)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[1]~628_combout\ & (((\fd|BankRegister|add1to22|DOUT\(1) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[1]~628_combout\,
	datab => \fd|BankRegister|add1to24|DOUT\(1),
	datac => \fd|BankRegister|add1to22|DOUT\(1),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[1]~629_combout\);

-- Location: LCCOMB_X59_Y50_N26
\fd|BankRegister|add1to8|DOUT[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to8|DOUT[1]~feeder_combout\ = \fd|MuxRegRam|selected[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[1]~3_combout\,
	combout => \fd|BankRegister|add1to8|DOUT[1]~feeder_combout\);

-- Location: FF_X59_Y50_N27
\fd|BankRegister|add1to8|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to8|DOUT[1]~feeder_combout\,
	ena => \fd|BankRegister|add1to8|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to8|DOUT\(1));

-- Location: LCCOMB_X59_Y43_N4
\fd|BankRegister|add1to4|DOUT[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to4|DOUT[1]~feeder_combout\ = \fd|MuxRegRam|selected[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[1]~3_combout\,
	combout => \fd|BankRegister|add1to4|DOUT[1]~feeder_combout\);

-- Location: FF_X59_Y43_N5
\fd|BankRegister|add1to4|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to4|DOUT[1]~feeder_combout\,
	ena => \fd|BankRegister|add1to4|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to4|DOUT\(1));

-- Location: LCCOMB_X59_Y43_N10
\fd|BankRegister|add1to6|DOUT[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to6|DOUT[1]~feeder_combout\ = \fd|MuxRegRam|selected[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[1]~3_combout\,
	combout => \fd|BankRegister|add1to6|DOUT[1]~feeder_combout\);

-- Location: FF_X59_Y43_N11
\fd|BankRegister|add1to6|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to6|DOUT[1]~feeder_combout\,
	ena => \fd|BankRegister|add1to6|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to6|DOUT\(1));

-- Location: LCCOMB_X59_Y50_N28
\fd|BankRegister|add1to2|DOUT[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to2|DOUT[1]~feeder_combout\ = \fd|MuxRegRam|selected[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[1]~3_combout\,
	combout => \fd|BankRegister|add1to2|DOUT[1]~feeder_combout\);

-- Location: FF_X59_Y50_N29
\fd|BankRegister|add1to2|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to2|DOUT[1]~feeder_combout\,
	ena => \fd|BankRegister|add1to2|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to2|DOUT\(1));

-- Location: LCCOMB_X59_Y43_N18
\fd|BankRegister|muxB|selected[1]~632\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[1]~632_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to6|DOUT\(1)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|add1to2|DOUT\(1) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to6|DOUT\(1),
	datab => \fd|BankRegister|add1to2|DOUT\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[1]~632_combout\);

-- Location: LCCOMB_X59_Y43_N12
\fd|BankRegister|muxB|selected[1]~633\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[1]~633_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[1]~632_combout\ & (\fd|BankRegister|add1to8|DOUT\(1))) # 
-- (!\fd|BankRegister|muxB|selected[1]~632_combout\ & ((\fd|BankRegister|add1to4|DOUT\(1)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[1]~632_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to8|DOUT\(1),
	datab => \fd|BankRegister|add1to4|DOUT\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datad => \fd|BankRegister|muxB|selected[1]~632_combout\,
	combout => \fd|BankRegister|muxB|selected[1]~633_combout\);

-- Location: FF_X56_Y42_N27
\fd|BankRegister|add1to16|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~3_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to16|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to16|DOUT\(1));

-- Location: FF_X60_Y43_N31
\fd|BankRegister|add1to14|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~3_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to14|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to14|DOUT\(1));

-- Location: LCCOMB_X60_Y43_N30
\fd|BankRegister|muxB|selected[1]~630\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[1]~630_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to16|DOUT\(1))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to14|DOUT\(1)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & 
-- (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to16|DOUT\(1),
	datac => \fd|BankRegister|add1to14|DOUT\(1),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[1]~630_combout\);

-- Location: FF_X56_Y42_N1
\fd|BankRegister|add1to10|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~3_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to10|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to10|DOUT\(1));

-- Location: FF_X60_Y43_N1
\fd|BankRegister|add1to12|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~3_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to12|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to12|DOUT\(1));

-- Location: LCCOMB_X60_Y43_N0
\fd|BankRegister|muxB|selected[1]~631\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[1]~631_combout\ = (\fd|BankRegister|muxB|selected[1]~630_combout\ & (((\fd|BankRegister|add1to12|DOUT\(1)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[1]~630_combout\ & (\fd|BankRegister|add1to10|DOUT\(1) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[1]~630_combout\,
	datab => \fd|BankRegister|add1to10|DOUT\(1),
	datac => \fd|BankRegister|add1to12|DOUT\(1),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[1]~631_combout\);

-- Location: LCCOMB_X59_Y43_N26
\fd|BankRegister|muxB|selected[1]~634\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[1]~634_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[1]~631_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|muxB|selected[1]~633_combout\ & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[1]~633_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|muxB|selected[1]~631_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[1]~634_combout\);

-- Location: FF_X57_Y42_N21
\fd|BankRegister|add1to32|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~3_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to32|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to32|DOUT\(1));

-- Location: FF_X55_Y44_N5
\fd|BankRegister|add1to30|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~3_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to30|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to30|DOUT\(1));

-- Location: FF_X57_Y42_N19
\fd|BankRegister|add1to26|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~3_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to26|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to26|DOUT\(1));

-- Location: FF_X55_Y44_N3
\fd|BankRegister|add1to28|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~3_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to28|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to28|DOUT\(1));

-- Location: LCCOMB_X55_Y44_N2
\fd|BankRegister|muxB|selected[1]~635\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[1]~635_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to28|DOUT\(1)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to26|DOUT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to26|DOUT\(1),
	datac => \fd|BankRegister|add1to28|DOUT\(1),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[1]~635_combout\);

-- Location: LCCOMB_X55_Y44_N4
\fd|BankRegister|muxB|selected[1]~636\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[1]~636_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[1]~635_combout\ & (\fd|BankRegister|add1to32|DOUT\(1))) # 
-- (!\fd|BankRegister|muxB|selected[1]~635_combout\ & ((\fd|BankRegister|add1to30|DOUT\(1)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[1]~635_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to32|DOUT\(1),
	datac => \fd|BankRegister|add1to30|DOUT\(1),
	datad => \fd|BankRegister|muxB|selected[1]~635_combout\,
	combout => \fd|BankRegister|muxB|selected[1]~636_combout\);

-- Location: LCCOMB_X59_Y43_N24
\fd|BankRegister|muxB|selected[1]~637\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[1]~637_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[1]~634_combout\ & ((\fd|BankRegister|muxB|selected[1]~636_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[1]~634_combout\ & (\fd|BankRegister|muxB|selected[1]~629_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[1]~634_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[1]~629_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|muxB|selected[1]~634_combout\,
	datad => \fd|BankRegister|muxB|selected[1]~636_combout\,
	combout => \fd|BankRegister|muxB|selected[1]~637_combout\);

-- Location: LCCOMB_X63_Y45_N14
\fd|BankRegister|muxB|selected[1]~670\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[1]~670_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & ((\fd|BankRegister|muxB|selected[1]~637_combout\))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & 
-- (\fd|BankRegister|muxB|selected[1]~647_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[1]~647_combout\,
	datac => \fd|BankRegister|muxB|selected[1]~637_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\,
	combout => \fd|BankRegister|muxB|selected[1]~670_combout\);

-- Location: FF_X56_Y48_N31
\fd|BankRegister|add1to24|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~7_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to24|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to24|DOUT\(3));

-- Location: FF_X59_Y48_N21
\fd|BankRegister|add1to22|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~7_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to22|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to22|DOUT\(3));

-- Location: FF_X56_Y48_N21
\fd|BankRegister|add1to20|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~7_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to20|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to20|DOUT\(3));

-- Location: FF_X59_Y48_N7
\fd|BankRegister|add1to18|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~7_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to18|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to18|DOUT\(3));

-- Location: LCCOMB_X59_Y48_N6
\fd|BankRegister|muxB|selected[3]~587\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[3]~587_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to20|DOUT\(3))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to18|DOUT\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to20|DOUT\(3),
	datac => \fd|BankRegister|add1to18|DOUT\(3),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[3]~587_combout\);

-- Location: LCCOMB_X59_Y48_N20
\fd|BankRegister|muxB|selected[3]~588\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[3]~588_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[3]~587_combout\ & (\fd|BankRegister|add1to24|DOUT\(3))) # 
-- (!\fd|BankRegister|muxB|selected[3]~587_combout\ & ((\fd|BankRegister|add1to22|DOUT\(3)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[3]~587_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to24|DOUT\(3),
	datac => \fd|BankRegister|add1to22|DOUT\(3),
	datad => \fd|BankRegister|muxB|selected[3]~587_combout\,
	combout => \fd|BankRegister|muxB|selected[3]~588_combout\);

-- Location: LCCOMB_X60_Y49_N4
\fd|BankRegister|add1to32|DOUT[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to32|DOUT[3]~feeder_combout\ = \fd|MuxRegRam|selected[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[3]~7_combout\,
	combout => \fd|BankRegister|add1to32|DOUT[3]~feeder_combout\);

-- Location: FF_X60_Y49_N5
\fd|BankRegister|add1to32|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to32|DOUT[3]~feeder_combout\,
	ena => \fd|BankRegister|add1to32|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to32|DOUT\(3));

-- Location: FF_X57_Y47_N25
\fd|BankRegister|add1to30|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~7_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to30|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to30|DOUT\(3));

-- Location: FF_X57_Y47_N11
\fd|BankRegister|add1to28|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~7_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to28|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to28|DOUT\(3));

-- Location: LCCOMB_X60_Y49_N16
\fd|BankRegister|add1to26|DOUT[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to26|DOUT[3]~feeder_combout\ = \fd|MuxRegRam|selected[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[3]~7_combout\,
	combout => \fd|BankRegister|add1to26|DOUT[3]~feeder_combout\);

-- Location: FF_X60_Y49_N17
\fd|BankRegister|add1to26|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to26|DOUT[3]~feeder_combout\,
	ena => \fd|BankRegister|add1to26|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to26|DOUT\(3));

-- Location: LCCOMB_X60_Y49_N14
\fd|BankRegister|muxB|selected[3]~594\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[3]~594_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to28|DOUT\(3)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|add1to26|DOUT\(3) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to28|DOUT\(3),
	datab => \fd|BankRegister|add1to26|DOUT\(3),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[3]~594_combout\);

-- Location: LCCOMB_X60_Y49_N2
\fd|BankRegister|muxB|selected[3]~595\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[3]~595_combout\ = (\fd|BankRegister|muxB|selected[3]~594_combout\ & ((\fd|BankRegister|add1to32|DOUT\(3)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[3]~594_combout\ & (((\fd|BankRegister|add1to30|DOUT\(3) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to32|DOUT\(3),
	datab => \fd|BankRegister|add1to30|DOUT\(3),
	datac => \fd|BankRegister|muxB|selected[3]~594_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[3]~595_combout\);

-- Location: FF_X60_Y48_N5
\fd|BankRegister|add1to12|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~7_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to12|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to12|DOUT\(3));

-- Location: FF_X55_Y47_N27
\fd|BankRegister|add1to16|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~7_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to16|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to16|DOUT\(3));

-- Location: FF_X60_Y48_N3
\fd|BankRegister|add1to14|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~7_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to14|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to14|DOUT\(3));

-- Location: FF_X55_Y47_N25
\fd|BankRegister|add1to10|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~7_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to10|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to10|DOUT\(3));

-- Location: LCCOMB_X55_Y47_N24
\fd|BankRegister|muxB|selected[3]~589\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[3]~589_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to14|DOUT\(3))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to10|DOUT\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to14|DOUT\(3),
	datac => \fd|BankRegister|add1to10|DOUT\(3),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[3]~589_combout\);

-- Location: LCCOMB_X55_Y47_N26
\fd|BankRegister|muxB|selected[3]~590\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[3]~590_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[3]~589_combout\ & ((\fd|BankRegister|add1to16|DOUT\(3)))) # 
-- (!\fd|BankRegister|muxB|selected[3]~589_combout\ & (\fd|BankRegister|add1to12|DOUT\(3))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[3]~589_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to12|DOUT\(3),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to16|DOUT\(3),
	datad => \fd|BankRegister|muxB|selected[3]~589_combout\,
	combout => \fd|BankRegister|muxB|selected[3]~590_combout\);

-- Location: FF_X56_Y47_N1
\fd|BankRegister|add1to4|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~7_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to4|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to4|DOUT\(3));

-- Location: FF_X56_Y47_N19
\fd|BankRegister|add1to8|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~7_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to8|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to8|DOUT\(3));

-- Location: LCCOMB_X55_Y48_N26
\fd|BankRegister|add1to6|DOUT[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to6|DOUT[3]~feeder_combout\ = \fd|MuxRegRam|selected[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[3]~7_combout\,
	combout => \fd|BankRegister|add1to6|DOUT[3]~feeder_combout\);

-- Location: FF_X55_Y48_N27
\fd|BankRegister|add1to6|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to6|DOUT[3]~feeder_combout\,
	ena => \fd|BankRegister|add1to6|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to6|DOUT\(3));

-- Location: FF_X60_Y47_N31
\fd|BankRegister|add1to2|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~7_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to2|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to2|DOUT\(3));

-- Location: LCCOMB_X60_Y47_N30
\fd|BankRegister|muxB|selected[3]~591\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[3]~591_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to6|DOUT\(3))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to2|DOUT\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to6|DOUT\(3),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to2|DOUT\(3),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[3]~591_combout\);

-- Location: LCCOMB_X56_Y47_N18
\fd|BankRegister|muxB|selected[3]~592\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[3]~592_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[3]~591_combout\ & ((\fd|BankRegister|add1to8|DOUT\(3)))) # 
-- (!\fd|BankRegister|muxB|selected[3]~591_combout\ & (\fd|BankRegister|add1to4|DOUT\(3))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[3]~591_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to4|DOUT\(3),
	datac => \fd|BankRegister|add1to8|DOUT\(3),
	datad => \fd|BankRegister|muxB|selected[3]~591_combout\,
	combout => \fd|BankRegister|muxB|selected[3]~592_combout\);

-- Location: LCCOMB_X59_Y44_N10
\fd|BankRegister|muxB|selected[3]~593\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[3]~593_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|muxB|selected[3]~590_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[3]~592_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[3]~590_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|BankRegister|muxB|selected[3]~592_combout\,
	combout => \fd|BankRegister|muxB|selected[3]~593_combout\);

-- Location: LCCOMB_X59_Y44_N0
\fd|BankRegister|muxB|selected[3]~596\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[3]~596_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[3]~593_combout\ & ((\fd|BankRegister|muxB|selected[3]~595_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[3]~593_combout\ & (\fd|BankRegister|muxB|selected[3]~588_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[3]~593_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[3]~588_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|muxB|selected[3]~595_combout\,
	datad => \fd|BankRegister|muxB|selected[3]~593_combout\,
	combout => \fd|BankRegister|muxB|selected[3]~596_combout\);

-- Location: FF_X60_Y42_N1
\fd|BankRegister|add1to15|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~7_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to15|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to15|DOUT\(3));

-- Location: FF_X56_Y40_N27
\fd|BankRegister|add1to23|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~7_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to23|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to23|DOUT\(3));

-- Location: FF_X60_Y42_N19
\fd|BankRegister|add1to7|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~7_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to7|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to7|DOUT\(3));

-- Location: LCCOMB_X60_Y42_N18
\fd|BankRegister|muxB|selected[3]~604\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[3]~604_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to23|DOUT\(3))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to7|DOUT\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to23|DOUT\(3),
	datac => \fd|BankRegister|add1to7|DOUT\(3),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[3]~604_combout\);

-- Location: LCCOMB_X60_Y42_N0
\fd|BankRegister|muxB|selected[3]~605\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[3]~605_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[3]~604_combout\ & (\fd|BankRegister|add1to31|DOUT\(3))) # 
-- (!\fd|BankRegister|muxB|selected[3]~604_combout\ & ((\fd|BankRegister|add1to15|DOUT\(3)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[3]~604_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to31|DOUT\(3),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to15|DOUT\(3),
	datad => \fd|BankRegister|muxB|selected[3]~604_combout\,
	combout => \fd|BankRegister|muxB|selected[3]~605_combout\);

-- Location: FF_X62_Y40_N3
\fd|BankRegister|add1to29|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~7_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to29|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to29|DOUT\(3));

-- Location: FF_X63_Y43_N23
\fd|BankRegister|add1to13|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~7_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to13|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to13|DOUT\(3));

-- Location: FF_X62_Y40_N1
\fd|BankRegister|add1to21|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~7_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to21|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to21|DOUT\(3));

-- Location: FF_X63_Y43_N1
\fd|BankRegister|add1to5|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~7_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to5|DOUT\(3));

-- Location: LCCOMB_X63_Y43_N0
\fd|BankRegister|muxB|selected[3]~597\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[3]~597_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to21|DOUT\(3)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|add1to5|DOUT\(3) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to21|DOUT\(3),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to5|DOUT\(3),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[3]~597_combout\);

-- Location: LCCOMB_X63_Y43_N22
\fd|BankRegister|muxB|selected[3]~598\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[3]~598_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[3]~597_combout\ & (\fd|BankRegister|add1to29|DOUT\(3))) # 
-- (!\fd|BankRegister|muxB|selected[3]~597_combout\ & ((\fd|BankRegister|add1to13|DOUT\(3)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[3]~597_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to29|DOUT\(3),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to13|DOUT\(3),
	datad => \fd|BankRegister|muxB|selected[3]~597_combout\,
	combout => \fd|BankRegister|muxB|selected[3]~598_combout\);

-- Location: LCCOMB_X61_Y40_N8
\fd|BankRegister|add1to3|DOUT[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to3|DOUT[3]~feeder_combout\ = \fd|MuxRegRam|selected[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[3]~7_combout\,
	combout => \fd|BankRegister|add1to3|DOUT[3]~feeder_combout\);

-- Location: FF_X61_Y40_N9
\fd|BankRegister|add1to3|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to3|DOUT[3]~feeder_combout\,
	ena => \fd|BankRegister|add1to3|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to3|DOUT\(3));

-- Location: FF_X60_Y40_N15
\fd|BankRegister|add1to11|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~7_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to11|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to11|DOUT\(3));

-- Location: LCCOMB_X61_Y40_N28
\fd|BankRegister|muxB|selected[3]~599\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[3]~599_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to11|DOUT\(3)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to3|DOUT\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|BankRegister|add1to3|DOUT\(3),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|BankRegister|add1to11|DOUT\(3),
	combout => \fd|BankRegister|muxB|selected[3]~599_combout\);

-- Location: FF_X61_Y40_N3
\fd|BankRegister|add1to27|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~7_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to27|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to27|DOUT\(3));

-- Location: FF_X60_Y40_N9
\fd|BankRegister|add1to19|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~7_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to19|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to19|DOUT\(3));

-- Location: LCCOMB_X61_Y40_N2
\fd|BankRegister|muxB|selected[3]~600\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[3]~600_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[3]~599_combout\ & (\fd|BankRegister|add1to27|DOUT\(3))) # 
-- (!\fd|BankRegister|muxB|selected[3]~599_combout\ & ((\fd|BankRegister|add1to19|DOUT\(3)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|muxB|selected[3]~599_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|BankRegister|muxB|selected[3]~599_combout\,
	datac => \fd|BankRegister|add1to27|DOUT\(3),
	datad => \fd|BankRegister|add1to19|DOUT\(3),
	combout => \fd|BankRegister|muxB|selected[3]~600_combout\);

-- Location: FF_X60_Y38_N9
\fd|BankRegister|add1to17|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~7_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to17|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to17|DOUT\(3));

-- Location: FF_X57_Y39_N19
\fd|BankRegister|add1to25|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~7_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to25|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to25|DOUT\(3));

-- Location: FF_X60_Y38_N19
\fd|BankRegister|add1to9|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~7_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to9|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to9|DOUT\(3));

-- Location: FF_X57_Y39_N29
\fd|BankRegister|add1to1|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~7_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to1|DOUT\(3));

-- Location: LCCOMB_X57_Y39_N28
\fd|BankRegister|muxB|selected[3]~601\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[3]~601_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to9|DOUT\(3)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|add1to1|DOUT\(3) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to9|DOUT\(3),
	datac => \fd|BankRegister|add1to1|DOUT\(3),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[3]~601_combout\);

-- Location: LCCOMB_X57_Y39_N18
\fd|BankRegister|muxB|selected[3]~602\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[3]~602_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[3]~601_combout\ & ((\fd|BankRegister|add1to25|DOUT\(3)))) # 
-- (!\fd|BankRegister|muxB|selected[3]~601_combout\ & (\fd|BankRegister|add1to17|DOUT\(3))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[3]~601_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to17|DOUT\(3),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to25|DOUT\(3),
	datad => \fd|BankRegister|muxB|selected[3]~601_combout\,
	combout => \fd|BankRegister|muxB|selected[3]~602_combout\);

-- Location: LCCOMB_X60_Y43_N16
\fd|BankRegister|muxB|selected[3]~603\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[3]~603_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[3]~600_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & \fd|BankRegister|muxB|selected[3]~602_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[3]~600_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datad => \fd|BankRegister|muxB|selected[3]~602_combout\,
	combout => \fd|BankRegister|muxB|selected[3]~603_combout\);

-- Location: LCCOMB_X60_Y43_N2
\fd|BankRegister|muxB|selected[3]~606\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[3]~606_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[3]~603_combout\ & (\fd|BankRegister|muxB|selected[3]~605_combout\)) # 
-- (!\fd|BankRegister|muxB|selected[3]~603_combout\ & ((\fd|BankRegister|muxB|selected[3]~598_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[3]~603_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|muxB|selected[3]~605_combout\,
	datac => \fd|BankRegister|muxB|selected[3]~598_combout\,
	datad => \fd|BankRegister|muxB|selected[3]~603_combout\,
	combout => \fd|BankRegister|muxB|selected[3]~606_combout\);

-- Location: LCCOMB_X60_Y45_N10
\fd|BankRegister|muxB|selected[3]~607\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[3]~607_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & (\fd|BankRegister|muxB|selected[3]~596_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & 
-- ((\fd|BankRegister|muxB|selected[3]~606_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\,
	datac => \fd|BankRegister|muxB|selected[3]~596_combout\,
	datad => \fd|BankRegister|muxB|selected[3]~606_combout\,
	combout => \fd|BankRegister|muxB|selected[3]~607_combout\);

-- Location: LCCOMB_X52_Y40_N0
\fd|Ram|ram_rtl_0_bypass[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[26]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[26]~feeder_combout\);

-- Location: FF_X52_Y40_N1
\fd|Ram|ram_rtl_0_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(26));

-- Location: FF_X59_Y45_N29
\fd|Ram|ram_rtl_0_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|muxB|selected[7]~523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(25));

-- Location: LCCOMB_X52_Y45_N10
\fd|Ram|ram_rtl_0_bypass[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[28]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[28]~feeder_combout\);

-- Location: FF_X52_Y45_N11
\fd|Ram|ram_rtl_0_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(28));

-- Location: FF_X60_Y49_N25
\fd|BankRegister|add1to26|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~19_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to26|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to26|DOUT\(9));

-- Location: FF_X59_Y49_N23
\fd|BankRegister|add1to28|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~19_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to28|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to28|DOUT\(9));

-- Location: LCCOMB_X59_Y49_N22
\fd|BankRegister|muxA|selected[9]~490\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[9]~490_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to28|DOUT\(9)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to26|DOUT\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to26|DOUT\(9),
	datac => \fd|BankRegister|add1to28|DOUT\(9),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[9]~490_combout\);

-- Location: FF_X60_Y49_N19
\fd|BankRegister|add1to32|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~19_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to32|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to32|DOUT\(9));

-- Location: FF_X59_Y49_N5
\fd|BankRegister|add1to30|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~19_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to30|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to30|DOUT\(9));

-- Location: LCCOMB_X59_Y49_N4
\fd|BankRegister|muxA|selected[9]~491\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[9]~491_combout\ = (\fd|BankRegister|muxA|selected[9]~490_combout\ & ((\fd|BankRegister|add1to32|DOUT\(9)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[9]~490_combout\ & (((\fd|BankRegister|add1to30|DOUT\(9) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[9]~490_combout\,
	datab => \fd|BankRegister|add1to32|DOUT\(9),
	datac => \fd|BankRegister|add1to30|DOUT\(9),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[9]~491_combout\);

-- Location: FF_X59_Y48_N13
\fd|BankRegister|add1to22|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~19_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to22|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to22|DOUT\(9));

-- Location: FF_X58_Y46_N25
\fd|BankRegister|add1to24|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~19_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to24|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to24|DOUT\(9));

-- Location: FF_X59_Y48_N3
\fd|BankRegister|add1to18|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~19_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to18|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to18|DOUT\(9));

-- Location: LCCOMB_X58_Y48_N8
\fd|BankRegister|add1to20|DOUT[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to20|DOUT[9]~feeder_combout\ = \fd|MuxRegRam|selected[9]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[9]~19_combout\,
	combout => \fd|BankRegister|add1to20|DOUT[9]~feeder_combout\);

-- Location: FF_X58_Y48_N9
\fd|BankRegister|add1to20|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to20|DOUT[9]~feeder_combout\,
	ena => \fd|BankRegister|add1to20|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to20|DOUT\(9));

-- Location: LCCOMB_X58_Y48_N26
\fd|BankRegister|muxA|selected[9]~483\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[9]~483_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|add1to20|DOUT\(9)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to18|DOUT\(9) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to18|DOUT\(9),
	datab => \fd|BankRegister|add1to20|DOUT\(9),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[9]~483_combout\);

-- Location: LCCOMB_X58_Y46_N24
\fd|BankRegister|muxA|selected[9]~484\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[9]~484_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[9]~483_combout\ & ((\fd|BankRegister|add1to24|DOUT\(9)))) # 
-- (!\fd|BankRegister|muxA|selected[9]~483_combout\ & (\fd|BankRegister|add1to22|DOUT\(9))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[9]~483_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to22|DOUT\(9),
	datac => \fd|BankRegister|add1to24|DOUT\(9),
	datad => \fd|BankRegister|muxA|selected[9]~483_combout\,
	combout => \fd|BankRegister|muxA|selected[9]~484_combout\);

-- Location: FF_X63_Y46_N9
\fd|BankRegister|add1to8|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~19_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to8|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to8|DOUT\(9));

-- Location: LCCOMB_X62_Y43_N10
\fd|BankRegister|add1to2|DOUT[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to2|DOUT[9]~feeder_combout\ = \fd|MuxRegRam|selected[9]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[9]~19_combout\,
	combout => \fd|BankRegister|add1to2|DOUT[9]~feeder_combout\);

-- Location: FF_X62_Y43_N11
\fd|BankRegister|add1to2|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to2|DOUT[9]~feeder_combout\,
	ena => \fd|BankRegister|add1to2|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to2|DOUT\(9));

-- Location: FF_X63_Y46_N21
\fd|BankRegister|add1to6|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~19_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to6|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to6|DOUT\(9));

-- Location: LCCOMB_X63_Y46_N20
\fd|BankRegister|muxA|selected[9]~487\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[9]~487_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|add1to6|DOUT\(9)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to2|DOUT\(9) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to2|DOUT\(9),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datac => \fd|BankRegister|add1to6|DOUT\(9),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[9]~487_combout\);

-- Location: LCCOMB_X63_Y46_N6
\fd|BankRegister|muxA|selected[9]~488\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[9]~488_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[9]~487_combout\ & ((\fd|BankRegister|add1to8|DOUT\(9)))) # 
-- (!\fd|BankRegister|muxA|selected[9]~487_combout\ & (\fd|BankRegister|add1to4|DOUT\(9))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[9]~487_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to4|DOUT\(9),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to8|DOUT\(9),
	datad => \fd|BankRegister|muxA|selected[9]~487_combout\,
	combout => \fd|BankRegister|muxA|selected[9]~488_combout\);

-- Location: LCCOMB_X62_Y48_N10
\fd|BankRegister|add1to12|DOUT[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to12|DOUT[9]~feeder_combout\ = \fd|MuxRegRam|selected[9]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[9]~19_combout\,
	combout => \fd|BankRegister|add1to12|DOUT[9]~feeder_combout\);

-- Location: FF_X62_Y48_N11
\fd|BankRegister|add1to12|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to12|DOUT[9]~feeder_combout\,
	ena => \fd|BankRegister|add1to12|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to12|DOUT\(9));

-- Location: FF_X61_Y48_N19
\fd|BankRegister|add1to16|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~19_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to16|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to16|DOUT\(9));

-- Location: LCCOMB_X57_Y48_N18
\fd|BankRegister|add1to14|DOUT[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to14|DOUT[9]~feeder_combout\ = \fd|MuxRegRam|selected[9]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[9]~19_combout\,
	combout => \fd|BankRegister|add1to14|DOUT[9]~feeder_combout\);

-- Location: FF_X57_Y48_N19
\fd|BankRegister|add1to14|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to14|DOUT[9]~feeder_combout\,
	ena => \fd|BankRegister|add1to14|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to14|DOUT\(9));

-- Location: FF_X61_Y48_N25
\fd|BankRegister|add1to10|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~19_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to10|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to10|DOUT\(9));

-- Location: LCCOMB_X62_Y48_N28
\fd|BankRegister|muxA|selected[9]~485\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[9]~485_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to14|DOUT\(9))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|add1to10|DOUT\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to14|DOUT\(9),
	datab => \fd|BankRegister|add1to10|DOUT\(9),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[9]~485_combout\);

-- Location: LCCOMB_X62_Y48_N18
\fd|BankRegister|muxA|selected[9]~486\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[9]~486_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[9]~485_combout\ & ((\fd|BankRegister|add1to16|DOUT\(9)))) # 
-- (!\fd|BankRegister|muxA|selected[9]~485_combout\ & (\fd|BankRegister|add1to12|DOUT\(9))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[9]~485_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to12|DOUT\(9),
	datab => \fd|BankRegister|add1to16|DOUT\(9),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datad => \fd|BankRegister|muxA|selected[9]~485_combout\,
	combout => \fd|BankRegister|muxA|selected[9]~486_combout\);

-- Location: LCCOMB_X58_Y46_N18
\fd|BankRegister|muxA|selected[9]~489\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[9]~489_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\) # ((\fd|BankRegister|muxA|selected[9]~486_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|muxA|selected[9]~488_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|muxA|selected[9]~488_combout\,
	datad => \fd|BankRegister|muxA|selected[9]~486_combout\,
	combout => \fd|BankRegister|muxA|selected[9]~489_combout\);

-- Location: LCCOMB_X58_Y46_N12
\fd|BankRegister|muxA|selected[9]~492\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[9]~492_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[9]~489_combout\ & (\fd|BankRegister|muxA|selected[9]~491_combout\)) # 
-- (!\fd|BankRegister|muxA|selected[9]~489_combout\ & ((\fd|BankRegister|muxA|selected[9]~484_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[9]~489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[9]~491_combout\,
	datab => \fd|BankRegister|muxA|selected[9]~484_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datad => \fd|BankRegister|muxA|selected[9]~489_combout\,
	combout => \fd|BankRegister|muxA|selected[9]~492_combout\);

-- Location: FF_X63_Y43_N19
\fd|BankRegister|add1to5|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~19_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to5|DOUT\(9));

-- Location: FF_X62_Y40_N23
\fd|BankRegister|add1to21|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~19_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to21|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to21|DOUT\(9));

-- Location: LCCOMB_X62_Y40_N22
\fd|BankRegister|muxA|selected[9]~493\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[9]~493_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|add1to21|DOUT\(9)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to5|DOUT\(9) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to5|DOUT\(9),
	datac => \fd|BankRegister|add1to21|DOUT\(9),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[9]~493_combout\);

-- Location: FF_X63_Y43_N9
\fd|BankRegister|add1to13|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~19_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to13|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to13|DOUT\(9));

-- Location: FF_X62_Y40_N9
\fd|BankRegister|add1to29|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~19_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to29|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to29|DOUT\(9));

-- Location: LCCOMB_X62_Y40_N8
\fd|BankRegister|muxA|selected[9]~494\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[9]~494_combout\ = (\fd|BankRegister|muxA|selected[9]~493_combout\ & (((\fd|BankRegister|add1to29|DOUT\(9)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[9]~493_combout\ & (\fd|BankRegister|add1to13|DOUT\(9) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[9]~493_combout\,
	datab => \fd|BankRegister|add1to13|DOUT\(9),
	datac => \fd|BankRegister|add1to29|DOUT\(9),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[9]~494_combout\);

-- Location: FF_X60_Y39_N15
\fd|BankRegister|add1to27|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~19_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to27|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to27|DOUT\(9));

-- Location: FF_X60_Y39_N31
\fd|BankRegister|add1to19|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~19_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to19|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to19|DOUT\(9));

-- Location: LCCOMB_X59_Y39_N6
\fd|BankRegister|add1to3|DOUT[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to3|DOUT[9]~feeder_combout\ = \fd|MuxRegRam|selected[9]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[9]~19_combout\,
	combout => \fd|BankRegister|add1to3|DOUT[9]~feeder_combout\);

-- Location: FF_X59_Y39_N7
\fd|BankRegister|add1to3|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to3|DOUT[9]~feeder_combout\,
	ena => \fd|BankRegister|add1to3|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to3|DOUT\(9));

-- Location: FF_X59_Y39_N15
\fd|BankRegister|add1to11|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~19_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to11|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to11|DOUT\(9));

-- Location: LCCOMB_X59_Y39_N14
\fd|BankRegister|muxA|selected[9]~495\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[9]~495_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|add1to11|DOUT\(9)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to3|DOUT\(9) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to3|DOUT\(9),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to11|DOUT\(9),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[9]~495_combout\);

-- Location: LCCOMB_X60_Y39_N30
\fd|BankRegister|muxA|selected[9]~496\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[9]~496_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[9]~495_combout\ & (\fd|BankRegister|add1to27|DOUT\(9))) # 
-- (!\fd|BankRegister|muxA|selected[9]~495_combout\ & ((\fd|BankRegister|add1to19|DOUT\(9)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[9]~495_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to27|DOUT\(9),
	datac => \fd|BankRegister|add1to19|DOUT\(9),
	datad => \fd|BankRegister|muxA|selected[9]~495_combout\,
	combout => \fd|BankRegister|muxA|selected[9]~496_combout\);

-- Location: FF_X66_Y43_N27
\fd|BankRegister|add1to25|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~19_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to25|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to25|DOUT\(9));

-- Location: FF_X66_Y43_N31
\fd|BankRegister|add1to1|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~19_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to1|DOUT\(9));

-- Location: FF_X63_Y42_N15
\fd|BankRegister|add1to9|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~19_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to9|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to9|DOUT\(9));

-- Location: LCCOMB_X63_Y42_N14
\fd|BankRegister|muxA|selected[9]~497\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[9]~497_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to9|DOUT\(9)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to1|DOUT\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to1|DOUT\(9),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to9|DOUT\(9),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[9]~497_combout\);

-- Location: FF_X63_Y42_N17
\fd|BankRegister|add1to17|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~19_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to17|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to17|DOUT\(9));

-- Location: LCCOMB_X63_Y42_N16
\fd|BankRegister|muxA|selected[9]~498\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[9]~498_combout\ = (\fd|BankRegister|muxA|selected[9]~497_combout\ & ((\fd|BankRegister|add1to25|DOUT\(9)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[9]~497_combout\ & (((\fd|BankRegister|add1to17|DOUT\(9) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to25|DOUT\(9),
	datab => \fd|BankRegister|muxA|selected[9]~497_combout\,
	datac => \fd|BankRegister|add1to17|DOUT\(9),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[9]~498_combout\);

-- Location: LCCOMB_X58_Y46_N26
\fd|BankRegister|muxA|selected[9]~499\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[9]~499_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|muxA|selected[9]~496_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[9]~498_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|muxA|selected[9]~496_combout\,
	datad => \fd|BankRegister|muxA|selected[9]~498_combout\,
	combout => \fd|BankRegister|muxA|selected[9]~499_combout\);

-- Location: FF_X56_Y45_N7
\fd|BankRegister|add1to31|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|MuxRegRam|selected[9]~19_combout\,
	ena => \fd|BankRegister|add1to31|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to31|DOUT\(9));

-- Location: FF_X60_Y42_N29
\fd|BankRegister|add1to7|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~19_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to7|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to7|DOUT\(9));

-- Location: LCCOMB_X61_Y43_N6
\fd|BankRegister|add1to23|DOUT[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to23|DOUT[9]~feeder_combout\ = \fd|MuxRegRam|selected[9]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[9]~19_combout\,
	combout => \fd|BankRegister|add1to23|DOUT[9]~feeder_combout\);

-- Location: FF_X61_Y43_N7
\fd|BankRegister|add1to23|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to23|DOUT[9]~feeder_combout\,
	ena => \fd|BankRegister|add1to23|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to23|DOUT\(9));

-- Location: LCCOMB_X58_Y46_N8
\fd|BankRegister|muxA|selected[9]~500\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[9]~500_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to23|DOUT\(9)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to7|DOUT\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to7|DOUT\(9),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datad => \fd|BankRegister|add1to23|DOUT\(9),
	combout => \fd|BankRegister|muxA|selected[9]~500_combout\);

-- Location: FF_X60_Y42_N17
\fd|BankRegister|add1to15|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~19_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to15|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to15|DOUT\(9));

-- Location: LCCOMB_X58_Y46_N6
\fd|BankRegister|muxA|selected[9]~501\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[9]~501_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[9]~500_combout\ & (\fd|BankRegister|add1to31|DOUT\(9))) # 
-- (!\fd|BankRegister|muxA|selected[9]~500_combout\ & ((\fd|BankRegister|add1to15|DOUT\(9)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[9]~500_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to31|DOUT\(9),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|muxA|selected[9]~500_combout\,
	datad => \fd|BankRegister|add1to15|DOUT\(9),
	combout => \fd|BankRegister|muxA|selected[9]~501_combout\);

-- Location: LCCOMB_X58_Y46_N16
\fd|BankRegister|muxA|selected[9]~502\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[9]~502_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[9]~499_combout\ & ((\fd|BankRegister|muxA|selected[9]~501_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[9]~499_combout\ & (\fd|BankRegister|muxA|selected[9]~494_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[9]~499_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|muxA|selected[9]~494_combout\,
	datac => \fd|BankRegister|muxA|selected[9]~499_combout\,
	datad => \fd|BankRegister|muxA|selected[9]~501_combout\,
	combout => \fd|BankRegister|muxA|selected[9]~502_combout\);

-- Location: LCCOMB_X58_Y46_N30
\fd|BankRegister|muxA|selected[9]~503\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[9]~503_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & (\fd|BankRegister|muxA|selected[9]~492_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & 
-- ((\fd|BankRegister|muxA|selected[9]~502_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[9]~492_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\,
	datad => \fd|BankRegister|muxA|selected[9]~502_combout\,
	combout => \fd|BankRegister|muxA|selected[9]~503_combout\);

-- Location: M9K_X15_Y25_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a169\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a169_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a169_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y29_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a137\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a137_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a137_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y29_N22
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~144_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a169~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a137~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|ram_block1a169~portadataout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a137~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~144_combout\);

-- Location: M9K_X15_Y31_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a233\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a233_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a233_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y30_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a201\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a201_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a201_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y29_N20
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~145_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a233~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a201~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|ram_block1a233~portadataout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a201~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~145_combout\);

-- Location: M9K_X15_Y27_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a73\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y13_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a105\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a105_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y29_N26
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~142_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a105~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a73~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|ram_block1a73~portadataout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a105~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~142_combout\);

-- Location: M9K_X15_Y32_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y17_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y29_N12
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~141_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a41~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a9~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|ram_block1a9~portadataout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a41~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~141_combout\);

-- Location: LCCOMB_X38_Y29_N24
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~143_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~142_combout\) # 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~141_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~142_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~141_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~143_combout\);

-- Location: LCCOMB_X38_Y29_N6
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~146_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~143_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~144_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~144_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~145_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~143_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~146_combout\);

-- Location: LCCOMB_X58_Y45_N30
\fd|MuxSaidaBankRegister|selected[9]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[9]~24_combout\ = (\ucfd|Mux3~0_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~146_combout\)) # (!\ucfd|Mux3~0_combout\ & ((\fd|BankRegister|muxB|selected[9]~481_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucfd|Mux3~0_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~146_combout\,
	datad => \fd|BankRegister|muxB|selected[9]~481_combout\,
	combout => \fd|MuxSaidaBankRegister|selected[9]~24_combout\);

-- Location: LCCOMB_X62_Y44_N10
\fd|BankRegister|add1to11|DOUT[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to11|DOUT[8]~feeder_combout\ = \fd|MuxRegRam|selected[8]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[8]~17_combout\,
	combout => \fd|BankRegister|add1to11|DOUT[8]~feeder_combout\);

-- Location: FF_X62_Y44_N11
\fd|BankRegister|add1to11|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to11|DOUT[8]~feeder_combout\,
	ena => \fd|BankRegister|add1to11|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to11|DOUT\(8));

-- Location: FF_X58_Y40_N5
\fd|BankRegister|add1to27|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~17_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to27|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to27|DOUT\(8));

-- Location: LCCOMB_X61_Y44_N28
\fd|BankRegister|add1to3|DOUT[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to3|DOUT[8]~feeder_combout\ = \fd|MuxRegRam|selected[8]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[8]~17_combout\,
	combout => \fd|BankRegister|add1to3|DOUT[8]~feeder_combout\);

-- Location: FF_X61_Y44_N29
\fd|BankRegister|add1to3|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to3|DOUT[8]~feeder_combout\,
	ena => \fd|BankRegister|add1to3|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to3|DOUT\(8));

-- Location: FF_X58_Y40_N11
\fd|BankRegister|add1to19|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~17_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to19|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to19|DOUT\(8));

-- Location: LCCOMB_X58_Y40_N10
\fd|BankRegister|muxA|selected[8]~514\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[8]~514_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to19|DOUT\(8)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to3|DOUT\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to3|DOUT\(8),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to19|DOUT\(8),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[8]~514_combout\);

-- Location: LCCOMB_X58_Y40_N4
\fd|BankRegister|muxA|selected[8]~515\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[8]~515_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[8]~514_combout\ & ((\fd|BankRegister|add1to27|DOUT\(8)))) # 
-- (!\fd|BankRegister|muxA|selected[8]~514_combout\ & (\fd|BankRegister|add1to11|DOUT\(8))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[8]~514_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to11|DOUT\(8),
	datac => \fd|BankRegister|add1to27|DOUT\(8),
	datad => \fd|BankRegister|muxA|selected[8]~514_combout\,
	combout => \fd|BankRegister|muxA|selected[8]~515_combout\);

-- Location: LCCOMB_X62_Y43_N18
\fd|BankRegister|add1to29|DOUT[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to29|DOUT[8]~feeder_combout\ = \fd|MuxRegRam|selected[8]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[8]~17_combout\,
	combout => \fd|BankRegister|add1to29|DOUT[8]~feeder_combout\);

-- Location: FF_X62_Y43_N19
\fd|BankRegister|add1to29|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to29|DOUT[8]~feeder_combout\,
	ena => \fd|BankRegister|add1to29|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to29|DOUT\(8));

-- Location: FF_X62_Y40_N7
\fd|BankRegister|add1to21|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~17_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to21|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to21|DOUT\(8));

-- Location: LCCOMB_X63_Y43_N12
\fd|BankRegister|add1to5|DOUT[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to5|DOUT[8]~feeder_combout\ = \fd|MuxRegRam|selected[8]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[8]~17_combout\,
	combout => \fd|BankRegister|add1to5|DOUT[8]~feeder_combout\);

-- Location: FF_X63_Y43_N13
\fd|BankRegister|add1to5|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to5|DOUT[8]~feeder_combout\,
	ena => \fd|BankRegister|add1to5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to5|DOUT\(8));

-- Location: FF_X63_Y43_N27
\fd|BankRegister|add1to13|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~17_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to13|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to13|DOUT\(8));

-- Location: LCCOMB_X63_Y43_N26
\fd|BankRegister|muxA|selected[8]~516\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[8]~516_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|add1to13|DOUT\(8)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to5|DOUT\(8) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to5|DOUT\(8),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to13|DOUT\(8),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[8]~516_combout\);

-- Location: LCCOMB_X62_Y40_N6
\fd|BankRegister|muxA|selected[8]~517\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[8]~517_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[8]~516_combout\ & (\fd|BankRegister|add1to29|DOUT\(8))) # 
-- (!\fd|BankRegister|muxA|selected[8]~516_combout\ & ((\fd|BankRegister|add1to21|DOUT\(8)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[8]~516_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to29|DOUT\(8),
	datac => \fd|BankRegister|add1to21|DOUT\(8),
	datad => \fd|BankRegister|muxA|selected[8]~516_combout\,
	combout => \fd|BankRegister|muxA|selected[8]~517_combout\);

-- Location: LCCOMB_X67_Y43_N26
\fd|BankRegister|add1to25|DOUT[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to25|DOUT[8]~feeder_combout\ = \fd|MuxRegRam|selected[8]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[8]~17_combout\,
	combout => \fd|BankRegister|add1to25|DOUT[8]~feeder_combout\);

-- Location: FF_X67_Y43_N27
\fd|BankRegister|add1to25|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to25|DOUT[8]~feeder_combout\,
	ena => \fd|BankRegister|add1to25|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to25|DOUT\(8));

-- Location: FF_X63_Y42_N29
\fd|BankRegister|add1to9|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~17_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to9|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to9|DOUT\(8));

-- Location: LCCOMB_X67_Y43_N6
\fd|BankRegister|add1to1|DOUT[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to1|DOUT[8]~feeder_combout\ = \fd|MuxRegRam|selected[8]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[8]~17_combout\,
	combout => \fd|BankRegister|add1to1|DOUT[8]~feeder_combout\);

-- Location: FF_X67_Y43_N7
\fd|BankRegister|add1to1|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to1|DOUT[8]~feeder_combout\,
	ena => \fd|BankRegister|add1to1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to1|DOUT\(8));

-- Location: FF_X63_Y42_N7
\fd|BankRegister|add1to17|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~17_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to17|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to17|DOUT\(8));

-- Location: LCCOMB_X63_Y42_N6
\fd|BankRegister|muxA|selected[8]~518\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[8]~518_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|add1to17|DOUT\(8)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to1|DOUT\(8) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to1|DOUT\(8),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to17|DOUT\(8),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[8]~518_combout\);

-- Location: LCCOMB_X63_Y42_N28
\fd|BankRegister|muxA|selected[8]~519\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[8]~519_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[8]~518_combout\ & (\fd|BankRegister|add1to25|DOUT\(8))) # 
-- (!\fd|BankRegister|muxA|selected[8]~518_combout\ & ((\fd|BankRegister|add1to9|DOUT\(8)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[8]~518_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to25|DOUT\(8),
	datac => \fd|BankRegister|add1to9|DOUT\(8),
	datad => \fd|BankRegister|muxA|selected[8]~518_combout\,
	combout => \fd|BankRegister|muxA|selected[8]~519_combout\);

-- Location: LCCOMB_X63_Y42_N4
\fd|BankRegister|muxA|selected[8]~520\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[8]~520_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|muxA|selected[8]~517_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[8]~519_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datac => \fd|BankRegister|muxA|selected[8]~517_combout\,
	datad => \fd|BankRegister|muxA|selected[8]~519_combout\,
	combout => \fd|BankRegister|muxA|selected[8]~520_combout\);

-- Location: LCCOMB_X56_Y43_N18
\fd|BankRegister|add1to31|DOUT[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to31|DOUT[8]~feeder_combout\ = \fd|MuxRegRam|selected[8]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[8]~17_combout\,
	combout => \fd|BankRegister|add1to31|DOUT[8]~feeder_combout\);

-- Location: FF_X56_Y43_N19
\fd|BankRegister|add1to31|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to31|DOUT[8]~feeder_combout\,
	ena => \fd|BankRegister|add1to31|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to31|DOUT\(8));

-- Location: LCCOMB_X55_Y42_N12
\fd|BankRegister|add1to15|DOUT[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to15|DOUT[8]~feeder_combout\ = \fd|MuxRegRam|selected[8]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[8]~17_combout\,
	combout => \fd|BankRegister|add1to15|DOUT[8]~feeder_combout\);

-- Location: FF_X55_Y42_N13
\fd|BankRegister|add1to15|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to15|DOUT[8]~feeder_combout\,
	ena => \fd|BankRegister|add1to15|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to15|DOUT\(8));

-- Location: FF_X55_Y43_N29
\fd|BankRegister|add1to7|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~17_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to7|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to7|DOUT\(8));

-- Location: LCCOMB_X55_Y42_N26
\fd|BankRegister|muxA|selected[8]~521\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[8]~521_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to15|DOUT\(8))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to7|DOUT\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to15|DOUT\(8),
	datab => \fd|BankRegister|add1to7|DOUT\(8),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[8]~521_combout\);

-- Location: FF_X55_Y43_N3
\fd|BankRegister|add1to23|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~17_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to23|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to23|DOUT\(8));

-- Location: LCCOMB_X55_Y43_N0
\fd|BankRegister|muxA|selected[8]~522\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[8]~522_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[8]~521_combout\ & (\fd|BankRegister|add1to31|DOUT\(8))) # 
-- (!\fd|BankRegister|muxA|selected[8]~521_combout\ & ((\fd|BankRegister|add1to23|DOUT\(8)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[8]~521_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to31|DOUT\(8),
	datac => \fd|BankRegister|muxA|selected[8]~521_combout\,
	datad => \fd|BankRegister|add1to23|DOUT\(8),
	combout => \fd|BankRegister|muxA|selected[8]~522_combout\);

-- Location: LCCOMB_X59_Y45_N22
\fd|BankRegister|muxA|selected[8]~523\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[8]~523_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[8]~520_combout\ & ((\fd|BankRegister|muxA|selected[8]~522_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[8]~520_combout\ & (\fd|BankRegister|muxA|selected[8]~515_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[8]~520_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[8]~515_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|muxA|selected[8]~520_combout\,
	datad => \fd|BankRegister|muxA|selected[8]~522_combout\,
	combout => \fd|BankRegister|muxA|selected[8]~523_combout\);

-- Location: FF_X56_Y46_N1
\fd|BankRegister|add1to24|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~17_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to24|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to24|DOUT\(8));

-- Location: FF_X56_Y48_N9
\fd|BankRegister|add1to20|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~17_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to20|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to20|DOUT\(8));

-- Location: FF_X56_Y46_N27
\fd|BankRegister|add1to18|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~17_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to18|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to18|DOUT\(8));

-- Location: LCCOMB_X55_Y46_N0
\fd|BankRegister|add1to22|DOUT[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to22|DOUT[8]~feeder_combout\ = \fd|MuxRegRam|selected[8]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[8]~17_combout\,
	combout => \fd|BankRegister|add1to22|DOUT[8]~feeder_combout\);

-- Location: FF_X55_Y46_N1
\fd|BankRegister|add1to22|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to22|DOUT[8]~feeder_combout\,
	ena => \fd|BankRegister|add1to22|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to22|DOUT\(8));

-- Location: LCCOMB_X55_Y46_N30
\fd|BankRegister|muxA|selected[8]~506\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[8]~506_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\) # (\fd|BankRegister|add1to22|DOUT\(8))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to18|DOUT\(8) & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to18|DOUT\(8),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datad => \fd|BankRegister|add1to22|DOUT\(8),
	combout => \fd|BankRegister|muxA|selected[8]~506_combout\);

-- Location: LCCOMB_X56_Y48_N8
\fd|BankRegister|muxA|selected[8]~507\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[8]~507_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[8]~506_combout\ & (\fd|BankRegister|add1to24|DOUT\(8))) # 
-- (!\fd|BankRegister|muxA|selected[8]~506_combout\ & ((\fd|BankRegister|add1to20|DOUT\(8)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[8]~506_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to24|DOUT\(8),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to20|DOUT\(8),
	datad => \fd|BankRegister|muxA|selected[8]~506_combout\,
	combout => \fd|BankRegister|muxA|selected[8]~507_combout\);

-- Location: FF_X61_Y44_N17
\fd|BankRegister|add1to8|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~17_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to8|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to8|DOUT\(8));

-- Location: FF_X63_Y46_N27
\fd|BankRegister|add1to6|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~17_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to6|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to6|DOUT\(8));

-- Location: LCCOMB_X62_Y46_N2
\fd|BankRegister|add1to4|DOUT[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to4|DOUT[8]~feeder_combout\ = \fd|MuxRegRam|selected[8]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[8]~17_combout\,
	combout => \fd|BankRegister|add1to4|DOUT[8]~feeder_combout\);

-- Location: FF_X62_Y46_N3
\fd|BankRegister|add1to4|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to4|DOUT[8]~feeder_combout\,
	ena => \fd|BankRegister|add1to4|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to4|DOUT\(8));

-- Location: FF_X62_Y46_N19
\fd|BankRegister|add1to2|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~17_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to2|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to2|DOUT\(8));

-- Location: LCCOMB_X63_Y46_N28
\fd|BankRegister|muxA|selected[8]~508\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[8]~508_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to4|DOUT\(8))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to2|DOUT\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to4|DOUT\(8),
	datab => \fd|BankRegister|add1to2|DOUT\(8),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[8]~508_combout\);

-- Location: LCCOMB_X63_Y46_N26
\fd|BankRegister|muxA|selected[8]~509\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[8]~509_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[8]~508_combout\ & (\fd|BankRegister|add1to8|DOUT\(8))) # 
-- (!\fd|BankRegister|muxA|selected[8]~508_combout\ & ((\fd|BankRegister|add1to6|DOUT\(8)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[8]~508_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to8|DOUT\(8),
	datac => \fd|BankRegister|add1to6|DOUT\(8),
	datad => \fd|BankRegister|muxA|selected[8]~508_combout\,
	combout => \fd|BankRegister|muxA|selected[8]~509_combout\);

-- Location: LCCOMB_X56_Y48_N10
\fd|BankRegister|muxA|selected[8]~510\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[8]~510_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[8]~507_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[8]~509_combout\ & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|muxA|selected[8]~507_combout\,
	datac => \fd|BankRegister|muxA|selected[8]~509_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[8]~510_combout\);

-- Location: FF_X60_Y49_N23
\fd|BankRegister|add1to32|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~17_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to32|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to32|DOUT\(8));

-- Location: FF_X59_Y49_N25
\fd|BankRegister|add1to28|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~17_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to28|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to28|DOUT\(8));

-- Location: FF_X60_Y49_N9
\fd|BankRegister|add1to26|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~17_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to26|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to26|DOUT\(8));

-- Location: FF_X59_Y49_N3
\fd|BankRegister|add1to30|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~17_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to30|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to30|DOUT\(8));

-- Location: LCCOMB_X59_Y49_N2
\fd|BankRegister|muxA|selected[8]~511\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[8]~511_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|add1to30|DOUT\(8)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to26|DOUT\(8) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to26|DOUT\(8),
	datac => \fd|BankRegister|add1to30|DOUT\(8),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[8]~511_combout\);

-- Location: LCCOMB_X59_Y49_N24
\fd|BankRegister|muxA|selected[8]~512\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[8]~512_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[8]~511_combout\ & (\fd|BankRegister|add1to32|DOUT\(8))) # 
-- (!\fd|BankRegister|muxA|selected[8]~511_combout\ & ((\fd|BankRegister|add1to28|DOUT\(8)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[8]~511_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to32|DOUT\(8),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to28|DOUT\(8),
	datad => \fd|BankRegister|muxA|selected[8]~511_combout\,
	combout => \fd|BankRegister|muxA|selected[8]~512_combout\);

-- Location: FF_X60_Y48_N23
\fd|BankRegister|add1to14|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~17_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to14|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to14|DOUT\(8));

-- Location: FF_X61_Y48_N23
\fd|BankRegister|add1to16|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~17_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to16|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to16|DOUT\(8));

-- Location: FF_X60_Y48_N9
\fd|BankRegister|add1to12|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~17_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to12|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to12|DOUT\(8));

-- Location: LCCOMB_X60_Y48_N8
\fd|BankRegister|muxA|selected[8]~504\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[8]~504_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|add1to12|DOUT\(8)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to10|DOUT\(8) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|add1to10|DOUT\(8),
	datac => \fd|BankRegister|add1to12|DOUT\(8),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[8]~504_combout\);

-- Location: LCCOMB_X61_Y48_N22
\fd|BankRegister|muxA|selected[8]~505\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[8]~505_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[8]~504_combout\ & ((\fd|BankRegister|add1to16|DOUT\(8)))) # 
-- (!\fd|BankRegister|muxA|selected[8]~504_combout\ & (\fd|BankRegister|add1to14|DOUT\(8))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[8]~504_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to14|DOUT\(8),
	datac => \fd|BankRegister|add1to16|DOUT\(8),
	datad => \fd|BankRegister|muxA|selected[8]~504_combout\,
	combout => \fd|BankRegister|muxA|selected[8]~505_combout\);

-- Location: LCCOMB_X59_Y45_N24
\fd|BankRegister|muxA|selected[8]~513\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[8]~513_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[8]~510_combout\ & (\fd|BankRegister|muxA|selected[8]~512_combout\)) # 
-- (!\fd|BankRegister|muxA|selected[8]~510_combout\ & ((\fd|BankRegister|muxA|selected[8]~505_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|muxA|selected[8]~510_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|muxA|selected[8]~510_combout\,
	datac => \fd|BankRegister|muxA|selected[8]~512_combout\,
	datad => \fd|BankRegister|muxA|selected[8]~505_combout\,
	combout => \fd|BankRegister|muxA|selected[8]~513_combout\);

-- Location: LCCOMB_X59_Y45_N8
\fd|BankRegister|muxA|selected[8]~524\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[8]~524_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & ((\fd|BankRegister|muxA|selected[8]~513_combout\))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & 
-- (\fd|BankRegister|muxA|selected[8]~523_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\,
	datac => \fd|BankRegister|muxA|selected[8]~523_combout\,
	datad => \fd|BankRegister|muxA|selected[8]~513_combout\,
	combout => \fd|BankRegister|muxA|selected[8]~524_combout\);

-- Location: M9K_X51_Y65_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a168\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a168_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a168_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y52_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a136\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a136_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a136_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y46_N16
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~150_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a168~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a136~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a168~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a136~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~150_combout\);

-- Location: M9K_X37_Y62_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a200\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a200_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a200_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y64_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a232\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a232_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a232_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y46_N26
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~151_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a232~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a200~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|ram_block1a200~portadataout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a232~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~151_combout\);

-- Location: M9K_X104_Y35_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y65_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y46_N14
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~147_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a40~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a8~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a40~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a8~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~147_combout\);

-- Location: M9K_X78_Y54_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a104\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a104_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y63_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y46_N28
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~148_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a104~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a72~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a104~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a72~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~148_combout\);

-- Location: LCCOMB_X60_Y46_N12
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~149_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~147_combout\) # 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~148_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~147_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~148_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~149_combout\);

-- Location: LCCOMB_X60_Y46_N20
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~152_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~149_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~150_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~150_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~151_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~149_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~152_combout\);

-- Location: LCCOMB_X59_Y45_N30
\fd|MuxSaidaBankRegister|selected[8]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[8]~25_combout\ = (\ucfd|Mux3~0_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~152_combout\)) # (!\ucfd|Mux3~0_combout\ & ((\fd|BankRegister|muxB|selected[8]~502_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~152_combout\,
	datac => \ucfd|Mux3~0_combout\,
	datad => \fd|BankRegister|muxB|selected[8]~502_combout\,
	combout => \fd|MuxSaidaBankRegister|selected[8]~25_combout\);

-- Location: M9K_X37_Y55_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a135\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a135_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a135_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y58_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a167\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a167_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a167_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y42_N30
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~156_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a167~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a135~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a135~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a167~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~156_combout\);

-- Location: M9K_X51_Y12_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a103\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a103_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y12_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a71\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y25_N14
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~154_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a103~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a71~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a103~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a71~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~154_combout\);

-- Location: M9K_X64_Y15_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y14_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a39\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y25_N28
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~153_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a39~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a7~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|ram_block1a7~portadataout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a39~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~153_combout\);

-- Location: LCCOMB_X63_Y25_N24
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~155_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~154_combout\) # 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~153_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~154_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~153_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~155_combout\);

-- Location: M9K_X51_Y66_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a199\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a199_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a199_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y54_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a231\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a231_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a231_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y48_N16
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~157_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a231~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a199~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|ram_block1a199~portadataout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a231~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~157_combout\);

-- Location: LCCOMB_X59_Y45_N26
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~158_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~155_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~156_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~156_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~155_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~157_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~158_combout\);

-- Location: LCCOMB_X59_Y45_N2
\fd|MuxSaidaBankRegister|selected[7]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[7]~26_combout\ = (\ucfd|Mux3~0_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~158_combout\)) # (!\ucfd|Mux3~0_combout\ & ((\fd|BankRegister|muxB|selected[7]~523_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~158_combout\,
	datac => \ucfd|Mux3~0_combout\,
	datad => \fd|BankRegister|muxB|selected[7]~523_combout\,
	combout => \fd|MuxSaidaBankRegister|selected[7]~26_combout\);

-- Location: FF_X55_Y46_N17
\fd|BankRegister|add1to22|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~15_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to22|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to22|DOUT\(7));

-- Location: FF_X59_Y46_N25
\fd|BankRegister|add1to24|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~15_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to24|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to24|DOUT\(7));

-- Location: LCCOMB_X57_Y48_N28
\fd|BankRegister|add1to20|DOUT[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to20|DOUT[7]~feeder_combout\ = \fd|MuxRegRam|selected[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[7]~15_combout\,
	combout => \fd|BankRegister|add1to20|DOUT[7]~feeder_combout\);

-- Location: FF_X57_Y48_N29
\fd|BankRegister|add1to20|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to20|DOUT[7]~feeder_combout\,
	ena => \fd|BankRegister|add1to20|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to20|DOUT\(7));

-- Location: FF_X56_Y46_N3
\fd|BankRegister|add1to18|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~15_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to18|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to18|DOUT\(7));

-- Location: LCCOMB_X59_Y46_N10
\fd|BankRegister|muxA|selected[7]~525\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[7]~525_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to20|DOUT\(7))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to18|DOUT\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to20|DOUT\(7),
	datab => \fd|BankRegister|add1to18|DOUT\(7),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[7]~525_combout\);

-- Location: LCCOMB_X59_Y46_N24
\fd|BankRegister|muxA|selected[7]~526\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[7]~526_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[7]~525_combout\ & ((\fd|BankRegister|add1to24|DOUT\(7)))) # 
-- (!\fd|BankRegister|muxA|selected[7]~525_combout\ & (\fd|BankRegister|add1to22|DOUT\(7))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[7]~525_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to22|DOUT\(7),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datac => \fd|BankRegister|add1to24|DOUT\(7),
	datad => \fd|BankRegister|muxA|selected[7]~525_combout\,
	combout => \fd|BankRegister|muxA|selected[7]~526_combout\);

-- Location: FF_X61_Y43_N21
\fd|BankRegister|add1to8|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~15_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to8|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to8|DOUT\(7));

-- Location: FF_X62_Y46_N21
\fd|BankRegister|add1to4|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~15_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to4|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to4|DOUT\(7));

-- Location: LCCOMB_X62_Y43_N12
\fd|BankRegister|add1to2|DOUT[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to2|DOUT[7]~feeder_combout\ = \fd|MuxRegRam|selected[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[7]~15_combout\,
	combout => \fd|BankRegister|add1to2|DOUT[7]~feeder_combout\);

-- Location: FF_X62_Y43_N13
\fd|BankRegister|add1to2|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to2|DOUT[7]~feeder_combout\,
	ena => \fd|BankRegister|add1to2|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to2|DOUT\(7));

-- Location: FF_X63_Y46_N5
\fd|BankRegister|add1to6|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~15_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to6|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to6|DOUT\(7));

-- Location: LCCOMB_X63_Y46_N4
\fd|BankRegister|muxA|selected[7]~529\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[7]~529_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|add1to6|DOUT\(7)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to2|DOUT\(7) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to2|DOUT\(7),
	datac => \fd|BankRegister|add1to6|DOUT\(7),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[7]~529_combout\);

-- Location: LCCOMB_X62_Y46_N20
\fd|BankRegister|muxA|selected[7]~530\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[7]~530_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[7]~529_combout\ & (\fd|BankRegister|add1to8|DOUT\(7))) # 
-- (!\fd|BankRegister|muxA|selected[7]~529_combout\ & ((\fd|BankRegister|add1to4|DOUT\(7)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[7]~529_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|add1to8|DOUT\(7),
	datac => \fd|BankRegister|add1to4|DOUT\(7),
	datad => \fd|BankRegister|muxA|selected[7]~529_combout\,
	combout => \fd|BankRegister|muxA|selected[7]~530_combout\);

-- Location: FF_X61_Y48_N15
\fd|BankRegister|add1to16|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~15_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to16|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to16|DOUT\(7));

-- Location: LCCOMB_X62_Y48_N4
\fd|BankRegister|add1to12|DOUT[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to12|DOUT[7]~feeder_combout\ = \fd|MuxRegRam|selected[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[7]~15_combout\,
	combout => \fd|BankRegister|add1to12|DOUT[7]~feeder_combout\);

-- Location: FF_X62_Y48_N5
\fd|BankRegister|add1to12|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to12|DOUT[7]~feeder_combout\,
	ena => \fd|BankRegister|add1to12|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to12|DOUT\(7));

-- Location: LCCOMB_X57_Y48_N10
\fd|BankRegister|add1to14|DOUT[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to14|DOUT[7]~feeder_combout\ = \fd|MuxRegRam|selected[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[7]~15_combout\,
	combout => \fd|BankRegister|add1to14|DOUT[7]~feeder_combout\);

-- Location: FF_X57_Y48_N11
\fd|BankRegister|add1to14|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to14|DOUT[7]~feeder_combout\,
	ena => \fd|BankRegister|add1to14|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to14|DOUT\(7));

-- Location: FF_X61_Y48_N21
\fd|BankRegister|add1to10|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~15_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to10|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to10|DOUT\(7));

-- Location: LCCOMB_X62_Y48_N2
\fd|BankRegister|muxA|selected[7]~527\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[7]~527_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to14|DOUT\(7))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|add1to10|DOUT\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to14|DOUT\(7),
	datab => \fd|BankRegister|add1to10|DOUT\(7),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[7]~527_combout\);

-- Location: LCCOMB_X62_Y48_N8
\fd|BankRegister|muxA|selected[7]~528\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[7]~528_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[7]~527_combout\ & (\fd|BankRegister|add1to16|DOUT\(7))) # 
-- (!\fd|BankRegister|muxA|selected[7]~527_combout\ & ((\fd|BankRegister|add1to12|DOUT\(7)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[7]~527_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to16|DOUT\(7),
	datab => \fd|BankRegister|add1to12|DOUT\(7),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datad => \fd|BankRegister|muxA|selected[7]~527_combout\,
	combout => \fd|BankRegister|muxA|selected[7]~528_combout\);

-- Location: LCCOMB_X59_Y46_N4
\fd|BankRegister|muxA|selected[7]~531\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[7]~531_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\) # (\fd|BankRegister|muxA|selected[7]~528_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|muxA|selected[7]~530_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[7]~530_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datad => \fd|BankRegister|muxA|selected[7]~528_combout\,
	combout => \fd|BankRegister|muxA|selected[7]~531_combout\);

-- Location: FF_X60_Y49_N11
\fd|BankRegister|add1to32|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~15_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to32|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to32|DOUT\(7));

-- Location: FF_X59_Y49_N9
\fd|BankRegister|add1to30|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~15_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to30|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to30|DOUT\(7));

-- Location: FF_X60_Y49_N29
\fd|BankRegister|add1to26|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~15_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to26|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to26|DOUT\(7));

-- Location: FF_X59_Y49_N7
\fd|BankRegister|add1to28|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~15_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to28|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to28|DOUT\(7));

-- Location: LCCOMB_X59_Y49_N6
\fd|BankRegister|muxA|selected[7]~532\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[7]~532_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to28|DOUT\(7)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to26|DOUT\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to26|DOUT\(7),
	datac => \fd|BankRegister|add1to28|DOUT\(7),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[7]~532_combout\);

-- Location: LCCOMB_X59_Y49_N8
\fd|BankRegister|muxA|selected[7]~533\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[7]~533_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[7]~532_combout\ & (\fd|BankRegister|add1to32|DOUT\(7))) # 
-- (!\fd|BankRegister|muxA|selected[7]~532_combout\ & ((\fd|BankRegister|add1to30|DOUT\(7)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[7]~532_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to32|DOUT\(7),
	datac => \fd|BankRegister|add1to30|DOUT\(7),
	datad => \fd|BankRegister|muxA|selected[7]~532_combout\,
	combout => \fd|BankRegister|muxA|selected[7]~533_combout\);

-- Location: LCCOMB_X59_Y46_N2
\fd|BankRegister|muxA|selected[7]~534\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[7]~534_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[7]~531_combout\ & ((\fd|BankRegister|muxA|selected[7]~533_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[7]~531_combout\ & (\fd|BankRegister|muxA|selected[7]~526_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[7]~531_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|muxA|selected[7]~526_combout\,
	datac => \fd|BankRegister|muxA|selected[7]~531_combout\,
	datad => \fd|BankRegister|muxA|selected[7]~533_combout\,
	combout => \fd|BankRegister|muxA|selected[7]~534_combout\);

-- Location: FF_X63_Y43_N21
\fd|BankRegister|add1to13|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~15_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to13|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to13|DOUT\(7));

-- Location: FF_X63_Y43_N7
\fd|BankRegister|add1to5|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~15_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to5|DOUT\(7));

-- Location: FF_X62_Y40_N17
\fd|BankRegister|add1to21|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~15_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to21|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to21|DOUT\(7));

-- Location: LCCOMB_X62_Y40_N16
\fd|BankRegister|muxA|selected[7]~535\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[7]~535_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|add1to21|DOUT\(7)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to5|DOUT\(7) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to5|DOUT\(7),
	datac => \fd|BankRegister|add1to21|DOUT\(7),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[7]~535_combout\);

-- Location: LCCOMB_X62_Y40_N26
\fd|BankRegister|muxA|selected[7]~536\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[7]~536_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[7]~535_combout\ & ((\fd|BankRegister|add1to29|DOUT\(7)))) # 
-- (!\fd|BankRegister|muxA|selected[7]~535_combout\ & (\fd|BankRegister|add1to13|DOUT\(7))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[7]~535_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to13|DOUT\(7),
	datac => \fd|BankRegister|add1to29|DOUT\(7),
	datad => \fd|BankRegister|muxA|selected[7]~535_combout\,
	combout => \fd|BankRegister|muxA|selected[7]~536_combout\);

-- Location: FF_X55_Y39_N13
\fd|BankRegister|add1to15|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~15_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to15|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to15|DOUT\(7));

-- Location: LCCOMB_X55_Y39_N14
\fd|BankRegister|add1to31|DOUT[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to31|DOUT[7]~feeder_combout\ = \fd|MuxRegRam|selected[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[7]~15_combout\,
	combout => \fd|BankRegister|add1to31|DOUT[7]~feeder_combout\);

-- Location: FF_X55_Y39_N15
\fd|BankRegister|add1to31|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to31|DOUT[7]~feeder_combout\,
	ena => \fd|BankRegister|add1to31|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to31|DOUT\(7));

-- Location: FF_X56_Y40_N31
\fd|BankRegister|add1to7|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~15_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to7|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to7|DOUT\(7));

-- Location: FF_X56_Y40_N7
\fd|BankRegister|add1to23|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~15_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to23|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to23|DOUT\(7));

-- Location: LCCOMB_X56_Y40_N6
\fd|BankRegister|muxA|selected[7]~542\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[7]~542_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to23|DOUT\(7)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to7|DOUT\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to7|DOUT\(7),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to23|DOUT\(7),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[7]~542_combout\);

-- Location: LCCOMB_X59_Y46_N26
\fd|BankRegister|muxA|selected[7]~543\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[7]~543_combout\ = (\fd|BankRegister|muxA|selected[7]~542_combout\ & (((\fd|BankRegister|add1to31|DOUT\(7)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[7]~542_combout\ & (\fd|BankRegister|add1to15|DOUT\(7) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to15|DOUT\(7),
	datab => \fd|BankRegister|add1to31|DOUT\(7),
	datac => \fd|BankRegister|muxA|selected[7]~542_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[7]~543_combout\);

-- Location: LCCOMB_X67_Y43_N28
\fd|BankRegister|add1to25|DOUT[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to25|DOUT[7]~feeder_combout\ = \fd|MuxRegRam|selected[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[7]~15_combout\,
	combout => \fd|BankRegister|add1to25|DOUT[7]~feeder_combout\);

-- Location: FF_X67_Y43_N29
\fd|BankRegister|add1to25|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to25|DOUT[7]~feeder_combout\,
	ena => \fd|BankRegister|add1to25|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to25|DOUT\(7));

-- Location: FF_X63_Y42_N31
\fd|BankRegister|add1to17|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~15_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to17|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to17|DOUT\(7));

-- Location: LCCOMB_X67_Y43_N8
\fd|BankRegister|add1to1|DOUT[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to1|DOUT[7]~feeder_combout\ = \fd|MuxRegRam|selected[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[7]~15_combout\,
	combout => \fd|BankRegister|add1to1|DOUT[7]~feeder_combout\);

-- Location: FF_X67_Y43_N9
\fd|BankRegister|add1to1|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to1|DOUT[7]~feeder_combout\,
	ena => \fd|BankRegister|add1to1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to1|DOUT\(7));

-- Location: FF_X63_Y42_N21
\fd|BankRegister|add1to9|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~15_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to9|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to9|DOUT\(7));

-- Location: LCCOMB_X63_Y42_N20
\fd|BankRegister|muxA|selected[7]~539\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[7]~539_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to9|DOUT\(7)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to1|DOUT\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to1|DOUT\(7),
	datac => \fd|BankRegister|add1to9|DOUT\(7),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[7]~539_combout\);

-- Location: LCCOMB_X63_Y42_N30
\fd|BankRegister|muxA|selected[7]~540\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[7]~540_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[7]~539_combout\ & (\fd|BankRegister|add1to25|DOUT\(7))) # 
-- (!\fd|BankRegister|muxA|selected[7]~539_combout\ & ((\fd|BankRegister|add1to17|DOUT\(7)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[7]~539_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to25|DOUT\(7),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to17|DOUT\(7),
	datad => \fd|BankRegister|muxA|selected[7]~539_combout\,
	combout => \fd|BankRegister|muxA|selected[7]~540_combout\);

-- Location: FF_X61_Y40_N13
\fd|BankRegister|add1to27|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~15_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to27|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to27|DOUT\(7));

-- Location: FF_X60_Y40_N21
\fd|BankRegister|add1to19|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~15_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to19|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to19|DOUT\(7));

-- Location: FF_X61_Y40_N1
\fd|BankRegister|add1to3|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~15_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to3|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to3|DOUT\(7));

-- Location: FF_X60_Y40_N19
\fd|BankRegister|add1to11|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~15_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to11|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to11|DOUT\(7));

-- Location: LCCOMB_X60_Y40_N18
\fd|BankRegister|muxA|selected[7]~537\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[7]~537_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to11|DOUT\(7)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to3|DOUT\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to3|DOUT\(7),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to11|DOUT\(7),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[7]~537_combout\);

-- Location: LCCOMB_X60_Y40_N20
\fd|BankRegister|muxA|selected[7]~538\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[7]~538_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[7]~537_combout\ & (\fd|BankRegister|add1to27|DOUT\(7))) # 
-- (!\fd|BankRegister|muxA|selected[7]~537_combout\ & ((\fd|BankRegister|add1to19|DOUT\(7)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[7]~537_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to27|DOUT\(7),
	datac => \fd|BankRegister|add1to19|DOUT\(7),
	datad => \fd|BankRegister|muxA|selected[7]~537_combout\,
	combout => \fd|BankRegister|muxA|selected[7]~538_combout\);

-- Location: LCCOMB_X59_Y46_N16
\fd|BankRegister|muxA|selected[7]~541\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[7]~541_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[7]~538_combout\))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|muxA|selected[7]~540_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[7]~540_combout\,
	datab => \fd|BankRegister|muxA|selected[7]~538_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[7]~541_combout\);

-- Location: LCCOMB_X59_Y46_N20
\fd|BankRegister|muxA|selected[7]~544\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[7]~544_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[7]~541_combout\ & ((\fd|BankRegister|muxA|selected[7]~543_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[7]~541_combout\ & (\fd|BankRegister|muxA|selected[7]~536_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[7]~541_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[7]~536_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datac => \fd|BankRegister|muxA|selected[7]~543_combout\,
	datad => \fd|BankRegister|muxA|selected[7]~541_combout\,
	combout => \fd|BankRegister|muxA|selected[7]~544_combout\);

-- Location: LCCOMB_X59_Y46_N30
\fd|BankRegister|muxA|selected[7]~545\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[7]~545_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & (\fd|BankRegister|muxA|selected[7]~534_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & 
-- ((\fd|BankRegister|muxA|selected[7]~544_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\,
	datab => \fd|BankRegister|muxA|selected[7]~534_combout\,
	datad => \fd|BankRegister|muxA|selected[7]~544_combout\,
	combout => \fd|BankRegister|muxA|selected[7]~545_combout\);

-- Location: LCCOMB_X59_Y45_N16
\fd|MuxSaidaBankRegister|selected[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[6]~27_combout\ = (\ucfd|Mux3~0_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~164_combout\))) # (!\ucfd|Mux3~0_combout\ & (\fd|BankRegister|muxB|selected[6]~544_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucfd|Mux3~0_combout\,
	datac => \fd|BankRegister|muxB|selected[6]~544_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~164_combout\,
	combout => \fd|MuxSaidaBankRegister|selected[6]~27_combout\);

-- Location: FF_X60_Y48_N1
\fd|BankRegister|add1to14|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~13_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to14|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to14|DOUT\(6));

-- Location: FF_X61_Y48_N29
\fd|BankRegister|add1to10|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~13_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to10|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to10|DOUT\(6));

-- Location: FF_X60_Y48_N19
\fd|BankRegister|add1to12|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~13_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to12|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to12|DOUT\(6));

-- Location: LCCOMB_X60_Y48_N18
\fd|BankRegister|muxA|selected[6]~546\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[6]~546_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|add1to12|DOUT\(6)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to10|DOUT\(6) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|add1to10|DOUT\(6),
	datac => \fd|BankRegister|add1to12|DOUT\(6),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[6]~546_combout\);

-- Location: FF_X61_Y48_N7
\fd|BankRegister|add1to16|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~13_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to16|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to16|DOUT\(6));

-- Location: LCCOMB_X61_Y48_N6
\fd|BankRegister|muxA|selected[6]~547\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[6]~547_combout\ = (\fd|BankRegister|muxA|selected[6]~546_combout\ & (((\fd|BankRegister|add1to16|DOUT\(6)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[6]~546_combout\ & (\fd|BankRegister|add1to14|DOUT\(6) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to14|DOUT\(6),
	datab => \fd|BankRegister|muxA|selected[6]~546_combout\,
	datac => \fd|BankRegister|add1to16|DOUT\(6),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[6]~547_combout\);

-- Location: FF_X60_Y49_N13
\fd|BankRegister|add1to26|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~13_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to26|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to26|DOUT\(6));

-- Location: FF_X59_Y49_N31
\fd|BankRegister|add1to30|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~13_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to30|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to30|DOUT\(6));

-- Location: LCCOMB_X59_Y49_N30
\fd|BankRegister|muxA|selected[6]~553\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[6]~553_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|add1to30|DOUT\(6)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to26|DOUT\(6) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to26|DOUT\(6),
	datac => \fd|BankRegister|add1to30|DOUT\(6),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[6]~553_combout\);

-- Location: FF_X60_Y49_N27
\fd|BankRegister|add1to32|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~13_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to32|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to32|DOUT\(6));

-- Location: FF_X59_Y49_N13
\fd|BankRegister|add1to28|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~13_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to28|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to28|DOUT\(6));

-- Location: LCCOMB_X59_Y49_N12
\fd|BankRegister|muxA|selected[6]~554\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[6]~554_combout\ = (\fd|BankRegister|muxA|selected[6]~553_combout\ & ((\fd|BankRegister|add1to32|DOUT\(6)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[6]~553_combout\ & (((\fd|BankRegister|add1to28|DOUT\(6) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[6]~553_combout\,
	datab => \fd|BankRegister|add1to32|DOUT\(6),
	datac => \fd|BankRegister|add1to28|DOUT\(6),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[6]~554_combout\);

-- Location: FF_X61_Y44_N31
\fd|BankRegister|add1to8|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~13_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to8|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to8|DOUT\(6));

-- Location: LCCOMB_X62_Y46_N22
\fd|BankRegister|add1to4|DOUT[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to4|DOUT[6]~feeder_combout\ = \fd|MuxRegRam|selected[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[6]~13_combout\,
	combout => \fd|BankRegister|add1to4|DOUT[6]~feeder_combout\);

-- Location: FF_X62_Y46_N23
\fd|BankRegister|add1to4|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to4|DOUT[6]~feeder_combout\,
	ena => \fd|BankRegister|add1to4|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to4|DOUT\(6));

-- Location: LCCOMB_X62_Y46_N4
\fd|BankRegister|add1to2|DOUT[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to2|DOUT[6]~feeder_combout\ = \fd|MuxRegRam|selected[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[6]~13_combout\,
	combout => \fd|BankRegister|add1to2|DOUT[6]~feeder_combout\);

-- Location: FF_X62_Y46_N5
\fd|BankRegister|add1to2|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to2|DOUT[6]~feeder_combout\,
	ena => \fd|BankRegister|add1to2|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to2|DOUT\(6));

-- Location: LCCOMB_X63_Y46_N18
\fd|BankRegister|muxA|selected[6]~550\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[6]~550_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to4|DOUT\(6))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to2|DOUT\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to4|DOUT\(6),
	datac => \fd|BankRegister|add1to2|DOUT\(6),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[6]~550_combout\);

-- Location: LCCOMB_X63_Y46_N22
\fd|BankRegister|muxA|selected[6]~551\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[6]~551_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[6]~550_combout\ & (\fd|BankRegister|add1to8|DOUT\(6))) # 
-- (!\fd|BankRegister|muxA|selected[6]~550_combout\ & ((\fd|BankRegister|add1to6|DOUT\(6)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[6]~550_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to8|DOUT\(6),
	datac => \fd|BankRegister|add1to6|DOUT\(6),
	datad => \fd|BankRegister|muxA|selected[6]~550_combout\,
	combout => \fd|BankRegister|muxA|selected[6]~551_combout\);

-- Location: FF_X56_Y46_N15
\fd|BankRegister|add1to24|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~13_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to24|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to24|DOUT\(6));

-- Location: FF_X57_Y46_N19
\fd|BankRegister|add1to20|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~13_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to20|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to20|DOUT\(6));

-- Location: FF_X56_Y46_N25
\fd|BankRegister|add1to18|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~13_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to18|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to18|DOUT\(6));

-- Location: FF_X57_Y46_N13
\fd|BankRegister|add1to22|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~13_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to22|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to22|DOUT\(6));

-- Location: LCCOMB_X57_Y46_N12
\fd|BankRegister|muxA|selected[6]~548\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[6]~548_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|add1to22|DOUT\(6)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to18|DOUT\(6) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to18|DOUT\(6),
	datac => \fd|BankRegister|add1to22|DOUT\(6),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[6]~548_combout\);

-- Location: LCCOMB_X57_Y46_N18
\fd|BankRegister|muxA|selected[6]~549\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[6]~549_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[6]~548_combout\ & (\fd|BankRegister|add1to24|DOUT\(6))) # 
-- (!\fd|BankRegister|muxA|selected[6]~548_combout\ & ((\fd|BankRegister|add1to20|DOUT\(6)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[6]~548_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to24|DOUT\(6),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to20|DOUT\(6),
	datad => \fd|BankRegister|muxA|selected[6]~548_combout\,
	combout => \fd|BankRegister|muxA|selected[6]~549_combout\);

-- Location: LCCOMB_X59_Y46_N12
\fd|BankRegister|muxA|selected[6]~552\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[6]~552_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[6]~549_combout\))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|muxA|selected[6]~551_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[6]~551_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datad => \fd|BankRegister|muxA|selected[6]~549_combout\,
	combout => \fd|BankRegister|muxA|selected[6]~552_combout\);

-- Location: LCCOMB_X59_Y46_N14
\fd|BankRegister|muxA|selected[6]~555\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[6]~555_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[6]~552_combout\ & ((\fd|BankRegister|muxA|selected[6]~554_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[6]~552_combout\ & (\fd|BankRegister|muxA|selected[6]~547_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[6]~552_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[6]~547_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|muxA|selected[6]~554_combout\,
	datad => \fd|BankRegister|muxA|selected[6]~552_combout\,
	combout => \fd|BankRegister|muxA|selected[6]~555_combout\);

-- Location: FF_X60_Y40_N29
\fd|BankRegister|add1to11|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~13_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to11|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to11|DOUT\(6));

-- Location: FF_X58_Y40_N7
\fd|BankRegister|add1to27|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~13_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to27|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to27|DOUT\(6));

-- Location: FF_X61_Y44_N27
\fd|BankRegister|add1to3|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~13_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to3|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to3|DOUT\(6));

-- Location: LCCOMB_X60_Y40_N2
\fd|BankRegister|add1to19|DOUT[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to19|DOUT[6]~feeder_combout\ = \fd|MuxRegRam|selected[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[6]~13_combout\,
	combout => \fd|BankRegister|add1to19|DOUT[6]~feeder_combout\);

-- Location: FF_X60_Y40_N3
\fd|BankRegister|add1to19|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to19|DOUT[6]~feeder_combout\,
	ena => \fd|BankRegister|add1to19|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to19|DOUT\(6));

-- Location: LCCOMB_X59_Y40_N4
\fd|BankRegister|muxA|selected[6]~556\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[6]~556_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to19|DOUT\(6)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to3|DOUT\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to3|DOUT\(6),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to19|DOUT\(6),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[6]~556_combout\);

-- Location: LCCOMB_X58_Y40_N6
\fd|BankRegister|muxA|selected[6]~557\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[6]~557_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[6]~556_combout\ & ((\fd|BankRegister|add1to27|DOUT\(6)))) # 
-- (!\fd|BankRegister|muxA|selected[6]~556_combout\ & (\fd|BankRegister|add1to11|DOUT\(6))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[6]~556_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to11|DOUT\(6),
	datac => \fd|BankRegister|add1to27|DOUT\(6),
	datad => \fd|BankRegister|muxA|selected[6]~556_combout\,
	combout => \fd|BankRegister|muxA|selected[6]~557_combout\);

-- Location: LCCOMB_X67_Y43_N30
\fd|BankRegister|add1to25|DOUT[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to25|DOUT[6]~feeder_combout\ = \fd|MuxRegRam|selected[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[6]~13_combout\,
	combout => \fd|BankRegister|add1to25|DOUT[6]~feeder_combout\);

-- Location: FF_X67_Y43_N31
\fd|BankRegister|add1to25|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to25|DOUT[6]~feeder_combout\,
	ena => \fd|BankRegister|add1to25|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to25|DOUT\(6));

-- Location: LCCOMB_X67_Y43_N2
\fd|BankRegister|add1to1|DOUT[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to1|DOUT[6]~feeder_combout\ = \fd|MuxRegRam|selected[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[6]~13_combout\,
	combout => \fd|BankRegister|add1to1|DOUT[6]~feeder_combout\);

-- Location: FF_X67_Y43_N3
\fd|BankRegister|add1to1|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to1|DOUT[6]~feeder_combout\,
	ena => \fd|BankRegister|add1to1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to1|DOUT\(6));

-- Location: FF_X63_Y42_N25
\fd|BankRegister|add1to17|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~13_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to17|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to17|DOUT\(6));

-- Location: LCCOMB_X63_Y42_N24
\fd|BankRegister|muxA|selected[6]~560\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[6]~560_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to17|DOUT\(6)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to1|DOUT\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to1|DOUT\(6),
	datac => \fd|BankRegister|add1to17|DOUT\(6),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[6]~560_combout\);

-- Location: FF_X63_Y42_N27
\fd|BankRegister|add1to9|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~13_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to9|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to9|DOUT\(6));

-- Location: LCCOMB_X63_Y42_N26
\fd|BankRegister|muxA|selected[6]~561\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[6]~561_combout\ = (\fd|BankRegister|muxA|selected[6]~560_combout\ & ((\fd|BankRegister|add1to25|DOUT\(6)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[6]~560_combout\ & (((\fd|BankRegister|add1to9|DOUT\(6) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to25|DOUT\(6),
	datab => \fd|BankRegister|muxA|selected[6]~560_combout\,
	datac => \fd|BankRegister|add1to9|DOUT\(6),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[6]~561_combout\);

-- Location: LCCOMB_X62_Y43_N28
\fd|BankRegister|add1to29|DOUT[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to29|DOUT[6]~feeder_combout\ = \fd|MuxRegRam|selected[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[6]~13_combout\,
	combout => \fd|BankRegister|add1to29|DOUT[6]~feeder_combout\);

-- Location: FF_X62_Y43_N29
\fd|BankRegister|add1to29|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to29|DOUT[6]~feeder_combout\,
	ena => \fd|BankRegister|add1to29|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to29|DOUT\(6));

-- Location: FF_X63_Y44_N23
\fd|BankRegister|add1to21|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~13_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to21|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to21|DOUT\(6));

-- Location: LCCOMB_X63_Y43_N28
\fd|BankRegister|add1to5|DOUT[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to5|DOUT[6]~feeder_combout\ = \fd|MuxRegRam|selected[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[6]~13_combout\,
	combout => \fd|BankRegister|add1to5|DOUT[6]~feeder_combout\);

-- Location: FF_X63_Y43_N29
\fd|BankRegister|add1to5|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to5|DOUT[6]~feeder_combout\,
	ena => \fd|BankRegister|add1to5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to5|DOUT\(6));

-- Location: FF_X63_Y43_N15
\fd|BankRegister|add1to13|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~13_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to13|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to13|DOUT\(6));

-- Location: LCCOMB_X63_Y43_N14
\fd|BankRegister|muxA|selected[6]~558\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[6]~558_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to13|DOUT\(6)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to5|DOUT\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to5|DOUT\(6),
	datac => \fd|BankRegister|add1to13|DOUT\(6),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[6]~558_combout\);

-- Location: LCCOMB_X63_Y44_N22
\fd|BankRegister|muxA|selected[6]~559\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[6]~559_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[6]~558_combout\ & (\fd|BankRegister|add1to29|DOUT\(6))) # 
-- (!\fd|BankRegister|muxA|selected[6]~558_combout\ & ((\fd|BankRegister|add1to21|DOUT\(6)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[6]~558_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to29|DOUT\(6),
	datac => \fd|BankRegister|add1to21|DOUT\(6),
	datad => \fd|BankRegister|muxA|selected[6]~558_combout\,
	combout => \fd|BankRegister|muxA|selected[6]~559_combout\);

-- Location: LCCOMB_X59_Y46_N8
\fd|BankRegister|muxA|selected[6]~562\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[6]~562_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[6]~559_combout\))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|muxA|selected[6]~561_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|muxA|selected[6]~561_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datad => \fd|BankRegister|muxA|selected[6]~559_combout\,
	combout => \fd|BankRegister|muxA|selected[6]~562_combout\);

-- Location: FF_X55_Y45_N25
\fd|BankRegister|add1to31|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|MuxRegRam|selected[6]~13_combout\,
	ena => \fd|BankRegister|add1to31|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to31|DOUT\(6));

-- Location: FF_X55_Y43_N15
\fd|BankRegister|add1to23|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~13_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to23|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to23|DOUT\(6));

-- Location: FF_X55_Y43_N31
\fd|BankRegister|add1to7|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~13_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to7|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to7|DOUT\(6));

-- Location: LCCOMB_X55_Y42_N20
\fd|BankRegister|add1to15|DOUT[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to15|DOUT[6]~feeder_combout\ = \fd|MuxRegRam|selected[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[6]~13_combout\,
	combout => \fd|BankRegister|add1to15|DOUT[6]~feeder_combout\);

-- Location: FF_X55_Y42_N21
\fd|BankRegister|add1to15|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to15|DOUT[6]~feeder_combout\,
	ena => \fd|BankRegister|add1to15|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to15|DOUT\(6));

-- Location: LCCOMB_X55_Y42_N10
\fd|BankRegister|muxA|selected[6]~563\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[6]~563_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to15|DOUT\(6)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to7|DOUT\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to7|DOUT\(6),
	datab => \fd|BankRegister|add1to15|DOUT\(6),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[6]~563_combout\);

-- Location: LCCOMB_X59_Y46_N18
\fd|BankRegister|muxA|selected[6]~564\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[6]~564_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[6]~563_combout\ & (\fd|BankRegister|add1to31|DOUT\(6))) # 
-- (!\fd|BankRegister|muxA|selected[6]~563_combout\ & ((\fd|BankRegister|add1to23|DOUT\(6)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[6]~563_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to31|DOUT\(6),
	datab => \fd|BankRegister|add1to23|DOUT\(6),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datad => \fd|BankRegister|muxA|selected[6]~563_combout\,
	combout => \fd|BankRegister|muxA|selected[6]~564_combout\);

-- Location: LCCOMB_X59_Y46_N28
\fd|BankRegister|muxA|selected[6]~565\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[6]~565_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[6]~562_combout\ & ((\fd|BankRegister|muxA|selected[6]~564_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[6]~562_combout\ & (\fd|BankRegister|muxA|selected[6]~557_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[6]~562_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[6]~557_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|muxA|selected[6]~562_combout\,
	datad => \fd|BankRegister|muxA|selected[6]~564_combout\,
	combout => \fd|BankRegister|muxA|selected[6]~565_combout\);

-- Location: LCCOMB_X59_Y46_N6
\fd|BankRegister|muxA|selected[6]~566\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[6]~566_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & (\fd|BankRegister|muxA|selected[6]~555_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & 
-- ((\fd|BankRegister|muxA|selected[6]~565_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\,
	datac => \fd|BankRegister|muxA|selected[6]~555_combout\,
	datad => \fd|BankRegister|muxA|selected[6]~565_combout\,
	combout => \fd|BankRegister|muxA|selected[6]~566_combout\);

-- Location: LCCOMB_X60_Y45_N12
\fd|MuxSaidaBankRegister|selected[5]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[5]~28_combout\ = (\ucfd|Mux3~0_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~170_combout\)) # (!\ucfd|Mux3~0_combout\ & ((\fd|BankRegister|muxB|selected[5]~565_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Mux3~0_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~170_combout\,
	datad => \fd|BankRegister|muxB|selected[5]~565_combout\,
	combout => \fd|MuxSaidaBankRegister|selected[5]~28_combout\);

-- Location: FF_X61_Y40_N7
\fd|BankRegister|add1to27|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~11_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to27|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to27|DOUT\(5));

-- Location: FF_X60_Y40_N17
\fd|BankRegister|add1to19|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~11_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to19|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to19|DOUT\(5));

-- Location: FF_X60_Y40_N11
\fd|BankRegister|add1to11|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~11_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to11|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to11|DOUT\(5));

-- Location: FF_X61_Y40_N19
\fd|BankRegister|add1to3|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~11_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to3|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to3|DOUT\(5));

-- Location: LCCOMB_X60_Y40_N10
\fd|BankRegister|muxA|selected[5]~579\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[5]~579_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to11|DOUT\(5))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to3|DOUT\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to11|DOUT\(5),
	datad => \fd|BankRegister|add1to3|DOUT\(5),
	combout => \fd|BankRegister|muxA|selected[5]~579_combout\);

-- Location: LCCOMB_X60_Y40_N16
\fd|BankRegister|muxA|selected[5]~580\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[5]~580_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[5]~579_combout\ & (\fd|BankRegister|add1to27|DOUT\(5))) # 
-- (!\fd|BankRegister|muxA|selected[5]~579_combout\ & ((\fd|BankRegister|add1to19|DOUT\(5)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[5]~579_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to27|DOUT\(5),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to19|DOUT\(5),
	datad => \fd|BankRegister|muxA|selected[5]~579_combout\,
	combout => \fd|BankRegister|muxA|selected[5]~580_combout\);

-- Location: LCCOMB_X67_Y43_N12
\fd|BankRegister|add1to25|DOUT[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to25|DOUT[5]~feeder_combout\ = \fd|MuxRegRam|selected[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[5]~11_combout\,
	combout => \fd|BankRegister|add1to25|DOUT[5]~feeder_combout\);

-- Location: FF_X67_Y43_N13
\fd|BankRegister|add1to25|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to25|DOUT[5]~feeder_combout\,
	ena => \fd|BankRegister|add1to25|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to25|DOUT\(5));

-- Location: FF_X63_Y42_N23
\fd|BankRegister|add1to17|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~11_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to17|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to17|DOUT\(5));

-- Location: LCCOMB_X67_Y43_N0
\fd|BankRegister|add1to1|DOUT[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to1|DOUT[5]~feeder_combout\ = \fd|MuxRegRam|selected[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[5]~11_combout\,
	combout => \fd|BankRegister|add1to1|DOUT[5]~feeder_combout\);

-- Location: FF_X67_Y43_N1
\fd|BankRegister|add1to1|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to1|DOUT[5]~feeder_combout\,
	ena => \fd|BankRegister|add1to1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to1|DOUT\(5));

-- Location: FF_X63_Y42_N9
\fd|BankRegister|add1to9|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~11_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to9|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to9|DOUT\(5));

-- Location: LCCOMB_X63_Y42_N18
\fd|BankRegister|muxA|selected[5]~581\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[5]~581_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|add1to9|DOUT\(5)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to1|DOUT\(5) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to1|DOUT\(5),
	datac => \fd|BankRegister|add1to9|DOUT\(5),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[5]~581_combout\);

-- Location: LCCOMB_X63_Y42_N22
\fd|BankRegister|muxA|selected[5]~582\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[5]~582_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[5]~581_combout\ & (\fd|BankRegister|add1to25|DOUT\(5))) # 
-- (!\fd|BankRegister|muxA|selected[5]~581_combout\ & ((\fd|BankRegister|add1to17|DOUT\(5)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[5]~581_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to25|DOUT\(5),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to17|DOUT\(5),
	datad => \fd|BankRegister|muxA|selected[5]~581_combout\,
	combout => \fd|BankRegister|muxA|selected[5]~582_combout\);

-- Location: LCCOMB_X61_Y46_N24
\fd|BankRegister|muxA|selected[5]~583\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[5]~583_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\) # ((\fd|BankRegister|muxA|selected[5]~580_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[5]~582_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datac => \fd|BankRegister|muxA|selected[5]~580_combout\,
	datad => \fd|BankRegister|muxA|selected[5]~582_combout\,
	combout => \fd|BankRegister|muxA|selected[5]~583_combout\);

-- Location: FF_X60_Y41_N13
\fd|BankRegister|add1to31|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~11_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to31|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to31|DOUT\(5));

-- Location: LCCOMB_X62_Y44_N28
\fd|BankRegister|add1to15|DOUT[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to15|DOUT[5]~feeder_combout\ = \fd|MuxRegRam|selected[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[5]~11_combout\,
	combout => \fd|BankRegister|add1to15|DOUT[5]~feeder_combout\);

-- Location: FF_X62_Y44_N29
\fd|BankRegister|add1to15|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to15|DOUT[5]~feeder_combout\,
	ena => \fd|BankRegister|add1to15|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to15|DOUT\(5));

-- Location: LCCOMB_X56_Y40_N4
\fd|BankRegister|add1to7|DOUT[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to7|DOUT[5]~feeder_combout\ = \fd|MuxRegRam|selected[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[5]~11_combout\,
	combout => \fd|BankRegister|add1to7|DOUT[5]~feeder_combout\);

-- Location: FF_X56_Y40_N5
\fd|BankRegister|add1to7|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to7|DOUT[5]~feeder_combout\,
	ena => \fd|BankRegister|add1to7|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to7|DOUT\(5));

-- Location: FF_X56_Y40_N17
\fd|BankRegister|add1to23|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~11_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to23|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to23|DOUT\(5));

-- Location: LCCOMB_X56_Y40_N16
\fd|BankRegister|muxA|selected[5]~584\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[5]~584_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to23|DOUT\(5)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to7|DOUT\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to7|DOUT\(5),
	datac => \fd|BankRegister|add1to23|DOUT\(5),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[5]~584_combout\);

-- Location: LCCOMB_X61_Y46_N26
\fd|BankRegister|muxA|selected[5]~585\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[5]~585_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[5]~584_combout\ & (\fd|BankRegister|add1to31|DOUT\(5))) # 
-- (!\fd|BankRegister|muxA|selected[5]~584_combout\ & ((\fd|BankRegister|add1to15|DOUT\(5)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[5]~584_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to31|DOUT\(5),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to15|DOUT\(5),
	datad => \fd|BankRegister|muxA|selected[5]~584_combout\,
	combout => \fd|BankRegister|muxA|selected[5]~585_combout\);

-- Location: FF_X63_Y43_N25
\fd|BankRegister|add1to13|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~11_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to13|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to13|DOUT\(5));

-- Location: FF_X63_Y43_N3
\fd|BankRegister|add1to5|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~11_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to5|DOUT\(5));

-- Location: FF_X62_Y40_N25
\fd|BankRegister|add1to21|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~11_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to21|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to21|DOUT\(5));

-- Location: LCCOMB_X62_Y40_N24
\fd|BankRegister|muxA|selected[5]~577\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[5]~577_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|add1to21|DOUT\(5)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to5|DOUT\(5) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to5|DOUT\(5),
	datac => \fd|BankRegister|add1to21|DOUT\(5),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[5]~577_combout\);

-- Location: LCCOMB_X62_Y40_N10
\fd|BankRegister|muxA|selected[5]~578\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[5]~578_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[5]~577_combout\ & ((\fd|BankRegister|add1to29|DOUT\(5)))) # 
-- (!\fd|BankRegister|muxA|selected[5]~577_combout\ & (\fd|BankRegister|add1to13|DOUT\(5))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[5]~577_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to13|DOUT\(5),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to29|DOUT\(5),
	datad => \fd|BankRegister|muxA|selected[5]~577_combout\,
	combout => \fd|BankRegister|muxA|selected[5]~578_combout\);

-- Location: LCCOMB_X61_Y46_N16
\fd|BankRegister|muxA|selected[5]~586\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[5]~586_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[5]~583_combout\ & (\fd|BankRegister|muxA|selected[5]~585_combout\)) # 
-- (!\fd|BankRegister|muxA|selected[5]~583_combout\ & ((\fd|BankRegister|muxA|selected[5]~578_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|muxA|selected[5]~583_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|muxA|selected[5]~583_combout\,
	datac => \fd|BankRegister|muxA|selected[5]~585_combout\,
	datad => \fd|BankRegister|muxA|selected[5]~578_combout\,
	combout => \fd|BankRegister|muxA|selected[5]~586_combout\);

-- Location: FF_X60_Y49_N31
\fd|BankRegister|add1to32|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~11_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to32|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to32|DOUT\(5));

-- Location: FF_X60_Y46_N19
\fd|BankRegister|add1to30|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~11_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to30|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to30|DOUT\(5));

-- Location: FF_X60_Y49_N1
\fd|BankRegister|add1to26|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~11_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to26|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to26|DOUT\(5));

-- Location: LCCOMB_X59_Y49_N20
\fd|BankRegister|add1to28|DOUT[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to28|DOUT[5]~feeder_combout\ = \fd|MuxRegRam|selected[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[5]~11_combout\,
	combout => \fd|BankRegister|add1to28|DOUT[5]~feeder_combout\);

-- Location: FF_X59_Y49_N21
\fd|BankRegister|add1to28|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to28|DOUT[5]~feeder_combout\,
	ena => \fd|BankRegister|add1to28|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to28|DOUT\(5));

-- Location: LCCOMB_X59_Y49_N14
\fd|BankRegister|muxA|selected[5]~574\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[5]~574_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to28|DOUT\(5)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to26|DOUT\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to26|DOUT\(5),
	datac => \fd|BankRegister|add1to28|DOUT\(5),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[5]~574_combout\);

-- Location: LCCOMB_X60_Y46_N18
\fd|BankRegister|muxA|selected[5]~575\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[5]~575_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[5]~574_combout\ & (\fd|BankRegister|add1to32|DOUT\(5))) # 
-- (!\fd|BankRegister|muxA|selected[5]~574_combout\ & ((\fd|BankRegister|add1to30|DOUT\(5)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[5]~574_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to32|DOUT\(5),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datac => \fd|BankRegister|add1to30|DOUT\(5),
	datad => \fd|BankRegister|muxA|selected[5]~574_combout\,
	combout => \fd|BankRegister|muxA|selected[5]~575_combout\);

-- Location: LCCOMB_X57_Y46_N22
\fd|BankRegister|add1to22|DOUT[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to22|DOUT[5]~feeder_combout\ = \fd|MuxRegRam|selected[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[5]~11_combout\,
	combout => \fd|BankRegister|add1to22|DOUT[5]~feeder_combout\);

-- Location: FF_X57_Y46_N23
\fd|BankRegister|add1to22|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to22|DOUT[5]~feeder_combout\,
	ena => \fd|BankRegister|add1to22|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to22|DOUT\(5));

-- Location: FF_X56_Y46_N11
\fd|BankRegister|add1to24|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~11_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to24|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to24|DOUT\(5));

-- Location: FF_X56_Y46_N17
\fd|BankRegister|add1to18|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~11_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to18|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to18|DOUT\(5));

-- Location: LCCOMB_X57_Y48_N20
\fd|BankRegister|add1to20|DOUT[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to20|DOUT[5]~feeder_combout\ = \fd|MuxRegRam|selected[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[5]~11_combout\,
	combout => \fd|BankRegister|add1to20|DOUT[5]~feeder_combout\);

-- Location: FF_X57_Y48_N21
\fd|BankRegister|add1to20|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to20|DOUT[5]~feeder_combout\,
	ena => \fd|BankRegister|add1to20|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to20|DOUT\(5));

-- Location: LCCOMB_X57_Y48_N12
\fd|BankRegister|muxA|selected[5]~567\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[5]~567_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|add1to20|DOUT\(5)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to18|DOUT\(5) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to18|DOUT\(5),
	datab => \fd|BankRegister|add1to20|DOUT\(5),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[5]~567_combout\);

-- Location: LCCOMB_X61_Y46_N22
\fd|BankRegister|muxA|selected[5]~568\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[5]~568_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[5]~567_combout\ & ((\fd|BankRegister|add1to24|DOUT\(5)))) # 
-- (!\fd|BankRegister|muxA|selected[5]~567_combout\ & (\fd|BankRegister|add1to22|DOUT\(5))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[5]~567_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to22|DOUT\(5),
	datac => \fd|BankRegister|add1to24|DOUT\(5),
	datad => \fd|BankRegister|muxA|selected[5]~567_combout\,
	combout => \fd|BankRegister|muxA|selected[5]~568_combout\);

-- Location: FF_X62_Y47_N31
\fd|BankRegister|add1to8|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~11_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to8|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to8|DOUT\(5));

-- Location: LCCOMB_X62_Y46_N0
\fd|BankRegister|add1to4|DOUT[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to4|DOUT[5]~feeder_combout\ = \fd|MuxRegRam|selected[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[5]~11_combout\,
	combout => \fd|BankRegister|add1to4|DOUT[5]~feeder_combout\);

-- Location: FF_X62_Y46_N1
\fd|BankRegister|add1to4|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to4|DOUT[5]~feeder_combout\,
	ena => \fd|BankRegister|add1to4|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to4|DOUT\(5));

-- Location: LCCOMB_X62_Y47_N12
\fd|BankRegister|add1to2|DOUT[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to2|DOUT[5]~feeder_combout\ = \fd|MuxRegRam|selected[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[5]~11_combout\,
	combout => \fd|BankRegister|add1to2|DOUT[5]~feeder_combout\);

-- Location: FF_X62_Y47_N13
\fd|BankRegister|add1to2|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to2|DOUT[5]~feeder_combout\,
	ena => \fd|BankRegister|add1to2|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to2|DOUT\(5));

-- Location: FF_X63_Y46_N13
\fd|BankRegister|add1to6|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~11_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to6|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to6|DOUT\(5));

-- Location: LCCOMB_X63_Y46_N12
\fd|BankRegister|muxA|selected[5]~571\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[5]~571_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|add1to6|DOUT\(5)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to2|DOUT\(5) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to2|DOUT\(5),
	datac => \fd|BankRegister|add1to6|DOUT\(5),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[5]~571_combout\);

-- Location: LCCOMB_X62_Y46_N10
\fd|BankRegister|muxA|selected[5]~572\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[5]~572_combout\ = (\fd|BankRegister|muxA|selected[5]~571_combout\ & ((\fd|BankRegister|add1to8|DOUT\(5)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[5]~571_combout\ & (((\fd|BankRegister|add1to4|DOUT\(5) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to8|DOUT\(5),
	datab => \fd|BankRegister|add1to4|DOUT\(5),
	datac => \fd|BankRegister|muxA|selected[5]~571_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[5]~572_combout\);

-- Location: LCCOMB_X62_Y48_N6
\fd|BankRegister|add1to12|DOUT[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to12|DOUT[5]~feeder_combout\ = \fd|MuxRegRam|selected[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[5]~11_combout\,
	combout => \fd|BankRegister|add1to12|DOUT[5]~feeder_combout\);

-- Location: FF_X62_Y48_N7
\fd|BankRegister|add1to12|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to12|DOUT[5]~feeder_combout\,
	ena => \fd|BankRegister|add1to12|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to12|DOUT\(5));

-- Location: LCCOMB_X62_Y48_N0
\fd|BankRegister|add1to16|DOUT[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to16|DOUT[5]~feeder_combout\ = \fd|MuxRegRam|selected[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[5]~11_combout\,
	combout => \fd|BankRegister|add1to16|DOUT[5]~feeder_combout\);

-- Location: FF_X62_Y48_N1
\fd|BankRegister|add1to16|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to16|DOUT[5]~feeder_combout\,
	ena => \fd|BankRegister|add1to16|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to16|DOUT\(5));

-- Location: LCCOMB_X57_Y48_N30
\fd|BankRegister|add1to14|DOUT[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to14|DOUT[5]~feeder_combout\ = \fd|MuxRegRam|selected[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[5]~11_combout\,
	combout => \fd|BankRegister|add1to14|DOUT[5]~feeder_combout\);

-- Location: FF_X57_Y48_N31
\fd|BankRegister|add1to14|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to14|DOUT[5]~feeder_combout\,
	ena => \fd|BankRegister|add1to14|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to14|DOUT\(5));

-- Location: LCCOMB_X63_Y47_N24
\fd|BankRegister|add1to10|DOUT[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to10|DOUT[5]~feeder_combout\ = \fd|MuxRegRam|selected[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[5]~11_combout\,
	combout => \fd|BankRegister|add1to10|DOUT[5]~feeder_combout\);

-- Location: FF_X63_Y47_N25
\fd|BankRegister|add1to10|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to10|DOUT[5]~feeder_combout\,
	ena => \fd|BankRegister|add1to10|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to10|DOUT\(5));

-- Location: LCCOMB_X57_Y48_N6
\fd|BankRegister|muxA|selected[5]~569\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[5]~569_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to14|DOUT\(5))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|add1to10|DOUT\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to14|DOUT\(5),
	datab => \fd|BankRegister|add1to10|DOUT\(5),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[5]~569_combout\);

-- Location: LCCOMB_X62_Y48_N26
\fd|BankRegister|muxA|selected[5]~570\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[5]~570_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[5]~569_combout\ & ((\fd|BankRegister|add1to16|DOUT\(5)))) # 
-- (!\fd|BankRegister|muxA|selected[5]~569_combout\ & (\fd|BankRegister|add1to12|DOUT\(5))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[5]~569_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to12|DOUT\(5),
	datab => \fd|BankRegister|add1to16|DOUT\(5),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datad => \fd|BankRegister|muxA|selected[5]~569_combout\,
	combout => \fd|BankRegister|muxA|selected[5]~570_combout\);

-- Location: LCCOMB_X61_Y46_N0
\fd|BankRegister|muxA|selected[5]~573\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[5]~573_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[5]~570_combout\))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|muxA|selected[5]~572_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|muxA|selected[5]~572_combout\,
	datad => \fd|BankRegister|muxA|selected[5]~570_combout\,
	combout => \fd|BankRegister|muxA|selected[5]~573_combout\);

-- Location: LCCOMB_X61_Y46_N18
\fd|BankRegister|muxA|selected[5]~576\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[5]~576_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[5]~573_combout\ & (\fd|BankRegister|muxA|selected[5]~575_combout\)) # 
-- (!\fd|BankRegister|muxA|selected[5]~573_combout\ & ((\fd|BankRegister|muxA|selected[5]~568_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[5]~573_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|muxA|selected[5]~575_combout\,
	datac => \fd|BankRegister|muxA|selected[5]~568_combout\,
	datad => \fd|BankRegister|muxA|selected[5]~573_combout\,
	combout => \fd|BankRegister|muxA|selected[5]~576_combout\);

-- Location: LCCOMB_X61_Y46_N30
\fd|BankRegister|muxA|selected[5]~587\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[5]~587_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & ((\fd|BankRegister|muxA|selected[5]~576_combout\))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & 
-- (\fd|BankRegister|muxA|selected[5]~586_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|BankRegister|muxA|selected[5]~586_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\,
	datad => \fd|BankRegister|muxA|selected[5]~576_combout\,
	combout => \fd|BankRegister|muxA|selected[5]~587_combout\);

-- Location: LCCOMB_X60_Y48_N28
\fd|BankRegister|add1to14|DOUT[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to14|DOUT[4]~feeder_combout\ = \fd|MuxRegRam|selected[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[4]~9_combout\,
	combout => \fd|BankRegister|add1to14|DOUT[4]~feeder_combout\);

-- Location: FF_X60_Y48_N29
\fd|BankRegister|add1to14|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to14|DOUT[4]~feeder_combout\,
	ena => \fd|BankRegister|add1to14|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to14|DOUT\(4));

-- Location: LCCOMB_X61_Y46_N4
\fd|BankRegister|add1to16|DOUT[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to16|DOUT[4]~feeder_combout\ = \fd|MuxRegRam|selected[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[4]~9_combout\,
	combout => \fd|BankRegister|add1to16|DOUT[4]~feeder_combout\);

-- Location: FF_X61_Y46_N5
\fd|BankRegister|add1to16|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to16|DOUT[4]~feeder_combout\,
	ena => \fd|BankRegister|add1to16|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to16|DOUT\(4));

-- Location: LCCOMB_X63_Y47_N26
\fd|BankRegister|add1to10|DOUT[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to10|DOUT[4]~feeder_combout\ = \fd|MuxRegRam|selected[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[4]~9_combout\,
	combout => \fd|BankRegister|add1to10|DOUT[4]~feeder_combout\);

-- Location: FF_X63_Y47_N27
\fd|BankRegister|add1to10|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to10|DOUT[4]~feeder_combout\,
	ena => \fd|BankRegister|add1to10|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to10|DOUT\(4));

-- Location: FF_X60_Y48_N11
\fd|BankRegister|add1to12|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~9_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to12|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to12|DOUT\(4));

-- Location: LCCOMB_X60_Y48_N10
\fd|BankRegister|muxA|selected[4]~588\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[4]~588_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|add1to12|DOUT\(4)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to10|DOUT\(4) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|add1to10|DOUT\(4),
	datac => \fd|BankRegister|add1to12|DOUT\(4),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[4]~588_combout\);

-- Location: LCCOMB_X61_Y46_N14
\fd|BankRegister|muxA|selected[4]~589\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[4]~589_combout\ = (\fd|BankRegister|muxA|selected[4]~588_combout\ & (((\fd|BankRegister|add1to16|DOUT\(4)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[4]~588_combout\ & (\fd|BankRegister|add1to14|DOUT\(4) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to14|DOUT\(4),
	datab => \fd|BankRegister|add1to16|DOUT\(4),
	datac => \fd|BankRegister|muxA|selected[4]~588_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[4]~589_combout\);

-- Location: FF_X60_Y49_N7
\fd|BankRegister|add1to32|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~9_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to32|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to32|DOUT\(4));

-- Location: LCCOMB_X59_Y49_N16
\fd|BankRegister|add1to28|DOUT[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to28|DOUT[4]~feeder_combout\ = \fd|MuxRegRam|selected[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[4]~9_combout\,
	combout => \fd|BankRegister|add1to28|DOUT[4]~feeder_combout\);

-- Location: FF_X59_Y49_N17
\fd|BankRegister|add1to28|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to28|DOUT[4]~feeder_combout\,
	ena => \fd|BankRegister|add1to28|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to28|DOUT\(4));

-- Location: LCCOMB_X59_Y49_N10
\fd|BankRegister|add1to30|DOUT[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to30|DOUT[4]~feeder_combout\ = \fd|MuxRegRam|selected[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[4]~9_combout\,
	combout => \fd|BankRegister|add1to30|DOUT[4]~feeder_combout\);

-- Location: FF_X59_Y49_N11
\fd|BankRegister|add1to30|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to30|DOUT[4]~feeder_combout\,
	ena => \fd|BankRegister|add1to30|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to30|DOUT\(4));

-- Location: FF_X60_Y49_N21
\fd|BankRegister|add1to26|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~9_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to26|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to26|DOUT\(4));

-- Location: LCCOMB_X59_Y49_N28
\fd|BankRegister|muxA|selected[4]~595\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[4]~595_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to30|DOUT\(4))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|add1to26|DOUT\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to30|DOUT\(4),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to26|DOUT\(4),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[4]~595_combout\);

-- Location: LCCOMB_X59_Y49_N26
\fd|BankRegister|muxA|selected[4]~596\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[4]~596_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[4]~595_combout\ & (\fd|BankRegister|add1to32|DOUT\(4))) # 
-- (!\fd|BankRegister|muxA|selected[4]~595_combout\ & ((\fd|BankRegister|add1to28|DOUT\(4)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[4]~595_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to32|DOUT\(4),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to28|DOUT\(4),
	datad => \fd|BankRegister|muxA|selected[4]~595_combout\,
	combout => \fd|BankRegister|muxA|selected[4]~596_combout\);

-- Location: LCCOMB_X61_Y47_N6
\fd|BankRegister|add1to6|DOUT[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to6|DOUT[4]~feeder_combout\ = \fd|MuxRegRam|selected[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[4]~9_combout\,
	combout => \fd|BankRegister|add1to6|DOUT[4]~feeder_combout\);

-- Location: FF_X61_Y47_N7
\fd|BankRegister|add1to6|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to6|DOUT[4]~feeder_combout\,
	ena => \fd|BankRegister|add1to6|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to6|DOUT\(4));

-- Location: FF_X61_Y44_N11
\fd|BankRegister|add1to8|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~9_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to8|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to8|DOUT\(4));

-- Location: FF_X60_Y47_N25
\fd|BankRegister|add1to2|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~9_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to2|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to2|DOUT\(4));

-- Location: LCCOMB_X61_Y47_N2
\fd|BankRegister|add1to4|DOUT[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to4|DOUT[4]~feeder_combout\ = \fd|MuxRegRam|selected[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[4]~9_combout\,
	combout => \fd|BankRegister|add1to4|DOUT[4]~feeder_combout\);

-- Location: FF_X61_Y47_N3
\fd|BankRegister|add1to4|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to4|DOUT[4]~feeder_combout\,
	ena => \fd|BankRegister|add1to4|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to4|DOUT\(4));

-- Location: LCCOMB_X61_Y47_N8
\fd|BankRegister|muxA|selected[4]~592\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[4]~592_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|add1to4|DOUT\(4)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to2|DOUT\(4) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to2|DOUT\(4),
	datab => \fd|BankRegister|add1to4|DOUT\(4),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[4]~592_combout\);

-- Location: LCCOMB_X61_Y47_N10
\fd|BankRegister|muxA|selected[4]~593\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[4]~593_combout\ = (\fd|BankRegister|muxA|selected[4]~592_combout\ & (((\fd|BankRegister|add1to8|DOUT\(4)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[4]~592_combout\ & (\fd|BankRegister|add1to6|DOUT\(4) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to6|DOUT\(4),
	datab => \fd|BankRegister|add1to8|DOUT\(4),
	datac => \fd|BankRegister|muxA|selected[4]~592_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[4]~593_combout\);

-- Location: FF_X56_Y46_N7
\fd|BankRegister|add1to24|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~9_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to24|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to24|DOUT\(4));

-- Location: FF_X56_Y46_N5
\fd|BankRegister|add1to18|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~9_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to18|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to18|DOUT\(4));

-- Location: LCCOMB_X55_Y46_N14
\fd|BankRegister|add1to22|DOUT[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to22|DOUT[4]~feeder_combout\ = \fd|MuxRegRam|selected[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[4]~9_combout\,
	combout => \fd|BankRegister|add1to22|DOUT[4]~feeder_combout\);

-- Location: FF_X55_Y46_N15
\fd|BankRegister|add1to22|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to22|DOUT[4]~feeder_combout\,
	ena => \fd|BankRegister|add1to22|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to22|DOUT\(4));

-- Location: LCCOMB_X55_Y46_N8
\fd|BankRegister|muxA|selected[4]~590\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[4]~590_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|add1to22|DOUT\(4)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to18|DOUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to18|DOUT\(4),
	datab => \fd|BankRegister|add1to22|DOUT\(4),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[4]~590_combout\);

-- Location: LCCOMB_X55_Y46_N26
\fd|BankRegister|muxA|selected[4]~591\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[4]~591_combout\ = (\fd|BankRegister|muxA|selected[4]~590_combout\ & ((\fd|BankRegister|add1to24|DOUT\(4)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[4]~590_combout\ & (((\fd|BankRegister|add1to20|DOUT\(4) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to24|DOUT\(4),
	datab => \fd|BankRegister|add1to20|DOUT\(4),
	datac => \fd|BankRegister|muxA|selected[4]~590_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[4]~591_combout\);

-- Location: LCCOMB_X61_Y47_N16
\fd|BankRegister|muxA|selected[4]~594\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[4]~594_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[4]~591_combout\))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|muxA|selected[4]~593_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[4]~593_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datad => \fd|BankRegister|muxA|selected[4]~591_combout\,
	combout => \fd|BankRegister|muxA|selected[4]~594_combout\);

-- Location: LCCOMB_X61_Y47_N26
\fd|BankRegister|muxA|selected[4]~597\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[4]~597_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[4]~594_combout\ & ((\fd|BankRegister|muxA|selected[4]~596_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[4]~594_combout\ & (\fd|BankRegister|muxA|selected[4]~589_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[4]~594_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[4]~589_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|muxA|selected[4]~596_combout\,
	datad => \fd|BankRegister|muxA|selected[4]~594_combout\,
	combout => \fd|BankRegister|muxA|selected[4]~597_combout\);

-- Location: LCCOMB_X62_Y44_N24
\fd|BankRegister|add1to11|DOUT[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to11|DOUT[4]~feeder_combout\ = \fd|MuxRegRam|selected[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[4]~9_combout\,
	combout => \fd|BankRegister|add1to11|DOUT[4]~feeder_combout\);

-- Location: FF_X62_Y44_N25
\fd|BankRegister|add1to11|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to11|DOUT[4]~feeder_combout\,
	ena => \fd|BankRegister|add1to11|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to11|DOUT\(4));

-- Location: FF_X58_Y40_N15
\fd|BankRegister|add1to27|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~9_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to27|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to27|DOUT\(4));

-- Location: LCCOMB_X61_Y44_N12
\fd|BankRegister|add1to3|DOUT[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to3|DOUT[4]~feeder_combout\ = \fd|MuxRegRam|selected[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[4]~9_combout\,
	combout => \fd|BankRegister|add1to3|DOUT[4]~feeder_combout\);

-- Location: FF_X61_Y44_N13
\fd|BankRegister|add1to3|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to3|DOUT[4]~feeder_combout\,
	ena => \fd|BankRegister|add1to3|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to3|DOUT\(4));

-- Location: FF_X58_Y40_N13
\fd|BankRegister|add1to19|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~9_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to19|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to19|DOUT\(4));

-- Location: LCCOMB_X58_Y40_N12
\fd|BankRegister|muxA|selected[4]~598\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[4]~598_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to19|DOUT\(4)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to3|DOUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to3|DOUT\(4),
	datac => \fd|BankRegister|add1to19|DOUT\(4),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[4]~598_combout\);

-- Location: LCCOMB_X58_Y40_N14
\fd|BankRegister|muxA|selected[4]~599\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[4]~599_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[4]~598_combout\ & ((\fd|BankRegister|add1to27|DOUT\(4)))) # 
-- (!\fd|BankRegister|muxA|selected[4]~598_combout\ & (\fd|BankRegister|add1to11|DOUT\(4))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[4]~598_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to11|DOUT\(4),
	datac => \fd|BankRegister|add1to27|DOUT\(4),
	datad => \fd|BankRegister|muxA|selected[4]~598_combout\,
	combout => \fd|BankRegister|muxA|selected[4]~599_combout\);

-- Location: FF_X55_Y43_N17
\fd|BankRegister|add1to23|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~9_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to23|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to23|DOUT\(4));

-- Location: LCCOMB_X52_Y45_N28
\fd|BankRegister|add1to31|DOUT[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to31|DOUT[4]~feeder_combout\ = \fd|MuxRegRam|selected[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[4]~9_combout\,
	combout => \fd|BankRegister|add1to31|DOUT[4]~feeder_combout\);

-- Location: FF_X52_Y45_N29
\fd|BankRegister|add1to31|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to31|DOUT[4]~feeder_combout\,
	ena => \fd|BankRegister|add1to31|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to31|DOUT\(4));

-- Location: LCCOMB_X58_Y43_N20
\fd|BankRegister|add1to15|DOUT[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to15|DOUT[4]~feeder_combout\ = \fd|MuxRegRam|selected[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[4]~9_combout\,
	combout => \fd|BankRegister|add1to15|DOUT[4]~feeder_combout\);

-- Location: FF_X58_Y43_N21
\fd|BankRegister|add1to15|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to15|DOUT[4]~feeder_combout\,
	ena => \fd|BankRegister|add1to15|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to15|DOUT\(4));

-- Location: FF_X55_Y43_N25
\fd|BankRegister|add1to7|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~9_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to7|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to7|DOUT\(4));

-- Location: LCCOMB_X58_Y43_N14
\fd|BankRegister|muxA|selected[4]~605\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[4]~605_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to15|DOUT\(4)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|add1to7|DOUT\(4) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to15|DOUT\(4),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to7|DOUT\(4),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[4]~605_combout\);

-- Location: LCCOMB_X61_Y47_N14
\fd|BankRegister|muxA|selected[4]~606\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[4]~606_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[4]~605_combout\ & ((\fd|BankRegister|add1to31|DOUT\(4)))) # 
-- (!\fd|BankRegister|muxA|selected[4]~605_combout\ & (\fd|BankRegister|add1to23|DOUT\(4))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[4]~605_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to23|DOUT\(4),
	datab => \fd|BankRegister|add1to31|DOUT\(4),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datad => \fd|BankRegister|muxA|selected[4]~605_combout\,
	combout => \fd|BankRegister|muxA|selected[4]~606_combout\);

-- Location: LCCOMB_X65_Y43_N30
\fd|BankRegister|add1to9|DOUT[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to9|DOUT[4]~feeder_combout\ = \fd|MuxRegRam|selected[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[4]~9_combout\,
	combout => \fd|BankRegister|add1to9|DOUT[4]~feeder_combout\);

-- Location: FF_X65_Y43_N31
\fd|BankRegister|add1to9|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to9|DOUT[4]~feeder_combout\,
	ena => \fd|BankRegister|add1to9|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to9|DOUT\(4));

-- Location: LCCOMB_X66_Y43_N22
\fd|BankRegister|add1to25|DOUT[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to25|DOUT[4]~feeder_combout\ = \fd|MuxRegRam|selected[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[4]~9_combout\,
	combout => \fd|BankRegister|add1to25|DOUT[4]~feeder_combout\);

-- Location: FF_X66_Y43_N23
\fd|BankRegister|add1to25|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to25|DOUT[4]~feeder_combout\,
	ena => \fd|BankRegister|add1to25|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to25|DOUT\(4));

-- Location: LCCOMB_X66_Y43_N28
\fd|BankRegister|add1to1|DOUT[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to1|DOUT[4]~feeder_combout\ = \fd|MuxRegRam|selected[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[4]~9_combout\,
	combout => \fd|BankRegister|add1to1|DOUT[4]~feeder_combout\);

-- Location: FF_X66_Y43_N29
\fd|BankRegister|add1to1|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to1|DOUT[4]~feeder_combout\,
	ena => \fd|BankRegister|add1to1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to1|DOUT\(4));

-- Location: FF_X65_Y43_N17
\fd|BankRegister|add1to17|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~9_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to17|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to17|DOUT\(4));

-- Location: LCCOMB_X65_Y43_N8
\fd|BankRegister|muxA|selected[4]~602\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[4]~602_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|add1to17|DOUT\(4)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to1|DOUT\(4) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to1|DOUT\(4),
	datab => \fd|BankRegister|add1to17|DOUT\(4),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[4]~602_combout\);

-- Location: LCCOMB_X65_Y43_N22
\fd|BankRegister|muxA|selected[4]~603\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[4]~603_combout\ = (\fd|BankRegister|muxA|selected[4]~602_combout\ & (((\fd|BankRegister|add1to25|DOUT\(4)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[4]~602_combout\ & (\fd|BankRegister|add1to9|DOUT\(4) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to9|DOUT\(4),
	datab => \fd|BankRegister|add1to25|DOUT\(4),
	datac => \fd|BankRegister|muxA|selected[4]~602_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[4]~603_combout\);

-- Location: LCCOMB_X65_Y44_N12
\fd|BankRegister|add1to29|DOUT[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to29|DOUT[4]~feeder_combout\ = \fd|MuxRegRam|selected[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[4]~9_combout\,
	combout => \fd|BankRegister|add1to29|DOUT[4]~feeder_combout\);

-- Location: FF_X65_Y44_N13
\fd|BankRegister|add1to29|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to29|DOUT[4]~feeder_combout\,
	ena => \fd|BankRegister|add1to29|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to29|DOUT\(4));

-- Location: LCCOMB_X63_Y47_N18
\fd|BankRegister|add1to21|DOUT[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to21|DOUT[4]~feeder_combout\ = \fd|MuxRegRam|selected[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[4]~9_combout\,
	combout => \fd|BankRegister|add1to21|DOUT[4]~feeder_combout\);

-- Location: FF_X63_Y47_N19
\fd|BankRegister|add1to21|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to21|DOUT[4]~feeder_combout\,
	ena => \fd|BankRegister|add1to21|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to21|DOUT\(4));

-- Location: LCCOMB_X65_Y44_N16
\fd|BankRegister|add1to5|DOUT[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to5|DOUT[4]~feeder_combout\ = \fd|MuxRegRam|selected[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[4]~9_combout\,
	combout => \fd|BankRegister|add1to5|DOUT[4]~feeder_combout\);

-- Location: FF_X65_Y44_N17
\fd|BankRegister|add1to5|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to5|DOUT[4]~feeder_combout\,
	ena => \fd|BankRegister|add1to5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to5|DOUT\(4));

-- Location: FF_X63_Y44_N9
\fd|BankRegister|add1to13|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~9_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to13|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to13|DOUT\(4));

-- Location: LCCOMB_X63_Y44_N8
\fd|BankRegister|muxA|selected[4]~600\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[4]~600_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to13|DOUT\(4)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to5|DOUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to5|DOUT\(4),
	datac => \fd|BankRegister|add1to13|DOUT\(4),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[4]~600_combout\);

-- Location: LCCOMB_X63_Y47_N16
\fd|BankRegister|muxA|selected[4]~601\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[4]~601_combout\ = (\fd|BankRegister|muxA|selected[4]~600_combout\ & ((\fd|BankRegister|add1to29|DOUT\(4)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[4]~600_combout\ & (((\fd|BankRegister|add1to21|DOUT\(4) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to29|DOUT\(4),
	datab => \fd|BankRegister|add1to21|DOUT\(4),
	datac => \fd|BankRegister|muxA|selected[4]~600_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[4]~601_combout\);

-- Location: LCCOMB_X61_Y47_N20
\fd|BankRegister|muxA|selected[4]~604\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[4]~604_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\) # ((\fd|BankRegister|muxA|selected[4]~601_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|muxA|selected[4]~603_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|muxA|selected[4]~603_combout\,
	datad => \fd|BankRegister|muxA|selected[4]~601_combout\,
	combout => \fd|BankRegister|muxA|selected[4]~604_combout\);

-- Location: LCCOMB_X61_Y47_N28
\fd|BankRegister|muxA|selected[4]~607\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[4]~607_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[4]~604_combout\ & ((\fd|BankRegister|muxA|selected[4]~606_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[4]~604_combout\ & (\fd|BankRegister|muxA|selected[4]~599_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[4]~604_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[4]~599_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|muxA|selected[4]~606_combout\,
	datad => \fd|BankRegister|muxA|selected[4]~604_combout\,
	combout => \fd|BankRegister|muxA|selected[4]~607_combout\);

-- Location: LCCOMB_X61_Y47_N22
\fd|BankRegister|muxA|selected[4]~608\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[4]~608_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & (\fd|BankRegister|muxA|selected[4]~597_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & 
-- ((\fd|BankRegister|muxA|selected[4]~607_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\,
	datac => \fd|BankRegister|muxA|selected[4]~597_combout\,
	datad => \fd|BankRegister|muxA|selected[4]~607_combout\,
	combout => \fd|BankRegister|muxA|selected[4]~608_combout\);

-- Location: LCCOMB_X60_Y45_N4
\fd|MuxSaidaBankRegister|selected[3]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[3]~30_combout\ = (\ucfd|Mux3~0_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~182_combout\)) # (!\ucfd|Mux3~0_combout\ & ((\fd|BankRegister|muxB|selected[3]~607_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Mux3~0_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~182_combout\,
	datad => \fd|BankRegister|muxB|selected[3]~607_combout\,
	combout => \fd|MuxSaidaBankRegister|selected[3]~30_combout\);

-- Location: LCCOMB_X60_Y37_N8
\fd|MuxSaidaBankRegister|selected[2]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[2]~31_combout\ = (\ucfd|Mux3~0_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~188_combout\)) # (!\ucfd|Mux3~0_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~188_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\,
	datad => \ucfd|Mux3~0_combout\,
	combout => \fd|MuxSaidaBankRegister|selected[2]~31_combout\);

-- Location: LCCOMB_X60_Y45_N8
\fd|MuxSaidaBankRegister|selected[2]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[2]~32_combout\ = (\ucfd|Mux3~0_combout\ & (((\fd|MuxSaidaBankRegister|selected[2]~31_combout\)))) # (!\ucfd|Mux3~0_combout\ & ((\fd|MuxSaidaBankRegister|selected[2]~31_combout\ & 
-- ((\fd|BankRegister|muxB|selected[2]~617_combout\))) # (!\fd|MuxSaidaBankRegister|selected[2]~31_combout\ & (\fd|BankRegister|muxB|selected[2]~627_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[2]~627_combout\,
	datab => \fd|BankRegister|muxB|selected[2]~617_combout\,
	datac => \ucfd|Mux3~0_combout\,
	datad => \fd|MuxSaidaBankRegister|selected[2]~31_combout\,
	combout => \fd|MuxSaidaBankRegister|selected[2]~32_combout\);

-- Location: LCCOMB_X61_Y43_N2
\fd|MuxSaidaBankRegister|selected[1]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[1]~33_combout\ = (\ucfd|Mux3~0_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~194_combout\)) # (!\ucfd|Mux3~0_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~194_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\,
	datad => \ucfd|Mux3~0_combout\,
	combout => \fd|MuxSaidaBankRegister|selected[1]~33_combout\);

-- Location: LCCOMB_X60_Y45_N30
\fd|MuxSaidaBankRegister|selected[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[1]~34_combout\ = (\ucfd|Mux3~0_combout\ & (\fd|MuxSaidaBankRegister|selected[1]~33_combout\)) # (!\ucfd|Mux3~0_combout\ & ((\fd|MuxSaidaBankRegister|selected[1]~33_combout\ & 
-- (\fd|BankRegister|muxB|selected[1]~637_combout\)) # (!\fd|MuxSaidaBankRegister|selected[1]~33_combout\ & ((\fd|BankRegister|muxB|selected[1]~647_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Mux3~0_combout\,
	datab => \fd|MuxSaidaBankRegister|selected[1]~33_combout\,
	datac => \fd|BankRegister|muxB|selected[1]~637_combout\,
	datad => \fd|BankRegister|muxB|selected[1]~647_combout\,
	combout => \fd|MuxSaidaBankRegister|selected[1]~34_combout\);

-- Location: LCCOMB_X61_Y45_N6
\fd|ALU|adder|a0|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|a0|vaium~0_combout\ = (\fd|MuxSaidaBankRegister|selected[0]~0_combout\ & (((\fd|BankRegister|muxA|selected[0]~20_combout\)))) # (!\fd|MuxSaidaBankRegister|selected[0]~0_combout\ & ((\fd|MuxSaidaBankRegister|selected[0]~1_combout\ & 
-- ((\fd|BankRegister|muxA|selected[0]~20_combout\))) # (!\fd|MuxSaidaBankRegister|selected[0]~1_combout\ & (\fd|UCalu|output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(2),
	datab => \fd|MuxSaidaBankRegister|selected[0]~0_combout\,
	datac => \fd|BankRegister|muxA|selected[0]~20_combout\,
	datad => \fd|MuxSaidaBankRegister|selected[0]~1_combout\,
	combout => \fd|ALU|adder|a0|vaium~0_combout\);

-- Location: LCCOMB_X60_Y45_N2
\fd|ALU|adder|addsloop:1:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:1:add1to31|vaium~0_combout\ = (\fd|BankRegister|muxA|selected[1]~671_combout\ & ((\fd|ALU|adder|a0|vaium~0_combout\) # (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[1]~34_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[1]~671_combout\ & (\fd|ALU|adder|a0|vaium~0_combout\ & (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[1]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(2),
	datab => \fd|BankRegister|muxA|selected[1]~671_combout\,
	datac => \fd|MuxSaidaBankRegister|selected[1]~34_combout\,
	datad => \fd|ALU|adder|a0|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:1:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X60_Y45_N28
\fd|ALU|adder|addsloop:2:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:2:add1to31|vaium~0_combout\ = (\fd|BankRegister|muxA|selected[2]~650_combout\ & ((\fd|ALU|adder|addsloop:1:add1to31|vaium~0_combout\) # (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[2]~32_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[2]~650_combout\ & (\fd|ALU|adder|addsloop:1:add1to31|vaium~0_combout\ & (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[2]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[2]~650_combout\,
	datab => \fd|UCalu|output\(2),
	datac => \fd|MuxSaidaBankRegister|selected[2]~32_combout\,
	datad => \fd|ALU|adder|addsloop:1:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:2:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X60_Y45_N6
\fd|ALU|adder|addsloop:3:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:3:add1to31|vaium~0_combout\ = (\fd|BankRegister|muxA|selected[3]~629_combout\ & ((\fd|ALU|adder|addsloop:2:add1to31|vaium~0_combout\) # (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[3]~30_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[3]~629_combout\ & (\fd|ALU|adder|addsloop:2:add1to31|vaium~0_combout\ & (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[3]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[3]~629_combout\,
	datab => \fd|UCalu|output\(2),
	datac => \fd|MuxSaidaBankRegister|selected[3]~30_combout\,
	datad => \fd|ALU|adder|addsloop:2:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:3:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X60_Y45_N0
\fd|ALU|adder|addsloop:4:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:4:add1to31|vaium~0_combout\ = (\fd|BankRegister|muxA|selected[4]~608_combout\ & ((\fd|ALU|adder|addsloop:3:add1to31|vaium~0_combout\) # (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[4]~29_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[4]~608_combout\ & (\fd|ALU|adder|addsloop:3:add1to31|vaium~0_combout\ & (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[4]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(2),
	datab => \fd|MuxSaidaBankRegister|selected[4]~29_combout\,
	datac => \fd|BankRegister|muxA|selected[4]~608_combout\,
	datad => \fd|ALU|adder|addsloop:3:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:4:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X60_Y45_N18
\fd|ALU|adder|addsloop:5:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:5:add1to31|vaium~0_combout\ = (\fd|BankRegister|muxA|selected[5]~587_combout\ & ((\fd|ALU|adder|addsloop:4:add1to31|vaium~0_combout\) # (\fd|MuxSaidaBankRegister|selected[5]~28_combout\ $ (\fd|UCalu|output\(2))))) # 
-- (!\fd|BankRegister|muxA|selected[5]~587_combout\ & (\fd|ALU|adder|addsloop:4:add1to31|vaium~0_combout\ & (\fd|MuxSaidaBankRegister|selected[5]~28_combout\ $ (\fd|UCalu|output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxSaidaBankRegister|selected[5]~28_combout\,
	datab => \fd|BankRegister|muxA|selected[5]~587_combout\,
	datac => \fd|UCalu|output\(2),
	datad => \fd|ALU|adder|addsloop:4:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:5:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X59_Y45_N6
\fd|ALU|adder|addsloop:6:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:6:add1to31|vaium~0_combout\ = (\fd|BankRegister|muxA|selected[6]~566_combout\ & ((\fd|ALU|adder|addsloop:5:add1to31|vaium~0_combout\) # (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[6]~27_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[6]~566_combout\ & (\fd|ALU|adder|addsloop:5:add1to31|vaium~0_combout\ & (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[6]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(2),
	datab => \fd|MuxSaidaBankRegister|selected[6]~27_combout\,
	datac => \fd|BankRegister|muxA|selected[6]~566_combout\,
	datad => \fd|ALU|adder|addsloop:5:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:6:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X59_Y45_N0
\fd|ALU|adder|addsloop:7:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:7:add1to31|vaium~0_combout\ = (\fd|BankRegister|muxA|selected[7]~545_combout\ & ((\fd|ALU|adder|addsloop:6:add1to31|vaium~0_combout\) # (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[7]~26_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[7]~545_combout\ & (\fd|ALU|adder|addsloop:6:add1to31|vaium~0_combout\ & (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[7]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(2),
	datab => \fd|MuxSaidaBankRegister|selected[7]~26_combout\,
	datac => \fd|BankRegister|muxA|selected[7]~545_combout\,
	datad => \fd|ALU|adder|addsloop:6:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:7:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X59_Y45_N18
\fd|ALU|adder|addsloop:8:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:8:add1to31|vaium~0_combout\ = (\fd|BankRegister|muxA|selected[8]~524_combout\ & ((\fd|ALU|adder|addsloop:7:add1to31|vaium~0_combout\) # (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[8]~25_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[8]~524_combout\ & (\fd|ALU|adder|addsloop:7:add1to31|vaium~0_combout\ & (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[8]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(2),
	datab => \fd|BankRegister|muxA|selected[8]~524_combout\,
	datac => \fd|MuxSaidaBankRegister|selected[8]~25_combout\,
	datad => \fd|ALU|adder|addsloop:7:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:8:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X55_Y45_N18
\fd|ALU|final|selected[9]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[9]~109_combout\ = \fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[9]~24_combout\ $ (((\fd|UCalu|output\(1) & \fd|ALU|adder|addsloop:8:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(2),
	datab => \fd|UCalu|output\(1),
	datac => \fd|MuxSaidaBankRegister|selected[9]~24_combout\,
	datad => \fd|ALU|adder|addsloop:8:add1to31|vaium~0_combout\,
	combout => \fd|ALU|final|selected[9]~109_combout\);

-- Location: LCCOMB_X55_Y45_N16
\fd|ALU|final|selected[9]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[9]~110_combout\ = (\fd|BankRegister|muxA|selected[9]~503_combout\ & (\fd|UCalu|output\(1) $ (((\fd|UCalu|output\(0)) # (\fd|ALU|final|selected[9]~109_combout\))))) # (!\fd|BankRegister|muxA|selected[9]~503_combout\ & 
-- (\fd|ALU|final|selected[9]~109_combout\ & (\fd|UCalu|output\(1) $ (\fd|UCalu|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[9]~503_combout\,
	datab => \fd|UCalu|output\(1),
	datac => \fd|UCalu|output\(0),
	datad => \fd|ALU|final|selected[9]~109_combout\,
	combout => \fd|ALU|final|selected[9]~110_combout\);

-- Location: FF_X58_Y47_N19
\fd|BankRegister|add1to32|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~25_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to32|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to32|DOUT\(12));

-- Location: FF_X57_Y47_N17
\fd|BankRegister|add1to28|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~25_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to28|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to28|DOUT\(12));

-- Location: FF_X58_Y47_N13
\fd|BankRegister|add1to26|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~25_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to26|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to26|DOUT\(12));

-- Location: FF_X57_Y47_N19
\fd|BankRegister|add1to30|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~25_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to30|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to30|DOUT\(12));

-- Location: LCCOMB_X57_Y47_N18
\fd|BankRegister|muxA|selected[12]~427\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[12]~427_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|add1to30|DOUT\(12)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to26|DOUT\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to26|DOUT\(12),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to30|DOUT\(12),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[12]~427_combout\);

-- Location: LCCOMB_X57_Y47_N16
\fd|BankRegister|muxA|selected[12]~428\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[12]~428_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[12]~427_combout\ & (\fd|BankRegister|add1to32|DOUT\(12))) # 
-- (!\fd|BankRegister|muxA|selected[12]~427_combout\ & ((\fd|BankRegister|add1to28|DOUT\(12)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[12]~427_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|add1to32|DOUT\(12),
	datac => \fd|BankRegister|add1to28|DOUT\(12),
	datad => \fd|BankRegister|muxA|selected[12]~427_combout\,
	combout => \fd|BankRegister|muxA|selected[12]~428_combout\);

-- Location: FF_X60_Y48_N25
\fd|BankRegister|add1to14|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~25_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to14|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to14|DOUT\(12));

-- Location: FF_X61_Y48_N3
\fd|BankRegister|add1to16|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~25_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to16|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to16|DOUT\(12));

-- Location: FF_X61_Y48_N9
\fd|BankRegister|add1to10|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~25_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to10|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to10|DOUT\(12));

-- Location: FF_X60_Y48_N15
\fd|BankRegister|add1to12|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~25_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to12|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to12|DOUT\(12));

-- Location: LCCOMB_X60_Y48_N14
\fd|BankRegister|muxA|selected[12]~420\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[12]~420_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|add1to12|DOUT\(12)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to10|DOUT\(12) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|add1to10|DOUT\(12),
	datac => \fd|BankRegister|add1to12|DOUT\(12),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[12]~420_combout\);

-- Location: LCCOMB_X61_Y48_N2
\fd|BankRegister|muxA|selected[12]~421\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[12]~421_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[12]~420_combout\ & ((\fd|BankRegister|add1to16|DOUT\(12)))) # 
-- (!\fd|BankRegister|muxA|selected[12]~420_combout\ & (\fd|BankRegister|add1to14|DOUT\(12))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[12]~420_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to14|DOUT\(12),
	datac => \fd|BankRegister|add1to16|DOUT\(12),
	datad => \fd|BankRegister|muxA|selected[12]~420_combout\,
	combout => \fd|BankRegister|muxA|selected[12]~421_combout\);

-- Location: LCCOMB_X59_Y48_N14
\fd|BankRegister|add1to18|DOUT[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to18|DOUT[12]~feeder_combout\ = \fd|MuxRegRam|selected[12]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[12]~25_combout\,
	combout => \fd|BankRegister|add1to18|DOUT[12]~feeder_combout\);

-- Location: FF_X59_Y48_N15
\fd|BankRegister|add1to18|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to18|DOUT[12]~feeder_combout\,
	ena => \fd|BankRegister|add1to18|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to18|DOUT\(12));

-- Location: FF_X59_Y48_N17
\fd|BankRegister|add1to22|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~25_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to22|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to22|DOUT\(12));

-- Location: LCCOMB_X59_Y48_N16
\fd|BankRegister|muxA|selected[12]~422\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[12]~422_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|add1to22|DOUT\(12)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to18|DOUT\(12) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to18|DOUT\(12),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datac => \fd|BankRegister|add1to22|DOUT\(12),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[12]~422_combout\);

-- Location: FF_X56_Y48_N5
\fd|BankRegister|add1to24|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~25_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to24|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to24|DOUT\(12));

-- Location: FF_X56_Y48_N25
\fd|BankRegister|add1to20|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~25_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to20|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to20|DOUT\(12));

-- Location: LCCOMB_X56_Y48_N24
\fd|BankRegister|muxA|selected[12]~423\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[12]~423_combout\ = (\fd|BankRegister|muxA|selected[12]~422_combout\ & ((\fd|BankRegister|add1to24|DOUT\(12)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[12]~422_combout\ & (((\fd|BankRegister|add1to20|DOUT\(12) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[12]~422_combout\,
	datab => \fd|BankRegister|add1to24|DOUT\(12),
	datac => \fd|BankRegister|add1to20|DOUT\(12),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[12]~423_combout\);

-- Location: FF_X63_Y46_N31
\fd|BankRegister|add1to8|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~25_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to8|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to8|DOUT\(12));

-- Location: FF_X62_Y46_N7
\fd|BankRegister|add1to2|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~25_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to2|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to2|DOUT\(12));

-- Location: FF_X62_Y46_N25
\fd|BankRegister|add1to4|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~25_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to4|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to4|DOUT\(12));

-- Location: LCCOMB_X62_Y46_N24
\fd|BankRegister|muxA|selected[12]~424\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[12]~424_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to4|DOUT\(12)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to2|DOUT\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to2|DOUT\(12),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datac => \fd|BankRegister|add1to4|DOUT\(12),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[12]~424_combout\);

-- Location: FF_X63_Y46_N17
\fd|BankRegister|add1to6|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~25_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to6|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to6|DOUT\(12));

-- Location: LCCOMB_X63_Y46_N16
\fd|BankRegister|muxA|selected[12]~425\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[12]~425_combout\ = (\fd|BankRegister|muxA|selected[12]~424_combout\ & ((\fd|BankRegister|add1to8|DOUT\(12)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[12]~424_combout\ & (((\fd|BankRegister|add1to6|DOUT\(12) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to8|DOUT\(12),
	datab => \fd|BankRegister|muxA|selected[12]~424_combout\,
	datac => \fd|BankRegister|add1to6|DOUT\(12),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[12]~425_combout\);

-- Location: LCCOMB_X57_Y42_N0
\fd|BankRegister|muxA|selected[12]~426\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[12]~426_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\) # ((\fd|BankRegister|muxA|selected[12]~423_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[12]~425_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|muxA|selected[12]~423_combout\,
	datad => \fd|BankRegister|muxA|selected[12]~425_combout\,
	combout => \fd|BankRegister|muxA|selected[12]~426_combout\);

-- Location: LCCOMB_X57_Y42_N26
\fd|BankRegister|muxA|selected[12]~429\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[12]~429_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[12]~426_combout\ & (\fd|BankRegister|muxA|selected[12]~428_combout\)) # 
-- (!\fd|BankRegister|muxA|selected[12]~426_combout\ & ((\fd|BankRegister|muxA|selected[12]~421_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[12]~426_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[12]~428_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|muxA|selected[12]~421_combout\,
	datad => \fd|BankRegister|muxA|selected[12]~426_combout\,
	combout => \fd|BankRegister|muxA|selected[12]~429_combout\);

-- Location: FF_X61_Y41_N11
\fd|BankRegister|add1to11|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~25_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to11|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to11|DOUT\(12));

-- Location: FF_X61_Y41_N3
\fd|BankRegister|add1to3|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~25_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to3|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to3|DOUT\(12));

-- Location: FF_X58_Y42_N1
\fd|BankRegister|add1to19|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~25_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to19|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to19|DOUT\(12));

-- Location: LCCOMB_X58_Y42_N0
\fd|BankRegister|muxA|selected[12]~430\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[12]~430_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to19|DOUT\(12)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to3|DOUT\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to3|DOUT\(12),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to19|DOUT\(12),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[12]~430_combout\);

-- Location: LCCOMB_X58_Y42_N6
\fd|BankRegister|muxA|selected[12]~431\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[12]~431_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[12]~430_combout\ & ((\fd|BankRegister|add1to27|DOUT\(12)))) # 
-- (!\fd|BankRegister|muxA|selected[12]~430_combout\ & (\fd|BankRegister|add1to11|DOUT\(12))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[12]~430_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to11|DOUT\(12),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to27|DOUT\(12),
	datad => \fd|BankRegister|muxA|selected[12]~430_combout\,
	combout => \fd|BankRegister|muxA|selected[12]~431_combout\);

-- Location: LCCOMB_X58_Y41_N8
\fd|BankRegister|add1to31|DOUT[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to31|DOUT[12]~feeder_combout\ = \fd|MuxRegRam|selected[12]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[12]~25_combout\,
	combout => \fd|BankRegister|add1to31|DOUT[12]~feeder_combout\);

-- Location: FF_X58_Y41_N9
\fd|BankRegister|add1to31|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to31|DOUT[12]~feeder_combout\,
	ena => \fd|BankRegister|add1to31|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to31|DOUT\(12));

-- Location: FF_X56_Y43_N21
\fd|BankRegister|add1to23|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~25_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to23|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to23|DOUT\(12));

-- Location: FF_X55_Y43_N11
\fd|BankRegister|add1to7|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~25_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to7|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to7|DOUT\(12));

-- Location: LCCOMB_X55_Y42_N6
\fd|BankRegister|add1to15|DOUT[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to15|DOUT[12]~feeder_combout\ = \fd|MuxRegRam|selected[12]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[12]~25_combout\,
	combout => \fd|BankRegister|add1to15|DOUT[12]~feeder_combout\);

-- Location: FF_X55_Y42_N7
\fd|BankRegister|add1to15|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to15|DOUT[12]~feeder_combout\,
	ena => \fd|BankRegister|add1to15|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to15|DOUT\(12));

-- Location: LCCOMB_X57_Y42_N2
\fd|BankRegister|muxA|selected[12]~437\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[12]~437_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to15|DOUT\(12)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to7|DOUT\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to7|DOUT\(12),
	datab => \fd|BankRegister|add1to15|DOUT\(12),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[12]~437_combout\);

-- Location: LCCOMB_X57_Y42_N4
\fd|BankRegister|muxA|selected[12]~438\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[12]~438_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[12]~437_combout\ & (\fd|BankRegister|add1to31|DOUT\(12))) # 
-- (!\fd|BankRegister|muxA|selected[12]~437_combout\ & ((\fd|BankRegister|add1to23|DOUT\(12)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[12]~437_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to31|DOUT\(12),
	datab => \fd|BankRegister|add1to23|DOUT\(12),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datad => \fd|BankRegister|muxA|selected[12]~437_combout\,
	combout => \fd|BankRegister|muxA|selected[12]~438_combout\);

-- Location: FF_X66_Y43_N21
\fd|BankRegister|add1to25|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~25_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to25|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to25|DOUT\(12));

-- Location: FF_X65_Y43_N11
\fd|BankRegister|add1to17|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~25_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to17|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to17|DOUT\(12));

-- Location: FF_X66_Y43_N25
\fd|BankRegister|add1to1|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~25_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to1|DOUT\(12));

-- Location: LCCOMB_X65_Y43_N28
\fd|BankRegister|muxA|selected[12]~434\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[12]~434_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to17|DOUT\(12)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|add1to1|DOUT\(12) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to17|DOUT\(12),
	datab => \fd|BankRegister|add1to1|DOUT\(12),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[12]~434_combout\);

-- Location: FF_X65_Y43_N21
\fd|BankRegister|add1to9|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~25_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to9|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to9|DOUT\(12));

-- Location: LCCOMB_X65_Y43_N20
\fd|BankRegister|muxA|selected[12]~435\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[12]~435_combout\ = (\fd|BankRegister|muxA|selected[12]~434_combout\ & ((\fd|BankRegister|add1to25|DOUT\(12)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[12]~434_combout\ & (((\fd|BankRegister|add1to9|DOUT\(12) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to25|DOUT\(12),
	datab => \fd|BankRegister|muxA|selected[12]~434_combout\,
	datac => \fd|BankRegister|add1to9|DOUT\(12),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[12]~435_combout\);

-- Location: FF_X65_Y44_N9
\fd|BankRegister|add1to29|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~25_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to29|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to29|DOUT\(12));

-- Location: FF_X63_Y44_N17
\fd|BankRegister|add1to21|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~25_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to21|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to21|DOUT\(12));

-- Location: FF_X65_Y44_N1
\fd|BankRegister|add1to5|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~25_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to5|DOUT\(12));

-- Location: FF_X63_Y44_N3
\fd|BankRegister|add1to13|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~25_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to13|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to13|DOUT\(12));

-- Location: LCCOMB_X63_Y44_N2
\fd|BankRegister|muxA|selected[12]~432\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[12]~432_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to13|DOUT\(12)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to5|DOUT\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to5|DOUT\(12),
	datac => \fd|BankRegister|add1to13|DOUT\(12),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[12]~432_combout\);

-- Location: LCCOMB_X63_Y44_N16
\fd|BankRegister|muxA|selected[12]~433\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[12]~433_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[12]~432_combout\ & (\fd|BankRegister|add1to29|DOUT\(12))) # 
-- (!\fd|BankRegister|muxA|selected[12]~432_combout\ & ((\fd|BankRegister|add1to21|DOUT\(12)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[12]~432_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to29|DOUT\(12),
	datac => \fd|BankRegister|add1to21|DOUT\(12),
	datad => \fd|BankRegister|muxA|selected[12]~432_combout\,
	combout => \fd|BankRegister|muxA|selected[12]~433_combout\);

-- Location: LCCOMB_X57_Y42_N28
\fd|BankRegister|muxA|selected[12]~436\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[12]~436_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\) # (\fd|BankRegister|muxA|selected[12]~433_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|muxA|selected[12]~435_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|muxA|selected[12]~435_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datad => \fd|BankRegister|muxA|selected[12]~433_combout\,
	combout => \fd|BankRegister|muxA|selected[12]~436_combout\);

-- Location: LCCOMB_X57_Y42_N6
\fd|BankRegister|muxA|selected[12]~439\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[12]~439_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[12]~436_combout\ & ((\fd|BankRegister|muxA|selected[12]~438_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[12]~436_combout\ & (\fd|BankRegister|muxA|selected[12]~431_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[12]~436_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[12]~431_combout\,
	datab => \fd|BankRegister|muxA|selected[12]~438_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datad => \fd|BankRegister|muxA|selected[12]~436_combout\,
	combout => \fd|BankRegister|muxA|selected[12]~439_combout\);

-- Location: LCCOMB_X57_Y42_N24
\fd|BankRegister|muxA|selected[12]~440\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[12]~440_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & (\fd|BankRegister|muxA|selected[12]~429_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & 
-- ((\fd|BankRegister|muxA|selected[12]~439_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\,
	datac => \fd|BankRegister|muxA|selected[12]~429_combout\,
	datad => \fd|BankRegister|muxA|selected[12]~439_combout\,
	combout => \fd|BankRegister|muxA|selected[12]~440_combout\);

-- Location: LCCOMB_X60_Y47_N6
\fd|MuxSaidaBankRegister|selected[12]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[12]~21_combout\ = (\ucfd|Mux3~0_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~128_combout\)) # (!\ucfd|Mux3~0_combout\ & ((\fd|BankRegister|muxB|selected[12]~418_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Mux3~0_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~128_combout\,
	datad => \fd|BankRegister|muxB|selected[12]~418_combout\,
	combout => \fd|MuxSaidaBankRegister|selected[12]~21_combout\);

-- Location: LCCOMB_X58_Y45_N8
\fd|MuxSaidaBankRegister|selected[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[11]~22_combout\ = (\ucfd|Mux3~0_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~134_combout\))) # (!\ucfd|Mux3~0_combout\ & (\fd|BankRegister|muxB|selected[11]~439_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucfd|Mux3~0_combout\,
	datac => \fd|BankRegister|muxB|selected[11]~439_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~134_combout\,
	combout => \fd|MuxSaidaBankRegister|selected[11]~22_combout\);

-- Location: FF_X58_Y47_N11
\fd|BankRegister|add1to32|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~23_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to32|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to32|DOUT\(11));

-- Location: FF_X58_Y47_N5
\fd|BankRegister|add1to26|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~23_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to26|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to26|DOUT\(11));

-- Location: FF_X59_Y49_N19
\fd|BankRegister|add1to28|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~23_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to28|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to28|DOUT\(11));

-- Location: LCCOMB_X59_Y49_N18
\fd|BankRegister|muxA|selected[11]~448\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[11]~448_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|add1to28|DOUT\(11)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to26|DOUT\(11) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to26|DOUT\(11),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to28|DOUT\(11),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[11]~448_combout\);

-- Location: FF_X59_Y49_N1
\fd|BankRegister|add1to30|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~23_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to30|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to30|DOUT\(11));

-- Location: LCCOMB_X59_Y49_N0
\fd|BankRegister|muxA|selected[11]~449\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[11]~449_combout\ = (\fd|BankRegister|muxA|selected[11]~448_combout\ & ((\fd|BankRegister|add1to32|DOUT\(11)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[11]~448_combout\ & (((\fd|BankRegister|add1to30|DOUT\(11) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to32|DOUT\(11),
	datab => \fd|BankRegister|muxA|selected[11]~448_combout\,
	datac => \fd|BankRegister|add1to30|DOUT\(11),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[11]~449_combout\);

-- Location: FF_X59_Y48_N1
\fd|BankRegister|add1to22|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~23_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to22|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to22|DOUT\(11));

-- Location: FF_X59_Y48_N11
\fd|BankRegister|add1to18|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~23_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to18|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to18|DOUT\(11));

-- Location: FF_X58_Y48_N11
\fd|BankRegister|add1to20|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~23_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to20|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to20|DOUT\(11));

-- Location: LCCOMB_X58_Y48_N10
\fd|BankRegister|muxA|selected[11]~441\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[11]~441_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|add1to20|DOUT\(11)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to18|DOUT\(11) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|add1to18|DOUT\(11),
	datac => \fd|BankRegister|add1to20|DOUT\(11),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[11]~441_combout\);

-- Location: LCCOMB_X62_Y45_N8
\fd|BankRegister|muxA|selected[11]~442\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[11]~442_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[11]~441_combout\ & ((\fd|BankRegister|add1to24|DOUT\(11)))) # 
-- (!\fd|BankRegister|muxA|selected[11]~441_combout\ & (\fd|BankRegister|add1to22|DOUT\(11))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[11]~441_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to22|DOUT\(11),
	datac => \fd|BankRegister|add1to24|DOUT\(11),
	datad => \fd|BankRegister|muxA|selected[11]~441_combout\,
	combout => \fd|BankRegister|muxA|selected[11]~442_combout\);

-- Location: FF_X61_Y48_N27
\fd|BankRegister|add1to16|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~23_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to16|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to16|DOUT\(11));

-- Location: LCCOMB_X62_Y48_N24
\fd|BankRegister|add1to12|DOUT[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to12|DOUT[11]~feeder_combout\ = \fd|MuxRegRam|selected[11]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[11]~23_combout\,
	combout => \fd|BankRegister|add1to12|DOUT[11]~feeder_combout\);

-- Location: FF_X62_Y48_N25
\fd|BankRegister|add1to12|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to12|DOUT[11]~feeder_combout\,
	ena => \fd|BankRegister|add1to12|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to12|DOUT\(11));

-- Location: FF_X61_Y48_N1
\fd|BankRegister|add1to10|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~23_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to10|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to10|DOUT\(11));

-- Location: LCCOMB_X60_Y48_N16
\fd|BankRegister|add1to14|DOUT[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to14|DOUT[11]~feeder_combout\ = \fd|MuxRegRam|selected[11]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[11]~23_combout\,
	combout => \fd|BankRegister|add1to14|DOUT[11]~feeder_combout\);

-- Location: FF_X60_Y48_N17
\fd|BankRegister|add1to14|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to14|DOUT[11]~feeder_combout\,
	ena => \fd|BankRegister|add1to14|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to14|DOUT\(11));

-- Location: LCCOMB_X62_Y48_N22
\fd|BankRegister|muxA|selected[11]~443\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[11]~443_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|add1to14|DOUT\(11)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to10|DOUT\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to10|DOUT\(11),
	datab => \fd|BankRegister|add1to14|DOUT\(11),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[11]~443_combout\);

-- Location: LCCOMB_X62_Y48_N20
\fd|BankRegister|muxA|selected[11]~444\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[11]~444_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[11]~443_combout\ & (\fd|BankRegister|add1to16|DOUT\(11))) # 
-- (!\fd|BankRegister|muxA|selected[11]~443_combout\ & ((\fd|BankRegister|add1to12|DOUT\(11)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[11]~443_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to16|DOUT\(11),
	datab => \fd|BankRegister|add1to12|DOUT\(11),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datad => \fd|BankRegister|muxA|selected[11]~443_combout\,
	combout => \fd|BankRegister|muxA|selected[11]~444_combout\);

-- Location: LCCOMB_X62_Y49_N12
\fd|BankRegister|add1to8|DOUT[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to8|DOUT[11]~feeder_combout\ = \fd|MuxRegRam|selected[11]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[11]~23_combout\,
	combout => \fd|BankRegister|add1to8|DOUT[11]~feeder_combout\);

-- Location: FF_X62_Y49_N13
\fd|BankRegister|add1to8|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to8|DOUT[11]~feeder_combout\,
	ena => \fd|BankRegister|add1to8|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to8|DOUT\(11));

-- Location: LCCOMB_X62_Y49_N16
\fd|BankRegister|add1to4|DOUT[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to4|DOUT[11]~feeder_combout\ = \fd|MuxRegRam|selected[11]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[11]~23_combout\,
	combout => \fd|BankRegister|add1to4|DOUT[11]~feeder_combout\);

-- Location: FF_X62_Y49_N17
\fd|BankRegister|add1to4|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to4|DOUT[11]~feeder_combout\,
	ena => \fd|BankRegister|add1to4|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to4|DOUT\(11));

-- Location: LCCOMB_X63_Y49_N28
\fd|BankRegister|add1to2|DOUT[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to2|DOUT[11]~feeder_combout\ = \fd|MuxRegRam|selected[11]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[11]~23_combout\,
	combout => \fd|BankRegister|add1to2|DOUT[11]~feeder_combout\);

-- Location: FF_X63_Y49_N29
\fd|BankRegister|add1to2|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to2|DOUT[11]~feeder_combout\,
	ena => \fd|BankRegister|add1to2|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to2|DOUT\(11));

-- Location: LCCOMB_X63_Y49_N18
\fd|BankRegister|add1to6|DOUT[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to6|DOUT[11]~feeder_combout\ = \fd|MuxRegRam|selected[11]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[11]~23_combout\,
	combout => \fd|BankRegister|add1to6|DOUT[11]~feeder_combout\);

-- Location: FF_X63_Y49_N19
\fd|BankRegister|add1to6|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to6|DOUT[11]~feeder_combout\,
	ena => \fd|BankRegister|add1to6|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to6|DOUT\(11));

-- Location: LCCOMB_X62_Y49_N24
\fd|BankRegister|muxA|selected[11]~445\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[11]~445_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|add1to6|DOUT\(11)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to2|DOUT\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|add1to2|DOUT\(11),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datad => \fd|BankRegister|add1to6|DOUT\(11),
	combout => \fd|BankRegister|muxA|selected[11]~445_combout\);

-- Location: LCCOMB_X62_Y49_N26
\fd|BankRegister|muxA|selected[11]~446\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[11]~446_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[11]~445_combout\ & (\fd|BankRegister|add1to8|DOUT\(11))) # 
-- (!\fd|BankRegister|muxA|selected[11]~445_combout\ & ((\fd|BankRegister|add1to4|DOUT\(11)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[11]~445_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to8|DOUT\(11),
	datab => \fd|BankRegister|add1to4|DOUT\(11),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datad => \fd|BankRegister|muxA|selected[11]~445_combout\,
	combout => \fd|BankRegister|muxA|selected[11]~446_combout\);

-- Location: LCCOMB_X62_Y45_N6
\fd|BankRegister|muxA|selected[11]~447\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[11]~447_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[11]~444_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & \fd|BankRegister|muxA|selected[11]~446_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[11]~444_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datad => \fd|BankRegister|muxA|selected[11]~446_combout\,
	combout => \fd|BankRegister|muxA|selected[11]~447_combout\);

-- Location: LCCOMB_X62_Y45_N12
\fd|BankRegister|muxA|selected[11]~450\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[11]~450_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[11]~447_combout\ & (\fd|BankRegister|muxA|selected[11]~449_combout\)) # 
-- (!\fd|BankRegister|muxA|selected[11]~447_combout\ & ((\fd|BankRegister|muxA|selected[11]~442_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[11]~447_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[11]~449_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|muxA|selected[11]~442_combout\,
	datad => \fd|BankRegister|muxA|selected[11]~447_combout\,
	combout => \fd|BankRegister|muxA|selected[11]~450_combout\);

-- Location: LCCOMB_X65_Y44_N10
\fd|BankRegister|add1to29|DOUT[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to29|DOUT[11]~feeder_combout\ = \fd|MuxRegRam|selected[11]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[11]~23_combout\,
	combout => \fd|BankRegister|add1to29|DOUT[11]~feeder_combout\);

-- Location: FF_X65_Y44_N11
\fd|BankRegister|add1to29|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to29|DOUT[11]~feeder_combout\,
	ena => \fd|BankRegister|add1to29|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to29|DOUT\(11));

-- Location: FF_X63_Y45_N5
\fd|BankRegister|add1to13|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~23_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to13|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to13|DOUT\(11));

-- Location: FF_X63_Y43_N17
\fd|BankRegister|add1to5|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~23_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to5|DOUT\(11));

-- Location: LCCOMB_X63_Y44_N28
\fd|BankRegister|add1to21|DOUT[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to21|DOUT[11]~feeder_combout\ = \fd|MuxRegRam|selected[11]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[11]~23_combout\,
	combout => \fd|BankRegister|add1to21|DOUT[11]~feeder_combout\);

-- Location: FF_X63_Y44_N29
\fd|BankRegister|add1to21|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to21|DOUT[11]~feeder_combout\,
	ena => \fd|BankRegister|add1to21|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to21|DOUT\(11));

-- Location: LCCOMB_X63_Y45_N10
\fd|BankRegister|muxA|selected[11]~451\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[11]~451_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to21|DOUT\(11)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to5|DOUT\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to5|DOUT\(11),
	datab => \fd|BankRegister|add1to21|DOUT\(11),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[11]~451_combout\);

-- Location: LCCOMB_X63_Y45_N24
\fd|BankRegister|muxA|selected[11]~452\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[11]~452_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[11]~451_combout\ & (\fd|BankRegister|add1to29|DOUT\(11))) # 
-- (!\fd|BankRegister|muxA|selected[11]~451_combout\ & ((\fd|BankRegister|add1to13|DOUT\(11)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[11]~451_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to29|DOUT\(11),
	datab => \fd|BankRegister|add1to13|DOUT\(11),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datad => \fd|BankRegister|muxA|selected[11]~451_combout\,
	combout => \fd|BankRegister|muxA|selected[11]~452_combout\);

-- Location: FF_X58_Y45_N23
\fd|BankRegister|add1to31|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|MuxRegRam|selected[11]~23_combout\,
	ena => \fd|BankRegister|add1to31|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to31|DOUT\(11));

-- Location: FF_X60_Y42_N27
\fd|BankRegister|add1to15|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~23_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to15|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to15|DOUT\(11));

-- Location: FF_X60_Y42_N15
\fd|BankRegister|add1to7|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~23_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to7|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to7|DOUT\(11));

-- Location: LCCOMB_X65_Y41_N0
\fd|BankRegister|add1to23|DOUT[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to23|DOUT[11]~feeder_combout\ = \fd|MuxRegRam|selected[11]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[11]~23_combout\,
	combout => \fd|BankRegister|add1to23|DOUT[11]~feeder_combout\);

-- Location: FF_X65_Y41_N1
\fd|BankRegister|add1to23|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to23|DOUT[11]~feeder_combout\,
	ena => \fd|BankRegister|add1to23|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to23|DOUT\(11));

-- Location: LCCOMB_X62_Y45_N0
\fd|BankRegister|muxA|selected[11]~458\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[11]~458_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to23|DOUT\(11)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to7|DOUT\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to7|DOUT\(11),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datad => \fd|BankRegister|add1to23|DOUT\(11),
	combout => \fd|BankRegister|muxA|selected[11]~458_combout\);

-- Location: LCCOMB_X62_Y45_N22
\fd|BankRegister|muxA|selected[11]~459\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[11]~459_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[11]~458_combout\ & (\fd|BankRegister|add1to31|DOUT\(11))) # 
-- (!\fd|BankRegister|muxA|selected[11]~458_combout\ & ((\fd|BankRegister|add1to15|DOUT\(11)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[11]~458_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to31|DOUT\(11),
	datab => \fd|BankRegister|add1to15|DOUT\(11),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datad => \fd|BankRegister|muxA|selected[11]~458_combout\,
	combout => \fd|BankRegister|muxA|selected[11]~459_combout\);

-- Location: FF_X60_Y39_N5
\fd|BankRegister|add1to27|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~23_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to27|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to27|DOUT\(11));

-- Location: FF_X60_Y39_N7
\fd|BankRegister|add1to19|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~23_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to19|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to19|DOUT\(11));

-- Location: FF_X59_Y39_N13
\fd|BankRegister|add1to11|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~23_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to11|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to11|DOUT\(11));

-- Location: FF_X59_Y39_N29
\fd|BankRegister|add1to3|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~23_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to3|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to3|DOUT\(11));

-- Location: LCCOMB_X59_Y39_N28
\fd|BankRegister|muxA|selected[11]~453\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[11]~453_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to11|DOUT\(11)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|add1to3|DOUT\(11) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to11|DOUT\(11),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to3|DOUT\(11),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[11]~453_combout\);

-- Location: LCCOMB_X60_Y39_N6
\fd|BankRegister|muxA|selected[11]~454\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[11]~454_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[11]~453_combout\ & (\fd|BankRegister|add1to27|DOUT\(11))) # 
-- (!\fd|BankRegister|muxA|selected[11]~453_combout\ & ((\fd|BankRegister|add1to19|DOUT\(11)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[11]~453_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to27|DOUT\(11),
	datac => \fd|BankRegister|add1to19|DOUT\(11),
	datad => \fd|BankRegister|muxA|selected[11]~453_combout\,
	combout => \fd|BankRegister|muxA|selected[11]~454_combout\);

-- Location: FF_X66_Y43_N3
\fd|BankRegister|add1to25|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~23_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to25|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to25|DOUT\(11));

-- Location: FF_X65_Y43_N15
\fd|BankRegister|add1to17|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~23_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to17|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to17|DOUT\(11));

-- Location: FF_X66_Y43_N15
\fd|BankRegister|add1to1|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~23_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to1|DOUT\(11));

-- Location: FF_X65_Y43_N1
\fd|BankRegister|add1to9|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~23_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to9|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to9|DOUT\(11));

-- Location: LCCOMB_X65_Y43_N0
\fd|BankRegister|muxA|selected[11]~455\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[11]~455_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to9|DOUT\(11)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to1|DOUT\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to1|DOUT\(11),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to9|DOUT\(11),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[11]~455_combout\);

-- Location: LCCOMB_X65_Y43_N14
\fd|BankRegister|muxA|selected[11]~456\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[11]~456_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[11]~455_combout\ & (\fd|BankRegister|add1to25|DOUT\(11))) # 
-- (!\fd|BankRegister|muxA|selected[11]~455_combout\ & ((\fd|BankRegister|add1to17|DOUT\(11)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[11]~455_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to25|DOUT\(11),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to17|DOUT\(11),
	datad => \fd|BankRegister|muxA|selected[11]~455_combout\,
	combout => \fd|BankRegister|muxA|selected[11]~456_combout\);

-- Location: LCCOMB_X62_Y45_N2
\fd|BankRegister|muxA|selected[11]~457\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[11]~457_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|muxA|selected[11]~454_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[11]~456_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|muxA|selected[11]~454_combout\,
	datad => \fd|BankRegister|muxA|selected[11]~456_combout\,
	combout => \fd|BankRegister|muxA|selected[11]~457_combout\);

-- Location: LCCOMB_X62_Y45_N20
\fd|BankRegister|muxA|selected[11]~460\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[11]~460_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[11]~457_combout\ & ((\fd|BankRegister|muxA|selected[11]~459_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[11]~457_combout\ & (\fd|BankRegister|muxA|selected[11]~452_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[11]~457_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|muxA|selected[11]~452_combout\,
	datac => \fd|BankRegister|muxA|selected[11]~459_combout\,
	datad => \fd|BankRegister|muxA|selected[11]~457_combout\,
	combout => \fd|BankRegister|muxA|selected[11]~460_combout\);

-- Location: LCCOMB_X62_Y45_N26
\fd|BankRegister|muxA|selected[11]~461\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[11]~461_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & (\fd|BankRegister|muxA|selected[11]~450_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & 
-- ((\fd|BankRegister|muxA|selected[11]~460_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[11]~450_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\,
	datad => \fd|BankRegister|muxA|selected[11]~460_combout\,
	combout => \fd|BankRegister|muxA|selected[11]~461_combout\);

-- Location: FF_X58_Y47_N15
\fd|BankRegister|add1to32|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~21_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to32|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to32|DOUT\(10));

-- Location: LCCOMB_X58_Y49_N16
\fd|BankRegister|add1to28|DOUT[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to28|DOUT[10]~feeder_combout\ = \fd|MuxRegRam|selected[10]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[10]~21_combout\,
	combout => \fd|BankRegister|add1to28|DOUT[10]~feeder_combout\);

-- Location: FF_X58_Y49_N17
\fd|BankRegister|add1to28|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to28|DOUT[10]~feeder_combout\,
	ena => \fd|BankRegister|add1to28|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to28|DOUT\(10));

-- Location: FF_X58_Y47_N25
\fd|BankRegister|add1to26|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~21_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to26|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to26|DOUT\(10));

-- Location: LCCOMB_X58_Y49_N18
\fd|BankRegister|add1to30|DOUT[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to30|DOUT[10]~feeder_combout\ = \fd|MuxRegRam|selected[10]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[10]~21_combout\,
	combout => \fd|BankRegister|add1to30|DOUT[10]~feeder_combout\);

-- Location: FF_X58_Y49_N19
\fd|BankRegister|add1to30|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to30|DOUT[10]~feeder_combout\,
	ena => \fd|BankRegister|add1to30|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to30|DOUT\(10));

-- Location: LCCOMB_X58_Y49_N8
\fd|BankRegister|muxA|selected[10]~469\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[10]~469_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|add1to30|DOUT\(10)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to26|DOUT\(10) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to26|DOUT\(10),
	datab => \fd|BankRegister|add1to30|DOUT\(10),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[10]~469_combout\);

-- Location: LCCOMB_X58_Y49_N22
\fd|BankRegister|muxA|selected[10]~470\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[10]~470_combout\ = (\fd|BankRegister|muxA|selected[10]~469_combout\ & ((\fd|BankRegister|add1to32|DOUT\(10)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[10]~469_combout\ & (((\fd|BankRegister|add1to28|DOUT\(10) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to32|DOUT\(10),
	datab => \fd|BankRegister|add1to28|DOUT\(10),
	datac => \fd|BankRegister|muxA|selected[10]~469_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[10]~470_combout\);

-- Location: FF_X60_Y48_N31
\fd|BankRegister|add1to14|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~21_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to14|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to14|DOUT\(10));

-- Location: FF_X61_Y48_N17
\fd|BankRegister|add1to10|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~21_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to10|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to10|DOUT\(10));

-- Location: FF_X60_Y48_N13
\fd|BankRegister|add1to12|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~21_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to12|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to12|DOUT\(10));

-- Location: LCCOMB_X60_Y48_N12
\fd|BankRegister|muxA|selected[10]~462\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[10]~462_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|add1to12|DOUT\(10)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to10|DOUT\(10) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|add1to10|DOUT\(10),
	datac => \fd|BankRegister|add1to12|DOUT\(10),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[10]~462_combout\);

-- Location: LCCOMB_X61_Y48_N10
\fd|BankRegister|muxA|selected[10]~463\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[10]~463_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[10]~462_combout\ & ((\fd|BankRegister|add1to16|DOUT\(10)))) # 
-- (!\fd|BankRegister|muxA|selected[10]~462_combout\ & (\fd|BankRegister|add1to14|DOUT\(10))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[10]~462_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to14|DOUT\(10),
	datac => \fd|BankRegister|add1to16|DOUT\(10),
	datad => \fd|BankRegister|muxA|selected[10]~462_combout\,
	combout => \fd|BankRegister|muxA|selected[10]~463_combout\);

-- Location: FF_X63_Y46_N1
\fd|BankRegister|add1to8|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~21_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to8|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to8|DOUT\(10));

-- Location: FF_X63_Y46_N15
\fd|BankRegister|add1to6|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~21_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to6|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to6|DOUT\(10));

-- Location: FF_X62_Y46_N29
\fd|BankRegister|add1to2|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~21_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to2|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to2|DOUT\(10));

-- Location: FF_X62_Y46_N15
\fd|BankRegister|add1to4|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~21_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to4|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to4|DOUT\(10));

-- Location: LCCOMB_X62_Y46_N14
\fd|BankRegister|muxA|selected[10]~466\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[10]~466_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to4|DOUT\(10)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to2|DOUT\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to2|DOUT\(10),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datac => \fd|BankRegister|add1to4|DOUT\(10),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[10]~466_combout\);

-- Location: LCCOMB_X63_Y46_N14
\fd|BankRegister|muxA|selected[10]~467\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[10]~467_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[10]~466_combout\ & (\fd|BankRegister|add1to8|DOUT\(10))) # 
-- (!\fd|BankRegister|muxA|selected[10]~466_combout\ & ((\fd|BankRegister|add1to6|DOUT\(10)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[10]~466_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to8|DOUT\(10),
	datac => \fd|BankRegister|add1to6|DOUT\(10),
	datad => \fd|BankRegister|muxA|selected[10]~466_combout\,
	combout => \fd|BankRegister|muxA|selected[10]~467_combout\);

-- Location: FF_X56_Y48_N23
\fd|BankRegister|add1to24|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~21_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to24|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to24|DOUT\(10));

-- Location: LCCOMB_X59_Y48_N26
\fd|BankRegister|add1to18|DOUT[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to18|DOUT[10]~feeder_combout\ = \fd|MuxRegRam|selected[10]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[10]~21_combout\,
	combout => \fd|BankRegister|add1to18|DOUT[10]~feeder_combout\);

-- Location: FF_X59_Y48_N27
\fd|BankRegister|add1to18|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to18|DOUT[10]~feeder_combout\,
	ena => \fd|BankRegister|add1to18|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to18|DOUT\(10));

-- Location: FF_X59_Y48_N9
\fd|BankRegister|add1to22|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~21_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to22|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to22|DOUT\(10));

-- Location: LCCOMB_X59_Y48_N8
\fd|BankRegister|muxA|selected[10]~464\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[10]~464_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|add1to22|DOUT\(10)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to18|DOUT\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to18|DOUT\(10),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to22|DOUT\(10),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[10]~464_combout\);

-- Location: FF_X56_Y48_N3
\fd|BankRegister|add1to20|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~21_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to20|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to20|DOUT\(10));

-- Location: LCCOMB_X56_Y48_N2
\fd|BankRegister|muxA|selected[10]~465\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[10]~465_combout\ = (\fd|BankRegister|muxA|selected[10]~464_combout\ & ((\fd|BankRegister|add1to24|DOUT\(10)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[10]~464_combout\ & (((\fd|BankRegister|add1to20|DOUT\(10) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to24|DOUT\(10),
	datab => \fd|BankRegister|muxA|selected[10]~464_combout\,
	datac => \fd|BankRegister|add1to20|DOUT\(10),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[10]~465_combout\);

-- Location: LCCOMB_X57_Y43_N20
\fd|BankRegister|muxA|selected[10]~468\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[10]~468_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[10]~465_combout\))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|muxA|selected[10]~467_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|muxA|selected[10]~467_combout\,
	datad => \fd|BankRegister|muxA|selected[10]~465_combout\,
	combout => \fd|BankRegister|muxA|selected[10]~468_combout\);

-- Location: LCCOMB_X57_Y43_N26
\fd|BankRegister|muxA|selected[10]~471\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[10]~471_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[10]~468_combout\ & (\fd|BankRegister|muxA|selected[10]~470_combout\)) # 
-- (!\fd|BankRegister|muxA|selected[10]~468_combout\ & ((\fd|BankRegister|muxA|selected[10]~463_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[10]~468_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|muxA|selected[10]~470_combout\,
	datac => \fd|BankRegister|muxA|selected[10]~463_combout\,
	datad => \fd|BankRegister|muxA|selected[10]~468_combout\,
	combout => \fd|BankRegister|muxA|selected[10]~471_combout\);

-- Location: FF_X66_Y43_N17
\fd|BankRegister|add1to25|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~21_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to25|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to25|DOUT\(10));

-- Location: FF_X63_Y42_N1
\fd|BankRegister|add1to9|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~21_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to9|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to9|DOUT\(10));

-- Location: FF_X66_Y43_N13
\fd|BankRegister|add1to1|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~21_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to1|DOUT\(10));

-- Location: FF_X63_Y42_N3
\fd|BankRegister|add1to17|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~21_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to17|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to17|DOUT\(10));

-- Location: LCCOMB_X63_Y42_N2
\fd|BankRegister|muxA|selected[10]~476\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[10]~476_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to17|DOUT\(10)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to1|DOUT\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to1|DOUT\(10),
	datac => \fd|BankRegister|add1to17|DOUT\(10),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[10]~476_combout\);

-- Location: LCCOMB_X63_Y42_N0
\fd|BankRegister|muxA|selected[10]~477\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[10]~477_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[10]~476_combout\ & (\fd|BankRegister|add1to25|DOUT\(10))) # 
-- (!\fd|BankRegister|muxA|selected[10]~476_combout\ & ((\fd|BankRegister|add1to9|DOUT\(10)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[10]~476_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to25|DOUT\(10),
	datac => \fd|BankRegister|add1to9|DOUT\(10),
	datad => \fd|BankRegister|muxA|selected[10]~476_combout\,
	combout => \fd|BankRegister|muxA|selected[10]~477_combout\);

-- Location: LCCOMB_X65_Y44_N26
\fd|BankRegister|add1to29|DOUT[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to29|DOUT[10]~feeder_combout\ = \fd|MuxRegRam|selected[10]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[10]~21_combout\,
	combout => \fd|BankRegister|add1to29|DOUT[10]~feeder_combout\);

-- Location: FF_X65_Y44_N27
\fd|BankRegister|add1to29|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to29|DOUT[10]~feeder_combout\,
	ena => \fd|BankRegister|add1to29|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to29|DOUT\(10));

-- Location: LCCOMB_X65_Y44_N22
\fd|BankRegister|add1to5|DOUT[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to5|DOUT[10]~feeder_combout\ = \fd|MuxRegRam|selected[10]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[10]~21_combout\,
	combout => \fd|BankRegister|add1to5|DOUT[10]~feeder_combout\);

-- Location: FF_X65_Y44_N23
\fd|BankRegister|add1to5|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to5|DOUT[10]~feeder_combout\,
	ena => \fd|BankRegister|add1to5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to5|DOUT\(10));

-- Location: FF_X54_Y40_N5
\fd|BankRegister|add1to13|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~21_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to13|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to13|DOUT\(10));

-- Location: LCCOMB_X54_Y40_N4
\fd|BankRegister|muxA|selected[10]~474\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[10]~474_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|add1to13|DOUT\(10)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to5|DOUT\(10) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to5|DOUT\(10),
	datac => \fd|BankRegister|add1to13|DOUT\(10),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[10]~474_combout\);

-- Location: FF_X54_Y40_N3
\fd|BankRegister|add1to21|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~21_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to21|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to21|DOUT\(10));

-- Location: LCCOMB_X54_Y40_N2
\fd|BankRegister|muxA|selected[10]~475\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[10]~475_combout\ = (\fd|BankRegister|muxA|selected[10]~474_combout\ & ((\fd|BankRegister|add1to29|DOUT\(10)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[10]~474_combout\ & (((\fd|BankRegister|add1to21|DOUT\(10) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to29|DOUT\(10),
	datab => \fd|BankRegister|muxA|selected[10]~474_combout\,
	datac => \fd|BankRegister|add1to21|DOUT\(10),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[10]~475_combout\);

-- Location: LCCOMB_X57_Y43_N12
\fd|BankRegister|muxA|selected[10]~478\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[10]~478_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\) # ((\fd|BankRegister|muxA|selected[10]~475_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|muxA|selected[10]~477_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|muxA|selected[10]~477_combout\,
	datad => \fd|BankRegister|muxA|selected[10]~475_combout\,
	combout => \fd|BankRegister|muxA|selected[10]~478_combout\);

-- Location: FF_X61_Y41_N1
\fd|BankRegister|add1to11|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~21_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to11|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to11|DOUT\(10));

-- Location: FF_X57_Y43_N15
\fd|BankRegister|add1to27|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~21_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to27|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to27|DOUT\(10));

-- Location: FF_X61_Y41_N21
\fd|BankRegister|add1to3|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~21_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to3|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to3|DOUT\(10));

-- Location: FF_X57_Y43_N29
\fd|BankRegister|add1to19|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~21_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to19|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to19|DOUT\(10));

-- Location: LCCOMB_X57_Y43_N28
\fd|BankRegister|muxA|selected[10]~472\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[10]~472_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to19|DOUT\(10)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to3|DOUT\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to3|DOUT\(10),
	datac => \fd|BankRegister|add1to19|DOUT\(10),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[10]~472_combout\);

-- Location: LCCOMB_X57_Y43_N14
\fd|BankRegister|muxA|selected[10]~473\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[10]~473_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[10]~472_combout\ & ((\fd|BankRegister|add1to27|DOUT\(10)))) # 
-- (!\fd|BankRegister|muxA|selected[10]~472_combout\ & (\fd|BankRegister|add1to11|DOUT\(10))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[10]~472_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to11|DOUT\(10),
	datac => \fd|BankRegister|add1to27|DOUT\(10),
	datad => \fd|BankRegister|muxA|selected[10]~472_combout\,
	combout => \fd|BankRegister|muxA|selected[10]~473_combout\);

-- Location: FF_X56_Y44_N29
\fd|BankRegister|add1to7|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~21_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to7|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to7|DOUT\(10));

-- Location: FF_X57_Y40_N17
\fd|BankRegister|add1to15|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~21_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to15|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to15|DOUT\(10));

-- Location: LCCOMB_X57_Y40_N16
\fd|BankRegister|muxA|selected[10]~479\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[10]~479_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|add1to15|DOUT\(10)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to7|DOUT\(10) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to7|DOUT\(10),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to15|DOUT\(10),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[10]~479_combout\);

-- Location: FF_X56_Y44_N31
\fd|BankRegister|add1to23|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~21_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to23|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to23|DOUT\(10));

-- Location: FF_X59_Y41_N19
\fd|BankRegister|add1to31|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~21_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to31|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to31|DOUT\(10));

-- Location: LCCOMB_X57_Y43_N10
\fd|BankRegister|muxA|selected[10]~480\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[10]~480_combout\ = (\fd|BankRegister|muxA|selected[10]~479_combout\ & (((\fd|BankRegister|add1to31|DOUT\(10)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[10]~479_combout\ & (\fd|BankRegister|add1to23|DOUT\(10) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[10]~479_combout\,
	datab => \fd|BankRegister|add1to23|DOUT\(10),
	datac => \fd|BankRegister|add1to31|DOUT\(10),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[10]~480_combout\);

-- Location: LCCOMB_X57_Y43_N24
\fd|BankRegister|muxA|selected[10]~481\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[10]~481_combout\ = (\fd|BankRegister|muxA|selected[10]~478_combout\ & (((\fd|BankRegister|muxA|selected[10]~480_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[10]~478_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|muxA|selected[10]~473_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[10]~478_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|muxA|selected[10]~473_combout\,
	datad => \fd|BankRegister|muxA|selected[10]~480_combout\,
	combout => \fd|BankRegister|muxA|selected[10]~481_combout\);

-- Location: LCCOMB_X57_Y43_N22
\fd|BankRegister|muxA|selected[10]~482\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[10]~482_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & (\fd|BankRegister|muxA|selected[10]~471_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & 
-- ((\fd|BankRegister|muxA|selected[10]~481_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\,
	datac => \fd|BankRegister|muxA|selected[10]~471_combout\,
	datad => \fd|BankRegister|muxA|selected[10]~481_combout\,
	combout => \fd|BankRegister|muxA|selected[10]~482_combout\);

-- Location: M9K_X78_Y65_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a234\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a234_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a234_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y64_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a202\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a202_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a202_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y45_N2
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~139_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a234~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a202~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a234~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a202~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~139_combout\);

-- Location: M9K_X78_Y13_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a106\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a106_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y62_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a74\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y45_N8
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~136_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a106~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a74~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|ram_block1a106~portadataout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a74~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~136_combout\);

-- Location: M9K_X78_Y66_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M9K_X104_Y50_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y45_N26
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~135_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a42~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a10~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|ram_block1a10~portadataout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a42~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~135_combout\);

-- Location: LCCOMB_X63_Y45_N30
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~137_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~136_combout\) # 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~135_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~136_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~135_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~137_combout\);

-- Location: M9K_X78_Y60_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a170\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a170_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a170_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y55_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a138\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a138_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a138_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y45_N12
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~138_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a170~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a138~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|ram_block1a170~portadataout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a138~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~138_combout\);

-- Location: LCCOMB_X63_Y45_N28
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~140_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~137_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~139_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~139_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~137_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~138_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~140_combout\);

-- Location: LCCOMB_X63_Y45_N16
\fd|MuxSaidaBankRegister|selected[10]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[10]~23_combout\ = (\ucfd|Mux3~0_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~140_combout\))) # (!\ucfd|Mux3~0_combout\ & (\fd|BankRegister|muxB|selected[10]~460_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Mux3~0_combout\,
	datac => \fd|BankRegister|muxB|selected[10]~460_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~140_combout\,
	combout => \fd|MuxSaidaBankRegister|selected[10]~23_combout\);

-- Location: LCCOMB_X58_Y45_N24
\fd|ALU|adder|addsloop:9:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:9:add1to31|vaium~0_combout\ = (\fd|BankRegister|muxA|selected[9]~503_combout\ & ((\fd|ALU|adder|addsloop:8:add1to31|vaium~0_combout\) # (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[9]~24_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[9]~503_combout\ & (\fd|ALU|adder|addsloop:8:add1to31|vaium~0_combout\ & (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[9]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[9]~503_combout\,
	datab => \fd|UCalu|output\(2),
	datac => \fd|MuxSaidaBankRegister|selected[9]~24_combout\,
	datad => \fd|ALU|adder|addsloop:8:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:9:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X58_Y45_N2
\fd|ALU|adder|addsloop:10:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:10:add1to31|vaium~0_combout\ = (\fd|BankRegister|muxA|selected[10]~482_combout\ & ((\fd|ALU|adder|addsloop:9:add1to31|vaium~0_combout\) # (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[10]~23_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[10]~482_combout\ & (\fd|ALU|adder|addsloop:9:add1to31|vaium~0_combout\ & (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[10]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(2),
	datab => \fd|BankRegister|muxA|selected[10]~482_combout\,
	datac => \fd|MuxSaidaBankRegister|selected[10]~23_combout\,
	datad => \fd|ALU|adder|addsloop:9:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:10:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X58_Y45_N20
\fd|ALU|adder|addsloop:11:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:11:add1to31|vaium~0_combout\ = (\fd|BankRegister|muxA|selected[11]~461_combout\ & ((\fd|ALU|adder|addsloop:10:add1to31|vaium~0_combout\) # (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[11]~22_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[11]~461_combout\ & (\fd|ALU|adder|addsloop:10:add1to31|vaium~0_combout\ & (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(2),
	datab => \fd|MuxSaidaBankRegister|selected[11]~22_combout\,
	datac => \fd|BankRegister|muxA|selected[11]~461_combout\,
	datad => \fd|ALU|adder|addsloop:10:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:11:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X58_Y41_N24
\fd|ALU|final|selected[12]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[12]~103_combout\ = \fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[12]~21_combout\ $ (((\fd|UCalu|output\(1) & \fd|ALU|adder|addsloop:11:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(1),
	datab => \fd|UCalu|output\(2),
	datac => \fd|MuxSaidaBankRegister|selected[12]~21_combout\,
	datad => \fd|ALU|adder|addsloop:11:add1to31|vaium~0_combout\,
	combout => \fd|ALU|final|selected[12]~103_combout\);

-- Location: LCCOMB_X58_Y41_N14
\fd|ALU|final|selected[12]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[12]~104_combout\ = (\fd|BankRegister|muxA|selected[12]~440_combout\ & (\fd|UCalu|output\(1) $ (((\fd|UCalu|output\(0)) # (\fd|ALU|final|selected[12]~103_combout\))))) # (!\fd|BankRegister|muxA|selected[12]~440_combout\ & 
-- (\fd|ALU|final|selected[12]~103_combout\ & (\fd|UCalu|output\(1) $ (\fd|UCalu|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(1),
	datab => \fd|UCalu|output\(0),
	datac => \fd|BankRegister|muxA|selected[12]~440_combout\,
	datad => \fd|ALU|final|selected[12]~103_combout\,
	combout => \fd|ALU|final|selected[12]~104_combout\);

-- Location: LCCOMB_X58_Y43_N4
\fd|Ram|ram_rtl_0_bypass[38]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[38]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[38]~feeder_combout\);

-- Location: FF_X58_Y43_N5
\fd|Ram|ram_rtl_0_bypass[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[38]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(38));

-- Location: FF_X58_Y43_N11
\fd|Ram|ram_rtl_0_bypass[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|BankRegister|muxB|selected[13]~397_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(37));

-- Location: LCCOMB_X53_Y45_N26
\fd|Ram|ram_rtl_0_bypass[40]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[40]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[40]~feeder_combout\);

-- Location: FF_X53_Y45_N27
\fd|Ram|ram_rtl_0_bypass[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[40]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(40));

-- Location: FF_X53_Y45_N5
\fd|Ram|ram_rtl_0_bypass[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|BankRegister|muxB|selected[14]~376_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(39));

-- Location: LCCOMB_X58_Y42_N4
\fd|BankRegister|add1to27|DOUT[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to27|DOUT[16]~feeder_combout\ = \fd|MuxRegRam|selected[16]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[16]~33_combout\,
	combout => \fd|BankRegister|add1to27|DOUT[16]~feeder_combout\);

-- Location: FF_X58_Y42_N5
\fd|BankRegister|add1to27|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to27|DOUT[16]~feeder_combout\,
	ena => \fd|BankRegister|add1to27|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to27|DOUT\(16));

-- Location: LCCOMB_X62_Y44_N6
\fd|BankRegister|add1to11|DOUT[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to11|DOUT[16]~feeder_combout\ = \fd|MuxRegRam|selected[16]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[16]~33_combout\,
	combout => \fd|BankRegister|add1to11|DOUT[16]~feeder_combout\);

-- Location: FF_X62_Y44_N7
\fd|BankRegister|add1to11|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to11|DOUT[16]~feeder_combout\,
	ena => \fd|BankRegister|add1to11|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to11|DOUT\(16));

-- Location: FF_X61_Y40_N27
\fd|BankRegister|add1to3|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~33_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to3|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to3|DOUT\(16));

-- Location: FF_X60_Y40_N23
\fd|BankRegister|add1to19|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~33_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to19|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to19|DOUT\(16));

-- Location: LCCOMB_X60_Y40_N22
\fd|BankRegister|muxA|selected[16]~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[16]~346_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|add1to19|DOUT\(16)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to3|DOUT\(16) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to3|DOUT\(16),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to19|DOUT\(16),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[16]~346_combout\);

-- Location: LCCOMB_X59_Y40_N6
\fd|BankRegister|muxA|selected[16]~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[16]~347_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[16]~346_combout\ & (\fd|BankRegister|add1to27|DOUT\(16))) # 
-- (!\fd|BankRegister|muxA|selected[16]~346_combout\ & ((\fd|BankRegister|add1to11|DOUT\(16)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[16]~346_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to27|DOUT\(16),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to11|DOUT\(16),
	datad => \fd|BankRegister|muxA|selected[16]~346_combout\,
	combout => \fd|BankRegister|muxA|selected[16]~347_combout\);

-- Location: FF_X56_Y44_N5
\fd|BankRegister|add1to23|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~33_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to23|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to23|DOUT\(16));

-- Location: FF_X57_Y45_N17
\fd|BankRegister|add1to31|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|MuxRegRam|selected[16]~33_combout\,
	ena => \fd|BankRegister|add1to31|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to31|DOUT\(16));

-- Location: LCCOMB_X57_Y40_N28
\fd|BankRegister|add1to15|DOUT[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to15|DOUT[16]~feeder_combout\ = \fd|MuxRegRam|selected[16]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[16]~33_combout\,
	combout => \fd|BankRegister|add1to15|DOUT[16]~feeder_combout\);

-- Location: FF_X57_Y40_N29
\fd|BankRegister|add1to15|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to15|DOUT[16]~feeder_combout\,
	ena => \fd|BankRegister|add1to15|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to15|DOUT\(16));

-- Location: LCCOMB_X57_Y40_N18
\fd|BankRegister|add1to7|DOUT[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to7|DOUT[16]~feeder_combout\ = \fd|MuxRegRam|selected[16]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[16]~33_combout\,
	combout => \fd|BankRegister|add1to7|DOUT[16]~feeder_combout\);

-- Location: FF_X57_Y40_N19
\fd|BankRegister|add1to7|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to7|DOUT[16]~feeder_combout\,
	ena => \fd|BankRegister|add1to7|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to7|DOUT\(16));

-- Location: LCCOMB_X59_Y40_N18
\fd|BankRegister|muxA|selected[16]~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[16]~353_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to15|DOUT\(16))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to7|DOUT\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to15|DOUT\(16),
	datac => \fd|BankRegister|add1to7|DOUT\(16),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[16]~353_combout\);

-- Location: LCCOMB_X59_Y40_N8
\fd|BankRegister|muxA|selected[16]~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[16]~354_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[16]~353_combout\ & ((\fd|BankRegister|add1to31|DOUT\(16)))) # 
-- (!\fd|BankRegister|muxA|selected[16]~353_combout\ & (\fd|BankRegister|add1to23|DOUT\(16))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[16]~353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to23|DOUT\(16),
	datac => \fd|BankRegister|add1to31|DOUT\(16),
	datad => \fd|BankRegister|muxA|selected[16]~353_combout\,
	combout => \fd|BankRegister|muxA|selected[16]~354_combout\);

-- Location: FF_X65_Y44_N25
\fd|BankRegister|add1to29|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~33_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to29|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to29|DOUT\(16));

-- Location: FF_X65_Y44_N3
\fd|BankRegister|add1to5|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~33_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to5|DOUT\(16));

-- Location: FF_X54_Y40_N1
\fd|BankRegister|add1to13|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~33_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to13|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to13|DOUT\(16));

-- Location: LCCOMB_X54_Y40_N0
\fd|BankRegister|muxA|selected[16]~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[16]~348_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|add1to13|DOUT\(16)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to5|DOUT\(16) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to5|DOUT\(16),
	datac => \fd|BankRegister|add1to13|DOUT\(16),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[16]~348_combout\);

-- Location: FF_X54_Y40_N15
\fd|BankRegister|add1to21|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~33_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to21|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to21|DOUT\(16));

-- Location: LCCOMB_X54_Y40_N14
\fd|BankRegister|muxA|selected[16]~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[16]~349_combout\ = (\fd|BankRegister|muxA|selected[16]~348_combout\ & ((\fd|BankRegister|add1to29|DOUT\(16)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[16]~348_combout\ & (((\fd|BankRegister|add1to21|DOUT\(16) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to29|DOUT\(16),
	datab => \fd|BankRegister|muxA|selected[16]~348_combout\,
	datac => \fd|BankRegister|add1to21|DOUT\(16),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[16]~349_combout\);

-- Location: LCCOMB_X65_Y40_N24
\fd|BankRegister|add1to9|DOUT[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to9|DOUT[16]~feeder_combout\ = \fd|MuxRegRam|selected[16]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[16]~33_combout\,
	combout => \fd|BankRegister|add1to9|DOUT[16]~feeder_combout\);

-- Location: FF_X65_Y40_N25
\fd|BankRegister|add1to9|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to9|DOUT[16]~feeder_combout\,
	ena => \fd|BankRegister|add1to9|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to9|DOUT\(16));

-- Location: FF_X61_Y38_N11
\fd|BankRegister|add1to25|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~33_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to25|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to25|DOUT\(16));

-- Location: LCCOMB_X65_Y40_N18
\fd|BankRegister|add1to17|DOUT[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to17|DOUT[16]~feeder_combout\ = \fd|MuxRegRam|selected[16]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[16]~33_combout\,
	combout => \fd|BankRegister|add1to17|DOUT[16]~feeder_combout\);

-- Location: FF_X65_Y40_N19
\fd|BankRegister|add1to17|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to17|DOUT[16]~feeder_combout\,
	ena => \fd|BankRegister|add1to17|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to17|DOUT\(16));

-- Location: FF_X61_Y38_N21
\fd|BankRegister|add1to1|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~33_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to1|DOUT\(16));

-- Location: LCCOMB_X65_Y40_N28
\fd|BankRegister|muxA|selected[16]~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[16]~350_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to17|DOUT\(16)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|add1to1|DOUT\(16) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to17|DOUT\(16),
	datac => \fd|BankRegister|add1to1|DOUT\(16),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[16]~350_combout\);

-- Location: LCCOMB_X65_Y40_N2
\fd|BankRegister|muxA|selected[16]~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[16]~351_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[16]~350_combout\ & ((\fd|BankRegister|add1to25|DOUT\(16)))) # 
-- (!\fd|BankRegister|muxA|selected[16]~350_combout\ & (\fd|BankRegister|add1to9|DOUT\(16))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[16]~350_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to9|DOUT\(16),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to25|DOUT\(16),
	datad => \fd|BankRegister|muxA|selected[16]~350_combout\,
	combout => \fd|BankRegister|muxA|selected[16]~351_combout\);

-- Location: LCCOMB_X59_Y40_N24
\fd|BankRegister|muxA|selected[16]~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[16]~352_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[16]~349_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[16]~351_combout\ & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[16]~349_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datac => \fd|BankRegister|muxA|selected[16]~351_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[16]~352_combout\);

-- Location: LCCOMB_X59_Y40_N30
\fd|BankRegister|muxA|selected[16]~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[16]~355_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[16]~352_combout\ & ((\fd|BankRegister|muxA|selected[16]~354_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[16]~352_combout\ & (\fd|BankRegister|muxA|selected[16]~347_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[16]~352_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[16]~347_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|muxA|selected[16]~354_combout\,
	datad => \fd|BankRegister|muxA|selected[16]~352_combout\,
	combout => \fd|BankRegister|muxA|selected[16]~355_combout\);

-- Location: FF_X53_Y47_N13
\fd|BankRegister|add1to14|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~33_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to14|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to14|DOUT\(16));

-- Location: FF_X54_Y47_N11
\fd|BankRegister|add1to16|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~33_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to16|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to16|DOUT\(16));

-- Location: LCCOMB_X55_Y47_N8
\fd|BankRegister|add1to10|DOUT[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to10|DOUT[16]~feeder_combout\ = \fd|MuxRegRam|selected[16]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[16]~33_combout\,
	combout => \fd|BankRegister|add1to10|DOUT[16]~feeder_combout\);

-- Location: FF_X55_Y47_N9
\fd|BankRegister|add1to10|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to10|DOUT[16]~feeder_combout\,
	ena => \fd|BankRegister|add1to10|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to10|DOUT\(16));

-- Location: FF_X54_Y47_N1
\fd|BankRegister|add1to12|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~33_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to12|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to12|DOUT\(16));

-- Location: LCCOMB_X54_Y47_N0
\fd|BankRegister|muxA|selected[16]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[16]~336_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|add1to12|DOUT\(16)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to10|DOUT\(16) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to10|DOUT\(16),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to12|DOUT\(16),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[16]~336_combout\);

-- Location: LCCOMB_X54_Y47_N10
\fd|BankRegister|muxA|selected[16]~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[16]~337_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[16]~336_combout\ & ((\fd|BankRegister|add1to16|DOUT\(16)))) # 
-- (!\fd|BankRegister|muxA|selected[16]~336_combout\ & (\fd|BankRegister|add1to14|DOUT\(16))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[16]~336_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to14|DOUT\(16),
	datac => \fd|BankRegister|add1to16|DOUT\(16),
	datad => \fd|BankRegister|muxA|selected[16]~336_combout\,
	combout => \fd|BankRegister|muxA|selected[16]~337_combout\);

-- Location: FF_X62_Y47_N1
\fd|BankRegister|add1to2|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~33_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to2|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to2|DOUT\(16));

-- Location: FF_X55_Y48_N31
\fd|BankRegister|add1to4|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~33_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to4|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to4|DOUT\(16));

-- Location: LCCOMB_X55_Y48_N30
\fd|BankRegister|muxA|selected[16]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[16]~340_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|add1to4|DOUT\(16)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to2|DOUT\(16) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|add1to2|DOUT\(16),
	datac => \fd|BankRegister|add1to4|DOUT\(16),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[16]~340_combout\);

-- Location: LCCOMB_X61_Y44_N14
\fd|BankRegister|add1to8|DOUT[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to8|DOUT[16]~feeder_combout\ = \fd|MuxRegRam|selected[16]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[16]~33_combout\,
	combout => \fd|BankRegister|add1to8|DOUT[16]~feeder_combout\);

-- Location: FF_X61_Y44_N15
\fd|BankRegister|add1to8|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to8|DOUT[16]~feeder_combout\,
	ena => \fd|BankRegister|add1to8|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to8|DOUT\(16));

-- Location: FF_X55_Y48_N3
\fd|BankRegister|add1to6|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~33_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to6|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to6|DOUT\(16));

-- Location: LCCOMB_X55_Y48_N2
\fd|BankRegister|muxA|selected[16]~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[16]~341_combout\ = (\fd|BankRegister|muxA|selected[16]~340_combout\ & ((\fd|BankRegister|add1to8|DOUT\(16)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[16]~340_combout\ & (((\fd|BankRegister|add1to6|DOUT\(16) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[16]~340_combout\,
	datab => \fd|BankRegister|add1to8|DOUT\(16),
	datac => \fd|BankRegister|add1to6|DOUT\(16),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[16]~341_combout\);

-- Location: LCCOMB_X56_Y48_N14
\fd|BankRegister|add1to24|DOUT[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to24|DOUT[16]~feeder_combout\ = \fd|MuxRegRam|selected[16]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[16]~33_combout\,
	combout => \fd|BankRegister|add1to24|DOUT[16]~feeder_combout\);

-- Location: FF_X56_Y48_N15
\fd|BankRegister|add1to24|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to24|DOUT[16]~feeder_combout\,
	ena => \fd|BankRegister|add1to24|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to24|DOUT\(16));

-- Location: FF_X54_Y46_N11
\fd|BankRegister|add1to18|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~33_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to18|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to18|DOUT\(16));

-- Location: FF_X55_Y46_N23
\fd|BankRegister|add1to22|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~33_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to22|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to22|DOUT\(16));

-- Location: LCCOMB_X55_Y46_N22
\fd|BankRegister|muxA|selected[16]~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[16]~338_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|add1to22|DOUT\(16)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to18|DOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|add1to18|DOUT\(16),
	datac => \fd|BankRegister|add1to22|DOUT\(16),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[16]~338_combout\);

-- Location: FF_X56_Y48_N17
\fd|BankRegister|add1to20|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~33_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to20|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to20|DOUT\(16));

-- Location: LCCOMB_X56_Y48_N16
\fd|BankRegister|muxA|selected[16]~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[16]~339_combout\ = (\fd|BankRegister|muxA|selected[16]~338_combout\ & ((\fd|BankRegister|add1to24|DOUT\(16)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[16]~338_combout\ & (((\fd|BankRegister|add1to20|DOUT\(16) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to24|DOUT\(16),
	datab => \fd|BankRegister|muxA|selected[16]~338_combout\,
	datac => \fd|BankRegister|add1to20|DOUT\(16),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[16]~339_combout\);

-- Location: LCCOMB_X58_Y39_N14
\fd|BankRegister|muxA|selected[16]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[16]~342_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[16]~339_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|muxA|selected[16]~341_combout\ & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[16]~341_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|muxA|selected[16]~339_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[16]~342_combout\);

-- Location: FF_X58_Y47_N31
\fd|BankRegister|add1to32|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~33_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to32|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to32|DOUT\(16));

-- Location: FF_X58_Y47_N29
\fd|BankRegister|add1to26|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~33_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to26|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to26|DOUT\(16));

-- Location: FF_X57_Y47_N7
\fd|BankRegister|add1to30|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~33_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to30|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to30|DOUT\(16));

-- Location: LCCOMB_X57_Y47_N6
\fd|BankRegister|muxA|selected[16]~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[16]~343_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|add1to30|DOUT\(16)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to26|DOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|add1to26|DOUT\(16),
	datac => \fd|BankRegister|add1to30|DOUT\(16),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[16]~343_combout\);

-- Location: LCCOMB_X57_Y47_N4
\fd|BankRegister|muxA|selected[16]~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[16]~344_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[16]~343_combout\ & (\fd|BankRegister|add1to32|DOUT\(16))) # 
-- (!\fd|BankRegister|muxA|selected[16]~343_combout\ & ((\fd|BankRegister|add1to28|DOUT\(16)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[16]~343_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to32|DOUT\(16),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to28|DOUT\(16),
	datad => \fd|BankRegister|muxA|selected[16]~343_combout\,
	combout => \fd|BankRegister|muxA|selected[16]~344_combout\);

-- Location: LCCOMB_X58_Y39_N12
\fd|BankRegister|muxA|selected[16]~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[16]~345_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[16]~342_combout\ & ((\fd|BankRegister|muxA|selected[16]~344_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[16]~342_combout\ & (\fd|BankRegister|muxA|selected[16]~337_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[16]~342_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|muxA|selected[16]~337_combout\,
	datac => \fd|BankRegister|muxA|selected[16]~342_combout\,
	datad => \fd|BankRegister|muxA|selected[16]~344_combout\,
	combout => \fd|BankRegister|muxA|selected[16]~345_combout\);

-- Location: LCCOMB_X58_Y39_N10
\fd|BankRegister|muxA|selected[16]~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[16]~356_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & ((\fd|BankRegister|muxA|selected[16]~345_combout\))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & 
-- (\fd|BankRegister|muxA|selected[16]~355_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\,
	datac => \fd|BankRegister|muxA|selected[16]~355_combout\,
	datad => \fd|BankRegister|muxA|selected[16]~345_combout\,
	combout => \fd|BankRegister|muxA|selected[16]~356_combout\);

-- Location: LCCOMB_X54_Y45_N26
\fd|MuxSaidaBankRegister|selected[16]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[16]~17_combout\ = (\ucfd|Mux3~0_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~110_combout\)) # (!\ucfd|Mux3~0_combout\ & ((\fd|BankRegister|muxB|selected[16]~334_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~110_combout\,
	datac => \ucfd|Mux3~0_combout\,
	datad => \fd|BankRegister|muxB|selected[16]~334_combout\,
	combout => \fd|MuxSaidaBankRegister|selected[16]~17_combout\);

-- Location: LCCOMB_X53_Y45_N6
\fd|MuxSaidaBankRegister|selected[15]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[15]~18_combout\ = (\ucfd|Mux3~0_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~110_combout\)) # (!\ucfd|Mux3~0_combout\ & ((\fd|BankRegister|muxB|selected[15]~355_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucfd|Mux3~0_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~110_combout\,
	datad => \fd|BankRegister|muxB|selected[15]~355_combout\,
	combout => \fd|MuxSaidaBankRegister|selected[15]~18_combout\);

-- Location: LCCOMB_X63_Y44_N4
\fd|BankRegister|add1to13|DOUT[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to13|DOUT[15]~feeder_combout\ = \fd|MuxRegRam|selected[15]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[15]~31_combout\,
	combout => \fd|BankRegister|add1to13|DOUT[15]~feeder_combout\);

-- Location: FF_X63_Y44_N5
\fd|BankRegister|add1to13|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to13|DOUT[15]~feeder_combout\,
	ena => \fd|BankRegister|add1to13|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to13|DOUT\(15));

-- Location: LCCOMB_X65_Y44_N20
\fd|BankRegister|add1to5|DOUT[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to5|DOUT[15]~feeder_combout\ = \fd|MuxRegRam|selected[15]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[15]~31_combout\,
	combout => \fd|BankRegister|add1to5|DOUT[15]~feeder_combout\);

-- Location: FF_X65_Y44_N21
\fd|BankRegister|add1to5|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to5|DOUT[15]~feeder_combout\,
	ena => \fd|BankRegister|add1to5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to5|DOUT\(15));

-- Location: LCCOMB_X63_Y44_N26
\fd|BankRegister|add1to21|DOUT[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to21|DOUT[15]~feeder_combout\ = \fd|MuxRegRam|selected[15]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[15]~31_combout\,
	combout => \fd|BankRegister|add1to21|DOUT[15]~feeder_combout\);

-- Location: FF_X63_Y44_N27
\fd|BankRegister|add1to21|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to21|DOUT[15]~feeder_combout\,
	ena => \fd|BankRegister|add1to21|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to21|DOUT\(15));

-- Location: LCCOMB_X62_Y44_N0
\fd|BankRegister|muxA|selected[15]~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[15]~367_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to21|DOUT\(15)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to5|DOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to5|DOUT\(15),
	datab => \fd|BankRegister|add1to21|DOUT\(15),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[15]~367_combout\);

-- Location: FF_X57_Y44_N17
\fd|BankRegister|add1to29|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~31_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to29|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to29|DOUT\(15));

-- Location: LCCOMB_X57_Y44_N16
\fd|BankRegister|muxA|selected[15]~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[15]~368_combout\ = (\fd|BankRegister|muxA|selected[15]~367_combout\ & (((\fd|BankRegister|add1to29|DOUT\(15)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[15]~367_combout\ & (\fd|BankRegister|add1to13|DOUT\(15) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to13|DOUT\(15),
	datab => \fd|BankRegister|muxA|selected[15]~367_combout\,
	datac => \fd|BankRegister|add1to29|DOUT\(15),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[15]~368_combout\);

-- Location: FF_X66_Y42_N27
\fd|BankRegister|add1to25|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~31_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to25|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to25|DOUT\(15));

-- Location: FF_X65_Y43_N5
\fd|BankRegister|add1to17|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~31_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to17|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to17|DOUT\(15));

-- Location: FF_X66_Y42_N1
\fd|BankRegister|add1to1|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~31_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to1|DOUT\(15));

-- Location: FF_X65_Y43_N7
\fd|BankRegister|add1to9|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~31_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to9|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to9|DOUT\(15));

-- Location: LCCOMB_X65_Y43_N6
\fd|BankRegister|muxA|selected[15]~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[15]~371_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to9|DOUT\(15)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to1|DOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to1|DOUT\(15),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to9|DOUT\(15),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[15]~371_combout\);

-- Location: LCCOMB_X65_Y43_N4
\fd|BankRegister|muxA|selected[15]~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[15]~372_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[15]~371_combout\ & (\fd|BankRegister|add1to25|DOUT\(15))) # 
-- (!\fd|BankRegister|muxA|selected[15]~371_combout\ & ((\fd|BankRegister|add1to17|DOUT\(15)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[15]~371_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to25|DOUT\(15),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to17|DOUT\(15),
	datad => \fd|BankRegister|muxA|selected[15]~371_combout\,
	combout => \fd|BankRegister|muxA|selected[15]~372_combout\);

-- Location: FF_X59_Y39_N17
\fd|BankRegister|add1to11|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~31_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to11|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to11|DOUT\(15));

-- Location: FF_X59_Y39_N21
\fd|BankRegister|add1to3|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~31_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to3|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to3|DOUT\(15));

-- Location: LCCOMB_X59_Y39_N16
\fd|BankRegister|muxA|selected[15]~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[15]~369_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\) # ((\fd|BankRegister|add1to11|DOUT\(15))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to3|DOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to11|DOUT\(15),
	datad => \fd|BankRegister|add1to3|DOUT\(15),
	combout => \fd|BankRegister|muxA|selected[15]~369_combout\);

-- Location: FF_X60_Y39_N17
\fd|BankRegister|add1to27|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~31_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to27|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to27|DOUT\(15));

-- Location: FF_X60_Y39_N19
\fd|BankRegister|add1to19|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~31_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to19|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to19|DOUT\(15));

-- Location: LCCOMB_X60_Y39_N18
\fd|BankRegister|muxA|selected[15]~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[15]~370_combout\ = (\fd|BankRegister|muxA|selected[15]~369_combout\ & ((\fd|BankRegister|add1to27|DOUT\(15)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[15]~369_combout\ & (((\fd|BankRegister|add1to19|DOUT\(15) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[15]~369_combout\,
	datab => \fd|BankRegister|add1to27|DOUT\(15),
	datac => \fd|BankRegister|add1to19|DOUT\(15),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[15]~370_combout\);

-- Location: LCCOMB_X57_Y44_N30
\fd|BankRegister|muxA|selected[15]~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[15]~373_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[15]~370_combout\))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|muxA|selected[15]~372_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|muxA|selected[15]~372_combout\,
	datad => \fd|BankRegister|muxA|selected[15]~370_combout\,
	combout => \fd|BankRegister|muxA|selected[15]~373_combout\);

-- Location: FF_X60_Y42_N11
\fd|BankRegister|add1to15|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~31_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to15|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to15|DOUT\(15));

-- Location: FF_X56_Y43_N5
\fd|BankRegister|add1to31|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|MuxRegRam|selected[15]~31_combout\,
	ena => \fd|BankRegister|add1to31|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to31|DOUT\(15));

-- Location: FF_X56_Y43_N7
\fd|BankRegister|add1to23|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~31_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to23|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to23|DOUT\(15));

-- Location: FF_X60_Y42_N23
\fd|BankRegister|add1to7|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~31_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to7|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to7|DOUT\(15));

-- Location: LCCOMB_X56_Y43_N6
\fd|BankRegister|muxA|selected[15]~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[15]~374_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to23|DOUT\(15))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to7|DOUT\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to23|DOUT\(15),
	datad => \fd|BankRegister|add1to7|DOUT\(15),
	combout => \fd|BankRegister|muxA|selected[15]~374_combout\);

-- Location: LCCOMB_X56_Y43_N26
\fd|BankRegister|muxA|selected[15]~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[15]~375_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[15]~374_combout\ & ((\fd|BankRegister|add1to31|DOUT\(15)))) # 
-- (!\fd|BankRegister|muxA|selected[15]~374_combout\ & (\fd|BankRegister|add1to15|DOUT\(15))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[15]~374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to15|DOUT\(15),
	datab => \fd|BankRegister|add1to31|DOUT\(15),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datad => \fd|BankRegister|muxA|selected[15]~374_combout\,
	combout => \fd|BankRegister|muxA|selected[15]~375_combout\);

-- Location: LCCOMB_X57_Y44_N8
\fd|BankRegister|muxA|selected[15]~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[15]~376_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[15]~373_combout\ & ((\fd|BankRegister|muxA|selected[15]~375_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[15]~373_combout\ & (\fd|BankRegister|muxA|selected[15]~368_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[15]~373_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|muxA|selected[15]~368_combout\,
	datac => \fd|BankRegister|muxA|selected[15]~373_combout\,
	datad => \fd|BankRegister|muxA|selected[15]~375_combout\,
	combout => \fd|BankRegister|muxA|selected[15]~376_combout\);

-- Location: FF_X59_Y48_N25
\fd|BankRegister|add1to22|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~31_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to22|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to22|DOUT\(15));

-- Location: FF_X56_Y48_N7
\fd|BankRegister|add1to24|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~31_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to24|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to24|DOUT\(15));

-- Location: FF_X59_Y48_N31
\fd|BankRegister|add1to18|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~31_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to18|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to18|DOUT\(15));

-- Location: FF_X56_Y48_N1
\fd|BankRegister|add1to20|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~31_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to20|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to20|DOUT\(15));

-- Location: LCCOMB_X56_Y48_N0
\fd|BankRegister|muxA|selected[15]~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[15]~357_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to20|DOUT\(15)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to18|DOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to18|DOUT\(15),
	datac => \fd|BankRegister|add1to20|DOUT\(15),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[15]~357_combout\);

-- Location: LCCOMB_X56_Y48_N6
\fd|BankRegister|muxA|selected[15]~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[15]~358_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[15]~357_combout\ & ((\fd|BankRegister|add1to24|DOUT\(15)))) # 
-- (!\fd|BankRegister|muxA|selected[15]~357_combout\ & (\fd|BankRegister|add1to22|DOUT\(15))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[15]~357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to22|DOUT\(15),
	datac => \fd|BankRegister|add1to24|DOUT\(15),
	datad => \fd|BankRegister|muxA|selected[15]~357_combout\,
	combout => \fd|BankRegister|muxA|selected[15]~358_combout\);

-- Location: FF_X55_Y47_N29
\fd|BankRegister|add1to16|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~31_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to16|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to16|DOUT\(15));

-- Location: FF_X55_Y47_N3
\fd|BankRegister|add1to10|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~31_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to10|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to10|DOUT\(15));

-- Location: LCCOMB_X53_Y47_N16
\fd|BankRegister|add1to14|DOUT[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to14|DOUT[15]~feeder_combout\ = \fd|MuxRegRam|selected[15]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[15]~31_combout\,
	combout => \fd|BankRegister|add1to14|DOUT[15]~feeder_combout\);

-- Location: FF_X53_Y47_N17
\fd|BankRegister|add1to14|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to14|DOUT[15]~feeder_combout\,
	ena => \fd|BankRegister|add1to14|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to14|DOUT\(15));

-- Location: LCCOMB_X54_Y47_N2
\fd|BankRegister|muxA|selected[15]~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[15]~359_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|add1to14|DOUT\(15)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to10|DOUT\(15) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to10|DOUT\(15),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datac => \fd|BankRegister|add1to14|DOUT\(15),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[15]~359_combout\);

-- Location: LCCOMB_X54_Y47_N8
\fd|BankRegister|muxA|selected[15]~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[15]~360_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[15]~359_combout\ & (\fd|BankRegister|add1to16|DOUT\(15))) # 
-- (!\fd|BankRegister|muxA|selected[15]~359_combout\ & ((\fd|BankRegister|add1to12|DOUT\(15)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[15]~359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|add1to16|DOUT\(15),
	datac => \fd|BankRegister|add1to12|DOUT\(15),
	datad => \fd|BankRegister|muxA|selected[15]~359_combout\,
	combout => \fd|BankRegister|muxA|selected[15]~360_combout\);

-- Location: FF_X62_Y47_N7
\fd|BankRegister|add1to8|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~31_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to8|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to8|DOUT\(15));

-- Location: FF_X62_Y47_N3
\fd|BankRegister|add1to2|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~31_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to2|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to2|DOUT\(15));

-- Location: FF_X55_Y48_N5
\fd|BankRegister|add1to6|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~31_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to6|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to6|DOUT\(15));

-- Location: LCCOMB_X55_Y48_N4
\fd|BankRegister|muxA|selected[15]~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[15]~361_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|add1to6|DOUT\(15)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to2|DOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|add1to2|DOUT\(15),
	datac => \fd|BankRegister|add1to6|DOUT\(15),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[15]~361_combout\);

-- Location: LCCOMB_X55_Y48_N12
\fd|BankRegister|add1to4|DOUT[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to4|DOUT[15]~feeder_combout\ = \fd|MuxRegRam|selected[15]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[15]~31_combout\,
	combout => \fd|BankRegister|add1to4|DOUT[15]~feeder_combout\);

-- Location: FF_X55_Y48_N13
\fd|BankRegister|add1to4|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to4|DOUT[15]~feeder_combout\,
	ena => \fd|BankRegister|add1to4|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to4|DOUT\(15));

-- Location: LCCOMB_X55_Y48_N24
\fd|BankRegister|muxA|selected[15]~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[15]~362_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[15]~361_combout\ & (\fd|BankRegister|add1to8|DOUT\(15))) # 
-- (!\fd|BankRegister|muxA|selected[15]~361_combout\ & ((\fd|BankRegister|add1to4|DOUT\(15)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[15]~361_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|add1to8|DOUT\(15),
	datac => \fd|BankRegister|muxA|selected[15]~361_combout\,
	datad => \fd|BankRegister|add1to4|DOUT\(15),
	combout => \fd|BankRegister|muxA|selected[15]~362_combout\);

-- Location: LCCOMB_X57_Y44_N26
\fd|BankRegister|muxA|selected[15]~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[15]~363_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|muxA|selected[15]~360_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[15]~362_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|muxA|selected[15]~360_combout\,
	datac => \fd|BankRegister|muxA|selected[15]~362_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[15]~363_combout\);

-- Location: FF_X58_Y47_N21
\fd|BankRegister|add1to26|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~31_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to26|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to26|DOUT\(15));

-- Location: FF_X57_Y47_N15
\fd|BankRegister|add1to28|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~31_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to28|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to28|DOUT\(15));

-- Location: LCCOMB_X57_Y47_N14
\fd|BankRegister|muxA|selected[15]~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[15]~364_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|add1to28|DOUT\(15)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to26|DOUT\(15) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to26|DOUT\(15),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to28|DOUT\(15),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[15]~364_combout\);

-- Location: FF_X57_Y47_N1
\fd|BankRegister|add1to30|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~31_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to30|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to30|DOUT\(15));

-- Location: FF_X58_Y47_N3
\fd|BankRegister|add1to32|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~31_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to32|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to32|DOUT\(15));

-- Location: LCCOMB_X57_Y47_N0
\fd|BankRegister|muxA|selected[15]~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[15]~365_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[15]~364_combout\ & ((\fd|BankRegister|add1to32|DOUT\(15)))) # 
-- (!\fd|BankRegister|muxA|selected[15]~364_combout\ & (\fd|BankRegister|add1to30|DOUT\(15))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|muxA|selected[15]~364_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|muxA|selected[15]~364_combout\,
	datac => \fd|BankRegister|add1to30|DOUT\(15),
	datad => \fd|BankRegister|add1to32|DOUT\(15),
	combout => \fd|BankRegister|muxA|selected[15]~365_combout\);

-- Location: LCCOMB_X57_Y44_N12
\fd|BankRegister|muxA|selected[15]~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[15]~366_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[15]~363_combout\ & ((\fd|BankRegister|muxA|selected[15]~365_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[15]~363_combout\ & (\fd|BankRegister|muxA|selected[15]~358_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[15]~363_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|muxA|selected[15]~358_combout\,
	datac => \fd|BankRegister|muxA|selected[15]~363_combout\,
	datad => \fd|BankRegister|muxA|selected[15]~365_combout\,
	combout => \fd|BankRegister|muxA|selected[15]~366_combout\);

-- Location: LCCOMB_X57_Y44_N6
\fd|BankRegister|muxA|selected[15]~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[15]~377_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & ((\fd|BankRegister|muxA|selected[15]~366_combout\))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & 
-- (\fd|BankRegister|muxA|selected[15]~376_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\,
	datac => \fd|BankRegister|muxA|selected[15]~376_combout\,
	datad => \fd|BankRegister|muxA|selected[15]~366_combout\,
	combout => \fd|BankRegister|muxA|selected[15]~377_combout\);

-- Location: FF_X61_Y41_N13
\fd|BankRegister|add1to11|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~29_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to11|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to11|DOUT\(14));

-- Location: FF_X58_Y40_N19
\fd|BankRegister|add1to19|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~29_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to19|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to19|DOUT\(14));

-- Location: FF_X61_Y41_N29
\fd|BankRegister|add1to3|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~29_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to3|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to3|DOUT\(14));

-- Location: LCCOMB_X58_Y40_N18
\fd|BankRegister|muxA|selected[14]~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[14]~388_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\) # ((\fd|BankRegister|add1to19|DOUT\(14))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to3|DOUT\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to19|DOUT\(14),
	datad => \fd|BankRegister|add1to3|DOUT\(14),
	combout => \fd|BankRegister|muxA|selected[14]~388_combout\);

-- Location: LCCOMB_X58_Y40_N8
\fd|BankRegister|muxA|selected[14]~389\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[14]~389_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[14]~388_combout\ & ((\fd|BankRegister|add1to27|DOUT\(14)))) # 
-- (!\fd|BankRegister|muxA|selected[14]~388_combout\ & (\fd|BankRegister|add1to11|DOUT\(14))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[14]~388_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to11|DOUT\(14),
	datac => \fd|BankRegister|add1to27|DOUT\(14),
	datad => \fd|BankRegister|muxA|selected[14]~388_combout\,
	combout => \fd|BankRegister|muxA|selected[14]~389_combout\);

-- Location: FF_X56_Y44_N13
\fd|BankRegister|add1to23|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~29_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to23|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to23|DOUT\(14));

-- Location: FF_X56_Y45_N29
\fd|BankRegister|add1to31|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|MuxRegRam|selected[14]~29_combout\,
	ena => \fd|BankRegister|add1to31|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to31|DOUT\(14));

-- Location: LCCOMB_X55_Y42_N24
\fd|BankRegister|add1to15|DOUT[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to15|DOUT[14]~feeder_combout\ = \fd|MuxRegRam|selected[14]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[14]~29_combout\,
	combout => \fd|BankRegister|add1to15|DOUT[14]~feeder_combout\);

-- Location: FF_X55_Y42_N25
\fd|BankRegister|add1to15|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to15|DOUT[14]~feeder_combout\,
	ena => \fd|BankRegister|add1to15|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to15|DOUT\(14));

-- Location: FF_X56_Y44_N19
\fd|BankRegister|add1to7|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~29_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to7|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to7|DOUT\(14));

-- Location: LCCOMB_X56_Y44_N10
\fd|BankRegister|muxA|selected[14]~395\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[14]~395_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to15|DOUT\(14))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to7|DOUT\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to15|DOUT\(14),
	datab => \fd|BankRegister|add1to7|DOUT\(14),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[14]~395_combout\);

-- Location: LCCOMB_X56_Y44_N16
\fd|BankRegister|muxA|selected[14]~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[14]~396_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[14]~395_combout\ & ((\fd|BankRegister|add1to31|DOUT\(14)))) # 
-- (!\fd|BankRegister|muxA|selected[14]~395_combout\ & (\fd|BankRegister|add1to23|DOUT\(14))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[14]~395_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to23|DOUT\(14),
	datab => \fd|BankRegister|add1to31|DOUT\(14),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datad => \fd|BankRegister|muxA|selected[14]~395_combout\,
	combout => \fd|BankRegister|muxA|selected[14]~396_combout\);

-- Location: FF_X65_Y44_N7
\fd|BankRegister|add1to29|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~29_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to29|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to29|DOUT\(14));

-- Location: FF_X63_Y44_N21
\fd|BankRegister|add1to21|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~29_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to21|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to21|DOUT\(14));

-- Location: FF_X65_Y44_N19
\fd|BankRegister|add1to5|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~29_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to5|DOUT\(14));

-- Location: FF_X63_Y44_N19
\fd|BankRegister|add1to13|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~29_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to13|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to13|DOUT\(14));

-- Location: LCCOMB_X63_Y44_N18
\fd|BankRegister|muxA|selected[14]~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[14]~390_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to13|DOUT\(14)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to5|DOUT\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to5|DOUT\(14),
	datac => \fd|BankRegister|add1to13|DOUT\(14),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[14]~390_combout\);

-- Location: LCCOMB_X63_Y44_N20
\fd|BankRegister|muxA|selected[14]~391\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[14]~391_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[14]~390_combout\ & (\fd|BankRegister|add1to29|DOUT\(14))) # 
-- (!\fd|BankRegister|muxA|selected[14]~390_combout\ & ((\fd|BankRegister|add1to21|DOUT\(14)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[14]~390_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to29|DOUT\(14),
	datac => \fd|BankRegister|add1to21|DOUT\(14),
	datad => \fd|BankRegister|muxA|selected[14]~390_combout\,
	combout => \fd|BankRegister|muxA|selected[14]~391_combout\);

-- Location: FF_X66_Y43_N1
\fd|BankRegister|add1to1|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~29_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to1|DOUT\(14));

-- Location: FF_X65_Y43_N27
\fd|BankRegister|add1to17|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~29_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to17|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to17|DOUT\(14));

-- Location: LCCOMB_X65_Y43_N26
\fd|BankRegister|muxA|selected[14]~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[14]~392_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|add1to17|DOUT\(14)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to1|DOUT\(14) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to1|DOUT\(14),
	datac => \fd|BankRegister|add1to17|DOUT\(14),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[14]~392_combout\);

-- Location: FF_X66_Y43_N11
\fd|BankRegister|add1to25|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~29_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to25|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to25|DOUT\(14));

-- Location: FF_X65_Y43_N25
\fd|BankRegister|add1to9|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~29_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to9|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to9|DOUT\(14));

-- Location: LCCOMB_X65_Y43_N24
\fd|BankRegister|muxA|selected[14]~393\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[14]~393_combout\ = (\fd|BankRegister|muxA|selected[14]~392_combout\ & ((\fd|BankRegister|add1to25|DOUT\(14)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[14]~392_combout\ & (((\fd|BankRegister|add1to9|DOUT\(14) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[14]~392_combout\,
	datab => \fd|BankRegister|add1to25|DOUT\(14),
	datac => \fd|BankRegister|add1to9|DOUT\(14),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[14]~393_combout\);

-- Location: LCCOMB_X57_Y44_N24
\fd|BankRegister|muxA|selected[14]~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[14]~394_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\) # ((\fd|BankRegister|muxA|selected[14]~391_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[14]~393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|muxA|selected[14]~391_combout\,
	datad => \fd|BankRegister|muxA|selected[14]~393_combout\,
	combout => \fd|BankRegister|muxA|selected[14]~394_combout\);

-- Location: LCCOMB_X57_Y44_N22
\fd|BankRegister|muxA|selected[14]~397\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[14]~397_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[14]~394_combout\ & ((\fd|BankRegister|muxA|selected[14]~396_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[14]~394_combout\ & (\fd|BankRegister|muxA|selected[14]~389_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[14]~394_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[14]~389_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|muxA|selected[14]~396_combout\,
	datad => \fd|BankRegister|muxA|selected[14]~394_combout\,
	combout => \fd|BankRegister|muxA|selected[14]~397_combout\);

-- Location: LCCOMB_X63_Y47_N0
\fd|BankRegister|add1to10|DOUT[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to10|DOUT[14]~feeder_combout\ = \fd|MuxRegRam|selected[14]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[14]~29_combout\,
	combout => \fd|BankRegister|add1to10|DOUT[14]~feeder_combout\);

-- Location: FF_X63_Y47_N1
\fd|BankRegister|add1to10|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to10|DOUT[14]~feeder_combout\,
	ena => \fd|BankRegister|add1to10|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to10|DOUT\(14));

-- Location: LCCOMB_X60_Y48_N6
\fd|BankRegister|add1to12|DOUT[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to12|DOUT[14]~feeder_combout\ = \fd|MuxRegRam|selected[14]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[14]~29_combout\,
	combout => \fd|BankRegister|add1to12|DOUT[14]~feeder_combout\);

-- Location: FF_X60_Y48_N7
\fd|BankRegister|add1to12|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to12|DOUT[14]~feeder_combout\,
	ena => \fd|BankRegister|add1to12|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to12|DOUT\(14));

-- Location: LCCOMB_X63_Y47_N30
\fd|BankRegister|muxA|selected[14]~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[14]~378_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to12|DOUT\(14)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to10|DOUT\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to10|DOUT\(14),
	datab => \fd|BankRegister|add1to12|DOUT\(14),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[14]~378_combout\);

-- Location: FF_X60_Y48_N21
\fd|BankRegister|add1to14|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~29_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to14|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to14|DOUT\(14));

-- Location: FF_X55_Y47_N7
\fd|BankRegister|add1to16|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~29_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to16|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to16|DOUT\(14));

-- Location: LCCOMB_X55_Y47_N6
\fd|BankRegister|muxA|selected[14]~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[14]~379_combout\ = (\fd|BankRegister|muxA|selected[14]~378_combout\ & (((\fd|BankRegister|add1to16|DOUT\(14)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[14]~378_combout\ & (\fd|BankRegister|add1to14|DOUT\(14) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[14]~378_combout\,
	datab => \fd|BankRegister|add1to14|DOUT\(14),
	datac => \fd|BankRegister|add1to16|DOUT\(14),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[14]~379_combout\);

-- Location: FF_X58_Y47_N1
\fd|BankRegister|add1to26|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~29_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to26|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to26|DOUT\(14));

-- Location: FF_X57_Y47_N27
\fd|BankRegister|add1to30|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~29_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to30|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to30|DOUT\(14));

-- Location: LCCOMB_X57_Y47_N26
\fd|BankRegister|muxA|selected[14]~385\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[14]~385_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|add1to30|DOUT\(14)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to26|DOUT\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|add1to26|DOUT\(14),
	datac => \fd|BankRegister|add1to30|DOUT\(14),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[14]~385_combout\);

-- Location: FF_X58_Y47_N27
\fd|BankRegister|add1to32|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~29_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to32|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to32|DOUT\(14));

-- Location: FF_X57_Y47_N21
\fd|BankRegister|add1to28|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~29_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to28|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to28|DOUT\(14));

-- Location: LCCOMB_X57_Y47_N20
\fd|BankRegister|muxA|selected[14]~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[14]~386_combout\ = (\fd|BankRegister|muxA|selected[14]~385_combout\ & ((\fd|BankRegister|add1to32|DOUT\(14)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[14]~385_combout\ & (((\fd|BankRegister|add1to28|DOUT\(14) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[14]~385_combout\,
	datab => \fd|BankRegister|add1to32|DOUT\(14),
	datac => \fd|BankRegister|add1to28|DOUT\(14),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[14]~386_combout\);

-- Location: FF_X56_Y48_N27
\fd|BankRegister|add1to24|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~29_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to24|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to24|DOUT\(14));

-- Location: LCCOMB_X57_Y48_N24
\fd|BankRegister|add1to20|DOUT[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to20|DOUT[14]~feeder_combout\ = \fd|MuxRegRam|selected[14]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[14]~29_combout\,
	combout => \fd|BankRegister|add1to20|DOUT[14]~feeder_combout\);

-- Location: FF_X57_Y48_N25
\fd|BankRegister|add1to20|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to20|DOUT[14]~feeder_combout\,
	ena => \fd|BankRegister|add1to20|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to20|DOUT\(14));

-- Location: LCCOMB_X59_Y48_N22
\fd|BankRegister|add1to18|DOUT[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to18|DOUT[14]~feeder_combout\ = \fd|MuxRegRam|selected[14]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[14]~29_combout\,
	combout => \fd|BankRegister|add1to18|DOUT[14]~feeder_combout\);

-- Location: FF_X59_Y48_N23
\fd|BankRegister|add1to18|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to18|DOUT[14]~feeder_combout\,
	ena => \fd|BankRegister|add1to18|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to18|DOUT\(14));

-- Location: LCCOMB_X59_Y48_N4
\fd|BankRegister|add1to22|DOUT[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to22|DOUT[14]~feeder_combout\ = \fd|MuxRegRam|selected[14]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[14]~29_combout\,
	combout => \fd|BankRegister|add1to22|DOUT[14]~feeder_combout\);

-- Location: FF_X59_Y48_N5
\fd|BankRegister|add1to22|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to22|DOUT[14]~feeder_combout\,
	ena => \fd|BankRegister|add1to22|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to22|DOUT\(14));

-- Location: LCCOMB_X57_Y48_N14
\fd|BankRegister|muxA|selected[14]~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[14]~380_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|add1to22|DOUT\(14)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to18|DOUT\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to18|DOUT\(14),
	datab => \fd|BankRegister|add1to22|DOUT\(14),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[14]~380_combout\);

-- Location: LCCOMB_X57_Y48_N16
\fd|BankRegister|muxA|selected[14]~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[14]~381_combout\ = (\fd|BankRegister|muxA|selected[14]~380_combout\ & ((\fd|BankRegister|add1to24|DOUT\(14)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[14]~380_combout\ & (((\fd|BankRegister|add1to20|DOUT\(14) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to24|DOUT\(14),
	datab => \fd|BankRegister|add1to20|DOUT\(14),
	datac => \fd|BankRegister|muxA|selected[14]~380_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[14]~381_combout\);

-- Location: FF_X62_Y47_N25
\fd|BankRegister|add1to8|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~29_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to8|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to8|DOUT\(14));

-- Location: FF_X55_Y46_N29
\fd|BankRegister|add1to4|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~29_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to4|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to4|DOUT\(14));

-- Location: FF_X62_Y47_N9
\fd|BankRegister|add1to2|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~29_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to2|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to2|DOUT\(14));

-- Location: LCCOMB_X55_Y46_N28
\fd|BankRegister|muxA|selected[14]~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[14]~382_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to4|DOUT\(14))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to2|DOUT\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to4|DOUT\(14),
	datad => \fd|BankRegister|add1to2|DOUT\(14),
	combout => \fd|BankRegister|muxA|selected[14]~382_combout\);

-- Location: LCCOMB_X63_Y46_N24
\fd|BankRegister|add1to6|DOUT[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to6|DOUT[14]~feeder_combout\ = \fd|MuxRegRam|selected[14]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[14]~29_combout\,
	combout => \fd|BankRegister|add1to6|DOUT[14]~feeder_combout\);

-- Location: FF_X63_Y46_N25
\fd|BankRegister|add1to6|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to6|DOUT[14]~feeder_combout\,
	ena => \fd|BankRegister|add1to6|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to6|DOUT\(14));

-- Location: LCCOMB_X60_Y46_N28
\fd|BankRegister|muxA|selected[14]~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[14]~383_combout\ = (\fd|BankRegister|muxA|selected[14]~382_combout\ & ((\fd|BankRegister|add1to8|DOUT\(14)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[14]~382_combout\ & (((\fd|BankRegister|add1to6|DOUT\(14) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to8|DOUT\(14),
	datab => \fd|BankRegister|muxA|selected[14]~382_combout\,
	datac => \fd|BankRegister|add1to6|DOUT\(14),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[14]~383_combout\);

-- Location: LCCOMB_X57_Y44_N28
\fd|BankRegister|muxA|selected[14]~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[14]~384_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[14]~381_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[14]~383_combout\ & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|muxA|selected[14]~381_combout\,
	datac => \fd|BankRegister|muxA|selected[14]~383_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[14]~384_combout\);

-- Location: LCCOMB_X57_Y44_N18
\fd|BankRegister|muxA|selected[14]~387\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[14]~387_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[14]~384_combout\ & ((\fd|BankRegister|muxA|selected[14]~386_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[14]~384_combout\ & (\fd|BankRegister|muxA|selected[14]~379_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[14]~384_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[14]~379_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|muxA|selected[14]~386_combout\,
	datad => \fd|BankRegister|muxA|selected[14]~384_combout\,
	combout => \fd|BankRegister|muxA|selected[14]~387_combout\);

-- Location: LCCOMB_X57_Y44_N0
\fd|BankRegister|muxA|selected[14]~398\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[14]~398_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & ((\fd|BankRegister|muxA|selected[14]~387_combout\))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & 
-- (\fd|BankRegister|muxA|selected[14]~397_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\,
	datac => \fd|BankRegister|muxA|selected[14]~397_combout\,
	datad => \fd|BankRegister|muxA|selected[14]~387_combout\,
	combout => \fd|BankRegister|muxA|selected[14]~398_combout\);

-- Location: LCCOMB_X56_Y45_N16
\fd|MuxSaidaBankRegister|selected[14]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[14]~19_combout\ = (\ucfd|Mux3~0_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~116_combout\))) # (!\ucfd|Mux3~0_combout\ & (\fd|BankRegister|muxB|selected[14]~376_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Mux3~0_combout\,
	datac => \fd|BankRegister|muxB|selected[14]~376_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[14]~116_combout\,
	combout => \fd|MuxSaidaBankRegister|selected[14]~19_combout\);

-- Location: LCCOMB_X58_Y45_N4
\fd|MuxSaidaBankRegister|selected[13]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[13]~20_combout\ = (\ucfd|Mux3~0_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~122_combout\))) # (!\ucfd|Mux3~0_combout\ & (\fd|BankRegister|muxB|selected[13]~397_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucfd|Mux3~0_combout\,
	datac => \fd|BankRegister|muxB|selected[13]~397_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~122_combout\,
	combout => \fd|MuxSaidaBankRegister|selected[13]~20_combout\);

-- Location: FF_X58_Y47_N23
\fd|BankRegister|add1to32|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~27_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to32|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to32|DOUT\(13));

-- Location: FF_X57_Y47_N13
\fd|BankRegister|add1to30|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~27_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to30|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to30|DOUT\(13));

-- Location: FF_X58_Y47_N9
\fd|BankRegister|add1to26|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~27_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to26|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to26|DOUT\(13));

-- Location: FF_X57_Y47_N3
\fd|BankRegister|add1to28|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~27_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to28|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to28|DOUT\(13));

-- Location: LCCOMB_X57_Y47_N2
\fd|BankRegister|muxA|selected[13]~406\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[13]~406_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|add1to28|DOUT\(13)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to26|DOUT\(13) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|add1to26|DOUT\(13),
	datac => \fd|BankRegister|add1to28|DOUT\(13),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[13]~406_combout\);

-- Location: LCCOMB_X57_Y47_N12
\fd|BankRegister|muxA|selected[13]~407\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[13]~407_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[13]~406_combout\ & (\fd|BankRegister|add1to32|DOUT\(13))) # 
-- (!\fd|BankRegister|muxA|selected[13]~406_combout\ & ((\fd|BankRegister|add1to30|DOUT\(13)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[13]~406_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to32|DOUT\(13),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datac => \fd|BankRegister|add1to30|DOUT\(13),
	datad => \fd|BankRegister|muxA|selected[13]~406_combout\,
	combout => \fd|BankRegister|muxA|selected[13]~407_combout\);

-- Location: LCCOMB_X62_Y46_N26
\fd|BankRegister|add1to4|DOUT[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to4|DOUT[13]~feeder_combout\ = \fd|MuxRegRam|selected[13]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[13]~27_combout\,
	combout => \fd|BankRegister|add1to4|DOUT[13]~feeder_combout\);

-- Location: FF_X62_Y46_N27
\fd|BankRegister|add1to4|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to4|DOUT[13]~feeder_combout\,
	ena => \fd|BankRegister|add1to4|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to4|DOUT\(13));

-- Location: FF_X62_Y47_N27
\fd|BankRegister|add1to8|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~27_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to8|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to8|DOUT\(13));

-- Location: FF_X62_Y47_N19
\fd|BankRegister|add1to2|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~27_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to2|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to2|DOUT\(13));

-- Location: FF_X63_Y46_N3
\fd|BankRegister|add1to6|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~27_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to6|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to6|DOUT\(13));

-- Location: LCCOMB_X63_Y46_N2
\fd|BankRegister|muxA|selected[13]~403\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[13]~403_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|add1to6|DOUT\(13)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to2|DOUT\(13) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to2|DOUT\(13),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datac => \fd|BankRegister|add1to6|DOUT\(13),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[13]~403_combout\);

-- Location: LCCOMB_X62_Y46_N30
\fd|BankRegister|muxA|selected[13]~404\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[13]~404_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[13]~403_combout\ & ((\fd|BankRegister|add1to8|DOUT\(13)))) # 
-- (!\fd|BankRegister|muxA|selected[13]~403_combout\ & (\fd|BankRegister|add1to4|DOUT\(13))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[13]~403_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to4|DOUT\(13),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to8|DOUT\(13),
	datad => \fd|BankRegister|muxA|selected[13]~403_combout\,
	combout => \fd|BankRegister|muxA|selected[13]~404_combout\);

-- Location: LCCOMB_X62_Y48_N30
\fd|BankRegister|add1to12|DOUT[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to12|DOUT[13]~feeder_combout\ = \fd|MuxRegRam|selected[13]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[13]~27_combout\,
	combout => \fd|BankRegister|add1to12|DOUT[13]~feeder_combout\);

-- Location: FF_X62_Y48_N31
\fd|BankRegister|add1to12|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to12|DOUT[13]~feeder_combout\,
	ena => \fd|BankRegister|add1to12|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to12|DOUT\(13));

-- Location: FF_X55_Y47_N11
\fd|BankRegister|add1to16|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~27_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to16|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to16|DOUT\(13));

-- Location: LCCOMB_X57_Y48_N26
\fd|BankRegister|add1to14|DOUT[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to14|DOUT[13]~feeder_combout\ = \fd|MuxRegRam|selected[13]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[13]~27_combout\,
	combout => \fd|BankRegister|add1to14|DOUT[13]~feeder_combout\);

-- Location: FF_X57_Y48_N27
\fd|BankRegister|add1to14|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to14|DOUT[13]~feeder_combout\,
	ena => \fd|BankRegister|add1to14|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to14|DOUT\(13));

-- Location: FF_X55_Y47_N1
\fd|BankRegister|add1to10|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~27_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to10|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to10|DOUT\(13));

-- Location: LCCOMB_X57_Y48_N8
\fd|BankRegister|muxA|selected[13]~401\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[13]~401_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|add1to14|DOUT\(13)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|add1to10|DOUT\(13) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to14|DOUT\(13),
	datab => \fd|BankRegister|add1to10|DOUT\(13),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[13]~401_combout\);

-- Location: LCCOMB_X62_Y48_N14
\fd|BankRegister|muxA|selected[13]~402\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[13]~402_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[13]~401_combout\ & ((\fd|BankRegister|add1to16|DOUT\(13)))) # 
-- (!\fd|BankRegister|muxA|selected[13]~401_combout\ & (\fd|BankRegister|add1to12|DOUT\(13))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[13]~401_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to12|DOUT\(13),
	datab => \fd|BankRegister|add1to16|DOUT\(13),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datad => \fd|BankRegister|muxA|selected[13]~401_combout\,
	combout => \fd|BankRegister|muxA|selected[13]~402_combout\);

-- Location: LCCOMB_X62_Y45_N4
\fd|BankRegister|muxA|selected[13]~405\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[13]~405_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[13]~402_combout\))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|muxA|selected[13]~404_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[13]~404_combout\,
	datab => \fd|BankRegister|muxA|selected[13]~402_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[13]~405_combout\);

-- Location: FF_X59_Y48_N29
\fd|BankRegister|add1to22|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~27_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to22|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to22|DOUT\(13));

-- Location: FF_X62_Y45_N29
\fd|BankRegister|add1to24|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~27_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to24|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to24|DOUT\(13));

-- Location: LCCOMB_X58_Y48_N12
\fd|BankRegister|add1to20|DOUT[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to20|DOUT[13]~feeder_combout\ = \fd|MuxRegRam|selected[13]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[13]~27_combout\,
	combout => \fd|BankRegister|add1to20|DOUT[13]~feeder_combout\);

-- Location: FF_X58_Y48_N13
\fd|BankRegister|add1to20|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to20|DOUT[13]~feeder_combout\,
	ena => \fd|BankRegister|add1to20|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to20|DOUT\(13));

-- Location: FF_X59_Y48_N19
\fd|BankRegister|add1to18|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~27_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to18|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to18|DOUT\(13));

-- Location: LCCOMB_X62_Y48_N12
\fd|BankRegister|muxA|selected[13]~399\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[13]~399_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to20|DOUT\(13)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & \fd|BankRegister|add1to18|DOUT\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|add1to20|DOUT\(13),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datad => \fd|BankRegister|add1to18|DOUT\(13),
	combout => \fd|BankRegister|muxA|selected[13]~399_combout\);

-- Location: LCCOMB_X62_Y45_N28
\fd|BankRegister|muxA|selected[13]~400\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[13]~400_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[13]~399_combout\ & ((\fd|BankRegister|add1to24|DOUT\(13)))) # 
-- (!\fd|BankRegister|muxA|selected[13]~399_combout\ & (\fd|BankRegister|add1to22|DOUT\(13))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[13]~399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to22|DOUT\(13),
	datac => \fd|BankRegister|add1to24|DOUT\(13),
	datad => \fd|BankRegister|muxA|selected[13]~399_combout\,
	combout => \fd|BankRegister|muxA|selected[13]~400_combout\);

-- Location: LCCOMB_X62_Y45_N30
\fd|BankRegister|muxA|selected[13]~408\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[13]~408_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[13]~405_combout\ & (\fd|BankRegister|muxA|selected[13]~407_combout\)) # 
-- (!\fd|BankRegister|muxA|selected[13]~405_combout\ & ((\fd|BankRegister|muxA|selected[13]~400_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[13]~405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[13]~407_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|muxA|selected[13]~405_combout\,
	datad => \fd|BankRegister|muxA|selected[13]~400_combout\,
	combout => \fd|BankRegister|muxA|selected[13]~408_combout\);

-- Location: FF_X60_Y42_N21
\fd|BankRegister|add1to15|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~27_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to15|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to15|DOUT\(13));

-- Location: FF_X60_Y42_N25
\fd|BankRegister|add1to7|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~27_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to7|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to7|DOUT\(13));

-- Location: FF_X62_Y45_N19
\fd|BankRegister|add1to23|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~27_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to23|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to23|DOUT\(13));

-- Location: LCCOMB_X62_Y45_N18
\fd|BankRegister|muxA|selected[13]~416\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[13]~416_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|add1to23|DOUT\(13)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to7|DOUT\(13) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to7|DOUT\(13),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to23|DOUT\(13),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[13]~416_combout\);

-- Location: LCCOMB_X62_Y45_N14
\fd|BankRegister|muxA|selected[13]~417\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[13]~417_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[13]~416_combout\ & (\fd|BankRegister|add1to31|DOUT\(13))) # 
-- (!\fd|BankRegister|muxA|selected[13]~416_combout\ & ((\fd|BankRegister|add1to15|DOUT\(13)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[13]~416_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to31|DOUT\(13),
	datab => \fd|BankRegister|add1to15|DOUT\(13),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datad => \fd|BankRegister|muxA|selected[13]~416_combout\,
	combout => \fd|BankRegister|muxA|selected[13]~417_combout\);

-- Location: FF_X63_Y43_N11
\fd|BankRegister|add1to13|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~27_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to13|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to13|DOUT\(13));

-- Location: FF_X63_Y43_N31
\fd|BankRegister|add1to5|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~27_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to5|DOUT\(13));

-- Location: LCCOMB_X66_Y44_N24
\fd|BankRegister|add1to21|DOUT[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to21|DOUT[13]~feeder_combout\ = \fd|MuxRegRam|selected[13]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[13]~27_combout\,
	combout => \fd|BankRegister|add1to21|DOUT[13]~feeder_combout\);

-- Location: FF_X66_Y44_N25
\fd|BankRegister|add1to21|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to21|DOUT[13]~feeder_combout\,
	ena => \fd|BankRegister|add1to21|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to21|DOUT\(13));

-- Location: LCCOMB_X66_Y44_N28
\fd|BankRegister|muxA|selected[13]~409\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[13]~409_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|add1to21|DOUT\(13)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to5|DOUT\(13) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to5|DOUT\(13),
	datab => \fd|BankRegister|add1to21|DOUT\(13),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[13]~409_combout\);

-- Location: FF_X66_Y44_N31
\fd|BankRegister|add1to29|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~27_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to29|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to29|DOUT\(13));

-- Location: LCCOMB_X66_Y44_N30
\fd|BankRegister|muxA|selected[13]~410\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[13]~410_combout\ = (\fd|BankRegister|muxA|selected[13]~409_combout\ & (((\fd|BankRegister|add1to29|DOUT\(13)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[13]~409_combout\ & (\fd|BankRegister|add1to13|DOUT\(13) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to13|DOUT\(13),
	datab => \fd|BankRegister|muxA|selected[13]~409_combout\,
	datac => \fd|BankRegister|add1to29|DOUT\(13),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[13]~410_combout\);

-- Location: FF_X66_Y43_N19
\fd|BankRegister|add1to25|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~27_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to25|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to25|DOUT\(13));

-- Location: FF_X65_Y43_N13
\fd|BankRegister|add1to17|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~27_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to17|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to17|DOUT\(13));

-- Location: FF_X66_Y43_N7
\fd|BankRegister|add1to1|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~27_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to1|DOUT\(13));

-- Location: FF_X65_Y43_N19
\fd|BankRegister|add1to9|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~27_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to9|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to9|DOUT\(13));

-- Location: LCCOMB_X65_Y43_N18
\fd|BankRegister|muxA|selected[13]~413\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[13]~413_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to9|DOUT\(13)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to1|DOUT\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to1|DOUT\(13),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to9|DOUT\(13),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[13]~413_combout\);

-- Location: LCCOMB_X65_Y43_N12
\fd|BankRegister|muxA|selected[13]~414\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[13]~414_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[13]~413_combout\ & (\fd|BankRegister|add1to25|DOUT\(13))) # 
-- (!\fd|BankRegister|muxA|selected[13]~413_combout\ & ((\fd|BankRegister|add1to17|DOUT\(13)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[13]~413_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to25|DOUT\(13),
	datac => \fd|BankRegister|add1to17|DOUT\(13),
	datad => \fd|BankRegister|muxA|selected[13]~413_combout\,
	combout => \fd|BankRegister|muxA|selected[13]~414_combout\);

-- Location: LCCOMB_X58_Y42_N26
\fd|BankRegister|add1to19|DOUT[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to19|DOUT[13]~feeder_combout\ = \fd|MuxRegRam|selected[13]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[13]~27_combout\,
	combout => \fd|BankRegister|add1to19|DOUT[13]~feeder_combout\);

-- Location: FF_X58_Y42_N27
\fd|BankRegister|add1to19|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to19|DOUT[13]~feeder_combout\,
	ena => \fd|BankRegister|add1to19|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to19|DOUT\(13));

-- Location: FF_X59_Y42_N1
\fd|BankRegister|add1to27|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~27_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to27|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to27|DOUT\(13));

-- Location: FF_X59_Y39_N19
\fd|BankRegister|add1to3|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~27_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to3|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to3|DOUT\(13));

-- Location: LCCOMB_X59_Y39_N26
\fd|BankRegister|add1to11|DOUT[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to11|DOUT[13]~feeder_combout\ = \fd|MuxRegRam|selected[13]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[13]~27_combout\,
	combout => \fd|BankRegister|add1to11|DOUT[13]~feeder_combout\);

-- Location: FF_X59_Y39_N27
\fd|BankRegister|add1to11|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to11|DOUT[13]~feeder_combout\,
	ena => \fd|BankRegister|add1to11|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to11|DOUT\(13));

-- Location: LCCOMB_X59_Y42_N22
\fd|BankRegister|muxA|selected[13]~411\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[13]~411_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to11|DOUT\(13)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to3|DOUT\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to3|DOUT\(13),
	datad => \fd|BankRegister|add1to11|DOUT\(13),
	combout => \fd|BankRegister|muxA|selected[13]~411_combout\);

-- Location: LCCOMB_X59_Y42_N16
\fd|BankRegister|muxA|selected[13]~412\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[13]~412_combout\ = (\fd|BankRegister|muxA|selected[13]~411_combout\ & (((\fd|BankRegister|add1to27|DOUT\(13)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[13]~411_combout\ & (\fd|BankRegister|add1to19|DOUT\(13) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to19|DOUT\(13),
	datab => \fd|BankRegister|add1to27|DOUT\(13),
	datac => \fd|BankRegister|muxA|selected[13]~411_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[13]~412_combout\);

-- Location: LCCOMB_X62_Y45_N16
\fd|BankRegister|muxA|selected[13]~415\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[13]~415_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[13]~412_combout\))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|muxA|selected[13]~414_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|muxA|selected[13]~414_combout\,
	datad => \fd|BankRegister|muxA|selected[13]~412_combout\,
	combout => \fd|BankRegister|muxA|selected[13]~415_combout\);

-- Location: LCCOMB_X62_Y45_N24
\fd|BankRegister|muxA|selected[13]~418\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[13]~418_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[13]~415_combout\ & (\fd|BankRegister|muxA|selected[13]~417_combout\)) # 
-- (!\fd|BankRegister|muxA|selected[13]~415_combout\ & ((\fd|BankRegister|muxA|selected[13]~410_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[13]~415_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|muxA|selected[13]~417_combout\,
	datac => \fd|BankRegister|muxA|selected[13]~410_combout\,
	datad => \fd|BankRegister|muxA|selected[13]~415_combout\,
	combout => \fd|BankRegister|muxA|selected[13]~418_combout\);

-- Location: LCCOMB_X62_Y45_N10
\fd|BankRegister|muxA|selected[13]~419\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[13]~419_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & (\fd|BankRegister|muxA|selected[13]~408_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & 
-- ((\fd|BankRegister|muxA|selected[13]~418_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\,
	datac => \fd|BankRegister|muxA|selected[13]~408_combout\,
	datad => \fd|BankRegister|muxA|selected[13]~418_combout\,
	combout => \fd|BankRegister|muxA|selected[13]~419_combout\);

-- Location: LCCOMB_X58_Y45_N18
\fd|ALU|adder|addsloop:12:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:12:add1to31|vaium~0_combout\ = (\fd|BankRegister|muxA|selected[12]~440_combout\ & ((\fd|ALU|adder|addsloop:11:add1to31|vaium~0_combout\) # (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[12]~21_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[12]~440_combout\ & (\fd|ALU|adder|addsloop:11:add1to31|vaium~0_combout\ & (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[12]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(2),
	datab => \fd|MuxSaidaBankRegister|selected[12]~21_combout\,
	datac => \fd|BankRegister|muxA|selected[12]~440_combout\,
	datad => \fd|ALU|adder|addsloop:11:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:12:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X58_Y45_N12
\fd|ALU|adder|addsloop:13:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:13:add1to31|vaium~0_combout\ = (\fd|BankRegister|muxA|selected[13]~419_combout\ & ((\fd|ALU|adder|addsloop:12:add1to31|vaium~0_combout\) # (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[13]~20_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[13]~419_combout\ & (\fd|ALU|adder|addsloop:12:add1to31|vaium~0_combout\ & (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[13]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(2),
	datab => \fd|MuxSaidaBankRegister|selected[13]~20_combout\,
	datac => \fd|BankRegister|muxA|selected[13]~419_combout\,
	datad => \fd|ALU|adder|addsloop:12:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:13:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X58_Y45_N6
\fd|ALU|adder|addsloop:14:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:14:add1to31|vaium~0_combout\ = (\fd|BankRegister|muxA|selected[14]~398_combout\ & ((\fd|ALU|adder|addsloop:13:add1to31|vaium~0_combout\) # (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[14]~19_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[14]~398_combout\ & (\fd|ALU|adder|addsloop:13:add1to31|vaium~0_combout\ & (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[14]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(2),
	datab => \fd|BankRegister|muxA|selected[14]~398_combout\,
	datac => \fd|MuxSaidaBankRegister|selected[14]~19_combout\,
	datad => \fd|ALU|adder|addsloop:13:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:14:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X57_Y45_N6
\fd|ALU|adder|addsloop:15:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:15:add1to31|vaium~0_combout\ = (\fd|BankRegister|muxA|selected[15]~377_combout\ & ((\fd|ALU|adder|addsloop:14:add1to31|vaium~0_combout\) # (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[15]~18_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[15]~377_combout\ & (\fd|ALU|adder|addsloop:14:add1to31|vaium~0_combout\ & (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[15]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(2),
	datab => \fd|MuxSaidaBankRegister|selected[15]~18_combout\,
	datac => \fd|BankRegister|muxA|selected[15]~377_combout\,
	datad => \fd|ALU|adder|addsloop:14:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:15:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X57_Y45_N8
\fd|ALU|final|selected[16]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[16]~95_combout\ = \fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[16]~17_combout\ $ (((\fd|UCalu|output\(1) & \fd|ALU|adder|addsloop:15:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(1),
	datab => \fd|UCalu|output\(2),
	datac => \fd|MuxSaidaBankRegister|selected[16]~17_combout\,
	datad => \fd|ALU|adder|addsloop:15:add1to31|vaium~0_combout\,
	combout => \fd|ALU|final|selected[16]~95_combout\);

-- Location: LCCOMB_X57_Y45_N26
\fd|ALU|final|selected[16]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[16]~96_combout\ = (\fd|BankRegister|muxA|selected[16]~356_combout\ & (\fd|UCalu|output\(1) $ (((\fd|UCalu|output\(0)) # (\fd|ALU|final|selected[16]~95_combout\))))) # (!\fd|BankRegister|muxA|selected[16]~356_combout\ & 
-- (\fd|ALU|final|selected[16]~95_combout\ & (\fd|UCalu|output\(0) $ (\fd|UCalu|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[16]~356_combout\,
	datab => \fd|UCalu|output\(0),
	datac => \fd|ALU|final|selected[16]~95_combout\,
	datad => \fd|UCalu|output\(1),
	combout => \fd|ALU|final|selected[16]~96_combout\);

-- Location: LCCOMB_X52_Y45_N30
\fd|Ram|ram_rtl_0_bypass[44]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[44]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[44]~feeder_combout\);

-- Location: FF_X52_Y45_N31
\fd|Ram|ram_rtl_0_bypass[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[44]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(44));

-- Location: LCCOMB_X54_Y45_N20
\fd|Ram|ram_rtl_0_bypass[43]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[43]~feeder_combout\ = \fd|BankRegister|muxB|selected[16]~334_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|BankRegister|muxB|selected[16]~334_combout\,
	combout => \fd|Ram|ram_rtl_0_bypass[43]~feeder_combout\);

-- Location: FF_X54_Y45_N21
\fd|Ram|ram_rtl_0_bypass[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[43]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(43));

-- Location: LCCOMB_X52_Y43_N22
\fd|Ram|ram_rtl_0_bypass[46]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[46]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[46]~feeder_combout\);

-- Location: FF_X52_Y43_N23
\fd|Ram|ram_rtl_0_bypass[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[46]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(46));

-- Location: FF_X52_Y43_N25
\fd|Ram|ram_rtl_0_bypass[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|BankRegister|muxB|selected[17]~313_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(45));

-- Location: LCCOMB_X59_Y41_N20
\fd|Ram|ram_rtl_0_bypass[48]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[48]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[48]~feeder_combout\);

-- Location: FF_X59_Y41_N21
\fd|Ram|ram_rtl_0_bypass[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[48]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(48));

-- Location: LCCOMB_X54_Y45_N10
\fd|Ram|ram_rtl_0_bypass[47]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[47]~feeder_combout\ = \fd|BankRegister|muxB|selected[18]~292_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|BankRegister|muxB|selected[18]~292_combout\,
	combout => \fd|Ram|ram_rtl_0_bypass[47]~feeder_combout\);

-- Location: FF_X54_Y45_N11
\fd|Ram|ram_rtl_0_bypass[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[47]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(47));

-- Location: LCCOMB_X52_Y42_N24
\fd|Ram|ram_rtl_0_bypass[56]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[56]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[56]~feeder_combout\);

-- Location: FF_X52_Y42_N25
\fd|Ram|ram_rtl_0_bypass[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[56]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(56));

-- Location: LCCOMB_X52_Y43_N26
\fd|Ram|ram_rtl_0_bypass[58]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[58]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[58]~feeder_combout\);

-- Location: FF_X52_Y43_N27
\fd|Ram|ram_rtl_0_bypass[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[58]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(58));

-- Location: LCCOMB_X60_Y37_N30
\fd|Ram|ram_rtl_0_bypass[69]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[69]~feeder_combout\ = \fd|BankRegister|muxB|selected[29]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|BankRegister|muxB|selected[29]~61_combout\,
	combout => \fd|Ram|ram_rtl_0_bypass[69]~feeder_combout\);

-- Location: FF_X60_Y37_N31
\fd|Ram|ram_rtl_0_bypass[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[69]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(69));

-- Location: LCCOMB_X58_Y37_N8
\fd|Ram|ram_rtl_0_bypass[71]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[71]~feeder_combout\ = \fd|BankRegister|muxB|selected[30]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|BankRegister|muxB|selected[30]~40_combout\,
	combout => \fd|Ram|ram_rtl_0_bypass[71]~feeder_combout\);

-- Location: FF_X58_Y37_N9
\fd|Ram|ram_rtl_0_bypass[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[71]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(71));

-- Location: LCCOMB_X49_Y41_N20
\fd|Ram|ram_rtl_0_bypass[72]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[72]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[72]~feeder_combout\);

-- Location: FF_X49_Y41_N21
\fd|Ram|ram_rtl_0_bypass[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[72]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(72));

-- Location: FF_X58_Y42_N13
\fd|BankRegister|add1to19|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~63_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to19|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to19|DOUT\(31));

-- Location: FF_X58_Y42_N19
\fd|BankRegister|add1to27|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~63_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to27|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to27|DOUT\(31));

-- Location: LCCOMB_X59_Y38_N4
\fd|BankRegister|add1to3|DOUT[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to3|DOUT[31]~feeder_combout\ = \fd|MuxRegRam|selected[31]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[31]~63_combout\,
	combout => \fd|BankRegister|add1to3|DOUT[31]~feeder_combout\);

-- Location: FF_X59_Y38_N5
\fd|BankRegister|add1to3|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to3|DOUT[31]~feeder_combout\,
	ena => \fd|BankRegister|add1to3|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to3|DOUT\(31));

-- Location: FF_X59_Y38_N19
\fd|BankRegister|add1to11|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~63_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to11|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to11|DOUT\(31));

-- Location: LCCOMB_X59_Y38_N2
\fd|BankRegister|muxB|selected[31]~660\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[31]~660_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to11|DOUT\(31)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to3|DOUT\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|BankRegister|add1to3|DOUT\(31),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|BankRegister|add1to11|DOUT\(31),
	combout => \fd|BankRegister|muxB|selected[31]~660_combout\);

-- Location: LCCOMB_X58_Y42_N18
\fd|BankRegister|muxB|selected[31]~661\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[31]~661_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[31]~660_combout\ & ((\fd|BankRegister|add1to27|DOUT\(31)))) # 
-- (!\fd|BankRegister|muxB|selected[31]~660_combout\ & (\fd|BankRegister|add1to19|DOUT\(31))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[31]~660_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to19|DOUT\(31),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to27|DOUT\(31),
	datad => \fd|BankRegister|muxB|selected[31]~660_combout\,
	combout => \fd|BankRegister|muxB|selected[31]~661_combout\);

-- Location: FF_X58_Y38_N29
\fd|BankRegister|add1to17|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~63_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to17|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to17|DOUT\(31));

-- Location: FF_X58_Y38_N11
\fd|BankRegister|add1to9|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~63_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to9|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to9|DOUT\(31));

-- Location: FF_X61_Y38_N15
\fd|BankRegister|add1to1|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~63_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to1|DOUT\(31));

-- Location: LCCOMB_X61_Y38_N14
\fd|BankRegister|muxB|selected[31]~662\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[31]~662_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to9|DOUT\(31)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|add1to1|DOUT\(31) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to9|DOUT\(31),
	datac => \fd|BankRegister|add1to1|DOUT\(31),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[31]~662_combout\);

-- Location: FF_X61_Y38_N13
\fd|BankRegister|add1to25|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~63_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to25|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to25|DOUT\(31));

-- Location: LCCOMB_X61_Y38_N12
\fd|BankRegister|muxB|selected[31]~663\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[31]~663_combout\ = (\fd|BankRegister|muxB|selected[31]~662_combout\ & (((\fd|BankRegister|add1to25|DOUT\(31)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[31]~662_combout\ & (\fd|BankRegister|add1to17|DOUT\(31) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to17|DOUT\(31),
	datab => \fd|BankRegister|muxB|selected[31]~662_combout\,
	datac => \fd|BankRegister|add1to25|DOUT\(31),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[31]~663_combout\);

-- Location: LCCOMB_X57_Y42_N14
\fd|BankRegister|muxB|selected[31]~664\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[31]~664_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|muxB|selected[31]~661_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[31]~663_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|muxB|selected[31]~661_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datad => \fd|BankRegister|muxB|selected[31]~663_combout\,
	combout => \fd|BankRegister|muxB|selected[31]~664_combout\);

-- Location: FF_X55_Y41_N15
\fd|BankRegister|add1to31|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|MuxRegRam|selected[31]~63_combout\,
	ena => \fd|BankRegister|add1to31|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to31|DOUT\(31));

-- Location: FF_X56_Y40_N15
\fd|BankRegister|add1to23|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~63_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to23|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to23|DOUT\(31));

-- Location: FF_X56_Y40_N1
\fd|BankRegister|add1to7|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~63_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to7|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to7|DOUT\(31));

-- Location: LCCOMB_X56_Y40_N0
\fd|BankRegister|muxB|selected[31]~665\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[31]~665_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to23|DOUT\(31)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|add1to7|DOUT\(31) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|BankRegister|add1to23|DOUT\(31),
	datac => \fd|BankRegister|add1to7|DOUT\(31),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[31]~665_combout\);

-- Location: FF_X54_Y41_N1
\fd|BankRegister|add1to15|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~63_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to15|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to15|DOUT\(31));

-- Location: LCCOMB_X54_Y41_N0
\fd|BankRegister|muxB|selected[31]~666\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[31]~666_combout\ = (\fd|BankRegister|muxB|selected[31]~665_combout\ & ((\fd|BankRegister|add1to31|DOUT\(31)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[31]~665_combout\ & (((\fd|BankRegister|add1to15|DOUT\(31) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to31|DOUT\(31),
	datab => \fd|BankRegister|muxB|selected[31]~665_combout\,
	datac => \fd|BankRegister|add1to15|DOUT\(31),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[31]~666_combout\);

-- Location: FF_X54_Y39_N3
\fd|BankRegister|add1to29|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~63_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to29|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to29|DOUT\(31));

-- Location: FF_X54_Y39_N29
\fd|BankRegister|add1to13|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~63_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to13|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to13|DOUT\(31));

-- Location: FF_X54_Y40_N9
\fd|BankRegister|add1to21|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~63_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to21|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to21|DOUT\(31));

-- Location: LCCOMB_X52_Y41_N6
\fd|BankRegister|add1to5|DOUT[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to5|DOUT[31]~feeder_combout\ = \fd|MuxRegRam|selected[31]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[31]~63_combout\,
	combout => \fd|BankRegister|add1to5|DOUT[31]~feeder_combout\);

-- Location: FF_X52_Y41_N7
\fd|BankRegister|add1to5|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to5|DOUT[31]~feeder_combout\,
	ena => \fd|BankRegister|add1to5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to5|DOUT\(31));

-- Location: LCCOMB_X54_Y40_N26
\fd|BankRegister|muxB|selected[31]~658\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[31]~658_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to21|DOUT\(31))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to5|DOUT\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to21|DOUT\(31),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datad => \fd|BankRegister|add1to5|DOUT\(31),
	combout => \fd|BankRegister|muxB|selected[31]~658_combout\);

-- Location: LCCOMB_X54_Y39_N28
\fd|BankRegister|muxB|selected[31]~659\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[31]~659_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[31]~658_combout\ & (\fd|BankRegister|add1to29|DOUT\(31))) # 
-- (!\fd|BankRegister|muxB|selected[31]~658_combout\ & ((\fd|BankRegister|add1to13|DOUT\(31)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[31]~658_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to29|DOUT\(31),
	datac => \fd|BankRegister|add1to13|DOUT\(31),
	datad => \fd|BankRegister|muxB|selected[31]~658_combout\,
	combout => \fd|BankRegister|muxB|selected[31]~659_combout\);

-- Location: LCCOMB_X53_Y42_N18
\fd|BankRegister|muxB|selected[31]~667\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[31]~667_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[31]~664_combout\ & (\fd|BankRegister|muxB|selected[31]~666_combout\)) # 
-- (!\fd|BankRegister|muxB|selected[31]~664_combout\ & ((\fd|BankRegister|muxB|selected[31]~659_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|muxB|selected[31]~664_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|muxB|selected[31]~664_combout\,
	datac => \fd|BankRegister|muxB|selected[31]~666_combout\,
	datad => \fd|BankRegister|muxB|selected[31]~659_combout\,
	combout => \fd|BankRegister|muxB|selected[31]~667_combout\);

-- Location: FF_X53_Y42_N27
\fd|BankRegister|add1to24|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~63_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to24|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to24|DOUT\(31));

-- Location: FF_X54_Y42_N9
\fd|BankRegister|add1to20|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~63_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to20|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to20|DOUT\(31));

-- Location: FF_X54_Y42_N19
\fd|BankRegister|add1to18|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~63_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to18|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to18|DOUT\(31));

-- Location: LCCOMB_X54_Y42_N18
\fd|BankRegister|muxB|selected[31]~648\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[31]~648_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to20|DOUT\(31)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|add1to18|DOUT\(31) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to20|DOUT\(31),
	datac => \fd|BankRegister|add1to18|DOUT\(31),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[31]~648_combout\);

-- Location: FF_X53_Y42_N25
\fd|BankRegister|add1to22|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~63_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to22|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to22|DOUT\(31));

-- Location: LCCOMB_X53_Y42_N24
\fd|BankRegister|muxB|selected[31]~649\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[31]~649_combout\ = (\fd|BankRegister|muxB|selected[31]~648_combout\ & ((\fd|BankRegister|add1to24|DOUT\(31)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[31]~648_combout\ & (((\fd|BankRegister|add1to22|DOUT\(31) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to24|DOUT\(31),
	datab => \fd|BankRegister|muxB|selected[31]~648_combout\,
	datac => \fd|BankRegister|add1to22|DOUT\(31),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[31]~649_combout\);

-- Location: LCCOMB_X52_Y43_N20
\fd|BankRegister|add1to4|DOUT[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to4|DOUT[31]~feeder_combout\ = \fd|MuxRegRam|selected[31]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[31]~63_combout\,
	combout => \fd|BankRegister|add1to4|DOUT[31]~feeder_combout\);

-- Location: FF_X52_Y43_N21
\fd|BankRegister|add1to4|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to4|DOUT[31]~feeder_combout\,
	ena => \fd|BankRegister|add1to4|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to4|DOUT\(31));

-- Location: FF_X50_Y41_N25
\fd|BankRegister|add1to2|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~63_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to2|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to2|DOUT\(31));

-- Location: FF_X50_Y41_N21
\fd|BankRegister|add1to6|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~63_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to6|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to6|DOUT\(31));

-- Location: LCCOMB_X50_Y41_N24
\fd|BankRegister|muxB|selected[31]~652\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[31]~652_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\) # ((\fd|BankRegister|add1to6|DOUT\(31))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to2|DOUT\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to2|DOUT\(31),
	datad => \fd|BankRegister|add1to6|DOUT\(31),
	combout => \fd|BankRegister|muxB|selected[31]~652_combout\);

-- Location: FF_X52_Y41_N9
\fd|BankRegister|add1to8|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~63_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to8|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to8|DOUT\(31));

-- Location: LCCOMB_X52_Y41_N8
\fd|BankRegister|muxB|selected[31]~653\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[31]~653_combout\ = (\fd|BankRegister|muxB|selected[31]~652_combout\ & (((\fd|BankRegister|add1to8|DOUT\(31)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[31]~652_combout\ & (\fd|BankRegister|add1to4|DOUT\(31) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to4|DOUT\(31),
	datab => \fd|BankRegister|muxB|selected[31]~652_combout\,
	datac => \fd|BankRegister|add1to8|DOUT\(31),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[31]~653_combout\);

-- Location: FF_X53_Y43_N1
\fd|BankRegister|add1to14|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~63_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to14|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to14|DOUT\(31));

-- Location: LCCOMB_X53_Y43_N6
\fd|BankRegister|muxB|selected[31]~650\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[31]~650_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to14|DOUT\(31))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to10|DOUT\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to14|DOUT\(31),
	datac => \fd|BankRegister|add1to10|DOUT\(31),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[31]~650_combout\);

-- Location: FF_X54_Y43_N9
\fd|BankRegister|add1to12|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~63_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to12|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to12|DOUT\(31));

-- Location: FF_X54_Y43_N7
\fd|BankRegister|add1to16|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~63_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to16|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to16|DOUT\(31));

-- Location: LCCOMB_X54_Y43_N6
\fd|BankRegister|muxB|selected[31]~651\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[31]~651_combout\ = (\fd|BankRegister|muxB|selected[31]~650_combout\ & (((\fd|BankRegister|add1to16|DOUT\(31)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[31]~650_combout\ & (\fd|BankRegister|add1to12|DOUT\(31) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[31]~650_combout\,
	datab => \fd|BankRegister|add1to12|DOUT\(31),
	datac => \fd|BankRegister|add1to16|DOUT\(31),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[31]~651_combout\);

-- Location: LCCOMB_X53_Y44_N14
\fd|BankRegister|muxB|selected[31]~654\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[31]~654_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[31]~651_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|muxB|selected[31]~653_combout\ & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[31]~653_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|muxB|selected[31]~651_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[31]~654_combout\);

-- Location: FF_X55_Y44_N17
\fd|BankRegister|add1to30|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~63_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to30|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to30|DOUT\(31));

-- Location: FF_X54_Y44_N27
\fd|BankRegister|add1to32|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~63_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to32|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to32|DOUT\(31));

-- Location: FF_X55_Y44_N19
\fd|BankRegister|add1to28|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~63_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to28|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to28|DOUT\(31));

-- Location: FF_X54_Y44_N25
\fd|BankRegister|add1to26|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~63_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to26|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to26|DOUT\(31));

-- Location: LCCOMB_X54_Y44_N24
\fd|BankRegister|muxB|selected[31]~655\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[31]~655_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to28|DOUT\(31)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|add1to26|DOUT\(31) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to28|DOUT\(31),
	datac => \fd|BankRegister|add1to26|DOUT\(31),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[31]~655_combout\);

-- Location: LCCOMB_X54_Y44_N26
\fd|BankRegister|muxB|selected[31]~656\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[31]~656_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[31]~655_combout\ & ((\fd|BankRegister|add1to32|DOUT\(31)))) # 
-- (!\fd|BankRegister|muxB|selected[31]~655_combout\ & (\fd|BankRegister|add1to30|DOUT\(31))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[31]~655_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to30|DOUT\(31),
	datac => \fd|BankRegister|add1to32|DOUT\(31),
	datad => \fd|BankRegister|muxB|selected[31]~655_combout\,
	combout => \fd|BankRegister|muxB|selected[31]~656_combout\);

-- Location: LCCOMB_X53_Y44_N16
\fd|BankRegister|muxB|selected[31]~657\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[31]~657_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[31]~654_combout\ & ((\fd|BankRegister|muxB|selected[31]~656_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[31]~654_combout\ & (\fd|BankRegister|muxB|selected[31]~649_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[31]~654_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|BankRegister|muxB|selected[31]~649_combout\,
	datac => \fd|BankRegister|muxB|selected[31]~654_combout\,
	datad => \fd|BankRegister|muxB|selected[31]~656_combout\,
	combout => \fd|BankRegister|muxB|selected[31]~657_combout\);

-- Location: LCCOMB_X53_Y44_N0
\fd|BankRegister|muxB|selected[31]~668\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[31]~668_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & ((\fd|BankRegister|muxB|selected[31]~657_combout\))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & 
-- (\fd|BankRegister|muxB|selected[31]~667_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[31]~667_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\,
	datad => \fd|BankRegister|muxB|selected[31]~657_combout\,
	combout => \fd|BankRegister|muxB|selected[31]~668_combout\);

-- Location: M9K_X51_Y41_N0
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006000000005000000004000000003000000002000000001000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|ram:Ram|altsyncram:ram_rtl_0|altsyncram_jcf1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	portbaddrstall => \ucfd|ALT_INV_Equal2~0_wirecell_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y41_N16
\fd|MuxRegRam|selected[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[30]~60_combout\ = (\fd|Ram|ram_rtl_0_bypass\(72) & ((\fd|Ram|ram_rtl_0|auto_generated|ram_block1a30\))) # (!\fd|Ram|ram_rtl_0_bypass\(72) & (\fd|Ram|ram_rtl_0_bypass\(71)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Ram|ram_rtl_0_bypass\(71),
	datac => \fd|Ram|ram_rtl_0_bypass\(72),
	datad => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a30\,
	combout => \fd|MuxRegRam|selected[30]~60_combout\);

-- Location: LCCOMB_X54_Y41_N14
\fd|ALU|final|selected[1]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[1]~62_combout\ = (!\fd|UCalu|output\(0) & \fd|UCalu|output\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|UCalu|output\(0),
	datad => \fd|UCalu|output\(1),
	combout => \fd|ALU|final|selected[1]~62_combout\);

-- Location: LCCOMB_X62_Y46_N16
\fd|BankRegister|add1to4|DOUT[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to4|DOUT[30]~feeder_combout\ = \fd|MuxRegRam|selected[30]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[30]~61_combout\,
	combout => \fd|BankRegister|add1to4|DOUT[30]~feeder_combout\);

-- Location: FF_X62_Y46_N17
\fd|BankRegister|add1to4|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to4|DOUT[30]~feeder_combout\,
	ena => \fd|BankRegister|add1to4|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to4|DOUT\(30));

-- Location: FF_X61_Y45_N17
\fd|BankRegister|add1to2|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~61_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to2|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to2|DOUT\(30));

-- Location: LCCOMB_X53_Y44_N28
\fd|BankRegister|muxA|selected[30]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[30]~46_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to4|DOUT\(30))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to2|DOUT\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to4|DOUT\(30),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datad => \fd|BankRegister|add1to2|DOUT\(30),
	combout => \fd|BankRegister|muxA|selected[30]~46_combout\);

-- Location: FF_X50_Y41_N7
\fd|BankRegister|add1to6|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~61_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to6|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to6|DOUT\(30));

-- Location: FF_X52_Y41_N27
\fd|BankRegister|add1to8|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~61_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to8|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to8|DOUT\(30));

-- Location: LCCOMB_X53_Y44_N6
\fd|BankRegister|muxA|selected[30]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[30]~47_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[30]~46_combout\ & ((\fd|BankRegister|add1to8|DOUT\(30)))) # 
-- (!\fd|BankRegister|muxA|selected[30]~46_combout\ & (\fd|BankRegister|add1to6|DOUT\(30))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|muxA|selected[30]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|muxA|selected[30]~46_combout\,
	datac => \fd|BankRegister|add1to6|DOUT\(30),
	datad => \fd|BankRegister|add1to8|DOUT\(30),
	combout => \fd|BankRegister|muxA|selected[30]~47_combout\);

-- Location: FF_X53_Y44_N23
\fd|BankRegister|add1to24|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~61_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to24|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to24|DOUT\(30));

-- Location: FF_X52_Y42_N29
\fd|BankRegister|add1to20|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~61_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to20|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to20|DOUT\(30));

-- Location: FF_X53_Y45_N29
\fd|BankRegister|add1to18|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~61_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to18|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to18|DOUT\(30));

-- Location: FF_X53_Y42_N9
\fd|BankRegister|add1to22|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~61_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to22|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to22|DOUT\(30));

-- Location: LCCOMB_X53_Y42_N8
\fd|BankRegister|muxA|selected[30]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[30]~44_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|add1to22|DOUT\(30)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to18|DOUT\(30) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to18|DOUT\(30),
	datac => \fd|BankRegister|add1to22|DOUT\(30),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[30]~44_combout\);

-- Location: LCCOMB_X52_Y42_N28
\fd|BankRegister|muxA|selected[30]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[30]~45_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[30]~44_combout\ & (\fd|BankRegister|add1to24|DOUT\(30))) # 
-- (!\fd|BankRegister|muxA|selected[30]~44_combout\ & ((\fd|BankRegister|add1to20|DOUT\(30)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[30]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to24|DOUT\(30),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to20|DOUT\(30),
	datad => \fd|BankRegister|muxA|selected[30]~44_combout\,
	combout => \fd|BankRegister|muxA|selected[30]~45_combout\);

-- Location: LCCOMB_X53_Y44_N12
\fd|BankRegister|muxA|selected[30]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[30]~48_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[30]~45_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|muxA|selected[30]~47_combout\ & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[30]~47_combout\,
	datab => \fd|BankRegister|muxA|selected[30]~45_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[30]~48_combout\);

-- Location: FF_X55_Y38_N17
\fd|BankRegister|add1to26|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~61_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to26|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to26|DOUT\(30));

-- Location: FF_X54_Y38_N11
\fd|BankRegister|add1to30|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~61_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to30|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to30|DOUT\(30));

-- Location: LCCOMB_X54_Y38_N10
\fd|BankRegister|muxA|selected[30]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[30]~49_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|add1to30|DOUT\(30)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to26|DOUT\(30) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to26|DOUT\(30),
	datac => \fd|BankRegister|add1to30|DOUT\(30),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[30]~49_combout\);

-- Location: FF_X55_Y38_N23
\fd|BankRegister|add1to32|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~61_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to32|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to32|DOUT\(30));

-- Location: FF_X54_Y38_N9
\fd|BankRegister|add1to28|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~61_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to28|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to28|DOUT\(30));

-- Location: LCCOMB_X54_Y38_N8
\fd|BankRegister|muxA|selected[30]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[30]~50_combout\ = (\fd|BankRegister|muxA|selected[30]~49_combout\ & ((\fd|BankRegister|add1to32|DOUT\(30)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[30]~49_combout\ & (((\fd|BankRegister|add1to28|DOUT\(30) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[30]~49_combout\,
	datab => \fd|BankRegister|add1to32|DOUT\(30),
	datac => \fd|BankRegister|add1to28|DOUT\(30),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[30]~50_combout\);

-- Location: FF_X53_Y44_N9
\fd|BankRegister|add1to16|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~61_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to16|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to16|DOUT\(30));

-- Location: LCCOMB_X53_Y47_N24
\fd|BankRegister|add1to14|DOUT[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to14|DOUT[30]~feeder_combout\ = \fd|MuxRegRam|selected[30]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[30]~61_combout\,
	combout => \fd|BankRegister|add1to14|DOUT[30]~feeder_combout\);

-- Location: FF_X53_Y47_N25
\fd|BankRegister|add1to14|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to14|DOUT[30]~feeder_combout\,
	ena => \fd|BankRegister|add1to14|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to14|DOUT\(30));

-- Location: FF_X52_Y47_N31
\fd|BankRegister|add1to10|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~61_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to10|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to10|DOUT\(30));

-- Location: FF_X52_Y47_N29
\fd|BankRegister|add1to12|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~61_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to12|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to12|DOUT\(30));

-- Location: LCCOMB_X52_Y47_N28
\fd|BankRegister|muxA|selected[30]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[30]~42_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to12|DOUT\(30)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to10|DOUT\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to10|DOUT\(30),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datac => \fd|BankRegister|add1to12|DOUT\(30),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[30]~42_combout\);

-- Location: LCCOMB_X53_Y44_N26
\fd|BankRegister|muxA|selected[30]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[30]~43_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[30]~42_combout\ & (\fd|BankRegister|add1to16|DOUT\(30))) # 
-- (!\fd|BankRegister|muxA|selected[30]~42_combout\ & ((\fd|BankRegister|add1to14|DOUT\(30)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[30]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to16|DOUT\(30),
	datab => \fd|BankRegister|add1to14|DOUT\(30),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datad => \fd|BankRegister|muxA|selected[30]~42_combout\,
	combout => \fd|BankRegister|muxA|selected[30]~43_combout\);

-- Location: LCCOMB_X53_Y44_N30
\fd|BankRegister|muxA|selected[30]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[30]~51_combout\ = (\fd|BankRegister|muxA|selected[30]~48_combout\ & ((\fd|BankRegister|muxA|selected[30]~50_combout\) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[30]~48_combout\ & (((\fd|BankRegister|muxA|selected[30]~43_combout\ & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[30]~48_combout\,
	datab => \fd|BankRegister|muxA|selected[30]~50_combout\,
	datac => \fd|BankRegister|muxA|selected[30]~43_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[30]~51_combout\);

-- Location: FF_X55_Y40_N9
\fd|BankRegister|add1to7|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~61_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to7|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to7|DOUT\(30));

-- Location: FF_X54_Y41_N29
\fd|BankRegister|add1to15|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~61_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to15|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to15|DOUT\(30));

-- Location: LCCOMB_X54_Y41_N28
\fd|BankRegister|muxA|selected[30]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[30]~59_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|add1to15|DOUT\(30)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to7|DOUT\(30) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to7|DOUT\(30),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to15|DOUT\(30),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[30]~59_combout\);

-- Location: FF_X53_Y41_N15
\fd|BankRegister|add1to23|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~61_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to23|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to23|DOUT\(30));

-- Location: FF_X53_Y41_N5
\fd|BankRegister|add1to31|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|MuxRegRam|selected[30]~61_combout\,
	ena => \fd|BankRegister|add1to31|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to31|DOUT\(30));

-- Location: LCCOMB_X53_Y41_N14
\fd|BankRegister|muxA|selected[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[30]~60_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[30]~59_combout\ & ((\fd|BankRegister|add1to31|DOUT\(30)))) # 
-- (!\fd|BankRegister|muxA|selected[30]~59_combout\ & (\fd|BankRegister|add1to23|DOUT\(30))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|muxA|selected[30]~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|muxA|selected[30]~59_combout\,
	datac => \fd|BankRegister|add1to23|DOUT\(30),
	datad => \fd|BankRegister|add1to31|DOUT\(30),
	combout => \fd|BankRegister|muxA|selected[30]~60_combout\);

-- Location: FF_X53_Y40_N13
\fd|BankRegister|add1to29|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~61_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to29|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to29|DOUT\(30));

-- Location: FF_X54_Y40_N11
\fd|BankRegister|add1to21|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~61_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to21|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to21|DOUT\(30));

-- Location: LCCOMB_X52_Y41_N4
\fd|BankRegister|add1to5|DOUT[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to5|DOUT[30]~feeder_combout\ = \fd|MuxRegRam|selected[30]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[30]~61_combout\,
	combout => \fd|BankRegister|add1to5|DOUT[30]~feeder_combout\);

-- Location: FF_X52_Y41_N5
\fd|BankRegister|add1to5|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to5|DOUT[30]~feeder_combout\,
	ena => \fd|BankRegister|add1to5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to5|DOUT\(30));

-- Location: FF_X54_Y40_N17
\fd|BankRegister|add1to13|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~61_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to13|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to13|DOUT\(30));

-- Location: LCCOMB_X54_Y40_N16
\fd|BankRegister|muxA|selected[30]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[30]~54_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to13|DOUT\(30)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to5|DOUT\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to5|DOUT\(30),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to13|DOUT\(30),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[30]~54_combout\);

-- Location: LCCOMB_X54_Y40_N10
\fd|BankRegister|muxA|selected[30]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[30]~55_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[30]~54_combout\ & (\fd|BankRegister|add1to29|DOUT\(30))) # 
-- (!\fd|BankRegister|muxA|selected[30]~54_combout\ & ((\fd|BankRegister|add1to21|DOUT\(30)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[30]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to29|DOUT\(30),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to21|DOUT\(30),
	datad => \fd|BankRegister|muxA|selected[30]~54_combout\,
	combout => \fd|BankRegister|muxA|selected[30]~55_combout\);

-- Location: LCCOMB_X62_Y41_N30
\fd|BankRegister|add1to1|DOUT[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to1|DOUT[30]~feeder_combout\ = \fd|MuxRegRam|selected[30]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[30]~61_combout\,
	combout => \fd|BankRegister|add1to1|DOUT[30]~feeder_combout\);

-- Location: FF_X62_Y41_N31
\fd|BankRegister|add1to1|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to1|DOUT[30]~feeder_combout\,
	ena => \fd|BankRegister|add1to1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to1|DOUT\(30));

-- Location: FF_X58_Y38_N3
\fd|BankRegister|add1to17|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~61_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to17|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to17|DOUT\(30));

-- Location: LCCOMB_X58_Y38_N2
\fd|BankRegister|muxA|selected[30]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[30]~56_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to17|DOUT\(30)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to1|DOUT\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to1|DOUT\(30),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to17|DOUT\(30),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[30]~56_combout\);

-- Location: FF_X62_Y41_N27
\fd|BankRegister|add1to25|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~61_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to25|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to25|DOUT\(30));

-- Location: LCCOMB_X58_Y38_N24
\fd|BankRegister|muxA|selected[30]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[30]~57_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[30]~56_combout\ & ((\fd|BankRegister|add1to25|DOUT\(30)))) # 
-- (!\fd|BankRegister|muxA|selected[30]~56_combout\ & (\fd|BankRegister|add1to9|DOUT\(30))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|muxA|selected[30]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|muxA|selected[30]~56_combout\,
	datac => \fd|BankRegister|add1to9|DOUT\(30),
	datad => \fd|BankRegister|add1to25|DOUT\(30),
	combout => \fd|BankRegister|muxA|selected[30]~57_combout\);

-- Location: LCCOMB_X59_Y42_N4
\fd|BankRegister|muxA|selected[30]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[30]~58_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[30]~55_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[30]~57_combout\ & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[30]~55_combout\,
	datab => \fd|BankRegister|muxA|selected[30]~57_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[30]~58_combout\);

-- Location: FF_X61_Y41_N31
\fd|BankRegister|add1to11|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~61_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to11|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to11|DOUT\(30));

-- Location: FF_X58_Y40_N31
\fd|BankRegister|add1to27|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~61_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to27|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to27|DOUT\(30));

-- Location: FF_X61_Y41_N27
\fd|BankRegister|add1to3|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~61_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to3|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to3|DOUT\(30));

-- Location: FF_X58_Y40_N17
\fd|BankRegister|add1to19|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~61_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to19|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to19|DOUT\(30));

-- Location: LCCOMB_X58_Y40_N16
\fd|BankRegister|muxA|selected[30]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[30]~52_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to19|DOUT\(30)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to3|DOUT\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to3|DOUT\(30),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to19|DOUT\(30),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[30]~52_combout\);

-- Location: LCCOMB_X58_Y40_N30
\fd|BankRegister|muxA|selected[30]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[30]~53_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[30]~52_combout\ & ((\fd|BankRegister|add1to27|DOUT\(30)))) # 
-- (!\fd|BankRegister|muxA|selected[30]~52_combout\ & (\fd|BankRegister|add1to11|DOUT\(30))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[30]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to11|DOUT\(30),
	datac => \fd|BankRegister|add1to27|DOUT\(30),
	datad => \fd|BankRegister|muxA|selected[30]~52_combout\,
	combout => \fd|BankRegister|muxA|selected[30]~53_combout\);

-- Location: LCCOMB_X53_Y44_N24
\fd|BankRegister|muxA|selected[30]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[30]~61_combout\ = (\fd|BankRegister|muxA|selected[30]~58_combout\ & ((\fd|BankRegister|muxA|selected[30]~60_combout\) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[30]~58_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & \fd|BankRegister|muxA|selected[30]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[30]~60_combout\,
	datab => \fd|BankRegister|muxA|selected[30]~58_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datad => \fd|BankRegister|muxA|selected[30]~53_combout\,
	combout => \fd|BankRegister|muxA|selected[30]~61_combout\);

-- Location: LCCOMB_X53_Y44_N18
\fd|BankRegister|muxA|selected[30]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[30]~62_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & (\fd|BankRegister|muxA|selected[30]~51_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & 
-- ((\fd|BankRegister|muxA|selected[30]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[30]~51_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\,
	datad => \fd|BankRegister|muxA|selected[30]~61_combout\,
	combout => \fd|BankRegister|muxA|selected[30]~62_combout\);

-- Location: LCCOMB_X53_Y41_N6
\fd|ALU|final|selected[30]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[30]~68_combout\ = \fd|UCalu|output\(2) $ (((\fd|MuxSaidaBankRegister|selected[31]~2_combout\) # ((!\ucfd|Mux3~0_combout\ & \fd|BankRegister|muxB|selected[30]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Mux3~0_combout\,
	datab => \fd|MuxSaidaBankRegister|selected[31]~2_combout\,
	datac => \fd|BankRegister|muxB|selected[30]~40_combout\,
	datad => \fd|UCalu|output\(2),
	combout => \fd|ALU|final|selected[30]~68_combout\);

-- Location: LCCOMB_X53_Y41_N28
\fd|ALU|final|selected[30]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[30]~64_combout\ = (!\fd|UCalu|output\(1) & ((\fd|BankRegister|muxA|selected[30]~62_combout\) # (\fd|ALU|final|selected[30]~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(1),
	datab => \fd|BankRegister|muxA|selected[30]~62_combout\,
	datad => \fd|ALU|final|selected[30]~68_combout\,
	combout => \fd|ALU|final|selected[30]~64_combout\);

-- Location: LCCOMB_X53_Y41_N26
\fd|ALU|final|selected[30]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[30]~63_combout\ = (\fd|UCalu|output\(1) & ((\fd|BankRegister|muxA|selected[30]~62_combout\ $ (!\fd|ALU|final|selected[30]~68_combout\)))) # (!\fd|UCalu|output\(1) & ((\fd|UCalu|output\(0)) # 
-- (\fd|BankRegister|muxA|selected[30]~62_combout\ $ (!\fd|ALU|final|selected[30]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(1),
	datab => \fd|UCalu|output\(0),
	datac => \fd|BankRegister|muxA|selected[30]~62_combout\,
	datad => \fd|ALU|final|selected[30]~68_combout\,
	combout => \fd|ALU|final|selected[30]~63_combout\);

-- Location: FF_X54_Y39_N25
\fd|BankRegister|add1to13|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~59_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to13|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to13|DOUT\(29));

-- Location: FF_X54_Y39_N27
\fd|BankRegister|add1to29|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~59_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to29|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to29|DOUT\(29));

-- Location: LCCOMB_X52_Y41_N30
\fd|BankRegister|add1to5|DOUT[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to5|DOUT[29]~feeder_combout\ = \fd|MuxRegRam|selected[29]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[29]~59_combout\,
	combout => \fd|BankRegister|add1to5|DOUT[29]~feeder_combout\);

-- Location: FF_X52_Y41_N31
\fd|BankRegister|add1to5|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to5|DOUT[29]~feeder_combout\,
	ena => \fd|BankRegister|add1to5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to5|DOUT\(29));

-- Location: FF_X53_Y40_N31
\fd|BankRegister|add1to21|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~59_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to21|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to21|DOUT\(29));

-- Location: LCCOMB_X53_Y40_N30
\fd|BankRegister|muxA|selected[29]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[29]~73_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to21|DOUT\(29)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to5|DOUT\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to5|DOUT\(29),
	datac => \fd|BankRegister|add1to21|DOUT\(29),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[29]~73_combout\);

-- Location: LCCOMB_X54_Y39_N26
\fd|BankRegister|muxA|selected[29]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[29]~74_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[29]~73_combout\ & ((\fd|BankRegister|add1to29|DOUT\(29)))) # 
-- (!\fd|BankRegister|muxA|selected[29]~73_combout\ & (\fd|BankRegister|add1to13|DOUT\(29))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[29]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to13|DOUT\(29),
	datac => \fd|BankRegister|add1to29|DOUT\(29),
	datad => \fd|BankRegister|muxA|selected[29]~73_combout\,
	combout => \fd|BankRegister|muxA|selected[29]~74_combout\);

-- Location: FF_X60_Y39_N23
\fd|BankRegister|add1to27|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~59_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to27|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to27|DOUT\(29));

-- Location: FF_X60_Y39_N13
\fd|BankRegister|add1to19|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~59_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to19|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to19|DOUT\(29));

-- Location: FF_X59_Y39_N23
\fd|BankRegister|add1to3|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~59_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to3|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to3|DOUT\(29));

-- Location: FF_X59_Y39_N9
\fd|BankRegister|add1to11|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~59_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to11|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to11|DOUT\(29));

-- Location: LCCOMB_X59_Y39_N8
\fd|BankRegister|muxA|selected[29]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[29]~75_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|add1to11|DOUT\(29)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to3|DOUT\(29) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to3|DOUT\(29),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to11|DOUT\(29),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[29]~75_combout\);

-- Location: LCCOMB_X60_Y39_N12
\fd|BankRegister|muxA|selected[29]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[29]~76_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[29]~75_combout\ & (\fd|BankRegister|add1to27|DOUT\(29))) # 
-- (!\fd|BankRegister|muxA|selected[29]~75_combout\ & ((\fd|BankRegister|add1to19|DOUT\(29)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[29]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to27|DOUT\(29),
	datac => \fd|BankRegister|add1to19|DOUT\(29),
	datad => \fd|BankRegister|muxA|selected[29]~75_combout\,
	combout => \fd|BankRegister|muxA|selected[29]~76_combout\);

-- Location: FF_X57_Y39_N13
\fd|BankRegister|add1to25|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~59_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to25|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to25|DOUT\(29));

-- Location: FF_X57_Y39_N15
\fd|BankRegister|add1to1|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~59_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to1|DOUT\(29));

-- Location: FF_X58_Y38_N15
\fd|BankRegister|add1to9|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~59_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to9|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to9|DOUT\(29));

-- Location: LCCOMB_X58_Y38_N14
\fd|BankRegister|muxA|selected[29]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[29]~77_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|add1to9|DOUT\(29)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to1|DOUT\(29) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to1|DOUT\(29),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to9|DOUT\(29),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[29]~77_combout\);

-- Location: LCCOMB_X58_Y38_N0
\fd|BankRegister|muxA|selected[29]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[29]~78_combout\ = (\fd|BankRegister|muxA|selected[29]~77_combout\ & ((\fd|BankRegister|add1to25|DOUT\(29)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[29]~77_combout\ & (((\fd|BankRegister|add1to17|DOUT\(29) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to25|DOUT\(29),
	datab => \fd|BankRegister|muxA|selected[29]~77_combout\,
	datac => \fd|BankRegister|add1to17|DOUT\(29),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[29]~78_combout\);

-- Location: LCCOMB_X57_Y38_N12
\fd|BankRegister|muxA|selected[29]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[29]~79_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[29]~76_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[29]~78_combout\ & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|muxA|selected[29]~76_combout\,
	datac => \fd|BankRegister|muxA|selected[29]~78_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[29]~79_combout\);

-- Location: FF_X54_Y41_N21
\fd|BankRegister|add1to31|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|MuxRegRam|selected[29]~59_combout\,
	ena => \fd|BankRegister|add1to31|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to31|DOUT\(29));

-- Location: FF_X56_Y40_N23
\fd|BankRegister|add1to7|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~59_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to7|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to7|DOUT\(29));

-- Location: FF_X56_Y40_N13
\fd|BankRegister|add1to23|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~59_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to23|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to23|DOUT\(29));

-- Location: LCCOMB_X56_Y40_N12
\fd|BankRegister|muxA|selected[29]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[29]~80_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to23|DOUT\(29)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to7|DOUT\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to7|DOUT\(29),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to23|DOUT\(29),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[29]~80_combout\);

-- Location: FF_X54_Y41_N7
\fd|BankRegister|add1to15|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~59_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to15|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to15|DOUT\(29));

-- Location: LCCOMB_X55_Y40_N16
\fd|BankRegister|muxA|selected[29]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[29]~81_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[29]~80_combout\ & (\fd|BankRegister|add1to31|DOUT\(29))) # 
-- (!\fd|BankRegister|muxA|selected[29]~80_combout\ & ((\fd|BankRegister|add1to15|DOUT\(29)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[29]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to31|DOUT\(29),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|muxA|selected[29]~80_combout\,
	datad => \fd|BankRegister|add1to15|DOUT\(29),
	combout => \fd|BankRegister|muxA|selected[29]~81_combout\);

-- Location: LCCOMB_X55_Y40_N26
\fd|BankRegister|muxA|selected[29]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[29]~82_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[29]~79_combout\ & ((\fd|BankRegister|muxA|selected[29]~81_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[29]~79_combout\ & (\fd|BankRegister|muxA|selected[29]~74_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[29]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|muxA|selected[29]~74_combout\,
	datac => \fd|BankRegister|muxA|selected[29]~79_combout\,
	datad => \fd|BankRegister|muxA|selected[29]~81_combout\,
	combout => \fd|BankRegister|muxA|selected[29]~82_combout\);

-- Location: FF_X55_Y38_N9
\fd|BankRegister|add1to26|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~59_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to26|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to26|DOUT\(29));

-- Location: FF_X54_Y38_N15
\fd|BankRegister|add1to28|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~59_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to28|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to28|DOUT\(29));

-- Location: LCCOMB_X54_Y38_N14
\fd|BankRegister|muxA|selected[29]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[29]~70_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to28|DOUT\(29)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to26|DOUT\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to26|DOUT\(29),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datac => \fd|BankRegister|add1to28|DOUT\(29),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[29]~70_combout\);

-- Location: FF_X54_Y38_N29
\fd|BankRegister|add1to30|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~59_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to30|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to30|DOUT\(29));

-- Location: FF_X55_Y38_N31
\fd|BankRegister|add1to32|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~59_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to32|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to32|DOUT\(29));

-- Location: LCCOMB_X54_Y38_N28
\fd|BankRegister|muxA|selected[29]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[29]~71_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[29]~70_combout\ & ((\fd|BankRegister|add1to32|DOUT\(29)))) # 
-- (!\fd|BankRegister|muxA|selected[29]~70_combout\ & (\fd|BankRegister|add1to30|DOUT\(29))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|muxA|selected[29]~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|muxA|selected[29]~70_combout\,
	datac => \fd|BankRegister|add1to30|DOUT\(29),
	datad => \fd|BankRegister|add1to32|DOUT\(29),
	combout => \fd|BankRegister|muxA|selected[29]~71_combout\);

-- Location: FF_X53_Y42_N11
\fd|BankRegister|add1to22|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~59_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to22|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to22|DOUT\(29));

-- Location: FF_X54_Y42_N7
\fd|BankRegister|add1to18|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~59_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to18|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to18|DOUT\(29));

-- Location: FF_X54_Y42_N1
\fd|BankRegister|add1to20|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~59_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to20|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to20|DOUT\(29));

-- Location: LCCOMB_X54_Y42_N0
\fd|BankRegister|muxA|selected[29]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[29]~63_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|add1to20|DOUT\(29)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to18|DOUT\(29) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to18|DOUT\(29),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to20|DOUT\(29),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[29]~63_combout\);

-- Location: FF_X53_Y42_N29
\fd|BankRegister|add1to24|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~59_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to24|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to24|DOUT\(29));

-- Location: LCCOMB_X53_Y42_N28
\fd|BankRegister|muxA|selected[29]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[29]~64_combout\ = (\fd|BankRegister|muxA|selected[29]~63_combout\ & (((\fd|BankRegister|add1to24|DOUT\(29)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[29]~63_combout\ & (\fd|BankRegister|add1to22|DOUT\(29) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to22|DOUT\(29),
	datab => \fd|BankRegister|muxA|selected[29]~63_combout\,
	datac => \fd|BankRegister|add1to24|DOUT\(29),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[29]~64_combout\);

-- Location: FF_X54_Y43_N15
\fd|BankRegister|add1to16|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~59_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to16|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to16|DOUT\(29));

-- Location: FF_X54_Y43_N13
\fd|BankRegister|add1to12|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~59_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to12|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to12|DOUT\(29));

-- Location: FF_X53_Y43_N31
\fd|BankRegister|add1to10|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~59_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to10|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to10|DOUT\(29));

-- Location: FF_X53_Y43_N29
\fd|BankRegister|add1to14|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~59_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to14|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to14|DOUT\(29));

-- Location: LCCOMB_X53_Y43_N28
\fd|BankRegister|muxA|selected[29]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[29]~65_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|add1to14|DOUT\(29)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to10|DOUT\(29) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to10|DOUT\(29),
	datac => \fd|BankRegister|add1to14|DOUT\(29),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[29]~65_combout\);

-- Location: LCCOMB_X54_Y43_N12
\fd|BankRegister|muxA|selected[29]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[29]~66_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[29]~65_combout\ & (\fd|BankRegister|add1to16|DOUT\(29))) # 
-- (!\fd|BankRegister|muxA|selected[29]~65_combout\ & ((\fd|BankRegister|add1to12|DOUT\(29)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[29]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to16|DOUT\(29),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to12|DOUT\(29),
	datad => \fd|BankRegister|muxA|selected[29]~65_combout\,
	combout => \fd|BankRegister|muxA|selected[29]~66_combout\);

-- Location: FF_X52_Y41_N13
\fd|BankRegister|add1to8|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~59_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to8|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to8|DOUT\(29));

-- Location: FF_X50_Y41_N15
\fd|BankRegister|add1to2|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~59_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to2|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to2|DOUT\(29));

-- Location: FF_X50_Y41_N9
\fd|BankRegister|add1to6|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~59_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to6|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to6|DOUT\(29));

-- Location: LCCOMB_X50_Y41_N8
\fd|BankRegister|muxA|selected[29]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[29]~67_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|add1to6|DOUT\(29)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to2|DOUT\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|add1to2|DOUT\(29),
	datac => \fd|BankRegister|add1to6|DOUT\(29),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[29]~67_combout\);

-- Location: LCCOMB_X52_Y43_N10
\fd|BankRegister|add1to4|DOUT[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to4|DOUT[29]~feeder_combout\ = \fd|MuxRegRam|selected[29]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[29]~59_combout\,
	combout => \fd|BankRegister|add1to4|DOUT[29]~feeder_combout\);

-- Location: FF_X52_Y43_N11
\fd|BankRegister|add1to4|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to4|DOUT[29]~feeder_combout\,
	ena => \fd|BankRegister|add1to4|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to4|DOUT\(29));

-- Location: LCCOMB_X52_Y43_N14
\fd|BankRegister|muxA|selected[29]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[29]~68_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[29]~67_combout\ & (\fd|BankRegister|add1to8|DOUT\(29))) # 
-- (!\fd|BankRegister|muxA|selected[29]~67_combout\ & ((\fd|BankRegister|add1to4|DOUT\(29)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[29]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to8|DOUT\(29),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|muxA|selected[29]~67_combout\,
	datad => \fd|BankRegister|add1to4|DOUT\(29),
	combout => \fd|BankRegister|muxA|selected[29]~68_combout\);

-- Location: LCCOMB_X53_Y40_N26
\fd|BankRegister|muxA|selected[29]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[29]~69_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\) # ((\fd|BankRegister|muxA|selected[29]~66_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[29]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|muxA|selected[29]~66_combout\,
	datad => \fd|BankRegister|muxA|selected[29]~68_combout\,
	combout => \fd|BankRegister|muxA|selected[29]~69_combout\);

-- Location: LCCOMB_X54_Y40_N12
\fd|BankRegister|muxA|selected[29]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[29]~72_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[29]~69_combout\ & (\fd|BankRegister|muxA|selected[29]~71_combout\)) # 
-- (!\fd|BankRegister|muxA|selected[29]~69_combout\ & ((\fd|BankRegister|muxA|selected[29]~64_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[29]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[29]~71_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|muxA|selected[29]~64_combout\,
	datad => \fd|BankRegister|muxA|selected[29]~69_combout\,
	combout => \fd|BankRegister|muxA|selected[29]~72_combout\);

-- Location: LCCOMB_X55_Y40_N8
\fd|BankRegister|muxA|selected[29]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[29]~83_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & ((\fd|BankRegister|muxA|selected[29]~72_combout\))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & 
-- (\fd|BankRegister|muxA|selected[29]~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[29]~82_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\,
	datad => \fd|BankRegister|muxA|selected[29]~72_combout\,
	combout => \fd|BankRegister|muxA|selected[29]~83_combout\);

-- Location: LCCOMB_X60_Y41_N14
\fd|MuxSaidaBankRegister|selected[29]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[29]~4_combout\ = (\fd|MuxSaidaBankRegister|selected[31]~2_combout\) # ((\fd|BankRegister|muxB|selected[29]~61_combout\ & !\ucfd|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|MuxSaidaBankRegister|selected[31]~2_combout\,
	datac => \fd|BankRegister|muxB|selected[29]~61_combout\,
	datad => \ucfd|Mux3~0_combout\,
	combout => \fd|MuxSaidaBankRegister|selected[29]~4_combout\);

-- Location: LCCOMB_X55_Y39_N16
\fd|MuxSaidaBankRegister|selected[28]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[28]~5_combout\ = (\fd|MuxSaidaBankRegister|selected[31]~2_combout\) # ((!\ucfd|Mux3~0_combout\ & \fd|BankRegister|muxB|selected[28]~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Mux3~0_combout\,
	datac => \fd|MuxSaidaBankRegister|selected[31]~2_combout\,
	datad => \fd|BankRegister|muxB|selected[28]~82_combout\,
	combout => \fd|MuxSaidaBankRegister|selected[28]~5_combout\);

-- Location: FF_X55_Y47_N5
\fd|BankRegister|add1to10|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~57_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to10|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to10|DOUT\(28));

-- Location: FF_X54_Y47_N21
\fd|BankRegister|add1to12|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~57_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to12|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to12|DOUT\(28));

-- Location: LCCOMB_X54_Y47_N20
\fd|BankRegister|muxA|selected[28]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[28]~84_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to12|DOUT\(28)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to10|DOUT\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to10|DOUT\(28),
	datac => \fd|BankRegister|add1to12|DOUT\(28),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[28]~84_combout\);

-- Location: FF_X54_Y47_N27
\fd|BankRegister|add1to16|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~57_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to16|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to16|DOUT\(28));

-- Location: FF_X53_Y47_N27
\fd|BankRegister|add1to14|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~57_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to14|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to14|DOUT\(28));

-- Location: LCCOMB_X54_Y47_N26
\fd|BankRegister|muxA|selected[28]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[28]~85_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[28]~84_combout\ & (\fd|BankRegister|add1to16|DOUT\(28))) # 
-- (!\fd|BankRegister|muxA|selected[28]~84_combout\ & ((\fd|BankRegister|add1to14|DOUT\(28)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|muxA|selected[28]~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|muxA|selected[28]~84_combout\,
	datac => \fd|BankRegister|add1to16|DOUT\(28),
	datad => \fd|BankRegister|add1to14|DOUT\(28),
	combout => \fd|BankRegister|muxA|selected[28]~85_combout\);

-- Location: FF_X55_Y38_N29
\fd|BankRegister|add1to26|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~57_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to26|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to26|DOUT\(28));

-- Location: FF_X54_Y38_N31
\fd|BankRegister|add1to30|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~57_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to30|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to30|DOUT\(28));

-- Location: LCCOMB_X54_Y38_N30
\fd|BankRegister|muxA|selected[28]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[28]~91_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|add1to30|DOUT\(28)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to26|DOUT\(28) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to26|DOUT\(28),
	datac => \fd|BankRegister|add1to30|DOUT\(28),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[28]~91_combout\);

-- Location: FF_X54_Y38_N1
\fd|BankRegister|add1to28|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~57_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to28|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to28|DOUT\(28));

-- Location: FF_X55_Y38_N11
\fd|BankRegister|add1to32|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~57_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to32|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to32|DOUT\(28));

-- Location: LCCOMB_X54_Y38_N0
\fd|BankRegister|muxA|selected[28]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[28]~92_combout\ = (\fd|BankRegister|muxA|selected[28]~91_combout\ & (((\fd|BankRegister|add1to32|DOUT\(28))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[28]~91_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to28|DOUT\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[28]~91_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to28|DOUT\(28),
	datad => \fd|BankRegister|add1to32|DOUT\(28),
	combout => \fd|BankRegister|muxA|selected[28]~92_combout\);

-- Location: FF_X49_Y41_N29
\fd|BankRegister|add1to8|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~57_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to8|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to8|DOUT\(28));

-- Location: FF_X50_Y41_N27
\fd|BankRegister|add1to6|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~57_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to6|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to6|DOUT\(28));

-- Location: FF_X48_Y41_N13
\fd|BankRegister|add1to4|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~57_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to4|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to4|DOUT\(28));

-- Location: FF_X50_Y41_N17
\fd|BankRegister|add1to2|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~57_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to2|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to2|DOUT\(28));

-- Location: LCCOMB_X48_Y41_N20
\fd|BankRegister|muxA|selected[28]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[28]~88_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to4|DOUT\(28))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to2|DOUT\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to4|DOUT\(28),
	datab => \fd|BankRegister|add1to2|DOUT\(28),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[28]~88_combout\);

-- Location: LCCOMB_X50_Y41_N26
\fd|BankRegister|muxA|selected[28]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[28]~89_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[28]~88_combout\ & (\fd|BankRegister|add1to8|DOUT\(28))) # 
-- (!\fd|BankRegister|muxA|selected[28]~88_combout\ & ((\fd|BankRegister|add1to6|DOUT\(28)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[28]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to8|DOUT\(28),
	datac => \fd|BankRegister|add1to6|DOUT\(28),
	datad => \fd|BankRegister|muxA|selected[28]~88_combout\,
	combout => \fd|BankRegister|muxA|selected[28]~89_combout\);

-- Location: FF_X53_Y42_N21
\fd|BankRegister|add1to24|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~57_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to24|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to24|DOUT\(28));

-- Location: FF_X54_Y42_N25
\fd|BankRegister|add1to20|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~57_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to20|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to20|DOUT\(28));

-- Location: FF_X53_Y42_N31
\fd|BankRegister|add1to22|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~57_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to22|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to22|DOUT\(28));

-- Location: FF_X54_Y42_N23
\fd|BankRegister|add1to18|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~57_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to18|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to18|DOUT\(28));

-- Location: LCCOMB_X53_Y42_N30
\fd|BankRegister|muxA|selected[28]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[28]~86_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\) # ((\fd|BankRegister|add1to22|DOUT\(28))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to18|DOUT\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to22|DOUT\(28),
	datad => \fd|BankRegister|add1to18|DOUT\(28),
	combout => \fd|BankRegister|muxA|selected[28]~86_combout\);

-- Location: LCCOMB_X54_Y42_N24
\fd|BankRegister|muxA|selected[28]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[28]~87_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[28]~86_combout\ & (\fd|BankRegister|add1to24|DOUT\(28))) # 
-- (!\fd|BankRegister|muxA|selected[28]~86_combout\ & ((\fd|BankRegister|add1to20|DOUT\(28)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[28]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to24|DOUT\(28),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to20|DOUT\(28),
	datad => \fd|BankRegister|muxA|selected[28]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[28]~87_combout\);

-- Location: LCCOMB_X54_Y42_N12
\fd|BankRegister|muxA|selected[28]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[28]~90_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\) # ((\fd|BankRegister|muxA|selected[28]~87_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|muxA|selected[28]~89_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|muxA|selected[28]~89_combout\,
	datad => \fd|BankRegister|muxA|selected[28]~87_combout\,
	combout => \fd|BankRegister|muxA|selected[28]~90_combout\);

-- Location: LCCOMB_X54_Y42_N26
\fd|BankRegister|muxA|selected[28]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[28]~93_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[28]~90_combout\ & ((\fd|BankRegister|muxA|selected[28]~92_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[28]~90_combout\ & (\fd|BankRegister|muxA|selected[28]~85_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[28]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|muxA|selected[28]~85_combout\,
	datac => \fd|BankRegister|muxA|selected[28]~92_combout\,
	datad => \fd|BankRegister|muxA|selected[28]~90_combout\,
	combout => \fd|BankRegister|muxA|selected[28]~93_combout\);

-- Location: FF_X54_Y39_N15
\fd|BankRegister|add1to29|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~57_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to29|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to29|DOUT\(28));

-- Location: FF_X54_Y40_N21
\fd|BankRegister|add1to13|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~57_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to13|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to13|DOUT\(28));

-- Location: LCCOMB_X53_Y39_N12
\fd|BankRegister|add1to5|DOUT[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to5|DOUT[28]~feeder_combout\ = \fd|MuxRegRam|selected[28]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[28]~57_combout\,
	combout => \fd|BankRegister|add1to5|DOUT[28]~feeder_combout\);

-- Location: FF_X53_Y39_N13
\fd|BankRegister|add1to5|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to5|DOUT[28]~feeder_combout\,
	ena => \fd|BankRegister|add1to5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to5|DOUT\(28));

-- Location: LCCOMB_X54_Y40_N20
\fd|BankRegister|muxA|selected[28]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[28]~96_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\) # ((\fd|BankRegister|add1to13|DOUT\(28))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to5|DOUT\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to13|DOUT\(28),
	datad => \fd|BankRegister|add1to5|DOUT\(28),
	combout => \fd|BankRegister|muxA|selected[28]~96_combout\);

-- Location: LCCOMB_X54_Y40_N30
\fd|BankRegister|muxA|selected[28]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[28]~97_combout\ = (\fd|BankRegister|muxA|selected[28]~96_combout\ & ((\fd|BankRegister|add1to29|DOUT\(28)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[28]~96_combout\ & (((\fd|BankRegister|add1to21|DOUT\(28) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to29|DOUT\(28),
	datab => \fd|BankRegister|muxA|selected[28]~96_combout\,
	datac => \fd|BankRegister|add1to21|DOUT\(28),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[28]~97_combout\);

-- Location: FF_X57_Y39_N9
\fd|BankRegister|add1to1|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~57_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to1|DOUT\(28));

-- Location: FF_X58_Y38_N27
\fd|BankRegister|add1to17|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~57_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to17|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to17|DOUT\(28));

-- Location: LCCOMB_X58_Y38_N26
\fd|BankRegister|muxA|selected[28]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[28]~98_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to17|DOUT\(28)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to1|DOUT\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to1|DOUT\(28),
	datac => \fd|BankRegister|add1to17|DOUT\(28),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[28]~98_combout\);

-- Location: FF_X58_Y38_N21
\fd|BankRegister|add1to9|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~57_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to9|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to9|DOUT\(28));

-- Location: FF_X57_Y39_N31
\fd|BankRegister|add1to25|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~57_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to25|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to25|DOUT\(28));

-- Location: LCCOMB_X58_Y38_N20
\fd|BankRegister|muxA|selected[28]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[28]~99_combout\ = (\fd|BankRegister|muxA|selected[28]~98_combout\ & (((\fd|BankRegister|add1to25|DOUT\(28))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[28]~98_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to9|DOUT\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[28]~98_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to9|DOUT\(28),
	datad => \fd|BankRegister|add1to25|DOUT\(28),
	combout => \fd|BankRegister|muxA|selected[28]~99_combout\);

-- Location: LCCOMB_X54_Y42_N28
\fd|BankRegister|muxA|selected[28]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[28]~100_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|muxA|selected[28]~97_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[28]~99_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[28]~97_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|muxA|selected[28]~99_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[28]~100_combout\);

-- Location: FF_X54_Y41_N31
\fd|BankRegister|add1to31|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|MuxRegRam|selected[28]~57_combout\,
	ena => \fd|BankRegister|add1to31|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to31|DOUT\(28));

-- Location: FF_X55_Y42_N1
\fd|BankRegister|add1to23|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~57_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to23|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to23|DOUT\(28));

-- Location: FF_X54_Y41_N27
\fd|BankRegister|add1to15|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~57_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to15|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to15|DOUT\(28));

-- Location: LCCOMB_X55_Y43_N20
\fd|BankRegister|add1to7|DOUT[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to7|DOUT[28]~feeder_combout\ = \fd|MuxRegRam|selected[28]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[28]~57_combout\,
	combout => \fd|BankRegister|add1to7|DOUT[28]~feeder_combout\);

-- Location: FF_X55_Y43_N21
\fd|BankRegister|add1to7|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to7|DOUT[28]~feeder_combout\,
	ena => \fd|BankRegister|add1to7|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to7|DOUT\(28));

-- Location: LCCOMB_X54_Y41_N26
\fd|BankRegister|muxA|selected[28]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[28]~101_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\) # ((\fd|BankRegister|add1to15|DOUT\(28))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to7|DOUT\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to15|DOUT\(28),
	datad => \fd|BankRegister|add1to7|DOUT\(28),
	combout => \fd|BankRegister|muxA|selected[28]~101_combout\);

-- Location: LCCOMB_X55_Y42_N14
\fd|BankRegister|muxA|selected[28]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[28]~102_combout\ = (\fd|BankRegister|muxA|selected[28]~101_combout\ & ((\fd|BankRegister|add1to31|DOUT\(28)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[28]~101_combout\ & (((\fd|BankRegister|add1to23|DOUT\(28) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to31|DOUT\(28),
	datab => \fd|BankRegister|add1to23|DOUT\(28),
	datac => \fd|BankRegister|muxA|selected[28]~101_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[28]~102_combout\);

-- Location: FF_X59_Y39_N3
\fd|BankRegister|add1to11|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~57_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to11|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to11|DOUT\(28));

-- Location: FF_X58_Y40_N27
\fd|BankRegister|add1to27|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~57_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to27|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to27|DOUT\(28));

-- Location: LCCOMB_X59_Y38_N30
\fd|BankRegister|add1to3|DOUT[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to3|DOUT[28]~feeder_combout\ = \fd|MuxRegRam|selected[28]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[28]~57_combout\,
	combout => \fd|BankRegister|add1to3|DOUT[28]~feeder_combout\);

-- Location: FF_X59_Y38_N31
\fd|BankRegister|add1to3|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to3|DOUT[28]~feeder_combout\,
	ena => \fd|BankRegister|add1to3|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to3|DOUT\(28));

-- Location: FF_X58_Y40_N29
\fd|BankRegister|add1to19|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~57_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to19|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to19|DOUT\(28));

-- Location: LCCOMB_X58_Y40_N28
\fd|BankRegister|muxA|selected[28]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[28]~94_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to19|DOUT\(28)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to3|DOUT\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to3|DOUT\(28),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to19|DOUT\(28),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[28]~94_combout\);

-- Location: LCCOMB_X58_Y40_N26
\fd|BankRegister|muxA|selected[28]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[28]~95_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[28]~94_combout\ & ((\fd|BankRegister|add1to27|DOUT\(28)))) # 
-- (!\fd|BankRegister|muxA|selected[28]~94_combout\ & (\fd|BankRegister|add1to11|DOUT\(28))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[28]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to11|DOUT\(28),
	datac => \fd|BankRegister|add1to27|DOUT\(28),
	datad => \fd|BankRegister|muxA|selected[28]~94_combout\,
	combout => \fd|BankRegister|muxA|selected[28]~95_combout\);

-- Location: LCCOMB_X55_Y42_N28
\fd|BankRegister|muxA|selected[28]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[28]~103_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[28]~100_combout\ & (\fd|BankRegister|muxA|selected[28]~102_combout\)) # 
-- (!\fd|BankRegister|muxA|selected[28]~100_combout\ & ((\fd|BankRegister|muxA|selected[28]~95_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|muxA|selected[28]~100_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|muxA|selected[28]~100_combout\,
	datac => \fd|BankRegister|muxA|selected[28]~102_combout\,
	datad => \fd|BankRegister|muxA|selected[28]~95_combout\,
	combout => \fd|BankRegister|muxA|selected[28]~103_combout\);

-- Location: LCCOMB_X55_Y42_N30
\fd|BankRegister|muxA|selected[28]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[28]~104_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & (\fd|BankRegister|muxA|selected[28]~93_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & 
-- ((\fd|BankRegister|muxA|selected[28]~103_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[28]~93_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\,
	datad => \fd|BankRegister|muxA|selected[28]~103_combout\,
	combout => \fd|BankRegister|muxA|selected[28]~104_combout\);

-- Location: LCCOMB_X53_Y41_N16
\fd|MuxSaidaBankRegister|selected[27]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[27]~6_combout\ = (\fd|MuxSaidaBankRegister|selected[31]~2_combout\) # ((!\ucfd|Mux3~0_combout\ & \fd|BankRegister|muxB|selected[27]~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|MuxSaidaBankRegister|selected[31]~2_combout\,
	datac => \ucfd|Mux3~0_combout\,
	datad => \fd|BankRegister|muxB|selected[27]~103_combout\,
	combout => \fd|MuxSaidaBankRegister|selected[27]~6_combout\);

-- Location: FF_X50_Y41_N19
\fd|BankRegister|add1to2|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~55_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to2|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to2|DOUT\(27));

-- Location: FF_X50_Y41_N13
\fd|BankRegister|add1to6|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~55_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to6|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to6|DOUT\(27));

-- Location: LCCOMB_X50_Y41_N12
\fd|BankRegister|muxA|selected[27]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[27]~109_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|add1to6|DOUT\(27)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to2|DOUT\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|add1to2|DOUT\(27),
	datac => \fd|BankRegister|add1to6|DOUT\(27),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[27]~109_combout\);

-- Location: FF_X52_Y41_N23
\fd|BankRegister|add1to8|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~55_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to8|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to8|DOUT\(27));

-- Location: LCCOMB_X52_Y43_N4
\fd|BankRegister|add1to4|DOUT[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to4|DOUT[27]~feeder_combout\ = \fd|MuxRegRam|selected[27]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[27]~55_combout\,
	combout => \fd|BankRegister|add1to4|DOUT[27]~feeder_combout\);

-- Location: FF_X52_Y43_N5
\fd|BankRegister|add1to4|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to4|DOUT[27]~feeder_combout\,
	ena => \fd|BankRegister|add1to4|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to4|DOUT\(27));

-- Location: LCCOMB_X53_Y42_N22
\fd|BankRegister|muxA|selected[27]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[27]~110_combout\ = (\fd|BankRegister|muxA|selected[27]~109_combout\ & ((\fd|BankRegister|add1to8|DOUT\(27)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[27]~109_combout\ & (((\fd|BankRegister|add1to4|DOUT\(27) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[27]~109_combout\,
	datab => \fd|BankRegister|add1to8|DOUT\(27),
	datac => \fd|BankRegister|add1to4|DOUT\(27),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[27]~110_combout\);

-- Location: FF_X53_Y43_N27
\fd|BankRegister|add1to10|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~55_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to10|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to10|DOUT\(27));

-- Location: FF_X53_Y43_N17
\fd|BankRegister|add1to14|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~55_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to14|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to14|DOUT\(27));

-- Location: LCCOMB_X53_Y43_N16
\fd|BankRegister|muxA|selected[27]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[27]~107_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|add1to14|DOUT\(27)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to10|DOUT\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to10|DOUT\(27),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to14|DOUT\(27),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[27]~107_combout\);

-- Location: FF_X54_Y43_N29
\fd|BankRegister|add1to12|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~55_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to12|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to12|DOUT\(27));

-- Location: FF_X54_Y43_N19
\fd|BankRegister|add1to16|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~55_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to16|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to16|DOUT\(27));

-- Location: LCCOMB_X54_Y43_N28
\fd|BankRegister|muxA|selected[27]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[27]~108_combout\ = (\fd|BankRegister|muxA|selected[27]~107_combout\ & (((\fd|BankRegister|add1to16|DOUT\(27))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[27]~107_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to12|DOUT\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[27]~107_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to12|DOUT\(27),
	datad => \fd|BankRegister|add1to16|DOUT\(27),
	combout => \fd|BankRegister|muxA|selected[27]~108_combout\);

-- Location: LCCOMB_X54_Y42_N14
\fd|BankRegister|muxA|selected[27]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[27]~111_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[27]~108_combout\))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|muxA|selected[27]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|muxA|selected[27]~110_combout\,
	datac => \fd|BankRegister|muxA|selected[27]~108_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[27]~111_combout\);

-- Location: FF_X54_Y42_N21
\fd|BankRegister|add1to18|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~55_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to18|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to18|DOUT\(27));

-- Location: FF_X54_Y42_N3
\fd|BankRegister|add1to20|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~55_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to20|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to20|DOUT\(27));

-- Location: LCCOMB_X54_Y42_N2
\fd|BankRegister|muxA|selected[27]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[27]~105_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to20|DOUT\(27)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to18|DOUT\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to18|DOUT\(27),
	datac => \fd|BankRegister|add1to20|DOUT\(27),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[27]~105_combout\);

-- Location: FF_X53_Y42_N15
\fd|BankRegister|add1to22|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~55_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to22|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to22|DOUT\(27));

-- Location: FF_X53_Y42_N13
\fd|BankRegister|add1to24|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~55_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to24|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to24|DOUT\(27));

-- Location: LCCOMB_X53_Y42_N12
\fd|BankRegister|muxA|selected[27]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[27]~106_combout\ = (\fd|BankRegister|muxA|selected[27]~105_combout\ & (((\fd|BankRegister|add1to24|DOUT\(27)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[27]~105_combout\ & (\fd|BankRegister|add1to22|DOUT\(27) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[27]~105_combout\,
	datab => \fd|BankRegister|add1to22|DOUT\(27),
	datac => \fd|BankRegister|add1to24|DOUT\(27),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[27]~106_combout\);

-- Location: FF_X55_Y38_N7
\fd|BankRegister|add1to32|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~55_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to32|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to32|DOUT\(27));

-- Location: FF_X55_Y38_N1
\fd|BankRegister|add1to26|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~55_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to26|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to26|DOUT\(27));

-- Location: FF_X54_Y38_N3
\fd|BankRegister|add1to28|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~55_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to28|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to28|DOUT\(27));

-- Location: LCCOMB_X54_Y38_N2
\fd|BankRegister|muxA|selected[27]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[27]~112_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to28|DOUT\(27)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to26|DOUT\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to26|DOUT\(27),
	datac => \fd|BankRegister|add1to28|DOUT\(27),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[27]~112_combout\);

-- Location: FF_X54_Y38_N21
\fd|BankRegister|add1to30|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~55_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to30|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to30|DOUT\(27));

-- Location: LCCOMB_X54_Y38_N20
\fd|BankRegister|muxA|selected[27]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[27]~113_combout\ = (\fd|BankRegister|muxA|selected[27]~112_combout\ & ((\fd|BankRegister|add1to32|DOUT\(27)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[27]~112_combout\ & (((\fd|BankRegister|add1to30|DOUT\(27) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to32|DOUT\(27),
	datab => \fd|BankRegister|muxA|selected[27]~112_combout\,
	datac => \fd|BankRegister|add1to30|DOUT\(27),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[27]~113_combout\);

-- Location: LCCOMB_X54_Y42_N16
\fd|BankRegister|muxA|selected[27]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[27]~114_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[27]~111_combout\ & ((\fd|BankRegister|muxA|selected[27]~113_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[27]~111_combout\ & (\fd|BankRegister|muxA|selected[27]~106_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|muxA|selected[27]~111_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|muxA|selected[27]~111_combout\,
	datac => \fd|BankRegister|muxA|selected[27]~106_combout\,
	datad => \fd|BankRegister|muxA|selected[27]~113_combout\,
	combout => \fd|BankRegister|muxA|selected[27]~114_combout\);

-- Location: FF_X55_Y39_N11
\fd|BankRegister|add1to15|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~55_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to15|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to15|DOUT\(27));

-- Location: FF_X55_Y39_N5
\fd|BankRegister|add1to31|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|MuxRegRam|selected[27]~55_combout\,
	ena => \fd|BankRegister|add1to31|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to31|DOUT\(27));

-- Location: FF_X56_Y40_N25
\fd|BankRegister|add1to7|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~55_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to7|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to7|DOUT\(27));

-- Location: FF_X56_Y40_N19
\fd|BankRegister|add1to23|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~55_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to23|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to23|DOUT\(27));

-- Location: LCCOMB_X56_Y40_N18
\fd|BankRegister|muxA|selected[27]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[27]~122_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to23|DOUT\(27)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to7|DOUT\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to7|DOUT\(27),
	datac => \fd|BankRegister|add1to23|DOUT\(27),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[27]~122_combout\);

-- Location: LCCOMB_X55_Y39_N20
\fd|BankRegister|muxA|selected[27]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[27]~123_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[27]~122_combout\ & ((\fd|BankRegister|add1to31|DOUT\(27)))) # 
-- (!\fd|BankRegister|muxA|selected[27]~122_combout\ & (\fd|BankRegister|add1to15|DOUT\(27))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[27]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to15|DOUT\(27),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to31|DOUT\(27),
	datad => \fd|BankRegister|muxA|selected[27]~122_combout\,
	combout => \fd|BankRegister|muxA|selected[27]~123_combout\);

-- Location: FF_X60_Y39_N3
\fd|BankRegister|add1to27|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~55_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to27|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to27|DOUT\(27));

-- Location: FF_X60_Y39_N25
\fd|BankRegister|add1to19|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~55_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to19|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to19|DOUT\(27));

-- Location: FF_X59_Y39_N25
\fd|BankRegister|add1to11|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~55_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to11|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to11|DOUT\(27));

-- Location: FF_X59_Y39_N1
\fd|BankRegister|add1to3|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~55_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to3|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to3|DOUT\(27));

-- Location: LCCOMB_X59_Y39_N24
\fd|BankRegister|muxA|selected[27]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[27]~117_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to11|DOUT\(27))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to3|DOUT\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to11|DOUT\(27),
	datad => \fd|BankRegister|add1to3|DOUT\(27),
	combout => \fd|BankRegister|muxA|selected[27]~117_combout\);

-- Location: LCCOMB_X60_Y39_N24
\fd|BankRegister|muxA|selected[27]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[27]~118_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[27]~117_combout\ & (\fd|BankRegister|add1to27|DOUT\(27))) # 
-- (!\fd|BankRegister|muxA|selected[27]~117_combout\ & ((\fd|BankRegister|add1to19|DOUT\(27)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[27]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to27|DOUT\(27),
	datac => \fd|BankRegister|add1to19|DOUT\(27),
	datad => \fd|BankRegister|muxA|selected[27]~117_combout\,
	combout => \fd|BankRegister|muxA|selected[27]~118_combout\);

-- Location: FF_X57_Y39_N1
\fd|BankRegister|add1to25|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~55_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to25|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to25|DOUT\(27));

-- Location: FF_X58_Y38_N9
\fd|BankRegister|add1to17|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~55_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to17|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to17|DOUT\(27));

-- Location: FF_X58_Y38_N19
\fd|BankRegister|add1to9|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~55_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to9|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to9|DOUT\(27));

-- Location: LCCOMB_X58_Y38_N18
\fd|BankRegister|muxA|selected[27]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[27]~119_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|add1to9|DOUT\(27)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to1|DOUT\(27) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to1|DOUT\(27),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to9|DOUT\(27),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[27]~119_combout\);

-- Location: LCCOMB_X58_Y38_N8
\fd|BankRegister|muxA|selected[27]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[27]~120_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[27]~119_combout\ & (\fd|BankRegister|add1to25|DOUT\(27))) # 
-- (!\fd|BankRegister|muxA|selected[27]~119_combout\ & ((\fd|BankRegister|add1to17|DOUT\(27)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[27]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to25|DOUT\(27),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to17|DOUT\(27),
	datad => \fd|BankRegister|muxA|selected[27]~119_combout\,
	combout => \fd|BankRegister|muxA|selected[27]~120_combout\);

-- Location: LCCOMB_X56_Y42_N8
\fd|BankRegister|muxA|selected[27]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[27]~121_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|muxA|selected[27]~118_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[27]~120_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[27]~118_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datac => \fd|BankRegister|muxA|selected[27]~120_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[27]~121_combout\);

-- Location: FF_X54_Y39_N21
\fd|BankRegister|add1to13|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~55_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to13|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to13|DOUT\(27));

-- Location: FF_X54_Y39_N23
\fd|BankRegister|add1to29|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~55_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to29|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to29|DOUT\(27));

-- Location: FF_X53_Y39_N23
\fd|BankRegister|add1to21|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~55_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to21|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to21|DOUT\(27));

-- Location: LCCOMB_X53_Y39_N6
\fd|BankRegister|add1to5|DOUT[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to5|DOUT[27]~feeder_combout\ = \fd|MuxRegRam|selected[27]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[27]~55_combout\,
	combout => \fd|BankRegister|add1to5|DOUT[27]~feeder_combout\);

-- Location: FF_X53_Y39_N7
\fd|BankRegister|add1to5|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to5|DOUT[27]~feeder_combout\,
	ena => \fd|BankRegister|add1to5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to5|DOUT\(27));

-- Location: LCCOMB_X53_Y39_N22
\fd|BankRegister|muxA|selected[27]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[27]~115_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\) # ((\fd|BankRegister|add1to21|DOUT\(27))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to5|DOUT\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to21|DOUT\(27),
	datad => \fd|BankRegister|add1to5|DOUT\(27),
	combout => \fd|BankRegister|muxA|selected[27]~115_combout\);

-- Location: LCCOMB_X54_Y39_N22
\fd|BankRegister|muxA|selected[27]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[27]~116_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[27]~115_combout\ & ((\fd|BankRegister|add1to29|DOUT\(27)))) # 
-- (!\fd|BankRegister|muxA|selected[27]~115_combout\ & (\fd|BankRegister|add1to13|DOUT\(27))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[27]~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to13|DOUT\(27),
	datac => \fd|BankRegister|add1to29|DOUT\(27),
	datad => \fd|BankRegister|muxA|selected[27]~115_combout\,
	combout => \fd|BankRegister|muxA|selected[27]~116_combout\);

-- Location: LCCOMB_X55_Y42_N16
\fd|BankRegister|muxA|selected[27]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[27]~124_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[27]~121_combout\ & (\fd|BankRegister|muxA|selected[27]~123_combout\)) # 
-- (!\fd|BankRegister|muxA|selected[27]~121_combout\ & ((\fd|BankRegister|muxA|selected[27]~116_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[27]~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|muxA|selected[27]~123_combout\,
	datac => \fd|BankRegister|muxA|selected[27]~121_combout\,
	datad => \fd|BankRegister|muxA|selected[27]~116_combout\,
	combout => \fd|BankRegister|muxA|selected[27]~124_combout\);

-- Location: LCCOMB_X55_Y42_N18
\fd|BankRegister|muxA|selected[27]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[27]~125_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & (\fd|BankRegister|muxA|selected[27]~114_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & 
-- ((\fd|BankRegister|muxA|selected[27]~124_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\,
	datac => \fd|BankRegister|muxA|selected[27]~114_combout\,
	datad => \fd|BankRegister|muxA|selected[27]~124_combout\,
	combout => \fd|BankRegister|muxA|selected[27]~125_combout\);

-- Location: LCCOMB_X55_Y39_N24
\fd|MuxSaidaBankRegister|selected[26]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[26]~7_combout\ = (\fd|MuxSaidaBankRegister|selected[31]~2_combout\) # ((!\ucfd|Mux3~0_combout\ & \fd|BankRegister|muxB|selected[26]~124_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Mux3~0_combout\,
	datac => \fd|MuxSaidaBankRegister|selected[31]~2_combout\,
	datad => \fd|BankRegister|muxB|selected[26]~124_combout\,
	combout => \fd|MuxSaidaBankRegister|selected[26]~7_combout\);

-- Location: FF_X53_Y44_N1
\fd|BankRegister|add1to24|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~53_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to24|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to24|DOUT\(26));

-- Location: FF_X53_Y46_N25
\fd|BankRegister|add1to20|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~53_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to20|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to20|DOUT\(26));

-- Location: FF_X53_Y45_N19
\fd|BankRegister|add1to18|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~53_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to18|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to18|DOUT\(26));

-- Location: FF_X53_Y42_N5
\fd|BankRegister|add1to22|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~53_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to22|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to22|DOUT\(26));

-- Location: LCCOMB_X53_Y42_N4
\fd|BankRegister|muxA|selected[26]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[26]~128_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|add1to22|DOUT\(26)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to18|DOUT\(26) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to18|DOUT\(26),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datac => \fd|BankRegister|add1to22|DOUT\(26),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[26]~128_combout\);

-- Location: LCCOMB_X53_Y46_N24
\fd|BankRegister|muxA|selected[26]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[26]~129_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[26]~128_combout\ & (\fd|BankRegister|add1to24|DOUT\(26))) # 
-- (!\fd|BankRegister|muxA|selected[26]~128_combout\ & ((\fd|BankRegister|add1to20|DOUT\(26)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[26]~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to24|DOUT\(26),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to20|DOUT\(26),
	datad => \fd|BankRegister|muxA|selected[26]~128_combout\,
	combout => \fd|BankRegister|muxA|selected[26]~129_combout\);

-- Location: FF_X50_Y41_N5
\fd|BankRegister|add1to2|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~53_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to2|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to2|DOUT\(26));

-- Location: LCCOMB_X54_Y45_N24
\fd|BankRegister|add1to4|DOUT[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to4|DOUT[26]~feeder_combout\ = \fd|MuxRegRam|selected[26]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[26]~53_combout\,
	combout => \fd|BankRegister|add1to4|DOUT[26]~feeder_combout\);

-- Location: FF_X54_Y45_N25
\fd|BankRegister|add1to4|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to4|DOUT[26]~feeder_combout\,
	ena => \fd|BankRegister|add1to4|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to4|DOUT\(26));

-- Location: LCCOMB_X54_Y45_N22
\fd|BankRegister|muxA|selected[26]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[26]~130_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to4|DOUT\(26)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to2|DOUT\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to2|DOUT\(26),
	datab => \fd|BankRegister|add1to4|DOUT\(26),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[26]~130_combout\);

-- Location: FF_X49_Y41_N31
\fd|BankRegister|add1to8|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~53_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to8|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to8|DOUT\(26));

-- Location: FF_X50_Y41_N31
\fd|BankRegister|add1to6|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~53_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to6|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to6|DOUT\(26));

-- Location: LCCOMB_X50_Y41_N30
\fd|BankRegister|muxA|selected[26]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[26]~131_combout\ = (\fd|BankRegister|muxA|selected[26]~130_combout\ & ((\fd|BankRegister|add1to8|DOUT\(26)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[26]~130_combout\ & (((\fd|BankRegister|add1to6|DOUT\(26) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[26]~130_combout\,
	datab => \fd|BankRegister|add1to8|DOUT\(26),
	datac => \fd|BankRegister|add1to6|DOUT\(26),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[26]~131_combout\);

-- Location: LCCOMB_X53_Y40_N8
\fd|BankRegister|muxA|selected[26]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[26]~132_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|muxA|selected[26]~129_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[26]~131_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|muxA|selected[26]~129_combout\,
	datad => \fd|BankRegister|muxA|selected[26]~131_combout\,
	combout => \fd|BankRegister|muxA|selected[26]~132_combout\);

-- Location: FF_X55_Y38_N27
\fd|BankRegister|add1to32|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~53_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to32|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to32|DOUT\(26));

-- Location: FF_X55_Y38_N21
\fd|BankRegister|add1to26|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~53_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to26|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to26|DOUT\(26));

-- Location: FF_X54_Y38_N19
\fd|BankRegister|add1to30|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~53_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to30|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to30|DOUT\(26));

-- Location: LCCOMB_X54_Y38_N18
\fd|BankRegister|muxA|selected[26]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[26]~133_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|add1to30|DOUT\(26)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to26|DOUT\(26) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to26|DOUT\(26),
	datac => \fd|BankRegister|add1to30|DOUT\(26),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[26]~133_combout\);

-- Location: FF_X54_Y38_N13
\fd|BankRegister|add1to28|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~53_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to28|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to28|DOUT\(26));

-- Location: LCCOMB_X54_Y38_N12
\fd|BankRegister|muxA|selected[26]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[26]~134_combout\ = (\fd|BankRegister|muxA|selected[26]~133_combout\ & ((\fd|BankRegister|add1to32|DOUT\(26)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[26]~133_combout\ & (((\fd|BankRegister|add1to28|DOUT\(26) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to32|DOUT\(26),
	datab => \fd|BankRegister|muxA|selected[26]~133_combout\,
	datac => \fd|BankRegister|add1to28|DOUT\(26),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[26]~134_combout\);

-- Location: FF_X54_Y47_N23
\fd|BankRegister|add1to16|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~53_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to16|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to16|DOUT\(26));

-- Location: FF_X55_Y47_N23
\fd|BankRegister|add1to10|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~53_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to10|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to10|DOUT\(26));

-- Location: FF_X54_Y47_N29
\fd|BankRegister|add1to12|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~53_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to12|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to12|DOUT\(26));

-- Location: LCCOMB_X54_Y47_N28
\fd|BankRegister|muxA|selected[26]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[26]~126_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|add1to12|DOUT\(26)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to10|DOUT\(26) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to10|DOUT\(26),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to12|DOUT\(26),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[26]~126_combout\);

-- Location: LCCOMB_X54_Y47_N22
\fd|BankRegister|muxA|selected[26]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[26]~127_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[26]~126_combout\ & ((\fd|BankRegister|add1to16|DOUT\(26)))) # 
-- (!\fd|BankRegister|muxA|selected[26]~126_combout\ & (\fd|BankRegister|add1to14|DOUT\(26))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[26]~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to14|DOUT\(26),
	datac => \fd|BankRegister|add1to16|DOUT\(26),
	datad => \fd|BankRegister|muxA|selected[26]~126_combout\,
	combout => \fd|BankRegister|muxA|selected[26]~127_combout\);

-- Location: LCCOMB_X55_Y40_N20
\fd|BankRegister|muxA|selected[26]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[26]~135_combout\ = (\fd|BankRegister|muxA|selected[26]~132_combout\ & (((\fd|BankRegister|muxA|selected[26]~134_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[26]~132_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[26]~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[26]~132_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|muxA|selected[26]~134_combout\,
	datad => \fd|BankRegister|muxA|selected[26]~127_combout\,
	combout => \fd|BankRegister|muxA|selected[26]~135_combout\);

-- Location: FF_X61_Y41_N25
\fd|BankRegister|add1to11|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~53_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to11|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to11|DOUT\(26));

-- Location: FF_X58_Y40_N3
\fd|BankRegister|add1to27|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~53_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to27|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to27|DOUT\(26));

-- Location: FF_X61_Y41_N9
\fd|BankRegister|add1to3|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~53_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to3|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to3|DOUT\(26));

-- Location: FF_X58_Y40_N25
\fd|BankRegister|add1to19|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~53_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to19|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to19|DOUT\(26));

-- Location: LCCOMB_X58_Y40_N24
\fd|BankRegister|muxA|selected[26]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[26]~136_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to19|DOUT\(26)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to3|DOUT\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to3|DOUT\(26),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to19|DOUT\(26),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[26]~136_combout\);

-- Location: LCCOMB_X58_Y40_N2
\fd|BankRegister|muxA|selected[26]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[26]~137_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[26]~136_combout\ & ((\fd|BankRegister|add1to27|DOUT\(26)))) # 
-- (!\fd|BankRegister|muxA|selected[26]~136_combout\ & (\fd|BankRegister|add1to11|DOUT\(26))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[26]~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to11|DOUT\(26),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to27|DOUT\(26),
	datad => \fd|BankRegister|muxA|selected[26]~136_combout\,
	combout => \fd|BankRegister|muxA|selected[26]~137_combout\);

-- Location: FF_X55_Y43_N7
\fd|BankRegister|add1to7|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~53_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to7|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to7|DOUT\(26));

-- Location: FF_X54_Y41_N13
\fd|BankRegister|add1to15|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~53_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to15|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to15|DOUT\(26));

-- Location: LCCOMB_X54_Y41_N12
\fd|BankRegister|muxA|selected[26]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[26]~143_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|add1to15|DOUT\(26)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to7|DOUT\(26) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to7|DOUT\(26),
	datac => \fd|BankRegister|add1to15|DOUT\(26),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[26]~143_combout\);

-- Location: FF_X54_Y41_N3
\fd|BankRegister|add1to31|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|MuxRegRam|selected[26]~53_combout\,
	ena => \fd|BankRegister|add1to31|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to31|DOUT\(26));

-- Location: FF_X55_Y43_N23
\fd|BankRegister|add1to23|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~53_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to23|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to23|DOUT\(26));

-- Location: LCCOMB_X54_Y41_N24
\fd|BankRegister|muxA|selected[26]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[26]~144_combout\ = (\fd|BankRegister|muxA|selected[26]~143_combout\ & ((\fd|BankRegister|add1to31|DOUT\(26)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[26]~143_combout\ & (((\fd|BankRegister|add1to23|DOUT\(26) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[26]~143_combout\,
	datab => \fd|BankRegister|add1to31|DOUT\(26),
	datac => \fd|BankRegister|add1to23|DOUT\(26),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[26]~144_combout\);

-- Location: FF_X54_Y39_N13
\fd|BankRegister|add1to29|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~53_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to29|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to29|DOUT\(26));

-- Location: FF_X54_Y40_N19
\fd|BankRegister|add1to21|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~53_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to21|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to21|DOUT\(26));

-- Location: LCCOMB_X52_Y41_N20
\fd|BankRegister|add1to5|DOUT[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to5|DOUT[26]~feeder_combout\ = \fd|MuxRegRam|selected[26]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[26]~53_combout\,
	combout => \fd|BankRegister|add1to5|DOUT[26]~feeder_combout\);

-- Location: FF_X52_Y41_N21
\fd|BankRegister|add1to5|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to5|DOUT[26]~feeder_combout\,
	ena => \fd|BankRegister|add1to5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to5|DOUT\(26));

-- Location: FF_X54_Y40_N29
\fd|BankRegister|add1to13|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~53_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to13|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to13|DOUT\(26));

-- Location: LCCOMB_X54_Y40_N28
\fd|BankRegister|muxA|selected[26]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[26]~138_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|add1to13|DOUT\(26)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to5|DOUT\(26) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to5|DOUT\(26),
	datac => \fd|BankRegister|add1to13|DOUT\(26),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[26]~138_combout\);

-- Location: LCCOMB_X54_Y40_N18
\fd|BankRegister|muxA|selected[26]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[26]~139_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[26]~138_combout\ & (\fd|BankRegister|add1to29|DOUT\(26))) # 
-- (!\fd|BankRegister|muxA|selected[26]~138_combout\ & ((\fd|BankRegister|add1to21|DOUT\(26)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[26]~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to29|DOUT\(26),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to21|DOUT\(26),
	datad => \fd|BankRegister|muxA|selected[26]~138_combout\,
	combout => \fd|BankRegister|muxA|selected[26]~139_combout\);

-- Location: FF_X57_Y39_N17
\fd|BankRegister|add1to1|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~53_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to1|DOUT\(26));

-- Location: FF_X58_Y38_N23
\fd|BankRegister|add1to17|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~53_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to17|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to17|DOUT\(26));

-- Location: LCCOMB_X58_Y38_N22
\fd|BankRegister|muxA|selected[26]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[26]~140_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to17|DOUT\(26)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to1|DOUT\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to1|DOUT\(26),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to17|DOUT\(26),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[26]~140_combout\);

-- Location: FF_X58_Y38_N13
\fd|BankRegister|add1to9|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~53_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to9|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to9|DOUT\(26));

-- Location: FF_X57_Y39_N3
\fd|BankRegister|add1to25|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~53_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to25|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to25|DOUT\(26));

-- Location: LCCOMB_X58_Y38_N12
\fd|BankRegister|muxA|selected[26]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[26]~141_combout\ = (\fd|BankRegister|muxA|selected[26]~140_combout\ & (((\fd|BankRegister|add1to25|DOUT\(26))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[26]~140_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to9|DOUT\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[26]~140_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to9|DOUT\(26),
	datad => \fd|BankRegister|add1to25|DOUT\(26),
	combout => \fd|BankRegister|muxA|selected[26]~141_combout\);

-- Location: LCCOMB_X55_Y40_N18
\fd|BankRegister|muxA|selected[26]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[26]~142_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[26]~139_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & \fd|BankRegister|muxA|selected[26]~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|muxA|selected[26]~139_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datad => \fd|BankRegister|muxA|selected[26]~141_combout\,
	combout => \fd|BankRegister|muxA|selected[26]~142_combout\);

-- Location: LCCOMB_X55_Y40_N24
\fd|BankRegister|muxA|selected[26]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[26]~145_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[26]~142_combout\ & ((\fd|BankRegister|muxA|selected[26]~144_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[26]~142_combout\ & (\fd|BankRegister|muxA|selected[26]~137_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[26]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[26]~137_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|muxA|selected[26]~144_combout\,
	datad => \fd|BankRegister|muxA|selected[26]~142_combout\,
	combout => \fd|BankRegister|muxA|selected[26]~145_combout\);

-- Location: LCCOMB_X55_Y40_N30
\fd|BankRegister|muxA|selected[26]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[26]~146_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & (\fd|BankRegister|muxA|selected[26]~135_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & 
-- ((\fd|BankRegister|muxA|selected[26]~145_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\,
	datab => \fd|BankRegister|muxA|selected[26]~135_combout\,
	datad => \fd|BankRegister|muxA|selected[26]~145_combout\,
	combout => \fd|BankRegister|muxA|selected[26]~146_combout\);

-- Location: FF_X55_Y38_N5
\fd|BankRegister|add1to26|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~51_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to26|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to26|DOUT\(25));

-- Location: FF_X54_Y38_N27
\fd|BankRegister|add1to28|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~51_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to28|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to28|DOUT\(25));

-- Location: LCCOMB_X54_Y38_N26
\fd|BankRegister|muxA|selected[25]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[25]~154_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|add1to28|DOUT\(25)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to26|DOUT\(25) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to26|DOUT\(25),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to28|DOUT\(25),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[25]~154_combout\);

-- Location: FF_X55_Y38_N15
\fd|BankRegister|add1to32|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~51_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to32|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to32|DOUT\(25));

-- Location: FF_X54_Y38_N25
\fd|BankRegister|add1to30|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~51_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to30|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to30|DOUT\(25));

-- Location: LCCOMB_X54_Y38_N24
\fd|BankRegister|muxA|selected[25]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[25]~155_combout\ = (\fd|BankRegister|muxA|selected[25]~154_combout\ & ((\fd|BankRegister|add1to32|DOUT\(25)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[25]~154_combout\ & (((\fd|BankRegister|add1to30|DOUT\(25) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[25]~154_combout\,
	datab => \fd|BankRegister|add1to32|DOUT\(25),
	datac => \fd|BankRegister|add1to30|DOUT\(25),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[25]~155_combout\);

-- Location: FF_X54_Y46_N23
\fd|BankRegister|add1to18|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~51_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to18|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to18|DOUT\(25));

-- Location: FF_X54_Y46_N13
\fd|BankRegister|add1to20|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~51_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to20|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to20|DOUT\(25));

-- Location: LCCOMB_X54_Y46_N12
\fd|BankRegister|muxA|selected[25]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[25]~147_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to20|DOUT\(25)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to18|DOUT\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to18|DOUT\(25),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datac => \fd|BankRegister|add1to20|DOUT\(25),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[25]~147_combout\);

-- Location: FF_X53_Y42_N7
\fd|BankRegister|add1to22|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~51_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to22|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to22|DOUT\(25));

-- Location: LCCOMB_X53_Y42_N0
\fd|BankRegister|muxA|selected[25]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[25]~148_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[25]~147_combout\ & (\fd|BankRegister|add1to24|DOUT\(25))) # 
-- (!\fd|BankRegister|muxA|selected[25]~147_combout\ & ((\fd|BankRegister|add1to22|DOUT\(25)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|muxA|selected[25]~147_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|muxA|selected[25]~147_combout\,
	datac => \fd|BankRegister|add1to24|DOUT\(25),
	datad => \fd|BankRegister|add1to22|DOUT\(25),
	combout => \fd|BankRegister|muxA|selected[25]~148_combout\);

-- Location: FF_X54_Y43_N31
\fd|BankRegister|add1to16|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~51_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to16|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to16|DOUT\(25));

-- Location: FF_X53_Y43_N3
\fd|BankRegister|add1to10|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~51_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to10|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to10|DOUT\(25));

-- Location: FF_X53_Y43_N21
\fd|BankRegister|add1to14|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~51_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to14|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to14|DOUT\(25));

-- Location: LCCOMB_X53_Y43_N20
\fd|BankRegister|muxA|selected[25]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[25]~149_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|add1to14|DOUT\(25)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to10|DOUT\(25) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to10|DOUT\(25),
	datac => \fd|BankRegister|add1to14|DOUT\(25),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[25]~149_combout\);

-- Location: FF_X54_Y43_N5
\fd|BankRegister|add1to12|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~51_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to12|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to12|DOUT\(25));

-- Location: LCCOMB_X54_Y43_N4
\fd|BankRegister|muxA|selected[25]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[25]~150_combout\ = (\fd|BankRegister|muxA|selected[25]~149_combout\ & ((\fd|BankRegister|add1to16|DOUT\(25)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[25]~149_combout\ & (((\fd|BankRegister|add1to12|DOUT\(25) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to16|DOUT\(25),
	datab => \fd|BankRegister|muxA|selected[25]~149_combout\,
	datac => \fd|BankRegister|add1to12|DOUT\(25),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[25]~150_combout\);

-- Location: FF_X50_Y41_N23
\fd|BankRegister|add1to2|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~51_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to2|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to2|DOUT\(25));

-- Location: LCCOMB_X50_Y41_N0
\fd|BankRegister|add1to6|DOUT[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to6|DOUT[25]~feeder_combout\ = \fd|MuxRegRam|selected[25]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[25]~51_combout\,
	combout => \fd|BankRegister|add1to6|DOUT[25]~feeder_combout\);

-- Location: FF_X50_Y41_N1
\fd|BankRegister|add1to6|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to6|DOUT[25]~feeder_combout\,
	ena => \fd|BankRegister|add1to6|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to6|DOUT\(25));

-- Location: LCCOMB_X54_Y46_N16
\fd|BankRegister|muxA|selected[25]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[25]~151_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|add1to6|DOUT\(25)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to2|DOUT\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to2|DOUT\(25),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to6|DOUT\(25),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[25]~151_combout\);

-- Location: LCCOMB_X55_Y46_N18
\fd|BankRegister|add1to4|DOUT[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to4|DOUT[25]~feeder_combout\ = \fd|MuxRegRam|selected[25]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[25]~51_combout\,
	combout => \fd|BankRegister|add1to4|DOUT[25]~feeder_combout\);

-- Location: FF_X55_Y46_N19
\fd|BankRegister|add1to4|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to4|DOUT[25]~feeder_combout\,
	ena => \fd|BankRegister|add1to4|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to4|DOUT\(25));

-- Location: FF_X52_Y41_N1
\fd|BankRegister|add1to8|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~51_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to8|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to8|DOUT\(25));

-- Location: LCCOMB_X55_Y46_N12
\fd|BankRegister|muxA|selected[25]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[25]~152_combout\ = (\fd|BankRegister|muxA|selected[25]~151_combout\ & (((\fd|BankRegister|add1to8|DOUT\(25)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[25]~151_combout\ & (\fd|BankRegister|add1to4|DOUT\(25) & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[25]~151_combout\,
	datab => \fd|BankRegister|add1to4|DOUT\(25),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datad => \fd|BankRegister|add1to8|DOUT\(25),
	combout => \fd|BankRegister|muxA|selected[25]~152_combout\);

-- Location: LCCOMB_X55_Y43_N12
\fd|BankRegister|muxA|selected[25]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[25]~153_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|muxA|selected[25]~150_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[25]~152_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|muxA|selected[25]~150_combout\,
	datad => \fd|BankRegister|muxA|selected[25]~152_combout\,
	combout => \fd|BankRegister|muxA|selected[25]~153_combout\);

-- Location: LCCOMB_X55_Y40_N4
\fd|BankRegister|muxA|selected[25]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[25]~156_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[25]~153_combout\ & (\fd|BankRegister|muxA|selected[25]~155_combout\)) # 
-- (!\fd|BankRegister|muxA|selected[25]~153_combout\ & ((\fd|BankRegister|muxA|selected[25]~148_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[25]~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[25]~155_combout\,
	datab => \fd|BankRegister|muxA|selected[25]~148_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datad => \fd|BankRegister|muxA|selected[25]~153_combout\,
	combout => \fd|BankRegister|muxA|selected[25]~156_combout\);

-- Location: FF_X57_Y39_N11
\fd|BankRegister|add1to1|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~51_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to1|DOUT\(25));

-- Location: FF_X58_Y38_N31
\fd|BankRegister|add1to9|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~51_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to9|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to9|DOUT\(25));

-- Location: LCCOMB_X58_Y38_N30
\fd|BankRegister|muxA|selected[25]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[25]~161_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|add1to9|DOUT\(25)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to1|DOUT\(25) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to1|DOUT\(25),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to9|DOUT\(25),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[25]~161_combout\);

-- Location: FF_X57_Y39_N21
\fd|BankRegister|add1to25|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~51_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to25|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to25|DOUT\(25));

-- Location: FF_X58_Y38_N5
\fd|BankRegister|add1to17|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~51_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to17|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to17|DOUT\(25));

-- Location: LCCOMB_X58_Y38_N4
\fd|BankRegister|muxA|selected[25]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[25]~162_combout\ = (\fd|BankRegister|muxA|selected[25]~161_combout\ & ((\fd|BankRegister|add1to25|DOUT\(25)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[25]~161_combout\ & (((\fd|BankRegister|add1to17|DOUT\(25) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[25]~161_combout\,
	datab => \fd|BankRegister|add1to25|DOUT\(25),
	datac => \fd|BankRegister|add1to17|DOUT\(25),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[25]~162_combout\);

-- Location: FF_X59_Y39_N31
\fd|BankRegister|add1to11|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~51_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to11|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to11|DOUT\(25));

-- Location: FF_X59_Y39_N11
\fd|BankRegister|add1to3|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~51_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to3|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to3|DOUT\(25));

-- Location: LCCOMB_X59_Y39_N30
\fd|BankRegister|muxA|selected[25]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[25]~159_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to11|DOUT\(25))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to3|DOUT\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to11|DOUT\(25),
	datad => \fd|BankRegister|add1to3|DOUT\(25),
	combout => \fd|BankRegister|muxA|selected[25]~159_combout\);

-- Location: FF_X60_Y39_N1
\fd|BankRegister|add1to19|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~51_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to19|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to19|DOUT\(25));

-- Location: FF_X60_Y39_N27
\fd|BankRegister|add1to27|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~51_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to27|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to27|DOUT\(25));

-- Location: LCCOMB_X60_Y39_N0
\fd|BankRegister|muxA|selected[25]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[25]~160_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[25]~159_combout\ & ((\fd|BankRegister|add1to27|DOUT\(25)))) # 
-- (!\fd|BankRegister|muxA|selected[25]~159_combout\ & (\fd|BankRegister|add1to19|DOUT\(25))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|muxA|selected[25]~159_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|muxA|selected[25]~159_combout\,
	datac => \fd|BankRegister|add1to19|DOUT\(25),
	datad => \fd|BankRegister|add1to27|DOUT\(25),
	combout => \fd|BankRegister|muxA|selected[25]~160_combout\);

-- Location: LCCOMB_X59_Y40_N10
\fd|BankRegister|muxA|selected[25]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[25]~163_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\) # (\fd|BankRegister|muxA|selected[25]~160_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|muxA|selected[25]~162_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[25]~162_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datad => \fd|BankRegister|muxA|selected[25]~160_combout\,
	combout => \fd|BankRegister|muxA|selected[25]~163_combout\);

-- Location: LCCOMB_X56_Y40_N2
\fd|BankRegister|add1to7|DOUT[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to7|DOUT[25]~feeder_combout\ = \fd|MuxRegRam|selected[25]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[25]~51_combout\,
	combout => \fd|BankRegister|add1to7|DOUT[25]~feeder_combout\);

-- Location: FF_X56_Y40_N3
\fd|BankRegister|add1to7|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to7|DOUT[25]~feeder_combout\,
	ena => \fd|BankRegister|add1to7|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to7|DOUT\(25));

-- Location: FF_X56_Y40_N21
\fd|BankRegister|add1to23|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~51_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to23|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to23|DOUT\(25));

-- Location: LCCOMB_X56_Y40_N20
\fd|BankRegister|muxA|selected[25]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[25]~164_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to23|DOUT\(25)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to7|DOUT\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to7|DOUT\(25),
	datac => \fd|BankRegister|add1to23|DOUT\(25),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[25]~164_combout\);

-- Location: FF_X55_Y39_N1
\fd|BankRegister|add1to31|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|MuxRegRam|selected[25]~51_combout\,
	ena => \fd|BankRegister|add1to31|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to31|DOUT\(25));

-- Location: FF_X55_Y39_N23
\fd|BankRegister|add1to15|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~51_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to15|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to15|DOUT\(25));

-- Location: LCCOMB_X55_Y40_N14
\fd|BankRegister|muxA|selected[25]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[25]~165_combout\ = (\fd|BankRegister|muxA|selected[25]~164_combout\ & ((\fd|BankRegister|add1to31|DOUT\(25)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[25]~164_combout\ & (((\fd|BankRegister|add1to15|DOUT\(25) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[25]~164_combout\,
	datab => \fd|BankRegister|add1to31|DOUT\(25),
	datac => \fd|BankRegister|add1to15|DOUT\(25),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[25]~165_combout\);

-- Location: FF_X54_Y39_N19
\fd|BankRegister|add1to13|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~51_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to13|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to13|DOUT\(25));

-- Location: FF_X54_Y39_N5
\fd|BankRegister|add1to29|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~51_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to29|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to29|DOUT\(25));

-- Location: LCCOMB_X53_Y39_N16
\fd|BankRegister|add1to5|DOUT[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to5|DOUT[25]~feeder_combout\ = \fd|MuxRegRam|selected[25]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[25]~51_combout\,
	combout => \fd|BankRegister|add1to5|DOUT[25]~feeder_combout\);

-- Location: FF_X53_Y39_N17
\fd|BankRegister|add1to5|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to5|DOUT[25]~feeder_combout\,
	ena => \fd|BankRegister|add1to5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to5|DOUT\(25));

-- Location: FF_X53_Y39_N25
\fd|BankRegister|add1to21|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~51_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to21|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to21|DOUT\(25));

-- Location: LCCOMB_X53_Y39_N24
\fd|BankRegister|muxA|selected[25]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[25]~157_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|add1to21|DOUT\(25)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to5|DOUT\(25) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to5|DOUT\(25),
	datac => \fd|BankRegister|add1to21|DOUT\(25),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[25]~157_combout\);

-- Location: LCCOMB_X54_Y39_N4
\fd|BankRegister|muxA|selected[25]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[25]~158_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[25]~157_combout\ & ((\fd|BankRegister|add1to29|DOUT\(25)))) # 
-- (!\fd|BankRegister|muxA|selected[25]~157_combout\ & (\fd|BankRegister|add1to13|DOUT\(25))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[25]~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to13|DOUT\(25),
	datac => \fd|BankRegister|add1to29|DOUT\(25),
	datad => \fd|BankRegister|muxA|selected[25]~157_combout\,
	combout => \fd|BankRegister|muxA|selected[25]~158_combout\);

-- Location: LCCOMB_X55_Y40_N0
\fd|BankRegister|muxA|selected[25]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[25]~166_combout\ = (\fd|BankRegister|muxA|selected[25]~163_combout\ & ((\fd|BankRegister|muxA|selected[25]~165_combout\) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[25]~163_combout\ & (((\fd|BankRegister|muxA|selected[25]~158_combout\ & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[25]~163_combout\,
	datab => \fd|BankRegister|muxA|selected[25]~165_combout\,
	datac => \fd|BankRegister|muxA|selected[25]~158_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[25]~166_combout\);

-- Location: LCCOMB_X55_Y40_N6
\fd|BankRegister|muxA|selected[25]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[25]~167_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & (\fd|BankRegister|muxA|selected[25]~156_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & 
-- ((\fd|BankRegister|muxA|selected[25]~166_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\,
	datac => \fd|BankRegister|muxA|selected[25]~156_combout\,
	datad => \fd|BankRegister|muxA|selected[25]~166_combout\,
	combout => \fd|BankRegister|muxA|selected[25]~167_combout\);

-- Location: LCCOMB_X60_Y41_N6
\fd|MuxSaidaBankRegister|selected[25]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[25]~8_combout\ = (\fd|MuxSaidaBankRegister|selected[31]~2_combout\) # ((\fd|BankRegister|muxB|selected[25]~145_combout\ & !\ucfd|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|MuxSaidaBankRegister|selected[31]~2_combout\,
	datac => \fd|BankRegister|muxB|selected[25]~145_combout\,
	datad => \ucfd|Mux3~0_combout\,
	combout => \fd|MuxSaidaBankRegister|selected[25]~8_combout\);

-- Location: FF_X57_Y39_N25
\fd|BankRegister|add1to1|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~49_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to1|DOUT\(24));

-- Location: FF_X60_Y38_N23
\fd|BankRegister|add1to17|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~49_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to17|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to17|DOUT\(24));

-- Location: LCCOMB_X60_Y38_N22
\fd|BankRegister|muxA|selected[24]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[24]~182_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to17|DOUT\(24)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to1|DOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to1|DOUT\(24),
	datac => \fd|BankRegister|add1to17|DOUT\(24),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[24]~182_combout\);

-- Location: FF_X60_Y38_N1
\fd|BankRegister|add1to9|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~49_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to9|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to9|DOUT\(24));

-- Location: FF_X57_Y39_N27
\fd|BankRegister|add1to25|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~49_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to25|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to25|DOUT\(24));

-- Location: LCCOMB_X60_Y38_N0
\fd|BankRegister|muxA|selected[24]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[24]~183_combout\ = (\fd|BankRegister|muxA|selected[24]~182_combout\ & (((\fd|BankRegister|add1to25|DOUT\(24))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[24]~182_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to9|DOUT\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[24]~182_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to9|DOUT\(24),
	datad => \fd|BankRegister|add1to25|DOUT\(24),
	combout => \fd|BankRegister|muxA|selected[24]~183_combout\);

-- Location: FF_X54_Y40_N23
\fd|BankRegister|add1to13|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~49_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to13|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to13|DOUT\(24));

-- Location: LCCOMB_X63_Y43_N4
\fd|BankRegister|add1to5|DOUT[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to5|DOUT[24]~feeder_combout\ = \fd|MuxRegRam|selected[24]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[24]~49_combout\,
	combout => \fd|BankRegister|add1to5|DOUT[24]~feeder_combout\);

-- Location: FF_X63_Y43_N5
\fd|BankRegister|add1to5|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to5|DOUT[24]~feeder_combout\,
	ena => \fd|BankRegister|add1to5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to5|DOUT\(24));

-- Location: LCCOMB_X54_Y40_N22
\fd|BankRegister|muxA|selected[24]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[24]~180_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\) # ((\fd|BankRegister|add1to13|DOUT\(24))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to5|DOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to13|DOUT\(24),
	datad => \fd|BankRegister|add1to5|DOUT\(24),
	combout => \fd|BankRegister|muxA|selected[24]~180_combout\);

-- Location: FF_X53_Y40_N25
\fd|BankRegister|add1to29|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~49_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to29|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to29|DOUT\(24));

-- Location: FF_X53_Y40_N15
\fd|BankRegister|add1to21|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~49_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to21|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to21|DOUT\(24));

-- Location: LCCOMB_X53_Y40_N14
\fd|BankRegister|muxA|selected[24]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[24]~181_combout\ = (\fd|BankRegister|muxA|selected[24]~180_combout\ & ((\fd|BankRegister|add1to29|DOUT\(24)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[24]~180_combout\ & (((\fd|BankRegister|add1to21|DOUT\(24) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[24]~180_combout\,
	datab => \fd|BankRegister|add1to29|DOUT\(24),
	datac => \fd|BankRegister|add1to21|DOUT\(24),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[24]~181_combout\);

-- Location: LCCOMB_X57_Y43_N6
\fd|BankRegister|muxA|selected[24]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[24]~184_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[24]~181_combout\))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|muxA|selected[24]~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[24]~183_combout\,
	datab => \fd|BankRegister|muxA|selected[24]~181_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[24]~184_combout\);

-- Location: FF_X56_Y43_N1
\fd|BankRegister|add1to23|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~49_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to23|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to23|DOUT\(24));

-- Location: LCCOMB_X55_Y43_N4
\fd|BankRegister|add1to7|DOUT[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to7|DOUT[24]~feeder_combout\ = \fd|MuxRegRam|selected[24]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[24]~49_combout\,
	combout => \fd|BankRegister|add1to7|DOUT[24]~feeder_combout\);

-- Location: FF_X55_Y43_N5
\fd|BankRegister|add1to7|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to7|DOUT[24]~feeder_combout\,
	ena => \fd|BankRegister|add1to7|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to7|DOUT\(24));

-- Location: FF_X58_Y43_N13
\fd|BankRegister|add1to15|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~49_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to15|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to15|DOUT\(24));

-- Location: LCCOMB_X58_Y43_N12
\fd|BankRegister|muxA|selected[24]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[24]~185_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to15|DOUT\(24)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to7|DOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to7|DOUT\(24),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to15|DOUT\(24),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[24]~185_combout\);

-- Location: LCCOMB_X57_Y43_N0
\fd|BankRegister|muxA|selected[24]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[24]~186_combout\ = (\fd|BankRegister|muxA|selected[24]~185_combout\ & (((\fd|BankRegister|add1to31|DOUT\(24)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[24]~185_combout\ & (\fd|BankRegister|add1to23|DOUT\(24) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to23|DOUT\(24),
	datab => \fd|BankRegister|muxA|selected[24]~185_combout\,
	datac => \fd|BankRegister|add1to31|DOUT\(24),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[24]~186_combout\);

-- Location: FF_X61_Y41_N15
\fd|BankRegister|add1to11|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~49_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to11|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to11|DOUT\(24));

-- Location: FF_X57_Y43_N19
\fd|BankRegister|add1to27|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~49_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to27|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to27|DOUT\(24));

-- Location: FF_X61_Y41_N23
\fd|BankRegister|add1to3|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~49_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to3|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to3|DOUT\(24));

-- Location: FF_X57_Y43_N17
\fd|BankRegister|add1to19|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~49_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to19|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to19|DOUT\(24));

-- Location: LCCOMB_X57_Y43_N16
\fd|BankRegister|muxA|selected[24]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[24]~178_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to19|DOUT\(24)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to3|DOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to3|DOUT\(24),
	datac => \fd|BankRegister|add1to19|DOUT\(24),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[24]~178_combout\);

-- Location: LCCOMB_X57_Y43_N18
\fd|BankRegister|muxA|selected[24]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[24]~179_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[24]~178_combout\ & ((\fd|BankRegister|add1to27|DOUT\(24)))) # 
-- (!\fd|BankRegister|muxA|selected[24]~178_combout\ & (\fd|BankRegister|add1to11|DOUT\(24))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[24]~178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to11|DOUT\(24),
	datac => \fd|BankRegister|add1to27|DOUT\(24),
	datad => \fd|BankRegister|muxA|selected[24]~178_combout\,
	combout => \fd|BankRegister|muxA|selected[24]~179_combout\);

-- Location: LCCOMB_X57_Y43_N30
\fd|BankRegister|muxA|selected[24]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[24]~187_combout\ = (\fd|BankRegister|muxA|selected[24]~184_combout\ & ((\fd|BankRegister|muxA|selected[24]~186_combout\) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[24]~184_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & \fd|BankRegister|muxA|selected[24]~179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[24]~184_combout\,
	datab => \fd|BankRegister|muxA|selected[24]~186_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datad => \fd|BankRegister|muxA|selected[24]~179_combout\,
	combout => \fd|BankRegister|muxA|selected[24]~187_combout\);

-- Location: FF_X55_Y47_N13
\fd|BankRegister|add1to10|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~49_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to10|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to10|DOUT\(24));

-- Location: FF_X54_Y47_N15
\fd|BankRegister|add1to12|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~49_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to12|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to12|DOUT\(24));

-- Location: LCCOMB_X54_Y47_N14
\fd|BankRegister|muxA|selected[24]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[24]~168_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to12|DOUT\(24)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to10|DOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to10|DOUT\(24),
	datac => \fd|BankRegister|add1to12|DOUT\(24),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[24]~168_combout\);

-- Location: FF_X54_Y47_N17
\fd|BankRegister|add1to16|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~49_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to16|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to16|DOUT\(24));

-- Location: FF_X53_Y47_N19
\fd|BankRegister|add1to14|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~49_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to14|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to14|DOUT\(24));

-- Location: LCCOMB_X54_Y47_N16
\fd|BankRegister|muxA|selected[24]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[24]~169_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[24]~168_combout\ & (\fd|BankRegister|add1to16|DOUT\(24))) # 
-- (!\fd|BankRegister|muxA|selected[24]~168_combout\ & ((\fd|BankRegister|add1to14|DOUT\(24)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|muxA|selected[24]~168_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|muxA|selected[24]~168_combout\,
	datac => \fd|BankRegister|add1to16|DOUT\(24),
	datad => \fd|BankRegister|add1to14|DOUT\(24),
	combout => \fd|BankRegister|muxA|selected[24]~169_combout\);

-- Location: FF_X55_Y38_N25
\fd|BankRegister|add1to26|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~49_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to26|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to26|DOUT\(24));

-- Location: FF_X54_Y38_N23
\fd|BankRegister|add1to30|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~49_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to30|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to30|DOUT\(24));

-- Location: LCCOMB_X54_Y38_N22
\fd|BankRegister|muxA|selected[24]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[24]~175_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|add1to30|DOUT\(24)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to26|DOUT\(24) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to26|DOUT\(24),
	datac => \fd|BankRegister|add1to30|DOUT\(24),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[24]~175_combout\);

-- Location: FF_X55_Y38_N19
\fd|BankRegister|add1to32|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~49_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to32|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to32|DOUT\(24));

-- Location: FF_X54_Y38_N5
\fd|BankRegister|add1to28|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~49_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to28|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to28|DOUT\(24));

-- Location: LCCOMB_X54_Y38_N4
\fd|BankRegister|muxA|selected[24]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[24]~176_combout\ = (\fd|BankRegister|muxA|selected[24]~175_combout\ & ((\fd|BankRegister|add1to32|DOUT\(24)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[24]~175_combout\ & (((\fd|BankRegister|add1to28|DOUT\(24) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[24]~175_combout\,
	datab => \fd|BankRegister|add1to32|DOUT\(24),
	datac => \fd|BankRegister|add1to28|DOUT\(24),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[24]~176_combout\);

-- Location: FF_X50_Y41_N3
\fd|BankRegister|add1to6|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~49_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to6|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to6|DOUT\(24));

-- Location: LCCOMB_X52_Y41_N10
\fd|BankRegister|add1to8|DOUT[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to8|DOUT[24]~feeder_combout\ = \fd|MuxRegRam|selected[24]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[24]~49_combout\,
	combout => \fd|BankRegister|add1to8|DOUT[24]~feeder_combout\);

-- Location: FF_X52_Y41_N11
\fd|BankRegister|add1to8|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to8|DOUT[24]~feeder_combout\,
	ena => \fd|BankRegister|add1to8|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to8|DOUT\(24));

-- Location: FF_X50_Y41_N29
\fd|BankRegister|add1to2|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~49_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to2|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to2|DOUT\(24));

-- Location: FF_X60_Y46_N13
\fd|BankRegister|add1to4|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~49_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to4|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to4|DOUT\(24));

-- Location: LCCOMB_X57_Y43_N4
\fd|BankRegister|muxA|selected[24]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[24]~172_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to4|DOUT\(24)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to2|DOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to2|DOUT\(24),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datad => \fd|BankRegister|add1to4|DOUT\(24),
	combout => \fd|BankRegister|muxA|selected[24]~172_combout\);

-- Location: LCCOMB_X56_Y43_N14
\fd|BankRegister|muxA|selected[24]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[24]~173_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[24]~172_combout\ & ((\fd|BankRegister|add1to8|DOUT\(24)))) # 
-- (!\fd|BankRegister|muxA|selected[24]~172_combout\ & (\fd|BankRegister|add1to6|DOUT\(24))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[24]~172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to6|DOUT\(24),
	datab => \fd|BankRegister|add1to8|DOUT\(24),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datad => \fd|BankRegister|muxA|selected[24]~172_combout\,
	combout => \fd|BankRegister|muxA|selected[24]~173_combout\);

-- Location: FF_X53_Y42_N17
\fd|BankRegister|add1to24|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~49_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to24|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to24|DOUT\(24));

-- Location: FF_X54_Y42_N31
\fd|BankRegister|add1to20|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~49_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to20|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to20|DOUT\(24));

-- Location: FF_X53_Y45_N15
\fd|BankRegister|add1to18|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~49_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to18|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to18|DOUT\(24));

-- Location: FF_X53_Y42_N3
\fd|BankRegister|add1to22|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~49_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to22|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to22|DOUT\(24));

-- Location: LCCOMB_X53_Y42_N2
\fd|BankRegister|muxA|selected[24]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[24]~170_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|add1to22|DOUT\(24)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to18|DOUT\(24) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to18|DOUT\(24),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datac => \fd|BankRegister|add1to22|DOUT\(24),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[24]~170_combout\);

-- Location: LCCOMB_X54_Y42_N30
\fd|BankRegister|muxA|selected[24]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[24]~171_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[24]~170_combout\ & (\fd|BankRegister|add1to24|DOUT\(24))) # 
-- (!\fd|BankRegister|muxA|selected[24]~170_combout\ & ((\fd|BankRegister|add1to20|DOUT\(24)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[24]~170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to24|DOUT\(24),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to20|DOUT\(24),
	datad => \fd|BankRegister|muxA|selected[24]~170_combout\,
	combout => \fd|BankRegister|muxA|selected[24]~171_combout\);

-- Location: LCCOMB_X56_Y43_N12
\fd|BankRegister|muxA|selected[24]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[24]~174_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[24]~171_combout\))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|muxA|selected[24]~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|muxA|selected[24]~173_combout\,
	datad => \fd|BankRegister|muxA|selected[24]~171_combout\,
	combout => \fd|BankRegister|muxA|selected[24]~174_combout\);

-- Location: LCCOMB_X56_Y43_N22
\fd|BankRegister|muxA|selected[24]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[24]~177_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[24]~174_combout\ & ((\fd|BankRegister|muxA|selected[24]~176_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[24]~174_combout\ & (\fd|BankRegister|muxA|selected[24]~169_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[24]~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[24]~169_combout\,
	datab => \fd|BankRegister|muxA|selected[24]~176_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datad => \fd|BankRegister|muxA|selected[24]~174_combout\,
	combout => \fd|BankRegister|muxA|selected[24]~177_combout\);

-- Location: LCCOMB_X56_Y43_N28
\fd|BankRegister|muxA|selected[24]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[24]~188_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & ((\fd|BankRegister|muxA|selected[24]~177_combout\))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & 
-- (\fd|BankRegister|muxA|selected[24]~187_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[24]~187_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\,
	datac => \fd|BankRegister|muxA|selected[24]~177_combout\,
	combout => \fd|BankRegister|muxA|selected[24]~188_combout\);

-- Location: LCCOMB_X60_Y41_N10
\fd|MuxSaidaBankRegister|selected[24]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[24]~9_combout\ = (\fd|MuxSaidaBankRegister|selected[31]~2_combout\) # ((!\ucfd|Mux3~0_combout\ & \fd|BankRegister|muxB|selected[24]~166_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Mux3~0_combout\,
	datab => \fd|MuxSaidaBankRegister|selected[31]~2_combout\,
	datad => \fd|BankRegister|muxB|selected[24]~166_combout\,
	combout => \fd|MuxSaidaBankRegister|selected[24]~9_combout\);

-- Location: LCCOMB_X57_Y41_N22
\fd|MuxSaidaBankRegister|selected[23]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[23]~10_combout\ = (\fd|MuxSaidaBankRegister|selected[31]~2_combout\) # ((!\ucfd|Mux3~0_combout\ & \fd|BankRegister|muxB|selected[23]~187_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Mux3~0_combout\,
	datab => \fd|BankRegister|muxB|selected[23]~187_combout\,
	datac => \fd|MuxSaidaBankRegister|selected[31]~2_combout\,
	combout => \fd|MuxSaidaBankRegister|selected[23]~10_combout\);

-- Location: LCCOMB_X54_Y39_N10
\fd|BankRegister|add1to13|DOUT[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to13|DOUT[23]~feeder_combout\ = \fd|MuxRegRam|selected[23]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[23]~47_combout\,
	combout => \fd|BankRegister|add1to13|DOUT[23]~feeder_combout\);

-- Location: FF_X54_Y39_N11
\fd|BankRegister|add1to13|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to13|DOUT[23]~feeder_combout\,
	ena => \fd|BankRegister|add1to13|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to13|DOUT\(23));

-- Location: FF_X58_Y39_N29
\fd|BankRegister|add1to21|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~47_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to21|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to21|DOUT\(23));

-- Location: LCCOMB_X61_Y39_N18
\fd|BankRegister|add1to5|DOUT[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to5|DOUT[23]~feeder_combout\ = \fd|MuxRegRam|selected[23]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[23]~47_combout\,
	combout => \fd|BankRegister|add1to5|DOUT[23]~feeder_combout\);

-- Location: FF_X61_Y39_N19
\fd|BankRegister|add1to5|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to5|DOUT[23]~feeder_combout\,
	ena => \fd|BankRegister|add1to5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to5|DOUT\(23));

-- Location: LCCOMB_X58_Y39_N28
\fd|BankRegister|muxA|selected[23]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[23]~199_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to21|DOUT\(23))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to5|DOUT\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to21|DOUT\(23),
	datad => \fd|BankRegister|add1to5|DOUT\(23),
	combout => \fd|BankRegister|muxA|selected[23]~199_combout\);

-- Location: FF_X58_Y39_N17
\fd|BankRegister|add1to29|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~47_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to29|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to29|DOUT\(23));

-- Location: LCCOMB_X58_Y39_N16
\fd|BankRegister|muxA|selected[23]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[23]~200_combout\ = (\fd|BankRegister|muxA|selected[23]~199_combout\ & (((\fd|BankRegister|add1to29|DOUT\(23)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[23]~199_combout\ & (\fd|BankRegister|add1to13|DOUT\(23) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to13|DOUT\(23),
	datab => \fd|BankRegister|muxA|selected[23]~199_combout\,
	datac => \fd|BankRegister|add1to29|DOUT\(23),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[23]~200_combout\);

-- Location: FF_X58_Y42_N11
\fd|BankRegister|add1to27|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~47_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to27|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to27|DOUT\(23));

-- Location: FF_X59_Y38_N11
\fd|BankRegister|add1to11|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~47_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to11|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to11|DOUT\(23));

-- Location: LCCOMB_X59_Y38_N28
\fd|BankRegister|add1to3|DOUT[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to3|DOUT[23]~feeder_combout\ = \fd|MuxRegRam|selected[23]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[23]~47_combout\,
	combout => \fd|BankRegister|add1to3|DOUT[23]~feeder_combout\);

-- Location: FF_X59_Y38_N29
\fd|BankRegister|add1to3|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to3|DOUT[23]~feeder_combout\,
	ena => \fd|BankRegister|add1to3|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to3|DOUT\(23));

-- Location: LCCOMB_X59_Y38_N10
\fd|BankRegister|muxA|selected[23]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[23]~201_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\) # ((\fd|BankRegister|add1to11|DOUT\(23))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to3|DOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to11|DOUT\(23),
	datad => \fd|BankRegister|add1to3|DOUT\(23),
	combout => \fd|BankRegister|muxA|selected[23]~201_combout\);

-- Location: FF_X58_Y42_N29
\fd|BankRegister|add1to19|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~47_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to19|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to19|DOUT\(23));

-- Location: LCCOMB_X58_Y42_N28
\fd|BankRegister|muxA|selected[23]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[23]~202_combout\ = (\fd|BankRegister|muxA|selected[23]~201_combout\ & ((\fd|BankRegister|add1to27|DOUT\(23)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[23]~201_combout\ & (((\fd|BankRegister|add1to19|DOUT\(23) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to27|DOUT\(23),
	datab => \fd|BankRegister|muxA|selected[23]~201_combout\,
	datac => \fd|BankRegister|add1to19|DOUT\(23),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[23]~202_combout\);

-- Location: FF_X57_Y39_N23
\fd|BankRegister|add1to1|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~47_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to1|DOUT\(23));

-- Location: FF_X60_Y38_N31
\fd|BankRegister|add1to9|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~47_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to9|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to9|DOUT\(23));

-- Location: LCCOMB_X60_Y38_N30
\fd|BankRegister|muxA|selected[23]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[23]~203_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|add1to9|DOUT\(23)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to1|DOUT\(23) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to1|DOUT\(23),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to9|DOUT\(23),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[23]~203_combout\);

-- Location: FF_X57_Y39_N5
\fd|BankRegister|add1to25|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~47_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to25|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to25|DOUT\(23));

-- Location: FF_X60_Y38_N29
\fd|BankRegister|add1to17|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~47_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to17|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to17|DOUT\(23));

-- Location: LCCOMB_X60_Y38_N28
\fd|BankRegister|muxA|selected[23]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[23]~204_combout\ = (\fd|BankRegister|muxA|selected[23]~203_combout\ & ((\fd|BankRegister|add1to25|DOUT\(23)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[23]~203_combout\ & (((\fd|BankRegister|add1to17|DOUT\(23) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[23]~203_combout\,
	datab => \fd|BankRegister|add1to25|DOUT\(23),
	datac => \fd|BankRegister|add1to17|DOUT\(23),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[23]~204_combout\);

-- Location: LCCOMB_X57_Y42_N22
\fd|BankRegister|muxA|selected[23]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[23]~205_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[23]~202_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[23]~204_combout\ & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|muxA|selected[23]~202_combout\,
	datac => \fd|BankRegister|muxA|selected[23]~204_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[23]~205_combout\);

-- Location: LCCOMB_X56_Y40_N8
\fd|BankRegister|add1to7|DOUT[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to7|DOUT[23]~feeder_combout\ = \fd|MuxRegRam|selected[23]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[23]~47_combout\,
	combout => \fd|BankRegister|add1to7|DOUT[23]~feeder_combout\);

-- Location: FF_X56_Y40_N9
\fd|BankRegister|add1to7|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to7|DOUT[23]~feeder_combout\,
	ena => \fd|BankRegister|add1to7|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to7|DOUT\(23));

-- Location: FF_X57_Y41_N27
\fd|BankRegister|add1to23|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~47_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to23|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to23|DOUT\(23));

-- Location: LCCOMB_X57_Y41_N26
\fd|BankRegister|muxA|selected[23]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[23]~206_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to23|DOUT\(23)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to7|DOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to7|DOUT\(23),
	datac => \fd|BankRegister|add1to23|DOUT\(23),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[23]~206_combout\);

-- Location: FF_X57_Y41_N9
\fd|BankRegister|add1to31|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|MuxRegRam|selected[23]~47_combout\,
	ena => \fd|BankRegister|add1to31|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to31|DOUT\(23));

-- Location: FF_X55_Y39_N27
\fd|BankRegister|add1to15|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~47_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to15|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to15|DOUT\(23));

-- Location: LCCOMB_X57_Y41_N0
\fd|BankRegister|muxA|selected[23]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[23]~207_combout\ = (\fd|BankRegister|muxA|selected[23]~206_combout\ & ((\fd|BankRegister|add1to31|DOUT\(23)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[23]~206_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & \fd|BankRegister|add1to15|DOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[23]~206_combout\,
	datab => \fd|BankRegister|add1to31|DOUT\(23),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datad => \fd|BankRegister|add1to15|DOUT\(23),
	combout => \fd|BankRegister|muxA|selected[23]~207_combout\);

-- Location: LCCOMB_X57_Y42_N8
\fd|BankRegister|muxA|selected[23]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[23]~208_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[23]~205_combout\ & ((\fd|BankRegister|muxA|selected[23]~207_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[23]~205_combout\ & (\fd|BankRegister|muxA|selected[23]~200_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[23]~205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|muxA|selected[23]~200_combout\,
	datac => \fd|BankRegister|muxA|selected[23]~205_combout\,
	datad => \fd|BankRegister|muxA|selected[23]~207_combout\,
	combout => \fd|BankRegister|muxA|selected[23]~208_combout\);

-- Location: FF_X54_Y44_N1
\fd|BankRegister|add1to26|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~47_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to26|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to26|DOUT\(23));

-- Location: FF_X55_Y44_N31
\fd|BankRegister|add1to28|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~47_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to28|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to28|DOUT\(23));

-- Location: LCCOMB_X55_Y44_N30
\fd|BankRegister|muxA|selected[23]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[23]~196_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|add1to28|DOUT\(23)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to26|DOUT\(23) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to26|DOUT\(23),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to28|DOUT\(23),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[23]~196_combout\);

-- Location: FF_X55_Y44_N1
\fd|BankRegister|add1to30|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~47_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to30|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to30|DOUT\(23));

-- Location: FF_X54_Y44_N3
\fd|BankRegister|add1to32|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~47_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to32|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to32|DOUT\(23));

-- Location: LCCOMB_X55_Y44_N0
\fd|BankRegister|muxA|selected[23]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[23]~197_combout\ = (\fd|BankRegister|muxA|selected[23]~196_combout\ & (((\fd|BankRegister|add1to32|DOUT\(23))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[23]~196_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to30|DOUT\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[23]~196_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datac => \fd|BankRegister|add1to30|DOUT\(23),
	datad => \fd|BankRegister|add1to32|DOUT\(23),
	combout => \fd|BankRegister|muxA|selected[23]~197_combout\);

-- Location: FF_X57_Y46_N25
\fd|BankRegister|add1to22|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~47_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to22|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to22|DOUT\(23));

-- Location: FF_X56_Y46_N21
\fd|BankRegister|add1to18|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~47_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to18|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to18|DOUT\(23));

-- Location: FF_X57_Y46_N15
\fd|BankRegister|add1to20|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~47_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to20|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to20|DOUT\(23));

-- Location: LCCOMB_X57_Y46_N14
\fd|BankRegister|muxA|selected[23]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[23]~189_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to20|DOUT\(23)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to18|DOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to18|DOUT\(23),
	datac => \fd|BankRegister|add1to20|DOUT\(23),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[23]~189_combout\);

-- Location: LCCOMB_X58_Y46_N28
\fd|BankRegister|muxA|selected[23]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[23]~190_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[23]~189_combout\ & ((\fd|BankRegister|add1to24|DOUT\(23)))) # 
-- (!\fd|BankRegister|muxA|selected[23]~189_combout\ & (\fd|BankRegister|add1to22|DOUT\(23))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[23]~189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to22|DOUT\(23),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datac => \fd|BankRegister|add1to24|DOUT\(23),
	datad => \fd|BankRegister|muxA|selected[23]~189_combout\,
	combout => \fd|BankRegister|muxA|selected[23]~190_combout\);

-- Location: FF_X56_Y47_N3
\fd|BankRegister|add1to8|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~47_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to8|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to8|DOUT\(23));

-- Location: FF_X56_Y47_N21
\fd|BankRegister|add1to4|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~47_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to4|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to4|DOUT\(23));

-- Location: LCCOMB_X62_Y47_N4
\fd|BankRegister|add1to2|DOUT[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to2|DOUT[23]~feeder_combout\ = \fd|MuxRegRam|selected[23]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[23]~47_combout\,
	combout => \fd|BankRegister|add1to2|DOUT[23]~feeder_combout\);

-- Location: FF_X62_Y47_N5
\fd|BankRegister|add1to2|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to2|DOUT[23]~feeder_combout\,
	ena => \fd|BankRegister|add1to2|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to2|DOUT\(23));

-- Location: FF_X55_Y48_N9
\fd|BankRegister|add1to6|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~47_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to6|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to6|DOUT\(23));

-- Location: LCCOMB_X55_Y48_N8
\fd|BankRegister|muxA|selected[23]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[23]~193_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|add1to6|DOUT\(23)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to2|DOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|add1to2|DOUT\(23),
	datac => \fd|BankRegister|add1to6|DOUT\(23),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[23]~193_combout\);

-- Location: LCCOMB_X56_Y47_N20
\fd|BankRegister|muxA|selected[23]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[23]~194_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[23]~193_combout\ & (\fd|BankRegister|add1to8|DOUT\(23))) # 
-- (!\fd|BankRegister|muxA|selected[23]~193_combout\ & ((\fd|BankRegister|add1to4|DOUT\(23)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[23]~193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to8|DOUT\(23),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to4|DOUT\(23),
	datad => \fd|BankRegister|muxA|selected[23]~193_combout\,
	combout => \fd|BankRegister|muxA|selected[23]~194_combout\);

-- Location: FF_X53_Y43_N23
\fd|BankRegister|add1to10|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~47_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to10|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to10|DOUT\(23));

-- Location: FF_X53_Y43_N9
\fd|BankRegister|add1to14|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~47_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to14|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to14|DOUT\(23));

-- Location: LCCOMB_X53_Y43_N8
\fd|BankRegister|muxA|selected[23]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[23]~191_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|add1to14|DOUT\(23)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to10|DOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to10|DOUT\(23),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to14|DOUT\(23),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[23]~191_combout\);

-- Location: FF_X54_Y43_N3
\fd|BankRegister|add1to16|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~47_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to16|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to16|DOUT\(23));

-- Location: FF_X54_Y43_N25
\fd|BankRegister|add1to12|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~47_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to12|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to12|DOUT\(23));

-- Location: LCCOMB_X54_Y43_N24
\fd|BankRegister|muxA|selected[23]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[23]~192_combout\ = (\fd|BankRegister|muxA|selected[23]~191_combout\ & ((\fd|BankRegister|add1to16|DOUT\(23)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[23]~191_combout\ & (((\fd|BankRegister|add1to12|DOUT\(23) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[23]~191_combout\,
	datab => \fd|BankRegister|add1to16|DOUT\(23),
	datac => \fd|BankRegister|add1to12|DOUT\(23),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[23]~192_combout\);

-- Location: LCCOMB_X56_Y47_N8
\fd|BankRegister|muxA|selected[23]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[23]~195_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\) # (\fd|BankRegister|muxA|selected[23]~192_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|muxA|selected[23]~194_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|muxA|selected[23]~194_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datad => \fd|BankRegister|muxA|selected[23]~192_combout\,
	combout => \fd|BankRegister|muxA|selected[23]~195_combout\);

-- Location: LCCOMB_X57_Y42_N12
\fd|BankRegister|muxA|selected[23]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[23]~198_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[23]~195_combout\ & (\fd|BankRegister|muxA|selected[23]~197_combout\)) # 
-- (!\fd|BankRegister|muxA|selected[23]~195_combout\ & ((\fd|BankRegister|muxA|selected[23]~190_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[23]~195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[23]~197_combout\,
	datab => \fd|BankRegister|muxA|selected[23]~190_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datad => \fd|BankRegister|muxA|selected[23]~195_combout\,
	combout => \fd|BankRegister|muxA|selected[23]~198_combout\);

-- Location: LCCOMB_X57_Y42_N10
\fd|BankRegister|muxA|selected[23]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[23]~209_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & ((\fd|BankRegister|muxA|selected[23]~198_combout\))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & 
-- (\fd|BankRegister|muxA|selected[23]~208_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\,
	datac => \fd|BankRegister|muxA|selected[23]~208_combout\,
	datad => \fd|BankRegister|muxA|selected[23]~198_combout\,
	combout => \fd|BankRegister|muxA|selected[23]~209_combout\);

-- Location: LCCOMB_X57_Y41_N24
\fd|MuxSaidaBankRegister|selected[22]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[22]~11_combout\ = (\fd|MuxSaidaBankRegister|selected[31]~2_combout\) # ((!\ucfd|Mux3~0_combout\ & \fd|BankRegister|muxB|selected[22]~208_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Mux3~0_combout\,
	datac => \fd|MuxSaidaBankRegister|selected[31]~2_combout\,
	datad => \fd|BankRegister|muxB|selected[22]~208_combout\,
	combout => \fd|MuxSaidaBankRegister|selected[22]~11_combout\);

-- Location: FF_X62_Y40_N15
\fd|BankRegister|add1to29|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~45_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to29|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to29|DOUT\(22));

-- Location: FF_X62_Y40_N5
\fd|BankRegister|add1to21|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~45_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to21|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to21|DOUT\(22));

-- Location: FF_X61_Y39_N25
\fd|BankRegister|add1to5|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~45_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to5|DOUT\(22));

-- Location: FF_X61_Y39_N13
\fd|BankRegister|add1to13|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~45_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to13|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to13|DOUT\(22));

-- Location: LCCOMB_X61_Y39_N12
\fd|BankRegister|muxA|selected[22]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[22]~222_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to13|DOUT\(22)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to5|DOUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to5|DOUT\(22),
	datac => \fd|BankRegister|add1to13|DOUT\(22),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[22]~222_combout\);

-- Location: LCCOMB_X62_Y40_N4
\fd|BankRegister|muxA|selected[22]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[22]~223_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[22]~222_combout\ & (\fd|BankRegister|add1to29|DOUT\(22))) # 
-- (!\fd|BankRegister|muxA|selected[22]~222_combout\ & ((\fd|BankRegister|add1to21|DOUT\(22)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[22]~222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to29|DOUT\(22),
	datac => \fd|BankRegister|add1to21|DOUT\(22),
	datad => \fd|BankRegister|muxA|selected[22]~222_combout\,
	combout => \fd|BankRegister|muxA|selected[22]~223_combout\);

-- Location: FF_X61_Y38_N25
\fd|BankRegister|add1to1|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~45_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to1|DOUT\(22));

-- Location: FF_X60_Y38_N27
\fd|BankRegister|add1to17|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~45_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to17|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to17|DOUT\(22));

-- Location: LCCOMB_X60_Y38_N26
\fd|BankRegister|muxA|selected[22]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[22]~224_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to17|DOUT\(22)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to1|DOUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to1|DOUT\(22),
	datac => \fd|BankRegister|add1to17|DOUT\(22),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[22]~224_combout\);

-- Location: FF_X61_Y38_N23
\fd|BankRegister|add1to25|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~45_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to25|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to25|DOUT\(22));

-- Location: FF_X60_Y38_N25
\fd|BankRegister|add1to9|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~45_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to9|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to9|DOUT\(22));

-- Location: LCCOMB_X60_Y38_N24
\fd|BankRegister|muxA|selected[22]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[22]~225_combout\ = (\fd|BankRegister|muxA|selected[22]~224_combout\ & ((\fd|BankRegister|add1to25|DOUT\(22)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[22]~224_combout\ & (((\fd|BankRegister|add1to9|DOUT\(22) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[22]~224_combout\,
	datab => \fd|BankRegister|add1to25|DOUT\(22),
	datac => \fd|BankRegister|add1to9|DOUT\(22),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[22]~225_combout\);

-- Location: LCCOMB_X59_Y38_N6
\fd|BankRegister|muxA|selected[22]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[22]~226_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[22]~223_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[22]~225_combout\ & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[22]~223_combout\,
	datab => \fd|BankRegister|muxA|selected[22]~225_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[22]~226_combout\);

-- Location: FF_X57_Y40_N25
\fd|BankRegister|add1to7|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~45_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to7|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to7|DOUT\(22));

-- Location: FF_X57_Y40_N15
\fd|BankRegister|add1to15|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~45_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to15|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to15|DOUT\(22));

-- Location: LCCOMB_X57_Y40_N14
\fd|BankRegister|muxA|selected[22]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[22]~227_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|add1to15|DOUT\(22)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to7|DOUT\(22) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to7|DOUT\(22),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to15|DOUT\(22),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[22]~227_combout\);

-- Location: FF_X58_Y41_N5
\fd|BankRegister|add1to23|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~45_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to23|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to23|DOUT\(22));

-- Location: FF_X59_Y41_N17
\fd|BankRegister|add1to31|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|MuxRegRam|selected[22]~45_combout\,
	ena => \fd|BankRegister|add1to31|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to31|DOUT\(22));

-- Location: LCCOMB_X58_Y40_N20
\fd|BankRegister|muxA|selected[22]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[22]~228_combout\ = (\fd|BankRegister|muxA|selected[22]~227_combout\ & (((\fd|BankRegister|add1to31|DOUT\(22)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[22]~227_combout\ & (\fd|BankRegister|add1to23|DOUT\(22) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[22]~227_combout\,
	datab => \fd|BankRegister|add1to23|DOUT\(22),
	datac => \fd|BankRegister|add1to31|DOUT\(22),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[22]~228_combout\);

-- Location: LCCOMB_X58_Y42_N30
\fd|BankRegister|add1to27|DOUT[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to27|DOUT[22]~feeder_combout\ = \fd|MuxRegRam|selected[22]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[22]~45_combout\,
	combout => \fd|BankRegister|add1to27|DOUT[22]~feeder_combout\);

-- Location: FF_X58_Y42_N31
\fd|BankRegister|add1to27|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to27|DOUT[22]~feeder_combout\,
	ena => \fd|BankRegister|add1to27|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to27|DOUT\(22));

-- Location: LCCOMB_X61_Y40_N4
\fd|BankRegister|add1to3|DOUT[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to3|DOUT[22]~feeder_combout\ = \fd|MuxRegRam|selected[22]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[22]~45_combout\,
	combout => \fd|BankRegister|add1to3|DOUT[22]~feeder_combout\);

-- Location: FF_X61_Y40_N5
\fd|BankRegister|add1to3|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to3|DOUT[22]~feeder_combout\,
	ena => \fd|BankRegister|add1to3|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to3|DOUT\(22));

-- Location: FF_X58_Y42_N25
\fd|BankRegister|add1to19|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~45_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to19|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to19|DOUT\(22));

-- Location: LCCOMB_X58_Y42_N24
\fd|BankRegister|muxA|selected[22]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[22]~220_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to19|DOUT\(22)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to3|DOUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to3|DOUT\(22),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to19|DOUT\(22),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[22]~220_combout\);

-- Location: FF_X60_Y44_N5
\fd|BankRegister|add1to11|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~45_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to11|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to11|DOUT\(22));

-- Location: LCCOMB_X59_Y42_N30
\fd|BankRegister|muxA|selected[22]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[22]~221_combout\ = (\fd|BankRegister|muxA|selected[22]~220_combout\ & ((\fd|BankRegister|add1to27|DOUT\(22)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[22]~220_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & \fd|BankRegister|add1to11|DOUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to27|DOUT\(22),
	datab => \fd|BankRegister|muxA|selected[22]~220_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datad => \fd|BankRegister|add1to11|DOUT\(22),
	combout => \fd|BankRegister|muxA|selected[22]~221_combout\);

-- Location: LCCOMB_X59_Y38_N24
\fd|BankRegister|muxA|selected[22]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[22]~229_combout\ = (\fd|BankRegister|muxA|selected[22]~226_combout\ & ((\fd|BankRegister|muxA|selected[22]~228_combout\) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[22]~226_combout\ & (((\fd|BankRegister|muxA|selected[22]~221_combout\ & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[22]~226_combout\,
	datab => \fd|BankRegister|muxA|selected[22]~228_combout\,
	datac => \fd|BankRegister|muxA|selected[22]~221_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[22]~229_combout\);

-- Location: FF_X53_Y47_N5
\fd|BankRegister|add1to14|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~45_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to14|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to14|DOUT\(22));

-- Location: FF_X54_Y47_N5
\fd|BankRegister|add1to16|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~45_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to16|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to16|DOUT\(22));

-- Location: FF_X55_Y47_N31
\fd|BankRegister|add1to10|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~45_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to10|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to10|DOUT\(22));

-- Location: FF_X54_Y47_N19
\fd|BankRegister|add1to12|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~45_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to12|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to12|DOUT\(22));

-- Location: LCCOMB_X54_Y47_N18
\fd|BankRegister|muxA|selected[22]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[22]~210_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|add1to12|DOUT\(22)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to10|DOUT\(22) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to10|DOUT\(22),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to12|DOUT\(22),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[22]~210_combout\);

-- Location: LCCOMB_X54_Y47_N4
\fd|BankRegister|muxA|selected[22]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[22]~211_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[22]~210_combout\ & ((\fd|BankRegister|add1to16|DOUT\(22)))) # 
-- (!\fd|BankRegister|muxA|selected[22]~210_combout\ & (\fd|BankRegister|add1to14|DOUT\(22))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[22]~210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to14|DOUT\(22),
	datac => \fd|BankRegister|add1to16|DOUT\(22),
	datad => \fd|BankRegister|muxA|selected[22]~210_combout\,
	combout => \fd|BankRegister|muxA|selected[22]~211_combout\);

-- Location: LCCOMB_X53_Y47_N30
\fd|BankRegister|add1to6|DOUT[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to6|DOUT[22]~feeder_combout\ = \fd|MuxRegRam|selected[22]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[22]~45_combout\,
	combout => \fd|BankRegister|add1to6|DOUT[22]~feeder_combout\);

-- Location: FF_X53_Y47_N31
\fd|BankRegister|add1to6|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to6|DOUT[22]~feeder_combout\,
	ena => \fd|BankRegister|add1to6|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to6|DOUT\(22));

-- Location: FF_X56_Y47_N13
\fd|BankRegister|add1to8|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~45_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to8|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to8|DOUT\(22));

-- Location: FF_X56_Y47_N15
\fd|BankRegister|add1to4|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~45_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to4|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to4|DOUT\(22));

-- Location: LCCOMB_X56_Y47_N14
\fd|BankRegister|muxA|selected[22]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[22]~214_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to4|DOUT\(22))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to2|DOUT\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to4|DOUT\(22),
	datad => \fd|BankRegister|add1to2|DOUT\(22),
	combout => \fd|BankRegister|muxA|selected[22]~214_combout\);

-- Location: LCCOMB_X55_Y47_N16
\fd|BankRegister|muxA|selected[22]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[22]~215_combout\ = (\fd|BankRegister|muxA|selected[22]~214_combout\ & (((\fd|BankRegister|add1to8|DOUT\(22)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[22]~214_combout\ & (\fd|BankRegister|add1to6|DOUT\(22) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to6|DOUT\(22),
	datab => \fd|BankRegister|add1to8|DOUT\(22),
	datac => \fd|BankRegister|muxA|selected[22]~214_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[22]~215_combout\);

-- Location: FF_X55_Y46_N11
\fd|BankRegister|add1to22|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~45_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to22|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to22|DOUT\(22));

-- Location: LCCOMB_X54_Y46_N30
\fd|BankRegister|add1to18|DOUT[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to18|DOUT[22]~feeder_combout\ = \fd|MuxRegRam|selected[22]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[22]~45_combout\,
	combout => \fd|BankRegister|add1to18|DOUT[22]~feeder_combout\);

-- Location: FF_X54_Y46_N31
\fd|BankRegister|add1to18|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to18|DOUT[22]~feeder_combout\,
	ena => \fd|BankRegister|add1to18|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to18|DOUT\(22));

-- Location: LCCOMB_X55_Y46_N10
\fd|BankRegister|muxA|selected[22]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[22]~212_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\) # ((\fd|BankRegister|add1to22|DOUT\(22))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to18|DOUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to22|DOUT\(22),
	datad => \fd|BankRegister|add1to18|DOUT\(22),
	combout => \fd|BankRegister|muxA|selected[22]~212_combout\);

-- Location: FF_X57_Y46_N17
\fd|BankRegister|add1to20|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~45_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to20|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to20|DOUT\(22));

-- Location: FF_X56_Y46_N23
\fd|BankRegister|add1to24|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~45_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to24|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to24|DOUT\(22));

-- Location: LCCOMB_X57_Y46_N16
\fd|BankRegister|muxA|selected[22]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[22]~213_combout\ = (\fd|BankRegister|muxA|selected[22]~212_combout\ & (((\fd|BankRegister|add1to24|DOUT\(22))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[22]~212_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to20|DOUT\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[22]~212_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to20|DOUT\(22),
	datad => \fd|BankRegister|add1to24|DOUT\(22),
	combout => \fd|BankRegister|muxA|selected[22]~213_combout\);

-- Location: LCCOMB_X59_Y38_N14
\fd|BankRegister|muxA|selected[22]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[22]~216_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[22]~213_combout\))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|muxA|selected[22]~215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|muxA|selected[22]~215_combout\,
	datad => \fd|BankRegister|muxA|selected[22]~213_combout\,
	combout => \fd|BankRegister|muxA|selected[22]~216_combout\);

-- Location: FF_X55_Y44_N11
\fd|BankRegister|add1to30|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~45_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to30|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to30|DOUT\(22));

-- Location: FF_X54_Y44_N21
\fd|BankRegister|add1to26|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~45_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to26|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to26|DOUT\(22));

-- Location: LCCOMB_X55_Y44_N10
\fd|BankRegister|muxA|selected[22]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[22]~217_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\) # ((\fd|BankRegister|add1to30|DOUT\(22))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to26|DOUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to30|DOUT\(22),
	datad => \fd|BankRegister|add1to26|DOUT\(22),
	combout => \fd|BankRegister|muxA|selected[22]~217_combout\);

-- Location: FF_X55_Y44_N25
\fd|BankRegister|add1to28|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~45_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to28|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to28|DOUT\(22));

-- Location: FF_X54_Y44_N7
\fd|BankRegister|add1to32|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~45_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to32|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to32|DOUT\(22));

-- Location: LCCOMB_X55_Y44_N24
\fd|BankRegister|muxA|selected[22]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[22]~218_combout\ = (\fd|BankRegister|muxA|selected[22]~217_combout\ & (((\fd|BankRegister|add1to32|DOUT\(22))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[22]~217_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to28|DOUT\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[22]~217_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to28|DOUT\(22),
	datad => \fd|BankRegister|add1to32|DOUT\(22),
	combout => \fd|BankRegister|muxA|selected[22]~218_combout\);

-- Location: LCCOMB_X59_Y38_N16
\fd|BankRegister|muxA|selected[22]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[22]~219_combout\ = (\fd|BankRegister|muxA|selected[22]~216_combout\ & (((\fd|BankRegister|muxA|selected[22]~218_combout\) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[22]~216_combout\ & (\fd|BankRegister|muxA|selected[22]~211_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[22]~211_combout\,
	datab => \fd|BankRegister|muxA|selected[22]~216_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datad => \fd|BankRegister|muxA|selected[22]~218_combout\,
	combout => \fd|BankRegister|muxA|selected[22]~219_combout\);

-- Location: LCCOMB_X59_Y38_N26
\fd|BankRegister|muxA|selected[22]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[22]~230_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & ((\fd|BankRegister|muxA|selected[22]~219_combout\))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & 
-- (\fd|BankRegister|muxA|selected[22]~229_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\,
	datab => \fd|BankRegister|muxA|selected[22]~229_combout\,
	datad => \fd|BankRegister|muxA|selected[22]~219_combout\,
	combout => \fd|BankRegister|muxA|selected[22]~230_combout\);

-- Location: FF_X57_Y41_N11
\fd|BankRegister|add1to23|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~43_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to23|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to23|DOUT\(21));

-- Location: FF_X57_Y40_N3
\fd|BankRegister|add1to7|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~43_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to7|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to7|DOUT\(21));

-- Location: LCCOMB_X57_Y41_N12
\fd|BankRegister|muxA|selected[21]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[21]~248_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to23|DOUT\(21))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to7|DOUT\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to23|DOUT\(21),
	datab => \fd|BankRegister|add1to7|DOUT\(21),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[21]~248_combout\);

-- Location: FF_X57_Y41_N17
\fd|BankRegister|add1to31|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|MuxRegRam|selected[21]~43_combout\,
	ena => \fd|BankRegister|add1to31|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to31|DOUT\(21));

-- Location: FF_X57_Y40_N1
\fd|BankRegister|add1to15|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~43_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to15|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to15|DOUT\(21));

-- Location: LCCOMB_X57_Y41_N14
\fd|BankRegister|muxA|selected[21]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[21]~249_combout\ = (\fd|BankRegister|muxA|selected[21]~248_combout\ & ((\fd|BankRegister|add1to31|DOUT\(21)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[21]~248_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & \fd|BankRegister|add1to15|DOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[21]~248_combout\,
	datab => \fd|BankRegister|add1to31|DOUT\(21),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datad => \fd|BankRegister|add1to15|DOUT\(21),
	combout => \fd|BankRegister|muxA|selected[21]~249_combout\);

-- Location: FF_X61_Y39_N31
\fd|BankRegister|add1to13|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~43_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to13|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to13|DOUT\(21));

-- Location: FF_X58_Y39_N9
\fd|BankRegister|add1to29|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~43_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to29|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to29|DOUT\(21));

-- Location: FF_X58_Y39_N19
\fd|BankRegister|add1to21|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~43_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to21|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to21|DOUT\(21));

-- Location: FF_X61_Y39_N27
\fd|BankRegister|add1to5|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~43_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to5|DOUT\(21));

-- Location: LCCOMB_X58_Y39_N18
\fd|BankRegister|muxA|selected[21]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[21]~241_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to21|DOUT\(21))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to5|DOUT\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to21|DOUT\(21),
	datad => \fd|BankRegister|add1to5|DOUT\(21),
	combout => \fd|BankRegister|muxA|selected[21]~241_combout\);

-- Location: LCCOMB_X58_Y39_N8
\fd|BankRegister|muxA|selected[21]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[21]~242_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[21]~241_combout\ & ((\fd|BankRegister|add1to29|DOUT\(21)))) # 
-- (!\fd|BankRegister|muxA|selected[21]~241_combout\ & (\fd|BankRegister|add1to13|DOUT\(21))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[21]~241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to13|DOUT\(21),
	datac => \fd|BankRegister|add1to29|DOUT\(21),
	datad => \fd|BankRegister|muxA|selected[21]~241_combout\,
	combout => \fd|BankRegister|muxA|selected[21]~242_combout\);

-- Location: FF_X60_Y39_N11
\fd|BankRegister|add1to27|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~43_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to27|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to27|DOUT\(21));

-- Location: FF_X60_Y39_N9
\fd|BankRegister|add1to19|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~43_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to19|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to19|DOUT\(21));

-- Location: LCCOMB_X61_Y40_N30
\fd|BankRegister|add1to3|DOUT[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to3|DOUT[21]~feeder_combout\ = \fd|MuxRegRam|selected[21]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[21]~43_combout\,
	combout => \fd|BankRegister|add1to3|DOUT[21]~feeder_combout\);

-- Location: FF_X61_Y40_N31
\fd|BankRegister|add1to3|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to3|DOUT[21]~feeder_combout\,
	ena => \fd|BankRegister|add1to3|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to3|DOUT\(21));

-- Location: FF_X60_Y40_N7
\fd|BankRegister|add1to11|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~43_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to11|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to11|DOUT\(21));

-- Location: LCCOMB_X60_Y40_N6
\fd|BankRegister|muxA|selected[21]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[21]~243_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to11|DOUT\(21)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to3|DOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to3|DOUT\(21),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to11|DOUT\(21),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[21]~243_combout\);

-- Location: LCCOMB_X60_Y39_N8
\fd|BankRegister|muxA|selected[21]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[21]~244_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[21]~243_combout\ & (\fd|BankRegister|add1to27|DOUT\(21))) # 
-- (!\fd|BankRegister|muxA|selected[21]~243_combout\ & ((\fd|BankRegister|add1to19|DOUT\(21)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[21]~243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to27|DOUT\(21),
	datac => \fd|BankRegister|add1to19|DOUT\(21),
	datad => \fd|BankRegister|muxA|selected[21]~243_combout\,
	combout => \fd|BankRegister|muxA|selected[21]~244_combout\);

-- Location: FF_X61_Y38_N9
\fd|BankRegister|add1to25|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~43_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to25|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to25|DOUT\(21));

-- Location: FF_X60_Y38_N21
\fd|BankRegister|add1to17|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~43_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to17|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to17|DOUT\(21));

-- Location: FF_X61_Y38_N7
\fd|BankRegister|add1to1|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~43_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to1|DOUT\(21));

-- Location: FF_X60_Y38_N7
\fd|BankRegister|add1to9|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~43_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to9|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to9|DOUT\(21));

-- Location: LCCOMB_X60_Y38_N6
\fd|BankRegister|muxA|selected[21]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[21]~245_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|add1to9|DOUT\(21)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to1|DOUT\(21) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to1|DOUT\(21),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to9|DOUT\(21),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[21]~245_combout\);

-- Location: LCCOMB_X60_Y38_N20
\fd|BankRegister|muxA|selected[21]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[21]~246_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[21]~245_combout\ & (\fd|BankRegister|add1to25|DOUT\(21))) # 
-- (!\fd|BankRegister|muxA|selected[21]~245_combout\ & ((\fd|BankRegister|add1to17|DOUT\(21)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[21]~245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to25|DOUT\(21),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to17|DOUT\(21),
	datad => \fd|BankRegister|muxA|selected[21]~245_combout\,
	combout => \fd|BankRegister|muxA|selected[21]~246_combout\);

-- Location: LCCOMB_X57_Y42_N16
\fd|BankRegister|muxA|selected[21]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[21]~247_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[21]~244_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[21]~246_combout\ & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[21]~244_combout\,
	datab => \fd|BankRegister|muxA|selected[21]~246_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[21]~247_combout\);

-- Location: LCCOMB_X57_Y42_N30
\fd|BankRegister|muxA|selected[21]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[21]~250_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[21]~247_combout\ & (\fd|BankRegister|muxA|selected[21]~249_combout\)) # 
-- (!\fd|BankRegister|muxA|selected[21]~247_combout\ & ((\fd|BankRegister|muxA|selected[21]~242_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[21]~247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|muxA|selected[21]~249_combout\,
	datac => \fd|BankRegister|muxA|selected[21]~242_combout\,
	datad => \fd|BankRegister|muxA|selected[21]~247_combout\,
	combout => \fd|BankRegister|muxA|selected[21]~250_combout\);

-- Location: FF_X54_Y44_N9
\fd|BankRegister|add1to26|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~43_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to26|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to26|DOUT\(21));

-- Location: LCCOMB_X55_Y44_N22
\fd|BankRegister|muxA|selected[21]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[21]~238_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|add1to28|DOUT\(21)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to26|DOUT\(21) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to26|DOUT\(21),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to28|DOUT\(21),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[21]~238_combout\);

-- Location: FF_X55_Y44_N29
\fd|BankRegister|add1to30|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~43_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to30|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to30|DOUT\(21));

-- Location: FF_X54_Y44_N15
\fd|BankRegister|add1to32|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~43_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to32|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to32|DOUT\(21));

-- Location: LCCOMB_X55_Y44_N28
\fd|BankRegister|muxA|selected[21]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[21]~239_combout\ = (\fd|BankRegister|muxA|selected[21]~238_combout\ & (((\fd|BankRegister|add1to32|DOUT\(21))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[21]~238_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to30|DOUT\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[21]~238_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datac => \fd|BankRegister|add1to30|DOUT\(21),
	datad => \fd|BankRegister|add1to32|DOUT\(21),
	combout => \fd|BankRegister|muxA|selected[21]~239_combout\);

-- Location: FF_X54_Y43_N27
\fd|BankRegister|add1to16|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~43_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to16|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to16|DOUT\(21));

-- Location: FF_X53_Y43_N11
\fd|BankRegister|add1to10|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~43_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to10|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to10|DOUT\(21));

-- Location: FF_X53_Y43_N5
\fd|BankRegister|add1to14|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~43_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to14|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to14|DOUT\(21));

-- Location: LCCOMB_X53_Y43_N4
\fd|BankRegister|muxA|selected[21]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[21]~233_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|add1to14|DOUT\(21)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to10|DOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to10|DOUT\(21),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to14|DOUT\(21),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[21]~233_combout\);

-- Location: FF_X54_Y43_N17
\fd|BankRegister|add1to12|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~43_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to12|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to12|DOUT\(21));

-- Location: LCCOMB_X54_Y43_N16
\fd|BankRegister|muxA|selected[21]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[21]~234_combout\ = (\fd|BankRegister|muxA|selected[21]~233_combout\ & ((\fd|BankRegister|add1to16|DOUT\(21)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[21]~233_combout\ & (((\fd|BankRegister|add1to12|DOUT\(21) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to16|DOUT\(21),
	datab => \fd|BankRegister|muxA|selected[21]~233_combout\,
	datac => \fd|BankRegister|add1to12|DOUT\(21),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[21]~234_combout\);

-- Location: FF_X56_Y47_N7
\fd|BankRegister|add1to8|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~43_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to8|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to8|DOUT\(21));

-- Location: LCCOMB_X56_Y47_N24
\fd|BankRegister|add1to4|DOUT[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to4|DOUT[21]~feeder_combout\ = \fd|MuxRegRam|selected[21]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[21]~43_combout\,
	combout => \fd|BankRegister|add1to4|DOUT[21]~feeder_combout\);

-- Location: FF_X56_Y47_N25
\fd|BankRegister|add1to4|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to4|DOUT[21]~feeder_combout\,
	ena => \fd|BankRegister|add1to4|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to4|DOUT\(21));

-- Location: LCCOMB_X62_Y47_N10
\fd|BankRegister|add1to2|DOUT[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to2|DOUT[21]~feeder_combout\ = \fd|MuxRegRam|selected[21]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[21]~43_combout\,
	combout => \fd|BankRegister|add1to2|DOUT[21]~feeder_combout\);

-- Location: FF_X62_Y47_N11
\fd|BankRegister|add1to2|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to2|DOUT[21]~feeder_combout\,
	ena => \fd|BankRegister|add1to2|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to2|DOUT\(21));

-- Location: FF_X55_Y48_N23
\fd|BankRegister|add1to6|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~43_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to6|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to6|DOUT\(21));

-- Location: LCCOMB_X55_Y48_N22
\fd|BankRegister|muxA|selected[21]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[21]~235_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|add1to6|DOUT\(21)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to2|DOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|add1to2|DOUT\(21),
	datac => \fd|BankRegister|add1to6|DOUT\(21),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[21]~235_combout\);

-- Location: LCCOMB_X56_Y47_N16
\fd|BankRegister|muxA|selected[21]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[21]~236_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[21]~235_combout\ & (\fd|BankRegister|add1to8|DOUT\(21))) # 
-- (!\fd|BankRegister|muxA|selected[21]~235_combout\ & ((\fd|BankRegister|add1to4|DOUT\(21)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[21]~235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to8|DOUT\(21),
	datab => \fd|BankRegister|add1to4|DOUT\(21),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datad => \fd|BankRegister|muxA|selected[21]~235_combout\,
	combout => \fd|BankRegister|muxA|selected[21]~236_combout\);

-- Location: LCCOMB_X55_Y46_N6
\fd|BankRegister|muxA|selected[21]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[21]~237_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|muxA|selected[21]~234_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[21]~236_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[21]~234_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datad => \fd|BankRegister|muxA|selected[21]~236_combout\,
	combout => \fd|BankRegister|muxA|selected[21]~237_combout\);

-- Location: FF_X56_Y46_N29
\fd|BankRegister|add1to18|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~43_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to18|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to18|DOUT\(21));

-- Location: FF_X57_Y46_N9
\fd|BankRegister|add1to20|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~43_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to20|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to20|DOUT\(21));

-- Location: LCCOMB_X57_Y46_N8
\fd|BankRegister|muxA|selected[21]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[21]~231_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to20|DOUT\(21)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to18|DOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to18|DOUT\(21),
	datac => \fd|BankRegister|add1to20|DOUT\(21),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[21]~231_combout\);

-- Location: FF_X57_Y46_N31
\fd|BankRegister|add1to22|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~43_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to22|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to22|DOUT\(21));

-- Location: FF_X56_Y46_N31
\fd|BankRegister|add1to24|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~43_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to24|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to24|DOUT\(21));

-- Location: LCCOMB_X56_Y46_N30
\fd|BankRegister|muxA|selected[21]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[21]~232_combout\ = (\fd|BankRegister|muxA|selected[21]~231_combout\ & (((\fd|BankRegister|add1to24|DOUT\(21)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[21]~231_combout\ & (\fd|BankRegister|add1to22|DOUT\(21) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[21]~231_combout\,
	datab => \fd|BankRegister|add1to22|DOUT\(21),
	datac => \fd|BankRegister|add1to24|DOUT\(21),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[21]~232_combout\);

-- Location: LCCOMB_X56_Y42_N6
\fd|BankRegister|muxA|selected[21]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[21]~240_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[21]~237_combout\ & (\fd|BankRegister|muxA|selected[21]~239_combout\)) # 
-- (!\fd|BankRegister|muxA|selected[21]~237_combout\ & ((\fd|BankRegister|muxA|selected[21]~232_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[21]~237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|muxA|selected[21]~239_combout\,
	datac => \fd|BankRegister|muxA|selected[21]~237_combout\,
	datad => \fd|BankRegister|muxA|selected[21]~232_combout\,
	combout => \fd|BankRegister|muxA|selected[21]~240_combout\);

-- Location: LCCOMB_X56_Y42_N28
\fd|BankRegister|muxA|selected[21]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[21]~251_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & ((\fd|BankRegister|muxA|selected[21]~240_combout\))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & 
-- (\fd|BankRegister|muxA|selected[21]~250_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\,
	datac => \fd|BankRegister|muxA|selected[21]~250_combout\,
	datad => \fd|BankRegister|muxA|selected[21]~240_combout\,
	combout => \fd|BankRegister|muxA|selected[21]~251_combout\);

-- Location: LCCOMB_X55_Y45_N22
\fd|MuxSaidaBankRegister|selected[20]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[20]~13_combout\ = (\fd|MuxSaidaBankRegister|selected[31]~2_combout\) # ((!\ucfd|Mux3~0_combout\ & \fd|BankRegister|muxB|selected[20]~250_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Mux3~0_combout\,
	datac => \fd|MuxSaidaBankRegister|selected[31]~2_combout\,
	datad => \fd|BankRegister|muxB|selected[20]~250_combout\,
	combout => \fd|MuxSaidaBankRegister|selected[20]~13_combout\);

-- Location: LCCOMB_X53_Y47_N14
\fd|BankRegister|add1to14|DOUT[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to14|DOUT[20]~feeder_combout\ = \fd|MuxRegRam|selected[20]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[20]~41_combout\,
	combout => \fd|BankRegister|add1to14|DOUT[20]~feeder_combout\);

-- Location: FF_X53_Y47_N15
\fd|BankRegister|add1to14|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to14|DOUT[20]~feeder_combout\,
	ena => \fd|BankRegister|add1to14|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to14|DOUT\(20));

-- Location: FF_X55_Y45_N21
\fd|BankRegister|add1to16|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~41_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to16|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to16|DOUT\(20));

-- Location: FF_X55_Y47_N19
\fd|BankRegister|add1to10|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~41_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to10|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to10|DOUT\(20));

-- Location: FF_X54_Y47_N31
\fd|BankRegister|add1to12|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~41_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to12|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to12|DOUT\(20));

-- Location: LCCOMB_X54_Y47_N30
\fd|BankRegister|muxA|selected[20]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[20]~252_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to12|DOUT\(20)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to10|DOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to10|DOUT\(20),
	datac => \fd|BankRegister|add1to12|DOUT\(20),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[20]~252_combout\);

-- Location: LCCOMB_X55_Y45_N20
\fd|BankRegister|muxA|selected[20]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[20]~253_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[20]~252_combout\ & ((\fd|BankRegister|add1to16|DOUT\(20)))) # 
-- (!\fd|BankRegister|muxA|selected[20]~252_combout\ & (\fd|BankRegister|add1to14|DOUT\(20))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[20]~252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to14|DOUT\(20),
	datac => \fd|BankRegister|add1to16|DOUT\(20),
	datad => \fd|BankRegister|muxA|selected[20]~252_combout\,
	combout => \fd|BankRegister|muxA|selected[20]~253_combout\);

-- Location: FF_X54_Y44_N17
\fd|BankRegister|add1to26|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~41_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to26|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to26|DOUT\(20));

-- Location: FF_X55_Y44_N27
\fd|BankRegister|add1to30|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~41_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to30|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to30|DOUT\(20));

-- Location: LCCOMB_X55_Y44_N26
\fd|BankRegister|muxA|selected[20]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[20]~259_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|add1to30|DOUT\(20)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to26|DOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to26|DOUT\(20),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to30|DOUT\(20),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[20]~259_combout\);

-- Location: FF_X54_Y44_N31
\fd|BankRegister|add1to32|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~41_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to32|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to32|DOUT\(20));

-- Location: LCCOMB_X55_Y44_N12
\fd|BankRegister|muxA|selected[20]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[20]~260_combout\ = (\fd|BankRegister|muxA|selected[20]~259_combout\ & (((\fd|BankRegister|add1to32|DOUT\(20))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[20]~259_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to28|DOUT\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[20]~259_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to28|DOUT\(20),
	datad => \fd|BankRegister|add1to32|DOUT\(20),
	combout => \fd|BankRegister|muxA|selected[20]~260_combout\);

-- Location: FF_X56_Y47_N11
\fd|BankRegister|add1to8|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~41_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to8|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to8|DOUT\(20));

-- Location: LCCOMB_X53_Y47_N0
\fd|BankRegister|add1to6|DOUT[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to6|DOUT[20]~feeder_combout\ = \fd|MuxRegRam|selected[20]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[20]~41_combout\,
	combout => \fd|BankRegister|add1to6|DOUT[20]~feeder_combout\);

-- Location: FF_X53_Y47_N1
\fd|BankRegister|add1to6|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to6|DOUT[20]~feeder_combout\,
	ena => \fd|BankRegister|add1to6|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to6|DOUT\(20));

-- Location: FF_X56_Y47_N31
\fd|BankRegister|add1to4|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~41_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to4|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to4|DOUT\(20));

-- Location: LCCOMB_X62_Y47_N16
\fd|BankRegister|add1to2|DOUT[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to2|DOUT[20]~feeder_combout\ = \fd|MuxRegRam|selected[20]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[20]~41_combout\,
	combout => \fd|BankRegister|add1to2|DOUT[20]~feeder_combout\);

-- Location: FF_X62_Y47_N17
\fd|BankRegister|add1to2|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to2|DOUT[20]~feeder_combout\,
	ena => \fd|BankRegister|add1to2|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to2|DOUT\(20));

-- Location: LCCOMB_X56_Y47_N4
\fd|BankRegister|muxA|selected[20]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[20]~256_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to4|DOUT\(20)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|add1to2|DOUT\(20) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to4|DOUT\(20),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to2|DOUT\(20),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[20]~256_combout\);

-- Location: LCCOMB_X53_Y47_N8
\fd|BankRegister|muxA|selected[20]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[20]~257_combout\ = (\fd|BankRegister|muxA|selected[20]~256_combout\ & ((\fd|BankRegister|add1to8|DOUT\(20)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[20]~256_combout\ & (((\fd|BankRegister|add1to6|DOUT\(20) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to8|DOUT\(20),
	datab => \fd|BankRegister|add1to6|DOUT\(20),
	datac => \fd|BankRegister|muxA|selected[20]~256_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[20]~257_combout\);

-- Location: FF_X56_Y46_N13
\fd|BankRegister|add1to18|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~41_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to18|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to18|DOUT\(20));

-- Location: FF_X57_Y46_N5
\fd|BankRegister|add1to22|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~41_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to22|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to22|DOUT\(20));

-- Location: LCCOMB_X57_Y46_N4
\fd|BankRegister|muxA|selected[20]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[20]~254_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|add1to22|DOUT\(20)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to18|DOUT\(20) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to18|DOUT\(20),
	datac => \fd|BankRegister|add1to22|DOUT\(20),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[20]~254_combout\);

-- Location: FF_X57_Y46_N3
\fd|BankRegister|add1to20|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~41_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to20|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to20|DOUT\(20));

-- Location: FF_X56_Y46_N19
\fd|BankRegister|add1to24|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~41_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to24|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to24|DOUT\(20));

-- Location: LCCOMB_X57_Y46_N2
\fd|BankRegister|muxA|selected[20]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[20]~255_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[20]~254_combout\ & ((\fd|BankRegister|add1to24|DOUT\(20)))) # 
-- (!\fd|BankRegister|muxA|selected[20]~254_combout\ & (\fd|BankRegister|add1to20|DOUT\(20))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|muxA|selected[20]~254_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|muxA|selected[20]~254_combout\,
	datac => \fd|BankRegister|add1to20|DOUT\(20),
	datad => \fd|BankRegister|add1to24|DOUT\(20),
	combout => \fd|BankRegister|muxA|selected[20]~255_combout\);

-- Location: LCCOMB_X56_Y42_N14
\fd|BankRegister|muxA|selected[20]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[20]~258_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\) # (\fd|BankRegister|muxA|selected[20]~255_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|muxA|selected[20]~257_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|muxA|selected[20]~257_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datad => \fd|BankRegister|muxA|selected[20]~255_combout\,
	combout => \fd|BankRegister|muxA|selected[20]~258_combout\);

-- Location: LCCOMB_X56_Y42_N4
\fd|BankRegister|muxA|selected[20]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[20]~261_combout\ = (\fd|BankRegister|muxA|selected[20]~258_combout\ & (((\fd|BankRegister|muxA|selected[20]~260_combout\) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[20]~258_combout\ & (\fd|BankRegister|muxA|selected[20]~253_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[20]~253_combout\,
	datab => \fd|BankRegister|muxA|selected[20]~260_combout\,
	datac => \fd|BankRegister|muxA|selected[20]~258_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[20]~261_combout\);

-- Location: LCCOMB_X61_Y40_N24
\fd|BankRegister|add1to3|DOUT[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to3|DOUT[20]~feeder_combout\ = \fd|MuxRegRam|selected[20]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[20]~41_combout\,
	combout => \fd|BankRegister|add1to3|DOUT[20]~feeder_combout\);

-- Location: FF_X61_Y40_N25
\fd|BankRegister|add1to3|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to3|DOUT[20]~feeder_combout\,
	ena => \fd|BankRegister|add1to3|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to3|DOUT\(20));

-- Location: FF_X58_Y42_N21
\fd|BankRegister|add1to19|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~41_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to19|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to19|DOUT\(20));

-- Location: LCCOMB_X58_Y42_N20
\fd|BankRegister|muxA|selected[20]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[20]~262_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to19|DOUT\(20)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to3|DOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to3|DOUT\(20),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to19|DOUT\(20),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[20]~262_combout\);

-- Location: FF_X58_Y42_N3
\fd|BankRegister|add1to27|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~41_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to27|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to27|DOUT\(20));

-- Location: LCCOMB_X62_Y44_N8
\fd|BankRegister|add1to11|DOUT[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to11|DOUT[20]~feeder_combout\ = \fd|MuxRegRam|selected[20]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[20]~41_combout\,
	combout => \fd|BankRegister|add1to11|DOUT[20]~feeder_combout\);

-- Location: FF_X62_Y44_N9
\fd|BankRegister|add1to11|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to11|DOUT[20]~feeder_combout\,
	ena => \fd|BankRegister|add1to11|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to11|DOUT\(20));

-- Location: LCCOMB_X58_Y42_N2
\fd|BankRegister|muxA|selected[20]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[20]~263_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[20]~262_combout\ & (\fd|BankRegister|add1to27|DOUT\(20))) # 
-- (!\fd|BankRegister|muxA|selected[20]~262_combout\ & ((\fd|BankRegister|add1to11|DOUT\(20)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|muxA|selected[20]~262_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|muxA|selected[20]~262_combout\,
	datac => \fd|BankRegister|add1to27|DOUT\(20),
	datad => \fd|BankRegister|add1to11|DOUT\(20),
	combout => \fd|BankRegister|muxA|selected[20]~263_combout\);

-- Location: LCCOMB_X57_Y40_N8
\fd|BankRegister|add1to7|DOUT[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to7|DOUT[20]~feeder_combout\ = \fd|MuxRegRam|selected[20]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[20]~41_combout\,
	combout => \fd|BankRegister|add1to7|DOUT[20]~feeder_combout\);

-- Location: FF_X57_Y40_N9
\fd|BankRegister|add1to7|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to7|DOUT[20]~feeder_combout\,
	ena => \fd|BankRegister|add1to7|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to7|DOUT\(20));

-- Location: FF_X57_Y40_N27
\fd|BankRegister|add1to15|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~41_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to15|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to15|DOUT\(20));

-- Location: LCCOMB_X57_Y40_N26
\fd|BankRegister|muxA|selected[20]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[20]~269_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|add1to15|DOUT\(20)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to7|DOUT\(20) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to7|DOUT\(20),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to15|DOUT\(20),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[20]~269_combout\);

-- Location: FF_X56_Y43_N31
\fd|BankRegister|add1to23|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~41_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to23|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to23|DOUT\(20));

-- Location: FF_X56_Y43_N25
\fd|BankRegister|add1to31|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|MuxRegRam|selected[20]~41_combout\,
	ena => \fd|BankRegister|add1to31|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to31|DOUT\(20));

-- Location: LCCOMB_X56_Y43_N30
\fd|BankRegister|muxA|selected[20]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[20]~270_combout\ = (\fd|BankRegister|muxA|selected[20]~269_combout\ & (((\fd|BankRegister|add1to31|DOUT\(20))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[20]~269_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to23|DOUT\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[20]~269_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to23|DOUT\(20),
	datad => \fd|BankRegister|add1to31|DOUT\(20),
	combout => \fd|BankRegister|muxA|selected[20]~270_combout\);

-- Location: FF_X62_Y40_N19
\fd|BankRegister|add1to29|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~41_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to29|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to29|DOUT\(20));

-- Location: FF_X62_Y40_N21
\fd|BankRegister|add1to21|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~41_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to21|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to21|DOUT\(20));

-- Location: FF_X61_Y39_N21
\fd|BankRegister|add1to5|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~41_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to5|DOUT\(20));

-- Location: FF_X61_Y39_N9
\fd|BankRegister|add1to13|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~41_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to13|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to13|DOUT\(20));

-- Location: LCCOMB_X61_Y39_N8
\fd|BankRegister|muxA|selected[20]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[20]~264_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to13|DOUT\(20)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to5|DOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to5|DOUT\(20),
	datac => \fd|BankRegister|add1to13|DOUT\(20),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[20]~264_combout\);

-- Location: LCCOMB_X62_Y40_N20
\fd|BankRegister|muxA|selected[20]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[20]~265_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[20]~264_combout\ & (\fd|BankRegister|add1to29|DOUT\(20))) # 
-- (!\fd|BankRegister|muxA|selected[20]~264_combout\ & ((\fd|BankRegister|add1to21|DOUT\(20)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[20]~264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to29|DOUT\(20),
	datac => \fd|BankRegister|add1to21|DOUT\(20),
	datad => \fd|BankRegister|muxA|selected[20]~264_combout\,
	combout => \fd|BankRegister|muxA|selected[20]~265_combout\);

-- Location: FF_X61_Y38_N1
\fd|BankRegister|add1to1|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~41_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to1|DOUT\(20));

-- Location: FF_X60_Y38_N3
\fd|BankRegister|add1to17|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~41_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to17|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to17|DOUT\(20));

-- Location: LCCOMB_X60_Y38_N2
\fd|BankRegister|muxA|selected[20]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[20]~266_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to17|DOUT\(20)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to1|DOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to1|DOUT\(20),
	datac => \fd|BankRegister|add1to17|DOUT\(20),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[20]~266_combout\);

-- Location: FF_X60_Y38_N5
\fd|BankRegister|add1to9|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~41_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to9|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to9|DOUT\(20));

-- Location: FF_X61_Y38_N3
\fd|BankRegister|add1to25|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~41_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to25|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to25|DOUT\(20));

-- Location: LCCOMB_X60_Y38_N4
\fd|BankRegister|muxA|selected[20]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[20]~267_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[20]~266_combout\ & ((\fd|BankRegister|add1to25|DOUT\(20)))) # 
-- (!\fd|BankRegister|muxA|selected[20]~266_combout\ & (\fd|BankRegister|add1to9|DOUT\(20))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|muxA|selected[20]~266_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|muxA|selected[20]~266_combout\,
	datac => \fd|BankRegister|add1to9|DOUT\(20),
	datad => \fd|BankRegister|add1to25|DOUT\(20),
	combout => \fd|BankRegister|muxA|selected[20]~267_combout\);

-- Location: LCCOMB_X56_Y42_N18
\fd|BankRegister|muxA|selected[20]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[20]~268_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[20]~265_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[20]~267_combout\ & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[20]~265_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datac => \fd|BankRegister|muxA|selected[20]~267_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[20]~268_combout\);

-- Location: LCCOMB_X56_Y42_N12
\fd|BankRegister|muxA|selected[20]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[20]~271_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[20]~268_combout\ & ((\fd|BankRegister|muxA|selected[20]~270_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[20]~268_combout\ & (\fd|BankRegister|muxA|selected[20]~263_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[20]~268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|muxA|selected[20]~263_combout\,
	datac => \fd|BankRegister|muxA|selected[20]~270_combout\,
	datad => \fd|BankRegister|muxA|selected[20]~268_combout\,
	combout => \fd|BankRegister|muxA|selected[20]~271_combout\);

-- Location: LCCOMB_X56_Y42_N30
\fd|BankRegister|muxA|selected[20]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[20]~272_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & (\fd|BankRegister|muxA|selected[20]~261_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & 
-- ((\fd|BankRegister|muxA|selected[20]~271_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\,
	datac => \fd|BankRegister|muxA|selected[20]~261_combout\,
	datad => \fd|BankRegister|muxA|selected[20]~271_combout\,
	combout => \fd|BankRegister|muxA|selected[20]~272_combout\);

-- Location: FF_X56_Y43_N9
\fd|BankRegister|add1to31|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|MuxRegRam|selected[19]~39_combout\,
	ena => \fd|BankRegister|add1to31|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to31|DOUT\(19));

-- Location: FF_X57_Y40_N5
\fd|BankRegister|add1to15|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~39_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to15|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to15|DOUT\(19));

-- Location: FF_X57_Y40_N11
\fd|BankRegister|add1to7|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~39_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to7|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to7|DOUT\(19));

-- Location: FF_X56_Y43_N3
\fd|BankRegister|add1to23|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~39_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to23|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to23|DOUT\(19));

-- Location: LCCOMB_X56_Y42_N16
\fd|BankRegister|muxA|selected[19]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[19]~290_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to23|DOUT\(19)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to7|DOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to7|DOUT\(19),
	datac => \fd|BankRegister|add1to23|DOUT\(19),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[19]~290_combout\);

-- Location: LCCOMB_X56_Y42_N22
\fd|BankRegister|muxA|selected[19]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[19]~291_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[19]~290_combout\ & (\fd|BankRegister|add1to31|DOUT\(19))) # 
-- (!\fd|BankRegister|muxA|selected[19]~290_combout\ & ((\fd|BankRegister|add1to15|DOUT\(19)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[19]~290_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to31|DOUT\(19),
	datac => \fd|BankRegister|add1to15|DOUT\(19),
	datad => \fd|BankRegister|muxA|selected[19]~290_combout\,
	combout => \fd|BankRegister|muxA|selected[19]~291_combout\);

-- Location: FF_X61_Y39_N11
\fd|BankRegister|add1to13|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~39_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to13|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to13|DOUT\(19));

-- Location: FF_X58_Y39_N25
\fd|BankRegister|add1to29|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~39_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to29|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to29|DOUT\(19));

-- Location: FF_X61_Y39_N7
\fd|BankRegister|add1to5|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~39_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to5|DOUT\(19));

-- Location: FF_X58_Y39_N7
\fd|BankRegister|add1to21|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~39_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to21|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to21|DOUT\(19));

-- Location: LCCOMB_X58_Y39_N6
\fd|BankRegister|muxA|selected[19]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[19]~283_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|add1to21|DOUT\(19)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to5|DOUT\(19) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to5|DOUT\(19),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to21|DOUT\(19),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[19]~283_combout\);

-- Location: LCCOMB_X58_Y39_N24
\fd|BankRegister|muxA|selected[19]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[19]~284_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[19]~283_combout\ & ((\fd|BankRegister|add1to29|DOUT\(19)))) # 
-- (!\fd|BankRegister|muxA|selected[19]~283_combout\ & (\fd|BankRegister|add1to13|DOUT\(19))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[19]~283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to13|DOUT\(19),
	datac => \fd|BankRegister|add1to29|DOUT\(19),
	datad => \fd|BankRegister|muxA|selected[19]~283_combout\,
	combout => \fd|BankRegister|muxA|selected[19]~284_combout\);

-- Location: FF_X61_Y40_N17
\fd|BankRegister|add1to27|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~39_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to27|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to27|DOUT\(19));

-- Location: FF_X60_Y40_N31
\fd|BankRegister|add1to19|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~39_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to19|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to19|DOUT\(19));

-- Location: LCCOMB_X61_Y40_N14
\fd|BankRegister|add1to3|DOUT[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to3|DOUT[19]~feeder_combout\ = \fd|MuxRegRam|selected[19]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[19]~39_combout\,
	combout => \fd|BankRegister|add1to3|DOUT[19]~feeder_combout\);

-- Location: FF_X61_Y40_N15
\fd|BankRegister|add1to3|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to3|DOUT[19]~feeder_combout\,
	ena => \fd|BankRegister|add1to3|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to3|DOUT\(19));

-- Location: FF_X60_Y40_N13
\fd|BankRegister|add1to11|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~39_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to11|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to11|DOUT\(19));

-- Location: LCCOMB_X60_Y40_N12
\fd|BankRegister|muxA|selected[19]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[19]~285_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to11|DOUT\(19)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to3|DOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to3|DOUT\(19),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to11|DOUT\(19),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[19]~285_combout\);

-- Location: LCCOMB_X60_Y40_N30
\fd|BankRegister|muxA|selected[19]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[19]~286_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[19]~285_combout\ & (\fd|BankRegister|add1to27|DOUT\(19))) # 
-- (!\fd|BankRegister|muxA|selected[19]~285_combout\ & ((\fd|BankRegister|add1to19|DOUT\(19)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[19]~285_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to27|DOUT\(19),
	datac => \fd|BankRegister|add1to19|DOUT\(19),
	datad => \fd|BankRegister|muxA|selected[19]~285_combout\,
	combout => \fd|BankRegister|muxA|selected[19]~286_combout\);

-- Location: FF_X61_Y38_N5
\fd|BankRegister|add1to25|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~39_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to25|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to25|DOUT\(19));

-- Location: FF_X60_Y38_N13
\fd|BankRegister|add1to17|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~39_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to17|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to17|DOUT\(19));

-- Location: FF_X60_Y38_N11
\fd|BankRegister|add1to9|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~39_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to9|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to9|DOUT\(19));

-- Location: FF_X61_Y38_N27
\fd|BankRegister|add1to1|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~39_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to1|DOUT\(19));

-- Location: LCCOMB_X60_Y38_N10
\fd|BankRegister|muxA|selected[19]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[19]~287_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\) # ((\fd|BankRegister|add1to9|DOUT\(19))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to1|DOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to9|DOUT\(19),
	datad => \fd|BankRegister|add1to1|DOUT\(19),
	combout => \fd|BankRegister|muxA|selected[19]~287_combout\);

-- Location: LCCOMB_X60_Y38_N12
\fd|BankRegister|muxA|selected[19]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[19]~288_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[19]~287_combout\ & (\fd|BankRegister|add1to25|DOUT\(19))) # 
-- (!\fd|BankRegister|muxA|selected[19]~287_combout\ & ((\fd|BankRegister|add1to17|DOUT\(19)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[19]~287_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to25|DOUT\(19),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to17|DOUT\(19),
	datad => \fd|BankRegister|muxA|selected[19]~287_combout\,
	combout => \fd|BankRegister|muxA|selected[19]~288_combout\);

-- Location: LCCOMB_X56_Y42_N10
\fd|BankRegister|muxA|selected[19]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[19]~289_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[19]~286_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & \fd|BankRegister|muxA|selected[19]~288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[19]~286_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datad => \fd|BankRegister|muxA|selected[19]~288_combout\,
	combout => \fd|BankRegister|muxA|selected[19]~289_combout\);

-- Location: LCCOMB_X56_Y42_N20
\fd|BankRegister|muxA|selected[19]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[19]~292_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[19]~289_combout\ & (\fd|BankRegister|muxA|selected[19]~291_combout\)) # 
-- (!\fd|BankRegister|muxA|selected[19]~289_combout\ & ((\fd|BankRegister|muxA|selected[19]~284_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[19]~289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[19]~291_combout\,
	datab => \fd|BankRegister|muxA|selected[19]~284_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datad => \fd|BankRegister|muxA|selected[19]~289_combout\,
	combout => \fd|BankRegister|muxA|selected[19]~292_combout\);

-- Location: FF_X56_Y46_N9
\fd|BankRegister|add1to18|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~39_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to18|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to18|DOUT\(19));

-- Location: FF_X57_Y46_N29
\fd|BankRegister|add1to20|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~39_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to20|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to20|DOUT\(19));

-- Location: LCCOMB_X57_Y46_N28
\fd|BankRegister|muxA|selected[19]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[19]~273_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to20|DOUT\(19)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to18|DOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to18|DOUT\(19),
	datac => \fd|BankRegister|add1to20|DOUT\(19),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[19]~273_combout\);

-- Location: FF_X58_Y46_N23
\fd|BankRegister|add1to24|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~39_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to24|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to24|DOUT\(19));

-- Location: FF_X57_Y46_N11
\fd|BankRegister|add1to22|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~39_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to22|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to22|DOUT\(19));

-- Location: LCCOMB_X58_Y46_N22
\fd|BankRegister|muxA|selected[19]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[19]~274_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[19]~273_combout\ & (\fd|BankRegister|add1to24|DOUT\(19))) # 
-- (!\fd|BankRegister|muxA|selected[19]~273_combout\ & ((\fd|BankRegister|add1to22|DOUT\(19)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|muxA|selected[19]~273_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|muxA|selected[19]~273_combout\,
	datac => \fd|BankRegister|add1to24|DOUT\(19),
	datad => \fd|BankRegister|add1to22|DOUT\(19),
	combout => \fd|BankRegister|muxA|selected[19]~274_combout\);

-- Location: FF_X54_Y44_N11
\fd|BankRegister|add1to32|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~39_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to32|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to32|DOUT\(19));

-- Location: FF_X55_Y44_N15
\fd|BankRegister|add1to28|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~39_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to28|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to28|DOUT\(19));

-- Location: FF_X54_Y44_N29
\fd|BankRegister|add1to26|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~39_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to26|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to26|DOUT\(19));

-- Location: LCCOMB_X55_Y44_N14
\fd|BankRegister|muxA|selected[19]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[19]~280_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to28|DOUT\(19))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to26|DOUT\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to28|DOUT\(19),
	datad => \fd|BankRegister|add1to26|DOUT\(19),
	combout => \fd|BankRegister|muxA|selected[19]~280_combout\);

-- Location: LCCOMB_X55_Y44_N20
\fd|BankRegister|muxA|selected[19]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[19]~281_combout\ = (\fd|BankRegister|muxA|selected[19]~280_combout\ & ((\fd|BankRegister|add1to32|DOUT\(19)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[19]~280_combout\ & (((\fd|BankRegister|add1to30|DOUT\(19) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to32|DOUT\(19),
	datab => \fd|BankRegister|muxA|selected[19]~280_combout\,
	datac => \fd|BankRegister|add1to30|DOUT\(19),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[19]~281_combout\);

-- Location: FF_X54_Y43_N23
\fd|BankRegister|add1to16|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~39_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to16|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to16|DOUT\(19));

-- Location: FF_X54_Y43_N21
\fd|BankRegister|add1to12|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~39_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to12|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to12|DOUT\(19));

-- Location: FF_X53_Y43_N19
\fd|BankRegister|add1to10|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~39_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to10|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to10|DOUT\(19));

-- Location: FF_X53_Y43_N25
\fd|BankRegister|add1to14|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~39_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to14|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to14|DOUT\(19));

-- Location: LCCOMB_X53_Y43_N24
\fd|BankRegister|muxA|selected[19]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[19]~275_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|add1to14|DOUT\(19)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to10|DOUT\(19) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to10|DOUT\(19),
	datac => \fd|BankRegister|add1to14|DOUT\(19),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[19]~275_combout\);

-- Location: LCCOMB_X54_Y43_N20
\fd|BankRegister|muxA|selected[19]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[19]~276_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[19]~275_combout\ & (\fd|BankRegister|add1to16|DOUT\(19))) # 
-- (!\fd|BankRegister|muxA|selected[19]~275_combout\ & ((\fd|BankRegister|add1to12|DOUT\(19)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[19]~275_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to16|DOUT\(19),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to12|DOUT\(19),
	datad => \fd|BankRegister|muxA|selected[19]~275_combout\,
	combout => \fd|BankRegister|muxA|selected[19]~276_combout\);

-- Location: FF_X61_Y49_N31
\fd|BankRegister|add1to8|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~39_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to8|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to8|DOUT\(19));

-- Location: FF_X55_Y48_N17
\fd|BankRegister|add1to4|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~39_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to4|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to4|DOUT\(19));

-- Location: LCCOMB_X61_Y49_N2
\fd|BankRegister|add1to2|DOUT[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to2|DOUT[19]~feeder_combout\ = \fd|MuxRegRam|selected[19]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[19]~39_combout\,
	combout => \fd|BankRegister|add1to2|DOUT[19]~feeder_combout\);

-- Location: FF_X61_Y49_N3
\fd|BankRegister|add1to2|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to2|DOUT[19]~feeder_combout\,
	ena => \fd|BankRegister|add1to2|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to2|DOUT\(19));

-- Location: FF_X55_Y48_N21
\fd|BankRegister|add1to6|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~39_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to6|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to6|DOUT\(19));

-- Location: LCCOMB_X55_Y48_N20
\fd|BankRegister|muxA|selected[19]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[19]~277_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|add1to6|DOUT\(19)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to2|DOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to2|DOUT\(19),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to6|DOUT\(19),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[19]~277_combout\);

-- Location: LCCOMB_X55_Y48_N16
\fd|BankRegister|muxA|selected[19]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[19]~278_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[19]~277_combout\ & (\fd|BankRegister|add1to8|DOUT\(19))) # 
-- (!\fd|BankRegister|muxA|selected[19]~277_combout\ & ((\fd|BankRegister|add1to4|DOUT\(19)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[19]~277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|add1to8|DOUT\(19),
	datac => \fd|BankRegister|add1to4|DOUT\(19),
	datad => \fd|BankRegister|muxA|selected[19]~277_combout\,
	combout => \fd|BankRegister|muxA|selected[19]~278_combout\);

-- Location: LCCOMB_X55_Y43_N8
\fd|BankRegister|muxA|selected[19]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[19]~279_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|muxA|selected[19]~276_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[19]~278_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|muxA|selected[19]~276_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datad => \fd|BankRegister|muxA|selected[19]~278_combout\,
	combout => \fd|BankRegister|muxA|selected[19]~279_combout\);

-- Location: LCCOMB_X56_Y42_N24
\fd|BankRegister|muxA|selected[19]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[19]~282_combout\ = (\fd|BankRegister|muxA|selected[19]~279_combout\ & (((\fd|BankRegister|muxA|selected[19]~281_combout\) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[19]~279_combout\ & (\fd|BankRegister|muxA|selected[19]~274_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[19]~274_combout\,
	datab => \fd|BankRegister|muxA|selected[19]~281_combout\,
	datac => \fd|BankRegister|muxA|selected[19]~279_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[19]~282_combout\);

-- Location: LCCOMB_X56_Y42_N2
\fd|BankRegister|muxA|selected[19]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[19]~293_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & ((\fd|BankRegister|muxA|selected[19]~282_combout\))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & 
-- (\fd|BankRegister|muxA|selected[19]~292_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|BankRegister|muxA|selected[19]~292_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\,
	datad => \fd|BankRegister|muxA|selected[19]~282_combout\,
	combout => \fd|BankRegister|muxA|selected[19]~293_combout\);

-- Location: LCCOMB_X53_Y45_N30
\fd|MuxSaidaBankRegister|selected[19]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[19]~14_combout\ = (\ucfd|Mux3~0_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~110_combout\)) # (!\ucfd|Mux3~0_combout\ & ((\fd|BankRegister|muxB|selected[19]~271_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucfd|Mux3~0_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~110_combout\,
	datad => \fd|BankRegister|muxB|selected[19]~271_combout\,
	combout => \fd|MuxSaidaBankRegister|selected[19]~14_combout\);

-- Location: FF_X54_Y44_N5
\fd|BankRegister|add1to26|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~37_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to26|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to26|DOUT\(18));

-- Location: FF_X57_Y47_N23
\fd|BankRegister|add1to30|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~37_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to30|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to30|DOUT\(18));

-- Location: LCCOMB_X57_Y47_N22
\fd|BankRegister|muxA|selected[18]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[18]~301_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|add1to30|DOUT\(18)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to26|DOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to26|DOUT\(18),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to30|DOUT\(18),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[18]~301_combout\);

-- Location: FF_X57_Y47_N9
\fd|BankRegister|add1to28|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~37_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to28|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to28|DOUT\(18));

-- Location: FF_X54_Y44_N19
\fd|BankRegister|add1to32|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~37_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to32|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to32|DOUT\(18));

-- Location: LCCOMB_X57_Y47_N8
\fd|BankRegister|muxA|selected[18]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[18]~302_combout\ = (\fd|BankRegister|muxA|selected[18]~301_combout\ & (((\fd|BankRegister|add1to32|DOUT\(18))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[18]~301_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to28|DOUT\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[18]~301_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to28|DOUT\(18),
	datad => \fd|BankRegister|add1to32|DOUT\(18),
	combout => \fd|BankRegister|muxA|selected[18]~302_combout\);

-- Location: FF_X53_Y47_N7
\fd|BankRegister|add1to14|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~37_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to14|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to14|DOUT\(18));

-- Location: FF_X54_Y47_N7
\fd|BankRegister|add1to16|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~37_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to16|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to16|DOUT\(18));

-- Location: FF_X55_Y47_N15
\fd|BankRegister|add1to10|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~37_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to10|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to10|DOUT\(18));

-- Location: FF_X54_Y47_N13
\fd|BankRegister|add1to12|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~37_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to12|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to12|DOUT\(18));

-- Location: LCCOMB_X54_Y47_N12
\fd|BankRegister|muxA|selected[18]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[18]~294_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|add1to12|DOUT\(18)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to10|DOUT\(18) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to10|DOUT\(18),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to12|DOUT\(18),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[18]~294_combout\);

-- Location: LCCOMB_X54_Y47_N6
\fd|BankRegister|muxA|selected[18]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[18]~295_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[18]~294_combout\ & ((\fd|BankRegister|add1to16|DOUT\(18)))) # 
-- (!\fd|BankRegister|muxA|selected[18]~294_combout\ & (\fd|BankRegister|add1to14|DOUT\(18))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[18]~294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to14|DOUT\(18),
	datac => \fd|BankRegister|add1to16|DOUT\(18),
	datad => \fd|BankRegister|muxA|selected[18]~294_combout\,
	combout => \fd|BankRegister|muxA|selected[18]~295_combout\);

-- Location: LCCOMB_X55_Y48_N10
\fd|BankRegister|add1to6|DOUT[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to6|DOUT[18]~feeder_combout\ = \fd|MuxRegRam|selected[18]~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[18]~37_combout\,
	combout => \fd|BankRegister|add1to6|DOUT[18]~feeder_combout\);

-- Location: FF_X55_Y48_N11
\fd|BankRegister|add1to6|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to6|DOUT[18]~feeder_combout\,
	ena => \fd|BankRegister|add1to6|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to6|DOUT\(18));

-- Location: LCCOMB_X61_Y44_N8
\fd|BankRegister|add1to8|DOUT[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to8|DOUT[18]~feeder_combout\ = \fd|MuxRegRam|selected[18]~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[18]~37_combout\,
	combout => \fd|BankRegister|add1to8|DOUT[18]~feeder_combout\);

-- Location: FF_X61_Y44_N9
\fd|BankRegister|add1to8|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to8|DOUT[18]~feeder_combout\,
	ena => \fd|BankRegister|add1to8|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to8|DOUT\(18));

-- Location: LCCOMB_X62_Y47_N14
\fd|BankRegister|add1to2|DOUT[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to2|DOUT[18]~feeder_combout\ = \fd|MuxRegRam|selected[18]~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[18]~37_combout\,
	combout => \fd|BankRegister|add1to2|DOUT[18]~feeder_combout\);

-- Location: FF_X62_Y47_N15
\fd|BankRegister|add1to2|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to2|DOUT[18]~feeder_combout\,
	ena => \fd|BankRegister|add1to2|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to2|DOUT\(18));

-- Location: LCCOMB_X55_Y48_N6
\fd|BankRegister|add1to4|DOUT[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to4|DOUT[18]~feeder_combout\ = \fd|MuxRegRam|selected[18]~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[18]~37_combout\,
	combout => \fd|BankRegister|add1to4|DOUT[18]~feeder_combout\);

-- Location: FF_X55_Y48_N7
\fd|BankRegister|add1to4|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to4|DOUT[18]~feeder_combout\,
	ena => \fd|BankRegister|add1to4|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to4|DOUT\(18));

-- Location: LCCOMB_X58_Y44_N16
\fd|BankRegister|muxA|selected[18]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[18]~298_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to4|DOUT\(18)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to2|DOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to2|DOUT\(18),
	datad => \fd|BankRegister|add1to4|DOUT\(18),
	combout => \fd|BankRegister|muxA|selected[18]~298_combout\);

-- Location: LCCOMB_X58_Y44_N18
\fd|BankRegister|muxA|selected[18]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[18]~299_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[18]~298_combout\ & ((\fd|BankRegister|add1to8|DOUT\(18)))) # 
-- (!\fd|BankRegister|muxA|selected[18]~298_combout\ & (\fd|BankRegister|add1to6|DOUT\(18))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[18]~298_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to6|DOUT\(18),
	datab => \fd|BankRegister|add1to8|DOUT\(18),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datad => \fd|BankRegister|muxA|selected[18]~298_combout\,
	combout => \fd|BankRegister|muxA|selected[18]~299_combout\);

-- Location: LCCOMB_X54_Y48_N24
\fd|BankRegister|add1to24|DOUT[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to24|DOUT[18]~feeder_combout\ = \fd|MuxRegRam|selected[18]~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[18]~37_combout\,
	combout => \fd|BankRegister|add1to24|DOUT[18]~feeder_combout\);

-- Location: FF_X54_Y48_N25
\fd|BankRegister|add1to24|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to24|DOUT[18]~feeder_combout\,
	ena => \fd|BankRegister|add1to24|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to24|DOUT\(18));

-- Location: FF_X54_Y46_N21
\fd|BankRegister|add1to20|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~37_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to20|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to20|DOUT\(18));

-- Location: LCCOMB_X55_Y46_N2
\fd|BankRegister|add1to22|DOUT[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to22|DOUT[18]~feeder_combout\ = \fd|MuxRegRam|selected[18]~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[18]~37_combout\,
	combout => \fd|BankRegister|add1to22|DOUT[18]~feeder_combout\);

-- Location: FF_X55_Y46_N3
\fd|BankRegister|add1to22|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to22|DOUT[18]~feeder_combout\,
	ena => \fd|BankRegister|add1to22|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to22|DOUT\(18));

-- Location: FF_X54_Y46_N15
\fd|BankRegister|add1to18|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~37_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to18|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to18|DOUT\(18));

-- Location: LCCOMB_X54_Y46_N18
\fd|BankRegister|muxA|selected[18]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[18]~296_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|add1to22|DOUT\(18)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|add1to18|DOUT\(18) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to22|DOUT\(18),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datac => \fd|BankRegister|add1to18|DOUT\(18),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[18]~296_combout\);

-- Location: LCCOMB_X54_Y46_N20
\fd|BankRegister|muxA|selected[18]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[18]~297_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[18]~296_combout\ & (\fd|BankRegister|add1to24|DOUT\(18))) # 
-- (!\fd|BankRegister|muxA|selected[18]~296_combout\ & ((\fd|BankRegister|add1to20|DOUT\(18)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[18]~296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|add1to24|DOUT\(18),
	datac => \fd|BankRegister|add1to20|DOUT\(18),
	datad => \fd|BankRegister|muxA|selected[18]~296_combout\,
	combout => \fd|BankRegister|muxA|selected[18]~297_combout\);

-- Location: LCCOMB_X58_Y44_N12
\fd|BankRegister|muxA|selected[18]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[18]~300_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[18]~297_combout\))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|muxA|selected[18]~299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|muxA|selected[18]~299_combout\,
	datac => \fd|BankRegister|muxA|selected[18]~297_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[18]~300_combout\);

-- Location: LCCOMB_X58_Y44_N26
\fd|BankRegister|muxA|selected[18]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[18]~303_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[18]~300_combout\ & (\fd|BankRegister|muxA|selected[18]~302_combout\)) # 
-- (!\fd|BankRegister|muxA|selected[18]~300_combout\ & ((\fd|BankRegister|muxA|selected[18]~295_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[18]~300_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[18]~302_combout\,
	datab => \fd|BankRegister|muxA|selected[18]~295_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datad => \fd|BankRegister|muxA|selected[18]~300_combout\,
	combout => \fd|BankRegister|muxA|selected[18]~303_combout\);

-- Location: LCCOMB_X62_Y40_N30
\fd|BankRegister|add1to29|DOUT[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to29|DOUT[18]~feeder_combout\ = \fd|MuxRegRam|selected[18]~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[18]~37_combout\,
	combout => \fd|BankRegister|add1to29|DOUT[18]~feeder_combout\);

-- Location: FF_X62_Y40_N31
\fd|BankRegister|add1to29|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to29|DOUT[18]~feeder_combout\,
	ena => \fd|BankRegister|add1to29|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to29|DOUT\(18));

-- Location: FF_X62_Y40_N13
\fd|BankRegister|add1to21|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~37_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to21|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to21|DOUT\(18));

-- Location: FF_X61_Y39_N5
\fd|BankRegister|add1to13|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~37_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to13|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to13|DOUT\(18));

-- Location: LCCOMB_X61_Y39_N0
\fd|BankRegister|add1to5|DOUT[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to5|DOUT[18]~feeder_combout\ = \fd|MuxRegRam|selected[18]~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[18]~37_combout\,
	combout => \fd|BankRegister|add1to5|DOUT[18]~feeder_combout\);

-- Location: FF_X61_Y39_N1
\fd|BankRegister|add1to5|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to5|DOUT[18]~feeder_combout\,
	ena => \fd|BankRegister|add1to5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to5|DOUT\(18));

-- Location: LCCOMB_X62_Y40_N28
\fd|BankRegister|muxA|selected[18]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[18]~306_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to13|DOUT\(18))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to5|DOUT\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to13|DOUT\(18),
	datac => \fd|BankRegister|add1to5|DOUT\(18),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[18]~306_combout\);

-- Location: LCCOMB_X62_Y40_N12
\fd|BankRegister|muxA|selected[18]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[18]~307_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[18]~306_combout\ & (\fd|BankRegister|add1to29|DOUT\(18))) # 
-- (!\fd|BankRegister|muxA|selected[18]~306_combout\ & ((\fd|BankRegister|add1to21|DOUT\(18)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[18]~306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to29|DOUT\(18),
	datac => \fd|BankRegister|add1to21|DOUT\(18),
	datad => \fd|BankRegister|muxA|selected[18]~306_combout\,
	combout => \fd|BankRegister|muxA|selected[18]~307_combout\);

-- Location: FF_X61_Y38_N29
\fd|BankRegister|add1to1|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~37_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to1|DOUT\(18));

-- Location: FF_X60_Y38_N15
\fd|BankRegister|add1to17|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~37_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to17|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to17|DOUT\(18));

-- Location: LCCOMB_X60_Y38_N14
\fd|BankRegister|muxA|selected[18]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[18]~308_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to17|DOUT\(18)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to1|DOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to1|DOUT\(18),
	datac => \fd|BankRegister|add1to17|DOUT\(18),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[18]~308_combout\);

-- Location: FF_X60_Y38_N17
\fd|BankRegister|add1to9|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~37_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to9|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to9|DOUT\(18));

-- Location: FF_X61_Y38_N31
\fd|BankRegister|add1to25|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~37_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to25|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to25|DOUT\(18));

-- Location: LCCOMB_X60_Y38_N16
\fd|BankRegister|muxA|selected[18]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[18]~309_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[18]~308_combout\ & ((\fd|BankRegister|add1to25|DOUT\(18)))) # 
-- (!\fd|BankRegister|muxA|selected[18]~308_combout\ & (\fd|BankRegister|add1to9|DOUT\(18))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|muxA|selected[18]~308_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|muxA|selected[18]~308_combout\,
	datac => \fd|BankRegister|add1to9|DOUT\(18),
	datad => \fd|BankRegister|add1to25|DOUT\(18),
	combout => \fd|BankRegister|muxA|selected[18]~309_combout\);

-- Location: LCCOMB_X58_Y44_N20
\fd|BankRegister|muxA|selected[18]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[18]~310_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\) # ((\fd|BankRegister|muxA|selected[18]~307_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[18]~309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|muxA|selected[18]~307_combout\,
	datad => \fd|BankRegister|muxA|selected[18]~309_combout\,
	combout => \fd|BankRegister|muxA|selected[18]~310_combout\);

-- Location: FF_X58_Y41_N19
\fd|BankRegister|add1to23|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~37_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to23|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to23|DOUT\(18));

-- Location: LCCOMB_X57_Y40_N20
\fd|BankRegister|add1to7|DOUT[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to7|DOUT[18]~feeder_combout\ = \fd|MuxRegRam|selected[18]~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[18]~37_combout\,
	combout => \fd|BankRegister|add1to7|DOUT[18]~feeder_combout\);

-- Location: FF_X57_Y40_N21
\fd|BankRegister|add1to7|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to7|DOUT[18]~feeder_combout\,
	ena => \fd|BankRegister|add1to7|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to7|DOUT\(18));

-- Location: FF_X57_Y40_N31
\fd|BankRegister|add1to15|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~37_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to15|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to15|DOUT\(18));

-- Location: LCCOMB_X57_Y40_N30
\fd|BankRegister|muxA|selected[18]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[18]~311_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|add1to15|DOUT\(18)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to7|DOUT\(18) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to7|DOUT\(18),
	datac => \fd|BankRegister|add1to15|DOUT\(18),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[18]~311_combout\);

-- Location: LCCOMB_X58_Y44_N22
\fd|BankRegister|muxA|selected[18]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[18]~312_combout\ = (\fd|BankRegister|muxA|selected[18]~311_combout\ & ((\fd|BankRegister|add1to31|DOUT\(18)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[18]~311_combout\ & (((\fd|BankRegister|add1to23|DOUT\(18) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to31|DOUT\(18),
	datab => \fd|BankRegister|add1to23|DOUT\(18),
	datac => \fd|BankRegister|muxA|selected[18]~311_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[18]~312_combout\);

-- Location: FF_X62_Y44_N19
\fd|BankRegister|add1to11|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~37_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to11|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to11|DOUT\(18));

-- Location: LCCOMB_X61_Y44_N6
\fd|BankRegister|add1to3|DOUT[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to3|DOUT[18]~feeder_combout\ = \fd|MuxRegRam|selected[18]~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[18]~37_combout\,
	combout => \fd|BankRegister|add1to3|DOUT[18]~feeder_combout\);

-- Location: FF_X61_Y44_N7
\fd|BankRegister|add1to3|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to3|DOUT[18]~feeder_combout\,
	ena => \fd|BankRegister|add1to3|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to3|DOUT\(18));

-- Location: FF_X58_Y42_N9
\fd|BankRegister|add1to19|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~37_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to19|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to19|DOUT\(18));

-- Location: LCCOMB_X58_Y42_N8
\fd|BankRegister|muxA|selected[18]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[18]~304_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|add1to19|DOUT\(18)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to3|DOUT\(18) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to3|DOUT\(18),
	datac => \fd|BankRegister|add1to19|DOUT\(18),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[18]~304_combout\);

-- Location: FF_X58_Y42_N23
\fd|BankRegister|add1to27|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~37_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to27|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to27|DOUT\(18));

-- Location: LCCOMB_X58_Y42_N22
\fd|BankRegister|muxA|selected[18]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[18]~305_combout\ = (\fd|BankRegister|muxA|selected[18]~304_combout\ & (((\fd|BankRegister|add1to27|DOUT\(18)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[18]~304_combout\ & (\fd|BankRegister|add1to11|DOUT\(18) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to11|DOUT\(18),
	datab => \fd|BankRegister|muxA|selected[18]~304_combout\,
	datac => \fd|BankRegister|add1to27|DOUT\(18),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[18]~305_combout\);

-- Location: LCCOMB_X58_Y44_N28
\fd|BankRegister|muxA|selected[18]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[18]~313_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[18]~310_combout\ & (\fd|BankRegister|muxA|selected[18]~312_combout\)) # 
-- (!\fd|BankRegister|muxA|selected[18]~310_combout\ & ((\fd|BankRegister|muxA|selected[18]~305_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|muxA|selected[18]~310_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|muxA|selected[18]~310_combout\,
	datac => \fd|BankRegister|muxA|selected[18]~312_combout\,
	datad => \fd|BankRegister|muxA|selected[18]~305_combout\,
	combout => \fd|BankRegister|muxA|selected[18]~313_combout\);

-- Location: LCCOMB_X58_Y44_N30
\fd|BankRegister|muxA|selected[18]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[18]~314_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & (\fd|BankRegister|muxA|selected[18]~303_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & 
-- ((\fd|BankRegister|muxA|selected[18]~313_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\,
	datac => \fd|BankRegister|muxA|selected[18]~303_combout\,
	datad => \fd|BankRegister|muxA|selected[18]~313_combout\,
	combout => \fd|BankRegister|muxA|selected[18]~314_combout\);

-- Location: LCCOMB_X54_Y45_N2
\fd|MuxSaidaBankRegister|selected[18]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[18]~15_combout\ = (\ucfd|Mux3~0_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~110_combout\))) # (!\ucfd|Mux3~0_combout\ & (\fd|BankRegister|muxB|selected[18]~292_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucfd|Mux3~0_combout\,
	datac => \fd|BankRegister|muxB|selected[18]~292_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~110_combout\,
	combout => \fd|MuxSaidaBankRegister|selected[18]~15_combout\);

-- Location: FF_X54_Y44_N13
\fd|BankRegister|add1to26|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~35_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to26|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to26|DOUT\(17));

-- Location: FF_X57_Y47_N31
\fd|BankRegister|add1to28|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~35_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to28|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to28|DOUT\(17));

-- Location: LCCOMB_X57_Y47_N30
\fd|BankRegister|muxA|selected[17]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[17]~322_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|add1to28|DOUT\(17)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to26|DOUT\(17) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to26|DOUT\(17),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to28|DOUT\(17),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[17]~322_combout\);

-- Location: FF_X54_Y44_N23
\fd|BankRegister|add1to32|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~35_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to32|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to32|DOUT\(17));

-- Location: FF_X57_Y47_N29
\fd|BankRegister|add1to30|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~35_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to30|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to30|DOUT\(17));

-- Location: LCCOMB_X57_Y47_N28
\fd|BankRegister|muxA|selected[17]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[17]~323_combout\ = (\fd|BankRegister|muxA|selected[17]~322_combout\ & ((\fd|BankRegister|add1to32|DOUT\(17)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[17]~322_combout\ & (((\fd|BankRegister|add1to30|DOUT\(17) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[17]~322_combout\,
	datab => \fd|BankRegister|add1to32|DOUT\(17),
	datac => \fd|BankRegister|add1to30|DOUT\(17),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[17]~323_combout\);

-- Location: LCCOMB_X55_Y48_N0
\fd|BankRegister|add1to4|DOUT[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to4|DOUT[17]~feeder_combout\ = \fd|MuxRegRam|selected[17]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[17]~35_combout\,
	combout => \fd|BankRegister|add1to4|DOUT[17]~feeder_combout\);

-- Location: FF_X55_Y48_N1
\fd|BankRegister|add1to4|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to4|DOUT[17]~feeder_combout\,
	ena => \fd|BankRegister|add1to4|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to4|DOUT\(17));

-- Location: LCCOMB_X55_Y49_N30
\fd|BankRegister|add1to8|DOUT[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to8|DOUT[17]~feeder_combout\ = \fd|MuxRegRam|selected[17]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[17]~35_combout\,
	combout => \fd|BankRegister|add1to8|DOUT[17]~feeder_combout\);

-- Location: FF_X55_Y49_N31
\fd|BankRegister|add1to8|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to8|DOUT[17]~feeder_combout\,
	ena => \fd|BankRegister|add1to8|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to8|DOUT\(17));

-- Location: LCCOMB_X61_Y49_N16
\fd|BankRegister|add1to2|DOUT[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to2|DOUT[17]~feeder_combout\ = \fd|MuxRegRam|selected[17]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[17]~35_combout\,
	combout => \fd|BankRegister|add1to2|DOUT[17]~feeder_combout\);

-- Location: FF_X61_Y49_N17
\fd|BankRegister|add1to2|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to2|DOUT[17]~feeder_combout\,
	ena => \fd|BankRegister|add1to2|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to2|DOUT\(17));

-- Location: FF_X55_Y48_N29
\fd|BankRegister|add1to6|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~35_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to6|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to6|DOUT\(17));

-- Location: LCCOMB_X55_Y48_N28
\fd|BankRegister|muxA|selected[17]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[17]~319_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|add1to6|DOUT\(17)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to2|DOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|add1to2|DOUT\(17),
	datac => \fd|BankRegister|add1to6|DOUT\(17),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[17]~319_combout\);

-- Location: LCCOMB_X55_Y48_N14
\fd|BankRegister|muxA|selected[17]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[17]~320_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[17]~319_combout\ & ((\fd|BankRegister|add1to8|DOUT\(17)))) # 
-- (!\fd|BankRegister|muxA|selected[17]~319_combout\ & (\fd|BankRegister|add1to4|DOUT\(17))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[17]~319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|add1to4|DOUT\(17),
	datac => \fd|BankRegister|add1to8|DOUT\(17),
	datad => \fd|BankRegister|muxA|selected[17]~319_combout\,
	combout => \fd|BankRegister|muxA|selected[17]~320_combout\);

-- Location: FF_X54_Y43_N11
\fd|BankRegister|add1to16|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~35_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to16|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to16|DOUT\(17));

-- Location: FF_X54_Y43_N1
\fd|BankRegister|add1to12|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~35_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to12|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to12|DOUT\(17));

-- Location: FF_X53_Y43_N15
\fd|BankRegister|add1to10|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~35_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to10|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to10|DOUT\(17));

-- Location: LCCOMB_X53_Y43_N12
\fd|BankRegister|muxA|selected[17]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[17]~317_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|add1to14|DOUT\(17)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to10|DOUT\(17) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to10|DOUT\(17),
	datac => \fd|BankRegister|add1to14|DOUT\(17),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[17]~317_combout\);

-- Location: LCCOMB_X54_Y43_N0
\fd|BankRegister|muxA|selected[17]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[17]~318_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[17]~317_combout\ & (\fd|BankRegister|add1to16|DOUT\(17))) # 
-- (!\fd|BankRegister|muxA|selected[17]~317_combout\ & ((\fd|BankRegister|add1to12|DOUT\(17)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[17]~317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to16|DOUT\(17),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to12|DOUT\(17),
	datad => \fd|BankRegister|muxA|selected[17]~317_combout\,
	combout => \fd|BankRegister|muxA|selected[17]~318_combout\);

-- Location: LCCOMB_X56_Y44_N6
\fd|BankRegister|muxA|selected[17]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[17]~321_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[17]~318_combout\))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|muxA|selected[17]~320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[17]~320_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datad => \fd|BankRegister|muxA|selected[17]~318_combout\,
	combout => \fd|BankRegister|muxA|selected[17]~321_combout\);

-- Location: FF_X55_Y46_N5
\fd|BankRegister|add1to22|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~35_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to22|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to22|DOUT\(17));

-- Location: FF_X53_Y46_N17
\fd|BankRegister|add1to24|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~35_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to24|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to24|DOUT\(17));

-- Location: FF_X54_Y46_N29
\fd|BankRegister|add1to18|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~35_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to18|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to18|DOUT\(17));

-- Location: FF_X53_Y46_N19
\fd|BankRegister|add1to20|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~35_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to20|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to20|DOUT\(17));

-- Location: LCCOMB_X53_Y46_N18
\fd|BankRegister|muxA|selected[17]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[17]~315_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to20|DOUT\(17)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to18|DOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to18|DOUT\(17),
	datac => \fd|BankRegister|add1to20|DOUT\(17),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[17]~315_combout\);

-- Location: LCCOMB_X53_Y46_N16
\fd|BankRegister|muxA|selected[17]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[17]~316_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[17]~315_combout\ & ((\fd|BankRegister|add1to24|DOUT\(17)))) # 
-- (!\fd|BankRegister|muxA|selected[17]~315_combout\ & (\fd|BankRegister|add1to22|DOUT\(17))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[17]~315_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to22|DOUT\(17),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datac => \fd|BankRegister|add1to24|DOUT\(17),
	datad => \fd|BankRegister|muxA|selected[17]~315_combout\,
	combout => \fd|BankRegister|muxA|selected[17]~316_combout\);

-- Location: LCCOMB_X57_Y44_N4
\fd|BankRegister|muxA|selected[17]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[17]~324_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[17]~321_combout\ & (\fd|BankRegister|muxA|selected[17]~323_combout\)) # 
-- (!\fd|BankRegister|muxA|selected[17]~321_combout\ & ((\fd|BankRegister|muxA|selected[17]~316_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[17]~321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|muxA|selected[17]~323_combout\,
	datac => \fd|BankRegister|muxA|selected[17]~321_combout\,
	datad => \fd|BankRegister|muxA|selected[17]~316_combout\,
	combout => \fd|BankRegister|muxA|selected[17]~324_combout\);

-- Location: FF_X61_Y39_N23
\fd|BankRegister|add1to13|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~35_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to13|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to13|DOUT\(17));

-- Location: FF_X58_Y39_N5
\fd|BankRegister|add1to29|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~35_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to29|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to29|DOUT\(17));

-- Location: LCCOMB_X61_Y39_N2
\fd|BankRegister|add1to5|DOUT[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to5|DOUT[17]~feeder_combout\ = \fd|MuxRegRam|selected[17]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[17]~35_combout\,
	combout => \fd|BankRegister|add1to5|DOUT[17]~feeder_combout\);

-- Location: FF_X61_Y39_N3
\fd|BankRegister|add1to5|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to5|DOUT[17]~feeder_combout\,
	ena => \fd|BankRegister|add1to5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to5|DOUT\(17));

-- Location: FF_X58_Y39_N3
\fd|BankRegister|add1to21|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~35_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to21|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to21|DOUT\(17));

-- Location: LCCOMB_X58_Y39_N2
\fd|BankRegister|muxA|selected[17]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[17]~325_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|add1to21|DOUT\(17)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to5|DOUT\(17) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to5|DOUT\(17),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to21|DOUT\(17),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[17]~325_combout\);

-- Location: LCCOMB_X58_Y39_N4
\fd|BankRegister|muxA|selected[17]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[17]~326_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[17]~325_combout\ & ((\fd|BankRegister|add1to29|DOUT\(17)))) # 
-- (!\fd|BankRegister|muxA|selected[17]~325_combout\ & (\fd|BankRegister|add1to13|DOUT\(17))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[17]~325_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to13|DOUT\(17),
	datac => \fd|BankRegister|add1to29|DOUT\(17),
	datad => \fd|BankRegister|muxA|selected[17]~325_combout\,
	combout => \fd|BankRegister|muxA|selected[17]~326_combout\);

-- Location: FF_X56_Y43_N17
\fd|BankRegister|add1to31|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|MuxRegRam|selected[17]~35_combout\,
	ena => \fd|BankRegister|add1to31|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to31|DOUT\(17));

-- Location: FF_X60_Y42_N5
\fd|BankRegister|add1to7|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~35_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to7|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to7|DOUT\(17));

-- Location: LCCOMB_X56_Y43_N10
\fd|BankRegister|add1to23|DOUT[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to23|DOUT[17]~feeder_combout\ = \fd|MuxRegRam|selected[17]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[17]~35_combout\,
	combout => \fd|BankRegister|add1to23|DOUT[17]~feeder_combout\);

-- Location: FF_X56_Y43_N11
\fd|BankRegister|add1to23|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to23|DOUT[17]~feeder_combout\,
	ena => \fd|BankRegister|add1to23|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to23|DOUT\(17));

-- Location: LCCOMB_X58_Y43_N30
\fd|BankRegister|muxA|selected[17]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[17]~332_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to23|DOUT\(17)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to7|DOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to7|DOUT\(17),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to23|DOUT\(17),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[17]~332_combout\);

-- Location: FF_X60_Y42_N3
\fd|BankRegister|add1to15|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~35_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to15|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to15|DOUT\(17));

-- Location: LCCOMB_X58_Y39_N30
\fd|BankRegister|muxA|selected[17]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[17]~333_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[17]~332_combout\ & (\fd|BankRegister|add1to31|DOUT\(17))) # 
-- (!\fd|BankRegister|muxA|selected[17]~332_combout\ & ((\fd|BankRegister|add1to15|DOUT\(17)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[17]~332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to31|DOUT\(17),
	datac => \fd|BankRegister|muxA|selected[17]~332_combout\,
	datad => \fd|BankRegister|add1to15|DOUT\(17),
	combout => \fd|BankRegister|muxA|selected[17]~333_combout\);

-- Location: FF_X61_Y38_N17
\fd|BankRegister|add1to25|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~35_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to25|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to25|DOUT\(17));

-- Location: FF_X61_Y38_N19
\fd|BankRegister|add1to1|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~35_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to1|DOUT\(17));

-- Location: FF_X63_Y40_N19
\fd|BankRegister|add1to9|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~35_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to9|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to9|DOUT\(17));

-- Location: LCCOMB_X63_Y40_N18
\fd|BankRegister|muxA|selected[17]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[17]~329_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|add1to9|DOUT\(17)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to1|DOUT\(17) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to1|DOUT\(17),
	datac => \fd|BankRegister|add1to9|DOUT\(17),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[17]~329_combout\);

-- Location: FF_X63_Y40_N21
\fd|BankRegister|add1to17|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~35_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to17|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to17|DOUT\(17));

-- Location: LCCOMB_X63_Y40_N20
\fd|BankRegister|muxA|selected[17]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[17]~330_combout\ = (\fd|BankRegister|muxA|selected[17]~329_combout\ & ((\fd|BankRegister|add1to25|DOUT\(17)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[17]~329_combout\ & (((\fd|BankRegister|add1to17|DOUT\(17) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to25|DOUT\(17),
	datab => \fd|BankRegister|muxA|selected[17]~329_combout\,
	datac => \fd|BankRegister|add1to17|DOUT\(17),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[17]~330_combout\);

-- Location: FF_X61_Y40_N23
\fd|BankRegister|add1to27|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~35_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to27|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to27|DOUT\(17));

-- Location: FF_X60_Y40_N27
\fd|BankRegister|add1to19|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~35_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to19|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to19|DOUT\(17));

-- Location: FF_X61_Y40_N21
\fd|BankRegister|add1to3|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~35_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to3|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to3|DOUT\(17));

-- Location: FF_X60_Y40_N25
\fd|BankRegister|add1to11|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~35_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to11|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to11|DOUT\(17));

-- Location: LCCOMB_X60_Y40_N24
\fd|BankRegister|muxA|selected[17]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[17]~327_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to11|DOUT\(17)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to3|DOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to3|DOUT\(17),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to11|DOUT\(17),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[17]~327_combout\);

-- Location: LCCOMB_X60_Y40_N26
\fd|BankRegister|muxA|selected[17]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[17]~328_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[17]~327_combout\ & (\fd|BankRegister|add1to27|DOUT\(17))) # 
-- (!\fd|BankRegister|muxA|selected[17]~327_combout\ & ((\fd|BankRegister|add1to19|DOUT\(17)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[17]~327_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to27|DOUT\(17),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to19|DOUT\(17),
	datad => \fd|BankRegister|muxA|selected[17]~327_combout\,
	combout => \fd|BankRegister|muxA|selected[17]~328_combout\);

-- Location: LCCOMB_X59_Y40_N0
\fd|BankRegister|muxA|selected[17]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[17]~331_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[17]~328_combout\))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|muxA|selected[17]~330_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[17]~330_combout\,
	datab => \fd|BankRegister|muxA|selected[17]~328_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[17]~331_combout\);

-- Location: LCCOMB_X58_Y39_N20
\fd|BankRegister|muxA|selected[17]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[17]~334_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[17]~331_combout\ & ((\fd|BankRegister|muxA|selected[17]~333_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[17]~331_combout\ & (\fd|BankRegister|muxA|selected[17]~326_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[17]~331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|muxA|selected[17]~326_combout\,
	datac => \fd|BankRegister|muxA|selected[17]~333_combout\,
	datad => \fd|BankRegister|muxA|selected[17]~331_combout\,
	combout => \fd|BankRegister|muxA|selected[17]~334_combout\);

-- Location: LCCOMB_X57_Y44_N2
\fd|BankRegister|muxA|selected[17]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[17]~335_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & (\fd|BankRegister|muxA|selected[17]~324_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & 
-- ((\fd|BankRegister|muxA|selected[17]~334_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\,
	datac => \fd|BankRegister|muxA|selected[17]~324_combout\,
	datad => \fd|BankRegister|muxA|selected[17]~334_combout\,
	combout => \fd|BankRegister|muxA|selected[17]~335_combout\);

-- Location: LCCOMB_X54_Y45_N6
\fd|MuxSaidaBankRegister|selected[17]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[17]~16_combout\ = (\ucfd|Mux3~0_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~110_combout\)) # (!\ucfd|Mux3~0_combout\ & ((\fd|BankRegister|muxB|selected[17]~313_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~110_combout\,
	datac => \ucfd|Mux3~0_combout\,
	datad => \fd|BankRegister|muxB|selected[17]~313_combout\,
	combout => \fd|MuxSaidaBankRegister|selected[17]~16_combout\);

-- Location: LCCOMB_X57_Y45_N12
\fd|ALU|adder|addsloop:16:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:16:add1to31|vaium~0_combout\ = (\fd|BankRegister|muxA|selected[16]~356_combout\ & ((\fd|ALU|adder|addsloop:15:add1to31|vaium~0_combout\) # (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[16]~17_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[16]~356_combout\ & (\fd|ALU|adder|addsloop:15:add1to31|vaium~0_combout\ & (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[16]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[16]~356_combout\,
	datab => \fd|UCalu|output\(2),
	datac => \fd|MuxSaidaBankRegister|selected[16]~17_combout\,
	datad => \fd|ALU|adder|addsloop:15:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:16:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X57_Y45_N18
\fd|ALU|adder|addsloop:17:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:17:add1to31|vaium~0_combout\ = (\fd|BankRegister|muxA|selected[17]~335_combout\ & ((\fd|ALU|adder|addsloop:16:add1to31|vaium~0_combout\) # (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[17]~16_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[17]~335_combout\ & (\fd|ALU|adder|addsloop:16:add1to31|vaium~0_combout\ & (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[17]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[17]~335_combout\,
	datab => \fd|UCalu|output\(2),
	datac => \fd|MuxSaidaBankRegister|selected[17]~16_combout\,
	datad => \fd|ALU|adder|addsloop:16:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:17:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X57_Y45_N24
\fd|ALU|adder|addsloop:18:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:18:add1to31|vaium~0_combout\ = (\fd|BankRegister|muxA|selected[18]~314_combout\ & ((\fd|ALU|adder|addsloop:17:add1to31|vaium~0_combout\) # (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[18]~15_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[18]~314_combout\ & (\fd|ALU|adder|addsloop:17:add1to31|vaium~0_combout\ & (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[18]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(2),
	datab => \fd|BankRegister|muxA|selected[18]~314_combout\,
	datac => \fd|MuxSaidaBankRegister|selected[18]~15_combout\,
	datad => \fd|ALU|adder|addsloop:17:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:18:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X57_Y45_N2
\fd|ALU|adder|addsloop:19:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:19:add1to31|vaium~0_combout\ = (\fd|BankRegister|muxA|selected[19]~293_combout\ & ((\fd|ALU|adder|addsloop:18:add1to31|vaium~0_combout\) # (\fd|MuxSaidaBankRegister|selected[19]~14_combout\ $ (\fd|UCalu|output\(2))))) # 
-- (!\fd|BankRegister|muxA|selected[19]~293_combout\ & (\fd|ALU|adder|addsloop:18:add1to31|vaium~0_combout\ & (\fd|MuxSaidaBankRegister|selected[19]~14_combout\ $ (\fd|UCalu|output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[19]~293_combout\,
	datab => \fd|MuxSaidaBankRegister|selected[19]~14_combout\,
	datac => \fd|UCalu|output\(2),
	datad => \fd|ALU|adder|addsloop:18:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:19:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X56_Y41_N18
\fd|ALU|adder|addsloop:20:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:20:add1to31|vaium~0_combout\ = (\fd|BankRegister|muxA|selected[20]~272_combout\ & ((\fd|ALU|adder|addsloop:19:add1to31|vaium~0_combout\) # (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[20]~13_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[20]~272_combout\ & (\fd|ALU|adder|addsloop:19:add1to31|vaium~0_combout\ & (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[20]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(2),
	datab => \fd|MuxSaidaBankRegister|selected[20]~13_combout\,
	datac => \fd|BankRegister|muxA|selected[20]~272_combout\,
	datad => \fd|ALU|adder|addsloop:19:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:20:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X56_Y41_N12
\fd|ALU|adder|addsloop:21:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:21:add1to31|vaium~0_combout\ = (\fd|BankRegister|muxA|selected[21]~251_combout\ & ((\fd|ALU|adder|addsloop:20:add1to31|vaium~0_combout\) # (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[21]~12_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[21]~251_combout\ & (\fd|ALU|adder|addsloop:20:add1to31|vaium~0_combout\ & (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[21]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(2),
	datab => \fd|BankRegister|muxA|selected[21]~251_combout\,
	datac => \fd|MuxSaidaBankRegister|selected[21]~12_combout\,
	datad => \fd|ALU|adder|addsloop:20:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:21:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X56_Y41_N10
\fd|ALU|adder|addsloop:22:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:22:add1to31|vaium~0_combout\ = (\fd|BankRegister|muxA|selected[22]~230_combout\ & ((\fd|ALU|adder|addsloop:21:add1to31|vaium~0_combout\) # (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[22]~11_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[22]~230_combout\ & (\fd|ALU|adder|addsloop:21:add1to31|vaium~0_combout\ & (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[22]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(2),
	datab => \fd|MuxSaidaBankRegister|selected[22]~11_combout\,
	datac => \fd|BankRegister|muxA|selected[22]~230_combout\,
	datad => \fd|ALU|adder|addsloop:21:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:22:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X56_Y41_N20
\fd|ALU|adder|addsloop:23:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:23:add1to31|vaium~0_combout\ = (\fd|BankRegister|muxA|selected[23]~209_combout\ & ((\fd|ALU|adder|addsloop:22:add1to31|vaium~0_combout\) # (\fd|MuxSaidaBankRegister|selected[23]~10_combout\ $ (\fd|UCalu|output\(2))))) # 
-- (!\fd|BankRegister|muxA|selected[23]~209_combout\ & (\fd|ALU|adder|addsloop:22:add1to31|vaium~0_combout\ & (\fd|MuxSaidaBankRegister|selected[23]~10_combout\ $ (\fd|UCalu|output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxSaidaBankRegister|selected[23]~10_combout\,
	datab => \fd|UCalu|output\(2),
	datac => \fd|BankRegister|muxA|selected[23]~209_combout\,
	datad => \fd|ALU|adder|addsloop:22:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:23:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X56_Y41_N2
\fd|ALU|adder|addsloop:24:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:24:add1to31|vaium~0_combout\ = (\fd|BankRegister|muxA|selected[24]~188_combout\ & ((\fd|ALU|adder|addsloop:23:add1to31|vaium~0_combout\) # (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[24]~9_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[24]~188_combout\ & (\fd|ALU|adder|addsloop:23:add1to31|vaium~0_combout\ & (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[24]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(2),
	datab => \fd|BankRegister|muxA|selected[24]~188_combout\,
	datac => \fd|MuxSaidaBankRegister|selected[24]~9_combout\,
	datad => \fd|ALU|adder|addsloop:23:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:24:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X56_Y41_N28
\fd|ALU|adder|addsloop:25:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:25:add1to31|vaium~0_combout\ = (\fd|BankRegister|muxA|selected[25]~167_combout\ & ((\fd|ALU|adder|addsloop:24:add1to31|vaium~0_combout\) # (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[25]~8_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[25]~167_combout\ & (\fd|ALU|adder|addsloop:24:add1to31|vaium~0_combout\ & (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[25]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(2),
	datab => \fd|BankRegister|muxA|selected[25]~167_combout\,
	datac => \fd|MuxSaidaBankRegister|selected[25]~8_combout\,
	datad => \fd|ALU|adder|addsloop:24:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:25:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X55_Y41_N24
\fd|ALU|adder|addsloop:26:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:26:add1to31|vaium~0_combout\ = (\fd|BankRegister|muxA|selected[26]~146_combout\ & ((\fd|ALU|adder|addsloop:25:add1to31|vaium~0_combout\) # (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[26]~7_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[26]~146_combout\ & (\fd|ALU|adder|addsloop:25:add1to31|vaium~0_combout\ & (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[26]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(2),
	datab => \fd|MuxSaidaBankRegister|selected[26]~7_combout\,
	datac => \fd|BankRegister|muxA|selected[26]~146_combout\,
	datad => \fd|ALU|adder|addsloop:25:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:26:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X55_Y41_N18
\fd|ALU|adder|addsloop:27:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:27:add1to31|vaium~0_combout\ = (\fd|BankRegister|muxA|selected[27]~125_combout\ & ((\fd|ALU|adder|addsloop:26:add1to31|vaium~0_combout\) # (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[27]~6_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[27]~125_combout\ & (\fd|ALU|adder|addsloop:26:add1to31|vaium~0_combout\ & (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[27]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(2),
	datab => \fd|MuxSaidaBankRegister|selected[27]~6_combout\,
	datac => \fd|BankRegister|muxA|selected[27]~125_combout\,
	datad => \fd|ALU|adder|addsloop:26:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:27:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X55_Y41_N12
\fd|ALU|adder|addsloop:28:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:28:add1to31|vaium~0_combout\ = (\fd|BankRegister|muxA|selected[28]~104_combout\ & ((\fd|ALU|adder|addsloop:27:add1to31|vaium~0_combout\) # (\fd|MuxSaidaBankRegister|selected[28]~5_combout\ $ (\fd|UCalu|output\(2))))) # 
-- (!\fd|BankRegister|muxA|selected[28]~104_combout\ & (\fd|ALU|adder|addsloop:27:add1to31|vaium~0_combout\ & (\fd|MuxSaidaBankRegister|selected[28]~5_combout\ $ (\fd|UCalu|output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxSaidaBankRegister|selected[28]~5_combout\,
	datab => \fd|UCalu|output\(2),
	datac => \fd|BankRegister|muxA|selected[28]~104_combout\,
	datad => \fd|ALU|adder|addsloop:27:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:28:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X55_Y41_N6
\fd|ALU|adder|addsloop:29:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:29:add1to31|vaium~0_combout\ = (\fd|BankRegister|muxA|selected[29]~83_combout\ & ((\fd|ALU|adder|addsloop:28:add1to31|vaium~0_combout\) # (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[29]~4_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[29]~83_combout\ & (\fd|ALU|adder|addsloop:28:add1to31|vaium~0_combout\ & (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[29]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[29]~83_combout\,
	datab => \fd|UCalu|output\(2),
	datac => \fd|MuxSaidaBankRegister|selected[29]~4_combout\,
	datad => \fd|ALU|adder|addsloop:28:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:29:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X53_Y41_N18
\fd|ALU|final|selected[30]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[30]~65_combout\ = (\fd|ALU|final|selected[30]~63_combout\ & ((\fd|ALU|final|selected[30]~64_combout\) # ((\fd|ALU|final|selected[1]~62_combout\ & \fd|ALU|adder|addsloop:29:add1to31|vaium~0_combout\)))) # 
-- (!\fd|ALU|final|selected[30]~63_combout\ & (\fd|ALU|final|selected[1]~62_combout\ & ((!\fd|ALU|adder|addsloop:29:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[1]~62_combout\,
	datab => \fd|ALU|final|selected[30]~64_combout\,
	datac => \fd|ALU|final|selected[30]~63_combout\,
	datad => \fd|ALU|adder|addsloop:29:add1to31|vaium~0_combout\,
	combout => \fd|ALU|final|selected[30]~65_combout\);

-- Location: LCCOMB_X53_Y41_N4
\fd|MuxRegRam|selected[30]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[30]~61_combout\ = (\ucfd|Equal1~1_combout\ & (\fd|MuxRegRam|selected[30]~60_combout\)) # (!\ucfd|Equal1~1_combout\ & ((\fd|ALU|final|selected[30]~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxRegRam|selected[30]~60_combout\,
	datab => \ucfd|Equal1~1_combout\,
	datad => \fd|ALU|final|selected[30]~65_combout\,
	combout => \fd|MuxRegRam|selected[30]~61_combout\);

-- Location: FF_X58_Y38_N25
\fd|BankRegister|add1to9|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~61_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to9|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to9|DOUT\(30));

-- Location: LCCOMB_X62_Y41_N16
\fd|BankRegister|muxB|selected[30]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[30]~34_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|add1to17|DOUT\(30)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to1|DOUT\(30) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to1|DOUT\(30),
	datab => \fd|BankRegister|add1to17|DOUT\(30),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[30]~34_combout\);

-- Location: LCCOMB_X62_Y41_N26
\fd|BankRegister|muxB|selected[30]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[30]~35_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[30]~34_combout\ & ((\fd|BankRegister|add1to25|DOUT\(30)))) # 
-- (!\fd|BankRegister|muxB|selected[30]~34_combout\ & (\fd|BankRegister|add1to9|DOUT\(30))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[30]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to9|DOUT\(30),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to25|DOUT\(30),
	datad => \fd|BankRegister|muxB|selected[30]~34_combout\,
	combout => \fd|BankRegister|muxB|selected[30]~35_combout\);

-- Location: LCCOMB_X54_Y40_N6
\fd|BankRegister|muxB|selected[30]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[30]~32_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to13|DOUT\(30)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to5|DOUT\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to5|DOUT\(30),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to13|DOUT\(30),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[30]~32_combout\);

-- Location: LCCOMB_X53_Y40_N12
\fd|BankRegister|muxB|selected[30]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[30]~33_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[30]~32_combout\ & ((\fd|BankRegister|add1to29|DOUT\(30)))) # 
-- (!\fd|BankRegister|muxB|selected[30]~32_combout\ & (\fd|BankRegister|add1to21|DOUT\(30))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[30]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|BankRegister|add1to21|DOUT\(30),
	datac => \fd|BankRegister|add1to29|DOUT\(30),
	datad => \fd|BankRegister|muxB|selected[30]~32_combout\,
	combout => \fd|BankRegister|muxB|selected[30]~33_combout\);

-- Location: LCCOMB_X62_Y41_N8
\fd|BankRegister|muxB|selected[30]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[30]~36_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[30]~33_combout\))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|muxB|selected[30]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|muxB|selected[30]~35_combout\,
	datad => \fd|BankRegister|muxB|selected[30]~33_combout\,
	combout => \fd|BankRegister|muxB|selected[30]~36_combout\);

-- Location: LCCOMB_X54_Y41_N18
\fd|BankRegister|muxB|selected[30]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[30]~37_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to15|DOUT\(30))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to7|DOUT\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|BankRegister|add1to15|DOUT\(30),
	datac => \fd|BankRegister|add1to7|DOUT\(30),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[30]~37_combout\);

-- Location: LCCOMB_X54_Y41_N8
\fd|BankRegister|muxB|selected[30]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[30]~38_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[30]~37_combout\ & (\fd|BankRegister|add1to31|DOUT\(30))) # 
-- (!\fd|BankRegister|muxB|selected[30]~37_combout\ & ((\fd|BankRegister|add1to23|DOUT\(30)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[30]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|BankRegister|add1to31|DOUT\(30),
	datac => \fd|BankRegister|add1to23|DOUT\(30),
	datad => \fd|BankRegister|muxB|selected[30]~37_combout\,
	combout => \fd|BankRegister|muxB|selected[30]~38_combout\);

-- Location: LCCOMB_X61_Y41_N26
\fd|BankRegister|muxB|selected[30]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[30]~30_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to19|DOUT\(30))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to3|DOUT\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to19|DOUT\(30),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to3|DOUT\(30),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[30]~30_combout\);

-- Location: LCCOMB_X61_Y41_N30
\fd|BankRegister|muxB|selected[30]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[30]~31_combout\ = (\fd|BankRegister|muxB|selected[30]~30_combout\ & (((\fd|BankRegister|add1to27|DOUT\(30))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[30]~30_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to11|DOUT\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[30]~30_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to11|DOUT\(30),
	datad => \fd|BankRegister|add1to27|DOUT\(30),
	combout => \fd|BankRegister|muxB|selected[30]~31_combout\);

-- Location: LCCOMB_X62_Y41_N14
\fd|BankRegister|muxB|selected[30]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[30]~39_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[30]~36_combout\ & (\fd|BankRegister|muxB|selected[30]~38_combout\)) # 
-- (!\fd|BankRegister|muxB|selected[30]~36_combout\ & ((\fd|BankRegister|muxB|selected[30]~31_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|muxB|selected[30]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|muxB|selected[30]~36_combout\,
	datac => \fd|BankRegister|muxB|selected[30]~38_combout\,
	datad => \fd|BankRegister|muxB|selected[30]~31_combout\,
	combout => \fd|BankRegister|muxB|selected[30]~39_combout\);

-- Location: LCCOMB_X55_Y38_N16
\fd|BankRegister|muxB|selected[30]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[30]~27_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to30|DOUT\(30)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|add1to26|DOUT\(30) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to30|DOUT\(30),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to26|DOUT\(30),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[30]~27_combout\);

-- Location: LCCOMB_X55_Y38_N22
\fd|BankRegister|muxB|selected[30]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[30]~28_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[30]~27_combout\ & ((\fd|BankRegister|add1to32|DOUT\(30)))) # 
-- (!\fd|BankRegister|muxB|selected[30]~27_combout\ & (\fd|BankRegister|add1to28|DOUT\(30))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[30]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to28|DOUT\(30),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to32|DOUT\(30),
	datad => \fd|BankRegister|muxB|selected[30]~27_combout\,
	combout => \fd|BankRegister|muxB|selected[30]~28_combout\);

-- Location: LCCOMB_X52_Y47_N30
\fd|BankRegister|muxB|selected[30]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[30]~20_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to12|DOUT\(30))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to10|DOUT\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to12|DOUT\(30),
	datac => \fd|BankRegister|add1to10|DOUT\(30),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[30]~20_combout\);

-- Location: LCCOMB_X53_Y44_N8
\fd|BankRegister|muxB|selected[30]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[30]~21_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[30]~20_combout\ & ((\fd|BankRegister|add1to16|DOUT\(30)))) # 
-- (!\fd|BankRegister|muxB|selected[30]~20_combout\ & (\fd|BankRegister|add1to14|DOUT\(30))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[30]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to14|DOUT\(30),
	datac => \fd|BankRegister|add1to16|DOUT\(30),
	datad => \fd|BankRegister|muxB|selected[30]~20_combout\,
	combout => \fd|BankRegister|muxB|selected[30]~21_combout\);

-- Location: LCCOMB_X53_Y45_N28
\fd|BankRegister|muxB|selected[30]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[30]~22_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to22|DOUT\(30)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|add1to18|DOUT\(30) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to22|DOUT\(30),
	datac => \fd|BankRegister|add1to18|DOUT\(30),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[30]~22_combout\);

-- Location: LCCOMB_X53_Y44_N22
\fd|BankRegister|muxB|selected[30]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[30]~23_combout\ = (\fd|BankRegister|muxB|selected[30]~22_combout\ & (((\fd|BankRegister|add1to24|DOUT\(30))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[30]~22_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to20|DOUT\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[30]~22_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to24|DOUT\(30),
	datad => \fd|BankRegister|add1to20|DOUT\(30),
	combout => \fd|BankRegister|muxB|selected[30]~23_combout\);

-- Location: LCCOMB_X53_Y44_N20
\fd|BankRegister|muxB|selected[30]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[30]~24_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to4|DOUT\(30))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to2|DOUT\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to4|DOUT\(30),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datad => \fd|BankRegister|add1to2|DOUT\(30),
	combout => \fd|BankRegister|muxB|selected[30]~24_combout\);

-- Location: LCCOMB_X52_Y41_N26
\fd|BankRegister|muxB|selected[30]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[30]~25_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[30]~24_combout\ & ((\fd|BankRegister|add1to8|DOUT\(30)))) # 
-- (!\fd|BankRegister|muxB|selected[30]~24_combout\ & (\fd|BankRegister|add1to6|DOUT\(30))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[30]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to6|DOUT\(30),
	datac => \fd|BankRegister|add1to8|DOUT\(30),
	datad => \fd|BankRegister|muxB|selected[30]~24_combout\,
	combout => \fd|BankRegister|muxB|selected[30]~25_combout\);

-- Location: LCCOMB_X53_Y44_N10
\fd|BankRegister|muxB|selected[30]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[30]~26_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|muxB|selected[30]~23_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[30]~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[30]~23_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|muxB|selected[30]~25_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[30]~26_combout\);

-- Location: LCCOMB_X53_Y44_N4
\fd|BankRegister|muxB|selected[30]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[30]~29_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[30]~26_combout\ & (\fd|BankRegister|muxB|selected[30]~28_combout\)) # 
-- (!\fd|BankRegister|muxB|selected[30]~26_combout\ & ((\fd|BankRegister|muxB|selected[30]~21_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[30]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[30]~28_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|muxB|selected[30]~21_combout\,
	datad => \fd|BankRegister|muxB|selected[30]~26_combout\,
	combout => \fd|BankRegister|muxB|selected[30]~29_combout\);

-- Location: LCCOMB_X62_Y41_N28
\fd|BankRegister|muxB|selected[30]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[30]~40_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & ((\fd|BankRegister|muxB|selected[30]~29_combout\))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & 
-- (\fd|BankRegister|muxB|selected[30]~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\,
	datac => \fd|BankRegister|muxB|selected[30]~39_combout\,
	datad => \fd|BankRegister|muxB|selected[30]~29_combout\,
	combout => \fd|BankRegister|muxB|selected[30]~40_combout\);

-- Location: LCCOMB_X52_Y40_N18
\fd|Ram|ram_rtl_0_bypass[70]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[70]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[70]~feeder_combout\);

-- Location: FF_X52_Y40_N19
\fd|Ram|ram_rtl_0_bypass[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[70]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(70));

-- Location: LCCOMB_X52_Y40_N24
\fd|MuxRegRam|selected[29]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[29]~58_combout\ = (\fd|Ram|ram_rtl_0_bypass\(70) & ((\fd|Ram|ram_rtl_0|auto_generated|ram_block1a29\))) # (!\fd|Ram|ram_rtl_0_bypass\(70) & (\fd|Ram|ram_rtl_0_bypass\(69)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Ram|ram_rtl_0_bypass\(69),
	datac => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a29\,
	datad => \fd|Ram|ram_rtl_0_bypass\(70),
	combout => \fd|MuxRegRam|selected[29]~58_combout\);

-- Location: LCCOMB_X55_Y41_N8
\fd|ALU|final|selected[29]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[29]~69_combout\ = \fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[29]~4_combout\ $ (((\fd|UCalu|output\(1) & \fd|ALU|adder|addsloop:28:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(1),
	datab => \fd|UCalu|output\(2),
	datac => \fd|MuxSaidaBankRegister|selected[29]~4_combout\,
	datad => \fd|ALU|adder|addsloop:28:add1to31|vaium~0_combout\,
	combout => \fd|ALU|final|selected[29]~69_combout\);

-- Location: LCCOMB_X55_Y41_N22
\fd|ALU|final|selected[29]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[29]~70_combout\ = (\fd|BankRegister|muxA|selected[29]~83_combout\ & (\fd|UCalu|output\(1) $ (((\fd|ALU|final|selected[29]~69_combout\) # (\fd|UCalu|output\(0)))))) # (!\fd|BankRegister|muxA|selected[29]~83_combout\ & 
-- (\fd|ALU|final|selected[29]~69_combout\ & (\fd|UCalu|output\(1) $ (\fd|UCalu|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[29]~83_combout\,
	datab => \fd|UCalu|output\(1),
	datac => \fd|ALU|final|selected[29]~69_combout\,
	datad => \fd|UCalu|output\(0),
	combout => \fd|ALU|final|selected[29]~70_combout\);

-- Location: LCCOMB_X54_Y41_N20
\fd|MuxRegRam|selected[29]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[29]~59_combout\ = (\ucfd|Equal1~1_combout\ & (\fd|MuxRegRam|selected[29]~58_combout\)) # (!\ucfd|Equal1~1_combout\ & ((\fd|ALU|final|selected[29]~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Equal1~1_combout\,
	datac => \fd|MuxRegRam|selected[29]~58_combout\,
	datad => \fd|ALU|final|selected[29]~70_combout\,
	combout => \fd|MuxRegRam|selected[29]~59_combout\);

-- Location: FF_X58_Y38_N1
\fd|BankRegister|add1to17|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~59_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to17|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to17|DOUT\(29));

-- Location: LCCOMB_X57_Y39_N14
\fd|BankRegister|muxB|selected[29]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[29]~55_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\) # ((\fd|BankRegister|add1to9|DOUT\(29))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to1|DOUT\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to1|DOUT\(29),
	datad => \fd|BankRegister|add1to9|DOUT\(29),
	combout => \fd|BankRegister|muxB|selected[29]~55_combout\);

-- Location: LCCOMB_X57_Y39_N12
\fd|BankRegister|muxB|selected[29]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[29]~56_combout\ = (\fd|BankRegister|muxB|selected[29]~55_combout\ & (((\fd|BankRegister|add1to25|DOUT\(29)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[29]~55_combout\ & (\fd|BankRegister|add1to17|DOUT\(29) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to17|DOUT\(29),
	datab => \fd|BankRegister|muxB|selected[29]~55_combout\,
	datac => \fd|BankRegister|add1to25|DOUT\(29),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[29]~56_combout\);

-- Location: LCCOMB_X59_Y39_N22
\fd|BankRegister|muxB|selected[29]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[29]~53_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to11|DOUT\(29)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|add1to3|DOUT\(29) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to11|DOUT\(29),
	datac => \fd|BankRegister|add1to3|DOUT\(29),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[29]~53_combout\);

-- Location: LCCOMB_X60_Y39_N22
\fd|BankRegister|muxB|selected[29]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[29]~54_combout\ = (\fd|BankRegister|muxB|selected[29]~53_combout\ & (((\fd|BankRegister|add1to27|DOUT\(29)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[29]~53_combout\ & (\fd|BankRegister|add1to19|DOUT\(29) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to19|DOUT\(29),
	datab => \fd|BankRegister|muxB|selected[29]~53_combout\,
	datac => \fd|BankRegister|add1to27|DOUT\(29),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[29]~54_combout\);

-- Location: LCCOMB_X56_Y39_N10
\fd|BankRegister|muxB|selected[29]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[29]~57_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[29]~54_combout\))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|muxB|selected[29]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|muxB|selected[29]~56_combout\,
	datad => \fd|BankRegister|muxB|selected[29]~54_combout\,
	combout => \fd|BankRegister|muxB|selected[29]~57_combout\);

-- Location: LCCOMB_X56_Y40_N22
\fd|BankRegister|muxB|selected[29]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[29]~58_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to23|DOUT\(29)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|add1to7|DOUT\(29) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to23|DOUT\(29),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to7|DOUT\(29),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[29]~58_combout\);

-- Location: LCCOMB_X54_Y41_N6
\fd|BankRegister|muxB|selected[29]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[29]~59_combout\ = (\fd|BankRegister|muxB|selected[29]~58_combout\ & ((\fd|BankRegister|add1to31|DOUT\(29)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[29]~58_combout\ & (((\fd|BankRegister|add1to15|DOUT\(29) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[29]~58_combout\,
	datab => \fd|BankRegister|add1to31|DOUT\(29),
	datac => \fd|BankRegister|add1to15|DOUT\(29),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[29]~59_combout\);

-- Location: LCCOMB_X53_Y40_N28
\fd|BankRegister|muxB|selected[29]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[29]~51_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to21|DOUT\(29))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to5|DOUT\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to21|DOUT\(29),
	datac => \fd|BankRegister|add1to5|DOUT\(29),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[29]~51_combout\);

-- Location: LCCOMB_X54_Y39_N24
\fd|BankRegister|muxB|selected[29]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[29]~52_combout\ = (\fd|BankRegister|muxB|selected[29]~51_combout\ & ((\fd|BankRegister|add1to29|DOUT\(29)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[29]~51_combout\ & (((\fd|BankRegister|add1to13|DOUT\(29) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to29|DOUT\(29),
	datab => \fd|BankRegister|muxB|selected[29]~51_combout\,
	datac => \fd|BankRegister|add1to13|DOUT\(29),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[29]~52_combout\);

-- Location: LCCOMB_X56_Y39_N16
\fd|BankRegister|muxB|selected[29]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[29]~60_combout\ = (\fd|BankRegister|muxB|selected[29]~57_combout\ & ((\fd|BankRegister|muxB|selected[29]~59_combout\) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[29]~57_combout\ & (((\fd|BankRegister|muxB|selected[29]~52_combout\ & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[29]~57_combout\,
	datab => \fd|BankRegister|muxB|selected[29]~59_combout\,
	datac => \fd|BankRegister|muxB|selected[29]~52_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[29]~60_combout\);

-- Location: LCCOMB_X54_Y42_N6
\fd|BankRegister|muxB|selected[29]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[29]~41_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to20|DOUT\(29)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|add1to18|DOUT\(29) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to20|DOUT\(29),
	datac => \fd|BankRegister|add1to18|DOUT\(29),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[29]~41_combout\);

-- Location: LCCOMB_X53_Y42_N10
\fd|BankRegister|muxB|selected[29]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[29]~42_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[29]~41_combout\ & (\fd|BankRegister|add1to24|DOUT\(29))) # 
-- (!\fd|BankRegister|muxB|selected[29]~41_combout\ & ((\fd|BankRegister|add1to22|DOUT\(29)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[29]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to24|DOUT\(29),
	datac => \fd|BankRegister|add1to22|DOUT\(29),
	datad => \fd|BankRegister|muxB|selected[29]~41_combout\,
	combout => \fd|BankRegister|muxB|selected[29]~42_combout\);

-- Location: LCCOMB_X55_Y38_N8
\fd|BankRegister|muxB|selected[29]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[29]~48_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to28|DOUT\(29))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to26|DOUT\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to28|DOUT\(29),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to26|DOUT\(29),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[29]~48_combout\);

-- Location: LCCOMB_X55_Y38_N30
\fd|BankRegister|muxB|selected[29]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[29]~49_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[29]~48_combout\ & (\fd|BankRegister|add1to32|DOUT\(29))) # 
-- (!\fd|BankRegister|muxB|selected[29]~48_combout\ & ((\fd|BankRegister|add1to30|DOUT\(29)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|muxB|selected[29]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|muxB|selected[29]~48_combout\,
	datac => \fd|BankRegister|add1to32|DOUT\(29),
	datad => \fd|BankRegister|add1to30|DOUT\(29),
	combout => \fd|BankRegister|muxB|selected[29]~49_combout\);

-- Location: LCCOMB_X53_Y43_N30
\fd|BankRegister|muxB|selected[29]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[29]~43_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to14|DOUT\(29))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to10|DOUT\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to14|DOUT\(29),
	datac => \fd|BankRegister|add1to10|DOUT\(29),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[29]~43_combout\);

-- Location: LCCOMB_X54_Y43_N14
\fd|BankRegister|muxB|selected[29]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[29]~44_combout\ = (\fd|BankRegister|muxB|selected[29]~43_combout\ & (((\fd|BankRegister|add1to16|DOUT\(29)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[29]~43_combout\ & (\fd|BankRegister|add1to12|DOUT\(29) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[29]~43_combout\,
	datab => \fd|BankRegister|add1to12|DOUT\(29),
	datac => \fd|BankRegister|add1to16|DOUT\(29),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[29]~44_combout\);

-- Location: LCCOMB_X50_Y41_N14
\fd|BankRegister|muxB|selected[29]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[29]~45_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to6|DOUT\(29)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|add1to2|DOUT\(29) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to6|DOUT\(29),
	datac => \fd|BankRegister|add1to2|DOUT\(29),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[29]~45_combout\);

-- Location: LCCOMB_X52_Y41_N12
\fd|BankRegister|muxB|selected[29]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[29]~46_combout\ = (\fd|BankRegister|muxB|selected[29]~45_combout\ & (((\fd|BankRegister|add1to8|DOUT\(29)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[29]~45_combout\ & (\fd|BankRegister|add1to4|DOUT\(29) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[29]~45_combout\,
	datab => \fd|BankRegister|add1to4|DOUT\(29),
	datac => \fd|BankRegister|add1to8|DOUT\(29),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[29]~46_combout\);

-- Location: LCCOMB_X57_Y37_N28
\fd|BankRegister|muxB|selected[29]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[29]~47_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[29]~44_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & \fd|BankRegister|muxB|selected[29]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|muxB|selected[29]~44_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datad => \fd|BankRegister|muxB|selected[29]~46_combout\,
	combout => \fd|BankRegister|muxB|selected[29]~47_combout\);

-- Location: LCCOMB_X57_Y37_N10
\fd|BankRegister|muxB|selected[29]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[29]~50_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[29]~47_combout\ & ((\fd|BankRegister|muxB|selected[29]~49_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[29]~47_combout\ & (\fd|BankRegister|muxB|selected[29]~42_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[29]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[29]~42_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|muxB|selected[29]~49_combout\,
	datad => \fd|BankRegister|muxB|selected[29]~47_combout\,
	combout => \fd|BankRegister|muxB|selected[29]~50_combout\);

-- Location: LCCOMB_X57_Y37_N0
\fd|BankRegister|muxB|selected[29]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[29]~61_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & ((\fd|BankRegister|muxB|selected[29]~50_combout\))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & 
-- (\fd|BankRegister|muxB|selected[29]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\,
	datac => \fd|BankRegister|muxB|selected[29]~60_combout\,
	datad => \fd|BankRegister|muxB|selected[29]~50_combout\,
	combout => \fd|BankRegister|muxB|selected[29]~61_combout\);

-- Location: LCCOMB_X49_Y41_N10
\fd|Ram|ram_rtl_0_bypass[68]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[68]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[68]~feeder_combout\);

-- Location: FF_X49_Y41_N11
\fd|Ram|ram_rtl_0_bypass[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[68]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(68));

-- Location: LCCOMB_X50_Y38_N4
\fd|Ram|ram_rtl_0_bypass[67]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[67]~feeder_combout\ = \fd|BankRegister|muxB|selected[28]~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|BankRegister|muxB|selected[28]~82_combout\,
	combout => \fd|Ram|ram_rtl_0_bypass[67]~feeder_combout\);

-- Location: FF_X50_Y38_N5
\fd|Ram|ram_rtl_0_bypass[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[67]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(67));

-- Location: LCCOMB_X50_Y41_N6
\fd|MuxRegRam|selected[28]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[28]~56_combout\ = (\fd|Ram|ram_rtl_0_bypass\(68) & (\fd|Ram|ram_rtl_0|auto_generated|ram_block1a28\)) # (!\fd|Ram|ram_rtl_0_bypass\(68) & ((\fd|Ram|ram_rtl_0_bypass\(67))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a28\,
	datab => \fd|Ram|ram_rtl_0_bypass\(68),
	datad => \fd|Ram|ram_rtl_0_bypass\(67),
	combout => \fd|MuxRegRam|selected[28]~56_combout\);

-- Location: LCCOMB_X55_Y41_N20
\fd|ALU|final|selected[28]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[28]~71_combout\ = \fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[28]~5_combout\ $ (((\fd|UCalu|output\(1) & \fd|ALU|adder|addsloop:27:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(1),
	datab => \fd|UCalu|output\(2),
	datac => \fd|MuxSaidaBankRegister|selected[28]~5_combout\,
	datad => \fd|ALU|adder|addsloop:27:add1to31|vaium~0_combout\,
	combout => \fd|ALU|final|selected[28]~71_combout\);

-- Location: LCCOMB_X55_Y41_N2
\fd|ALU|final|selected[28]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[28]~72_combout\ = (\fd|BankRegister|muxA|selected[28]~104_combout\ & (\fd|UCalu|output\(1) $ (((\fd|UCalu|output\(0)) # (\fd|ALU|final|selected[28]~71_combout\))))) # (!\fd|BankRegister|muxA|selected[28]~104_combout\ & 
-- (\fd|ALU|final|selected[28]~71_combout\ & (\fd|UCalu|output\(0) $ (\fd|UCalu|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[28]~104_combout\,
	datab => \fd|UCalu|output\(0),
	datac => \fd|UCalu|output\(1),
	datad => \fd|ALU|final|selected[28]~71_combout\,
	combout => \fd|ALU|final|selected[28]~72_combout\);

-- Location: LCCOMB_X54_Y41_N30
\fd|MuxRegRam|selected[28]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[28]~57_combout\ = (\ucfd|Equal1~1_combout\ & (\fd|MuxRegRam|selected[28]~56_combout\)) # (!\ucfd|Equal1~1_combout\ & ((\fd|ALU|final|selected[28]~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|MuxRegRam|selected[28]~56_combout\,
	datac => \ucfd|Equal1~1_combout\,
	datad => \fd|ALU|final|selected[28]~72_combout\,
	combout => \fd|MuxRegRam|selected[28]~57_combout\);

-- Location: FF_X54_Y40_N31
\fd|BankRegister|add1to21|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~57_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to21|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to21|DOUT\(28));

-- Location: LCCOMB_X53_Y39_N28
\fd|BankRegister|muxB|selected[28]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[28]~74_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|add1to13|DOUT\(28)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to5|DOUT\(28) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to5|DOUT\(28),
	datab => \fd|BankRegister|add1to13|DOUT\(28),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[28]~74_combout\);

-- Location: LCCOMB_X54_Y39_N14
\fd|BankRegister|muxB|selected[28]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[28]~75_combout\ = (\fd|BankRegister|muxB|selected[28]~74_combout\ & (((\fd|BankRegister|add1to29|DOUT\(28)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[28]~74_combout\ & (\fd|BankRegister|add1to21|DOUT\(28) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to21|DOUT\(28),
	datab => \fd|BankRegister|muxB|selected[28]~74_combout\,
	datac => \fd|BankRegister|add1to29|DOUT\(28),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[28]~75_combout\);

-- Location: LCCOMB_X57_Y39_N8
\fd|BankRegister|muxB|selected[28]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[28]~76_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to17|DOUT\(28)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to1|DOUT\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to1|DOUT\(28),
	datad => \fd|BankRegister|add1to17|DOUT\(28),
	combout => \fd|BankRegister|muxB|selected[28]~76_combout\);

-- Location: LCCOMB_X57_Y39_N30
\fd|BankRegister|muxB|selected[28]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[28]~77_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[28]~76_combout\ & (\fd|BankRegister|add1to25|DOUT\(28))) # 
-- (!\fd|BankRegister|muxB|selected[28]~76_combout\ & ((\fd|BankRegister|add1to9|DOUT\(28)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|muxB|selected[28]~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|muxB|selected[28]~76_combout\,
	datac => \fd|BankRegister|add1to25|DOUT\(28),
	datad => \fd|BankRegister|add1to9|DOUT\(28),
	combout => \fd|BankRegister|muxB|selected[28]~77_combout\);

-- Location: LCCOMB_X56_Y39_N26
\fd|BankRegister|muxB|selected[28]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[28]~78_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|muxB|selected[28]~75_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[28]~77_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[28]~75_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|muxB|selected[28]~77_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[28]~78_combout\);

-- Location: LCCOMB_X59_Y38_N0
\fd|BankRegister|muxB|selected[28]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[28]~72_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\) # ((\fd|BankRegister|add1to19|DOUT\(28))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to3|DOUT\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to3|DOUT\(28),
	datad => \fd|BankRegister|add1to19|DOUT\(28),
	combout => \fd|BankRegister|muxB|selected[28]~72_combout\);

-- Location: LCCOMB_X59_Y39_N2
\fd|BankRegister|muxB|selected[28]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[28]~73_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[28]~72_combout\ & (\fd|BankRegister|add1to27|DOUT\(28))) # 
-- (!\fd|BankRegister|muxB|selected[28]~72_combout\ & ((\fd|BankRegister|add1to11|DOUT\(28)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[28]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to27|DOUT\(28),
	datac => \fd|BankRegister|add1to11|DOUT\(28),
	datad => \fd|BankRegister|muxB|selected[28]~72_combout\,
	combout => \fd|BankRegister|muxB|selected[28]~73_combout\);

-- Location: LCCOMB_X54_Y41_N4
\fd|BankRegister|muxB|selected[28]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[28]~79_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\) # (\fd|BankRegister|add1to15|DOUT\(28))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to7|DOUT\(28) & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to7|DOUT\(28),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datad => \fd|BankRegister|add1to15|DOUT\(28),
	combout => \fd|BankRegister|muxB|selected[28]~79_combout\);

-- Location: LCCOMB_X55_Y42_N0
\fd|BankRegister|muxB|selected[28]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[28]~80_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[28]~79_combout\ & (\fd|BankRegister|add1to31|DOUT\(28))) # 
-- (!\fd|BankRegister|muxB|selected[28]~79_combout\ & ((\fd|BankRegister|add1to23|DOUT\(28)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[28]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to31|DOUT\(28),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to23|DOUT\(28),
	datad => \fd|BankRegister|muxB|selected[28]~79_combout\,
	combout => \fd|BankRegister|muxB|selected[28]~80_combout\);

-- Location: LCCOMB_X56_Y39_N8
\fd|BankRegister|muxB|selected[28]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[28]~81_combout\ = (\fd|BankRegister|muxB|selected[28]~78_combout\ & (((\fd|BankRegister|muxB|selected[28]~80_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[28]~78_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|muxB|selected[28]~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[28]~78_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|muxB|selected[28]~73_combout\,
	datad => \fd|BankRegister|muxB|selected[28]~80_combout\,
	combout => \fd|BankRegister|muxB|selected[28]~81_combout\);

-- Location: LCCOMB_X55_Y38_N28
\fd|BankRegister|muxB|selected[28]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[28]~69_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to30|DOUT\(28)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|add1to26|DOUT\(28) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to30|DOUT\(28),
	datac => \fd|BankRegister|add1to26|DOUT\(28),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[28]~69_combout\);

-- Location: LCCOMB_X55_Y38_N10
\fd|BankRegister|muxB|selected[28]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[28]~70_combout\ = (\fd|BankRegister|muxB|selected[28]~69_combout\ & (((\fd|BankRegister|add1to32|DOUT\(28)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[28]~69_combout\ & (\fd|BankRegister|add1to28|DOUT\(28) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to28|DOUT\(28),
	datab => \fd|BankRegister|muxB|selected[28]~69_combout\,
	datac => \fd|BankRegister|add1to32|DOUT\(28),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[28]~70_combout\);

-- Location: LCCOMB_X55_Y47_N4
\fd|BankRegister|muxB|selected[28]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[28]~62_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to12|DOUT\(28)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|add1to10|DOUT\(28) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to12|DOUT\(28),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to10|DOUT\(28),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[28]~62_combout\);

-- Location: LCCOMB_X53_Y47_N26
\fd|BankRegister|muxB|selected[28]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[28]~63_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[28]~62_combout\ & (\fd|BankRegister|add1to16|DOUT\(28))) # 
-- (!\fd|BankRegister|muxB|selected[28]~62_combout\ & ((\fd|BankRegister|add1to14|DOUT\(28)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[28]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to16|DOUT\(28),
	datac => \fd|BankRegister|add1to14|DOUT\(28),
	datad => \fd|BankRegister|muxB|selected[28]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[28]~63_combout\);

-- Location: LCCOMB_X48_Y41_N14
\fd|BankRegister|muxB|selected[28]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[28]~66_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to4|DOUT\(28))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to2|DOUT\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to4|DOUT\(28),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datad => \fd|BankRegister|add1to2|DOUT\(28),
	combout => \fd|BankRegister|muxB|selected[28]~66_combout\);

-- Location: LCCOMB_X49_Y41_N28
\fd|BankRegister|muxB|selected[28]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[28]~67_combout\ = (\fd|BankRegister|muxB|selected[28]~66_combout\ & (((\fd|BankRegister|add1to8|DOUT\(28))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[28]~66_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to6|DOUT\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[28]~66_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to8|DOUT\(28),
	datad => \fd|BankRegister|add1to6|DOUT\(28),
	combout => \fd|BankRegister|muxB|selected[28]~67_combout\);

-- Location: LCCOMB_X54_Y42_N22
\fd|BankRegister|muxB|selected[28]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[28]~64_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to22|DOUT\(28))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to18|DOUT\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to22|DOUT\(28),
	datac => \fd|BankRegister|add1to18|DOUT\(28),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[28]~64_combout\);

-- Location: LCCOMB_X53_Y42_N20
\fd|BankRegister|muxB|selected[28]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[28]~65_combout\ = (\fd|BankRegister|muxB|selected[28]~64_combout\ & (((\fd|BankRegister|add1to24|DOUT\(28)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[28]~64_combout\ & (\fd|BankRegister|add1to20|DOUT\(28) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[28]~64_combout\,
	datab => \fd|BankRegister|add1to20|DOUT\(28),
	datac => \fd|BankRegister|add1to24|DOUT\(28),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[28]~65_combout\);

-- Location: LCCOMB_X53_Y39_N14
\fd|BankRegister|muxB|selected[28]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[28]~68_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[28]~65_combout\))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|muxB|selected[28]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[28]~67_combout\,
	datab => \fd|BankRegister|muxB|selected[28]~65_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[28]~68_combout\);

-- Location: LCCOMB_X54_Y39_N8
\fd|BankRegister|muxB|selected[28]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[28]~71_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[28]~68_combout\ & (\fd|BankRegister|muxB|selected[28]~70_combout\)) # 
-- (!\fd|BankRegister|muxB|selected[28]~68_combout\ & ((\fd|BankRegister|muxB|selected[28]~63_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[28]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|muxB|selected[28]~70_combout\,
	datac => \fd|BankRegister|muxB|selected[28]~63_combout\,
	datad => \fd|BankRegister|muxB|selected[28]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[28]~71_combout\);

-- Location: LCCOMB_X55_Y39_N18
\fd|BankRegister|muxB|selected[28]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[28]~82_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & ((\fd|BankRegister|muxB|selected[28]~71_combout\))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & 
-- (\fd|BankRegister|muxB|selected[28]~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\,
	datac => \fd|BankRegister|muxB|selected[28]~81_combout\,
	datad => \fd|BankRegister|muxB|selected[28]~71_combout\,
	combout => \fd|BankRegister|muxB|selected[28]~82_combout\);

-- Location: FF_X59_Y41_N15
\fd|Ram|ram_rtl_0_bypass[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|BankRegister|muxB|selected[27]~103_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(65));

-- Location: LCCOMB_X60_Y41_N2
\fd|Ram|ram_rtl_0_bypass[66]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[66]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[66]~feeder_combout\);

-- Location: FF_X60_Y41_N3
\fd|Ram|ram_rtl_0_bypass[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[66]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(66));

-- Location: LCCOMB_X59_Y41_N14
\fd|MuxRegRam|selected[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[27]~54_combout\ = (\fd|Ram|ram_rtl_0_bypass\(66) & (\fd|Ram|ram_rtl_0|auto_generated|ram_block1a27\)) # (!\fd|Ram|ram_rtl_0_bypass\(66) & ((\fd|Ram|ram_rtl_0_bypass\(65))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a27\,
	datac => \fd|Ram|ram_rtl_0_bypass\(65),
	datad => \fd|Ram|ram_rtl_0_bypass\(66),
	combout => \fd|MuxRegRam|selected[27]~54_combout\);

-- Location: LCCOMB_X55_Y41_N4
\fd|ALU|final|selected[27]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[27]~73_combout\ = \fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[27]~6_combout\ $ (((\fd|UCalu|output\(1) & \fd|ALU|adder|addsloop:26:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(2),
	datab => \fd|MuxSaidaBankRegister|selected[27]~6_combout\,
	datac => \fd|UCalu|output\(1),
	datad => \fd|ALU|adder|addsloop:26:add1to31|vaium~0_combout\,
	combout => \fd|ALU|final|selected[27]~73_combout\);

-- Location: LCCOMB_X55_Y41_N30
\fd|ALU|final|selected[27]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[27]~74_combout\ = (\fd|BankRegister|muxA|selected[27]~125_combout\ & (\fd|UCalu|output\(1) $ (((\fd|ALU|final|selected[27]~73_combout\) # (\fd|UCalu|output\(0)))))) # (!\fd|BankRegister|muxA|selected[27]~125_combout\ & 
-- (\fd|ALU|final|selected[27]~73_combout\ & (\fd|UCalu|output\(1) $ (\fd|UCalu|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(1),
	datab => \fd|BankRegister|muxA|selected[27]~125_combout\,
	datac => \fd|ALU|final|selected[27]~73_combout\,
	datad => \fd|UCalu|output\(0),
	combout => \fd|ALU|final|selected[27]~74_combout\);

-- Location: LCCOMB_X55_Y39_N4
\fd|MuxRegRam|selected[27]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[27]~55_combout\ = (\ucfd|Equal1~1_combout\ & (\fd|MuxRegRam|selected[27]~54_combout\)) # (!\ucfd|Equal1~1_combout\ & ((\fd|ALU|final|selected[27]~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxRegRam|selected[27]~54_combout\,
	datac => \ucfd|Equal1~1_combout\,
	datad => \fd|ALU|final|selected[27]~74_combout\,
	combout => \fd|MuxRegRam|selected[27]~55_combout\);

-- Location: FF_X57_Y39_N7
\fd|BankRegister|add1to1|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~55_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to1|DOUT\(27));

-- Location: LCCOMB_X57_Y39_N6
\fd|BankRegister|muxB|selected[27]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[27]~97_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\) # ((\fd|BankRegister|add1to9|DOUT\(27))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to1|DOUT\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to1|DOUT\(27),
	datad => \fd|BankRegister|add1to9|DOUT\(27),
	combout => \fd|BankRegister|muxB|selected[27]~97_combout\);

-- Location: LCCOMB_X57_Y39_N0
\fd|BankRegister|muxB|selected[27]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[27]~98_combout\ = (\fd|BankRegister|muxB|selected[27]~97_combout\ & (((\fd|BankRegister|add1to25|DOUT\(27)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[27]~97_combout\ & (\fd|BankRegister|add1to17|DOUT\(27) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[27]~97_combout\,
	datab => \fd|BankRegister|add1to17|DOUT\(27),
	datac => \fd|BankRegister|add1to25|DOUT\(27),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[27]~98_combout\);

-- Location: LCCOMB_X59_Y39_N0
\fd|BankRegister|muxB|selected[27]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[27]~95_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\) # ((\fd|BankRegister|add1to11|DOUT\(27))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to3|DOUT\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to3|DOUT\(27),
	datad => \fd|BankRegister|add1to11|DOUT\(27),
	combout => \fd|BankRegister|muxB|selected[27]~95_combout\);

-- Location: LCCOMB_X60_Y39_N2
\fd|BankRegister|muxB|selected[27]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[27]~96_combout\ = (\fd|BankRegister|muxB|selected[27]~95_combout\ & (((\fd|BankRegister|add1to27|DOUT\(27)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[27]~95_combout\ & (\fd|BankRegister|add1to19|DOUT\(27) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[27]~95_combout\,
	datab => \fd|BankRegister|add1to19|DOUT\(27),
	datac => \fd|BankRegister|add1to27|DOUT\(27),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[27]~96_combout\);

-- Location: LCCOMB_X56_Y39_N2
\fd|BankRegister|muxB|selected[27]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[27]~99_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[27]~96_combout\))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|muxB|selected[27]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|muxB|selected[27]~98_combout\,
	datac => \fd|BankRegister|muxB|selected[27]~96_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[27]~99_combout\);

-- Location: LCCOMB_X56_Y40_N24
\fd|BankRegister|muxB|selected[27]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[27]~100_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to23|DOUT\(27)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|add1to7|DOUT\(27) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|BankRegister|add1to23|DOUT\(27),
	datac => \fd|BankRegister|add1to7|DOUT\(27),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[27]~100_combout\);

-- Location: LCCOMB_X55_Y39_N10
\fd|BankRegister|muxB|selected[27]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[27]~101_combout\ = (\fd|BankRegister|muxB|selected[27]~100_combout\ & ((\fd|BankRegister|add1to31|DOUT\(27)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[27]~100_combout\ & (((\fd|BankRegister|add1to15|DOUT\(27) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[27]~100_combout\,
	datab => \fd|BankRegister|add1to31|DOUT\(27),
	datac => \fd|BankRegister|add1to15|DOUT\(27),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[27]~101_combout\);

-- Location: LCCOMB_X53_Y39_N8
\fd|BankRegister|muxB|selected[27]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[27]~93_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to21|DOUT\(27)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & \fd|BankRegister|add1to5|DOUT\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to21|DOUT\(27),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|BankRegister|add1to5|DOUT\(27),
	combout => \fd|BankRegister|muxB|selected[27]~93_combout\);

-- Location: LCCOMB_X54_Y39_N20
\fd|BankRegister|muxB|selected[27]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[27]~94_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[27]~93_combout\ & (\fd|BankRegister|add1to29|DOUT\(27))) # 
-- (!\fd|BankRegister|muxB|selected[27]~93_combout\ & ((\fd|BankRegister|add1to13|DOUT\(27)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[27]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to29|DOUT\(27),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to13|DOUT\(27),
	datad => \fd|BankRegister|muxB|selected[27]~93_combout\,
	combout => \fd|BankRegister|muxB|selected[27]~94_combout\);

-- Location: LCCOMB_X55_Y39_N30
\fd|BankRegister|muxB|selected[27]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[27]~102_combout\ = (\fd|BankRegister|muxB|selected[27]~99_combout\ & (((\fd|BankRegister|muxB|selected[27]~101_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[27]~99_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[27]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[27]~99_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|muxB|selected[27]~101_combout\,
	datad => \fd|BankRegister|muxB|selected[27]~94_combout\,
	combout => \fd|BankRegister|muxB|selected[27]~102_combout\);

-- Location: LCCOMB_X55_Y38_N0
\fd|BankRegister|muxB|selected[27]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[27]~90_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to28|DOUT\(27))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to26|DOUT\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to28|DOUT\(27),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to26|DOUT\(27),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[27]~90_combout\);

-- Location: LCCOMB_X55_Y38_N6
\fd|BankRegister|muxB|selected[27]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[27]~91_combout\ = (\fd|BankRegister|muxB|selected[27]~90_combout\ & (((\fd|BankRegister|add1to32|DOUT\(27)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[27]~90_combout\ & (\fd|BankRegister|add1to30|DOUT\(27) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to30|DOUT\(27),
	datab => \fd|BankRegister|muxB|selected[27]~90_combout\,
	datac => \fd|BankRegister|add1to32|DOUT\(27),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[27]~91_combout\);

-- Location: LCCOMB_X50_Y41_N18
\fd|BankRegister|muxB|selected[27]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[27]~87_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\) # ((\fd|BankRegister|add1to6|DOUT\(27))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to2|DOUT\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to2|DOUT\(27),
	datad => \fd|BankRegister|add1to6|DOUT\(27),
	combout => \fd|BankRegister|muxB|selected[27]~87_combout\);

-- Location: LCCOMB_X52_Y41_N22
\fd|BankRegister|muxB|selected[27]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[27]~88_combout\ = (\fd|BankRegister|muxB|selected[27]~87_combout\ & (((\fd|BankRegister|add1to8|DOUT\(27)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[27]~87_combout\ & (\fd|BankRegister|add1to4|DOUT\(27) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to4|DOUT\(27),
	datab => \fd|BankRegister|muxB|selected[27]~87_combout\,
	datac => \fd|BankRegister|add1to8|DOUT\(27),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[27]~88_combout\);

-- Location: LCCOMB_X53_Y43_N26
\fd|BankRegister|muxB|selected[27]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[27]~85_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to14|DOUT\(27))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to10|DOUT\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to14|DOUT\(27),
	datac => \fd|BankRegister|add1to10|DOUT\(27),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[27]~85_combout\);

-- Location: LCCOMB_X54_Y43_N18
\fd|BankRegister|muxB|selected[27]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[27]~86_combout\ = (\fd|BankRegister|muxB|selected[27]~85_combout\ & (((\fd|BankRegister|add1to16|DOUT\(27)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[27]~85_combout\ & (\fd|BankRegister|add1to12|DOUT\(27) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[27]~85_combout\,
	datab => \fd|BankRegister|add1to12|DOUT\(27),
	datac => \fd|BankRegister|add1to16|DOUT\(27),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[27]~86_combout\);

-- Location: LCCOMB_X52_Y42_N22
\fd|BankRegister|muxB|selected[27]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[27]~89_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[27]~86_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|muxB|selected[27]~88_combout\ & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|muxB|selected[27]~88_combout\,
	datac => \fd|BankRegister|muxB|selected[27]~86_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[27]~89_combout\);

-- Location: LCCOMB_X54_Y42_N20
\fd|BankRegister|muxB|selected[27]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[27]~83_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to20|DOUT\(27)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|add1to18|DOUT\(27) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to20|DOUT\(27),
	datac => \fd|BankRegister|add1to18|DOUT\(27),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[27]~83_combout\);

-- Location: LCCOMB_X53_Y42_N14
\fd|BankRegister|muxB|selected[27]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[27]~84_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[27]~83_combout\ & ((\fd|BankRegister|add1to24|DOUT\(27)))) # 
-- (!\fd|BankRegister|muxB|selected[27]~83_combout\ & (\fd|BankRegister|add1to22|DOUT\(27))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|muxB|selected[27]~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|muxB|selected[27]~83_combout\,
	datac => \fd|BankRegister|add1to22|DOUT\(27),
	datad => \fd|BankRegister|add1to24|DOUT\(27),
	combout => \fd|BankRegister|muxB|selected[27]~84_combout\);

-- Location: LCCOMB_X52_Y42_N4
\fd|BankRegister|muxB|selected[27]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[27]~92_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[27]~89_combout\ & (\fd|BankRegister|muxB|selected[27]~91_combout\)) # 
-- (!\fd|BankRegister|muxB|selected[27]~89_combout\ & ((\fd|BankRegister|muxB|selected[27]~84_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[27]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[27]~91_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|muxB|selected[27]~89_combout\,
	datad => \fd|BankRegister|muxB|selected[27]~84_combout\,
	combout => \fd|BankRegister|muxB|selected[27]~92_combout\);

-- Location: LCCOMB_X53_Y41_N2
\fd|BankRegister|muxB|selected[27]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[27]~103_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & ((\fd|BankRegister|muxB|selected[27]~92_combout\))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & 
-- (\fd|BankRegister|muxB|selected[27]~102_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\,
	datac => \fd|BankRegister|muxB|selected[27]~102_combout\,
	datad => \fd|BankRegister|muxB|selected[27]~92_combout\,
	combout => \fd|BankRegister|muxB|selected[27]~103_combout\);

-- Location: LCCOMB_X49_Y41_N12
\fd|Ram|ram_rtl_0_bypass[64]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[64]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[64]~feeder_combout\);

-- Location: FF_X49_Y41_N13
\fd|Ram|ram_rtl_0_bypass[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[64]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(64));

-- Location: FF_X58_Y48_N21
\fd|Ram|ram_rtl_0_bypass[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|BankRegister|muxB|selected[26]~124_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(63));

-- Location: LCCOMB_X50_Y41_N10
\fd|MuxRegRam|selected[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[26]~52_combout\ = (\fd|Ram|ram_rtl_0_bypass\(64) & (\fd|Ram|ram_rtl_0|auto_generated|ram_block1a26\)) # (!\fd|Ram|ram_rtl_0_bypass\(64) & ((\fd|Ram|ram_rtl_0_bypass\(63))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a26\,
	datab => \fd|Ram|ram_rtl_0_bypass\(64),
	datad => \fd|Ram|ram_rtl_0_bypass\(63),
	combout => \fd|MuxRegRam|selected[26]~52_combout\);

-- Location: LCCOMB_X54_Y41_N16
\fd|ALU|final|selected[26]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[26]~75_combout\ = \fd|MuxSaidaBankRegister|selected[26]~7_combout\ $ (\fd|UCalu|output\(2) $ (((\fd|UCalu|output\(1) & \fd|ALU|adder|addsloop:25:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(1),
	datab => \fd|MuxSaidaBankRegister|selected[26]~7_combout\,
	datac => \fd|UCalu|output\(2),
	datad => \fd|ALU|adder|addsloop:25:add1to31|vaium~0_combout\,
	combout => \fd|ALU|final|selected[26]~75_combout\);

-- Location: LCCOMB_X54_Y41_N10
\fd|ALU|final|selected[26]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[26]~76_combout\ = (\fd|BankRegister|muxA|selected[26]~146_combout\ & (\fd|UCalu|output\(1) $ (((\fd|UCalu|output\(0)) # (\fd|ALU|final|selected[26]~75_combout\))))) # (!\fd|BankRegister|muxA|selected[26]~146_combout\ & 
-- (\fd|ALU|final|selected[26]~75_combout\ & (\fd|UCalu|output\(1) $ (\fd|UCalu|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(1),
	datab => \fd|BankRegister|muxA|selected[26]~146_combout\,
	datac => \fd|UCalu|output\(0),
	datad => \fd|ALU|final|selected[26]~75_combout\,
	combout => \fd|ALU|final|selected[26]~76_combout\);

-- Location: LCCOMB_X54_Y41_N2
\fd|MuxRegRam|selected[26]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[26]~53_combout\ = (\ucfd|Equal1~1_combout\ & (\fd|MuxRegRam|selected[26]~52_combout\)) # (!\ucfd|Equal1~1_combout\ & ((\fd|ALU|final|selected[26]~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Equal1~1_combout\,
	datac => \fd|MuxRegRam|selected[26]~52_combout\,
	datad => \fd|ALU|final|selected[26]~76_combout\,
	combout => \fd|MuxRegRam|selected[26]~53_combout\);

-- Location: LCCOMB_X53_Y47_N20
\fd|BankRegister|add1to14|DOUT[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to14|DOUT[26]~feeder_combout\ = \fd|MuxRegRam|selected[26]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[26]~53_combout\,
	combout => \fd|BankRegister|add1to14|DOUT[26]~feeder_combout\);

-- Location: FF_X53_Y47_N21
\fd|BankRegister|add1to14|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to14|DOUT[26]~feeder_combout\,
	ena => \fd|BankRegister|add1to14|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to14|DOUT\(26));

-- Location: LCCOMB_X55_Y47_N22
\fd|BankRegister|muxB|selected[26]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[26]~104_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to12|DOUT\(26)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|add1to10|DOUT\(26) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to12|DOUT\(26),
	datac => \fd|BankRegister|add1to10|DOUT\(26),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[26]~104_combout\);

-- Location: LCCOMB_X54_Y47_N24
\fd|BankRegister|muxB|selected[26]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[26]~105_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[26]~104_combout\ & ((\fd|BankRegister|add1to16|DOUT\(26)))) # 
-- (!\fd|BankRegister|muxB|selected[26]~104_combout\ & (\fd|BankRegister|add1to14|DOUT\(26))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[26]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to14|DOUT\(26),
	datac => \fd|BankRegister|add1to16|DOUT\(26),
	datad => \fd|BankRegister|muxB|selected[26]~104_combout\,
	combout => \fd|BankRegister|muxB|selected[26]~105_combout\);

-- Location: LCCOMB_X55_Y38_N20
\fd|BankRegister|muxB|selected[26]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[26]~111_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to30|DOUT\(26))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to26|DOUT\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to30|DOUT\(26),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to26|DOUT\(26),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[26]~111_combout\);

-- Location: LCCOMB_X55_Y38_N26
\fd|BankRegister|muxB|selected[26]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[26]~112_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[26]~111_combout\ & ((\fd|BankRegister|add1to32|DOUT\(26)))) # 
-- (!\fd|BankRegister|muxB|selected[26]~111_combout\ & (\fd|BankRegister|add1to28|DOUT\(26))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[26]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to28|DOUT\(26),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to32|DOUT\(26),
	datad => \fd|BankRegister|muxB|selected[26]~111_combout\,
	combout => \fd|BankRegister|muxB|selected[26]~112_combout\);

-- Location: LCCOMB_X50_Y41_N4
\fd|BankRegister|muxB|selected[26]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[26]~108_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to4|DOUT\(26)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to2|DOUT\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to2|DOUT\(26),
	datad => \fd|BankRegister|add1to4|DOUT\(26),
	combout => \fd|BankRegister|muxB|selected[26]~108_combout\);

-- Location: LCCOMB_X49_Y41_N30
\fd|BankRegister|muxB|selected[26]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[26]~109_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[26]~108_combout\ & ((\fd|BankRegister|add1to8|DOUT\(26)))) # 
-- (!\fd|BankRegister|muxB|selected[26]~108_combout\ & (\fd|BankRegister|add1to6|DOUT\(26))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[26]~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to6|DOUT\(26),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to8|DOUT\(26),
	datad => \fd|BankRegister|muxB|selected[26]~108_combout\,
	combout => \fd|BankRegister|muxB|selected[26]~109_combout\);

-- Location: LCCOMB_X53_Y45_N18
\fd|BankRegister|muxB|selected[26]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[26]~106_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\) # ((\fd|BankRegister|add1to22|DOUT\(26))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to18|DOUT\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to18|DOUT\(26),
	datad => \fd|BankRegister|add1to22|DOUT\(26),
	combout => \fd|BankRegister|muxB|selected[26]~106_combout\);

-- Location: LCCOMB_X53_Y45_N24
\fd|BankRegister|muxB|selected[26]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[26]~107_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[26]~106_combout\ & (\fd|BankRegister|add1to24|DOUT\(26))) # 
-- (!\fd|BankRegister|muxB|selected[26]~106_combout\ & ((\fd|BankRegister|add1to20|DOUT\(26)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[26]~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to24|DOUT\(26),
	datac => \fd|BankRegister|add1to20|DOUT\(26),
	datad => \fd|BankRegister|muxB|selected[26]~106_combout\,
	combout => \fd|BankRegister|muxB|selected[26]~107_combout\);

-- Location: LCCOMB_X53_Y39_N10
\fd|BankRegister|muxB|selected[26]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[26]~110_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\) # (\fd|BankRegister|muxB|selected[26]~107_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|muxB|selected[26]~109_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[26]~109_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|BankRegister|muxB|selected[26]~107_combout\,
	combout => \fd|BankRegister|muxB|selected[26]~110_combout\);

-- Location: LCCOMB_X54_Y39_N16
\fd|BankRegister|muxB|selected[26]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[26]~113_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[26]~110_combout\ & ((\fd|BankRegister|muxB|selected[26]~112_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[26]~110_combout\ & (\fd|BankRegister|muxB|selected[26]~105_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[26]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|muxB|selected[26]~105_combout\,
	datac => \fd|BankRegister|muxB|selected[26]~112_combout\,
	datad => \fd|BankRegister|muxB|selected[26]~110_combout\,
	combout => \fd|BankRegister|muxB|selected[26]~113_combout\);

-- Location: LCCOMB_X57_Y39_N16
\fd|BankRegister|muxB|selected[26]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[26]~118_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to17|DOUT\(26)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to1|DOUT\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to1|DOUT\(26),
	datad => \fd|BankRegister|add1to17|DOUT\(26),
	combout => \fd|BankRegister|muxB|selected[26]~118_combout\);

-- Location: LCCOMB_X57_Y39_N2
\fd|BankRegister|muxB|selected[26]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[26]~119_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[26]~118_combout\ & ((\fd|BankRegister|add1to25|DOUT\(26)))) # 
-- (!\fd|BankRegister|muxB|selected[26]~118_combout\ & (\fd|BankRegister|add1to9|DOUT\(26))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[26]~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to9|DOUT\(26),
	datac => \fd|BankRegister|add1to25|DOUT\(26),
	datad => \fd|BankRegister|muxB|selected[26]~118_combout\,
	combout => \fd|BankRegister|muxB|selected[26]~119_combout\);

-- Location: LCCOMB_X54_Y39_N30
\fd|BankRegister|muxB|selected[26]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[26]~116_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to13|DOUT\(26)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|add1to5|DOUT\(26) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to13|DOUT\(26),
	datab => \fd|BankRegister|add1to5|DOUT\(26),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[26]~116_combout\);

-- Location: LCCOMB_X54_Y39_N12
\fd|BankRegister|muxB|selected[26]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[26]~117_combout\ = (\fd|BankRegister|muxB|selected[26]~116_combout\ & (((\fd|BankRegister|add1to29|DOUT\(26)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[26]~116_combout\ & (\fd|BankRegister|add1to21|DOUT\(26) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[26]~116_combout\,
	datab => \fd|BankRegister|add1to21|DOUT\(26),
	datac => \fd|BankRegister|add1to29|DOUT\(26),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[26]~117_combout\);

-- Location: LCCOMB_X55_Y39_N2
\fd|BankRegister|muxB|selected[26]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[26]~120_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[26]~117_combout\))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|muxB|selected[26]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|muxB|selected[26]~119_combout\,
	datad => \fd|BankRegister|muxB|selected[26]~117_combout\,
	combout => \fd|BankRegister|muxB|selected[26]~120_combout\);

-- Location: LCCOMB_X61_Y41_N8
\fd|BankRegister|muxB|selected[26]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[26]~114_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to19|DOUT\(26))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to3|DOUT\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to19|DOUT\(26),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to3|DOUT\(26),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[26]~114_combout\);

-- Location: LCCOMB_X61_Y41_N24
\fd|BankRegister|muxB|selected[26]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[26]~115_combout\ = (\fd|BankRegister|muxB|selected[26]~114_combout\ & ((\fd|BankRegister|add1to27|DOUT\(26)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[26]~114_combout\ & (((\fd|BankRegister|add1to11|DOUT\(26) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to27|DOUT\(26),
	datab => \fd|BankRegister|muxB|selected[26]~114_combout\,
	datac => \fd|BankRegister|add1to11|DOUT\(26),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[26]~115_combout\);

-- Location: LCCOMB_X55_Y43_N6
\fd|BankRegister|muxB|selected[26]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[26]~121_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\) # ((\fd|BankRegister|add1to15|DOUT\(26))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to7|DOUT\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to7|DOUT\(26),
	datad => \fd|BankRegister|add1to15|DOUT\(26),
	combout => \fd|BankRegister|muxB|selected[26]~121_combout\);

-- Location: LCCOMB_X55_Y43_N22
\fd|BankRegister|muxB|selected[26]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[26]~122_combout\ = (\fd|BankRegister|muxB|selected[26]~121_combout\ & ((\fd|BankRegister|add1to31|DOUT\(26)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[26]~121_combout\ & (((\fd|BankRegister|add1to23|DOUT\(26) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[26]~121_combout\,
	datab => \fd|BankRegister|add1to31|DOUT\(26),
	datac => \fd|BankRegister|add1to23|DOUT\(26),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[26]~122_combout\);

-- Location: LCCOMB_X55_Y39_N28
\fd|BankRegister|muxB|selected[26]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[26]~123_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[26]~120_combout\ & ((\fd|BankRegister|muxB|selected[26]~122_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[26]~120_combout\ & (\fd|BankRegister|muxB|selected[26]~115_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|muxB|selected[26]~120_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|muxB|selected[26]~120_combout\,
	datac => \fd|BankRegister|muxB|selected[26]~115_combout\,
	datad => \fd|BankRegister|muxB|selected[26]~122_combout\,
	combout => \fd|BankRegister|muxB|selected[26]~123_combout\);

-- Location: LCCOMB_X55_Y39_N6
\fd|BankRegister|muxB|selected[26]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[26]~124_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & (\fd|BankRegister|muxB|selected[26]~113_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & 
-- ((\fd|BankRegister|muxB|selected[26]~123_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\,
	datac => \fd|BankRegister|muxB|selected[26]~113_combout\,
	datad => \fd|BankRegister|muxB|selected[26]~123_combout\,
	combout => \fd|BankRegister|muxB|selected[26]~124_combout\);

-- Location: FF_X60_Y41_N19
\fd|Ram|ram_rtl_0_bypass[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|BankRegister|muxB|selected[25]~145_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(61));

-- Location: LCCOMB_X60_Y41_N0
\fd|Ram|ram_rtl_0_bypass[62]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[62]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[62]~feeder_combout\);

-- Location: FF_X60_Y41_N1
\fd|Ram|ram_rtl_0_bypass[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[62]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(62));

-- Location: LCCOMB_X60_Y41_N18
\fd|MuxRegRam|selected[25]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[25]~50_combout\ = (\fd|Ram|ram_rtl_0_bypass\(62) & (\fd|Ram|ram_rtl_0|auto_generated|ram_block1a25\)) # (!\fd|Ram|ram_rtl_0_bypass\(62) & ((\fd|Ram|ram_rtl_0_bypass\(61))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a25\,
	datac => \fd|Ram|ram_rtl_0_bypass\(61),
	datad => \fd|Ram|ram_rtl_0_bypass\(62),
	combout => \fd|MuxRegRam|selected[25]~50_combout\);

-- Location: LCCOMB_X56_Y41_N0
\fd|ALU|final|selected[25]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[25]~77_combout\ = \fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[25]~8_combout\ $ (((\fd|UCalu|output\(1) & \fd|ALU|adder|addsloop:24:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(1),
	datab => \fd|UCalu|output\(2),
	datac => \fd|MuxSaidaBankRegister|selected[25]~8_combout\,
	datad => \fd|ALU|adder|addsloop:24:add1to31|vaium~0_combout\,
	combout => \fd|ALU|final|selected[25]~77_combout\);

-- Location: LCCOMB_X56_Y41_N14
\fd|ALU|final|selected[25]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[25]~78_combout\ = (\fd|BankRegister|muxA|selected[25]~167_combout\ & (\fd|UCalu|output\(1) $ (((\fd|UCalu|output\(0)) # (\fd|ALU|final|selected[25]~77_combout\))))) # (!\fd|BankRegister|muxA|selected[25]~167_combout\ & 
-- (\fd|ALU|final|selected[25]~77_combout\ & (\fd|UCalu|output\(1) $ (\fd|UCalu|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(1),
	datab => \fd|BankRegister|muxA|selected[25]~167_combout\,
	datac => \fd|UCalu|output\(0),
	datad => \fd|ALU|final|selected[25]~77_combout\,
	combout => \fd|ALU|final|selected[25]~78_combout\);

-- Location: LCCOMB_X55_Y39_N0
\fd|MuxRegRam|selected[25]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[25]~51_combout\ = (\ucfd|Equal1~1_combout\ & (\fd|MuxRegRam|selected[25]~50_combout\)) # (!\ucfd|Equal1~1_combout\ & ((\fd|ALU|final|selected[25]~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucfd|Equal1~1_combout\,
	datac => \fd|MuxRegRam|selected[25]~50_combout\,
	datad => \fd|ALU|final|selected[25]~78_combout\,
	combout => \fd|MuxRegRam|selected[25]~51_combout\);

-- Location: FF_X53_Y42_N1
\fd|BankRegister|add1to24|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~51_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to24|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to24|DOUT\(25));

-- Location: LCCOMB_X54_Y46_N22
\fd|BankRegister|muxB|selected[25]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[25]~125_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to20|DOUT\(25)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|add1to18|DOUT\(25) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to20|DOUT\(25),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to18|DOUT\(25),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[25]~125_combout\);

-- Location: LCCOMB_X53_Y42_N6
\fd|BankRegister|muxB|selected[25]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[25]~126_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[25]~125_combout\ & (\fd|BankRegister|add1to24|DOUT\(25))) # 
-- (!\fd|BankRegister|muxB|selected[25]~125_combout\ & ((\fd|BankRegister|add1to22|DOUT\(25)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[25]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to24|DOUT\(25),
	datac => \fd|BankRegister|add1to22|DOUT\(25),
	datad => \fd|BankRegister|muxB|selected[25]~125_combout\,
	combout => \fd|BankRegister|muxB|selected[25]~126_combout\);

-- Location: LCCOMB_X50_Y41_N22
\fd|BankRegister|muxB|selected[25]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[25]~129_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\) # ((\fd|BankRegister|add1to6|DOUT\(25))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to2|DOUT\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to2|DOUT\(25),
	datad => \fd|BankRegister|add1to6|DOUT\(25),
	combout => \fd|BankRegister|muxB|selected[25]~129_combout\);

-- Location: LCCOMB_X52_Y41_N0
\fd|BankRegister|muxB|selected[25]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[25]~130_combout\ = (\fd|BankRegister|muxB|selected[25]~129_combout\ & (((\fd|BankRegister|add1to8|DOUT\(25)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[25]~129_combout\ & (\fd|BankRegister|add1to4|DOUT\(25) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to4|DOUT\(25),
	datab => \fd|BankRegister|muxB|selected[25]~129_combout\,
	datac => \fd|BankRegister|add1to8|DOUT\(25),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[25]~130_combout\);

-- Location: LCCOMB_X53_Y43_N2
\fd|BankRegister|muxB|selected[25]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[25]~127_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to14|DOUT\(25))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to10|DOUT\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to14|DOUT\(25),
	datac => \fd|BankRegister|add1to10|DOUT\(25),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[25]~127_combout\);

-- Location: LCCOMB_X54_Y43_N30
\fd|BankRegister|muxB|selected[25]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[25]~128_combout\ = (\fd|BankRegister|muxB|selected[25]~127_combout\ & (((\fd|BankRegister|add1to16|DOUT\(25)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[25]~127_combout\ & (\fd|BankRegister|add1to12|DOUT\(25) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[25]~127_combout\,
	datab => \fd|BankRegister|add1to12|DOUT\(25),
	datac => \fd|BankRegister|add1to16|DOUT\(25),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[25]~128_combout\);

-- Location: LCCOMB_X52_Y42_N18
\fd|BankRegister|muxB|selected[25]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[25]~131_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[25]~128_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|muxB|selected[25]~130_combout\ & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|muxB|selected[25]~130_combout\,
	datac => \fd|BankRegister|muxB|selected[25]~128_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[25]~131_combout\);

-- Location: LCCOMB_X55_Y38_N4
\fd|BankRegister|muxB|selected[25]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[25]~132_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to28|DOUT\(25))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to26|DOUT\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to28|DOUT\(25),
	datac => \fd|BankRegister|add1to26|DOUT\(25),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[25]~132_combout\);

-- Location: LCCOMB_X55_Y38_N14
\fd|BankRegister|muxB|selected[25]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[25]~133_combout\ = (\fd|BankRegister|muxB|selected[25]~132_combout\ & (((\fd|BankRegister|add1to32|DOUT\(25)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[25]~132_combout\ & (\fd|BankRegister|add1to30|DOUT\(25) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[25]~132_combout\,
	datab => \fd|BankRegister|add1to30|DOUT\(25),
	datac => \fd|BankRegister|add1to32|DOUT\(25),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[25]~133_combout\);

-- Location: LCCOMB_X52_Y42_N16
\fd|BankRegister|muxB|selected[25]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[25]~134_combout\ = (\fd|BankRegister|muxB|selected[25]~131_combout\ & (((\fd|BankRegister|muxB|selected[25]~133_combout\) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[25]~131_combout\ & (\fd|BankRegister|muxB|selected[25]~126_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[25]~126_combout\,
	datab => \fd|BankRegister|muxB|selected[25]~131_combout\,
	datac => \fd|BankRegister|muxB|selected[25]~133_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[25]~134_combout\);

-- Location: LCCOMB_X53_Y39_N18
\fd|BankRegister|muxB|selected[25]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[25]~135_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to21|DOUT\(25)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & \fd|BankRegister|add1to5|DOUT\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to21|DOUT\(25),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|BankRegister|add1to5|DOUT\(25),
	combout => \fd|BankRegister|muxB|selected[25]~135_combout\);

-- Location: LCCOMB_X54_Y39_N18
\fd|BankRegister|muxB|selected[25]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[25]~136_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[25]~135_combout\ & (\fd|BankRegister|add1to29|DOUT\(25))) # 
-- (!\fd|BankRegister|muxB|selected[25]~135_combout\ & ((\fd|BankRegister|add1to13|DOUT\(25)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[25]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to29|DOUT\(25),
	datac => \fd|BankRegister|add1to13|DOUT\(25),
	datad => \fd|BankRegister|muxB|selected[25]~135_combout\,
	combout => \fd|BankRegister|muxB|selected[25]~136_combout\);

-- Location: LCCOMB_X56_Y40_N10
\fd|BankRegister|muxB|selected[25]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[25]~142_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|add1to23|DOUT\(25)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to7|DOUT\(25) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to7|DOUT\(25),
	datab => \fd|BankRegister|add1to23|DOUT\(25),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[25]~142_combout\);

-- Location: LCCOMB_X55_Y39_N22
\fd|BankRegister|muxB|selected[25]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[25]~143_combout\ = (\fd|BankRegister|muxB|selected[25]~142_combout\ & ((\fd|BankRegister|add1to31|DOUT\(25)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[25]~142_combout\ & (((\fd|BankRegister|add1to15|DOUT\(25) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[25]~142_combout\,
	datab => \fd|BankRegister|add1to31|DOUT\(25),
	datac => \fd|BankRegister|add1to15|DOUT\(25),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[25]~143_combout\);

-- Location: LCCOMB_X57_Y39_N10
\fd|BankRegister|muxB|selected[25]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[25]~139_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\) # ((\fd|BankRegister|add1to9|DOUT\(25))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to1|DOUT\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to1|DOUT\(25),
	datad => \fd|BankRegister|add1to9|DOUT\(25),
	combout => \fd|BankRegister|muxB|selected[25]~139_combout\);

-- Location: LCCOMB_X57_Y39_N20
\fd|BankRegister|muxB|selected[25]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[25]~140_combout\ = (\fd|BankRegister|muxB|selected[25]~139_combout\ & (((\fd|BankRegister|add1to25|DOUT\(25)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[25]~139_combout\ & (\fd|BankRegister|add1to17|DOUT\(25) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[25]~139_combout\,
	datab => \fd|BankRegister|add1to17|DOUT\(25),
	datac => \fd|BankRegister|add1to25|DOUT\(25),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[25]~140_combout\);

-- Location: LCCOMB_X59_Y39_N10
\fd|BankRegister|muxB|selected[25]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[25]~137_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to11|DOUT\(25))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to3|DOUT\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to11|DOUT\(25),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to3|DOUT\(25),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[25]~137_combout\);

-- Location: LCCOMB_X60_Y39_N26
\fd|BankRegister|muxB|selected[25]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[25]~138_combout\ = (\fd|BankRegister|muxB|selected[25]~137_combout\ & (((\fd|BankRegister|add1to27|DOUT\(25)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[25]~137_combout\ & (\fd|BankRegister|add1to19|DOUT\(25) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[25]~137_combout\,
	datab => \fd|BankRegister|add1to19|DOUT\(25),
	datac => \fd|BankRegister|add1to27|DOUT\(25),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[25]~138_combout\);

-- Location: LCCOMB_X56_Y39_N20
\fd|BankRegister|muxB|selected[25]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[25]~141_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[25]~138_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|muxB|selected[25]~140_combout\ & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[25]~140_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|muxB|selected[25]~138_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[25]~141_combout\);

-- Location: LCCOMB_X56_Y39_N14
\fd|BankRegister|muxB|selected[25]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[25]~144_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[25]~141_combout\ & ((\fd|BankRegister|muxB|selected[25]~143_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[25]~141_combout\ & (\fd|BankRegister|muxB|selected[25]~136_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[25]~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[25]~136_combout\,
	datab => \fd|BankRegister|muxB|selected[25]~143_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datad => \fd|BankRegister|muxB|selected[25]~141_combout\,
	combout => \fd|BankRegister|muxB|selected[25]~144_combout\);

-- Location: LCCOMB_X60_Y41_N8
\fd|BankRegister|muxB|selected[25]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[25]~145_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & (\fd|BankRegister|muxB|selected[25]~134_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & 
-- ((\fd|BankRegister|muxB|selected[25]~144_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\,
	datac => \fd|BankRegister|muxB|selected[25]~134_combout\,
	datad => \fd|BankRegister|muxB|selected[25]~144_combout\,
	combout => \fd|BankRegister|muxB|selected[25]~145_combout\);

-- Location: FF_X60_Y41_N23
\fd|Ram|ram_rtl_0_bypass[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|BankRegister|muxB|selected[24]~166_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(59));

-- Location: LCCOMB_X60_Y41_N20
\fd|Ram|ram_rtl_0_bypass[60]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[60]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[60]~feeder_combout\);

-- Location: FF_X60_Y41_N21
\fd|Ram|ram_rtl_0_bypass[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[60]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(60));

-- Location: LCCOMB_X60_Y41_N22
\fd|MuxRegRam|selected[24]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[24]~48_combout\ = (\fd|Ram|ram_rtl_0_bypass\(60) & (\fd|Ram|ram_rtl_0|auto_generated|ram_block1a24\)) # (!\fd|Ram|ram_rtl_0_bypass\(60) & ((\fd|Ram|ram_rtl_0_bypass\(59))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a24\,
	datac => \fd|Ram|ram_rtl_0_bypass\(59),
	datad => \fd|Ram|ram_rtl_0_bypass\(60),
	combout => \fd|MuxRegRam|selected[24]~48_combout\);

-- Location: LCCOMB_X56_Y41_N24
\fd|ALU|final|selected[24]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[24]~79_combout\ = \fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[24]~9_combout\ $ (((\fd|UCalu|output\(1) & \fd|ALU|adder|addsloop:23:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(1),
	datab => \fd|UCalu|output\(2),
	datac => \fd|MuxSaidaBankRegister|selected[24]~9_combout\,
	datad => \fd|ALU|adder|addsloop:23:add1to31|vaium~0_combout\,
	combout => \fd|ALU|final|selected[24]~79_combout\);

-- Location: LCCOMB_X56_Y41_N22
\fd|ALU|final|selected[24]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[24]~80_combout\ = (\fd|BankRegister|muxA|selected[24]~188_combout\ & (\fd|UCalu|output\(1) $ (((\fd|UCalu|output\(0)) # (\fd|ALU|final|selected[24]~79_combout\))))) # (!\fd|BankRegister|muxA|selected[24]~188_combout\ & 
-- (\fd|ALU|final|selected[24]~79_combout\ & (\fd|UCalu|output\(1) $ (\fd|UCalu|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(1),
	datab => \fd|BankRegister|muxA|selected[24]~188_combout\,
	datac => \fd|UCalu|output\(0),
	datad => \fd|ALU|final|selected[24]~79_combout\,
	combout => \fd|ALU|final|selected[24]~80_combout\);

-- Location: LCCOMB_X57_Y41_N20
\fd|MuxRegRam|selected[24]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[24]~49_combout\ = (\ucfd|Equal1~1_combout\ & (\fd|MuxRegRam|selected[24]~48_combout\)) # (!\ucfd|Equal1~1_combout\ & ((\fd|ALU|final|selected[24]~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Equal1~1_combout\,
	datac => \fd|MuxRegRam|selected[24]~48_combout\,
	datad => \fd|ALU|final|selected[24]~80_combout\,
	combout => \fd|MuxRegRam|selected[24]~49_combout\);

-- Location: FF_X57_Y41_N21
\fd|BankRegister|add1to31|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|MuxRegRam|selected[24]~49_combout\,
	ena => \fd|BankRegister|add1to31|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to31|DOUT\(24));

-- Location: LCCOMB_X55_Y43_N18
\fd|BankRegister|muxB|selected[24]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[24]~163_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to15|DOUT\(24)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|add1to7|DOUT\(24) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to15|DOUT\(24),
	datab => \fd|BankRegister|add1to7|DOUT\(24),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[24]~163_combout\);

-- Location: LCCOMB_X56_Y43_N0
\fd|BankRegister|muxB|selected[24]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[24]~164_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[24]~163_combout\ & (\fd|BankRegister|add1to31|DOUT\(24))) # 
-- (!\fd|BankRegister|muxB|selected[24]~163_combout\ & ((\fd|BankRegister|add1to23|DOUT\(24)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[24]~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to31|DOUT\(24),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to23|DOUT\(24),
	datad => \fd|BankRegister|muxB|selected[24]~163_combout\,
	combout => \fd|BankRegister|muxB|selected[24]~164_combout\);

-- Location: LCCOMB_X54_Y40_N24
\fd|BankRegister|muxB|selected[24]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[24]~158_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to13|DOUT\(24)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to5|DOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to5|DOUT\(24),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to13|DOUT\(24),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[24]~158_combout\);

-- Location: LCCOMB_X53_Y40_N24
\fd|BankRegister|muxB|selected[24]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[24]~159_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[24]~158_combout\ & ((\fd|BankRegister|add1to29|DOUT\(24)))) # 
-- (!\fd|BankRegister|muxB|selected[24]~158_combout\ & (\fd|BankRegister|add1to21|DOUT\(24))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[24]~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|BankRegister|add1to21|DOUT\(24),
	datac => \fd|BankRegister|add1to29|DOUT\(24),
	datad => \fd|BankRegister|muxB|selected[24]~158_combout\,
	combout => \fd|BankRegister|muxB|selected[24]~159_combout\);

-- Location: LCCOMB_X57_Y39_N24
\fd|BankRegister|muxB|selected[24]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[24]~160_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to17|DOUT\(24)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to1|DOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to1|DOUT\(24),
	datad => \fd|BankRegister|add1to17|DOUT\(24),
	combout => \fd|BankRegister|muxB|selected[24]~160_combout\);

-- Location: LCCOMB_X57_Y39_N26
\fd|BankRegister|muxB|selected[24]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[24]~161_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[24]~160_combout\ & ((\fd|BankRegister|add1to25|DOUT\(24)))) # 
-- (!\fd|BankRegister|muxB|selected[24]~160_combout\ & (\fd|BankRegister|add1to9|DOUT\(24))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[24]~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to9|DOUT\(24),
	datac => \fd|BankRegister|add1to25|DOUT\(24),
	datad => \fd|BankRegister|muxB|selected[24]~160_combout\,
	combout => \fd|BankRegister|muxB|selected[24]~161_combout\);

-- Location: LCCOMB_X56_Y39_N12
\fd|BankRegister|muxB|selected[24]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[24]~162_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[24]~159_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[24]~161_combout\ & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[24]~159_combout\,
	datab => \fd|BankRegister|muxB|selected[24]~161_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[24]~162_combout\);

-- Location: LCCOMB_X61_Y41_N22
\fd|BankRegister|muxB|selected[24]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[24]~156_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to19|DOUT\(24))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to3|DOUT\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to19|DOUT\(24),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to3|DOUT\(24),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[24]~156_combout\);

-- Location: LCCOMB_X61_Y41_N14
\fd|BankRegister|muxB|selected[24]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[24]~157_combout\ = (\fd|BankRegister|muxB|selected[24]~156_combout\ & (((\fd|BankRegister|add1to27|DOUT\(24))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[24]~156_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to11|DOUT\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[24]~156_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to11|DOUT\(24),
	datad => \fd|BankRegister|add1to27|DOUT\(24),
	combout => \fd|BankRegister|muxB|selected[24]~157_combout\);

-- Location: LCCOMB_X60_Y41_N26
\fd|BankRegister|muxB|selected[24]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[24]~165_combout\ = (\fd|BankRegister|muxB|selected[24]~162_combout\ & ((\fd|BankRegister|muxB|selected[24]~164_combout\) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[24]~162_combout\ & (((\fd|BankRegister|muxB|selected[24]~157_combout\ & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[24]~164_combout\,
	datab => \fd|BankRegister|muxB|selected[24]~162_combout\,
	datac => \fd|BankRegister|muxB|selected[24]~157_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[24]~165_combout\);

-- Location: LCCOMB_X53_Y45_N14
\fd|BankRegister|muxB|selected[24]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[24]~148_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to22|DOUT\(24))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to18|DOUT\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to22|DOUT\(24),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to18|DOUT\(24),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[24]~148_combout\);

-- Location: LCCOMB_X53_Y42_N16
\fd|BankRegister|muxB|selected[24]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[24]~149_combout\ = (\fd|BankRegister|muxB|selected[24]~148_combout\ & (((\fd|BankRegister|add1to24|DOUT\(24)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[24]~148_combout\ & (\fd|BankRegister|add1to20|DOUT\(24) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to20|DOUT\(24),
	datab => \fd|BankRegister|muxB|selected[24]~148_combout\,
	datac => \fd|BankRegister|add1to24|DOUT\(24),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[24]~149_combout\);

-- Location: LCCOMB_X50_Y41_N28
\fd|BankRegister|muxB|selected[24]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[24]~150_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to4|DOUT\(24)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to2|DOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to2|DOUT\(24),
	datad => \fd|BankRegister|add1to4|DOUT\(24),
	combout => \fd|BankRegister|muxB|selected[24]~150_combout\);

-- Location: LCCOMB_X50_Y41_N2
\fd|BankRegister|muxB|selected[24]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[24]~151_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[24]~150_combout\ & (\fd|BankRegister|add1to8|DOUT\(24))) # 
-- (!\fd|BankRegister|muxB|selected[24]~150_combout\ & ((\fd|BankRegister|add1to6|DOUT\(24)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[24]~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to8|DOUT\(24),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to6|DOUT\(24),
	datad => \fd|BankRegister|muxB|selected[24]~150_combout\,
	combout => \fd|BankRegister|muxB|selected[24]~151_combout\);

-- Location: LCCOMB_X52_Y42_N6
\fd|BankRegister|muxB|selected[24]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[24]~152_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|muxB|selected[24]~149_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[24]~151_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|muxB|selected[24]~149_combout\,
	datac => \fd|BankRegister|muxB|selected[24]~151_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[24]~152_combout\);

-- Location: LCCOMB_X55_Y47_N12
\fd|BankRegister|muxB|selected[24]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[24]~146_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to12|DOUT\(24)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|add1to10|DOUT\(24) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to12|DOUT\(24),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to10|DOUT\(24),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[24]~146_combout\);

-- Location: LCCOMB_X53_Y47_N18
\fd|BankRegister|muxB|selected[24]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[24]~147_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[24]~146_combout\ & (\fd|BankRegister|add1to16|DOUT\(24))) # 
-- (!\fd|BankRegister|muxB|selected[24]~146_combout\ & ((\fd|BankRegister|add1to14|DOUT\(24)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[24]~146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to16|DOUT\(24),
	datac => \fd|BankRegister|add1to14|DOUT\(24),
	datad => \fd|BankRegister|muxB|selected[24]~146_combout\,
	combout => \fd|BankRegister|muxB|selected[24]~147_combout\);

-- Location: LCCOMB_X55_Y38_N24
\fd|BankRegister|muxB|selected[24]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[24]~153_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to30|DOUT\(24)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|add1to26|DOUT\(24) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to30|DOUT\(24),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to26|DOUT\(24),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[24]~153_combout\);

-- Location: LCCOMB_X55_Y38_N18
\fd|BankRegister|muxB|selected[24]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[24]~154_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[24]~153_combout\ & ((\fd|BankRegister|add1to32|DOUT\(24)))) # 
-- (!\fd|BankRegister|muxB|selected[24]~153_combout\ & (\fd|BankRegister|add1to28|DOUT\(24))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[24]~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to28|DOUT\(24),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to32|DOUT\(24),
	datad => \fd|BankRegister|muxB|selected[24]~153_combout\,
	combout => \fd|BankRegister|muxB|selected[24]~154_combout\);

-- Location: LCCOMB_X60_Y41_N28
\fd|BankRegister|muxB|selected[24]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[24]~155_combout\ = (\fd|BankRegister|muxB|selected[24]~152_combout\ & (((\fd|BankRegister|muxB|selected[24]~154_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[24]~152_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|muxB|selected[24]~147_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[24]~152_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|muxB|selected[24]~147_combout\,
	datad => \fd|BankRegister|muxB|selected[24]~154_combout\,
	combout => \fd|BankRegister|muxB|selected[24]~155_combout\);

-- Location: LCCOMB_X60_Y41_N16
\fd|BankRegister|muxB|selected[24]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[24]~166_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & ((\fd|BankRegister|muxB|selected[24]~155_combout\))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & 
-- (\fd|BankRegister|muxB|selected[24]~165_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\,
	datac => \fd|BankRegister|muxB|selected[24]~165_combout\,
	datad => \fd|BankRegister|muxB|selected[24]~155_combout\,
	combout => \fd|BankRegister|muxB|selected[24]~166_combout\);

-- Location: FF_X52_Y43_N9
\fd|Ram|ram_rtl_0_bypass[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|BankRegister|muxB|selected[23]~187_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(57));

-- Location: LCCOMB_X52_Y43_N8
\fd|MuxRegRam|selected[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[23]~46_combout\ = (\fd|Ram|ram_rtl_0_bypass\(58) & (\fd|Ram|ram_rtl_0|auto_generated|ram_block1a23\)) # (!\fd|Ram|ram_rtl_0_bypass\(58) & ((\fd|Ram|ram_rtl_0_bypass\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0_bypass\(58),
	datab => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a23\,
	datac => \fd|Ram|ram_rtl_0_bypass\(57),
	combout => \fd|MuxRegRam|selected[23]~46_combout\);

-- Location: LCCOMB_X57_Y41_N28
\fd|ALU|final|selected[23]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[23]~81_combout\ = \fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[23]~10_combout\ $ (((\fd|UCalu|output\(1) & \fd|ALU|adder|addsloop:22:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(1),
	datab => \fd|UCalu|output\(2),
	datac => \fd|MuxSaidaBankRegister|selected[23]~10_combout\,
	datad => \fd|ALU|adder|addsloop:22:add1to31|vaium~0_combout\,
	combout => \fd|ALU|final|selected[23]~81_combout\);

-- Location: LCCOMB_X57_Y41_N2
\fd|ALU|final|selected[23]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[23]~82_combout\ = (\fd|BankRegister|muxA|selected[23]~209_combout\ & (\fd|UCalu|output\(1) $ (((\fd|UCalu|output\(0)) # (\fd|ALU|final|selected[23]~81_combout\))))) # (!\fd|BankRegister|muxA|selected[23]~209_combout\ & 
-- (\fd|ALU|final|selected[23]~81_combout\ & (\fd|UCalu|output\(1) $ (\fd|UCalu|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(1),
	datab => \fd|UCalu|output\(0),
	datac => \fd|BankRegister|muxA|selected[23]~209_combout\,
	datad => \fd|ALU|final|selected[23]~81_combout\,
	combout => \fd|ALU|final|selected[23]~82_combout\);

-- Location: LCCOMB_X57_Y41_N8
\fd|MuxRegRam|selected[23]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[23]~47_combout\ = (\ucfd|Equal1~1_combout\ & (\fd|MuxRegRam|selected[23]~46_combout\)) # (!\ucfd|Equal1~1_combout\ & ((\fd|ALU|final|selected[23]~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Equal1~1_combout\,
	datac => \fd|MuxRegRam|selected[23]~46_combout\,
	datad => \fd|ALU|final|selected[23]~82_combout\,
	combout => \fd|MuxRegRam|selected[23]~47_combout\);

-- Location: FF_X58_Y46_N29
\fd|BankRegister|add1to24|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~47_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to24|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to24|DOUT\(23));

-- Location: LCCOMB_X56_Y46_N20
\fd|BankRegister|muxB|selected[23]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[23]~167_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to20|DOUT\(23)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|add1to18|DOUT\(23) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to20|DOUT\(23),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to18|DOUT\(23),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[23]~167_combout\);

-- Location: LCCOMB_X57_Y46_N24
\fd|BankRegister|muxB|selected[23]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[23]~168_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[23]~167_combout\ & (\fd|BankRegister|add1to24|DOUT\(23))) # 
-- (!\fd|BankRegister|muxB|selected[23]~167_combout\ & ((\fd|BankRegister|add1to22|DOUT\(23)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[23]~167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to24|DOUT\(23),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to22|DOUT\(23),
	datad => \fd|BankRegister|muxB|selected[23]~167_combout\,
	combout => \fd|BankRegister|muxB|selected[23]~168_combout\);

-- Location: LCCOMB_X53_Y43_N22
\fd|BankRegister|muxB|selected[23]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[23]~169_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to14|DOUT\(23))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to10|DOUT\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to14|DOUT\(23),
	datac => \fd|BankRegister|add1to10|DOUT\(23),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[23]~169_combout\);

-- Location: LCCOMB_X54_Y43_N2
\fd|BankRegister|muxB|selected[23]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[23]~170_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[23]~169_combout\ & ((\fd|BankRegister|add1to16|DOUT\(23)))) # 
-- (!\fd|BankRegister|muxB|selected[23]~169_combout\ & (\fd|BankRegister|add1to12|DOUT\(23))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[23]~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to12|DOUT\(23),
	datac => \fd|BankRegister|add1to16|DOUT\(23),
	datad => \fd|BankRegister|muxB|selected[23]~169_combout\,
	combout => \fd|BankRegister|muxB|selected[23]~170_combout\);

-- Location: LCCOMB_X62_Y47_N22
\fd|BankRegister|muxB|selected[23]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[23]~171_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to6|DOUT\(23))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to2|DOUT\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to6|DOUT\(23),
	datab => \fd|BankRegister|add1to2|DOUT\(23),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[23]~171_combout\);

-- Location: LCCOMB_X56_Y47_N2
\fd|BankRegister|muxB|selected[23]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[23]~172_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[23]~171_combout\ & ((\fd|BankRegister|add1to8|DOUT\(23)))) # 
-- (!\fd|BankRegister|muxB|selected[23]~171_combout\ & (\fd|BankRegister|add1to4|DOUT\(23))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[23]~171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to4|DOUT\(23),
	datac => \fd|BankRegister|add1to8|DOUT\(23),
	datad => \fd|BankRegister|muxB|selected[23]~171_combout\,
	combout => \fd|BankRegister|muxB|selected[23]~172_combout\);

-- Location: LCCOMB_X58_Y46_N14
\fd|BankRegister|muxB|selected[23]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[23]~173_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|muxB|selected[23]~170_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[23]~172_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|BankRegister|muxB|selected[23]~170_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|BankRegister|muxB|selected[23]~172_combout\,
	combout => \fd|BankRegister|muxB|selected[23]~173_combout\);

-- Location: LCCOMB_X54_Y44_N0
\fd|BankRegister|muxB|selected[23]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[23]~174_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to28|DOUT\(23))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to26|DOUT\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to28|DOUT\(23),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to26|DOUT\(23),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[23]~174_combout\);

-- Location: LCCOMB_X54_Y44_N2
\fd|BankRegister|muxB|selected[23]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[23]~175_combout\ = (\fd|BankRegister|muxB|selected[23]~174_combout\ & (((\fd|BankRegister|add1to32|DOUT\(23)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[23]~174_combout\ & (\fd|BankRegister|add1to30|DOUT\(23) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to30|DOUT\(23),
	datab => \fd|BankRegister|muxB|selected[23]~174_combout\,
	datac => \fd|BankRegister|add1to32|DOUT\(23),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[23]~175_combout\);

-- Location: LCCOMB_X58_Y46_N0
\fd|BankRegister|muxB|selected[23]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[23]~176_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[23]~173_combout\ & ((\fd|BankRegister|muxB|selected[23]~175_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[23]~173_combout\ & (\fd|BankRegister|muxB|selected[23]~168_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[23]~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|BankRegister|muxB|selected[23]~168_combout\,
	datac => \fd|BankRegister|muxB|selected[23]~173_combout\,
	datad => \fd|BankRegister|muxB|selected[23]~175_combout\,
	combout => \fd|BankRegister|muxB|selected[23]~176_combout\);

-- Location: LCCOMB_X57_Y39_N22
\fd|BankRegister|muxB|selected[23]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[23]~181_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\) # ((\fd|BankRegister|add1to9|DOUT\(23))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to1|DOUT\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to1|DOUT\(23),
	datad => \fd|BankRegister|add1to9|DOUT\(23),
	combout => \fd|BankRegister|muxB|selected[23]~181_combout\);

-- Location: LCCOMB_X57_Y39_N4
\fd|BankRegister|muxB|selected[23]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[23]~182_combout\ = (\fd|BankRegister|muxB|selected[23]~181_combout\ & (((\fd|BankRegister|add1to25|DOUT\(23))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[23]~181_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to17|DOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[23]~181_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to25|DOUT\(23),
	datad => \fd|BankRegister|add1to17|DOUT\(23),
	combout => \fd|BankRegister|muxB|selected[23]~182_combout\);

-- Location: LCCOMB_X59_Y38_N8
\fd|BankRegister|muxB|selected[23]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[23]~179_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to11|DOUT\(23)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to3|DOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|BankRegister|add1to3|DOUT\(23),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|BankRegister|add1to11|DOUT\(23),
	combout => \fd|BankRegister|muxB|selected[23]~179_combout\);

-- Location: LCCOMB_X58_Y42_N10
\fd|BankRegister|muxB|selected[23]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[23]~180_combout\ = (\fd|BankRegister|muxB|selected[23]~179_combout\ & (((\fd|BankRegister|add1to27|DOUT\(23))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[23]~179_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to19|DOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[23]~179_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to27|DOUT\(23),
	datad => \fd|BankRegister|add1to19|DOUT\(23),
	combout => \fd|BankRegister|muxB|selected[23]~180_combout\);

-- Location: LCCOMB_X56_Y39_N0
\fd|BankRegister|muxB|selected[23]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[23]~183_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[23]~180_combout\))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|muxB|selected[23]~182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[23]~182_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|muxB|selected[23]~180_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[23]~183_combout\);

-- Location: LCCOMB_X56_Y40_N28
\fd|BankRegister|muxB|selected[23]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[23]~184_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|add1to23|DOUT\(23)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to7|DOUT\(23) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to7|DOUT\(23),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to23|DOUT\(23),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[23]~184_combout\);

-- Location: LCCOMB_X56_Y39_N30
\fd|BankRegister|muxB|selected[23]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[23]~185_combout\ = (\fd|BankRegister|muxB|selected[23]~184_combout\ & (((\fd|BankRegister|add1to31|DOUT\(23)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[23]~184_combout\ & (\fd|BankRegister|add1to15|DOUT\(23) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to15|DOUT\(23),
	datab => \fd|BankRegister|add1to31|DOUT\(23),
	datac => \fd|BankRegister|muxB|selected[23]~184_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[23]~185_combout\);

-- Location: LCCOMB_X58_Y39_N26
\fd|BankRegister|muxB|selected[23]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[23]~177_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\) # ((\fd|BankRegister|add1to21|DOUT\(23))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to5|DOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to21|DOUT\(23),
	datad => \fd|BankRegister|add1to5|DOUT\(23),
	combout => \fd|BankRegister|muxB|selected[23]~177_combout\);

-- Location: LCCOMB_X56_Y39_N18
\fd|BankRegister|muxB|selected[23]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[23]~178_combout\ = (\fd|BankRegister|muxB|selected[23]~177_combout\ & (((\fd|BankRegister|add1to29|DOUT\(23)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[23]~177_combout\ & (\fd|BankRegister|add1to13|DOUT\(23) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to13|DOUT\(23),
	datab => \fd|BankRegister|muxB|selected[23]~177_combout\,
	datac => \fd|BankRegister|add1to29|DOUT\(23),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[23]~178_combout\);

-- Location: LCCOMB_X56_Y39_N4
\fd|BankRegister|muxB|selected[23]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[23]~186_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[23]~183_combout\ & (\fd|BankRegister|muxB|selected[23]~185_combout\)) # 
-- (!\fd|BankRegister|muxB|selected[23]~183_combout\ & ((\fd|BankRegister|muxB|selected[23]~178_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|muxB|selected[23]~183_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|muxB|selected[23]~183_combout\,
	datac => \fd|BankRegister|muxB|selected[23]~185_combout\,
	datad => \fd|BankRegister|muxB|selected[23]~178_combout\,
	combout => \fd|BankRegister|muxB|selected[23]~186_combout\);

-- Location: LCCOMB_X57_Y43_N8
\fd|BankRegister|muxB|selected[23]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[23]~187_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & (\fd|BankRegister|muxB|selected[23]~176_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & 
-- ((\fd|BankRegister|muxB|selected[23]~186_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\,
	datac => \fd|BankRegister|muxB|selected[23]~176_combout\,
	datad => \fd|BankRegister|muxB|selected[23]~186_combout\,
	combout => \fd|BankRegister|muxB|selected[23]~187_combout\);

-- Location: LCCOMB_X58_Y43_N0
\fd|Ram|ram_rtl_0_bypass[55]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[55]~feeder_combout\ = \fd|BankRegister|muxB|selected[22]~208_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|BankRegister|muxB|selected[22]~208_combout\,
	combout => \fd|Ram|ram_rtl_0_bypass[55]~feeder_combout\);

-- Location: FF_X58_Y43_N1
\fd|Ram|ram_rtl_0_bypass[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[55]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(55));

-- Location: LCCOMB_X52_Y41_N18
\fd|MuxRegRam|selected[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[22]~44_combout\ = (\fd|Ram|ram_rtl_0_bypass\(56) & (\fd|Ram|ram_rtl_0|auto_generated|ram_block1a22\)) # (!\fd|Ram|ram_rtl_0_bypass\(56) & ((\fd|Ram|ram_rtl_0_bypass\(55))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Ram|ram_rtl_0_bypass\(56),
	datac => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a22\,
	datad => \fd|Ram|ram_rtl_0_bypass\(55),
	combout => \fd|MuxRegRam|selected[22]~44_combout\);

-- Location: LCCOMB_X59_Y41_N6
\fd|ALU|final|selected[22]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[22]~83_combout\ = \fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[22]~11_combout\ $ (((\fd|UCalu|output\(1) & \fd|ALU|adder|addsloop:21:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(2),
	datab => \fd|UCalu|output\(1),
	datac => \fd|MuxSaidaBankRegister|selected[22]~11_combout\,
	datad => \fd|ALU|adder|addsloop:21:add1to31|vaium~0_combout\,
	combout => \fd|ALU|final|selected[22]~83_combout\);

-- Location: LCCOMB_X59_Y41_N28
\fd|ALU|final|selected[22]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[22]~84_combout\ = (\fd|BankRegister|muxA|selected[22]~230_combout\ & (\fd|UCalu|output\(1) $ (((\fd|UCalu|output\(0)) # (\fd|ALU|final|selected[22]~83_combout\))))) # (!\fd|BankRegister|muxA|selected[22]~230_combout\ & 
-- (\fd|ALU|final|selected[22]~83_combout\ & (\fd|UCalu|output\(0) $ (\fd|UCalu|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(0),
	datab => \fd|UCalu|output\(1),
	datac => \fd|BankRegister|muxA|selected[22]~230_combout\,
	datad => \fd|ALU|final|selected[22]~83_combout\,
	combout => \fd|ALU|final|selected[22]~84_combout\);

-- Location: LCCOMB_X59_Y41_N16
\fd|MuxRegRam|selected[22]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[22]~45_combout\ = (\ucfd|Equal1~1_combout\ & (\fd|MuxRegRam|selected[22]~44_combout\)) # (!\ucfd|Equal1~1_combout\ & ((\fd|ALU|final|selected[22]~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Equal1~1_combout\,
	datac => \fd|MuxRegRam|selected[22]~44_combout\,
	datad => \fd|ALU|final|selected[22]~84_combout\,
	combout => \fd|MuxRegRam|selected[22]~45_combout\);

-- Location: FF_X60_Y47_N19
\fd|BankRegister|add1to2|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~45_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to2|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to2|DOUT\(22));

-- Location: LCCOMB_X56_Y47_N26
\fd|BankRegister|muxB|selected[22]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[22]~192_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|add1to4|DOUT\(22)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to2|DOUT\(22) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to2|DOUT\(22),
	datac => \fd|BankRegister|add1to4|DOUT\(22),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[22]~192_combout\);

-- Location: LCCOMB_X56_Y47_N12
\fd|BankRegister|muxB|selected[22]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[22]~193_combout\ = (\fd|BankRegister|muxB|selected[22]~192_combout\ & (((\fd|BankRegister|add1to8|DOUT\(22)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[22]~192_combout\ & (\fd|BankRegister|add1to6|DOUT\(22) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[22]~192_combout\,
	datab => \fd|BankRegister|add1to6|DOUT\(22),
	datac => \fd|BankRegister|add1to8|DOUT\(22),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[22]~193_combout\);

-- Location: LCCOMB_X55_Y46_N24
\fd|BankRegister|muxB|selected[22]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[22]~190_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to22|DOUT\(22))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to18|DOUT\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to22|DOUT\(22),
	datab => \fd|BankRegister|add1to18|DOUT\(22),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[22]~190_combout\);

-- Location: LCCOMB_X56_Y46_N22
\fd|BankRegister|muxB|selected[22]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[22]~191_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[22]~190_combout\ & ((\fd|BankRegister|add1to24|DOUT\(22)))) # 
-- (!\fd|BankRegister|muxB|selected[22]~190_combout\ & (\fd|BankRegister|add1to20|DOUT\(22))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[22]~190_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to20|DOUT\(22),
	datac => \fd|BankRegister|add1to24|DOUT\(22),
	datad => \fd|BankRegister|muxB|selected[22]~190_combout\,
	combout => \fd|BankRegister|muxB|selected[22]~191_combout\);

-- Location: LCCOMB_X53_Y47_N22
\fd|BankRegister|muxB|selected[22]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[22]~194_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[22]~191_combout\))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|muxB|selected[22]~193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|muxB|selected[22]~193_combout\,
	datad => \fd|BankRegister|muxB|selected[22]~191_combout\,
	combout => \fd|BankRegister|muxB|selected[22]~194_combout\);

-- Location: LCCOMB_X55_Y47_N30
\fd|BankRegister|muxB|selected[22]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[22]~188_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to12|DOUT\(22))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to10|DOUT\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to12|DOUT\(22),
	datac => \fd|BankRegister|add1to10|DOUT\(22),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[22]~188_combout\);

-- Location: LCCOMB_X53_Y47_N4
\fd|BankRegister|muxB|selected[22]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[22]~189_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[22]~188_combout\ & (\fd|BankRegister|add1to16|DOUT\(22))) # 
-- (!\fd|BankRegister|muxB|selected[22]~188_combout\ & ((\fd|BankRegister|add1to14|DOUT\(22)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[22]~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to16|DOUT\(22),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to14|DOUT\(22),
	datad => \fd|BankRegister|muxB|selected[22]~188_combout\,
	combout => \fd|BankRegister|muxB|selected[22]~189_combout\);

-- Location: LCCOMB_X54_Y44_N20
\fd|BankRegister|muxB|selected[22]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[22]~195_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to30|DOUT\(22)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|add1to26|DOUT\(22) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to30|DOUT\(22),
	datac => \fd|BankRegister|add1to26|DOUT\(22),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[22]~195_combout\);

-- Location: LCCOMB_X54_Y44_N6
\fd|BankRegister|muxB|selected[22]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[22]~196_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[22]~195_combout\ & ((\fd|BankRegister|add1to32|DOUT\(22)))) # 
-- (!\fd|BankRegister|muxB|selected[22]~195_combout\ & (\fd|BankRegister|add1to28|DOUT\(22))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[22]~195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to28|DOUT\(22),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to32|DOUT\(22),
	datad => \fd|BankRegister|muxB|selected[22]~195_combout\,
	combout => \fd|BankRegister|muxB|selected[22]~196_combout\);

-- Location: LCCOMB_X53_Y47_N28
\fd|BankRegister|muxB|selected[22]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[22]~197_combout\ = (\fd|BankRegister|muxB|selected[22]~194_combout\ & (((\fd|BankRegister|muxB|selected[22]~196_combout\) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[22]~194_combout\ & (\fd|BankRegister|muxB|selected[22]~189_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[22]~194_combout\,
	datab => \fd|BankRegister|muxB|selected[22]~189_combout\,
	datac => \fd|BankRegister|muxB|selected[22]~196_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[22]~197_combout\);

-- Location: LCCOMB_X59_Y42_N26
\fd|BankRegister|muxB|selected[22]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[22]~198_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|add1to19|DOUT\(22)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to3|DOUT\(22) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to3|DOUT\(22),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to19|DOUT\(22),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[22]~198_combout\);

-- Location: LCCOMB_X59_Y42_N28
\fd|BankRegister|muxB|selected[22]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[22]~199_combout\ = (\fd|BankRegister|muxB|selected[22]~198_combout\ & (((\fd|BankRegister|add1to27|DOUT\(22))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[22]~198_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to11|DOUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[22]~198_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to27|DOUT\(22),
	datad => \fd|BankRegister|add1to11|DOUT\(22),
	combout => \fd|BankRegister|muxB|selected[22]~199_combout\);

-- Location: LCCOMB_X57_Y40_N24
\fd|BankRegister|muxB|selected[22]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[22]~205_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to15|DOUT\(22))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to7|DOUT\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to15|DOUT\(22),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to7|DOUT\(22),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[22]~205_combout\);

-- Location: LCCOMB_X58_Y41_N4
\fd|BankRegister|muxB|selected[22]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[22]~206_combout\ = (\fd|BankRegister|muxB|selected[22]~205_combout\ & ((\fd|BankRegister|add1to31|DOUT\(22)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[22]~205_combout\ & (((\fd|BankRegister|add1to23|DOUT\(22) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[22]~205_combout\,
	datab => \fd|BankRegister|add1to31|DOUT\(22),
	datac => \fd|BankRegister|add1to23|DOUT\(22),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[22]~206_combout\);

-- Location: LCCOMB_X61_Y38_N24
\fd|BankRegister|muxB|selected[22]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[22]~202_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to17|DOUT\(22))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to1|DOUT\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to17|DOUT\(22),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to1|DOUT\(22),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[22]~202_combout\);

-- Location: LCCOMB_X61_Y38_N22
\fd|BankRegister|muxB|selected[22]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[22]~203_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[22]~202_combout\ & ((\fd|BankRegister|add1to25|DOUT\(22)))) # 
-- (!\fd|BankRegister|muxB|selected[22]~202_combout\ & (\fd|BankRegister|add1to9|DOUT\(22))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[22]~202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to9|DOUT\(22),
	datac => \fd|BankRegister|add1to25|DOUT\(22),
	datad => \fd|BankRegister|muxB|selected[22]~202_combout\,
	combout => \fd|BankRegister|muxB|selected[22]~203_combout\);

-- Location: LCCOMB_X61_Y39_N24
\fd|BankRegister|muxB|selected[22]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[22]~200_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to13|DOUT\(22)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to5|DOUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to5|DOUT\(22),
	datad => \fd|BankRegister|add1to13|DOUT\(22),
	combout => \fd|BankRegister|muxB|selected[22]~200_combout\);

-- Location: LCCOMB_X62_Y40_N14
\fd|BankRegister|muxB|selected[22]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[22]~201_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[22]~200_combout\ & ((\fd|BankRegister|add1to29|DOUT\(22)))) # 
-- (!\fd|BankRegister|muxB|selected[22]~200_combout\ & (\fd|BankRegister|add1to21|DOUT\(22))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[22]~200_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|BankRegister|add1to21|DOUT\(22),
	datac => \fd|BankRegister|add1to29|DOUT\(22),
	datad => \fd|BankRegister|muxB|selected[22]~200_combout\,
	combout => \fd|BankRegister|muxB|selected[22]~201_combout\);

-- Location: LCCOMB_X62_Y41_N22
\fd|BankRegister|muxB|selected[22]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[22]~204_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\) # (\fd|BankRegister|muxB|selected[22]~201_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|muxB|selected[22]~203_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[22]~203_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datad => \fd|BankRegister|muxB|selected[22]~201_combout\,
	combout => \fd|BankRegister|muxB|selected[22]~204_combout\);

-- Location: LCCOMB_X58_Y41_N6
\fd|BankRegister|muxB|selected[22]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[22]~207_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[22]~204_combout\ & ((\fd|BankRegister|muxB|selected[22]~206_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[22]~204_combout\ & (\fd|BankRegister|muxB|selected[22]~199_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[22]~204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|muxB|selected[22]~199_combout\,
	datac => \fd|BankRegister|muxB|selected[22]~206_combout\,
	datad => \fd|BankRegister|muxB|selected[22]~204_combout\,
	combout => \fd|BankRegister|muxB|selected[22]~207_combout\);

-- Location: LCCOMB_X57_Y41_N18
\fd|BankRegister|muxB|selected[22]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[22]~208_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & (\fd|BankRegister|muxB|selected[22]~197_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & 
-- ((\fd|BankRegister|muxB|selected[22]~207_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\,
	datac => \fd|BankRegister|muxB|selected[22]~197_combout\,
	datad => \fd|BankRegister|muxB|selected[22]~207_combout\,
	combout => \fd|BankRegister|muxB|selected[22]~208_combout\);

-- Location: FF_X50_Y43_N17
\fd|Ram|ram_rtl_0_bypass[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|BankRegister|muxB|selected[20]~250_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(51));

-- Location: LCCOMB_X50_Y43_N18
\fd|Ram|ram_rtl_0_bypass[52]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[52]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[52]~feeder_combout\);

-- Location: FF_X50_Y43_N19
\fd|Ram|ram_rtl_0_bypass[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[52]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(52));

-- Location: LCCOMB_X50_Y43_N16
\fd|MuxRegRam|selected[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[20]~40_combout\ = (\fd|Ram|ram_rtl_0_bypass\(52) & (\fd|Ram|ram_rtl_0|auto_generated|ram_block1a20\)) # (!\fd|Ram|ram_rtl_0_bypass\(52) & ((\fd|Ram|ram_rtl_0_bypass\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a20\,
	datac => \fd|Ram|ram_rtl_0_bypass\(51),
	datad => \fd|Ram|ram_rtl_0_bypass\(52),
	combout => \fd|MuxRegRam|selected[20]~40_combout\);

-- Location: LCCOMB_X56_Y45_N10
\fd|ALU|final|selected[20]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[20]~87_combout\ = \fd|MuxSaidaBankRegister|selected[20]~13_combout\ $ (\fd|UCalu|output\(2) $ (((\fd|UCalu|output\(1) & \fd|ALU|adder|addsloop:19:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(1),
	datab => \fd|MuxSaidaBankRegister|selected[20]~13_combout\,
	datac => \fd|UCalu|output\(2),
	datad => \fd|ALU|adder|addsloop:19:add1to31|vaium~0_combout\,
	combout => \fd|ALU|final|selected[20]~87_combout\);

-- Location: LCCOMB_X56_Y45_N20
\fd|ALU|final|selected[20]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[20]~88_combout\ = (\fd|BankRegister|muxA|selected[20]~272_combout\ & (\fd|UCalu|output\(1) $ (((\fd|UCalu|output\(0)) # (\fd|ALU|final|selected[20]~87_combout\))))) # (!\fd|BankRegister|muxA|selected[20]~272_combout\ & 
-- (\fd|ALU|final|selected[20]~87_combout\ & (\fd|UCalu|output\(1) $ (\fd|UCalu|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(1),
	datab => \fd|UCalu|output\(0),
	datac => \fd|BankRegister|muxA|selected[20]~272_combout\,
	datad => \fd|ALU|final|selected[20]~87_combout\,
	combout => \fd|ALU|final|selected[20]~88_combout\);

-- Location: LCCOMB_X56_Y43_N24
\fd|MuxRegRam|selected[20]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[20]~41_combout\ = (\ucfd|Equal1~1_combout\ & (\fd|MuxRegRam|selected[20]~40_combout\)) # (!\ucfd|Equal1~1_combout\ & ((\fd|ALU|final|selected[20]~88_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxRegRam|selected[20]~40_combout\,
	datac => \ucfd|Equal1~1_combout\,
	datad => \fd|ALU|final|selected[20]~88_combout\,
	combout => \fd|MuxRegRam|selected[20]~41_combout\);

-- Location: FF_X55_Y44_N13
\fd|BankRegister|add1to28|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~41_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to28|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to28|DOUT\(20));

-- Location: LCCOMB_X54_Y44_N16
\fd|BankRegister|muxB|selected[20]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[20]~237_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to30|DOUT\(20)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|add1to26|DOUT\(20) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to30|DOUT\(20),
	datac => \fd|BankRegister|add1to26|DOUT\(20),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[20]~237_combout\);

-- Location: LCCOMB_X54_Y44_N30
\fd|BankRegister|muxB|selected[20]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[20]~238_combout\ = (\fd|BankRegister|muxB|selected[20]~237_combout\ & (((\fd|BankRegister|add1to32|DOUT\(20)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[20]~237_combout\ & (\fd|BankRegister|add1to28|DOUT\(20) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to28|DOUT\(20),
	datab => \fd|BankRegister|muxB|selected[20]~237_combout\,
	datac => \fd|BankRegister|add1to32|DOUT\(20),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[20]~238_combout\);

-- Location: LCCOMB_X55_Y47_N18
\fd|BankRegister|muxB|selected[20]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[20]~230_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to12|DOUT\(20)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|add1to10|DOUT\(20) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to12|DOUT\(20),
	datac => \fd|BankRegister|add1to10|DOUT\(20),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[20]~230_combout\);

-- Location: LCCOMB_X55_Y47_N20
\fd|BankRegister|muxB|selected[20]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[20]~231_combout\ = (\fd|BankRegister|muxB|selected[20]~230_combout\ & ((\fd|BankRegister|add1to16|DOUT\(20)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[20]~230_combout\ & (((\fd|BankRegister|add1to14|DOUT\(20) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to16|DOUT\(20),
	datab => \fd|BankRegister|muxB|selected[20]~230_combout\,
	datac => \fd|BankRegister|add1to14|DOUT\(20),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[20]~231_combout\);

-- Location: LCCOMB_X56_Y47_N30
\fd|BankRegister|muxB|selected[20]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[20]~234_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|add1to4|DOUT\(20)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to2|DOUT\(20) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to2|DOUT\(20),
	datac => \fd|BankRegister|add1to4|DOUT\(20),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[20]~234_combout\);

-- Location: LCCOMB_X56_Y47_N10
\fd|BankRegister|muxB|selected[20]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[20]~235_combout\ = (\fd|BankRegister|muxB|selected[20]~234_combout\ & (((\fd|BankRegister|add1to8|DOUT\(20)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[20]~234_combout\ & (\fd|BankRegister|add1to6|DOUT\(20) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[20]~234_combout\,
	datab => \fd|BankRegister|add1to6|DOUT\(20),
	datac => \fd|BankRegister|add1to8|DOUT\(20),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[20]~235_combout\);

-- Location: LCCOMB_X56_Y46_N12
\fd|BankRegister|muxB|selected[20]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[20]~232_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to22|DOUT\(20))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to18|DOUT\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to22|DOUT\(20),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to18|DOUT\(20),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[20]~232_combout\);

-- Location: LCCOMB_X56_Y46_N18
\fd|BankRegister|muxB|selected[20]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[20]~233_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[20]~232_combout\ & ((\fd|BankRegister|add1to24|DOUT\(20)))) # 
-- (!\fd|BankRegister|muxB|selected[20]~232_combout\ & (\fd|BankRegister|add1to20|DOUT\(20))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[20]~232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to20|DOUT\(20),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to24|DOUT\(20),
	datad => \fd|BankRegister|muxB|selected[20]~232_combout\,
	combout => \fd|BankRegister|muxB|selected[20]~233_combout\);

-- Location: LCCOMB_X55_Y46_N20
\fd|BankRegister|muxB|selected[20]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[20]~236_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\) # ((\fd|BankRegister|muxB|selected[20]~233_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|muxB|selected[20]~235_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|muxB|selected[20]~235_combout\,
	datad => \fd|BankRegister|muxB|selected[20]~233_combout\,
	combout => \fd|BankRegister|muxB|selected[20]~236_combout\);

-- Location: LCCOMB_X55_Y45_N30
\fd|BankRegister|muxB|selected[20]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[20]~239_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[20]~236_combout\ & (\fd|BankRegister|muxB|selected[20]~238_combout\)) # 
-- (!\fd|BankRegister|muxB|selected[20]~236_combout\ & ((\fd|BankRegister|muxB|selected[20]~231_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[20]~236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[20]~238_combout\,
	datab => \fd|BankRegister|muxB|selected[20]~231_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|BankRegister|muxB|selected[20]~236_combout\,
	combout => \fd|BankRegister|muxB|selected[20]~239_combout\);

-- Location: LCCOMB_X61_Y42_N4
\fd|BankRegister|muxB|selected[20]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[20]~247_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to15|DOUT\(20)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|add1to7|DOUT\(20) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to15|DOUT\(20),
	datac => \fd|BankRegister|add1to7|DOUT\(20),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[20]~247_combout\);

-- Location: LCCOMB_X61_Y42_N22
\fd|BankRegister|muxB|selected[20]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[20]~248_combout\ = (\fd|BankRegister|muxB|selected[20]~247_combout\ & (((\fd|BankRegister|add1to31|DOUT\(20)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[20]~247_combout\ & (\fd|BankRegister|add1to23|DOUT\(20) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to23|DOUT\(20),
	datab => \fd|BankRegister|muxB|selected[20]~247_combout\,
	datac => \fd|BankRegister|add1to31|DOUT\(20),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[20]~248_combout\);

-- Location: LCCOMB_X62_Y42_N28
\fd|BankRegister|muxB|selected[20]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[20]~240_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to19|DOUT\(20))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to3|DOUT\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to19|DOUT\(20),
	datab => \fd|BankRegister|add1to3|DOUT\(20),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[20]~240_combout\);

-- Location: LCCOMB_X61_Y42_N16
\fd|BankRegister|muxB|selected[20]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[20]~241_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[20]~240_combout\ & ((\fd|BankRegister|add1to27|DOUT\(20)))) # 
-- (!\fd|BankRegister|muxB|selected[20]~240_combout\ & (\fd|BankRegister|add1to11|DOUT\(20))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[20]~240_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to11|DOUT\(20),
	datac => \fd|BankRegister|add1to27|DOUT\(20),
	datad => \fd|BankRegister|muxB|selected[20]~240_combout\,
	combout => \fd|BankRegister|muxB|selected[20]~241_combout\);

-- Location: LCCOMB_X61_Y39_N20
\fd|BankRegister|muxB|selected[20]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[20]~242_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to13|DOUT\(20))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to5|DOUT\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|BankRegister|add1to13|DOUT\(20),
	datac => \fd|BankRegister|add1to5|DOUT\(20),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[20]~242_combout\);

-- Location: LCCOMB_X62_Y40_N18
\fd|BankRegister|muxB|selected[20]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[20]~243_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[20]~242_combout\ & ((\fd|BankRegister|add1to29|DOUT\(20)))) # 
-- (!\fd|BankRegister|muxB|selected[20]~242_combout\ & (\fd|BankRegister|add1to21|DOUT\(20))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[20]~242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|BankRegister|add1to21|DOUT\(20),
	datac => \fd|BankRegister|add1to29|DOUT\(20),
	datad => \fd|BankRegister|muxB|selected[20]~242_combout\,
	combout => \fd|BankRegister|muxB|selected[20]~243_combout\);

-- Location: LCCOMB_X61_Y38_N0
\fd|BankRegister|muxB|selected[20]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[20]~244_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to17|DOUT\(20)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|add1to1|DOUT\(20) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to17|DOUT\(20),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to1|DOUT\(20),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[20]~244_combout\);

-- Location: LCCOMB_X61_Y38_N2
\fd|BankRegister|muxB|selected[20]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[20]~245_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[20]~244_combout\ & ((\fd|BankRegister|add1to25|DOUT\(20)))) # 
-- (!\fd|BankRegister|muxB|selected[20]~244_combout\ & (\fd|BankRegister|add1to9|DOUT\(20))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[20]~244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to9|DOUT\(20),
	datac => \fd|BankRegister|add1to25|DOUT\(20),
	datad => \fd|BankRegister|muxB|selected[20]~244_combout\,
	combout => \fd|BankRegister|muxB|selected[20]~245_combout\);

-- Location: LCCOMB_X61_Y42_N30
\fd|BankRegister|muxB|selected[20]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[20]~246_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|muxB|selected[20]~243_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[20]~245_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|muxB|selected[20]~243_combout\,
	datad => \fd|BankRegister|muxB|selected[20]~245_combout\,
	combout => \fd|BankRegister|muxB|selected[20]~246_combout\);

-- Location: LCCOMB_X61_Y42_N0
\fd|BankRegister|muxB|selected[20]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[20]~249_combout\ = (\fd|BankRegister|muxB|selected[20]~246_combout\ & ((\fd|BankRegister|muxB|selected[20]~248_combout\) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[20]~246_combout\ & (((\fd|BankRegister|muxB|selected[20]~241_combout\ & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[20]~248_combout\,
	datab => \fd|BankRegister|muxB|selected[20]~241_combout\,
	datac => \fd|BankRegister|muxB|selected[20]~246_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[20]~249_combout\);

-- Location: LCCOMB_X55_Y45_N0
\fd|BankRegister|muxB|selected[20]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[20]~250_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & (\fd|BankRegister|muxB|selected[20]~239_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & 
-- ((\fd|BankRegister|muxB|selected[20]~249_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[20]~239_combout\,
	datac => \fd|BankRegister|muxB|selected[20]~249_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\,
	combout => \fd|BankRegister|muxB|selected[20]~250_combout\);

-- Location: FF_X52_Y43_N17
\fd|Ram|ram_rtl_0_bypass[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|BankRegister|muxB|selected[19]~271_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(49));

-- Location: LCCOMB_X52_Y43_N6
\fd|Ram|ram_rtl_0_bypass[50]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[50]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[50]~feeder_combout\);

-- Location: FF_X52_Y43_N7
\fd|Ram|ram_rtl_0_bypass[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[50]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(50));

-- Location: LCCOMB_X52_Y43_N16
\fd|MuxRegRam|selected[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[19]~38_combout\ = (\fd|Ram|ram_rtl_0_bypass\(50) & (\fd|Ram|ram_rtl_0|auto_generated|ram_block1a19\)) # (!\fd|Ram|ram_rtl_0_bypass\(50) & ((\fd|Ram|ram_rtl_0_bypass\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a19\,
	datac => \fd|Ram|ram_rtl_0_bypass\(49),
	datad => \fd|Ram|ram_rtl_0_bypass\(50),
	combout => \fd|MuxRegRam|selected[19]~38_combout\);

-- Location: LCCOMB_X57_Y45_N20
\fd|ALU|final|selected[19]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[19]~89_combout\ = \fd|MuxSaidaBankRegister|selected[19]~14_combout\ $ (\fd|UCalu|output\(2) $ (((\fd|UCalu|output\(1) & \fd|ALU|adder|addsloop:18:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(1),
	datab => \fd|MuxSaidaBankRegister|selected[19]~14_combout\,
	datac => \fd|UCalu|output\(2),
	datad => \fd|ALU|adder|addsloop:18:add1to31|vaium~0_combout\,
	combout => \fd|ALU|final|selected[19]~89_combout\);

-- Location: LCCOMB_X57_Y45_N10
\fd|ALU|final|selected[19]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[19]~90_combout\ = (\fd|BankRegister|muxA|selected[19]~293_combout\ & (\fd|UCalu|output\(1) $ (((\fd|UCalu|output\(0)) # (\fd|ALU|final|selected[19]~89_combout\))))) # (!\fd|BankRegister|muxA|selected[19]~293_combout\ & 
-- (\fd|ALU|final|selected[19]~89_combout\ & (\fd|UCalu|output\(0) $ (\fd|UCalu|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[19]~293_combout\,
	datab => \fd|UCalu|output\(0),
	datac => \fd|UCalu|output\(1),
	datad => \fd|ALU|final|selected[19]~89_combout\,
	combout => \fd|ALU|final|selected[19]~90_combout\);

-- Location: LCCOMB_X56_Y43_N8
\fd|MuxRegRam|selected[19]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[19]~39_combout\ = (\ucfd|Equal1~1_combout\ & (\fd|MuxRegRam|selected[19]~38_combout\)) # (!\ucfd|Equal1~1_combout\ & ((\fd|ALU|final|selected[19]~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxRegRam|selected[19]~38_combout\,
	datac => \ucfd|Equal1~1_combout\,
	datad => \fd|ALU|final|selected[19]~90_combout\,
	combout => \fd|MuxRegRam|selected[19]~39_combout\);

-- Location: FF_X55_Y44_N21
\fd|BankRegister|add1to30|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~39_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to30|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to30|DOUT\(19));

-- Location: LCCOMB_X54_Y44_N28
\fd|BankRegister|muxB|selected[19]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[19]~258_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to28|DOUT\(19))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to26|DOUT\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to28|DOUT\(19),
	datac => \fd|BankRegister|add1to26|DOUT\(19),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[19]~258_combout\);

-- Location: LCCOMB_X54_Y44_N10
\fd|BankRegister|muxB|selected[19]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[19]~259_combout\ = (\fd|BankRegister|muxB|selected[19]~258_combout\ & (((\fd|BankRegister|add1to32|DOUT\(19)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[19]~258_combout\ & (\fd|BankRegister|add1to30|DOUT\(19) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to30|DOUT\(19),
	datab => \fd|BankRegister|muxB|selected[19]~258_combout\,
	datac => \fd|BankRegister|add1to32|DOUT\(19),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[19]~259_combout\);

-- Location: LCCOMB_X53_Y43_N18
\fd|BankRegister|muxB|selected[19]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[19]~253_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to14|DOUT\(19))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to10|DOUT\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to14|DOUT\(19),
	datac => \fd|BankRegister|add1to10|DOUT\(19),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[19]~253_combout\);

-- Location: LCCOMB_X54_Y43_N22
\fd|BankRegister|muxB|selected[19]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[19]~254_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[19]~253_combout\ & ((\fd|BankRegister|add1to16|DOUT\(19)))) # 
-- (!\fd|BankRegister|muxB|selected[19]~253_combout\ & (\fd|BankRegister|add1to12|DOUT\(19))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[19]~253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to12|DOUT\(19),
	datac => \fd|BankRegister|add1to16|DOUT\(19),
	datad => \fd|BankRegister|muxB|selected[19]~253_combout\,
	combout => \fd|BankRegister|muxB|selected[19]~254_combout\);

-- Location: LCCOMB_X61_Y49_N28
\fd|BankRegister|muxB|selected[19]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[19]~255_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to6|DOUT\(19))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to2|DOUT\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to6|DOUT\(19),
	datab => \fd|BankRegister|add1to2|DOUT\(19),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[19]~255_combout\);

-- Location: LCCOMB_X61_Y49_N30
\fd|BankRegister|muxB|selected[19]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[19]~256_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[19]~255_combout\ & ((\fd|BankRegister|add1to8|DOUT\(19)))) # 
-- (!\fd|BankRegister|muxB|selected[19]~255_combout\ & (\fd|BankRegister|add1to4|DOUT\(19))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[19]~255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to4|DOUT\(19),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to8|DOUT\(19),
	datad => \fd|BankRegister|muxB|selected[19]~255_combout\,
	combout => \fd|BankRegister|muxB|selected[19]~256_combout\);

-- Location: LCCOMB_X53_Y45_N16
\fd|BankRegister|muxB|selected[19]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[19]~257_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\) # ((\fd|BankRegister|muxB|selected[19]~254_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[19]~256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|muxB|selected[19]~254_combout\,
	datad => \fd|BankRegister|muxB|selected[19]~256_combout\,
	combout => \fd|BankRegister|muxB|selected[19]~257_combout\);

-- Location: LCCOMB_X56_Y46_N8
\fd|BankRegister|muxB|selected[19]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[19]~251_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to20|DOUT\(19)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|add1to18|DOUT\(19) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to20|DOUT\(19),
	datac => \fd|BankRegister|add1to18|DOUT\(19),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[19]~251_combout\);

-- Location: LCCOMB_X57_Y46_N10
\fd|BankRegister|muxB|selected[19]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[19]~252_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[19]~251_combout\ & (\fd|BankRegister|add1to24|DOUT\(19))) # 
-- (!\fd|BankRegister|muxB|selected[19]~251_combout\ & ((\fd|BankRegister|add1to22|DOUT\(19)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[19]~251_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to24|DOUT\(19),
	datac => \fd|BankRegister|add1to22|DOUT\(19),
	datad => \fd|BankRegister|muxB|selected[19]~251_combout\,
	combout => \fd|BankRegister|muxB|selected[19]~252_combout\);

-- Location: LCCOMB_X53_Y45_N22
\fd|BankRegister|muxB|selected[19]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[19]~260_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[19]~257_combout\ & (\fd|BankRegister|muxB|selected[19]~259_combout\)) # 
-- (!\fd|BankRegister|muxB|selected[19]~257_combout\ & ((\fd|BankRegister|muxB|selected[19]~252_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[19]~257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[19]~259_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|muxB|selected[19]~257_combout\,
	datad => \fd|BankRegister|muxB|selected[19]~252_combout\,
	combout => \fd|BankRegister|muxB|selected[19]~260_combout\);

-- Location: LCCOMB_X57_Y40_N10
\fd|BankRegister|muxB|selected[19]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[19]~268_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to23|DOUT\(19)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|add1to7|DOUT\(19) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to23|DOUT\(19),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to7|DOUT\(19),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[19]~268_combout\);

-- Location: LCCOMB_X57_Y40_N4
\fd|BankRegister|muxB|selected[19]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[19]~269_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[19]~268_combout\ & (\fd|BankRegister|add1to31|DOUT\(19))) # 
-- (!\fd|BankRegister|muxB|selected[19]~268_combout\ & ((\fd|BankRegister|add1to15|DOUT\(19)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[19]~268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to31|DOUT\(19),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to15|DOUT\(19),
	datad => \fd|BankRegister|muxB|selected[19]~268_combout\,
	combout => \fd|BankRegister|muxB|selected[19]~269_combout\);

-- Location: LCCOMB_X61_Y39_N6
\fd|BankRegister|muxB|selected[19]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[19]~261_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to21|DOUT\(19)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|add1to5|DOUT\(19) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|BankRegister|add1to21|DOUT\(19),
	datac => \fd|BankRegister|add1to5|DOUT\(19),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[19]~261_combout\);

-- Location: LCCOMB_X61_Y39_N10
\fd|BankRegister|muxB|selected[19]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[19]~262_combout\ = (\fd|BankRegister|muxB|selected[19]~261_combout\ & ((\fd|BankRegister|add1to29|DOUT\(19)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[19]~261_combout\ & (((\fd|BankRegister|add1to13|DOUT\(19) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[19]~261_combout\,
	datab => \fd|BankRegister|add1to29|DOUT\(19),
	datac => \fd|BankRegister|add1to13|DOUT\(19),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[19]~262_combout\);

-- Location: LCCOMB_X61_Y38_N26
\fd|BankRegister|muxB|selected[19]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[19]~265_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to9|DOUT\(19)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|add1to1|DOUT\(19) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to9|DOUT\(19),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to1|DOUT\(19),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[19]~265_combout\);

-- Location: LCCOMB_X61_Y38_N4
\fd|BankRegister|muxB|selected[19]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[19]~266_combout\ = (\fd|BankRegister|muxB|selected[19]~265_combout\ & (((\fd|BankRegister|add1to25|DOUT\(19)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[19]~265_combout\ & (\fd|BankRegister|add1to17|DOUT\(19) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[19]~265_combout\,
	datab => \fd|BankRegister|add1to17|DOUT\(19),
	datac => \fd|BankRegister|add1to25|DOUT\(19),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[19]~266_combout\);

-- Location: LCCOMB_X61_Y40_N10
\fd|BankRegister|muxB|selected[19]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[19]~263_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to11|DOUT\(19)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to3|DOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|BankRegister|add1to3|DOUT\(19),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|BankRegister|add1to11|DOUT\(19),
	combout => \fd|BankRegister|muxB|selected[19]~263_combout\);

-- Location: LCCOMB_X61_Y40_N16
\fd|BankRegister|muxB|selected[19]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[19]~264_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[19]~263_combout\ & ((\fd|BankRegister|add1to27|DOUT\(19)))) # 
-- (!\fd|BankRegister|muxB|selected[19]~263_combout\ & (\fd|BankRegister|add1to19|DOUT\(19))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[19]~263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|BankRegister|add1to19|DOUT\(19),
	datac => \fd|BankRegister|add1to27|DOUT\(19),
	datad => \fd|BankRegister|muxB|selected[19]~263_combout\,
	combout => \fd|BankRegister|muxB|selected[19]~264_combout\);

-- Location: LCCOMB_X61_Y42_N10
\fd|BankRegister|muxB|selected[19]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[19]~267_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[19]~264_combout\))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|muxB|selected[19]~266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[19]~266_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|muxB|selected[19]~264_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[19]~267_combout\);

-- Location: LCCOMB_X61_Y42_N28
\fd|BankRegister|muxB|selected[19]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[19]~270_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[19]~267_combout\ & (\fd|BankRegister|muxB|selected[19]~269_combout\)) # 
-- (!\fd|BankRegister|muxB|selected[19]~267_combout\ & ((\fd|BankRegister|muxB|selected[19]~262_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[19]~267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[19]~269_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|muxB|selected[19]~262_combout\,
	datad => \fd|BankRegister|muxB|selected[19]~267_combout\,
	combout => \fd|BankRegister|muxB|selected[19]~270_combout\);

-- Location: LCCOMB_X53_Y45_N20
\fd|BankRegister|muxB|selected[19]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[19]~271_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & (\fd|BankRegister|muxB|selected[19]~260_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & 
-- ((\fd|BankRegister|muxB|selected[19]~270_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\,
	datac => \fd|BankRegister|muxB|selected[19]~260_combout\,
	datad => \fd|BankRegister|muxB|selected[19]~270_combout\,
	combout => \fd|BankRegister|muxB|selected[19]~271_combout\);

-- Location: LCCOMB_X58_Y41_N20
\fd|MuxRegRam|selected[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[18]~36_combout\ = (\fd|Ram|ram_rtl_0_bypass\(48) & ((\fd|Ram|ram_rtl_0|auto_generated|ram_block1a18\))) # (!\fd|Ram|ram_rtl_0_bypass\(48) & (\fd|Ram|ram_rtl_0_bypass\(47)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0_bypass\(48),
	datab => \fd|Ram|ram_rtl_0_bypass\(47),
	datad => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a18\,
	combout => \fd|MuxRegRam|selected[18]~36_combout\);

-- Location: LCCOMB_X57_Y45_N4
\fd|ALU|final|selected[18]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[18]~91_combout\ = \fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[18]~15_combout\ $ (((\fd|UCalu|output\(1) & \fd|ALU|adder|addsloop:17:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(1),
	datab => \fd|UCalu|output\(2),
	datac => \fd|MuxSaidaBankRegister|selected[18]~15_combout\,
	datad => \fd|ALU|adder|addsloop:17:add1to31|vaium~0_combout\,
	combout => \fd|ALU|final|selected[18]~91_combout\);

-- Location: LCCOMB_X57_Y45_N14
\fd|ALU|final|selected[18]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[18]~92_combout\ = (\fd|ALU|final|selected[18]~91_combout\ & (\fd|UCalu|output\(1) $ (((\fd|UCalu|output\(0)) # (\fd|BankRegister|muxA|selected[18]~314_combout\))))) # (!\fd|ALU|final|selected[18]~91_combout\ & 
-- (\fd|BankRegister|muxA|selected[18]~314_combout\ & (\fd|UCalu|output\(1) $ (\fd|UCalu|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(1),
	datab => \fd|UCalu|output\(0),
	datac => \fd|ALU|final|selected[18]~91_combout\,
	datad => \fd|BankRegister|muxA|selected[18]~314_combout\,
	combout => \fd|ALU|final|selected[18]~92_combout\);

-- Location: LCCOMB_X58_Y41_N0
\fd|MuxRegRam|selected[18]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[18]~37_combout\ = (\ucfd|Equal1~1_combout\ & (\fd|MuxRegRam|selected[18]~36_combout\)) # (!\ucfd|Equal1~1_combout\ & ((\fd|ALU|final|selected[18]~92_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxRegRam|selected[18]~36_combout\,
	datac => \ucfd|Equal1~1_combout\,
	datad => \fd|ALU|final|selected[18]~92_combout\,
	combout => \fd|MuxRegRam|selected[18]~37_combout\);

-- Location: FF_X58_Y41_N1
\fd|BankRegister|add1to31|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|MuxRegRam|selected[18]~37_combout\,
	ena => \fd|BankRegister|add1to31|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to31|DOUT\(18));

-- Location: LCCOMB_X59_Y42_N24
\fd|BankRegister|muxB|selected[18]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[18]~289_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to15|DOUT\(18)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to7|DOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|BankRegister|add1to7|DOUT\(18),
	datac => \fd|BankRegister|add1to15|DOUT\(18),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[18]~289_combout\);

-- Location: LCCOMB_X59_Y42_N14
\fd|BankRegister|muxB|selected[18]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[18]~290_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[18]~289_combout\ & (\fd|BankRegister|add1to31|DOUT\(18))) # 
-- (!\fd|BankRegister|muxB|selected[18]~289_combout\ & ((\fd|BankRegister|add1to23|DOUT\(18)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[18]~289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to31|DOUT\(18),
	datab => \fd|BankRegister|add1to23|DOUT\(18),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datad => \fd|BankRegister|muxB|selected[18]~289_combout\,
	combout => \fd|BankRegister|muxB|selected[18]~290_combout\);

-- Location: LCCOMB_X62_Y44_N16
\fd|BankRegister|muxB|selected[18]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[18]~282_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\) # (\fd|BankRegister|add1to19|DOUT\(18))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to3|DOUT\(18) & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|BankRegister|add1to3|DOUT\(18),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|BankRegister|add1to19|DOUT\(18),
	combout => \fd|BankRegister|muxB|selected[18]~282_combout\);

-- Location: LCCOMB_X62_Y44_N18
\fd|BankRegister|muxB|selected[18]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[18]~283_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[18]~282_combout\ & (\fd|BankRegister|add1to27|DOUT\(18))) # 
-- (!\fd|BankRegister|muxB|selected[18]~282_combout\ & ((\fd|BankRegister|add1to11|DOUT\(18)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[18]~282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to27|DOUT\(18),
	datac => \fd|BankRegister|add1to11|DOUT\(18),
	datad => \fd|BankRegister|muxB|selected[18]~282_combout\,
	combout => \fd|BankRegister|muxB|selected[18]~283_combout\);

-- Location: LCCOMB_X61_Y38_N28
\fd|BankRegister|muxB|selected[18]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[18]~286_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to17|DOUT\(18))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to1|DOUT\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to17|DOUT\(18),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to1|DOUT\(18),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[18]~286_combout\);

-- Location: LCCOMB_X61_Y38_N30
\fd|BankRegister|muxB|selected[18]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[18]~287_combout\ = (\fd|BankRegister|muxB|selected[18]~286_combout\ & (((\fd|BankRegister|add1to25|DOUT\(18)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[18]~286_combout\ & (\fd|BankRegister|add1to9|DOUT\(18) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to9|DOUT\(18),
	datab => \fd|BankRegister|muxB|selected[18]~286_combout\,
	datac => \fd|BankRegister|add1to25|DOUT\(18),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[18]~287_combout\);

-- Location: LCCOMB_X61_Y39_N4
\fd|BankRegister|muxB|selected[18]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[18]~284_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to13|DOUT\(18))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to5|DOUT\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to13|DOUT\(18),
	datad => \fd|BankRegister|add1to5|DOUT\(18),
	combout => \fd|BankRegister|muxB|selected[18]~284_combout\);

-- Location: LCCOMB_X61_Y42_N26
\fd|BankRegister|muxB|selected[18]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[18]~285_combout\ = (\fd|BankRegister|muxB|selected[18]~284_combout\ & (((\fd|BankRegister|add1to29|DOUT\(18)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[18]~284_combout\ & (\fd|BankRegister|add1to21|DOUT\(18) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to21|DOUT\(18),
	datab => \fd|BankRegister|muxB|selected[18]~284_combout\,
	datac => \fd|BankRegister|add1to29|DOUT\(18),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[18]~285_combout\);

-- Location: LCCOMB_X61_Y42_N20
\fd|BankRegister|muxB|selected[18]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[18]~288_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[18]~285_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|muxB|selected[18]~287_combout\ & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[18]~287_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|muxB|selected[18]~285_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[18]~288_combout\);

-- Location: LCCOMB_X61_Y42_N2
\fd|BankRegister|muxB|selected[18]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[18]~291_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[18]~288_combout\ & (\fd|BankRegister|muxB|selected[18]~290_combout\)) # 
-- (!\fd|BankRegister|muxB|selected[18]~288_combout\ & ((\fd|BankRegister|muxB|selected[18]~283_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[18]~288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|muxB|selected[18]~290_combout\,
	datac => \fd|BankRegister|muxB|selected[18]~283_combout\,
	datad => \fd|BankRegister|muxB|selected[18]~288_combout\,
	combout => \fd|BankRegister|muxB|selected[18]~291_combout\);

-- Location: LCCOMB_X54_Y44_N4
\fd|BankRegister|muxB|selected[18]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[18]~279_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to30|DOUT\(18)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|add1to26|DOUT\(18) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to30|DOUT\(18),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to26|DOUT\(18),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[18]~279_combout\);

-- Location: LCCOMB_X54_Y44_N18
\fd|BankRegister|muxB|selected[18]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[18]~280_combout\ = (\fd|BankRegister|muxB|selected[18]~279_combout\ & (((\fd|BankRegister|add1to32|DOUT\(18)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[18]~279_combout\ & (\fd|BankRegister|add1to28|DOUT\(18) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to28|DOUT\(18),
	datab => \fd|BankRegister|muxB|selected[18]~279_combout\,
	datac => \fd|BankRegister|add1to32|DOUT\(18),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[18]~280_combout\);

-- Location: LCCOMB_X62_Y47_N28
\fd|BankRegister|muxB|selected[18]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[18]~276_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to4|DOUT\(18)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|add1to2|DOUT\(18) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to4|DOUT\(18),
	datab => \fd|BankRegister|add1to2|DOUT\(18),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[18]~276_combout\);

-- Location: LCCOMB_X58_Y44_N10
\fd|BankRegister|muxB|selected[18]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[18]~277_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[18]~276_combout\ & ((\fd|BankRegister|add1to8|DOUT\(18)))) # 
-- (!\fd|BankRegister|muxB|selected[18]~276_combout\ & (\fd|BankRegister|add1to6|DOUT\(18))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[18]~276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to6|DOUT\(18),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to8|DOUT\(18),
	datad => \fd|BankRegister|muxB|selected[18]~276_combout\,
	combout => \fd|BankRegister|muxB|selected[18]~277_combout\);

-- Location: LCCOMB_X54_Y46_N14
\fd|BankRegister|muxB|selected[18]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[18]~274_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to22|DOUT\(18)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|add1to18|DOUT\(18) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to22|DOUT\(18),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to18|DOUT\(18),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[18]~274_combout\);

-- Location: LCCOMB_X54_Y46_N4
\fd|BankRegister|muxB|selected[18]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[18]~275_combout\ = (\fd|BankRegister|muxB|selected[18]~274_combout\ & (((\fd|BankRegister|add1to24|DOUT\(18)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[18]~274_combout\ & (\fd|BankRegister|add1to20|DOUT\(18) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[18]~274_combout\,
	datab => \fd|BankRegister|add1to20|DOUT\(18),
	datac => \fd|BankRegister|add1to24|DOUT\(18),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[18]~275_combout\);

-- Location: LCCOMB_X54_Y45_N8
\fd|BankRegister|muxB|selected[18]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[18]~278_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[18]~275_combout\))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|muxB|selected[18]~277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|muxB|selected[18]~277_combout\,
	datad => \fd|BankRegister|muxB|selected[18]~275_combout\,
	combout => \fd|BankRegister|muxB|selected[18]~278_combout\);

-- Location: LCCOMB_X55_Y47_N14
\fd|BankRegister|muxB|selected[18]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[18]~272_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to12|DOUT\(18)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|add1to10|DOUT\(18) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to12|DOUT\(18),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to10|DOUT\(18),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[18]~272_combout\);

-- Location: LCCOMB_X53_Y47_N6
\fd|BankRegister|muxB|selected[18]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[18]~273_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[18]~272_combout\ & (\fd|BankRegister|add1to16|DOUT\(18))) # 
-- (!\fd|BankRegister|muxB|selected[18]~272_combout\ & ((\fd|BankRegister|add1to14|DOUT\(18)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[18]~272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to16|DOUT\(18),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to14|DOUT\(18),
	datad => \fd|BankRegister|muxB|selected[18]~272_combout\,
	combout => \fd|BankRegister|muxB|selected[18]~273_combout\);

-- Location: LCCOMB_X54_Y45_N18
\fd|BankRegister|muxB|selected[18]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[18]~281_combout\ = (\fd|BankRegister|muxB|selected[18]~278_combout\ & ((\fd|BankRegister|muxB|selected[18]~280_combout\) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[18]~278_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & \fd|BankRegister|muxB|selected[18]~273_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[18]~280_combout\,
	datab => \fd|BankRegister|muxB|selected[18]~278_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|BankRegister|muxB|selected[18]~273_combout\,
	combout => \fd|BankRegister|muxB|selected[18]~281_combout\);

-- Location: LCCOMB_X54_Y45_N4
\fd|BankRegister|muxB|selected[18]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[18]~292_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & ((\fd|BankRegister|muxB|selected[18]~281_combout\))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & 
-- (\fd|BankRegister|muxB|selected[18]~291_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\,
	datac => \fd|BankRegister|muxB|selected[18]~291_combout\,
	datad => \fd|BankRegister|muxB|selected[18]~281_combout\,
	combout => \fd|BankRegister|muxB|selected[18]~292_combout\);

-- Location: LCCOMB_X52_Y43_N24
\fd|MuxRegRam|selected[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[17]~34_combout\ = (\fd|Ram|ram_rtl_0_bypass\(46) & ((\fd|Ram|ram_rtl_0|auto_generated|ram_block1a17\))) # (!\fd|Ram|ram_rtl_0_bypass\(46) & (\fd|Ram|ram_rtl_0_bypass\(45)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0_bypass\(46),
	datac => \fd|Ram|ram_rtl_0_bypass\(45),
	datad => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a17\,
	combout => \fd|MuxRegRam|selected[17]~34_combout\);

-- Location: LCCOMB_X57_Y45_N28
\fd|ALU|final|selected[17]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[17]~93_combout\ = \fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[17]~16_combout\ $ (((\fd|UCalu|output\(1) & \fd|ALU|adder|addsloop:16:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(1),
	datab => \fd|UCalu|output\(2),
	datac => \fd|MuxSaidaBankRegister|selected[17]~16_combout\,
	datad => \fd|ALU|adder|addsloop:16:add1to31|vaium~0_combout\,
	combout => \fd|ALU|final|selected[17]~93_combout\);

-- Location: LCCOMB_X57_Y45_N30
\fd|ALU|final|selected[17]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[17]~94_combout\ = (\fd|BankRegister|muxA|selected[17]~335_combout\ & (\fd|UCalu|output\(1) $ (((\fd|UCalu|output\(0)) # (\fd|ALU|final|selected[17]~93_combout\))))) # (!\fd|BankRegister|muxA|selected[17]~335_combout\ & 
-- (\fd|ALU|final|selected[17]~93_combout\ & (\fd|UCalu|output\(0) $ (\fd|UCalu|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[17]~335_combout\,
	datab => \fd|UCalu|output\(0),
	datac => \fd|UCalu|output\(1),
	datad => \fd|ALU|final|selected[17]~93_combout\,
	combout => \fd|ALU|final|selected[17]~94_combout\);

-- Location: LCCOMB_X56_Y43_N16
\fd|MuxRegRam|selected[17]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[17]~35_combout\ = (\ucfd|Equal1~1_combout\ & (\fd|MuxRegRam|selected[17]~34_combout\)) # (!\ucfd|Equal1~1_combout\ & ((\fd|ALU|final|selected[17]~94_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|MuxRegRam|selected[17]~34_combout\,
	datac => \ucfd|Equal1~1_combout\,
	datad => \fd|ALU|final|selected[17]~94_combout\,
	combout => \fd|MuxRegRam|selected[17]~35_combout\);

-- Location: FF_X53_Y43_N13
\fd|BankRegister|add1to14|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~35_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to14|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to14|DOUT\(17));

-- Location: LCCOMB_X53_Y43_N14
\fd|BankRegister|muxB|selected[17]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[17]~295_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to14|DOUT\(17)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|add1to10|DOUT\(17) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to14|DOUT\(17),
	datac => \fd|BankRegister|add1to10|DOUT\(17),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[17]~295_combout\);

-- Location: LCCOMB_X54_Y43_N10
\fd|BankRegister|muxB|selected[17]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[17]~296_combout\ = (\fd|BankRegister|muxB|selected[17]~295_combout\ & (((\fd|BankRegister|add1to16|DOUT\(17)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[17]~295_combout\ & (\fd|BankRegister|add1to12|DOUT\(17) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[17]~295_combout\,
	datab => \fd|BankRegister|add1to12|DOUT\(17),
	datac => \fd|BankRegister|add1to16|DOUT\(17),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[17]~296_combout\);

-- Location: LCCOMB_X55_Y49_N16
\fd|BankRegister|muxB|selected[17]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[17]~297_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to6|DOUT\(17)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to2|DOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to2|DOUT\(17),
	datab => \fd|BankRegister|add1to6|DOUT\(17),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[17]~297_combout\);

-- Location: LCCOMB_X55_Y49_N28
\fd|BankRegister|muxB|selected[17]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[17]~298_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[17]~297_combout\ & (\fd|BankRegister|add1to8|DOUT\(17))) # 
-- (!\fd|BankRegister|muxB|selected[17]~297_combout\ & ((\fd|BankRegister|add1to4|DOUT\(17)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[17]~297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to8|DOUT\(17),
	datab => \fd|BankRegister|add1to4|DOUT\(17),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datad => \fd|BankRegister|muxB|selected[17]~297_combout\,
	combout => \fd|BankRegister|muxB|selected[17]~298_combout\);

-- Location: LCCOMB_X54_Y45_N12
\fd|BankRegister|muxB|selected[17]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[17]~299_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\) # ((\fd|BankRegister|muxB|selected[17]~296_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[17]~298_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|muxB|selected[17]~296_combout\,
	datad => \fd|BankRegister|muxB|selected[17]~298_combout\,
	combout => \fd|BankRegister|muxB|selected[17]~299_combout\);

-- Location: LCCOMB_X54_Y44_N12
\fd|BankRegister|muxB|selected[17]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[17]~300_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to28|DOUT\(17)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|add1to26|DOUT\(17) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to28|DOUT\(17),
	datac => \fd|BankRegister|add1to26|DOUT\(17),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[17]~300_combout\);

-- Location: LCCOMB_X54_Y44_N22
\fd|BankRegister|muxB|selected[17]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[17]~301_combout\ = (\fd|BankRegister|muxB|selected[17]~300_combout\ & (((\fd|BankRegister|add1to32|DOUT\(17)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[17]~300_combout\ & (\fd|BankRegister|add1to30|DOUT\(17) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[17]~300_combout\,
	datab => \fd|BankRegister|add1to30|DOUT\(17),
	datac => \fd|BankRegister|add1to32|DOUT\(17),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[17]~301_combout\);

-- Location: LCCOMB_X54_Y46_N28
\fd|BankRegister|muxB|selected[17]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[17]~293_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to20|DOUT\(17)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|add1to18|DOUT\(17) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to20|DOUT\(17),
	datac => \fd|BankRegister|add1to18|DOUT\(17),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[17]~293_combout\);

-- Location: LCCOMB_X55_Y46_N4
\fd|BankRegister|muxB|selected[17]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[17]~294_combout\ = (\fd|BankRegister|muxB|selected[17]~293_combout\ & ((\fd|BankRegister|add1to24|DOUT\(17)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[17]~293_combout\ & (((\fd|BankRegister|add1to22|DOUT\(17) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[17]~293_combout\,
	datab => \fd|BankRegister|add1to24|DOUT\(17),
	datac => \fd|BankRegister|add1to22|DOUT\(17),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[17]~294_combout\);

-- Location: LCCOMB_X54_Y45_N30
\fd|BankRegister|muxB|selected[17]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[17]~302_combout\ = (\fd|BankRegister|muxB|selected[17]~299_combout\ & (((\fd|BankRegister|muxB|selected[17]~301_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[17]~299_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[17]~294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[17]~299_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|muxB|selected[17]~301_combout\,
	datad => \fd|BankRegister|muxB|selected[17]~294_combout\,
	combout => \fd|BankRegister|muxB|selected[17]~302_combout\);

-- Location: LCCOMB_X61_Y38_N18
\fd|BankRegister|muxB|selected[17]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[17]~307_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to9|DOUT\(17)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|add1to1|DOUT\(17) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to9|DOUT\(17),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to1|DOUT\(17),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[17]~307_combout\);

-- Location: LCCOMB_X61_Y38_N16
\fd|BankRegister|muxB|selected[17]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[17]~308_combout\ = (\fd|BankRegister|muxB|selected[17]~307_combout\ & (((\fd|BankRegister|add1to25|DOUT\(17)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[17]~307_combout\ & (\fd|BankRegister|add1to17|DOUT\(17) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to17|DOUT\(17),
	datab => \fd|BankRegister|muxB|selected[17]~307_combout\,
	datac => \fd|BankRegister|add1to25|DOUT\(17),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[17]~308_combout\);

-- Location: LCCOMB_X61_Y40_N20
\fd|BankRegister|muxB|selected[17]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[17]~305_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to11|DOUT\(17)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to3|DOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to3|DOUT\(17),
	datad => \fd|BankRegister|add1to11|DOUT\(17),
	combout => \fd|BankRegister|muxB|selected[17]~305_combout\);

-- Location: LCCOMB_X61_Y40_N22
\fd|BankRegister|muxB|selected[17]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[17]~306_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[17]~305_combout\ & (\fd|BankRegister|add1to27|DOUT\(17))) # 
-- (!\fd|BankRegister|muxB|selected[17]~305_combout\ & ((\fd|BankRegister|add1to19|DOUT\(17)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|muxB|selected[17]~305_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|BankRegister|muxB|selected[17]~305_combout\,
	datac => \fd|BankRegister|add1to27|DOUT\(17),
	datad => \fd|BankRegister|add1to19|DOUT\(17),
	combout => \fd|BankRegister|muxB|selected[17]~306_combout\);

-- Location: LCCOMB_X61_Y42_N12
\fd|BankRegister|muxB|selected[17]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[17]~309_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\) # ((\fd|BankRegister|muxB|selected[17]~306_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|muxB|selected[17]~308_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|muxB|selected[17]~308_combout\,
	datad => \fd|BankRegister|muxB|selected[17]~306_combout\,
	combout => \fd|BankRegister|muxB|selected[17]~309_combout\);

-- Location: LCCOMB_X61_Y39_N28
\fd|BankRegister|muxB|selected[17]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[17]~303_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\) # ((\fd|BankRegister|add1to21|DOUT\(17))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to5|DOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to21|DOUT\(17),
	datad => \fd|BankRegister|add1to5|DOUT\(17),
	combout => \fd|BankRegister|muxB|selected[17]~303_combout\);

-- Location: LCCOMB_X61_Y39_N22
\fd|BankRegister|muxB|selected[17]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[17]~304_combout\ = (\fd|BankRegister|muxB|selected[17]~303_combout\ & ((\fd|BankRegister|add1to29|DOUT\(17)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[17]~303_combout\ & (((\fd|BankRegister|add1to13|DOUT\(17) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to29|DOUT\(17),
	datab => \fd|BankRegister|muxB|selected[17]~303_combout\,
	datac => \fd|BankRegister|add1to13|DOUT\(17),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[17]~304_combout\);

-- Location: LCCOMB_X60_Y42_N8
\fd|BankRegister|muxB|selected[17]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[17]~310_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to23|DOUT\(17)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|add1to7|DOUT\(17) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to23|DOUT\(17),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to7|DOUT\(17),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[17]~310_combout\);

-- Location: LCCOMB_X60_Y42_N2
\fd|BankRegister|muxB|selected[17]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[17]~311_combout\ = (\fd|BankRegister|muxB|selected[17]~310_combout\ & ((\fd|BankRegister|add1to31|DOUT\(17)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[17]~310_combout\ & (((\fd|BankRegister|add1to15|DOUT\(17) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to31|DOUT\(17),
	datab => \fd|BankRegister|muxB|selected[17]~310_combout\,
	datac => \fd|BankRegister|add1to15|DOUT\(17),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[17]~311_combout\);

-- Location: LCCOMB_X61_Y42_N18
\fd|BankRegister|muxB|selected[17]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[17]~312_combout\ = (\fd|BankRegister|muxB|selected[17]~309_combout\ & (((\fd|BankRegister|muxB|selected[17]~311_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[17]~309_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|muxB|selected[17]~304_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[17]~309_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|muxB|selected[17]~304_combout\,
	datad => \fd|BankRegister|muxB|selected[17]~311_combout\,
	combout => \fd|BankRegister|muxB|selected[17]~312_combout\);

-- Location: LCCOMB_X54_Y45_N0
\fd|BankRegister|muxB|selected[17]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[17]~313_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & (\fd|BankRegister|muxB|selected[17]~302_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & 
-- ((\fd|BankRegister|muxB|selected[17]~312_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\,
	datac => \fd|BankRegister|muxB|selected[17]~302_combout\,
	datad => \fd|BankRegister|muxB|selected[17]~312_combout\,
	combout => \fd|BankRegister|muxB|selected[17]~313_combout\);

-- Location: LCCOMB_X53_Y45_N8
\fd|MuxRegRam|selected[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[16]~32_combout\ = (\fd|Ram|ram_rtl_0_bypass\(44) & ((\fd|Ram|ram_rtl_0|auto_generated|ram_block1a16\))) # (!\fd|Ram|ram_rtl_0_bypass\(44) & (\fd|Ram|ram_rtl_0_bypass\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Ram|ram_rtl_0_bypass\(44),
	datac => \fd|Ram|ram_rtl_0_bypass\(43),
	datad => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a16\,
	combout => \fd|MuxRegRam|selected[16]~32_combout\);

-- Location: LCCOMB_X57_Y45_N16
\fd|MuxRegRam|selected[16]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[16]~33_combout\ = (\ucfd|Equal1~1_combout\ & ((\fd|MuxRegRam|selected[16]~32_combout\))) # (!\ucfd|Equal1~1_combout\ & (\fd|ALU|final|selected[16]~96_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucfd|Equal1~1_combout\,
	datac => \fd|ALU|final|selected[16]~96_combout\,
	datad => \fd|MuxRegRam|selected[16]~32_combout\,
	combout => \fd|MuxRegRam|selected[16]~33_combout\);

-- Location: FF_X57_Y47_N5
\fd|BankRegister|add1to28|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~33_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to28|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to28|DOUT\(16));

-- Location: LCCOMB_X58_Y47_N28
\fd|BankRegister|muxB|selected[16]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[16]~321_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to30|DOUT\(16))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to26|DOUT\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to30|DOUT\(16),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to26|DOUT\(16),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[16]~321_combout\);

-- Location: LCCOMB_X58_Y47_N30
\fd|BankRegister|muxB|selected[16]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[16]~322_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[16]~321_combout\ & ((\fd|BankRegister|add1to32|DOUT\(16)))) # 
-- (!\fd|BankRegister|muxB|selected[16]~321_combout\ & (\fd|BankRegister|add1to28|DOUT\(16))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[16]~321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to28|DOUT\(16),
	datac => \fd|BankRegister|add1to32|DOUT\(16),
	datad => \fd|BankRegister|muxB|selected[16]~321_combout\,
	combout => \fd|BankRegister|muxB|selected[16]~322_combout\);

-- Location: LCCOMB_X53_Y47_N10
\fd|BankRegister|muxB|selected[16]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[16]~314_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to12|DOUT\(16))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to10|DOUT\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to12|DOUT\(16),
	datab => \fd|BankRegister|add1to10|DOUT\(16),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[16]~314_combout\);

-- Location: LCCOMB_X53_Y47_N12
\fd|BankRegister|muxB|selected[16]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[16]~315_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[16]~314_combout\ & (\fd|BankRegister|add1to16|DOUT\(16))) # 
-- (!\fd|BankRegister|muxB|selected[16]~314_combout\ & ((\fd|BankRegister|add1to14|DOUT\(16)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[16]~314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to16|DOUT\(16),
	datac => \fd|BankRegister|add1to14|DOUT\(16),
	datad => \fd|BankRegister|muxB|selected[16]~314_combout\,
	combout => \fd|BankRegister|muxB|selected[16]~315_combout\);

-- Location: LCCOMB_X54_Y46_N10
\fd|BankRegister|muxB|selected[16]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[16]~316_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to22|DOUT\(16))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to18|DOUT\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to22|DOUT\(16),
	datac => \fd|BankRegister|add1to18|DOUT\(16),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[16]~316_combout\);

-- Location: LCCOMB_X54_Y46_N8
\fd|BankRegister|muxB|selected[16]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[16]~317_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[16]~316_combout\ & ((\fd|BankRegister|add1to24|DOUT\(16)))) # 
-- (!\fd|BankRegister|muxB|selected[16]~316_combout\ & (\fd|BankRegister|add1to20|DOUT\(16))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[16]~316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to20|DOUT\(16),
	datab => \fd|BankRegister|add1to24|DOUT\(16),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datad => \fd|BankRegister|muxB|selected[16]~316_combout\,
	combout => \fd|BankRegister|muxB|selected[16]~317_combout\);

-- Location: LCCOMB_X62_Y47_N0
\fd|BankRegister|muxB|selected[16]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[16]~318_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to4|DOUT\(16)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|add1to2|DOUT\(16) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to4|DOUT\(16),
	datac => \fd|BankRegister|add1to2|DOUT\(16),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[16]~318_combout\);

-- Location: LCCOMB_X61_Y47_N4
\fd|BankRegister|muxB|selected[16]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[16]~319_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[16]~318_combout\ & (\fd|BankRegister|add1to8|DOUT\(16))) # 
-- (!\fd|BankRegister|muxB|selected[16]~318_combout\ & ((\fd|BankRegister|add1to6|DOUT\(16)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[16]~318_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to8|DOUT\(16),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|muxB|selected[16]~318_combout\,
	datad => \fd|BankRegister|add1to6|DOUT\(16),
	combout => \fd|BankRegister|muxB|selected[16]~319_combout\);

-- Location: LCCOMB_X54_Y45_N28
\fd|BankRegister|muxB|selected[16]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[16]~320_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|muxB|selected[16]~317_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[16]~319_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|muxB|selected[16]~317_combout\,
	datad => \fd|BankRegister|muxB|selected[16]~319_combout\,
	combout => \fd|BankRegister|muxB|selected[16]~320_combout\);

-- Location: LCCOMB_X54_Y45_N14
\fd|BankRegister|muxB|selected[16]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[16]~323_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[16]~320_combout\ & (\fd|BankRegister|muxB|selected[16]~322_combout\)) # 
-- (!\fd|BankRegister|muxB|selected[16]~320_combout\ & ((\fd|BankRegister|muxB|selected[16]~315_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[16]~320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[16]~322_combout\,
	datab => \fd|BankRegister|muxB|selected[16]~315_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|BankRegister|muxB|selected[16]~320_combout\,
	combout => \fd|BankRegister|muxB|selected[16]~323_combout\);

-- Location: LCCOMB_X57_Y40_N22
\fd|BankRegister|muxB|selected[16]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[16]~331_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to15|DOUT\(16))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to7|DOUT\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to15|DOUT\(16),
	datab => \fd|BankRegister|add1to7|DOUT\(16),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[16]~331_combout\);

-- Location: LCCOMB_X56_Y44_N4
\fd|BankRegister|muxB|selected[16]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[16]~332_combout\ = (\fd|BankRegister|muxB|selected[16]~331_combout\ & ((\fd|BankRegister|add1to31|DOUT\(16)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[16]~331_combout\ & (((\fd|BankRegister|add1to23|DOUT\(16) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to31|DOUT\(16),
	datab => \fd|BankRegister|muxB|selected[16]~331_combout\,
	datac => \fd|BankRegister|add1to23|DOUT\(16),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[16]~332_combout\);

-- Location: LCCOMB_X61_Y38_N20
\fd|BankRegister|muxB|selected[16]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[16]~328_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to17|DOUT\(16)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to1|DOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to1|DOUT\(16),
	datad => \fd|BankRegister|add1to17|DOUT\(16),
	combout => \fd|BankRegister|muxB|selected[16]~328_combout\);

-- Location: LCCOMB_X61_Y38_N10
\fd|BankRegister|muxB|selected[16]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[16]~329_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[16]~328_combout\ & ((\fd|BankRegister|add1to25|DOUT\(16)))) # 
-- (!\fd|BankRegister|muxB|selected[16]~328_combout\ & (\fd|BankRegister|add1to9|DOUT\(16))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[16]~328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to9|DOUT\(16),
	datac => \fd|BankRegister|add1to25|DOUT\(16),
	datad => \fd|BankRegister|muxB|selected[16]~328_combout\,
	combout => \fd|BankRegister|muxB|selected[16]~329_combout\);

-- Location: LCCOMB_X65_Y44_N2
\fd|BankRegister|muxB|selected[16]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[16]~326_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to13|DOUT\(16)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|add1to5|DOUT\(16) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to13|DOUT\(16),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to5|DOUT\(16),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[16]~326_combout\);

-- Location: LCCOMB_X65_Y44_N24
\fd|BankRegister|muxB|selected[16]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[16]~327_combout\ = (\fd|BankRegister|muxB|selected[16]~326_combout\ & (((\fd|BankRegister|add1to29|DOUT\(16)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[16]~326_combout\ & (\fd|BankRegister|add1to21|DOUT\(16) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to21|DOUT\(16),
	datab => \fd|BankRegister|muxB|selected[16]~326_combout\,
	datac => \fd|BankRegister|add1to29|DOUT\(16),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[16]~327_combout\);

-- Location: LCCOMB_X56_Y44_N14
\fd|BankRegister|muxB|selected[16]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[16]~330_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[16]~327_combout\))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|muxB|selected[16]~329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|muxB|selected[16]~329_combout\,
	datad => \fd|BankRegister|muxB|selected[16]~327_combout\,
	combout => \fd|BankRegister|muxB|selected[16]~330_combout\);

-- Location: LCCOMB_X61_Y40_N26
\fd|BankRegister|muxB|selected[16]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[16]~324_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to19|DOUT\(16)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|add1to3|DOUT\(16) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|BankRegister|add1to19|DOUT\(16),
	datac => \fd|BankRegister|add1to3|DOUT\(16),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[16]~324_combout\);

-- Location: LCCOMB_X56_Y44_N24
\fd|BankRegister|muxB|selected[16]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[16]~325_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[16]~324_combout\ & ((\fd|BankRegister|add1to27|DOUT\(16)))) # 
-- (!\fd|BankRegister|muxB|selected[16]~324_combout\ & (\fd|BankRegister|add1to11|DOUT\(16))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[16]~324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to11|DOUT\(16),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to27|DOUT\(16),
	datad => \fd|BankRegister|muxB|selected[16]~324_combout\,
	combout => \fd|BankRegister|muxB|selected[16]~325_combout\);

-- Location: LCCOMB_X56_Y44_N26
\fd|BankRegister|muxB|selected[16]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[16]~333_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[16]~330_combout\ & (\fd|BankRegister|muxB|selected[16]~332_combout\)) # 
-- (!\fd|BankRegister|muxB|selected[16]~330_combout\ & ((\fd|BankRegister|muxB|selected[16]~325_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[16]~330_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|muxB|selected[16]~332_combout\,
	datac => \fd|BankRegister|muxB|selected[16]~330_combout\,
	datad => \fd|BankRegister|muxB|selected[16]~325_combout\,
	combout => \fd|BankRegister|muxB|selected[16]~333_combout\);

-- Location: LCCOMB_X54_Y45_N16
\fd|BankRegister|muxB|selected[16]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[16]~334_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & (\fd|BankRegister|muxB|selected[16]~323_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & 
-- ((\fd|BankRegister|muxB|selected[16]~333_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\,
	datac => \fd|BankRegister|muxB|selected[16]~323_combout\,
	datad => \fd|BankRegister|muxB|selected[16]~333_combout\,
	combout => \fd|BankRegister|muxB|selected[16]~334_combout\);

-- Location: FF_X52_Y43_N13
\fd|Ram|ram_rtl_0_bypass[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|BankRegister|muxB|selected[15]~355_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(41));

-- Location: LCCOMB_X52_Y43_N18
\fd|Ram|ram_rtl_0_bypass[42]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[42]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[42]~feeder_combout\);

-- Location: FF_X52_Y43_N19
\fd|Ram|ram_rtl_0_bypass[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[42]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(42));

-- Location: LCCOMB_X52_Y43_N12
\fd|MuxRegRam|selected[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[15]~30_combout\ = (\fd|Ram|ram_rtl_0_bypass\(42) & (\fd|Ram|ram_rtl_0|auto_generated|ram_block1a15\)) # (!\fd|Ram|ram_rtl_0_bypass\(42) & ((\fd|Ram|ram_rtl_0_bypass\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a15\,
	datac => \fd|Ram|ram_rtl_0_bypass\(41),
	datad => \fd|Ram|ram_rtl_0_bypass\(42),
	combout => \fd|MuxRegRam|selected[15]~30_combout\);

-- Location: LCCOMB_X57_Y45_N0
\fd|ALU|final|selected[15]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[15]~97_combout\ = \fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[15]~18_combout\ $ (((\fd|UCalu|output\(1) & \fd|ALU|adder|addsloop:14:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(1),
	datab => \fd|UCalu|output\(2),
	datac => \fd|MuxSaidaBankRegister|selected[15]~18_combout\,
	datad => \fd|ALU|adder|addsloop:14:add1to31|vaium~0_combout\,
	combout => \fd|ALU|final|selected[15]~97_combout\);

-- Location: LCCOMB_X57_Y45_N22
\fd|ALU|final|selected[15]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[15]~98_combout\ = (\fd|BankRegister|muxA|selected[15]~377_combout\ & (\fd|UCalu|output\(1) $ (((\fd|UCalu|output\(0)) # (\fd|ALU|final|selected[15]~97_combout\))))) # (!\fd|BankRegister|muxA|selected[15]~377_combout\ & 
-- (\fd|ALU|final|selected[15]~97_combout\ & (\fd|UCalu|output\(1) $ (\fd|UCalu|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(1),
	datab => \fd|UCalu|output\(0),
	datac => \fd|BankRegister|muxA|selected[15]~377_combout\,
	datad => \fd|ALU|final|selected[15]~97_combout\,
	combout => \fd|ALU|final|selected[15]~98_combout\);

-- Location: LCCOMB_X56_Y43_N4
\fd|MuxRegRam|selected[15]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[15]~31_combout\ = (\ucfd|Equal1~1_combout\ & (\fd|MuxRegRam|selected[15]~30_combout\)) # (!\ucfd|Equal1~1_combout\ & ((\fd|ALU|final|selected[15]~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Equal1~1_combout\,
	datac => \fd|MuxRegRam|selected[15]~30_combout\,
	datad => \fd|ALU|final|selected[15]~98_combout\,
	combout => \fd|MuxRegRam|selected[15]~31_combout\);

-- Location: FF_X54_Y47_N9
\fd|BankRegister|add1to12|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~31_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to12|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to12|DOUT\(15));

-- Location: LCCOMB_X55_Y47_N2
\fd|BankRegister|muxB|selected[15]~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[15]~337_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to14|DOUT\(15)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|add1to10|DOUT\(15) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to14|DOUT\(15),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to10|DOUT\(15),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[15]~337_combout\);

-- Location: LCCOMB_X55_Y47_N28
\fd|BankRegister|muxB|selected[15]~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[15]~338_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[15]~337_combout\ & ((\fd|BankRegister|add1to16|DOUT\(15)))) # 
-- (!\fd|BankRegister|muxB|selected[15]~337_combout\ & (\fd|BankRegister|add1to12|DOUT\(15))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[15]~337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to12|DOUT\(15),
	datac => \fd|BankRegister|add1to16|DOUT\(15),
	datad => \fd|BankRegister|muxB|selected[15]~337_combout\,
	combout => \fd|BankRegister|muxB|selected[15]~338_combout\);

-- Location: LCCOMB_X62_Y47_N2
\fd|BankRegister|muxB|selected[15]~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[15]~339_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to6|DOUT\(15))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to2|DOUT\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to6|DOUT\(15),
	datac => \fd|BankRegister|add1to2|DOUT\(15),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[15]~339_combout\);

-- Location: LCCOMB_X62_Y47_N6
\fd|BankRegister|muxB|selected[15]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[15]~340_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[15]~339_combout\ & ((\fd|BankRegister|add1to8|DOUT\(15)))) # 
-- (!\fd|BankRegister|muxB|selected[15]~339_combout\ & (\fd|BankRegister|add1to4|DOUT\(15))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[15]~339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to4|DOUT\(15),
	datac => \fd|BankRegister|add1to8|DOUT\(15),
	datad => \fd|BankRegister|muxB|selected[15]~339_combout\,
	combout => \fd|BankRegister|muxB|selected[15]~340_combout\);

-- Location: LCCOMB_X56_Y44_N8
\fd|BankRegister|muxB|selected[15]~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[15]~341_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|muxB|selected[15]~338_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[15]~340_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[15]~338_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|BankRegister|muxB|selected[15]~340_combout\,
	combout => \fd|BankRegister|muxB|selected[15]~341_combout\);

-- Location: LCCOMB_X58_Y47_N20
\fd|BankRegister|muxB|selected[15]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[15]~342_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to28|DOUT\(15)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|add1to26|DOUT\(15) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to28|DOUT\(15),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to26|DOUT\(15),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[15]~342_combout\);

-- Location: LCCOMB_X58_Y47_N2
\fd|BankRegister|muxB|selected[15]~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[15]~343_combout\ = (\fd|BankRegister|muxB|selected[15]~342_combout\ & (((\fd|BankRegister|add1to32|DOUT\(15)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[15]~342_combout\ & (\fd|BankRegister|add1to30|DOUT\(15) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to30|DOUT\(15),
	datab => \fd|BankRegister|muxB|selected[15]~342_combout\,
	datac => \fd|BankRegister|add1to32|DOUT\(15),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[15]~343_combout\);

-- Location: LCCOMB_X59_Y48_N30
\fd|BankRegister|muxB|selected[15]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[15]~335_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to20|DOUT\(15)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to18|DOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to18|DOUT\(15),
	datad => \fd|BankRegister|add1to20|DOUT\(15),
	combout => \fd|BankRegister|muxB|selected[15]~335_combout\);

-- Location: LCCOMB_X59_Y48_N24
\fd|BankRegister|muxB|selected[15]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[15]~336_combout\ = (\fd|BankRegister|muxB|selected[15]~335_combout\ & (((\fd|BankRegister|add1to24|DOUT\(15))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[15]~335_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to22|DOUT\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[15]~335_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to22|DOUT\(15),
	datad => \fd|BankRegister|add1to24|DOUT\(15),
	combout => \fd|BankRegister|muxB|selected[15]~336_combout\);

-- Location: LCCOMB_X56_Y44_N22
\fd|BankRegister|muxB|selected[15]~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[15]~344_combout\ = (\fd|BankRegister|muxB|selected[15]~341_combout\ & (((\fd|BankRegister|muxB|selected[15]~343_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[15]~341_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[15]~336_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[15]~341_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|muxB|selected[15]~343_combout\,
	datad => \fd|BankRegister|muxB|selected[15]~336_combout\,
	combout => \fd|BankRegister|muxB|selected[15]~344_combout\);

-- Location: LCCOMB_X60_Y42_N22
\fd|BankRegister|muxB|selected[15]~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[15]~352_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to23|DOUT\(15))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to7|DOUT\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to23|DOUT\(15),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to7|DOUT\(15),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[15]~352_combout\);

-- Location: LCCOMB_X60_Y42_N10
\fd|BankRegister|muxB|selected[15]~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[15]~353_combout\ = (\fd|BankRegister|muxB|selected[15]~352_combout\ & ((\fd|BankRegister|add1to31|DOUT\(15)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[15]~352_combout\ & (((\fd|BankRegister|add1to15|DOUT\(15) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[15]~352_combout\,
	datab => \fd|BankRegister|add1to31|DOUT\(15),
	datac => \fd|BankRegister|add1to15|DOUT\(15),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[15]~353_combout\);

-- Location: LCCOMB_X66_Y42_N0
\fd|BankRegister|muxB|selected[15]~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[15]~349_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to9|DOUT\(15)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|add1to1|DOUT\(15) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to9|DOUT\(15),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to1|DOUT\(15),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[15]~349_combout\);

-- Location: LCCOMB_X66_Y42_N26
\fd|BankRegister|muxB|selected[15]~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[15]~350_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[15]~349_combout\ & ((\fd|BankRegister|add1to25|DOUT\(15)))) # 
-- (!\fd|BankRegister|muxB|selected[15]~349_combout\ & (\fd|BankRegister|add1to17|DOUT\(15))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[15]~349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|BankRegister|add1to17|DOUT\(15),
	datac => \fd|BankRegister|add1to25|DOUT\(15),
	datad => \fd|BankRegister|muxB|selected[15]~349_combout\,
	combout => \fd|BankRegister|muxB|selected[15]~350_combout\);

-- Location: LCCOMB_X59_Y39_N20
\fd|BankRegister|muxB|selected[15]~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[15]~347_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\) # ((\fd|BankRegister|add1to11|DOUT\(15))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to3|DOUT\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to3|DOUT\(15),
	datad => \fd|BankRegister|add1to11|DOUT\(15),
	combout => \fd|BankRegister|muxB|selected[15]~347_combout\);

-- Location: LCCOMB_X60_Y39_N16
\fd|BankRegister|muxB|selected[15]~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[15]~348_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[15]~347_combout\ & ((\fd|BankRegister|add1to27|DOUT\(15)))) # 
-- (!\fd|BankRegister|muxB|selected[15]~347_combout\ & (\fd|BankRegister|add1to19|DOUT\(15))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[15]~347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|BankRegister|add1to19|DOUT\(15),
	datac => \fd|BankRegister|add1to27|DOUT\(15),
	datad => \fd|BankRegister|muxB|selected[15]~347_combout\,
	combout => \fd|BankRegister|muxB|selected[15]~348_combout\);

-- Location: LCCOMB_X61_Y42_N8
\fd|BankRegister|muxB|selected[15]~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[15]~351_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[15]~348_combout\))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|muxB|selected[15]~350_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[15]~350_combout\,
	datab => \fd|BankRegister|muxB|selected[15]~348_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[15]~351_combout\);

-- Location: LCCOMB_X62_Y44_N4
\fd|BankRegister|muxB|selected[15]~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[15]~345_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\) # (\fd|BankRegister|add1to21|DOUT\(15))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to5|DOUT\(15) & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to5|DOUT\(15),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|BankRegister|add1to21|DOUT\(15),
	combout => \fd|BankRegister|muxB|selected[15]~345_combout\);

-- Location: LCCOMB_X62_Y44_N26
\fd|BankRegister|muxB|selected[15]~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[15]~346_combout\ = (\fd|BankRegister|muxB|selected[15]~345_combout\ & (((\fd|BankRegister|add1to29|DOUT\(15)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[15]~345_combout\ & (\fd|BankRegister|add1to13|DOUT\(15) & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to13|DOUT\(15),
	datab => \fd|BankRegister|muxB|selected[15]~345_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|BankRegister|add1to29|DOUT\(15),
	combout => \fd|BankRegister|muxB|selected[15]~346_combout\);

-- Location: LCCOMB_X61_Y42_N14
\fd|BankRegister|muxB|selected[15]~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[15]~354_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[15]~351_combout\ & (\fd|BankRegister|muxB|selected[15]~353_combout\)) # 
-- (!\fd|BankRegister|muxB|selected[15]~351_combout\ & ((\fd|BankRegister|muxB|selected[15]~346_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[15]~351_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[15]~353_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|muxB|selected[15]~351_combout\,
	datad => \fd|BankRegister|muxB|selected[15]~346_combout\,
	combout => \fd|BankRegister|muxB|selected[15]~354_combout\);

-- Location: LCCOMB_X53_Y45_N0
\fd|BankRegister|muxB|selected[15]~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[15]~355_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & (\fd|BankRegister|muxB|selected[15]~344_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & 
-- ((\fd|BankRegister|muxB|selected[15]~354_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\,
	datac => \fd|BankRegister|muxB|selected[15]~344_combout\,
	datad => \fd|BankRegister|muxB|selected[15]~354_combout\,
	combout => \fd|BankRegister|muxB|selected[15]~355_combout\);

-- Location: LCCOMB_X53_Y45_N4
\fd|MuxRegRam|selected[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[14]~28_combout\ = (\fd|Ram|ram_rtl_0_bypass\(40) & ((\fd|Ram|ram_rtl_0|auto_generated|ram_block1a14\))) # (!\fd|Ram|ram_rtl_0_bypass\(40) & (\fd|Ram|ram_rtl_0_bypass\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0_bypass\(40),
	datac => \fd|Ram|ram_rtl_0_bypass\(39),
	datad => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a14\,
	combout => \fd|MuxRegRam|selected[14]~28_combout\);

-- Location: LCCOMB_X56_Y45_N30
\fd|ALU|final|selected[14]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[14]~99_combout\ = \fd|MuxSaidaBankRegister|selected[14]~19_combout\ $ (\fd|UCalu|output\(2) $ (((\fd|UCalu|output\(1) & \fd|ALU|adder|addsloop:13:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(1),
	datab => \fd|MuxSaidaBankRegister|selected[14]~19_combout\,
	datac => \fd|UCalu|output\(2),
	datad => \fd|ALU|adder|addsloop:13:add1to31|vaium~0_combout\,
	combout => \fd|ALU|final|selected[14]~99_combout\);

-- Location: LCCOMB_X56_Y45_N0
\fd|ALU|final|selected[14]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[14]~100_combout\ = (\fd|ALU|final|selected[14]~99_combout\ & (\fd|UCalu|output\(1) $ (((\fd|UCalu|output\(0)) # (\fd|BankRegister|muxA|selected[14]~398_combout\))))) # (!\fd|ALU|final|selected[14]~99_combout\ & 
-- (\fd|BankRegister|muxA|selected[14]~398_combout\ & (\fd|UCalu|output\(1) $ (\fd|UCalu|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(1),
	datab => \fd|UCalu|output\(0),
	datac => \fd|ALU|final|selected[14]~99_combout\,
	datad => \fd|BankRegister|muxA|selected[14]~398_combout\,
	combout => \fd|ALU|final|selected[14]~100_combout\);

-- Location: LCCOMB_X56_Y45_N28
\fd|MuxRegRam|selected[14]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[14]~29_combout\ = (\ucfd|Equal1~1_combout\ & (\fd|MuxRegRam|selected[14]~28_combout\)) # (!\ucfd|Equal1~1_combout\ & ((\fd|ALU|final|selected[14]~100_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Equal1~1_combout\,
	datac => \fd|MuxRegRam|selected[14]~28_combout\,
	datad => \fd|ALU|final|selected[14]~100_combout\,
	combout => \fd|MuxRegRam|selected[14]~29_combout\);

-- Location: FF_X58_Y40_N9
\fd|BankRegister|add1to27|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~29_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to27|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to27|DOUT\(14));

-- Location: LCCOMB_X61_Y41_N28
\fd|BankRegister|muxB|selected[14]~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[14]~366_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to19|DOUT\(14))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to3|DOUT\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to19|DOUT\(14),
	datac => \fd|BankRegister|add1to3|DOUT\(14),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[14]~366_combout\);

-- Location: LCCOMB_X61_Y41_N12
\fd|BankRegister|muxB|selected[14]~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[14]~367_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[14]~366_combout\ & (\fd|BankRegister|add1to27|DOUT\(14))) # 
-- (!\fd|BankRegister|muxB|selected[14]~366_combout\ & ((\fd|BankRegister|add1to11|DOUT\(14)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[14]~366_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to27|DOUT\(14),
	datac => \fd|BankRegister|add1to11|DOUT\(14),
	datad => \fd|BankRegister|muxB|selected[14]~366_combout\,
	combout => \fd|BankRegister|muxB|selected[14]~367_combout\);

-- Location: LCCOMB_X56_Y44_N18
\fd|BankRegister|muxB|selected[14]~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[14]~373_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to15|DOUT\(14)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|add1to7|DOUT\(14) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to15|DOUT\(14),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to7|DOUT\(14),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[14]~373_combout\);

-- Location: LCCOMB_X56_Y44_N12
\fd|BankRegister|muxB|selected[14]~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[14]~374_combout\ = (\fd|BankRegister|muxB|selected[14]~373_combout\ & ((\fd|BankRegister|add1to31|DOUT\(14)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[14]~373_combout\ & (((\fd|BankRegister|add1to23|DOUT\(14) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[14]~373_combout\,
	datab => \fd|BankRegister|add1to31|DOUT\(14),
	datac => \fd|BankRegister|add1to23|DOUT\(14),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[14]~374_combout\);

-- Location: LCCOMB_X65_Y44_N18
\fd|BankRegister|muxB|selected[14]~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[14]~368_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to13|DOUT\(14)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to5|DOUT\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to5|DOUT\(14),
	datad => \fd|BankRegister|add1to13|DOUT\(14),
	combout => \fd|BankRegister|muxB|selected[14]~368_combout\);

-- Location: LCCOMB_X65_Y44_N6
\fd|BankRegister|muxB|selected[14]~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[14]~369_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[14]~368_combout\ & ((\fd|BankRegister|add1to29|DOUT\(14)))) # 
-- (!\fd|BankRegister|muxB|selected[14]~368_combout\ & (\fd|BankRegister|add1to21|DOUT\(14))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[14]~368_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to21|DOUT\(14),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to29|DOUT\(14),
	datad => \fd|BankRegister|muxB|selected[14]~368_combout\,
	combout => \fd|BankRegister|muxB|selected[14]~369_combout\);

-- Location: LCCOMB_X66_Y43_N0
\fd|BankRegister|muxB|selected[14]~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[14]~370_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to17|DOUT\(14)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|add1to1|DOUT\(14) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to17|DOUT\(14),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to1|DOUT\(14),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[14]~370_combout\);

-- Location: LCCOMB_X66_Y43_N10
\fd|BankRegister|muxB|selected[14]~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[14]~371_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[14]~370_combout\ & ((\fd|BankRegister|add1to25|DOUT\(14)))) # 
-- (!\fd|BankRegister|muxB|selected[14]~370_combout\ & (\fd|BankRegister|add1to9|DOUT\(14))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[14]~370_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to9|DOUT\(14),
	datac => \fd|BankRegister|add1to25|DOUT\(14),
	datad => \fd|BankRegister|muxB|selected[14]~370_combout\,
	combout => \fd|BankRegister|muxB|selected[14]~371_combout\);

-- Location: LCCOMB_X66_Y43_N8
\fd|BankRegister|muxB|selected[14]~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[14]~372_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[14]~369_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & \fd|BankRegister|muxB|selected[14]~371_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[14]~369_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datad => \fd|BankRegister|muxB|selected[14]~371_combout\,
	combout => \fd|BankRegister|muxB|selected[14]~372_combout\);

-- Location: LCCOMB_X57_Y43_N2
\fd|BankRegister|muxB|selected[14]~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[14]~375_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[14]~372_combout\ & ((\fd|BankRegister|muxB|selected[14]~374_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[14]~372_combout\ & (\fd|BankRegister|muxB|selected[14]~367_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[14]~372_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[14]~367_combout\,
	datab => \fd|BankRegister|muxB|selected[14]~374_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datad => \fd|BankRegister|muxB|selected[14]~372_combout\,
	combout => \fd|BankRegister|muxB|selected[14]~375_combout\);

-- Location: LCCOMB_X58_Y47_N0
\fd|BankRegister|muxB|selected[14]~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[14]~363_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to30|DOUT\(14))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to26|DOUT\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to30|DOUT\(14),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to26|DOUT\(14),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[14]~363_combout\);

-- Location: LCCOMB_X58_Y47_N26
\fd|BankRegister|muxB|selected[14]~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[14]~364_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[14]~363_combout\ & ((\fd|BankRegister|add1to32|DOUT\(14)))) # 
-- (!\fd|BankRegister|muxB|selected[14]~363_combout\ & (\fd|BankRegister|add1to28|DOUT\(14))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[14]~363_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to28|DOUT\(14),
	datac => \fd|BankRegister|add1to32|DOUT\(14),
	datad => \fd|BankRegister|muxB|selected[14]~363_combout\,
	combout => \fd|BankRegister|muxB|selected[14]~364_combout\);

-- Location: LCCOMB_X63_Y48_N16
\fd|BankRegister|muxB|selected[14]~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[14]~356_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\) # (\fd|BankRegister|add1to12|DOUT\(14))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to10|DOUT\(14) & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to10|DOUT\(14),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datad => \fd|BankRegister|add1to12|DOUT\(14),
	combout => \fd|BankRegister|muxB|selected[14]~356_combout\);

-- Location: LCCOMB_X60_Y48_N20
\fd|BankRegister|muxB|selected[14]~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[14]~357_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[14]~356_combout\ & (\fd|BankRegister|add1to16|DOUT\(14))) # 
-- (!\fd|BankRegister|muxB|selected[14]~356_combout\ & ((\fd|BankRegister|add1to14|DOUT\(14)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[14]~356_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to16|DOUT\(14),
	datac => \fd|BankRegister|add1to14|DOUT\(14),
	datad => \fd|BankRegister|muxB|selected[14]~356_combout\,
	combout => \fd|BankRegister|muxB|selected[14]~357_combout\);

-- Location: LCCOMB_X56_Y48_N28
\fd|BankRegister|muxB|selected[14]~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[14]~358_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|add1to22|DOUT\(14)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to18|DOUT\(14) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to18|DOUT\(14),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to22|DOUT\(14),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[14]~358_combout\);

-- Location: LCCOMB_X56_Y48_N26
\fd|BankRegister|muxB|selected[14]~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[14]~359_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[14]~358_combout\ & ((\fd|BankRegister|add1to24|DOUT\(14)))) # 
-- (!\fd|BankRegister|muxB|selected[14]~358_combout\ & (\fd|BankRegister|add1to20|DOUT\(14))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[14]~358_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to20|DOUT\(14),
	datac => \fd|BankRegister|add1to24|DOUT\(14),
	datad => \fd|BankRegister|muxB|selected[14]~358_combout\,
	combout => \fd|BankRegister|muxB|selected[14]~359_combout\);

-- Location: LCCOMB_X62_Y47_N8
\fd|BankRegister|muxB|selected[14]~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[14]~360_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to4|DOUT\(14)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|add1to2|DOUT\(14) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to4|DOUT\(14),
	datac => \fd|BankRegister|add1to2|DOUT\(14),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[14]~360_combout\);

-- Location: LCCOMB_X62_Y47_N24
\fd|BankRegister|muxB|selected[14]~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[14]~361_combout\ = (\fd|BankRegister|muxB|selected[14]~360_combout\ & (((\fd|BankRegister|add1to8|DOUT\(14)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[14]~360_combout\ & (\fd|BankRegister|add1to6|DOUT\(14) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to6|DOUT\(14),
	datab => \fd|BankRegister|muxB|selected[14]~360_combout\,
	datac => \fd|BankRegister|add1to8|DOUT\(14),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[14]~361_combout\);

-- Location: LCCOMB_X59_Y47_N14
\fd|BankRegister|muxB|selected[14]~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[14]~362_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|muxB|selected[14]~359_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[14]~361_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|muxB|selected[14]~359_combout\,
	datad => \fd|BankRegister|muxB|selected[14]~361_combout\,
	combout => \fd|BankRegister|muxB|selected[14]~362_combout\);

-- Location: LCCOMB_X59_Y47_N28
\fd|BankRegister|muxB|selected[14]~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[14]~365_combout\ = (\fd|BankRegister|muxB|selected[14]~362_combout\ & ((\fd|BankRegister|muxB|selected[14]~364_combout\) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[14]~362_combout\ & (((\fd|BankRegister|muxB|selected[14]~357_combout\ & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[14]~364_combout\,
	datab => \fd|BankRegister|muxB|selected[14]~357_combout\,
	datac => \fd|BankRegister|muxB|selected[14]~362_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[14]~365_combout\);

-- Location: LCCOMB_X56_Y45_N14
\fd|BankRegister|muxB|selected[14]~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[14]~376_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & ((\fd|BankRegister|muxB|selected[14]~365_combout\))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & 
-- (\fd|BankRegister|muxB|selected[14]~375_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\,
	datac => \fd|BankRegister|muxB|selected[14]~375_combout\,
	datad => \fd|BankRegister|muxB|selected[14]~365_combout\,
	combout => \fd|BankRegister|muxB|selected[14]~376_combout\);

-- Location: LCCOMB_X58_Y43_N10
\fd|MuxRegRam|selected[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[13]~26_combout\ = (\fd|Ram|ram_rtl_0_bypass\(38) & ((\fd|Ram|ram_rtl_0|auto_generated|ram_block1a13\))) # (!\fd|Ram|ram_rtl_0_bypass\(38) & (\fd|Ram|ram_rtl_0_bypass\(37)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Ram|ram_rtl_0_bypass\(38),
	datac => \fd|Ram|ram_rtl_0_bypass\(37),
	datad => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a13\,
	combout => \fd|MuxRegRam|selected[13]~26_combout\);

-- Location: LCCOMB_X58_Y45_N16
\fd|ALU|final|selected[13]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[13]~101_combout\ = \fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[13]~20_combout\ $ (((\fd|UCalu|output\(1) & \fd|ALU|adder|addsloop:12:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(2),
	datab => \fd|UCalu|output\(1),
	datac => \fd|MuxSaidaBankRegister|selected[13]~20_combout\,
	datad => \fd|ALU|adder|addsloop:12:add1to31|vaium~0_combout\,
	combout => \fd|ALU|final|selected[13]~101_combout\);

-- Location: LCCOMB_X58_Y45_N26
\fd|ALU|final|selected[13]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[13]~102_combout\ = (\fd|BankRegister|muxA|selected[13]~419_combout\ & (\fd|UCalu|output\(1) $ (((\fd|UCalu|output\(0)) # (\fd|ALU|final|selected[13]~101_combout\))))) # (!\fd|BankRegister|muxA|selected[13]~419_combout\ & 
-- (\fd|ALU|final|selected[13]~101_combout\ & (\fd|UCalu|output\(0) $ (\fd|UCalu|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(0),
	datab => \fd|UCalu|output\(1),
	datac => \fd|BankRegister|muxA|selected[13]~419_combout\,
	datad => \fd|ALU|final|selected[13]~101_combout\,
	combout => \fd|ALU|final|selected[13]~102_combout\);

-- Location: LCCOMB_X58_Y43_N22
\fd|MuxRegRam|selected[13]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[13]~27_combout\ = (\ucfd|Equal1~1_combout\ & (\fd|MuxRegRam|selected[13]~26_combout\)) # (!\ucfd|Equal1~1_combout\ & ((\fd|ALU|final|selected[13]~102_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxRegRam|selected[13]~26_combout\,
	datab => \ucfd|Equal1~1_combout\,
	datad => \fd|ALU|final|selected[13]~102_combout\,
	combout => \fd|MuxRegRam|selected[13]~27_combout\);

-- Location: LCCOMB_X58_Y41_N22
\fd|BankRegister|add1to31|DOUT[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to31|DOUT[13]~feeder_combout\ = \fd|MuxRegRam|selected[13]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[13]~27_combout\,
	combout => \fd|BankRegister|add1to31|DOUT[13]~feeder_combout\);

-- Location: FF_X58_Y41_N23
\fd|BankRegister|add1to31|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to31|DOUT[13]~feeder_combout\,
	ena => \fd|BankRegister|add1to31|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to31|DOUT\(13));

-- Location: LCCOMB_X60_Y42_N24
\fd|BankRegister|muxB|selected[13]~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[13]~394_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to23|DOUT\(13))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to7|DOUT\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to23|DOUT\(13),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to7|DOUT\(13),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[13]~394_combout\);

-- Location: LCCOMB_X60_Y42_N20
\fd|BankRegister|muxB|selected[13]~395\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[13]~395_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[13]~394_combout\ & (\fd|BankRegister|add1to31|DOUT\(13))) # 
-- (!\fd|BankRegister|muxB|selected[13]~394_combout\ & ((\fd|BankRegister|add1to15|DOUT\(13)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[13]~394_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to31|DOUT\(13),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to15|DOUT\(13),
	datad => \fd|BankRegister|muxB|selected[13]~394_combout\,
	combout => \fd|BankRegister|muxB|selected[13]~395_combout\);

-- Location: LCCOMB_X63_Y43_N30
\fd|BankRegister|muxB|selected[13]~387\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[13]~387_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to21|DOUT\(13)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|add1to5|DOUT\(13) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to21|DOUT\(13),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to5|DOUT\(13),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[13]~387_combout\);

-- Location: LCCOMB_X63_Y43_N10
\fd|BankRegister|muxB|selected[13]~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[13]~388_combout\ = (\fd|BankRegister|muxB|selected[13]~387_combout\ & (((\fd|BankRegister|add1to29|DOUT\(13))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[13]~387_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to13|DOUT\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[13]~387_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to13|DOUT\(13),
	datad => \fd|BankRegister|add1to29|DOUT\(13),
	combout => \fd|BankRegister|muxB|selected[13]~388_combout\);

-- Location: LCCOMB_X66_Y43_N6
\fd|BankRegister|muxB|selected[13]~391\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[13]~391_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to9|DOUT\(13)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|add1to1|DOUT\(13) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to9|DOUT\(13),
	datac => \fd|BankRegister|add1to1|DOUT\(13),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[13]~391_combout\);

-- Location: LCCOMB_X66_Y43_N18
\fd|BankRegister|muxB|selected[13]~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[13]~392_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[13]~391_combout\ & ((\fd|BankRegister|add1to25|DOUT\(13)))) # 
-- (!\fd|BankRegister|muxB|selected[13]~391_combout\ & (\fd|BankRegister|add1to17|DOUT\(13))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[13]~391_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to17|DOUT\(13),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to25|DOUT\(13),
	datad => \fd|BankRegister|muxB|selected[13]~391_combout\,
	combout => \fd|BankRegister|muxB|selected[13]~392_combout\);

-- Location: LCCOMB_X59_Y39_N18
\fd|BankRegister|muxB|selected[13]~389\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[13]~389_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to11|DOUT\(13)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|add1to3|DOUT\(13) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to11|DOUT\(13),
	datac => \fd|BankRegister|add1to3|DOUT\(13),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[13]~389_combout\);

-- Location: LCCOMB_X59_Y42_N0
\fd|BankRegister|muxB|selected[13]~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[13]~390_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[13]~389_combout\ & ((\fd|BankRegister|add1to27|DOUT\(13)))) # 
-- (!\fd|BankRegister|muxB|selected[13]~389_combout\ & (\fd|BankRegister|add1to19|DOUT\(13))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[13]~389_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to19|DOUT\(13),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to27|DOUT\(13),
	datad => \fd|BankRegister|muxB|selected[13]~389_combout\,
	combout => \fd|BankRegister|muxB|selected[13]~390_combout\);

-- Location: LCCOMB_X59_Y43_N20
\fd|BankRegister|muxB|selected[13]~393\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[13]~393_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\) # (\fd|BankRegister|muxB|selected[13]~390_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|muxB|selected[13]~392_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[13]~392_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datad => \fd|BankRegister|muxB|selected[13]~390_combout\,
	combout => \fd|BankRegister|muxB|selected[13]~393_combout\);

-- Location: LCCOMB_X59_Y43_N14
\fd|BankRegister|muxB|selected[13]~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[13]~396_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[13]~393_combout\ & (\fd|BankRegister|muxB|selected[13]~395_combout\)) # 
-- (!\fd|BankRegister|muxB|selected[13]~393_combout\ & ((\fd|BankRegister|muxB|selected[13]~388_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[13]~393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[13]~395_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|muxB|selected[13]~388_combout\,
	datad => \fd|BankRegister|muxB|selected[13]~393_combout\,
	combout => \fd|BankRegister|muxB|selected[13]~396_combout\);

-- Location: LCCOMB_X59_Y48_N18
\fd|BankRegister|muxB|selected[13]~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[13]~377_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to20|DOUT\(13)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to18|DOUT\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to18|DOUT\(13),
	datad => \fd|BankRegister|add1to20|DOUT\(13),
	combout => \fd|BankRegister|muxB|selected[13]~377_combout\);

-- Location: LCCOMB_X59_Y48_N28
\fd|BankRegister|muxB|selected[13]~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[13]~378_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[13]~377_combout\ & ((\fd|BankRegister|add1to24|DOUT\(13)))) # 
-- (!\fd|BankRegister|muxB|selected[13]~377_combout\ & (\fd|BankRegister|add1to22|DOUT\(13))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|muxB|selected[13]~377_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|muxB|selected[13]~377_combout\,
	datac => \fd|BankRegister|add1to22|DOUT\(13),
	datad => \fd|BankRegister|add1to24|DOUT\(13),
	combout => \fd|BankRegister|muxB|selected[13]~378_combout\);

-- Location: LCCOMB_X55_Y47_N0
\fd|BankRegister|muxB|selected[13]~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[13]~379_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to14|DOUT\(13))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to10|DOUT\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to14|DOUT\(13),
	datac => \fd|BankRegister|add1to10|DOUT\(13),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[13]~379_combout\);

-- Location: LCCOMB_X55_Y47_N10
\fd|BankRegister|muxB|selected[13]~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[13]~380_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[13]~379_combout\ & ((\fd|BankRegister|add1to16|DOUT\(13)))) # 
-- (!\fd|BankRegister|muxB|selected[13]~379_combout\ & (\fd|BankRegister|add1to12|DOUT\(13))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[13]~379_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to12|DOUT\(13),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to16|DOUT\(13),
	datad => \fd|BankRegister|muxB|selected[13]~379_combout\,
	combout => \fd|BankRegister|muxB|selected[13]~380_combout\);

-- Location: LCCOMB_X62_Y47_N18
\fd|BankRegister|muxB|selected[13]~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[13]~381_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to6|DOUT\(13))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to2|DOUT\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to6|DOUT\(13),
	datac => \fd|BankRegister|add1to2|DOUT\(13),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[13]~381_combout\);

-- Location: LCCOMB_X62_Y47_N26
\fd|BankRegister|muxB|selected[13]~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[13]~382_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[13]~381_combout\ & ((\fd|BankRegister|add1to8|DOUT\(13)))) # 
-- (!\fd|BankRegister|muxB|selected[13]~381_combout\ & (\fd|BankRegister|add1to4|DOUT\(13))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[13]~381_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to4|DOUT\(13),
	datac => \fd|BankRegister|add1to8|DOUT\(13),
	datad => \fd|BankRegister|muxB|selected[13]~381_combout\,
	combout => \fd|BankRegister|muxB|selected[13]~382_combout\);

-- Location: LCCOMB_X59_Y47_N30
\fd|BankRegister|muxB|selected[13]~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[13]~383_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\) # ((\fd|BankRegister|muxB|selected[13]~380_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[13]~382_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|muxB|selected[13]~380_combout\,
	datad => \fd|BankRegister|muxB|selected[13]~382_combout\,
	combout => \fd|BankRegister|muxB|selected[13]~383_combout\);

-- Location: LCCOMB_X58_Y47_N8
\fd|BankRegister|muxB|selected[13]~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[13]~384_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to28|DOUT\(13)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|add1to26|DOUT\(13) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to28|DOUT\(13),
	datac => \fd|BankRegister|add1to26|DOUT\(13),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[13]~384_combout\);

-- Location: LCCOMB_X58_Y47_N22
\fd|BankRegister|muxB|selected[13]~385\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[13]~385_combout\ = (\fd|BankRegister|muxB|selected[13]~384_combout\ & (((\fd|BankRegister|add1to32|DOUT\(13)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[13]~384_combout\ & (\fd|BankRegister|add1to30|DOUT\(13) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to30|DOUT\(13),
	datab => \fd|BankRegister|muxB|selected[13]~384_combout\,
	datac => \fd|BankRegister|add1to32|DOUT\(13),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[13]~385_combout\);

-- Location: LCCOMB_X59_Y47_N0
\fd|BankRegister|muxB|selected[13]~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[13]~386_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[13]~383_combout\ & ((\fd|BankRegister|muxB|selected[13]~385_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[13]~383_combout\ & (\fd|BankRegister|muxB|selected[13]~378_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[13]~383_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[13]~378_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|muxB|selected[13]~383_combout\,
	datad => \fd|BankRegister|muxB|selected[13]~385_combout\,
	combout => \fd|BankRegister|muxB|selected[13]~386_combout\);

-- Location: LCCOMB_X59_Y43_N8
\fd|BankRegister|muxB|selected[13]~397\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[13]~397_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & ((\fd|BankRegister|muxB|selected[13]~386_combout\))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & 
-- (\fd|BankRegister|muxB|selected[13]~396_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\,
	datac => \fd|BankRegister|muxB|selected[13]~396_combout\,
	datad => \fd|BankRegister|muxB|selected[13]~386_combout\,
	combout => \fd|BankRegister|muxB|selected[13]~397_combout\);

-- Location: LCCOMB_X52_Y42_N30
\fd|Ram|ram_rtl_0_bypass[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[36]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[36]~feeder_combout\);

-- Location: FF_X52_Y42_N31
\fd|Ram|ram_rtl_0_bypass[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[36]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(36));

-- Location: FF_X60_Y47_N21
\fd|Ram|ram_rtl_0_bypass[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|muxB|selected[12]~418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(35));

-- Location: LCCOMB_X52_Y41_N28
\fd|MuxRegRam|selected[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[12]~24_combout\ = (\fd|Ram|ram_rtl_0_bypass\(36) & (\fd|Ram|ram_rtl_0|auto_generated|ram_block1a12\)) # (!\fd|Ram|ram_rtl_0_bypass\(36) & ((\fd|Ram|ram_rtl_0_bypass\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a12\,
	datac => \fd|Ram|ram_rtl_0_bypass\(36),
	datad => \fd|Ram|ram_rtl_0_bypass\(35),
	combout => \fd|MuxRegRam|selected[12]~24_combout\);

-- Location: LCCOMB_X58_Y41_N18
\fd|MuxRegRam|selected[12]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[12]~25_combout\ = (\ucfd|Equal1~1_combout\ & ((\fd|MuxRegRam|selected[12]~24_combout\))) # (!\ucfd|Equal1~1_combout\ & (\fd|ALU|final|selected[12]~104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Equal1~1_combout\,
	datab => \fd|ALU|final|selected[12]~104_combout\,
	datad => \fd|MuxRegRam|selected[12]~24_combout\,
	combout => \fd|MuxRegRam|selected[12]~25_combout\);

-- Location: FF_X58_Y42_N7
\fd|BankRegister|add1to27|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~25_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to27|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to27|DOUT\(12));

-- Location: LCCOMB_X61_Y41_N2
\fd|BankRegister|muxB|selected[12]~408\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[12]~408_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to19|DOUT\(12))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to3|DOUT\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to19|DOUT\(12),
	datac => \fd|BankRegister|add1to3|DOUT\(12),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[12]~408_combout\);

-- Location: LCCOMB_X61_Y41_N10
\fd|BankRegister|muxB|selected[12]~409\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[12]~409_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[12]~408_combout\ & (\fd|BankRegister|add1to27|DOUT\(12))) # 
-- (!\fd|BankRegister|muxB|selected[12]~408_combout\ & ((\fd|BankRegister|add1to11|DOUT\(12)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[12]~408_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to27|DOUT\(12),
	datac => \fd|BankRegister|add1to11|DOUT\(12),
	datad => \fd|BankRegister|muxB|selected[12]~408_combout\,
	combout => \fd|BankRegister|muxB|selected[12]~409_combout\);

-- Location: LCCOMB_X66_Y43_N24
\fd|BankRegister|muxB|selected[12]~412\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[12]~412_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to17|DOUT\(12)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|add1to1|DOUT\(12) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to17|DOUT\(12),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to1|DOUT\(12),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[12]~412_combout\);

-- Location: LCCOMB_X66_Y43_N20
\fd|BankRegister|muxB|selected[12]~413\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[12]~413_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[12]~412_combout\ & ((\fd|BankRegister|add1to25|DOUT\(12)))) # 
-- (!\fd|BankRegister|muxB|selected[12]~412_combout\ & (\fd|BankRegister|add1to9|DOUT\(12))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[12]~412_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to9|DOUT\(12),
	datac => \fd|BankRegister|add1to25|DOUT\(12),
	datad => \fd|BankRegister|muxB|selected[12]~412_combout\,
	combout => \fd|BankRegister|muxB|selected[12]~413_combout\);

-- Location: LCCOMB_X65_Y44_N0
\fd|BankRegister|muxB|selected[12]~410\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[12]~410_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to13|DOUT\(12)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|add1to5|DOUT\(12) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to13|DOUT\(12),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to5|DOUT\(12),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[12]~410_combout\);

-- Location: LCCOMB_X65_Y44_N8
\fd|BankRegister|muxB|selected[12]~411\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[12]~411_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[12]~410_combout\ & ((\fd|BankRegister|add1to29|DOUT\(12)))) # 
-- (!\fd|BankRegister|muxB|selected[12]~410_combout\ & (\fd|BankRegister|add1to21|DOUT\(12))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[12]~410_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to21|DOUT\(12),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to29|DOUT\(12),
	datad => \fd|BankRegister|muxB|selected[12]~410_combout\,
	combout => \fd|BankRegister|muxB|selected[12]~411_combout\);

-- Location: LCCOMB_X60_Y47_N8
\fd|BankRegister|muxB|selected[12]~414\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[12]~414_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\) # ((\fd|BankRegister|muxB|selected[12]~411_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|muxB|selected[12]~413_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|muxB|selected[12]~413_combout\,
	datad => \fd|BankRegister|muxB|selected[12]~411_combout\,
	combout => \fd|BankRegister|muxB|selected[12]~414_combout\);

-- Location: LCCOMB_X55_Y43_N10
\fd|BankRegister|muxB|selected[12]~415\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[12]~415_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to15|DOUT\(12)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|add1to7|DOUT\(12) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to15|DOUT\(12),
	datac => \fd|BankRegister|add1to7|DOUT\(12),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[12]~415_combout\);

-- Location: LCCOMB_X56_Y43_N20
\fd|BankRegister|muxB|selected[12]~416\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[12]~416_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[12]~415_combout\ & (\fd|BankRegister|add1to31|DOUT\(12))) # 
-- (!\fd|BankRegister|muxB|selected[12]~415_combout\ & ((\fd|BankRegister|add1to23|DOUT\(12)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[12]~415_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to31|DOUT\(12),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to23|DOUT\(12),
	datad => \fd|BankRegister|muxB|selected[12]~415_combout\,
	combout => \fd|BankRegister|muxB|selected[12]~416_combout\);

-- Location: LCCOMB_X60_Y47_N22
\fd|BankRegister|muxB|selected[12]~417\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[12]~417_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[12]~414_combout\ & ((\fd|BankRegister|muxB|selected[12]~416_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[12]~414_combout\ & (\fd|BankRegister|muxB|selected[12]~409_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[12]~414_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[12]~409_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|muxB|selected[12]~414_combout\,
	datad => \fd|BankRegister|muxB|selected[12]~416_combout\,
	combout => \fd|BankRegister|muxB|selected[12]~417_combout\);

-- Location: LCCOMB_X61_Y48_N8
\fd|BankRegister|muxB|selected[12]~398\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[12]~398_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to12|DOUT\(12))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to10|DOUT\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to12|DOUT\(12),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to10|DOUT\(12),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[12]~398_combout\);

-- Location: LCCOMB_X60_Y48_N24
\fd|BankRegister|muxB|selected[12]~399\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[12]~399_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[12]~398_combout\ & ((\fd|BankRegister|add1to16|DOUT\(12)))) # 
-- (!\fd|BankRegister|muxB|selected[12]~398_combout\ & (\fd|BankRegister|add1to14|DOUT\(12))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|muxB|selected[12]~398_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|muxB|selected[12]~398_combout\,
	datac => \fd|BankRegister|add1to14|DOUT\(12),
	datad => \fd|BankRegister|add1to16|DOUT\(12),
	combout => \fd|BankRegister|muxB|selected[12]~399_combout\);

-- Location: LCCOMB_X58_Y47_N12
\fd|BankRegister|muxB|selected[12]~405\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[12]~405_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to30|DOUT\(12))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to26|DOUT\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to30|DOUT\(12),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to26|DOUT\(12),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[12]~405_combout\);

-- Location: LCCOMB_X58_Y47_N18
\fd|BankRegister|muxB|selected[12]~406\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[12]~406_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[12]~405_combout\ & ((\fd|BankRegister|add1to32|DOUT\(12)))) # 
-- (!\fd|BankRegister|muxB|selected[12]~405_combout\ & (\fd|BankRegister|add1to28|DOUT\(12))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[12]~405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to28|DOUT\(12),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to32|DOUT\(12),
	datad => \fd|BankRegister|muxB|selected[12]~405_combout\,
	combout => \fd|BankRegister|muxB|selected[12]~406_combout\);

-- Location: LCCOMB_X56_Y48_N18
\fd|BankRegister|muxB|selected[12]~400\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[12]~400_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to22|DOUT\(12))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to18|DOUT\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to22|DOUT\(12),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to18|DOUT\(12),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[12]~400_combout\);

-- Location: LCCOMB_X56_Y48_N4
\fd|BankRegister|muxB|selected[12]~401\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[12]~401_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[12]~400_combout\ & ((\fd|BankRegister|add1to24|DOUT\(12)))) # 
-- (!\fd|BankRegister|muxB|selected[12]~400_combout\ & (\fd|BankRegister|add1to20|DOUT\(12))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[12]~400_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to20|DOUT\(12),
	datac => \fd|BankRegister|add1to24|DOUT\(12),
	datad => \fd|BankRegister|muxB|selected[12]~400_combout\,
	combout => \fd|BankRegister|muxB|selected[12]~401_combout\);

-- Location: LCCOMB_X62_Y46_N6
\fd|BankRegister|muxB|selected[12]~402\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[12]~402_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to4|DOUT\(12))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to2|DOUT\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to4|DOUT\(12),
	datac => \fd|BankRegister|add1to2|DOUT\(12),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[12]~402_combout\);

-- Location: LCCOMB_X63_Y46_N30
\fd|BankRegister|muxB|selected[12]~403\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[12]~403_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[12]~402_combout\ & ((\fd|BankRegister|add1to8|DOUT\(12)))) # 
-- (!\fd|BankRegister|muxB|selected[12]~402_combout\ & (\fd|BankRegister|add1to6|DOUT\(12))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[12]~402_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to6|DOUT\(12),
	datac => \fd|BankRegister|add1to8|DOUT\(12),
	datad => \fd|BankRegister|muxB|selected[12]~402_combout\,
	combout => \fd|BankRegister|muxB|selected[12]~403_combout\);

-- Location: LCCOMB_X60_Y47_N12
\fd|BankRegister|muxB|selected[12]~404\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[12]~404_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|muxB|selected[12]~401_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[12]~403_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|muxB|selected[12]~401_combout\,
	datad => \fd|BankRegister|muxB|selected[12]~403_combout\,
	combout => \fd|BankRegister|muxB|selected[12]~404_combout\);

-- Location: LCCOMB_X60_Y47_N10
\fd|BankRegister|muxB|selected[12]~407\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[12]~407_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[12]~404_combout\ & ((\fd|BankRegister|muxB|selected[12]~406_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[12]~404_combout\ & (\fd|BankRegister|muxB|selected[12]~399_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[12]~404_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|muxB|selected[12]~399_combout\,
	datac => \fd|BankRegister|muxB|selected[12]~406_combout\,
	datad => \fd|BankRegister|muxB|selected[12]~404_combout\,
	combout => \fd|BankRegister|muxB|selected[12]~407_combout\);

-- Location: LCCOMB_X60_Y47_N20
\fd|BankRegister|muxB|selected[12]~418\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[12]~418_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & ((\fd|BankRegister|muxB|selected[12]~407_combout\))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & 
-- (\fd|BankRegister|muxB|selected[12]~417_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\,
	datac => \fd|BankRegister|muxB|selected[12]~417_combout\,
	datad => \fd|BankRegister|muxB|selected[12]~407_combout\,
	combout => \fd|BankRegister|muxB|selected[12]~418_combout\);

-- Location: LCCOMB_X50_Y45_N28
\fd|Ram|ram_rtl_0_bypass[34]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[34]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[34]~feeder_combout\);

-- Location: FF_X50_Y45_N29
\fd|Ram|ram_rtl_0_bypass[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[34]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(34));

-- Location: FF_X58_Y45_N15
\fd|Ram|ram_rtl_0_bypass[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|muxB|selected[11]~439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(33));

-- Location: LCCOMB_X50_Y45_N26
\fd|MuxRegRam|selected[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[11]~22_combout\ = (\fd|Ram|ram_rtl_0_bypass\(34) & (\fd|Ram|ram_rtl_0|auto_generated|ram_block1a11\)) # (!\fd|Ram|ram_rtl_0_bypass\(34) & ((\fd|Ram|ram_rtl_0_bypass\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a11\,
	datab => \fd|Ram|ram_rtl_0_bypass\(34),
	datad => \fd|Ram|ram_rtl_0_bypass\(33),
	combout => \fd|MuxRegRam|selected[11]~22_combout\);

-- Location: LCCOMB_X58_Y45_N28
\fd|ALU|final|selected[11]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[11]~105_combout\ = \fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[11]~22_combout\ $ (((\fd|UCalu|output\(1) & \fd|ALU|adder|addsloop:10:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(2),
	datab => \fd|UCalu|output\(1),
	datac => \fd|MuxSaidaBankRegister|selected[11]~22_combout\,
	datad => \fd|ALU|adder|addsloop:10:add1to31|vaium~0_combout\,
	combout => \fd|ALU|final|selected[11]~105_combout\);

-- Location: LCCOMB_X58_Y45_N10
\fd|ALU|final|selected[11]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[11]~106_combout\ = (\fd|BankRegister|muxA|selected[11]~461_combout\ & (\fd|UCalu|output\(1) $ (((\fd|ALU|final|selected[11]~105_combout\) # (\fd|UCalu|output\(0)))))) # (!\fd|BankRegister|muxA|selected[11]~461_combout\ & 
-- (\fd|ALU|final|selected[11]~105_combout\ & (\fd|UCalu|output\(1) $ (\fd|UCalu|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[11]~461_combout\,
	datab => \fd|ALU|final|selected[11]~105_combout\,
	datac => \fd|UCalu|output\(1),
	datad => \fd|UCalu|output\(0),
	combout => \fd|ALU|final|selected[11]~106_combout\);

-- Location: LCCOMB_X58_Y45_N22
\fd|MuxRegRam|selected[11]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[11]~23_combout\ = (\ucfd|Equal1~1_combout\ & (\fd|MuxRegRam|selected[11]~22_combout\)) # (!\ucfd|Equal1~1_combout\ & ((\fd|ALU|final|selected[11]~106_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucfd|Equal1~1_combout\,
	datac => \fd|MuxRegRam|selected[11]~22_combout\,
	datad => \fd|ALU|final|selected[11]~106_combout\,
	combout => \fd|MuxRegRam|selected[11]~23_combout\);

-- Location: FF_X62_Y45_N9
\fd|BankRegister|add1to24|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~23_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to24|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to24|DOUT\(11));

-- Location: LCCOMB_X59_Y48_N10
\fd|BankRegister|muxB|selected[11]~419\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[11]~419_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to20|DOUT\(11)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to18|DOUT\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to18|DOUT\(11),
	datad => \fd|BankRegister|add1to20|DOUT\(11),
	combout => \fd|BankRegister|muxB|selected[11]~419_combout\);

-- Location: LCCOMB_X59_Y48_N0
\fd|BankRegister|muxB|selected[11]~420\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[11]~420_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[11]~419_combout\ & (\fd|BankRegister|add1to24|DOUT\(11))) # 
-- (!\fd|BankRegister|muxB|selected[11]~419_combout\ & ((\fd|BankRegister|add1to22|DOUT\(11)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[11]~419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to24|DOUT\(11),
	datac => \fd|BankRegister|add1to22|DOUT\(11),
	datad => \fd|BankRegister|muxB|selected[11]~419_combout\,
	combout => \fd|BankRegister|muxB|selected[11]~420_combout\);

-- Location: LCCOMB_X58_Y47_N4
\fd|BankRegister|muxB|selected[11]~426\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[11]~426_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\) # ((\fd|BankRegister|add1to28|DOUT\(11))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to26|DOUT\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to26|DOUT\(11),
	datad => \fd|BankRegister|add1to28|DOUT\(11),
	combout => \fd|BankRegister|muxB|selected[11]~426_combout\);

-- Location: LCCOMB_X58_Y47_N10
\fd|BankRegister|muxB|selected[11]~427\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[11]~427_combout\ = (\fd|BankRegister|muxB|selected[11]~426_combout\ & (((\fd|BankRegister|add1to32|DOUT\(11)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[11]~426_combout\ & (\fd|BankRegister|add1to30|DOUT\(11) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to30|DOUT\(11),
	datab => \fd|BankRegister|muxB|selected[11]~426_combout\,
	datac => \fd|BankRegister|add1to32|DOUT\(11),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[11]~427_combout\);

-- Location: LCCOMB_X62_Y49_N18
\fd|BankRegister|muxB|selected[11]~423\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[11]~423_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\) # (\fd|BankRegister|add1to6|DOUT\(11))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to2|DOUT\(11) & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to2|DOUT\(11),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datad => \fd|BankRegister|add1to6|DOUT\(11),
	combout => \fd|BankRegister|muxB|selected[11]~423_combout\);

-- Location: LCCOMB_X62_Y49_N6
\fd|BankRegister|muxB|selected[11]~424\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[11]~424_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[11]~423_combout\ & (\fd|BankRegister|add1to8|DOUT\(11))) # 
-- (!\fd|BankRegister|muxB|selected[11]~423_combout\ & ((\fd|BankRegister|add1to4|DOUT\(11)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[11]~423_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to8|DOUT\(11),
	datab => \fd|BankRegister|add1to4|DOUT\(11),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datad => \fd|BankRegister|muxB|selected[11]~423_combout\,
	combout => \fd|BankRegister|muxB|selected[11]~424_combout\);

-- Location: LCCOMB_X61_Y48_N0
\fd|BankRegister|muxB|selected[11]~421\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[11]~421_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to14|DOUT\(11)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|add1to10|DOUT\(11) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to14|DOUT\(11),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to10|DOUT\(11),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[11]~421_combout\);

-- Location: LCCOMB_X61_Y48_N26
\fd|BankRegister|muxB|selected[11]~422\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[11]~422_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[11]~421_combout\ & ((\fd|BankRegister|add1to16|DOUT\(11)))) # 
-- (!\fd|BankRegister|muxB|selected[11]~421_combout\ & (\fd|BankRegister|add1to12|DOUT\(11))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[11]~421_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to12|DOUT\(11),
	datac => \fd|BankRegister|add1to16|DOUT\(11),
	datad => \fd|BankRegister|muxB|selected[11]~421_combout\,
	combout => \fd|BankRegister|muxB|selected[11]~422_combout\);

-- Location: LCCOMB_X59_Y47_N2
\fd|BankRegister|muxB|selected[11]~425\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[11]~425_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[11]~422_combout\))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|muxB|selected[11]~424_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[11]~424_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|muxB|selected[11]~422_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[11]~425_combout\);

-- Location: LCCOMB_X59_Y47_N20
\fd|BankRegister|muxB|selected[11]~428\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[11]~428_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[11]~425_combout\ & ((\fd|BankRegister|muxB|selected[11]~427_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[11]~425_combout\ & (\fd|BankRegister|muxB|selected[11]~420_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[11]~425_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[11]~420_combout\,
	datab => \fd|BankRegister|muxB|selected[11]~427_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datad => \fd|BankRegister|muxB|selected[11]~425_combout\,
	combout => \fd|BankRegister|muxB|selected[11]~428_combout\);

-- Location: LCCOMB_X60_Y42_N14
\fd|BankRegister|muxB|selected[11]~436\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[11]~436_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to23|DOUT\(11)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|add1to7|DOUT\(11) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to23|DOUT\(11),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to7|DOUT\(11),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[11]~436_combout\);

-- Location: LCCOMB_X60_Y42_N26
\fd|BankRegister|muxB|selected[11]~437\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[11]~437_combout\ = (\fd|BankRegister|muxB|selected[11]~436_combout\ & ((\fd|BankRegister|add1to31|DOUT\(11)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[11]~436_combout\ & (((\fd|BankRegister|add1to15|DOUT\(11) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to31|DOUT\(11),
	datab => \fd|BankRegister|muxB|selected[11]~436_combout\,
	datac => \fd|BankRegister|add1to15|DOUT\(11),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[11]~437_combout\);

-- Location: LCCOMB_X63_Y43_N16
\fd|BankRegister|muxB|selected[11]~429\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[11]~429_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to21|DOUT\(11))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to5|DOUT\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to21|DOUT\(11),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to5|DOUT\(11),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[11]~429_combout\);

-- Location: LCCOMB_X63_Y45_N4
\fd|BankRegister|muxB|selected[11]~430\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[11]~430_combout\ = (\fd|BankRegister|muxB|selected[11]~429_combout\ & ((\fd|BankRegister|add1to29|DOUT\(11)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[11]~429_combout\ & (((\fd|BankRegister|add1to13|DOUT\(11) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to29|DOUT\(11),
	datab => \fd|BankRegister|muxB|selected[11]~429_combout\,
	datac => \fd|BankRegister|add1to13|DOUT\(11),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[11]~430_combout\);

-- Location: LCCOMB_X66_Y43_N14
\fd|BankRegister|muxB|selected[11]~433\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[11]~433_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to9|DOUT\(11))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to1|DOUT\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to9|DOUT\(11),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to1|DOUT\(11),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[11]~433_combout\);

-- Location: LCCOMB_X66_Y43_N2
\fd|BankRegister|muxB|selected[11]~434\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[11]~434_combout\ = (\fd|BankRegister|muxB|selected[11]~433_combout\ & (((\fd|BankRegister|add1to25|DOUT\(11)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[11]~433_combout\ & (\fd|BankRegister|add1to17|DOUT\(11) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to17|DOUT\(11),
	datab => \fd|BankRegister|muxB|selected[11]~433_combout\,
	datac => \fd|BankRegister|add1to25|DOUT\(11),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[11]~434_combout\);

-- Location: LCCOMB_X59_Y39_N12
\fd|BankRegister|muxB|selected[11]~431\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[11]~431_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\) # ((\fd|BankRegister|add1to11|DOUT\(11))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to3|DOUT\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to11|DOUT\(11),
	datad => \fd|BankRegister|add1to3|DOUT\(11),
	combout => \fd|BankRegister|muxB|selected[11]~431_combout\);

-- Location: LCCOMB_X60_Y39_N4
\fd|BankRegister|muxB|selected[11]~432\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[11]~432_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[11]~431_combout\ & ((\fd|BankRegister|add1to27|DOUT\(11)))) # 
-- (!\fd|BankRegister|muxB|selected[11]~431_combout\ & (\fd|BankRegister|add1to19|DOUT\(11))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[11]~431_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to19|DOUT\(11),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to27|DOUT\(11),
	datad => \fd|BankRegister|muxB|selected[11]~431_combout\,
	combout => \fd|BankRegister|muxB|selected[11]~432_combout\);

-- Location: LCCOMB_X59_Y43_N30
\fd|BankRegister|muxB|selected[11]~435\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[11]~435_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\) # (\fd|BankRegister|muxB|selected[11]~432_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|muxB|selected[11]~434_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[11]~434_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datad => \fd|BankRegister|muxB|selected[11]~432_combout\,
	combout => \fd|BankRegister|muxB|selected[11]~435_combout\);

-- Location: LCCOMB_X58_Y45_N0
\fd|BankRegister|muxB|selected[11]~438\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[11]~438_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[11]~435_combout\ & (\fd|BankRegister|muxB|selected[11]~437_combout\)) # 
-- (!\fd|BankRegister|muxB|selected[11]~435_combout\ & ((\fd|BankRegister|muxB|selected[11]~430_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[11]~435_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|muxB|selected[11]~437_combout\,
	datac => \fd|BankRegister|muxB|selected[11]~430_combout\,
	datad => \fd|BankRegister|muxB|selected[11]~435_combout\,
	combout => \fd|BankRegister|muxB|selected[11]~438_combout\);

-- Location: LCCOMB_X58_Y45_N14
\fd|BankRegister|muxB|selected[11]~439\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[11]~439_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & (\fd|BankRegister|muxB|selected[11]~428_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & 
-- ((\fd|BankRegister|muxB|selected[11]~438_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\,
	datac => \fd|BankRegister|muxB|selected[11]~428_combout\,
	datad => \fd|BankRegister|muxB|selected[11]~438_combout\,
	combout => \fd|BankRegister|muxB|selected[11]~439_combout\);

-- Location: FF_X63_Y45_N1
\fd|Ram|ram_rtl_0_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|BankRegister|muxB|selected[10]~460_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(31));

-- Location: LCCOMB_X63_Y45_N6
\fd|Ram|ram_rtl_0_bypass[32]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[32]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[32]~feeder_combout\);

-- Location: FF_X63_Y45_N7
\fd|Ram|ram_rtl_0_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(32));

-- Location: LCCOMB_X63_Y45_N0
\fd|MuxRegRam|selected[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[10]~20_combout\ = (\fd|Ram|ram_rtl_0_bypass\(32) & (\fd|Ram|ram_rtl_0|auto_generated|ram_block1a10\)) # (!\fd|Ram|ram_rtl_0_bypass\(32) & ((\fd|Ram|ram_rtl_0_bypass\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a10\,
	datac => \fd|Ram|ram_rtl_0_bypass\(31),
	datad => \fd|Ram|ram_rtl_0_bypass\(32),
	combout => \fd|MuxRegRam|selected[10]~20_combout\);

-- Location: LCCOMB_X59_Y41_N22
\fd|ALU|final|selected[10]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[10]~107_combout\ = \fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[10]~23_combout\ $ (((\fd|ALU|adder|addsloop:9:add1to31|vaium~0_combout\ & \fd|UCalu|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(2),
	datab => \fd|MuxSaidaBankRegister|selected[10]~23_combout\,
	datac => \fd|ALU|adder|addsloop:9:add1to31|vaium~0_combout\,
	datad => \fd|UCalu|output\(1),
	combout => \fd|ALU|final|selected[10]~107_combout\);

-- Location: LCCOMB_X59_Y41_N4
\fd|ALU|final|selected[10]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[10]~108_combout\ = (\fd|ALU|final|selected[10]~107_combout\ & (\fd|UCalu|output\(1) $ (((\fd|UCalu|output\(0)) # (\fd|BankRegister|muxA|selected[10]~482_combout\))))) # (!\fd|ALU|final|selected[10]~107_combout\ & 
-- (\fd|BankRegister|muxA|selected[10]~482_combout\ & (\fd|UCalu|output\(0) $ (\fd|UCalu|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(0),
	datab => \fd|UCalu|output\(1),
	datac => \fd|ALU|final|selected[10]~107_combout\,
	datad => \fd|BankRegister|muxA|selected[10]~482_combout\,
	combout => \fd|ALU|final|selected[10]~108_combout\);

-- Location: LCCOMB_X59_Y41_N30
\fd|MuxRegRam|selected[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[10]~21_combout\ = (\ucfd|Equal1~1_combout\ & (\fd|MuxRegRam|selected[10]~20_combout\)) # (!\ucfd|Equal1~1_combout\ & ((\fd|ALU|final|selected[10]~108_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|MuxRegRam|selected[10]~20_combout\,
	datac => \fd|ALU|final|selected[10]~108_combout\,
	datad => \ucfd|Equal1~1_combout\,
	combout => \fd|MuxRegRam|selected[10]~21_combout\);

-- Location: FF_X61_Y48_N11
\fd|BankRegister|add1to16|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~21_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to16|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to16|DOUT\(10));

-- Location: LCCOMB_X61_Y48_N16
\fd|BankRegister|muxB|selected[10]~440\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[10]~440_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to12|DOUT\(10))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to10|DOUT\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to12|DOUT\(10),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to10|DOUT\(10),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[10]~440_combout\);

-- Location: LCCOMB_X60_Y48_N30
\fd|BankRegister|muxB|selected[10]~441\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[10]~441_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[10]~440_combout\ & (\fd|BankRegister|add1to16|DOUT\(10))) # 
-- (!\fd|BankRegister|muxB|selected[10]~440_combout\ & ((\fd|BankRegister|add1to14|DOUT\(10)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[10]~440_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to16|DOUT\(10),
	datac => \fd|BankRegister|add1to14|DOUT\(10),
	datad => \fd|BankRegister|muxB|selected[10]~440_combout\,
	combout => \fd|BankRegister|muxB|selected[10]~441_combout\);

-- Location: LCCOMB_X62_Y46_N28
\fd|BankRegister|muxB|selected[10]~444\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[10]~444_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to4|DOUT\(10))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to2|DOUT\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to4|DOUT\(10),
	datac => \fd|BankRegister|add1to2|DOUT\(10),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[10]~444_combout\);

-- Location: LCCOMB_X63_Y46_N0
\fd|BankRegister|muxB|selected[10]~445\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[10]~445_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[10]~444_combout\ & ((\fd|BankRegister|add1to8|DOUT\(10)))) # 
-- (!\fd|BankRegister|muxB|selected[10]~444_combout\ & (\fd|BankRegister|add1to6|DOUT\(10))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[10]~444_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to6|DOUT\(10),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to8|DOUT\(10),
	datad => \fd|BankRegister|muxB|selected[10]~444_combout\,
	combout => \fd|BankRegister|muxB|selected[10]~445_combout\);

-- Location: LCCOMB_X56_Y48_N12
\fd|BankRegister|muxB|selected[10]~442\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[10]~442_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|add1to22|DOUT\(10)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to18|DOUT\(10) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to18|DOUT\(10),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to22|DOUT\(10),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[10]~442_combout\);

-- Location: LCCOMB_X56_Y48_N22
\fd|BankRegister|muxB|selected[10]~443\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[10]~443_combout\ = (\fd|BankRegister|muxB|selected[10]~442_combout\ & (((\fd|BankRegister|add1to24|DOUT\(10)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[10]~442_combout\ & (\fd|BankRegister|add1to20|DOUT\(10) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[10]~442_combout\,
	datab => \fd|BankRegister|add1to20|DOUT\(10),
	datac => \fd|BankRegister|add1to24|DOUT\(10),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[10]~443_combout\);

-- Location: LCCOMB_X59_Y47_N22
\fd|BankRegister|muxB|selected[10]~446\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[10]~446_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[10]~443_combout\))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|muxB|selected[10]~445_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|muxB|selected[10]~445_combout\,
	datad => \fd|BankRegister|muxB|selected[10]~443_combout\,
	combout => \fd|BankRegister|muxB|selected[10]~446_combout\);

-- Location: LCCOMB_X58_Y47_N24
\fd|BankRegister|muxB|selected[10]~447\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[10]~447_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to30|DOUT\(10))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to26|DOUT\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to30|DOUT\(10),
	datac => \fd|BankRegister|add1to26|DOUT\(10),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[10]~447_combout\);

-- Location: LCCOMB_X58_Y47_N14
\fd|BankRegister|muxB|selected[10]~448\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[10]~448_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[10]~447_combout\ & ((\fd|BankRegister|add1to32|DOUT\(10)))) # 
-- (!\fd|BankRegister|muxB|selected[10]~447_combout\ & (\fd|BankRegister|add1to28|DOUT\(10))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[10]~447_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to28|DOUT\(10),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to32|DOUT\(10),
	datad => \fd|BankRegister|muxB|selected[10]~447_combout\,
	combout => \fd|BankRegister|muxB|selected[10]~448_combout\);

-- Location: LCCOMB_X59_Y47_N12
\fd|BankRegister|muxB|selected[10]~449\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[10]~449_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[10]~446_combout\ & ((\fd|BankRegister|muxB|selected[10]~448_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[10]~446_combout\ & (\fd|BankRegister|muxB|selected[10]~441_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[10]~446_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|muxB|selected[10]~441_combout\,
	datac => \fd|BankRegister|muxB|selected[10]~446_combout\,
	datad => \fd|BankRegister|muxB|selected[10]~448_combout\,
	combout => \fd|BankRegister|muxB|selected[10]~449_combout\);

-- Location: LCCOMB_X61_Y41_N20
\fd|BankRegister|muxB|selected[10]~450\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[10]~450_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to19|DOUT\(10))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to3|DOUT\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to19|DOUT\(10),
	datac => \fd|BankRegister|add1to3|DOUT\(10),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[10]~450_combout\);

-- Location: LCCOMB_X61_Y41_N0
\fd|BankRegister|muxB|selected[10]~451\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[10]~451_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[10]~450_combout\ & (\fd|BankRegister|add1to27|DOUT\(10))) # 
-- (!\fd|BankRegister|muxB|selected[10]~450_combout\ & ((\fd|BankRegister|add1to11|DOUT\(10)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[10]~450_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to27|DOUT\(10),
	datac => \fd|BankRegister|add1to11|DOUT\(10),
	datad => \fd|BankRegister|muxB|selected[10]~450_combout\,
	combout => \fd|BankRegister|muxB|selected[10]~451_combout\);

-- Location: LCCOMB_X56_Y44_N28
\fd|BankRegister|muxB|selected[10]~457\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[10]~457_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to15|DOUT\(10)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|add1to7|DOUT\(10) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to15|DOUT\(10),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to7|DOUT\(10),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[10]~457_combout\);

-- Location: LCCOMB_X56_Y44_N30
\fd|BankRegister|muxB|selected[10]~458\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[10]~458_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[10]~457_combout\ & (\fd|BankRegister|add1to31|DOUT\(10))) # 
-- (!\fd|BankRegister|muxB|selected[10]~457_combout\ & ((\fd|BankRegister|add1to23|DOUT\(10)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[10]~457_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to31|DOUT\(10),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to23|DOUT\(10),
	datad => \fd|BankRegister|muxB|selected[10]~457_combout\,
	combout => \fd|BankRegister|muxB|selected[10]~458_combout\);

-- Location: LCCOMB_X65_Y44_N28
\fd|BankRegister|muxB|selected[10]~452\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[10]~452_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|add1to13|DOUT\(10)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to5|DOUT\(10) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to5|DOUT\(10),
	datab => \fd|BankRegister|add1to13|DOUT\(10),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[10]~452_combout\);

-- Location: LCCOMB_X65_Y44_N4
\fd|BankRegister|muxB|selected[10]~453\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[10]~453_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[10]~452_combout\ & ((\fd|BankRegister|add1to29|DOUT\(10)))) # 
-- (!\fd|BankRegister|muxB|selected[10]~452_combout\ & (\fd|BankRegister|add1to21|DOUT\(10))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[10]~452_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to21|DOUT\(10),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to29|DOUT\(10),
	datad => \fd|BankRegister|muxB|selected[10]~452_combout\,
	combout => \fd|BankRegister|muxB|selected[10]~453_combout\);

-- Location: LCCOMB_X66_Y43_N12
\fd|BankRegister|muxB|selected[10]~454\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[10]~454_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to17|DOUT\(10)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|add1to1|DOUT\(10) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|BankRegister|add1to17|DOUT\(10),
	datac => \fd|BankRegister|add1to1|DOUT\(10),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[10]~454_combout\);

-- Location: LCCOMB_X66_Y43_N16
\fd|BankRegister|muxB|selected[10]~455\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[10]~455_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[10]~454_combout\ & ((\fd|BankRegister|add1to25|DOUT\(10)))) # 
-- (!\fd|BankRegister|muxB|selected[10]~454_combout\ & (\fd|BankRegister|add1to9|DOUT\(10))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[10]~454_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to9|DOUT\(10),
	datac => \fd|BankRegister|add1to25|DOUT\(10),
	datad => \fd|BankRegister|muxB|selected[10]~454_combout\,
	combout => \fd|BankRegister|muxB|selected[10]~455_combout\);

-- Location: LCCOMB_X62_Y43_N24
\fd|BankRegister|muxB|selected[10]~456\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[10]~456_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\) # ((\fd|BankRegister|muxB|selected[10]~453_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[10]~455_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|muxB|selected[10]~453_combout\,
	datad => \fd|BankRegister|muxB|selected[10]~455_combout\,
	combout => \fd|BankRegister|muxB|selected[10]~456_combout\);

-- Location: LCCOMB_X62_Y43_N2
\fd|BankRegister|muxB|selected[10]~459\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[10]~459_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[10]~456_combout\ & ((\fd|BankRegister|muxB|selected[10]~458_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[10]~456_combout\ & (\fd|BankRegister|muxB|selected[10]~451_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[10]~456_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[10]~451_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|muxB|selected[10]~458_combout\,
	datad => \fd|BankRegister|muxB|selected[10]~456_combout\,
	combout => \fd|BankRegister|muxB|selected[10]~459_combout\);

-- Location: LCCOMB_X63_Y45_N22
\fd|BankRegister|muxB|selected[10]~460\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[10]~460_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & (\fd|BankRegister|muxB|selected[10]~449_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & 
-- ((\fd|BankRegister|muxB|selected[10]~459_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\,
	datac => \fd|BankRegister|muxB|selected[10]~449_combout\,
	datad => \fd|BankRegister|muxB|selected[10]~459_combout\,
	combout => \fd|BankRegister|muxB|selected[10]~460_combout\);

-- Location: FF_X56_Y45_N25
\fd|Ram|ram_rtl_0_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|BankRegister|muxB|selected[9]~481_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(29));

-- Location: LCCOMB_X58_Y43_N8
\fd|Ram|ram_rtl_0_bypass[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[30]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[30]~feeder_combout\);

-- Location: FF_X58_Y43_N9
\fd|Ram|ram_rtl_0_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(30));

-- Location: LCCOMB_X56_Y45_N24
\fd|MuxRegRam|selected[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[9]~18_combout\ = (\fd|Ram|ram_rtl_0_bypass\(30) & (\fd|Ram|ram_rtl_0|auto_generated|ram_block1a9\)) # (!\fd|Ram|ram_rtl_0_bypass\(30) & ((\fd|Ram|ram_rtl_0_bypass\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a9\,
	datac => \fd|Ram|ram_rtl_0_bypass\(29),
	datad => \fd|Ram|ram_rtl_0_bypass\(30),
	combout => \fd|MuxRegRam|selected[9]~18_combout\);

-- Location: LCCOMB_X56_Y45_N6
\fd|MuxRegRam|selected[9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[9]~19_combout\ = (\ucfd|Equal1~1_combout\ & ((\fd|MuxRegRam|selected[9]~18_combout\))) # (!\ucfd|Equal1~1_combout\ & (\fd|ALU|final|selected[9]~110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Equal1~1_combout\,
	datac => \fd|ALU|final|selected[9]~110_combout\,
	datad => \fd|MuxRegRam|selected[9]~18_combout\,
	combout => \fd|MuxRegRam|selected[9]~19_combout\);

-- Location: LCCOMB_X62_Y46_N12
\fd|BankRegister|add1to4|DOUT[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to4|DOUT[9]~feeder_combout\ = \fd|MuxRegRam|selected[9]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[9]~19_combout\,
	combout => \fd|BankRegister|add1to4|DOUT[9]~feeder_combout\);

-- Location: FF_X62_Y46_N13
\fd|BankRegister|add1to4|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to4|DOUT[9]~feeder_combout\,
	ena => \fd|BankRegister|add1to4|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to4|DOUT\(9));

-- Location: LCCOMB_X63_Y46_N10
\fd|BankRegister|muxB|selected[9]~465\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[9]~465_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to6|DOUT\(9)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to2|DOUT\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to2|DOUT\(9),
	datab => \fd|BankRegister|add1to6|DOUT\(9),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[9]~465_combout\);

-- Location: LCCOMB_X63_Y46_N8
\fd|BankRegister|muxB|selected[9]~466\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[9]~466_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[9]~465_combout\ & ((\fd|BankRegister|add1to8|DOUT\(9)))) # 
-- (!\fd|BankRegister|muxB|selected[9]~465_combout\ & (\fd|BankRegister|add1to4|DOUT\(9))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[9]~465_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to4|DOUT\(9),
	datac => \fd|BankRegister|add1to8|DOUT\(9),
	datad => \fd|BankRegister|muxB|selected[9]~465_combout\,
	combout => \fd|BankRegister|muxB|selected[9]~466_combout\);

-- Location: LCCOMB_X61_Y48_N24
\fd|BankRegister|muxB|selected[9]~463\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[9]~463_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to14|DOUT\(9)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|add1to10|DOUT\(9) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to14|DOUT\(9),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to10|DOUT\(9),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[9]~463_combout\);

-- Location: LCCOMB_X61_Y48_N18
\fd|BankRegister|muxB|selected[9]~464\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[9]~464_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[9]~463_combout\ & ((\fd|BankRegister|add1to16|DOUT\(9)))) # 
-- (!\fd|BankRegister|muxB|selected[9]~463_combout\ & (\fd|BankRegister|add1to12|DOUT\(9))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[9]~463_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to12|DOUT\(9),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to16|DOUT\(9),
	datad => \fd|BankRegister|muxB|selected[9]~463_combout\,
	combout => \fd|BankRegister|muxB|selected[9]~464_combout\);

-- Location: LCCOMB_X59_Y47_N10
\fd|BankRegister|muxB|selected[9]~467\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[9]~467_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\) # ((\fd|BankRegister|muxB|selected[9]~464_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|muxB|selected[9]~466_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|muxB|selected[9]~466_combout\,
	datad => \fd|BankRegister|muxB|selected[9]~464_combout\,
	combout => \fd|BankRegister|muxB|selected[9]~467_combout\);

-- Location: LCCOMB_X59_Y48_N2
\fd|BankRegister|muxB|selected[9]~461\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[9]~461_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to20|DOUT\(9)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to18|DOUT\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to18|DOUT\(9),
	datad => \fd|BankRegister|add1to20|DOUT\(9),
	combout => \fd|BankRegister|muxB|selected[9]~461_combout\);

-- Location: LCCOMB_X59_Y48_N12
\fd|BankRegister|muxB|selected[9]~462\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[9]~462_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[9]~461_combout\ & (\fd|BankRegister|add1to24|DOUT\(9))) # 
-- (!\fd|BankRegister|muxB|selected[9]~461_combout\ & ((\fd|BankRegister|add1to22|DOUT\(9)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[9]~461_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to24|DOUT\(9),
	datac => \fd|BankRegister|add1to22|DOUT\(9),
	datad => \fd|BankRegister|muxB|selected[9]~461_combout\,
	combout => \fd|BankRegister|muxB|selected[9]~462_combout\);

-- Location: LCCOMB_X60_Y49_N24
\fd|BankRegister|muxB|selected[9]~468\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[9]~468_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to28|DOUT\(9)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|add1to26|DOUT\(9) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to28|DOUT\(9),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to26|DOUT\(9),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[9]~468_combout\);

-- Location: LCCOMB_X60_Y49_N18
\fd|BankRegister|muxB|selected[9]~469\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[9]~469_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[9]~468_combout\ & ((\fd|BankRegister|add1to32|DOUT\(9)))) # 
-- (!\fd|BankRegister|muxB|selected[9]~468_combout\ & (\fd|BankRegister|add1to30|DOUT\(9))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[9]~468_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to30|DOUT\(9),
	datac => \fd|BankRegister|add1to32|DOUT\(9),
	datad => \fd|BankRegister|muxB|selected[9]~468_combout\,
	combout => \fd|BankRegister|muxB|selected[9]~469_combout\);

-- Location: LCCOMB_X59_Y47_N8
\fd|BankRegister|muxB|selected[9]~470\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[9]~470_combout\ = (\fd|BankRegister|muxB|selected[9]~467_combout\ & (((\fd|BankRegister|muxB|selected[9]~469_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[9]~467_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|muxB|selected[9]~462_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[9]~467_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|muxB|selected[9]~462_combout\,
	datad => \fd|BankRegister|muxB|selected[9]~469_combout\,
	combout => \fd|BankRegister|muxB|selected[9]~470_combout\);

-- Location: LCCOMB_X60_Y42_N28
\fd|BankRegister|muxB|selected[9]~478\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[9]~478_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to23|DOUT\(9))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to7|DOUT\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to23|DOUT\(9),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to7|DOUT\(9),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[9]~478_combout\);

-- Location: LCCOMB_X60_Y42_N16
\fd|BankRegister|muxB|selected[9]~479\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[9]~479_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[9]~478_combout\ & (\fd|BankRegister|add1to31|DOUT\(9))) # 
-- (!\fd|BankRegister|muxB|selected[9]~478_combout\ & ((\fd|BankRegister|add1to15|DOUT\(9)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[9]~478_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to31|DOUT\(9),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to15|DOUT\(9),
	datad => \fd|BankRegister|muxB|selected[9]~478_combout\,
	combout => \fd|BankRegister|muxB|selected[9]~479_combout\);

-- Location: LCCOMB_X63_Y43_N18
\fd|BankRegister|muxB|selected[9]~471\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[9]~471_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to21|DOUT\(9)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|add1to5|DOUT\(9) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to21|DOUT\(9),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to5|DOUT\(9),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[9]~471_combout\);

-- Location: LCCOMB_X63_Y43_N8
\fd|BankRegister|muxB|selected[9]~472\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[9]~472_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[9]~471_combout\ & (\fd|BankRegister|add1to29|DOUT\(9))) # 
-- (!\fd|BankRegister|muxB|selected[9]~471_combout\ & ((\fd|BankRegister|add1to13|DOUT\(9)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[9]~471_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to29|DOUT\(9),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to13|DOUT\(9),
	datad => \fd|BankRegister|muxB|selected[9]~471_combout\,
	combout => \fd|BankRegister|muxB|selected[9]~472_combout\);

-- Location: LCCOMB_X60_Y39_N20
\fd|BankRegister|muxB|selected[9]~473\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[9]~473_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to11|DOUT\(9))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to3|DOUT\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to11|DOUT\(9),
	datab => \fd|BankRegister|add1to3|DOUT\(9),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[9]~473_combout\);

-- Location: LCCOMB_X60_Y39_N14
\fd|BankRegister|muxB|selected[9]~474\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[9]~474_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[9]~473_combout\ & ((\fd|BankRegister|add1to27|DOUT\(9)))) # 
-- (!\fd|BankRegister|muxB|selected[9]~473_combout\ & (\fd|BankRegister|add1to19|DOUT\(9))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[9]~473_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to19|DOUT\(9),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to27|DOUT\(9),
	datad => \fd|BankRegister|muxB|selected[9]~473_combout\,
	combout => \fd|BankRegister|muxB|selected[9]~474_combout\);

-- Location: LCCOMB_X66_Y43_N30
\fd|BankRegister|muxB|selected[9]~475\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[9]~475_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to9|DOUT\(9))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to1|DOUT\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|BankRegister|add1to9|DOUT\(9),
	datac => \fd|BankRegister|add1to1|DOUT\(9),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[9]~475_combout\);

-- Location: LCCOMB_X66_Y43_N26
\fd|BankRegister|muxB|selected[9]~476\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[9]~476_combout\ = (\fd|BankRegister|muxB|selected[9]~475_combout\ & (((\fd|BankRegister|add1to25|DOUT\(9))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[9]~475_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to17|DOUT\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[9]~475_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to25|DOUT\(9),
	datad => \fd|BankRegister|add1to17|DOUT\(9),
	combout => \fd|BankRegister|muxB|selected[9]~476_combout\);

-- Location: LCCOMB_X59_Y43_N0
\fd|BankRegister|muxB|selected[9]~477\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[9]~477_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|muxB|selected[9]~474_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[9]~476_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|muxB|selected[9]~474_combout\,
	datad => \fd|BankRegister|muxB|selected[9]~476_combout\,
	combout => \fd|BankRegister|muxB|selected[9]~477_combout\);

-- Location: LCCOMB_X59_Y43_N6
\fd|BankRegister|muxB|selected[9]~480\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[9]~480_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[9]~477_combout\ & (\fd|BankRegister|muxB|selected[9]~479_combout\)) # 
-- (!\fd|BankRegister|muxB|selected[9]~477_combout\ & ((\fd|BankRegister|muxB|selected[9]~472_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[9]~477_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[9]~479_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|muxB|selected[9]~472_combout\,
	datad => \fd|BankRegister|muxB|selected[9]~477_combout\,
	combout => \fd|BankRegister|muxB|selected[9]~480_combout\);

-- Location: LCCOMB_X59_Y43_N28
\fd|BankRegister|muxB|selected[9]~481\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[9]~481_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & (\fd|BankRegister|muxB|selected[9]~470_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & 
-- ((\fd|BankRegister|muxB|selected[9]~480_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\,
	datac => \fd|BankRegister|muxB|selected[9]~470_combout\,
	datad => \fd|BankRegister|muxB|selected[9]~480_combout\,
	combout => \fd|BankRegister|muxB|selected[9]~481_combout\);

-- Location: FF_X59_Y45_N21
\fd|Ram|ram_rtl_0_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|muxB|selected[8]~502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(27));

-- Location: LCCOMB_X52_Y45_N16
\fd|MuxRegRam|selected[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[8]~16_combout\ = (\fd|Ram|ram_rtl_0_bypass\(28) & (\fd|Ram|ram_rtl_0|auto_generated|ram_block1a8\)) # (!\fd|Ram|ram_rtl_0_bypass\(28) & ((\fd|Ram|ram_rtl_0_bypass\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0_bypass\(28),
	datac => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a8\,
	datad => \fd|Ram|ram_rtl_0_bypass\(27),
	combout => \fd|MuxRegRam|selected[8]~16_combout\);

-- Location: LCCOMB_X55_Y45_N6
\fd|ALU|final|selected[8]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[8]~111_combout\ = \fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[8]~25_combout\ $ (((\fd|ALU|adder|addsloop:7:add1to31|vaium~0_combout\ & \fd|UCalu|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|adder|addsloop:7:add1to31|vaium~0_combout\,
	datab => \fd|UCalu|output\(1),
	datac => \fd|UCalu|output\(2),
	datad => \fd|MuxSaidaBankRegister|selected[8]~25_combout\,
	combout => \fd|ALU|final|selected[8]~111_combout\);

-- Location: LCCOMB_X55_Y45_N12
\fd|ALU|final|selected[8]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[8]~112_combout\ = (\fd|BankRegister|muxA|selected[8]~524_combout\ & (\fd|UCalu|output\(1) $ (((\fd|UCalu|output\(0)) # (\fd|ALU|final|selected[8]~111_combout\))))) # (!\fd|BankRegister|muxA|selected[8]~524_combout\ & 
-- (\fd|ALU|final|selected[8]~111_combout\ & (\fd|UCalu|output\(0) $ (\fd|UCalu|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[8]~524_combout\,
	datab => \fd|UCalu|output\(0),
	datac => \fd|UCalu|output\(1),
	datad => \fd|ALU|final|selected[8]~111_combout\,
	combout => \fd|ALU|final|selected[8]~112_combout\);

-- Location: LCCOMB_X56_Y43_N2
\fd|MuxRegRam|selected[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[8]~17_combout\ = (\ucfd|Equal1~1_combout\ & (\fd|MuxRegRam|selected[8]~16_combout\)) # (!\ucfd|Equal1~1_combout\ & ((\fd|ALU|final|selected[8]~112_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Equal1~1_combout\,
	datab => \fd|MuxRegRam|selected[8]~16_combout\,
	datad => \fd|ALU|final|selected[8]~112_combout\,
	combout => \fd|MuxRegRam|selected[8]~17_combout\);

-- Location: LCCOMB_X61_Y48_N12
\fd|BankRegister|add1to10|DOUT[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to10|DOUT[8]~feeder_combout\ = \fd|MuxRegRam|selected[8]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[8]~17_combout\,
	combout => \fd|BankRegister|add1to10|DOUT[8]~feeder_combout\);

-- Location: FF_X61_Y48_N13
\fd|BankRegister|add1to10|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to10|DOUT[8]~feeder_combout\,
	ena => \fd|BankRegister|add1to10|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to10|DOUT\(8));

-- Location: LCCOMB_X60_Y48_N26
\fd|BankRegister|muxB|selected[8]~482\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[8]~482_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|add1to12|DOUT\(8)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to10|DOUT\(8) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to10|DOUT\(8),
	datac => \fd|BankRegister|add1to12|DOUT\(8),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[8]~482_combout\);

-- Location: LCCOMB_X60_Y48_N22
\fd|BankRegister|muxB|selected[8]~483\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[8]~483_combout\ = (\fd|BankRegister|muxB|selected[8]~482_combout\ & ((\fd|BankRegister|add1to16|DOUT\(8)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[8]~482_combout\ & (((\fd|BankRegister|add1to14|DOUT\(8) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[8]~482_combout\,
	datab => \fd|BankRegister|add1to16|DOUT\(8),
	datac => \fd|BankRegister|add1to14|DOUT\(8),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[8]~483_combout\);

-- Location: LCCOMB_X60_Y49_N8
\fd|BankRegister|muxB|selected[8]~489\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[8]~489_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to30|DOUT\(8))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to26|DOUT\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to30|DOUT\(8),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to26|DOUT\(8),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[8]~489_combout\);

-- Location: LCCOMB_X60_Y49_N22
\fd|BankRegister|muxB|selected[8]~490\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[8]~490_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[8]~489_combout\ & (\fd|BankRegister|add1to32|DOUT\(8))) # 
-- (!\fd|BankRegister|muxB|selected[8]~489_combout\ & ((\fd|BankRegister|add1to28|DOUT\(8)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|muxB|selected[8]~489_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|muxB|selected[8]~489_combout\,
	datac => \fd|BankRegister|add1to32|DOUT\(8),
	datad => \fd|BankRegister|add1to28|DOUT\(8),
	combout => \fd|BankRegister|muxB|selected[8]~490_combout\);

-- Location: LCCOMB_X62_Y46_N18
\fd|BankRegister|muxB|selected[8]~486\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[8]~486_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to4|DOUT\(8))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to2|DOUT\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to4|DOUT\(8),
	datac => \fd|BankRegister|add1to2|DOUT\(8),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[8]~486_combout\);

-- Location: LCCOMB_X61_Y44_N16
\fd|BankRegister|muxB|selected[8]~487\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[8]~487_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[8]~486_combout\ & ((\fd|BankRegister|add1to8|DOUT\(8)))) # 
-- (!\fd|BankRegister|muxB|selected[8]~486_combout\ & (\fd|BankRegister|add1to6|DOUT\(8))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[8]~486_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to6|DOUT\(8),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to8|DOUT\(8),
	datad => \fd|BankRegister|muxB|selected[8]~486_combout\,
	combout => \fd|BankRegister|muxB|selected[8]~487_combout\);

-- Location: LCCOMB_X56_Y46_N26
\fd|BankRegister|muxB|selected[8]~484\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[8]~484_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to22|DOUT\(8))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to18|DOUT\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to22|DOUT\(8),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to18|DOUT\(8),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[8]~484_combout\);

-- Location: LCCOMB_X56_Y46_N0
\fd|BankRegister|muxB|selected[8]~485\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[8]~485_combout\ = (\fd|BankRegister|muxB|selected[8]~484_combout\ & (((\fd|BankRegister|add1to24|DOUT\(8)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[8]~484_combout\ & (\fd|BankRegister|add1to20|DOUT\(8) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[8]~484_combout\,
	datab => \fd|BankRegister|add1to20|DOUT\(8),
	datac => \fd|BankRegister|add1to24|DOUT\(8),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[8]~485_combout\);

-- Location: LCCOMB_X59_Y47_N18
\fd|BankRegister|muxB|selected[8]~488\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[8]~488_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[8]~485_combout\))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|muxB|selected[8]~487_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|muxB|selected[8]~487_combout\,
	datad => \fd|BankRegister|muxB|selected[8]~485_combout\,
	combout => \fd|BankRegister|muxB|selected[8]~488_combout\);

-- Location: LCCOMB_X59_Y47_N4
\fd|BankRegister|muxB|selected[8]~491\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[8]~491_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[8]~488_combout\ & ((\fd|BankRegister|muxB|selected[8]~490_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[8]~488_combout\ & (\fd|BankRegister|muxB|selected[8]~483_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[8]~488_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|muxB|selected[8]~483_combout\,
	datac => \fd|BankRegister|muxB|selected[8]~490_combout\,
	datad => \fd|BankRegister|muxB|selected[8]~488_combout\,
	combout => \fd|BankRegister|muxB|selected[8]~491_combout\);

-- Location: LCCOMB_X62_Y44_N20
\fd|BankRegister|muxB|selected[8]~492\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[8]~492_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to19|DOUT\(8)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & \fd|BankRegister|add1to3|DOUT\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to19|DOUT\(8),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|BankRegister|add1to3|DOUT\(8),
	combout => \fd|BankRegister|muxB|selected[8]~492_combout\);

-- Location: LCCOMB_X62_Y44_N14
\fd|BankRegister|muxB|selected[8]~493\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[8]~493_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[8]~492_combout\ & ((\fd|BankRegister|add1to27|DOUT\(8)))) # 
-- (!\fd|BankRegister|muxB|selected[8]~492_combout\ & (\fd|BankRegister|add1to11|DOUT\(8))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[8]~492_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to11|DOUT\(8),
	datab => \fd|BankRegister|add1to27|DOUT\(8),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|BankRegister|muxB|selected[8]~492_combout\,
	combout => \fd|BankRegister|muxB|selected[8]~493_combout\);

-- Location: LCCOMB_X55_Y43_N28
\fd|BankRegister|muxB|selected[8]~499\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[8]~499_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to15|DOUT\(8)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|add1to7|DOUT\(8) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to15|DOUT\(8),
	datac => \fd|BankRegister|add1to7|DOUT\(8),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[8]~499_combout\);

-- Location: LCCOMB_X55_Y43_N2
\fd|BankRegister|muxB|selected[8]~500\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[8]~500_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[8]~499_combout\ & (\fd|BankRegister|add1to31|DOUT\(8))) # 
-- (!\fd|BankRegister|muxB|selected[8]~499_combout\ & ((\fd|BankRegister|add1to23|DOUT\(8)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[8]~499_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|BankRegister|add1to31|DOUT\(8),
	datac => \fd|BankRegister|add1to23|DOUT\(8),
	datad => \fd|BankRegister|muxB|selected[8]~499_combout\,
	combout => \fd|BankRegister|muxB|selected[8]~500_combout\);

-- Location: LCCOMB_X62_Y43_N20
\fd|BankRegister|muxB|selected[8]~494\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[8]~494_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to13|DOUT\(8)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to5|DOUT\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|BankRegister|add1to5|DOUT\(8),
	datac => \fd|BankRegister|add1to13|DOUT\(8),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[8]~494_combout\);

-- Location: LCCOMB_X62_Y43_N16
\fd|BankRegister|muxB|selected[8]~495\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[8]~495_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[8]~494_combout\ & ((\fd|BankRegister|add1to29|DOUT\(8)))) # 
-- (!\fd|BankRegister|muxB|selected[8]~494_combout\ & (\fd|BankRegister|add1to21|DOUT\(8))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[8]~494_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to21|DOUT\(8),
	datab => \fd|BankRegister|add1to29|DOUT\(8),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datad => \fd|BankRegister|muxB|selected[8]~494_combout\,
	combout => \fd|BankRegister|muxB|selected[8]~495_combout\);

-- Location: LCCOMB_X67_Y43_N20
\fd|BankRegister|muxB|selected[8]~496\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[8]~496_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|add1to17|DOUT\(8)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to1|DOUT\(8) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to1|DOUT\(8),
	datab => \fd|BankRegister|add1to17|DOUT\(8),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[8]~496_combout\);

-- Location: LCCOMB_X67_Y43_N24
\fd|BankRegister|muxB|selected[8]~497\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[8]~497_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[8]~496_combout\ & ((\fd|BankRegister|add1to25|DOUT\(8)))) # 
-- (!\fd|BankRegister|muxB|selected[8]~496_combout\ & (\fd|BankRegister|add1to9|DOUT\(8))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[8]~496_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to9|DOUT\(8),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to25|DOUT\(8),
	datad => \fd|BankRegister|muxB|selected[8]~496_combout\,
	combout => \fd|BankRegister|muxB|selected[8]~497_combout\);

-- Location: LCCOMB_X59_Y43_N2
\fd|BankRegister|muxB|selected[8]~498\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[8]~498_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|muxB|selected[8]~495_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[8]~497_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[8]~495_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datad => \fd|BankRegister|muxB|selected[8]~497_combout\,
	combout => \fd|BankRegister|muxB|selected[8]~498_combout\);

-- Location: LCCOMB_X59_Y43_N16
\fd|BankRegister|muxB|selected[8]~501\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[8]~501_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[8]~498_combout\ & ((\fd|BankRegister|muxB|selected[8]~500_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[8]~498_combout\ & (\fd|BankRegister|muxB|selected[8]~493_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[8]~498_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[8]~493_combout\,
	datab => \fd|BankRegister|muxB|selected[8]~500_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datad => \fd|BankRegister|muxB|selected[8]~498_combout\,
	combout => \fd|BankRegister|muxB|selected[8]~501_combout\);

-- Location: LCCOMB_X59_Y45_N20
\fd|BankRegister|muxB|selected[8]~502\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[8]~502_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & (\fd|BankRegister|muxB|selected[8]~491_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & 
-- ((\fd|BankRegister|muxB|selected[8]~501_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\,
	datac => \fd|BankRegister|muxB|selected[8]~491_combout\,
	datad => \fd|BankRegister|muxB|selected[8]~501_combout\,
	combout => \fd|BankRegister|muxB|selected[8]~502_combout\);

-- Location: LCCOMB_X52_Y41_N2
\fd|MuxRegRam|selected[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[7]~14_combout\ = (\fd|Ram|ram_rtl_0_bypass\(26) & ((\fd|Ram|ram_rtl_0|auto_generated|ram_block1a7\))) # (!\fd|Ram|ram_rtl_0_bypass\(26) & (\fd|Ram|ram_rtl_0_bypass\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Ram|ram_rtl_0_bypass\(26),
	datac => \fd|Ram|ram_rtl_0_bypass\(25),
	datad => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a7\,
	combout => \fd|MuxRegRam|selected[7]~14_combout\);

-- Location: LCCOMB_X55_Y45_N26
\fd|ALU|final|selected[7]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[7]~113_combout\ = \fd|MuxSaidaBankRegister|selected[7]~26_combout\ $ (\fd|UCalu|output\(2) $ (((\fd|UCalu|output\(1) & \fd|ALU|adder|addsloop:6:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxSaidaBankRegister|selected[7]~26_combout\,
	datab => \fd|UCalu|output\(1),
	datac => \fd|UCalu|output\(2),
	datad => \fd|ALU|adder|addsloop:6:add1to31|vaium~0_combout\,
	combout => \fd|ALU|final|selected[7]~113_combout\);

-- Location: LCCOMB_X55_Y45_N28
\fd|ALU|final|selected[7]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[7]~114_combout\ = (\fd|ALU|final|selected[7]~113_combout\ & (\fd|UCalu|output\(1) $ (((\fd|UCalu|output\(0)) # (\fd|BankRegister|muxA|selected[7]~545_combout\))))) # (!\fd|ALU|final|selected[7]~113_combout\ & 
-- (\fd|BankRegister|muxA|selected[7]~545_combout\ & (\fd|UCalu|output\(1) $ (\fd|UCalu|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[7]~113_combout\,
	datab => \fd|UCalu|output\(1),
	datac => \fd|UCalu|output\(0),
	datad => \fd|BankRegister|muxA|selected[7]~545_combout\,
	combout => \fd|ALU|final|selected[7]~114_combout\);

-- Location: LCCOMB_X55_Y39_N26
\fd|MuxRegRam|selected[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[7]~15_combout\ = (\ucfd|Equal1~1_combout\ & (\fd|MuxRegRam|selected[7]~14_combout\)) # (!\ucfd|Equal1~1_combout\ & ((\fd|ALU|final|selected[7]~114_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Equal1~1_combout\,
	datab => \fd|MuxRegRam|selected[7]~14_combout\,
	datad => \fd|ALU|final|selected[7]~114_combout\,
	combout => \fd|MuxRegRam|selected[7]~15_combout\);

-- Location: FF_X62_Y40_N27
\fd|BankRegister|add1to29|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~15_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to29|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to29|DOUT\(7));

-- Location: LCCOMB_X63_Y43_N6
\fd|BankRegister|muxB|selected[7]~513\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[7]~513_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to21|DOUT\(7)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|add1to5|DOUT\(7) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to21|DOUT\(7),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to5|DOUT\(7),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[7]~513_combout\);

-- Location: LCCOMB_X63_Y43_N20
\fd|BankRegister|muxB|selected[7]~514\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[7]~514_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[7]~513_combout\ & (\fd|BankRegister|add1to29|DOUT\(7))) # 
-- (!\fd|BankRegister|muxB|selected[7]~513_combout\ & ((\fd|BankRegister|add1to13|DOUT\(7)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[7]~513_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to29|DOUT\(7),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to13|DOUT\(7),
	datad => \fd|BankRegister|muxB|selected[7]~513_combout\,
	combout => \fd|BankRegister|muxB|selected[7]~514_combout\);

-- Location: LCCOMB_X61_Y40_N0
\fd|BankRegister|muxB|selected[7]~515\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[7]~515_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to11|DOUT\(7)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to3|DOUT\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to3|DOUT\(7),
	datad => \fd|BankRegister|add1to11|DOUT\(7),
	combout => \fd|BankRegister|muxB|selected[7]~515_combout\);

-- Location: LCCOMB_X61_Y40_N12
\fd|BankRegister|muxB|selected[7]~516\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[7]~516_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[7]~515_combout\ & ((\fd|BankRegister|add1to27|DOUT\(7)))) # 
-- (!\fd|BankRegister|muxB|selected[7]~515_combout\ & (\fd|BankRegister|add1to19|DOUT\(7))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[7]~515_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|BankRegister|add1to19|DOUT\(7),
	datac => \fd|BankRegister|add1to27|DOUT\(7),
	datad => \fd|BankRegister|muxB|selected[7]~515_combout\,
	combout => \fd|BankRegister|muxB|selected[7]~516_combout\);

-- Location: LCCOMB_X67_Y43_N14
\fd|BankRegister|muxB|selected[7]~517\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[7]~517_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to9|DOUT\(7))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to1|DOUT\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to9|DOUT\(7),
	datab => \fd|BankRegister|add1to1|DOUT\(7),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[7]~517_combout\);

-- Location: LCCOMB_X67_Y43_N10
\fd|BankRegister|muxB|selected[7]~518\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[7]~518_combout\ = (\fd|BankRegister|muxB|selected[7]~517_combout\ & (((\fd|BankRegister|add1to25|DOUT\(7)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[7]~517_combout\ & (\fd|BankRegister|add1to17|DOUT\(7) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to17|DOUT\(7),
	datab => \fd|BankRegister|add1to25|DOUT\(7),
	datac => \fd|BankRegister|muxB|selected[7]~517_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[7]~518_combout\);

-- Location: LCCOMB_X60_Y43_N8
\fd|BankRegister|muxB|selected[7]~519\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[7]~519_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[7]~516_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & \fd|BankRegister|muxB|selected[7]~518_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|muxB|selected[7]~516_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datad => \fd|BankRegister|muxB|selected[7]~518_combout\,
	combout => \fd|BankRegister|muxB|selected[7]~519_combout\);

-- Location: LCCOMB_X56_Y40_N30
\fd|BankRegister|muxB|selected[7]~520\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[7]~520_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to23|DOUT\(7)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|add1to7|DOUT\(7) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to23|DOUT\(7),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to7|DOUT\(7),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[7]~520_combout\);

-- Location: LCCOMB_X55_Y39_N12
\fd|BankRegister|muxB|selected[7]~521\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[7]~521_combout\ = (\fd|BankRegister|muxB|selected[7]~520_combout\ & ((\fd|BankRegister|add1to31|DOUT\(7)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[7]~520_combout\ & (((\fd|BankRegister|add1to15|DOUT\(7) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to31|DOUT\(7),
	datab => \fd|BankRegister|muxB|selected[7]~520_combout\,
	datac => \fd|BankRegister|add1to15|DOUT\(7),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[7]~521_combout\);

-- Location: LCCOMB_X60_Y43_N6
\fd|BankRegister|muxB|selected[7]~522\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[7]~522_combout\ = (\fd|BankRegister|muxB|selected[7]~519_combout\ & (((\fd|BankRegister|muxB|selected[7]~521_combout\) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[7]~519_combout\ & (\fd|BankRegister|muxB|selected[7]~514_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[7]~514_combout\,
	datab => \fd|BankRegister|muxB|selected[7]~519_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datad => \fd|BankRegister|muxB|selected[7]~521_combout\,
	combout => \fd|BankRegister|muxB|selected[7]~522_combout\);

-- Location: LCCOMB_X62_Y43_N6
\fd|BankRegister|muxB|selected[7]~507\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[7]~507_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|add1to6|DOUT\(7)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to2|DOUT\(7) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to2|DOUT\(7),
	datab => \fd|BankRegister|add1to6|DOUT\(7),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[7]~507_combout\);

-- Location: LCCOMB_X61_Y43_N20
\fd|BankRegister|muxB|selected[7]~508\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[7]~508_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[7]~507_combout\ & ((\fd|BankRegister|add1to8|DOUT\(7)))) # 
-- (!\fd|BankRegister|muxB|selected[7]~507_combout\ & (\fd|BankRegister|add1to4|DOUT\(7))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[7]~507_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to4|DOUT\(7),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to8|DOUT\(7),
	datad => \fd|BankRegister|muxB|selected[7]~507_combout\,
	combout => \fd|BankRegister|muxB|selected[7]~508_combout\);

-- Location: LCCOMB_X61_Y48_N20
\fd|BankRegister|muxB|selected[7]~505\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[7]~505_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to14|DOUT\(7)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|add1to10|DOUT\(7) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to14|DOUT\(7),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to10|DOUT\(7),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[7]~505_combout\);

-- Location: LCCOMB_X61_Y48_N14
\fd|BankRegister|muxB|selected[7]~506\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[7]~506_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[7]~505_combout\ & ((\fd|BankRegister|add1to16|DOUT\(7)))) # 
-- (!\fd|BankRegister|muxB|selected[7]~505_combout\ & (\fd|BankRegister|add1to12|DOUT\(7))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[7]~505_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to12|DOUT\(7),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to16|DOUT\(7),
	datad => \fd|BankRegister|muxB|selected[7]~505_combout\,
	combout => \fd|BankRegister|muxB|selected[7]~506_combout\);

-- Location: LCCOMB_X59_Y45_N12
\fd|BankRegister|muxB|selected[7]~509\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[7]~509_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[7]~506_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|muxB|selected[7]~508_combout\ & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[7]~508_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|muxB|selected[7]~506_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[7]~509_combout\);

-- Location: LCCOMB_X60_Y49_N28
\fd|BankRegister|muxB|selected[7]~510\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[7]~510_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to28|DOUT\(7)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|add1to26|DOUT\(7) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to28|DOUT\(7),
	datac => \fd|BankRegister|add1to26|DOUT\(7),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[7]~510_combout\);

-- Location: LCCOMB_X60_Y49_N10
\fd|BankRegister|muxB|selected[7]~511\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[7]~511_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[7]~510_combout\ & ((\fd|BankRegister|add1to32|DOUT\(7)))) # 
-- (!\fd|BankRegister|muxB|selected[7]~510_combout\ & (\fd|BankRegister|add1to30|DOUT\(7))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[7]~510_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to30|DOUT\(7),
	datac => \fd|BankRegister|add1to32|DOUT\(7),
	datad => \fd|BankRegister|muxB|selected[7]~510_combout\,
	combout => \fd|BankRegister|muxB|selected[7]~511_combout\);

-- Location: LCCOMB_X56_Y46_N2
\fd|BankRegister|muxB|selected[7]~503\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[7]~503_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to20|DOUT\(7))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to18|DOUT\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to20|DOUT\(7),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to18|DOUT\(7),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[7]~503_combout\);

-- Location: LCCOMB_X55_Y46_N16
\fd|BankRegister|muxB|selected[7]~504\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[7]~504_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[7]~503_combout\ & (\fd|BankRegister|add1to24|DOUT\(7))) # 
-- (!\fd|BankRegister|muxB|selected[7]~503_combout\ & ((\fd|BankRegister|add1to22|DOUT\(7)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[7]~503_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to24|DOUT\(7),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to22|DOUT\(7),
	datad => \fd|BankRegister|muxB|selected[7]~503_combout\,
	combout => \fd|BankRegister|muxB|selected[7]~504_combout\);

-- Location: LCCOMB_X59_Y45_N10
\fd|BankRegister|muxB|selected[7]~512\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[7]~512_combout\ = (\fd|BankRegister|muxB|selected[7]~509_combout\ & (((\fd|BankRegister|muxB|selected[7]~511_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[7]~509_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[7]~504_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[7]~509_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|muxB|selected[7]~511_combout\,
	datad => \fd|BankRegister|muxB|selected[7]~504_combout\,
	combout => \fd|BankRegister|muxB|selected[7]~512_combout\);

-- Location: LCCOMB_X59_Y45_N28
\fd|BankRegister|muxB|selected[7]~523\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[7]~523_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & ((\fd|BankRegister|muxB|selected[7]~512_combout\))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & 
-- (\fd|BankRegister|muxB|selected[7]~522_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\,
	datac => \fd|BankRegister|muxB|selected[7]~522_combout\,
	datad => \fd|BankRegister|muxB|selected[7]~512_combout\,
	combout => \fd|BankRegister|muxB|selected[7]~523_combout\);

-- Location: FF_X59_Y45_N15
\fd|Ram|ram_rtl_0_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|muxB|selected[6]~544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(23));

-- Location: LCCOMB_X52_Y45_N18
\fd|Ram|ram_rtl_0_bypass[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[24]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[24]~feeder_combout\);

-- Location: FF_X52_Y45_N19
\fd|Ram|ram_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(24));

-- Location: LCCOMB_X52_Y45_N8
\fd|MuxRegRam|selected[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[6]~12_combout\ = (\fd|Ram|ram_rtl_0_bypass\(24) & (\fd|Ram|ram_rtl_0|auto_generated|ram_block1a6\)) # (!\fd|Ram|ram_rtl_0_bypass\(24) & ((\fd|Ram|ram_rtl_0_bypass\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a6\,
	datac => \fd|Ram|ram_rtl_0_bypass\(23),
	datad => \fd|Ram|ram_rtl_0_bypass\(24),
	combout => \fd|MuxRegRam|selected[6]~12_combout\);

-- Location: LCCOMB_X55_Y45_N2
\fd|ALU|final|selected[6]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[6]~115_combout\ = \fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[6]~27_combout\ $ (((\fd|ALU|adder|addsloop:5:add1to31|vaium~0_combout\ & \fd|UCalu|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|adder|addsloop:5:add1to31|vaium~0_combout\,
	datab => \fd|UCalu|output\(1),
	datac => \fd|UCalu|output\(2),
	datad => \fd|MuxSaidaBankRegister|selected[6]~27_combout\,
	combout => \fd|ALU|final|selected[6]~115_combout\);

-- Location: LCCOMB_X55_Y45_N8
\fd|ALU|final|selected[6]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[6]~116_combout\ = (\fd|BankRegister|muxA|selected[6]~566_combout\ & (\fd|UCalu|output\(1) $ (((\fd|UCalu|output\(0)) # (\fd|ALU|final|selected[6]~115_combout\))))) # (!\fd|BankRegister|muxA|selected[6]~566_combout\ & 
-- (\fd|ALU|final|selected[6]~115_combout\ & (\fd|UCalu|output\(1) $ (\fd|UCalu|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(1),
	datab => \fd|BankRegister|muxA|selected[6]~566_combout\,
	datac => \fd|UCalu|output\(0),
	datad => \fd|ALU|final|selected[6]~115_combout\,
	combout => \fd|ALU|final|selected[6]~116_combout\);

-- Location: LCCOMB_X55_Y45_N24
\fd|MuxRegRam|selected[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[6]~13_combout\ = (\ucfd|Equal1~1_combout\ & (\fd|MuxRegRam|selected[6]~12_combout\)) # (!\ucfd|Equal1~1_combout\ & ((\fd|ALU|final|selected[6]~116_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|MuxRegRam|selected[6]~12_combout\,
	datac => \fd|ALU|final|selected[6]~116_combout\,
	datad => \ucfd|Equal1~1_combout\,
	combout => \fd|MuxRegRam|selected[6]~13_combout\);

-- Location: FF_X63_Y46_N23
\fd|BankRegister|add1to6|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~13_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to6|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to6|DOUT\(6));

-- Location: LCCOMB_X62_Y46_N8
\fd|BankRegister|muxB|selected[6]~528\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[6]~528_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to4|DOUT\(6))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to2|DOUT\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to4|DOUT\(6),
	datab => \fd|BankRegister|add1to2|DOUT\(6),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[6]~528_combout\);

-- Location: LCCOMB_X61_Y44_N30
\fd|BankRegister|muxB|selected[6]~529\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[6]~529_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[6]~528_combout\ & ((\fd|BankRegister|add1to8|DOUT\(6)))) # 
-- (!\fd|BankRegister|muxB|selected[6]~528_combout\ & (\fd|BankRegister|add1to6|DOUT\(6))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[6]~528_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to6|DOUT\(6),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to8|DOUT\(6),
	datad => \fd|BankRegister|muxB|selected[6]~528_combout\,
	combout => \fd|BankRegister|muxB|selected[6]~529_combout\);

-- Location: LCCOMB_X56_Y46_N24
\fd|BankRegister|muxB|selected[6]~526\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[6]~526_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to22|DOUT\(6)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|add1to18|DOUT\(6) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to22|DOUT\(6),
	datac => \fd|BankRegister|add1to18|DOUT\(6),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[6]~526_combout\);

-- Location: LCCOMB_X56_Y46_N14
\fd|BankRegister|muxB|selected[6]~527\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[6]~527_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[6]~526_combout\ & ((\fd|BankRegister|add1to24|DOUT\(6)))) # 
-- (!\fd|BankRegister|muxB|selected[6]~526_combout\ & (\fd|BankRegister|add1to20|DOUT\(6))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[6]~526_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to20|DOUT\(6),
	datac => \fd|BankRegister|add1to24|DOUT\(6),
	datad => \fd|BankRegister|muxB|selected[6]~526_combout\,
	combout => \fd|BankRegister|muxB|selected[6]~527_combout\);

-- Location: LCCOMB_X61_Y44_N0
\fd|BankRegister|muxB|selected[6]~530\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[6]~530_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\) # ((\fd|BankRegister|muxB|selected[6]~527_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|muxB|selected[6]~529_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|muxB|selected[6]~529_combout\,
	datad => \fd|BankRegister|muxB|selected[6]~527_combout\,
	combout => \fd|BankRegister|muxB|selected[6]~530_combout\);

-- Location: LCCOMB_X61_Y48_N28
\fd|BankRegister|muxB|selected[6]~524\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[6]~524_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to12|DOUT\(6))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to10|DOUT\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to12|DOUT\(6),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to10|DOUT\(6),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[6]~524_combout\);

-- Location: LCCOMB_X60_Y48_N0
\fd|BankRegister|muxB|selected[6]~525\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[6]~525_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[6]~524_combout\ & ((\fd|BankRegister|add1to16|DOUT\(6)))) # 
-- (!\fd|BankRegister|muxB|selected[6]~524_combout\ & (\fd|BankRegister|add1to14|DOUT\(6))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|muxB|selected[6]~524_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|muxB|selected[6]~524_combout\,
	datac => \fd|BankRegister|add1to14|DOUT\(6),
	datad => \fd|BankRegister|add1to16|DOUT\(6),
	combout => \fd|BankRegister|muxB|selected[6]~525_combout\);

-- Location: LCCOMB_X60_Y49_N12
\fd|BankRegister|muxB|selected[6]~531\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[6]~531_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to30|DOUT\(6))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to26|DOUT\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to30|DOUT\(6),
	datac => \fd|BankRegister|add1to26|DOUT\(6),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[6]~531_combout\);

-- Location: LCCOMB_X60_Y49_N26
\fd|BankRegister|muxB|selected[6]~532\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[6]~532_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[6]~531_combout\ & ((\fd|BankRegister|add1to32|DOUT\(6)))) # 
-- (!\fd|BankRegister|muxB|selected[6]~531_combout\ & (\fd|BankRegister|add1to28|DOUT\(6))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[6]~531_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to28|DOUT\(6),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to32|DOUT\(6),
	datad => \fd|BankRegister|muxB|selected[6]~531_combout\,
	combout => \fd|BankRegister|muxB|selected[6]~532_combout\);

-- Location: LCCOMB_X59_Y45_N4
\fd|BankRegister|muxB|selected[6]~533\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[6]~533_combout\ = (\fd|BankRegister|muxB|selected[6]~530_combout\ & (((\fd|BankRegister|muxB|selected[6]~532_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[6]~530_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|muxB|selected[6]~525_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[6]~530_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|muxB|selected[6]~525_combout\,
	datad => \fd|BankRegister|muxB|selected[6]~532_combout\,
	combout => \fd|BankRegister|muxB|selected[6]~533_combout\);

-- Location: LCCOMB_X67_Y43_N4
\fd|BankRegister|muxB|selected[6]~538\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[6]~538_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|add1to17|DOUT\(6)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to1|DOUT\(6) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to1|DOUT\(6),
	datab => \fd|BankRegister|add1to17|DOUT\(6),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[6]~538_combout\);

-- Location: LCCOMB_X67_Y43_N16
\fd|BankRegister|muxB|selected[6]~539\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[6]~539_combout\ = (\fd|BankRegister|muxB|selected[6]~538_combout\ & ((\fd|BankRegister|add1to25|DOUT\(6)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[6]~538_combout\ & (((\fd|BankRegister|add1to9|DOUT\(6) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to25|DOUT\(6),
	datab => \fd|BankRegister|add1to9|DOUT\(6),
	datac => \fd|BankRegister|muxB|selected[6]~538_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[6]~539_combout\);

-- Location: LCCOMB_X61_Y43_N30
\fd|BankRegister|muxB|selected[6]~536\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[6]~536_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|add1to13|DOUT\(6)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to5|DOUT\(6) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to5|DOUT\(6),
	datab => \fd|BankRegister|add1to13|DOUT\(6),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[6]~536_combout\);

-- Location: LCCOMB_X61_Y43_N16
\fd|BankRegister|muxB|selected[6]~537\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[6]~537_combout\ = (\fd|BankRegister|muxB|selected[6]~536_combout\ & (((\fd|BankRegister|add1to29|DOUT\(6)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[6]~536_combout\ & (\fd|BankRegister|add1to21|DOUT\(6) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to21|DOUT\(6),
	datab => \fd|BankRegister|add1to29|DOUT\(6),
	datac => \fd|BankRegister|muxB|selected[6]~536_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[6]~537_combout\);

-- Location: LCCOMB_X60_Y43_N28
\fd|BankRegister|muxB|selected[6]~540\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[6]~540_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\) # ((\fd|BankRegister|muxB|selected[6]~537_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|muxB|selected[6]~539_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|muxB|selected[6]~539_combout\,
	datad => \fd|BankRegister|muxB|selected[6]~537_combout\,
	combout => \fd|BankRegister|muxB|selected[6]~540_combout\);

-- Location: LCCOMB_X61_Y44_N26
\fd|BankRegister|muxB|selected[6]~534\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[6]~534_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to19|DOUT\(6))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to3|DOUT\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to19|DOUT\(6),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to3|DOUT\(6),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[6]~534_combout\);

-- Location: LCCOMB_X60_Y40_N28
\fd|BankRegister|muxB|selected[6]~535\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[6]~535_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[6]~534_combout\ & (\fd|BankRegister|add1to27|DOUT\(6))) # 
-- (!\fd|BankRegister|muxB|selected[6]~534_combout\ & ((\fd|BankRegister|add1to11|DOUT\(6)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[6]~534_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to27|DOUT\(6),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to11|DOUT\(6),
	datad => \fd|BankRegister|muxB|selected[6]~534_combout\,
	combout => \fd|BankRegister|muxB|selected[6]~535_combout\);

-- Location: LCCOMB_X55_Y43_N30
\fd|BankRegister|muxB|selected[6]~541\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[6]~541_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to15|DOUT\(6)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|add1to7|DOUT\(6) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to15|DOUT\(6),
	datac => \fd|BankRegister|add1to7|DOUT\(6),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[6]~541_combout\);

-- Location: LCCOMB_X55_Y43_N14
\fd|BankRegister|muxB|selected[6]~542\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[6]~542_combout\ = (\fd|BankRegister|muxB|selected[6]~541_combout\ & ((\fd|BankRegister|add1to31|DOUT\(6)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[6]~541_combout\ & (((\fd|BankRegister|add1to23|DOUT\(6) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[6]~541_combout\,
	datab => \fd|BankRegister|add1to31|DOUT\(6),
	datac => \fd|BankRegister|add1to23|DOUT\(6),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[6]~542_combout\);

-- Location: LCCOMB_X60_Y43_N10
\fd|BankRegister|muxB|selected[6]~543\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[6]~543_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[6]~540_combout\ & ((\fd|BankRegister|muxB|selected[6]~542_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[6]~540_combout\ & (\fd|BankRegister|muxB|selected[6]~535_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|muxB|selected[6]~540_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|muxB|selected[6]~540_combout\,
	datac => \fd|BankRegister|muxB|selected[6]~535_combout\,
	datad => \fd|BankRegister|muxB|selected[6]~542_combout\,
	combout => \fd|BankRegister|muxB|selected[6]~543_combout\);

-- Location: LCCOMB_X59_Y45_N14
\fd|BankRegister|muxB|selected[6]~544\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[6]~544_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & (\fd|BankRegister|muxB|selected[6]~533_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & 
-- ((\fd|BankRegister|muxB|selected[6]~543_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\,
	datac => \fd|BankRegister|muxB|selected[6]~533_combout\,
	datad => \fd|BankRegister|muxB|selected[6]~543_combout\,
	combout => \fd|BankRegister|muxB|selected[6]~544_combout\);

-- Location: LCCOMB_X60_Y41_N24
\fd|Ram|ram_rtl_0_bypass[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[22]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[22]~feeder_combout\);

-- Location: FF_X60_Y41_N25
\fd|Ram|ram_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(22));

-- Location: FF_X60_Y41_N31
\fd|Ram|ram_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|BankRegister|muxB|selected[5]~565_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(21));

-- Location: LCCOMB_X60_Y41_N12
\fd|MuxRegRam|selected[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[5]~10_combout\ = (\fd|Ram|ram_rtl_0_bypass\(22) & (\fd|Ram|ram_rtl_0|auto_generated|ram_block1a5\)) # (!\fd|Ram|ram_rtl_0_bypass\(22) & ((\fd|Ram|ram_rtl_0_bypass\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a5\,
	datab => \fd|Ram|ram_rtl_0_bypass\(22),
	datad => \fd|Ram|ram_rtl_0_bypass\(21),
	combout => \fd|MuxRegRam|selected[5]~10_combout\);

-- Location: LCCOMB_X56_Y45_N22
\fd|ALU|final|selected[5]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[5]~117_combout\ = \fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[5]~28_combout\ $ (((\fd|UCalu|output\(1) & \fd|ALU|adder|addsloop:4:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(1),
	datab => \fd|ALU|adder|addsloop:4:add1to31|vaium~0_combout\,
	datac => \fd|UCalu|output\(2),
	datad => \fd|MuxSaidaBankRegister|selected[5]~28_combout\,
	combout => \fd|ALU|final|selected[5]~117_combout\);

-- Location: LCCOMB_X56_Y45_N12
\fd|ALU|final|selected[5]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[5]~118_combout\ = (\fd|ALU|final|selected[5]~117_combout\ & (\fd|UCalu|output\(1) $ (((\fd|UCalu|output\(0)) # (\fd|BankRegister|muxA|selected[5]~587_combout\))))) # (!\fd|ALU|final|selected[5]~117_combout\ & 
-- (\fd|BankRegister|muxA|selected[5]~587_combout\ & (\fd|UCalu|output\(0) $ (\fd|UCalu|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[5]~117_combout\,
	datab => \fd|UCalu|output\(0),
	datac => \fd|BankRegister|muxA|selected[5]~587_combout\,
	datad => \fd|UCalu|output\(1),
	combout => \fd|ALU|final|selected[5]~118_combout\);

-- Location: LCCOMB_X60_Y41_N30
\fd|MuxRegRam|selected[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[5]~11_combout\ = (\ucfd|Equal1~1_combout\ & (\fd|MuxRegRam|selected[5]~10_combout\)) # (!\ucfd|Equal1~1_combout\ & ((\fd|ALU|final|selected[5]~118_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Equal1~1_combout\,
	datab => \fd|MuxRegRam|selected[5]~10_combout\,
	datad => \fd|ALU|final|selected[5]~118_combout\,
	combout => \fd|MuxRegRam|selected[5]~11_combout\);

-- Location: FF_X62_Y40_N11
\fd|BankRegister|add1to29|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~11_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to29|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to29|DOUT\(5));

-- Location: LCCOMB_X63_Y43_N2
\fd|BankRegister|muxB|selected[5]~555\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[5]~555_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to21|DOUT\(5)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|add1to5|DOUT\(5) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to21|DOUT\(5),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to5|DOUT\(5),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[5]~555_combout\);

-- Location: LCCOMB_X63_Y43_N24
\fd|BankRegister|muxB|selected[5]~556\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[5]~556_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[5]~555_combout\ & (\fd|BankRegister|add1to29|DOUT\(5))) # 
-- (!\fd|BankRegister|muxB|selected[5]~555_combout\ & ((\fd|BankRegister|add1to13|DOUT\(5)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[5]~555_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to29|DOUT\(5),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to13|DOUT\(5),
	datad => \fd|BankRegister|muxB|selected[5]~555_combout\,
	combout => \fd|BankRegister|muxB|selected[5]~556_combout\);

-- Location: LCCOMB_X61_Y44_N2
\fd|BankRegister|muxB|selected[5]~562\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[5]~562_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\) # ((\fd|BankRegister|add1to23|DOUT\(5))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to7|DOUT\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to23|DOUT\(5),
	datad => \fd|BankRegister|add1to7|DOUT\(5),
	combout => \fd|BankRegister|muxB|selected[5]~562_combout\);

-- Location: LCCOMB_X62_Y44_N30
\fd|BankRegister|muxB|selected[5]~563\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[5]~563_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[5]~562_combout\ & (\fd|BankRegister|add1to31|DOUT\(5))) # 
-- (!\fd|BankRegister|muxB|selected[5]~562_combout\ & ((\fd|BankRegister|add1to15|DOUT\(5)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[5]~562_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to31|DOUT\(5),
	datab => \fd|BankRegister|add1to15|DOUT\(5),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|BankRegister|muxB|selected[5]~562_combout\,
	combout => \fd|BankRegister|muxB|selected[5]~563_combout\);

-- Location: LCCOMB_X67_Y43_N18
\fd|BankRegister|muxB|selected[5]~559\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[5]~559_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to9|DOUT\(5)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|add1to1|DOUT\(5) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to9|DOUT\(5),
	datab => \fd|BankRegister|add1to1|DOUT\(5),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[5]~559_combout\);

-- Location: LCCOMB_X67_Y43_N22
\fd|BankRegister|muxB|selected[5]~560\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[5]~560_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[5]~559_combout\ & (\fd|BankRegister|add1to25|DOUT\(5))) # 
-- (!\fd|BankRegister|muxB|selected[5]~559_combout\ & ((\fd|BankRegister|add1to17|DOUT\(5)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[5]~559_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to25|DOUT\(5),
	datab => \fd|BankRegister|add1to17|DOUT\(5),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datad => \fd|BankRegister|muxB|selected[5]~559_combout\,
	combout => \fd|BankRegister|muxB|selected[5]~560_combout\);

-- Location: LCCOMB_X61_Y40_N18
\fd|BankRegister|muxB|selected[5]~557\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[5]~557_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to11|DOUT\(5)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to3|DOUT\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to3|DOUT\(5),
	datad => \fd|BankRegister|add1to11|DOUT\(5),
	combout => \fd|BankRegister|muxB|selected[5]~557_combout\);

-- Location: LCCOMB_X61_Y40_N6
\fd|BankRegister|muxB|selected[5]~558\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[5]~558_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[5]~557_combout\ & ((\fd|BankRegister|add1to27|DOUT\(5)))) # 
-- (!\fd|BankRegister|muxB|selected[5]~557_combout\ & (\fd|BankRegister|add1to19|DOUT\(5))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[5]~557_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|BankRegister|add1to19|DOUT\(5),
	datac => \fd|BankRegister|add1to27|DOUT\(5),
	datad => \fd|BankRegister|muxB|selected[5]~557_combout\,
	combout => \fd|BankRegister|muxB|selected[5]~558_combout\);

-- Location: LCCOMB_X60_Y43_N24
\fd|BankRegister|muxB|selected[5]~561\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[5]~561_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[5]~558_combout\))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|muxB|selected[5]~560_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|muxB|selected[5]~560_combout\,
	datad => \fd|BankRegister|muxB|selected[5]~558_combout\,
	combout => \fd|BankRegister|muxB|selected[5]~561_combout\);

-- Location: LCCOMB_X60_Y43_N14
\fd|BankRegister|muxB|selected[5]~564\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[5]~564_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[5]~561_combout\ & ((\fd|BankRegister|muxB|selected[5]~563_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[5]~561_combout\ & (\fd|BankRegister|muxB|selected[5]~556_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[5]~561_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|muxB|selected[5]~556_combout\,
	datac => \fd|BankRegister|muxB|selected[5]~563_combout\,
	datad => \fd|BankRegister|muxB|selected[5]~561_combout\,
	combout => \fd|BankRegister|muxB|selected[5]~564_combout\);

-- Location: LCCOMB_X56_Y46_N16
\fd|BankRegister|muxB|selected[5]~545\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[5]~545_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to20|DOUT\(5))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to18|DOUT\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to20|DOUT\(5),
	datac => \fd|BankRegister|add1to18|DOUT\(5),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[5]~545_combout\);

-- Location: LCCOMB_X56_Y46_N10
\fd|BankRegister|muxB|selected[5]~546\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[5]~546_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[5]~545_combout\ & ((\fd|BankRegister|add1to24|DOUT\(5)))) # 
-- (!\fd|BankRegister|muxB|selected[5]~545_combout\ & (\fd|BankRegister|add1to22|DOUT\(5))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[5]~545_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datab => \fd|BankRegister|add1to22|DOUT\(5),
	datac => \fd|BankRegister|add1to24|DOUT\(5),
	datad => \fd|BankRegister|muxB|selected[5]~545_combout\,
	combout => \fd|BankRegister|muxB|selected[5]~546_combout\);

-- Location: LCCOMB_X60_Y49_N0
\fd|BankRegister|muxB|selected[5]~552\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[5]~552_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to28|DOUT\(5)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|add1to26|DOUT\(5) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to28|DOUT\(5),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to26|DOUT\(5),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[5]~552_combout\);

-- Location: LCCOMB_X60_Y49_N30
\fd|BankRegister|muxB|selected[5]~553\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[5]~553_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[5]~552_combout\ & ((\fd|BankRegister|add1to32|DOUT\(5)))) # 
-- (!\fd|BankRegister|muxB|selected[5]~552_combout\ & (\fd|BankRegister|add1to30|DOUT\(5))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[5]~552_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to30|DOUT\(5),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to32|DOUT\(5),
	datad => \fd|BankRegister|muxB|selected[5]~552_combout\,
	combout => \fd|BankRegister|muxB|selected[5]~553_combout\);

-- Location: LCCOMB_X62_Y47_N20
\fd|BankRegister|muxB|selected[5]~549\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[5]~549_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to6|DOUT\(5)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to2|DOUT\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to2|DOUT\(5),
	datab => \fd|BankRegister|add1to6|DOUT\(5),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[5]~549_combout\);

-- Location: LCCOMB_X62_Y47_N30
\fd|BankRegister|muxB|selected[5]~550\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[5]~550_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[5]~549_combout\ & ((\fd|BankRegister|add1to8|DOUT\(5)))) # 
-- (!\fd|BankRegister|muxB|selected[5]~549_combout\ & (\fd|BankRegister|add1to4|DOUT\(5))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[5]~549_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to4|DOUT\(5),
	datac => \fd|BankRegister|add1to8|DOUT\(5),
	datad => \fd|BankRegister|muxB|selected[5]~549_combout\,
	combout => \fd|BankRegister|muxB|selected[5]~550_combout\);

-- Location: LCCOMB_X63_Y47_N22
\fd|BankRegister|muxB|selected[5]~547\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[5]~547_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to14|DOUT\(5)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|add1to10|DOUT\(5) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to14|DOUT\(5),
	datab => \fd|BankRegister|add1to10|DOUT\(5),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[5]~547_combout\);

-- Location: LCCOMB_X63_Y47_N28
\fd|BankRegister|muxB|selected[5]~548\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[5]~548_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[5]~547_combout\ & (\fd|BankRegister|add1to16|DOUT\(5))) # 
-- (!\fd|BankRegister|muxB|selected[5]~547_combout\ & ((\fd|BankRegister|add1to12|DOUT\(5)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[5]~547_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to16|DOUT\(5),
	datab => \fd|BankRegister|add1to12|DOUT\(5),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datad => \fd|BankRegister|muxB|selected[5]~547_combout\,
	combout => \fd|BankRegister|muxB|selected[5]~548_combout\);

-- Location: LCCOMB_X59_Y44_N20
\fd|BankRegister|muxB|selected[5]~551\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[5]~551_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[5]~548_combout\))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|muxB|selected[5]~550_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[5]~550_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|BankRegister|muxB|selected[5]~548_combout\,
	combout => \fd|BankRegister|muxB|selected[5]~551_combout\);

-- Location: LCCOMB_X59_Y44_N18
\fd|BankRegister|muxB|selected[5]~554\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[5]~554_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[5]~551_combout\ & ((\fd|BankRegister|muxB|selected[5]~553_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[5]~551_combout\ & (\fd|BankRegister|muxB|selected[5]~546_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[5]~551_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[5]~546_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|muxB|selected[5]~553_combout\,
	datad => \fd|BankRegister|muxB|selected[5]~551_combout\,
	combout => \fd|BankRegister|muxB|selected[5]~554_combout\);

-- Location: LCCOMB_X59_Y44_N16
\fd|BankRegister|muxB|selected[5]~565\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[5]~565_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & ((\fd|BankRegister|muxB|selected[5]~554_combout\))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & 
-- (\fd|BankRegister|muxB|selected[5]~564_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\,
	datac => \fd|BankRegister|muxB|selected[5]~564_combout\,
	datad => \fd|BankRegister|muxB|selected[5]~554_combout\,
	combout => \fd|BankRegister|muxB|selected[5]~565_combout\);

-- Location: LCCOMB_X52_Y45_N24
\fd|Ram|ram_rtl_0_bypass[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[20]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[20]~feeder_combout\);

-- Location: FF_X52_Y45_N25
\fd|Ram|ram_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(20));

-- Location: LCCOMB_X52_Y45_N22
\fd|MuxRegRam|selected[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[4]~8_combout\ = (\fd|Ram|ram_rtl_0_bypass\(20) & ((\fd|Ram|ram_rtl_0|auto_generated|ram_block1a4\))) # (!\fd|Ram|ram_rtl_0_bypass\(20) & (\fd|Ram|ram_rtl_0_bypass\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0_bypass\(19),
	datac => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a4\,
	datad => \fd|Ram|ram_rtl_0_bypass\(20),
	combout => \fd|MuxRegRam|selected[4]~8_combout\);

-- Location: LCCOMB_X52_Y45_N12
\fd|MuxRegRam|selected[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[4]~9_combout\ = (\ucfd|Equal1~1_combout\ & (\fd|MuxRegRam|selected[4]~8_combout\)) # (!\ucfd|Equal1~1_combout\ & ((\fd|ALU|final|selected[4]~120_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxRegRam|selected[4]~8_combout\,
	datac => \ucfd|Equal1~1_combout\,
	datad => \fd|ALU|final|selected[4]~120_combout\,
	combout => \fd|MuxRegRam|selected[4]~9_combout\);

-- Location: LCCOMB_X54_Y46_N6
\fd|BankRegister|add1to20|DOUT[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to20|DOUT[4]~feeder_combout\ = \fd|MuxRegRam|selected[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[4]~9_combout\,
	combout => \fd|BankRegister|add1to20|DOUT[4]~feeder_combout\);

-- Location: FF_X54_Y46_N7
\fd|BankRegister|add1to20|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to20|DOUT[4]~feeder_combout\,
	ena => \fd|BankRegister|add1to20|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to20|DOUT\(4));

-- Location: LCCOMB_X56_Y46_N4
\fd|BankRegister|muxB|selected[4]~568\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[4]~568_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to22|DOUT\(4))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to18|DOUT\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to22|DOUT\(4),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to18|DOUT\(4),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[4]~568_combout\);

-- Location: LCCOMB_X56_Y46_N6
\fd|BankRegister|muxB|selected[4]~569\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[4]~569_combout\ = (\fd|BankRegister|muxB|selected[4]~568_combout\ & (((\fd|BankRegister|add1to24|DOUT\(4)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[4]~568_combout\ & (\fd|BankRegister|add1to20|DOUT\(4) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to20|DOUT\(4),
	datab => \fd|BankRegister|muxB|selected[4]~568_combout\,
	datac => \fd|BankRegister|add1to24|DOUT\(4),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[4]~569_combout\);

-- Location: LCCOMB_X60_Y47_N24
\fd|BankRegister|muxB|selected[4]~570\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[4]~570_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to4|DOUT\(4)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|add1to2|DOUT\(4) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to4|DOUT\(4),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to2|DOUT\(4),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[4]~570_combout\);

-- Location: LCCOMB_X61_Y44_N10
\fd|BankRegister|muxB|selected[4]~571\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[4]~571_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[4]~570_combout\ & ((\fd|BankRegister|add1to8|DOUT\(4)))) # 
-- (!\fd|BankRegister|muxB|selected[4]~570_combout\ & (\fd|BankRegister|add1to6|DOUT\(4))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[4]~570_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to6|DOUT\(4),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to8|DOUT\(4),
	datad => \fd|BankRegister|muxB|selected[4]~570_combout\,
	combout => \fd|BankRegister|muxB|selected[4]~571_combout\);

-- Location: LCCOMB_X61_Y44_N24
\fd|BankRegister|muxB|selected[4]~572\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[4]~572_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\) # ((\fd|BankRegister|muxB|selected[4]~569_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[4]~571_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|muxB|selected[4]~569_combout\,
	datad => \fd|BankRegister|muxB|selected[4]~571_combout\,
	combout => \fd|BankRegister|muxB|selected[4]~572_combout\);

-- Location: LCCOMB_X63_Y47_N20
\fd|BankRegister|muxB|selected[4]~566\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[4]~566_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to12|DOUT\(4)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to10|DOUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to10|DOUT\(4),
	datab => \fd|BankRegister|add1to12|DOUT\(4),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[4]~566_combout\);

-- Location: LCCOMB_X61_Y44_N4
\fd|BankRegister|muxB|selected[4]~567\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[4]~567_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[4]~566_combout\ & ((\fd|BankRegister|add1to16|DOUT\(4)))) # 
-- (!\fd|BankRegister|muxB|selected[4]~566_combout\ & (\fd|BankRegister|add1to14|DOUT\(4))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[4]~566_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to14|DOUT\(4),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to16|DOUT\(4),
	datad => \fd|BankRegister|muxB|selected[4]~566_combout\,
	combout => \fd|BankRegister|muxB|selected[4]~567_combout\);

-- Location: LCCOMB_X60_Y49_N20
\fd|BankRegister|muxB|selected[4]~573\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[4]~573_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to30|DOUT\(4))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to26|DOUT\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to30|DOUT\(4),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to26|DOUT\(4),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[4]~573_combout\);

-- Location: LCCOMB_X60_Y49_N6
\fd|BankRegister|muxB|selected[4]~574\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[4]~574_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[4]~573_combout\ & ((\fd|BankRegister|add1to32|DOUT\(4)))) # 
-- (!\fd|BankRegister|muxB|selected[4]~573_combout\ & (\fd|BankRegister|add1to28|DOUT\(4))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[4]~573_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to28|DOUT\(4),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|add1to32|DOUT\(4),
	datad => \fd|BankRegister|muxB|selected[4]~573_combout\,
	combout => \fd|BankRegister|muxB|selected[4]~574_combout\);

-- Location: LCCOMB_X61_Y44_N18
\fd|BankRegister|muxB|selected[4]~575\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[4]~575_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[4]~572_combout\ & ((\fd|BankRegister|muxB|selected[4]~574_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[4]~572_combout\ & (\fd|BankRegister|muxB|selected[4]~567_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|muxB|selected[4]~572_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|muxB|selected[4]~572_combout\,
	datac => \fd|BankRegister|muxB|selected[4]~567_combout\,
	datad => \fd|BankRegister|muxB|selected[4]~574_combout\,
	combout => \fd|BankRegister|muxB|selected[4]~575_combout\);

-- Location: LCCOMB_X55_Y43_N26
\fd|BankRegister|muxB|selected[4]~583\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[4]~583_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\) # (\fd|BankRegister|add1to15|DOUT\(4))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to7|DOUT\(4) & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to7|DOUT\(4),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datad => \fd|BankRegister|add1to15|DOUT\(4),
	combout => \fd|BankRegister|muxB|selected[4]~583_combout\);

-- Location: LCCOMB_X55_Y43_N16
\fd|BankRegister|muxB|selected[4]~584\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[4]~584_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[4]~583_combout\ & (\fd|BankRegister|add1to31|DOUT\(4))) # 
-- (!\fd|BankRegister|muxB|selected[4]~583_combout\ & ((\fd|BankRegister|add1to23|DOUT\(4)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[4]~583_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|BankRegister|add1to31|DOUT\(4),
	datac => \fd|BankRegister|add1to23|DOUT\(4),
	datad => \fd|BankRegister|muxB|selected[4]~583_combout\,
	combout => \fd|BankRegister|muxB|selected[4]~584_combout\);

-- Location: LCCOMB_X61_Y44_N20
\fd|BankRegister|muxB|selected[4]~576\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[4]~576_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to19|DOUT\(4)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (\fd|BankRegister|add1to3|DOUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to3|DOUT\(4),
	datab => \fd|BankRegister|add1to19|DOUT\(4),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[4]~576_combout\);

-- Location: LCCOMB_X61_Y44_N22
\fd|BankRegister|muxB|selected[4]~577\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[4]~577_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[4]~576_combout\ & (\fd|BankRegister|add1to27|DOUT\(4))) # 
-- (!\fd|BankRegister|muxB|selected[4]~576_combout\ & ((\fd|BankRegister|add1to11|DOUT\(4)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[4]~576_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datab => \fd|BankRegister|add1to27|DOUT\(4),
	datac => \fd|BankRegister|add1to11|DOUT\(4),
	datad => \fd|BankRegister|muxB|selected[4]~576_combout\,
	combout => \fd|BankRegister|muxB|selected[4]~577_combout\);

-- Location: LCCOMB_X65_Y44_N14
\fd|BankRegister|muxB|selected[4]~578\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[4]~578_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to13|DOUT\(4)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|add1to5|DOUT\(4) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to13|DOUT\(4),
	datab => \fd|BankRegister|add1to5|DOUT\(4),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[4]~578_combout\);

-- Location: LCCOMB_X65_Y44_N30
\fd|BankRegister|muxB|selected[4]~579\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[4]~579_combout\ = (\fd|BankRegister|muxB|selected[4]~578_combout\ & ((\fd|BankRegister|add1to29|DOUT\(4)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[4]~578_combout\ & (((\fd|BankRegister|add1to21|DOUT\(4) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to29|DOUT\(4),
	datab => \fd|BankRegister|add1to21|DOUT\(4),
	datac => \fd|BankRegister|muxB|selected[4]~578_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[4]~579_combout\);

-- Location: LCCOMB_X66_Y43_N4
\fd|BankRegister|muxB|selected[4]~580\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[4]~580_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to17|DOUT\(4)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|add1to1|DOUT\(4) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to17|DOUT\(4),
	datab => \fd|BankRegister|add1to1|DOUT\(4),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[4]~580_combout\);

-- Location: LCCOMB_X65_Y43_N2
\fd|BankRegister|muxB|selected[4]~581\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[4]~581_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[4]~580_combout\ & ((\fd|BankRegister|add1to25|DOUT\(4)))) # 
-- (!\fd|BankRegister|muxB|selected[4]~580_combout\ & (\fd|BankRegister|add1to9|DOUT\(4))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[4]~580_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to9|DOUT\(4),
	datab => \fd|BankRegister|add1to25|DOUT\(4),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|BankRegister|muxB|selected[4]~580_combout\,
	combout => \fd|BankRegister|muxB|selected[4]~581_combout\);

-- Location: LCCOMB_X60_Y43_N12
\fd|BankRegister|muxB|selected[4]~582\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[4]~582_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|muxB|selected[4]~579_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[4]~581_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|muxB|selected[4]~579_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datad => \fd|BankRegister|muxB|selected[4]~581_combout\,
	combout => \fd|BankRegister|muxB|selected[4]~582_combout\);

-- Location: LCCOMB_X60_Y43_N22
\fd|BankRegister|muxB|selected[4]~585\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[4]~585_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[4]~582_combout\ & (\fd|BankRegister|muxB|selected[4]~584_combout\)) # 
-- (!\fd|BankRegister|muxB|selected[4]~582_combout\ & ((\fd|BankRegister|muxB|selected[4]~577_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[4]~582_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[4]~584_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|BankRegister|muxB|selected[4]~577_combout\,
	datad => \fd|BankRegister|muxB|selected[4]~582_combout\,
	combout => \fd|BankRegister|muxB|selected[4]~585_combout\);

-- Location: LCCOMB_X60_Y45_N14
\fd|BankRegister|muxB|selected[4]~586\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[4]~586_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & (\fd|BankRegister|muxB|selected[4]~575_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & 
-- ((\fd|BankRegister|muxB|selected[4]~585_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\,
	datac => \fd|BankRegister|muxB|selected[4]~575_combout\,
	datad => \fd|BankRegister|muxB|selected[4]~585_combout\,
	combout => \fd|BankRegister|muxB|selected[4]~586_combout\);

-- Location: LCCOMB_X60_Y45_N16
\fd|MuxSaidaBankRegister|selected[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[4]~29_combout\ = (\ucfd|Mux3~0_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~176_combout\))) # (!\ucfd|Mux3~0_combout\ & (\fd|BankRegister|muxB|selected[4]~586_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Mux3~0_combout\,
	datac => \fd|BankRegister|muxB|selected[4]~586_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~176_combout\,
	combout => \fd|MuxSaidaBankRegister|selected[4]~29_combout\);

-- Location: LCCOMB_X56_Y45_N2
\fd|ALU|final|selected[4]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[4]~119_combout\ = \fd|MuxSaidaBankRegister|selected[4]~29_combout\ $ (\fd|UCalu|output\(2) $ (((\fd|UCalu|output\(1) & \fd|ALU|adder|addsloop:3:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(1),
	datab => \fd|MuxSaidaBankRegister|selected[4]~29_combout\,
	datac => \fd|UCalu|output\(2),
	datad => \fd|ALU|adder|addsloop:3:add1to31|vaium~0_combout\,
	combout => \fd|ALU|final|selected[4]~119_combout\);

-- Location: LCCOMB_X55_Y45_N14
\fd|ALU|final|selected[4]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[4]~120_combout\ = (\fd|ALU|final|selected[4]~119_combout\ & (\fd|UCalu|output\(1) $ (((\fd|UCalu|output\(0)) # (\fd|BankRegister|muxA|selected[4]~608_combout\))))) # (!\fd|ALU|final|selected[4]~119_combout\ & 
-- (\fd|BankRegister|muxA|selected[4]~608_combout\ & (\fd|UCalu|output\(1) $ (\fd|UCalu|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[4]~119_combout\,
	datab => \fd|UCalu|output\(1),
	datac => \fd|UCalu|output\(0),
	datad => \fd|BankRegister|muxA|selected[4]~608_combout\,
	combout => \fd|ALU|final|selected[4]~120_combout\);

-- Location: FF_X60_Y45_N11
\fd|Ram|ram_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|muxB|selected[3]~607_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(17));

-- Location: LCCOMB_X52_Y45_N20
\fd|Ram|ram_rtl_0_bypass[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[18]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[18]~feeder_combout\);

-- Location: FF_X52_Y45_N21
\fd|Ram|ram_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(18));

-- Location: LCCOMB_X52_Y45_N14
\fd|MuxRegRam|selected[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[3]~6_combout\ = (\fd|Ram|ram_rtl_0_bypass\(18) & (\fd|Ram|ram_rtl_0|auto_generated|ram_block1a3\)) # (!\fd|Ram|ram_rtl_0_bypass\(18) & ((\fd|Ram|ram_rtl_0_bypass\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a3\,
	datac => \fd|Ram|ram_rtl_0_bypass\(17),
	datad => \fd|Ram|ram_rtl_0_bypass\(18),
	combout => \fd|MuxRegRam|selected[3]~6_combout\);

-- Location: LCCOMB_X55_Y45_N10
\fd|MuxRegRam|selected[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[3]~7_combout\ = (\ucfd|Equal1~1_combout\ & (\fd|MuxRegRam|selected[3]~6_combout\)) # (!\ucfd|Equal1~1_combout\ & ((\fd|ALU|final|selected[3]~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Equal1~1_combout\,
	datab => \fd|MuxRegRam|selected[3]~6_combout\,
	datad => \fd|ALU|final|selected[3]~122_combout\,
	combout => \fd|MuxRegRam|selected[3]~7_combout\);

-- Location: FF_X55_Y45_N11
\fd|BankRegister|add1to31|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|MuxRegRam|selected[3]~7_combout\,
	ena => \fd|BankRegister|add1to31|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to31|DOUT\(3));

-- Location: LCCOMB_X56_Y40_N26
\fd|BankRegister|muxA|selected[3]~626\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[3]~626_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to23|DOUT\(3)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to7|DOUT\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to7|DOUT\(3),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to23|DOUT\(3),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[3]~626_combout\);

-- Location: LCCOMB_X59_Y38_N22
\fd|BankRegister|muxA|selected[3]~627\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[3]~627_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[3]~626_combout\ & (\fd|BankRegister|add1to31|DOUT\(3))) # 
-- (!\fd|BankRegister|muxA|selected[3]~626_combout\ & ((\fd|BankRegister|add1to15|DOUT\(3)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[3]~626_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to31|DOUT\(3),
	datab => \fd|BankRegister|add1to15|DOUT\(3),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datad => \fd|BankRegister|muxA|selected[3]~626_combout\,
	combout => \fd|BankRegister|muxA|selected[3]~627_combout\);

-- Location: LCCOMB_X62_Y40_N0
\fd|BankRegister|muxA|selected[3]~619\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[3]~619_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|add1to21|DOUT\(3)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to5|DOUT\(3) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to5|DOUT\(3),
	datac => \fd|BankRegister|add1to21|DOUT\(3),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[3]~619_combout\);

-- Location: LCCOMB_X62_Y40_N2
\fd|BankRegister|muxA|selected[3]~620\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[3]~620_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[3]~619_combout\ & ((\fd|BankRegister|add1to29|DOUT\(3)))) # 
-- (!\fd|BankRegister|muxA|selected[3]~619_combout\ & (\fd|BankRegister|add1to13|DOUT\(3))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[3]~619_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to13|DOUT\(3),
	datac => \fd|BankRegister|add1to29|DOUT\(3),
	datad => \fd|BankRegister|muxA|selected[3]~619_combout\,
	combout => \fd|BankRegister|muxA|selected[3]~620_combout\);

-- Location: LCCOMB_X60_Y38_N18
\fd|BankRegister|muxA|selected[3]~623\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[3]~623_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|add1to9|DOUT\(3)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to1|DOUT\(3) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to1|DOUT\(3),
	datac => \fd|BankRegister|add1to9|DOUT\(3),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[3]~623_combout\);

-- Location: LCCOMB_X60_Y38_N8
\fd|BankRegister|muxA|selected[3]~624\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[3]~624_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[3]~623_combout\ & (\fd|BankRegister|add1to25|DOUT\(3))) # 
-- (!\fd|BankRegister|muxA|selected[3]~623_combout\ & ((\fd|BankRegister|add1to17|DOUT\(3)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[3]~623_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to25|DOUT\(3),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to17|DOUT\(3),
	datad => \fd|BankRegister|muxA|selected[3]~623_combout\,
	combout => \fd|BankRegister|muxA|selected[3]~624_combout\);

-- Location: LCCOMB_X60_Y40_N14
\fd|BankRegister|muxA|selected[3]~621\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[3]~621_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to11|DOUT\(3)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to3|DOUT\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to3|DOUT\(3),
	datac => \fd|BankRegister|add1to11|DOUT\(3),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[3]~621_combout\);

-- Location: LCCOMB_X60_Y40_N8
\fd|BankRegister|muxA|selected[3]~622\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[3]~622_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[3]~621_combout\ & ((\fd|BankRegister|add1to27|DOUT\(3)))) # 
-- (!\fd|BankRegister|muxA|selected[3]~621_combout\ & (\fd|BankRegister|add1to19|DOUT\(3))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|muxA|selected[3]~621_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|muxA|selected[3]~621_combout\,
	datac => \fd|BankRegister|add1to19|DOUT\(3),
	datad => \fd|BankRegister|add1to27|DOUT\(3),
	combout => \fd|BankRegister|muxA|selected[3]~622_combout\);

-- Location: LCCOMB_X59_Y38_N12
\fd|BankRegister|muxA|selected[3]~625\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[3]~625_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\) # ((\fd|BankRegister|muxA|selected[3]~622_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|muxA|selected[3]~624_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datac => \fd|BankRegister|muxA|selected[3]~624_combout\,
	datad => \fd|BankRegister|muxA|selected[3]~622_combout\,
	combout => \fd|BankRegister|muxA|selected[3]~625_combout\);

-- Location: LCCOMB_X59_Y38_N20
\fd|BankRegister|muxA|selected[3]~628\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[3]~628_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[3]~625_combout\ & (\fd|BankRegister|muxA|selected[3]~627_combout\)) # 
-- (!\fd|BankRegister|muxA|selected[3]~625_combout\ & ((\fd|BankRegister|muxA|selected[3]~620_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[3]~625_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[3]~627_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datac => \fd|BankRegister|muxA|selected[3]~620_combout\,
	datad => \fd|BankRegister|muxA|selected[3]~625_combout\,
	combout => \fd|BankRegister|muxA|selected[3]~628_combout\);

-- Location: LCCOMB_X56_Y48_N20
\fd|BankRegister|muxA|selected[3]~609\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[3]~609_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|add1to20|DOUT\(3)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to18|DOUT\(3) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to18|DOUT\(3),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to20|DOUT\(3),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[3]~609_combout\);

-- Location: LCCOMB_X56_Y48_N30
\fd|BankRegister|muxA|selected[3]~610\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[3]~610_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[3]~609_combout\ & ((\fd|BankRegister|add1to24|DOUT\(3)))) # 
-- (!\fd|BankRegister|muxA|selected[3]~609_combout\ & (\fd|BankRegister|add1to22|DOUT\(3))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[3]~609_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to22|DOUT\(3),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datac => \fd|BankRegister|add1to24|DOUT\(3),
	datad => \fd|BankRegister|muxA|selected[3]~609_combout\,
	combout => \fd|BankRegister|muxA|selected[3]~610_combout\);

-- Location: LCCOMB_X57_Y47_N10
\fd|BankRegister|muxA|selected[3]~616\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[3]~616_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|add1to28|DOUT\(3)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to26|DOUT\(3) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to26|DOUT\(3),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to28|DOUT\(3),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[3]~616_combout\);

-- Location: LCCOMB_X57_Y47_N24
\fd|BankRegister|muxA|selected[3]~617\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[3]~617_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[3]~616_combout\ & (\fd|BankRegister|add1to32|DOUT\(3))) # 
-- (!\fd|BankRegister|muxA|selected[3]~616_combout\ & ((\fd|BankRegister|add1to30|DOUT\(3)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[3]~616_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to32|DOUT\(3),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datac => \fd|BankRegister|add1to30|DOUT\(3),
	datad => \fd|BankRegister|muxA|selected[3]~616_combout\,
	combout => \fd|BankRegister|muxA|selected[3]~617_combout\);

-- Location: LCCOMB_X60_Y48_N2
\fd|BankRegister|muxA|selected[3]~611\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[3]~611_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|add1to14|DOUT\(3)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to10|DOUT\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|add1to10|DOUT\(3),
	datac => \fd|BankRegister|add1to14|DOUT\(3),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[3]~611_combout\);

-- Location: LCCOMB_X60_Y48_N4
\fd|BankRegister|muxA|selected[3]~612\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[3]~612_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[3]~611_combout\ & (\fd|BankRegister|add1to16|DOUT\(3))) # 
-- (!\fd|BankRegister|muxA|selected[3]~611_combout\ & ((\fd|BankRegister|add1to12|DOUT\(3)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[3]~611_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|add1to16|DOUT\(3),
	datac => \fd|BankRegister|add1to12|DOUT\(3),
	datad => \fd|BankRegister|muxA|selected[3]~611_combout\,
	combout => \fd|BankRegister|muxA|selected[3]~612_combout\);

-- Location: LCCOMB_X55_Y48_N18
\fd|BankRegister|muxA|selected[3]~613\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[3]~613_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to6|DOUT\(3))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|add1to2|DOUT\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to6|DOUT\(3),
	datab => \fd|BankRegister|add1to2|DOUT\(3),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[3]~613_combout\);

-- Location: LCCOMB_X56_Y47_N0
\fd|BankRegister|muxA|selected[3]~614\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[3]~614_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[3]~613_combout\ & (\fd|BankRegister|add1to8|DOUT\(3))) # 
-- (!\fd|BankRegister|muxA|selected[3]~613_combout\ & ((\fd|BankRegister|add1to4|DOUT\(3)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[3]~613_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to8|DOUT\(3),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to4|DOUT\(3),
	datad => \fd|BankRegister|muxA|selected[3]~613_combout\,
	combout => \fd|BankRegister|muxA|selected[3]~614_combout\);

-- Location: LCCOMB_X56_Y47_N28
\fd|BankRegister|muxA|selected[3]~615\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[3]~615_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\) # ((\fd|BankRegister|muxA|selected[3]~612_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[3]~614_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|muxA|selected[3]~612_combout\,
	datad => \fd|BankRegister|muxA|selected[3]~614_combout\,
	combout => \fd|BankRegister|muxA|selected[3]~615_combout\);

-- Location: LCCOMB_X56_Y47_N22
\fd|BankRegister|muxA|selected[3]~618\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[3]~618_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[3]~615_combout\ & ((\fd|BankRegister|muxA|selected[3]~617_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[3]~615_combout\ & (\fd|BankRegister|muxA|selected[3]~610_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[3]~615_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[3]~610_combout\,
	datab => \fd|BankRegister|muxA|selected[3]~617_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datad => \fd|BankRegister|muxA|selected[3]~615_combout\,
	combout => \fd|BankRegister|muxA|selected[3]~618_combout\);

-- Location: LCCOMB_X60_Y45_N26
\fd|BankRegister|muxA|selected[3]~629\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[3]~629_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & ((\fd|BankRegister|muxA|selected[3]~618_combout\))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & 
-- (\fd|BankRegister|muxA|selected[3]~628_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\,
	datac => \fd|BankRegister|muxA|selected[3]~628_combout\,
	datad => \fd|BankRegister|muxA|selected[3]~618_combout\,
	combout => \fd|BankRegister|muxA|selected[3]~629_combout\);

-- Location: LCCOMB_X59_Y41_N26
\fd|ALU|final|selected[3]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[3]~121_combout\ = \fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[3]~30_combout\ $ (((\fd|UCalu|output\(1) & \fd|ALU|adder|addsloop:2:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(2),
	datab => \fd|UCalu|output\(1),
	datac => \fd|MuxSaidaBankRegister|selected[3]~30_combout\,
	datad => \fd|ALU|adder|addsloop:2:add1to31|vaium~0_combout\,
	combout => \fd|ALU|final|selected[3]~121_combout\);

-- Location: LCCOMB_X59_Y41_N24
\fd|ALU|final|selected[3]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[3]~122_combout\ = (\fd|BankRegister|muxA|selected[3]~629_combout\ & (\fd|UCalu|output\(1) $ (((\fd|UCalu|output\(0)) # (\fd|ALU|final|selected[3]~121_combout\))))) # (!\fd|BankRegister|muxA|selected[3]~629_combout\ & 
-- (\fd|ALU|final|selected[3]~121_combout\ & (\fd|UCalu|output\(0) $ (\fd|UCalu|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(0),
	datab => \fd|BankRegister|muxA|selected[3]~629_combout\,
	datac => \fd|ALU|final|selected[3]~121_combout\,
	datad => \fd|UCalu|output\(1),
	combout => \fd|ALU|final|selected[3]~122_combout\);

-- Location: LCCOMB_X52_Y42_N20
\fd|Ram|ram_rtl_0_bypass[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[16]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[16]~feeder_combout\);

-- Location: FF_X52_Y42_N21
\fd|Ram|ram_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(16));

-- Location: LCCOMB_X52_Y41_N24
\fd|MuxRegRam|selected[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[2]~4_combout\ = (\fd|Ram|ram_rtl_0_bypass\(16) & ((\fd|Ram|ram_rtl_0|auto_generated|ram_block1a2\))) # (!\fd|Ram|ram_rtl_0_bypass\(16) & (\fd|Ram|ram_rtl_0_bypass\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0_bypass\(15),
	datac => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a2\,
	datad => \fd|Ram|ram_rtl_0_bypass\(16),
	combout => \fd|MuxRegRam|selected[2]~4_combout\);

-- Location: LCCOMB_X58_Y41_N30
\fd|MuxRegRam|selected[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[2]~5_combout\ = (\ucfd|Equal1~1_combout\ & ((\fd|MuxRegRam|selected[2]~4_combout\))) # (!\ucfd|Equal1~1_combout\ & (\fd|ALU|final|selected[2]~124_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Equal1~1_combout\,
	datac => \fd|ALU|final|selected[2]~124_combout\,
	datad => \fd|MuxRegRam|selected[2]~4_combout\,
	combout => \fd|MuxRegRam|selected[2]~5_combout\);

-- Location: FF_X60_Y43_N21
\fd|BankRegister|add1to14|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~5_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to14|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to14|DOUT\(2));

-- Location: LCCOMB_X61_Y48_N4
\fd|BankRegister|muxA|selected[2]~630\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[2]~630_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to12|DOUT\(2))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to10|DOUT\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to12|DOUT\(2),
	datac => \fd|BankRegister|add1to10|DOUT\(2),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[2]~630_combout\);

-- Location: LCCOMB_X61_Y48_N30
\fd|BankRegister|muxA|selected[2]~631\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[2]~631_combout\ = (\fd|BankRegister|muxA|selected[2]~630_combout\ & (((\fd|BankRegister|add1to16|DOUT\(2)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[2]~630_combout\ & (\fd|BankRegister|add1to14|DOUT\(2) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to14|DOUT\(2),
	datab => \fd|BankRegister|muxA|selected[2]~630_combout\,
	datac => \fd|BankRegister|add1to16|DOUT\(2),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[2]~631_combout\);

-- Location: LCCOMB_X58_Y47_N16
\fd|BankRegister|muxA|selected[2]~637\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[2]~637_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to30|DOUT\(2))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|add1to26|DOUT\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|add1to30|DOUT\(2),
	datac => \fd|BankRegister|add1to26|DOUT\(2),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[2]~637_combout\);

-- Location: LCCOMB_X58_Y47_N6
\fd|BankRegister|muxA|selected[2]~638\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[2]~638_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[2]~637_combout\ & ((\fd|BankRegister|add1to32|DOUT\(2)))) # 
-- (!\fd|BankRegister|muxA|selected[2]~637_combout\ & (\fd|BankRegister|add1to28|DOUT\(2))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[2]~637_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|add1to28|DOUT\(2),
	datac => \fd|BankRegister|add1to32|DOUT\(2),
	datad => \fd|BankRegister|muxA|selected[2]~637_combout\,
	combout => \fd|BankRegister|muxA|selected[2]~638_combout\);

-- Location: LCCOMB_X59_Y46_N0
\fd|BankRegister|muxA|selected[2]~632\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[2]~632_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|add1to22|DOUT\(2)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|add1to18|DOUT\(2) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to22|DOUT\(2),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datac => \fd|BankRegister|add1to18|DOUT\(2),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[2]~632_combout\);

-- Location: LCCOMB_X59_Y46_N22
\fd|BankRegister|muxA|selected[2]~633\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[2]~633_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[2]~632_combout\ & ((\fd|BankRegister|add1to24|DOUT\(2)))) # 
-- (!\fd|BankRegister|muxA|selected[2]~632_combout\ & (\fd|BankRegister|add1to20|DOUT\(2))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[2]~632_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|add1to20|DOUT\(2),
	datac => \fd|BankRegister|add1to24|DOUT\(2),
	datad => \fd|BankRegister|muxA|selected[2]~632_combout\,
	combout => \fd|BankRegister|muxA|selected[2]~633_combout\);

-- Location: LCCOMB_X59_Y50_N18
\fd|BankRegister|muxA|selected[2]~634\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[2]~634_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to4|DOUT\(2))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to2|DOUT\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to4|DOUT\(2),
	datac => \fd|BankRegister|add1to2|DOUT\(2),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[2]~634_combout\);

-- Location: LCCOMB_X59_Y50_N8
\fd|BankRegister|muxA|selected[2]~635\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[2]~635_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[2]~634_combout\ & (\fd|BankRegister|add1to8|DOUT\(2))) # 
-- (!\fd|BankRegister|muxA|selected[2]~634_combout\ & ((\fd|BankRegister|add1to6|DOUT\(2)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[2]~634_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to8|DOUT\(2),
	datac => \fd|BankRegister|add1to6|DOUT\(2),
	datad => \fd|BankRegister|muxA|selected[2]~634_combout\,
	combout => \fd|BankRegister|muxA|selected[2]~635_combout\);

-- Location: LCCOMB_X59_Y44_N28
\fd|BankRegister|muxA|selected[2]~636\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[2]~636_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[2]~633_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & \fd|BankRegister|muxA|selected[2]~635_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|muxA|selected[2]~633_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datad => \fd|BankRegister|muxA|selected[2]~635_combout\,
	combout => \fd|BankRegister|muxA|selected[2]~636_combout\);

-- Location: LCCOMB_X59_Y44_N2
\fd|BankRegister|muxA|selected[2]~639\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[2]~639_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[2]~636_combout\ & ((\fd|BankRegister|muxA|selected[2]~638_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[2]~636_combout\ & (\fd|BankRegister|muxA|selected[2]~631_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[2]~636_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[2]~631_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|muxA|selected[2]~638_combout\,
	datad => \fd|BankRegister|muxA|selected[2]~636_combout\,
	combout => \fd|BankRegister|muxA|selected[2]~639_combout\);

-- Location: LCCOMB_X57_Y40_N12
\fd|BankRegister|muxA|selected[2]~647\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[2]~647_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to15|DOUT\(2)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|add1to7|DOUT\(2) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to15|DOUT\(2),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to7|DOUT\(2),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[2]~647_combout\);

-- Location: LCCOMB_X59_Y40_N2
\fd|BankRegister|muxA|selected[2]~648\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[2]~648_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[2]~647_combout\ & (\fd|BankRegister|add1to31|DOUT\(2))) # 
-- (!\fd|BankRegister|muxA|selected[2]~647_combout\ & ((\fd|BankRegister|add1to23|DOUT\(2)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[2]~647_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to31|DOUT\(2),
	datac => \fd|BankRegister|add1to23|DOUT\(2),
	datad => \fd|BankRegister|muxA|selected[2]~647_combout\,
	combout => \fd|BankRegister|muxA|selected[2]~648_combout\);

-- Location: LCCOMB_X58_Y42_N16
\fd|BankRegister|muxA|selected[2]~640\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[2]~640_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to19|DOUT\(2)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to3|DOUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to3|DOUT\(2),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to19|DOUT\(2),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[2]~640_combout\);

-- Location: LCCOMB_X58_Y42_N14
\fd|BankRegister|muxA|selected[2]~641\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[2]~641_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[2]~640_combout\ & ((\fd|BankRegister|add1to27|DOUT\(2)))) # 
-- (!\fd|BankRegister|muxA|selected[2]~640_combout\ & (\fd|BankRegister|add1to11|DOUT\(2))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[2]~640_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to11|DOUT\(2),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to27|DOUT\(2),
	datad => \fd|BankRegister|muxA|selected[2]~640_combout\,
	combout => \fd|BankRegister|muxA|selected[2]~641_combout\);

-- Location: LCCOMB_X58_Y44_N6
\fd|BankRegister|muxA|selected[2]~644\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[2]~644_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to17|DOUT\(2)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to1|DOUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to1|DOUT\(2),
	datab => \fd|BankRegister|add1to17|DOUT\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[2]~644_combout\);

-- Location: LCCOMB_X58_Y44_N8
\fd|BankRegister|muxA|selected[2]~645\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[2]~645_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[2]~644_combout\ & ((\fd|BankRegister|add1to25|DOUT\(2)))) # 
-- (!\fd|BankRegister|muxA|selected[2]~644_combout\ & (\fd|BankRegister|add1to9|DOUT\(2))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[2]~644_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to9|DOUT\(2),
	datab => \fd|BankRegister|add1to25|DOUT\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datad => \fd|BankRegister|muxA|selected[2]~644_combout\,
	combout => \fd|BankRegister|muxA|selected[2]~645_combout\);

-- Location: LCCOMB_X57_Y44_N20
\fd|BankRegister|muxA|selected[2]~642\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[2]~642_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to13|DOUT\(2))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to5|DOUT\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to13|DOUT\(2),
	datac => \fd|BankRegister|add1to5|DOUT\(2),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[2]~642_combout\);

-- Location: LCCOMB_X57_Y44_N14
\fd|BankRegister|muxA|selected[2]~643\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[2]~643_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[2]~642_combout\ & ((\fd|BankRegister|add1to29|DOUT\(2)))) # 
-- (!\fd|BankRegister|muxA|selected[2]~642_combout\ & (\fd|BankRegister|add1to21|DOUT\(2))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[2]~642_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to21|DOUT\(2),
	datac => \fd|BankRegister|add1to29|DOUT\(2),
	datad => \fd|BankRegister|muxA|selected[2]~642_combout\,
	combout => \fd|BankRegister|muxA|selected[2]~643_combout\);

-- Location: LCCOMB_X58_Y44_N14
\fd|BankRegister|muxA|selected[2]~646\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[2]~646_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\) # ((\fd|BankRegister|muxA|selected[2]~643_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|muxA|selected[2]~645_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|muxA|selected[2]~645_combout\,
	datad => \fd|BankRegister|muxA|selected[2]~643_combout\,
	combout => \fd|BankRegister|muxA|selected[2]~646_combout\);

-- Location: LCCOMB_X59_Y44_N8
\fd|BankRegister|muxA|selected[2]~649\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[2]~649_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[2]~646_combout\ & (\fd|BankRegister|muxA|selected[2]~648_combout\)) # 
-- (!\fd|BankRegister|muxA|selected[2]~646_combout\ & ((\fd|BankRegister|muxA|selected[2]~641_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[2]~646_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[2]~648_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|muxA|selected[2]~641_combout\,
	datad => \fd|BankRegister|muxA|selected[2]~646_combout\,
	combout => \fd|BankRegister|muxA|selected[2]~649_combout\);

-- Location: LCCOMB_X60_Y45_N22
\fd|BankRegister|muxA|selected[2]~650\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[2]~650_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & (\fd|BankRegister|muxA|selected[2]~639_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & 
-- ((\fd|BankRegister|muxA|selected[2]~649_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\,
	datac => \fd|BankRegister|muxA|selected[2]~639_combout\,
	datad => \fd|BankRegister|muxA|selected[2]~649_combout\,
	combout => \fd|BankRegister|muxA|selected[2]~650_combout\);

-- Location: LCCOMB_X58_Y41_N28
\fd|ALU|final|selected[2]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[2]~123_combout\ = \fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[2]~32_combout\ $ (((\fd|UCalu|output\(1) & \fd|ALU|adder|addsloop:1:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(1),
	datab => \fd|ALU|adder|addsloop:1:add1to31|vaium~0_combout\,
	datac => \fd|UCalu|output\(2),
	datad => \fd|MuxSaidaBankRegister|selected[2]~32_combout\,
	combout => \fd|ALU|final|selected[2]~123_combout\);

-- Location: LCCOMB_X58_Y41_N26
\fd|ALU|final|selected[2]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[2]~124_combout\ = (\fd|BankRegister|muxA|selected[2]~650_combout\ & (\fd|UCalu|output\(1) $ (((\fd|UCalu|output\(0)) # (\fd|ALU|final|selected[2]~123_combout\))))) # (!\fd|BankRegister|muxA|selected[2]~650_combout\ & 
-- (\fd|ALU|final|selected[2]~123_combout\ & (\fd|UCalu|output\(1) $ (\fd|UCalu|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(1),
	datab => \fd|BankRegister|muxA|selected[2]~650_combout\,
	datac => \fd|UCalu|output\(0),
	datad => \fd|ALU|final|selected[2]~123_combout\,
	combout => \fd|ALU|final|selected[2]~124_combout\);

-- Location: FF_X63_Y45_N15
\fd|Ram|ram_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|muxB|selected[1]~670_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(13));

-- Location: LCCOMB_X63_Y45_N20
\fd|Ram|ram_rtl_0_bypass[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[14]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[14]~feeder_combout\);

-- Location: FF_X63_Y45_N21
\fd|Ram|ram_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(14));

-- Location: LCCOMB_X63_Y45_N18
\fd|MuxRegRam|selected[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[1]~2_combout\ = (\fd|Ram|ram_rtl_0_bypass\(14) & (\fd|Ram|ram_rtl_0|auto_generated|ram_block1a1\)) # (!\fd|Ram|ram_rtl_0_bypass\(14) & ((\fd|Ram|ram_rtl_0_bypass\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a1\,
	datac => \fd|Ram|ram_rtl_0_bypass\(13),
	datad => \fd|Ram|ram_rtl_0_bypass\(14),
	combout => \fd|MuxRegRam|selected[1]~2_combout\);

-- Location: LCCOMB_X59_Y41_N12
\fd|MuxRegRam|selected[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[1]~3_combout\ = (\ucfd|Equal1~1_combout\ & (\fd|MuxRegRam|selected[1]~2_combout\)) # (!\ucfd|Equal1~1_combout\ & ((\fd|ALU|final|selected[1]~126_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|MuxRegRam|selected[1]~2_combout\,
	datac => \fd|ALU|final|selected[1]~126_combout\,
	datad => \ucfd|Equal1~1_combout\,
	combout => \fd|MuxRegRam|selected[1]~3_combout\);

-- Location: FF_X59_Y41_N13
\fd|BankRegister|add1to31|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|MuxRegRam|selected[1]~3_combout\,
	ena => \fd|BankRegister|add1to31|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to31|DOUT\(1));

-- Location: LCCOMB_X60_Y42_N12
\fd|BankRegister|muxA|selected[1]~668\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[1]~668_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to23|DOUT\(1)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|add1to7|DOUT\(1) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to23|DOUT\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to7|DOUT\(1),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[1]~668_combout\);

-- Location: LCCOMB_X60_Y42_N6
\fd|BankRegister|muxA|selected[1]~669\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[1]~669_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[1]~668_combout\ & (\fd|BankRegister|add1to31|DOUT\(1))) # 
-- (!\fd|BankRegister|muxA|selected[1]~668_combout\ & ((\fd|BankRegister|add1to15|DOUT\(1)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[1]~668_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to31|DOUT\(1),
	datac => \fd|BankRegister|add1to15|DOUT\(1),
	datad => \fd|BankRegister|muxA|selected[1]~668_combout\,
	combout => \fd|BankRegister|muxA|selected[1]~669_combout\);

-- Location: LCCOMB_X58_Y39_N0
\fd|BankRegister|muxA|selected[1]~661\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[1]~661_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|add1to21|DOUT\(1)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to5|DOUT\(1) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to5|DOUT\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to21|DOUT\(1),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[1]~661_combout\);

-- Location: LCCOMB_X58_Y39_N22
\fd|BankRegister|muxA|selected[1]~662\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[1]~662_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[1]~661_combout\ & ((\fd|BankRegister|add1to29|DOUT\(1)))) # 
-- (!\fd|BankRegister|muxA|selected[1]~661_combout\ & (\fd|BankRegister|add1to13|DOUT\(1))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[1]~661_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to13|DOUT\(1),
	datac => \fd|BankRegister|add1to29|DOUT\(1),
	datad => \fd|BankRegister|muxA|selected[1]~661_combout\,
	combout => \fd|BankRegister|muxA|selected[1]~662_combout\);

-- Location: LCCOMB_X59_Y39_N4
\fd|BankRegister|muxA|selected[1]~663\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[1]~663_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to11|DOUT\(1)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|add1to3|DOUT\(1) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to11|DOUT\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to3|DOUT\(1),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[1]~663_combout\);

-- Location: LCCOMB_X59_Y42_N2
\fd|BankRegister|muxA|selected[1]~664\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[1]~664_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[1]~663_combout\ & ((\fd|BankRegister|add1to27|DOUT\(1)))) # 
-- (!\fd|BankRegister|muxA|selected[1]~663_combout\ & (\fd|BankRegister|add1to19|DOUT\(1))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[1]~663_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|BankRegister|add1to19|DOUT\(1),
	datac => \fd|BankRegister|add1to27|DOUT\(1),
	datad => \fd|BankRegister|muxA|selected[1]~663_combout\,
	combout => \fd|BankRegister|muxA|selected[1]~664_combout\);

-- Location: LCCOMB_X55_Y40_N12
\fd|BankRegister|muxA|selected[1]~665\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[1]~665_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to9|DOUT\(1))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|add1to1|DOUT\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to9|DOUT\(1),
	datab => \fd|BankRegister|add1to1|DOUT\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	combout => \fd|BankRegister|muxA|selected[1]~665_combout\);

-- Location: LCCOMB_X59_Y42_N10
\fd|BankRegister|muxA|selected[1]~666\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[1]~666_combout\ = (\fd|BankRegister|muxA|selected[1]~665_combout\ & (((\fd|BankRegister|add1to25|DOUT\(1)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[1]~665_combout\ & (\fd|BankRegister|add1to17|DOUT\(1) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to17|DOUT\(1),
	datab => \fd|BankRegister|add1to25|DOUT\(1),
	datac => \fd|BankRegister|muxA|selected[1]~665_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[1]~666_combout\);

-- Location: LCCOMB_X59_Y42_N20
\fd|BankRegister|muxA|selected[1]~667\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[1]~667_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[1]~664_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & \fd|BankRegister|muxA|selected[1]~666_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|muxA|selected[1]~664_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datad => \fd|BankRegister|muxA|selected[1]~666_combout\,
	combout => \fd|BankRegister|muxA|selected[1]~667_combout\);

-- Location: LCCOMB_X59_Y42_N6
\fd|BankRegister|muxA|selected[1]~670\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[1]~670_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[1]~667_combout\ & (\fd|BankRegister|muxA|selected[1]~669_combout\)) # 
-- (!\fd|BankRegister|muxA|selected[1]~667_combout\ & ((\fd|BankRegister|muxA|selected[1]~662_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[1]~667_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[1]~669_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datac => \fd|BankRegister|muxA|selected[1]~662_combout\,
	datad => \fd|BankRegister|muxA|selected[1]~667_combout\,
	combout => \fd|BankRegister|muxA|selected[1]~670_combout\);

-- Location: LCCOMB_X58_Y46_N20
\fd|BankRegister|muxA|selected[1]~651\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[1]~651_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to20|DOUT\(1)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|add1to18|DOUT\(1) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to20|DOUT\(1),
	datab => \fd|BankRegister|add1to18|DOUT\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[1]~651_combout\);

-- Location: LCCOMB_X58_Y46_N2
\fd|BankRegister|muxA|selected[1]~652\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[1]~652_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[1]~651_combout\ & (\fd|BankRegister|add1to24|DOUT\(1))) # 
-- (!\fd|BankRegister|muxA|selected[1]~651_combout\ & ((\fd|BankRegister|add1to22|DOUT\(1)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[1]~651_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to24|DOUT\(1),
	datab => \fd|BankRegister|add1to22|DOUT\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datad => \fd|BankRegister|muxA|selected[1]~651_combout\,
	combout => \fd|BankRegister|muxA|selected[1]~652_combout\);

-- Location: LCCOMB_X57_Y42_N18
\fd|BankRegister|muxA|selected[1]~658\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[1]~658_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to28|DOUT\(1)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|add1to26|DOUT\(1) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datab => \fd|BankRegister|add1to28|DOUT\(1),
	datac => \fd|BankRegister|add1to26|DOUT\(1),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[1]~658_combout\);

-- Location: LCCOMB_X57_Y42_N20
\fd|BankRegister|muxA|selected[1]~659\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[1]~659_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|muxA|selected[1]~658_combout\ & ((\fd|BankRegister|add1to32|DOUT\(1)))) # 
-- (!\fd|BankRegister|muxA|selected[1]~658_combout\ & (\fd|BankRegister|add1to30|DOUT\(1))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|muxA|selected[1]~658_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to30|DOUT\(1),
	datac => \fd|BankRegister|add1to32|DOUT\(1),
	datad => \fd|BankRegister|muxA|selected[1]~658_combout\,
	combout => \fd|BankRegister|muxA|selected[1]~659_combout\);

-- Location: LCCOMB_X56_Y42_N0
\fd|BankRegister|muxA|selected[1]~653\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[1]~653_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|add1to14|DOUT\(1)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|add1to10|DOUT\(1) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to14|DOUT\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datac => \fd|BankRegister|add1to10|DOUT\(1),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[1]~653_combout\);

-- Location: LCCOMB_X56_Y42_N26
\fd|BankRegister|muxA|selected[1]~654\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[1]~654_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[1]~653_combout\ & ((\fd|BankRegister|add1to16|DOUT\(1)))) # 
-- (!\fd|BankRegister|muxA|selected[1]~653_combout\ & (\fd|BankRegister|add1to12|DOUT\(1))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[1]~653_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to12|DOUT\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to16|DOUT\(1),
	datad => \fd|BankRegister|muxA|selected[1]~653_combout\,
	combout => \fd|BankRegister|muxA|selected[1]~654_combout\);

-- Location: LCCOMB_X59_Y50_N20
\fd|BankRegister|muxA|selected[1]~655\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[1]~655_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|add1to6|DOUT\(1)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to2|DOUT\(1) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to2|DOUT\(1),
	datac => \fd|BankRegister|add1to6|DOUT\(1),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[1]~655_combout\);

-- Location: LCCOMB_X59_Y50_N22
\fd|BankRegister|muxA|selected[1]~656\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[1]~656_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[1]~655_combout\ & (\fd|BankRegister|add1to8|DOUT\(1))) # 
-- (!\fd|BankRegister|muxA|selected[1]~655_combout\ & ((\fd|BankRegister|add1to4|DOUT\(1)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[1]~655_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to8|DOUT\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to4|DOUT\(1),
	datad => \fd|BankRegister|muxA|selected[1]~655_combout\,
	combout => \fd|BankRegister|muxA|selected[1]~656_combout\);

-- Location: LCCOMB_X59_Y42_N18
\fd|BankRegister|muxA|selected[1]~657\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[1]~657_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|muxA|selected[1]~654_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[1]~656_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|muxA|selected[1]~654_combout\,
	datad => \fd|BankRegister|muxA|selected[1]~656_combout\,
	combout => \fd|BankRegister|muxA|selected[1]~657_combout\);

-- Location: LCCOMB_X59_Y42_N12
\fd|BankRegister|muxA|selected[1]~660\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[1]~660_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[1]~657_combout\ & ((\fd|BankRegister|muxA|selected[1]~659_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[1]~657_combout\ & (\fd|BankRegister|muxA|selected[1]~652_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[1]~657_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[1]~652_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|muxA|selected[1]~659_combout\,
	datad => \fd|BankRegister|muxA|selected[1]~657_combout\,
	combout => \fd|BankRegister|muxA|selected[1]~660_combout\);

-- Location: LCCOMB_X60_Y45_N24
\fd|BankRegister|muxA|selected[1]~671\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[1]~671_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & ((\fd|BankRegister|muxA|selected[1]~660_combout\))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & 
-- (\fd|BankRegister|muxA|selected[1]~670_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\,
	datac => \fd|BankRegister|muxA|selected[1]~670_combout\,
	datad => \fd|BankRegister|muxA|selected[1]~660_combout\,
	combout => \fd|BankRegister|muxA|selected[1]~671_combout\);

-- Location: LCCOMB_X59_Y41_N10
\fd|ALU|final|selected[1]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[1]~125_combout\ = \fd|MuxSaidaBankRegister|selected[1]~34_combout\ $ (\fd|UCalu|output\(2) $ (((\fd|UCalu|output\(1) & \fd|ALU|adder|a0|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxSaidaBankRegister|selected[1]~34_combout\,
	datab => \fd|UCalu|output\(1),
	datac => \fd|UCalu|output\(2),
	datad => \fd|ALU|adder|a0|vaium~0_combout\,
	combout => \fd|ALU|final|selected[1]~125_combout\);

-- Location: LCCOMB_X59_Y41_N8
\fd|ALU|final|selected[1]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[1]~126_combout\ = (\fd|BankRegister|muxA|selected[1]~671_combout\ & (\fd|UCalu|output\(1) $ (((\fd|UCalu|output\(0)) # (\fd|ALU|final|selected[1]~125_combout\))))) # (!\fd|BankRegister|muxA|selected[1]~671_combout\ & 
-- (\fd|ALU|final|selected[1]~125_combout\ & (\fd|UCalu|output\(0) $ (\fd|UCalu|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(0),
	datab => \fd|UCalu|output\(1),
	datac => \fd|BankRegister|muxA|selected[1]~671_combout\,
	datad => \fd|ALU|final|selected[1]~125_combout\,
	combout => \fd|ALU|final|selected[1]~126_combout\);

-- Location: FF_X53_Y45_N11
\fd|Ram|ram_rtl_0_bypass[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|BankRegister|muxB|selected[31]~668_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(73));

-- Location: LCCOMB_X53_Y45_N12
\fd|Ram|ram_rtl_0_bypass[74]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[74]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[74]~feeder_combout\);

-- Location: FF_X53_Y45_N13
\fd|Ram|ram_rtl_0_bypass[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[74]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(74));

-- Location: LCCOMB_X53_Y45_N10
\fd|MuxRegRam|selected[31]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[31]~62_combout\ = (\fd|Ram|ram_rtl_0_bypass\(74) & (\fd|Ram|ram_rtl_0|auto_generated|ram_block1a31\)) # (!\fd|Ram|ram_rtl_0_bypass\(74) & ((\fd|Ram|ram_rtl_0_bypass\(73))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a31\,
	datac => \fd|Ram|ram_rtl_0_bypass\(73),
	datad => \fd|Ram|ram_rtl_0_bypass\(74),
	combout => \fd|MuxRegRam|selected[31]~62_combout\);

-- Location: LCCOMB_X53_Y41_N0
\fd|ALU|choiceB|selected[31]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|choiceB|selected[31]~1_combout\ = \fd|UCalu|output\(2) $ (((\ucfd|Mux3~0_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~110_combout\))) # (!\ucfd|Mux3~0_combout\ & (\fd|BankRegister|muxB|selected[31]~668_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Mux3~0_combout\,
	datab => \fd|BankRegister|muxB|selected[31]~668_combout\,
	datac => \fd|UCalu|output\(2),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[15]~110_combout\,
	combout => \fd|ALU|choiceB|selected[31]~1_combout\);

-- Location: LCCOMB_X55_Y39_N8
\fd|MuxSaidaBankRegister|selected[30]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[30]~3_combout\ = (\fd|MuxSaidaBankRegister|selected[31]~2_combout\) # ((!\ucfd|Mux3~0_combout\ & \fd|BankRegister|muxB|selected[30]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Mux3~0_combout\,
	datac => \fd|MuxSaidaBankRegister|selected[31]~2_combout\,
	datad => \fd|BankRegister|muxB|selected[30]~40_combout\,
	combout => \fd|MuxSaidaBankRegister|selected[30]~3_combout\);

-- Location: LCCOMB_X55_Y41_N16
\fd|ALU|adder|addsloop:30:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:30:add1to31|vaium~0_combout\ = (\fd|BankRegister|muxA|selected[30]~62_combout\ & ((\fd|ALU|adder|addsloop:29:add1to31|vaium~0_combout\) # (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[30]~3_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[30]~62_combout\ & (\fd|ALU|adder|addsloop:29:add1to31|vaium~0_combout\ & (\fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[30]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(2),
	datab => \fd|MuxSaidaBankRegister|selected[30]~3_combout\,
	datac => \fd|BankRegister|muxA|selected[30]~62_combout\,
	datad => \fd|ALU|adder|addsloop:29:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:30:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X55_Y41_N26
\fd|ALU|final|selected[31]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[31]~66_combout\ = (\fd|ALU|final|selected[1]~62_combout\ & (\fd|BankRegister|muxA|selected[31]~41_combout\ $ (\fd|ALU|choiceB|selected[31]~1_combout\ $ (\fd|ALU|adder|addsloop:30:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[1]~62_combout\,
	datab => \fd|BankRegister|muxA|selected[31]~41_combout\,
	datac => \fd|ALU|choiceB|selected[31]~1_combout\,
	datad => \fd|ALU|adder|addsloop:30:add1to31|vaium~0_combout\,
	combout => \fd|ALU|final|selected[31]~66_combout\);

-- Location: LCCOMB_X53_Y41_N22
\fd|ALU|final|selected[31]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[31]~67_combout\ = (!\fd|UCalu|output\(1) & ((\fd|ALU|choiceB|selected[31]~1_combout\ & ((\fd|BankRegister|muxA|selected[31]~41_combout\) # (\fd|UCalu|output\(0)))) # (!\fd|ALU|choiceB|selected[31]~1_combout\ & 
-- (\fd|BankRegister|muxA|selected[31]~41_combout\ & \fd|UCalu|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(1),
	datab => \fd|ALU|choiceB|selected[31]~1_combout\,
	datac => \fd|BankRegister|muxA|selected[31]~41_combout\,
	datad => \fd|UCalu|output\(0),
	combout => \fd|ALU|final|selected[31]~67_combout\);

-- Location: LCCOMB_X55_Y41_N14
\fd|MuxRegRam|selected[31]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[31]~63_combout\ = (\ucfd|Equal1~1_combout\ & (\fd|MuxRegRam|selected[31]~62_combout\)) # (!\ucfd|Equal1~1_combout\ & (((\fd|ALU|final|selected[31]~66_combout\) # (\fd|ALU|final|selected[31]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxRegRam|selected[31]~62_combout\,
	datab => \ucfd|Equal1~1_combout\,
	datac => \fd|ALU|final|selected[31]~66_combout\,
	datad => \fd|ALU|final|selected[31]~67_combout\,
	combout => \fd|MuxRegRam|selected[31]~63_combout\);

-- Location: FF_X53_Y43_N7
\fd|BankRegister|add1to10|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~63_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to10|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to10|DOUT\(31));

-- Location: LCCOMB_X53_Y43_N0
\fd|BankRegister|muxA|selected[31]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[31]~23_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|add1to14|DOUT\(31)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|BankRegister|add1to10|DOUT\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to10|DOUT\(31),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to14|DOUT\(31),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[31]~23_combout\);

-- Location: LCCOMB_X54_Y43_N8
\fd|BankRegister|muxA|selected[31]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[31]~24_combout\ = (\fd|BankRegister|muxA|selected[31]~23_combout\ & (((\fd|BankRegister|add1to16|DOUT\(31))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))) # 
-- (!\fd|BankRegister|muxA|selected[31]~23_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to12|DOUT\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[31]~23_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to12|DOUT\(31),
	datad => \fd|BankRegister|add1to16|DOUT\(31),
	combout => \fd|BankRegister|muxA|selected[31]~24_combout\);

-- Location: LCCOMB_X50_Y46_N8
\fd|BankRegister|muxA|selected[31]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[31]~25_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|BankRegister|add1to6|DOUT\(31)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|BankRegister|add1to2|DOUT\(31) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to6|DOUT\(31),
	datab => \fd|BankRegister|add1to2|DOUT\(31),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[31]~25_combout\);

-- Location: LCCOMB_X50_Y46_N26
\fd|BankRegister|muxA|selected[31]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[31]~26_combout\ = (\fd|BankRegister|muxA|selected[31]~25_combout\ & (((\fd|BankRegister|add1to8|DOUT\(31)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[31]~25_combout\ & (\fd|BankRegister|add1to4|DOUT\(31) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to4|DOUT\(31),
	datab => \fd|BankRegister|add1to8|DOUT\(31),
	datac => \fd|BankRegister|muxA|selected[31]~25_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[31]~26_combout\);

-- Location: LCCOMB_X61_Y46_N12
\fd|BankRegister|muxA|selected[31]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[31]~27_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|muxA|selected[31]~24_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[31]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|muxA|selected[31]~24_combout\,
	datad => \fd|BankRegister|muxA|selected[31]~26_combout\,
	combout => \fd|BankRegister|muxA|selected[31]~27_combout\);

-- Location: LCCOMB_X54_Y42_N8
\fd|BankRegister|muxA|selected[31]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[31]~21_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to20|DOUT\(31)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to18|DOUT\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|BankRegister|add1to18|DOUT\(31),
	datac => \fd|BankRegister|add1to20|DOUT\(31),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	combout => \fd|BankRegister|muxA|selected[31]~21_combout\);

-- Location: LCCOMB_X53_Y42_N26
\fd|BankRegister|muxA|selected[31]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[31]~22_combout\ = (\fd|BankRegister|muxA|selected[31]~21_combout\ & (((\fd|BankRegister|add1to24|DOUT\(31)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[31]~21_combout\ & (\fd|BankRegister|add1to22|DOUT\(31) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[31]~21_combout\,
	datab => \fd|BankRegister|add1to22|DOUT\(31),
	datac => \fd|BankRegister|add1to24|DOUT\(31),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[31]~22_combout\);

-- Location: LCCOMB_X55_Y44_N18
\fd|BankRegister|muxA|selected[31]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[31]~28_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (\fd|BankRegister|add1to28|DOUT\(31))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|add1to26|DOUT\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datac => \fd|BankRegister|add1to28|DOUT\(31),
	datad => \fd|BankRegister|add1to26|DOUT\(31),
	combout => \fd|BankRegister|muxA|selected[31]~28_combout\);

-- Location: LCCOMB_X55_Y44_N16
\fd|BankRegister|muxA|selected[31]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[31]~29_combout\ = (\fd|BankRegister|muxA|selected[31]~28_combout\ & ((\fd|BankRegister|add1to32|DOUT\(31)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[31]~28_combout\ & (((\fd|BankRegister|add1to30|DOUT\(31) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to32|DOUT\(31),
	datab => \fd|BankRegister|muxA|selected[31]~28_combout\,
	datac => \fd|BankRegister|add1to30|DOUT\(31),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[31]~29_combout\);

-- Location: LCCOMB_X61_Y46_N10
\fd|BankRegister|muxA|selected[31]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[31]~30_combout\ = (\fd|BankRegister|muxA|selected[31]~27_combout\ & (((\fd|BankRegister|muxA|selected[31]~29_combout\) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[31]~27_combout\ & (\fd|BankRegister|muxA|selected[31]~22_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[31]~27_combout\,
	datab => \fd|BankRegister|muxA|selected[31]~22_combout\,
	datac => \fd|BankRegister|muxA|selected[31]~29_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[31]~30_combout\);

-- Location: LCCOMB_X56_Y40_N14
\fd|BankRegister|muxA|selected[31]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[31]~38_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to23|DOUT\(31)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to7|DOUT\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to7|DOUT\(31),
	datac => \fd|BankRegister|add1to23|DOUT\(31),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[31]~38_combout\);

-- Location: LCCOMB_X54_Y41_N22
\fd|BankRegister|muxA|selected[31]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[31]~39_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[31]~38_combout\ & ((\fd|BankRegister|add1to31|DOUT\(31)))) # 
-- (!\fd|BankRegister|muxA|selected[31]~38_combout\ & (\fd|BankRegister|add1to15|DOUT\(31))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[31]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to15|DOUT\(31),
	datac => \fd|BankRegister|add1to31|DOUT\(31),
	datad => \fd|BankRegister|muxA|selected[31]~38_combout\,
	combout => \fd|BankRegister|muxA|selected[31]~39_combout\);

-- Location: LCCOMB_X54_Y40_N8
\fd|BankRegister|muxA|selected[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[31]~31_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to21|DOUT\(31)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (\fd|BankRegister|add1to5|DOUT\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to5|DOUT\(31),
	datac => \fd|BankRegister|add1to21|DOUT\(31),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[31]~31_combout\);

-- Location: LCCOMB_X54_Y39_N2
\fd|BankRegister|muxA|selected[31]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[31]~32_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|BankRegister|muxA|selected[31]~31_combout\ & ((\fd|BankRegister|add1to29|DOUT\(31)))) # 
-- (!\fd|BankRegister|muxA|selected[31]~31_combout\ & (\fd|BankRegister|add1to13|DOUT\(31))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|muxA|selected[31]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|BankRegister|add1to13|DOUT\(31),
	datac => \fd|BankRegister|add1to29|DOUT\(31),
	datad => \fd|BankRegister|muxA|selected[31]~31_combout\,
	combout => \fd|BankRegister|muxA|selected[31]~32_combout\);

-- Location: LCCOMB_X59_Y38_N18
\fd|BankRegister|muxA|selected[31]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[31]~33_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\) # ((\fd|BankRegister|add1to11|DOUT\(31))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|add1to3|DOUT\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to11|DOUT\(31),
	datad => \fd|BankRegister|add1to3|DOUT\(31),
	combout => \fd|BankRegister|muxA|selected[31]~33_combout\);

-- Location: LCCOMB_X58_Y42_N12
\fd|BankRegister|muxA|selected[31]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[31]~34_combout\ = (\fd|BankRegister|muxA|selected[31]~33_combout\ & ((\fd|BankRegister|add1to27|DOUT\(31)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[31]~33_combout\ & (((\fd|BankRegister|add1to19|DOUT\(31) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[31]~33_combout\,
	datab => \fd|BankRegister|add1to27|DOUT\(31),
	datac => \fd|BankRegister|add1to19|DOUT\(31),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[31]~34_combout\);

-- Location: LCCOMB_X58_Y38_N10
\fd|BankRegister|muxA|selected[31]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[31]~35_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (((\fd|BankRegister|add1to9|DOUT\(31)) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\ & (\fd|BankRegister|add1to1|DOUT\(31) & ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to1|DOUT\(31),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[24]~98_combout\,
	datac => \fd|BankRegister|add1to9|DOUT\(31),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	combout => \fd|BankRegister|muxA|selected[31]~35_combout\);

-- Location: LCCOMB_X58_Y38_N28
\fd|BankRegister|muxA|selected[31]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[31]~36_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & ((\fd|BankRegister|muxA|selected[31]~35_combout\ & (\fd|BankRegister|add1to25|DOUT\(31))) # 
-- (!\fd|BankRegister|muxA|selected[31]~35_combout\ & ((\fd|BankRegister|add1to17|DOUT\(31)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\ & (((\fd|BankRegister|muxA|selected[31]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to25|DOUT\(31),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[25]~92_combout\,
	datac => \fd|BankRegister|add1to17|DOUT\(31),
	datad => \fd|BankRegister|muxA|selected[31]~35_combout\,
	combout => \fd|BankRegister|muxA|selected[31]~36_combout\);

-- Location: LCCOMB_X61_Y46_N8
\fd|BankRegister|muxA|selected[31]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[31]~37_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & ((\fd|BankRegister|muxA|selected[31]~34_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\ & (((\fd|BankRegister|muxA|selected[31]~36_combout\ & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[31]~34_combout\,
	datab => \fd|BankRegister|muxA|selected[31]~36_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[22]~86_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[31]~37_combout\);

-- Location: LCCOMB_X61_Y46_N2
\fd|BankRegister|muxA|selected[31]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[31]~40_combout\ = (\fd|BankRegister|muxA|selected[31]~37_combout\ & ((\fd|BankRegister|muxA|selected[31]~39_combout\) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\)))) # 
-- (!\fd|BankRegister|muxA|selected[31]~37_combout\ & (((\fd|BankRegister|muxA|selected[31]~32_combout\ & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[31]~39_combout\,
	datab => \fd|BankRegister|muxA|selected[31]~32_combout\,
	datac => \fd|BankRegister|muxA|selected[31]~37_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[23]~104_combout\,
	combout => \fd|BankRegister|muxA|selected[31]~40_combout\);

-- Location: LCCOMB_X61_Y46_N20
\fd|BankRegister|muxA|selected[31]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxA|selected[31]~41_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & (\fd|BankRegister|muxA|selected[31]~30_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\ & 
-- ((\fd|BankRegister|muxA|selected[31]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxA|selected[31]~30_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[21]~80_combout\,
	datad => \fd|BankRegister|muxA|selected[31]~40_combout\,
	combout => \fd|BankRegister|muxA|selected[31]~41_combout\);

-- Location: LCCOMB_X50_Y41_N16
\fd|ALU|out4[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|out4[0]~0_combout\ = (!\fd|MuxSaidaBankRegister|selected[31]~2_combout\ & ((\ucfd|Mux3~0_combout\) # (!\fd|BankRegister|muxB|selected[31]~668_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxSaidaBankRegister|selected[31]~2_combout\,
	datab => \ucfd|Mux3~0_combout\,
	datad => \fd|BankRegister|muxB|selected[31]~668_combout\,
	combout => \fd|ALU|out4[0]~0_combout\);

-- Location: LCCOMB_X55_Y41_N10
\fd|ALU|out4[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|out4[0]~1_combout\ = (\fd|BankRegister|muxA|selected[31]~41_combout\ & ((\fd|ALU|adder|addsloop:30:add1to31|vaium~0_combout\ & ((\fd|ALU|out4[0]~0_combout\))) # (!\fd|ALU|adder|addsloop:30:add1to31|vaium~0_combout\ & (!\fd|UCalu|output\(2))))) # 
-- (!\fd|BankRegister|muxA|selected[31]~41_combout\ & ((\fd|ALU|adder|addsloop:30:add1to31|vaium~0_combout\ & (!\fd|UCalu|output\(2))) # (!\fd|ALU|adder|addsloop:30:add1to31|vaium~0_combout\ & ((!\fd|ALU|out4[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000101000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(2),
	datab => \fd|BankRegister|muxA|selected[31]~41_combout\,
	datac => \fd|ALU|out4[0]~0_combout\,
	datad => \fd|ALU|adder|addsloop:30:add1to31|vaium~0_combout\,
	combout => \fd|ALU|out4[0]~1_combout\);

-- Location: LCCOMB_X55_Y41_N28
\fd|ALU|final|selected[0]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[0]~61_combout\ = (\fd|ALU|final|selected[0]~60_combout\ & (((\fd|ALU|out4[0]~1_combout\)) # (!\fd|UCalu|output\(1)))) # (!\fd|ALU|final|selected[0]~60_combout\ & (\fd|UCalu|output\(1) & (\fd|ALU|adder|a0|soma~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[0]~60_combout\,
	datab => \fd|UCalu|output\(1),
	datac => \fd|ALU|adder|a0|soma~0_combout\,
	datad => \fd|ALU|out4[0]~1_combout\,
	combout => \fd|ALU|final|selected[0]~61_combout\);

-- Location: FF_X58_Y43_N25
\fd|Ram|ram_rtl_0_bypass[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|BankRegister|muxB|selected[21]~229_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(53));

-- Location: LCCOMB_X58_Y43_N2
\fd|Ram|ram_rtl_0_bypass[54]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[54]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[54]~feeder_combout\);

-- Location: FF_X58_Y43_N3
\fd|Ram|ram_rtl_0_bypass[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[54]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(54));

-- Location: LCCOMB_X58_Y43_N24
\fd|MuxRegRam|selected[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[21]~42_combout\ = (\fd|Ram|ram_rtl_0_bypass\(54) & (\fd|Ram|ram_rtl_0|auto_generated|ram_block1a21\)) # (!\fd|Ram|ram_rtl_0_bypass\(54) & ((\fd|Ram|ram_rtl_0_bypass\(53))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a21\,
	datac => \fd|Ram|ram_rtl_0_bypass\(53),
	datad => \fd|Ram|ram_rtl_0_bypass\(54),
	combout => \fd|MuxRegRam|selected[21]~42_combout\);

-- Location: LCCOMB_X57_Y41_N16
\fd|MuxRegRam|selected[21]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[21]~43_combout\ = (\ucfd|Equal1~1_combout\ & (\fd|MuxRegRam|selected[21]~42_combout\)) # (!\ucfd|Equal1~1_combout\ & ((\fd|ALU|final|selected[21]~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|MuxRegRam|selected[21]~42_combout\,
	datac => \fd|ALU|final|selected[21]~86_combout\,
	datad => \ucfd|Equal1~1_combout\,
	combout => \fd|MuxRegRam|selected[21]~43_combout\);

-- Location: FF_X55_Y44_N23
\fd|BankRegister|add1to28|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~43_combout\,
	sload => VCC,
	ena => \fd|BankRegister|add1to28|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to28|DOUT\(21));

-- Location: LCCOMB_X54_Y44_N8
\fd|BankRegister|muxB|selected[21]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[21]~216_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (\fd|BankRegister|add1to28|DOUT\(21))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to26|DOUT\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to28|DOUT\(21),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|add1to26|DOUT\(21),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[21]~216_combout\);

-- Location: LCCOMB_X54_Y44_N14
\fd|BankRegister|muxB|selected[21]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[21]~217_combout\ = (\fd|BankRegister|muxB|selected[21]~216_combout\ & (((\fd|BankRegister|add1to32|DOUT\(21)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[21]~216_combout\ & (\fd|BankRegister|add1to30|DOUT\(21) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[21]~216_combout\,
	datab => \fd|BankRegister|add1to30|DOUT\(21),
	datac => \fd|BankRegister|add1to32|DOUT\(21),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[21]~217_combout\);

-- Location: LCCOMB_X53_Y43_N10
\fd|BankRegister|muxB|selected[21]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[21]~211_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to14|DOUT\(21))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to10|DOUT\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to14|DOUT\(21),
	datac => \fd|BankRegister|add1to10|DOUT\(21),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[21]~211_combout\);

-- Location: LCCOMB_X54_Y43_N26
\fd|BankRegister|muxB|selected[21]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[21]~212_combout\ = (\fd|BankRegister|muxB|selected[21]~211_combout\ & (((\fd|BankRegister|add1to16|DOUT\(21)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[21]~211_combout\ & (\fd|BankRegister|add1to12|DOUT\(21) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[21]~211_combout\,
	datab => \fd|BankRegister|add1to12|DOUT\(21),
	datac => \fd|BankRegister|add1to16|DOUT\(21),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	combout => \fd|BankRegister|muxB|selected[21]~212_combout\);

-- Location: LCCOMB_X59_Y47_N24
\fd|BankRegister|muxB|selected[21]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[21]~213_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|add1to6|DOUT\(21))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|add1to2|DOUT\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to6|DOUT\(21),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datad => \fd|BankRegister|add1to2|DOUT\(21),
	combout => \fd|BankRegister|muxB|selected[21]~213_combout\);

-- Location: LCCOMB_X56_Y47_N6
\fd|BankRegister|muxB|selected[21]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[21]~214_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|muxB|selected[21]~213_combout\ & ((\fd|BankRegister|add1to8|DOUT\(21)))) # 
-- (!\fd|BankRegister|muxB|selected[21]~213_combout\ & (\fd|BankRegister|add1to4|DOUT\(21))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|muxB|selected[21]~213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to4|DOUT\(21),
	datac => \fd|BankRegister|add1to8|DOUT\(21),
	datad => \fd|BankRegister|muxB|selected[21]~213_combout\,
	combout => \fd|BankRegister|muxB|selected[21]~214_combout\);

-- Location: LCCOMB_X56_Y44_N0
\fd|BankRegister|muxB|selected[21]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[21]~215_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|muxB|selected[21]~212_combout\)) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[21]~214_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[21]~212_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datad => \fd|BankRegister|muxB|selected[21]~214_combout\,
	combout => \fd|BankRegister|muxB|selected[21]~215_combout\);

-- Location: LCCOMB_X56_Y46_N28
\fd|BankRegister|muxB|selected[21]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[21]~209_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|BankRegister|add1to20|DOUT\(21)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (((\fd|BankRegister|add1to18|DOUT\(21) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|BankRegister|add1to20|DOUT\(21),
	datac => \fd|BankRegister|add1to18|DOUT\(21),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[21]~209_combout\);

-- Location: LCCOMB_X57_Y46_N30
\fd|BankRegister|muxB|selected[21]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[21]~210_combout\ = (\fd|BankRegister|muxB|selected[21]~209_combout\ & ((\fd|BankRegister|add1to24|DOUT\(21)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[21]~209_combout\ & (((\fd|BankRegister|add1to22|DOUT\(21) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[21]~209_combout\,
	datab => \fd|BankRegister|add1to24|DOUT\(21),
	datac => \fd|BankRegister|add1to22|DOUT\(21),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	combout => \fd|BankRegister|muxB|selected[21]~210_combout\);

-- Location: LCCOMB_X57_Y44_N10
\fd|BankRegister|muxB|selected[21]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[21]~218_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|muxB|selected[21]~215_combout\ & (\fd|BankRegister|muxB|selected[21]~217_combout\)) # 
-- (!\fd|BankRegister|muxB|selected[21]~215_combout\ & ((\fd|BankRegister|muxB|selected[21]~210_combout\))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|muxB|selected[21]~215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|BankRegister|muxB|selected[21]~217_combout\,
	datac => \fd|BankRegister|muxB|selected[21]~215_combout\,
	datad => \fd|BankRegister|muxB|selected[21]~210_combout\,
	combout => \fd|BankRegister|muxB|selected[21]~218_combout\);

-- Location: LCCOMB_X61_Y39_N26
\fd|BankRegister|muxB|selected[21]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[21]~219_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\) # ((\fd|BankRegister|add1to21|DOUT\(21))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to5|DOUT\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to5|DOUT\(21),
	datad => \fd|BankRegister|add1to21|DOUT\(21),
	combout => \fd|BankRegister|muxB|selected[21]~219_combout\);

-- Location: LCCOMB_X61_Y39_N30
\fd|BankRegister|muxB|selected[21]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[21]~220_combout\ = (\fd|BankRegister|muxB|selected[21]~219_combout\ & ((\fd|BankRegister|add1to29|DOUT\(21)) # ((!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[21]~219_combout\ & (((\fd|BankRegister|add1to13|DOUT\(21) & \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[21]~219_combout\,
	datab => \fd|BankRegister|add1to29|DOUT\(21),
	datac => \fd|BankRegister|add1to13|DOUT\(21),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[21]~220_combout\);

-- Location: LCCOMB_X57_Y40_N2
\fd|BankRegister|muxB|selected[21]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[21]~226_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|BankRegister|add1to23|DOUT\(21)) # ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|BankRegister|add1to7|DOUT\(21) & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to23|DOUT\(21),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to7|DOUT\(21),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[21]~226_combout\);

-- Location: LCCOMB_X57_Y40_N0
\fd|BankRegister|muxB|selected[21]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[21]~227_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|muxB|selected[21]~226_combout\ & (\fd|BankRegister|add1to31|DOUT\(21))) # 
-- (!\fd|BankRegister|muxB|selected[21]~226_combout\ & ((\fd|BankRegister|add1to15|DOUT\(21)))))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (((\fd|BankRegister|muxB|selected[21]~226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to31|DOUT\(21),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	datac => \fd|BankRegister|add1to15|DOUT\(21),
	datad => \fd|BankRegister|muxB|selected[21]~226_combout\,
	combout => \fd|BankRegister|muxB|selected[21]~227_combout\);

-- Location: LCCOMB_X61_Y38_N6
\fd|BankRegister|muxB|selected[21]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[21]~223_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to9|DOUT\(21))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to1|DOUT\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to9|DOUT\(21),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datac => \fd|BankRegister|add1to1|DOUT\(21),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[21]~223_combout\);

-- Location: LCCOMB_X61_Y38_N8
\fd|BankRegister|muxB|selected[21]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[21]~224_combout\ = (\fd|BankRegister|muxB|selected[21]~223_combout\ & (((\fd|BankRegister|add1to25|DOUT\(21)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[21]~223_combout\ & (\fd|BankRegister|add1to17|DOUT\(21) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[21]~223_combout\,
	datab => \fd|BankRegister|add1to17|DOUT\(21),
	datac => \fd|BankRegister|add1to25|DOUT\(21),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[21]~224_combout\);

-- Location: LCCOMB_X60_Y40_N4
\fd|BankRegister|muxB|selected[21]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[21]~221_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & (\fd|BankRegister|add1to11|DOUT\(21))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\ & ((\fd|BankRegister|add1to3|DOUT\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|add1to11|DOUT\(21),
	datab => \fd|BankRegister|add1to3|DOUT\(21),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[19]~62_combout\,
	combout => \fd|BankRegister|muxB|selected[21]~221_combout\);

-- Location: LCCOMB_X60_Y39_N10
\fd|BankRegister|muxB|selected[21]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[21]~222_combout\ = (\fd|BankRegister|muxB|selected[21]~221_combout\ & (((\fd|BankRegister|add1to27|DOUT\(21)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\)))) # 
-- (!\fd|BankRegister|muxB|selected[21]~221_combout\ & (\fd|BankRegister|add1to19|DOUT\(21) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[21]~221_combout\,
	datab => \fd|BankRegister|add1to19|DOUT\(21),
	datac => \fd|BankRegister|add1to27|DOUT\(21),
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[20]~68_combout\,
	combout => \fd|BankRegister|muxB|selected[21]~222_combout\);

-- Location: LCCOMB_X60_Y39_N28
\fd|BankRegister|muxB|selected[21]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[21]~225_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\) # ((\fd|BankRegister|muxB|selected[21]~222_combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (\fd|BankRegister|muxB|selected[21]~224_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[17]~57_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datac => \fd|BankRegister|muxB|selected[21]~224_combout\,
	datad => \fd|BankRegister|muxB|selected[21]~222_combout\,
	combout => \fd|BankRegister|muxB|selected[21]~225_combout\);

-- Location: LCCOMB_X58_Y41_N16
\fd|BankRegister|muxB|selected[21]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[21]~228_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & ((\fd|BankRegister|muxB|selected[21]~225_combout\ & ((\fd|BankRegister|muxB|selected[21]~227_combout\))) # 
-- (!\fd|BankRegister|muxB|selected[21]~225_combout\ & (\fd|BankRegister|muxB|selected[21]~220_combout\)))) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\ & (((\fd|BankRegister|muxB|selected[21]~225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|muxB|selected[21]~220_combout\,
	datab => \fd|BankRegister|muxB|selected[21]~227_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[18]~51_combout\,
	datad => \fd|BankRegister|muxB|selected[21]~225_combout\,
	combout => \fd|BankRegister|muxB|selected[21]~228_combout\);

-- Location: LCCOMB_X57_Y41_N6
\fd|BankRegister|muxB|selected[21]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|muxB|selected[21]~229_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & (\fd|BankRegister|muxB|selected[21]~218_combout\)) # (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\ & 
-- ((\fd|BankRegister|muxB|selected[21]~228_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|BankRegister|muxB|selected[21]~218_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[16]~74_combout\,
	datad => \fd|BankRegister|muxB|selected[21]~228_combout\,
	combout => \fd|BankRegister|muxB|selected[21]~229_combout\);

-- Location: LCCOMB_X57_Y41_N10
\fd|MuxSaidaBankRegister|selected[21]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[21]~12_combout\ = (\fd|MuxSaidaBankRegister|selected[31]~2_combout\) # ((!\ucfd|Mux3~0_combout\ & \fd|BankRegister|muxB|selected[21]~229_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Mux3~0_combout\,
	datab => \fd|MuxSaidaBankRegister|selected[31]~2_combout\,
	datad => \fd|BankRegister|muxB|selected[21]~229_combout\,
	combout => \fd|MuxSaidaBankRegister|selected[21]~12_combout\);

-- Location: LCCOMB_X57_Y41_N4
\fd|ALU|final|selected[21]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[21]~85_combout\ = \fd|UCalu|output\(2) $ (\fd|MuxSaidaBankRegister|selected[21]~12_combout\ $ (((\fd|UCalu|output\(1) & \fd|ALU|adder|addsloop:20:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(1),
	datab => \fd|UCalu|output\(2),
	datac => \fd|MuxSaidaBankRegister|selected[21]~12_combout\,
	datad => \fd|ALU|adder|addsloop:20:add1to31|vaium~0_combout\,
	combout => \fd|ALU|final|selected[21]~85_combout\);

-- Location: LCCOMB_X57_Y41_N30
\fd|ALU|final|selected[21]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[21]~86_combout\ = (\fd|ALU|final|selected[21]~85_combout\ & (\fd|UCalu|output\(1) $ (((\fd|BankRegister|muxA|selected[21]~251_combout\) # (\fd|UCalu|output\(0)))))) # (!\fd|ALU|final|selected[21]~85_combout\ & 
-- (\fd|BankRegister|muxA|selected[21]~251_combout\ & (\fd|UCalu|output\(1) $ (\fd|UCalu|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(1),
	datab => \fd|ALU|final|selected[21]~85_combout\,
	datac => \fd|BankRegister|muxA|selected[21]~251_combout\,
	datad => \fd|UCalu|output\(0),
	combout => \fd|ALU|final|selected[21]~86_combout\);

-- Location: LCCOMB_X56_Y41_N30
\fd|beqAnd~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|beqAnd~5_combout\ = (!\fd|ALU|final|selected[21]~86_combout\ & (!\fd|ALU|final|selected[19]~90_combout\ & (!\fd|ALU|final|selected[20]~88_combout\ & !\fd|ALU|final|selected[18]~92_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[21]~86_combout\,
	datab => \fd|ALU|final|selected[19]~90_combout\,
	datac => \fd|ALU|final|selected[20]~88_combout\,
	datad => \fd|ALU|final|selected[18]~92_combout\,
	combout => \fd|beqAnd~5_combout\);

-- Location: LCCOMB_X56_Y41_N16
\fd|beqAnd~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|beqAnd~6_combout\ = (!\fd|ALU|final|selected[24]~80_combout\ & (!\fd|ALU|final|selected[23]~82_combout\ & (!\fd|ALU|final|selected[25]~78_combout\ & !\fd|ALU|final|selected[22]~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[24]~80_combout\,
	datab => \fd|ALU|final|selected[23]~82_combout\,
	datac => \fd|ALU|final|selected[25]~78_combout\,
	datad => \fd|ALU|final|selected[22]~84_combout\,
	combout => \fd|beqAnd~6_combout\);

-- Location: LCCOMB_X56_Y41_N26
\fd|beqAnd~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|beqAnd~7_combout\ = (\fd|beqAnd~5_combout\ & \fd|beqAnd~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|beqAnd~5_combout\,
	datad => \fd|beqAnd~6_combout\,
	combout => \fd|beqAnd~7_combout\);

-- Location: LCCOMB_X56_Y45_N26
\fd|beqAnd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|beqAnd~0_combout\ = (!\fd|ALU|final|selected[4]~120_combout\ & (!\fd|ALU|final|selected[3]~122_combout\ & (!\fd|ALU|final|selected[2]~124_combout\ & !\fd|ALU|final|selected[5]~118_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[4]~120_combout\,
	datab => \fd|ALU|final|selected[3]~122_combout\,
	datac => \fd|ALU|final|selected[2]~124_combout\,
	datad => \fd|ALU|final|selected[5]~118_combout\,
	combout => \fd|beqAnd~0_combout\);

-- Location: LCCOMB_X55_Y45_N4
\fd|beqAnd~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|beqAnd~1_combout\ = (!\fd|ALU|final|selected[8]~112_combout\ & (!\fd|ALU|final|selected[7]~114_combout\ & (!\fd|ALU|final|selected[6]~116_combout\ & !\fd|ALU|final|selected[9]~110_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[8]~112_combout\,
	datab => \fd|ALU|final|selected[7]~114_combout\,
	datac => \fd|ALU|final|selected[6]~116_combout\,
	datad => \fd|ALU|final|selected[9]~110_combout\,
	combout => \fd|beqAnd~1_combout\);

-- Location: LCCOMB_X56_Y45_N8
\fd|beqAnd~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|beqAnd~2_combout\ = (!\fd|ALU|final|selected[12]~104_combout\ & (!\fd|ALU|final|selected[13]~102_combout\ & (!\fd|ALU|final|selected[10]~108_combout\ & !\fd|ALU|final|selected[11]~106_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[12]~104_combout\,
	datab => \fd|ALU|final|selected[13]~102_combout\,
	datac => \fd|ALU|final|selected[10]~108_combout\,
	datad => \fd|ALU|final|selected[11]~106_combout\,
	combout => \fd|beqAnd~2_combout\);

-- Location: LCCOMB_X56_Y45_N18
\fd|beqAnd~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|beqAnd~3_combout\ = (!\fd|ALU|final|selected[15]~98_combout\ & (!\fd|ALU|final|selected[14]~100_combout\ & (!\fd|ALU|final|selected[17]~94_combout\ & !\fd|ALU|final|selected[16]~96_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[15]~98_combout\,
	datab => \fd|ALU|final|selected[14]~100_combout\,
	datac => \fd|ALU|final|selected[17]~94_combout\,
	datad => \fd|ALU|final|selected[16]~96_combout\,
	combout => \fd|beqAnd~3_combout\);

-- Location: LCCOMB_X56_Y45_N4
\fd|beqAnd~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|beqAnd~4_combout\ = (\fd|beqAnd~0_combout\ & (\fd|beqAnd~1_combout\ & (\fd|beqAnd~2_combout\ & \fd|beqAnd~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|beqAnd~0_combout\,
	datab => \fd|beqAnd~1_combout\,
	datac => \fd|beqAnd~2_combout\,
	datad => \fd|beqAnd~3_combout\,
	combout => \fd|beqAnd~4_combout\);

-- Location: LCCOMB_X56_Y41_N4
\fd|beqAnd~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|beqAnd~8_combout\ = (!\fd|ALU|final|selected[27]~74_combout\ & (!\fd|ALU|final|selected[29]~70_combout\ & (!\fd|ALU|final|selected[26]~76_combout\ & !\fd|ALU|final|selected[28]~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[27]~74_combout\,
	datab => \fd|ALU|final|selected[29]~70_combout\,
	datac => \fd|ALU|final|selected[26]~76_combout\,
	datad => \fd|ALU|final|selected[28]~72_combout\,
	combout => \fd|beqAnd~8_combout\);

-- Location: LCCOMB_X53_Y41_N8
\fd|beqAnd~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|beqAnd~9_combout\ = (!\fd|ALU|final|selected[31]~67_combout\ & ((\fd|UCalu|output\(1) & ((\fd|ALU|final|selected[0]~60_combout\) # (!\fd|ALU|adder|a0|soma~0_combout\))) # (!\fd|UCalu|output\(1) & ((!\fd|ALU|final|selected[0]~60_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output\(1),
	datab => \fd|ALU|adder|a0|soma~0_combout\,
	datac => \fd|ALU|final|selected[31]~67_combout\,
	datad => \fd|ALU|final|selected[0]~60_combout\,
	combout => \fd|beqAnd~9_combout\);

-- Location: LCCOMB_X53_Y41_N10
\fd|beqAnd~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|beqAnd~10_combout\ = (!\fd|ALU|final|selected[1]~126_combout\ & (\ucfd|ULAop[0]~0_combout\ & (\fd|beqAnd~9_combout\ & !\fd|ALU|final|selected[30]~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[1]~126_combout\,
	datab => \ucfd|ULAop[0]~0_combout\,
	datac => \fd|beqAnd~9_combout\,
	datad => \fd|ALU|final|selected[30]~65_combout\,
	combout => \fd|beqAnd~10_combout\);

-- Location: LCCOMB_X53_Y41_N12
\fd|beqAnd~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|beqAnd~11_combout\ = (!\fd|ALU|final|selected[31]~66_combout\ & (\fd|beqAnd~10_combout\ & ((!\fd|ALU|final|selected[0]~60_combout\) # (!\fd|ALU|out4[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|out4[0]~1_combout\,
	datab => \fd|ALU|final|selected[0]~60_combout\,
	datac => \fd|ALU|final|selected[31]~66_combout\,
	datad => \fd|beqAnd~10_combout\,
	combout => \fd|beqAnd~11_combout\);

-- Location: LCCOMB_X56_Y41_N6
\fd|beqAnd~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|beqAnd~12_combout\ = (\fd|beqAnd~7_combout\ & (\fd|beqAnd~4_combout\ & (\fd|beqAnd~8_combout\ & \fd|beqAnd~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|beqAnd~7_combout\,
	datab => \fd|beqAnd~4_combout\,
	datac => \fd|beqAnd~8_combout\,
	datad => \fd|beqAnd~11_combout\,
	combout => \fd|beqAnd~12_combout\);

-- Location: LCCOMB_X56_Y38_N8
\fd|PC|DOUT[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|PC|DOUT[7]~3_combout\ = (\fd|beqAnd~12_combout\ & (\fd|adder2|addsloop:7:add1to31|soma~combout\)) # (!\fd|beqAnd~12_combout\ & ((\fd|adder|addsloop:7:add1to31|soma~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|adder2|addsloop:7:add1to31|soma~combout\,
	datab => \fd|adder|addsloop:7:add1to31|soma~combout\,
	datad => \fd|beqAnd~12_combout\,
	combout => \fd|PC|DOUT[7]~3_combout\);

-- Location: FF_X56_Y38_N9
\fd|PC|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|PC|DOUT[7]~3_combout\,
	asdata => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~182_combout\,
	sload => \ucfd|Mux1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|PC|DOUT\(7));

-- Location: M9K_X51_Y17_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a132\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a132_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a132_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y20_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a164\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a164_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a164_PORTADATAOUT_bus\);

-- Location: LCCOMB_X55_Y37_N12
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~174_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a164~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a132~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a132~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a164~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~174_combout\);

-- Location: M9K_X64_Y16_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a68\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y30_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a100\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a100_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y30_N20
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~172_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a100~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a68~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a68~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a100~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~172_combout\);

-- Location: M9K_X51_Y15_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y18_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X55_Y37_N28
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~171_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a36~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a4~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a36~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a4~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~171_combout\);

-- Location: LCCOMB_X55_Y37_N30
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~173_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~172_combout\) # 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~171_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~172_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~171_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~173_combout\);

-- Location: M9K_X15_Y37_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a228\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a228_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a228_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y35_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a196\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a196_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a196_PORTADATAOUT_bus\);

-- Location: LCCOMB_X55_Y37_N18
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~175_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a228~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a196~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a228~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a196~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~175_combout\);

-- Location: LCCOMB_X55_Y37_N24
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~176_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~173_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~174_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~174_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~173_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~175_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~176_combout\);

-- Location: LCCOMB_X55_Y37_N20
\fd|adder2|addsloop:6:add1to31|soma~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder2|addsloop:6:add1to31|soma~0_combout\ = \fd|adder2|addsloop:5:add1to31|vaium~0_combout\ $ (\fd|PC|DOUT\(6) $ (\fd|adder|addsloop:5:add1to31|w3~combout\ $ (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~176_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|adder2|addsloop:5:add1to31|vaium~0_combout\,
	datab => \fd|PC|DOUT\(6),
	datac => \fd|adder|addsloop:5:add1to31|w3~combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~176_combout\,
	combout => \fd|adder2|addsloop:6:add1to31|soma~0_combout\);

-- Location: LCCOMB_X56_Y37_N8
\fd|PC|DOUT[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|PC|DOUT[6]~2_combout\ = (\fd|beqAnd~12_combout\ & ((\fd|adder2|addsloop:6:add1to31|soma~0_combout\))) # (!\fd|beqAnd~12_combout\ & (\fd|adder|addsloop:6:add1to31|soma~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|adder|addsloop:6:add1to31|soma~combout\,
	datab => \fd|adder2|addsloop:6:add1to31|soma~0_combout\,
	datad => \fd|beqAnd~12_combout\,
	combout => \fd|PC|DOUT[6]~2_combout\);

-- Location: FF_X56_Y37_N9
\fd|PC|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|PC|DOUT[6]~2_combout\,
	asdata => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~188_combout\,
	sload => \ucfd|Mux1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|PC|DOUT\(6));

-- Location: M9K_X15_Y41_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A40",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y39_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y45_N14
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~177_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a35~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a3~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a3~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a35~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~177_combout\);

-- Location: M9K_X15_Y50_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a99\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a99_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y49_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a67\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y45_N16
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~178_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a99~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a67~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a99~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a67~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~178_combout\);

-- Location: LCCOMB_X38_Y45_N10
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~179_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~177_combout\) # 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~178_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~177_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~178_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~179_combout\);

-- Location: M9K_X37_Y61_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a195\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a195_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a195_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y40_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a227\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a227_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a227_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y45_N22
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~181_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a227~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a195~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a195~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a227~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~181_combout\);

-- Location: M9K_X37_Y38_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a131\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a131_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a131_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y60_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a163\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a163_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a163_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y45_N28
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~180_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a163~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a131~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a131~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a163~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~180_combout\);

-- Location: LCCOMB_X38_Y45_N4
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~182_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~179_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~181_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~179_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~181_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~180_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~182_combout\);

-- Location: LCCOMB_X55_Y37_N8
\fd|adder2|addsloop:5:add1to31|soma\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder2|addsloop:5:add1to31|soma~combout\ = \fd|PC|DOUT\(5) $ (\fd|adder|addsloop:4:add1to31|w3~combout\ $ (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~182_combout\ $ (\fd|adder2|addsloop:4:add1to31|vaium~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(5),
	datab => \fd|adder|addsloop:4:add1to31|w3~combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[3]~182_combout\,
	datad => \fd|adder2|addsloop:4:add1to31|vaium~0_combout\,
	combout => \fd|adder2|addsloop:5:add1to31|soma~combout\);

-- Location: LCCOMB_X56_Y37_N2
\fd|adder|addsloop:5:add1to31|soma\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder|addsloop:5:add1to31|soma~combout\ = \fd|PC|DOUT\(5) $ (((\fd|PC|DOUT\(4) & \fd|adder|addsloop:3:add1to31|w3~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|PC|DOUT\(4),
	datac => \fd|PC|DOUT\(5),
	datad => \fd|adder|addsloop:3:add1to31|w3~combout\,
	combout => \fd|adder|addsloop:5:add1to31|soma~combout\);

-- Location: LCCOMB_X56_Y37_N30
\fd|PC|DOUT[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|PC|DOUT[5]~1_combout\ = (\fd|beqAnd~12_combout\ & (\fd|adder2|addsloop:5:add1to31|soma~combout\)) # (!\fd|beqAnd~12_combout\ & ((\fd|adder|addsloop:5:add1to31|soma~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|adder2|addsloop:5:add1to31|soma~combout\,
	datab => \fd|adder|addsloop:5:add1to31|soma~combout\,
	datad => \fd|beqAnd~12_combout\,
	combout => \fd|PC|DOUT[5]~1_combout\);

-- Location: FF_X56_Y37_N31
\fd|PC|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|PC|DOUT[5]~1_combout\,
	asdata => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~194_combout\,
	sload => \ucfd|Mux1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|PC|DOUT\(5));

-- Location: M9K_X51_Y21_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a226\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a226_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a226_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y32_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a194\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a194_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a194_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y37_N12
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~187_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a226~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a194~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|ram_block1a226~portadataout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a194~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~187_combout\);

-- Location: M9K_X37_Y35_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y33_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000132",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y37_N4
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~183_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a34~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a2~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a34~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a2~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~183_combout\);

-- Location: M9K_X37_Y34_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a98\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a98_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y33_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a66\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y37_N18
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~184_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a98~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a66~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|ram_block1a98~portadataout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a66~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~184_combout\);

-- Location: LCCOMB_X60_Y37_N24
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~185_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~183_combout\) # 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~184_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~183_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~184_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~185_combout\);

-- Location: M9K_X51_Y23_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a162\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a162_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a162_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y33_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a130\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a130_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a130_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y37_N10
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~186_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a162~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a130~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a162~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a130~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~186_combout\);

-- Location: LCCOMB_X60_Y37_N6
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~188_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~185_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~187_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~187_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~185_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~186_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~188_combout\);

-- Location: LCCOMB_X56_Y37_N16
\fd|adder2|addsloop:4:add1to31|soma\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder2|addsloop:4:add1to31|soma~combout\ = \fd|adder2|addsloop:3:add1to31|vaium~0_combout\ $ (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~188_combout\ $ (\fd|PC|DOUT\(4) $ (\fd|adder|addsloop:3:add1to31|w3~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|adder2|addsloop:3:add1to31|vaium~0_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[2]~188_combout\,
	datac => \fd|PC|DOUT\(4),
	datad => \fd|adder|addsloop:3:add1to31|w3~combout\,
	combout => \fd|adder2|addsloop:4:add1to31|soma~combout\);

-- Location: LCCOMB_X56_Y37_N4
\fd|PC|DOUT[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|PC|DOUT[4]~0_combout\ = (\fd|beqAnd~12_combout\ & ((\fd|adder2|addsloop:4:add1to31|soma~combout\))) # (!\fd|beqAnd~12_combout\ & (\fd|adder|addsloop:4:add1to31|soma~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|adder|addsloop:4:add1to31|soma~combout\,
	datab => \fd|adder2|addsloop:4:add1to31|soma~combout\,
	datad => \fd|beqAnd~12_combout\,
	combout => \fd|PC|DOUT[4]~0_combout\);

-- Location: FF_X56_Y37_N5
\fd|PC|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|PC|DOUT[4]~0_combout\,
	asdata => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~45_combout\,
	sload => \ucfd|Mux1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|PC|DOUT\(4));

-- Location: M9K_X78_Y27_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a161\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a161_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a161_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y31_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a129\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a129_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a129_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y43_N24
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~192_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a161~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a129~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a161~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a129~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~192_combout\);

-- Location: M9K_X78_Y28_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a193\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a193_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a193_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y59_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a225\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a225_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a225_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y43_N14
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~193_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a225~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a193~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a193~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a225~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~193_combout\);

-- Location: M9K_X78_Y32_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a65\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y29_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a97\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a97_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y43_N8
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~190_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a97~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a65~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a65~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a97~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~190_combout\);

-- Location: M9K_X104_Y43_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

-- Location: M9K_X104_Y42_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000248",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y43_N10
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~189_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a33~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a1~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a33~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a1~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~189_combout\);

-- Location: LCCOMB_X61_Y43_N18
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~191_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~190_combout\) # 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~189_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~190_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~189_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~191_combout\);

-- Location: LCCOMB_X61_Y43_N28
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~194_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~191_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~192_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~192_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~193_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~191_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~194_combout\);

-- Location: LCCOMB_X56_Y37_N14
\fd|adder2|addsloop:3:add1to31|soma\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder2|addsloop:3:add1to31|soma~combout\ = \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~194_combout\ $ (\fd|adder|addsloop:3:add1to31|soma~combout\ $ (((\fd|adder|addsloop:2:add1to31|soma~combout\ & 
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|adder|addsloop:2:add1to31|soma~combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[1]~194_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~45_combout\,
	datad => \fd|adder|addsloop:3:add1to31|soma~combout\,
	combout => \fd|adder2|addsloop:3:add1to31|soma~combout\);

-- Location: LCCOMB_X56_Y37_N20
\fd|MuxPC|selected[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxPC|selected[3]~3_combout\ = (!\ucfd|Mux1~3_combout\ & ((\fd|beqAnd~12_combout\ & ((\fd|adder2|addsloop:3:add1to31|soma~combout\))) # (!\fd|beqAnd~12_combout\ & (\fd|adder|addsloop:3:add1to31|soma~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Mux1~3_combout\,
	datab => \fd|adder|addsloop:3:add1to31|soma~combout\,
	datac => \fd|adder2|addsloop:3:add1to31|soma~combout\,
	datad => \fd|beqAnd~12_combout\,
	combout => \fd|MuxPC|selected[3]~3_combout\);

-- Location: FF_X56_Y37_N21
\fd|PC|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|MuxPC|selected[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|PC|DOUT\(3));

-- Location: M9K_X15_Y42_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a224\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a224_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a224_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y46_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a192\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a192_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a192_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y45_N2
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~44_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a224~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a192~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|ram_block1a224~portadataout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a192~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~44_combout\);

-- Location: M9K_X37_Y53_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y44_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a96\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a96_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y45_N8
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~41_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a96~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a64~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a64~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a96~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~41_combout\);

-- Location: M9K_X37_Y41_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y47_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BA1",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y45_N18
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~40_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a32~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a0~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a32~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a0~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~40_combout\);

-- Location: LCCOMB_X38_Y45_N26
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~42_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~41_combout\) # 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~41_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~40_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~42_combout\);

-- Location: M9K_X15_Y47_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a128\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a128_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a128_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y48_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a160\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a160_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a160_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y45_N12
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~43_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a160~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a128~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a128~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a160~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~43_combout\);

-- Location: LCCOMB_X38_Y45_N0
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~45_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~42_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~44_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~44_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~42_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~43_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~45_combout\);

-- Location: LCCOMB_X56_Y37_N22
\fd|MuxPC|selected[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxPC|selected[2]~2_combout\ = (!\ucfd|Mux1~3_combout\ & (\fd|adder|addsloop:2:add1to31|soma~combout\ $ (((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~45_combout\ & \fd|beqAnd~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|adder|addsloop:2:add1to31|soma~combout\,
	datab => \ucfd|Mux1~3_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[0]~45_combout\,
	datad => \fd|beqAnd~12_combout\,
	combout => \fd|MuxPC|selected[2]~2_combout\);

-- Location: FF_X56_Y37_N23
\fd|PC|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|MuxPC|selected[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|PC|DOUT\(2));

-- Location: M9K_X78_Y53_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a156\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a156_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a156_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y39_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a188\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a188_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a188_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y45_N30
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~7_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a188~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a156~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a156~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a188~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~7_combout\);

-- Location: M9K_X64_Y29_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a220\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a220_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a220_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y65_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a252\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a252_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a252_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y45_N0
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~8_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a252~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a220~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a220~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a252~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~8_combout\);

-- Location: LCCOMB_X65_Y45_N26
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~9_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~7_combout\) # 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~7_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~8_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~9_combout\);

-- Location: LCCOMB_X65_Y45_N24
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~6_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~5_combout\) # 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~5_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~4_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~6_combout\);

-- Location: LCCOMB_X65_Y45_N4
\ucfd|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucfd|Mux1~1_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~9_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~6_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~30_combout\) # 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~9_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[28]~6_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~30_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[27]~33_combout\,
	combout => \ucfd|Mux1~1_combout\);

-- Location: LCCOMB_X65_Y45_N14
\ucfd|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucfd|Mux1~3_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~27_combout\ & (\ucfd|Mux1~1_combout\ & (\ucfd|Mux1~0_combout\ & !\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~27_combout\,
	datab => \ucfd|Mux1~1_combout\,
	datac => \ucfd|Mux1~0_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~39_combout\,
	combout => \ucfd|Mux1~3_combout\);

-- Location: LCCOMB_X56_Y37_N10
\fd|MuxPC|selected[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxPC|selected[0]~0_combout\ = (!\fd|PC|DOUT\(0) & !\ucfd|Mux1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|PC|DOUT\(0),
	datad => \ucfd|Mux1~3_combout\,
	combout => \fd|MuxPC|selected[0]~0_combout\);

-- Location: FF_X56_Y37_N11
\fd|PC|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|MuxPC|selected[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|PC|DOUT\(0));

-- Location: M9K_X37_Y57_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a203\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a203_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a203_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y20_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a235\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a235_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a235_PORTADATAOUT_bus\);

-- Location: LCCOMB_X47_Y45_N6
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~133_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a235~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a203~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a203~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a235~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~133_combout\);

-- Location: M9K_X37_Y27_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a107\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a107_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y28_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a75\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y29_N8
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~130_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a107~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a75~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|ram_block1a107~portadataout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a75~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~130_combout\);

-- Location: M9K_X37_Y25_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000454",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y31_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y29_N18
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~129_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a43~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a11~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a11~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a43~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~129_combout\);

-- Location: LCCOMB_X38_Y29_N14
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~131_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~130_combout\) # 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~129_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~130_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~129_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~131_combout\);

-- Location: M9K_X37_Y56_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a139\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a139_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a139_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y59_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a171\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a171_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a171_PORTADATAOUT_bus\);

-- Location: LCCOMB_X47_Y45_N28
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~132_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a171~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a139~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a139~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a171~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~132_combout\);

-- Location: LCCOMB_X47_Y45_N4
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~134_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~131_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~133_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~133_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~131_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~132_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~134_combout\);

-- Location: LCCOMB_X57_Y38_N28
\fd|adder|addsloop:11:add1to31|w3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder|addsloop:11:add1to31|w3~combout\ = (\fd|PC|DOUT\(10) & (\fd|PC|DOUT\(11) & \fd|adder|addsloop:9:add1to31|w3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(10),
	datab => \fd|PC|DOUT\(11),
	datad => \fd|adder|addsloop:9:add1to31|w3~combout\,
	combout => \fd|adder|addsloop:11:add1to31|w3~combout\);

-- Location: LCCOMB_X56_Y38_N0
\fd|adder|addsloop:7:add1to31|w3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder|addsloop:7:add1to31|w3~combout\ = (\fd|PC|DOUT\(7) & \fd|adder|addsloop:6:add1to31|w3~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|PC|DOUT\(7),
	datad => \fd|adder|addsloop:6:add1to31|w3~combout\,
	combout => \fd|adder|addsloop:7:add1to31|w3~combout\);

-- Location: LCCOMB_X56_Y38_N26
\fd|adder2|addsloop:7:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder2|addsloop:7:add1to31|vaium~0_combout\ = (\fd|adder2|addsloop:6:add1to31|vaium~0_combout\ & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~170_combout\) # (\fd|PC|DOUT\(7) $ (\fd|adder|addsloop:6:add1to31|w3~combout\)))) # 
-- (!\fd|adder2|addsloop:6:add1to31|vaium~0_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~170_combout\ & (\fd|PC|DOUT\(7) $ (\fd|adder|addsloop:6:add1to31|w3~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|adder2|addsloop:6:add1to31|vaium~0_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~170_combout\,
	datac => \fd|PC|DOUT\(7),
	datad => \fd|adder|addsloop:6:add1to31|w3~combout\,
	combout => \fd|adder2|addsloop:7:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X56_Y38_N20
\fd|adder2|addsloop:8:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder2|addsloop:8:add1to31|vaium~0_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~164_combout\ & ((\fd|adder2|addsloop:7:add1to31|vaium~0_combout\) # (\fd|adder|addsloop:7:add1to31|w3~combout\ $ (\fd|PC|DOUT\(8))))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~164_combout\ & (\fd|adder2|addsloop:7:add1to31|vaium~0_combout\ & (\fd|adder|addsloop:7:add1to31|w3~combout\ $ (\fd|PC|DOUT\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~164_combout\,
	datab => \fd|adder|addsloop:7:add1to31|w3~combout\,
	datac => \fd|adder2|addsloop:7:add1to31|vaium~0_combout\,
	datad => \fd|PC|DOUT\(8),
	combout => \fd|adder2|addsloop:8:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X56_Y38_N18
\fd|adder2|addsloop:9:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder2|addsloop:9:add1to31|vaium~0_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~158_combout\ & ((\fd|adder2|addsloop:8:add1to31|vaium~0_combout\) # (\fd|PC|DOUT\(9) $ (\fd|adder|addsloop:8:add1to31|w3~combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~158_combout\ & (\fd|adder2|addsloop:8:add1to31|vaium~0_combout\ & (\fd|PC|DOUT\(9) $ (\fd|adder|addsloop:8:add1to31|w3~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(9),
	datab => \fd|adder|addsloop:8:add1to31|w3~combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~158_combout\,
	datad => \fd|adder2|addsloop:8:add1to31|vaium~0_combout\,
	combout => \fd|adder2|addsloop:9:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X57_Y38_N8
\fd|adder2|addsloop:10:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder2|addsloop:10:add1to31|vaium~0_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~152_combout\ & ((\fd|adder2|addsloop:9:add1to31|vaium~0_combout\) # (\fd|PC|DOUT\(10) $ (\fd|adder|addsloop:9:add1to31|w3~combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~152_combout\ & (\fd|adder2|addsloop:9:add1to31|vaium~0_combout\ & (\fd|PC|DOUT\(10) $ (\fd|adder|addsloop:9:add1to31|w3~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(10),
	datab => \fd|adder|addsloop:9:add1to31|w3~combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~152_combout\,
	datad => \fd|adder2|addsloop:9:add1to31|vaium~0_combout\,
	combout => \fd|adder2|addsloop:10:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X57_Y38_N2
\fd|adder|addsloop:10:add1to31|w3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder|addsloop:10:add1to31|w3~combout\ = (\fd|PC|DOUT\(10) & \fd|adder|addsloop:9:add1to31|w3~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(10),
	datad => \fd|adder|addsloop:9:add1to31|w3~combout\,
	combout => \fd|adder|addsloop:10:add1to31|w3~combout\);

-- Location: LCCOMB_X57_Y38_N18
\fd|adder2|addsloop:11:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder2|addsloop:11:add1to31|vaium~0_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~146_combout\ & ((\fd|adder2|addsloop:10:add1to31|vaium~0_combout\) # (\fd|PC|DOUT\(11) $ (\fd|adder|addsloop:10:add1to31|w3~combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~146_combout\ & (\fd|adder2|addsloop:10:add1to31|vaium~0_combout\ & (\fd|PC|DOUT\(11) $ (\fd|adder|addsloop:10:add1to31|w3~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~146_combout\,
	datab => \fd|PC|DOUT\(11),
	datac => \fd|adder2|addsloop:10:add1to31|vaium~0_combout\,
	datad => \fd|adder|addsloop:10:add1to31|w3~combout\,
	combout => \fd|adder2|addsloop:11:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X57_Y38_N0
\fd|adder2|addsloop:12:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder2|addsloop:12:add1to31|vaium~0_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~140_combout\ & ((\fd|adder2|addsloop:11:add1to31|vaium~0_combout\) # (\fd|PC|DOUT\(12) $ (\fd|adder|addsloop:11:add1to31|w3~combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~140_combout\ & (\fd|adder2|addsloop:11:add1to31|vaium~0_combout\ & (\fd|PC|DOUT\(12) $ (\fd|adder|addsloop:11:add1to31|w3~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(12),
	datab => \fd|adder|addsloop:11:add1to31|w3~combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~140_combout\,
	datad => \fd|adder2|addsloop:11:add1to31|vaium~0_combout\,
	combout => \fd|adder2|addsloop:12:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X57_Y37_N16
\fd|adder2|addsloop:13:add1to31|soma\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder2|addsloop:13:add1to31|soma~combout\ = \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~134_combout\ $ (\fd|PC|DOUT\(13) $ (\fd|adder|addsloop:12:add1to31|w3~combout\ $ (\fd|adder2|addsloop:12:add1to31|vaium~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~134_combout\,
	datab => \fd|PC|DOUT\(13),
	datac => \fd|adder|addsloop:12:add1to31|w3~combout\,
	datad => \fd|adder2|addsloop:12:add1to31|vaium~0_combout\,
	combout => \fd|adder2|addsloop:13:add1to31|soma~combout\);

-- Location: LCCOMB_X56_Y41_N8
\fd|PC|DOUT[13]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|PC|DOUT[13]~9_combout\ = (\fd|beqAnd~12_combout\ & ((\fd|adder2|addsloop:13:add1to31|soma~combout\))) # (!\fd|beqAnd~12_combout\ & (\fd|adder|addsloop:13:add1to31|soma~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|adder|addsloop:13:add1to31|soma~combout\,
	datab => \fd|adder2|addsloop:13:add1to31|soma~combout\,
	datad => \fd|beqAnd~12_combout\,
	combout => \fd|PC|DOUT[13]~9_combout\);

-- Location: FF_X56_Y41_N9
\fd|PC|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|PC|DOUT[13]~9_combout\,
	asdata => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~146_combout\,
	sload => \ucfd|Mux1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|PC|DOUT\(13));

-- Location: FF_X59_Y40_N13
\fd|Rom|content_rtl_0|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|PC|DOUT\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0));

-- Location: M9K_X37_Y22_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a230\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a230_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a230_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y26_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a198\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a198_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a198_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y26_N8
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~163_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a230~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a198~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a230~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a198~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~163_combout\);

-- Location: M9K_X37_Y18_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a134\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a134_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a134_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y26_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a166\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a166_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a166_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y26_N30
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~162_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a166~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a134~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a134~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a166~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~162_combout\);

-- Location: M9K_X37_Y14_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a70\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y24_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a102\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a102_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y26_N22
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~160_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a102~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a70~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a70~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a102~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~160_combout\);

-- Location: M9K_X37_Y15_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y19_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y26_N28
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~159_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a38~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a6~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a38~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a6~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~159_combout\);

-- Location: LCCOMB_X38_Y26_N12
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~161_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~160_combout\) # 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~159_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~160_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~159_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~161_combout\);

-- Location: LCCOMB_X38_Y26_N2
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~164_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~161_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~163_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~163_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~162_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~161_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~164_combout\);

-- Location: LCCOMB_X56_Y38_N6
\fd|adder2|addsloop:8:add1to31|soma\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder2|addsloop:8:add1to31|soma~combout\ = \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~164_combout\ $ (\fd|adder|addsloop:7:add1to31|w3~combout\ $ (\fd|adder2|addsloop:7:add1to31|vaium~0_combout\ $ (\fd|PC|DOUT\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~164_combout\,
	datab => \fd|adder|addsloop:7:add1to31|w3~combout\,
	datac => \fd|adder2|addsloop:7:add1to31|vaium~0_combout\,
	datad => \fd|PC|DOUT\(8),
	combout => \fd|adder2|addsloop:8:add1to31|soma~combout\);

-- Location: LCCOMB_X56_Y38_N28
\fd|adder|addsloop:8:add1to31|soma\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder|addsloop:8:add1to31|soma~combout\ = \fd|PC|DOUT\(8) $ (((\fd|PC|DOUT\(7) & \fd|adder|addsloop:6:add1to31|w3~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(8),
	datac => \fd|PC|DOUT\(7),
	datad => \fd|adder|addsloop:6:add1to31|w3~combout\,
	combout => \fd|adder|addsloop:8:add1to31|soma~combout\);

-- Location: LCCOMB_X56_Y38_N10
\fd|PC|DOUT[8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|PC|DOUT[8]~4_combout\ = (\fd|beqAnd~12_combout\ & (\fd|adder2|addsloop:8:add1to31|soma~combout\)) # (!\fd|beqAnd~12_combout\ & ((\fd|adder|addsloop:8:add1to31|soma~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|adder2|addsloop:8:add1to31|soma~combout\,
	datab => \fd|adder|addsloop:8:add1to31|soma~combout\,
	datad => \fd|beqAnd~12_combout\,
	combout => \fd|PC|DOUT[8]~4_combout\);

-- Location: FF_X56_Y38_N11
\fd|PC|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|PC|DOUT[8]~4_combout\,
	asdata => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[4]~176_combout\,
	sload => \ucfd|Mux1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|PC|DOUT\(8));

-- Location: LCCOMB_X56_Y38_N2
\fd|adder|addsloop:8:add1to31|w3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder|addsloop:8:add1to31|w3~combout\ = (\fd|PC|DOUT\(8) & (\fd|PC|DOUT\(7) & \fd|adder|addsloop:6:add1to31|w3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(8),
	datac => \fd|PC|DOUT\(7),
	datad => \fd|adder|addsloop:6:add1to31|w3~combout\,
	combout => \fd|adder|addsloop:8:add1to31|w3~combout\);

-- Location: LCCOMB_X56_Y38_N30
\fd|adder2|addsloop:9:add1to31|soma\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder2|addsloop:9:add1to31|soma~combout\ = \fd|PC|DOUT\(9) $ (\fd|adder|addsloop:8:add1to31|w3~combout\ $ (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~158_combout\ $ (\fd|adder2|addsloop:8:add1to31|vaium~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(9),
	datab => \fd|adder|addsloop:8:add1to31|w3~combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~158_combout\,
	datad => \fd|adder2|addsloop:8:add1to31|vaium~0_combout\,
	combout => \fd|adder2|addsloop:9:add1to31|soma~combout\);

-- Location: LCCOMB_X56_Y38_N16
\fd|adder|addsloop:9:add1to31|soma\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder|addsloop:9:add1to31|soma~combout\ = \fd|PC|DOUT\(9) $ (((\fd|adder|addsloop:6:add1to31|w3~combout\ & (\fd|PC|DOUT\(7) & \fd|PC|DOUT\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(9),
	datab => \fd|adder|addsloop:6:add1to31|w3~combout\,
	datac => \fd|PC|DOUT\(7),
	datad => \fd|PC|DOUT\(8),
	combout => \fd|adder|addsloop:9:add1to31|soma~combout\);

-- Location: LCCOMB_X56_Y38_N12
\fd|PC|DOUT[9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|PC|DOUT[9]~5_combout\ = (\fd|beqAnd~12_combout\ & (\fd|adder2|addsloop:9:add1to31|soma~combout\)) # (!\fd|beqAnd~12_combout\ & ((\fd|adder|addsloop:9:add1to31|soma~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|adder2|addsloop:9:add1to31|soma~combout\,
	datab => \fd|adder|addsloop:9:add1to31|soma~combout\,
	datad => \fd|beqAnd~12_combout\,
	combout => \fd|PC|DOUT[9]~5_combout\);

-- Location: FF_X56_Y38_N13
\fd|PC|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|PC|DOUT[9]~5_combout\,
	asdata => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[5]~170_combout\,
	sload => \ucfd|Mux1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|PC|DOUT\(9));

-- Location: LCCOMB_X56_Y38_N24
\fd|adder|addsloop:9:add1to31|w3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder|addsloop:9:add1to31|w3~combout\ = (\fd|PC|DOUT\(9) & (\fd|adder|addsloop:6:add1to31|w3~combout\ & (\fd|PC|DOUT\(7) & \fd|PC|DOUT\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(9),
	datab => \fd|adder|addsloop:6:add1to31|w3~combout\,
	datac => \fd|PC|DOUT\(7),
	datad => \fd|PC|DOUT\(8),
	combout => \fd|adder|addsloop:9:add1to31|w3~combout\);

-- Location: LCCOMB_X57_Y38_N6
\fd|adder|addsloop:10:add1to31|soma\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder|addsloop:10:add1to31|soma~combout\ = \fd|PC|DOUT\(10) $ (\fd|adder|addsloop:9:add1to31|w3~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(10),
	datad => \fd|adder|addsloop:9:add1to31|w3~combout\,
	combout => \fd|adder|addsloop:10:add1to31|soma~combout\);

-- Location: LCCOMB_X57_Y38_N24
\fd|adder2|addsloop:10:add1to31|soma\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder2|addsloop:10:add1to31|soma~combout\ = \fd|PC|DOUT\(10) $ (\fd|adder2|addsloop:9:add1to31|vaium~0_combout\ $ (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~152_combout\ $ (\fd|adder|addsloop:9:add1to31|w3~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(10),
	datab => \fd|adder2|addsloop:9:add1to31|vaium~0_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~152_combout\,
	datad => \fd|adder|addsloop:9:add1to31|w3~combout\,
	combout => \fd|adder2|addsloop:10:add1to31|soma~combout\);

-- Location: LCCOMB_X56_Y38_N14
\fd|PC|DOUT[10]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|PC|DOUT[10]~6_combout\ = (\fd|beqAnd~12_combout\ & ((\fd|adder2|addsloop:10:add1to31|soma~combout\))) # (!\fd|beqAnd~12_combout\ & (\fd|adder|addsloop:10:add1to31|soma~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|adder|addsloop:10:add1to31|soma~combout\,
	datab => \fd|adder2|addsloop:10:add1to31|soma~combout\,
	datad => \fd|beqAnd~12_combout\,
	combout => \fd|PC|DOUT[10]~6_combout\);

-- Location: FF_X56_Y38_N15
\fd|PC|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|PC|DOUT[10]~6_combout\,
	asdata => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[6]~164_combout\,
	sload => \ucfd|Mux1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|PC|DOUT\(10));

-- Location: LCCOMB_X57_Y38_N26
\fd|adder|addsloop:11:add1to31|soma\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder|addsloop:11:add1to31|soma~combout\ = \fd|PC|DOUT\(11) $ (((\fd|PC|DOUT\(10) & \fd|adder|addsloop:9:add1to31|w3~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(10),
	datab => \fd|PC|DOUT\(11),
	datad => \fd|adder|addsloop:9:add1to31|w3~combout\,
	combout => \fd|adder|addsloop:11:add1to31|soma~combout\);

-- Location: LCCOMB_X57_Y38_N4
\fd|adder2|addsloop:11:add1to31|soma\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder2|addsloop:11:add1to31|soma~combout\ = \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~146_combout\ $ (\fd|PC|DOUT\(11) $ (\fd|adder2|addsloop:10:add1to31|vaium~0_combout\ $ (\fd|adder|addsloop:10:add1to31|w3~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[9]~146_combout\,
	datab => \fd|PC|DOUT\(11),
	datac => \fd|adder2|addsloop:10:add1to31|vaium~0_combout\,
	datad => \fd|adder|addsloop:10:add1to31|w3~combout\,
	combout => \fd|adder2|addsloop:11:add1to31|soma~combout\);

-- Location: LCCOMB_X57_Y38_N20
\fd|PC|DOUT[11]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|PC|DOUT[11]~7_combout\ = (\fd|beqAnd~12_combout\ & ((\fd|adder2|addsloop:11:add1to31|soma~combout\))) # (!\fd|beqAnd~12_combout\ & (\fd|adder|addsloop:11:add1to31|soma~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|adder|addsloop:11:add1to31|soma~combout\,
	datab => \fd|beqAnd~12_combout\,
	datad => \fd|adder2|addsloop:11:add1to31|soma~combout\,
	combout => \fd|PC|DOUT[11]~7_combout\);

-- Location: FF_X57_Y38_N21
\fd|PC|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|PC|DOUT[11]~7_combout\,
	asdata => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[7]~158_combout\,
	sload => \ucfd|Mux1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|PC|DOUT\(11));

-- Location: LCCOMB_X57_Y38_N22
\fd|adder|addsloop:12:add1to31|soma\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder|addsloop:12:add1to31|soma~combout\ = \fd|PC|DOUT\(12) $ (((\fd|PC|DOUT\(11) & (\fd|PC|DOUT\(10) & \fd|adder|addsloop:9:add1to31|w3~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(12),
	datab => \fd|PC|DOUT\(11),
	datac => \fd|PC|DOUT\(10),
	datad => \fd|adder|addsloop:9:add1to31|w3~combout\,
	combout => \fd|adder|addsloop:12:add1to31|soma~combout\);

-- Location: LCCOMB_X57_Y38_N16
\fd|adder2|addsloop:12:add1to31|soma\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder2|addsloop:12:add1to31|soma~combout\ = \fd|PC|DOUT\(12) $ (\fd|adder|addsloop:11:add1to31|w3~combout\ $ (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~140_combout\ $ (\fd|adder2|addsloop:11:add1to31|vaium~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(12),
	datab => \fd|adder|addsloop:11:add1to31|w3~combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~140_combout\,
	datad => \fd|adder2|addsloop:11:add1to31|vaium~0_combout\,
	combout => \fd|adder2|addsloop:12:add1to31|soma~combout\);

-- Location: LCCOMB_X57_Y38_N10
\fd|PC|DOUT[12]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|PC|DOUT[12]~8_combout\ = (\fd|beqAnd~12_combout\ & ((\fd|adder2|addsloop:12:add1to31|soma~combout\))) # (!\fd|beqAnd~12_combout\ & (\fd|adder|addsloop:12:add1to31|soma~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|adder|addsloop:12:add1to31|soma~combout\,
	datab => \fd|beqAnd~12_combout\,
	datad => \fd|adder2|addsloop:12:add1to31|soma~combout\,
	combout => \fd|PC|DOUT[12]~8_combout\);

-- Location: FF_X57_Y38_N11
\fd|PC|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|PC|DOUT[12]~8_combout\,
	asdata => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[8]~152_combout\,
	sload => \ucfd|Mux1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|PC|DOUT\(12));

-- Location: LCCOMB_X57_Y38_N30
\fd|adder|addsloop:12:add1to31|w3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder|addsloop:12:add1to31|w3~combout\ = (\fd|PC|DOUT\(12) & (\fd|PC|DOUT\(11) & (\fd|PC|DOUT\(10) & \fd|adder|addsloop:9:add1to31|w3~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(12),
	datab => \fd|PC|DOUT\(11),
	datac => \fd|PC|DOUT\(10),
	datad => \fd|adder|addsloop:9:add1to31|w3~combout\,
	combout => \fd|adder|addsloop:12:add1to31|w3~combout\);

-- Location: LCCOMB_X57_Y37_N12
\fd|adder|addsloop:14:add1to31|soma\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder|addsloop:14:add1to31|soma~combout\ = \fd|PC|DOUT\(14) $ (((\fd|adder|addsloop:12:add1to31|w3~combout\ & \fd|PC|DOUT\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(14),
	datac => \fd|adder|addsloop:12:add1to31|w3~combout\,
	datad => \fd|PC|DOUT\(13),
	combout => \fd|adder|addsloop:14:add1to31|soma~combout\);

-- Location: LCCOMB_X57_Y37_N24
\fd|adder|addsloop:13:add1to31|w3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder|addsloop:13:add1to31|w3~combout\ = (\fd|adder|addsloop:12:add1to31|w3~combout\ & \fd|PC|DOUT\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|adder|addsloop:12:add1to31|w3~combout\,
	datad => \fd|PC|DOUT\(13),
	combout => \fd|adder|addsloop:13:add1to31|w3~combout\);

-- Location: LCCOMB_X57_Y37_N18
\fd|adder2|addsloop:13:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder2|addsloop:13:add1to31|vaium~0_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~134_combout\ & ((\fd|adder2|addsloop:12:add1to31|vaium~0_combout\) # (\fd|PC|DOUT\(13) $ (\fd|adder|addsloop:12:add1to31|w3~combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~134_combout\ & (\fd|adder2|addsloop:12:add1to31|vaium~0_combout\ & (\fd|PC|DOUT\(13) $ (\fd|adder|addsloop:12:add1to31|w3~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~134_combout\,
	datab => \fd|PC|DOUT\(13),
	datac => \fd|adder|addsloop:12:add1to31|w3~combout\,
	datad => \fd|adder2|addsloop:12:add1to31|vaium~0_combout\,
	combout => \fd|adder2|addsloop:13:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X57_Y37_N2
\fd|adder2|addsloop:14:add1to31|soma\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder2|addsloop:14:add1to31|soma~combout\ = \fd|PC|DOUT\(14) $ (\fd|adder|addsloop:13:add1to31|w3~combout\ $ (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~128_combout\ $ (\fd|adder2|addsloop:13:add1to31|vaium~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(14),
	datab => \fd|adder|addsloop:13:add1to31|w3~combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~128_combout\,
	datad => \fd|adder2|addsloop:13:add1to31|vaium~0_combout\,
	combout => \fd|adder2|addsloop:14:add1to31|soma~combout\);

-- Location: LCCOMB_X57_Y37_N22
\fd|PC|DOUT[14]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|PC|DOUT[14]~10_combout\ = (\fd|beqAnd~12_combout\ & ((\fd|adder2|addsloop:14:add1to31|soma~combout\))) # (!\fd|beqAnd~12_combout\ & (\fd|adder|addsloop:14:add1to31|soma~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|adder|addsloop:14:add1to31|soma~combout\,
	datab => \fd|adder2|addsloop:14:add1to31|soma~combout\,
	datad => \fd|beqAnd~12_combout\,
	combout => \fd|PC|DOUT[14]~10_combout\);

-- Location: FF_X57_Y37_N23
\fd|PC|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|PC|DOUT[14]~10_combout\,
	asdata => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[10]~140_combout\,
	sload => \ucfd|Mux1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|PC|DOUT\(14));

-- Location: LCCOMB_X57_Y37_N30
\fd|adder|addsloop:15:add1to31|soma\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder|addsloop:15:add1to31|soma~combout\ = \fd|PC|DOUT\(15) $ (((\fd|PC|DOUT\(14) & (\fd|adder|addsloop:12:add1to31|w3~combout\ & \fd|PC|DOUT\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(14),
	datab => \fd|PC|DOUT\(15),
	datac => \fd|adder|addsloop:12:add1to31|w3~combout\,
	datad => \fd|PC|DOUT\(13),
	combout => \fd|adder|addsloop:15:add1to31|soma~combout\);

-- Location: LCCOMB_X57_Y37_N20
\fd|adder2|addsloop:14:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder2|addsloop:14:add1to31|vaium~0_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~128_combout\ & ((\fd|adder2|addsloop:13:add1to31|vaium~0_combout\) # (\fd|PC|DOUT\(14) $ (\fd|adder|addsloop:13:add1to31|w3~combout\)))) # 
-- (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~128_combout\ & (\fd|adder2|addsloop:13:add1to31|vaium~0_combout\ & (\fd|PC|DOUT\(14) $ (\fd|adder|addsloop:13:add1to31|w3~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(14),
	datab => \fd|adder|addsloop:13:add1to31|w3~combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[12]~128_combout\,
	datad => \fd|adder2|addsloop:13:add1to31|vaium~0_combout\,
	combout => \fd|adder2|addsloop:14:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X57_Y37_N14
\fd|adder2|addsloop:15:add1to31|soma\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder2|addsloop:15:add1to31|soma~combout\ = \fd|adder|addsloop:15:add1to31|soma~combout\ $ (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~122_combout\ $ (\fd|adder2|addsloop:14:add1to31|vaium~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|adder|addsloop:15:add1to31|soma~combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[13]~122_combout\,
	datad => \fd|adder2|addsloop:14:add1to31|vaium~0_combout\,
	combout => \fd|adder2|addsloop:15:add1to31|soma~combout\);

-- Location: LCCOMB_X57_Y37_N4
\fd|PC|DOUT[15]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|PC|DOUT[15]~11_combout\ = (\fd|beqAnd~12_combout\ & ((\fd|adder2|addsloop:15:add1to31|soma~combout\))) # (!\fd|beqAnd~12_combout\ & (\fd|adder|addsloop:15:add1to31|soma~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|adder|addsloop:15:add1to31|soma~combout\,
	datab => \fd|adder2|addsloop:15:add1to31|soma~combout\,
	datad => \fd|beqAnd~12_combout\,
	combout => \fd|PC|DOUT[15]~11_combout\);

-- Location: FF_X57_Y37_N5
\fd|PC|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|PC|DOUT[15]~11_combout\,
	asdata => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[11]~134_combout\,
	sload => \ucfd|Mux1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|PC|DOUT\(15));

-- Location: FF_X60_Y44_N11
\fd|Rom|content_rtl_0|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \fd|PC|DOUT\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2));

-- Location: M9K_X37_Y50_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a253\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a253_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a253_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y54_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a221\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a221_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a221_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y48_N24
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~26_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a253~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a221~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|ram_block1a253~portadataout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a221~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~26_combout\);

-- Location: M9K_X51_Y56_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a157\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a157_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a157_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y64_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a189\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a189_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a189_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y48_N22
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~25_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a189~portadataout\))) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a157~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a157~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a189~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~25_combout\);

-- Location: M9K_X51_Y53_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a125\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a125_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y61_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a93\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y48_N18
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~23_combout\ = (\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a125~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a93~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a125~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a93~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~23_combout\);

-- Location: M9K_X37_Y51_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y48_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_pm41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \fd|Rom|content_rtl_0|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y48_N0
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~22_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1) & ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\fd|Rom|content_rtl_0|auto_generated|ram_block1a61~portadataout\)) # (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0) & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a29~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(1),
	datab => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(0),
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a61~portadataout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a29~portadataout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~22_combout\);

-- Location: LCCOMB_X58_Y48_N20
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~24_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~23_combout\) # 
-- (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~23_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~22_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~24_combout\);

-- Location: LCCOMB_X58_Y48_N6
\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~27_combout\ = (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~24_combout\) # ((\fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~26_combout\) # (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|address_reg_a\(2),
	datab => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~26_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~25_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~24_combout\,
	combout => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~27_combout\);

-- Location: LCCOMB_X61_Y45_N20
\ucfd|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucfd|Equal1~1_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~27_combout\ & (\ucfd|Mux1~1_combout\ & (\fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~39_combout\ & \ucfd|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[29]~27_combout\,
	datab => \ucfd|Mux1~1_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|mux2|result_node[26]~39_combout\,
	datad => \ucfd|Equal1~0_combout\,
	combout => \ucfd|Equal1~1_combout\);

-- Location: FF_X58_Y43_N17
\fd|Ram|ram_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|muxB|selected[0]~669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(11));

-- Location: LCCOMB_X58_Y43_N18
\fd|Ram|ram_rtl_0_bypass[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[12]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[12]~feeder_combout\);

-- Location: FF_X58_Y43_N19
\fd|Ram|ram_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(12));

-- Location: LCCOMB_X55_Y43_N24
\fd|MuxRegRam|selected[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[0]~0_combout\ = (\fd|Ram|ram_rtl_0_bypass\(12) & ((\fd|Ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\))) # (!\fd|Ram|ram_rtl_0_bypass\(12) & (\fd|Ram|ram_rtl_0_bypass\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0_bypass\(11),
	datab => \fd|Ram|ram_rtl_0_bypass\(12),
	datad => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	combout => \fd|MuxRegRam|selected[0]~0_combout\);

-- Location: LCCOMB_X55_Y41_N0
\fd|MuxRegRam|selected[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[0]~1_combout\ = (\ucfd|Equal1~1_combout\ & (\fd|MuxRegRam|selected[0]~0_combout\)) # (!\ucfd|Equal1~1_combout\ & ((\fd|ALU|final|selected[0]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucfd|Equal1~1_combout\,
	datac => \fd|MuxRegRam|selected[0]~0_combout\,
	datad => \fd|ALU|final|selected[0]~61_combout\,
	combout => \fd|MuxRegRam|selected[0]~1_combout\);

-- Location: LCCOMB_X62_Y41_N20
\fd|BankRegister|add1to1|DOUT[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|add1to1|DOUT[0]~feeder_combout\ = \fd|MuxRegRam|selected[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|MuxRegRam|selected[0]~1_combout\,
	combout => \fd|BankRegister|add1to1|DOUT[0]~feeder_combout\);

-- Location: FF_X62_Y41_N21
\fd|BankRegister|add1to1|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \fd|BankRegister|add1to1|DOUT[0]~feeder_combout\,
	ena => \fd|BankRegister|add1to1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|add1to1|DOUT\(0));

ww_otR1(0) <= \otR1[0]~output_o\;

ww_otR1(1) <= \otR1[1]~output_o\;

ww_otR1(2) <= \otR1[2]~output_o\;

ww_otR1(3) <= \otR1[3]~output_o\;

ww_otR1(4) <= \otR1[4]~output_o\;

ww_otR1(5) <= \otR1[5]~output_o\;

ww_otR1(6) <= \otR1[6]~output_o\;

ww_otR1(7) <= \otR1[7]~output_o\;

ww_otR1(8) <= \otR1[8]~output_o\;

ww_otR1(9) <= \otR1[9]~output_o\;

ww_otR1(10) <= \otR1[10]~output_o\;

ww_otR1(11) <= \otR1[11]~output_o\;

ww_otR1(12) <= \otR1[12]~output_o\;

ww_otR1(13) <= \otR1[13]~output_o\;

ww_otR1(14) <= \otR1[14]~output_o\;

ww_otR1(15) <= \otR1[15]~output_o\;

ww_otR1(16) <= \otR1[16]~output_o\;

ww_otR1(17) <= \otR1[17]~output_o\;

ww_otR1(18) <= \otR1[18]~output_o\;

ww_otR1(19) <= \otR1[19]~output_o\;

ww_otR1(20) <= \otR1[20]~output_o\;

ww_otR1(21) <= \otR1[21]~output_o\;

ww_otR1(22) <= \otR1[22]~output_o\;

ww_otR1(23) <= \otR1[23]~output_o\;

ww_otR1(24) <= \otR1[24]~output_o\;

ww_otR1(25) <= \otR1[25]~output_o\;

ww_otR1(26) <= \otR1[26]~output_o\;

ww_otR1(27) <= \otR1[27]~output_o\;

ww_otR1(28) <= \otR1[28]~output_o\;

ww_otR1(29) <= \otR1[29]~output_o\;

ww_otR1(30) <= \otR1[30]~output_o\;

ww_otR1(31) <= \otR1[31]~output_o\;

ww_otR2(0) <= \otR2[0]~output_o\;

ww_otR2(1) <= \otR2[1]~output_o\;

ww_otR2(2) <= \otR2[2]~output_o\;

ww_otR2(3) <= \otR2[3]~output_o\;

ww_otR2(4) <= \otR2[4]~output_o\;

ww_otR2(5) <= \otR2[5]~output_o\;

ww_otR2(6) <= \otR2[6]~output_o\;

ww_otR2(7) <= \otR2[7]~output_o\;

ww_otR2(8) <= \otR2[8]~output_o\;

ww_otR2(9) <= \otR2[9]~output_o\;

ww_otR2(10) <= \otR2[10]~output_o\;

ww_otR2(11) <= \otR2[11]~output_o\;

ww_otR2(12) <= \otR2[12]~output_o\;

ww_otR2(13) <= \otR2[13]~output_o\;

ww_otR2(14) <= \otR2[14]~output_o\;

ww_otR2(15) <= \otR2[15]~output_o\;

ww_otR2(16) <= \otR2[16]~output_o\;

ww_otR2(17) <= \otR2[17]~output_o\;

ww_otR2(18) <= \otR2[18]~output_o\;

ww_otR2(19) <= \otR2[19]~output_o\;

ww_otR2(20) <= \otR2[20]~output_o\;

ww_otR2(21) <= \otR2[21]~output_o\;

ww_otR2(22) <= \otR2[22]~output_o\;

ww_otR2(23) <= \otR2[23]~output_o\;

ww_otR2(24) <= \otR2[24]~output_o\;

ww_otR2(25) <= \otR2[25]~output_o\;

ww_otR2(26) <= \otR2[26]~output_o\;

ww_otR2(27) <= \otR2[27]~output_o\;

ww_otR2(28) <= \otR2[28]~output_o\;

ww_otR2(29) <= \otR2[29]~output_o\;

ww_otR2(30) <= \otR2[30]~output_o\;

ww_otR2(31) <= \otR2[31]~output_o\;

ww_otR3(0) <= \otR3[0]~output_o\;

ww_otR3(1) <= \otR3[1]~output_o\;

ww_otR3(2) <= \otR3[2]~output_o\;

ww_otR3(3) <= \otR3[3]~output_o\;

ww_otR3(4) <= \otR3[4]~output_o\;

ww_otR3(5) <= \otR3[5]~output_o\;

ww_otR3(6) <= \otR3[6]~output_o\;

ww_otR3(7) <= \otR3[7]~output_o\;

ww_otR3(8) <= \otR3[8]~output_o\;

ww_otR3(9) <= \otR3[9]~output_o\;

ww_otR3(10) <= \otR3[10]~output_o\;

ww_otR3(11) <= \otR3[11]~output_o\;

ww_otR3(12) <= \otR3[12]~output_o\;

ww_otR3(13) <= \otR3[13]~output_o\;

ww_otR3(14) <= \otR3[14]~output_o\;

ww_otR3(15) <= \otR3[15]~output_o\;

ww_otR3(16) <= \otR3[16]~output_o\;

ww_otR3(17) <= \otR3[17]~output_o\;

ww_otR3(18) <= \otR3[18]~output_o\;

ww_otR3(19) <= \otR3[19]~output_o\;

ww_otR3(20) <= \otR3[20]~output_o\;

ww_otR3(21) <= \otR3[21]~output_o\;

ww_otR3(22) <= \otR3[22]~output_o\;

ww_otR3(23) <= \otR3[23]~output_o\;

ww_otR3(24) <= \otR3[24]~output_o\;

ww_otR3(25) <= \otR3[25]~output_o\;

ww_otR3(26) <= \otR3[26]~output_o\;

ww_otR3(27) <= \otR3[27]~output_o\;

ww_otR3(28) <= \otR3[28]~output_o\;

ww_otR3(29) <= \otR3[29]~output_o\;

ww_otR3(30) <= \otR3[30]~output_o\;

ww_otR3(31) <= \otR3[31]~output_o\;

ww_otR4(0) <= \otR4[0]~output_o\;

ww_otR4(1) <= \otR4[1]~output_o\;

ww_otR4(2) <= \otR4[2]~output_o\;

ww_otR4(3) <= \otR4[3]~output_o\;

ww_otR4(4) <= \otR4[4]~output_o\;

ww_otR4(5) <= \otR4[5]~output_o\;

ww_otR4(6) <= \otR4[6]~output_o\;

ww_otR4(7) <= \otR4[7]~output_o\;

ww_otR4(8) <= \otR4[8]~output_o\;

ww_otR4(9) <= \otR4[9]~output_o\;

ww_otR4(10) <= \otR4[10]~output_o\;

ww_otR4(11) <= \otR4[11]~output_o\;

ww_otR4(12) <= \otR4[12]~output_o\;

ww_otR4(13) <= \otR4[13]~output_o\;

ww_otR4(14) <= \otR4[14]~output_o\;

ww_otR4(15) <= \otR4[15]~output_o\;

ww_otR4(16) <= \otR4[16]~output_o\;

ww_otR4(17) <= \otR4[17]~output_o\;

ww_otR4(18) <= \otR4[18]~output_o\;

ww_otR4(19) <= \otR4[19]~output_o\;

ww_otR4(20) <= \otR4[20]~output_o\;

ww_otR4(21) <= \otR4[21]~output_o\;

ww_otR4(22) <= \otR4[22]~output_o\;

ww_otR4(23) <= \otR4[23]~output_o\;

ww_otR4(24) <= \otR4[24]~output_o\;

ww_otR4(25) <= \otR4[25]~output_o\;

ww_otR4(26) <= \otR4[26]~output_o\;

ww_otR4(27) <= \otR4[27]~output_o\;

ww_otR4(28) <= \otR4[28]~output_o\;

ww_otR4(29) <= \otR4[29]~output_o\;

ww_otR4(30) <= \otR4[30]~output_o\;

ww_otR4(31) <= \otR4[31]~output_o\;

ww_otR5(0) <= \otR5[0]~output_o\;

ww_otR5(1) <= \otR5[1]~output_o\;

ww_otR5(2) <= \otR5[2]~output_o\;

ww_otR5(3) <= \otR5[3]~output_o\;

ww_otR5(4) <= \otR5[4]~output_o\;

ww_otR5(5) <= \otR5[5]~output_o\;

ww_otR5(6) <= \otR5[6]~output_o\;

ww_otR5(7) <= \otR5[7]~output_o\;

ww_otR5(8) <= \otR5[8]~output_o\;

ww_otR5(9) <= \otR5[9]~output_o\;

ww_otR5(10) <= \otR5[10]~output_o\;

ww_otR5(11) <= \otR5[11]~output_o\;

ww_otR5(12) <= \otR5[12]~output_o\;

ww_otR5(13) <= \otR5[13]~output_o\;

ww_otR5(14) <= \otR5[14]~output_o\;

ww_otR5(15) <= \otR5[15]~output_o\;

ww_otR5(16) <= \otR5[16]~output_o\;

ww_otR5(17) <= \otR5[17]~output_o\;

ww_otR5(18) <= \otR5[18]~output_o\;

ww_otR5(19) <= \otR5[19]~output_o\;

ww_otR5(20) <= \otR5[20]~output_o\;

ww_otR5(21) <= \otR5[21]~output_o\;

ww_otR5(22) <= \otR5[22]~output_o\;

ww_otR5(23) <= \otR5[23]~output_o\;

ww_otR5(24) <= \otR5[24]~output_o\;

ww_otR5(25) <= \otR5[25]~output_o\;

ww_otR5(26) <= \otR5[26]~output_o\;

ww_otR5(27) <= \otR5[27]~output_o\;

ww_otR5(28) <= \otR5[28]~output_o\;

ww_otR5(29) <= \otR5[29]~output_o\;

ww_otR5(30) <= \otR5[30]~output_o\;

ww_otR5(31) <= \otR5[31]~output_o\;

ww_otR6(0) <= \otR6[0]~output_o\;

ww_otR6(1) <= \otR6[1]~output_o\;

ww_otR6(2) <= \otR6[2]~output_o\;

ww_otR6(3) <= \otR6[3]~output_o\;

ww_otR6(4) <= \otR6[4]~output_o\;

ww_otR6(5) <= \otR6[5]~output_o\;

ww_otR6(6) <= \otR6[6]~output_o\;

ww_otR6(7) <= \otR6[7]~output_o\;

ww_otR6(8) <= \otR6[8]~output_o\;

ww_otR6(9) <= \otR6[9]~output_o\;

ww_otR6(10) <= \otR6[10]~output_o\;

ww_otR6(11) <= \otR6[11]~output_o\;

ww_otR6(12) <= \otR6[12]~output_o\;

ww_otR6(13) <= \otR6[13]~output_o\;

ww_otR6(14) <= \otR6[14]~output_o\;

ww_otR6(15) <= \otR6[15]~output_o\;

ww_otR6(16) <= \otR6[16]~output_o\;

ww_otR6(17) <= \otR6[17]~output_o\;

ww_otR6(18) <= \otR6[18]~output_o\;

ww_otR6(19) <= \otR6[19]~output_o\;

ww_otR6(20) <= \otR6[20]~output_o\;

ww_otR6(21) <= \otR6[21]~output_o\;

ww_otR6(22) <= \otR6[22]~output_o\;

ww_otR6(23) <= \otR6[23]~output_o\;

ww_otR6(24) <= \otR6[24]~output_o\;

ww_otR6(25) <= \otR6[25]~output_o\;

ww_otR6(26) <= \otR6[26]~output_o\;

ww_otR6(27) <= \otR6[27]~output_o\;

ww_otR6(28) <= \otR6[28]~output_o\;

ww_otR6(29) <= \otR6[29]~output_o\;

ww_otR6(30) <= \otR6[30]~output_o\;

ww_otR6(31) <= \otR6[31]~output_o\;

ww_otR7(0) <= \otR7[0]~output_o\;

ww_otR7(1) <= \otR7[1]~output_o\;

ww_otR7(2) <= \otR7[2]~output_o\;

ww_otR7(3) <= \otR7[3]~output_o\;

ww_otR7(4) <= \otR7[4]~output_o\;

ww_otR7(5) <= \otR7[5]~output_o\;

ww_otR7(6) <= \otR7[6]~output_o\;

ww_otR7(7) <= \otR7[7]~output_o\;

ww_otR7(8) <= \otR7[8]~output_o\;

ww_otR7(9) <= \otR7[9]~output_o\;

ww_otR7(10) <= \otR7[10]~output_o\;

ww_otR7(11) <= \otR7[11]~output_o\;

ww_otR7(12) <= \otR7[12]~output_o\;

ww_otR7(13) <= \otR7[13]~output_o\;

ww_otR7(14) <= \otR7[14]~output_o\;

ww_otR7(15) <= \otR7[15]~output_o\;

ww_otR7(16) <= \otR7[16]~output_o\;

ww_otR7(17) <= \otR7[17]~output_o\;

ww_otR7(18) <= \otR7[18]~output_o\;

ww_otR7(19) <= \otR7[19]~output_o\;

ww_otR7(20) <= \otR7[20]~output_o\;

ww_otR7(21) <= \otR7[21]~output_o\;

ww_otR7(22) <= \otR7[22]~output_o\;

ww_otR7(23) <= \otR7[23]~output_o\;

ww_otR7(24) <= \otR7[24]~output_o\;

ww_otR7(25) <= \otR7[25]~output_o\;

ww_otR7(26) <= \otR7[26]~output_o\;

ww_otR7(27) <= \otR7[27]~output_o\;

ww_otR7(28) <= \otR7[28]~output_o\;

ww_otR7(29) <= \otR7[29]~output_o\;

ww_otR7(30) <= \otR7[30]~output_o\;

ww_otR7(31) <= \otR7[31]~output_o\;
END structure;


