<pre>name: s_eventually
description: The 's_eventually' keyword should be reserved
should_fail: 1
tags: 5.6.2
files: <a href="../../../../tests/generated/keywords/5.6.2--keyword_s_eventually.sv" target="file-frame">tests/generated/keywords/5.6.2--keyword_s_eventually.sv</a>
incdirs: 
top_module: 
rc: 0


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from <a href="../../../../tests/generated/keywords/5.6.2--keyword_s_eventually.sv" target="file-frame">tests/generated/keywords/5.6.2--keyword_s_eventually.sv</a>' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.
</pre>