vhdl xil_defaultlib  \
"../../../../project_Uniform_32Bit.srcs/sources_1/bd/design_Uniform_32Bit/ipshared/4ee6/hdl/conv_pkg.vhd" \
"../../../../project_Uniform_32Bit.srcs/sources_1/bd/design_Uniform_32Bit/ipshared/4ee6/hdl/synth_reg.vhd" \
"../../../../project_Uniform_32Bit.srcs/sources_1/bd/design_Uniform_32Bit/ipshared/4ee6/hdl/synth_reg_w_init.vhd" \
"../../../../project_Uniform_32Bit.srcs/sources_1/bd/design_Uniform_32Bit/ipshared/4ee6/hdl/srl17e.vhd" \
"../../../../project_Uniform_32Bit.srcs/sources_1/bd/design_Uniform_32Bit/ipshared/4ee6/hdl/srl33e.vhd" \
"../../../../project_Uniform_32Bit.srcs/sources_1/bd/design_Uniform_32Bit/ipshared/4ee6/hdl/synth_reg_reg.vhd" \
"../../../../project_Uniform_32Bit.srcs/sources_1/bd/design_Uniform_32Bit/ipshared/4ee6/hdl/single_reg_w_init.vhd" \
"../../../../project_Uniform_32Bit.srcs/sources_1/bd/design_Uniform_32Bit/ipshared/4ee6/hdl/xlclockdriver_rd.vhd" \
"../../../../project_Uniform_32Bit.srcs/sources_1/bd/design_Uniform_32Bit/ipshared/4ee6/hdl/uniform_entity_declarations.vhd" \
"../../../../project_Uniform_32Bit.srcs/sources_1/bd/design_Uniform_32Bit/ipshared/4ee6/hdl/uniform.vhd" \
"../../../bd/design_Uniform_32Bit/ip/design_Uniform_32Bit_rst_ps7_0_100M_0/sim/design_Uniform_32Bit_rst_ps7_0_100M_0.vhd" \
"../../../bd/design_Uniform_32Bit/sim/design_Uniform_32Bit.vhd" \

nosort
