\hypertarget{classMipsISA_1_1Interrupts}{
\section{クラス Interrupts}
\label{classMipsISA_1_1Interrupts}\index{MipsISA::Interrupts@{MipsISA::Interrupts}}
}


{\ttfamily \#include $<$interrupts.hh$>$}Interruptsに対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2cm]{classMipsISA_1_1Interrupts}
\end{center}
\end{figure}
\subsection*{Public 型}
\begin{DoxyCompactItemize}
\item 
typedef MipsInterruptsParams \hyperlink{classMipsISA_1_1Interrupts_a2d2df962f437c169ec932010a88ab884}{Params}
\item 
typedef MipsInterruptsParams \hyperlink{classMipsISA_1_1Interrupts_a2d2df962f437c169ec932010a88ab884}{Params}
\end{DoxyCompactItemize}
\subsection*{Public メソッド}
\begin{DoxyCompactItemize}
\item 
const \hyperlink{classMipsISA_1_1Interrupts_a2d2df962f437c169ec932010a88ab884}{Params} $\ast$ \hyperlink{classMipsISA_1_1Interrupts_acd3c3feb78ae7a8f88fe0f110a718dff}{params} () const 
\item 
\hyperlink{classMipsISA_1_1Interrupts_a3d148759405b99148e0c34750966edb1}{Interrupts} (\hyperlink{classMipsISA_1_1Interrupts_a2d2df962f437c169ec932010a88ab884}{Params} $\ast$\hyperlink{namespaceMipsISA_a37d3f683959086eac7bcf24a002a9fb8}{p})
\item 
void \hyperlink{classMipsISA_1_1Interrupts_a2ab8c6aed9969bc58d6aa2427d442cc4}{setCPU} (\hyperlink{classBaseCPU}{BaseCPU} $\ast$\_\-cpu)
\item 
void \hyperlink{classMipsISA_1_1Interrupts_a03cb6c87689ac9000f54a7eacfa2c730}{post} (int int\_\-num, \hyperlink{classThreadContext}{ThreadContext} $\ast$tc)
\item 
void \hyperlink{classMipsISA_1_1Interrupts_a24c6c4fbdc0605bcd015ce06f194e4b4}{post} (int int\_\-num, int \hyperlink{namespaceMipsISA_ae6714ce3c5ef82205cecbd410556edf3}{index})
\item 
void \hyperlink{classMipsISA_1_1Interrupts_a10ed3ba8ce3bd81e1732b0a9a7087a27}{clear} (int int\_\-num, \hyperlink{classThreadContext}{ThreadContext} $\ast$tc)
\item 
void \hyperlink{classMipsISA_1_1Interrupts_af60c3484087379d0330467d77f6cbaae}{clear} (int int\_\-num, int \hyperlink{namespaceMipsISA_ae6714ce3c5ef82205cecbd410556edf3}{index})
\item 
void \hyperlink{classMipsISA_1_1Interrupts_a1ff2f31dc81c8fa68f3d8abb099f3a25}{clearAll} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc)
\item 
void \hyperlink{classMipsISA_1_1Interrupts_a798729dca95209ecdc609807a653a2bf}{clearAll} ()
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classMipsISA_1_1Interrupts_ae603c88d759977611d3bcc6e2deb61ae}{getInterrupt} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc)
\item 
void \hyperlink{classMipsISA_1_1Interrupts_ad92c743dd73ba955adb1aaa2d9135fb7}{updateIntrInfo} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc) const 
\item 
bool \hyperlink{classMipsISA_1_1Interrupts_a79de56931b0c5eff3edb7585b2b14286}{interruptsPending} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc) const 
\item 
bool \hyperlink{classMipsISA_1_1Interrupts_a3dfe5717c5a726738b098c9b5c747a44}{onCpuTimerInterrupt} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc) const 
\item 
bool \hyperlink{classMipsISA_1_1Interrupts_af3c66fb49fec598cf78aaec29d764952}{checkInterrupts} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc) const 
\item 
void \hyperlink{classMipsISA_1_1Interrupts_a53e036786d17361be4c7320d39c99b84}{serialize} (std::ostream \&os)
\item 
void \hyperlink{classMipsISA_1_1Interrupts_af22e5d6d660b97db37003ac61ac4ee49}{unserialize} (\hyperlink{classCheckpoint}{Checkpoint} $\ast$cp, const std::string \&section)
\item 
const \hyperlink{classMipsISA_1_1Interrupts_a2d2df962f437c169ec932010a88ab884}{Params} $\ast$ \hyperlink{classMipsISA_1_1Interrupts_acd3c3feb78ae7a8f88fe0f110a718dff}{params} () const 
\item 
\hyperlink{classMipsISA_1_1Interrupts_a3d148759405b99148e0c34750966edb1}{Interrupts} (\hyperlink{classMipsISA_1_1Interrupts_a2d2df962f437c169ec932010a88ab884}{Params} $\ast$\hyperlink{namespaceMipsISA_a37d3f683959086eac7bcf24a002a9fb8}{p})
\item 
void \hyperlink{classMipsISA_1_1Interrupts_a2ab8c6aed9969bc58d6aa2427d442cc4}{setCPU} (\hyperlink{classBaseCPU}{BaseCPU} $\ast$\_\-cpu)
\item 
void \hyperlink{classMipsISA_1_1Interrupts_a03cb6c87689ac9000f54a7eacfa2c730}{post} (int int\_\-num, \hyperlink{classThreadContext}{ThreadContext} $\ast$tc)
\item 
void \hyperlink{classMipsISA_1_1Interrupts_a24c6c4fbdc0605bcd015ce06f194e4b4}{post} (int int\_\-num, int \hyperlink{namespaceMipsISA_ae6714ce3c5ef82205cecbd410556edf3}{index})
\item 
void \hyperlink{classMipsISA_1_1Interrupts_a10ed3ba8ce3bd81e1732b0a9a7087a27}{clear} (int int\_\-num, \hyperlink{classThreadContext}{ThreadContext} $\ast$tc)
\item 
void \hyperlink{classMipsISA_1_1Interrupts_af60c3484087379d0330467d77f6cbaae}{clear} (int int\_\-num, int \hyperlink{namespaceMipsISA_ae6714ce3c5ef82205cecbd410556edf3}{index})
\item 
void \hyperlink{classMipsISA_1_1Interrupts_a1ff2f31dc81c8fa68f3d8abb099f3a25}{clearAll} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc)
\item 
void \hyperlink{classMipsISA_1_1Interrupts_a798729dca95209ecdc609807a653a2bf}{clearAll} ()
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classMipsISA_1_1Interrupts_ae603c88d759977611d3bcc6e2deb61ae}{getInterrupt} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc)
\item 
void \hyperlink{classMipsISA_1_1Interrupts_ad92c743dd73ba955adb1aaa2d9135fb7}{updateIntrInfo} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc) const 
\item 
bool \hyperlink{classMipsISA_1_1Interrupts_a79de56931b0c5eff3edb7585b2b14286}{interruptsPending} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc) const 
\item 
bool \hyperlink{classMipsISA_1_1Interrupts_a3dfe5717c5a726738b098c9b5c747a44}{onCpuTimerInterrupt} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc) const 
\item 
bool \hyperlink{classMipsISA_1_1Interrupts_af3c66fb49fec598cf78aaec29d764952}{checkInterrupts} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc) const 
\item 
void \hyperlink{classMipsISA_1_1Interrupts_a53e036786d17361be4c7320d39c99b84}{serialize} (std::ostream \&os)
\item 
void \hyperlink{classMipsISA_1_1Interrupts_af22e5d6d660b97db37003ac61ac4ee49}{unserialize} (\hyperlink{classCheckpoint}{Checkpoint} $\ast$cp, const std::string \&section)
\end{DoxyCompactItemize}
\subsection*{Private 変数}
\begin{DoxyCompactItemize}
\item 
bool \hyperlink{classMipsISA_1_1Interrupts_af2d03360eddc7a37308f528ec004d1aa}{newInfoSet}
\item 
int \hyperlink{classMipsISA_1_1Interrupts_a1de149de9a59d4b8291c2aa655119825}{newIpl}
\item 
int \hyperlink{classMipsISA_1_1Interrupts_ad13b7544dc5de8549f52b32df52e0d72}{newSummary}
\end{DoxyCompactItemize}


\subsection{型定義}
\hypertarget{classMipsISA_1_1Interrupts_a2d2df962f437c169ec932010a88ab884}{
\index{MipsISA::Interrupts@{MipsISA::Interrupts}!Params@{Params}}
\index{Params@{Params}!MipsISA::Interrupts@{MipsISA::Interrupts}}
\subsubsection[{Params}]{\setlength{\rightskip}{0pt plus 5cm}typedef MipsInterruptsParams {\bf Params}}}
\label{classMipsISA_1_1Interrupts_a2d2df962f437c169ec932010a88ab884}
\hypertarget{classMipsISA_1_1Interrupts_a2d2df962f437c169ec932010a88ab884}{
\index{MipsISA::Interrupts@{MipsISA::Interrupts}!Params@{Params}}
\index{Params@{Params}!MipsISA::Interrupts@{MipsISA::Interrupts}}
\subsubsection[{Params}]{\setlength{\rightskip}{0pt plus 5cm}typedef MipsInterruptsParams {\bf Params}}}
\label{classMipsISA_1_1Interrupts_a2d2df962f437c169ec932010a88ab884}


\subsection{コンストラクタとデストラクタ}
\hypertarget{classMipsISA_1_1Interrupts_a3d148759405b99148e0c34750966edb1}{
\index{MipsISA::Interrupts@{MipsISA::Interrupts}!Interrupts@{Interrupts}}
\index{Interrupts@{Interrupts}!MipsISA::Interrupts@{MipsISA::Interrupts}}
\subsubsection[{Interrupts}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Interrupts} ({\bf Params} $\ast$ {\em p})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classMipsISA_1_1Interrupts_a3d148759405b99148e0c34750966edb1}



\begin{DoxyCode}
60                            : SimObject(p)
61     {
62         newInfoSet = false;
63     }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1Interrupts_a3d148759405b99148e0c34750966edb1}{
\index{MipsISA::Interrupts@{MipsISA::Interrupts}!Interrupts@{Interrupts}}
\index{Interrupts@{Interrupts}!MipsISA::Interrupts@{MipsISA::Interrupts}}
\subsubsection[{Interrupts}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Interrupts} ({\bf Params} $\ast$ {\em p})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classMipsISA_1_1Interrupts_a3d148759405b99148e0c34750966edb1}



\begin{DoxyCode}
60                            : SimObject(p)
61     {
62         newInfoSet = false;
63     }
\end{DoxyCode}


\subsection{関数}
\hypertarget{classMipsISA_1_1Interrupts_af3c66fb49fec598cf78aaec29d764952}{
\index{MipsISA::Interrupts@{MipsISA::Interrupts}!checkInterrupts@{checkInterrupts}}
\index{checkInterrupts@{checkInterrupts}!MipsISA::Interrupts@{MipsISA::Interrupts}}
\subsubsection[{checkInterrupts}]{\setlength{\rightskip}{0pt plus 5cm}bool checkInterrupts ({\bf ThreadContext} $\ast$ {\em tc}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classMipsISA_1_1Interrupts_af3c66fb49fec598cf78aaec29d764952}



\begin{DoxyCode}
114     {
115         return interruptsPending(tc);
116     }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1Interrupts_af3c66fb49fec598cf78aaec29d764952}{
\index{MipsISA::Interrupts@{MipsISA::Interrupts}!checkInterrupts@{checkInterrupts}}
\index{checkInterrupts@{checkInterrupts}!MipsISA::Interrupts@{MipsISA::Interrupts}}
\subsubsection[{checkInterrupts}]{\setlength{\rightskip}{0pt plus 5cm}bool checkInterrupts ({\bf ThreadContext} $\ast$ {\em tc}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classMipsISA_1_1Interrupts_af3c66fb49fec598cf78aaec29d764952}



\begin{DoxyCode}
114     {
115         return interruptsPending(tc);
116     }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1Interrupts_af60c3484087379d0330467d77f6cbaae}{
\index{MipsISA::Interrupts@{MipsISA::Interrupts}!clear@{clear}}
\index{clear@{clear}!MipsISA::Interrupts@{MipsISA::Interrupts}}
\subsubsection[{clear}]{\setlength{\rightskip}{0pt plus 5cm}void clear (int {\em int\_\-num}, \/  int {\em index})}}
\label{classMipsISA_1_1Interrupts_af60c3484087379d0330467d77f6cbaae}
\hypertarget{classMipsISA_1_1Interrupts_a10ed3ba8ce3bd81e1732b0a9a7087a27}{
\index{MipsISA::Interrupts@{MipsISA::Interrupts}!clear@{clear}}
\index{clear@{clear}!MipsISA::Interrupts@{MipsISA::Interrupts}}
\subsubsection[{clear}]{\setlength{\rightskip}{0pt plus 5cm}void clear (int {\em int\_\-num}, \/  {\bf ThreadContext} $\ast$ {\em tc})}}
\label{classMipsISA_1_1Interrupts_a10ed3ba8ce3bd81e1732b0a9a7087a27}
\hypertarget{classMipsISA_1_1Interrupts_af60c3484087379d0330467d77f6cbaae}{
\index{MipsISA::Interrupts@{MipsISA::Interrupts}!clear@{clear}}
\index{clear@{clear}!MipsISA::Interrupts@{MipsISA::Interrupts}}
\subsubsection[{clear}]{\setlength{\rightskip}{0pt plus 5cm}void clear (int {\em int\_\-num}, \/  int {\em index})}}
\label{classMipsISA_1_1Interrupts_af60c3484087379d0330467d77f6cbaae}



\begin{DoxyCode}
89 {
90     fatal("Must use Thread Context when clearing MIPS Interrupts in M5");
91 }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1Interrupts_a10ed3ba8ce3bd81e1732b0a9a7087a27}{
\index{MipsISA::Interrupts@{MipsISA::Interrupts}!clear@{clear}}
\index{clear@{clear}!MipsISA::Interrupts@{MipsISA::Interrupts}}
\subsubsection[{clear}]{\setlength{\rightskip}{0pt plus 5cm}void clear (int {\em int\_\-num}, \/  {\bf ThreadContext} $\ast$ {\em tc})}}
\label{classMipsISA_1_1Interrupts_a10ed3ba8ce3bd81e1732b0a9a7087a27}



\begin{DoxyCode}
77 {
78     DPRINTF(Interrupt, "Interrupt %d cleared\n", int_num);
79     if (int_num < 0 || int_num >= NumInterruptLevels)
80         panic("int_num out of bounds\n");
81 
82     uint8_t intstatus = getCauseIP(tc);
83     intstatus &= ~(1 << int_num);
84     setCauseIP(tc, intstatus);
85 }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1Interrupts_a798729dca95209ecdc609807a653a2bf}{
\index{MipsISA::Interrupts@{MipsISA::Interrupts}!clearAll@{clearAll}}
\index{clearAll@{clearAll}!MipsISA::Interrupts@{MipsISA::Interrupts}}
\subsubsection[{clearAll}]{\setlength{\rightskip}{0pt plus 5cm}void clearAll ()}}
\label{classMipsISA_1_1Interrupts_a798729dca95209ecdc609807a653a2bf}
\hypertarget{classMipsISA_1_1Interrupts_a1ff2f31dc81c8fa68f3d8abb099f3a25}{
\index{MipsISA::Interrupts@{MipsISA::Interrupts}!clearAll@{clearAll}}
\index{clearAll@{clearAll}!MipsISA::Interrupts@{MipsISA::Interrupts}}
\subsubsection[{clearAll}]{\setlength{\rightskip}{0pt plus 5cm}void clearAll ({\bf ThreadContext} $\ast$ {\em tc})}}
\label{classMipsISA_1_1Interrupts_a1ff2f31dc81c8fa68f3d8abb099f3a25}
\hypertarget{classMipsISA_1_1Interrupts_a798729dca95209ecdc609807a653a2bf}{
\index{MipsISA::Interrupts@{MipsISA::Interrupts}!clearAll@{clearAll}}
\index{clearAll@{clearAll}!MipsISA::Interrupts@{MipsISA::Interrupts}}
\subsubsection[{clearAll}]{\setlength{\rightskip}{0pt plus 5cm}void clearAll ()}}
\label{classMipsISA_1_1Interrupts_a798729dca95209ecdc609807a653a2bf}



\begin{DoxyCode}
103 {
104     fatal("Must use Thread Context when clearing MIPS Interrupts in M5");
105 }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1Interrupts_a1ff2f31dc81c8fa68f3d8abb099f3a25}{
\index{MipsISA::Interrupts@{MipsISA::Interrupts}!clearAll@{clearAll}}
\index{clearAll@{clearAll}!MipsISA::Interrupts@{MipsISA::Interrupts}}
\subsubsection[{clearAll}]{\setlength{\rightskip}{0pt plus 5cm}void clearAll ({\bf ThreadContext} $\ast$ {\em tc})}}
\label{classMipsISA_1_1Interrupts_a1ff2f31dc81c8fa68f3d8abb099f3a25}



\begin{DoxyCode}
95 {
96     DPRINTF(Interrupt, "Interrupts all cleared\n");
97     uint8_t intstatus = 0;
98     setCauseIP(tc, intstatus);
99 }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1Interrupts_ae603c88d759977611d3bcc6e2deb61ae}{
\index{MipsISA::Interrupts@{MipsISA::Interrupts}!getInterrupt@{getInterrupt}}
\index{getInterrupt@{getInterrupt}!MipsISA::Interrupts@{MipsISA::Interrupts}}
\subsubsection[{getInterrupt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} getInterrupt ({\bf ThreadContext} $\ast$ {\em tc})}}
\label{classMipsISA_1_1Interrupts_ae603c88d759977611d3bcc6e2deb61ae}
\hypertarget{classMipsISA_1_1Interrupts_ae603c88d759977611d3bcc6e2deb61ae}{
\index{MipsISA::Interrupts@{MipsISA::Interrupts}!getInterrupt@{getInterrupt}}
\index{getInterrupt@{getInterrupt}!MipsISA::Interrupts@{MipsISA::Interrupts}}
\subsubsection[{getInterrupt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} getInterrupt ({\bf ThreadContext} $\ast$ {\em tc})}}
\label{classMipsISA_1_1Interrupts_ae603c88d759977611d3bcc6e2deb61ae}



\begin{DoxyCode}
111 {
112     DPRINTF(Interrupt, "Interrupts getInterrupt\n");
113 
114     //Check if there are any outstanding interrupts
115     StatusReg status = tc->readMiscRegNoEffect(MISCREG_STATUS);
116     // Interrupts must be enabled, error level must be 0 or interrupts
117     // inhibited, and exception level must be 0 or interrupts inhibited
118     if ((status.ie == 1) && (status.erl == 0) && (status.exl == 0)) {
119         // Software interrupts & hardware interrupts are handled in software.
120         // So if any interrupt that isn't masked is detected, jump to interrupt
121         // handler
122         CauseReg cause = tc->readMiscRegNoEffect(MISCREG_CAUSE);
123         if (status.im && cause.ip) {
124             DPRINTF(Interrupt, "Interrupt! IM[7:0]=%d IP[7:0]=%d \n",
125                     (unsigned)status.im, (unsigned)cause.ip);
126             return new InterruptFault;
127         }
128     }
129 
130     return NoFault;
131 }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1Interrupts_a79de56931b0c5eff3edb7585b2b14286}{
\index{MipsISA::Interrupts@{MipsISA::Interrupts}!interruptsPending@{interruptsPending}}
\index{interruptsPending@{interruptsPending}!MipsISA::Interrupts@{MipsISA::Interrupts}}
\subsubsection[{interruptsPending}]{\setlength{\rightskip}{0pt plus 5cm}bool interruptsPending ({\bf ThreadContext} $\ast$ {\em tc}) const}}
\label{classMipsISA_1_1Interrupts_a79de56931b0c5eff3edb7585b2b14286}
\hypertarget{classMipsISA_1_1Interrupts_a79de56931b0c5eff3edb7585b2b14286}{
\index{MipsISA::Interrupts@{MipsISA::Interrupts}!interruptsPending@{interruptsPending}}
\index{interruptsPending@{interruptsPending}!MipsISA::Interrupts@{MipsISA::Interrupts}}
\subsubsection[{interruptsPending}]{\setlength{\rightskip}{0pt plus 5cm}bool interruptsPending ({\bf ThreadContext} $\ast$ {\em tc}) const}}
\label{classMipsISA_1_1Interrupts_a79de56931b0c5eff3edb7585b2b14286}



\begin{DoxyCode}
151 {
152     //if there is a on cpu timer interrupt (i.e. Compare == Count)
153     //update CauseIP before proceeding to interrupt
154     if (onCpuTimerInterrupt(tc)) {
155         DPRINTF(Interrupt, "Interrupts OnCpuTimerINterrupt(tc) == true\n");
156         //determine timer interrupt IP #
157         IntCtlReg intCtl = tc->readMiscRegNoEffect(MISCREG_INTCTL);
158         uint8_t intStatus = getCauseIP(tc);
159         intStatus |= 1 << intCtl.ipti;
160         setCauseIP(tc, intStatus);
161     }
162 
163     return (getCauseIP(tc) != 0);
164 
165 }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1Interrupts_a3dfe5717c5a726738b098c9b5c747a44}{
\index{MipsISA::Interrupts@{MipsISA::Interrupts}!onCpuTimerInterrupt@{onCpuTimerInterrupt}}
\index{onCpuTimerInterrupt@{onCpuTimerInterrupt}!MipsISA::Interrupts@{MipsISA::Interrupts}}
\subsubsection[{onCpuTimerInterrupt}]{\setlength{\rightskip}{0pt plus 5cm}bool onCpuTimerInterrupt ({\bf ThreadContext} $\ast$ {\em tc}) const}}
\label{classMipsISA_1_1Interrupts_a3dfe5717c5a726738b098c9b5c747a44}
\hypertarget{classMipsISA_1_1Interrupts_a3dfe5717c5a726738b098c9b5c747a44}{
\index{MipsISA::Interrupts@{MipsISA::Interrupts}!onCpuTimerInterrupt@{onCpuTimerInterrupt}}
\index{onCpuTimerInterrupt@{onCpuTimerInterrupt}!MipsISA::Interrupts@{MipsISA::Interrupts}}
\subsubsection[{onCpuTimerInterrupt}]{\setlength{\rightskip}{0pt plus 5cm}bool onCpuTimerInterrupt ({\bf ThreadContext} $\ast$ {\em tc}) const}}
\label{classMipsISA_1_1Interrupts_a3dfe5717c5a726738b098c9b5c747a44}



\begin{DoxyCode}
135 {
136     MiscReg compare = tc->readMiscRegNoEffect(MISCREG_COMPARE);
137     MiscReg count = tc->readMiscRegNoEffect(MISCREG_COUNT);
138     if (compare == count && count != 0)
139         return true;
140     return false;
141 }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1Interrupts_acd3c3feb78ae7a8f88fe0f110a718dff}{
\index{MipsISA::Interrupts@{MipsISA::Interrupts}!params@{params}}
\index{params@{params}!MipsISA::Interrupts@{MipsISA::Interrupts}}
\subsubsection[{params}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Params}$\ast$ params () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classMipsISA_1_1Interrupts_acd3c3feb78ae7a8f88fe0f110a718dff}



\begin{DoxyCode}
56     {
57         return dynamic_cast<const Params *>(_params);
58     }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1Interrupts_acd3c3feb78ae7a8f88fe0f110a718dff}{
\index{MipsISA::Interrupts@{MipsISA::Interrupts}!params@{params}}
\index{params@{params}!MipsISA::Interrupts@{MipsISA::Interrupts}}
\subsubsection[{params}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Params}$\ast$ params () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classMipsISA_1_1Interrupts_acd3c3feb78ae7a8f88fe0f110a718dff}



\begin{DoxyCode}
56     {
57         return dynamic_cast<const Params *>(_params);
58     }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1Interrupts_a24c6c4fbdc0605bcd015ce06f194e4b4}{
\index{MipsISA::Interrupts@{MipsISA::Interrupts}!post@{post}}
\index{post@{post}!MipsISA::Interrupts@{MipsISA::Interrupts}}
\subsubsection[{post}]{\setlength{\rightskip}{0pt plus 5cm}void post (int {\em int\_\-num}, \/  int {\em index})}}
\label{classMipsISA_1_1Interrupts_a24c6c4fbdc0605bcd015ce06f194e4b4}
\hypertarget{classMipsISA_1_1Interrupts_a03cb6c87689ac9000f54a7eacfa2c730}{
\index{MipsISA::Interrupts@{MipsISA::Interrupts}!post@{post}}
\index{post@{post}!MipsISA::Interrupts@{MipsISA::Interrupts}}
\subsubsection[{post}]{\setlength{\rightskip}{0pt plus 5cm}void post (int {\em int\_\-num}, \/  {\bf ThreadContext} $\ast$ {\em tc})}}
\label{classMipsISA_1_1Interrupts_a03cb6c87689ac9000f54a7eacfa2c730}
\hypertarget{classMipsISA_1_1Interrupts_a24c6c4fbdc0605bcd015ce06f194e4b4}{
\index{MipsISA::Interrupts@{MipsISA::Interrupts}!post@{post}}
\index{post@{post}!MipsISA::Interrupts@{MipsISA::Interrupts}}
\subsubsection[{post}]{\setlength{\rightskip}{0pt plus 5cm}void post (int {\em int\_\-num}, \/  int {\em index})}}
\label{classMipsISA_1_1Interrupts_a24c6c4fbdc0605bcd015ce06f194e4b4}



\begin{DoxyCode}
71 {
72     fatal("Must use Thread Context when posting MIPS Interrupts in M5");
73 }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1Interrupts_a03cb6c87689ac9000f54a7eacfa2c730}{
\index{MipsISA::Interrupts@{MipsISA::Interrupts}!post@{post}}
\index{post@{post}!MipsISA::Interrupts@{MipsISA::Interrupts}}
\subsubsection[{post}]{\setlength{\rightskip}{0pt plus 5cm}void post (int {\em int\_\-num}, \/  {\bf ThreadContext} $\ast$ {\em tc})}}
\label{classMipsISA_1_1Interrupts_a03cb6c87689ac9000f54a7eacfa2c730}



\begin{DoxyCode}
59 {
60     DPRINTF(Interrupt, "Interrupt %d posted\n", int_num);
61     if (int_num < 0 || int_num >= NumInterruptLevels)
62         panic("int_num out of bounds\n");
63 
64     uint8_t intstatus = getCauseIP(tc);
65     intstatus |= 1 << int_num;
66     setCauseIP(tc, intstatus);
67 }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1Interrupts_a53e036786d17361be4c7320d39c99b84}{
\index{MipsISA::Interrupts@{MipsISA::Interrupts}!serialize@{serialize}}
\index{serialize@{serialize}!MipsISA::Interrupts@{MipsISA::Interrupts}}
\subsubsection[{serialize}]{\setlength{\rightskip}{0pt plus 5cm}void serialize (std::ostream \& {\em os})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classMipsISA_1_1Interrupts_a53e036786d17361be4c7320d39c99b84}



\begin{DoxyCode}
121     {
122         fatal("Serialization of Interrupts Unimplemented for MIPS");
123     }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1Interrupts_a53e036786d17361be4c7320d39c99b84}{
\index{MipsISA::Interrupts@{MipsISA::Interrupts}!serialize@{serialize}}
\index{serialize@{serialize}!MipsISA::Interrupts@{MipsISA::Interrupts}}
\subsubsection[{serialize}]{\setlength{\rightskip}{0pt plus 5cm}void serialize (std::ostream \& {\em os})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classMipsISA_1_1Interrupts_a53e036786d17361be4c7320d39c99b84}



\begin{DoxyCode}
121     {
122         fatal("Serialization of Interrupts Unimplemented for MIPS");
123     }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1Interrupts_a2ab8c6aed9969bc58d6aa2427d442cc4}{
\index{MipsISA::Interrupts@{MipsISA::Interrupts}!setCPU@{setCPU}}
\index{setCPU@{setCPU}!MipsISA::Interrupts@{MipsISA::Interrupts}}
\subsubsection[{setCPU}]{\setlength{\rightskip}{0pt plus 5cm}void setCPU ({\bf BaseCPU} $\ast$ {\em \_\-cpu})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classMipsISA_1_1Interrupts_a2ab8c6aed9969bc58d6aa2427d442cc4}



\begin{DoxyCode}
67     {}
\end{DoxyCode}
\hypertarget{classMipsISA_1_1Interrupts_a2ab8c6aed9969bc58d6aa2427d442cc4}{
\index{MipsISA::Interrupts@{MipsISA::Interrupts}!setCPU@{setCPU}}
\index{setCPU@{setCPU}!MipsISA::Interrupts@{MipsISA::Interrupts}}
\subsubsection[{setCPU}]{\setlength{\rightskip}{0pt plus 5cm}void setCPU ({\bf BaseCPU} $\ast$ {\em \_\-cpu})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classMipsISA_1_1Interrupts_a2ab8c6aed9969bc58d6aa2427d442cc4}



\begin{DoxyCode}
67     {}
\end{DoxyCode}
\hypertarget{classMipsISA_1_1Interrupts_af22e5d6d660b97db37003ac61ac4ee49}{
\index{MipsISA::Interrupts@{MipsISA::Interrupts}!unserialize@{unserialize}}
\index{unserialize@{unserialize}!MipsISA::Interrupts@{MipsISA::Interrupts}}
\subsubsection[{unserialize}]{\setlength{\rightskip}{0pt plus 5cm}void unserialize ({\bf Checkpoint} $\ast$ {\em cp}, \/  const std::string \& {\em section})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classMipsISA_1_1Interrupts_af22e5d6d660b97db37003ac61ac4ee49}



\begin{DoxyCode}
127     {
128         fatal("Unserialization of Interrupts Unimplemented for MIPS");
129     }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1Interrupts_af22e5d6d660b97db37003ac61ac4ee49}{
\index{MipsISA::Interrupts@{MipsISA::Interrupts}!unserialize@{unserialize}}
\index{unserialize@{unserialize}!MipsISA::Interrupts@{MipsISA::Interrupts}}
\subsubsection[{unserialize}]{\setlength{\rightskip}{0pt plus 5cm}void unserialize ({\bf Checkpoint} $\ast$ {\em cp}, \/  const std::string \& {\em section})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classMipsISA_1_1Interrupts_af22e5d6d660b97db37003ac61ac4ee49}



\begin{DoxyCode}
127     {
128         fatal("Unserialization of Interrupts Unimplemented for MIPS");
129     }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1Interrupts_ad92c743dd73ba955adb1aaa2d9135fb7}{
\index{MipsISA::Interrupts@{MipsISA::Interrupts}!updateIntrInfo@{updateIntrInfo}}
\index{updateIntrInfo@{updateIntrInfo}!MipsISA::Interrupts@{MipsISA::Interrupts}}
\subsubsection[{updateIntrInfo}]{\setlength{\rightskip}{0pt plus 5cm}void updateIntrInfo ({\bf ThreadContext} $\ast$ {\em tc}) const}}
\label{classMipsISA_1_1Interrupts_ad92c743dd73ba955adb1aaa2d9135fb7}
\hypertarget{classMipsISA_1_1Interrupts_ad92c743dd73ba955adb1aaa2d9135fb7}{
\index{MipsISA::Interrupts@{MipsISA::Interrupts}!updateIntrInfo@{updateIntrInfo}}
\index{updateIntrInfo@{updateIntrInfo}!MipsISA::Interrupts@{MipsISA::Interrupts}}
\subsubsection[{updateIntrInfo}]{\setlength{\rightskip}{0pt plus 5cm}void updateIntrInfo ({\bf ThreadContext} $\ast$ {\em tc}) const}}
\label{classMipsISA_1_1Interrupts_ad92c743dd73ba955adb1aaa2d9135fb7}



\begin{DoxyCode}
145 {
146     //Nothing needs to be done.
147 }
\end{DoxyCode}


\subsection{変数}
\hypertarget{classMipsISA_1_1Interrupts_af2d03360eddc7a37308f528ec004d1aa}{
\index{MipsISA::Interrupts@{MipsISA::Interrupts}!newInfoSet@{newInfoSet}}
\index{newInfoSet@{newInfoSet}!MipsISA::Interrupts@{MipsISA::Interrupts}}
\subsubsection[{newInfoSet}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf newInfoSet}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classMipsISA_1_1Interrupts_af2d03360eddc7a37308f528ec004d1aa}
\hypertarget{classMipsISA_1_1Interrupts_a1de149de9a59d4b8291c2aa655119825}{
\index{MipsISA::Interrupts@{MipsISA::Interrupts}!newIpl@{newIpl}}
\index{newIpl@{newIpl}!MipsISA::Interrupts@{MipsISA::Interrupts}}
\subsubsection[{newIpl}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf newIpl}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classMipsISA_1_1Interrupts_a1de149de9a59d4b8291c2aa655119825}
\hypertarget{classMipsISA_1_1Interrupts_ad13b7544dc5de8549f52b32df52e0d72}{
\index{MipsISA::Interrupts@{MipsISA::Interrupts}!newSummary@{newSummary}}
\index{newSummary@{newSummary}!MipsISA::Interrupts@{MipsISA::Interrupts}}
\subsubsection[{newSummary}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf newSummary}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classMipsISA_1_1Interrupts_ad13b7544dc5de8549f52b32df52e0d72}


このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
arch/mips/\hyperlink{mips_2interrupts_8hh}{interrupts.hh}\item 
arch/miqs/\hyperlink{miqs_2interrupts_8hh}{interrupts.hh}\item 
arch/mips/\hyperlink{mips_2interrupts_8cc}{interrupts.cc}\item 
arch/miqs/\hyperlink{miqs_2interrupts_8cc}{interrupts.cc}\end{DoxyCompactItemize}
