# do rc4.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:36:09 on Mar 21,2017
# vlog -work work rc4.vo 
# -- Compiling module ksa
# 
# Top level modules:
# 	ksa
# End time: 16:36:09 on Mar 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:36:09 on Mar 21,2017
# vlog -work work lab4sim.vwf.vt 
# -- Compiling module ksa_vlg_sample_tst
# -- Compiling module ksa_vlg_check_tst
# -- Compiling module ksa_vlg_vec_tst
# 
# Top level modules:
# 	ksa_vlg_vec_tst
# End time: 16:36:09 on Mar 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -do "rc4.do" 
# Start time: 16:36:09 on Mar 21,2017
# //  ModelSim ALTERA 10.3d Oct  7 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.ksa_vlg_vec_tst
# Loading work.ksa
# Loading altera_ver.dffeas
# Loading sv_std.std
# Loading altera_lnsim_ver.generic_m10k
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.common_28nm_ram_block
# Loading altera_lnsim_ver.common_28nm_ram_register
# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator
# Loading work.ksa_vlg_sample_tst
# Loading work.ksa_vlg_check_tst
# ** Warning: (vsim-3017) lab4sim.vwf.vt(1137): [TFMPC] - Too few port connections. Expected 13, found 9.
# 
#         Region: /ksa_vlg_vec_tst/i1
# ** Warning: (vsim-3722) lab4sim.vwf.vt(1137): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# 
# ** Warning: (vsim-3722) lab4sim.vwf.vt(1137): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# 
# ** Warning: (vsim-3722) lab4sim.vwf.vt(1137): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# 
# ** Warning: (vsim-3722) lab4sim.vwf.vt(1137): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# 
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) rc4.vo(8087): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /ksa_vlg_vec_tst/i1/altera_internal_jtag
# ** Warning: (vsim-3722) rc4.vo(8087): [TFMPC] - Missing connection for port 'ntrst'.
# 
# Simulation passed !
# ** Note: $finish    : lab4sim.vwf.vt(1116)
#    Time: 1 us  Iteration: 0  Instance: /ksa_vlg_vec_tst/tb_out
# End time: 16:36:10 on Mar 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 7
