

================================================================
== Vivado HLS Report for 'Conv'
================================================================
* Date:           Sun Aug 23 16:08:00 2020

* Version:        2016.4 (Build 1722992 on Wed Mar 08 18:30:27 MST 2017)
* Project:        conv_core_new
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   24|    ?|   25|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+-----+------------------+----------------------+-----------+-----------+-----------+----------+
        |                             |         Latency        |       Iteration      |  Initiation Interval  |    Trip   |          |
        |          Loop Name          | min |        max       |        Latency       |  achieved |   target  |   Count   | Pipelined|
        +-----------------------------+-----+------------------+----------------------+-----------+-----------+-----------+----------+
        |- Loop 1                     |    0|                 ?|         2 ~ ?        |          -|          -| 0 ~ 65535 |    no    |
        | + Loop 1.1                  |    0|                 ?| 9 ~ 5590927607192844 |          -|          -| 0 ~ 65535 |    no    |
        |  ++ Loop 1.1.1              |    0|  5590927607192835|   16 ~ 85312086781   |          -|          -| 0 ~ 65535 |    no    |
        |   +++ Loop 1.1.1.1          |    0|       85312086765|      4 ~ 1301779     |          -|          -| 0 ~ 65535 |    no    |
        |    ++++ Loop 1.1.1.1.1      |    0|           1301775|       5 ~ 5105       |          -|          -|  0 ~ 255  |    no    |
        |     +++++ Loop 1.1.1.1.1.1  |    0|              5100|        2 ~ 20        |          -|          -|  0 ~ 255  |    no    |
        +-----------------------------+-----+------------------+----------------------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    795|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|     13|    1576|   2382|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    608|
|Register         |        -|      -|    1636|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|     14|    3212|   3785|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      6|       3|      7|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Conv_AXILiteS_s_axi_U    |Conv_AXILiteS_s_axi   |        0|      0|  346|  492|
    |Conv_fadd_32ns_32bkb_U0  |Conv_fadd_32ns_32bkb  |        0|      2|  205|  390|
    |Conv_fcmp_32ns_32dEe_U2  |Conv_fcmp_32ns_32dEe  |        0|      0|   66|  239|
    |Conv_fmul_32ns_32cud_U1  |Conv_fmul_32ns_32cud  |        0|      3|  143|  321|
    |Conv_gmem_m_axi_U        |Conv_gmem_m_axi       |        2|      0|  512|  580|
    |Conv_mul_32s_16nsfYi_U5  |Conv_mul_32s_16nsfYi  |        0|      2|    0|    0|
    |Conv_mul_32s_16nsfYi_U8  |Conv_mul_32s_16nsfYi  |        0|      2|    0|    0|
    |Conv_mul_32s_8ns_g8j_U6  |Conv_mul_32s_8ns_g8j  |        0|      2|    0|    0|
    |Conv_mul_32s_8ns_g8j_U7  |Conv_mul_32s_8ns_g8j  |        0|      2|    0|    0|
    |Conv_sdiv_19s_9nseOg_U3  |Conv_sdiv_19s_9nseOg  |        0|      0|  152|  180|
    |Conv_sdiv_19s_9nseOg_U4  |Conv_sdiv_19s_9nseOg  |        0|      0|  152|  180|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        2|     13| 1576| 2382|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |Conv_mul_mul_16nshbi_U9  |Conv_mul_mul_16nshbi  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Hout_V_fu_721_p2            |     +    |      0|  0|  16|           1|          16|
    |W4_sum_fu_1037_p2           |     +    |      0|  0|  16|          32|          32|
    |Wout_V_fu_711_p2            |     +    |      0|  0|  16|           1|          16|
    |bias6_sum_fu_786_p2         |     +    |      0|  0|  31|          31|          31|
    |cin_fu_882_p2               |     +    |      0|  0|  16|          16|           1|
    |cout_fu_780_p2              |     +    |      0|  0|  16|          16|           1|
    |feature_in2_sum_fu_1027_p2  |     +    |      0|  0|  16|          32|          32|
    |feature_out8_sum_fu_836_p2  |     +    |      0|  0|  32|          32|          32|
    |grp_fu_831_p0               |     +    |      0|  0|  32|          32|          32|
    |grp_fu_894_p0               |     +    |      0|  0|  32|          32|          32|
    |grp_fu_937_p0               |     +    |      0|  0|  32|          32|          32|
    |grp_fu_951_p0               |     +    |      0|  0|  32|          32|          32|
    |h_V_fu_980_p2               |     +    |      0|  0|  16|          16|          16|
    |i_fu_815_p2                 |     +    |      0|  0|  16|          16|           1|
    |ii_fu_908_p2                |     +    |      0|  0|   8|           8|           1|
    |j_fu_857_p2                 |     +    |      0|  0|  16|          16|           1|
    |jj_fu_970_p2                |     +    |      0|  0|   8|           8|           1|
    |next_mul1_fu_762_p2         |     +    |      0|  0|  32|          32|          32|
    |next_mul2_fu_801_p2         |     +    |      0|  0|  16|          16|          16|
    |next_mul3_fu_847_p2         |     +    |      0|  0|  16|          16|          16|
    |next_mul_fu_868_p2          |     +    |      0|  0|  32|          32|          32|
    |r_V_1_tr_fu_531_p2          |     +    |      0|  0|   9|           2|           9|
    |r_V_3_fu_617_p2             |     +    |      0|  0|  17|          17|          17|
    |r_V_7_fu_639_p2             |     +    |      0|  0|  17|          17|          17|
    |r_V_tr_fu_473_p2            |     +    |      0|  0|   9|           2|           9|
    |tmp_29_fu_1022_p2           |     +    |      0|  0|  16|          32|          32|
    |tmp_30_fu_1032_p2           |     +    |      0|  0|  16|          32|          32|
    |w_V_fu_918_p2               |     +    |      0|  0|  16|          16|          16|
    |p_neg9_fu_487_p2            |     -    |      0|  0|   9|           1|           9|
    |p_neg_fu_545_p2             |     -    |      0|  0|   9|           1|           9|
    |r_V_4_fu_651_p2             |     -    |      0|  0|  18|          18|          18|
    |r_V_8_fu_676_p2             |     -    |      0|  0|  18|          18|          18|
    |tmp_13_fu_821_p2            |     -    |      0|  0|  16|          16|          16|
    |tmp_17_fu_863_p2            |     -    |      0|  0|  16|          16|          16|
    |tmp_22_fu_571_p2            |     -    |      0|  0|   8|           1|           8|
    |tmp_6_fu_513_p2             |     -    |      0|  0|   8|           1|           8|
    |ap_block_state31_io         |    and   |      0|  0|   1|           1|           1|
    |or_cond_fu_1095_p2          |    and   |      0|  0|   1|           1|           1|
    |tmp_37_fu_1089_p2           |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_810_p2         |   icmp   |      0|  0|   6|          16|          16|
    |exitcond2_fu_877_p2         |   icmp   |      0|  0|   6|          16|          16|
    |exitcond3_fu_903_p2         |   icmp   |      0|  0|   3|           8|           8|
    |exitcond4_fu_965_p2         |   icmp   |      0|  0|   3|           8|           8|
    |exitcond5_fu_775_p2         |   icmp   |      0|  0|   6|          16|          16|
    |exitcond_fu_852_p2          |   icmp   |      0|  0|   6|          16|          16|
    |notlhs_fu_1071_p2           |   icmp   |      0|  0|   3|           8|           2|
    |notrhs_fu_1077_p2           |   icmp   |      0|  0|   8|          23|           1|
    |slt1_fu_1006_p2             |   icmp   |      0|  0|   6|          17|          17|
    |slt_fu_927_p2               |   icmp   |      0|  0|   6|          17|          17|
    |brmerge_fu_1017_p2          |    or    |      0|  0|   1|           1|           1|
    |tmp_25_fu_985_p2            |    or    |      0|  0|  20|          16|          16|
    |tmp_35_fu_1083_p2           |    or    |      0|  0|   1|           1|           1|
    |p_1_fu_593_p3               |  select  |      0|  0|   8|           1|           8|
    |p_s_fu_585_p3               |  select  |      0|  0|   8|           1|           8|
    |pad_x_V_fu_519_p3           |  select  |      0|  0|   8|           1|           8|
    |pad_y_V_fu_577_p3           |  select  |      0|  0|   8|           1|           8|
    |sum_4_fu_1100_p3            |  select  |      0|  0|  32|           1|           1|
    |rev1_fu_1011_p2             |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_956_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 795|         812|         814|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  168|         76|    1|         76|
    |ap_sig_ioackin_gmem_ARREADY  |    1|          2|    1|          2|
    |ap_sig_ioackin_gmem_AWREADY  |    1|          2|    1|          2|
    |ap_sig_ioackin_gmem_WREADY   |    1|          2|    1|          2|
    |gmem_ARADDR                  |   32|          4|   32|        128|
    |gmem_blk_n_AR                |    1|          2|    1|          2|
    |gmem_blk_n_AW                |    1|          2|    1|          2|
    |gmem_blk_n_B                 |    1|          2|    1|          2|
    |gmem_blk_n_R                 |    1|          2|    1|          2|
    |gmem_blk_n_W                 |    1|          2|    1|          2|
    |grp_fu_408_p0                |   32|          3|   32|         96|
    |grp_fu_408_p1                |   32|          3|   32|         96|
    |i_op_assign_1_reg_290        |   16|          2|   16|         32|
    |i_op_assign_2_reg_359        |    8|          2|    8|         16|
    |i_op_assign_3_reg_382        |    8|          2|    8|         16|
    |i_op_assign_9_reg_268        |   16|          2|   16|         32|
    |i_op_assign_reg_324          |   16|          2|   16|         32|
    |i_op_assign_s_reg_245        |   16|          2|   16|         32|
    |phi_mul1_reg_256             |   32|          2|   32|         64|
    |phi_mul2_reg_279             |   16|          2|   16|         32|
    |phi_mul3_reg_301             |   16|          2|   16|         32|
    |phi_mul_reg_335              |   32|          2|   32|         64|
    |sum_1_reg_347                |   32|          2|   32|         64|
    |sum_2_be_phi_fu_397_p6       |   32|          2|   32|         64|
    |sum_2_be_reg_393             |   32|          2|   32|         64|
    |sum_2_reg_370                |   32|          2|   32|         64|
    |sum_reg_312                  |   32|          2|   32|         64|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  608|        132|  441|       1084|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |CHin_V_read_reg_1158         |  16|   0|   16|          0|
    |CHout_V_read_reg_1143        |  16|   0|   16|          0|
    |Hin_V_read_reg_1153          |  16|   0|   16|          0|
    |Hout_V_reg_1259              |  16|   0|   16|          0|
    |Kx_V_read_reg_1136           |   8|   0|    8|          0|
    |Ky_V_read_reg_1129           |   8|   0|    8|          0|
    |Sx_V_read_reg_1123           |   8|   0|    8|          0|
    |Sy_V_read_reg_1117           |   8|   0|    8|          0|
    |W3_reg_1174                  |  30|   0|   30|          0|
    |W4_sum_reg_1483              |  32|   0|   32|          0|
    |Win_V_read_reg_1148          |  16|   0|   16|          0|
    |Wout_V_reg_1254              |  16|   0|   16|          0|
    |ap_CS_fsm                    |  75|   0|   75|          0|
    |ap_reg_ioackin_gmem_ARREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_WREADY   |   1|   0|    1|          0|
    |brmerge_reg_1474             |   1|   0|    1|          0|
    |cin_reg_1403                 |  16|   0|   16|          0|
    |cout_reg_1328                |  16|   0|   16|          0|
    |feature_in1_reg_1179         |  30|   0|   30|          0|
    |feature_in2_sum_reg_1478     |  32|   0|   32|          0|
    |feature_out7_reg_1164        |  30|   0|   30|          0|
    |feature_out8_sum_reg_1367    |  32|   0|   32|          0|
    |gmem_addr_3_read_reg_1500    |  32|   0|   32|          0|
    |gmem_addr_reg_1333           |  31|   0|   32|          1|
    |i_op_assign_1_reg_290        |  16|   0|   16|          0|
    |i_op_assign_2_reg_359        |   8|   0|    8|          0|
    |i_op_assign_3_reg_382        |   8|   0|    8|          0|
    |i_op_assign_9_reg_268        |  16|   0|   16|          0|
    |i_op_assign_reg_324          |  16|   0|   16|          0|
    |i_op_assign_s_reg_245        |  16|   0|   16|          0|
    |i_reg_1352                   |  16|   0|   16|          0|
    |ii_reg_1421                  |   8|   0|    8|          0|
    |j_reg_1385                   |  16|   0|   16|          0|
    |jj_reg_1465                  |   8|   0|    8|          0|
    |lhs_V_2_cast_reg_1194        |  16|   0|   17|          1|
    |lhs_V_4_cast_reg_1204        |  16|   0|   17|          1|
    |next_mul1_reg_1320           |  32|   0|   32|          0|
    |next_mul2_reg_1344           |  16|   0|   16|          0|
    |next_mul3_reg_1377           |  16|   0|   16|          0|
    |next_mul_reg_1395            |  32|   0|   32|          0|
    |p_1_reg_1189                 |   8|   0|    8|          0|
    |p_2_reg_1339                 |  32|   0|   32|          0|
    |p_3_reg_1315                 |   8|   0|   32|         24|
    |p_s_reg_1184                 |   8|   0|    8|          0|
    |phi_mul1_reg_256             |  32|   0|   32|          0|
    |phi_mul2_reg_279             |  16|   0|   16|          0|
    |phi_mul3_reg_301             |  16|   0|   16|          0|
    |phi_mul_reg_335              |  32|   0|   32|          0|
    |r_V_3_reg_1199               |  17|   0|   17|          0|
    |r_V_7_reg_1209               |  17|   0|   17|          0|
    |reg_423                      |  32|   0|   32|          0|
    |relu_en_V_read_reg_1112      |   1|   0|    1|          0|
    |rev_reg_1452                 |   1|   0|    1|          0|
    |rhs_V_reg_1295               |  16|   0|   32|         16|
    |slt_reg_1432                 |   1|   0|    1|          0|
    |sum_1_reg_347                |  32|   0|   32|          0|
    |sum_2_be_reg_393             |  32|   0|   32|          0|
    |sum_2_reg_370                |  32|   0|   32|          0|
    |sum_3_reg_1515               |  32|   0|   32|          0|
    |sum_4_reg_1522               |  32|   0|   32|          0|
    |sum_5_reg_1510               |  32|   0|   32|          0|
    |sum_reg_312                  |  32|   0|   32|          0|
    |tmp3_reg_1457                |  32|   0|   32|          0|
    |tmp5_reg_1413                |  32|   0|   32|          0|
    |tmp7_reg_1447                |  32|   0|   32|          0|
    |tmp_10_reg_1249              |  30|   0|   32|          2|
    |tmp_11_reg_1285              |   8|   0|   16|          8|
    |tmp_13_reg_1357              |  16|   0|   16|          0|
    |tmp_14_cast_reg_1239         |  30|   0|   31|          1|
    |tmp_15_reg_1290              |   8|   0|   16|          8|
    |tmp_17_reg_1390              |  16|   0|   16|          0|
    |tmp_18_reg_1300              |  16|   0|   32|         16|
    |tmp_19_reg_1305              |  16|   0|   32|         16|
    |tmp_1_reg_1169               |  30|   0|   30|          0|
    |tmp_20_reg_1310              |   8|   0|   32|         24|
    |tmp_2_reg_1234               |  30|   0|   32|          2|
    |tmp_38_reg_1470              |   1|   0|    1|          0|
    |tmp_4_reg_1244               |  30|   0|   32|          2|
    |tmp_5_reg_1264               |  16|   0|   32|         16|
    |tmp_7_reg_1270               |  16|   0|   32|         16|
    |tmp_8_reg_1275               |   8|   0|   16|          8|
    |tmp_9_reg_1280               |   8|   0|   16|          8|
    |tp_reg_1505                  |  32|   0|   32|          0|
    |w_V_reg_1426                 |  16|   0|   16|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1636|   0| 1806|        170|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |     Conv     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |     Conv     | return value |
|interrupt               | out |    1| ap_ctrl_hs |     Conv     | return value |
|m_axi_gmem_AWVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA        | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID          | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA        |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

