// Seed: 1194914592
module module_0;
  assign id_1 = id_1;
  wire id_2, id_3, id_4, id_5;
endmodule
module module_1 (
    input wire id_0,
    input tri  id_1,
    input wire id_2,
    input tri  id_3
);
  tri0 id_5;
  assign id_5 = 1'b0;
  logic [7:0] id_6;
  wire id_7;
  logic [7:0] id_8;
  assign id_6 = id_6[1||("")];
  assign id_8[1] = "";
  wire id_9 = id_7;
  module_0();
endmodule
module module_2 (
    input tri0 id_0
);
  wire id_2;
  module_0();
endmodule
