\hypertarget{struct_l_p_c___e_v_r_t___t}{}\section{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T Struct Reference}
\label{struct_l_p_c___e_v_r_t___t}\index{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}}


Event Router register structure.  




{\ttfamily \#include $<$evrt\+\_\+18xx\+\_\+43xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_v_r_t___t_af79dde0a264d9491ee6b2f718c5e00b7}{H\+I\+LO}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_v_r_t___t_af4e9a32b3dfe1c518e5622360adbb8c4}{E\+D\+GE}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___e_v_r_t___t_adc81572ed2683184ad85263867eadb8a}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}1012\mbox{]}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_l_p_c___e_v_r_t___t_a07d1f1adf7919c0caa92493c6e41eceb}{C\+L\+R\+\_\+\+EN}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_l_p_c___e_v_r_t___t_aa4c25c5bfce5bc3173833ceffa5f3757}{S\+E\+T\+\_\+\+EN}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___e_v_r_t___t_aec8df9a00928b61ccfc43f9ce347cf0e}{S\+T\+A\+T\+US}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___e_v_r_t___t_aff8443ccf28b9b53442986efbbe34535}{E\+N\+A\+B\+LE}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_l_p_c___e_v_r_t___t_a3698488eb89a8775f3fabebe71669107}{C\+L\+R\+\_\+\+S\+T\+AT}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_l_p_c___e_v_r_t___t_a3c34d8f47ca90a8031905ef6387e0962}{S\+E\+T\+\_\+\+S\+T\+AT}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Event Router register structure. 

Definition at line 47 of file evrt\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_l_p_c___e_v_r_t___t_a07d1f1adf7919c0caa92493c6e41eceb}\label{struct_l_p_c___e_v_r_t___t_a07d1f1adf7919c0caa92493c6e41eceb}} 
\index{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}!C\+L\+R\+\_\+\+EN@{C\+L\+R\+\_\+\+EN}}
\index{C\+L\+R\+\_\+\+EN@{C\+L\+R\+\_\+\+EN}!L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}}
\subsubsection{\texorpdfstring{C\+L\+R\+\_\+\+EN}{CLR\_EN}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+\+T\+::\+C\+L\+R\+\_\+\+EN}

Event clear enable register 

Definition at line 51 of file evrt\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_v_r_t___t_a3698488eb89a8775f3fabebe71669107}\label{struct_l_p_c___e_v_r_t___t_a3698488eb89a8775f3fabebe71669107}} 
\index{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}!C\+L\+R\+\_\+\+S\+T\+AT@{C\+L\+R\+\_\+\+S\+T\+AT}}
\index{C\+L\+R\+\_\+\+S\+T\+AT@{C\+L\+R\+\_\+\+S\+T\+AT}!L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}}
\subsubsection{\texorpdfstring{C\+L\+R\+\_\+\+S\+T\+AT}{CLR\_STAT}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+\+T\+::\+C\+L\+R\+\_\+\+S\+T\+AT}

Clear register 

Definition at line 55 of file evrt\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_v_r_t___t_af4e9a32b3dfe1c518e5622360adbb8c4}\label{struct_l_p_c___e_v_r_t___t_af4e9a32b3dfe1c518e5622360adbb8c4}} 
\index{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}!E\+D\+GE@{E\+D\+GE}}
\index{E\+D\+GE@{E\+D\+GE}!L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}}
\subsubsection{\texorpdfstring{E\+D\+GE}{EDGE}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+\+T\+::\+E\+D\+GE}

Edge configuration 

Definition at line 49 of file evrt\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_v_r_t___t_aff8443ccf28b9b53442986efbbe34535}\label{struct_l_p_c___e_v_r_t___t_aff8443ccf28b9b53442986efbbe34535}} 
\index{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}!E\+N\+A\+B\+LE@{E\+N\+A\+B\+LE}}
\index{E\+N\+A\+B\+LE@{E\+N\+A\+B\+LE}!L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}}
\subsubsection{\texorpdfstring{E\+N\+A\+B\+LE}{ENABLE}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+\+T\+::\+E\+N\+A\+B\+LE}

Enable register 

Definition at line 54 of file evrt\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_v_r_t___t_af79dde0a264d9491ee6b2f718c5e00b7}\label{struct_l_p_c___e_v_r_t___t_af79dde0a264d9491ee6b2f718c5e00b7}} 
\index{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}!H\+I\+LO@{H\+I\+LO}}
\index{H\+I\+LO@{H\+I\+LO}!L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}}
\subsubsection{\texorpdfstring{H\+I\+LO}{HILO}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+\+T\+::\+H\+I\+LO}

$<$ E\+V\+E\+N\+T\+R\+O\+U\+T\+ER Structure Level configuration register 

Definition at line 48 of file evrt\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_v_r_t___t_adc81572ed2683184ad85263867eadb8a}\label{struct_l_p_c___e_v_r_t___t_adc81572ed2683184ad85263867eadb8a}} 
\index{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}1012\mbox{]}}



Definition at line 50 of file evrt\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_v_r_t___t_aa4c25c5bfce5bc3173833ceffa5f3757}\label{struct_l_p_c___e_v_r_t___t_aa4c25c5bfce5bc3173833ceffa5f3757}} 
\index{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}!S\+E\+T\+\_\+\+EN@{S\+E\+T\+\_\+\+EN}}
\index{S\+E\+T\+\_\+\+EN@{S\+E\+T\+\_\+\+EN}!L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}}
\subsubsection{\texorpdfstring{S\+E\+T\+\_\+\+EN}{SET\_EN}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+\+T\+::\+S\+E\+T\+\_\+\+EN}

Event set enable register 

Definition at line 52 of file evrt\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_v_r_t___t_a3c34d8f47ca90a8031905ef6387e0962}\label{struct_l_p_c___e_v_r_t___t_a3c34d8f47ca90a8031905ef6387e0962}} 
\index{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}!S\+E\+T\+\_\+\+S\+T\+AT@{S\+E\+T\+\_\+\+S\+T\+AT}}
\index{S\+E\+T\+\_\+\+S\+T\+AT@{S\+E\+T\+\_\+\+S\+T\+AT}!L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}}
\subsubsection{\texorpdfstring{S\+E\+T\+\_\+\+S\+T\+AT}{SET\_STAT}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+\+T\+::\+S\+E\+T\+\_\+\+S\+T\+AT}

Set register 

Definition at line 56 of file evrt\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_v_r_t___t_aec8df9a00928b61ccfc43f9ce347cf0e}\label{struct_l_p_c___e_v_r_t___t_aec8df9a00928b61ccfc43f9ce347cf0e}} 
\index{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}!S\+T\+A\+T\+US@{S\+T\+A\+T\+US}}
\index{S\+T\+A\+T\+US@{S\+T\+A\+T\+US}!L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}}
\subsubsection{\texorpdfstring{S\+T\+A\+T\+US}{STATUS}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+\+T\+::\+S\+T\+A\+T\+US}

Status register 

Definition at line 53 of file evrt\+\_\+18xx\+\_\+43xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/\hyperlink{evrt__18xx__43xx_8h}{evrt\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
