{
    "id": "1532304424",
    "title": "Translation validation for PRES+ models of parallel behaviours via an FSMD equivalence checker",
    "venue": "vlsi design and test",
    "year": 2012,
    "authors": [
        {
            "name": "Soumyadip Bandyopadhyay",
            "id": "2579797278",
            "org": "Dept. of Computer Science and Engineering, Indian Institute of Technology Kharagpur, India#TAB#"
        },
        {
            "name": "Kunal Banerjee",
            "id": "2276072765",
            "org": "Dept. of Computer Science and Engineering, Indian Institute of Technology Kharagpur, India#TAB#"
        },
        {
            "name": "Dipankar Sarkar",
            "id": "2108822474",
            "org": "Dept. of Computer Science and Engineering, Indian Institute of Technology Kharagpur, India#TAB#"
        },
        {
            "name": "Chittaranjan R. Mandal",
            "id": "2577886091",
            "org": "Dept. of Computer Science and Engineering, Indian Institute of Technology Kharagpur, India#TAB#"
        }
    ],
    "fields_of_study": [
        "High-level synthesis",
        "Formal verification",
        "Formal equivalence checking",
        "Equivalence (measure theory)",
        "Theoretical computer science",
        "Computer science",
        "Very-large-scale integration",
        "Finite state machine with datapath"
    ],
    "references": [
        "1506441957",
        "1521216227",
        "1565813530",
        "1570650626",
        "1860132236",
        "2007856151",
        "2042220347",
        "2043143734",
        "2051744224",
        "2082085231",
        "2103581911",
        "2104026676",
        "2104683808",
        "2107475403",
        "2123972661",
        "2128286046",
        "2136097861",
        "2138148495",
        "2140601399",
        "2153275071",
        "2154443399",
        "2159035291",
        "2165304220"
    ]
}