
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000065                       # Number of seconds simulated
sim_ticks                                    64504500                       # Number of ticks simulated
final_tick                                   64504500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  10973                       # Simulator instruction rate (inst/s)
host_op_rate                                    13650                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               15351584                       # Simulator tick rate (ticks/s)
host_mem_usage                                 712612                       # Number of bytes of host memory used
host_seconds                                     4.20                       # Real time elapsed on the host
yang_insts                                      57353                       # Number of instructions simulated
sim_insts                                       46105                       # Number of instructions simulated
sim_ops                                         57353                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           60032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           27776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              87808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        60032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         60032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         1280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              938                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              434                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1372                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            20                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 20                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          930663752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          430605617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1361269369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     930663752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        930663752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        19843577                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             19843577                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        19843577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         930663752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         430605617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1381112946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1372                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         20                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1372                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       20                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  87424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   87808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1280                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                85                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                51                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      64450000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1372                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   20                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     838                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          293                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    293.133106                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   188.529750                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   288.057594                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           94     32.08%     32.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           75     25.60%     57.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           43     14.68%     72.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           23      7.85%     80.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           15      5.12%     85.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      4.10%     89.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      1.37%     90.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      2.73%     93.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           19      6.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          293                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     11772250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                37384750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    6830000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      8618.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27368.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1355.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1361.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     19.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       5.67                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1065                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      46300.29                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1459080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   796125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 6045000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              4068480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             42082245                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               615750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               55066680                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            880.362590                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE       762250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       2080000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      59721500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   703080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   383625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 4227600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              4068480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             40489380                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2013000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               51885165                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            829.499041                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      3078250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       2080000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      57405500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                   15310                       # Number of BP lookups
system.cpu.branchPred.condPredicted              9169                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1774                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 6949                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    5805                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             83.537200                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    2317                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 90                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   10                       # Number of system calls
system.cpu.numCycles                           129010                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.pmu.TopDownAnalysis_0::FrontEnd    78.484108     78.48%     78.48% # Top down analysis
system.cpu.pmu.TopDownAnalysis_0::BadSpecu     3.973105      3.97%     82.46% # Top down analysis
system.cpu.pmu.TopDownAnalysis_0::Retiring     7.518338      7.52%     89.98% # Top down analysis
system.cpu.pmu.TopDownAnalysis_0::BackEnd    10.024445     10.02%    100.00% # Top down analysis
system.cpu.pmu.TopDownAnalysis_0::total     99.999995                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_1::FrontEnd            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_1::BadSpecu            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_1::Retiring            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_1::BackEnd            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_1::total             0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_2::FrontEnd            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_2::BadSpecu            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_2::Retiring            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_2::BackEnd            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_2::total             0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_3::FrontEnd            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_3::BadSpecu            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_3::Retiring            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_3::BackEnd            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_3::total             0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_4::FrontEnd            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_4::BadSpecu            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_4::Retiring            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_4::BackEnd            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_4::total             0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_5::FrontEnd            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_5::BadSpecu            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_5::Retiring            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_5::BackEnd            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_5::total             0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_6::FrontEnd            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_6::BadSpecu            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_6::Retiring            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_6::BackEnd            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_6::total             0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_7::FrontEnd    78.484108     78.48%     78.48% # Top down analysis
system.cpu.pmu.TopDownAnalysis_7::BadSpecu     3.973105      3.97%     82.46% # Top down analysis
system.cpu.pmu.TopDownAnalysis_7::Retiring     7.518338      7.52%     89.98% # Top down analysis
system.cpu.pmu.TopDownAnalysis_7::BackEnd    10.024445     10.02%    100.00% # Top down analysis
system.cpu.pmu.TopDownAnalysis_7::total     99.999995                       # Top down analysis
system.cpu.pmu.TopDownAnalysis::total      199.999991      0.00%      0.00% # Top down analysis
system.cpu.pmu.FrontEndLevel_0::Latency           731     47.53%     47.53% # Front end level 
system.cpu.pmu.FrontEndLevel_0::Bandwidth          470     30.56%     78.09% # Front end level 
system.cpu.pmu.FrontEndLevel_0::UsefulSlots          337     21.91%    100.00% # Front end level 
system.cpu.pmu.FrontEndLevel_0::total            1538                       # Front end level 
system.cpu.pmu.FrontEndLevel_1::Latency             0                       # Front end level 
system.cpu.pmu.FrontEndLevel_1::Bandwidth            0                       # Front end level 
system.cpu.pmu.FrontEndLevel_1::UsefulSlots            0                       # Front end level 
system.cpu.pmu.FrontEndLevel_1::total               0                       # Front end level 
system.cpu.pmu.FrontEndLevel_2::Latency             0                       # Front end level 
system.cpu.pmu.FrontEndLevel_2::Bandwidth            0                       # Front end level 
system.cpu.pmu.FrontEndLevel_2::UsefulSlots            0                       # Front end level 
system.cpu.pmu.FrontEndLevel_2::total               0                       # Front end level 
system.cpu.pmu.FrontEndLevel_3::Latency             0                       # Front end level 
system.cpu.pmu.FrontEndLevel_3::Bandwidth            0                       # Front end level 
system.cpu.pmu.FrontEndLevel_3::UsefulSlots            0                       # Front end level 
system.cpu.pmu.FrontEndLevel_3::total               0                       # Front end level 
system.cpu.pmu.FrontEndLevel_4::Latency             0                       # Front end level 
system.cpu.pmu.FrontEndLevel_4::Bandwidth            0                       # Front end level 
system.cpu.pmu.FrontEndLevel_4::UsefulSlots            0                       # Front end level 
system.cpu.pmu.FrontEndLevel_4::total               0                       # Front end level 
system.cpu.pmu.FrontEndLevel_5::Latency             0                       # Front end level 
system.cpu.pmu.FrontEndLevel_5::Bandwidth            0                       # Front end level 
system.cpu.pmu.FrontEndLevel_5::UsefulSlots            0                       # Front end level 
system.cpu.pmu.FrontEndLevel_5::total               0                       # Front end level 
system.cpu.pmu.FrontEndLevel_6::Latency             0                       # Front end level 
system.cpu.pmu.FrontEndLevel_6::Bandwidth            0                       # Front end level 
system.cpu.pmu.FrontEndLevel_6::UsefulSlots            0                       # Front end level 
system.cpu.pmu.FrontEndLevel_6::total               0                       # Front end level 
system.cpu.pmu.FrontEndLevel_7::Latency             0                       # Front end level 
system.cpu.pmu.FrontEndLevel_7::Bandwidth            0                       # Front end level 
system.cpu.pmu.FrontEndLevel_7::UsefulSlots            0                       # Front end level 
system.cpu.pmu.FrontEndLevel_7::total               0                       # Front end level 
system.cpu.pmu.FrontEndLevel::total              1538      0.00%      0.00% # Front end level 
system.cpu.pmu.CommitCycles_0::CWlimit              2      0.49%      0.49% # Commit cycles
system.cpu.pmu.CommitCycles_0::ROBempty            94     22.98%     23.47% # Commit cycles
system.cpu.pmu.CommitCycles_0::Block_ld            75     18.34%     41.81% # Commit cycles
system.cpu.pmu.CommitCycles_0::Block_st            48     11.74%     53.55% # Commit cycles
system.cpu.pmu.CommitCycles_0::Block_ctrl            0      0.00%     53.55% # Commit cycles
system.cpu.pmu.CommitCycles_0::Block_alu           78     19.07%     72.62% # Commit cycles
system.cpu.pmu.CommitCycles_0::Unblock            112     27.38%    100.00% # Commit cycles
system.cpu.pmu.CommitCycles_0::total              409                       # Commit cycles
system.cpu.pmu.CommitCycles_1::CWlimit              0                       # Commit cycles
system.cpu.pmu.CommitCycles_1::ROBempty             0                       # Commit cycles
system.cpu.pmu.CommitCycles_1::Block_ld             0                       # Commit cycles
system.cpu.pmu.CommitCycles_1::Block_st             0                       # Commit cycles
system.cpu.pmu.CommitCycles_1::Block_ctrl            0                       # Commit cycles
system.cpu.pmu.CommitCycles_1::Block_alu            0                       # Commit cycles
system.cpu.pmu.CommitCycles_1::Unblock              0                       # Commit cycles
system.cpu.pmu.CommitCycles_1::total                0                       # Commit cycles
system.cpu.pmu.CommitCycles_2::CWlimit              0                       # Commit cycles
system.cpu.pmu.CommitCycles_2::ROBempty             0                       # Commit cycles
system.cpu.pmu.CommitCycles_2::Block_ld             0                       # Commit cycles
system.cpu.pmu.CommitCycles_2::Block_st             0                       # Commit cycles
system.cpu.pmu.CommitCycles_2::Block_ctrl            0                       # Commit cycles
system.cpu.pmu.CommitCycles_2::Block_alu            0                       # Commit cycles
system.cpu.pmu.CommitCycles_2::Unblock              0                       # Commit cycles
system.cpu.pmu.CommitCycles_2::total                0                       # Commit cycles
system.cpu.pmu.CommitCycles_3::CWlimit              0                       # Commit cycles
system.cpu.pmu.CommitCycles_3::ROBempty             0                       # Commit cycles
system.cpu.pmu.CommitCycles_3::Block_ld             0                       # Commit cycles
system.cpu.pmu.CommitCycles_3::Block_st             0                       # Commit cycles
system.cpu.pmu.CommitCycles_3::Block_ctrl            0                       # Commit cycles
system.cpu.pmu.CommitCycles_3::Block_alu            0                       # Commit cycles
system.cpu.pmu.CommitCycles_3::Unblock              0                       # Commit cycles
system.cpu.pmu.CommitCycles_3::total                0                       # Commit cycles
system.cpu.pmu.CommitCycles_4::CWlimit              0                       # Commit cycles
system.cpu.pmu.CommitCycles_4::ROBempty             0                       # Commit cycles
system.cpu.pmu.CommitCycles_4::Block_ld             0                       # Commit cycles
system.cpu.pmu.CommitCycles_4::Block_st             0                       # Commit cycles
system.cpu.pmu.CommitCycles_4::Block_ctrl            0                       # Commit cycles
system.cpu.pmu.CommitCycles_4::Block_alu            0                       # Commit cycles
system.cpu.pmu.CommitCycles_4::Unblock              0                       # Commit cycles
system.cpu.pmu.CommitCycles_4::total                0                       # Commit cycles
system.cpu.pmu.CommitCycles_5::CWlimit              0                       # Commit cycles
system.cpu.pmu.CommitCycles_5::ROBempty             0                       # Commit cycles
system.cpu.pmu.CommitCycles_5::Block_ld             0                       # Commit cycles
system.cpu.pmu.CommitCycles_5::Block_st             0                       # Commit cycles
system.cpu.pmu.CommitCycles_5::Block_ctrl            0                       # Commit cycles
system.cpu.pmu.CommitCycles_5::Block_alu            0                       # Commit cycles
system.cpu.pmu.CommitCycles_5::Unblock              0                       # Commit cycles
system.cpu.pmu.CommitCycles_5::total                0                       # Commit cycles
system.cpu.pmu.CommitCycles_6::CWlimit              0                       # Commit cycles
system.cpu.pmu.CommitCycles_6::ROBempty             0                       # Commit cycles
system.cpu.pmu.CommitCycles_6::Block_ld             0                       # Commit cycles
system.cpu.pmu.CommitCycles_6::Block_st             0                       # Commit cycles
system.cpu.pmu.CommitCycles_6::Block_ctrl            0                       # Commit cycles
system.cpu.pmu.CommitCycles_6::Block_alu            0                       # Commit cycles
system.cpu.pmu.CommitCycles_6::Unblock              0                       # Commit cycles
system.cpu.pmu.CommitCycles_6::total                0                       # Commit cycles
system.cpu.pmu.CommitCycles_7::CWlimit              0                       # Commit cycles
system.cpu.pmu.CommitCycles_7::ROBempty             0                       # Commit cycles
system.cpu.pmu.CommitCycles_7::Block_ld             0                       # Commit cycles
system.cpu.pmu.CommitCycles_7::Block_st             0                       # Commit cycles
system.cpu.pmu.CommitCycles_7::Block_ctrl            0                       # Commit cycles
system.cpu.pmu.CommitCycles_7::Block_alu            0                       # Commit cycles
system.cpu.pmu.CommitCycles_7::Unblock              0                       # Commit cycles
system.cpu.pmu.CommitCycles_7::total                0                       # Commit cycles
system.cpu.pmu.CommitCycles::total                409      0.00%      0.00% # Commit cycles
system.cpu.pmu.numCycles::0                       412    100.00%    100.00% # pmu working cycles for power
system.cpu.pmu.numCycles::1                         0      0.00%    100.00% # pmu working cycles for power
system.cpu.pmu.numCycles::2                         0      0.00%    100.00% # pmu working cycles for power
system.cpu.pmu.numCycles::3                         0      0.00%    100.00% # pmu working cycles for power
system.cpu.pmu.numCycles::4                         0      0.00%    100.00% # pmu working cycles for power
system.cpu.pmu.numCycles::5                         0      0.00%    100.00% # pmu working cycles for power
system.cpu.pmu.numCycles::6                         0      0.00%    100.00% # pmu working cycles for power
system.cpu.pmu.numCycles::7                         0      0.00%    100.00% # pmu working cycles for power
system.cpu.pmu.idleCycles::0                        3    100.00%    100.00% # pmu idleCycles for power
system.cpu.pmu.idleCycles::1                        0      0.00%    100.00% # pmu idleCycles for power
system.cpu.pmu.idleCycles::2                        0      0.00%    100.00% # pmu idleCycles for power
system.cpu.pmu.idleCycles::3                        0      0.00%    100.00% # pmu idleCycles for power
system.cpu.pmu.idleCycles::4                        0      0.00%    100.00% # pmu idleCycles for power
system.cpu.pmu.idleCycles::5                        0      0.00%    100.00% # pmu idleCycles for power
system.cpu.pmu.idleCycles::6                        0      0.00%    100.00% # pmu idleCycles for power
system.cpu.pmu.idleCycles::7                        0      0.00%    100.00% # pmu idleCycles for power
system.cpu.pmu.iqInstsIssued::0                   312    100.00%    100.00% # pmu iqInstsIssued for power
system.cpu.pmu.iqInstsIssued::1                     0      0.00%    100.00% # pmu iqInstsIssued for power
system.cpu.pmu.iqInstsIssued::2                     0      0.00%    100.00% # pmu iqInstsIssued for power
system.cpu.pmu.iqInstsIssued::3                     0      0.00%    100.00% # pmu iqInstsIssued for power
system.cpu.pmu.iqInstsIssued::4                     0      0.00%    100.00% # pmu iqInstsIssued for power
system.cpu.pmu.iqInstsIssued::5                     0      0.00%    100.00% # pmu iqInstsIssued for power
system.cpu.pmu.iqInstsIssued::6                     0      0.00%    100.00% # pmu iqInstsIssued for power
system.cpu.pmu.iqInstsIssued::7                     0      0.00%    100.00% # pmu iqInstsIssued for power
system.cpu.pmu.fu_instructions_0::0                21      8.94%      8.94% # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_0::1                 0      0.00%      8.94% # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_0::2               156     66.38%     75.32% # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_0::3                58     24.68%    100.00% # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_0::total           235                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_1::0                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_1::1                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_1::2                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_1::3                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_1::total             0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_2::0                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_2::1                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_2::2                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_2::3                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_2::total             0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_3::0                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_3::1                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_3::2                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_3::3                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_3::total             0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_4::0                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_4::1                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_4::2                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_4::3                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_4::total             0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_5::0                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_5::1                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_5::2                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_5::3                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_5::total             0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_6::0                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_6::1                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_6::2                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_6::3                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_6::total             0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_7::0                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_7::1                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_7::2                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_7::3                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_7::total             0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions::total             235      0.00%      0.00% # pmu fu_instructions for power
system.cpu.pmu.branch_instructions_0::0             6     60.00%     60.00% # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_0::1             4     40.00%    100.00% # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_0::total           10                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_1::0             0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_1::1             0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_1::total            0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_2::0             0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_2::1             0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_2::total            0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_3::0             0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_3::1             0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_3::total            0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_4::0             0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_4::1             0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_4::total            0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_5::0             0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_5::1             0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_5::total            0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_6::0             0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_6::1             0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_6::total            0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_7::0             0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_7::1             0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_7::total            0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions::total           10      0.00%      0.00% # pmu branch_instructions for power
system.cpu.pmu.commit_instructions_0::0           252     38.95%     38.95% # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_0::1           181     27.98%     66.92% # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_0::2           214     33.08%    100.00% # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_0::total          647                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_1::0             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_1::1             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_1::2             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_1::total            0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_2::0             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_2::1             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_2::2             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_2::total            0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_3::0             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_3::1             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_3::2             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_3::total            0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_4::0             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_4::1             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_4::2             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_4::total            0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_5::0             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_5::1             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_5::2             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_5::total            0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_6::0             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_6::1             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_6::2             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_6::total            0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_7::0             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_7::1             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_7::2             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_7::total            0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions::total          647      0.00%      0.00% # pmu commit_instructions for power
system.cpu.pmu.robOperation_0::robReads           725     51.38%     51.38% # pmu robOperation for power
system.cpu.pmu.robOperation_0::robWrites          686     48.62%    100.00% # pmu robOperation for power
system.cpu.pmu.robOperation_0::total             1411                       # pmu robOperation for power
system.cpu.pmu.robOperation_1::robReads             0                       # pmu robOperation for power
system.cpu.pmu.robOperation_1::robWrites            0                       # pmu robOperation for power
system.cpu.pmu.robOperation_1::total                0                       # pmu robOperation for power
system.cpu.pmu.robOperation_2::robReads             0                       # pmu robOperation for power
system.cpu.pmu.robOperation_2::robWrites            0                       # pmu robOperation for power
system.cpu.pmu.robOperation_2::total                0                       # pmu robOperation for power
system.cpu.pmu.robOperation_3::robReads             0                       # pmu robOperation for power
system.cpu.pmu.robOperation_3::robWrites            0                       # pmu robOperation for power
system.cpu.pmu.robOperation_3::total                0                       # pmu robOperation for power
system.cpu.pmu.robOperation_4::robReads             0                       # pmu robOperation for power
system.cpu.pmu.robOperation_4::robWrites            0                       # pmu robOperation for power
system.cpu.pmu.robOperation_4::total                0                       # pmu robOperation for power
system.cpu.pmu.robOperation_5::robReads             0                       # pmu robOperation for power
system.cpu.pmu.robOperation_5::robWrites            0                       # pmu robOperation for power
system.cpu.pmu.robOperation_5::total                0                       # pmu robOperation for power
system.cpu.pmu.robOperation_6::robReads             0                       # pmu robOperation for power
system.cpu.pmu.robOperation_6::robWrites            0                       # pmu robOperation for power
system.cpu.pmu.robOperation_6::total                0                       # pmu robOperation for power
system.cpu.pmu.robOperation_7::robReads             0                       # pmu robOperation for power
system.cpu.pmu.robOperation_7::robWrites            0                       # pmu robOperation for power
system.cpu.pmu.robOperation_7::total                0                       # pmu robOperation for power
system.cpu.pmu.robOperation::total               1411      0.00%      0.00% # pmu robOperation for power
system.cpu.pmu.renameReads::0                     238    100.00%    100.00% # pmu renameReads for power
system.cpu.pmu.renameReads::1                       0      0.00%    100.00% # pmu renameReads for power
system.cpu.pmu.renameReads::2                       0      0.00%    100.00% # pmu renameReads for power
system.cpu.pmu.renameReads::3                       0      0.00%    100.00% # pmu renameReads for power
system.cpu.pmu.renameReads::4                       0      0.00%    100.00% # pmu renameReads for power
system.cpu.pmu.renameReads::5                       0      0.00%    100.00% # pmu renameReads for power
system.cpu.pmu.renameReads::6                       0      0.00%    100.00% # pmu renameReads for power
system.cpu.pmu.renameReads::7                       0      0.00%    100.00% # pmu renameReads for power
system.cpu.pmu.fpReads::0                         224    100.00%    100.00% # pmu fpReads for power
system.cpu.pmu.fpReads::1                           0      0.00%    100.00% # pmu fpReads for power
system.cpu.pmu.fpReads::2                           0      0.00%    100.00% # pmu fpReads for power
system.cpu.pmu.fpReads::3                           0      0.00%    100.00% # pmu fpReads for power
system.cpu.pmu.fpReads::4                           0      0.00%    100.00% # pmu fpReads for power
system.cpu.pmu.fpReads::5                           0      0.00%    100.00% # pmu fpReads for power
system.cpu.pmu.fpReads::6                           0      0.00%    100.00% # pmu fpReads for power
system.cpu.pmu.fpReads::7                           0      0.00%    100.00% # pmu fpReads for power
system.cpu.pmu.renameOperands::0                  367    100.00%    100.00% # pmu renameOperands for power
system.cpu.pmu.renameOperands::1                    0      0.00%    100.00% # pmu renameOperands for power
system.cpu.pmu.renameOperands::2                    0      0.00%    100.00% # pmu renameOperands for power
system.cpu.pmu.renameOperands::3                    0      0.00%    100.00% # pmu renameOperands for power
system.cpu.pmu.renameOperands::4                    0      0.00%    100.00% # pmu renameOperands for power
system.cpu.pmu.renameOperands::5                    0      0.00%    100.00% # pmu renameOperands for power
system.cpu.pmu.renameOperands::6                    0      0.00%    100.00% # pmu renameOperands for power
system.cpu.pmu.renameOperands::7                    0      0.00%    100.00% # pmu renameOperands for power
system.cpu.pmu.renameLookups::0                  3328    100.00%    100.00% # pmu renameLookups for power
system.cpu.pmu.renameLookups::1                     0      0.00%    100.00% # pmu renameLookups for power
system.cpu.pmu.renameLookups::2                     0      0.00%    100.00% # pmu renameLookups for power
system.cpu.pmu.renameLookups::3                     0      0.00%    100.00% # pmu renameLookups for power
system.cpu.pmu.renameLookups::4                     0      0.00%    100.00% # pmu renameLookups for power
system.cpu.pmu.renameLookups::5                     0      0.00%    100.00% # pmu renameLookups for power
system.cpu.pmu.renameLookups::6                     0      0.00%    100.00% # pmu renameLookups for power
system.cpu.pmu.renameLookups::7                     0      0.00%    100.00% # pmu renameLookups for power
system.cpu.pmu.instwindowOperation_0::intRead          107      7.39%      7.39% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_0::intWrite           70      4.83%     12.22% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_0::intWake           49      3.38%     15.61% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_0::floatRead          617     42.61%     58.22% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_0::floatWrite          352     24.31%     82.53% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_0::floatWake          253     17.47%    100.00% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_0::total         1448                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_1::intRead            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_1::intWrite            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_1::intWake            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_1::floatRead            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_1::floatWrite            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_1::floatWake            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_1::total            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_2::intRead            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_2::intWrite            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_2::intWake            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_2::floatRead            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_2::floatWrite            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_2::floatWake            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_2::total            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_3::intRead            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_3::intWrite            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_3::intWake            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_3::floatRead            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_3::floatWrite            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_3::floatWake            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_3::total            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_4::intRead            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_4::intWrite            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_4::intWake            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_4::floatRead            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_4::floatWrite            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_4::floatWake            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_4::total            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_5::intRead            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_5::intWrite            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_5::intWake            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_5::floatRead            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_5::floatWrite            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_5::floatWake            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_5::total            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_6::intRead            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_6::intWrite            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_6::intWake            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_6::floatRead            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_6::floatWrite            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_6::floatWake            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_6::total            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_7::intRead            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_7::intWrite            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_7::intWake            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_7::floatRead            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_7::floatWrite            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_7::floatWake            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_7::total            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation::total         1448      0.00%      0.00% # pmu instwindowOperation for power
system.cpu.pmu.RegfileOperation_0::intRead          174     30.37%     30.37% # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_0::fpRead          178     31.06%     61.43% # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_0::intWrite           21      3.66%     65.10% # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_0::fpWrite          200     34.90%    100.00% # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_0::total          573                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_1::intRead            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_1::fpRead            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_1::intWrite            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_1::fpWrite            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_1::total            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_2::intRead            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_2::fpRead            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_2::intWrite            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_2::fpWrite            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_2::total            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_3::intRead            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_3::fpRead            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_3::intWrite            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_3::fpWrite            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_3::total            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_4::intRead            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_4::fpRead            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_4::intWrite            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_4::fpWrite            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_4::total            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_5::intRead            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_5::fpRead            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_5::intWrite            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_5::fpWrite            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_5::total            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_6::intRead            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_6::fpRead            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_6::intWrite            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_6::fpWrite            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_6::total            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_7::intRead            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_7::fpRead            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_7::intWrite            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_7::fpWrite            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_7::total            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation::total            573      0.00%      0.00% # pmu RegfileOperation for power
system.cpu.pmu.functionCalls::0                     0                       # pmu functionCalls for power
system.cpu.pmu.functionCalls::1                     0                       # pmu functionCalls for power
system.cpu.pmu.functionCalls::2                     0                       # pmu functionCalls for power
system.cpu.pmu.functionCalls::3                     0                       # pmu functionCalls for power
system.cpu.pmu.functionCalls::4                     0                       # pmu functionCalls for power
system.cpu.pmu.functionCalls::5                     0                       # pmu functionCalls for power
system.cpu.pmu.functionCalls::6                     0                       # pmu functionCalls for power
system.cpu.pmu.functionCalls::7                     0                       # pmu functionCalls for power
system.cpu.pmu.sysCalls::0                          0                       # pmu sysCalls for power
system.cpu.pmu.sysCalls::1                          0                       # pmu sysCalls for power
system.cpu.pmu.sysCalls::2                          0                       # pmu sysCalls for power
system.cpu.pmu.sysCalls::3                          0                       # pmu sysCalls for power
system.cpu.pmu.sysCalls::4                          0                       # pmu sysCalls for power
system.cpu.pmu.sysCalls::5                          0                       # pmu sysCalls for power
system.cpu.pmu.sysCalls::6                          0                       # pmu sysCalls for power
system.cpu.pmu.sysCalls::7                          0                       # pmu sysCalls for power
system.cpu.pmu.AluAccess_0::int                    56     13.63%     13.63% # pmu AluAccess for power
system.cpu.pmu.AluAccess_0::fp                    355     86.37%    100.00% # pmu AluAccess for power
system.cpu.pmu.AluAccess_0::total                 411                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_1::int                     0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_1::fp                      0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_1::total                   0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_2::int                     0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_2::fp                      0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_2::total                   0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_3::int                     0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_3::fp                      0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_3::total                   0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_4::int                     0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_4::fp                      0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_4::total                   0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_5::int                     0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_5::fp                      0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_5::total                   0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_6::int                     0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_6::fp                      0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_6::total                   0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_7::int                     0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_7::fp                      0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_7::total                   0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess::total                   411      0.00%      0.00% # pmu AluAccess for power
system.cpu.pmu.IcacheAccess_0::access              96     85.71%     85.71% # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_0::miss                 8      7.14%     92.86% # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_0::conflict             8      7.14%    100.00% # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_0::total              112                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_1::access               0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_1::miss                 0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_1::conflict             0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_1::total                0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_2::access               0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_2::miss                 0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_2::conflict             0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_2::total                0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_3::access               0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_3::miss                 0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_3::conflict             0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_3::total                0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_4::access               0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_4::miss                 0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_4::conflict             0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_4::total                0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_5::access               0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_5::miss                 0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_5::conflict             0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_5::total                0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_6::access               0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_6::miss                 0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_6::conflict             0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_6::total                0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_7::access               0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_7::miss                 0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_7::conflict             0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_7::total                0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess::total                112      0.00%      0.00% # pmu IcacheAccess for power
system.cpu.fetch.icacheStallCycles              24895                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          70688                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       15310                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               8122                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         52286                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    3615                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  235                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           230                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          995                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     25652                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   674                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              80448                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.089685                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.256959                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    39654     49.29%     49.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    14538     18.07%     67.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     5643      7.01%     74.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    20613     25.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                80448                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.118673                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.547927                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    27231                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 18204                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     31473                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  2262                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1278                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 2603                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   571                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                  74469                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  5287                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   1278                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    32011                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    7443                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2305                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     28774                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  8637                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  70423                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  1495                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  2045                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    177                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    147                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   5681                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands               73891                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                326424                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            81028                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               273                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                 59840                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    14051                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                116                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            119                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      5788                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                15909                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               10542                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               834                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1732                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      68599                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 222                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     63859                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               807                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           10927                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        32246                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            141                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         80448                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.793792                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.056617                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               45857     57.00%     57.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               13901     17.28%     74.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               12589     15.65%     89.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                7624      9.48%     99.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 477      0.59%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           80448                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAdd                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntSqrMinus                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiffDot                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatInput                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::DistQue                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    6530     40.93%     40.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      8      0.05%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   5561     34.85%     75.83% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3857     24.17%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAdd                     2      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntSqrMinus                0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiffDot                0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatInput                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::DistQue                    0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 39080     61.20%     61.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   26      0.04%     61.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     61.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     61.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     61.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     61.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     61.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     61.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     61.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     61.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     61.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     61.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     61.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              62      0.10%     61.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               8      0.01%     61.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               1      0.00%     61.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc             20      0.03%     61.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                14929     23.38%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                9731     15.24%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  63859                       # Type of FU issued
system.cpu.iq.rate                           0.494993                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       15956                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.249863                       # FU busy rate (busy events/executed inst)
system.cpu.iq.Inst.yang::Compute                32974     52.39%     52.39% # Number of instructions having dependency in IQ
system.cpu.iq.Inst.yang::Memory                 19189     30.49%     82.87% # Number of instructions having dependency in IQ
system.cpu.iq.Inst.yang::Control                10782     17.13%    100.00% # Number of instructions having dependency in IQ
system.cpu.iq.Cycles.yang::Compute             170269     43.58%     43.58% # Number of cycles having dependency in IQ
system.cpu.iq.Cycles.yang::Memory              145448     37.23%     80.82% # Number of cycles having dependency in IQ
system.cpu.iq.Cycles.yang::Control              74945     19.18%    100.00% # Number of cycles having dependency in IQ
system.cpu.iq.int_inst_queue_reads             224196                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             79370                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        61160                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 733                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                404                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          299                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  79392                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     423                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads              424                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         3021                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           30                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1549                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           74                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            84                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1278                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                     786                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1479                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               68836                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 15909                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                10542                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                113                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1477                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             30                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            147                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1144                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1291                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 62109                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 14136                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1750                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            15                       # number of nop insts executed
system.cpu.iew.exec_refs                        23591                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    11225                       # Number of branches executed
system.cpu.iew.exec_stores                       9455                       # Number of stores executed
system.cpu.iew.exec_rate                     0.481428                       # Inst execution rate
system.cpu.iew.wb_sent                          61560                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         61459                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     31622                       # num instructions producing a value
system.cpu.iew.wb_consumers                     56641                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.476389                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.558288                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts            9671                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              81                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1245                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        78523                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.730397                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.609595                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        54697     69.66%     69.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        12647     16.11%     85.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         4293      5.47%     91.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2012      2.56%     93.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1153      1.47%     95.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          663      0.84%     96.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          634      0.81%     96.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1039      1.32%     98.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         1385      1.76%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        78523                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                46105                       # Number of instructions committed
system.cpu.commit.committedOps                  57353                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          21881                       # Number of memory references committed
system.cpu.commit.loads                         12888                       # Number of loads committed
system.cpu.commit.membars                          37                       # Number of memory barriers committed
system.cpu.commit.branches                      10398                       # Number of branches committed
system.cpu.commit.fp_insts                        255                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     50418                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 1574                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAdd                2      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntSqrMinus            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiffDot            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatInput            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::DistQue               0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            35370     61.67%     61.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              23      0.04%     61.71% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     61.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     61.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     61.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     61.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     61.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     61.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     61.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     61.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     61.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     61.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     61.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     61.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd           52      0.09%     61.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            6      0.01%     61.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            1      0.00%     61.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     61.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc           18      0.03%     61.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     61.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.85% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           12888     22.47%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           8993     15.68%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             57353                       # Class of committed instruction
system.cpu.commit.InstTypes.yang_0::Compute        25091     43.74%     43.74% # Type of committed instruction
system.cpu.commit.InstTypes.yang_0::Memory        21881     38.14%     81.88% # Type of committed instruction
system.cpu.commit.InstTypes.yang_0::Control        10398     18.12%    100.00% # Type of committed instruction
system.cpu.commit.InstTypes.yang_0::total        57370                       # Type of committed instruction
system.cpu.commit.AverageROBInsts.yang_0::Compute            5     41.67%     41.67% # Average instructions in ROB
system.cpu.commit.AverageROBInsts.yang_0::Memory            5     41.67%     83.33% # Average instructions in ROB
system.cpu.commit.AverageROBInsts.yang_0::Control            2     16.67%    100.00% # Average instructions in ROB
system.cpu.commit.AverageROBInsts.yang_0::total           12                       # Average instructions in ROB
system.cpu.commit.MemCycleMix.yang_0::Dependency        95361     44.21%     44.21% # Cycles mix from entering IQ to Commit
system.cpu.commit.MemCycleMix.yang_0::MemAccess        99491     46.13%     90.34% # Cycles mix from entering IQ to Commit
system.cpu.commit.MemCycleMix.yang_0::PipeRoutine        20830      9.66%    100.00% # Cycles mix from entering IQ to Commit
system.cpu.commit.MemCycleMix.yang_0::total       215682                       # Cycles mix from entering IQ to Commit
system.cpu.commit.MemBlockCycle.yang_0::Before       390469     92.95%     92.95% # Cycles before block vs After
system.cpu.commit.MemBlockCycle.yang_0::After        29637      7.05%    100.00% # Cycles before block vs After
system.cpu.commit.MemBlockCycle.yang_0::total       420106                       # Cycles before block vs After
system.cpu.commit.bw_lim_events                  1385                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                       144044                       # The number of ROB reads
system.cpu.rob.rob_writes                      135978                       # The number of ROB writes
system.cpu.timesIdled                             750                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           48562                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       46105                       # Number of Instructions Simulated
system.cpu.committedOps                         57353                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.798178                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.798178                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.357375                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.357375                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    65735                       # number of integer regfile reads
system.cpu.int_regfile_writes                   37683                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       227                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      225                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    225279                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    24717                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   26914                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    127                       # number of misc regfile writes
system.cpu.dcache.tags.replacements                40                       # number of replacements
system.cpu.dcache.tags.tagsinuse           248.950397                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               20607                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               434                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             47.481567                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   248.950397                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.243116                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.243116                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          358                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.384766                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             44058                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            44058                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data        12352                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           12352                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data         8178                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           8178                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data           13                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            13                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           31                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           31                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           33                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           33                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data         20530                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            20530                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        20543                       # number of overall hits
system.cpu.dcache.overall_hits::total           20543                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          488                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           488                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          713                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          713                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         1201                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1201                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1203                       # number of overall misses
system.cpu.dcache.overall_misses::total          1203                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     25436750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     25436750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     37481498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     37481498                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        87750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        87750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     62918248                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     62918248                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     62918248                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     62918248                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        12840                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        12840                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         8891                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         8891                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data           15                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           15                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           33                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           33                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           33                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           33                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        21731                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        21731                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        21746                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        21746                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.038006                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038006                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.080193                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.080193                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.133333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.133333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.060606                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.060606                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.055267                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.055267                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.055321                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.055321                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 52124.487705                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52124.487705                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 52568.720898                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52568.720898                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        43875                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        43875                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 52388.216486                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52388.216486                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 52301.120532                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52301.120532                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3907                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              55                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    71.036364                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks           20                       # number of writebacks
system.cpu.dcache.writebacks::total                20                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          207                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          207                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          561                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          561                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          768                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          768                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          768                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          768                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          281                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          281                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          152                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          152                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data            1                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          433                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          433                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          434                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          434                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     14050750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14050750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      7920749                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7920749                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data        67250                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total        67250                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     21971499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     21971499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     22038749                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     22038749                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.021885                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021885                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.017096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.066667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.066667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.019925                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019925                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.019958                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019958                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 50002.669039                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50002.669039                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52110.190789                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52110.190789                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data        67250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        67250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 50742.491917                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50742.491917                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 50780.527650                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50780.527650                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               456                       # number of replacements
system.cpu.icache.tags.tagsinuse           328.479713                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               24483                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               938                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             26.101279                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   328.479713                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.641562                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.641562                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          173                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          309                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             52234                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            52234                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst        24483                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           24483                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         24483                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            24483                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        24483                       # number of overall hits
system.cpu.icache.overall_hits::total           24483                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1165                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1165                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1165                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1165                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1165                       # number of overall misses
system.cpu.icache.overall_misses::total          1165                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     54527726                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54527726                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     54527726                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54527726                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     54527726                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54527726                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        25648                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        25648                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        25648                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        25648                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        25648                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        25648                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.045423                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045423                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.045423                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045423                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.045423                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045423                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 46804.915021                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46804.915021                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 46804.915021                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46804.915021                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 46804.915021                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46804.915021                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        15607                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               242                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    64.491736                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          227                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          227                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          227                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          227                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          227                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          227                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          938                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          938                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          938                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          938                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          938                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          938                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     44365989                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     44365989                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     44365989                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     44365989                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     44365989                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     44365989                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.036572                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.036572                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.036572                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.036572                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.036572                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.036572                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 47298.495736                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47298.495736                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 47298.495736                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47298.495736                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 47298.495736                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47298.495736                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1220                       # Transaction distribution
system.membus.trans_dist::ReadResp               1220                       # Transaction distribution
system.membus.trans_dist::Writeback                20                       # Transaction distribution
system.membus.trans_dist::ReadExReq               152                       # Transaction distribution
system.membus.trans_dist::ReadExResp              152                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2764                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        60032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        29056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   89088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              1392                       # Request fanout histogram
system.membus.snoop_fanout::mean                    5                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                    1392    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               5                       # Request fanout histogram
system.membus.snoop_fanout::max_value               5                       # Request fanout histogram
system.membus.snoop_fanout::total                1392                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1840000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8823744                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy            4089500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              6.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
