Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 22 15:38:27 2024
| Host         : rbrinson running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MineSweepWrapper_timing_summary_routed.rpt -pb MineSweepWrapper_timing_summary_routed.pb -rpx MineSweepWrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MineSweepWrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   33          
TIMING-20  Warning   Non-clocked latch               16          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (122)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (122)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sw[10] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sw[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[8] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sw[9] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.560        0.000                      0                  185        0.163        0.000                      0                  185        4.020        0.000                       0                   169  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.560        0.000                      0                  185        0.163        0.000                      0                  185        4.020        0.000                       0                   169  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.305ns  (logic 2.152ns (23.126%)  route 7.153ns (76.874%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.636     5.157    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y49          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.456     5.613 f  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[1]/Q
                         net (fo=23, routed)          1.199     6.812    MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg_n_0_[1]
    SLICE_X3Y50          LUT4 (Prop_lut4_I2_O)        0.150     6.962 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_56/O
                         net (fo=1, routed)           0.646     7.608    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_56_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I0_O)        0.326     7.934 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_53/O
                         net (fo=3, routed)           0.619     8.554    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_53_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I1_O)        0.124     8.678 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_43/O
                         net (fo=3, routed)           0.676     9.353    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_43_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I2_O)        0.124     9.477 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_28/O
                         net (fo=5, routed)           0.884    10.362    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_28_n_0
    SLICE_X1Y49          LUT3 (Prop_lut3_I0_O)        0.150    10.512 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_7/O
                         net (fo=8, routed)           0.928    11.439    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_7_n_0
    SLICE_X0Y50          LUT6 (Prop_lut6_I4_O)        0.326    11.765 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13/O
                         net (fo=2, routed)           0.585    12.350    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I4_O)        0.124    12.474 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_3/O
                         net (fo=3, routed)           0.783    13.257    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_3_n_0
    SLICE_X3Y51          LUT5 (Prop_lut5_I1_O)        0.124    13.381 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_18/O
                         net (fo=1, routed)           0.306    13.687    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_18_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I5_O)        0.124    13.811 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4/O
                         net (fo=4, routed)           0.527    14.339    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I3_O)        0.124    14.463 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_1/O
                         net (fo=1, routed)           0.000    14.463    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[2]
    SLICE_X4Y51          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.508    14.849    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y51          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X4Y51          FDCE (Setup_fdce_C_D)        0.029    15.022    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -14.463    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.391ns  (logic 2.546ns (27.110%)  route 6.845ns (72.890%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.623     5.144    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/Q
                         net (fo=15, routed)          0.893     6.493    MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg_n_0_[2]
    SLICE_X6Y54          LUT2 (Prop_lut2_I0_O)        0.150     6.643 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_47/O
                         net (fo=2, routed)           0.678     7.321    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_47_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I4_O)        0.328     7.649 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_19/O
                         net (fo=5, routed)           0.462     8.111    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_19_n_0
    SLICE_X7Y55          LUT3 (Prop_lut3_I1_O)        0.118     8.229 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_9/O
                         net (fo=6, routed)           0.906     9.136    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_9_n_0
    SLICE_X7Y56          LUT2 (Prop_lut2_I1_O)        0.352     9.488 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_15/O
                         net (fo=1, routed)           0.782    10.270    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_15_n_0
    SLICE_X6Y57          LUT6 (Prop_lut6_I2_O)        0.326    10.596 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_8/O
                         net (fo=4, routed)           0.307    10.903    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_8_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.124    11.027 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_23/O
                         net (fo=5, routed)           0.700    11.727    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_23_n_0
    SLICE_X8Y56          LUT4 (Prop_lut4_I2_O)        0.116    11.843 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_8/O
                         net (fo=5, routed)           1.029    12.871    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_8_n_0
    SLICE_X9Y57          LUT6 (Prop_lut6_I2_O)        0.328    13.199 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_7/O
                         net (fo=3, routed)           0.446    13.645    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_7_n_0
    SLICE_X8Y57          LUT4 (Prop_lut4_I2_O)        0.124    13.769 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_2/O
                         net (fo=1, routed)           0.642    14.411    MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_2_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I0_O)        0.124    14.535 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_1/O
                         net (fo=1, routed)           0.000    14.535    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[2]
    SLICE_X7Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.506    14.847    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X7Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X7Y57          FDCE (Setup_fdce_C_D)        0.031    15.114    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -14.535    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.246ns  (logic 2.152ns (23.275%)  route 7.094ns (76.725%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.636     5.157    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y49          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.456     5.613 f  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[1]/Q
                         net (fo=23, routed)          1.199     6.812    MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg_n_0_[1]
    SLICE_X3Y50          LUT4 (Prop_lut4_I2_O)        0.150     6.962 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_56/O
                         net (fo=1, routed)           0.646     7.608    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_56_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I0_O)        0.326     7.934 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_53/O
                         net (fo=3, routed)           0.619     8.554    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_53_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I1_O)        0.124     8.678 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_43/O
                         net (fo=3, routed)           0.676     9.353    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_43_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I2_O)        0.124     9.477 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_28/O
                         net (fo=5, routed)           0.884    10.362    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_28_n_0
    SLICE_X1Y49          LUT3 (Prop_lut3_I0_O)        0.150    10.512 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_7/O
                         net (fo=8, routed)           0.928    11.439    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_7_n_0
    SLICE_X0Y50          LUT6 (Prop_lut6_I4_O)        0.326    11.765 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13/O
                         net (fo=2, routed)           0.585    12.350    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I4_O)        0.124    12.474 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_3/O
                         net (fo=3, routed)           0.783    13.257    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_3_n_0
    SLICE_X3Y51          LUT5 (Prop_lut5_I1_O)        0.124    13.381 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_18/O
                         net (fo=1, routed)           0.306    13.687    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_18_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I5_O)        0.124    13.811 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4/O
                         net (fo=4, routed)           0.468    14.279    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I3_O)        0.124    14.403 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_1/O
                         net (fo=1, routed)           0.000    14.403    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[1]
    SLICE_X5Y50          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.508    14.849    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y50          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X5Y50          FDCE (Setup_fdce_C_D)        0.031    15.024    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -14.403    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.161ns  (logic 2.152ns (23.490%)  route 7.009ns (76.510%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.636     5.157    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y49          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.456     5.613 f  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[1]/Q
                         net (fo=23, routed)          1.199     6.812    MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg_n_0_[1]
    SLICE_X3Y50          LUT4 (Prop_lut4_I2_O)        0.150     6.962 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_56/O
                         net (fo=1, routed)           0.646     7.608    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_56_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I0_O)        0.326     7.934 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_53/O
                         net (fo=3, routed)           0.619     8.554    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_53_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I1_O)        0.124     8.678 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_43/O
                         net (fo=3, routed)           0.676     9.353    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_43_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I2_O)        0.124     9.477 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_28/O
                         net (fo=5, routed)           0.884    10.362    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_28_n_0
    SLICE_X1Y49          LUT3 (Prop_lut3_I0_O)        0.150    10.512 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_7/O
                         net (fo=8, routed)           0.928    11.439    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_7_n_0
    SLICE_X0Y50          LUT6 (Prop_lut6_I4_O)        0.326    11.765 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13/O
                         net (fo=2, routed)           0.585    12.350    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I4_O)        0.124    12.474 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_3/O
                         net (fo=3, routed)           0.783    13.257    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_3_n_0
    SLICE_X3Y51          LUT5 (Prop_lut5_I1_O)        0.124    13.381 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_18/O
                         net (fo=1, routed)           0.306    13.687    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_18_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I5_O)        0.124    13.811 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4/O
                         net (fo=4, routed)           0.383    14.195    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4_n_0
    SLICE_X4Y51          LUT5 (Prop_lut5_I3_O)        0.124    14.319 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_1/O
                         net (fo=1, routed)           0.000    14.319    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[3]
    SLICE_X4Y51          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.508    14.849    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y51          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X4Y51          FDCE (Setup_fdce_C_D)        0.031    15.024    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -14.319    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.272ns  (logic 2.546ns (27.460%)  route 6.726ns (72.540%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.623     5.144    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/Q
                         net (fo=15, routed)          0.893     6.493    MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg_n_0_[2]
    SLICE_X6Y54          LUT2 (Prop_lut2_I0_O)        0.150     6.643 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_47/O
                         net (fo=2, routed)           0.678     7.321    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_47_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I4_O)        0.328     7.649 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_19/O
                         net (fo=5, routed)           0.462     8.111    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_19_n_0
    SLICE_X7Y55          LUT3 (Prop_lut3_I1_O)        0.118     8.229 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_9/O
                         net (fo=6, routed)           0.906     9.136    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_9_n_0
    SLICE_X7Y56          LUT2 (Prop_lut2_I1_O)        0.352     9.488 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_15/O
                         net (fo=1, routed)           0.782    10.270    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_15_n_0
    SLICE_X6Y57          LUT6 (Prop_lut6_I2_O)        0.326    10.596 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_8/O
                         net (fo=4, routed)           0.307    10.903    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_8_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.124    11.027 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_23/O
                         net (fo=5, routed)           0.700    11.727    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_23_n_0
    SLICE_X8Y56          LUT4 (Prop_lut4_I2_O)        0.116    11.843 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_8/O
                         net (fo=5, routed)           1.029    12.871    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_8_n_0
    SLICE_X9Y57          LUT6 (Prop_lut6_I2_O)        0.328    13.199 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_7/O
                         net (fo=3, routed)           0.442    13.641    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_7_n_0
    SLICE_X8Y57          LUT4 (Prop_lut4_I2_O)        0.124    13.765 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_2/O
                         net (fo=1, routed)           0.526    14.292    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_2_n_0
    SLICE_X6Y57          LUT6 (Prop_lut6_I0_O)        0.124    14.416 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_1/O
                         net (fo=1, routed)           0.000    14.416    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[1]
    SLICE_X6Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.506    14.847    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X6Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y57          FDCE (Setup_fdce_C_D)        0.077    15.160    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -14.416    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.115ns  (logic 2.152ns (23.609%)  route 6.963ns (76.391%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.636     5.157    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y49          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.456     5.613 f  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[1]/Q
                         net (fo=23, routed)          1.199     6.812    MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg_n_0_[1]
    SLICE_X3Y50          LUT4 (Prop_lut4_I2_O)        0.150     6.962 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_56/O
                         net (fo=1, routed)           0.646     7.608    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_56_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I0_O)        0.326     7.934 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_53/O
                         net (fo=3, routed)           0.619     8.554    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_53_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I1_O)        0.124     8.678 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_43/O
                         net (fo=3, routed)           0.676     9.353    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_43_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I2_O)        0.124     9.477 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_28/O
                         net (fo=5, routed)           0.884    10.362    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_28_n_0
    SLICE_X1Y49          LUT3 (Prop_lut3_I0_O)        0.150    10.512 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_7/O
                         net (fo=8, routed)           0.928    11.439    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_7_n_0
    SLICE_X0Y50          LUT6 (Prop_lut6_I4_O)        0.326    11.765 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13/O
                         net (fo=2, routed)           0.585    12.350    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I4_O)        0.124    12.474 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_3/O
                         net (fo=3, routed)           0.783    13.257    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_3_n_0
    SLICE_X3Y51          LUT5 (Prop_lut5_I1_O)        0.124    13.381 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_18/O
                         net (fo=1, routed)           0.306    13.687    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_18_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I5_O)        0.124    13.811 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4/O
                         net (fo=4, routed)           0.337    14.148    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I4_O)        0.124    14.272 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_1/O
                         net (fo=1, routed)           0.000    14.272    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[0]
    SLICE_X4Y52          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.508    14.849    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y52          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X4Y52          FDCE (Setup_fdce_C_D)        0.029    15.022    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -14.272    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.261ns  (logic 2.350ns (25.375%)  route 6.911ns (74.625%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.623     5.144    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/Q
                         net (fo=15, routed)          0.893     6.493    MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg_n_0_[2]
    SLICE_X6Y54          LUT2 (Prop_lut2_I0_O)        0.150     6.643 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_47/O
                         net (fo=2, routed)           0.678     7.321    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_47_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I4_O)        0.328     7.649 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_19/O
                         net (fo=5, routed)           0.462     8.111    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_19_n_0
    SLICE_X7Y55          LUT3 (Prop_lut3_I1_O)        0.118     8.229 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_9/O
                         net (fo=6, routed)           0.906     9.136    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_9_n_0
    SLICE_X7Y56          LUT2 (Prop_lut2_I1_O)        0.352     9.488 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_15/O
                         net (fo=1, routed)           0.782    10.270    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_15_n_0
    SLICE_X6Y57          LUT6 (Prop_lut6_I2_O)        0.326    10.596 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_8/O
                         net (fo=4, routed)           0.715    11.311    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_8_n_0
    SLICE_X8Y58          LUT4 (Prop_lut4_I1_O)        0.124    11.435 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_4/O
                         net (fo=7, routed)           0.797    12.233    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_4_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.124    12.357 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_19/O
                         net (fo=1, routed)           0.658    13.015    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_19_n_0
    SLICE_X8Y55          LUT5 (Prop_lut5_I1_O)        0.124    13.139 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_6/O
                         net (fo=4, routed)           0.620    13.759    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_6_n_0
    SLICE_X8Y57          LUT5 (Prop_lut5_I2_O)        0.124    13.883 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_2/O
                         net (fo=1, routed)           0.398    14.281    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_2_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I0_O)        0.124    14.405 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_1/O
                         net (fo=1, routed)           0.000    14.405    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[3]
    SLICE_X6Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.506    14.847    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X6Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y57          FDCE (Setup_fdce_C_D)        0.081    15.164    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -14.405    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.154ns  (logic 2.384ns (26.042%)  route 6.770ns (73.958%))
  Logic Levels:           10  (LUT2=2 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.570     5.091    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X9Y49          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.456     5.547 f  MINESWEEP/RANDOM/bomb1_reg[0]/Q
                         net (fo=32, routed)          1.054     6.602    MINESWEEP/RANDOM/bomb1Temp__0[0]
    SLICE_X9Y48          LUT3 (Prop_lut3_I1_O)        0.152     6.754 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_56/O
                         net (fo=2, routed)           0.641     7.394    MINESWEEP/RANDOM/bomb1Col0[3]_i_56_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I0_O)        0.326     7.720 r  MINESWEEP/RANDOM/bomb1Col0[0]_i_13/O
                         net (fo=5, routed)           0.605     8.326    MINESWEEP/RANDOM/bomb1Col0[0]_i_13_n_0
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.124     8.450 r  MINESWEEP/RANDOM/bomb1Col0[1]_i_5/O
                         net (fo=7, routed)           0.852     9.302    MINESWEEP/RANDOM/bomb1Col0[1]_i_5_n_0
    SLICE_X6Y48          LUT2 (Prop_lut2_I1_O)        0.124     9.426 f  MINESWEEP/RANDOM/bomb1Col0[0]_i_18/O
                         net (fo=2, routed)           0.941    10.368    MINESWEEP/RANDOM/bomb1Col0[0]_i_18_n_0
    SLICE_X5Y49          LUT2 (Prop_lut2_I1_O)        0.152    10.520 r  MINESWEEP/RANDOM/bomb1Col0[0]_i_20/O
                         net (fo=1, routed)           0.154    10.674    MINESWEEP/RANDOM/bomb1Col0[0]_i_20_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I2_O)        0.326    11.000 r  MINESWEEP/RANDOM/bomb1Col0[0]_i_11/O
                         net (fo=5, routed)           0.891    11.891    MINESWEEP/RANDOM/bomb1Col0[0]_i_11_n_0
    SLICE_X6Y48          LUT5 (Prop_lut5_I3_O)        0.148    12.039 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_22/O
                         net (fo=1, routed)           0.452    12.492    MINESWEEP/RANDOM/bomb1Col0[3]_i_22_n_0
    SLICE_X6Y48          LUT6 (Prop_lut6_I2_O)        0.328    12.820 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_7/O
                         net (fo=4, routed)           0.583    13.403    MINESWEEP/RANDOM/bomb1Col0[3]_i_7_n_0
    SLICE_X7Y49          LUT5 (Prop_lut5_I2_O)        0.124    13.527 r  MINESWEEP/RANDOM/bomb1Col0[1]_i_2/O
                         net (fo=1, routed)           0.595    14.122    MINESWEEP/RANDOM/bomb1Col0[1]_i_2_n_0
    SLICE_X7Y51          LUT6 (Prop_lut6_I0_O)        0.124    14.246 r  MINESWEEP/RANDOM/bomb1Col0[1]_i_1/O
                         net (fo=1, routed)           0.000    14.246    MINESWEEP/COLLISIONCHAIN/D[1]
    SLICE_X7Y51          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.508    14.849    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X7Y51          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[1]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X7Y51          FDCE (Setup_fdce_C_D)        0.029    15.022    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[1]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -14.246    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.109ns  (logic 2.384ns (26.172%)  route 6.725ns (73.828%))
  Logic Levels:           10  (LUT2=2 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.570     5.091    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X9Y49          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.456     5.547 f  MINESWEEP/RANDOM/bomb1_reg[0]/Q
                         net (fo=32, routed)          1.054     6.602    MINESWEEP/RANDOM/bomb1Temp__0[0]
    SLICE_X9Y48          LUT3 (Prop_lut3_I1_O)        0.152     6.754 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_56/O
                         net (fo=2, routed)           0.641     7.394    MINESWEEP/RANDOM/bomb1Col0[3]_i_56_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I0_O)        0.326     7.720 r  MINESWEEP/RANDOM/bomb1Col0[0]_i_13/O
                         net (fo=5, routed)           0.605     8.326    MINESWEEP/RANDOM/bomb1Col0[0]_i_13_n_0
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.124     8.450 r  MINESWEEP/RANDOM/bomb1Col0[1]_i_5/O
                         net (fo=7, routed)           0.852     9.302    MINESWEEP/RANDOM/bomb1Col0[1]_i_5_n_0
    SLICE_X6Y48          LUT2 (Prop_lut2_I1_O)        0.124     9.426 f  MINESWEEP/RANDOM/bomb1Col0[0]_i_18/O
                         net (fo=2, routed)           0.941    10.368    MINESWEEP/RANDOM/bomb1Col0[0]_i_18_n_0
    SLICE_X5Y49          LUT2 (Prop_lut2_I1_O)        0.152    10.520 r  MINESWEEP/RANDOM/bomb1Col0[0]_i_20/O
                         net (fo=1, routed)           0.154    10.674    MINESWEEP/RANDOM/bomb1Col0[0]_i_20_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I2_O)        0.326    11.000 r  MINESWEEP/RANDOM/bomb1Col0[0]_i_11/O
                         net (fo=5, routed)           0.891    11.891    MINESWEEP/RANDOM/bomb1Col0[0]_i_11_n_0
    SLICE_X6Y48          LUT5 (Prop_lut5_I3_O)        0.148    12.039 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_22/O
                         net (fo=1, routed)           0.452    12.492    MINESWEEP/RANDOM/bomb1Col0[3]_i_22_n_0
    SLICE_X6Y48          LUT6 (Prop_lut6_I2_O)        0.328    12.820 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_7/O
                         net (fo=4, routed)           0.639    13.459    MINESWEEP/RANDOM/bomb1Col0[3]_i_7_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I4_O)        0.124    13.583 r  MINESWEEP/RANDOM/bomb1Col0[0]_i_2/O
                         net (fo=1, routed)           0.493    14.076    MINESWEEP/RANDOM/bomb1Col0[0]_i_2_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124    14.200 r  MINESWEEP/RANDOM/bomb1Col0[0]_i_1/O
                         net (fo=1, routed)           0.000    14.200    MINESWEEP/COLLISIONCHAIN/D[0]
    SLICE_X7Y50          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.508    14.849    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X7Y50          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X7Y50          FDCE (Setup_fdce_C_D)        0.029    15.022    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -14.200    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.114ns  (logic 2.350ns (25.785%)  route 6.764ns (74.215%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.623     5.144    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/Q
                         net (fo=15, routed)          0.893     6.493    MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg_n_0_[2]
    SLICE_X6Y54          LUT2 (Prop_lut2_I0_O)        0.150     6.643 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_47/O
                         net (fo=2, routed)           0.678     7.321    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_47_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I4_O)        0.328     7.649 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_19/O
                         net (fo=5, routed)           0.462     8.111    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_19_n_0
    SLICE_X7Y55          LUT3 (Prop_lut3_I1_O)        0.118     8.229 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_9/O
                         net (fo=6, routed)           0.906     9.136    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_9_n_0
    SLICE_X7Y56          LUT2 (Prop_lut2_I1_O)        0.352     9.488 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_15/O
                         net (fo=1, routed)           0.782    10.270    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_15_n_0
    SLICE_X6Y57          LUT6 (Prop_lut6_I2_O)        0.326    10.596 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_8/O
                         net (fo=4, routed)           0.849    11.445    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_8_n_0
    SLICE_X8Y58          LUT4 (Prop_lut4_I1_O)        0.124    11.569 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_3/O
                         net (fo=5, routed)           0.620    12.188    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_3_n_0
    SLICE_X8Y56          LUT4 (Prop_lut4_I3_O)        0.124    12.312 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_12/O
                         net (fo=1, routed)           0.661    12.973    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_12_n_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I0_O)        0.124    13.097 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_5/O
                         net (fo=1, routed)           0.415    13.512    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_5_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I1_O)        0.124    13.636 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_2/O
                         net (fo=1, routed)           0.498    14.134    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_2_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I0_O)        0.124    14.258 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_1/O
                         net (fo=1, routed)           0.000    14.258    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[0]
    SLICE_X7Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.506    14.847    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X7Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X7Y57          FDCE (Setup_fdce_C_D)        0.029    15.112    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -14.258    
  -------------------------------------------------------------------
                         slack                                  0.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.128ns (29.319%)  route 0.309ns (70.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.567     1.450    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X9Y48          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDCE (Prop_fdce_C_Q)         0.128     1.578 r  MINESWEEP/RANDOM/bomb1_reg[4]/Q
                         net (fo=6, routed)           0.309     1.887    MINESWEEP/COLLISIONCHAIN/O23[0]
    SLICE_X8Y51          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.834     1.962    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X8Y51          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[4]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X8Y51          FDCE (Hold_fdce_C_D)         0.006     1.724    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.564     1.447    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X11Y55         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[13]/Q
                         net (fo=1, routed)           0.112     1.700    MINESWEEP/finalBombLocations[13]
    SLICE_X11Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.833     1.961    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[13]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X11Y54         FDCE (Hold_fdce_C_D)         0.070     1.533    MINESWEEP/bombLocation_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.564     1.447    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X9Y55          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[3]/Q
                         net (fo=1, routed)           0.116     1.704    MINESWEEP/finalBombLocations[3]
    SLICE_X8Y55          FDCE                                         r  MINESWEEP/bombLocation_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.833     1.961    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y55          FDCE                                         r  MINESWEEP/bombLocation_reg[3]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X8Y55          FDCE (Hold_fdce_C_D)         0.063     1.523    MINESWEEP/bombLocation_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.564     1.447    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X10Y53         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[0]/Q
                         net (fo=1, routed)           0.115     1.726    MINESWEEP/finalBombLocations[0]
    SLICE_X8Y52          FDCE                                         r  MINESWEEP/bombLocation_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.834     1.962    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y52          FDCE                                         r  MINESWEEP/bombLocation_reg[0]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X8Y52          FDCE (Hold_fdce_C_D)         0.059     1.543    MINESWEEP/bombLocation_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb1Col2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.229%)  route 0.138ns (39.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.565     1.448    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X8Y51          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  MINESWEEP/COLLISIONCHAIN/bomb1Col2_reg[4]/Q
                         net (fo=14, routed)          0.138     1.750    MINESWEEP/COLLISIONCHAIN/bomb1Col2[4]
    SLICE_X10Y52         LUT6 (Prop_lut6_I1_O)        0.045     1.795 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations[4]_i_1/O
                         net (fo=1, routed)           0.000     1.795    MINESWEEP/COLLISIONCHAIN/finalBombLocations[4]_i_1_n_0
    SLICE_X10Y52         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.834     1.962    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[4]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X10Y52         FDCE (Hold_fdce_C_D)         0.120     1.604    MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.564     1.447    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X10Y54         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[6]/Q
                         net (fo=1, routed)           0.116     1.727    MINESWEEP/finalBombLocations[6]
    SLICE_X11Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.833     1.961    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[6]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X11Y54         FDCE (Hold_fdce_C_D)         0.075     1.535    MINESWEEP/bombLocation_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.564     1.447    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X11Y56         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[14]/Q
                         net (fo=1, routed)           0.143     1.731    MINESWEEP/finalBombLocations[14]
    SLICE_X11Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.833     1.961    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[14]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X11Y54         FDCE (Hold_fdce_C_D)         0.072     1.535    MINESWEEP/bombLocation_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.564     1.447    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X10Y54         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[7]/Q
                         net (fo=1, routed)           0.116     1.727    MINESWEEP/finalBombLocations[7]
    SLICE_X11Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.833     1.961    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[7]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X11Y54         FDCE (Hold_fdce_C_D)         0.071     1.531    MINESWEEP/bombLocation_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb1Col2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.228%)  route 0.170ns (47.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.564     1.447    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X9Y54          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDCE (Prop_fdce_C_Q)         0.141     1.588 f  MINESWEEP/COLLISIONCHAIN/bomb1Col2_reg[0]/Q
                         net (fo=15, routed)          0.170     1.758    MINESWEEP/COLLISIONCHAIN/bomb1Col2[0]
    SLICE_X10Y54         LUT6 (Prop_lut6_I1_O)        0.045     1.803 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations[6]_i_1/O
                         net (fo=1, routed)           0.000     1.803    MINESWEEP/COLLISIONCHAIN/finalBombLocations[6]_i_1_n_0
    SLICE_X10Y54         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.833     1.961    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X10Y54         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[6]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X10Y54         FDCE (Hold_fdce_C_D)         0.121     1.604    MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.155%)  route 0.104ns (38.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.564     1.447    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X10Y54         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[11]/Q
                         net (fo=1, routed)           0.104     1.715    MINESWEEP/finalBombLocations[11]
    SLICE_X11Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.833     1.961    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[11]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X11Y54         FDCE (Hold_fdce_C_D)         0.047     1.507    MINESWEEP/bombLocation_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y47    MINESWEEP/FIRST_MOVE.count_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y47    MINESWEEP/FIRST_MOVE.count_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y48    MINESWEEP/FIRST_MOVE.first_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y42    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y42    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y43    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y43    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y43    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y43    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y44   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y44   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y44   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y44   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y44   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y44   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y44   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y44   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.363ns  (logic 4.170ns (49.869%)  route 4.192ns (50.131%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X8Y53          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDPE (Prop_fdpe_C_Q)         0.478     5.556 r  MINESWEEP/TILEDRIVE/tiles_reg[15]/Q
                         net (fo=1, routed)           4.192     9.748    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.692    13.441 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.441    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.986ns  (logic 4.159ns (52.081%)  route 3.827ns (47.919%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.558     5.079    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X10Y52         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDPE (Prop_fdpe_C_Q)         0.478     5.557 r  MINESWEEP/TILEDRIVE/tiles_reg[8]/Q
                         net (fo=1, routed)           3.827     9.384    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.681    13.065 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.065    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.849ns  (logic 4.112ns (52.393%)  route 3.736ns (47.607%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X11Y53         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDPE (Prop_fdpe_C_Q)         0.419     5.497 r  MINESWEEP/TILEDRIVE/tiles_reg[12]/Q
                         net (fo=1, routed)           3.736     9.233    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.693    12.926 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.926    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.779ns  (logic 3.960ns (50.900%)  route 3.820ns (49.100%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X11Y53         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDPE (Prop_fdpe_C_Q)         0.456     5.534 r  MINESWEEP/TILEDRIVE/tiles_reg[11]/Q
                         net (fo=1, routed)           3.820     9.354    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.857 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.857    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.742ns  (logic 4.100ns (52.963%)  route 3.641ns (47.037%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.558     5.079    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X9Y52          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDPE (Prop_fdpe_C_Q)         0.419     5.498 r  MINESWEEP/TILEDRIVE/tiles_reg[6]/Q
                         net (fo=1, routed)           3.641     9.139    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.681    12.820 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.820    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.699ns  (logic 3.963ns (51.476%)  route 3.736ns (48.524%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X11Y53         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDPE (Prop_fdpe_C_Q)         0.456     5.534 r  MINESWEEP/TILEDRIVE/tiles_reg[13]/Q
                         net (fo=1, routed)           3.736     9.270    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    12.777 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.777    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.670ns  (logic 4.019ns (52.393%)  route 3.652ns (47.607%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.558     5.079    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X10Y52         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDPE (Prop_fdpe_C_Q)         0.518     5.597 r  MINESWEEP/TILEDRIVE/tiles_reg[7]/Q
                         net (fo=1, routed)           3.652     9.249    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.749 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.749    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.635ns  (logic 3.981ns (52.144%)  route 3.654ns (47.856%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.558     5.079    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X11Y52         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDPE (Prop_fdpe_C_Q)         0.456     5.535 r  MINESWEEP/TILEDRIVE/tiles_reg[10]/Q
                         net (fo=1, routed)           3.654     9.189    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.714 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.714    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.610ns  (logic 4.102ns (53.907%)  route 3.508ns (46.093%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.558     5.079    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X11Y52         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDPE (Prop_fdpe_C_Q)         0.419     5.498 r  MINESWEEP/TILEDRIVE/tiles_reg[9]/Q
                         net (fo=1, routed)           3.508     9.006    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.683    12.689 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.689    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.323ns  (logic 4.156ns (56.749%)  route 3.168ns (43.251%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X8Y53          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDPE (Prop_fdpe_C_Q)         0.478     5.556 r  MINESWEEP/TILEDRIVE/tiles_reg[2]/Q
                         net (fo=1, routed)           3.168     8.723    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.678    12.401 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.401    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.189ns (44.865%)  route 0.232ns (55.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.593     1.476    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X5Y44          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q
                         net (fo=43, routed)          0.232     1.849    MINESWEEP/MOVEDETECT/Q[0]
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.048     1.897 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.897    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]_i_1_n_0
    SLICE_X5Y42          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.443ns  (logic 0.186ns (41.980%)  route 0.257ns (58.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.593     1.476    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X5Y44          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q
                         net (fo=43, routed)          0.257     1.874    MINESWEEP/MOVEDETECT/Q[0]
    SLICE_X6Y46          LUT3 (Prop_lut3_I2_O)        0.045     1.919 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.919    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[0]_i_1_n_0
    SLICE_X6Y46          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.224ns (46.846%)  route 0.254ns (53.154%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.592     1.475    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y42          FDCE                                         r  MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDCE (Prop_fdce_C_Q)         0.128     1.603 r  MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.254     1.857    MINESWEEP/MOVEDETECT/playerMoveSynch[9]
    SLICE_X6Y41          LUT3 (Prop_lut3_I0_O)        0.096     1.953 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.953    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[9]_i_1_n_0
    SLICE_X6Y41          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.186ns (38.811%)  route 0.293ns (61.189%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.593     1.476    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X5Y44          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q
                         net (fo=43, routed)          0.232     1.849    MINESWEEP/MOVEDETECT/Q[0]
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.045     1.894 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[7]_i_1/O
                         net (fo=1, routed)           0.061     1.955    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[7]_i_1_n_0
    SLICE_X4Y42          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.529ns  (logic 0.246ns (46.480%)  route 0.283ns (53.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y43          FDCE                                         r  MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDCE (Prop_fdce_C_Q)         0.148     1.597 r  MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.283     1.880    MINESWEEP/MOVEDETECT/playerMoveSynch[5]
    SLICE_X8Y46          LUT3 (Prop_lut3_I0_O)        0.098     1.978 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.978    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[5]_i_1_n_0
    SLICE_X8Y46          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.506ns  (logic 0.189ns (37.321%)  route 0.317ns (62.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.593     1.476    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X5Y44          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q
                         net (fo=43, routed)          0.317     1.935    MINESWEEP/MOVEDETECT/Q[0]
    SLICE_X6Y47          LUT3 (Prop_lut3_I2_O)        0.048     1.983 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.983    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]_i_1_n_0
    SLICE_X6Y47          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.640ns  (logic 0.209ns (32.674%)  route 0.431ns (67.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y43          FDCE                                         r  MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.374     1.988    MINESWEEP/MOVEDETECT/playerMoveSynch[10]
    SLICE_X6Y41          LUT3 (Prop_lut3_I0_O)        0.045     2.033 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[10]_i_1/O
                         net (fo=1, routed)           0.056     2.089    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[10]_i_1_n_0
    SLICE_X7Y41          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.616ns  (logic 0.186ns (30.208%)  route 0.430ns (69.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.593     1.476    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X5Y44          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q
                         net (fo=43, routed)          0.317     1.935    MINESWEEP/MOVEDETECT/Q[0]
    SLICE_X6Y47          LUT3 (Prop_lut3_I2_O)        0.045     1.980 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[13]_i_1/O
                         net (fo=1, routed)           0.112     2.092    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[13]_i_1_n_0
    SLICE_X6Y48          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.632ns  (logic 0.226ns (35.773%)  route 0.406ns (64.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.593     1.476    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y44          FDCE                                         r  MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.128     1.604 r  MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.290     1.894    MINESWEEP/MOVEDETECT/playerMoveSynch[3]
    SLICE_X5Y43          LUT3 (Prop_lut3_I0_O)        0.098     1.992 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[3]_i_1/O
                         net (fo=1, routed)           0.116     2.108    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[3]_i_1_n_0
    SLICE_X5Y43          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.645ns  (logic 0.187ns (28.997%)  route 0.458ns (71.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.593     1.476    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y44          FDCE                                         r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.223     1.840    MINESWEEP/MOVEDETECT/playerMoveSynch[2]
    SLICE_X5Y43          LUT3 (Prop_lut3_I0_O)        0.046     1.886 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[2]_i_1/O
                         net (fo=1, routed)           0.235     2.121    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[2]_i_1_n_0
    SLICE_X4Y43          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           174 Endpoints
Min Delay           174 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.273ns  (logic 2.593ns (27.961%)  route 6.680ns (72.039%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=4, routed)           3.509     4.967    MINESWEEP/MOVEDETECT/sw_IBUF[10]
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124     5.091 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.091    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.492 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.492    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.649 r  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           1.088     6.737    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X8Y48          LUT2 (Prop_lut2_I0_O)        0.329     7.066 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_2/O
                         net (fo=20, routed)          2.084     9.149    MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry__0_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.124     9.273 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_1/O
                         net (fo=1, routed)           0.000     9.273    MINESWEEP/MOVEDETECT/nextState[0]
    SLICE_X5Y44          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.517     4.858    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X5Y44          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.077ns  (logic 2.462ns (30.480%)  route 5.615ns (69.520%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=4, routed)           3.509     4.967    MINESWEEP/MOVEDETECT/sw_IBUF[10]
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124     5.091 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.091    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.492 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.492    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.649 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.685     6.334    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X8Y48          LUT5 (Prop_lut5_I4_O)        0.322     6.656 r  MINESWEEP/MOVEDETECT/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.421     8.077    MINESWEEP/bombLocation0
    SLICE_X11Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.441     4.782    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[10]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.077ns  (logic 2.462ns (30.480%)  route 5.615ns (69.520%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=4, routed)           3.509     4.967    MINESWEEP/MOVEDETECT/sw_IBUF[10]
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124     5.091 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.091    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.492 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.492    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.649 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.685     6.334    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X8Y48          LUT5 (Prop_lut5_I4_O)        0.322     6.656 r  MINESWEEP/MOVEDETECT/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.421     8.077    MINESWEEP/bombLocation0
    SLICE_X11Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.441     4.782    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[11]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.077ns  (logic 2.462ns (30.480%)  route 5.615ns (69.520%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=4, routed)           3.509     4.967    MINESWEEP/MOVEDETECT/sw_IBUF[10]
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124     5.091 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.091    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.492 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.492    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.649 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.685     6.334    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X8Y48          LUT5 (Prop_lut5_I4_O)        0.322     6.656 r  MINESWEEP/MOVEDETECT/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.421     8.077    MINESWEEP/bombLocation0
    SLICE_X11Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.441     4.782    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[13]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.077ns  (logic 2.462ns (30.480%)  route 5.615ns (69.520%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=4, routed)           3.509     4.967    MINESWEEP/MOVEDETECT/sw_IBUF[10]
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124     5.091 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.091    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.492 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.492    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.649 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.685     6.334    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X8Y48          LUT5 (Prop_lut5_I4_O)        0.322     6.656 r  MINESWEEP/MOVEDETECT/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.421     8.077    MINESWEEP/bombLocation0
    SLICE_X11Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.441     4.782    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[14]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.077ns  (logic 2.462ns (30.480%)  route 5.615ns (69.520%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=4, routed)           3.509     4.967    MINESWEEP/MOVEDETECT/sw_IBUF[10]
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124     5.091 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.091    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.492 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.492    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.649 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.685     6.334    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X8Y48          LUT5 (Prop_lut5_I4_O)        0.322     6.656 r  MINESWEEP/MOVEDETECT/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.421     8.077    MINESWEEP/bombLocation0
    SLICE_X11Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.441     4.782    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[6]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.077ns  (logic 2.462ns (30.480%)  route 5.615ns (69.520%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=4, routed)           3.509     4.967    MINESWEEP/MOVEDETECT/sw_IBUF[10]
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124     5.091 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.091    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.492 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.492    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.649 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.685     6.334    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X8Y48          LUT5 (Prop_lut5_I4_O)        0.322     6.656 r  MINESWEEP/MOVEDETECT/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.421     8.077    MINESWEEP/bombLocation0
    SLICE_X11Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.441     4.782    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[7]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            MINESWEEP/FIRST_MOVE.count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.070ns  (logic 2.593ns (32.129%)  route 5.477ns (67.871%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=4, routed)           3.509     4.967    MINESWEEP/MOVEDETECT/sw_IBUF[10]
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124     5.091 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.091    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.492 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.492    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.649 r  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           1.088     6.737    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X8Y48          LUT2 (Prop_lut2_I0_O)        0.329     7.066 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_2/O
                         net (fo=20, routed)          0.881     7.946    MINESWEEP/MOVEDETECT_n_3
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.124     8.070 r  MINESWEEP/FIRST_MOVE.count[0]_i_1/O
                         net (fo=1, routed)           0.000     8.070    MINESWEEP/FIRST_MOVE.count[0]_i_1_n_0
    SLICE_X8Y47          FDCE                                         r  MINESWEEP/FIRST_MOVE.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.451     4.792    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y47          FDCE                                         r  MINESWEEP/FIRST_MOVE.count_reg[0]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            MINESWEEP/FIRST_MOVE.count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.060ns  (logic 2.593ns (32.169%)  route 5.467ns (67.831%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=4, routed)           3.509     4.967    MINESWEEP/MOVEDETECT/sw_IBUF[10]
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124     5.091 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.091    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.492 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.492    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.649 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           1.088     6.737    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X8Y48          LUT2 (Prop_lut2_I0_O)        0.329     7.066 f  MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_2/O
                         net (fo=20, routed)          0.871     7.936    MINESWEEP/MOVEDETECT_n_3
    SLICE_X8Y47          LUT6 (Prop_lut6_I5_O)        0.124     8.060 r  MINESWEEP/FIRST_MOVE.count[1]_i_1/O
                         net (fo=1, routed)           0.000     8.060    MINESWEEP/FIRST_MOVE.count[1]_i_1_n_0
    SLICE_X8Y47          FDCE                                         r  MINESWEEP/FIRST_MOVE.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.451     4.792    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y47          FDCE                                         r  MINESWEEP/FIRST_MOVE.count_reg[1]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.892ns  (logic 2.462ns (31.195%)  route 5.430ns (68.805%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=4, routed)           3.509     4.967    MINESWEEP/MOVEDETECT/sw_IBUF[10]
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124     5.091 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.091    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.492 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.492    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.649 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.685     6.334    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X8Y48          LUT5 (Prop_lut5_I4_O)        0.322     6.656 r  MINESWEEP/MOVEDETECT/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.236     7.892    MINESWEEP/bombLocation0
    SLICE_X10Y55         FDCE                                         r  MINESWEEP/bombLocation_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.441     4.782    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y55         FDCE                                         r  MINESWEEP/bombLocation_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.916ns  (logic 0.222ns (24.212%)  route 0.695ns (75.788%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=136, routed)         0.695     0.916    MINESWEEP/btnU_IBUF
    SLICE_X7Y42          FDCE                                         f  MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.863     1.990    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y42          FDCE                                         r  MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.916ns  (logic 0.222ns (24.212%)  route 0.695ns (75.788%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=136, routed)         0.695     0.916    MINESWEEP/btnU_IBUF
    SLICE_X7Y42          FDCE                                         f  MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.863     1.990    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y42          FDCE                                         r  MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.916ns  (logic 0.222ns (24.212%)  route 0.695ns (75.788%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=136, routed)         0.695     0.916    MINESWEEP/btnU_IBUF
    SLICE_X7Y42          FDCE                                         f  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.863     1.990    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y42          FDCE                                         r  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.916ns  (logic 0.222ns (24.212%)  route 0.695ns (75.788%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=136, routed)         0.695     0.916    MINESWEEP/btnU_IBUF
    SLICE_X7Y42          FDCE                                         f  MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.863     1.990    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y42          FDCE                                         r  MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.916ns  (logic 0.222ns (24.212%)  route 0.695ns (75.788%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=136, routed)         0.695     0.916    MINESWEEP/btnU_IBUF
    SLICE_X7Y42          FDCE                                         f  MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.863     1.990    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y42          FDCE                                         r  MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.916ns  (logic 0.222ns (24.212%)  route 0.695ns (75.788%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=136, routed)         0.695     0.916    MINESWEEP/btnU_IBUF
    SLICE_X7Y42          FDCE                                         f  MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.863     1.990    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y42          FDCE                                         r  MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.033ns  (logic 0.234ns (22.647%)  route 0.799ns (77.353%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=4, routed)           0.799     1.033    MINESWEEP/sw_IBUF[5]
    SLICE_X6Y42          SRL16E                                       r  MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.863     1.990    MINESWEEP/clk_IBUF_BUFG
    SLICE_X6Y42          SRL16E                                       r  MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.044ns  (logic 0.232ns (22.209%)  route 0.812ns (77.791%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=4, routed)           0.812     1.044    MINESWEEP/sw_IBUF[2]
    SLICE_X6Y44          SRL16E                                       r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.864     1.991    MINESWEEP/clk_IBUF_BUFG
    SLICE_X6Y44          SRL16E                                       r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.222ns (20.764%)  route 0.847ns (79.236%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=136, routed)         0.847     1.069    MINESWEEP/MOVEDETECT/btnU_IBUF
    SLICE_X5Y44          FDCE                                         f  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.864     1.991    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X5Y44          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.222ns (20.764%)  route 0.847ns (79.236%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=136, routed)         0.847     1.069    MINESWEEP/btnU_IBUF
    SLICE_X5Y44          FDCE                                         f  MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.864     1.991    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y44          FDCE                                         r  MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/C





