\hypertarget{struct__hw__enet__rsfl_1_1__hw__enet__rsfl__bitfields}{}\section{\+\_\+hw\+\_\+enet\+\_\+rsfl\+:\+:\+\_\+hw\+\_\+enet\+\_\+rsfl\+\_\+bitfields Struct Reference}
\label{struct__hw__enet__rsfl_1_1__hw__enet__rsfl__bitfields}\index{\+\_\+hw\+\_\+enet\+\_\+rsfl\+::\+\_\+hw\+\_\+enet\+\_\+rsfl\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+rsfl\+::\+\_\+hw\+\_\+enet\+\_\+rsfl\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__rsfl_1_1__hw__enet__rsfl__bitfields_add21f82416f27714dacd1633de7884d2}{R\+X\+\_\+\+S\+E\+C\+T\+I\+O\+N\+\_\+\+F\+U\+LL}\+: 8
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__rsfl_1_1__hw__enet__rsfl__bitfields_aaff8b2e2de8d4521172bd309b44c14e5}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 24
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+enet\+\_\+rsfl\+::\+\_\+hw\+\_\+enet\+\_\+rsfl\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+rsfl\+::\+\_\+hw\+\_\+enet\+\_\+rsfl\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+enet\+\_\+rsfl\+::\+\_\+hw\+\_\+enet\+\_\+rsfl\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+rsfl\+::\+\_\+hw\+\_\+enet\+\_\+rsfl\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+rsfl\+::\+\_\+hw\+\_\+enet\+\_\+rsfl\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__enet__rsfl_1_1__hw__enet__rsfl__bitfields_aaff8b2e2de8d4521172bd309b44c14e5}{}\label{struct__hw__enet__rsfl_1_1__hw__enet__rsfl__bitfields_aaff8b2e2de8d4521172bd309b44c14e5}
\mbox{[}31\+:8\mbox{]} \index{\+\_\+hw\+\_\+enet\+\_\+rsfl\+::\+\_\+hw\+\_\+enet\+\_\+rsfl\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+rsfl\+::\+\_\+hw\+\_\+enet\+\_\+rsfl\+\_\+bitfields}!R\+X\+\_\+\+S\+E\+C\+T\+I\+O\+N\+\_\+\+F\+U\+LL@{R\+X\+\_\+\+S\+E\+C\+T\+I\+O\+N\+\_\+\+F\+U\+LL}}
\index{R\+X\+\_\+\+S\+E\+C\+T\+I\+O\+N\+\_\+\+F\+U\+LL@{R\+X\+\_\+\+S\+E\+C\+T\+I\+O\+N\+\_\+\+F\+U\+LL}!\+\_\+hw\+\_\+enet\+\_\+rsfl\+::\+\_\+hw\+\_\+enet\+\_\+rsfl\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+rsfl\+::\+\_\+hw\+\_\+enet\+\_\+rsfl\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+X\+\_\+\+S\+E\+C\+T\+I\+O\+N\+\_\+\+F\+U\+LL}{RX_SECTION_FULL}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+rsfl\+::\+\_\+hw\+\_\+enet\+\_\+rsfl\+\_\+bitfields\+::\+R\+X\+\_\+\+S\+E\+C\+T\+I\+O\+N\+\_\+\+F\+U\+LL}\hypertarget{struct__hw__enet__rsfl_1_1__hw__enet__rsfl__bitfields_add21f82416f27714dacd1633de7884d2}{}\label{struct__hw__enet__rsfl_1_1__hw__enet__rsfl__bitfields_add21f82416f27714dacd1633de7884d2}
\mbox{[}7\+:0\mbox{]} Value Of Receive F\+I\+FO Section Full Threshold 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+enet.\+h\end{DoxyCompactItemize}
