Timing Analyzer report for Sram_CIC
Fri Aug  9 15:33:30 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Sram_CIC_3:inst1|clk_int'
 13. Slow 1200mV 85C Model Setup: 'divisor:inst2|clk_int'
 14. Slow 1200mV 85C Model Setup: 'Pix_clk'
 15. Slow 1200mV 85C Model Setup: 'CIC_SRAM_controller:inst|clk_25'
 16. Slow 1200mV 85C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 17. Slow 1200mV 85C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 18. Slow 1200mV 85C Model Setup: 'Clk_50'
 19. Slow 1200mV 85C Model Hold: 'Clk_50'
 20. Slow 1200mV 85C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 21. Slow 1200mV 85C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 22. Slow 1200mV 85C Model Hold: 'divisor:inst2|clk_int'
 23. Slow 1200mV 85C Model Hold: 'CIC_SRAM_controller:inst|clk_25'
 24. Slow 1200mV 85C Model Hold: 'Sram_CIC_3:inst1|clk_int'
 25. Slow 1200mV 85C Model Hold: 'Pix_clk'
 26. Slow 1200mV 85C Model Recovery: 'Pix_clk'
 27. Slow 1200mV 85C Model Recovery: 'Sram_CIC_3:inst1|clk_int'
 28. Slow 1200mV 85C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 29. Slow 1200mV 85C Model Recovery: 'Clk_50'
 30. Slow 1200mV 85C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 31. Slow 1200mV 85C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 32. Slow 1200mV 85C Model Removal: 'Clk_50'
 33. Slow 1200mV 85C Model Removal: 'Sram_CIC_3:inst1|clk_int'
 34. Slow 1200mV 85C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 35. Slow 1200mV 85C Model Removal: 'Pix_clk'
 36. Slow 1200mV 85C Model Metastability Summary
 37. Slow 1200mV 0C Model Fmax Summary
 38. Slow 1200mV 0C Model Setup Summary
 39. Slow 1200mV 0C Model Hold Summary
 40. Slow 1200mV 0C Model Recovery Summary
 41. Slow 1200mV 0C Model Removal Summary
 42. Slow 1200mV 0C Model Minimum Pulse Width Summary
 43. Slow 1200mV 0C Model Setup: 'Sram_CIC_3:inst1|clk_int'
 44. Slow 1200mV 0C Model Setup: 'divisor:inst2|clk_int'
 45. Slow 1200mV 0C Model Setup: 'Pix_clk'
 46. Slow 1200mV 0C Model Setup: 'CIC_SRAM_controller:inst|clk_25'
 47. Slow 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 48. Slow 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 49. Slow 1200mV 0C Model Setup: 'Clk_50'
 50. Slow 1200mV 0C Model Hold: 'Clk_50'
 51. Slow 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 52. Slow 1200mV 0C Model Hold: 'CIC_SRAM_controller:inst|clk_25'
 53. Slow 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 54. Slow 1200mV 0C Model Hold: 'divisor:inst2|clk_int'
 55. Slow 1200mV 0C Model Hold: 'Sram_CIC_3:inst1|clk_int'
 56. Slow 1200mV 0C Model Hold: 'Pix_clk'
 57. Slow 1200mV 0C Model Recovery: 'Pix_clk'
 58. Slow 1200mV 0C Model Recovery: 'Sram_CIC_3:inst1|clk_int'
 59. Slow 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 60. Slow 1200mV 0C Model Recovery: 'Clk_50'
 61. Slow 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 62. Slow 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 63. Slow 1200mV 0C Model Removal: 'Clk_50'
 64. Slow 1200mV 0C Model Removal: 'Sram_CIC_3:inst1|clk_int'
 65. Slow 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 66. Slow 1200mV 0C Model Removal: 'Pix_clk'
 67. Slow 1200mV 0C Model Metastability Summary
 68. Fast 1200mV 0C Model Setup Summary
 69. Fast 1200mV 0C Model Hold Summary
 70. Fast 1200mV 0C Model Recovery Summary
 71. Fast 1200mV 0C Model Removal Summary
 72. Fast 1200mV 0C Model Minimum Pulse Width Summary
 73. Fast 1200mV 0C Model Setup: 'Sram_CIC_3:inst1|clk_int'
 74. Fast 1200mV 0C Model Setup: 'divisor:inst2|clk_int'
 75. Fast 1200mV 0C Model Setup: 'Pix_clk'
 76. Fast 1200mV 0C Model Setup: 'CIC_SRAM_controller:inst|clk_25'
 77. Fast 1200mV 0C Model Setup: 'Clk_50'
 78. Fast 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 79. Fast 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 80. Fast 1200mV 0C Model Hold: 'Clk_50'
 81. Fast 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 82. Fast 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 83. Fast 1200mV 0C Model Hold: 'divisor:inst2|clk_int'
 84. Fast 1200mV 0C Model Hold: 'CIC_SRAM_controller:inst|clk_25'
 85. Fast 1200mV 0C Model Hold: 'Sram_CIC_3:inst1|clk_int'
 86. Fast 1200mV 0C Model Hold: 'Pix_clk'
 87. Fast 1200mV 0C Model Recovery: 'Pix_clk'
 88. Fast 1200mV 0C Model Recovery: 'Sram_CIC_3:inst1|clk_int'
 89. Fast 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 90. Fast 1200mV 0C Model Recovery: 'Clk_50'
 91. Fast 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 92. Fast 1200mV 0C Model Removal: 'Clk_50'
 93. Fast 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 94. Fast 1200mV 0C Model Removal: 'Sram_CIC_3:inst1|clk_int'
 95. Fast 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 96. Fast 1200mV 0C Model Removal: 'Pix_clk'
 97. Fast 1200mV 0C Model Metastability Summary
 98. Multicorner Timing Analysis Summary
 99. Board Trace Model Assignments
100. Input Transition Times
101. Signal Integrity Metrics (Slow 1200mv 0c Model)
102. Signal Integrity Metrics (Slow 1200mv 85c Model)
103. Signal Integrity Metrics (Fast 1200mv 0c Model)
104. Setup Transfers
105. Hold Transfers
106. Recovery Transfers
107. Removal Transfers
108. Report TCCS
109. Report RSKM
110. Unconstrained Paths Summary
111. Clock Status Summary
112. Unconstrained Input Ports
113. Unconstrained Output Ports
114. Unconstrained Input Ports
115. Unconstrained Output Ports
116. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; Sram_CIC                                               ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE115F29C7                                          ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+
; Clock Name                                                     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                            ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+
; CIC_SRAM_controller:inst|clk_25                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CIC_SRAM_controller:inst|clk_25 }                                ;
; Clk_50                                                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clk_50 }                                                         ;
; divisor:inst2|clk_int                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor:inst2|clk_int }                                          ;
; Pix_clk                                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Pix_clk }                                                        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Programador_controlador_block:inst5|controlador:inst|clk_int }   ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Programador_controlador_block:inst5|controlador:inst|clk_int_2 } ;
; Sram_CIC_3:inst1|clk_int                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Sram_CIC_3:inst1|clk_int }                                       ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                            ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                     ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; 242.42 MHz ; 242.42 MHz      ; divisor:inst2|clk_int                                          ;                                                               ;
; 254.13 MHz ; 254.13 MHz      ; Sram_CIC_3:inst1|clk_int                                       ;                                                               ;
; 265.96 MHz ; 265.96 MHz      ; CIC_SRAM_controller:inst|clk_25                                ;                                                               ;
; 329.6 MHz  ; 329.6 MHz       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ;                                                               ;
; 338.41 MHz ; 338.41 MHz      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ;                                                               ;
; 349.28 MHz ; 250.0 MHz       ; Pix_clk                                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
; 463.82 MHz ; 250.0 MHz       ; Clk_50                                                         ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                     ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Sram_CIC_3:inst1|clk_int                                       ; -4.927 ; -248.289      ;
; divisor:inst2|clk_int                                          ; -3.125 ; -15.112       ;
; Pix_clk                                                        ; -2.972 ; -76.168       ;
; CIC_SRAM_controller:inst|clk_25                                ; -2.760 ; -67.163       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -2.034 ; -28.497       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -1.955 ; -22.035       ;
; Clk_50                                                         ; -1.486 ; -67.407       ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                     ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Clk_50                                                         ; 0.389 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.402 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.402 ; 0.000         ;
; divisor:inst2|clk_int                                          ; 0.402 ; 0.000         ;
; CIC_SRAM_controller:inst|clk_25                                ; 0.403 ; 0.000         ;
; Sram_CIC_3:inst1|clk_int                                       ; 0.404 ; 0.000         ;
; Pix_clk                                                        ; 0.668 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                  ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Pix_clk                                                        ; -2.013 ; -37.823       ;
; Sram_CIC_3:inst1|clk_int                                       ; -1.635 ; -45.635       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.546 ; -23.242       ;
; Clk_50                                                         ; -0.743 ; -9.624        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -0.539 ; -6.501        ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                  ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.782 ; 0.000         ;
; Clk_50                                                         ; 0.879 ; 0.000         ;
; Sram_CIC_3:inst1|clk_int                                       ; 1.447 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.479 ; 0.000         ;
; Pix_clk                                                        ; 1.942 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                       ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Clk_50                                                         ; -3.000 ; -92.950       ;
; Pix_clk                                                        ; -3.000 ; -40.265       ;
; Sram_CIC_3:inst1|clk_int                                       ; -1.285 ; -68.105       ;
; CIC_SRAM_controller:inst|clk_25                                ; -1.285 ; -39.835       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -1.285 ; -30.840       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.285 ; -25.700       ;
; divisor:inst2|clk_int                                          ; -1.285 ; -14.135       ;
+----------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Sram_CIC_3:inst1|clk_int'                                                                                                                       ;
+--------+-------------------------------------------------+---------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                         ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+---------------------------------+--------------+--------------------------+--------------+------------+------------+
; -4.927 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|data_reg[0]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.259     ; 5.156      ;
; -4.927 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|data_reg[1]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.259     ; 5.156      ;
; -4.927 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|data_reg[2]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.259     ; 5.156      ;
; -4.927 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|data_reg[3]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.259     ; 5.156      ;
; -4.927 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|data_reg[4]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.259     ; 5.156      ;
; -4.927 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|data_reg[5]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.259     ; 5.156      ;
; -4.927 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|data_reg[6]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.259     ; 5.156      ;
; -4.927 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|data_reg[7]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.259     ; 5.156      ;
; -4.921 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|data_reg[0]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.259     ; 5.150      ;
; -4.921 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|data_reg[1]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.259     ; 5.150      ;
; -4.921 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|data_reg[2]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.259     ; 5.150      ;
; -4.921 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|data_reg[3]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.259     ; 5.150      ;
; -4.921 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|data_reg[4]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.259     ; 5.150      ;
; -4.921 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|data_reg[5]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.259     ; 5.150      ;
; -4.921 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|data_reg[6]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.259     ; 5.150      ;
; -4.921 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|data_reg[7]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.259     ; 5.150      ;
; -4.897 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|data_reg[0]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.214     ; 5.171      ;
; -4.897 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|data_reg[1]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.214     ; 5.171      ;
; -4.897 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|data_reg[2]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.214     ; 5.171      ;
; -4.897 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|data_reg[3]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.214     ; 5.171      ;
; -4.897 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|data_reg[4]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.214     ; 5.171      ;
; -4.897 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|data_reg[5]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.214     ; 5.171      ;
; -4.897 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|data_reg[6]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.214     ; 5.171      ;
; -4.897 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|data_reg[7]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.214     ; 5.171      ;
; -4.881 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|add_count[1]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.266     ; 5.103      ;
; -4.881 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|add_count[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.266     ; 5.103      ;
; -4.881 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|add_count[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.266     ; 5.103      ;
; -4.881 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|add_count[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.266     ; 5.103      ;
; -4.881 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|add_count[5]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.266     ; 5.103      ;
; -4.881 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|add_count[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.266     ; 5.103      ;
; -4.881 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|add_count[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.266     ; 5.103      ;
; -4.881 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|add_count[8]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.266     ; 5.103      ;
; -4.881 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|add_count[9]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.266     ; 5.103      ;
; -4.875 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|add_count[1]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.266     ; 5.097      ;
; -4.875 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|add_count[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.266     ; 5.097      ;
; -4.875 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|add_count[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.266     ; 5.097      ;
; -4.875 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|add_count[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.266     ; 5.097      ;
; -4.875 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|add_count[5]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.266     ; 5.097      ;
; -4.875 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|add_count[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.266     ; 5.097      ;
; -4.875 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|add_count[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.266     ; 5.097      ;
; -4.875 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|add_count[8]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.266     ; 5.097      ;
; -4.875 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|add_count[9]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.266     ; 5.097      ;
; -4.851 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|add_count[1]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.221     ; 5.118      ;
; -4.851 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|add_count[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.221     ; 5.118      ;
; -4.851 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|add_count[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.221     ; 5.118      ;
; -4.851 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|add_count[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.221     ; 5.118      ;
; -4.851 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|add_count[5]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.221     ; 5.118      ;
; -4.851 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|add_count[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.221     ; 5.118      ;
; -4.851 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|add_count[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.221     ; 5.118      ;
; -4.851 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|add_count[8]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.221     ; 5.118      ;
; -4.851 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|add_count[9]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.221     ; 5.118      ;
; -4.840 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[4]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.070      ;
; -4.840 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[5]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.070      ;
; -4.840 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[6]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.070      ;
; -4.840 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[7]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.070      ;
; -4.840 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[2]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.070      ;
; -4.840 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[3]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.070      ;
; -4.840 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[0]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.070      ;
; -4.840 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[1]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.070      ;
; -4.838 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[16] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.068      ;
; -4.838 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[12] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.068      ;
; -4.838 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[13] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.068      ;
; -4.838 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[14] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.068      ;
; -4.838 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[15] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.068      ;
; -4.838 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[8]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.068      ;
; -4.838 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[9]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.068      ;
; -4.838 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[10] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.068      ;
; -4.838 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[11] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.068      ;
; -4.838 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[17] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.068      ;
; -4.838 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[20] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.068      ;
; -4.838 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[18] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.068      ;
; -4.838 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[19] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.068      ;
; -4.834 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[4]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.064      ;
; -4.834 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[5]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.064      ;
; -4.834 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[6]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.064      ;
; -4.834 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[7]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.064      ;
; -4.834 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[2]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.064      ;
; -4.834 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[3]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.064      ;
; -4.834 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[0]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.064      ;
; -4.834 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[1]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.064      ;
; -4.832 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[16] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.062      ;
; -4.832 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[12] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.062      ;
; -4.832 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[13] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.062      ;
; -4.832 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[14] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.062      ;
; -4.832 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[15] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.062      ;
; -4.832 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[8]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.062      ;
; -4.832 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[9]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.062      ;
; -4.832 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[10] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.062      ;
; -4.832 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[11] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.062      ;
; -4.832 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[17] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.062      ;
; -4.832 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[20] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.062      ;
; -4.832 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[18] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.062      ;
; -4.832 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[19] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.258     ; 5.062      ;
; -4.810 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|pix_previo[4]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.213     ; 5.085      ;
; -4.810 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|pix_previo[5]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.213     ; 5.085      ;
; -4.810 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|pix_previo[6]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.213     ; 5.085      ;
; -4.810 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|pix_previo[7]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.213     ; 5.085      ;
; -4.810 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|pix_previo[2]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.213     ; 5.085      ;
; -4.810 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|pix_previo[3]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.213     ; 5.085      ;
; -4.810 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|pix_previo[0]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.213     ; 5.085      ;
+--------+-------------------------------------------------+---------------------------------+--------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -3.125 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 4.042      ;
; -3.096 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 4.013      ;
; -2.978 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 3.896      ;
; -2.869 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.786      ;
; -2.835 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.752      ;
; -2.763 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.680      ;
; -2.750 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.667      ;
; -2.608 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.525      ;
; -2.259 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.176      ;
; -2.242 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.159      ;
; -1.738 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.655      ;
; -1.738 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.655      ;
; -1.737 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.654      ;
; -1.709 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.626      ;
; -1.709 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.626      ;
; -1.708 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.625      ;
; -1.448 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.365      ;
; -1.448 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.365      ;
; -1.447 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.364      ;
; -1.362 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.279      ;
; -1.361 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.278      ;
; -1.359 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.276      ;
; -1.261 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.500        ; 2.839      ; 4.830      ;
; -1.143 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.500        ; 2.840      ; 4.713      ;
; -1.125 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.043      ;
; -0.945 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 1.863      ;
; -0.944 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.861      ;
; -0.910 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.827      ;
; -0.897 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.814      ;
; -0.886 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.803      ;
; -0.842 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.759      ;
; -0.823 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.740      ;
; -0.813 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.730      ;
; -0.807 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.724      ;
; -0.752 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.669      ;
; -0.751 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.668      ;
; -0.749 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.666      ;
; -0.724 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.641      ;
; -0.680 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 1.000        ; 2.840      ; 4.750      ;
; -0.657 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 1.000        ; 2.839      ; 4.726      ;
; -0.615 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.532      ;
; -0.584 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 1.502      ;
; -0.204 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.121      ;
; -0.198 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.115      ;
; -0.197 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.114      ;
; -0.170 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.087      ;
; -0.073 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 0.991      ;
; 0.152  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 0.765      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Pix_clk'                                                                                                                                                              ;
+--------+------------------------------------------------+--------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                          ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+--------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -2.972 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.052      ; 3.512      ;
; -2.972 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.052      ; 3.512      ;
; -2.972 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.052      ; 3.512      ;
; -2.972 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.052      ; 3.512      ;
; -2.972 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.052      ; 3.512      ;
; -2.972 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.052      ; 3.512      ;
; -2.972 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.052      ; 3.512      ;
; -2.972 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.052      ; 3.512      ;
; -2.852 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.061      ; 3.401      ;
; -2.852 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.061      ; 3.401      ;
; -2.852 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.061      ; 3.401      ;
; -2.852 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.061      ; 3.401      ;
; -2.852 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.061      ; 3.401      ;
; -2.852 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.061      ; 3.401      ;
; -2.852 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.061      ; 3.401      ;
; -2.852 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.061      ; 3.401      ;
; -2.692 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; -0.004     ; 3.176      ;
; -2.692 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; -0.004     ; 3.176      ;
; -2.692 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; -0.004     ; 3.176      ;
; -2.692 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; -0.004     ; 3.176      ;
; -2.692 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; -0.004     ; 3.176      ;
; -2.692 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; -0.004     ; 3.176      ;
; -2.692 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; -0.004     ; 3.176      ;
; -2.692 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; -0.004     ; 3.176      ;
; -2.692 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; -0.004     ; 3.176      ;
; -2.692 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; -0.004     ; 3.176      ;
; -2.622 ; CIC_SRAM_controller:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.057      ; 3.167      ;
; -2.622 ; CIC_SRAM_controller:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.057      ; 3.167      ;
; -2.622 ; CIC_SRAM_controller:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.057      ; 3.167      ;
; -2.622 ; CIC_SRAM_controller:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.057      ; 3.167      ;
; -2.622 ; CIC_SRAM_controller:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.057      ; 3.167      ;
; -2.622 ; CIC_SRAM_controller:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.057      ; 3.167      ;
; -2.622 ; CIC_SRAM_controller:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.057      ; 3.167      ;
; -2.622 ; CIC_SRAM_controller:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.057      ; 3.167      ;
; -2.616 ; CIC_SRAM_controller:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.069      ; 3.173      ;
; -2.616 ; CIC_SRAM_controller:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.069      ; 3.173      ;
; -2.616 ; CIC_SRAM_controller:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.069      ; 3.173      ;
; -2.616 ; CIC_SRAM_controller:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.069      ; 3.173      ;
; -2.616 ; CIC_SRAM_controller:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.069      ; 3.173      ;
; -2.616 ; CIC_SRAM_controller:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.069      ; 3.173      ;
; -2.616 ; CIC_SRAM_controller:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.069      ; 3.173      ;
; -2.616 ; CIC_SRAM_controller:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.069      ; 3.173      ;
; -2.454 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.005      ; 2.947      ;
; -2.454 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.005      ; 2.947      ;
; -2.454 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.005      ; 2.947      ;
; -2.454 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.005      ; 2.947      ;
; -2.454 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.005      ; 2.947      ;
; -2.454 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.005      ; 2.947      ;
; -2.454 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.005      ; 2.947      ;
; -2.454 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.005      ; 2.947      ;
; -2.454 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.005      ; 2.947      ;
; -2.454 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.005      ; 2.947      ;
; -2.438 ; CIC_SRAM_controller:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.001      ; 2.927      ;
; -2.438 ; CIC_SRAM_controller:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.001      ; 2.927      ;
; -2.438 ; CIC_SRAM_controller:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.001      ; 2.927      ;
; -2.438 ; CIC_SRAM_controller:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.001      ; 2.927      ;
; -2.438 ; CIC_SRAM_controller:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.001      ; 2.927      ;
; -2.438 ; CIC_SRAM_controller:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.001      ; 2.927      ;
; -2.438 ; CIC_SRAM_controller:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.001      ; 2.927      ;
; -2.438 ; CIC_SRAM_controller:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.001      ; 2.927      ;
; -2.438 ; CIC_SRAM_controller:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.001      ; 2.927      ;
; -2.438 ; CIC_SRAM_controller:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.001      ; 2.927      ;
; -2.393 ; CIC_SRAM_controller:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.013      ; 2.894      ;
; -2.393 ; CIC_SRAM_controller:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.013      ; 2.894      ;
; -2.393 ; CIC_SRAM_controller:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.013      ; 2.894      ;
; -2.393 ; CIC_SRAM_controller:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.013      ; 2.894      ;
; -2.393 ; CIC_SRAM_controller:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.013      ; 2.894      ;
; -2.393 ; CIC_SRAM_controller:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.013      ; 2.894      ;
; -2.393 ; CIC_SRAM_controller:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.013      ; 2.894      ;
; -2.393 ; CIC_SRAM_controller:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.013      ; 2.894      ;
; -2.393 ; CIC_SRAM_controller:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.013      ; 2.894      ;
; -2.393 ; CIC_SRAM_controller:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.013      ; 2.894      ;
; -2.392 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; -0.048     ; 2.832      ;
; -2.308 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.059      ; 2.855      ;
; -2.308 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.059      ; 2.855      ;
; -2.308 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.059      ; 2.855      ;
; -2.308 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.059      ; 2.855      ;
; -2.308 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.059      ; 2.855      ;
; -2.308 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.059      ; 2.855      ;
; -2.308 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.059      ; 2.855      ;
; -2.308 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.059      ; 2.855      ;
; -2.308 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.059      ; 2.855      ;
; -2.308 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.059      ; 2.855      ;
; -2.272 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; -0.039     ; 2.721      ;
; -2.191 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.061      ; 2.740      ;
; -2.191 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.061      ; 2.740      ;
; -2.191 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.061      ; 2.740      ;
; -2.191 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.061      ; 2.740      ;
; -2.191 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.061      ; 2.740      ;
; -2.191 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.061      ; 2.740      ;
; -2.191 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.061      ; 2.740      ;
; -2.191 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.061      ; 2.740      ;
; -2.073 ; CIC_SRAM_controller:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; -0.031     ; 2.530      ;
; -2.070 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.068      ; 2.626      ;
; -2.070 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.068      ; 2.626      ;
; -2.070 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.068      ; 2.626      ;
; -2.070 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.068      ; 2.626      ;
; -2.070 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.068      ; 2.626      ;
; -2.070 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.068      ; 2.626      ;
; -2.070 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.068      ; 2.626      ;
+--------+------------------------------------------------+--------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CIC_SRAM_controller:inst|clk_25'                                                                                                                                              ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -2.760 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.678      ;
; -2.760 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.678      ;
; -2.760 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[18] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.678      ;
; -2.760 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.678      ;
; -2.760 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.678      ;
; -2.760 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.678      ;
; -2.760 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.678      ;
; -2.760 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.678      ;
; -2.759 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.677      ;
; -2.759 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.677      ;
; -2.759 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[18] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.677      ;
; -2.759 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.677      ;
; -2.759 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.677      ;
; -2.759 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.677      ;
; -2.759 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.677      ;
; -2.759 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.677      ;
; -2.654 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.572      ;
; -2.654 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.572      ;
; -2.654 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[18] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.572      ;
; -2.654 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.572      ;
; -2.654 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.572      ;
; -2.654 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.572      ;
; -2.654 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.572      ;
; -2.654 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.572      ;
; -2.645 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.563      ;
; -2.645 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.563      ;
; -2.645 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[18] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.563      ;
; -2.645 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.563      ;
; -2.645 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.563      ;
; -2.645 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.563      ;
; -2.645 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.563      ;
; -2.645 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.563      ;
; -2.635 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.085     ; 3.548      ;
; -2.635 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[2]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.085     ; 3.548      ;
; -2.635 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[3]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.085     ; 3.548      ;
; -2.635 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[4]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.085     ; 3.548      ;
; -2.635 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[5]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.085     ; 3.548      ;
; -2.635 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[6]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.085     ; 3.548      ;
; -2.635 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[7]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.085     ; 3.548      ;
; -2.635 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[8]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.085     ; 3.548      ;
; -2.635 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[9]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.085     ; 3.548      ;
; -2.635 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[10] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.085     ; 3.548      ;
; -2.635 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[11] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.085     ; 3.548      ;
; -2.634 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.085     ; 3.547      ;
; -2.634 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[2]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.085     ; 3.547      ;
; -2.634 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[3]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.085     ; 3.547      ;
; -2.634 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[4]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.085     ; 3.547      ;
; -2.634 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[5]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.085     ; 3.547      ;
; -2.634 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[6]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.085     ; 3.547      ;
; -2.634 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[7]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.085     ; 3.547      ;
; -2.634 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[8]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.085     ; 3.547      ;
; -2.634 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[9]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.085     ; 3.547      ;
; -2.634 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[10] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.085     ; 3.547      ;
; -2.634 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[11] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.085     ; 3.547      ;
; -2.631 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.549      ;
; -2.631 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.549      ;
; -2.631 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[18] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.549      ;
; -2.631 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.549      ;
; -2.631 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.549      ;
; -2.631 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.549      ;
; -2.631 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.549      ;
; -2.631 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.080     ; 3.549      ;
; -2.599 ; CIC_SRAM_controller:inst|count_errase[3]  ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.522      ;
; -2.599 ; CIC_SRAM_controller:inst|count_errase[3]  ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.522      ;
; -2.599 ; CIC_SRAM_controller:inst|count_errase[3]  ; CIC_SRAM_controller:inst|count_errase[18] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.522      ;
; -2.599 ; CIC_SRAM_controller:inst|count_errase[3]  ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.522      ;
; -2.599 ; CIC_SRAM_controller:inst|count_errase[3]  ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.522      ;
; -2.599 ; CIC_SRAM_controller:inst|count_errase[3]  ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.522      ;
; -2.599 ; CIC_SRAM_controller:inst|count_errase[3]  ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.522      ;
; -2.599 ; CIC_SRAM_controller:inst|count_errase[3]  ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.522      ;
; -2.573 ; CIC_SRAM_controller:inst|count_errase[0]  ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.496      ;
; -2.573 ; CIC_SRAM_controller:inst|count_errase[0]  ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.496      ;
; -2.573 ; CIC_SRAM_controller:inst|count_errase[0]  ; CIC_SRAM_controller:inst|count_errase[18] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.496      ;
; -2.573 ; CIC_SRAM_controller:inst|count_errase[0]  ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.496      ;
; -2.573 ; CIC_SRAM_controller:inst|count_errase[0]  ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.496      ;
; -2.573 ; CIC_SRAM_controller:inst|count_errase[0]  ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.496      ;
; -2.573 ; CIC_SRAM_controller:inst|count_errase[0]  ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.496      ;
; -2.573 ; CIC_SRAM_controller:inst|count_errase[0]  ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.496      ;
; -2.562 ; CIC_SRAM_controller:inst|count_errase[5]  ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.485      ;
; -2.562 ; CIC_SRAM_controller:inst|count_errase[5]  ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.485      ;
; -2.562 ; CIC_SRAM_controller:inst|count_errase[5]  ; CIC_SRAM_controller:inst|count_errase[18] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.485      ;
; -2.562 ; CIC_SRAM_controller:inst|count_errase[5]  ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.485      ;
; -2.562 ; CIC_SRAM_controller:inst|count_errase[5]  ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.485      ;
; -2.562 ; CIC_SRAM_controller:inst|count_errase[5]  ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.485      ;
; -2.562 ; CIC_SRAM_controller:inst|count_errase[5]  ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.485      ;
; -2.562 ; CIC_SRAM_controller:inst|count_errase[5]  ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.485      ;
; -2.562 ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.485      ;
; -2.562 ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.485      ;
; -2.562 ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|count_errase[18] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.485      ;
; -2.562 ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.485      ;
; -2.562 ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.485      ;
; -2.562 ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.485      ;
; -2.562 ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.485      ;
; -2.562 ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.485      ;
; -2.550 ; CIC_SRAM_controller:inst|count_errase[4]  ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.473      ;
; -2.550 ; CIC_SRAM_controller:inst|count_errase[4]  ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.473      ;
; -2.550 ; CIC_SRAM_controller:inst|count_errase[4]  ; CIC_SRAM_controller:inst|count_errase[18] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.473      ;
; -2.550 ; CIC_SRAM_controller:inst|count_errase[4]  ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.473      ;
; -2.550 ; CIC_SRAM_controller:inst|count_errase[4]  ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.473      ;
; -2.550 ; CIC_SRAM_controller:inst|count_errase[4]  ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.473      ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -2.034 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 2.951      ;
; -2.034 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 2.951      ;
; -2.023 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 2.940      ;
; -2.023 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 2.940      ;
; -1.890 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.321     ; 2.567      ;
; -1.890 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.321     ; 2.567      ;
; -1.880 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.321     ; 2.557      ;
; -1.880 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.321     ; 2.557      ;
; -1.835 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 2.752      ;
; -1.835 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 2.752      ;
; -1.751 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 2.668      ;
; -1.751 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 2.668      ;
; -1.692 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.321     ; 2.369      ;
; -1.692 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.321     ; 2.369      ;
; -1.642 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.320     ; 2.320      ;
; -1.639 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.320     ; 2.317      ;
; -1.634 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 2.552      ;
; -1.634 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 2.552      ;
; -1.632 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 2.549      ;
; -1.632 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 2.549      ;
; -1.575 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.320     ; 2.253      ;
; -1.521 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.322     ; 2.197      ;
; -1.521 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.322     ; 2.197      ;
; -1.521 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.322     ; 2.197      ;
; -1.438 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.321     ; 2.115      ;
; -1.436 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.320     ; 2.114      ;
; -1.434 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.320     ; 2.112      ;
; -1.421 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.321     ; 2.098      ;
; -1.407 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.321     ; 2.084      ;
; -1.404 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 2.321      ;
; -1.404 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 2.321      ;
; -1.400 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.320     ; 2.078      ;
; -1.392 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 2.309      ;
; -1.392 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 2.309      ;
; -1.388 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.321     ; 2.065      ;
; -1.384 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.321     ; 2.061      ;
; -1.381 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.321     ; 2.058      ;
; -1.380 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.322     ; 2.056      ;
; -1.380 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.322     ; 2.056      ;
; -1.380 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.322     ; 2.056      ;
; -1.373 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.321     ; 2.050      ;
; -1.372 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.321     ; 2.049      ;
; -1.370 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.321     ; 2.047      ;
; -1.364 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.320     ; 2.042      ;
; -1.232 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 2.149      ;
; -1.230 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.321     ; 1.907      ;
; -1.213 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.321     ; 1.890      ;
; -1.212 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.321     ; 1.889      ;
; -1.212 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.321     ; 1.889      ;
; -1.210 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.321     ; 1.887      ;
; -1.200 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.321     ; 1.877      ;
; -1.197 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.321     ; 1.874      ;
; -1.195 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.321     ; 1.872      ;
; -1.195 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.321     ; 1.872      ;
; -1.142 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.320     ; 1.820      ;
; -1.111 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 2.029      ;
; -1.037 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.954      ;
; -1.034 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.951      ;
; -1.034 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.951      ;
; -1.031 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.948      ;
; -1.031 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.948      ;
; -1.028 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.945      ;
; -1.027 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.944      ;
; -1.019 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.936      ;
; -0.855 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.773      ;
; -0.831 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 1.747      ;
; -0.831 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.323     ; 1.506      ;
; -0.815 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.732      ;
; -0.805 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.723      ;
; -0.804 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.722      ;
; -0.802 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.720      ;
; -0.773 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.691      ;
; -0.699 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.616      ;
; -0.696 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.613      ;
; -0.696 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.613      ;
; -0.693 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.610      ;
; -0.693 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.610      ;
; -0.690 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.607      ;
; -0.689 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.606      ;
; -0.681 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.598      ;
; -0.646 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.565      ;
; -0.643 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.562      ;
; -0.603 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.520      ;
; -0.561 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.323     ; 1.236      ;
; -0.467 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.385      ;
; -0.466 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.384      ;
; -0.464 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.382      ;
; -0.444 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.361      ;
; -0.408 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.325      ;
; -0.353 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.271      ;
; -0.281 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.198      ;
; -0.271 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.188      ;
; -0.262 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.179      ;
; -0.248 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.165      ;
; -0.240 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.157      ;
; -0.205 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 1.121      ;
; -0.059 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.977      ;
; -0.033 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 0.949      ;
; 0.093  ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 0.824      ;
; 0.152  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 0.765      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                             ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -1.955 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.873      ;
; -1.955 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.873      ;
; -1.955 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.873      ;
; -1.955 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.873      ;
; -1.955 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.873      ;
; -1.870 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.914      ;
; -1.870 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.914      ;
; -1.870 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.914      ;
; -1.870 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.914      ;
; -1.870 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.914      ;
; -1.850 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.894      ;
; -1.850 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.894      ;
; -1.850 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.894      ;
; -1.850 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.894      ;
; -1.850 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.894      ;
; -1.818 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.047      ; 2.863      ;
; -1.818 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.047      ; 2.863      ;
; -1.818 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.047      ; 2.863      ;
; -1.818 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.047      ; 2.863      ;
; -1.818 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.047      ; 2.863      ;
; -1.779 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.043      ; 2.820      ;
; -1.768 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.043      ; 2.809      ;
; -1.745 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.663      ;
; -1.745 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.663      ;
; -1.745 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.663      ;
; -1.745 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.663      ;
; -1.745 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.663      ;
; -1.687 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.731      ;
; -1.687 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.731      ;
; -1.687 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.731      ;
; -1.687 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.731      ;
; -1.687 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.731      ;
; -1.672 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.716      ;
; -1.672 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.716      ;
; -1.672 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.716      ;
; -1.672 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.716      ;
; -1.672 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.716      ;
; -1.662 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.706      ;
; -1.662 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.706      ;
; -1.662 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.706      ;
; -1.662 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.706      ;
; -1.662 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.706      ;
; -1.639 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.683      ;
; -1.580 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.043      ; 2.621      ;
; -1.578 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.622      ;
; -1.578 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.622      ;
; -1.578 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.622      ;
; -1.578 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.622      ;
; -1.578 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.622      ;
; -1.568 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.612      ;
; -1.538 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.045      ; 2.581      ;
; -1.527 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.045      ; 2.570      ;
; -1.496 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.043      ; 2.537      ;
; -1.434 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.044      ; 2.476      ;
; -1.430 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.044      ; 2.472      ;
; -1.423 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.044      ; 2.465      ;
; -1.419 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.044      ; 2.461      ;
; -1.408 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.452      ;
; -1.408 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.452      ;
; -1.408 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.452      ;
; -1.408 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.452      ;
; -1.408 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.452      ;
; -1.364 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.048      ; 2.410      ;
; -1.364 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.048      ; 2.410      ;
; -1.364 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.048      ; 2.410      ;
; -1.364 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.048      ; 2.410      ;
; -1.364 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.048      ; 2.410      ;
; -1.363 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.045      ; 2.406      ;
; -1.363 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.045      ; 2.406      ;
; -1.363 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.045      ; 2.406      ;
; -1.340 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.045      ; 2.383      ;
; -1.339 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.045      ; 2.382      ;
; -1.327 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.083     ; 2.242      ;
; -1.262 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.044      ; 2.304      ;
; -1.260 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.043      ; 2.301      ;
; -1.255 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.045      ; 2.298      ;
; -1.235 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.044      ; 2.277      ;
; -1.232 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.044      ; 2.274      ;
; -1.231 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.044      ; 2.273      ;
; -1.186 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.081     ; 2.103      ;
; -1.151 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.044      ; 2.193      ;
; -1.147 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.044      ; 2.189      ;
; -1.139 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.043      ; 2.180      ;
; -1.133 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.043      ; 2.174      ;
; -1.085 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.045      ; 2.128      ;
; -1.078 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.082     ; 1.994      ;
; -1.075 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.082     ; 1.991      ;
; -1.075 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.082     ; 1.991      ;
; -1.075 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.082     ; 1.991      ;
; -0.996 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.083     ; 1.911      ;
; -0.982 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.082     ; 1.898      ;
; -0.977 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.044      ; 2.019      ;
; -0.967 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.011      ;
; -0.963 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 2.007      ;
; -0.939 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 1.983      ;
; -0.929 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 1.847      ;
; -0.927 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.045      ; 1.970      ;
; -0.896 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 1.940      ;
; -0.848 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.082     ; 1.764      ;
; -0.848 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.082     ; 1.764      ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clk_50'                                                                                                                                        ;
+--------+-----------------------------------------------+----------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                    ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+----------------------------+---------------------------------+-------------+--------------+------------+------------+
; -1.486 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[12]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.054     ; 2.420      ;
; -1.485 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[1]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.054     ; 2.419      ;
; -1.473 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[4]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 2.420      ;
; -1.472 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[8]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 2.419      ;
; -1.472 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[14]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 2.419      ;
; -1.471 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[13]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 2.418      ;
; -1.470 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[11]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 2.417      ;
; -1.469 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[5]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 2.416      ;
; -1.468 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[16]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 2.415      ;
; -1.468 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[9]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 2.415      ;
; -1.363 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[12]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.054     ; 2.297      ;
; -1.362 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[1]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.054     ; 2.296      ;
; -1.350 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[4]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 2.297      ;
; -1.349 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[8]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 2.296      ;
; -1.349 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[14]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 2.296      ;
; -1.348 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[13]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 2.295      ;
; -1.347 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[11]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 2.294      ;
; -1.346 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[5]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 2.293      ;
; -1.345 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[12]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.056     ; 2.277      ;
; -1.345 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[16]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 2.292      ;
; -1.345 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[9]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 2.292      ;
; -1.344 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[10]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.054     ; 2.278      ;
; -1.344 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[1]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.056     ; 2.276      ;
; -1.343 ; divisor:inst2|clk_int                         ; divisor:inst2|clk_int      ; divisor:inst2|clk_int           ; Clk_50      ; 0.500        ; 2.985      ; 5.048      ;
; -1.332 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[4]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.043     ; 2.277      ;
; -1.331 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[8]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.043     ; 2.276      ;
; -1.331 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[14]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.043     ; 2.276      ;
; -1.330 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[13]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.043     ; 2.275      ;
; -1.329 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[11]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.043     ; 2.274      ;
; -1.328 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[5]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.043     ; 2.273      ;
; -1.327 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[16]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.043     ; 2.272      ;
; -1.327 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[9]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.043     ; 2.272      ;
; -1.295 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[7]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.043     ; 2.240      ;
; -1.295 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[3]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.043     ; 2.240      ;
; -1.284 ; CIC_SRAM_controller:inst|count_errase[10]     ; sram:inst3|SRAM_ADDR[10]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.056     ; 2.216      ;
; -1.221 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[10]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.054     ; 2.155      ;
; -1.203 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[10]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.056     ; 2.135      ;
; -1.172 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[7]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.043     ; 2.117      ;
; -1.172 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[3]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.043     ; 2.117      ;
; -1.156 ; divisor:inst2|enable                          ; divisor:inst2|clk_int      ; Clk_50                          ; Clk_50      ; 1.000        ; -0.082     ; 2.072      ;
; -1.154 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[7]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.045     ; 2.097      ;
; -1.154 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[3]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.045     ; 2.097      ;
; -1.153 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_DQ[2]~reg0 ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.048     ; 2.093      ;
; -1.153 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_DQ[4]~reg0 ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.048     ; 2.093      ;
; -1.152 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_DQ[0]~reg0 ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.048     ; 2.092      ;
; -1.151 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_DQ[1]~reg0 ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.048     ; 2.091      ;
; -1.146 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_DQ[3]~reg0 ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.048     ; 2.086      ;
; -1.133 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[17]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.042     ; 2.079      ;
; -1.131 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[0]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.042     ; 2.077      ;
; -1.131 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[15]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.042     ; 2.077      ;
; -1.129 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[6]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.042     ; 2.075      ;
; -1.127 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[2]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.042     ; 2.073      ;
; -1.127 ; CIC_SRAM_controller:inst|count_errase[12]     ; sram:inst3|SRAM_ADDR[12]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.061     ; 2.054      ;
; -1.106 ; CIC_SRAM_controller:inst|count_errase[11]     ; sram:inst3|SRAM_ADDR[11]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.043     ; 2.051      ;
; -1.074 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[12]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.054     ; 2.008      ;
; -1.073 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[1]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.054     ; 2.007      ;
; -1.069 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_DQ[0]~reg0 ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.048     ; 2.009      ;
; -1.068 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_DQ[3]~reg0 ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.048     ; 2.008      ;
; -1.063 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_DQ[6]~reg0 ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.048     ; 2.003      ;
; -1.061 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_DQ[7]~reg0 ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.048     ; 2.001      ;
; -1.060 ; CIC_SRAM_controller:inst|count_errase[15]     ; sram:inst3|SRAM_ADDR[15]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.049     ; 1.999      ;
; -1.059 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_DQ[4]~reg0 ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.048     ; 1.999      ;
; -1.055 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[4]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 2.002      ;
; -1.054 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[8]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 2.001      ;
; -1.053 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[14]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 2.000      ;
; -1.052 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[13]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 1.999      ;
; -1.051 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[11]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 1.998      ;
; -1.050 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[9]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 1.997      ;
; -1.050 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[5]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 1.997      ;
; -1.049 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[16]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 1.996      ;
; -1.046 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[0]     ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.054     ; 1.980      ;
; -1.046 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[4]     ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.054     ; 1.980      ;
; -1.046 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[5]     ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.054     ; 1.980      ;
; -1.046 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[6]     ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.054     ; 1.980      ;
; -1.046 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[7]     ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.054     ; 1.980      ;
; -1.046 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[8]     ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.054     ; 1.980      ;
; -1.046 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[9]     ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.054     ; 1.980      ;
; -1.046 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[10]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.054     ; 1.980      ;
; -1.046 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[11]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.054     ; 1.980      ;
; -1.046 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[12]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.054     ; 1.980      ;
; -1.046 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[13]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.054     ; 1.980      ;
; -1.046 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[14]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.054     ; 1.980      ;
; -1.046 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[15]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.054     ; 1.980      ;
; -1.031 ; CIC_SRAM_controller:inst|count_errase[17]     ; sram:inst3|SRAM_ADDR[17]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.049     ; 1.970      ;
; -1.022 ; CIC_SRAM_controller:inst|count_errase[13]     ; sram:inst3|SRAM_ADDR[13]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.048     ; 1.962      ;
; -1.017 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_DQ[1]~reg0 ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.048     ; 1.957      ;
; -1.015 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_DQ[2]~reg0 ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.048     ; 1.955      ;
; -1.010 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[17]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.042     ; 1.956      ;
; -1.008 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[0]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.042     ; 1.954      ;
; -1.008 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[15]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.042     ; 1.954      ;
; -1.006 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[6]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.042     ; 1.952      ;
; -1.004 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[2]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.042     ; 1.950      ;
; -1.001 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[17]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.044     ; 1.945      ;
; -0.999 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[15]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.044     ; 1.943      ;
; -0.998 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[0]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.044     ; 1.942      ;
; -0.997 ; CIC_SRAM_controller:inst|count_errase[16]     ; sram:inst3|SRAM_ADDR[16]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.048     ; 1.937      ;
; -0.995 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[6]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.044     ; 1.939      ;
; -0.993 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[2]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.044     ; 1.937      ;
; -0.984 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_DQ[7]~reg0 ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.048     ; 1.924      ;
; -0.979 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_DQ[6]~reg0 ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.048     ; 1.919      ;
+--------+-----------------------------------------------+----------------------------+---------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clk_50'                                                                                                                                             ;
+-------+-----------------------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                         ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; 0.389 ; divisor:inst2|cuenta[0]                       ; divisor:inst2|cuenta[0]         ; Clk_50                          ; Clk_50      ; 0.000        ; 0.099      ; 0.674      ;
; 0.401 ; divisor:inst2|cuenta[1]                       ; divisor:inst2|cuenta[1]         ; Clk_50                          ; Clk_50      ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; divisor:inst2|cuenta[2]                       ; divisor:inst2|cuenta[2]         ; Clk_50                          ; Clk_50      ; 0.000        ; 0.082      ; 0.669      ;
; 0.555 ; CIC_SRAM_controller:inst|clk_25               ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 3.081      ; 4.084      ;
; 0.558 ; divisor:inst2|cuenta[2]                       ; divisor:inst2|enable            ; Clk_50                          ; Clk_50      ; 0.000        ; 0.082      ; 0.826      ;
; 0.648 ; divisor:inst2|cuenta[1]                       ; divisor:inst2|cuenta[2]         ; Clk_50                          ; Clk_50      ; 0.000        ; 0.082      ; 0.916      ;
; 0.673 ; divisor:inst2|cuenta[1]                       ; divisor:inst2|enable            ; Clk_50                          ; Clk_50      ; 0.000        ; 0.082      ; 0.941      ;
; 0.676 ; divisor:inst2|cuenta[2]                       ; divisor:inst2|cuenta[1]         ; Clk_50                          ; Clk_50      ; 0.000        ; 0.082      ; 0.944      ;
; 0.749 ; Sram_CIC_3:inst1|clk_int                      ; Sram_CIC_3:inst1|clk_int        ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 3.100      ; 4.297      ;
; 0.759 ; Sram_CIC_3:inst1|add_count[19]                ; sram:inst3|SRAM_ADDR[19]        ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.215      ; 1.190      ;
; 0.761 ; Sram_CIC_3:inst1|add_count[1]                 ; sram:inst3|SRAM_ADDR[1]         ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.209      ; 1.186      ;
; 0.771 ; Sram_CIC_3:inst1|add_count[18]                ; sram:inst3|SRAM_ADDR[18]        ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.215      ; 1.202      ;
; 0.817 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[2]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.208      ; 1.241      ;
; 0.827 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[0]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.208      ; 1.251      ;
; 0.847 ; divisor:inst2|cuenta[0]                       ; divisor:inst2|cuenta[1]         ; Clk_50                          ; Clk_50      ; 0.000        ; -0.332     ; 0.701      ;
; 0.849 ; divisor:inst2|cuenta[0]                       ; divisor:inst2|cuenta[2]         ; Clk_50                          ; Clk_50      ; 0.000        ; -0.332     ; 0.703      ;
; 0.857 ; divisor:inst2|cuenta[0]                       ; divisor:inst2|enable            ; Clk_50                          ; Clk_50      ; 0.000        ; -0.332     ; 0.711      ;
; 0.866 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[5]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.209      ; 1.291      ;
; 0.866 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[4]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.209      ; 1.291      ;
; 0.868 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[16]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.209      ; 1.293      ;
; 0.887 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[2]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.208      ; 1.311      ;
; 0.889 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[6]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.208      ; 1.313      ;
; 0.892 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[0]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.208      ; 1.316      ;
; 0.893 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[15]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.208      ; 1.317      ;
; 0.894 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[17]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.208      ; 1.318      ;
; 0.934 ; Sram_CIC_3:inst1|add_count[10]                ; sram:inst3|SRAM_ADDR[10]        ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.205      ; 1.355      ;
; 0.942 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_DQ[5]~reg0      ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.208      ; 1.366      ;
; 0.942 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[17]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.208      ; 1.366      ;
; 0.944 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[6]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.208      ; 1.368      ;
; 0.948 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[19]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.205      ; 1.369      ;
; 0.949 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[15]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.208      ; 1.373      ;
; 0.961 ; Sram_CIC_3:inst1|state.escritura              ; sram:inst3|SRAM_DQ[5]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.214      ; 1.391      ;
; 0.964 ; CIC_SRAM_controller:inst|count_errase[9]      ; sram:inst3|SRAM_ADDR[9]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.208      ; 1.388      ;
; 0.977 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[7]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.206      ; 1.399      ;
; 0.977 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[3]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.206      ; 1.399      ;
; 0.977 ; Sram_CIC_3:inst1|state.escritura              ; sram:inst3|SRAM_DQ[6]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.208      ; 1.401      ;
; 0.982 ; Sram_CIC_3:inst1|state.escritura              ; sram:inst3|SRAM_DQ[7]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.208      ; 1.406      ;
; 0.989 ; Sram_CIC_3:inst1|data_reg[4]                  ; sram:inst3|SRAM_DQ[4]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.208      ; 1.413      ;
; 0.990 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[18]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.205      ; 1.411      ;
; 0.991 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[3]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.206      ; 1.413      ;
; 0.992 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[7]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.206      ; 1.414      ;
; 0.992 ; Sram_CIC_3:inst1|data_reg[6]                  ; sram:inst3|SRAM_DQ[6]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.208      ; 1.416      ;
; 0.993 ; Sram_CIC_3:inst1|data_reg[3]                  ; sram:inst3|SRAM_DQ[3]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.208      ; 1.417      ;
; 0.994 ; Sram_CIC_3:inst1|data_reg[1]                  ; sram:inst3|SRAM_DQ[1]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.208      ; 1.418      ;
; 1.011 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[16]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.209      ; 1.436      ;
; 1.013 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[9]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.209      ; 1.438      ;
; 1.014 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[5]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.209      ; 1.439      ;
; 1.015 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[19]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.206      ; 1.437      ;
; 1.015 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[18]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.206      ; 1.437      ;
; 1.016 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[11]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.209      ; 1.441      ;
; 1.018 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[13]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.209      ; 1.443      ;
; 1.020 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[14]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.209      ; 1.445      ;
; 1.021 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[8]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.209      ; 1.446      ;
; 1.023 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[4]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.209      ; 1.448      ;
; 1.033 ; Sram_CIC_3:inst1|data_reg[2]                  ; sram:inst3|SRAM_DQ[2]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.208      ; 1.457      ;
; 1.034 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[13]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.209      ; 1.459      ;
; 1.035 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[11]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.209      ; 1.460      ;
; 1.035 ; CIC_SRAM_controller:inst|count_errase[8]      ; sram:inst3|SRAM_ADDR[8]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.208      ; 1.459      ;
; 1.036 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[8]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.209      ; 1.461      ;
; 1.037 ; Sram_CIC_3:inst1|data_reg[7]                  ; sram:inst3|SRAM_DQ[7]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.208      ; 1.461      ;
; 1.040 ; Sram_CIC_3:inst1|data_reg[0]                  ; sram:inst3|SRAM_DQ[0]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.208      ; 1.464      ;
; 1.048 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[10]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.196      ; 1.460      ;
; 1.049 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[1]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.196      ; 1.461      ;
; 1.050 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[12]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.196      ; 1.462      ;
; 1.056 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|S_ACTION             ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.195      ; 1.467      ;
; 1.057 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_DQ[14]~en       ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.195      ; 1.468      ;
; 1.066 ; divisor:inst2|clk_int                         ; divisor:inst2|clk_int           ; divisor:inst2|clk_int           ; Clk_50      ; 0.000        ; 3.099      ; 4.613      ;
; 1.087 ; CIC_SRAM_controller:inst|clk_25               ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; -0.500       ; 3.081      ; 4.116      ;
; 1.092 ; Sram_CIC_3:inst1|data_reg[5]                  ; sram:inst3|SRAM_DQ[5]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.214      ; 1.522      ;
; 1.094 ; Sram_CIC_3:inst1|add_count[9]                 ; sram:inst3|SRAM_ADDR[9]         ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.222      ; 1.532      ;
; 1.094 ; Sram_CIC_3:inst1|add_count[7]                 ; sram:inst3|SRAM_ADDR[7]         ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.219      ; 1.529      ;
; 1.095 ; Sram_CIC_3:inst1|add_count[17]                ; sram:inst3|SRAM_ADDR[17]        ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.217      ; 1.528      ;
; 1.098 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[6]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.208      ; 1.522      ;
; 1.099 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[0]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.208      ; 1.523      ;
; 1.099 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[15]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.208      ; 1.523      ;
; 1.100 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[17]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.208      ; 1.524      ;
; 1.100 ; Sram_CIC_3:inst1|add_count[0]                 ; sram:inst3|SRAM_ADDR[0]         ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.223      ; 1.539      ;
; 1.101 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[2]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.208      ; 1.525      ;
; 1.101 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_DQ[5]~reg0      ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.208      ; 1.525      ;
; 1.103 ; Sram_CIC_3:inst1|add_count[15]                ; sram:inst3|SRAM_ADDR[15]        ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.217      ; 1.536      ;
; 1.103 ; Sram_CIC_3:inst1|state.escritura              ; sram:inst3|SRAM_DQ[3]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.208      ; 1.527      ;
; 1.107 ; Sram_CIC_3:inst1|state.escritura              ; sram:inst3|SRAM_DQ[4]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.208      ; 1.531      ;
; 1.107 ; Sram_CIC_3:inst1|state.escritura              ; sram:inst3|SRAM_DQ[1]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.208      ; 1.531      ;
; 1.107 ; Sram_CIC_3:inst1|state.escritura              ; sram:inst3|SRAM_DQ[2]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.208      ; 1.531      ;
; 1.107 ; Sram_CIC_3:inst1|state.escritura              ; sram:inst3|SRAM_DQ[0]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.208      ; 1.531      ;
; 1.108 ; CIC_SRAM_controller:inst|state.reset_state    ; sram:inst3|S_ACTION             ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.209      ; 1.533      ;
; 1.110 ; Sram_CIC_3:inst1|add_count[8]                 ; sram:inst3|SRAM_ADDR[8]         ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.222      ; 1.548      ;
; 1.115 ; Sram_CIC_3:inst1|add_count[6]                 ; sram:inst3|SRAM_ADDR[6]         ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.221      ; 1.552      ;
; 1.115 ; Sram_CIC_3:inst1|add_count[3]                 ; sram:inst3|SRAM_ADDR[3]         ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.219      ; 1.550      ;
; 1.116 ; Sram_CIC_3:inst1|add_count[13]                ; sram:inst3|SRAM_ADDR[13]        ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.218      ; 1.550      ;
; 1.116 ; Sram_CIC_3:inst1|add_count[2]                 ; sram:inst3|SRAM_ADDR[2]         ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.221      ; 1.553      ;
; 1.118 ; CIC_SRAM_controller:inst|count_errase[5]      ; sram:inst3|SRAM_ADDR[5]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.208      ; 1.542      ;
; 1.121 ; Sram_CIC_3:inst1|add_count[12]                ; sram:inst3|SRAM_ADDR[12]        ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.205      ; 1.542      ;
; 1.124 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[7]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.206      ; 1.546      ;
; 1.126 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[13]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.209      ; 1.551      ;
; 1.126 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[11]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.209      ; 1.551      ;
; 1.128 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[8]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.209      ; 1.553      ;
; 1.129 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[3]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.206      ; 1.551      ;
; 1.142 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[19]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.206      ; 1.564      ;
; 1.142 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[18]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.206      ; 1.564      ;
+-------+-----------------------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.402 ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.674      ;
; 0.429 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.696      ;
; 0.431 ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.698      ;
; 0.436 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.703      ;
; 0.473 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.740      ;
; 0.513 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.322      ; 1.041      ;
; 0.514 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.322      ; 1.042      ;
; 0.552 ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.819      ;
; 0.569 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.321      ; 1.096      ;
; 0.599 ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.866      ;
; 0.609 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.321      ; 1.136      ;
; 0.615 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.882      ;
; 0.615 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.882      ;
; 0.615 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.082      ; 0.883      ;
; 0.622 ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.889      ;
; 0.624 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.321      ; 1.151      ;
; 0.649 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.321      ; 1.176      ;
; 0.666 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.322      ; 1.194      ;
; 0.675 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.322      ; 1.203      ;
; 0.714 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.321      ; 1.241      ;
; 0.720 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.082      ; 0.988      ;
; 0.728 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.995      ;
; 0.816 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.322      ; 1.344      ;
; 0.830 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.322      ; 1.358      ;
; 0.837 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 1.104      ;
; 0.842 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.082      ; 1.110      ;
; 0.852 ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.082      ; 1.120      ;
; 0.866 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.082      ; 1.134      ;
; 0.879 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.321      ; 1.406      ;
; 0.881 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 1.148      ;
; 0.895 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.082      ; 1.163      ;
; 0.897 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.323      ; 1.426      ;
; 0.898 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.323      ; 1.427      ;
; 0.909 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 1.176      ;
; 0.919 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.185      ;
; 0.920 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.186      ;
; 0.923 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.189      ;
; 0.931 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.321      ; 1.458      ;
; 0.963 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.321      ; 1.490      ;
; 1.077 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.321      ; 1.604      ;
; 1.097 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.321      ; 1.624      ;
; 1.100 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.322      ; 1.628      ;
; 1.100 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.082      ; 1.368      ;
; 1.106 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.322      ; 1.634      ;
; 1.130 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 1.395      ;
; 1.131 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.323      ; 1.660      ;
; 1.139 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.322      ; 1.667      ;
; 1.150 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 1.417      ;
; 1.195 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.320      ; 1.721      ;
; 1.198 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.082      ; 1.466      ;
; 1.199 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.320      ; 1.725      ;
; 1.201 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.467      ;
; 1.207 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.322      ; 1.735      ;
; 1.211 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.321      ; 1.738      ;
; 1.228 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.321      ; 1.755      ;
; 1.259 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.322      ; 1.787      ;
; 1.261 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.320      ; 1.787      ;
; 1.295 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.322      ; 1.823      ;
; 1.327 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.320      ; 1.853      ;
; 1.341 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.322      ; 1.869      ;
; 1.364 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.319      ; 1.889      ;
; 1.373 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.322      ; 1.901      ;
; 1.389 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.320      ; 1.915      ;
; 1.394 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.082      ; 1.662      ;
; 1.464 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.321      ; 1.991      ;
; 1.469 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.319      ; 1.994      ;
; 1.510 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.319      ; 2.035      ;
; 1.512 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.322      ; 2.040      ;
; 1.514 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.319      ; 2.039      ;
; 1.536 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.802      ;
; 1.537 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.319      ; 2.062      ;
; 1.559 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.825      ;
; 1.559 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.825      ;
; 1.559 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.825      ;
; 1.563 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.319      ; 2.088      ;
; 1.581 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.320      ; 2.107      ;
; 1.589 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.855      ;
; 1.606 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.320      ; 2.132      ;
; 1.631 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.319      ; 2.156      ;
; 1.700 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.320      ; 2.226      ;
; 1.718 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.321      ; 2.245      ;
; 1.726 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 1.993      ;
; 1.750 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.319      ; 2.275      ;
; 1.772 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.319      ; 2.297      ;
; 1.818 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.319      ; 2.343      ;
; 1.834 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.321      ; 2.361      ;
; 1.834 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.321      ; 2.361      ;
; 1.834 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.321      ; 2.361      ;
; 1.837 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.319      ; 2.362      ;
; 1.851 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 2.116      ;
; 1.852 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.318      ; 2.376      ;
; 1.882 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.324      ; 2.412      ;
; 1.882 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.324      ; 2.412      ;
; 1.882 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.324      ; 2.412      ;
; 1.882 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.324      ; 2.412      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.402 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.674      ;
; 0.459 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.726      ;
; 0.599 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.865      ;
; 0.626 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.893      ;
; 0.660 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.927      ;
; 0.707 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.974      ;
; 0.717 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.984      ;
; 0.719 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.986      ;
; 0.750 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.017      ;
; 0.766 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.032      ;
; 0.796 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.063      ;
; 0.827 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.094      ;
; 0.892 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.158      ;
; 0.926 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.192      ;
; 0.990 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.047     ; 1.149      ;
; 1.020 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.287      ;
; 1.022 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.289      ;
; 1.023 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.290      ;
; 1.054 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.321      ;
; 1.058 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.325      ;
; 1.058 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.325      ;
; 1.062 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.329      ;
; 1.082 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.350      ;
; 1.111 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.377      ;
; 1.125 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.393      ;
; 1.192 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.083      ; 1.461      ;
; 1.218 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.047     ; 1.377      ;
; 1.226 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.493      ;
; 1.228 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.495      ;
; 1.229 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.496      ;
; 1.230 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.497      ;
; 1.231 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.498      ;
; 1.233 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.500      ;
; 1.234 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.501      ;
; 1.241 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.508      ;
; 1.249 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.516      ;
; 1.287 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.554      ;
; 1.304 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.570      ;
; 1.312 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.580      ;
; 1.326 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.593      ;
; 1.331 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.597      ;
; 1.347 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.614      ;
; 1.349 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.616      ;
; 1.350 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.617      ;
; 1.378 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.644      ;
; 1.382 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.648      ;
; 1.472 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.738      ;
; 1.476 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.742      ;
; 1.502 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.045     ; 1.663      ;
; 1.542 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.045     ; 1.703      ;
; 1.544 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.045     ; 1.705      ;
; 1.545 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.045     ; 1.706      ;
; 1.553 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.820      ;
; 1.553 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.045     ; 1.714      ;
; 1.555 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.822      ;
; 1.556 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.823      ;
; 1.556 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.045     ; 1.717      ;
; 1.557 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.824      ;
; 1.557 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.045     ; 1.718      ;
; 1.558 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.825      ;
; 1.558 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.045     ; 1.719      ;
; 1.560 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.827      ;
; 1.560 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.045     ; 1.721      ;
; 1.561 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.828      ;
; 1.564 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.045     ; 1.725      ;
; 1.568 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.835      ;
; 1.576 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.843      ;
; 1.641 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.045     ; 1.802      ;
; 1.659 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.925      ;
; 1.663 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.929      ;
; 1.681 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.947      ;
; 1.682 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.949      ;
; 1.682 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.045     ; 1.843      ;
; 1.684 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.045     ; 1.845      ;
; 1.685 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.951      ;
; 1.698 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.045     ; 1.859      ;
; 1.700 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.045     ; 1.861      ;
; 1.701 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.045     ; 1.862      ;
; 1.703 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.045     ; 1.864      ;
; 1.709 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.045     ; 1.870      ;
; 1.711 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.045     ; 1.872      ;
; 1.712 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.045     ; 1.873      ;
; 1.742 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.045     ; 1.903      ;
; 1.765 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.045     ; 1.926      ;
; 1.768 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.045     ; 1.929      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.402 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.674      ;
; 0.622 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.082      ; 0.890      ;
; 0.645 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.912      ;
; 0.660 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.928      ;
; 0.776 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.043      ;
; 0.928 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.195      ;
; 0.952 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.219      ;
; 0.970 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.237      ;
; 0.983 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.082      ; 1.251      ;
; 1.004 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.271      ;
; 1.015 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.000        ; 2.978      ; 4.431      ;
; 1.027 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.294      ;
; 1.029 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.296      ;
; 1.044 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.000        ; 2.977      ; 4.459      ;
; 1.047 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.082      ; 1.315      ;
; 1.075 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.342      ;
; 1.078 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.345      ;
; 1.079 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.346      ;
; 1.115 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.382      ;
; 1.200 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.467      ;
; 1.201 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.468      ;
; 1.228 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.082      ; 1.496      ;
; 1.276 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.543      ;
; 1.278 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.545      ;
; 1.278 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.545      ;
; 1.345 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.612      ;
; 1.345 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.612      ;
; 1.377 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.644      ;
; 1.463 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.730      ;
; 1.463 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.730      ;
; 1.478 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; -0.500       ; 2.978      ; 4.394      ;
; 1.556 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.823      ;
; 1.569 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.836      ;
; 1.571 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.838      ;
; 1.606 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.873      ;
; 1.608 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.875      ;
; 1.679 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; -0.500       ; 2.977      ; 4.594      ;
; 2.576 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 2.843      ;
; 2.614 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 2.881      ;
; 2.659 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 2.926      ;
; 2.756 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 3.023      ;
; 2.839 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 3.106      ;
; 2.843 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 3.110      ;
; 2.896 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.082      ; 3.164      ;
; 2.924 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 3.191      ;
; 2.942 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 3.209      ;
; 2.971 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 3.238      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CIC_SRAM_controller:inst|clk_25'                                                                                                                                                              ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.403 ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; CIC_SRAM_controller:inst|state.trigger_camara     ; CIC_SRAM_controller:inst|state.trigger_camara     ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 0.674      ;
; 0.438 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 0.704      ;
; 0.449 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 0.715      ;
; 0.450 ; CIC_SRAM_controller:inst|count_errase[19]         ; CIC_SRAM_controller:inst|count_errase[19]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 0.716      ;
; 0.450 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 0.716      ;
; 0.636 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 0.902      ;
; 0.652 ; CIC_SRAM_controller:inst|state.trigger_camara     ; CIC_SRAM_controller:inst|state.escritura          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.079      ; 0.917      ;
; 0.661 ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 0.927      ;
; 0.664 ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 0.930      ;
; 0.664 ; CIC_SRAM_controller:inst|count_errase[8]          ; CIC_SRAM_controller:inst|count_errase[8]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 0.930      ;
; 0.664 ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 0.930      ;
; 0.665 ; CIC_SRAM_controller:inst|count_errase[16]         ; CIC_SRAM_controller:inst|count_errase[16]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 0.931      ;
; 0.665 ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 0.931      ;
; 0.665 ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 0.931      ;
; 0.665 ; CIC_SRAM_controller:inst|count_errase[6]          ; CIC_SRAM_controller:inst|count_errase[6]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 0.931      ;
; 0.666 ; CIC_SRAM_controller:inst|count_errase[15]         ; CIC_SRAM_controller:inst|count_errase[15]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 0.932      ;
; 0.666 ; CIC_SRAM_controller:inst|count_errase[2]          ; CIC_SRAM_controller:inst|count_errase[2]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 0.932      ;
; 0.666 ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 0.932      ;
; 0.668 ; CIC_SRAM_controller:inst|count_errase[18]         ; CIC_SRAM_controller:inst|count_errase[18]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 0.934      ;
; 0.671 ; CIC_SRAM_controller:inst|count_errase[17]         ; CIC_SRAM_controller:inst|count_errase[17]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 0.937      ;
; 0.683 ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|count_errase[1]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 0.949      ;
; 0.683 ; CIC_SRAM_controller:inst|count_errase[1]          ; CIC_SRAM_controller:inst|count_errase[1]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 0.949      ;
; 0.706 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 0.972      ;
; 0.708 ; CIC_SRAM_controller:inst|state.errase             ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 0.974      ;
; 0.841 ; CIC_SRAM_controller:inst|count_errase[12]         ; CIC_SRAM_controller:inst|count_errase[12]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.107      ;
; 0.846 ; CIC_SRAM_controller:inst|count_errase[14]         ; CIC_SRAM_controller:inst|count_errase[14]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.112      ;
; 0.854 ; CIC_SRAM_controller:inst|state.lectura            ; CIC_SRAM_controller:inst|state.errase             ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.081      ; 1.121      ;
; 0.981 ; CIC_SRAM_controller:inst|count_errase[8]          ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.247      ;
; 0.982 ; CIC_SRAM_controller:inst|count_errase[6]          ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.248      ;
; 0.983 ; CIC_SRAM_controller:inst|count_errase[2]          ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.249      ;
; 0.983 ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.249      ;
; 0.983 ; CIC_SRAM_controller:inst|count_errase[16]         ; CIC_SRAM_controller:inst|count_errase[17]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.249      ;
; 0.985 ; CIC_SRAM_controller:inst|count_errase[18]         ; CIC_SRAM_controller:inst|count_errase[19]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.251      ;
; 0.988 ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.254      ;
; 0.991 ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|count_errase[8]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.257      ;
; 0.992 ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|count_errase[6]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.258      ;
; 0.992 ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|count_errase[14]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.258      ;
; 0.993 ; CIC_SRAM_controller:inst|count_errase[15]         ; CIC_SRAM_controller:inst|count_errase[16]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.259      ;
; 0.993 ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|count_errase[2]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.259      ;
; 0.993 ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.259      ;
; 0.996 ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.262      ;
; 0.996 ; CIC_SRAM_controller:inst|count_errase[1]          ; CIC_SRAM_controller:inst|count_errase[2]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.262      ;
; 0.997 ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|count_errase[15]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.263      ;
; 0.997 ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.263      ;
; 0.998 ; CIC_SRAM_controller:inst|count_errase[17]         ; CIC_SRAM_controller:inst|count_errase[18]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.264      ;
; 0.998 ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.264      ;
; 0.998 ; CIC_SRAM_controller:inst|count_errase[15]         ; CIC_SRAM_controller:inst|count_errase[17]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.264      ;
; 1.001 ; CIC_SRAM_controller:inst|count_errase[1]          ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.267      ;
; 1.003 ; CIC_SRAM_controller:inst|count_errase[17]         ; CIC_SRAM_controller:inst|count_errase[19]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.269      ;
; 1.058 ; Sram_CIC_3:inst1|state.fin                        ; CIC_SRAM_controller:inst|state.trigger_wait       ; Sram_CIC_3:inst1|clk_int        ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.141      ; 1.405      ;
; 1.103 ; CIC_SRAM_controller:inst|count_errase[6]          ; CIC_SRAM_controller:inst|count_errase[8]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.369      ;
; 1.104 ; CIC_SRAM_controller:inst|count_errase[2]          ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.370      ;
; 1.104 ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|count_errase[6]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.370      ;
; 1.104 ; CIC_SRAM_controller:inst|count_errase[16]         ; CIC_SRAM_controller:inst|count_errase[18]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.370      ;
; 1.108 ; CIC_SRAM_controller:inst|count_errase[6]          ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.374      ;
; 1.109 ; CIC_SRAM_controller:inst|count_errase[2]          ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.375      ;
; 1.109 ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.375      ;
; 1.109 ; CIC_SRAM_controller:inst|count_errase[16]         ; CIC_SRAM_controller:inst|count_errase[19]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.375      ;
; 1.112 ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|count_errase[12]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.085      ; 1.383      ;
; 1.114 ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|count_errase[6]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.380      ;
; 1.117 ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.085      ; 1.388      ;
; 1.118 ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|count_errase[16]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.384      ;
; 1.118 ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|count_errase[8]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.384      ;
; 1.119 ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.385      ;
; 1.119 ; CIC_SRAM_controller:inst|count_errase[15]         ; CIC_SRAM_controller:inst|count_errase[18]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.385      ;
; 1.119 ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.385      ;
; 1.122 ; CIC_SRAM_controller:inst|count_errase[1]          ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.388      ;
; 1.123 ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|count_errase[17]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.389      ;
; 1.123 ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.389      ;
; 1.124 ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.390      ;
; 1.124 ; CIC_SRAM_controller:inst|count_errase[15]         ; CIC_SRAM_controller:inst|count_errase[19]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.390      ;
; 1.127 ; CIC_SRAM_controller:inst|count_errase[1]          ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.393      ;
; 1.135 ; Sram_CIC_3:inst1|state.fin                        ; CIC_SRAM_controller:inst|state.escritura          ; Sram_CIC_3:inst1|clk_int        ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.144      ; 1.485      ;
; 1.156 ; Sram_CIC_3:inst1|state.fin                        ; CIC_SRAM_controller:inst|state.lectura            ; Sram_CIC_3:inst1|clk_int        ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.144      ; 1.506      ;
; 1.158 ; CIC_SRAM_controller:inst|count_errase[12]         ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.424      ;
; 1.164 ; CIC_SRAM_controller:inst|count_errase[14]         ; CIC_SRAM_controller:inst|count_errase[15]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.430      ;
; 1.179 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller:inst|state.trigger_camara     ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.073      ; 1.438      ;
; 1.217 ; CIC_SRAM_controller:inst|state.wait_done          ; CIC_SRAM_controller:inst|state.wait_done          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.079      ; 1.482      ;
; 1.223 ; CIC_SRAM_controller:inst|count_errase[8]          ; CIC_SRAM_controller:inst|count_errase[12]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.085      ; 1.494      ;
; 1.228 ; CIC_SRAM_controller:inst|count_errase[8]          ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.085      ; 1.499      ;
; 1.230 ; CIC_SRAM_controller:inst|count_errase[2]          ; CIC_SRAM_controller:inst|count_errase[6]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.496      ;
; 1.230 ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|count_errase[8]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.496      ;
; 1.235 ; CIC_SRAM_controller:inst|count_errase[2]          ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.501      ;
; 1.235 ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.501      ;
; 1.238 ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|count_errase[14]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.085      ; 1.509      ;
; 1.238 ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|count_errase[12]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.085      ; 1.509      ;
; 1.240 ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|count_errase[8]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.506      ;
; 1.243 ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|count_errase[15]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.085      ; 1.514      ;
; 1.243 ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.085      ; 1.514      ;
; 1.244 ; CIC_SRAM_controller:inst|count_errase[10]         ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.510      ;
; 1.244 ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|count_errase[18]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.510      ;
; 1.245 ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|count_errase[6]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.511      ;
; 1.245 ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.511      ;
; 1.248 ; CIC_SRAM_controller:inst|count_errase[1]          ; CIC_SRAM_controller:inst|count_errase[6]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.514      ;
; 1.249 ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|count_errase[19]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.515      ;
; 1.250 ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.080      ; 1.516      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Sram_CIC_3:inst1|clk_int'                                                                                                                               ;
+-------+---------------------------------------+---------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.404 ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_CIC_3:inst1|state.fin            ; Sram_CIC_3:inst1|state.fin            ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; Sram_CIC_3:inst1|state.idle           ; Sram_CIC_3:inst1|state.idle           ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.078      ; 0.669      ;
; 0.658 ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 0.923      ;
; 0.659 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 0.924      ;
; 0.660 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 0.925      ;
; 0.661 ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 0.926      ;
; 0.662 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 0.927      ;
; 0.664 ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 0.929      ;
; 0.822 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.087      ;
; 0.823 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.088      ;
; 0.824 ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.089      ;
; 0.845 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.110      ;
; 0.853 ; Sram_CIC_3:inst1|state.escritura      ; Sram_CIC_3:inst1|state.espero_proximo ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.119      ;
; 0.856 ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.123      ;
; 0.975 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.240      ;
; 0.976 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.241      ;
; 0.977 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.242      ;
; 0.977 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.242      ;
; 0.978 ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.243      ;
; 0.989 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.254      ;
; 0.991 ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.256      ;
; 0.994 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.259      ;
; 0.996 ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.261      ;
; 1.052 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.317      ;
; 1.068 ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.333      ;
; 1.093 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.362      ;
; 1.096 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.361      ;
; 1.097 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.362      ;
; 1.097 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.362      ;
; 1.097 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.362      ;
; 1.097 ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.362      ;
; 1.098 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.363      ;
; 1.098 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.367      ;
; 1.098 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.363      ;
; 1.101 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.366      ;
; 1.102 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.367      ;
; 1.102 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.367      ;
; 1.102 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.367      ;
; 1.102 ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.367      ;
; 1.103 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.368      ;
; 1.103 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.368      ;
; 1.104 ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.369      ;
; 1.115 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.380      ;
; 1.120 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.385      ;
; 1.143 ; Sram_CIC_3:inst1|state.espero_proximo ; Sram_CIC_3:inst1|state.escritura      ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.078      ; 1.407      ;
; 1.149 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.414      ;
; 1.150 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.415      ;
; 1.154 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.419      ;
; 1.155 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.420      ;
; 1.155 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.420      ;
; 1.160 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.425      ;
; 1.168 ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.435      ;
; 1.174 ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.441      ;
; 1.219 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.488      ;
; 1.219 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.488      ;
; 1.222 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.487      ;
; 1.223 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.488      ;
; 1.223 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.488      ;
; 1.224 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.489      ;
; 1.224 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.493      ;
; 1.224 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.493      ;
; 1.224 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.489      ;
; 1.227 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.492      ;
; 1.228 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.493      ;
; 1.228 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.493      ;
; 1.229 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.494      ;
; 1.229 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.494      ;
; 1.239 ; Sram_CIC_3:inst1|state.espero_proximo ; Sram_CIC_3:inst1|state.espero_proximo ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.504      ;
; 1.241 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.506      ;
; 1.246 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.511      ;
; 1.272 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.541      ;
; 1.275 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.540      ;
; 1.277 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.546      ;
; 1.280 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.545      ;
; 1.281 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.546      ;
; 1.286 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.551      ;
; 1.294 ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.561      ;
; 1.300 ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.567      ;
; 1.345 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.614      ;
; 1.345 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.614      ;
; 1.345 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.614      ;
; 1.348 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.613      ;
; 1.349 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.614      ;
; 1.350 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.619      ;
; 1.350 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.619      ;
; 1.350 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.619      ;
; 1.350 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.615      ;
; 1.353 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.618      ;
; 1.354 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.619      ;
; 1.355 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.620      ;
+-------+---------------------------------------+---------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Pix_clk'                                                                                                                                             ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.668 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.103      ; 0.957      ;
; 0.692 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.921      ;
; 0.696 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.925      ;
; 0.698 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.927      ;
; 0.699 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.928      ;
; 0.700 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.929      ;
; 0.700 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.929      ;
; 0.703 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.932      ;
; 0.704 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.933      ;
; 0.705 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.934      ;
; 0.705 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.934      ;
; 0.706 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.935      ;
; 0.708 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.937      ;
; 0.715 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.944      ;
; 0.719 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.948      ;
; 0.720 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.949      ;
; 0.721 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.950      ;
; 0.727 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.956      ;
; 0.867 ; Capture_Input_Controller:inst4|pix_count_int[20] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 1.096      ;
; 0.870 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.183      ; 1.239      ;
; 0.886 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 1.115      ;
; 0.890 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.183      ; 1.259      ;
; 0.981 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.103      ; 1.270      ;
; 0.986 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.103      ; 1.275      ;
; 0.991 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.183      ; 1.360      ;
; 0.996 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.183      ; 1.365      ;
; 1.010 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.247      ;
; 1.011 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.247      ;
; 1.011 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.183      ; 1.380      ;
; 1.013 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.249      ;
; 1.014 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.250      ;
; 1.015 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.252      ;
; 1.016 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.183      ; 1.385      ;
; 1.018 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.254      ;
; 1.018 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.255      ;
; 1.019 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.183      ; 1.388      ;
; 1.020 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.257      ;
; 1.023 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.259      ;
; 1.023 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.183      ; 1.392      ;
; 1.023 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.260      ;
; 1.024 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.261      ;
; 1.025 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.261      ;
; 1.026 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.262      ;
; 1.026 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.262      ;
; 1.027 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.264      ;
; 1.028 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.264      ;
; 1.028 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.265      ;
; 1.029 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.266      ;
; 1.030 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.266      ;
; 1.031 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.267      ;
; 1.041 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.277      ;
; 1.043 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.058      ; 1.287      ;
; 1.046 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.282      ;
; 1.046 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.283      ;
; 1.051 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.288      ;
; 1.074 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 1.303      ;
; 1.107 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.103      ; 1.396      ;
; 1.112 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.103      ; 1.401      ;
; 1.117 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.183      ; 1.486      ;
; 1.122 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.183      ; 1.491      ;
; 1.130 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.183      ; 1.499      ;
; 1.131 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.368      ;
; 1.132 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.368      ;
; 1.134 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.370      ;
; 1.135 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.371      ;
; 1.136 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.373      ;
; 1.137 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.373      ;
; 1.137 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.183      ; 1.506      ;
; 1.139 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.375      ;
; 1.140 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.376      ;
; 1.140 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.183      ; 1.509      ;
; 1.141 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.378      ;
; 1.142 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.183      ; 1.511      ;
; 1.144 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.183      ; 1.513      ;
; 1.144 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.381      ;
; 1.145 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.183      ; 1.514      ;
; 1.147 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.383      ;
; 1.149 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.385      ;
; 1.149 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.183      ; 1.518      ;
; 1.149 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.386      ;
; 1.149 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.386      ;
; 1.150 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.387      ;
; 1.151 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.387      ;
; 1.152 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.388      ;
; 1.154 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.390      ;
; 1.155 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.392      ;
; 1.157 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.393      ;
; 1.165 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.183      ; 1.534      ;
; 1.167 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.403      ;
; 1.172 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.408      ;
; 1.172 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.409      ;
; 1.177 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.414      ;
; 1.195 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.432      ;
; 1.233 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.103      ; 1.522      ;
; 1.238 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.103      ; 1.527      ;
; 1.243 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.183      ; 1.612      ;
; 1.248 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.183      ; 1.617      ;
; 1.251 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.183      ; 1.620      ;
; 1.256 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.183      ; 1.625      ;
; 1.257 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.494      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Pix_clk'                                                                                                                                                           ;
+--------+------------------------------------------------+--------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                          ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+--------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -2.013 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; -0.039     ; 2.462      ;
; -1.969 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.005      ; 2.462      ;
; -1.969 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.005      ; 2.462      ;
; -1.969 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.005      ; 2.462      ;
; -1.969 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.005      ; 2.462      ;
; -1.969 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.005      ; 2.462      ;
; -1.969 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.005      ; 2.462      ;
; -1.969 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.005      ; 2.462      ;
; -1.969 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.005      ; 2.462      ;
; -1.969 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.005      ; 2.462      ;
; -1.969 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.005      ; 2.462      ;
; -1.612 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.068      ; 2.168      ;
; -1.612 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.068      ; 2.168      ;
; -1.612 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.068      ; 2.168      ;
; -1.612 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.068      ; 2.168      ;
; -1.612 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.068      ; 2.168      ;
; -1.612 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.068      ; 2.168      ;
; -1.612 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.068      ; 2.168      ;
; -1.612 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.068      ; 2.168      ;
; -1.612 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.068      ; 2.168      ;
; -1.612 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.068      ; 2.168      ;
+--------+------------------------------------------------+--------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Sram_CIC_3:inst1|clk_int'                                                                                                                                            ;
+--------+------------------------------------------------+---------------------------------------+---------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                               ; Launch Clock                    ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+---------------------------------------+---------------------------------+--------------------------+--------------+------------+------------+
; -1.635 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[0]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.146     ; 2.487      ;
; -1.590 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[1]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.144     ; 2.444      ;
; -1.590 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[2]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.144     ; 2.444      ;
; -1.590 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[3]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.144     ; 2.444      ;
; -1.590 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[4]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.144     ; 2.444      ;
; -1.590 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[5]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.144     ; 2.444      ;
; -1.590 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[6]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.144     ; 2.444      ;
; -1.590 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[7]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.144     ; 2.444      ;
; -1.590 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[8]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.144     ; 2.444      ;
; -1.590 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[9]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.144     ; 2.444      ;
; -1.565 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.fin            ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.137     ; 2.426      ;
; -1.565 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.escritura      ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.137     ; 2.426      ;
; -1.565 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[7]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.137     ; 2.426      ;
; -1.565 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[6]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.137     ; 2.426      ;
; -1.565 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[5]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.137     ; 2.426      ;
; -1.565 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[4]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.137     ; 2.426      ;
; -1.565 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[3]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.137     ; 2.426      ;
; -1.565 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[2]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.137     ; 2.426      ;
; -1.565 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[1]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.137     ; 2.426      ;
; -1.565 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[0]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.137     ; 2.426      ;
; -1.545 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.espero_proximo ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.136     ; 2.407      ;
; -1.275 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.idle           ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.141     ; 2.132      ;
; -1.122 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[10]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.140     ; 1.980      ;
; -1.122 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[11]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.140     ; 1.980      ;
; -1.122 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[12]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.140     ; 1.980      ;
; -1.122 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[13]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.140     ; 1.980      ;
; -1.122 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[14]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.140     ; 1.980      ;
; -1.122 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[15]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.140     ; 1.980      ;
; -1.122 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[16]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.140     ; 1.980      ;
; -1.122 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[17]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.140     ; 1.980      ;
; -1.122 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[18]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.140     ; 1.980      ;
; -1.122 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[19]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.140     ; 1.980      ;
+--------+------------------------------------------------+---------------------------------------+---------------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -1.546 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.323     ; 2.221      ;
; -1.546 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.323     ; 2.221      ;
; -1.406 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.320     ; 2.084      ;
; -1.406 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.320     ; 2.084      ;
; -1.406 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.320     ; 2.084      ;
; -1.406 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.320     ; 2.084      ;
; -1.241 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.321     ; 1.918      ;
; -1.241 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.321     ; 1.918      ;
; -1.241 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.321     ; 1.918      ;
; -1.241 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.321     ; 1.918      ;
; -1.241 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.321     ; 1.918      ;
; -1.241 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.321     ; 1.918      ;
; -1.241 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.321     ; 1.918      ;
; -1.241 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.321     ; 1.918      ;
; -1.241 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.321     ; 1.918      ;
; -1.119 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.322     ; 1.795      ;
; -1.119 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.322     ; 1.795      ;
; -1.119 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.322     ; 1.795      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Clk_50'                                                                                                                                 ;
+--------+--------------------------------------------+---------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                   ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------+---------------------------------+-------------+--------------+------------+------------+
; -0.743 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[14]~en ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.039     ; 1.692      ;
; -0.743 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_LB_N      ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.039     ; 1.692      ;
; -0.743 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_UB_N      ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.039     ; 1.692      ;
; -0.493 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[0]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 1.440      ;
; -0.493 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[1]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 1.440      ;
; -0.493 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[2]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 1.440      ;
; -0.493 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[3]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 1.440      ;
; -0.493 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[4]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 1.440      ;
; -0.493 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[5]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 1.440      ;
; -0.493 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[6]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 1.440      ;
; -0.493 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[7]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 1.440      ;
; -0.493 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[8]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 1.440      ;
; -0.493 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 1.440      ;
; -0.493 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[10]~en ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 1.440      ;
; -0.493 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[11]~en ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 1.440      ;
; -0.493 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[12]~en ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 1.440      ;
; -0.493 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[13]~en ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 1.440      ;
; -0.493 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[15]~en ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 1.440      ;
+--------+--------------------------------------------+---------------------------+---------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.539 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.047      ; 1.584      ;
; -0.539 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.047      ; 1.584      ;
; -0.539 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.047      ; 1.584      ;
; -0.407 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 1.451      ;
; -0.407 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 1.451      ;
; -0.407 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 1.451      ;
; -0.407 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 1.451      ;
; -0.407 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 1.451      ;
; -0.407 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 1.451      ;
; -0.407 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 1.451      ;
; -0.407 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 1.451      ;
; -0.407 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 1.451      ;
; -0.407 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 1.451      ;
; -0.407 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 1.451      ;
; -0.407 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.046      ; 1.451      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.782 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.322      ; 1.310      ;
; 0.782 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.322      ; 1.310      ;
; 0.782 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.322      ; 1.310      ;
; 0.782 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.322      ; 1.310      ;
; 0.782 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.322      ; 1.310      ;
; 0.782 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.322      ; 1.310      ;
; 0.782 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.322      ; 1.310      ;
; 0.782 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.322      ; 1.310      ;
; 0.782 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.322      ; 1.310      ;
; 0.782 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.322      ; 1.310      ;
; 0.782 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.322      ; 1.310      ;
; 0.782 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.322      ; 1.310      ;
; 0.940 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.323      ; 1.469      ;
; 0.940 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.323      ; 1.469      ;
; 0.940 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.323      ; 1.469      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Clk_50'                                                                                                                                 ;
+-------+--------------------------------------------+---------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                   ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------+---------------------------------+-------------+--------------+------------+------------+
; 0.879 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[0]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.207      ; 1.302      ;
; 0.879 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[1]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.207      ; 1.302      ;
; 0.879 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[2]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.207      ; 1.302      ;
; 0.879 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[3]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.207      ; 1.302      ;
; 0.879 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[4]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.207      ; 1.302      ;
; 0.879 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[5]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.207      ; 1.302      ;
; 0.879 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[6]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.207      ; 1.302      ;
; 0.879 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[7]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.207      ; 1.302      ;
; 0.879 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[8]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.207      ; 1.302      ;
; 0.879 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.207      ; 1.302      ;
; 0.879 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[10]~en ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.207      ; 1.302      ;
; 0.879 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[11]~en ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.207      ; 1.302      ;
; 0.879 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[12]~en ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.207      ; 1.302      ;
; 0.879 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[13]~en ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.207      ; 1.302      ;
; 0.879 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[15]~en ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.207      ; 1.302      ;
; 1.120 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[14]~en ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.209      ; 1.545      ;
; 1.120 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_LB_N      ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.209      ; 1.545      ;
; 1.120 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_UB_N      ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.209      ; 1.545      ;
+-------+--------------------------------------------+---------------------------+---------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Sram_CIC_3:inst1|clk_int'                                                                                                                                            ;
+-------+------------------------------------------------+---------------------------------------+---------------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                               ; Launch Clock                    ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+---------------------------------------+---------------------------------+--------------------------+--------------+------------+------------+
; 1.447 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[10]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.136      ; 1.789      ;
; 1.447 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[11]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.136      ; 1.789      ;
; 1.447 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[12]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.136      ; 1.789      ;
; 1.447 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[13]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.136      ; 1.789      ;
; 1.447 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[14]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.136      ; 1.789      ;
; 1.447 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[15]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.136      ; 1.789      ;
; 1.447 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[16]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.136      ; 1.789      ;
; 1.447 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[17]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.136      ; 1.789      ;
; 1.447 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[18]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.136      ; 1.789      ;
; 1.447 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[19]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.136      ; 1.789      ;
; 1.613 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.idle           ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.134      ; 1.953      ;
; 1.889 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.espero_proximo ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.140      ; 2.235      ;
; 1.904 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.fin            ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.139      ; 2.249      ;
; 1.904 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.escritura      ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.139      ; 2.249      ;
; 1.904 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[7]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.139      ; 2.249      ;
; 1.904 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[6]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.139      ; 2.249      ;
; 1.904 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[5]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.139      ; 2.249      ;
; 1.904 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[4]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.139      ; 2.249      ;
; 1.904 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[3]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.139      ; 2.249      ;
; 1.904 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[2]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.139      ; 2.249      ;
; 1.904 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[1]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.139      ; 2.249      ;
; 1.904 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[0]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.139      ; 2.249      ;
; 1.915 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[1]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.132      ; 2.253      ;
; 1.915 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[2]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.132      ; 2.253      ;
; 1.915 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[3]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.132      ; 2.253      ;
; 1.915 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[4]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.132      ; 2.253      ;
; 1.915 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[5]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.132      ; 2.253      ;
; 1.915 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[6]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.132      ; 2.253      ;
; 1.915 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[7]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.132      ; 2.253      ;
; 1.915 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[8]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.132      ; 2.253      ;
; 1.915 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[9]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.132      ; 2.253      ;
; 1.965 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[0]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.130      ; 2.301      ;
+-------+------------------------------------------------+---------------------------------------+---------------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 1.479 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.046     ; 1.639      ;
; 1.479 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.046     ; 1.639      ;
; 1.479 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.046     ; 1.639      ;
; 1.630 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.045     ; 1.791      ;
; 1.630 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.045     ; 1.791      ;
; 1.630 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.045     ; 1.791      ;
; 1.630 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.045     ; 1.791      ;
; 1.630 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.045     ; 1.791      ;
; 1.630 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.045     ; 1.791      ;
; 1.630 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.045     ; 1.791      ;
; 1.630 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.045     ; 1.791      ;
; 1.630 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.045     ; 1.791      ;
; 1.811 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.045     ; 1.972      ;
; 1.811 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.045     ; 1.972      ;
; 1.811 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.045     ; 1.972      ;
; 1.811 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.045     ; 1.972      ;
; 1.932 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.047     ; 2.091      ;
; 1.932 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.047     ; 2.091      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Pix_clk'                                                                                                                                                           ;
+-------+------------------------------------------------+--------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                          ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+--------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; 1.942 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.326      ; 1.984      ;
; 1.942 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.326      ; 1.984      ;
; 1.942 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.326      ; 1.984      ;
; 1.942 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.326      ; 1.984      ;
; 1.942 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.326      ; 1.984      ;
; 1.942 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.326      ; 1.984      ;
; 1.942 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.326      ; 1.984      ;
; 1.942 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.326      ; 1.984      ;
; 1.942 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.326      ; 1.984      ;
; 1.942 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.326      ; 1.984      ;
; 2.310 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.260      ; 2.286      ;
; 2.310 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.260      ; 2.286      ;
; 2.310 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.260      ; 2.286      ;
; 2.310 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.260      ; 2.286      ;
; 2.310 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.260      ; 2.286      ;
; 2.310 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.260      ; 2.286      ;
; 2.310 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.260      ; 2.286      ;
; 2.310 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.260      ; 2.286      ;
; 2.310 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.260      ; 2.286      ;
; 2.310 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.260      ; 2.286      ;
; 2.355 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.215      ; 2.286      ;
+-------+------------------------------------------------+--------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                             ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                     ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; 265.39 MHz ; 265.39 MHz      ; divisor:inst2|clk_int                                          ;                                                               ;
; 280.5 MHz  ; 280.5 MHz       ; Sram_CIC_3:inst1|clk_int                                       ;                                                               ;
; 292.14 MHz ; 292.14 MHz      ; CIC_SRAM_controller:inst|clk_25                                ;                                                               ;
; 359.97 MHz ; 359.97 MHz      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ;                                                               ;
; 369.28 MHz ; 369.28 MHz      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ;                                                               ;
; 392.16 MHz ; 250.0 MHz       ; Pix_clk                                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
; 501.25 MHz ; 250.0 MHz       ; Clk_50                                                         ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Sram_CIC_3:inst1|clk_int                                       ; -4.512 ; -227.719      ;
; divisor:inst2|clk_int                                          ; -2.768 ; -12.734       ;
; Pix_clk                                                        ; -2.614 ; -66.924       ;
; CIC_SRAM_controller:inst|clk_25                                ; -2.423 ; -58.707       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.778 ; -24.167       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -1.708 ; -18.464       ;
; Clk_50                                                         ; -1.229 ; -53.902       ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                      ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Clk_50                                                         ; 0.348 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.353 ; 0.000         ;
; CIC_SRAM_controller:inst|clk_25                                ; 0.354 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.354 ; 0.000         ;
; divisor:inst2|clk_int                                          ; 0.354 ; 0.000         ;
; Sram_CIC_3:inst1|clk_int                                       ; 0.355 ; 0.000         ;
; Pix_clk                                                        ; 0.615 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                   ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Pix_clk                                                        ; -1.735 ; -32.405       ;
; Sram_CIC_3:inst1|clk_int                                       ; -1.370 ; -37.977       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.317 ; -19.474       ;
; Clk_50                                                         ; -0.539 ; -6.342        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -0.384 ; -4.080        ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                   ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.691 ; 0.000         ;
; Clk_50                                                         ; 0.771 ; 0.000         ;
; Sram_CIC_3:inst1|clk_int                                       ; 1.310 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.362 ; 0.000         ;
; Pix_clk                                                        ; 1.781 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Clk_50                                                         ; -3.000 ; -92.950       ;
; Pix_clk                                                        ; -3.000 ; -40.265       ;
; Sram_CIC_3:inst1|clk_int                                       ; -1.285 ; -68.105       ;
; CIC_SRAM_controller:inst|clk_25                                ; -1.285 ; -39.835       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -1.285 ; -30.840       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.285 ; -25.700       ;
; divisor:inst2|clk_int                                          ; -1.285 ; -14.135       ;
+----------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Sram_CIC_3:inst1|clk_int'                                                                                                                        ;
+--------+-------------------------------------------------+---------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                         ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+---------------------------------+--------------+--------------------------+--------------+------------+------------+
; -4.512 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|data_reg[0]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.262     ; 4.739      ;
; -4.512 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|data_reg[1]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.262     ; 4.739      ;
; -4.512 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|data_reg[2]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.262     ; 4.739      ;
; -4.512 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|data_reg[3]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.262     ; 4.739      ;
; -4.512 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|data_reg[4]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.262     ; 4.739      ;
; -4.512 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|data_reg[5]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.262     ; 4.739      ;
; -4.512 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|data_reg[6]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.262     ; 4.739      ;
; -4.512 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|data_reg[7]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.262     ; 4.739      ;
; -4.509 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|data_reg[0]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.262     ; 4.736      ;
; -4.509 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|data_reg[1]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.262     ; 4.736      ;
; -4.509 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|data_reg[2]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.262     ; 4.736      ;
; -4.509 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|data_reg[3]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.262     ; 4.736      ;
; -4.509 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|data_reg[4]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.262     ; 4.736      ;
; -4.509 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|data_reg[5]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.262     ; 4.736      ;
; -4.509 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|data_reg[6]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.262     ; 4.736      ;
; -4.509 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|data_reg[7]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.262     ; 4.736      ;
; -4.485 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|data_reg[0]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.224     ; 4.750      ;
; -4.485 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|data_reg[1]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.224     ; 4.750      ;
; -4.485 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|data_reg[2]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.224     ; 4.750      ;
; -4.485 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|data_reg[3]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.224     ; 4.750      ;
; -4.485 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|data_reg[4]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.224     ; 4.750      ;
; -4.485 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|data_reg[5]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.224     ; 4.750      ;
; -4.485 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|data_reg[6]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.224     ; 4.750      ;
; -4.485 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|data_reg[7]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.224     ; 4.750      ;
; -4.481 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|add_count[1]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.269     ; 4.701      ;
; -4.481 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|add_count[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.269     ; 4.701      ;
; -4.481 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|add_count[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.269     ; 4.701      ;
; -4.481 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|add_count[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.269     ; 4.701      ;
; -4.481 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|add_count[5]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.269     ; 4.701      ;
; -4.481 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|add_count[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.269     ; 4.701      ;
; -4.481 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|add_count[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.269     ; 4.701      ;
; -4.481 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|add_count[8]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.269     ; 4.701      ;
; -4.481 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|add_count[9]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.269     ; 4.701      ;
; -4.478 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|add_count[1]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.269     ; 4.698      ;
; -4.478 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|add_count[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.269     ; 4.698      ;
; -4.478 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|add_count[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.269     ; 4.698      ;
; -4.478 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|add_count[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.269     ; 4.698      ;
; -4.478 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|add_count[5]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.269     ; 4.698      ;
; -4.478 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|add_count[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.269     ; 4.698      ;
; -4.478 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|add_count[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.269     ; 4.698      ;
; -4.478 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|add_count[8]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.269     ; 4.698      ;
; -4.478 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|add_count[9]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.269     ; 4.698      ;
; -4.454 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|add_count[1]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.231     ; 4.712      ;
; -4.454 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|add_count[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.231     ; 4.712      ;
; -4.454 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|add_count[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.231     ; 4.712      ;
; -4.454 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|add_count[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.231     ; 4.712      ;
; -4.454 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|add_count[5]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.231     ; 4.712      ;
; -4.454 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|add_count[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.231     ; 4.712      ;
; -4.454 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|add_count[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.231     ; 4.712      ;
; -4.454 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|add_count[8]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.231     ; 4.712      ;
; -4.454 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|add_count[9]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.231     ; 4.712      ;
; -4.447 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[4]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.676      ;
; -4.447 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[5]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.676      ;
; -4.447 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[6]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.676      ;
; -4.447 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[7]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.676      ;
; -4.447 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[2]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.676      ;
; -4.447 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[3]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.676      ;
; -4.447 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[0]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.676      ;
; -4.447 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[1]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.676      ;
; -4.445 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[16] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.674      ;
; -4.445 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[12] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.674      ;
; -4.445 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[13] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.674      ;
; -4.445 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[14] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.674      ;
; -4.445 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[15] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.674      ;
; -4.445 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[8]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.674      ;
; -4.445 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[9]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.674      ;
; -4.445 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[10] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.674      ;
; -4.445 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[11] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.674      ;
; -4.445 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[17] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.674      ;
; -4.445 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[20] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.674      ;
; -4.445 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[18] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.674      ;
; -4.445 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Sram_CIC_3:inst1|pix_previo[19] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.674      ;
; -4.444 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[4]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.673      ;
; -4.444 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[5]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.673      ;
; -4.444 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[6]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.673      ;
; -4.444 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[7]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.673      ;
; -4.444 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[2]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.673      ;
; -4.444 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[3]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.673      ;
; -4.444 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[0]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.673      ;
; -4.444 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[1]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.673      ;
; -4.442 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[16] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.671      ;
; -4.442 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[12] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.671      ;
; -4.442 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[13] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.671      ;
; -4.442 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[14] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.671      ;
; -4.442 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[15] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.671      ;
; -4.442 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[8]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.671      ;
; -4.442 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[9]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.671      ;
; -4.442 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[10] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.671      ;
; -4.442 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[11] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.671      ;
; -4.442 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[17] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.671      ;
; -4.442 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[20] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.671      ;
; -4.442 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[18] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.671      ;
; -4.442 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Sram_CIC_3:inst1|pix_previo[19] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.260     ; 4.671      ;
; -4.420 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|pix_previo[4]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.222     ; 4.687      ;
; -4.420 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|pix_previo[5]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.222     ; 4.687      ;
; -4.420 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|pix_previo[6]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.222     ; 4.687      ;
; -4.420 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|pix_previo[7]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.222     ; 4.687      ;
; -4.420 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|pix_previo[2]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.222     ; 4.687      ;
; -4.420 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|pix_previo[3]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.222     ; 4.687      ;
; -4.420 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Sram_CIC_3:inst1|pix_previo[0]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.222     ; 4.687      ;
+--------+-------------------------------------------------+---------------------------------+--------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -2.768 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.695      ;
; -2.768 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.695      ;
; -2.670 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 3.598      ;
; -2.534 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.461      ;
; -2.527 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.454      ;
; -2.462 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.389      ;
; -2.445 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.372      ;
; -2.329 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.256      ;
; -2.019 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.946      ;
; -1.985 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.912      ;
; -1.457 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.384      ;
; -1.456 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.383      ;
; -1.456 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.383      ;
; -1.448 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.375      ;
; -1.448 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.375      ;
; -1.447 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.374      ;
; -1.214 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.141      ;
; -1.214 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.141      ;
; -1.213 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.140      ;
; -1.131 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.500        ; 2.555      ; 4.398      ;
; -1.111 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.038      ;
; -1.110 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.037      ;
; -1.108 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.035      ;
; -1.031 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.500        ; 2.556      ; 4.299      ;
; -0.914 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 1.842      ;
; -0.741 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 1.669      ;
; -0.739 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.666      ;
; -0.713 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.640      ;
; -0.696 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.623      ;
; -0.690 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.617      ;
; -0.672 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 1.000        ; 2.555      ; 4.439      ;
; -0.660 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 1.000        ; 2.556      ; 4.428      ;
; -0.660 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.587      ;
; -0.641 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.568      ;
; -0.633 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.560      ;
; -0.624 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.551      ;
; -0.603 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.530      ;
; -0.602 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.529      ;
; -0.600 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.527      ;
; -0.547 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.474      ;
; -0.451 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 1.379      ;
; -0.448 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.375      ;
; -0.110 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.037      ;
; -0.082 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.009      ;
; -0.077 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.004      ;
; -0.053 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 0.980      ;
; 0.037  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 0.891      ;
; 0.244  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 0.683      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Pix_clk'                                                                                                                                                               ;
+--------+------------------------------------------------+--------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                          ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+--------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -2.614 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.081      ; 3.184      ;
; -2.614 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.081      ; 3.184      ;
; -2.614 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.081      ; 3.184      ;
; -2.614 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.081      ; 3.184      ;
; -2.614 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.081      ; 3.184      ;
; -2.614 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.081      ; 3.184      ;
; -2.614 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.081      ; 3.184      ;
; -2.614 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.081      ; 3.184      ;
; -2.511 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.093      ; 3.093      ;
; -2.511 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.093      ; 3.093      ;
; -2.511 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.093      ; 3.093      ;
; -2.511 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.093      ; 3.093      ;
; -2.511 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.093      ; 3.093      ;
; -2.511 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.093      ; 3.093      ;
; -2.511 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.093      ; 3.093      ;
; -2.511 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.093      ; 3.093      ;
; -2.374 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.024      ; 2.887      ;
; -2.374 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.024      ; 2.887      ;
; -2.374 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.024      ; 2.887      ;
; -2.374 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.024      ; 2.887      ;
; -2.374 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.024      ; 2.887      ;
; -2.374 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.024      ; 2.887      ;
; -2.374 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.024      ; 2.887      ;
; -2.374 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.024      ; 2.887      ;
; -2.374 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.024      ; 2.887      ;
; -2.374 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.024      ; 2.887      ;
; -2.315 ; CIC_SRAM_controller:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.099      ; 2.903      ;
; -2.315 ; CIC_SRAM_controller:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.099      ; 2.903      ;
; -2.315 ; CIC_SRAM_controller:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.099      ; 2.903      ;
; -2.315 ; CIC_SRAM_controller:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.099      ; 2.903      ;
; -2.315 ; CIC_SRAM_controller:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.099      ; 2.903      ;
; -2.315 ; CIC_SRAM_controller:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.099      ; 2.903      ;
; -2.315 ; CIC_SRAM_controller:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.099      ; 2.903      ;
; -2.315 ; CIC_SRAM_controller:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.099      ; 2.903      ;
; -2.298 ; CIC_SRAM_controller:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.085      ; 2.872      ;
; -2.298 ; CIC_SRAM_controller:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.085      ; 2.872      ;
; -2.298 ; CIC_SRAM_controller:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.085      ; 2.872      ;
; -2.298 ; CIC_SRAM_controller:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.085      ; 2.872      ;
; -2.298 ; CIC_SRAM_controller:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.085      ; 2.872      ;
; -2.298 ; CIC_SRAM_controller:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.085      ; 2.872      ;
; -2.298 ; CIC_SRAM_controller:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.085      ; 2.872      ;
; -2.298 ; CIC_SRAM_controller:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.085      ; 2.872      ;
; -2.197 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.036      ; 2.722      ;
; -2.197 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.036      ; 2.722      ;
; -2.197 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.036      ; 2.722      ;
; -2.197 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.036      ; 2.722      ;
; -2.197 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.036      ; 2.722      ;
; -2.197 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.036      ; 2.722      ;
; -2.197 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.036      ; 2.722      ;
; -2.197 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.036      ; 2.722      ;
; -2.197 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.036      ; 2.722      ;
; -2.197 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.036      ; 2.722      ;
; -2.156 ; CIC_SRAM_controller:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.028      ; 2.673      ;
; -2.156 ; CIC_SRAM_controller:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.028      ; 2.673      ;
; -2.156 ; CIC_SRAM_controller:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.028      ; 2.673      ;
; -2.156 ; CIC_SRAM_controller:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.028      ; 2.673      ;
; -2.156 ; CIC_SRAM_controller:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.028      ; 2.673      ;
; -2.156 ; CIC_SRAM_controller:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.028      ; 2.673      ;
; -2.156 ; CIC_SRAM_controller:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.028      ; 2.673      ;
; -2.156 ; CIC_SRAM_controller:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.028      ; 2.673      ;
; -2.156 ; CIC_SRAM_controller:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.028      ; 2.673      ;
; -2.156 ; CIC_SRAM_controller:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.028      ; 2.673      ;
; -2.154 ; CIC_SRAM_controller:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.042      ; 2.685      ;
; -2.154 ; CIC_SRAM_controller:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.042      ; 2.685      ;
; -2.154 ; CIC_SRAM_controller:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.042      ; 2.685      ;
; -2.154 ; CIC_SRAM_controller:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.042      ; 2.685      ;
; -2.154 ; CIC_SRAM_controller:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.042      ; 2.685      ;
; -2.154 ; CIC_SRAM_controller:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.042      ; 2.685      ;
; -2.154 ; CIC_SRAM_controller:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.042      ; 2.685      ;
; -2.154 ; CIC_SRAM_controller:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.042      ; 2.685      ;
; -2.154 ; CIC_SRAM_controller:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.042      ; 2.685      ;
; -2.154 ; CIC_SRAM_controller:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.042      ; 2.685      ;
; -2.122 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; -0.013     ; 2.598      ;
; -2.015 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.087      ; 2.591      ;
; -2.015 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.087      ; 2.591      ;
; -2.015 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.087      ; 2.591      ;
; -2.015 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.087      ; 2.591      ;
; -2.015 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.087      ; 2.591      ;
; -2.015 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.087      ; 2.591      ;
; -2.015 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.087      ; 2.591      ;
; -2.015 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.087      ; 2.591      ;
; -2.015 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.087      ; 2.591      ;
; -2.015 ; CIC_SRAM_controller:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.087      ; 2.591      ;
; -2.013 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; -0.001     ; 2.501      ;
; -1.924 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.093      ; 2.506      ;
; -1.924 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.093      ; 2.506      ;
; -1.924 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.093      ; 2.506      ;
; -1.924 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.093      ; 2.506      ;
; -1.924 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.093      ; 2.506      ;
; -1.924 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.093      ; 2.506      ;
; -1.924 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.093      ; 2.506      ;
; -1.924 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.093      ; 2.506      ;
; -1.838 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.099      ; 2.426      ;
; -1.838 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.099      ; 2.426      ;
; -1.838 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.099      ; 2.426      ;
; -1.838 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.099      ; 2.426      ;
; -1.838 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.099      ; 2.426      ;
; -1.838 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.099      ; 2.426      ;
; -1.838 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.099      ; 2.426      ;
; -1.838 ; CIC_SRAM_controller:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.099      ; 2.426      ;
+--------+------------------------------------------------+--------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CIC_SRAM_controller:inst|clk_25'                                                                                                                                               ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -2.423 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.351      ;
; -2.423 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.351      ;
; -2.423 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[18] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.351      ;
; -2.423 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.351      ;
; -2.423 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.351      ;
; -2.423 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.351      ;
; -2.423 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.351      ;
; -2.423 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.351      ;
; -2.421 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.349      ;
; -2.421 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.349      ;
; -2.421 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[18] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.349      ;
; -2.421 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.349      ;
; -2.421 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.349      ;
; -2.421 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.349      ;
; -2.421 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.349      ;
; -2.421 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.349      ;
; -2.332 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.260      ;
; -2.332 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.260      ;
; -2.332 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[18] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.260      ;
; -2.332 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.260      ;
; -2.332 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.260      ;
; -2.332 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.260      ;
; -2.332 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.260      ;
; -2.332 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.260      ;
; -2.314 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.238      ;
; -2.314 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[2]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.238      ;
; -2.314 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[3]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.238      ;
; -2.314 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[4]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.238      ;
; -2.314 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[5]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.238      ;
; -2.314 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[6]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.238      ;
; -2.314 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[7]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.238      ;
; -2.314 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[8]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.238      ;
; -2.314 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[9]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.238      ;
; -2.314 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[10] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.238      ;
; -2.314 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[11] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.238      ;
; -2.312 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.240      ;
; -2.312 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.240      ;
; -2.312 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[18] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.240      ;
; -2.312 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.240      ;
; -2.312 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.240      ;
; -2.312 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.240      ;
; -2.312 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.240      ;
; -2.312 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.240      ;
; -2.312 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.236      ;
; -2.312 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[2]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.236      ;
; -2.312 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[3]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.236      ;
; -2.312 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[4]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.236      ;
; -2.312 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[5]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.236      ;
; -2.312 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[6]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.236      ;
; -2.312 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[7]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.236      ;
; -2.312 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[8]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.236      ;
; -2.312 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[9]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.236      ;
; -2.312 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[10] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.236      ;
; -2.312 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[11] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.075     ; 3.236      ;
; -2.297 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.225      ;
; -2.297 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.225      ;
; -2.297 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[18] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.225      ;
; -2.297 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.225      ;
; -2.297 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.225      ;
; -2.297 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.225      ;
; -2.297 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.225      ;
; -2.297 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.071     ; 3.225      ;
; -2.280 ; CIC_SRAM_controller:inst|count_errase[3]  ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.211      ;
; -2.280 ; CIC_SRAM_controller:inst|count_errase[3]  ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.211      ;
; -2.280 ; CIC_SRAM_controller:inst|count_errase[3]  ; CIC_SRAM_controller:inst|count_errase[18] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.211      ;
; -2.280 ; CIC_SRAM_controller:inst|count_errase[3]  ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.211      ;
; -2.280 ; CIC_SRAM_controller:inst|count_errase[3]  ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.211      ;
; -2.280 ; CIC_SRAM_controller:inst|count_errase[3]  ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.211      ;
; -2.280 ; CIC_SRAM_controller:inst|count_errase[3]  ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.211      ;
; -2.280 ; CIC_SRAM_controller:inst|count_errase[3]  ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.211      ;
; -2.256 ; CIC_SRAM_controller:inst|count_errase[0]  ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.187      ;
; -2.256 ; CIC_SRAM_controller:inst|count_errase[0]  ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.187      ;
; -2.256 ; CIC_SRAM_controller:inst|count_errase[0]  ; CIC_SRAM_controller:inst|count_errase[18] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.187      ;
; -2.256 ; CIC_SRAM_controller:inst|count_errase[0]  ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.187      ;
; -2.256 ; CIC_SRAM_controller:inst|count_errase[0]  ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.187      ;
; -2.256 ; CIC_SRAM_controller:inst|count_errase[0]  ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.187      ;
; -2.256 ; CIC_SRAM_controller:inst|count_errase[0]  ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.187      ;
; -2.256 ; CIC_SRAM_controller:inst|count_errase[0]  ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.187      ;
; -2.246 ; CIC_SRAM_controller:inst|count_errase[5]  ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.177      ;
; -2.246 ; CIC_SRAM_controller:inst|count_errase[5]  ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.177      ;
; -2.246 ; CIC_SRAM_controller:inst|count_errase[5]  ; CIC_SRAM_controller:inst|count_errase[18] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.177      ;
; -2.246 ; CIC_SRAM_controller:inst|count_errase[5]  ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.177      ;
; -2.246 ; CIC_SRAM_controller:inst|count_errase[5]  ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.177      ;
; -2.246 ; CIC_SRAM_controller:inst|count_errase[5]  ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.177      ;
; -2.246 ; CIC_SRAM_controller:inst|count_errase[5]  ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.177      ;
; -2.246 ; CIC_SRAM_controller:inst|count_errase[5]  ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.177      ;
; -2.245 ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.176      ;
; -2.245 ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.176      ;
; -2.245 ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|count_errase[18] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.176      ;
; -2.245 ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.176      ;
; -2.245 ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.176      ;
; -2.245 ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.176      ;
; -2.245 ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.176      ;
; -2.245 ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.176      ;
; -2.234 ; CIC_SRAM_controller:inst|count_errase[4]  ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.165      ;
; -2.234 ; CIC_SRAM_controller:inst|count_errase[4]  ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.165      ;
; -2.234 ; CIC_SRAM_controller:inst|count_errase[4]  ; CIC_SRAM_controller:inst|count_errase[18] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.165      ;
; -2.234 ; CIC_SRAM_controller:inst|count_errase[4]  ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.165      ;
; -2.234 ; CIC_SRAM_controller:inst|count_errase[4]  ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.165      ;
; -2.234 ; CIC_SRAM_controller:inst|count_errase[4]  ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.068     ; 3.165      ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -1.778 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 2.704      ;
; -1.778 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 2.704      ;
; -1.766 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 2.692      ;
; -1.766 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 2.692      ;
; -1.631 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.306     ; 2.324      ;
; -1.631 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.306     ; 2.324      ;
; -1.631 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.306     ; 2.324      ;
; -1.631 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.306     ; 2.324      ;
; -1.608 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 2.534      ;
; -1.608 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 2.534      ;
; -1.526 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 2.452      ;
; -1.526 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 2.452      ;
; -1.470 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.306     ; 2.163      ;
; -1.470 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.306     ; 2.163      ;
; -1.409 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 2.336      ;
; -1.409 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 2.336      ;
; -1.402 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.330      ;
; -1.402 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.330      ;
; -1.383 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.305     ; 2.077      ;
; -1.379 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.305     ; 2.073      ;
; -1.353 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.305     ; 2.047      ;
; -1.327 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.307     ; 2.019      ;
; -1.327 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.307     ; 2.019      ;
; -1.327 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.307     ; 2.019      ;
; -1.244 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.305     ; 1.938      ;
; -1.242 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.305     ; 1.936      ;
; -1.217 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.305     ; 1.911      ;
; -1.204 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.306     ; 1.897      ;
; -1.191 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.307     ; 1.883      ;
; -1.191 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.307     ; 1.883      ;
; -1.191 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.307     ; 1.883      ;
; -1.187 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 2.114      ;
; -1.187 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 2.114      ;
; -1.185 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.306     ; 1.878      ;
; -1.185 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.306     ; 1.878      ;
; -1.174 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 2.101      ;
; -1.174 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 2.101      ;
; -1.165 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.306     ; 1.858      ;
; -1.164 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.306     ; 1.857      ;
; -1.163 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.306     ; 1.856      ;
; -1.162 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.306     ; 1.855      ;
; -1.161 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.306     ; 1.854      ;
; -1.158 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.306     ; 1.851      ;
; -1.136 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.305     ; 1.830      ;
; -1.049 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.306     ; 1.742      ;
; -1.028 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.306     ; 1.721      ;
; -1.027 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.306     ; 1.720      ;
; -1.027 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.306     ; 1.720      ;
; -1.025 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.306     ; 1.718      ;
; -1.024 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.306     ; 1.717      ;
; -1.021 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.948      ;
; -1.021 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.306     ; 1.714      ;
; -1.020 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.306     ; 1.713      ;
; -1.005 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.306     ; 1.698      ;
; -0.967 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.305     ; 1.661      ;
; -0.893 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.821      ;
; -0.863 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.790      ;
; -0.856 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.783      ;
; -0.856 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.783      ;
; -0.853 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.780      ;
; -0.853 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.780      ;
; -0.851 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.778      ;
; -0.850 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.777      ;
; -0.848 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.775      ;
; -0.680 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.606      ;
; -0.677 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.605      ;
; -0.662 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.588      ;
; -0.650 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.308     ; 1.341      ;
; -0.640 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.568      ;
; -0.639 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.567      ;
; -0.637 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.565      ;
; -0.586 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.514      ;
; -0.546 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.473      ;
; -0.539 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.466      ;
; -0.539 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.466      ;
; -0.536 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.463      ;
; -0.536 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.463      ;
; -0.534 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.461      ;
; -0.533 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.460      ;
; -0.531 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.458      ;
; -0.504 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.432      ;
; -0.471 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 1.400      ;
; -0.447 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.373      ;
; -0.434 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.308     ; 1.125      ;
; -0.323 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.251      ;
; -0.322 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.250      ;
; -0.320 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.248      ;
; -0.288 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.214      ;
; -0.258 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.184      ;
; -0.208 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.136      ;
; -0.152 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.078      ;
; -0.140 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.067      ;
; -0.130 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.057      ;
; -0.118 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.045      ;
; -0.116 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.043      ;
; -0.088 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.014      ;
; 0.056  ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.872      ;
; 0.079  ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.847      ;
; 0.186  ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 0.741      ;
; 0.244  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 0.683      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                             ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -1.708 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 2.636      ;
; -1.708 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 2.636      ;
; -1.708 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 2.636      ;
; -1.708 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 2.636      ;
; -1.708 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 2.636      ;
; -1.604 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.059      ; 2.662      ;
; -1.604 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.059      ; 2.662      ;
; -1.604 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.059      ; 2.662      ;
; -1.604 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.059      ; 2.662      ;
; -1.604 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.059      ; 2.662      ;
; -1.587 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.059      ; 2.645      ;
; -1.587 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.059      ; 2.645      ;
; -1.587 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.059      ; 2.645      ;
; -1.587 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.059      ; 2.645      ;
; -1.587 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.059      ; 2.645      ;
; -1.565 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.061      ; 2.625      ;
; -1.565 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.061      ; 2.625      ;
; -1.565 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.061      ; 2.625      ;
; -1.565 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.061      ; 2.625      ;
; -1.565 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.061      ; 2.625      ;
; -1.529 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.056      ; 2.584      ;
; -1.512 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.056      ; 2.567      ;
; -1.496 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 2.424      ;
; -1.496 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 2.424      ;
; -1.496 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 2.424      ;
; -1.496 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 2.424      ;
; -1.496 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 2.424      ;
; -1.452 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.060      ; 2.511      ;
; -1.452 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.060      ; 2.511      ;
; -1.452 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.060      ; 2.511      ;
; -1.452 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.060      ; 2.511      ;
; -1.452 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.060      ; 2.511      ;
; -1.446 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.060      ; 2.505      ;
; -1.446 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.060      ; 2.505      ;
; -1.446 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.060      ; 2.505      ;
; -1.446 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.060      ; 2.505      ;
; -1.446 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.060      ; 2.505      ;
; -1.426 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.060      ; 2.485      ;
; -1.419 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.059      ; 2.477      ;
; -1.419 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.059      ; 2.477      ;
; -1.419 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.059      ; 2.477      ;
; -1.419 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.059      ; 2.477      ;
; -1.419 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.059      ; 2.477      ;
; -1.337 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.059      ; 2.395      ;
; -1.337 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.059      ; 2.395      ;
; -1.337 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.059      ; 2.395      ;
; -1.337 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.059      ; 2.395      ;
; -1.337 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.059      ; 2.395      ;
; -1.329 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.056      ; 2.384      ;
; -1.326 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.060      ; 2.385      ;
; -1.317 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.058      ; 2.374      ;
; -1.305 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.058      ; 2.362      ;
; -1.246 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.056      ; 2.301      ;
; -1.216 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.057      ; 2.272      ;
; -1.215 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.057      ; 2.271      ;
; -1.204 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.057      ; 2.260      ;
; -1.201 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.060      ; 2.260      ;
; -1.201 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.060      ; 2.260      ;
; -1.201 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.060      ; 2.260      ;
; -1.201 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.060      ; 2.260      ;
; -1.201 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.060      ; 2.260      ;
; -1.198 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.057      ; 2.254      ;
; -1.151 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.074     ; 2.076      ;
; -1.147 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.058      ; 2.204      ;
; -1.147 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.058      ; 2.204      ;
; -1.147 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.058      ; 2.204      ;
; -1.147 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.058      ; 2.204      ;
; -1.144 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.061      ; 2.204      ;
; -1.144 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.061      ; 2.204      ;
; -1.144 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.061      ; 2.204      ;
; -1.144 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.061      ; 2.204      ;
; -1.144 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.061      ; 2.204      ;
; -1.122 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.059      ; 2.180      ;
; -1.065 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.058      ; 2.122      ;
; -1.064 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.057      ; 2.120      ;
; -1.057 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.058      ; 2.114      ;
; -1.046 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.057      ; 2.102      ;
; -1.040 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.967      ;
; -1.021 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.058      ; 2.078      ;
; -1.015 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.057      ; 2.071      ;
; -0.964 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.057      ; 2.020      ;
; -0.939 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 1.865      ;
; -0.935 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.057      ; 1.991      ;
; -0.933 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.057      ; 1.989      ;
; -0.928 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.057      ; 1.984      ;
; -0.897 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.059      ; 1.955      ;
; -0.881 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 1.807      ;
; -0.881 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 1.807      ;
; -0.881 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 1.807      ;
; -0.837 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 1.763      ;
; -0.828 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.074     ; 1.753      ;
; -0.796 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.058      ; 1.853      ;
; -0.769 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.060      ; 1.828      ;
; -0.763 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.060      ; 1.822      ;
; -0.760 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.060      ; 1.819      ;
; -0.728 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.656      ;
; -0.726 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.058      ; 1.783      ;
; -0.702 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 1.628      ;
; -0.702 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 1.628      ;
; -0.702 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 1.628      ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clk_50'                                                                                                                                         ;
+--------+-----------------------------------------------+----------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                    ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+----------------------------+---------------------------------+-------------+--------------+------------+------------+
; -1.229 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[12]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.025     ; 2.193      ;
; -1.229 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[1]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.025     ; 2.193      ;
; -1.210 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[4]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.010     ; 2.189      ;
; -1.209 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[8]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.010     ; 2.188      ;
; -1.208 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[13]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.010     ; 2.187      ;
; -1.208 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[14]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.010     ; 2.187      ;
; -1.207 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[11]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.010     ; 2.186      ;
; -1.206 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[5]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.010     ; 2.185      ;
; -1.205 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[16]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.010     ; 2.184      ;
; -1.205 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[9]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.010     ; 2.184      ;
; -1.128 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[12]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.025     ; 2.092      ;
; -1.128 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[1]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.025     ; 2.092      ;
; -1.115 ; divisor:inst2|clk_int                         ; divisor:inst2|clk_int      ; divisor:inst2|clk_int           ; Clk_50      ; 0.500        ; 2.714      ; 4.531      ;
; -1.111 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[12]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.028     ; 2.072      ;
; -1.111 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[1]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.028     ; 2.072      ;
; -1.109 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[4]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.010     ; 2.088      ;
; -1.108 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[8]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.010     ; 2.087      ;
; -1.107 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[13]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.010     ; 2.086      ;
; -1.107 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[14]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.010     ; 2.086      ;
; -1.106 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[11]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.010     ; 2.085      ;
; -1.105 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[5]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.010     ; 2.084      ;
; -1.104 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[16]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.010     ; 2.083      ;
; -1.104 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[9]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.010     ; 2.083      ;
; -1.103 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[10]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.025     ; 2.067      ;
; -1.092 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[4]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.013     ; 2.068      ;
; -1.091 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[8]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.013     ; 2.067      ;
; -1.090 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[13]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.013     ; 2.066      ;
; -1.090 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[14]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.013     ; 2.066      ;
; -1.089 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[11]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.013     ; 2.065      ;
; -1.088 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[5]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.013     ; 2.064      ;
; -1.087 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[16]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.013     ; 2.063      ;
; -1.087 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[9]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.013     ; 2.063      ;
; -1.046 ; CIC_SRAM_controller:inst|count_errase[10]     ; sram:inst3|SRAM_ADDR[10]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.028     ; 2.007      ;
; -1.046 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[7]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.014     ; 2.021      ;
; -1.045 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[3]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.014     ; 2.020      ;
; -1.002 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[10]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.025     ; 1.966      ;
; -0.995 ; divisor:inst2|enable                          ; divisor:inst2|clk_int      ; Clk_50                          ; Clk_50      ; 1.000        ; -0.073     ; 1.921      ;
; -0.985 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[10]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.028     ; 1.946      ;
; -0.945 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[7]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.014     ; 1.920      ;
; -0.944 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[3]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.014     ; 1.919      ;
; -0.930 ; CIC_SRAM_controller:inst|count_errase[12]     ; sram:inst3|SRAM_ADDR[12]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.031     ; 1.888      ;
; -0.930 ; CIC_SRAM_controller:inst|count_errase[11]     ; sram:inst3|SRAM_ADDR[11]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.013     ; 1.906      ;
; -0.928 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[7]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.017     ; 1.900      ;
; -0.927 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_DQ[4]~reg0 ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.017     ; 1.899      ;
; -0.927 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[3]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.017     ; 1.899      ;
; -0.926 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_DQ[2]~reg0 ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.017     ; 1.898      ;
; -0.925 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_DQ[0]~reg0 ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.017     ; 1.897      ;
; -0.925 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_DQ[1]~reg0 ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.017     ; 1.897      ;
; -0.919 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_DQ[3]~reg0 ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.017     ; 1.891      ;
; -0.910 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[17]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.012     ; 1.887      ;
; -0.908 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[15]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.012     ; 1.885      ;
; -0.907 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[0]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.012     ; 1.884      ;
; -0.904 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[6]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.012     ; 1.881      ;
; -0.902 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[2]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.012     ; 1.879      ;
; -0.887 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[0]     ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.024     ; 1.852      ;
; -0.887 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[4]     ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.024     ; 1.852      ;
; -0.887 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[5]     ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.024     ; 1.852      ;
; -0.887 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[6]     ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.024     ; 1.852      ;
; -0.887 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[7]     ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.024     ; 1.852      ;
; -0.887 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[8]     ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.024     ; 1.852      ;
; -0.887 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[9]     ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.024     ; 1.852      ;
; -0.887 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[10]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.024     ; 1.852      ;
; -0.887 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[11]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.024     ; 1.852      ;
; -0.887 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[12]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.024     ; 1.852      ;
; -0.887 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[13]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.024     ; 1.852      ;
; -0.887 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[14]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.024     ; 1.852      ;
; -0.887 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[15]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.024     ; 1.852      ;
; -0.864 ; CIC_SRAM_controller:inst|count_errase[15]     ; sram:inst3|SRAM_ADDR[15]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.018     ; 1.835      ;
; -0.853 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[12]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.025     ; 1.817      ;
; -0.853 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[1]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.025     ; 1.817      ;
; -0.843 ; CIC_SRAM_controller:inst|count_errase[17]     ; sram:inst3|SRAM_ADDR[17]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.018     ; 1.814      ;
; -0.828 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[8]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.010     ; 1.807      ;
; -0.828 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[4]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.010     ; 1.807      ;
; -0.827 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[14]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.010     ; 1.806      ;
; -0.826 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[13]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.010     ; 1.805      ;
; -0.825 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[11]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.010     ; 1.804      ;
; -0.824 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_DQ[6]~reg0 ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.017     ; 1.796      ;
; -0.824 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[9]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.010     ; 1.803      ;
; -0.824 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[5]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.010     ; 1.803      ;
; -0.824 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_DQ[0]~reg0 ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.017     ; 1.796      ;
; -0.824 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_DQ[3]~reg0 ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.017     ; 1.796      ;
; -0.823 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[16]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.010     ; 1.802      ;
; -0.822 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_DQ[7]~reg0 ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.017     ; 1.794      ;
; -0.816 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_DQ[4]~reg0 ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.017     ; 1.788      ;
; -0.813 ; CIC_SRAM_controller:inst|count_errase[13]     ; sram:inst3|SRAM_ADDR[13]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.016     ; 1.786      ;
; -0.813 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[17]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.015     ; 1.787      ;
; -0.811 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[15]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.015     ; 1.785      ;
; -0.810 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[0]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.015     ; 1.784      ;
; -0.807 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[6]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.015     ; 1.781      ;
; -0.805 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[2]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.015     ; 1.779      ;
; -0.804 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_DQ[7]~reg0 ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.017     ; 1.776      ;
; -0.801 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_DQ[6]~reg0 ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.017     ; 1.773      ;
; -0.788 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[17]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.012     ; 1.765      ;
; -0.787 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[15]   ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.012     ; 1.764      ;
; -0.786 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[0]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.012     ; 1.763      ;
; -0.784 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[6]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.012     ; 1.761      ;
; -0.782 ; CIC_SRAM_controller:inst|count_errase[0]      ; sram:inst3|SRAM_ADDR[0]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.015     ; 1.756      ;
; -0.782 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[2]    ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.012     ; 1.759      ;
; -0.781 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_DQ[1]~reg0 ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.017     ; 1.753      ;
; -0.778 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_DQ[2]~reg0 ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.017     ; 1.750      ;
+--------+-----------------------------------------------+----------------------------+---------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clk_50'                                                                                                                                              ;
+-------+-----------------------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                         ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; 0.348 ; divisor:inst2|cuenta[0]                       ; divisor:inst2|cuenta[0]         ; Clk_50                          ; Clk_50      ; 0.000        ; 0.089      ; 0.608      ;
; 0.353 ; divisor:inst2|cuenta[1]                       ; divisor:inst2|cuenta[1]         ; Clk_50                          ; Clk_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; divisor:inst2|cuenta[2]                       ; divisor:inst2|cuenta[2]         ; Clk_50                          ; Clk_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.512 ; divisor:inst2|cuenta[2]                       ; divisor:inst2|enable            ; Clk_50                          ; Clk_50      ; 0.000        ; 0.073      ; 0.756      ;
; 0.518 ; CIC_SRAM_controller:inst|clk_25               ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 2.797      ; 3.729      ;
; 0.593 ; divisor:inst2|cuenta[1]                       ; divisor:inst2|cuenta[2]         ; Clk_50                          ; Clk_50      ; 0.000        ; 0.073      ; 0.837      ;
; 0.615 ; divisor:inst2|cuenta[1]                       ; divisor:inst2|enable            ; Clk_50                          ; Clk_50      ; 0.000        ; 0.073      ; 0.859      ;
; 0.616 ; divisor:inst2|cuenta[2]                       ; divisor:inst2|cuenta[1]         ; Clk_50                          ; Clk_50      ; 0.000        ; 0.073      ; 0.860      ;
; 0.670 ; Sram_CIC_3:inst1|add_count[19]                ; sram:inst3|SRAM_ADDR[19]        ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.218      ; 1.089      ;
; 0.676 ; Sram_CIC_3:inst1|add_count[18]                ; sram:inst3|SRAM_ADDR[18]        ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.218      ; 1.095      ;
; 0.679 ; Sram_CIC_3:inst1|add_count[1]                 ; sram:inst3|SRAM_ADDR[1]         ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.210      ; 1.090      ;
; 0.689 ; Sram_CIC_3:inst1|clk_int                      ; Sram_CIC_3:inst1|clk_int        ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 2.816      ; 3.919      ;
; 0.713 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[2]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.212      ; 1.126      ;
; 0.723 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[0]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.212      ; 1.136      ;
; 0.766 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[5]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.213      ; 1.180      ;
; 0.766 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[4]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.213      ; 1.180      ;
; 0.767 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[16]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.213      ; 1.181      ;
; 0.773 ; divisor:inst2|cuenta[0]                       ; divisor:inst2|cuenta[1]         ; Clk_50                          ; Clk_50      ; 0.000        ; -0.308     ; 0.636      ;
; 0.774 ; divisor:inst2|cuenta[0]                       ; divisor:inst2|cuenta[2]         ; Clk_50                          ; Clk_50      ; 0.000        ; -0.308     ; 0.637      ;
; 0.790 ; divisor:inst2|cuenta[0]                       ; divisor:inst2|enable            ; Clk_50                          ; Clk_50      ; 0.000        ; -0.308     ; 0.653      ;
; 0.799 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[2]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.212      ; 1.212      ;
; 0.801 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[6]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.212      ; 1.214      ;
; 0.804 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[15]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.212      ; 1.217      ;
; 0.804 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[0]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.212      ; 1.217      ;
; 0.806 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[17]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.212      ; 1.219      ;
; 0.843 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[17]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.212      ; 1.256      ;
; 0.844 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_DQ[5]~reg0      ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.212      ; 1.257      ;
; 0.845 ; Sram_CIC_3:inst1|add_count[10]                ; sram:inst3|SRAM_ADDR[10]        ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.207      ; 1.253      ;
; 0.847 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[6]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.212      ; 1.260      ;
; 0.852 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[15]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.212      ; 1.265      ;
; 0.862 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[19]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.207      ; 1.270      ;
; 0.872 ; Sram_CIC_3:inst1|state.escritura              ; sram:inst3|SRAM_DQ[5]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.217      ; 1.290      ;
; 0.874 ; CIC_SRAM_controller:inst|count_errase[9]      ; sram:inst3|SRAM_ADDR[9]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.211      ; 1.286      ;
; 0.881 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[3]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.209      ; 1.291      ;
; 0.882 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[7]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.209      ; 1.292      ;
; 0.883 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[7]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.209      ; 1.293      ;
; 0.883 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[3]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.209      ; 1.293      ;
; 0.886 ; Sram_CIC_3:inst1|state.escritura              ; sram:inst3|SRAM_DQ[6]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.211      ; 1.298      ;
; 0.891 ; Sram_CIC_3:inst1|data_reg[6]                  ; sram:inst3|SRAM_DQ[6]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.211      ; 1.303      ;
; 0.892 ; Sram_CIC_3:inst1|state.escritura              ; sram:inst3|SRAM_DQ[7]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.211      ; 1.304      ;
; 0.894 ; Sram_CIC_3:inst1|data_reg[1]                  ; sram:inst3|SRAM_DQ[1]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.211      ; 1.306      ;
; 0.896 ; Sram_CIC_3:inst1|data_reg[4]                  ; sram:inst3|SRAM_DQ[4]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.211      ; 1.308      ;
; 0.900 ; Sram_CIC_3:inst1|data_reg[3]                  ; sram:inst3|SRAM_DQ[3]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.211      ; 1.312      ;
; 0.901 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[18]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.207      ; 1.309      ;
; 0.911 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[16]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.213      ; 1.325      ;
; 0.913 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[9]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.213      ; 1.327      ;
; 0.914 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[5]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.213      ; 1.328      ;
; 0.916 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[13]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.213      ; 1.330      ;
; 0.916 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[11]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.213      ; 1.330      ;
; 0.916 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[19]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.209      ; 1.326      ;
; 0.916 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[18]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.209      ; 1.326      ;
; 0.916 ; Sram_CIC_3:inst1|data_reg[2]                  ; sram:inst3|SRAM_DQ[2]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.211      ; 1.328      ;
; 0.917 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[11]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.213      ; 1.331      ;
; 0.918 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[13]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.213      ; 1.332      ;
; 0.918 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[8]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.213      ; 1.332      ;
; 0.919 ; Sram_CIC_3:inst1|data_reg[7]                  ; sram:inst3|SRAM_DQ[7]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.211      ; 1.331      ;
; 0.920 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[14]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.213      ; 1.334      ;
; 0.922 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[8]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.213      ; 1.336      ;
; 0.922 ; CIC_SRAM_controller:inst|count_errase[8]      ; sram:inst3|SRAM_ADDR[8]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.211      ; 1.334      ;
; 0.923 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[4]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.213      ; 1.337      ;
; 0.927 ; Sram_CIC_3:inst1|data_reg[0]                  ; sram:inst3|SRAM_DQ[0]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.211      ; 1.339      ;
; 0.952 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[10]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.198      ; 1.351      ;
; 0.952 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[1]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.198      ; 1.351      ;
; 0.954 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[12]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.198      ; 1.353      ;
; 0.956 ; Sram_CIC_3:inst1|data_reg[5]                  ; sram:inst3|SRAM_DQ[5]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.217      ; 1.374      ;
; 0.957 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|S_ACTION             ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.199      ; 1.357      ;
; 0.958 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_DQ[14]~en       ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.199      ; 1.358      ;
; 0.958 ; Sram_CIC_3:inst1|state.escritura              ; sram:inst3|SRAM_DQ[3]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.211      ; 1.370      ;
; 0.960 ; Sram_CIC_3:inst1|add_count[17]                ; sram:inst3|SRAM_ADDR[17]        ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.221      ; 1.382      ;
; 0.961 ; Sram_CIC_3:inst1|add_count[9]                 ; sram:inst3|SRAM_ADDR[9]         ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.225      ; 1.387      ;
; 0.961 ; Sram_CIC_3:inst1|state.escritura              ; sram:inst3|SRAM_DQ[4]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.211      ; 1.373      ;
; 0.962 ; Sram_CIC_3:inst1|state.escritura              ; sram:inst3|SRAM_DQ[1]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.211      ; 1.374      ;
; 0.962 ; Sram_CIC_3:inst1|state.escritura              ; sram:inst3|SRAM_DQ[2]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.211      ; 1.374      ;
; 0.963 ; Sram_CIC_3:inst1|state.escritura              ; sram:inst3|SRAM_DQ[0]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.211      ; 1.375      ;
; 0.965 ; Sram_CIC_3:inst1|add_count[7]                 ; sram:inst3|SRAM_ADDR[7]         ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.221      ; 1.387      ;
; 0.968 ; Sram_CIC_3:inst1|add_count[0]                 ; sram:inst3|SRAM_ADDR[0]         ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.226      ; 1.395      ;
; 0.972 ; Sram_CIC_3:inst1|add_count[15]                ; sram:inst3|SRAM_ADDR[15]        ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.221      ; 1.394      ;
; 0.974 ; Sram_CIC_3:inst1|add_count[8]                 ; sram:inst3|SRAM_ADDR[8]         ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.225      ; 1.400      ;
; 0.980 ; Sram_CIC_3:inst1|add_count[13]                ; sram:inst3|SRAM_ADDR[13]        ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.222      ; 1.403      ;
; 0.980 ; Sram_CIC_3:inst1|add_count[6]                 ; sram:inst3|SRAM_ADDR[6]         ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.224      ; 1.405      ;
; 0.980 ; Sram_CIC_3:inst1|add_count[2]                 ; sram:inst3|SRAM_ADDR[2]         ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.224      ; 1.405      ;
; 0.982 ; CIC_SRAM_controller:inst|count_errase[5]      ; sram:inst3|SRAM_ADDR[5]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.211      ; 1.394      ;
; 0.982 ; Sram_CIC_3:inst1|add_count[3]                 ; sram:inst3|SRAM_ADDR[3]         ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.221      ; 1.404      ;
; 0.987 ; Sram_CIC_3:inst1|add_count[12]                ; sram:inst3|SRAM_ADDR[12]        ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.207      ; 1.395      ;
; 0.992 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[0]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.212      ; 1.405      ;
; 0.992 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[6]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.212      ; 1.405      ;
; 0.993 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[17]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.212      ; 1.406      ;
; 0.993 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[15]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.212      ; 1.406      ;
; 0.995 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[2]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.212      ; 1.408      ;
; 0.995 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_DQ[5]~reg0      ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.212      ; 1.408      ;
; 0.996 ; CIC_SRAM_controller:inst|state.reset_state    ; sram:inst3|S_ACTION             ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.213      ; 1.410      ;
; 0.999 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[7]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.209      ; 1.409      ;
; 1.005 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[3]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.209      ; 1.415      ;
; 1.011 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[11]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.213      ; 1.425      ;
; 1.012 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[13]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.213      ; 1.426      ;
; 1.013 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[8]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.213      ; 1.427      ;
; 1.024 ; divisor:inst2|clk_int                         ; divisor:inst2|clk_int           ; divisor:inst2|clk_int           ; Clk_50      ; 0.000        ; 2.815      ; 4.253      ;
; 1.031 ; CIC_SRAM_controller:inst|count_errase[6]      ; sram:inst3|SRAM_ADDR[6]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.210      ; 1.442      ;
; 1.032 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[19]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.209      ; 1.442      ;
; 1.032 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[18]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.209      ; 1.442      ;
+-------+-----------------------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.353 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.608      ;
; 0.423 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.666      ;
; 0.557 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.799      ;
; 0.580 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 0.824      ;
; 0.604 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.847      ;
; 0.645 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.888      ;
; 0.655 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.898      ;
; 0.656 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.899      ;
; 0.688 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.931      ;
; 0.714 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.956      ;
; 0.738 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 0.982      ;
; 0.761 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.005      ;
; 0.824 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.066      ;
; 0.862 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.104      ;
; 0.929 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.060     ; 1.060      ;
; 0.931 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.175      ;
; 0.933 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.177      ;
; 0.934 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.178      ;
; 0.959 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.202      ;
; 0.961 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.204      ;
; 0.963 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.206      ;
; 0.965 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.208      ;
; 1.005 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 1.250      ;
; 1.020 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.264      ;
; 1.021 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.263      ;
; 1.065 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 1.310      ;
; 1.112 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.355      ;
; 1.120 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.363      ;
; 1.134 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.377      ;
; 1.136 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.379      ;
; 1.137 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.381      ;
; 1.137 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.380      ;
; 1.139 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.382      ;
; 1.140 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.383      ;
; 1.143 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.386      ;
; 1.143 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.060     ; 1.274      ;
; 1.164 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.407      ;
; 1.176 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.419      ;
; 1.196 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.440      ;
; 1.203 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.447      ;
; 1.210 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.452      ;
; 1.221 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.465      ;
; 1.223 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.467      ;
; 1.224 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.468      ;
; 1.233 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.475      ;
; 1.237 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.479      ;
; 1.321 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.563      ;
; 1.325 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.567      ;
; 1.373 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.058     ; 1.506      ;
; 1.402 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.645      ;
; 1.410 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.653      ;
; 1.413 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.059     ; 1.545      ;
; 1.414 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.059     ; 1.546      ;
; 1.416 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.059     ; 1.548      ;
; 1.420 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.059     ; 1.552      ;
; 1.424 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.667      ;
; 1.426 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.669      ;
; 1.426 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.059     ; 1.558      ;
; 1.427 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.671      ;
; 1.427 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.670      ;
; 1.429 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.672      ;
; 1.429 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.059     ; 1.561      ;
; 1.430 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.673      ;
; 1.431 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.059     ; 1.563      ;
; 1.433 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.676      ;
; 1.433 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.059     ; 1.565      ;
; 1.438 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.059     ; 1.570      ;
; 1.496 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.738      ;
; 1.500 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.742      ;
; 1.513 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.755      ;
; 1.517 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.759      ;
; 1.528 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.771      ;
; 1.534 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.058     ; 1.667      ;
; 1.571 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.059     ; 1.703      ;
; 1.576 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.059     ; 1.708      ;
; 1.587 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.058     ; 1.720      ;
; 1.590 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.059     ; 1.722      ;
; 1.590 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.059     ; 1.722      ;
; 1.591 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.059     ; 1.723      ;
; 1.593 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.059     ; 1.725      ;
; 1.593 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.059     ; 1.725      ;
; 1.594 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.059     ; 1.726      ;
; 1.596 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.059     ; 1.728      ;
; 1.607 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.058     ; 1.740      ;
; 1.610 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.058     ; 1.743      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CIC_SRAM_controller:inst|clk_25'                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.354 ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; CIC_SRAM_controller:inst|state.trigger_camara     ; CIC_SRAM_controller:inst|state.trigger_camara     ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.071      ; 0.608      ;
; 0.404 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.071      ; 0.646      ;
; 0.407 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.071      ; 0.649      ;
; 0.408 ; CIC_SRAM_controller:inst|count_errase[19]         ; CIC_SRAM_controller:inst|count_errase[19]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.071      ; 0.650      ;
; 0.408 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.071      ; 0.650      ;
; 0.582 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.071      ; 0.824      ;
; 0.600 ; CIC_SRAM_controller:inst|state.trigger_camara     ; CIC_SRAM_controller:inst|state.escritura          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.071      ; 0.842      ;
; 0.604 ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 0.848      ;
; 0.607 ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.071      ; 0.849      ;
; 0.607 ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 0.850      ;
; 0.607 ; CIC_SRAM_controller:inst|count_errase[8]          ; CIC_SRAM_controller:inst|count_errase[8]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 0.850      ;
; 0.608 ; CIC_SRAM_controller:inst|count_errase[6]          ; CIC_SRAM_controller:inst|count_errase[6]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 0.851      ;
; 0.609 ; CIC_SRAM_controller:inst|count_errase[16]         ; CIC_SRAM_controller:inst|count_errase[16]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.071      ; 0.851      ;
; 0.609 ; CIC_SRAM_controller:inst|count_errase[15]         ; CIC_SRAM_controller:inst|count_errase[15]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.071      ; 0.851      ;
; 0.609 ; CIC_SRAM_controller:inst|count_errase[2]          ; CIC_SRAM_controller:inst|count_errase[2]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 0.852      ;
; 0.609 ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 0.852      ;
; 0.611 ; CIC_SRAM_controller:inst|count_errase[18]         ; CIC_SRAM_controller:inst|count_errase[18]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.071      ; 0.853      ;
; 0.614 ; CIC_SRAM_controller:inst|count_errase[17]         ; CIC_SRAM_controller:inst|count_errase[17]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.071      ; 0.856      ;
; 0.626 ; CIC_SRAM_controller:inst|count_errase[1]          ; CIC_SRAM_controller:inst|count_errase[1]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 0.869      ;
; 0.628 ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|count_errase[1]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 0.871      ;
; 0.644 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.071      ; 0.886      ;
; 0.647 ; CIC_SRAM_controller:inst|state.errase             ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 0.890      ;
; 0.768 ; CIC_SRAM_controller:inst|state.lectura            ; CIC_SRAM_controller:inst|state.errase             ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.074      ; 1.013      ;
; 0.778 ; CIC_SRAM_controller:inst|count_errase[12]         ; CIC_SRAM_controller:inst|count_errase[12]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.071      ; 1.020      ;
; 0.781 ; CIC_SRAM_controller:inst|count_errase[14]         ; CIC_SRAM_controller:inst|count_errase[14]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.071      ; 1.023      ;
; 0.892 ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.135      ;
; 0.893 ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|count_errase[8]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.136      ;
; 0.894 ; CIC_SRAM_controller:inst|count_errase[8]          ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.137      ;
; 0.895 ; CIC_SRAM_controller:inst|count_errase[6]          ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.138      ;
; 0.895 ; CIC_SRAM_controller:inst|count_errase[16]         ; CIC_SRAM_controller:inst|count_errase[17]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.071      ; 1.137      ;
; 0.895 ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|count_errase[6]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.138      ;
; 0.895 ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|count_errase[14]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.071      ; 1.137      ;
; 0.896 ; CIC_SRAM_controller:inst|count_errase[2]          ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.139      ;
; 0.896 ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.139      ;
; 0.896 ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|count_errase[2]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.139      ;
; 0.897 ; CIC_SRAM_controller:inst|count_errase[15]         ; CIC_SRAM_controller:inst|count_errase[16]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.071      ; 1.139      ;
; 0.898 ; CIC_SRAM_controller:inst|count_errase[18]         ; CIC_SRAM_controller:inst|count_errase[19]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.071      ; 1.140      ;
; 0.899 ; CIC_SRAM_controller:inst|count_errase[1]          ; CIC_SRAM_controller:inst|count_errase[2]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.142      ;
; 0.902 ; CIC_SRAM_controller:inst|count_errase[17]         ; CIC_SRAM_controller:inst|count_errase[18]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.071      ; 1.144      ;
; 0.903 ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.146      ;
; 0.904 ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.147      ;
; 0.906 ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|count_errase[15]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.071      ; 1.148      ;
; 0.906 ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.149      ;
; 0.907 ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.150      ;
; 0.908 ; CIC_SRAM_controller:inst|count_errase[15]         ; CIC_SRAM_controller:inst|count_errase[17]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.071      ; 1.150      ;
; 0.910 ; CIC_SRAM_controller:inst|count_errase[1]          ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.153      ;
; 0.913 ; CIC_SRAM_controller:inst|count_errase[17]         ; CIC_SRAM_controller:inst|count_errase[19]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.071      ; 1.155      ;
; 0.944 ; Sram_CIC_3:inst1|state.fin                        ; CIC_SRAM_controller:inst|state.trigger_wait       ; Sram_CIC_3:inst1|clk_int        ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.128      ; 1.263      ;
; 0.994 ; CIC_SRAM_controller:inst|count_errase[6]          ; CIC_SRAM_controller:inst|count_errase[8]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.237      ;
; 0.994 ; CIC_SRAM_controller:inst|count_errase[16]         ; CIC_SRAM_controller:inst|count_errase[18]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.071      ; 1.236      ;
; 0.995 ; CIC_SRAM_controller:inst|count_errase[2]          ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.238      ;
; 0.995 ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|count_errase[6]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.238      ;
; 1.000 ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|count_errase[12]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.075      ; 1.246      ;
; 1.002 ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|count_errase[6]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.245      ;
; 1.005 ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|count_errase[16]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.071      ; 1.247      ;
; 1.005 ; CIC_SRAM_controller:inst|count_errase[6]          ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.248      ;
; 1.005 ; CIC_SRAM_controller:inst|count_errase[16]         ; CIC_SRAM_controller:inst|count_errase[19]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.071      ; 1.247      ;
; 1.005 ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|count_errase[8]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.248      ;
; 1.006 ; CIC_SRAM_controller:inst|count_errase[2]          ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.249      ;
; 1.006 ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.249      ;
; 1.006 ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.249      ;
; 1.007 ; CIC_SRAM_controller:inst|count_errase[15]         ; CIC_SRAM_controller:inst|count_errase[18]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.071      ; 1.249      ;
; 1.009 ; CIC_SRAM_controller:inst|count_errase[1]          ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.252      ;
; 1.011 ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.075      ; 1.257      ;
; 1.013 ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.256      ;
; 1.016 ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|count_errase[17]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.071      ; 1.258      ;
; 1.016 ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.259      ;
; 1.016 ; Sram_CIC_3:inst1|state.fin                        ; CIC_SRAM_controller:inst|state.escritura          ; Sram_CIC_3:inst1|clk_int        ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.129      ; 1.336      ;
; 1.017 ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.260      ;
; 1.018 ; CIC_SRAM_controller:inst|count_errase[15]         ; CIC_SRAM_controller:inst|count_errase[19]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.071      ; 1.260      ;
; 1.020 ; CIC_SRAM_controller:inst|count_errase[1]          ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.263      ;
; 1.053 ; Sram_CIC_3:inst1|state.fin                        ; CIC_SRAM_controller:inst|state.lectura            ; Sram_CIC_3:inst1|clk_int        ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.129      ; 1.373      ;
; 1.065 ; CIC_SRAM_controller:inst|count_errase[12]         ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.071      ; 1.307      ;
; 1.067 ; CIC_SRAM_controller:inst|count_errase[14]         ; CIC_SRAM_controller:inst|count_errase[15]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.071      ; 1.309      ;
; 1.080 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller:inst|state.trigger_camara     ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.065      ; 1.316      ;
; 1.084 ; CIC_SRAM_controller:inst|state.wait_done          ; CIC_SRAM_controller:inst|state.wait_done          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.070      ; 1.325      ;
; 1.100 ; CIC_SRAM_controller:inst|count_errase[8]          ; CIC_SRAM_controller:inst|count_errase[12]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.075      ; 1.346      ;
; 1.105 ; CIC_SRAM_controller:inst|count_errase[2]          ; CIC_SRAM_controller:inst|count_errase[6]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.348      ;
; 1.105 ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|count_errase[8]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.348      ;
; 1.110 ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|count_errase[14]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.075      ; 1.356      ;
; 1.110 ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|count_errase[12]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.075      ; 1.356      ;
; 1.111 ; CIC_SRAM_controller:inst|count_errase[8]          ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.075      ; 1.357      ;
; 1.112 ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|count_errase[8]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.355      ;
; 1.115 ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|count_errase[18]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.071      ; 1.357      ;
; 1.116 ; CIC_SRAM_controller:inst|count_errase[2]          ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.359      ;
; 1.116 ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.359      ;
; 1.116 ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|count_errase[6]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.359      ;
; 1.119 ; CIC_SRAM_controller:inst|count_errase[1]          ; CIC_SRAM_controller:inst|count_errase[6]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.362      ;
; 1.121 ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|count_errase[15]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.075      ; 1.367      ;
; 1.121 ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.075      ; 1.367      ;
; 1.123 ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.366      ;
; 1.126 ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|count_errase[19]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.071      ; 1.368      ;
; 1.127 ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.370      ;
; 1.130 ; CIC_SRAM_controller:inst|count_errase[10]         ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.072      ; 1.373      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.354 ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.608      ;
; 0.396 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.639      ;
; 0.399 ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.642      ;
; 0.403 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.646      ;
; 0.439 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.682      ;
; 0.466 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.308      ; 0.965      ;
; 0.467 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.308      ; 0.966      ;
; 0.507 ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.750      ;
; 0.516 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.307      ; 1.014      ;
; 0.519 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.306      ; 1.016      ;
; 0.547 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.306      ; 1.044      ;
; 0.548 ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.791      ;
; 0.562 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.805      ;
; 0.562 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.805      ;
; 0.568 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.812      ;
; 0.569 ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.812      ;
; 0.575 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.307      ; 1.073      ;
; 0.587 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.307      ; 1.085      ;
; 0.610 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.307      ; 1.108      ;
; 0.646 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.307      ; 1.144      ;
; 0.664 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.908      ;
; 0.665 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.908      ;
; 0.707 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.308      ; 1.206      ;
; 0.714 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.308      ; 1.213      ;
; 0.778 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.021      ;
; 0.780 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 1.024      ;
; 0.781 ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 1.025      ;
; 0.787 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.306      ; 1.284      ;
; 0.800 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 1.044      ;
; 0.809 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.306      ; 1.306      ;
; 0.814 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.309      ; 1.314      ;
; 0.815 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.309      ; 1.315      ;
; 0.819 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 1.063      ;
; 0.820 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.063      ;
; 0.824 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.067      ;
; 0.851 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.093      ;
; 0.851 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.093      ;
; 0.852 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.094      ;
; 0.873 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.307      ; 1.371      ;
; 0.950 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.308      ; 1.449      ;
; 0.967 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.307      ; 1.465      ;
; 0.974 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.308      ; 1.473      ;
; 0.990 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.307      ; 1.488      ;
; 0.992 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.308      ; 1.491      ;
; 1.006 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.309      ; 1.506      ;
; 1.022 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 1.266      ;
; 1.038 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 1.279      ;
; 1.052 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.308      ; 1.551      ;
; 1.055 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.298      ;
; 1.059 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.305      ; 1.555      ;
; 1.064 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.305      ; 1.560      ;
; 1.085 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.327      ;
; 1.101 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.307      ; 1.599      ;
; 1.106 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.306      ; 1.603      ;
; 1.107 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.305      ; 1.603      ;
; 1.110 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 1.354      ;
; 1.152 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.308      ; 1.651      ;
; 1.173 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.307      ; 1.671      ;
; 1.191 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.305      ; 1.687      ;
; 1.195 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.308      ; 1.694      ;
; 1.206 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.304      ; 1.701      ;
; 1.238 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.305      ; 1.734      ;
; 1.246 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.308      ; 1.745      ;
; 1.289 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 1.533      ;
; 1.298 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.304      ; 1.793      ;
; 1.317 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.306      ; 1.814      ;
; 1.336 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.308      ; 1.835      ;
; 1.350 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.304      ; 1.845      ;
; 1.355 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.304      ; 1.850      ;
; 1.373 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.615      ;
; 1.386 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.304      ; 1.881      ;
; 1.397 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.304      ; 1.892      ;
; 1.412 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.654      ;
; 1.420 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.662      ;
; 1.420 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.662      ;
; 1.420 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.662      ;
; 1.424 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.305      ; 1.920      ;
; 1.432 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.305      ; 1.928      ;
; 1.476 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.304      ; 1.971      ;
; 1.512 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.305      ; 2.008      ;
; 1.538 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.781      ;
; 1.558 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.306      ; 2.055      ;
; 1.561 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.304      ; 2.056      ;
; 1.578 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.304      ; 2.073      ;
; 1.627 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.304      ; 2.122      ;
; 1.638 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.304      ; 2.133      ;
; 1.645 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.306      ; 2.142      ;
; 1.645 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.306      ; 2.142      ;
; 1.645 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.306      ; 2.142      ;
; 1.664 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 1.905      ;
; 1.687 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.303      ; 2.181      ;
; 1.687 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.305      ; 2.183      ;
; 1.700 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.310      ; 2.201      ;
; 1.700 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.310      ; 2.201      ;
; 1.700 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.310      ; 2.201      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.608      ;
; 0.576 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 0.820      ;
; 0.589 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.832      ;
; 0.604 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.847      ;
; 0.606 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.849      ;
; 0.696 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.939      ;
; 0.847 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.090      ;
; 0.866 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.109      ;
; 0.883 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.126      ;
; 0.909 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.153      ;
; 0.924 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.167      ;
; 0.939 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.182      ;
; 0.946 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.190      ;
; 0.946 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.189      ;
; 0.976 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.219      ;
; 0.977 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.000        ; 2.680      ; 4.061      ;
; 0.978 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.221      ;
; 0.989 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.232      ;
; 1.010 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.253      ;
; 1.027 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.000        ; 2.679      ; 4.110      ;
; 1.098 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.341      ;
; 1.098 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.341      ;
; 1.135 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.379      ;
; 1.168 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.411      ;
; 1.171 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.414      ;
; 1.171 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.414      ;
; 1.230 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.473      ;
; 1.231 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.474      ;
; 1.262 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.505      ;
; 1.337 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.580      ;
; 1.337 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.580      ;
; 1.351 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; -0.500       ; 2.680      ; 3.935      ;
; 1.413 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.656      ;
; 1.427 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.670      ;
; 1.430 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.673      ;
; 1.461 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.704      ;
; 1.464 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.707      ;
; 1.520 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; -0.500       ; 2.679      ; 4.103      ;
; 2.324 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 2.567      ;
; 2.360 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 2.603      ;
; 2.372 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 2.615      ;
; 2.489 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 2.732      ;
; 2.561 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 2.804      ;
; 2.568 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 2.811      ;
; 2.625 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 2.869      ;
; 2.633 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 2.876      ;
; 2.655 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 2.898      ;
; 2.673 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 2.916      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Sram_CIC_3:inst1|clk_int'                                                                                                                                ;
+-------+---------------------------------------+---------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.355 ; Sram_CIC_3:inst1|state.idle           ; Sram_CIC_3:inst1|state.idle           ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_CIC_3:inst1|state.fin            ; Sram_CIC_3:inst1|state.fin            ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 0.597      ;
; 0.601 ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 0.843      ;
; 0.602 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 0.844      ;
; 0.603 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 0.845      ;
; 0.604 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 0.845      ;
; 0.604 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 0.845      ;
; 0.605 ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 0.846      ;
; 0.607 ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 0.849      ;
; 0.607 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 0.848      ;
; 0.761 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.002      ;
; 0.764 ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.006      ;
; 0.766 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.007      ;
; 0.776 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.017      ;
; 0.778 ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.021      ;
; 0.791 ; Sram_CIC_3:inst1|state.escritura      ; Sram_CIC_3:inst1|state.espero_proximo ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.034      ;
; 0.887 ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.129      ;
; 0.889 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.131      ;
; 0.890 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.132      ;
; 0.891 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.133      ;
; 0.891 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.132      ;
; 0.891 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.132      ;
; 0.892 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.133      ;
; 0.892 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.133      ;
; 0.892 ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.134      ;
; 0.895 ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.137      ;
; 0.895 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.136      ;
; 0.906 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.147      ;
; 0.906 ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.148      ;
; 0.949 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.191      ;
; 0.970 ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.212      ;
; 0.981 ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.223      ;
; 0.986 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.231      ;
; 0.986 ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.228      ;
; 0.988 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.230      ;
; 0.989 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.231      ;
; 0.990 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.232      ;
; 0.990 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.231      ;
; 0.991 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.232      ;
; 0.991 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.232      ;
; 0.997 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.242      ;
; 0.997 ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.239      ;
; 0.999 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.241      ;
; 1.000 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.242      ;
; 1.001 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.243      ;
; 1.001 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.242      ;
; 1.002 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.243      ;
; 1.002 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.243      ;
; 1.005 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.246      ;
; 1.016 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.257      ;
; 1.034 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.275      ;
; 1.036 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.277      ;
; 1.042 ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.285      ;
; 1.047 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.288      ;
; 1.060 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.301      ;
; 1.063 ; Sram_CIC_3:inst1|state.espero_proximo ; Sram_CIC_3:inst1|state.escritura      ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.069      ; 1.303      ;
; 1.065 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.306      ;
; 1.067 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.308      ;
; 1.081 ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.324      ;
; 1.096 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.341      ;
; 1.096 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.341      ;
; 1.098 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.340      ;
; 1.099 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.341      ;
; 1.100 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.342      ;
; 1.101 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.342      ;
; 1.101 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.342      ;
; 1.107 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.352      ;
; 1.107 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.352      ;
; 1.109 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.351      ;
; 1.110 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.352      ;
; 1.111 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.353      ;
; 1.112 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.353      ;
; 1.112 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.353      ;
; 1.115 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.356      ;
; 1.126 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.367      ;
; 1.138 ; Sram_CIC_3:inst1|state.espero_proximo ; Sram_CIC_3:inst1|state.espero_proximo ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.379      ;
; 1.142 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.387      ;
; 1.144 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.385      ;
; 1.152 ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.395      ;
; 1.157 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.398      ;
; 1.170 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.411      ;
; 1.171 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.416      ;
; 1.177 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.418      ;
; 1.191 ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.434      ;
; 1.206 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.451      ;
; 1.206 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.451      ;
; 1.207 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.452      ;
; 1.208 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.450      ;
; 1.209 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.451      ;
; 1.211 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.452      ;
; 1.217 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.462      ;
; 1.217 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.462      ;
; 1.218 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.463      ;
; 1.219 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.461      ;
; 1.220 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.462      ;
; 1.220 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.462      ;
+-------+---------------------------------------+---------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Pix_clk'                                                                                                                                              ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.615 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.090      ; 0.876      ;
; 0.631 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.841      ;
; 0.634 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.844      ;
; 0.637 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.847      ;
; 0.638 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.848      ;
; 0.638 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.848      ;
; 0.639 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.849      ;
; 0.642 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.852      ;
; 0.643 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.853      ;
; 0.643 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.853      ;
; 0.643 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.853      ;
; 0.644 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.854      ;
; 0.646 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.856      ;
; 0.650 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.860      ;
; 0.656 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.866      ;
; 0.656 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.866      ;
; 0.661 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.871      ;
; 0.661 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.871      ;
; 0.785 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.171      ; 1.127      ;
; 0.804 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.171      ; 1.146      ;
; 0.804 ; Capture_Input_Controller:inst4|pix_count_int[20] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 1.014      ;
; 0.819 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 1.029      ;
; 0.884 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.171      ; 1.226      ;
; 0.888 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.090      ; 1.149      ;
; 0.895 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.171      ; 1.237      ;
; 0.899 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.090      ; 1.160      ;
; 0.903 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.171      ; 1.245      ;
; 0.914 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.171      ; 1.256      ;
; 0.914 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.171      ; 1.256      ;
; 0.915 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.132      ;
; 0.917 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.134      ;
; 0.918 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.135      ;
; 0.918 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.135      ;
; 0.919 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.136      ;
; 0.920 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.171      ; 1.262      ;
; 0.922 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.139      ;
; 0.922 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.139      ;
; 0.923 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.140      ;
; 0.924 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.141      ;
; 0.924 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.141      ;
; 0.925 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.142      ;
; 0.926 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.143      ;
; 0.927 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.144      ;
; 0.929 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.146      ;
; 0.930 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.147      ;
; 0.933 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.150      ;
; 0.935 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.152      ;
; 0.935 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.152      ;
; 0.936 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.153      ;
; 0.936 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.153      ;
; 0.937 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.154      ;
; 0.942 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.159      ;
; 0.948 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.165      ;
; 0.953 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.170      ;
; 0.957 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.052      ; 1.180      ;
; 0.994 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.171      ; 1.336      ;
; 0.994 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 1.204      ;
; 0.998 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.090      ; 1.259      ;
; 1.005 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.171      ; 1.347      ;
; 1.009 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.090      ; 1.270      ;
; 1.012 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.171      ; 1.354      ;
; 1.013 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.171      ; 1.355      ;
; 1.013 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.171      ; 1.355      ;
; 1.016 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.233      ;
; 1.017 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.234      ;
; 1.019 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.171      ; 1.361      ;
; 1.021 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.238      ;
; 1.022 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.239      ;
; 1.024 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.171      ; 1.366      ;
; 1.024 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.171      ; 1.366      ;
; 1.025 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.242      ;
; 1.027 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.244      ;
; 1.028 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.245      ;
; 1.028 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.245      ;
; 1.029 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.246      ;
; 1.030 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.171      ; 1.372      ;
; 1.032 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.249      ;
; 1.032 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.249      ;
; 1.033 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.250      ;
; 1.034 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.251      ;
; 1.034 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.251      ;
; 1.035 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.252      ;
; 1.035 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.252      ;
; 1.040 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.257      ;
; 1.043 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.260      ;
; 1.043 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.171      ; 1.385      ;
; 1.045 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.262      ;
; 1.046 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.263      ;
; 1.047 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.264      ;
; 1.052 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.269      ;
; 1.058 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.275      ;
; 1.063 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.280      ;
; 1.099 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.316      ;
; 1.104 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.171      ; 1.446      ;
; 1.108 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.090      ; 1.369      ;
; 1.111 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.171      ; 1.453      ;
; 1.115 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.171      ; 1.457      ;
; 1.119 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.090      ; 1.380      ;
; 1.122 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.171      ; 1.464      ;
; 1.123 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.171      ; 1.465      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Pix_clk'                                                                                                                                                            ;
+--------+------------------------------------------------+--------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                          ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+--------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -1.735 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; -0.001     ; 2.223      ;
; -1.698 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.036      ; 2.223      ;
; -1.698 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.036      ; 2.223      ;
; -1.698 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.036      ; 2.223      ;
; -1.698 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.036      ; 2.223      ;
; -1.698 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.036      ; 2.223      ;
; -1.698 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.036      ; 2.223      ;
; -1.698 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.036      ; 2.223      ;
; -1.698 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.036      ; 2.223      ;
; -1.698 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.036      ; 2.223      ;
; -1.698 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.036      ; 2.223      ;
; -1.369 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.099      ; 1.957      ;
; -1.369 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.099      ; 1.957      ;
; -1.369 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.099      ; 1.957      ;
; -1.369 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.099      ; 1.957      ;
; -1.369 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.099      ; 1.957      ;
; -1.369 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.099      ; 1.957      ;
; -1.369 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.099      ; 1.957      ;
; -1.369 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.099      ; 1.957      ;
; -1.369 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.099      ; 1.957      ;
; -1.369 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.099      ; 1.957      ;
+--------+------------------------------------------------+--------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Sram_CIC_3:inst1|clk_int'                                                                                                                                             ;
+--------+------------------------------------------------+---------------------------------------+---------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                               ; Launch Clock                    ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+---------------------------------------+---------------------------------+--------------------------+--------------+------------+------------+
; -1.370 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[0]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.129     ; 2.240      ;
; -1.333 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[1]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.127     ; 2.205      ;
; -1.333 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[2]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.127     ; 2.205      ;
; -1.333 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[3]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.127     ; 2.205      ;
; -1.333 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[4]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.127     ; 2.205      ;
; -1.333 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[5]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.127     ; 2.205      ;
; -1.333 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[6]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.127     ; 2.205      ;
; -1.333 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[7]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.127     ; 2.205      ;
; -1.333 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[8]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.127     ; 2.205      ;
; -1.333 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[9]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.127     ; 2.205      ;
; -1.312 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.fin            ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.120     ; 2.191      ;
; -1.312 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.escritura      ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.120     ; 2.191      ;
; -1.312 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[7]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.120     ; 2.191      ;
; -1.312 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[6]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.120     ; 2.191      ;
; -1.312 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[5]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.120     ; 2.191      ;
; -1.312 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[4]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.120     ; 2.191      ;
; -1.312 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[3]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.120     ; 2.191      ;
; -1.312 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[2]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.120     ; 2.191      ;
; -1.312 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[1]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.120     ; 2.191      ;
; -1.312 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[0]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.120     ; 2.191      ;
; -1.292 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.espero_proximo ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.118     ; 2.173      ;
; -1.048 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.idle           ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.126     ; 1.921      ;
; -0.915 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[10]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.124     ; 1.790      ;
; -0.915 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[11]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.124     ; 1.790      ;
; -0.915 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[12]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.124     ; 1.790      ;
; -0.915 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[13]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.124     ; 1.790      ;
; -0.915 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[14]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.124     ; 1.790      ;
; -0.915 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[15]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.124     ; 1.790      ;
; -0.915 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[16]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.124     ; 1.790      ;
; -0.915 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[17]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.124     ; 1.790      ;
; -0.915 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[18]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.124     ; 1.790      ;
; -0.915 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[19]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.124     ; 1.790      ;
+--------+------------------------------------------------+---------------------------------------+---------------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -1.317 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.308     ; 2.008      ;
; -1.317 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.308     ; 2.008      ;
; -1.189 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.305     ; 1.883      ;
; -1.189 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.305     ; 1.883      ;
; -1.189 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.305     ; 1.883      ;
; -1.189 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.305     ; 1.883      ;
; -1.033 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.306     ; 1.726      ;
; -1.033 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.306     ; 1.726      ;
; -1.033 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.306     ; 1.726      ;
; -1.033 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.306     ; 1.726      ;
; -1.033 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.306     ; 1.726      ;
; -1.033 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.306     ; 1.726      ;
; -1.033 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.306     ; 1.726      ;
; -1.033 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.306     ; 1.726      ;
; -1.033 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.306     ; 1.726      ;
; -0.929 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.307     ; 1.621      ;
; -0.929 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.307     ; 1.621      ;
; -0.929 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.307     ; 1.621      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Clk_50'                                                                                                                                  ;
+--------+--------------------------------------------+---------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                   ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------+---------------------------------+-------------+--------------+------------+------------+
; -0.539 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[14]~en ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.009     ; 1.519      ;
; -0.539 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_LB_N      ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.009     ; 1.519      ;
; -0.539 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_UB_N      ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.009     ; 1.519      ;
; -0.315 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[0]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.011     ; 1.293      ;
; -0.315 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[1]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.011     ; 1.293      ;
; -0.315 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[2]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.011     ; 1.293      ;
; -0.315 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[3]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.011     ; 1.293      ;
; -0.315 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[4]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.011     ; 1.293      ;
; -0.315 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[5]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.011     ; 1.293      ;
; -0.315 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[6]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.011     ; 1.293      ;
; -0.315 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[7]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.011     ; 1.293      ;
; -0.315 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[8]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.011     ; 1.293      ;
; -0.315 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.011     ; 1.293      ;
; -0.315 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[10]~en ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.011     ; 1.293      ;
; -0.315 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[11]~en ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.011     ; 1.293      ;
; -0.315 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[12]~en ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.011     ; 1.293      ;
; -0.315 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[13]~en ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.011     ; 1.293      ;
; -0.315 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[15]~en ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.011     ; 1.293      ;
+--------+--------------------------------------------+---------------------------+---------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.384 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.060      ; 1.443      ;
; -0.384 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.060      ; 1.443      ;
; -0.384 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.060      ; 1.443      ;
; -0.244 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.059      ; 1.302      ;
; -0.244 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.059      ; 1.302      ;
; -0.244 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.059      ; 1.302      ;
; -0.244 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.059      ; 1.302      ;
; -0.244 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.059      ; 1.302      ;
; -0.244 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.059      ; 1.302      ;
; -0.244 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.059      ; 1.302      ;
; -0.244 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.059      ; 1.302      ;
; -0.244 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.059      ; 1.302      ;
; -0.244 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.059      ; 1.302      ;
; -0.244 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.059      ; 1.302      ;
; -0.244 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.059      ; 1.302      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.691 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.307      ; 1.189      ;
; 0.691 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.307      ; 1.189      ;
; 0.691 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.307      ; 1.189      ;
; 0.691 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.307      ; 1.189      ;
; 0.691 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.307      ; 1.189      ;
; 0.691 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.307      ; 1.189      ;
; 0.691 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.307      ; 1.189      ;
; 0.691 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.307      ; 1.189      ;
; 0.691 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.307      ; 1.189      ;
; 0.691 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.307      ; 1.189      ;
; 0.691 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.307      ; 1.189      ;
; 0.691 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.307      ; 1.189      ;
; 0.835 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.308      ; 1.334      ;
; 0.835 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.308      ; 1.334      ;
; 0.835 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.308      ; 1.334      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Clk_50'                                                                                                                                  ;
+-------+--------------------------------------------+---------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                   ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------+---------------------------------+-------------+--------------+------------+------------+
; 0.771 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[0]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.211      ; 1.183      ;
; 0.771 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[1]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.211      ; 1.183      ;
; 0.771 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[2]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.211      ; 1.183      ;
; 0.771 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[3]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.211      ; 1.183      ;
; 0.771 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[4]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.211      ; 1.183      ;
; 0.771 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[5]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.211      ; 1.183      ;
; 0.771 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[6]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.211      ; 1.183      ;
; 0.771 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[7]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.211      ; 1.183      ;
; 0.771 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[8]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.211      ; 1.183      ;
; 0.771 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.211      ; 1.183      ;
; 0.771 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[10]~en ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.211      ; 1.183      ;
; 0.771 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[11]~en ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.211      ; 1.183      ;
; 0.771 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[12]~en ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.211      ; 1.183      ;
; 0.771 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[13]~en ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.211      ; 1.183      ;
; 0.771 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[15]~en ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.211      ; 1.183      ;
; 1.006 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[14]~en ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.213      ; 1.420      ;
; 1.006 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_LB_N      ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.213      ; 1.420      ;
; 1.006 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_UB_N      ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.213      ; 1.420      ;
+-------+--------------------------------------------+---------------------------+---------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Sram_CIC_3:inst1|clk_int'                                                                                                                                             ;
+-------+------------------------------------------------+---------------------------------------+---------------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                               ; Launch Clock                    ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+---------------------------------------+---------------------------------+--------------------------+--------------+------------+------------+
; 1.310 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[10]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.123      ; 1.624      ;
; 1.310 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[11]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.123      ; 1.624      ;
; 1.310 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[12]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.123      ; 1.624      ;
; 1.310 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[13]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.123      ; 1.624      ;
; 1.310 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[14]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.123      ; 1.624      ;
; 1.310 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[15]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.123      ; 1.624      ;
; 1.310 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[16]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.123      ; 1.624      ;
; 1.310 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[17]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.123      ; 1.624      ;
; 1.310 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[18]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.123      ; 1.624      ;
; 1.310 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[19]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.123      ; 1.624      ;
; 1.472 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.idle           ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.121      ; 1.784      ;
; 1.724 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.espero_proximo ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.128      ; 2.043      ;
; 1.739 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.fin            ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.127      ; 2.057      ;
; 1.739 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.escritura      ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.127      ; 2.057      ;
; 1.739 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[7]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.127      ; 2.057      ;
; 1.739 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[6]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.127      ; 2.057      ;
; 1.739 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[5]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.127      ; 2.057      ;
; 1.739 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[4]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.127      ; 2.057      ;
; 1.739 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[3]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.127      ; 2.057      ;
; 1.739 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[2]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.127      ; 2.057      ;
; 1.739 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[1]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.127      ; 2.057      ;
; 1.739 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[0]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.127      ; 2.057      ;
; 1.755 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[1]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.119      ; 2.065      ;
; 1.755 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[2]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.119      ; 2.065      ;
; 1.755 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[3]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.119      ; 2.065      ;
; 1.755 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[4]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.119      ; 2.065      ;
; 1.755 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[5]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.119      ; 2.065      ;
; 1.755 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[6]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.119      ; 2.065      ;
; 1.755 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[7]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.119      ; 2.065      ;
; 1.755 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[8]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.119      ; 2.065      ;
; 1.755 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[9]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.119      ; 2.065      ;
; 1.801 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[0]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.117      ; 2.109      ;
+-------+------------------------------------------------+---------------------------------------+---------------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 1.362 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.060     ; 1.493      ;
; 1.362 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.060     ; 1.493      ;
; 1.362 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.060     ; 1.493      ;
; 1.507 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.059     ; 1.639      ;
; 1.507 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.059     ; 1.639      ;
; 1.507 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.059     ; 1.639      ;
; 1.507 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.059     ; 1.639      ;
; 1.507 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.059     ; 1.639      ;
; 1.507 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.059     ; 1.639      ;
; 1.507 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.059     ; 1.639      ;
; 1.507 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.059     ; 1.639      ;
; 1.507 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.059     ; 1.639      ;
; 1.664 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.058     ; 1.797      ;
; 1.664 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.058     ; 1.797      ;
; 1.664 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.058     ; 1.797      ;
; 1.664 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.058     ; 1.797      ;
; 1.780 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.060     ; 1.911      ;
; 1.780 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.060     ; 1.911      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Pix_clk'                                                                                                                                                            ;
+-------+------------------------------------------------+--------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                          ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+--------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; 1.781 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.330      ; 1.812      ;
; 1.781 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.330      ; 1.812      ;
; 1.781 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.330      ; 1.812      ;
; 1.781 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.330      ; 1.812      ;
; 1.781 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.330      ; 1.812      ;
; 1.781 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.330      ; 1.812      ;
; 1.781 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.330      ; 1.812      ;
; 1.781 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.330      ; 1.812      ;
; 1.781 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.330      ; 1.812      ;
; 1.781 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.330      ; 1.812      ;
; 2.127 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.265      ; 2.093      ;
; 2.127 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.265      ; 2.093      ;
; 2.127 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.265      ; 2.093      ;
; 2.127 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.265      ; 2.093      ;
; 2.127 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.265      ; 2.093      ;
; 2.127 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.265      ; 2.093      ;
; 2.127 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.265      ; 2.093      ;
; 2.127 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.265      ; 2.093      ;
; 2.127 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.265      ; 2.093      ;
; 2.127 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.265      ; 2.093      ;
; 2.165 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.227      ; 2.093      ;
+-------+------------------------------------------------+--------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Sram_CIC_3:inst1|clk_int                                       ; -2.504 ; -125.835      ;
; divisor:inst2|clk_int                                          ; -1.046 ; -3.047        ;
; Pix_clk                                                        ; -0.857 ; -20.007       ;
; CIC_SRAM_controller:inst|clk_25                                ; -0.834 ; -17.956       ;
; Clk_50                                                         ; -0.488 ; -3.048        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -0.437 ; -4.204        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -0.407 ; -3.511        ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                      ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Clk_50                                                         ; 0.150 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.181 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.181 ; 0.000         ;
; divisor:inst2|clk_int                                          ; 0.181 ; 0.000         ;
; CIC_SRAM_controller:inst|clk_25                                ; 0.182 ; 0.000         ;
; Sram_CIC_3:inst1|clk_int                                       ; 0.182 ; 0.000         ;
; Pix_clk                                                        ; 0.300 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                   ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Pix_clk                                                        ; -0.412 ; -6.042        ;
; Sram_CIC_3:inst1|clk_int                                       ; -0.331 ; -6.932        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -0.268 ; -2.386        ;
; Clk_50                                                         ; 0.149  ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.208  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                   ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Clk_50                                                         ; 0.358 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.367 ; 0.000         ;
; Sram_CIC_3:inst1|clk_int                                       ; 0.681 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.682 ; 0.000         ;
; Pix_clk                                                        ; 0.773 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Clk_50                                                         ; -3.000 ; -77.346       ;
; Pix_clk                                                        ; -3.000 ; -38.750       ;
; Sram_CIC_3:inst1|clk_int                                       ; -1.000 ; -53.000       ;
; CIC_SRAM_controller:inst|clk_25                                ; -1.000 ; -31.000       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -1.000 ; -24.000       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.000 ; -20.000       ;
; divisor:inst2|clk_int                                          ; -1.000 ; -11.000       ;
+----------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Sram_CIC_3:inst1|clk_int'                                                                                                                         ;
+--------+--------------------------------------------------+---------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                         ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+---------------------------------+--------------+--------------------------+--------------+------------+------------+
; -2.504 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|data_reg[0]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.499     ; 2.482      ;
; -2.504 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|data_reg[1]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.499     ; 2.482      ;
; -2.504 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|data_reg[2]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.499     ; 2.482      ;
; -2.504 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|data_reg[3]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.499     ; 2.482      ;
; -2.504 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|data_reg[4]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.499     ; 2.482      ;
; -2.504 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|data_reg[5]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.499     ; 2.482      ;
; -2.504 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|data_reg[6]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.499     ; 2.482      ;
; -2.504 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|data_reg[7]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.499     ; 2.482      ;
; -2.504 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|data_reg[0]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.499     ; 2.482      ;
; -2.504 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|data_reg[1]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.499     ; 2.482      ;
; -2.504 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|data_reg[2]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.499     ; 2.482      ;
; -2.504 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|data_reg[3]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.499     ; 2.482      ;
; -2.504 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|data_reg[4]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.499     ; 2.482      ;
; -2.504 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|data_reg[5]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.499     ; 2.482      ;
; -2.504 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|data_reg[6]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.499     ; 2.482      ;
; -2.504 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|data_reg[7]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.499     ; 2.482      ;
; -2.483 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|data_reg[0]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.474     ; 2.486      ;
; -2.483 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|data_reg[1]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.474     ; 2.486      ;
; -2.483 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|data_reg[2]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.474     ; 2.486      ;
; -2.483 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|data_reg[3]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.474     ; 2.486      ;
; -2.483 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|data_reg[4]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.474     ; 2.486      ;
; -2.483 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|data_reg[5]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.474     ; 2.486      ;
; -2.483 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|data_reg[6]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.474     ; 2.486      ;
; -2.483 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|data_reg[7]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.474     ; 2.486      ;
; -2.463 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[4]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.545     ; 2.395      ;
; -2.463 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[5]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.545     ; 2.395      ;
; -2.463 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[6]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.545     ; 2.395      ;
; -2.463 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[7]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.545     ; 2.395      ;
; -2.463 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[2]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.545     ; 2.395      ;
; -2.463 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[3]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.545     ; 2.395      ;
; -2.463 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[0]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.545     ; 2.395      ;
; -2.463 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[1]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.545     ; 2.395      ;
; -2.461 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[16] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.544     ; 2.394      ;
; -2.461 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[12] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.544     ; 2.394      ;
; -2.461 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[13] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.544     ; 2.394      ;
; -2.461 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[14] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.544     ; 2.394      ;
; -2.461 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[15] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.544     ; 2.394      ;
; -2.461 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[8]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.544     ; 2.394      ;
; -2.461 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[9]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.544     ; 2.394      ;
; -2.461 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[10] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.544     ; 2.394      ;
; -2.461 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[11] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.544     ; 2.394      ;
; -2.461 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[17] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.544     ; 2.394      ;
; -2.461 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[20] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.544     ; 2.394      ;
; -2.461 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[18] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.544     ; 2.394      ;
; -2.461 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[19] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.544     ; 2.394      ;
; -2.456 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|add_count[1]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.507     ; 2.426      ;
; -2.456 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|add_count[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.507     ; 2.426      ;
; -2.456 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|add_count[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.507     ; 2.426      ;
; -2.456 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|add_count[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.507     ; 2.426      ;
; -2.456 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|add_count[5]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.507     ; 2.426      ;
; -2.456 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|add_count[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.507     ; 2.426      ;
; -2.456 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|add_count[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.507     ; 2.426      ;
; -2.456 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|add_count[8]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.507     ; 2.426      ;
; -2.456 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|add_count[9]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.507     ; 2.426      ;
; -2.456 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|add_count[1]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.507     ; 2.426      ;
; -2.456 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|add_count[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.507     ; 2.426      ;
; -2.456 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|add_count[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.507     ; 2.426      ;
; -2.456 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|add_count[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.507     ; 2.426      ;
; -2.456 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|add_count[5]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.507     ; 2.426      ;
; -2.456 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|add_count[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.507     ; 2.426      ;
; -2.456 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|add_count[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.507     ; 2.426      ;
; -2.456 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|add_count[8]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.507     ; 2.426      ;
; -2.456 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|add_count[9]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.507     ; 2.426      ;
; -2.442 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[4]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.498     ; 2.421      ;
; -2.442 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[5]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.498     ; 2.421      ;
; -2.442 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[6]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.498     ; 2.421      ;
; -2.442 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[7]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.498     ; 2.421      ;
; -2.442 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[2]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.498     ; 2.421      ;
; -2.442 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[3]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.498     ; 2.421      ;
; -2.442 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[0]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.498     ; 2.421      ;
; -2.442 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[1]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.498     ; 2.421      ;
; -2.442 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[4]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.498     ; 2.421      ;
; -2.442 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[5]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.498     ; 2.421      ;
; -2.442 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[6]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.498     ; 2.421      ;
; -2.442 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[7]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.498     ; 2.421      ;
; -2.442 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[2]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.498     ; 2.421      ;
; -2.442 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[3]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.498     ; 2.421      ;
; -2.442 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[0]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.498     ; 2.421      ;
; -2.442 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[1]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.498     ; 2.421      ;
; -2.441 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[16] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.497     ; 2.421      ;
; -2.441 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[12] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.497     ; 2.421      ;
; -2.441 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[13] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.497     ; 2.421      ;
; -2.441 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[14] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.497     ; 2.421      ;
; -2.441 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[15] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.497     ; 2.421      ;
; -2.441 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[8]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.497     ; 2.421      ;
; -2.441 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[9]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.497     ; 2.421      ;
; -2.441 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[10] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.497     ; 2.421      ;
; -2.441 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[11] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.497     ; 2.421      ;
; -2.441 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[17] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.497     ; 2.421      ;
; -2.441 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[20] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.497     ; 2.421      ;
; -2.441 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[18] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.497     ; 2.421      ;
; -2.441 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[19] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.497     ; 2.421      ;
; -2.441 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[16] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.497     ; 2.421      ;
; -2.441 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[12] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.497     ; 2.421      ;
; -2.441 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[13] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.497     ; 2.421      ;
; -2.441 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[14] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.497     ; 2.421      ;
; -2.441 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[15] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.497     ; 2.421      ;
; -2.441 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[8]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.497     ; 2.421      ;
; -2.441 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[9]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.497     ; 2.421      ;
; -2.441 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[10] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.497     ; 2.421      ;
+--------+--------------------------------------------------+---------------------------------+--------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -1.046 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.991      ;
; -1.000 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.945      ;
; -0.977 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.922      ;
; -0.939 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.884      ;
; -0.934 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.879      ;
; -0.891 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.836      ;
; -0.847 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.792      ;
; -0.834 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.779      ;
; -0.669 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.614      ;
; -0.613 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.558      ;
; -0.466 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.500        ; 1.486      ; 2.544      ;
; -0.430 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.500        ; 1.486      ; 2.508      ;
; -0.318 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.263      ;
; -0.317 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.262      ;
; -0.316 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.261      ;
; -0.295 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.240      ;
; -0.294 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.239      ;
; -0.293 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.238      ;
; -0.165 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.110      ;
; -0.164 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.109      ;
; -0.163 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.108      ;
; -0.148 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.093      ;
; -0.148 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.093      ;
; -0.145 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.090      ;
; -0.050 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.995      ;
; 0.046  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.899      ;
; 0.056  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.889      ;
; 0.057  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.888      ;
; 0.062  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.883      ;
; 0.088  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.857      ;
; 0.110  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.835      ;
; 0.112  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.833      ;
; 0.123  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.822      ;
; 0.130  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.815      ;
; 0.130  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.815      ;
; 0.133  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.812      ;
; 0.136  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.809      ;
; 0.169  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.776      ;
; 0.206  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.739      ;
; 0.209  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.736      ;
; 0.237  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 1.000        ; 1.486      ; 2.341      ;
; 0.274  ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 1.000        ; 1.486      ; 2.304      ;
; 0.401  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.544      ;
; 0.409  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.536      ;
; 0.413  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.532      ;
; 0.428  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.517      ;
; 0.469  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.476      ;
; 0.586  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.359      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Pix_clk'                                                                                                                                                                ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                          ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -0.857 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.394      ; 1.728      ;
; -0.857 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.394      ; 1.728      ;
; -0.857 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.394      ; 1.728      ;
; -0.857 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.394      ; 1.728      ;
; -0.857 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.394      ; 1.728      ;
; -0.857 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.394      ; 1.728      ;
; -0.857 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.394      ; 1.728      ;
; -0.857 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.394      ; 1.728      ;
; -0.787 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.406      ; 1.670      ;
; -0.787 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.406      ; 1.670      ;
; -0.787 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.406      ; 1.670      ;
; -0.787 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.406      ; 1.670      ;
; -0.787 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.406      ; 1.670      ;
; -0.787 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.406      ; 1.670      ;
; -0.787 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.406      ; 1.670      ;
; -0.787 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.406      ; 1.670      ;
; -0.724 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.353      ; 1.554      ;
; -0.724 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.353      ; 1.554      ;
; -0.724 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.353      ; 1.554      ;
; -0.724 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.353      ; 1.554      ;
; -0.724 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.353      ; 1.554      ;
; -0.724 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.353      ; 1.554      ;
; -0.724 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.353      ; 1.554      ;
; -0.724 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.353      ; 1.554      ;
; -0.724 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.353      ; 1.554      ;
; -0.724 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.353      ; 1.554      ;
; -0.661 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.398      ; 1.536      ;
; -0.661 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.398      ; 1.536      ;
; -0.661 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.398      ; 1.536      ;
; -0.661 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.398      ; 1.536      ;
; -0.661 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.398      ; 1.536      ;
; -0.661 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.398      ; 1.536      ;
; -0.661 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.398      ; 1.536      ;
; -0.661 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.398      ; 1.536      ;
; -0.648 ; CIC_SRAM_controller:inst|state.reset_state      ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.410      ; 1.535      ;
; -0.648 ; CIC_SRAM_controller:inst|state.reset_state      ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.410      ; 1.535      ;
; -0.648 ; CIC_SRAM_controller:inst|state.reset_state      ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.410      ; 1.535      ;
; -0.648 ; CIC_SRAM_controller:inst|state.reset_state      ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.410      ; 1.535      ;
; -0.648 ; CIC_SRAM_controller:inst|state.reset_state      ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.410      ; 1.535      ;
; -0.648 ; CIC_SRAM_controller:inst|state.reset_state      ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.410      ; 1.535      ;
; -0.648 ; CIC_SRAM_controller:inst|state.reset_state      ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.410      ; 1.535      ;
; -0.648 ; CIC_SRAM_controller:inst|state.reset_state      ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.410      ; 1.535      ;
; -0.621 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.328      ; 1.426      ;
; -0.600 ; CIC_SRAM_controller:inst|state.reset_state      ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.369      ; 1.446      ;
; -0.600 ; CIC_SRAM_controller:inst|state.reset_state      ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.369      ; 1.446      ;
; -0.600 ; CIC_SRAM_controller:inst|state.reset_state      ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.369      ; 1.446      ;
; -0.600 ; CIC_SRAM_controller:inst|state.reset_state      ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.369      ; 1.446      ;
; -0.600 ; CIC_SRAM_controller:inst|state.reset_state      ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.369      ; 1.446      ;
; -0.600 ; CIC_SRAM_controller:inst|state.reset_state      ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.369      ; 1.446      ;
; -0.600 ; CIC_SRAM_controller:inst|state.reset_state      ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.369      ; 1.446      ;
; -0.600 ; CIC_SRAM_controller:inst|state.reset_state      ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.369      ; 1.446      ;
; -0.600 ; CIC_SRAM_controller:inst|state.reset_state      ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.369      ; 1.446      ;
; -0.600 ; CIC_SRAM_controller:inst|state.reset_state      ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.369      ; 1.446      ;
; -0.579 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 1.413      ;
; -0.579 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 1.413      ;
; -0.579 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 1.413      ;
; -0.579 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 1.413      ;
; -0.579 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 1.413      ;
; -0.579 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 1.413      ;
; -0.579 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 1.413      ;
; -0.579 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 1.413      ;
; -0.579 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 1.413      ;
; -0.579 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 1.413      ;
; -0.551 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.340      ; 1.368      ;
; -0.538 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.365      ; 1.380      ;
; -0.538 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.365      ; 1.380      ;
; -0.538 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.365      ; 1.380      ;
; -0.538 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.365      ; 1.380      ;
; -0.538 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.365      ; 1.380      ;
; -0.538 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.365      ; 1.380      ;
; -0.538 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.365      ; 1.380      ;
; -0.538 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.365      ; 1.380      ;
; -0.538 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.365      ; 1.380      ;
; -0.538 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.365      ; 1.380      ;
; -0.529 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.397      ; 1.403      ;
; -0.529 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.397      ; 1.403      ;
; -0.529 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.397      ; 1.403      ;
; -0.529 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.397      ; 1.403      ;
; -0.529 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.397      ; 1.403      ;
; -0.529 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.397      ; 1.403      ;
; -0.529 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.397      ; 1.403      ;
; -0.529 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.397      ; 1.403      ;
; -0.529 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.397      ; 1.403      ;
; -0.529 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.397      ; 1.403      ;
; -0.425 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.332      ; 1.234      ;
; -0.411 ; CIC_SRAM_controller:inst|state.trigger_interno  ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.406      ; 1.294      ;
; -0.411 ; CIC_SRAM_controller:inst|state.trigger_interno  ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.406      ; 1.294      ;
; -0.411 ; CIC_SRAM_controller:inst|state.trigger_interno  ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.406      ; 1.294      ;
; -0.411 ; CIC_SRAM_controller:inst|state.trigger_interno  ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.406      ; 1.294      ;
; -0.411 ; CIC_SRAM_controller:inst|state.trigger_interno  ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.406      ; 1.294      ;
; -0.411 ; CIC_SRAM_controller:inst|state.trigger_interno  ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.406      ; 1.294      ;
; -0.411 ; CIC_SRAM_controller:inst|state.trigger_interno  ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.406      ; 1.294      ;
; -0.411 ; CIC_SRAM_controller:inst|state.trigger_interno  ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.406      ; 1.294      ;
; -0.405 ; CIC_SRAM_controller:inst|state.reset_state      ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.344      ; 1.226      ;
; -0.404 ; Capture_Input_Controller:inst4|pix_count_int[2] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                         ; Pix_clk     ; 1.000        ; -0.021     ; 1.390      ;
; -0.400 ; Capture_Input_Controller:inst4|pix_count_int[2] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                         ; Pix_clk     ; 1.000        ; -0.021     ; 1.386      ;
; -0.388 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                         ; Pix_clk     ; 1.000        ; -0.021     ; 1.374      ;
; -0.384 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.401      ; 1.262      ;
; -0.384 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.401      ; 1.262      ;
; -0.384 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.401      ; 1.262      ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CIC_SRAM_controller:inst|clk_25'                                                                                                                                               ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.834 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.780      ;
; -0.834 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.780      ;
; -0.834 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[18] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.780      ;
; -0.834 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.780      ;
; -0.834 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.780      ;
; -0.834 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.780      ;
; -0.834 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.780      ;
; -0.834 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.780      ;
; -0.831 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.777      ;
; -0.831 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.777      ;
; -0.831 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[18] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.777      ;
; -0.831 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.777      ;
; -0.831 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.777      ;
; -0.831 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.777      ;
; -0.831 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.777      ;
; -0.831 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.777      ;
; -0.780 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.726      ;
; -0.780 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.726      ;
; -0.780 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[18] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.726      ;
; -0.780 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.726      ;
; -0.780 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.726      ;
; -0.780 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.726      ;
; -0.780 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.726      ;
; -0.780 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.726      ;
; -0.774 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.720      ;
; -0.774 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.720      ;
; -0.774 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[18] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.720      ;
; -0.774 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.720      ;
; -0.774 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.720      ;
; -0.774 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.720      ;
; -0.774 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.720      ;
; -0.774 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.720      ;
; -0.773 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.716      ;
; -0.773 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[2]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.716      ;
; -0.773 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[3]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.716      ;
; -0.773 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[4]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.716      ;
; -0.773 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[5]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.716      ;
; -0.773 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[6]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.716      ;
; -0.773 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[7]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.716      ;
; -0.773 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[8]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.716      ;
; -0.773 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[9]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.716      ;
; -0.773 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[10] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.716      ;
; -0.773 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[11] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.716      ;
; -0.771 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.717      ;
; -0.771 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.717      ;
; -0.771 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[18] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.717      ;
; -0.771 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.717      ;
; -0.771 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.717      ;
; -0.771 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.717      ;
; -0.771 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.717      ;
; -0.771 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.717      ;
; -0.770 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.713      ;
; -0.770 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[2]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.713      ;
; -0.770 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[3]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.713      ;
; -0.770 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[4]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.713      ;
; -0.770 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[5]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.713      ;
; -0.770 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[6]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.713      ;
; -0.770 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[7]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.713      ;
; -0.770 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[8]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.713      ;
; -0.770 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[9]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.713      ;
; -0.770 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[10] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.713      ;
; -0.770 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[11] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.713      ;
; -0.721 ; CIC_SRAM_controller:inst|count_errase[3]  ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.037     ; 1.671      ;
; -0.721 ; CIC_SRAM_controller:inst|count_errase[3]  ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.037     ; 1.671      ;
; -0.721 ; CIC_SRAM_controller:inst|count_errase[3]  ; CIC_SRAM_controller:inst|count_errase[18] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.037     ; 1.671      ;
; -0.721 ; CIC_SRAM_controller:inst|count_errase[3]  ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.037     ; 1.671      ;
; -0.721 ; CIC_SRAM_controller:inst|count_errase[3]  ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.037     ; 1.671      ;
; -0.721 ; CIC_SRAM_controller:inst|count_errase[3]  ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.037     ; 1.671      ;
; -0.721 ; CIC_SRAM_controller:inst|count_errase[3]  ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.037     ; 1.671      ;
; -0.721 ; CIC_SRAM_controller:inst|count_errase[3]  ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.037     ; 1.671      ;
; -0.719 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.662      ;
; -0.719 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[2]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.662      ;
; -0.719 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[3]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.662      ;
; -0.719 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[4]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.662      ;
; -0.719 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[5]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.662      ;
; -0.719 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[6]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.662      ;
; -0.719 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[7]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.662      ;
; -0.719 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[8]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.662      ;
; -0.719 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[9]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.662      ;
; -0.719 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[10] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.662      ;
; -0.719 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[11] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.662      ;
; -0.714 ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.660      ;
; -0.714 ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.660      ;
; -0.714 ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|count_errase[18] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.660      ;
; -0.714 ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.660      ;
; -0.714 ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.660      ;
; -0.714 ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.660      ;
; -0.714 ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.660      ;
; -0.714 ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.041     ; 1.660      ;
; -0.713 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.656      ;
; -0.713 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[2]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.656      ;
; -0.713 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[3]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.656      ;
; -0.713 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[4]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.656      ;
; -0.713 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[5]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.656      ;
; -0.713 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[6]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.656      ;
; -0.713 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[7]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.656      ;
; -0.713 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[8]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.656      ;
; -0.713 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[9]  ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.656      ;
; -0.713 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[10] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.656      ;
; -0.713 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[11] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 1.000        ; -0.044     ; 1.656      ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clk_50'                                                                                                                                              ;
+--------+-----------------------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                         ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -0.488 ; divisor:inst2|clk_int                         ; divisor:inst2|clk_int           ; divisor:inst2|clk_int           ; Clk_50      ; 0.500        ; 1.599      ; 2.669      ;
; -0.187 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[12]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.000      ; 1.164      ;
; -0.186 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[1]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.000      ; 1.163      ;
; -0.159 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[4]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 1.150      ;
; -0.158 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[8]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 1.149      ;
; -0.157 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[14]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 1.148      ;
; -0.156 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[13]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 1.147      ;
; -0.156 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[11]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 1.147      ;
; -0.155 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[5]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 1.146      ;
; -0.154 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[16]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 1.145      ;
; -0.154 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[9]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 1.145      ;
; -0.130 ; CIC_SRAM_controller:inst|count_errase[10]     ; sram:inst3|SRAM_ADDR[10]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.002     ; 1.105      ;
; -0.128 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[12]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.000      ; 1.105      ;
; -0.127 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[1]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.000      ; 1.104      ;
; -0.125 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[12]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.002     ; 1.100      ;
; -0.124 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[1]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.002     ; 1.099      ;
; -0.121 ; Sram_CIC_3:inst1|clk_int                      ; Sram_CIC_3:inst1|clk_int        ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.500        ; 1.599      ; 2.302      ;
; -0.118 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[10]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.000      ; 1.095      ;
; -0.100 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[4]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 1.091      ;
; -0.099 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[8]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 1.090      ;
; -0.098 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[14]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 1.089      ;
; -0.097 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[4]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.012      ; 1.086      ;
; -0.097 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[13]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 1.088      ;
; -0.097 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[11]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 1.088      ;
; -0.096 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[8]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.012      ; 1.085      ;
; -0.096 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[5]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 1.087      ;
; -0.095 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[14]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.012      ; 1.084      ;
; -0.095 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[16]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 1.086      ;
; -0.095 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[9]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 1.086      ;
; -0.094 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[13]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.012      ; 1.083      ;
; -0.094 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[11]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.012      ; 1.083      ;
; -0.093 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[5]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.012      ; 1.082      ;
; -0.092 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[16]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.012      ; 1.081      ;
; -0.092 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[9]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.012      ; 1.081      ;
; -0.089 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[10]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.000      ; 1.066      ;
; -0.081 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[7]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.012      ; 1.070      ;
; -0.081 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[3]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.012      ; 1.070      ;
; -0.072 ; divisor:inst2|enable                          ; divisor:inst2|clk_int           ; Clk_50                          ; Clk_50      ; 1.000        ; -0.042     ; 1.017      ;
; -0.065 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_DQ[4]~reg0      ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.008      ; 1.050      ;
; -0.064 ; CIC_SRAM_controller:inst|count_errase[12]     ; sram:inst3|SRAM_ADDR[12]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 1.035      ;
; -0.063 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_DQ[2]~reg0      ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.008      ; 1.048      ;
; -0.061 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_DQ[0]~reg0      ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.008      ; 1.046      ;
; -0.061 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_DQ[1]~reg0      ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.008      ; 1.046      ;
; -0.056 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[10]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.002     ; 1.031      ;
; -0.054 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_DQ[3]~reg0      ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.008      ; 1.039      ;
; -0.044 ; CIC_SRAM_controller:inst|clk_25               ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.500        ; 1.587      ; 2.213      ;
; -0.025 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_DQ[0]~reg0      ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.008      ; 1.010      ;
; -0.025 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_DQ[3]~reg0      ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.008      ; 1.010      ;
; -0.022 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[7]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.012      ; 1.011      ;
; -0.022 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[3]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.012      ; 1.011      ;
; -0.021 ; CIC_SRAM_controller:inst|count_errase[11]     ; sram:inst3|SRAM_ADDR[11]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.012      ; 1.010      ;
; -0.019 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[17]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.013      ; 1.009      ;
; -0.019 ; CIC_SRAM_controller:inst|count_errase[15]     ; sram:inst3|SRAM_ADDR[15]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 1.003      ;
; -0.019 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[7]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.010      ; 1.006      ;
; -0.019 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[3]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.010      ; 1.006      ;
; -0.018 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_DQ[4]~reg0      ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.008      ; 1.003      ;
; -0.017 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[0]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.013      ; 1.007      ;
; -0.017 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[15]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.013      ; 1.007      ;
; -0.016 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_DQ[6]~reg0      ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.008      ; 1.001      ;
; -0.014 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[6]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.013      ; 1.004      ;
; -0.014 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_DQ[7]~reg0      ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.008      ; 0.999      ;
; -0.013 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[2]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.013      ; 1.003      ;
; -0.013 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[12]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.000      ; 0.990      ;
; -0.013 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[1]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.000      ; 0.990      ;
; -0.005 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[0]          ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 0.984      ;
; -0.005 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[4]          ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 0.984      ;
; -0.005 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[5]          ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 0.984      ;
; -0.005 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[6]          ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 0.984      ;
; -0.005 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[7]          ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 0.984      ;
; -0.005 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[8]          ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 0.984      ;
; -0.005 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[9]          ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 0.984      ;
; -0.005 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[10]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 0.984      ;
; -0.005 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[11]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 0.984      ;
; -0.005 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[12]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 0.984      ;
; -0.005 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[13]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 0.984      ;
; -0.005 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[14]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 0.984      ;
; -0.005 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|DATA_OUT[15]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 0.984      ;
; -0.001 ; CIC_SRAM_controller:inst|count_errase[17]     ; sram:inst3|SRAM_ADDR[17]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 0.985      ;
; 0.006  ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_DQ[1]~reg0      ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.008      ; 0.979      ;
; 0.007  ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_DQ[2]~reg0      ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.008      ; 0.978      ;
; 0.013  ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[4]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 0.978      ;
; 0.013  ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_DQ[7]~reg0      ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.008      ; 0.972      ;
; 0.014  ; CIC_SRAM_controller:inst|count_errase[13]     ; sram:inst3|SRAM_ADDR[13]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.008      ; 0.971      ;
; 0.014  ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[8]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 0.977      ;
; 0.014  ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[14]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 0.977      ;
; 0.015  ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[13]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 0.976      ;
; 0.016  ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[11]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 0.975      ;
; 0.017  ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[5]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 0.974      ;
; 0.018  ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[9]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 0.973      ;
; 0.018  ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_DQ[6]~reg0      ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.008      ; 0.967      ;
; 0.019  ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[16]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 0.972      ;
; 0.024  ; CIC_SRAM_controller:inst|count_errase[16]     ; sram:inst3|SRAM_ADDR[16]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.008      ; 0.961      ;
; 0.028  ; CIC_SRAM_controller:inst|count_errase[1]      ; sram:inst3|SRAM_ADDR[1]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; -0.002     ; 0.947      ;
; 0.040  ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[17]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.013      ; 0.950      ;
; 0.041  ; CIC_SRAM_controller:inst|count_errase[18]     ; sram:inst3|SRAM_ADDR[18]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 0.942      ;
; 0.042  ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[0]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.013      ; 0.948      ;
; 0.042  ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[15]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.013      ; 0.948      ;
; 0.043  ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[17]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.011      ; 0.945      ;
; 0.045  ; CIC_SRAM_controller:inst|count_errase[0]      ; sram:inst3|SRAM_ADDR[0]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.011      ; 0.943      ;
; 0.045  ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[0]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.011      ; 0.943      ;
+--------+-----------------------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -0.437 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.382      ;
; -0.437 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.382      ;
; -0.435 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.380      ;
; -0.435 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.380      ;
; -0.398 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 1.235      ;
; -0.398 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 1.235      ;
; -0.391 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 1.228      ;
; -0.391 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 1.228      ;
; -0.337 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.282      ;
; -0.337 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.282      ;
; -0.308 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.149     ; 1.146      ;
; -0.304 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.149     ; 1.142      ;
; -0.298 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.243      ;
; -0.298 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.243      ;
; -0.279 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.149     ; 1.117      ;
; -0.275 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 1.112      ;
; -0.275 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 1.112      ;
; -0.256 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.201      ;
; -0.256 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.201      ;
; -0.249 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.194      ;
; -0.249 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.194      ;
; -0.228 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 1.065      ;
; -0.228 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 1.065      ;
; -0.228 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 1.065      ;
; -0.202 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 1.039      ;
; -0.193 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 1.030      ;
; -0.187 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 1.024      ;
; -0.178 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.149     ; 1.016      ;
; -0.176 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 1.013      ;
; -0.174 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.149     ; 1.012      ;
; -0.173 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 1.010      ;
; -0.171 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.116      ;
; -0.169 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 1.006      ;
; -0.166 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 1.003      ;
; -0.165 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.110      ;
; -0.165 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.110      ;
; -0.164 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 1.001      ;
; -0.163 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 1.000      ;
; -0.162 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.149     ; 1.000      ;
; -0.154 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.099      ;
; -0.154 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.099      ;
; -0.149 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.149     ; 0.987      ;
; -0.131 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 0.968      ;
; -0.131 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 0.968      ;
; -0.131 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 0.968      ;
; -0.072 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 0.909      ;
; -0.070 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 0.907      ;
; -0.063 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 0.900      ;
; -0.053 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 0.890      ;
; -0.052 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 0.889      ;
; -0.052 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 0.889      ;
; -0.050 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 0.887      ;
; -0.050 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 0.887      ;
; -0.047 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.993      ;
; -0.046 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 0.883      ;
; -0.032 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.149     ; 0.870      ;
; -0.021 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.966      ;
; -0.020 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.965      ;
; -0.016 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.961      ;
; -0.016 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.961      ;
; -0.013 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.958      ;
; -0.013 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.958      ;
; -0.013 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.958      ;
; -0.010 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.955      ;
; 0.060  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.886      ;
; 0.075  ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.043     ; 0.869      ;
; 0.085  ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.860      ;
; 0.092  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.151     ; 0.744      ;
; 0.103  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.843      ;
; 0.105  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.841      ;
; 0.106  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.840      ;
; 0.121  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.825      ;
; 0.147  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.798      ;
; 0.148  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.797      ;
; 0.152  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.793      ;
; 0.152  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.793      ;
; 0.155  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.790      ;
; 0.155  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.790      ;
; 0.155  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.790      ;
; 0.158  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.787      ;
; 0.173  ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.773      ;
; 0.173  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.773      ;
; 0.196  ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.749      ;
; 0.229  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.151     ; 0.607      ;
; 0.271  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.675      ;
; 0.273  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.673      ;
; 0.274  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.672      ;
; 0.284  ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.661      ;
; 0.302  ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.643      ;
; 0.329  ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.617      ;
; 0.372  ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.573      ;
; 0.377  ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.568      ;
; 0.379  ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.566      ;
; 0.389  ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.556      ;
; 0.391  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.554      ;
; 0.425  ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.520      ;
; 0.471  ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.475      ;
; 0.485  ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.460      ;
; 0.555  ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.390      ;
; 0.586  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.359      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                             ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.407 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 1.353      ;
; -0.407 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 1.353      ;
; -0.407 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 1.353      ;
; -0.407 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 1.353      ;
; -0.407 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 1.353      ;
; -0.379 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.372      ;
; -0.379 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.372      ;
; -0.379 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.372      ;
; -0.379 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.372      ;
; -0.379 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.372      ;
; -0.377 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.370      ;
; -0.377 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.370      ;
; -0.377 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.370      ;
; -0.377 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.370      ;
; -0.377 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.370      ;
; -0.363 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.356      ;
; -0.362 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.005      ; 1.354      ;
; -0.360 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.005      ; 1.352      ;
; -0.350 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.343      ;
; -0.350 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.343      ;
; -0.350 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.343      ;
; -0.350 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.343      ;
; -0.350 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.343      ;
; -0.343 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.336      ;
; -0.321 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.314      ;
; -0.321 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.314      ;
; -0.321 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.314      ;
; -0.321 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.314      ;
; -0.321 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.314      ;
; -0.321 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 1.267      ;
; -0.321 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 1.267      ;
; -0.321 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 1.267      ;
; -0.321 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 1.267      ;
; -0.321 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 1.267      ;
; -0.289 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.282      ;
; -0.289 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.282      ;
; -0.289 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.282      ;
; -0.289 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.282      ;
; -0.289 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.282      ;
; -0.275 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.268      ;
; -0.275 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.268      ;
; -0.275 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.268      ;
; -0.275 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.268      ;
; -0.275 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.268      ;
; -0.258 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.005      ; 1.250      ;
; -0.240 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.233      ;
; -0.240 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.233      ;
; -0.240 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.233      ;
; -0.240 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.233      ;
; -0.240 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.233      ;
; -0.226 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.219      ;
; -0.223 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.005      ; 1.215      ;
; -0.216 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.209      ;
; -0.201 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.005      ; 1.193      ;
; -0.199 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.005      ; 1.191      ;
; -0.186 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.007      ; 1.180      ;
; -0.186 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.007      ; 1.180      ;
; -0.186 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.007      ; 1.180      ;
; -0.186 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.007      ; 1.180      ;
; -0.186 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.007      ; 1.180      ;
; -0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.175      ;
; -0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.175      ;
; -0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.175      ;
; -0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.175      ;
; -0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.175      ;
; -0.173 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.166      ;
; -0.173 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.166      ;
; -0.173 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.166      ;
; -0.168 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.005      ; 1.160      ;
; -0.158 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.005      ; 1.150      ;
; -0.155 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.100      ;
; -0.138 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.131      ;
; -0.130 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.123      ;
; -0.097 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.005      ; 1.089      ;
; -0.093 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 1.039      ;
; -0.088 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.081      ;
; -0.087 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.005      ; 1.079      ;
; -0.084 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.005      ; 1.076      ;
; -0.076 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.005      ; 1.068      ;
; -0.074 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.005      ; 1.066      ;
; -0.072 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.005      ; 1.064      ;
; -0.071 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.005      ; 1.063      ;
; -0.062 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.005      ; 1.054      ;
; -0.041 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 1.034      ;
; -0.035 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 0.980      ;
; -0.030 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.005      ; 1.022      ;
; -0.010 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 0.955      ;
; -0.010 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 0.955      ;
; -0.010 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 0.955      ;
; 0.001  ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 0.992      ;
; 0.006  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 0.939      ;
; 0.006  ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 0.939      ;
; 0.032  ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 0.961      ;
; 0.033  ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 0.960      ;
; 0.035  ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 0.958      ;
; 0.051  ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 0.894      ;
; 0.052  ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 0.941      ;
; 0.052  ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.005      ; 0.940      ;
; 0.063  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.start   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.005      ; 0.929      ;
; 0.085  ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.005      ; 0.907      ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clk_50'                                                                                                                                              ;
+-------+-----------------------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                         ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; 0.150 ; CIC_SRAM_controller:inst|clk_25               ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 1.649      ; 2.018      ;
; 0.179 ; divisor:inst2|cuenta[0]                       ; divisor:inst2|cuenta[0]         ; Clk_50                          ; Clk_50      ; 0.000        ; 0.051      ; 0.314      ;
; 0.181 ; divisor:inst2|cuenta[1]                       ; divisor:inst2|cuenta[1]         ; Clk_50                          ; Clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; divisor:inst2|cuenta[2]                       ; divisor:inst2|cuenta[2]         ; Clk_50                          ; Clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.251 ; divisor:inst2|cuenta[2]                       ; divisor:inst2|enable            ; Clk_50                          ; Clk_50      ; 0.000        ; 0.042      ; 0.377      ;
; 0.275 ; Sram_CIC_3:inst1|add_count[1]                 ; sram:inst3|SRAM_ADDR[1]         ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.147      ; 0.536      ;
; 0.280 ; Sram_CIC_3:inst1|add_count[19]                ; sram:inst3|SRAM_ADDR[19]        ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.155      ; 0.549      ;
; 0.281 ; Sram_CIC_3:inst1|add_count[18]                ; sram:inst3|SRAM_ADDR[18]        ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.155      ; 0.550      ;
; 0.297 ; divisor:inst2|cuenta[1]                       ; divisor:inst2|cuenta[2]         ; Clk_50                          ; Clk_50      ; 0.000        ; 0.042      ; 0.423      ;
; 0.308 ; divisor:inst2|cuenta[2]                       ; divisor:inst2|cuenta[1]         ; Clk_50                          ; Clk_50      ; 0.000        ; 0.042      ; 0.434      ;
; 0.308 ; divisor:inst2|cuenta[1]                       ; divisor:inst2|enable            ; Clk_50                          ; Clk_50      ; 0.000        ; 0.042      ; 0.434      ;
; 0.318 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[2]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.146      ; 0.578      ;
; 0.320 ; Sram_CIC_3:inst1|clk_int                      ; Sram_CIC_3:inst1|clk_int        ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 1.662      ; 2.201      ;
; 0.324 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[4]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.147      ; 0.585      ;
; 0.325 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[5]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.147      ; 0.586      ;
; 0.326 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[16]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.147      ; 0.587      ;
; 0.326 ; divisor:inst2|clk_int                         ; divisor:inst2|clk_int           ; divisor:inst2|clk_int           ; Clk_50      ; 0.000        ; 1.661      ; 2.206      ;
; 0.328 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[0]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.146      ; 0.588      ;
; 0.333 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[2]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.146      ; 0.593      ;
; 0.335 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[6]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.146      ; 0.595      ;
; 0.339 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[0]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.146      ; 0.599      ;
; 0.340 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[15]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.146      ; 0.600      ;
; 0.342 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[17]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.146      ; 0.602      ;
; 0.350 ; Sram_CIC_3:inst1|add_count[10]                ; sram:inst3|SRAM_ADDR[10]        ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.143      ; 0.607      ;
; 0.356 ; Sram_CIC_3:inst1|state.escritura              ; sram:inst3|SRAM_DQ[5]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.153      ; 0.623      ;
; 0.362 ; CIC_SRAM_controller:inst|count_errase[9]      ; sram:inst3|SRAM_ADDR[9]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.144      ; 0.620      ;
; 0.366 ; Sram_CIC_3:inst1|state.escritura              ; sram:inst3|SRAM_DQ[6]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.147      ; 0.627      ;
; 0.371 ; Sram_CIC_3:inst1|state.escritura              ; sram:inst3|SRAM_DQ[7]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.147      ; 0.632      ;
; 0.372 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_DQ[5]~reg0      ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.146      ; 0.632      ;
; 0.373 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[19]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.141      ; 0.628      ;
; 0.373 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[17]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.146      ; 0.633      ;
; 0.374 ; Sram_CIC_3:inst1|data_reg[4]                  ; sram:inst3|SRAM_DQ[4]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.147      ; 0.635      ;
; 0.375 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[6]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.146      ; 0.635      ;
; 0.376 ; Sram_CIC_3:inst1|data_reg[6]                  ; sram:inst3|SRAM_DQ[6]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.147      ; 0.637      ;
; 0.377 ; Sram_CIC_3:inst1|data_reg[1]                  ; sram:inst3|SRAM_DQ[1]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.147      ; 0.638      ;
; 0.378 ; Sram_CIC_3:inst1|data_reg[3]                  ; sram:inst3|SRAM_DQ[3]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.147      ; 0.639      ;
; 0.379 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[7]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.144      ; 0.637      ;
; 0.379 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[3]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.144      ; 0.637      ;
; 0.380 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[15]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.146      ; 0.640      ;
; 0.387 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[3]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.144      ; 0.645      ;
; 0.389 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[7]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.144      ; 0.647      ;
; 0.389 ; Sram_CIC_3:inst1|data_reg[2]                  ; sram:inst3|SRAM_DQ[2]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.147      ; 0.650      ;
; 0.390 ; CIC_SRAM_controller:inst|state.errase         ; sram:inst3|SRAM_ADDR[18]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.141      ; 0.645      ;
; 0.390 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[19]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.144      ; 0.648      ;
; 0.390 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[18]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.144      ; 0.648      ;
; 0.390 ; divisor:inst2|cuenta[0]                       ; divisor:inst2|cuenta[1]         ; Clk_50                          ; Clk_50      ; 0.000        ; -0.153     ; 0.321      ;
; 0.391 ; divisor:inst2|cuenta[0]                       ; divisor:inst2|cuenta[2]         ; Clk_50                          ; Clk_50      ; 0.000        ; -0.153     ; 0.322      ;
; 0.391 ; divisor:inst2|cuenta[0]                       ; divisor:inst2|enable            ; Clk_50                          ; Clk_50      ; 0.000        ; -0.153     ; 0.322      ;
; 0.393 ; Sram_CIC_3:inst1|data_reg[7]                  ; sram:inst3|SRAM_DQ[7]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.147      ; 0.654      ;
; 0.394 ; Sram_CIC_3:inst1|data_reg[0]                  ; sram:inst3|SRAM_DQ[0]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.147      ; 0.655      ;
; 0.396 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[16]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.147      ; 0.657      ;
; 0.398 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[9]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.147      ; 0.659      ;
; 0.399 ; CIC_SRAM_controller:inst|count_errase[8]      ; sram:inst3|SRAM_ADDR[8]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.144      ; 0.657      ;
; 0.399 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[5]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.147      ; 0.660      ;
; 0.401 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[11]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.147      ; 0.662      ;
; 0.403 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[13]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.147      ; 0.664      ;
; 0.403 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[13]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.147      ; 0.664      ;
; 0.405 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[14]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.147      ; 0.666      ;
; 0.406 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[8]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.147      ; 0.667      ;
; 0.406 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[11]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.147      ; 0.667      ;
; 0.407 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[8]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.147      ; 0.668      ;
; 0.408 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[4]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.147      ; 0.669      ;
; 0.416 ; Sram_CIC_3:inst1|data_reg[5]                  ; sram:inst3|SRAM_DQ[5]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.153      ; 0.683      ;
; 0.420 ; Sram_CIC_3:inst1|state.escritura              ; sram:inst3|SRAM_DQ[3]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.147      ; 0.681      ;
; 0.421 ; Sram_CIC_3:inst1|add_count[9]                 ; sram:inst3|SRAM_ADDR[9]         ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.162      ; 0.697      ;
; 0.423 ; Sram_CIC_3:inst1|state.escritura              ; sram:inst3|SRAM_DQ[4]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.147      ; 0.684      ;
; 0.423 ; Sram_CIC_3:inst1|state.escritura              ; sram:inst3|SRAM_DQ[1]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.147      ; 0.684      ;
; 0.423 ; Sram_CIC_3:inst1|state.escritura              ; sram:inst3|SRAM_DQ[2]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.147      ; 0.684      ;
; 0.423 ; Sram_CIC_3:inst1|state.escritura              ; sram:inst3|SRAM_DQ[0]~reg0      ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.147      ; 0.684      ;
; 0.425 ; Sram_CIC_3:inst1|add_count[0]                 ; sram:inst3|SRAM_ADDR[0]         ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.163      ; 0.702      ;
; 0.426 ; Sram_CIC_3:inst1|add_count[17]                ; sram:inst3|SRAM_ADDR[17]        ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.157      ; 0.697      ;
; 0.427 ; Sram_CIC_3:inst1|add_count[7]                 ; sram:inst3|SRAM_ADDR[7]         ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.159      ; 0.700      ;
; 0.430 ; Sram_CIC_3:inst1|add_count[15]                ; sram:inst3|SRAM_ADDR[15]        ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.157      ; 0.701      ;
; 0.430 ; Sram_CIC_3:inst1|add_count[8]                 ; sram:inst3|SRAM_ADDR[8]         ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.162      ; 0.706      ;
; 0.431 ; Sram_CIC_3:inst1|add_count[13]                ; sram:inst3|SRAM_ADDR[13]        ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.158      ; 0.703      ;
; 0.433 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[6]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.146      ; 0.693      ;
; 0.433 ; Sram_CIC_3:inst1|add_count[6]                 ; sram:inst3|SRAM_ADDR[6]         ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.161      ; 0.708      ;
; 0.433 ; Sram_CIC_3:inst1|add_count[2]                 ; sram:inst3|SRAM_ADDR[2]         ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.161      ; 0.708      ;
; 0.434 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[0]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.146      ; 0.694      ;
; 0.434 ; Sram_CIC_3:inst1|add_count[3]                 ; sram:inst3|SRAM_ADDR[3]         ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.159      ; 0.707      ;
; 0.435 ; CIC_SRAM_controller:inst|count_errase[5]      ; sram:inst3|SRAM_ADDR[5]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.144      ; 0.693      ;
; 0.435 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_DQ[5]~reg0      ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.146      ; 0.695      ;
; 0.435 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[17]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.146      ; 0.695      ;
; 0.435 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[15]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.146      ; 0.695      ;
; 0.437 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|S_ACTION             ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.134      ; 0.685      ;
; 0.437 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[2]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.146      ; 0.697      ;
; 0.437 ; Sram_CIC_3:inst1|add_count[12]                ; sram:inst3|SRAM_ADDR[12]        ; Sram_CIC_3:inst1|clk_int        ; Clk_50      ; 0.000        ; 0.143      ; 0.694      ;
; 0.438 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_DQ[14]~en       ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.134      ; 0.686      ;
; 0.439 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[13]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.147      ; 0.700      ;
; 0.440 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[7]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.144      ; 0.698      ;
; 0.440 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[11]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.147      ; 0.701      ;
; 0.441 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[10]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.132      ; 0.687      ;
; 0.441 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[1]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.132      ; 0.687      ;
; 0.441 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[8]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.147      ; 0.702      ;
; 0.442 ; CIC_SRAM_controller:inst|state.lectura        ; sram:inst3|SRAM_ADDR[12]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.132      ; 0.688      ;
; 0.444 ; CIC_SRAM_controller:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[3]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.144      ; 0.702      ;
; 0.446 ; CIC_SRAM_controller:inst|state.reset_state    ; sram:inst3|S_ACTION             ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.147      ; 0.707      ;
; 0.453 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[19]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.144      ; 0.711      ;
; 0.453 ; CIC_SRAM_controller:inst|state.escritura      ; sram:inst3|SRAM_ADDR[18]        ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.144      ; 0.711      ;
; 0.455 ; CIC_SRAM_controller:inst|count_errase[6]      ; sram:inst3|SRAM_ADDR[6]         ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.143      ; 0.712      ;
+-------+-----------------------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.181 ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.314      ;
; 0.191 ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.317      ;
; 0.193 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.319      ;
; 0.212 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 0.467      ;
; 0.212 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 0.467      ;
; 0.213 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.339      ;
; 0.242 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.150      ; 0.496      ;
; 0.248 ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.374      ;
; 0.254 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.150      ; 0.508      ;
; 0.261 ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.150      ; 0.516      ;
; 0.269 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.395      ;
; 0.270 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.396      ;
; 0.272 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.398      ;
; 0.274 ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.400      ;
; 0.283 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.150      ; 0.537      ;
; 0.297 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.150      ; 0.551      ;
; 0.305 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.150      ; 0.559      ;
; 0.320 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.150      ; 0.574      ;
; 0.324 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.450      ;
; 0.336 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.462      ;
; 0.349 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 0.604      ;
; 0.361 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 0.616      ;
; 0.375 ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.501      ;
; 0.377 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.503      ;
; 0.380 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.506      ;
; 0.386 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.150      ; 0.640      ;
; 0.390 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.516      ;
; 0.393 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.150      ; 0.647      ;
; 0.399 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 0.654      ;
; 0.399 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.525      ;
; 0.399 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.525      ;
; 0.400 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 0.655      ;
; 0.404 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.530      ;
; 0.412 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.538      ;
; 0.413 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.539      ;
; 0.414 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.540      ;
; 0.420 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.150      ; 0.674      ;
; 0.457 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.150      ; 0.711      ;
; 0.479 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 0.734      ;
; 0.489 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.615      ;
; 0.495 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.150      ; 0.749      ;
; 0.504 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 0.759      ;
; 0.510 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.635      ;
; 0.525 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.651      ;
; 0.527 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.150      ; 0.781      ;
; 0.529 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.150      ; 0.783      ;
; 0.532 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.150      ; 0.786      ;
; 0.534 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.660      ;
; 0.535 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 0.790      ;
; 0.537 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 0.792      ;
; 0.540 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 0.795      ;
; 0.540 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 0.795      ;
; 0.542 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.150      ; 0.796      ;
; 0.557 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 0.812      ;
; 0.575 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.700      ;
; 0.594 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 0.849      ;
; 0.599 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.150      ; 0.853      ;
; 0.616 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 0.871      ;
; 0.627 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.753      ;
; 0.632 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.150      ; 0.886      ;
; 0.654 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.150      ; 0.908      ;
; 0.667 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.150      ; 0.921      ;
; 0.671 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.150      ; 0.925      ;
; 0.673 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.150      ; 0.927      ;
; 0.683 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.808      ;
; 0.685 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 0.940      ;
; 0.689 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.150      ; 0.943      ;
; 0.705 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 0.958      ;
; 0.706 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.832      ;
; 0.706 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.832      ;
; 0.706 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.832      ;
; 0.707 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 0.960      ;
; 0.730 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.855      ;
; 0.738 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 0.991      ;
; 0.746 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.150      ; 1.000      ;
; 0.747 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.000      ;
; 0.756 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.009      ;
; 0.781 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.906      ;
; 0.789 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.042      ;
; 0.803 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.150      ; 1.057      ;
; 0.824 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 1.079      ;
; 0.824 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 1.079      ;
; 0.824 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 1.079      ;
; 0.827 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.952      ;
; 0.830 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.083      ;
; 0.837 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.090      ;
; 0.839 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.092      ;
; 0.840 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.093      ;
; 0.851 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.104      ;
; 0.852 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.152      ; 1.108      ;
; 0.852 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.152      ; 1.108      ;
; 0.852 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.152      ; 1.108      ;
; 0.852 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.152      ; 1.108      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.314      ;
; 0.203 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.329      ;
; 0.259 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.385      ;
; 0.271 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.397      ;
; 0.301 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.427      ;
; 0.324 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.450      ;
; 0.330 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.456      ;
; 0.330 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.456      ;
; 0.332 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.458      ;
; 0.347 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.473      ;
; 0.355 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.481      ;
; 0.367 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.493      ;
; 0.402 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.527      ;
; 0.416 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.541      ;
; 0.423 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.007     ; 0.520      ;
; 0.449 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.575      ;
; 0.451 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.577      ;
; 0.452 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.578      ;
; 0.492 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.618      ;
; 0.496 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.622      ;
; 0.497 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.623      ;
; 0.498 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.623      ;
; 0.500 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.626      ;
; 0.501 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.627      ;
; 0.512 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.638      ;
; 0.527 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.007     ; 0.624      ;
; 0.539 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.043      ; 0.666      ;
; 0.545 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.671      ;
; 0.549 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.675      ;
; 0.551 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.677      ;
; 0.551 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.677      ;
; 0.552 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.678      ;
; 0.554 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.680      ;
; 0.554 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.680      ;
; 0.557 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.683      ;
; 0.559 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.685      ;
; 0.579 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.704      ;
; 0.596 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.722      ;
; 0.597 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.723      ;
; 0.598 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.724      ;
; 0.599 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.725      ;
; 0.600 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.725      ;
; 0.616 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.742      ;
; 0.621 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.747      ;
; 0.667 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.792      ;
; 0.670 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.795      ;
; 0.692 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.818      ;
; 0.693 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.791      ;
; 0.696 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.822      ;
; 0.698 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.824      ;
; 0.698 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.824      ;
; 0.699 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.825      ;
; 0.700 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.825      ;
; 0.701 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.827      ;
; 0.701 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.827      ;
; 0.703 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.828      ;
; 0.704 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.830      ;
; 0.706 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.832      ;
; 0.715 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.813      ;
; 0.716 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.814      ;
; 0.718 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.816      ;
; 0.719 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.817      ;
; 0.719 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.817      ;
; 0.722 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.820      ;
; 0.722 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.820      ;
; 0.725 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.823      ;
; 0.727 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.825      ;
; 0.728 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.826      ;
; 0.744 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.842      ;
; 0.748 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.846      ;
; 0.751 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.849      ;
; 0.754 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.852      ;
; 0.755 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.853      ;
; 0.756 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.854      ;
; 0.757 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.855      ;
; 0.757 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.855      ;
; 0.758 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.856      ;
; 0.780 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.906      ;
; 0.795 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.920      ;
; 0.799 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.924      ;
; 0.801 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.926      ;
; 0.804 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.929      ;
; 0.814 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.912      ;
; 0.817 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.915      ;
; 0.819 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.917      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.314      ;
; 0.276 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.402      ;
; 0.294 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.420      ;
; 0.303 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.429      ;
; 0.305 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.431      ;
; 0.337 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.000        ; 1.559      ; 2.105      ;
; 0.337 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.463      ;
; 0.375 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.000        ; 1.559      ; 2.143      ;
; 0.420 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.546      ;
; 0.438 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.564      ;
; 0.441 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.567      ;
; 0.451 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.577      ;
; 0.456 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.582      ;
; 0.461 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.587      ;
; 0.464 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.590      ;
; 0.474 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.600      ;
; 0.492 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.618      ;
; 0.503 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.629      ;
; 0.503 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.629      ;
; 0.528 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.654      ;
; 0.549 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.675      ;
; 0.549 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.675      ;
; 0.551 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.677      ;
; 0.563 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.689      ;
; 0.564 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.690      ;
; 0.565 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.691      ;
; 0.612 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.738      ;
; 0.613 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.739      ;
; 0.623 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.749      ;
; 0.678 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.804      ;
; 0.679 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.805      ;
; 0.720 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.846      ;
; 0.720 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.846      ;
; 0.721 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.847      ;
; 0.754 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.880      ;
; 0.756 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.882      ;
; 0.976 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; -0.500       ; 1.559      ; 2.244      ;
; 1.086 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; -0.500       ; 1.559      ; 2.354      ;
; 1.198 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 1.324      ;
; 1.199 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 1.325      ;
; 1.232 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 1.358      ;
; 1.267 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 1.393      ;
; 1.307 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 1.433      ;
; 1.355 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 1.481      ;
; 1.367 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 1.493      ;
; 1.374 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 1.500      ;
; 1.407 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 1.533      ;
; 1.441 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 1.567      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CIC_SRAM_controller:inst|clk_25'                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.182 ; CIC_SRAM_controller:inst|state.trigger_camara     ; CIC_SRAM_controller:inst|state.trigger_camara     ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.307      ;
; 0.189 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.314      ;
; 0.194 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.319      ;
; 0.204 ; CIC_SRAM_controller:inst|count_errase[19]         ; CIC_SRAM_controller:inst|count_errase[19]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.329      ;
; 0.207 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.332      ;
; 0.209 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.334      ;
; 0.288 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.413      ;
; 0.303 ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.427      ;
; 0.305 ; CIC_SRAM_controller:inst|count_errase[16]         ; CIC_SRAM_controller:inst|count_errase[16]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.430      ;
; 0.305 ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.430      ;
; 0.305 ; CIC_SRAM_controller:inst|count_errase[18]         ; CIC_SRAM_controller:inst|count_errase[18]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.430      ;
; 0.305 ; CIC_SRAM_controller:inst|count_errase[6]          ; CIC_SRAM_controller:inst|count_errase[6]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.429      ;
; 0.305 ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.429      ;
; 0.305 ; CIC_SRAM_controller:inst|count_errase[8]          ; CIC_SRAM_controller:inst|count_errase[8]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.429      ;
; 0.305 ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.429      ;
; 0.306 ; CIC_SRAM_controller:inst|count_errase[15]         ; CIC_SRAM_controller:inst|count_errase[15]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.431      ;
; 0.306 ; CIC_SRAM_controller:inst|count_errase[2]          ; CIC_SRAM_controller:inst|count_errase[2]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.430      ;
; 0.306 ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.430      ;
; 0.306 ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.430      ;
; 0.306 ; CIC_SRAM_controller:inst|state.trigger_camara     ; CIC_SRAM_controller:inst|state.escritura          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.431      ;
; 0.307 ; CIC_SRAM_controller:inst|count_errase[17]         ; CIC_SRAM_controller:inst|count_errase[17]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.432      ;
; 0.312 ; CIC_SRAM_controller:inst|count_errase[1]          ; CIC_SRAM_controller:inst|count_errase[1]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.436      ;
; 0.313 ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|count_errase[1]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.437      ;
; 0.324 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.449      ;
; 0.325 ; CIC_SRAM_controller:inst|state.errase             ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.449      ;
; 0.379 ; CIC_SRAM_controller:inst|count_errase[12]         ; CIC_SRAM_controller:inst|count_errase[12]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.504      ;
; 0.380 ; CIC_SRAM_controller:inst|state.lectura            ; CIC_SRAM_controller:inst|state.errase             ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.043      ; 0.507      ;
; 0.382 ; CIC_SRAM_controller:inst|count_errase[14]         ; CIC_SRAM_controller:inst|count_errase[14]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.507      ;
; 0.454 ; CIC_SRAM_controller:inst|count_errase[18]         ; CIC_SRAM_controller:inst|count_errase[19]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.579      ;
; 0.454 ; CIC_SRAM_controller:inst|count_errase[6]          ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.578      ;
; 0.454 ; CIC_SRAM_controller:inst|count_errase[8]          ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.578      ;
; 0.454 ; CIC_SRAM_controller:inst|count_errase[16]         ; CIC_SRAM_controller:inst|count_errase[17]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.579      ;
; 0.455 ; CIC_SRAM_controller:inst|count_errase[2]          ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.579      ;
; 0.455 ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.579      ;
; 0.461 ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.585      ;
; 0.463 ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|count_errase[8]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.587      ;
; 0.463 ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|count_errase[14]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.588      ;
; 0.464 ; CIC_SRAM_controller:inst|count_errase[15]         ; CIC_SRAM_controller:inst|count_errase[16]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.589      ;
; 0.464 ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|count_errase[6]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.588      ;
; 0.464 ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.588      ;
; 0.465 ; CIC_SRAM_controller:inst|count_errase[17]         ; CIC_SRAM_controller:inst|count_errase[18]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.590      ;
; 0.465 ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|count_errase[2]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.589      ;
; 0.465 ; CIC_SRAM_controller:inst|count_errase[1]          ; CIC_SRAM_controller:inst|count_errase[2]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.589      ;
; 0.466 ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|count_errase[15]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.591      ;
; 0.466 ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.590      ;
; 0.467 ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.591      ;
; 0.467 ; CIC_SRAM_controller:inst|count_errase[15]         ; CIC_SRAM_controller:inst|count_errase[17]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.592      ;
; 0.468 ; CIC_SRAM_controller:inst|count_errase[17]         ; CIC_SRAM_controller:inst|count_errase[19]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.593      ;
; 0.468 ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.592      ;
; 0.468 ; CIC_SRAM_controller:inst|count_errase[1]          ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.592      ;
; 0.501 ; Sram_CIC_3:inst1|state.fin                        ; CIC_SRAM_controller:inst|state.lectura            ; Sram_CIC_3:inst1|clk_int        ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.079      ; 0.684      ;
; 0.507 ; Sram_CIC_3:inst1|state.fin                        ; CIC_SRAM_controller:inst|state.trigger_wait       ; Sram_CIC_3:inst1|clk_int        ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.077      ; 0.688      ;
; 0.517 ; CIC_SRAM_controller:inst|count_errase[6]          ; CIC_SRAM_controller:inst|count_errase[8]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.641      ;
; 0.517 ; CIC_SRAM_controller:inst|count_errase[16]         ; CIC_SRAM_controller:inst|count_errase[18]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.642      ;
; 0.518 ; CIC_SRAM_controller:inst|count_errase[2]          ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.642      ;
; 0.518 ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|count_errase[6]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.642      ;
; 0.520 ; CIC_SRAM_controller:inst|count_errase[6]          ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.644      ;
; 0.520 ; CIC_SRAM_controller:inst|count_errase[16]         ; CIC_SRAM_controller:inst|count_errase[19]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.645      ;
; 0.521 ; CIC_SRAM_controller:inst|count_errase[2]          ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.645      ;
; 0.521 ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.645      ;
; 0.525 ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|count_errase[12]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.044      ; 0.653      ;
; 0.527 ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|count_errase[6]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.651      ;
; 0.528 ; CIC_SRAM_controller:inst|count_errase[12]         ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.653      ;
; 0.528 ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.044      ; 0.656      ;
; 0.529 ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|count_errase[16]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.654      ;
; 0.530 ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|count_errase[8]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.654      ;
; 0.530 ; CIC_SRAM_controller:inst|count_errase[15]         ; CIC_SRAM_controller:inst|count_errase[18]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.655      ;
; 0.530 ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.654      ;
; 0.531 ; CIC_SRAM_controller:inst|count_errase[14]         ; CIC_SRAM_controller:inst|count_errase[15]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.656      ;
; 0.531 ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.655      ;
; 0.531 ; CIC_SRAM_controller:inst|count_errase[1]          ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.655      ;
; 0.532 ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|count_errase[17]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.657      ;
; 0.533 ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.657      ;
; 0.533 ; CIC_SRAM_controller:inst|count_errase[15]         ; CIC_SRAM_controller:inst|count_errase[19]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.658      ;
; 0.534 ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.658      ;
; 0.534 ; CIC_SRAM_controller:inst|count_errase[1]          ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.658      ;
; 0.535 ; CIC_SRAM_controller:inst|state.wait_done          ; CIC_SRAM_controller:inst|state.wait_done          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.659      ;
; 0.542 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller:inst|state.trigger_camara     ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.035      ; 0.661      ;
; 0.548 ; Sram_CIC_3:inst1|state.fin                        ; CIC_SRAM_controller:inst|state.escritura          ; Sram_CIC_3:inst1|clk_int        ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.079      ; 0.731      ;
; 0.560 ; CIC_SRAM_controller:inst|count_errase[10]         ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.684      ;
; 0.578 ; CIC_SRAM_controller:inst|count_errase[11]         ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.702      ;
; 0.579 ; CIC_SRAM_controller:inst|count_errase[8]          ; CIC_SRAM_controller:inst|count_errase[12]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.044      ; 0.707      ;
; 0.582 ; CIC_SRAM_controller:inst|count_errase[8]          ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.044      ; 0.710      ;
; 0.584 ; CIC_SRAM_controller:inst|count_errase[2]          ; CIC_SRAM_controller:inst|count_errase[6]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.708      ;
; 0.584 ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|count_errase[8]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.708      ;
; 0.587 ; CIC_SRAM_controller:inst|count_errase[2]          ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.711      ;
; 0.587 ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.711      ;
; 0.591 ; CIC_SRAM_controller:inst|count_errase[12]         ; CIC_SRAM_controller:inst|count_errase[14]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.716      ;
; 0.591 ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|count_errase[12]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.044      ; 0.719      ;
; 0.591 ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|count_errase[14]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.044      ; 0.719      ;
; 0.593 ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|count_errase[8]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.717      ;
; 0.594 ; CIC_SRAM_controller:inst|count_errase[12]         ; CIC_SRAM_controller:inst|count_errase[15]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.719      ;
; 0.594 ; CIC_SRAM_controller:inst|count_errase[14]         ; CIC_SRAM_controller:inst|count_errase[16]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.719      ;
; 0.594 ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.044      ; 0.722      ;
; 0.594 ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|count_errase[15]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.044      ; 0.722      ;
; 0.595 ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|count_errase[18]         ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.041      ; 0.720      ;
; 0.596 ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|clk_25 ; CIC_SRAM_controller:inst|clk_25 ; 0.000        ; 0.040      ; 0.720      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Sram_CIC_3:inst1|clk_int'                                                                                                                                ;
+-------+---------------------------------------+---------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.182 ; Sram_CIC_3:inst1|state.fin            ; Sram_CIC_3:inst1|state.fin            ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sram_CIC_3:inst1|state.idle           ; Sram_CIC_3:inst1|state.idle           ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.307      ;
; 0.300 ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.425      ;
; 0.302 ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.427      ;
; 0.368 ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.493      ;
; 0.369 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.493      ;
; 0.370 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.494      ;
; 0.377 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.501      ;
; 0.378 ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.504      ;
; 0.384 ; Sram_CIC_3:inst1|state.escritura      ; Sram_CIC_3:inst1|state.espero_proximo ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.510      ;
; 0.449 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.574      ;
; 0.450 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.574      ;
; 0.450 ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.575      ;
; 0.451 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.576      ;
; 0.451 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.575      ;
; 0.451 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.575      ;
; 0.451 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.575      ;
; 0.460 ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.585      ;
; 0.461 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.585      ;
; 0.463 ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.588      ;
; 0.464 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.588      ;
; 0.467 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.592      ;
; 0.475 ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.600      ;
; 0.485 ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.610      ;
; 0.505 ; Sram_CIC_3:inst1|state.espero_proximo ; Sram_CIC_3:inst1|state.escritura      ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.629      ;
; 0.508 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.045      ; 0.637      ;
; 0.511 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.045      ; 0.640      ;
; 0.512 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.637      ;
; 0.512 ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.637      ;
; 0.513 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.638      ;
; 0.514 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.639      ;
; 0.514 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.638      ;
; 0.514 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.638      ;
; 0.514 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.638      ;
; 0.515 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.640      ;
; 0.515 ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.640      ;
; 0.516 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.641      ;
; 0.517 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.642      ;
; 0.517 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.641      ;
; 0.517 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.641      ;
; 0.517 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.641      ;
; 0.527 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.651      ;
; 0.527 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.651      ;
; 0.528 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.652      ;
; 0.529 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.653      ;
; 0.530 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.654      ;
; 0.530 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.654      ;
; 0.531 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.655      ;
; 0.531 ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.657      ;
; 0.532 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.656      ;
; 0.534 ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.660      ;
; 0.566 ; Sram_CIC_3:inst1|state.espero_proximo ; Sram_CIC_3:inst1|state.espero_proximo ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.691      ;
; 0.574 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.045      ; 0.703      ;
; 0.575 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.045      ; 0.704      ;
; 0.577 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.045      ; 0.706      ;
; 0.578 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.045      ; 0.707      ;
; 0.578 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.703      ;
; 0.579 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.704      ;
; 0.580 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.705      ;
; 0.580 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.704      ;
; 0.580 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.704      ;
; 0.581 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.706      ;
; 0.582 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.707      ;
; 0.583 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.708      ;
; 0.583 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.707      ;
; 0.583 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.707      ;
; 0.588 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.045      ; 0.717      ;
; 0.591 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.045      ; 0.720      ;
; 0.593 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.717      ;
; 0.594 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.718      ;
; 0.595 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.719      ;
; 0.596 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.720      ;
; 0.597 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.721      ;
; 0.597 ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.723      ;
; 0.598 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.722      ;
; 0.600 ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.726      ;
; 0.625 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.750      ;
; 0.628 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.753      ;
; 0.633 ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.758      ;
; 0.636 ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.761      ;
; 0.640 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.045      ; 0.769      ;
; 0.641 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.045      ; 0.770      ;
; 0.641 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.045      ; 0.770      ;
; 0.643 ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.768      ;
; 0.643 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.045      ; 0.772      ;
; 0.644 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.045      ; 0.773      ;
; 0.644 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.045      ; 0.773      ;
; 0.644 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.769      ;
+-------+---------------------------------------+---------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Pix_clk'                                                                                                                                              ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.300 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.058      ; 0.442      ;
; 0.316 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.424      ;
; 0.318 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.426      ;
; 0.318 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.426      ;
; 0.320 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.428      ;
; 0.321 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.429      ;
; 0.321 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.429      ;
; 0.322 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.430      ;
; 0.322 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.430      ;
; 0.322 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.430      ;
; 0.322 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.430      ;
; 0.323 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.431      ;
; 0.324 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.432      ;
; 0.328 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.436      ;
; 0.329 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.437      ;
; 0.330 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.438      ;
; 0.331 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.439      ;
; 0.333 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.441      ;
; 0.377 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 0.573      ;
; 0.390 ; Capture_Input_Controller:inst4|pix_count_int[20] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.498      ;
; 0.391 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 0.587      ;
; 0.398 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.506      ;
; 0.440 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 0.636      ;
; 0.443 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 0.639      ;
; 0.453 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.058      ; 0.595      ;
; 0.454 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 0.650      ;
; 0.455 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 0.651      ;
; 0.456 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.058      ; 0.598      ;
; 0.457 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 0.653      ;
; 0.461 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 0.657      ;
; 0.465 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.578      ;
; 0.466 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.578      ;
; 0.467 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.579      ;
; 0.467 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.579      ;
; 0.471 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.584      ;
; 0.471 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.033      ; 0.588      ;
; 0.472 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.584      ;
; 0.473 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.585      ;
; 0.473 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.586      ;
; 0.474 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.587      ;
; 0.474 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.587      ;
; 0.476 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.588      ;
; 0.476 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.588      ;
; 0.476 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.589      ;
; 0.476 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.589      ;
; 0.477 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.589      ;
; 0.477 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.590      ;
; 0.479 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.591      ;
; 0.479 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.591      ;
; 0.479 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.592      ;
; 0.480 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.592      ;
; 0.483 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.591      ;
; 0.485 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.597      ;
; 0.486 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.599      ;
; 0.488 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.600      ;
; 0.489 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.602      ;
; 0.506 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 0.702      ;
; 0.509 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 0.705      ;
; 0.514 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 0.710      ;
; 0.518 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 0.714      ;
; 0.519 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.058      ; 0.661      ;
; 0.520 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 0.716      ;
; 0.521 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 0.717      ;
; 0.522 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.058      ; 0.664      ;
; 0.523 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 0.719      ;
; 0.524 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 0.720      ;
; 0.527 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 0.723      ;
; 0.528 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.641      ;
; 0.529 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.641      ;
; 0.530 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.642      ;
; 0.530 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.642      ;
; 0.531 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.644      ;
; 0.532 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.644      ;
; 0.533 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.645      ;
; 0.533 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.645      ;
; 0.536 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 0.732      ;
; 0.536 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.648      ;
; 0.537 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.650      ;
; 0.537 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.650      ;
; 0.539 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.652      ;
; 0.542 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.654      ;
; 0.542 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.654      ;
; 0.542 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.655      ;
; 0.542 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.655      ;
; 0.542 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.655      ;
; 0.543 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.655      ;
; 0.545 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.657      ;
; 0.545 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.658      ;
; 0.546 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.658      ;
; 0.551 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.663      ;
; 0.552 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.665      ;
; 0.554 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.666      ;
; 0.555 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.668      ;
; 0.572 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 0.768      ;
; 0.575 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 0.771      ;
; 0.577 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 0.773      ;
; 0.580 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 0.776      ;
; 0.581 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 0.777      ;
; 0.584 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 0.780      ;
; 0.585 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.058      ; 0.727      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Pix_clk'                                                                                                                                                            ;
+--------+------------------------------------------------+--------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                          ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+--------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -0.412 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.340      ; 1.229      ;
; -0.387 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.365      ; 1.229      ;
; -0.387 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.365      ; 1.229      ;
; -0.387 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.365      ; 1.229      ;
; -0.387 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.365      ; 1.229      ;
; -0.387 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.365      ; 1.229      ;
; -0.387 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.365      ; 1.229      ;
; -0.387 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.365      ; 1.229      ;
; -0.387 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.365      ; 1.229      ;
; -0.387 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.365      ; 1.229      ;
; -0.387 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.365      ; 1.229      ;
; -0.176 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.409      ; 1.062      ;
; -0.176 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.409      ; 1.062      ;
; -0.176 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.409      ; 1.062      ;
; -0.176 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.409      ; 1.062      ;
; -0.176 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.409      ; 1.062      ;
; -0.176 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.409      ; 1.062      ;
; -0.176 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.409      ; 1.062      ;
; -0.176 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.409      ; 1.062      ;
; -0.176 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.409      ; 1.062      ;
; -0.176 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.409      ; 1.062      ;
+--------+------------------------------------------------+--------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Sram_CIC_3:inst1|clk_int'                                                                                                                                             ;
+--------+------------------------------------------------+---------------------------------------+---------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                               ; Launch Clock                    ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+---------------------------------------+---------------------------------+--------------------------+--------------+------------+------------+
; -0.331 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[0]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.079     ; 1.239      ;
; -0.310 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[1]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.077     ; 1.220      ;
; -0.310 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[2]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.077     ; 1.220      ;
; -0.310 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[3]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.077     ; 1.220      ;
; -0.310 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[4]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.077     ; 1.220      ;
; -0.310 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[5]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.077     ; 1.220      ;
; -0.310 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[6]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.077     ; 1.220      ;
; -0.310 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[7]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.077     ; 1.220      ;
; -0.310 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[8]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.077     ; 1.220      ;
; -0.310 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[9]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.077     ; 1.220      ;
; -0.291 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.fin            ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.069     ; 1.209      ;
; -0.291 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.escritura      ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.069     ; 1.209      ;
; -0.291 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[7]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.069     ; 1.209      ;
; -0.291 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[6]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.069     ; 1.209      ;
; -0.291 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[5]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.069     ; 1.209      ;
; -0.291 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[4]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.069     ; 1.209      ;
; -0.291 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[3]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.069     ; 1.209      ;
; -0.291 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[2]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.069     ; 1.209      ;
; -0.291 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[1]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.069     ; 1.209      ;
; -0.291 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[0]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.069     ; 1.209      ;
; -0.281 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.espero_proximo ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.068     ; 1.200      ;
; -0.130 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.idle           ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.074     ; 1.043      ;
; -0.049 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[10]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.073     ; 0.963      ;
; -0.049 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[11]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.073     ; 0.963      ;
; -0.049 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[12]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.073     ; 0.963      ;
; -0.049 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[13]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.073     ; 0.963      ;
; -0.049 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[14]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.073     ; 0.963      ;
; -0.049 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[15]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.073     ; 0.963      ;
; -0.049 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[16]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.073     ; 0.963      ;
; -0.049 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[17]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.073     ; 0.963      ;
; -0.049 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[18]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.073     ; 0.963      ;
; -0.049 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[19]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.073     ; 0.963      ;
+--------+------------------------------------------------+---------------------------------------+---------------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -0.268 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.151     ; 1.104      ;
; -0.268 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.151     ; 1.104      ;
; -0.194 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.149     ; 1.032      ;
; -0.194 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.149     ; 1.032      ;
; -0.194 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.149     ; 1.032      ;
; -0.194 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.149     ; 1.032      ;
; -0.106 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 0.943      ;
; -0.106 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 0.943      ;
; -0.106 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 0.943      ;
; -0.106 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 0.943      ;
; -0.106 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 0.943      ;
; -0.106 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 0.943      ;
; -0.106 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 0.943      ;
; -0.106 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 0.943      ;
; -0.106 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 0.943      ;
; -0.040 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 0.877      ;
; -0.040 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 0.877      ;
; -0.040 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 0.877      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Clk_50'                                                                                                                                 ;
+-------+--------------------------------------------+---------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                   ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------+---------------------------------+-------------+--------------+------------+------------+
; 0.149 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[14]~en ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.016      ; 0.844      ;
; 0.149 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_LB_N      ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.016      ; 0.844      ;
; 0.149 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_UB_N      ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.016      ; 0.844      ;
; 0.283 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[0]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 0.708      ;
; 0.283 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[1]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 0.708      ;
; 0.283 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[2]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 0.708      ;
; 0.283 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[3]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 0.708      ;
; 0.283 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[4]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 0.708      ;
; 0.283 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[5]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 0.708      ;
; 0.283 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[6]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 0.708      ;
; 0.283 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[7]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 0.708      ;
; 0.283 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[8]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 0.708      ;
; 0.283 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 0.708      ;
; 0.283 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[10]~en ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 0.708      ;
; 0.283 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[11]~en ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 0.708      ;
; 0.283 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[12]~en ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 0.708      ;
; 0.283 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[13]~en ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 0.708      ;
; 0.283 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[15]~en ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 0.708      ;
+-------+--------------------------------------------+---------------------------+---------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.208 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.007      ; 0.786      ;
; 0.208 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.007      ; 0.786      ;
; 0.208 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.007      ; 0.786      ;
; 0.278 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 0.715      ;
; 0.278 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 0.715      ;
; 0.278 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 0.715      ;
; 0.278 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 0.715      ;
; 0.278 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 0.715      ;
; 0.278 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 0.715      ;
; 0.278 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 0.715      ;
; 0.278 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 0.715      ;
; 0.278 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 0.715      ;
; 0.278 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 0.715      ;
; 0.278 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 0.715      ;
; 0.278 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.006      ; 0.715      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Clk_50'                                                                                                                                  ;
+-------+--------------------------------------------+---------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                   ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------+---------------------------------+-------------+--------------+------------+------------+
; 0.358 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[0]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.145      ; 0.617      ;
; 0.358 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[1]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.145      ; 0.617      ;
; 0.358 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[2]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.145      ; 0.617      ;
; 0.358 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[3]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.145      ; 0.617      ;
; 0.358 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[4]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.145      ; 0.617      ;
; 0.358 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[5]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.145      ; 0.617      ;
; 0.358 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[6]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.145      ; 0.617      ;
; 0.358 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[7]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.145      ; 0.617      ;
; 0.358 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[8]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.145      ; 0.617      ;
; 0.358 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.145      ; 0.617      ;
; 0.358 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[10]~en ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.145      ; 0.617      ;
; 0.358 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[11]~en ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.145      ; 0.617      ;
; 0.358 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[12]~en ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.145      ; 0.617      ;
; 0.358 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[13]~en ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.145      ; 0.617      ;
; 0.358 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[15]~en ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.145      ; 0.617      ;
; 0.460 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_DQ[14]~en ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.147      ; 0.721      ;
; 0.460 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_LB_N      ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.147      ; 0.721      ;
; 0.460 ; CIC_SRAM_controller:inst|state.reset_state ; sram:inst3|SRAM_UB_N      ; CIC_SRAM_controller:inst|clk_25 ; Clk_50      ; 0.000        ; 0.147      ; 0.721      ;
+-------+--------------------------------------------+---------------------------+---------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.367 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 0.622      ;
; 0.367 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 0.622      ;
; 0.367 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 0.622      ;
; 0.367 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 0.622      ;
; 0.367 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 0.622      ;
; 0.367 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 0.622      ;
; 0.367 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 0.622      ;
; 0.367 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 0.622      ;
; 0.367 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 0.622      ;
; 0.367 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 0.622      ;
; 0.367 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 0.622      ;
; 0.367 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 0.622      ;
; 0.431 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 0.686      ;
; 0.431 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 0.686      ;
; 0.431 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 0.686      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Sram_CIC_3:inst1|clk_int'                                                                                                                                             ;
+-------+------------------------------------------------+---------------------------------------+---------------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                               ; Launch Clock                    ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+---------------------------------------+---------------------------------+--------------------------+--------------+------------+------------+
; 0.681 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[10]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 0.855      ;
; 0.681 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[11]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 0.855      ;
; 0.681 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[12]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 0.855      ;
; 0.681 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[13]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 0.855      ;
; 0.681 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[14]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 0.855      ;
; 0.681 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[15]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 0.855      ;
; 0.681 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[16]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 0.855      ;
; 0.681 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[17]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 0.855      ;
; 0.681 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[18]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 0.855      ;
; 0.681 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[19]        ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 0.855      ;
; 0.750 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.idle           ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.068      ; 0.922      ;
; 0.882 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.espero_proximo ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.075      ; 1.061      ;
; 0.885 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.fin            ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.063      ;
; 0.885 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.escritura      ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.063      ;
; 0.885 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[7]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.063      ;
; 0.885 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[6]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.063      ;
; 0.885 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[5]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.063      ;
; 0.885 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[4]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.063      ;
; 0.885 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[3]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.063      ;
; 0.885 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[2]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.063      ;
; 0.885 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[1]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.063      ;
; 0.885 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[0]          ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.063      ;
; 0.900 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[1]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.065      ; 1.069      ;
; 0.900 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[2]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.065      ; 1.069      ;
; 0.900 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[3]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.065      ; 1.069      ;
; 0.900 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[4]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.065      ; 1.069      ;
; 0.900 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[5]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.065      ; 1.069      ;
; 0.900 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[6]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.065      ; 1.069      ;
; 0.900 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[7]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.065      ; 1.069      ;
; 0.900 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[8]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.065      ; 1.069      ;
; 0.900 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[9]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.065      ; 1.069      ;
; 0.917 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[0]         ; CIC_SRAM_controller:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.063      ; 1.084      ;
+-------+------------------------------------------------+---------------------------------------+---------------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.682 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.780      ;
; 0.682 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.780      ;
; 0.682 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.780      ;
; 0.747 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.845      ;
; 0.747 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.845      ;
; 0.747 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.845      ;
; 0.747 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.845      ;
; 0.747 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.845      ;
; 0.747 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.845      ;
; 0.747 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.845      ;
; 0.747 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.845      ;
; 0.747 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.845      ;
; 0.831 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.929      ;
; 0.831 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.929      ;
; 0.831 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.929      ;
; 0.831 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.006     ; 0.929      ;
; 0.879 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.007     ; 0.976      ;
; 0.879 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.007     ; 0.976      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Pix_clk'                                                                                                                                                            ;
+-------+------------------------------------------------+--------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                          ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+--------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; 0.773 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.548      ; 0.935      ;
; 0.773 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.548      ; 0.935      ;
; 0.773 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.548      ; 0.935      ;
; 0.773 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.548      ; 0.935      ;
; 0.773 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.548      ; 0.935      ;
; 0.773 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.548      ; 0.935      ;
; 0.773 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.548      ; 0.935      ;
; 0.773 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.548      ; 0.935      ;
; 0.773 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.548      ; 0.935      ;
; 0.773 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.548      ; 0.935      ;
; 0.966 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.501      ; 1.081      ;
; 0.966 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.501      ; 1.081      ;
; 0.966 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.501      ; 1.081      ;
; 0.966 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.501      ; 1.081      ;
; 0.966 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.501      ; 1.081      ;
; 0.966 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.501      ; 1.081      ;
; 0.966 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.501      ; 1.081      ;
; 0.966 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.501      ; 1.081      ;
; 0.966 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.501      ; 1.081      ;
; 0.966 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.501      ; 1.081      ;
; 0.991 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.476      ; 1.081      ;
+-------+------------------------------------------------+--------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.671 ns




+-------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                           ;
+-----------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                           ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                ; -4.927   ; 0.150 ; -2.013   ; 0.358   ; -3.000              ;
;  CIC_SRAM_controller:inst|clk_25                                ; -2.760   ; 0.182 ; N/A      ; N/A     ; -1.285              ;
;  Clk_50                                                         ; -1.486   ; 0.150 ; -0.743   ; 0.358   ; -3.000              ;
;  Pix_clk                                                        ; -2.972   ; 0.300 ; -2.013   ; 0.773   ; -3.000              ;
;  Programador_controlador_block:inst5|controlador:inst|clk_int   ; -1.955   ; 0.181 ; -0.539   ; 0.367   ; -1.285              ;
;  Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -2.034   ; 0.181 ; -1.546   ; 0.682   ; -1.285              ;
;  Sram_CIC_3:inst1|clk_int                                       ; -4.927   ; 0.182 ; -1.635   ; 0.681   ; -1.285              ;
;  divisor:inst2|clk_int                                          ; -3.125   ; 0.181 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                                 ; -524.671 ; 0.0   ; -122.825 ; 0.0     ; -311.83             ;
;  CIC_SRAM_controller:inst|clk_25                                ; -67.163  ; 0.000 ; N/A      ; N/A     ; -39.835             ;
;  Clk_50                                                         ; -67.407  ; 0.000 ; -9.624   ; 0.000   ; -92.950             ;
;  Pix_clk                                                        ; -76.168  ; 0.000 ; -37.823  ; 0.000   ; -40.265             ;
;  Programador_controlador_block:inst5|controlador:inst|clk_int   ; -22.035  ; 0.000 ; -6.501   ; 0.000   ; -30.840             ;
;  Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -28.497  ; 0.000 ; -23.242  ; 0.000   ; -25.700             ;
;  Sram_CIC_3:inst1|clk_int                                       ; -248.289 ; 0.000 ; -45.635  ; 0.000   ; -68.105             ;
;  divisor:inst2|clk_int                                          ; -15.112  ; 0.000 ; N/A      ; N/A     ; -14.135             ;
+-----------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Clk_camara     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Sca            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Reset_camara   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_errase     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_lectura    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; trigger_camara ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Led_SDA        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_estado[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_estado[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_estado[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Sda            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Sda                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clk_50                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Trigger                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Line_valid              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Frame_valid             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sw[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sw[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sw[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sw[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sw[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sw[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sw[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sw[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sw[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sw[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sw[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sw[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sw[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sw[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sw[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sw[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sw[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sw[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Start                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Clk_camara     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Sca            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Reset_camara   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_CE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_OE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_WE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_UB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_LB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_errase     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_lectura    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; trigger_camara ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Led_SDA        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Data_sram[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Data_sram[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_estado[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_estado[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_estado[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Sda            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Clk_camara     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Sca            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Reset_camara   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_UB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_LB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_errase     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_lectura    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; trigger_camara ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Led_SDA        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Data_sram[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Data_sram[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Sda            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Clk_camara     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Sca            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Reset_camara   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_UB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_LB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_errase     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_lectura    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; trigger_camara ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Led_SDA        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Data_sram[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Data_sram[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_add[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SRAM_add[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_add[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_add[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Sda            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                             ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; CIC_SRAM_controller:inst|clk_25                                ; CIC_SRAM_controller:inst|clk_25                                ; 698      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; CIC_SRAM_controller:inst|clk_25                                ; 2        ; 0        ; 0        ; 0        ;
; Sram_CIC_3:inst1|clk_int                                       ; CIC_SRAM_controller:inst|clk_25                                ; 3        ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller:inst|clk_25                                ; Clk_50                                                         ; 203      ; 1        ; 0        ; 0        ;
; Clk_50                                                         ; Clk_50                                                         ; 11       ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; Clk_50                                                         ; 1        ; 1        ; 0        ; 0        ;
; Sram_CIC_3:inst1|clk_int                                       ; Clk_50                                                         ; 37       ; 1        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int                                          ; 111      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int                                          ; 1        ; 1        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int                                          ; 1        ; 1        ; 0        ; 0        ;
; CIC_SRAM_controller:inst|clk_25                                ; Pix_clk                                                        ; 0        ; 0        ; 124      ; 0        ;
; Pix_clk                                                        ; Pix_clk                                                        ; 0        ; 0        ; 0        ; 231      ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 60       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 109      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 40       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 91       ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller:inst|clk_25                                ; Sram_CIC_3:inst1|clk_int                                       ; 29       ; 0        ; 0        ; 0        ;
; Pix_clk                                                        ; Sram_CIC_3:inst1|clk_int                                       ; 0        ; 1793     ; 0        ; 0        ;
; Sram_CIC_3:inst1|clk_int                                       ; Sram_CIC_3:inst1|clk_int                                       ; 916      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                              ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; CIC_SRAM_controller:inst|clk_25                                ; CIC_SRAM_controller:inst|clk_25                                ; 698      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; CIC_SRAM_controller:inst|clk_25                                ; 2        ; 0        ; 0        ; 0        ;
; Sram_CIC_3:inst1|clk_int                                       ; CIC_SRAM_controller:inst|clk_25                                ; 3        ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller:inst|clk_25                                ; Clk_50                                                         ; 203      ; 1        ; 0        ; 0        ;
; Clk_50                                                         ; Clk_50                                                         ; 11       ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; Clk_50                                                         ; 1        ; 1        ; 0        ; 0        ;
; Sram_CIC_3:inst1|clk_int                                       ; Clk_50                                                         ; 37       ; 1        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int                                          ; 111      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int                                          ; 1        ; 1        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int                                          ; 1        ; 1        ; 0        ; 0        ;
; CIC_SRAM_controller:inst|clk_25                                ; Pix_clk                                                        ; 0        ; 0        ; 124      ; 0        ;
; Pix_clk                                                        ; Pix_clk                                                        ; 0        ; 0        ; 0        ; 231      ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 60       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 109      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 40       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 91       ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller:inst|clk_25                                ; Sram_CIC_3:inst1|clk_int                                       ; 29       ; 0        ; 0        ; 0        ;
; Pix_clk                                                        ; Sram_CIC_3:inst1|clk_int                                       ; 0        ; 1793     ; 0        ; 0        ;
; Sram_CIC_3:inst1|clk_int                                       ; Sram_CIC_3:inst1|clk_int                                       ; 916      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                          ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; CIC_SRAM_controller:inst|clk_25                                ; Clk_50                                                         ; 18       ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller:inst|clk_25                                ; Pix_clk                                                        ; 0        ; 0        ; 21       ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 15       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 18       ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller:inst|clk_25                                ; Sram_CIC_3:inst1|clk_int                                       ; 32       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                           ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; CIC_SRAM_controller:inst|clk_25                                ; Clk_50                                                         ; 18       ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller:inst|clk_25                                ; Pix_clk                                                        ; 0        ; 0        ; 21       ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 15       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 18       ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller:inst|clk_25                                ; Sram_CIC_3:inst1|clk_int                                       ; 32       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 48    ; 48   ;
; Unconstrained Input Port Paths  ; 246   ; 246  ;
; Unconstrained Output Ports      ; 74    ; 74   ;
; Unconstrained Output Port Paths ; 115   ; 115  ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                 ;
+----------------------------------------------------------------+----------------------------------------------------------------+------+-------------+
; Target                                                         ; Clock                                                          ; Type ; Status      ;
+----------------------------------------------------------------+----------------------------------------------------------------+------+-------------+
; CIC_SRAM_controller:inst|clk_25                                ; CIC_SRAM_controller:inst|clk_25                                ; Base ; Constrained ;
; Clk_50                                                         ; Clk_50                                                         ; Base ; Constrained ;
; Pix_clk                                                        ; Pix_clk                                                        ; Base ; Constrained ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Base ; Constrained ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Base ; Constrained ;
; Sram_CIC_3:inst1|clk_int                                       ; Sram_CIC_3:inst1|clk_int                                       ; Base ; Constrained ;
; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int                                          ; Base ; Constrained ;
+----------------------------------------------------------------+----------------------------------------------------------------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; Frame_valid ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Line_valid  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Reset       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sda         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Start       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[10]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[11]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[12]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[13]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[14]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[15]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[16]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[17]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Trigger     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; Clk_camara     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Led_SDA        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_LB        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_OE        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_UB        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_WE        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sca            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sda            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_errase     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_lectura    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; trigger_camara ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; Frame_valid ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Line_valid  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Reset       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sda         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Start       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[10]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[11]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[12]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[13]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[14]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[15]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[16]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[17]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Trigger     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; Clk_camara     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Led_SDA        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_LB        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_OE        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_UB        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_WE        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sca            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sda            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_errase     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_lectura    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; trigger_camara ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Fri Aug  9 15:33:24 2024
Info: Command: quartus_sta Sram_CIC -c Sram_CIC
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Sram_CIC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CIC_SRAM_controller:inst|clk_25 CIC_SRAM_controller:inst|clk_25
    Info (332105): create_clock -period 1.000 -name Sram_CIC_3:inst1|clk_int Sram_CIC_3:inst1|clk_int
    Info (332105): create_clock -period 1.000 -name Pix_clk Pix_clk
    Info (332105): create_clock -period 1.000 -name Clk_50 Clk_50
    Info (332105): create_clock -period 1.000 -name Programador_controlador_block:inst5|controlador:inst|clk_int_2 Programador_controlador_block:inst5|controlador:inst|clk_int_2
    Info (332105): create_clock -period 1.000 -name Programador_controlador_block:inst5|controlador:inst|clk_int Programador_controlador_block:inst5|controlador:inst|clk_int
    Info (332105): create_clock -period 1.000 -name divisor:inst2|clk_int divisor:inst2|clk_int
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.927
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.927            -248.289 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -3.125             -15.112 divisor:inst2|clk_int 
    Info (332119):    -2.972             -76.168 Pix_clk 
    Info (332119):    -2.760             -67.163 CIC_SRAM_controller:inst|clk_25 
    Info (332119):    -2.034             -28.497 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):    -1.955             -22.035 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -1.486             -67.407 Clk_50 
Info (332146): Worst-case hold slack is 0.389
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.389               0.000 Clk_50 
    Info (332119):     0.402               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     0.402               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     0.402               0.000 divisor:inst2|clk_int 
    Info (332119):     0.403               0.000 CIC_SRAM_controller:inst|clk_25 
    Info (332119):     0.404               0.000 Sram_CIC_3:inst1|clk_int 
    Info (332119):     0.668               0.000 Pix_clk 
Info (332146): Worst-case recovery slack is -2.013
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.013             -37.823 Pix_clk 
    Info (332119):    -1.635             -45.635 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -1.546             -23.242 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):    -0.743              -9.624 Clk_50 
    Info (332119):    -0.539              -6.501 Programador_controlador_block:inst5|controlador:inst|clk_int 
Info (332146): Worst-case removal slack is 0.782
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.782               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     0.879               0.000 Clk_50 
    Info (332119):     1.447               0.000 Sram_CIC_3:inst1|clk_int 
    Info (332119):     1.479               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     1.942               0.000 Pix_clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -92.950 Clk_50 
    Info (332119):    -3.000             -40.265 Pix_clk 
    Info (332119):    -1.285             -68.105 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -1.285             -39.835 CIC_SRAM_controller:inst|clk_25 
    Info (332119):    -1.285             -30.840 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -1.285             -25.700 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):    -1.285             -14.135 divisor:inst2|clk_int 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.512
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.512            -227.719 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -2.768             -12.734 divisor:inst2|clk_int 
    Info (332119):    -2.614             -66.924 Pix_clk 
    Info (332119):    -2.423             -58.707 CIC_SRAM_controller:inst|clk_25 
    Info (332119):    -1.778             -24.167 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):    -1.708             -18.464 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -1.229             -53.902 Clk_50 
Info (332146): Worst-case hold slack is 0.348
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.348               0.000 Clk_50 
    Info (332119):     0.353               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     0.354               0.000 CIC_SRAM_controller:inst|clk_25 
    Info (332119):     0.354               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     0.354               0.000 divisor:inst2|clk_int 
    Info (332119):     0.355               0.000 Sram_CIC_3:inst1|clk_int 
    Info (332119):     0.615               0.000 Pix_clk 
Info (332146): Worst-case recovery slack is -1.735
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.735             -32.405 Pix_clk 
    Info (332119):    -1.370             -37.977 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -1.317             -19.474 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):    -0.539              -6.342 Clk_50 
    Info (332119):    -0.384              -4.080 Programador_controlador_block:inst5|controlador:inst|clk_int 
Info (332146): Worst-case removal slack is 0.691
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.691               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     0.771               0.000 Clk_50 
    Info (332119):     1.310               0.000 Sram_CIC_3:inst1|clk_int 
    Info (332119):     1.362               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     1.781               0.000 Pix_clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -92.950 Clk_50 
    Info (332119):    -3.000             -40.265 Pix_clk 
    Info (332119):    -1.285             -68.105 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -1.285             -39.835 CIC_SRAM_controller:inst|clk_25 
    Info (332119):    -1.285             -30.840 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -1.285             -25.700 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):    -1.285             -14.135 divisor:inst2|clk_int 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.504
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.504            -125.835 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -1.046              -3.047 divisor:inst2|clk_int 
    Info (332119):    -0.857             -20.007 Pix_clk 
    Info (332119):    -0.834             -17.956 CIC_SRAM_controller:inst|clk_25 
    Info (332119):    -0.488              -3.048 Clk_50 
    Info (332119):    -0.437              -4.204 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):    -0.407              -3.511 Programador_controlador_block:inst5|controlador:inst|clk_int 
Info (332146): Worst-case hold slack is 0.150
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.150               0.000 Clk_50 
    Info (332119):     0.181               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     0.181               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     0.181               0.000 divisor:inst2|clk_int 
    Info (332119):     0.182               0.000 CIC_SRAM_controller:inst|clk_25 
    Info (332119):     0.182               0.000 Sram_CIC_3:inst1|clk_int 
    Info (332119):     0.300               0.000 Pix_clk 
Info (332146): Worst-case recovery slack is -0.412
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.412              -6.042 Pix_clk 
    Info (332119):    -0.331              -6.932 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -0.268              -2.386 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     0.149               0.000 Clk_50 
    Info (332119):     0.208               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
Info (332146): Worst-case removal slack is 0.358
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.358               0.000 Clk_50 
    Info (332119):     0.367               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     0.681               0.000 Sram_CIC_3:inst1|clk_int 
    Info (332119):     0.682               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     0.773               0.000 Pix_clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -77.346 Clk_50 
    Info (332119):    -3.000             -38.750 Pix_clk 
    Info (332119):    -1.000             -53.000 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -1.000             -31.000 CIC_SRAM_controller:inst|clk_25 
    Info (332119):    -1.000             -24.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -1.000             -20.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):    -1.000             -11.000 divisor:inst2|clk_int 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.671 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4838 megabytes
    Info: Processing ended: Fri Aug  9 15:33:30 2024
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


