

================================================================
== Vitis HLS Report for 'mem_write'
================================================================
* Date:           Mon Dec 13 23:58:06 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        mem_write
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|       71| 3.333 ns | 0.237 us |    2|   72|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- mem_write  |        1|        1|         2|          1|          1|     1|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      104|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        2|     -|      681|      909|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      390|    -|
|Register             |        -|     -|      223|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        2|     0|      904|     1403|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |    ~0   |     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  144|  232|    0|
    |gmem_m_axi_U     |gmem_m_axi     |        2|   0|  537|  677|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        2|   0|  681|  909|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln11_fu_170_p2                |     +    |   0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_01001         |    and   |   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter0  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state4_io                |    and   |   0|  0|   2|           1|           1|
    |ap_block_state72                  |    and   |   0|  0|   2|           1|           1|
    |ap_ext_blocking_cur_n             |    and   |   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                 |    and   |   0|  0|   2|           1|           2|
    |ap_int_blocking_n                 |    and   |   0|  0|   2|           2|           2|
    |ap_str_blocking_cur_n             |    and   |   0|  0|   2|           1|           0|
    |ap_str_blocking_n                 |    and   |   0|  0|   2|           1|           2|
    |icmp_ln11_1_fu_165_p2             |   icmp   |   0|  0|  20|          31|          31|
    |icmp_ln11_fu_136_p2               |   icmp   |   0|  0|  20|          32|           1|
    |ap_block_pp0_stage0_11001         |    or    |   0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 104|         109|          49|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  321|         72|    1|         72|
    |ap_done                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   15|          3|    1|          3|
    |gmem_blk_n_AW            |    9|          2|    1|          2|
    |gmem_blk_n_B             |    9|          2|    1|          2|
    |gmem_blk_n_W             |    9|          2|    1|          2|
    |i_reg_125                |    9|          2|   31|         62|
    |stream_TDATA_blk_n       |    9|          2|    1|          2|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  390|         87|   38|        147|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  71|   0|   71|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_ext_blocking_n_reg    |   1|   0|    1|          0|
    |ap_int_blocking_n_reg    |   0|   0|    1|          1|
    |ap_rst_n_inv             |   1|   0|    1|          0|
    |ap_rst_reg_1             |   1|   0|    1|          0|
    |ap_rst_reg_2             |   1|   0|    1|          0|
    |ap_str_blocking_n_reg    |   1|   0|    1|          0|
    |gmem_addr_reg_190        |  64|   0|   64|          0|
    |i_reg_125                |  31|   0|   31|          0|
    |icmp_ln11_1_reg_201      |   1|   0|    1|          0|
    |icmp_ln11_reg_186        |   1|   0|    1|          0|
    |tmp_data_V_reg_210       |  16|   0|   16|          0|
    |trunc_ln11_reg_196       |  31|   0|   31|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 223|   0|  224|          1|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |  Source Object  |    C Type    |
+-----------------------+-----+-----+---------------+-----------------+--------------+
|s_axi_control_AWVALID  |  in |    1|     s_axi     |     control     |  return void |
|s_axi_control_AWREADY  | out |    1|     s_axi     |     control     |  return void |
|s_axi_control_AWADDR   |  in |    6|     s_axi     |     control     |  return void |
|s_axi_control_WVALID   |  in |    1|     s_axi     |     control     |  return void |
|s_axi_control_WREADY   | out |    1|     s_axi     |     control     |  return void |
|s_axi_control_WDATA    |  in |   32|     s_axi     |     control     |  return void |
|s_axi_control_WSTRB    |  in |    4|     s_axi     |     control     |  return void |
|s_axi_control_ARVALID  |  in |    1|     s_axi     |     control     |  return void |
|s_axi_control_ARREADY  | out |    1|     s_axi     |     control     |  return void |
|s_axi_control_ARADDR   |  in |    6|     s_axi     |     control     |  return void |
|s_axi_control_RVALID   | out |    1|     s_axi     |     control     |  return void |
|s_axi_control_RREADY   |  in |    1|     s_axi     |     control     |  return void |
|s_axi_control_RDATA    | out |   32|     s_axi     |     control     |  return void |
|s_axi_control_RRESP    | out |    2|     s_axi     |     control     |  return void |
|s_axi_control_BVALID   | out |    1|     s_axi     |     control     |  return void |
|s_axi_control_BREADY   |  in |    1|     s_axi     |     control     |  return void |
|s_axi_control_BRESP    | out |    2|     s_axi     |     control     |  return void |
|ap_clk                 |  in |    1| ap_ctrl_chain |    mem_write    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_chain |    mem_write    | return value |
|event_done             | out |    1| ap_ctrl_chain |    mem_write    | return value |
|interrupt              | out |    1| ap_ctrl_chain |    mem_write    | return value |
|event_start            | out |    1| ap_ctrl_chain |    mem_write    | return value |
|stall_start_ext        | out |    1| ap_ctrl_chain |    mem_write    | return value |
|stall_done_ext         | out |    1| ap_ctrl_chain |    mem_write    | return value |
|stall_start_str        | out |    1| ap_ctrl_chain |    mem_write    | return value |
|stall_done_str         | out |    1| ap_ctrl_chain |    mem_write    | return value |
|stall_start_int        | out |    1| ap_ctrl_chain |    mem_write    | return value |
|stall_done_int         | out |    1| ap_ctrl_chain |    mem_write    | return value |
|m_axi_gmem_AWVALID     | out |    1|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_AWREADY     |  in |    1|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_AWADDR      | out |   64|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_AWID        | out |    1|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_AWLEN       | out |    8|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_AWSIZE      | out |    3|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_AWBURST     | out |    2|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_AWLOCK      | out |    2|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_AWCACHE     | out |    4|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_AWPROT      | out |    3|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_AWQOS       | out |    4|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_AWREGION    | out |    4|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_AWUSER      | out |    1|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_WVALID      | out |    1|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_WREADY      |  in |    1|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_WDATA       | out |   32|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_WSTRB       | out |    4|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_WLAST       | out |    1|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_WID         | out |    1|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_WUSER       | out |    1|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_ARVALID     | out |    1|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_ARREADY     |  in |    1|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_ARADDR      | out |   64|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_ARID        | out |    1|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_ARLEN       | out |    8|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_ARSIZE      | out |    3|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_ARBURST     | out |    2|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_ARLOCK      | out |    2|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_ARCACHE     | out |    4|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_ARPROT      | out |    3|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_ARQOS       | out |    4|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_ARREGION    | out |    4|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_ARUSER      | out |    1|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_RVALID      |  in |    1|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_RREADY      | out |    1|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_RDATA       |  in |   32|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_RLAST       |  in |    1|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_RID         |  in |    1|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_RUSER       |  in |    1|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_RRESP       |  in |    2|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_BVALID      |  in |    1|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_BREADY      | out |    1|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_BRESP       |  in |    2|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_BID         |  in |    1|     m_axi     |       gmem      |    pointer   |
|m_axi_gmem_BUSER       |  in |    1|     m_axi     |       gmem      |    pointer   |
|stream_TDATA           |  in |   16|      axis     | stream_V_data_V |    pointer   |
|stream_TVALID          |  in |    1|      axis     | stream_V_last_V |    pointer   |
|stream_TREADY          | out |    1|      axis     | stream_V_last_V |    pointer   |
|stream_TLAST           |  in |    1|      axis     | stream_V_last_V |    pointer   |
|stream_TKEEP           |  in |    2|      axis     | stream_V_keep_V |    pointer   |
|stream_TSTRB           |  in |    2|      axis     | stream_V_strb_V |    pointer   |
+-----------------------+-----+-----+---------------+-----------------+--------------+

