# ERB parameters

# Verilog parameters
$step     = 10  # clock latency
$dwidth   = 32  # Data width
$dsize    = 8   # Data memory address width
$isize    = 8   # Instruction memory address width
$rsize    = 5   # Register file address size
$opwidth  = 6   # Opcode width
$aluwidth = 4   # ALU operation code width
$aluop_w  = 2   # ALUOp width
