Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Nov 13 21:52:47 2024
| Host         : tylers_laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     241         
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (721)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1807)
5. checking no_input_delay (21)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (721)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_1/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_2/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/my_fsm/FSM_onehot_PS_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/my_fsm/FSM_onehot_PS_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/my_fsm/FSM_onehot_PS_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_otter/my_fsm/FSM_onehot_PS_reg[3]/Q (HIGH)

 There are 241 register/latch pins with no clock driven by root clock pin: s_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1807)
---------------------------------------------------
 There are 1807 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.661        0.000                      0                    1        0.380        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.661        0.000                      0                    1        0.380        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.661ns  (required time - arrival time)
  Source:                 s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.580ns (43.520%)  route 0.753ns (56.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  s_clk_reg/Q
                         net (fo=2, routed)           0.753     6.295    s_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.419 r  s_clk_i_1/O
                         net (fo=1, routed)           0.000     6.419    p_0_in
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    s_clk_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.419    
  -------------------------------------------------------------------
                         slack                                  8.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.514%)  route 0.285ns (60.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  s_clk_reg/Q
                         net (fo=2, routed)           0.285     1.872    s_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.917 r  s_clk_i_1/O
                         net (fo=1, routed)           0.000     1.917    p_0_in
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    s_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.380    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   s_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1835 Endpoints
Min Delay          1835 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_13/DIADI[31]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.551ns  (logic 4.111ns (14.922%)  route 23.440ns (85.078%))
  Logic Levels:           12  (LUT2=1 LUT6=7 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_4/CLKBWRCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[20]
                         net (fo=1, routed)           2.195     4.649    my_otter/OTTER_MEMORY/memory_reg_bram_4_n_47
    SLICE_X48Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.773 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.000     4.773    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_33_n_0
    SLICE_X48Y14         MUXF7 (Prop_muxf7_I1_O)      0.245     5.018 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.000     5.018    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_14_n_0
    SLICE_X48Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     5.122 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          3.319     8.442    my_otter/my_regfile/reg_file_reg_r2_0_31_0_5/ADDRB0
    SLICE_X34Y10         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.316     8.758 r  my_otter/my_regfile/reg_file_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=28, routed)          1.036     9.794    my_otter/OTTER_MEMORY/DIADI[3]
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.918 r  my_otter/OTTER_MEMORY/result0_carry_i_1/O
                         net (fo=113, routed)         3.216    13.134    my_otter/OTTER_MEMORY/data_out_reg[11][3]
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.124    13.258 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_194/O
                         net (fo=1, routed)           0.808    14.066    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_194_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I0_O)        0.124    14.190 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_178/O
                         net (fo=5, routed)           1.867    16.057    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_178_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I2_O)        0.124    16.181 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_138/O
                         net (fo=1, routed)           0.158    16.339    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_138_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I1_O)        0.124    16.463 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_79/O
                         net (fo=58, routed)          3.347    19.810    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_141_0[0]
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.124    19.934 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_80/O
                         net (fo=26, routed)          1.665    21.599    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_80_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I3_O)        0.124    21.723 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_13/O
                         net (fo=16, routed)          5.828    27.551    my_otter/OTTER_MEMORY/p_1_in[31]
    RAMB36_X1Y3          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_13/DIADI[31]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_9/DIADI[31]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.129ns  (logic 4.111ns (15.154%)  route 23.018ns (84.846%))
  Logic Levels:           12  (LUT2=1 LUT6=7 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_4/CLKBWRCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[20]
                         net (fo=1, routed)           2.195     4.649    my_otter/OTTER_MEMORY/memory_reg_bram_4_n_47
    SLICE_X48Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.773 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.000     4.773    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_33_n_0
    SLICE_X48Y14         MUXF7 (Prop_muxf7_I1_O)      0.245     5.018 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.000     5.018    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_14_n_0
    SLICE_X48Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     5.122 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          3.319     8.442    my_otter/my_regfile/reg_file_reg_r2_0_31_0_5/ADDRB0
    SLICE_X34Y10         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.316     8.758 r  my_otter/my_regfile/reg_file_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=28, routed)          1.036     9.794    my_otter/OTTER_MEMORY/DIADI[3]
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.918 r  my_otter/OTTER_MEMORY/result0_carry_i_1/O
                         net (fo=113, routed)         3.216    13.134    my_otter/OTTER_MEMORY/data_out_reg[11][3]
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.124    13.258 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_194/O
                         net (fo=1, routed)           0.808    14.066    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_194_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I0_O)        0.124    14.190 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_178/O
                         net (fo=5, routed)           1.867    16.057    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_178_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I2_O)        0.124    16.181 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_138/O
                         net (fo=1, routed)           0.158    16.339    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_138_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I1_O)        0.124    16.463 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_79/O
                         net (fo=58, routed)          3.347    19.810    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_141_0[0]
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.124    19.934 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_80/O
                         net (fo=26, routed)          1.665    21.599    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_80_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I3_O)        0.124    21.723 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_13/O
                         net (fo=16, routed)          5.406    27.129    my_otter/OTTER_MEMORY/p_1_in[31]
    RAMB36_X1Y4          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_9/DIADI[31]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_8/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.720ns  (logic 4.945ns (18.507%)  route 21.775ns (81.493%))
  Logic Levels:           13  (LUT3=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_4/CLKBWRCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[20]
                         net (fo=1, routed)           2.195     4.649    my_otter/OTTER_MEMORY/memory_reg_bram_4_n_47
    SLICE_X48Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.773 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.000     4.773    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_33_n_0
    SLICE_X48Y14         MUXF7 (Prop_muxf7_I1_O)      0.245     5.018 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.000     5.018    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_14_n_0
    SLICE_X48Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     5.122 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          3.319     8.442    my_otter/my_regfile/reg_file_reg_r2_0_31_0_5/ADDRB0
    SLICE_X34Y10         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.344     8.786 r  my_otter/my_regfile/reg_file_reg_r2_0_31_0_5/RAMB/O
                         net (fo=28, routed)          1.558    10.344    my_otter/OTTER_MEMORY/DIADI[2]
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.348    10.692 r  my_otter/OTTER_MEMORY/result0_carry_i_2/O
                         net (fo=112, routed)         4.150    14.842    my_otter/OTTER_MEMORY/data_out_reg[11][2]
    SLICE_X57Y12         LUT5 (Prop_lut5_I3_O)        0.152    14.994 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_72/O
                         net (fo=2, routed)           0.779    15.773    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_72_n_0
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.352    16.125 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_45/O
                         net (fo=2, routed)           0.674    16.799    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_45_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I3_O)        0.326    17.125 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_31/O
                         net (fo=1, routed)           0.976    18.101    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_31_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I0_O)        0.124    18.225 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_13/O
                         net (fo=2, routed)           1.277    19.502    my_otter/OTTER_MEMORY/IOBUS_addr__0[26]
    SLICE_X43Y14         LUT6 (Prop_lut6_I2_O)        0.124    19.626 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_146/O
                         net (fo=25, routed)          1.368    20.994    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_146_n_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I3_O)        0.124    21.118 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_83/O
                         net (fo=16, routed)          4.529    25.646    my_otter/OTTER_MEMORY/p_0_in[16]
    SLICE_X48Y23         LUT5 (Prop_lut5_I4_O)        0.124    25.770 r  my_otter/OTTER_MEMORY/memory_reg_bram_8_i_4/O
                         net (fo=1, routed)           0.950    26.720    my_otter/OTTER_MEMORY/memory_reg_bram_8_i_4_n_0
    RAMB36_X1Y5          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_8/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_8/DIADI[31]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.668ns  (logic 4.111ns (15.415%)  route 22.557ns (84.585%))
  Logic Levels:           12  (LUT2=1 LUT6=7 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_4/CLKBWRCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[20]
                         net (fo=1, routed)           2.195     4.649    my_otter/OTTER_MEMORY/memory_reg_bram_4_n_47
    SLICE_X48Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.773 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.000     4.773    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_33_n_0
    SLICE_X48Y14         MUXF7 (Prop_muxf7_I1_O)      0.245     5.018 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.000     5.018    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_14_n_0
    SLICE_X48Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     5.122 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          3.319     8.442    my_otter/my_regfile/reg_file_reg_r2_0_31_0_5/ADDRB0
    SLICE_X34Y10         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.316     8.758 r  my_otter/my_regfile/reg_file_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=28, routed)          1.036     9.794    my_otter/OTTER_MEMORY/DIADI[3]
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.918 r  my_otter/OTTER_MEMORY/result0_carry_i_1/O
                         net (fo=113, routed)         3.216    13.134    my_otter/OTTER_MEMORY/data_out_reg[11][3]
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.124    13.258 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_194/O
                         net (fo=1, routed)           0.808    14.066    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_194_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I0_O)        0.124    14.190 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_178/O
                         net (fo=5, routed)           1.867    16.057    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_178_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I2_O)        0.124    16.181 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_138/O
                         net (fo=1, routed)           0.158    16.339    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_138_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I1_O)        0.124    16.463 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_79/O
                         net (fo=58, routed)          3.347    19.810    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_141_0[0]
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.124    19.934 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_80/O
                         net (fo=26, routed)          1.665    21.599    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_80_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I3_O)        0.124    21.723 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_13/O
                         net (fo=16, routed)          4.945    26.668    my_otter/OTTER_MEMORY/p_1_in[31]
    RAMB36_X1Y5          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_8/DIADI[31]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_4/DIADI[31]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.496ns  (logic 4.111ns (15.516%)  route 22.385ns (84.484%))
  Logic Levels:           12  (LUT2=1 LUT6=7 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_4/CLKBWRCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[20]
                         net (fo=1, routed)           2.195     4.649    my_otter/OTTER_MEMORY/memory_reg_bram_4_n_47
    SLICE_X48Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.773 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.000     4.773    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_33_n_0
    SLICE_X48Y14         MUXF7 (Prop_muxf7_I1_O)      0.245     5.018 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.000     5.018    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_14_n_0
    SLICE_X48Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     5.122 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          3.319     8.442    my_otter/my_regfile/reg_file_reg_r2_0_31_0_5/ADDRB0
    SLICE_X34Y10         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.316     8.758 r  my_otter/my_regfile/reg_file_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=28, routed)          1.036     9.794    my_otter/OTTER_MEMORY/DIADI[3]
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.918 r  my_otter/OTTER_MEMORY/result0_carry_i_1/O
                         net (fo=113, routed)         3.216    13.134    my_otter/OTTER_MEMORY/data_out_reg[11][3]
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.124    13.258 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_194/O
                         net (fo=1, routed)           0.808    14.066    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_194_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I0_O)        0.124    14.190 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_178/O
                         net (fo=5, routed)           1.867    16.057    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_178_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I2_O)        0.124    16.181 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_138/O
                         net (fo=1, routed)           0.158    16.339    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_138_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I1_O)        0.124    16.463 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_79/O
                         net (fo=58, routed)          3.347    19.810    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_141_0[0]
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.124    19.934 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_80/O
                         net (fo=26, routed)          1.665    21.599    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_80_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I3_O)        0.124    21.723 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_13/O
                         net (fo=16, routed)          4.773    26.496    my_otter/OTTER_MEMORY/p_1_in[31]
    RAMB36_X1Y7          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_4/DIADI[31]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_5/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.481ns  (logic 4.973ns (18.779%)  route 21.508ns (81.221%))
  Logic Levels:           13  (LUT3=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_4/CLKBWRCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[20]
                         net (fo=1, routed)           2.195     4.649    my_otter/OTTER_MEMORY/memory_reg_bram_4_n_47
    SLICE_X48Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.773 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.000     4.773    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_33_n_0
    SLICE_X48Y14         MUXF7 (Prop_muxf7_I1_O)      0.245     5.018 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.000     5.018    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_14_n_0
    SLICE_X48Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     5.122 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          3.319     8.442    my_otter/my_regfile/reg_file_reg_r2_0_31_0_5/ADDRB0
    SLICE_X34Y10         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.344     8.786 r  my_otter/my_regfile/reg_file_reg_r2_0_31_0_5/RAMB/O
                         net (fo=28, routed)          1.558    10.344    my_otter/OTTER_MEMORY/DIADI[2]
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.348    10.692 r  my_otter/OTTER_MEMORY/result0_carry_i_2/O
                         net (fo=112, routed)         4.150    14.842    my_otter/OTTER_MEMORY/data_out_reg[11][2]
    SLICE_X57Y12         LUT5 (Prop_lut5_I3_O)        0.152    14.994 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_72/O
                         net (fo=2, routed)           0.779    15.773    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_72_n_0
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.352    16.125 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_45/O
                         net (fo=2, routed)           0.674    16.799    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_45_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I3_O)        0.326    17.125 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_31/O
                         net (fo=1, routed)           0.976    18.101    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_31_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I0_O)        0.124    18.225 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_13/O
                         net (fo=2, routed)           1.277    19.502    my_otter/OTTER_MEMORY/IOBUS_addr__0[26]
    SLICE_X43Y14         LUT6 (Prop_lut6_I2_O)        0.124    19.626 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_146/O
                         net (fo=25, routed)          1.368    20.994    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_146_n_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I3_O)        0.124    21.118 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_83/O
                         net (fo=16, routed)          4.325    25.443    my_otter/OTTER_MEMORY/p_0_in[16]
    SLICE_X48Y28         LUT5 (Prop_lut5_I4_O)        0.152    25.595 r  my_otter/OTTER_MEMORY/memory_reg_bram_5_i_4/O
                         net (fo=1, routed)           0.886    26.481    my_otter/OTTER_MEMORY/memory_reg_bram_5_i_4_n_0
    RAMB36_X1Y6          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_5/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_9/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.476ns  (logic 4.974ns (18.787%)  route 21.502ns (81.213%))
  Logic Levels:           13  (LUT3=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_4/CLKBWRCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[20]
                         net (fo=1, routed)           2.195     4.649    my_otter/OTTER_MEMORY/memory_reg_bram_4_n_47
    SLICE_X48Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.773 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.000     4.773    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_33_n_0
    SLICE_X48Y14         MUXF7 (Prop_muxf7_I1_O)      0.245     5.018 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.000     5.018    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_14_n_0
    SLICE_X48Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     5.122 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          3.319     8.442    my_otter/my_regfile/reg_file_reg_r2_0_31_0_5/ADDRB0
    SLICE_X34Y10         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.344     8.786 r  my_otter/my_regfile/reg_file_reg_r2_0_31_0_5/RAMB/O
                         net (fo=28, routed)          1.558    10.344    my_otter/OTTER_MEMORY/DIADI[2]
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.348    10.692 r  my_otter/OTTER_MEMORY/result0_carry_i_2/O
                         net (fo=112, routed)         4.150    14.842    my_otter/OTTER_MEMORY/data_out_reg[11][2]
    SLICE_X57Y12         LUT5 (Prop_lut5_I3_O)        0.152    14.994 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_72/O
                         net (fo=2, routed)           0.779    15.773    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_72_n_0
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.352    16.125 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_45/O
                         net (fo=2, routed)           0.674    16.799    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_45_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I3_O)        0.326    17.125 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_31/O
                         net (fo=1, routed)           0.976    18.101    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_31_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I0_O)        0.124    18.225 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_13/O
                         net (fo=2, routed)           1.277    19.502    my_otter/OTTER_MEMORY/IOBUS_addr__0[26]
    SLICE_X43Y14         LUT6 (Prop_lut6_I2_O)        0.124    19.626 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_146/O
                         net (fo=25, routed)          1.368    20.994    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_146_n_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I3_O)        0.124    21.118 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_83/O
                         net (fo=16, routed)          4.529    25.646    my_otter/OTTER_MEMORY/p_0_in[16]
    SLICE_X48Y23         LUT5 (Prop_lut5_I4_O)        0.153    25.799 r  my_otter/OTTER_MEMORY/memory_reg_bram_9_i_4/O
                         net (fo=1, routed)           0.677    26.476    my_otter/OTTER_MEMORY/memory_reg_bram_9_i_4_n_0
    RAMB36_X1Y4          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_9/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_3/DIADI[26]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.408ns  (logic 4.111ns (15.567%)  route 22.297ns (84.433%))
  Logic Levels:           12  (LUT2=1 LUT6=7 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_4/CLKBWRCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[20]
                         net (fo=1, routed)           2.195     4.649    my_otter/OTTER_MEMORY/memory_reg_bram_4_n_47
    SLICE_X48Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.773 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.000     4.773    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_33_n_0
    SLICE_X48Y14         MUXF7 (Prop_muxf7_I1_O)      0.245     5.018 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.000     5.018    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_14_n_0
    SLICE_X48Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     5.122 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          3.319     8.442    my_otter/my_regfile/reg_file_reg_r2_0_31_0_5/ADDRB0
    SLICE_X34Y10         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.316     8.758 r  my_otter/my_regfile/reg_file_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=28, routed)          1.036     9.794    my_otter/OTTER_MEMORY/DIADI[3]
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.918 r  my_otter/OTTER_MEMORY/result0_carry_i_1/O
                         net (fo=113, routed)         3.216    13.134    my_otter/OTTER_MEMORY/data_out_reg[11][3]
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.124    13.258 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_194/O
                         net (fo=1, routed)           0.808    14.066    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_194_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I0_O)        0.124    14.190 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_178/O
                         net (fo=5, routed)           1.867    16.057    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_178_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I2_O)        0.124    16.181 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_138/O
                         net (fo=1, routed)           0.158    16.339    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_138_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I1_O)        0.124    16.463 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_79/O
                         net (fo=58, routed)          3.347    19.810    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_141_0[0]
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.124    19.934 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_80/O
                         net (fo=26, routed)          1.578    21.512    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_80_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I3_O)        0.124    21.636 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_18/O
                         net (fo=16, routed)          4.772    26.408    my_otter/OTTER_MEMORY/p_1_in[26]
    RAMB36_X2Y0          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_3/DIADI[26]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_4/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.257ns  (logic 4.945ns (18.833%)  route 21.312ns (81.167%))
  Logic Levels:           13  (LUT3=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_4/CLKBWRCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[20]
                         net (fo=1, routed)           2.195     4.649    my_otter/OTTER_MEMORY/memory_reg_bram_4_n_47
    SLICE_X48Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.773 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.000     4.773    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_33_n_0
    SLICE_X48Y14         MUXF7 (Prop_muxf7_I1_O)      0.245     5.018 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.000     5.018    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_14_n_0
    SLICE_X48Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     5.122 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          3.319     8.442    my_otter/my_regfile/reg_file_reg_r2_0_31_0_5/ADDRB0
    SLICE_X34Y10         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.344     8.786 r  my_otter/my_regfile/reg_file_reg_r2_0_31_0_5/RAMB/O
                         net (fo=28, routed)          1.558    10.344    my_otter/OTTER_MEMORY/DIADI[2]
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.348    10.692 r  my_otter/OTTER_MEMORY/result0_carry_i_2/O
                         net (fo=112, routed)         4.150    14.842    my_otter/OTTER_MEMORY/data_out_reg[11][2]
    SLICE_X57Y12         LUT5 (Prop_lut5_I3_O)        0.152    14.994 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_72/O
                         net (fo=2, routed)           0.779    15.773    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_72_n_0
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.352    16.125 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_45/O
                         net (fo=2, routed)           0.674    16.799    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_45_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I3_O)        0.326    17.125 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_31/O
                         net (fo=1, routed)           0.976    18.101    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_31_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I0_O)        0.124    18.225 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_13/O
                         net (fo=2, routed)           1.277    19.502    my_otter/OTTER_MEMORY/IOBUS_addr__0[26]
    SLICE_X43Y14         LUT6 (Prop_lut6_I2_O)        0.124    19.626 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_146/O
                         net (fo=25, routed)          1.368    20.994    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_146_n_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I3_O)        0.124    21.118 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_83/O
                         net (fo=16, routed)          4.325    25.443    my_otter/OTTER_MEMORY/p_0_in[16]
    SLICE_X48Y28         LUT5 (Prop_lut5_I4_O)        0.124    25.567 r  my_otter/OTTER_MEMORY/memory_reg_bram_4_i_4/O
                         net (fo=1, routed)           0.690    26.257    my_otter/OTTER_MEMORY/memory_reg_bram_4_i_4_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_4/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_5/DIADI[31]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.174ns  (logic 4.111ns (15.706%)  route 22.063ns (84.294%))
  Logic Levels:           12  (LUT2=1 LUT6=7 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_4/CLKBWRCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[20]
                         net (fo=1, routed)           2.195     4.649    my_otter/OTTER_MEMORY/memory_reg_bram_4_n_47
    SLICE_X48Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.773 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.000     4.773    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_33_n_0
    SLICE_X48Y14         MUXF7 (Prop_muxf7_I1_O)      0.245     5.018 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.000     5.018    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_14_n_0
    SLICE_X48Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     5.122 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          3.319     8.442    my_otter/my_regfile/reg_file_reg_r2_0_31_0_5/ADDRB0
    SLICE_X34Y10         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.316     8.758 r  my_otter/my_regfile/reg_file_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=28, routed)          1.036     9.794    my_otter/OTTER_MEMORY/DIADI[3]
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.918 r  my_otter/OTTER_MEMORY/result0_carry_i_1/O
                         net (fo=113, routed)         3.216    13.134    my_otter/OTTER_MEMORY/data_out_reg[11][3]
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.124    13.258 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_194/O
                         net (fo=1, routed)           0.808    14.066    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_194_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I0_O)        0.124    14.190 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_178/O
                         net (fo=5, routed)           1.867    16.057    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_178_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I2_O)        0.124    16.181 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_138/O
                         net (fo=1, routed)           0.158    16.339    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_138_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I1_O)        0.124    16.463 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_79/O
                         net (fo=58, routed)          3.347    19.810    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_141_0[0]
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.124    19.934 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_80/O
                         net (fo=26, routed)          1.665    21.599    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_80_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I3_O)        0.124    21.723 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_13/O
                         net (fo=16, routed)          4.451    26.174    my_otter/OTTER_MEMORY/p_1_in[31]
    RAMB36_X1Y6          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_5/DIADI[31]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_otter/my_fsm/FSM_onehot_NS_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            my_otter/my_fsm/FSM_onehot_PS_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.158ns (45.511%)  route 0.189ns (54.489%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          LDCE                         0.000     0.000 r  my_otter/my_fsm/FSM_onehot_NS_reg[2]/G
    SLICE_X35Y9          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_otter/my_fsm/FSM_onehot_NS_reg[2]/Q
                         net (fo=1, routed)           0.189     0.347    my_otter/my_fsm/FSM_onehot_NS_reg_n_0_[2]
    SLICE_X35Y8          FDRE                                         r  my_otter/my_fsm/FSM_onehot_PS_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_reg_r1_0_31_0_5_i_65/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_file_reg_r1_0_31_0_5_i_82/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.164ns (46.666%)  route 0.187ns (53.334%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE                         0.000     0.000 r  reg_file_reg_r1_0_31_0_5_i_65/C
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  reg_file_reg_r1_0_31_0_5_i_65/Q
                         net (fo=64, routed)          0.187     0.351    reg_file_reg_r1_0_31_0_5_i_65_n_0
    SLICE_X35Y16         FDRE                                         r  reg_file_reg_r1_0_31_0_5_i_82/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_fsm/FSM_onehot_NS_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            my_otter/my_fsm/FSM_onehot_PS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.158ns (42.915%)  route 0.210ns (57.085%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          LDCE                         0.000     0.000 r  my_otter/my_fsm/FSM_onehot_NS_reg[1]/G
    SLICE_X35Y9          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_otter/my_fsm/FSM_onehot_NS_reg[1]/Q
                         net (fo=1, routed)           0.210     0.368    my_otter/my_fsm/FSM_onehot_NS_reg_n_0_[1]
    SLICE_X35Y8          FDRE                                         r  my_otter/my_fsm/FSM_onehot_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_fsm/FSM_onehot_NS_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            my_otter/my_fsm/FSM_onehot_PS_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.158ns (42.227%)  route 0.216ns (57.773%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          LDCE                         0.000     0.000 r  my_otter/my_fsm/FSM_onehot_NS_reg[3]/G
    SLICE_X35Y9          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_otter/my_fsm/FSM_onehot_NS_reg[3]/Q
                         net (fo=1, routed)           0.216     0.374    my_otter/my_fsm/FSM_onehot_NS_reg_n_0_[3]
    SLICE_X35Y8          FDRE                                         r  my_otter/my_fsm/FSM_onehot_PS_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_fsm/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            my_otter/PC_MOD/data_out_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.141ns (37.253%)  route 0.237ns (62.747%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDSE                         0.000     0.000 r  my_otter/my_fsm/FSM_onehot_PS_reg[0]/C
    SLICE_X32Y8          FDSE (Prop_fdse_C_Q)         0.141     0.141 f  my_otter/my_fsm/FSM_onehot_PS_reg[0]/Q
                         net (fo=34, routed)          0.237     0.378    my_otter/PC_MOD/memory_reg_bram_0[0]
    SLICE_X36Y7          FDCE                                         f  my_otter/PC_MOD/data_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_fsm/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            my_otter/PC_MOD/data_out_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.141ns (37.253%)  route 0.237ns (62.747%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDSE                         0.000     0.000 r  my_otter/my_fsm/FSM_onehot_PS_reg[0]/C
    SLICE_X32Y8          FDSE (Prop_fdse_C_Q)         0.141     0.141 f  my_otter/my_fsm/FSM_onehot_PS_reg[0]/Q
                         net (fo=34, routed)          0.237     0.378    my_otter/PC_MOD/memory_reg_bram_0[0]
    SLICE_X36Y7          FDCE                                         f  my_otter/PC_MOD/data_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_fsm/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            my_otter/PC_MOD/data_out_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.141ns (37.253%)  route 0.237ns (62.747%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDSE                         0.000     0.000 r  my_otter/my_fsm/FSM_onehot_PS_reg[0]/C
    SLICE_X32Y8          FDSE (Prop_fdse_C_Q)         0.141     0.141 f  my_otter/my_fsm/FSM_onehot_PS_reg[0]/Q
                         net (fo=34, routed)          0.237     0.378    my_otter/PC_MOD/memory_reg_bram_0[0]
    SLICE_X36Y7          FDCE                                         f  my_otter/PC_MOD/data_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_fsm/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            my_otter/PC_MOD/data_out_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.141ns (37.253%)  route 0.237ns (62.747%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDSE                         0.000     0.000 r  my_otter/my_fsm/FSM_onehot_PS_reg[0]/C
    SLICE_X32Y8          FDSE (Prop_fdse_C_Q)         0.141     0.141 f  my_otter/my_fsm/FSM_onehot_PS_reg[0]/Q
                         net (fo=34, routed)          0.237     0.378    my_otter/PC_MOD/memory_reg_bram_0[0]
    SLICE_X36Y7          FDCE                                         f  my_otter/PC_MOD/data_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_fsm/FSM_onehot_NS_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            my_otter/my_fsm/FSM_onehot_PS_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.158ns (40.319%)  route 0.234ns (59.681%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          LDCE                         0.000     0.000 r  my_otter/my_fsm/FSM_onehot_NS_reg[0]/G
    SLICE_X33Y8          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_otter/my_fsm/FSM_onehot_NS_reg[0]/Q
                         net (fo=1, routed)           0.234     0.392    my_otter/my_fsm/FSM_onehot_NS_reg_n_0_[0]
    SLICE_X32Y8          FDSE                                         r  my_otter/my_fsm/FSM_onehot_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_fsm/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/my_fsm/FSM_onehot_NS_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.141ns (35.882%)  route 0.252ns (64.118%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE                         0.000     0.000 r  my_otter/my_fsm/FSM_onehot_PS_reg[1]/C
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/my_fsm/FSM_onehot_PS_reg[1]/Q
                         net (fo=22, routed)          0.252     0.393    my_otter/my_fsm/Q[1]
    SLICE_X35Y9          LDCE                                         r  my_otter/my_fsm/FSM_onehot_NS_reg[2]/D
  -------------------------------------------------------------------    -------------------





