
AVRASM ver. 2.1.17  C:\Documents and Settings\Shaunak\My Documents\code vision avr projects\Apna PID Testing\List\PID.asm Mon Dec 08 21:41:43 2008

C:\Documents and Settings\Shaunak\My Documents\code vision avr projects\Apna PID Testing\List\PID.asm(1016): warning: Register r5 already defined by the .DEF directive
C:\Documents and Settings\Shaunak\My Documents\code vision avr projects\Apna PID Testing\List\PID.asm(1017): warning: Register r4 already defined by the .DEF directive
C:\Documents and Settings\Shaunak\My Documents\code vision avr projects\Apna PID Testing\List\PID.asm(1018): warning: Register r7 already defined by the .DEF directive
C:\Documents and Settings\Shaunak\My Documents\code vision avr projects\Apna PID Testing\List\PID.asm(1019): warning: Register r6 already defined by the .DEF directive
C:\Documents and Settings\Shaunak\My Documents\code vision avr projects\Apna PID Testing\List\PID.asm(1020): warning: Register r9 already defined by the .DEF directive
C:\Documents and Settings\Shaunak\My Documents\code vision avr projects\Apna PID Testing\List\PID.asm(1021): warning: Register r8 already defined by the .DEF directive
C:\Documents and Settings\Shaunak\My Documents\code vision avr projects\Apna PID Testing\List\PID.asm(1022): warning: Register r11 already defined by the .DEF directive
C:\Documents and Settings\Shaunak\My Documents\code vision avr projects\Apna PID Testing\List\PID.asm(1023): warning: Register r12 already defined by the .DEF directive
C:\Documents and Settings\Shaunak\My Documents\code vision avr projects\Apna PID Testing\List\PID.asm(1024): warning: Register r10 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.03.8a Evaluation
                 ;(C) Copyright 1998-2008 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type              : ATmega16
                 ;Program type           : Application
                 ;Clock frequency        : 16.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote char to int    : Yes
                 ;char is unsigned       : Yes
                 ;global const stored in FLASH  : No
                 ;8 bit enums            : Yes
                 ;Enhanced core instructions    : On
                 ;Smart register allocation : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega16
                 	#pragma AVRPART MEMORY PROG_FLASH 16384
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+@1
                 	ANDI R30,LOW(@2)
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+@1
                 	ANDI R30,LOW(@2)
                 	STS  @0+@1,R30
                 	LDS  R30,@0+@1+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+@1+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+@1
                 	ORI  R30,LOW(@2)
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+@1
                 	ORI  R30,LOW(@2)
                 	STS  @0+@1,R30
                 	LDS  R30,@0+@1+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+@1+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+@1)
                 	LDI  R31,HIGH(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	LDI  R22,BYTE3(2*@0+@1)
                 	LDI  R23,BYTE4(2*@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+@2)
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+@3)
                 	LDI  R@1,HIGH(@2+@3)
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+@3)
                 	LDI  R@1,HIGH(@2*2+@3)
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	LDS  R22,@0+@1+2
                 	LDS  R23,@0+@1+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+@2
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+@3
                 	LDS  R@1,@2+@3+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+@1
                 	LDS  R27,@0+@1+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+@1
                 	LDS  R27,@0+@1+1
                 	LDS  R24,@0+@1+2
                 	LDS  R25,@0+@1+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+@1,R30
                 	STS  @0+@1+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+@1,R30
                 	STS  @0+@1+1,R31
                 	STS  @0+@1+2,R22
                 	STS  @0+@1+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+@1,R0
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+@1,R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+@1,R@2
                 	STS  @0+@1+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	CALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _l_overflow=R5
                 	.DEF _r_overflow=R4
                 	.DEF _l_step=R7
                 	.DEF _r_step=R6
                 	.DEF _x=R9
                 	.DEF _y=R8
                 	.DEF _z=R11
                 	.DEF _rightMotorOn=R12
                 	.DEF __lcd_x=R10
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;INTERRUPT VECTORS
000000 940c 0034 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0094 	JMP  _timer2_ovf_isr
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0064 	JMP  _timer0_ovf_isr
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _0x3:
00002a 66cc
00002b 9933      	.DB  0xCC,0x66,0x33,0x99
                 _0x2000003:
00002c c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
00002d 0004      	.DW  0x04
00002e 0160      	.DW  _step
00002f 0054      	.DW  _0x3*2
                 
000030 0002      	.DW  0x02
000031 016e      	.DW  __base_y_G100
000032 0058      	.DW  _0x2000003*2
                 
                 _0xFFFFFFFF:
000033 0000      	.DW  0
                 
                 __RESET:
000034 94f8      	CLI
000035 27ee      	CLR  R30
000036 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000037 e0f1      	LDI  R31,1
000038 bffb      	OUT  GICR,R31
000039 bfeb      	OUT  GICR,R30
00003a bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
00003b e1f8      	LDI  R31,0x18
00003c bdf1      	OUT  WDTCR,R31
00003d bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
00003e e08d      	LDI  R24,(14-2)+1
00003f e0a2      	LDI  R26,2
000040 27bb      	CLR  R27
                 __CLEAR_REG:
000041 93ed      	ST   X+,R30
000042 958a      	DEC  R24
000043 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000044 e080      	LDI  R24,LOW(0x400)
000045 e094      	LDI  R25,HIGH(0x400)
000046 e6a0      	LDI  R26,0x60
                 __CLEAR_SRAM:
000047 93ed      	ST   X+,R30
000048 9701      	SBIW R24,1
000049 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00004a e5ea      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00004b e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00004c 9185      	LPM  R24,Z+
00004d 9195      	LPM  R25,Z+
00004e 9700      	SBIW R24,0
00004f f061      	BREQ __GLOBAL_INI_END
000050 91a5      	LPM  R26,Z+
000051 91b5      	LPM  R27,Z+
000052 9005      	LPM  R0,Z+
000053 9015      	LPM  R1,Z+
000054 01bf      	MOVW R22,R30
000055 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000056 9005      	LPM  R0,Z+
000057 920d      	ST   X+,R0
000058 9701      	SBIW R24,1
000059 f7e1      	BRNE __GLOBAL_INI_LOOP
00005a 01fb      	MOVW R30,R22
00005b cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;STACK POINTER INITIALIZATION
00005c e5ef      	LDI  R30,LOW(0x45F)
00005d bfed      	OUT  SPL,R30
00005e e0e4      	LDI  R30,HIGH(0x45F)
00005f bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000060 e6c0      	LDI  R28,LOW(0x160)
000061 e0d1      	LDI  R29,HIGH(0x160)
                 
000062 940c 0154 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.03.8a Evaluation
                 ;Automatic Program Generator
                 ;© Copyright 1998-2008 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 12/8/2008
                 ;Author  : Freeware, for evaluation and non-commercial use only
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type           : ATmega16
                 ;Program type        : Application
                 ;Clock frequency     : 16.000000 MHz
                 ;Memory model        : Small
                 ;External RAM size   : 0
                 ;Data Stack size     : 256
                 ;*****************************************************/
                 ;
                 ;#include <mega16.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x40
                 	.EQU __sm_mask=0xB0
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0xA0
                 	.EQU __sm_ext_standby=0xB0
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;// Alphanumeric LCD Module functions
                 ;#asm
                    .equ __lcd_port=0x15 ;PORTC
                 ; 0000 001D #endasm
                 ;#include <lcd.h>
                 ;#define MOTOR_DELAY 40
                 ;#define ADC_DELAY 40
                 ;
                 ;unsigned char step[4]={0xCC,0x66,0x33,0x99};
                 
                 	.DSEG
                 ;unsigned char l_overflow,r_overflow,l_step,r_step,x,y,z;
                 ;unsigned rightMotorOn;
                 ;unsigned leftMotorOn;
                 ;unsigned int left,right,center,error;
                 ;
                 ;void read(void);
                 ;void show(unsigned int ,unsigned char , unsigned char );
                 ;
                 ;// Timer 0 overflow interrupt service routine
                 ;interrupt [TIM0_OVF] void timer0_ovf_isr(void)
                 ; 0000 002D {
                 
                 	.CSEG
                 _timer0_ovf_isr:
000064 920a      	ST   -Y,R0
000065 93ea      	ST   -Y,R30
000066 93fa      	ST   -Y,R31
000067 b7ef      	IN   R30,SREG
000068 93ea      	ST   -Y,R30
                 ; 0000 002E // Place your code here
                 ; 0000 002F  //right motor
                 ; 0000 0030    y++;
000069 9483      	INC  R8
                 ; 0000 0031    if(y>r_overflow && rightMotorOn)
00006a 1448      	CP   R4,R8
00006b f418      	BRSH _0x5
00006c 2c0c      	MOV  R0,R12
00006d 280d      	OR   R0,R13
00006e f409      	BRNE _0x6
                 _0x5:
00006f c00a      	RJMP _0x4
                 _0x6:
                 ; 0000 0032    {
                 ; 0000 0033     y=0;
000070 2488      	CLR  R8
                 ; 0000 0034     PORTD=step[r_step];
000071 2de6      	MOV  R30,R6
000072 940e 0292 	CALL SUBOPT_0x0
000074 bbe2      	OUT  0x12,R30
                 ; 0000 0035     r_step++;
000075 9463      	INC  R6
                 ; 0000 0036     if(r_step>3)r_step=0;
000076 e0e3      	LDI  R30,LOW(3)
000077 15e6      	CP   R30,R6
000078 f408      	BRSH _0x7
000079 2466      	CLR  R6
                 ; 0000 0037    }
                 _0x7:
                 ; 0000 0038 
                 ; 0000 0039    //left motor
                 ; 0000 003A    x++;
                 _0x4:
00007a 9493      	INC  R9
                 ; 0000 003B    if(x>l_overflow && leftMotorOn)
00007b 1459      	CP   R5,R9
00007c f430      	BRSH _0x9
00007d 91e0 0164 	LDS  R30,_leftMotorOn
00007f 91f0 0165 	LDS  R31,_leftMotorOn+1
000081 9730      	SBIW R30,0
000082 f409      	BRNE _0xA
                 _0x9:
000083 c00a      	RJMP _0x8
                 _0xA:
                 ; 0000 003C    {
                 ; 0000 003D     x=0;
000084 2499      	CLR  R9
                 ; 0000 003E     PORTB=step[l_step];
000085 2de7      	MOV  R30,R7
000086 940e 0292 	CALL SUBOPT_0x0
000088 bbe8      	OUT  0x18,R30
                 ; 0000 003F     l_step++;
000089 9473      	INC  R7
                 ; 0000 0040     if(l_step > 3)l_step = 0;
00008a e0e3      	LDI  R30,LOW(3)
00008b 15e7      	CP   R30,R7
00008c f408      	BRSH _0xB
00008d 2477      	CLR  R7
                 ; 0000 0041    }
                 _0xB:
                 ; 0000 0042 
                 ; 0000 0043 }
                 _0x8:
00008e 91e9      	LD   R30,Y+
00008f bfef      	OUT  SREG,R30
000090 91f9      	LD   R31,Y+
000091 91e9      	LD   R30,Y+
000092 9009      	LD   R0,Y+
000093 9518      	RETI
                 ;
                 ;// Timer 2 overflow interrupt service routine
                 ;interrupt [TIM2_OVF] void timer2_ovf_isr(void)
                 ; 0000 0047 {
                 _timer2_ovf_isr:
                 ; 0000 0048 // Place your code here
                 ; 0000 0049 //z++;
                 ; 0000 004A //   if(z>ADC_DELAY)
                 ; 0000 004B //   {
                 ; 0000 004C    //read sensor
                 ; 0000 004D //   read();
                 ; 0000 004E    //error correction
                 ; 0000 004F //   error=(left-right);
                 ; 0000 0050 //   if(error>0)r_overflow=MOTOR_DELAY+error;
                 ; 0000 0051 //   else l_overflow=MOTOR_DELAY-error;
                 ; 0000 0052 //   show(left,0,0);
                 ; 0000 0053 //   show(right,10,0);
                 ; 0000 0054 //   show(center,5,0);
                 ; 0000 0055 //
                 ; 0000 0056 //   }
                 ; 0000 0057 
                 ; 0000 0058 }
000094 9518      	RETI
                 ; void initialize(void)
                 ; 0000 005A {
                 _initialize:
                 ; 0000 005B  x=0;
000095 2499      	CLR  R9
                 ; 0000 005C  y=0;
000096 2488      	CLR  R8
                 ; 0000 005D  z=0;
000097 24bb      	CLR  R11
                 ; 0000 005E  l_step=0;
000098 2477      	CLR  R7
                 ; 0000 005F  r_step=0;
000099 2466      	CLR  R6
                 ; 0000 0060  l_overflow=MOTOR_DELAY;
00009a e2e8      	LDI  R30,LOW(40)
00009b 2e5e      	MOV  R5,R30
                 ; 0000 0061  r_overflow=MOTOR_DELAY;
00009c 2e4e      	MOV  R4,R30
                 ; 0000 0062  rightMotorOn=1;
00009d e0e1      	LDI  R30,LOW(1)
00009e e0f0      	LDI  R31,HIGH(1)
00009f 016f      	MOVW R12,R30
                 ; 0000 0063  leftMotorOn=1;
0000a0 93e0 0164 	STS  _leftMotorOn,R30
0000a2 93f0 0165 	STS  _leftMotorOn+1,R31
                 ; 0000 0064 }
0000a4 9508      	RET
                 ;
                 ;#include <delay.h>
                 ;
                 ;#define ADC_VREF_TYPE 0xE0
                 ;
                 ;// Read the 8 most significant bits
                 ;// of the AD conversion result
                 ;unsigned char read_adc(unsigned char adc_input)
                 ; 0000 006D {
                 _read_adc:
                 ; 0000 006E ADMUX=adc_input | (ADC_VREF_TYPE & 0xff);
                 ;	adc_input -> Y+0
0000a5 81e8      	LD   R30,Y
0000a6 6ee0      	ORI  R30,LOW(0xE0)
0000a7 b9e7      	OUT  0x7,R30
                 ; 0000 006F // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 0070 delay_us(10);
                +
0000a8 e385     +LDI R24 , LOW ( 53 )
                +__DELAY_USB_LOOP :
0000a9 958a     +DEC R24
0000aa f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 53
                 ; 0000 0071 // Start the AD conversion
                 ; 0000 0072 ADCSRA|=0x40;
0000ab 9a36      	SBI  0x6,6
                 ; 0000 0073 // Wait for the AD conversion to complete
                 ; 0000 0074 while ((ADCSRA & 0x10)==0);
                 _0xC:
0000ac 9b34      	SBIS 0x6,4
0000ad cffe      	RJMP _0xC
                 ; 0000 0075 ADCSRA|=0x10;
0000ae 9a34      	SBI  0x6,4
                 ; 0000 0076 return ADCH;
0000af b1e5      	IN   R30,0x5
0000b0 940c 0290 	JMP  _0x2020001
                 ; 0000 0077 }
                 ;
                 ;void read(void)
                 ; 0000 007A {
                 _read:
                 ; 0000 007B  unsigned char i;
                 ; 0000 007C  left=0;
0000b2 931a      	ST   -Y,R17
                 ;	i -> R17
0000b3 e0e0      	LDI  R30,LOW(0)
0000b4 93e0 0166 	STS  _left,R30
0000b6 93e0 0167 	STS  _left+1,R30
                 ; 0000 007D  center=0;
0000b8 93e0 016a 	STS  _center,R30
0000ba 93e0 016b 	STS  _center+1,R30
                 ; 0000 007E  right=0;
0000bc 93e0 0168 	STS  _right,R30
0000be 93e0 0169 	STS  _right+1,R30
                 ; 0000 007F  for(i=0;i<8;i++)
0000c0 e010      	LDI  R17,LOW(0)
                 _0x10:
0000c1 3018      	CPI  R17,8
0000c2 f4b0      	BRSH _0x11
                 ; 0000 0080  {
                 ; 0000 0081  PORTA=PINA|(1<<0);
0000c3 b3e9      	IN   R30,0x19
0000c4 60e1      	ORI  R30,1
0000c5 bbeb      	OUT  0x1B,R30
                 ; 0000 0082  right+=read_adc(3);
0000c6 e0e3      	LDI  R30,LOW(3)
0000c7 940e 0297 	CALL SUBOPT_0x1
0000c9 91a0 0168 	LDS  R26,_right
0000cb 91b0 0169 	LDS  R27,_right+1
0000cd 0fea      	ADD  R30,R26
0000ce 1ffb      	ADC  R31,R27
0000cf 93e0 0168 	STS  _right,R30
0000d1 93f0 0169 	STS  _right+1,R31
                 ; 0000 0083  PORTA=PINA&(~(1<<0));
0000d3 b3e9      	IN   R30,0x19
0000d4 7fee      	ANDI R30,0xFE
0000d5 940e 029c 	CALL SUBOPT_0x2
                 ; 0000 0084  delay_us(7);
                 ; 0000 0085  }
0000d7 5f1f      	SUBI R17,-1
0000d8 cfe8      	RJMP _0x10
                 _0x11:
                 ; 0000 0086 for(i=0;i<8;i++)
0000d9 e010      	LDI  R17,LOW(0)
                 _0x13:
0000da 3018      	CPI  R17,8
0000db f4b0      	BRSH _0x14
                 ; 0000 0087  {
                 ; 0000 0088  PORTA=PINA|(1<<1);
0000dc b3e9      	IN   R30,0x19
0000dd 60e2      	ORI  R30,2
0000de bbeb      	OUT  0x1B,R30
                 ; 0000 0089  left+=read_adc(4);
0000df e0e4      	LDI  R30,LOW(4)
0000e0 940e 0297 	CALL SUBOPT_0x1
0000e2 91a0 0166 	LDS  R26,_left
0000e4 91b0 0167 	LDS  R27,_left+1
0000e6 0fea      	ADD  R30,R26
0000e7 1ffb      	ADC  R31,R27
0000e8 93e0 0166 	STS  _left,R30
0000ea 93f0 0167 	STS  _left+1,R31
                 ; 0000 008A  PORTA=PINA&(~(1<<1));
0000ec b3e9      	IN   R30,0x19
0000ed 7fed      	ANDI R30,0xFD
0000ee 940e 029c 	CALL SUBOPT_0x2
                 ; 0000 008B  delay_us(7);
                 ; 0000 008C  }
0000f0 5f1f      	SUBI R17,-1
0000f1 cfe8      	RJMP _0x13
                 _0x14:
                 ; 0000 008D for(i=0;i<8;i++)
0000f2 e010      	LDI  R17,LOW(0)
                 _0x16:
0000f3 3018      	CPI  R17,8
0000f4 f4b0      	BRSH _0x17
                 ; 0000 008E  {
                 ; 0000 008F  PORTA=PINA|(1<<2);
0000f5 b3e9      	IN   R30,0x19
0000f6 60e4      	ORI  R30,4
0000f7 bbeb      	OUT  0x1B,R30
                 ; 0000 0090  center+=read_adc(5);
0000f8 e0e5      	LDI  R30,LOW(5)
0000f9 940e 0297 	CALL SUBOPT_0x1
0000fb 91a0 016a 	LDS  R26,_center
0000fd 91b0 016b 	LDS  R27,_center+1
0000ff 0fea      	ADD  R30,R26
000100 1ffb      	ADC  R31,R27
000101 93e0 016a 	STS  _center,R30
000103 93f0 016b 	STS  _center+1,R31
                 ; 0000 0091  PORTA=PINA&(~(1<<2));
000105 b3e9      	IN   R30,0x19
000106 7feb      	ANDI R30,0xFB
000107 940e 029c 	CALL SUBOPT_0x2
                 ; 0000 0092  delay_us(7);
                 ; 0000 0093  }
000109 5f1f      	SUBI R17,-1
00010a cfe8      	RJMP _0x16
                 _0x17:
                 ; 0000 0094 left/=8;
00010b 940e 02a1 	CALL SUBOPT_0x3
00010d 940e 02c2 	CALL __LSRW3
00010f 93e0 0166 	STS  _left,R30
000111 93f0 0167 	STS  _left+1,R31
                 ; 0000 0095 right/=8;
000113 91e0 0168 	LDS  R30,_right
000115 91f0 0169 	LDS  R31,_right+1
000117 940e 02c2 	CALL __LSRW3
000119 93e0 0168 	STS  _right,R30
00011b 93f0 0169 	STS  _right+1,R31
                 ; 0000 0096 center/=8;
00011d 91e0 016a 	LDS  R30,_center
00011f 91f0 016b 	LDS  R31,_center+1
000121 940e 02c2 	CALL __LSRW3
000123 93e0 016a 	STS  _center,R30
000125 93f0 016b 	STS  _center+1,R31
                 ; 0000 0097 }
000127 9119      	LD   R17,Y+
000128 9508      	RET
                 ;
                 ;void show(unsigned int val,unsigned char xx, unsigned char yy)
                 ; 0000 009A {
                 _show:
                 ; 0000 009B  unsigned char a,b,c;
                 ; 0000 009C  lcd_gotoxy(xx,yy);
000129 940e 02e3 	CALL __SAVELOCR4
                 ;	val -> Y+6
                 ;	xx -> Y+5
                 ;	yy -> Y+4
                 ;	a -> R17
                 ;	b -> R16
                 ;	c -> R19
00012b 81ed      	LDD  R30,Y+5
00012c 93ea      	ST   -Y,R30
00012d 81ed      	LDD  R30,Y+5
00012e 93ea      	ST   -Y,R30
00012f 940e 0202 	CALL _lcd_gotoxy
                 ; 0000 009D  a=(val%10)+48;
000131 940e 02a6 	CALL SUBOPT_0x4
000133 940e 02dc 	CALL __MODW21U
000135 96f0      	ADIW R30,48
000136 2f1e      	MOV  R17,R30
                 ; 0000 009E  val/=10;
000137 940e 02a6 	CALL SUBOPT_0x4
000139 940e 02ab 	CALL SUBOPT_0x5
                 ; 0000 009F  b=(val%10)+48;
00013b 940e 02dc 	CALL __MODW21U
00013d 96f0      	ADIW R30,48
00013e 2f0e      	MOV  R16,R30
                 ; 0000 00A0  val/=10;
00013f 940e 02a6 	CALL SUBOPT_0x4
000141 940e 02ab 	CALL SUBOPT_0x5
                 ; 0000 00A1  c=(val%10)+48;
000143 940e 02dc 	CALL __MODW21U
000145 96f0      	ADIW R30,48
000146 2f3e      	MOV  R19,R30
                 ; 0000 00A2 // val/=10;
                 ; 0000 00A3 // d=(val%10)+48;
                 ; 0000 00A4 // lcd_putchar(d);
                 ; 0000 00A5  lcd_putchar(c);
000147 933a      	ST   -Y,R19
000148 940e 022f 	CALL _lcd_putchar
                 ; 0000 00A6  lcd_putchar(b);
00014a 930a      	ST   -Y,R16
00014b 940e 022f 	CALL _lcd_putchar
                 ; 0000 00A7  lcd_putchar(a);
00014d 931a      	ST   -Y,R17
00014e 940e 022f 	CALL _lcd_putchar
                 ; 0000 00A8 
                 ; 0000 00A9 }
000150 940e 02e8 	CALL __LOADLOCR4
000152 9628      	ADIW R28,8
000153 9508      	RET
                 ;
                 ;// Declare your global variables here
                 ;
                 ;void main(void)
                 ; 0000 00AE {
                 _main:
                 ; 0000 00AF // Declare your local variables here
                 ; 0000 00B0 
                 ; 0000 00B1 // Input/Output Ports initialization
                 ; 0000 00B2 // Port A initialization
                 ; 0000 00B3 // Func7=In Func6=In Func5=Out Func4=Out Func3=Out Func2=In Func1=In Func0=In
                 ; 0000 00B4 // State7=T State6=T State5=0 State4=0 State3=0 State2=T State1=T State0=T
                 ; 0000 00B5 PORTA=0x00;
000154 e0e0      	LDI  R30,LOW(0)
000155 bbeb      	OUT  0x1B,R30
                 ; 0000 00B6 DDRA=0x38;
000156 e3e8      	LDI  R30,LOW(56)
000157 bbea      	OUT  0x1A,R30
                 ; 0000 00B7 
                 ; 0000 00B8 // Port B initialization
                 ; 0000 00B9 // Func7=In Func6=In Func5=In Func4=In Func3=Out Func2=Out Func1=Out Func0=Out
                 ; 0000 00BA // State7=T State6=T State5=T State4=T State3=0 State2=0 State1=0 State0=0
                 ; 0000 00BB PORTB=0x00;
000158 e0e0      	LDI  R30,LOW(0)
000159 bbe8      	OUT  0x18,R30
                 ; 0000 00BC DDRB=0x0F;
00015a e0ef      	LDI  R30,LOW(15)
00015b bbe7      	OUT  0x17,R30
                 ; 0000 00BD 
                 ; 0000 00BE // Port C initialization
                 ; 0000 00BF // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 00C0 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 00C1 PORTC=0x00;
00015c e0e0      	LDI  R30,LOW(0)
00015d bbe5      	OUT  0x15,R30
                 ; 0000 00C2 DDRC=0x00;
00015e bbe4      	OUT  0x14,R30
                 ; 0000 00C3 
                 ; 0000 00C4 // Port D initialization
                 ; 0000 00C5 // Func7=Out Func6=Out Func5=Out Func4=Out Func3=In Func2=In Func1=In Func0=In
                 ; 0000 00C6 // State7=0 State6=0 State5=0 State4=0 State3=T State2=T State1=T State0=T
                 ; 0000 00C7 PORTD=0x00;
00015f bbe2      	OUT  0x12,R30
                 ; 0000 00C8 DDRD=0xF0;
000160 efe0      	LDI  R30,LOW(240)
000161 bbe1      	OUT  0x11,R30
                 ; 0000 00C9 
                 ; 0000 00CA initialize();
000162 df32      	RCALL _initialize
                 ; 0000 00CB 
                 ; 0000 00CC // Timer/Counter 0 initialization
                 ; 0000 00CD // Clock source: System Clock
                 ; 0000 00CE // Clock value: 2000.000 kHz
                 ; 0000 00CF // Mode: Normal top=FFh
                 ; 0000 00D0 // OC0 output: Disconnected
                 ; 0000 00D1 TCCR0=0x02;
000163 e0e2      	LDI  R30,LOW(2)
000164 bfe3      	OUT  0x33,R30
                 ; 0000 00D2 TCNT0=0x00;
000165 e0e0      	LDI  R30,LOW(0)
000166 bfe2      	OUT  0x32,R30
                 ; 0000 00D3 OCR0=0x00;
000167 bfec      	OUT  0x3C,R30
                 ; 0000 00D4 
                 ; 0000 00D5 // Timer/Counter 1 initialization
                 ; 0000 00D6 // Clock source: System Clock
                 ; 0000 00D7 // Clock value: Timer 1 Stopped
                 ; 0000 00D8 // Mode: Normal top=FFFFh
                 ; 0000 00D9 // OC1A output: Discon.
                 ; 0000 00DA // OC1B output: Discon.
                 ; 0000 00DB // Noise Canceler: Off
                 ; 0000 00DC // Input Capture on Falling Edge
                 ; 0000 00DD // Timer 1 Overflow Interrupt: Off
                 ; 0000 00DE // Input Capture Interrupt: Off
                 ; 0000 00DF // Compare A Match Interrupt: Off
                 ; 0000 00E0 // Compare B Match Interrupt: Off
                 ; 0000 00E1 TCCR1A=0x00;
000168 bdef      	OUT  0x2F,R30
                 ; 0000 00E2 TCCR1B=0x00;
000169 bdee      	OUT  0x2E,R30
                 ; 0000 00E3 TCNT1H=0x00;
00016a bded      	OUT  0x2D,R30
                 ; 0000 00E4 TCNT1L=0x00;
00016b bdec      	OUT  0x2C,R30
                 ; 0000 00E5 ICR1H=0x00;
00016c bde7      	OUT  0x27,R30
                 ; 0000 00E6 ICR1L=0x00;
00016d bde6      	OUT  0x26,R30
                 ; 0000 00E7 OCR1AH=0x00;
00016e bdeb      	OUT  0x2B,R30
                 ; 0000 00E8 OCR1AL=0x00;
00016f bdea      	OUT  0x2A,R30
                 ; 0000 00E9 OCR1BH=0x00;
000170 bde9      	OUT  0x29,R30
                 ; 0000 00EA OCR1BL=0x00;
000171 bde8      	OUT  0x28,R30
                 ; 0000 00EB 
                 ; 0000 00EC // Timer/Counter 2 initialization
                 ; 0000 00ED // Clock source: System Clock
                 ; 0000 00EE // Clock value: 2000.000 kHz
                 ; 0000 00EF // Mode: Normal top=FFh
                 ; 0000 00F0 // OC2 output: Disconnected
                 ; 0000 00F1 ASSR=0x00;
000172 bde2      	OUT  0x22,R30
                 ; 0000 00F2 TCCR2=0x02;
000173 e0e2      	LDI  R30,LOW(2)
000174 bde5      	OUT  0x25,R30
                 ; 0000 00F3 TCNT2=0x00;
000175 e0e0      	LDI  R30,LOW(0)
000176 bde4      	OUT  0x24,R30
                 ; 0000 00F4 OCR2=0x00;
000177 bde3      	OUT  0x23,R30
                 ; 0000 00F5 
                 ; 0000 00F6 // External Interrupt(s) initialization
                 ; 0000 00F7 // INT0: Off
                 ; 0000 00F8 // INT1: Off
                 ; 0000 00F9 // INT2: Off
                 ; 0000 00FA MCUCR=0x00;
000178 bfe5      	OUT  0x35,R30
                 ; 0000 00FB MCUCSR=0x00;
000179 bfe4      	OUT  0x34,R30
                 ; 0000 00FC 
                 ; 0000 00FD // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 00FE TIMSK=0x41;
00017a e4e1      	LDI  R30,LOW(65)
00017b bfe9      	OUT  0x39,R30
                 ; 0000 00FF 
                 ; 0000 0100 // Analog Comparator initialization
                 ; 0000 0101 // Analog Comparator: Off
                 ; 0000 0102 // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 0103 ACSR=0x80;
00017c e8e0      	LDI  R30,LOW(128)
00017d b9e8      	OUT  0x8,R30
                 ; 0000 0104 SFIOR=0x00;
00017e e0e0      	LDI  R30,LOW(0)
00017f bfe0      	OUT  0x30,R30
                 ; 0000 0105 
                 ; 0000 0106 // ADC initialization
                 ; 0000 0107 // ADC Clock frequency: 250.000 kHz
                 ; 0000 0108 // ADC Voltage Reference: Int., cap. on AREF
                 ; 0000 0109 // ADC Auto Trigger Source: None
                 ; 0000 010A // Only the 8 most significant bits of
                 ; 0000 010B // the AD conversion result are used
                 ; 0000 010C ADMUX=ADC_VREF_TYPE & 0xff;
000180 eee0      	LDI  R30,LOW(224)
000181 b9e7      	OUT  0x7,R30
                 ; 0000 010D ADCSRA=0x86;
000182 e8e6      	LDI  R30,LOW(134)
000183 b9e6      	OUT  0x6,R30
                 ; 0000 010E 
                 ; 0000 010F // LCD module initialization
                 ; 0000 0110 lcd_init(16);
000184 e1e0      	LDI  R30,LOW(16)
000185 93ea      	ST   -Y,R30
000186 940e 0260 	CALL _lcd_init
                 ; 0000 0111 
                 ; 0000 0112 // Global enable interrupts
                 ; 0000 0113 #asm("sei")
000188 9478      	sei
                 ; 0000 0114 
                 ; 0000 0115 while (1)
                 _0x18:
                 ; 0000 0116       {
                 ; 0000 0117       // Place your code here
                 ; 0000 0118         //read sensor
                 ; 0000 0119    read();
000189 df28      	RCALL _read
                 ; 0000 011A    //error correction
                 ; 0000 011B    error=(left-right);
00018a 91a0 0168 	LDS  R26,_right
00018c 91b0 0169 	LDS  R27,_right+1
00018e 940e 02a1 	CALL SUBOPT_0x3
000190 1bea      	SUB  R30,R26
000191 0bfb      	SBC  R31,R27
000192 93e0 016c 	STS  _error,R30
000194 93f0 016d 	STS  _error+1,R31
                 ; 0000 011C    if(error>0)r_overflow=MOTOR_DELAY+error;
000196 91a0 016c 	LDS  R26,_error
000198 91b0 016d 	LDS  R27,_error+1
00019a 940e 02df 	CALL __CPW02
00019c f418      	BRSH _0x1B
00019d 96b8      	ADIW R30,40
00019e 2e4e      	MOV  R4,R30
                 ; 0000 011D    else l_overflow=MOTOR_DELAY-error;
00019f c008      	RJMP _0x1C
                 _0x1B:
0001a0 91a0 016c 	LDS  R26,_error
0001a2 91b0 016d 	LDS  R27,_error+1
0001a4 e2e8      	LDI  R30,LOW(40)
0001a5 e0f0      	LDI  R31,HIGH(40)
0001a6 1bea      	SUB  R30,R26
0001a7 2e5e      	MOV  R5,R30
                 ; 0000 011E    show(left,0,0);
                 _0x1C:
0001a8 940e 02a1 	CALL SUBOPT_0x3
0001aa 93fa      	ST   -Y,R31
0001ab 93ea      	ST   -Y,R30
0001ac e0e0      	LDI  R30,LOW(0)
0001ad 940e 02b0 	CALL SUBOPT_0x6
                 ; 0000 011F    show(right,10,0);
0001af 91e0 0168 	LDS  R30,_right
0001b1 91f0 0169 	LDS  R31,_right+1
0001b3 93fa      	ST   -Y,R31
0001b4 93ea      	ST   -Y,R30
0001b5 e0ea      	LDI  R30,LOW(10)
0001b6 940e 02b0 	CALL SUBOPT_0x6
                 ; 0000 0120    show(center,5,0);
0001b8 91e0 016a 	LDS  R30,_center
0001ba 91f0 016b 	LDS  R31,_center+1
0001bc 93fa      	ST   -Y,R31
0001bd 93ea      	ST   -Y,R30
0001be e0e5      	LDI  R30,LOW(5)
0001bf 940e 02b0 	CALL SUBOPT_0x6
                 ; 0000 0121 
                 ; 0000 0122       };
0001c1 cfc7      	RJMP _0x18
                 ; 0000 0123 }
                 _0x1D:
0001c2 cfff      	RJMP _0x1D
                     .equ __lcd_direction=__lcd_port-1
                     .equ __lcd_pin=__lcd_port-2
                     .equ __lcd_rs=0
                     .equ __lcd_rd=1
                     .equ __lcd_enable=2
                     .equ __lcd_busy_flag=7
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_delay_G100:
0001c3 e0ff          ldi   r31,15
                 __lcd_delay0:
0001c4 95fa          dec   r31
0001c5 f7f1          brne  __lcd_delay0
0001c6 9508      	RET
                 __lcd_ready:
0001c7 b3a4          in    r26,__lcd_direction
0001c8 70af          andi  r26,0xf                 ;set as input
0001c9 bba4          out   __lcd_direction,r26
0001ca 9aa9          sbi   __lcd_port,__lcd_rd     ;RD=1
0001cb 98a8          cbi   __lcd_port,__lcd_rs     ;RS=0
                 __lcd_busy:
0001cc dff6      	RCALL __lcd_delay_G100
0001cd 9aaa          sbi   __lcd_port,__lcd_enable ;EN=1
0001ce dff4      	RCALL __lcd_delay_G100
0001cf b3a3          in    r26,__lcd_pin
0001d0 98aa          cbi   __lcd_port,__lcd_enable ;EN=0
0001d1 dff1      	RCALL __lcd_delay_G100
0001d2 9aaa          sbi   __lcd_port,__lcd_enable ;EN=1
0001d3 dfef      	RCALL __lcd_delay_G100
0001d4 98aa          cbi   __lcd_port,__lcd_enable ;EN=0
0001d5 fda7          sbrc  r26,__lcd_busy_flag
0001d6 cff5          rjmp  __lcd_busy
0001d7 9508      	RET
                 __lcd_write_nibble_G100:
0001d8 7fa0          andi  r26,0xf0
0001d9 2bab          or    r26,r27
0001da bba5          out   __lcd_port,r26          ;write
0001db 9aaa          sbi   __lcd_port,__lcd_enable ;EN=1
0001dc 940e 01c3 	CALL __lcd_delay_G100
0001de 98aa          cbi   __lcd_port,__lcd_enable ;EN=0
0001df 940e 01c3 	CALL __lcd_delay_G100
0001e1 9508      	RET
                 __lcd_write_data:
0001e2 98a9          cbi  __lcd_port,__lcd_rd 	  ;RD=0
0001e3 b3a4          in    r26,__lcd_direction
0001e4 6fa7          ori   r26,0xf0 | (1<<__lcd_rs) | (1<<__lcd_rd) | (1<<__lcd_enable) ;set as output
0001e5 bba4          out   __lcd_direction,r26
0001e6 b3b5          in    r27,__lcd_port
0001e7 70bf          andi  r27,0xf
0001e8 81a8          ld    r26,y
0001e9 dfee      	RCALL __lcd_write_nibble_G100
0001ea 81a8          ld    r26,y
0001eb 95a2          swap  r26
0001ec dfeb      	RCALL __lcd_write_nibble_G100
0001ed 9aa9          sbi   __lcd_port,__lcd_rd     ;RD=1
0001ee 940c 0290 	JMP  _0x2020001
                 __lcd_read_nibble_G100:
0001f0 9aaa          sbi   __lcd_port,__lcd_enable ;EN=1
0001f1 940e 01c3 	CALL __lcd_delay_G100
0001f3 b3e3          in    r30,__lcd_pin           ;read
0001f4 98aa          cbi   __lcd_port,__lcd_enable ;EN=0
0001f5 940e 01c3 	CALL __lcd_delay_G100
0001f7 7fe0          andi  r30,0xf0
0001f8 9508      	RET
                 _lcd_read_byte0_G100:
0001f9 940e 01c3 	CALL __lcd_delay_G100
0001fb dff4      	RCALL __lcd_read_nibble_G100
0001fc 2fae          mov   r26,r30
0001fd dff2      	RCALL __lcd_read_nibble_G100
0001fe 98a9          cbi   __lcd_port,__lcd_rd     ;RD=0
0001ff 95e2          swap  r30
000200 2bea          or    r30,r26
000201 9508      	RET
                 _lcd_gotoxy:
000202 940e 01c7 	CALL __lcd_ready
000204 940e 02b5 	CALL SUBOPT_0x7
000206 59e2      	SUBI R30,LOW(-__base_y_G100)
000207 4ffe      	SBCI R31,HIGH(-__base_y_G100)
000208 81e0      	LD   R30,Z
000209 e0f0      	LDI  R31,0
00020a 01df      	MOVW R26,R30
00020b 81e9      	LDD  R30,Y+1
00020c e0f0      	LDI  R31,0
00020d 0fea      	ADD  R30,R26
00020e 1ffb      	ADC  R31,R27
00020f 93ea      	ST   -Y,R30
000210 940e 01e2 	CALL __lcd_write_data
000212 80a9      	LDD  R10,Y+1
000213 81e8      	LD   R30,Y
000214 93e0 0172 	STS  __lcd_y,R30
000216 9622      	ADIW R28,2
000217 9508      	RET
                 _lcd_clear:
000218 940e 01c7 	CALL __lcd_ready
00021a e0e2      	LDI  R30,LOW(2)
00021b 93ea      	ST   -Y,R30
00021c 940e 01e2 	CALL __lcd_write_data
00021e 940e 01c7 	CALL __lcd_ready
000220 e0ec      	LDI  R30,LOW(12)
000221 93ea      	ST   -Y,R30
000222 940e 01e2 	CALL __lcd_write_data
000224 940e 01c7 	CALL __lcd_ready
000226 e0e1      	LDI  R30,LOW(1)
000227 93ea      	ST   -Y,R30
000228 940e 01e2 	CALL __lcd_write_data
00022a e0e0      	LDI  R30,LOW(0)
00022b 93e0 0172 	STS  __lcd_y,R30
00022d 2eae      	MOV  R10,R30
00022e 9508      	RET
                 _lcd_putchar:
00022f 93ef          push r30
000230 93ff          push r31
000231 81a8          ld   r26,y
000232 9468          set
000233 30aa          cpi  r26,10
000234 f031          breq __lcd_putchar1
000235 94e8          clt
000236 94a3      	INC  R10
000237 91e0 0173 	LDS  R30,__lcd_maxx
000239 15ea      	CP   R30,R10
00023a f460      	BRSH _0x2000004
                 	__lcd_putchar1:
00023b 91e0 0172 	LDS  R30,__lcd_y
00023d 5fef      	SUBI R30,-LOW(1)
00023e 93e0 0172 	STS  __lcd_y,R30
000240 e0e0      	LDI  R30,LOW(0)
000241 93ea      	ST   -Y,R30
000242 91e0 0172 	LDS  R30,__lcd_y
000244 93ea      	ST   -Y,R30
000245 dfbc      	RCALL _lcd_gotoxy
000246 f02e      	brts __lcd_putchar0
                 _0x2000004:
000247 df7f          rcall __lcd_ready
000248 9aa8          sbi  __lcd_port,__lcd_rs ;RS=1
000249 81a8          ld   r26,y
00024a 93aa          st   -y,r26
00024b df96          rcall __lcd_write_data
                 __lcd_putchar0:
00024c 91ff          pop  r31
00024d 91ef          pop  r30
00024e 940c 0290 	JMP  _0x2020001
                 __long_delay_G100:
000250 27aa          clr   r26
000251 27bb          clr   r27
                 __long_delay0:
000252 9711          sbiw  r26,1         ;2 cycles
000253 f7f1          brne  __long_delay0 ;2 cycles
000254 9508      	RET
                 __lcd_init_write_G100:
000255 98a9          cbi  __lcd_port,__lcd_rd 	  ;RD=0
000256 b3a4          in    r26,__lcd_direction
000257 6fa7          ori   r26,0xf7                ;set as output
000258 bba4          out   __lcd_direction,r26
000259 b3b5          in    r27,__lcd_port
00025a 70bf          andi  r27,0xf
00025b 81a8          ld    r26,y
00025c 940e 01d8 	CALL __lcd_write_nibble_G100
00025e 9aa9          sbi   __lcd_port,__lcd_rd     ;RD=1
00025f c030      	RJMP _0x2020001
                 _lcd_init:
000260 98aa          cbi   __lcd_port,__lcd_enable ;EN=0
000261 98a8          cbi   __lcd_port,__lcd_rs     ;RS=0
000262 81e8      	LD   R30,Y
000263 93e0 0173 	STS  __lcd_maxx,R30
000265 d04f      	RCALL SUBOPT_0x7
000266 58e0      	SUBI R30,LOW(-128)
000267 4fff      	SBCI R31,HIGH(-128)
                +
000268 93e0 0170+STS __base_y_G100 + 2 , R30
                 	__PUTB1MN __base_y_G100,2
00026a d04a      	RCALL SUBOPT_0x7
00026b 54e0      	SUBI R30,LOW(-192)
00026c 4fff      	SBCI R31,HIGH(-192)
                +
00026d 93e0 0171+STS __base_y_G100 + 3 , R30
                 	__PUTB1MN __base_y_G100,3
00026f d048      	RCALL SUBOPT_0x8
000270 d047      	RCALL SUBOPT_0x8
000271 d046      	RCALL SUBOPT_0x8
000272 dfdd      	RCALL __long_delay_G100
000273 e2e0      	LDI  R30,LOW(32)
000274 93ea      	ST   -Y,R30
000275 dfdf      	RCALL __lcd_init_write_G100
000276 dfd9      	RCALL __long_delay_G100
000277 e2e8      	LDI  R30,LOW(40)
000278 d044      	RCALL SUBOPT_0x9
000279 e0e4      	LDI  R30,LOW(4)
00027a d042      	RCALL SUBOPT_0x9
00027b e8e5      	LDI  R30,LOW(133)
00027c d040      	RCALL SUBOPT_0x9
00027d b3a4          in    r26,__lcd_direction
00027e 70af          andi  r26,0xf                 ;set as input
00027f bba4          out   __lcd_direction,r26
000280 9aa9          sbi   __lcd_port,__lcd_rd     ;RD=1
000281 940e 01f9 	CALL _lcd_read_byte0_G100
000283 30e5      	CPI  R30,LOW(0x5)
000284 f011      	BREQ _0x200000B
000285 e0e0      	LDI  R30,LOW(0)
000286 c009      	RJMP _0x2020001
                 _0x200000B:
000287 940e 01c7 	CALL __lcd_ready
000289 e0e6      	LDI  R30,LOW(6)
00028a 93ea      	ST   -Y,R30
00028b 940e 01e2 	CALL __lcd_write_data
00028d 940e 0218 	CALL _lcd_clear
00028f e0e1      	LDI  R30,LOW(1)
                 _0x2020001:
000290 9621      	ADIW R28,1
000291 9508      	RET
                 
                 	.DSEG
                 _step:
000160           	.BYTE 0x4
                 _leftMotorOn:
000164           	.BYTE 0x2
                 _left:
000166           	.BYTE 0x2
                 _right:
000168           	.BYTE 0x2
                 _center:
00016a           	.BYTE 0x2
                 _error:
00016c           	.BYTE 0x2
                 __base_y_G100:
00016e           	.BYTE 0x4
                 __lcd_y:
000172           	.BYTE 0x1
                 __lcd_maxx:
000173           	.BYTE 0x1
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
000292 e0f0      	LDI  R31,0
000293 5ae0      	SUBI R30,LOW(-_step)
000294 4ffe      	SBCI R31,HIGH(-_step)
000295 81e0      	LD   R30,Z
000296 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x1:
000297 93ea      	ST   -Y,R30
000298 940e 00a5 	CALL _read_adc
00029a e0f0      	LDI  R31,0
00029b 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x2:
00029c bbeb      	OUT  0x1B,R30
                +
00029d e285     +LDI R24 , LOW ( 37 )
                +__DELAY_USB_LOOP :
00029e 958a     +DEC R24
00029f f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 37
0002a0 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x3:
0002a1 91e0 0166 	LDS  R30,_left
0002a3 91f0 0167 	LDS  R31,_left+1
0002a5 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x4:
0002a6 81ae      	LDD  R26,Y+6
0002a7 81bf      	LDD  R27,Y+6+1
0002a8 e0ea      	LDI  R30,LOW(10)
0002a9 e0f0      	LDI  R31,HIGH(10)
0002aa 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x5:
0002ab 940e 02c9 	CALL __DIVW21U
0002ad 83ee      	STD  Y+6,R30
0002ae 83ff      	STD  Y+6+1,R31
0002af cff6      	RJMP SUBOPT_0x4
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x6:
0002b0 93ea      	ST   -Y,R30
0002b1 e0e0      	LDI  R30,LOW(0)
0002b2 93ea      	ST   -Y,R30
0002b3 940c 0129 	JMP  _show
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x7:
0002b5 81e8      	LD   R30,Y
0002b6 e0f0      	LDI  R31,0
0002b7 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x8:
0002b8 940e 0250 	CALL __long_delay_G100
0002ba e3e0      	LDI  R30,LOW(48)
0002bb 93ea      	ST   -Y,R30
0002bc cf98      	RJMP __lcd_init_write_G100
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x9:
0002bd 93ea      	ST   -Y,R30
0002be 940e 01e2 	CALL __lcd_write_data
0002c0 940c 0250 	JMP  __long_delay_G100
                 
                 
                 	.CSEG
                 __LSRW3:
0002c2 95f6      	LSR  R31
0002c3 95e7      	ROR  R30
                 __LSRW2:
0002c4 95f6      	LSR  R31
0002c5 95e7      	ROR  R30
0002c6 95f6      	LSR  R31
0002c7 95e7      	ROR  R30
0002c8 9508      	RET
                 
                 __DIVW21U:
0002c9 2400      	CLR  R0
0002ca 2411      	CLR  R1
0002cb e190      	LDI  R25,16
                 __DIVW21U1:
0002cc 0faa      	LSL  R26
0002cd 1fbb      	ROL  R27
0002ce 1c00      	ROL  R0
0002cf 1c11      	ROL  R1
0002d0 1a0e      	SUB  R0,R30
0002d1 0a1f      	SBC  R1,R31
0002d2 f418      	BRCC __DIVW21U2
0002d3 0e0e      	ADD  R0,R30
0002d4 1e1f      	ADC  R1,R31
0002d5 c001      	RJMP __DIVW21U3
                 __DIVW21U2:
0002d6 60a1      	SBR  R26,1
                 __DIVW21U3:
0002d7 959a      	DEC  R25
0002d8 f799      	BRNE __DIVW21U1
0002d9 01fd      	MOVW R30,R26
0002da 01d0      	MOVW R26,R0
0002db 9508      	RET
                 
                 __MODW21U:
0002dc dfec      	RCALL __DIVW21U
0002dd 01fd      	MOVW R30,R26
0002de 9508      	RET
                 
                 __CPW02:
0002df 2400      	CLR  R0
0002e0 160a      	CP   R0,R26
0002e1 060b      	CPC  R0,R27
0002e2 9508      	RET
                 
                 __SAVELOCR4:
0002e3 933a      	ST   -Y,R19
                 __SAVELOCR3:
0002e4 932a      	ST   -Y,R18
                 __SAVELOCR2:
0002e5 931a      	ST   -Y,R17
0002e6 930a      	ST   -Y,R16
0002e7 9508      	RET
                 
                 __LOADLOCR4:
0002e8 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
0002e9 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
0002ea 8119      	LDD  R17,Y+1
0002eb 8108      	LD   R16,Y
0002ec 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega16 register use summary:
r0 :  16 r1 :   5 r2 :   0 r3 :   0 r4 :   3 r5 :   3 r6 :   5 r7 :   5 
r8 :   4 r9 :   4 r10:   4 r11:   1 r12:   2 r13:   1 r14:   0 r15:   0 
r16:   4 r17:  15 r18:   2 r19:   4 r20:   0 r21:   0 r22:   2 r23:   0 
r24:  11 r25:   4 r26:  52 r27:  22 r28:   4 r29:   1 r30: 221 r31:  51 
x  :   3 y  :  61 z  :   9 
Registers used: 28 out of 35 (80.0%)

ATmega16 instruction use summary:
adc   :   5 add   :   5 adiw  :   7 and   :   0 andi  :   9 asr   :   0 
bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 
break :   0 breq  :   3 brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 
brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 brne  :  10 brpl  :   0 
brsh  :   9 brtc  :   0 brts  :   1 brvc  :   0 brvs  :   0 bset  :   0 
bst   :   0 call  :  56 cbi   :  10 cbr   :   0 clc   :   0 clh   :   0 
cli   :   1 cln   :   0 clr   :  16 cls   :   0 clt   :   1 clv   :   0 
clz   :   0 com   :   0 cp    :   6 cpc   :   1 cpi   :   5 cpse  :   0 
dec   :   5 des   :   0 eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 
icall :   0 ijmp  :   0 in    :  16 inc   :   5 jmp   :  27 ld    :  17 
ldd   :   9 ldi   :  71 lds   :  27 lpm   :   7 lsl   :   1 lsr   :   3 
mov   :  12 movw  :   8 mul   :   0 muls  :   0 mulsu :   0 neg   :   0 
nop   :   0 or    :   3 ori   :   6 out   :  53 pop   :   2 push  :   2 
rcall :  25 ret   :  24 reti  :   2 rjmp  :  16 rol   :   3 ror   :   3 
sbc   :   2 sbci  :   4 sbi   :  11 sbic  :   0 sbis  :   1 sbiw  :   5 
sbr   :   1 sbrc  :   1 sbrs  :   0 sec   :   0 seh   :   0 sei   :   1 
sen   :   0 ser   :   0 ses   :   0 set   :   1 sev   :   0 sez   :   0 
sleep :   0 spm   :   0 st    :  38 std   :   2 sts   :  28 sub   :   3 
subi  :   8 swap  :   2 tst   :   0 wdr   :   0 
Instructions used: 56 out of 112 (50.0%)

ATmega16 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0005da   1478     20   1498   16384   9.1%
[.dseg] 0x000060 0x000174      0     20     20    1024   2.0%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 9 warnings
