;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-128
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
	JMZ <-123, 100
	CMP @1, @3
	SUB -207, <-128
	MOV <-7, <-20
	MOV <-7, <-20
	SUB -207, <-128
	MOV -7, <-20
	SUB -207, <-128
	SUB -207, <-128
	SUB -207, <-128
	MOV -710, -651
	JMN <-127, 100
	MOV -710, -651
	SUB @127, 136
	SUB @127, 136
	CMP @127, 136
	SLT 20, @42
	JMN <-127, 100
	ADD 271, 60
	DJN -1, @-20
	ADD 271, 60
	SUB -1, <-20
	MOV -7, <-20
	SUB -1, <-20
	SUB -1, <-20
	DJN -7, @-20
	SUB @321, 103
	JMZ -1, @-20
	MOV -7, <-20
	MOV -1, <-20
	MOV -1, <-20
	SUB @1, @3
	CMP @121, 196
	DAT #-127, #100
	SUB @127, 136
	SUB @1, @3
	JMP -7, @-20
	MOV <-7, <-20
	MOV -1, <-20
	ADD 270, 360
	SLT #75, @200
	ADD 210, 60
	JMZ <-123, 100
	JMP -7, @-20
	JMN @12, #203
