Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Apr 19 10:47:45 2022
| Host         : DESKTOP-2M97PUP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file demo_timing_summary_routed.rpt -pb demo_timing_summary_routed.pb -rpx demo_timing_summary_routed.rpx -warn_on_violation
| Design       : demo
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3891)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3699)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3891)
---------------------------
 There are 1297 register/latch pins with no clock driven by root clock pin: clock_debouncer/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 1297 register/latch pins with no clock driven by root clock pin: clock_debouncer/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 1297 register/latch pins with no clock driven by root clock pin: clock_debouncer/FSM_sequential_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3699)
---------------------------------------------------
 There are 3699 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.817        0.000                      0                  192        0.227        0.000                      0                  192        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.817        0.000                      0                  192        0.227        0.000                      0                  192        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 reset_debouncer/CNT_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_debouncer/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 1.076ns (25.882%)  route 3.081ns (74.118%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.552     5.073    reset_debouncer/clk_IBUF_BUFG
    SLICE_X29Y21         FDSE                                         r  reset_debouncer/CNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDSE (Prop_fdse_C_Q)         0.456     5.529 f  reset_debouncer/CNT_reg[23]/Q
                         net (fo=3, routed)           0.870     6.399    reset_debouncer/CNT_reg_n_0_[23]
    SLICE_X28Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.523 r  reset_debouncer/FSM_sequential_state[2]_i_8__0/O
                         net (fo=1, routed)           0.444     6.967    reset_debouncer/FSM_sequential_state[2]_i_8__0_n_0
    SLICE_X28Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.091 r  reset_debouncer/FSM_sequential_state[2]_i_7__0/O
                         net (fo=1, routed)           0.649     7.741    reset_debouncer/FSM_sequential_state[2]_i_7__0_n_0
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.865 r  reset_debouncer/FSM_sequential_state[2]_i_4__0/O
                         net (fo=1, routed)           0.444     8.308    reset_debouncer/FSM_sequential_state[2]_i_4__0_n_0
    SLICE_X28Y17         LUT6 (Prop_lut6_I5_O)        0.124     8.432 r  reset_debouncer/FSM_sequential_state[2]_i_2__0/O
                         net (fo=2, routed)           0.674     9.107    reset_debouncer/cnt_zero__26
    SLICE_X28Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.231 r  reset_debouncer/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.231    reset_debouncer/nextstate[0]
    SLICE_X28Y17         FDRE                                         r  reset_debouncer/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.439    14.780    reset_debouncer/clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  reset_debouncer/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X28Y17         FDRE (Setup_fdre_C_D)        0.029    15.048    reset_debouncer/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.835ns  (required time - arrival time)
  Source:                 reset_debouncer/CNT_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_debouncer/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 1.104ns (26.378%)  route 3.081ns (73.622%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.552     5.073    reset_debouncer/clk_IBUF_BUFG
    SLICE_X29Y21         FDSE                                         r  reset_debouncer/CNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDSE (Prop_fdse_C_Q)         0.456     5.529 r  reset_debouncer/CNT_reg[23]/Q
                         net (fo=3, routed)           0.870     6.399    reset_debouncer/CNT_reg_n_0_[23]
    SLICE_X28Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.523 f  reset_debouncer/FSM_sequential_state[2]_i_8__0/O
                         net (fo=1, routed)           0.444     6.967    reset_debouncer/FSM_sequential_state[2]_i_8__0_n_0
    SLICE_X28Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.091 f  reset_debouncer/FSM_sequential_state[2]_i_7__0/O
                         net (fo=1, routed)           0.649     7.741    reset_debouncer/FSM_sequential_state[2]_i_7__0_n_0
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.865 f  reset_debouncer/FSM_sequential_state[2]_i_4__0/O
                         net (fo=1, routed)           0.444     8.308    reset_debouncer/FSM_sequential_state[2]_i_4__0_n_0
    SLICE_X28Y17         LUT6 (Prop_lut6_I5_O)        0.124     8.432 f  reset_debouncer/FSM_sequential_state[2]_i_2__0/O
                         net (fo=2, routed)           0.674     9.107    reset_debouncer/cnt_zero__26
    SLICE_X28Y17         LUT5 (Prop_lut5_I0_O)        0.152     9.259 r  reset_debouncer/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.259    reset_debouncer/nextstate[2]
    SLICE_X28Y17         FDRE                                         r  reset_debouncer/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.439    14.780    reset_debouncer/clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  reset_debouncer/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X28Y17         FDRE (Setup_fdre_C_D)        0.075    15.094    reset_debouncer/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  5.835    

Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 clock_debouncer/CNT_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_debouncer/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 1.076ns (27.731%)  route 2.804ns (72.269%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.566     5.087    clock_debouncer/clk_IBUF_BUFG
    SLICE_X36Y47         FDSE                                         r  clock_debouncer/CNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDSE (Prop_fdse_C_Q)         0.456     5.543 f  clock_debouncer/CNT_reg[20]/Q
                         net (fo=3, routed)           0.821     6.364    clock_debouncer/CNT_reg_n_0_[20]
    SLICE_X37Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.488 r  clock_debouncer/FSM_sequential_state[2]_i_8/O
                         net (fo=1, routed)           0.433     6.921    clock_debouncer/FSM_sequential_state[2]_i_8_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.045 r  clock_debouncer/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.405     7.450    clock_debouncer/FSM_sequential_state[2]_i_7_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.574 r  clock_debouncer/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.409     7.982    clock_debouncer/FSM_sequential_state[2]_i_4_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.106 r  clock_debouncer/FSM_sequential_state[2]_i_2/O
                         net (fo=2, routed)           0.737     8.843    clock_debouncer/cnt_zero__26
    SLICE_X35Y46         LUT5 (Prop_lut5_I0_O)        0.124     8.967 r  clock_debouncer/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.967    clock_debouncer/nextstate[0]
    SLICE_X35Y46         FDRE                                         r  clock_debouncer/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.444    14.785    clock_debouncer/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clock_debouncer/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.029    14.967    clock_debouncer/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                          -8.967    
  -------------------------------------------------------------------
                         slack                                  5.999    

Slack (MET) :             6.019ns  (required time - arrival time)
  Source:                 clock_debouncer/CNT_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_debouncer/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 1.102ns (28.212%)  route 2.804ns (71.788%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.566     5.087    clock_debouncer/clk_IBUF_BUFG
    SLICE_X36Y47         FDSE                                         r  clock_debouncer/CNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDSE (Prop_fdse_C_Q)         0.456     5.543 r  clock_debouncer/CNT_reg[20]/Q
                         net (fo=3, routed)           0.821     6.364    clock_debouncer/CNT_reg_n_0_[20]
    SLICE_X37Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.488 f  clock_debouncer/FSM_sequential_state[2]_i_8/O
                         net (fo=1, routed)           0.433     6.921    clock_debouncer/FSM_sequential_state[2]_i_8_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.045 f  clock_debouncer/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.405     7.450    clock_debouncer/FSM_sequential_state[2]_i_7_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.574 f  clock_debouncer/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.409     7.982    clock_debouncer/FSM_sequential_state[2]_i_4_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.106 f  clock_debouncer/FSM_sequential_state[2]_i_2/O
                         net (fo=2, routed)           0.737     8.843    clock_debouncer/cnt_zero__26
    SLICE_X35Y46         LUT5 (Prop_lut5_I0_O)        0.150     8.993 r  clock_debouncer/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.993    clock_debouncer/nextstate[2]
    SLICE_X35Y46         FDRE                                         r  clock_debouncer/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.444    14.785    clock_debouncer/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clock_debouncer/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.075    15.013    clock_debouncer/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                  6.019    

Slack (MET) :             6.893ns  (required time - arrival time)
  Source:                 clock_debouncer/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_debouncer/CNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.718ns (28.347%)  route 1.815ns (71.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.564     5.085    clock_debouncer/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clock_debouncer/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 f  clock_debouncer/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           0.882     6.386    clock_debouncer/state[2]
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.299     6.685 r  clock_debouncer/CNT[27]_i_1/O
                         net (fo=28, routed)          0.933     7.618    clock_debouncer/CNT[27]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  clock_debouncer/CNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.446    14.787    clock_debouncer/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clock_debouncer/CNT_reg[25]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.511    clock_debouncer/CNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                  6.893    

Slack (MET) :             6.893ns  (required time - arrival time)
  Source:                 clock_debouncer/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_debouncer/CNT_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.718ns (28.347%)  route 1.815ns (71.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.564     5.085    clock_debouncer/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clock_debouncer/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 f  clock_debouncer/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           0.882     6.386    clock_debouncer/state[2]
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.299     6.685 r  clock_debouncer/CNT[27]_i_1/O
                         net (fo=28, routed)          0.933     7.618    clock_debouncer/CNT[27]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  clock_debouncer/CNT_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.446    14.787    clock_debouncer/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clock_debouncer/CNT_reg[26]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.511    clock_debouncer/CNT_reg[26]
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                  6.893    

Slack (MET) :             6.893ns  (required time - arrival time)
  Source:                 clock_debouncer/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_debouncer/CNT_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.718ns (28.347%)  route 1.815ns (71.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.564     5.085    clock_debouncer/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clock_debouncer/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 f  clock_debouncer/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           0.882     6.386    clock_debouncer/state[2]
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.299     6.685 r  clock_debouncer/CNT[27]_i_1/O
                         net (fo=28, routed)          0.933     7.618    clock_debouncer/CNT[27]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  clock_debouncer/CNT_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.446    14.787    clock_debouncer/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clock_debouncer/CNT_reg[27]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.511    clock_debouncer/CNT_reg[27]
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                  6.893    

Slack (MET) :             6.895ns  (required time - arrival time)
  Source:                 clock_debouncer/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_debouncer/CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.718ns (28.380%)  route 1.812ns (71.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.564     5.085    clock_debouncer/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clock_debouncer/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 f  clock_debouncer/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           0.882     6.386    clock_debouncer/state[2]
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.299     6.685 r  clock_debouncer/CNT[27]_i_1/O
                         net (fo=28, routed)          0.930     7.615    clock_debouncer/CNT[27]_i_1_n_0
    SLICE_X36Y43         FDRE                                         r  clock_debouncer/CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.445    14.786    clock_debouncer/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  clock_debouncer/CNT_reg[1]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429    14.510    clock_debouncer/CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.510    
                         arrival time                          -7.615    
  -------------------------------------------------------------------
                         slack                                  6.895    

Slack (MET) :             6.895ns  (required time - arrival time)
  Source:                 clock_debouncer/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_debouncer/CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.718ns (28.380%)  route 1.812ns (71.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.564     5.085    clock_debouncer/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clock_debouncer/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 f  clock_debouncer/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           0.882     6.386    clock_debouncer/state[2]
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.299     6.685 r  clock_debouncer/CNT[27]_i_1/O
                         net (fo=28, routed)          0.930     7.615    clock_debouncer/CNT[27]_i_1_n_0
    SLICE_X36Y43         FDRE                                         r  clock_debouncer/CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.445    14.786    clock_debouncer/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  clock_debouncer/CNT_reg[2]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429    14.510    clock_debouncer/CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         14.510    
                         arrival time                          -7.615    
  -------------------------------------------------------------------
                         slack                                  6.895    

Slack (MET) :             6.895ns  (required time - arrival time)
  Source:                 clock_debouncer/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_debouncer/CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.718ns (28.380%)  route 1.812ns (71.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.564     5.085    clock_debouncer/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clock_debouncer/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 f  clock_debouncer/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           0.882     6.386    clock_debouncer/state[2]
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.299     6.685 r  clock_debouncer/CNT[27]_i_1/O
                         net (fo=28, routed)          0.930     7.615    clock_debouncer/CNT[27]_i_1_n_0
    SLICE_X36Y43         FDRE                                         r  clock_debouncer/CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.445    14.786    clock_debouncer/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  clock_debouncer/CNT_reg[3]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429    14.510    clock_debouncer/CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         14.510    
                         arrival time                          -7.615    
  -------------------------------------------------------------------
                         slack                                  6.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 reset_debouncer/CNT_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_debouncer/CNT_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.556     1.439    reset_debouncer/clk_IBUF_BUFG
    SLICE_X29Y18         FDSE                                         r  reset_debouncer/CNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDSE (Prop_fdse_C_Q)         0.141     1.580 r  reset_debouncer/CNT_reg[9]/Q
                         net (fo=3, routed)           0.067     1.647    reset_debouncer/CNT_reg_n_0_[9]
    SLICE_X29Y18         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.771 r  reset_debouncer/CNT0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.771    reset_debouncer/CNT0_carry__1_n_6
    SLICE_X29Y18         FDSE                                         r  reset_debouncer/CNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.824     1.951    reset_debouncer/clk_IBUF_BUFG
    SLICE_X29Y18         FDSE                                         r  reset_debouncer/CNT_reg[10]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X29Y18         FDSE (Hold_fdse_C_D)         0.105     1.544    reset_debouncer/CNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 reset_debouncer/CNT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_debouncer/CNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.555     1.438    reset_debouncer/clk_IBUF_BUFG
    SLICE_X29Y19         FDRE                                         r  reset_debouncer/CNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  reset_debouncer/CNT_reg[13]/Q
                         net (fo=3, routed)           0.067     1.646    reset_debouncer/CNT_reg_n_0_[13]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.770 r  reset_debouncer/CNT0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.770    reset_debouncer/CNT0_carry__2_n_6
    SLICE_X29Y19         FDRE                                         r  reset_debouncer/CNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.823     1.950    reset_debouncer/clk_IBUF_BUFG
    SLICE_X29Y19         FDRE                                         r  reset_debouncer/CNT_reg[14]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X29Y19         FDRE (Hold_fdre_C_D)         0.105     1.543    reset_debouncer/CNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 reset_debouncer/CNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_debouncer/CNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.554     1.437    reset_debouncer/clk_IBUF_BUFG
    SLICE_X29Y20         FDRE                                         r  reset_debouncer/CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  reset_debouncer/CNT_reg[17]/Q
                         net (fo=3, routed)           0.078     1.656    reset_debouncer/CNT_reg_n_0_[17]
    SLICE_X29Y20         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.780 r  reset_debouncer/CNT0_carry__3/O[1]
                         net (fo=1, routed)           0.000     1.780    reset_debouncer/CNT0_carry__3_n_6
    SLICE_X29Y20         FDRE                                         r  reset_debouncer/CNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.822     1.949    reset_debouncer/clk_IBUF_BUFG
    SLICE_X29Y20         FDRE                                         r  reset_debouncer/CNT_reg[18]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X29Y20         FDRE (Hold_fdre_C_D)         0.105     1.542    reset_debouncer/CNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 reset_debouncer/CNT_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_debouncer/CNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.553     1.436    reset_debouncer/clk_IBUF_BUFG
    SLICE_X29Y21         FDRE                                         r  reset_debouncer/CNT_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  reset_debouncer/CNT_reg[21]/Q
                         net (fo=3, routed)           0.078     1.655    reset_debouncer/CNT_reg_n_0_[21]
    SLICE_X29Y21         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.779 r  reset_debouncer/CNT0_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.779    reset_debouncer/CNT0_carry__4_n_6
    SLICE_X29Y21         FDRE                                         r  reset_debouncer/CNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.821     1.948    reset_debouncer/clk_IBUF_BUFG
    SLICE_X29Y21         FDRE                                         r  reset_debouncer/CNT_reg[22]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X29Y21         FDRE (Hold_fdre_C_D)         0.105     1.541    reset_debouncer/CNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 reset_debouncer/CNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_debouncer/CNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.557     1.440    reset_debouncer/clk_IBUF_BUFG
    SLICE_X29Y17         FDRE                                         r  reset_debouncer/CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  reset_debouncer/CNT_reg[5]/Q
                         net (fo=3, routed)           0.079     1.660    reset_debouncer/CNT_reg_n_0_[5]
    SLICE_X29Y17         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.784 r  reset_debouncer/CNT0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.784    reset_debouncer/CNT0_carry__0_n_6
    SLICE_X29Y17         FDRE                                         r  reset_debouncer/CNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.825     1.952    reset_debouncer/clk_IBUF_BUFG
    SLICE_X29Y17         FDRE                                         r  reset_debouncer/CNT_reg[6]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X29Y17         FDRE (Hold_fdre_C_D)         0.105     1.545    reset_debouncer/CNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 reset_debouncer/CNT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_debouncer/CNT_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.553     1.436    reset_debouncer/clk_IBUF_BUFG
    SLICE_X29Y22         FDRE                                         r  reset_debouncer/CNT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  reset_debouncer/CNT_reg[25]/Q
                         net (fo=3, routed)           0.079     1.656    reset_debouncer/CNT_reg_n_0_[25]
    SLICE_X29Y22         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.780 r  reset_debouncer/CNT0_carry__5/O[1]
                         net (fo=1, routed)           0.000     1.780    reset_debouncer/CNT0_carry__5_n_6
    SLICE_X29Y22         FDRE                                         r  reset_debouncer/CNT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.820     1.947    reset_debouncer/clk_IBUF_BUFG
    SLICE_X29Y22         FDRE                                         r  reset_debouncer/CNT_reg[26]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X29Y22         FDRE (Hold_fdre_C_D)         0.105     1.541    reset_debouncer/CNT_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 reset_debouncer/CNT_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_debouncer/CNT_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.268ns (77.479%)  route 0.078ns (22.521%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.554     1.437    reset_debouncer/clk_IBUF_BUFG
    SLICE_X29Y20         FDSE                                         r  reset_debouncer/CNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDSE (Prop_fdse_C_Q)         0.141     1.578 r  reset_debouncer/CNT_reg[19]/Q
                         net (fo=3, routed)           0.078     1.656    reset_debouncer/CNT_reg_n_0_[19]
    SLICE_X29Y20         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.783 r  reset_debouncer/CNT0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.783    reset_debouncer/CNT0_carry__3_n_4
    SLICE_X29Y20         FDSE                                         r  reset_debouncer/CNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.822     1.949    reset_debouncer/clk_IBUF_BUFG
    SLICE_X29Y20         FDSE                                         r  reset_debouncer/CNT_reg[20]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X29Y20         FDSE (Hold_fdse_C_D)         0.105     1.542    reset_debouncer/CNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 reset_debouncer/CNT_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_debouncer/CNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.268ns (77.479%)  route 0.078ns (22.521%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.553     1.436    reset_debouncer/clk_IBUF_BUFG
    SLICE_X29Y21         FDSE                                         r  reset_debouncer/CNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDSE (Prop_fdse_C_Q)         0.141     1.577 r  reset_debouncer/CNT_reg[23]/Q
                         net (fo=3, routed)           0.078     1.655    reset_debouncer/CNT_reg_n_0_[23]
    SLICE_X29Y21         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.782 r  reset_debouncer/CNT0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.782    reset_debouncer/CNT0_carry__4_n_4
    SLICE_X29Y21         FDRE                                         r  reset_debouncer/CNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.821     1.948    reset_debouncer/clk_IBUF_BUFG
    SLICE_X29Y21         FDRE                                         r  reset_debouncer/CNT_reg[24]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X29Y21         FDRE (Hold_fdre_C_D)         0.105     1.541    reset_debouncer/CNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 reset_debouncer/CNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_debouncer/CNT_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.556     1.439    reset_debouncer/clk_IBUF_BUFG
    SLICE_X29Y18         FDRE                                         r  reset_debouncer/CNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  reset_debouncer/CNT_reg[11]/Q
                         net (fo=3, routed)           0.078     1.658    reset_debouncer/CNT_reg_n_0_[11]
    SLICE_X29Y18         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.785 r  reset_debouncer/CNT0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.785    reset_debouncer/CNT0_carry__1_n_4
    SLICE_X29Y18         FDSE                                         r  reset_debouncer/CNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.824     1.951    reset_debouncer/clk_IBUF_BUFG
    SLICE_X29Y18         FDSE                                         r  reset_debouncer/CNT_reg[12]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X29Y18         FDSE (Hold_fdse_C_D)         0.105     1.544    reset_debouncer/CNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 reset_debouncer/CNT_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_debouncer/CNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.555     1.438    reset_debouncer/clk_IBUF_BUFG
    SLICE_X29Y19         FDSE                                         r  reset_debouncer/CNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDSE (Prop_fdse_C_Q)         0.141     1.579 r  reset_debouncer/CNT_reg[15]/Q
                         net (fo=3, routed)           0.078     1.657    reset_debouncer/CNT_reg_n_0_[15]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.784 r  reset_debouncer/CNT0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.784    reset_debouncer/CNT0_carry__2_n_4
    SLICE_X29Y19         FDRE                                         r  reset_debouncer/CNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.823     1.950    reset_debouncer/clk_IBUF_BUFG
    SLICE_X29Y19         FDRE                                         r  reset_debouncer/CNT_reg[16]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X29Y19         FDRE (Hold_fdre_C_D)         0.105     1.543    reset_debouncer/CNT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y44   clock_debouncer/CNT_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   clock_debouncer/CNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   clock_debouncer/CNT_reg[11]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   clock_debouncer/CNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clock_debouncer/CNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clock_debouncer/CNT_reg[14]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clock_debouncer/CNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clock_debouncer/CNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clock_debouncer/CNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   clock_debouncer/CNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   clock_debouncer/CNT_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clock_debouncer/CNT_reg[10]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clock_debouncer/CNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clock_debouncer/CNT_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clock_debouncer/CNT_reg[11]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clock_debouncer/CNT_reg[12]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clock_debouncer/CNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clock_debouncer/CNT_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clock_debouncer/CNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   clock_debouncer/CNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   clock_debouncer/CNT_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clock_debouncer/CNT_reg[10]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clock_debouncer/CNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clock_debouncer/CNT_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clock_debouncer/CNT_reg[11]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clock_debouncer/CNT_reg[12]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clock_debouncer/CNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clock_debouncer/CNT_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clock_debouncer/CNT_reg[13]/C



