/*
 * Generated by Bluespec Compiler (build ad73d8a)
 * 
 * On Tue Jun  1 22:25:30 KST 2021
 * 
 */

/* Generation options: */
#ifndef __mkProc_h__
#define __mkProc_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkCsrFile.h"
#include "mkDMemory.h"
#include "mkIMemory.h"
#include "mkBypassRFile.h"
#include "module_decode.h"
#include "module_exec.h"


/* Class declaration for the mkProc module */
class MOD_mkProc : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_mkCsrFile INST_csrf;
  MOD_Reg<tUWide> INST_d2e_data_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_d2e_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2e_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_d2e_deqP_wires_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_wires_1;
  MOD_Reg<tUInt8> INST_d2e_empty_ehrReg;
  MOD_Wire<tUInt8> INST_d2e_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2e_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_d2e_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_d2e_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2e_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_d2e_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_d2e_empty_wires_0;
  MOD_Wire<tUInt8> INST_d2e_empty_wires_1;
  MOD_Wire<tUInt8> INST_d2e_empty_wires_2;
  MOD_Wire<tUInt8> INST_d2e_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_d2e_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2e_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_d2e_enqP_wires_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_wires_1;
  MOD_Reg<tUInt8> INST_d2e_full_ehrReg;
  MOD_Wire<tUInt8> INST_d2e_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2e_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_d2e_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_d2e_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2e_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_d2e_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_d2e_full_wires_0;
  MOD_Wire<tUInt8> INST_d2e_full_wires_1;
  MOD_Wire<tUInt8> INST_d2e_full_wires_2;
  MOD_Reg<tUInt8> INST_dEpoch;
  MOD_mkDMemory INST_dMem;
  MOD_Reg<tUWide> INST_e2m_data_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_e2m_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2m_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_e2m_deqP_wires_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_wires_1;
  MOD_Reg<tUInt8> INST_e2m_empty_ehrReg;
  MOD_Wire<tUInt8> INST_e2m_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2m_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_e2m_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_e2m_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2m_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_e2m_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_e2m_empty_wires_0;
  MOD_Wire<tUInt8> INST_e2m_empty_wires_1;
  MOD_Wire<tUInt8> INST_e2m_empty_wires_2;
  MOD_Wire<tUInt8> INST_e2m_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_e2m_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2m_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_e2m_enqP_wires_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_wires_1;
  MOD_Reg<tUInt8> INST_e2m_full_ehrReg;
  MOD_Wire<tUInt8> INST_e2m_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2m_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_e2m_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_e2m_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2m_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_e2m_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_e2m_full_wires_0;
  MOD_Wire<tUInt8> INST_e2m_full_wires_1;
  MOD_Wire<tUInt8> INST_e2m_full_wires_2;
  MOD_Reg<tUInt8> INST_eEpoch;
  MOD_Reg<tUWide> INST_execFwd_data_0_ehrReg;
  MOD_Wire<tUWide> INST_execFwd_data_0_ignored_wires_0;
  MOD_Wire<tUWide> INST_execFwd_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execFwd_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execFwd_data_0_virtual_reg_1;
  MOD_Wire<tUWide> INST_execFwd_data_0_wires_0;
  MOD_Wire<tUWide> INST_execFwd_data_0_wires_1;
  MOD_Wire<tUInt8> INST_execFwd_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execFwd_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execFwd_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execFwd_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_execFwd_deqP_wires_0;
  MOD_Wire<tUInt8> INST_execFwd_deqP_wires_1;
  MOD_Reg<tUInt8> INST_execFwd_empty_ehrReg;
  MOD_Wire<tUInt8> INST_execFwd_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execFwd_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_execFwd_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_execFwd_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execFwd_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_execFwd_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_execFwd_empty_wires_0;
  MOD_Wire<tUInt8> INST_execFwd_empty_wires_1;
  MOD_Wire<tUInt8> INST_execFwd_empty_wires_2;
  MOD_Wire<tUInt8> INST_execFwd_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execFwd_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execFwd_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execFwd_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_execFwd_enqP_wires_0;
  MOD_Wire<tUInt8> INST_execFwd_enqP_wires_1;
  MOD_Reg<tUInt8> INST_execFwd_full_ehrReg;
  MOD_Wire<tUInt8> INST_execFwd_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execFwd_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_execFwd_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_execFwd_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execFwd_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_execFwd_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_execFwd_full_wires_0;
  MOD_Wire<tUInt8> INST_execFwd_full_wires_1;
  MOD_Wire<tUInt8> INST_execFwd_full_wires_2;
  MOD_Reg<tUInt32> INST_execRedirectToDecode_data_0_ehrReg;
  MOD_Wire<tUInt32> INST_execRedirectToDecode_data_0_ignored_wires_0;
  MOD_Wire<tUInt32> INST_execRedirectToDecode_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_data_0_virtual_reg_1;
  MOD_Wire<tUInt32> INST_execRedirectToDecode_data_0_wires_0;
  MOD_Wire<tUInt32> INST_execRedirectToDecode_data_0_wires_1;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_deqP_wires_0;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_deqP_wires_1;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_empty_ehrReg;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_empty_wires_0;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_empty_wires_1;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_empty_wires_2;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_enqP_wires_0;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_enqP_wires_1;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_full_ehrReg;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_full_wires_0;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_full_wires_1;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_full_wires_2;
  MOD_Reg<tUInt32> INST_execRedirect_data_0_ehrReg;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_ignored_wires_0;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_virtual_reg_1;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_wires_0;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_empty_ehrReg;
  MOD_Wire<tUInt8> INST_execRedirect_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_execRedirect_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_execRedirect_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_execRedirect_empty_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_empty_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_empty_wires_2;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_full_ehrReg;
  MOD_Wire<tUInt8> INST_execRedirect_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_execRedirect_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_execRedirect_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_execRedirect_full_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_full_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_full_wires_2;
  MOD_Reg<tUWide> INST_f2d_data_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_f2d_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_wires_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_wires_1;
  MOD_Reg<tUInt8> INST_f2d_empty_ehrReg;
  MOD_Wire<tUInt8> INST_f2d_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_f2d_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_f2d_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_f2d_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_f2d_empty_wires_0;
  MOD_Wire<tUInt8> INST_f2d_empty_wires_1;
  MOD_Wire<tUInt8> INST_f2d_empty_wires_2;
  MOD_Wire<tUInt8> INST_f2d_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_f2d_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_wires_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_wires_1;
  MOD_Reg<tUInt8> INST_f2d_full_ehrReg;
  MOD_Wire<tUInt8> INST_f2d_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_f2d_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_f2d_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_f2d_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_f2d_full_wires_0;
  MOD_Wire<tUInt8> INST_f2d_full_wires_1;
  MOD_Wire<tUInt8> INST_f2d_full_wires_2;
  MOD_Reg<tUInt8> INST_fEpoch;
  MOD_mkIMemory INST_iMem;
  MOD_Reg<tUWide> INST_m2w_data_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_m2w_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2w_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_m2w_deqP_wires_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_wires_1;
  MOD_Reg<tUInt8> INST_m2w_empty_ehrReg;
  MOD_Wire<tUInt8> INST_m2w_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2w_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_m2w_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_m2w_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2w_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_m2w_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_m2w_empty_wires_0;
  MOD_Wire<tUInt8> INST_m2w_empty_wires_1;
  MOD_Wire<tUInt8> INST_m2w_empty_wires_2;
  MOD_Wire<tUInt8> INST_m2w_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_m2w_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2w_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_m2w_enqP_wires_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_wires_1;
  MOD_Reg<tUInt8> INST_m2w_full_ehrReg;
  MOD_Wire<tUInt8> INST_m2w_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2w_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_m2w_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_m2w_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2w_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_m2w_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_m2w_full_wires_0;
  MOD_Wire<tUInt8> INST_m2w_full_wires_1;
  MOD_Wire<tUInt8> INST_m2w_full_wires_2;
  MOD_Reg<tUWide> INST_memFwd_data_0_ehrReg;
  MOD_Wire<tUWide> INST_memFwd_data_0_ignored_wires_0;
  MOD_Wire<tUWide> INST_memFwd_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_memFwd_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_memFwd_data_0_virtual_reg_1;
  MOD_Wire<tUWide> INST_memFwd_data_0_wires_0;
  MOD_Wire<tUWide> INST_memFwd_data_0_wires_1;
  MOD_Wire<tUInt8> INST_memFwd_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_memFwd_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_memFwd_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_memFwd_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_memFwd_deqP_wires_0;
  MOD_Wire<tUInt8> INST_memFwd_deqP_wires_1;
  MOD_Reg<tUInt8> INST_memFwd_empty_ehrReg;
  MOD_Wire<tUInt8> INST_memFwd_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_memFwd_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_memFwd_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_memFwd_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_memFwd_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_memFwd_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_memFwd_empty_wires_0;
  MOD_Wire<tUInt8> INST_memFwd_empty_wires_1;
  MOD_Wire<tUInt8> INST_memFwd_empty_wires_2;
  MOD_Wire<tUInt8> INST_memFwd_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_memFwd_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_memFwd_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_memFwd_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_memFwd_enqP_wires_0;
  MOD_Wire<tUInt8> INST_memFwd_enqP_wires_1;
  MOD_Reg<tUInt8> INST_memFwd_full_ehrReg;
  MOD_Wire<tUInt8> INST_memFwd_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_memFwd_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_memFwd_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_memFwd_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_memFwd_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_memFwd_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_memFwd_full_wires_0;
  MOD_Wire<tUInt8> INST_memFwd_full_wires_1;
  MOD_Wire<tUInt8> INST_memFwd_full_wires_2;
  MOD_Reg<tUInt32> INST_pc;
  MOD_mkBypassRFile INST_rf;
  MOD_Reg<tUWide> INST_writeFwd_data_0_ehrReg;
  MOD_Wire<tUWide> INST_writeFwd_data_0_ignored_wires_0;
  MOD_Wire<tUWide> INST_writeFwd_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_writeFwd_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_writeFwd_data_0_virtual_reg_1;
  MOD_Wire<tUWide> INST_writeFwd_data_0_wires_0;
  MOD_Wire<tUWide> INST_writeFwd_data_0_wires_1;
  MOD_Wire<tUInt8> INST_writeFwd_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_writeFwd_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_writeFwd_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_writeFwd_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_writeFwd_deqP_wires_0;
  MOD_Wire<tUInt8> INST_writeFwd_deqP_wires_1;
  MOD_Reg<tUInt8> INST_writeFwd_empty_ehrReg;
  MOD_Wire<tUInt8> INST_writeFwd_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_writeFwd_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_writeFwd_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_writeFwd_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_writeFwd_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_writeFwd_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_writeFwd_empty_wires_0;
  MOD_Wire<tUInt8> INST_writeFwd_empty_wires_1;
  MOD_Wire<tUInt8> INST_writeFwd_empty_wires_2;
  MOD_Wire<tUInt8> INST_writeFwd_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_writeFwd_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_writeFwd_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_writeFwd_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_writeFwd_enqP_wires_0;
  MOD_Wire<tUInt8> INST_writeFwd_enqP_wires_1;
  MOD_Reg<tUInt8> INST_writeFwd_full_ehrReg;
  MOD_Wire<tUInt8> INST_writeFwd_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_writeFwd_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_writeFwd_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_writeFwd_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_writeFwd_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_writeFwd_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_writeFwd_full_wires_0;
  MOD_Wire<tUInt8> INST_writeFwd_full_wires_1;
  MOD_Wire<tUInt8> INST_writeFwd_full_wires_2;
  MOD_module_decode INST_instance_decode_2;
  MOD_module_decode INST_instance_decode_1;
  MOD_module_exec INST_instance_exec_0;
 
 /* Constructor */
 public:
  MOD_mkProc(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_dMemInit_request_put;
  tUWide PORT_iMemInit_request_put;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_IF_writeFwd_data_0_virtual_reg_1_read__201_THE_ETC___d1211;
  tUInt8 DEF_writeFwd_empty_virtual_reg_2_read__193_OR_writ_ETC___d1199;
  tUInt8 DEF_IF_memFwd_empty_wires_0_whas__37_THEN_memFwd_e_ETC___d340;
  tUInt8 DEF_memFwd_empty_virtual_reg_2_read__137_OR_memFwd_ETC___d1143;
  tUInt8 DEF_IF_memFwd_data_0_virtual_reg_1_read__110_OR_IF_ETC___d1148;
  tUInt8 DEF_memFwd_empty_virtual_reg_2_read__137_OR_memFwd_ETC___d1229;
  tUInt8 DEF_writeFwd_empty_virtual_reg_2_read__193_OR_writ_ETC___d1235;
  tUInt8 DEF_IF_memFwd_data_0_virtual_reg_1_read__110_OR_IF_ETC___d1133;
  tUInt8 DEF_IF_memFwd_data_0_virtual_reg_1_read__110_OR_IF_ETC___d1127;
  tUInt8 DEF_memFwd_empty_virtual_reg_2_read__137_OR_memFwd_ETC___d1188;
  tUInt8 DEF_NOT_IF_memFwd_data_0_virtual_reg_1_read__110_T_ETC___d1129;
  tUInt8 DEF_NOT_memFwd_empty_virtual_reg_2_read__137_162_A_ETC___d1165;
  tUInt8 DEF_IF_writeFwd_data_0_virtual_reg_1_read__201_OR__ETC___d1214;
  tUInt8 DEF_writeFwd_empty_virtual_reg_2_read__193_OR_writ_ETC___d1220;
  tUInt8 DEF_NOT_IF_memFwd_data_0_virtual_reg_1_read__110_T_ETC___d1135;
  tUInt8 DEF_NOT_IF_memFwd_data_0_virtual_reg_1_read__110_T_ETC___d1150;
  tUInt8 DEF_writeFwd_data_0_virtual_reg_1_read____d1201;
  tUInt8 DEF_memFwd_data_0_virtual_reg_1_read____d1110;
  tUInt8 DEF_memFwd_empty_virtual_reg_2_read____d1137;
  tUInt8 DEF_memFwd_empty_virtual_reg_1_read____d1138;
  tUInt8 DEF_f2d_data_0_76_BIT_0_77_EQ_dEpoch_78___d679;
  tUInt8 DEF_NOT_f2d_data_0_76_BIT_0_77_EQ_dEpoch_78_79___d680;
  tUInt8 DEF_execRedirectToDecode_empty_virtual_reg_2_read__ETC___d668;
  tUInt8 DEF_execRedirectToDecode_empty_virtual_reg_2_read____d662;
  tUInt8 DEF_execRedirectToDecode_empty_virtual_reg_1_read____d663;
  tUInt8 DEF_execRedirect_empty_virtual_reg_2_read__23_OR_e_ETC___d429;
  tUInt8 DEF_execRedirect_empty_virtual_reg_1_read____d424;
  tUInt8 DEF_execRedirect_empty_virtual_reg_2_read____d423;
  tUWide DEF_exec___d1242;
  tUWide DEF_d2e_data_0_091_BITS_268_TO_258_167_CONCAT_d2e__ETC___d1186;
  tUInt32 DEF_rVal1__h60258;
  tUInt32 DEF_rVal2__h60259;
  tUInt32 DEF_d2e_data_0_091_BITS_128_TO_97___d1240;
  tUWide DEF_d2e_data_0___d1091;
  tUWide DEF_f2d_data_0___d676;
  tUWide DEF_writeFwd_data_0_wires_0_wget____d357;
  tUWide DEF_writeFwd_data_0_ehrReg___d359;
  tUWide DEF_memFwd_data_0_wires_0_wget____d287;
  tUWide DEF_memFwd_data_0_ehrReg___d289;
  tUWide DEF_e2m_data_0___d1321;
  tUInt8 DEF_writeFwd_full_ehrReg__h38641;
  tUInt8 DEF_writeFwd_empty_wires_0_whas____d407;
  tUInt8 DEF_writeFwd_empty_wires_0_wget____d408;
  tUInt8 DEF_writeFwd_empty_ehrReg__h37518;
  tUInt8 DEF_writeFwd_data_0_wires_0_whas____d356;
  tUInt8 DEF_memFwd_full_ehrReg__h33781;
  tUInt8 DEF_memFwd_empty_wires_0_whas____d337;
  tUInt8 DEF_memFwd_empty_wires_0_wget____d338;
  tUInt8 DEF_memFwd_empty_ehrReg__h32658;
  tUInt8 DEF_memFwd_data_0_wires_0_whas____d286;
  tUInt8 DEF_execFwd_full_ehrReg__h28919;
  tUInt8 DEF_m2w_full_wires_0_whas____d129;
  tUInt8 DEF_m2w_full_wires_0_wget____d130;
  tUInt8 DEF_m2w_full_ehrReg__h23287;
  tUInt8 DEF_m2w_empty_ehrReg__h22164;
  tUInt8 DEF_e2m_full_wires_0_whas____d109;
  tUInt8 DEF_e2m_full_wires_0_wget____d110;
  tUInt8 DEF_e2m_full_ehrReg__h19723;
  tUInt8 DEF_e2m_empty_ehrReg__h18600;
  tUInt8 DEF_d2e_full_wires_0_whas____d89;
  tUInt8 DEF_d2e_full_wires_0_wget____d90;
  tUInt8 DEF_d2e_full_ehrReg__h16159;
  tUInt8 DEF_d2e_empty_ehrReg__h15036;
  tUInt8 DEF_f2d_full_wires_0_whas____d69;
  tUInt8 DEF_f2d_full_wires_0_wget____d70;
  tUInt8 DEF_f2d_full_ehrReg__h12595;
  tUInt8 DEF_f2d_empty_ehrReg__h11472;
  tUInt8 DEF_execRedirectToDecode_full_ehrReg__h9031;
  tUInt8 DEF_execRedirectToDecode_empty_wires_0_whas____d39;
  tUInt8 DEF_execRedirectToDecode_empty_wires_0_wget____d40;
  tUInt8 DEF_execRedirectToDecode_empty_ehrReg__h7908;
  tUInt8 DEF_execRedirect_full_ehrReg__h4668;
  tUInt8 DEF_execRedirect_empty_wires_0_whas____d12;
  tUInt8 DEF_execRedirect_empty_wires_0_wget____d13;
  tUInt8 DEF_execRedirect_empty_ehrReg__h3545;
  tUInt8 DEF_eEpoch__h53844;
  tUInt8 DEF_dEpoch__h44475;
  tUInt8 DEF_csrf_started____d438;
  tUInt32 DEF__read_eInst_data__h34801;
  tUInt32 DEF__read_eInst_data__h29941;
  tUInt8 DEF_x__h35004;
  tUInt8 DEF_x__h35007;
  tUInt8 DEF_x__h30144;
  tUInt8 DEF_x__h30147;
  tUInt8 DEF_e2m_data_0_321_BITS_88_TO_85___d1322;
  tUInt8 DEF_writeFwd_data_0_ehrReg_59_BITS_88_TO_85___d360;
  tUInt8 DEF_memFwd_data_0_ehrReg_89_BITS_88_TO_85___d290;
  tUInt8 DEF_exec_242_BIT_1___d1243;
  tUInt8 DEF_e2m_data_0_321_BITS_88_TO_85_322_EQ_2___d1323;
  tUInt32 DEF_IF_memFwd_data_0_virtual_reg_1_read__110_THEN__ETC___d1192;
  tUInt32 DEF_IF_writeFwd_data_0_virtual_reg_1_read__201_THE_ETC___d1224;
  tUInt32 DEF_val_eInst_data__h34823;
  tUInt32 DEF_val_eInst_data__h29963;
  tUInt8 DEF_IF_writeFwd_data_0_wires_0_whas__56_THEN_write_ETC___d376;
  tUInt8 DEF_IF_d2e_data_0_091_BIT_257_168_THEN_d2e_data_0__ETC___d1170;
  tUInt8 DEF_IF_d2e_data_0_091_BIT_245_145_THEN_d2e_data_0__ETC___d1147;
  tUInt8 DEF_IF_d2e_data_0_091_BIT_251_130_THEN_d2e_data_0__ETC___d1132;
  tUInt8 DEF_IF_memFwd_data_0_wires_0_whas__86_THEN_memFwd__ETC___d306;
  tUInt8 DEF_IF_writeFwd_data_0_virtual_reg_1_read__201_THE_ETC___d1202;
  tUInt8 DEF_IF_writeFwd_data_0_wires_0_whas__56_THEN_write_ETC___d361;
  tUInt8 DEF_IF_memFwd_data_0_virtual_reg_1_read__110_THEN__ETC___d1111;
  tUInt8 DEF_IF_memFwd_data_0_wires_0_whas__86_THEN_memFwd__ETC___d291;
  tUInt8 DEF_IF_memFwd_data_0_virtual_reg_1_read__110_OR_IF_ETC___d1128;
  tUInt8 DEF_e2m_data_0_321_BITS_88_TO_85_322_EQ_3___d1325;
  tUInt8 DEF_IF_memFwd_data_0_virtual_reg_1_read__110_THEN__ETC___d1114;
  tUInt8 DEF_IF_memFwd_data_0_virtual_reg_1_read__110_THEN__ETC___d1120;
  tUInt8 DEF_IF_memFwd_data_0_virtual_reg_1_read__110_THEN__ETC___d1117;
  tUInt8 DEF_IF_memFwd_data_0_virtual_reg_1_read__110_THEN__ETC___d1123;
  tUInt8 DEF_IF_memFwd_data_0_virtual_reg_1_read__110_THEN__ETC___d1112;
  tUInt8 DEF_d2e_data_0_091_BIT_96_092_EQ_eEpoch_093___d1094;
  tUInt8 DEF_NOT_IF_writeFwd_data_0_virtual_reg_1_read__201_ETC___d1216;
  tUInt8 DEF_IF_memFwd_data_0_virtual_reg_1_read__110_THEN__ETC___d1158;
  tUWide DEF_d2e_data_0_091_BIT_251_130_CONCAT_IF_d2e_data__ETC___d1185;
  tUWide DEF_d2e_data_0_091_BIT_239_173_CONCAT_IF_d2e_data__ETC___d1184;
 
 /* Local definitions */
 private:
  tUInt8 DEF_IF_execRedirectToDecode_empty_wires_0_whas__9__ETC___d42;
  tUInt8 DEF_IF_execFwd_empty_wires_0_whas__67_THEN_execFwd_ETC___d270;
  tUInt8 DEF_IF_execRedirect_empty_wires_0_whas__2_THEN_exe_ETC___d15;
  tUWide DEF_decode___d1002;
  tUWide DEF_decode___d710;
  tUWide DEF_execFwd_data_0_wires_1_wget____d136;
  tUWide DEF_execFwd_data_0_wires_0_wget____d139;
  tUWide DEF_execFwd_data_0_ehrReg___d141;
  tUWide DEF_writeFwd_data_0_wires_1_wget____d354;
  tUWide DEF_memFwd_data_0_wires_1_wget____d284;
  tUWide DEF_m2w_data_0___d1381;
  tUInt32 DEF_x__h64050;
  tUInt32 DEF_x__h63106;
  tUInt8 DEF_execFwd_empty_wires_0_whas____d267;
  tUInt8 DEF_execFwd_empty_wires_0_wget____d268;
  tUInt8 DEF_execFwd_empty_ehrReg__h27796;
  tUInt8 DEF_execFwd_data_0_wires_0_whas____d138;
  tUWide DEF_d2e_data_0_091_BITS_160_TO_0___d1269;
  tUWide DEF_execFwd_data_0_ehrReg_41_BITS_160_TO_0___d259;
  tUWide DEF_execFwd_data_0_wires_1_wget__36_BITS_160_TO_0___d257;
  tUWide DEF_execFwd_data_0_wires_0_wget__39_BITS_160_TO_0___d258;
  tUWide DEF_m2w_data_0_381_BITS_65_TO_0___d1390;
  tUWide DEF_e2m_data_0_321_BITS_65_TO_0___d1341;
  tUWide DEF_exec_242_BITS_65_TO_0___d1294;
  tUWide DEF_writeFwd_data_0_ehrReg_59_BITS_65_TO_0___d398;
  tUWide DEF_writeFwd_data_0_wires_0_wget__57_BITS_65_TO_0___d397;
  tUWide DEF_writeFwd_data_0_wires_1_wget__54_BITS_65_TO_0___d396;
  tUWide DEF_memFwd_data_0_ehrReg_89_BITS_65_TO_0___d328;
  tUWide DEF_memFwd_data_0_wires_1_wget__84_BITS_65_TO_0___d326;
  tUWide DEF_memFwd_data_0_wires_0_wget__87_BITS_65_TO_0___d327;
  tUWide DEF_f2d_data_0_76_BITS_64_TO_0___d1074;
  tUInt32 DEF_x__h25263;
  tUInt32 DEF_x__h25397;
  tUInt32 DEF_x__h25117;
  tUInt32 DEF_x__h35149;
  tUInt32 DEF_x__h30289;
  tUInt8 DEF_x__h24692;
  tUInt8 DEF_x__h24832;
  tUInt8 DEF_x__h24972;
  tUInt8 DEF_x__h24695;
  tUInt8 DEF_execFwd_data_0_ehrReg_41_BIT_257___d157;
  tUInt8 DEF_execFwd_data_0_ehrReg_41_BIT_251___d173;
  tUInt8 DEF_execFwd_data_0_ehrReg_41_BIT_245___d190;
  tUInt8 DEF_execFwd_data_0_ehrReg_41_BIT_239___d206;
  tUInt8 DEF_execFwd_data_0_ehrReg_41_BIT_226___d223;
  tUInt8 DEF_execFwd_data_0_ehrReg_41_BIT_193___d239;
  tUInt8 DEF_writeFwd_data_0_ehrReg_59_BIT_84___d365;
  tUInt8 DEF_writeFwd_data_0_ehrReg_59_BIT_78___d382;
  tUInt8 DEF_memFwd_data_0_ehrReg_89_BIT_84___d295;
  tUInt8 DEF_memFwd_data_0_ehrReg_89_BIT_78___d312;
  tUWide DEF_IF_execFwd_data_0_wires_0_whas__38_THEN_execFw_ETC___d260;
  tUWide DEF_IF_execFwd_data_0_wires_1_whas__35_THEN_execFw_ETC___d261;
  tUWide DEF_IF_writeFwd_data_0_wires_1_whas__53_THEN_write_ETC___d400;
  tUWide DEF_IF_writeFwd_data_0_wires_0_whas__56_THEN_write_ETC___d399;
  tUWide DEF_IF_memFwd_data_0_wires_1_whas__83_THEN_memFwd__ETC___d330;
  tUWide DEF_IF_memFwd_data_0_wires_0_whas__86_THEN_memFwd__ETC___d329;
  tUInt32 DEF_IF_execRedirect_data_0_wires_0_whas_THEN_execR_ETC___d6;
  tUInt8 DEF_IF_execFwd_data_0_wires_0_whas__38_THEN_execFw_ETC___d168;
  tUInt8 DEF_IF_execFwd_data_0_wires_0_whas__38_THEN_execFw_ETC___d143;
  tUInt8 DEF_IF_writeFwd_full_wires_0_whas__17_THEN_writeFw_ETC___d420;
  tUInt8 DEF_IF_writeFwd_empty_wires_0_whas__07_THEN_writeF_ETC___d410;
  tUInt8 DEF_IF_memFwd_full_wires_0_whas__47_THEN_memFwd_fu_ETC___d350;
  tUInt8 DEF_IF_execFwd_full_wires_0_whas__77_THEN_execFwd__ETC___d280;
  tUInt8 DEF_IF_m2w_full_wires_0_whas__29_THEN_m2w_full_wir_ETC___d132;
  tUInt8 DEF_IF_m2w_empty_wires_0_whas__19_THEN_m2w_empty_w_ETC___d122;
  tUInt8 DEF_IF_e2m_full_wires_0_whas__09_THEN_e2m_full_wir_ETC___d112;
  tUInt8 DEF_IF_e2m_empty_wires_0_whas__9_THEN_e2m_empty_wi_ETC___d102;
  tUInt8 DEF_IF_d2e_full_wires_0_whas__9_THEN_d2e_full_wire_ETC___d92;
  tUInt8 DEF_IF_d2e_empty_wires_0_whas__9_THEN_d2e_empty_wi_ETC___d82;
  tUInt8 DEF_IF_f2d_full_wires_0_whas__9_THEN_f2d_full_wire_ETC___d72;
  tUInt8 DEF_IF_f2d_empty_wires_0_whas__9_THEN_f2d_empty_wi_ETC___d62;
  tUInt8 DEF_IF_execRedirectToDecode_full_wires_0_whas__9_T_ETC___d52;
  tUInt8 DEF_IF_execRedirect_full_wires_0_whas__2_THEN_exec_ETC___d25;
  tUWide DEF_d2e_data_0_091_BITS_268_TO_258_167_CONCAT_d2e__ETC___d1270;
  tUWide DEF_execFwd_data_0_ehrReg_41_BITS_268_TO_258_271_C_ETC___d1283;
  tUWide DEF_execFwd_data_0_ehrReg_41_BIT_257_57_CONCAT_IF__ETC___d1282;
  tUWide DEF_IF_execFwd_data_0_wires_1_whas__35_THEN_execFw_ETC___d262;
  tUWide DEF_IF_execFwd_data_0_wires_1_whas__35_THEN_execFw_ETC___d256;
  tUWide DEF_IF_execFwd_empty_virtual_reg_2_read__97_OR_exe_ETC___d1082;
  tUWide DEF_IF_execFwd_empty_virtual_reg_2_read__97_OR_exe_ETC___d1073;
  tUWide DEF_IF_IF_execFwd_empty_virtual_reg_2_read__97_OR__ETC___d1081;
  tUWide DEF_IF_execFwd_data_0_wires_1_whas__35_THEN_execFw_ETC___d255;
  tUWide DEF_IF_execFwd_empty_virtual_reg_2_read__97_OR_exe_ETC___d1072;
  tUWide DEF_iMem_req_pc_42_51_CONCAT_pc_42_CONCAT_pc_42_PL_ETC___d661;
  tUWide DEF_IF_execFwd_data_0_wires_1_whas__35_THEN_execFw_ETC___d254;
  tUWide DEF_IF_execFwd_empty_virtual_reg_2_read__97_OR_exe_ETC___d1071;
  tUWide DEF_execFwd_data_0_ehrReg_41_BIT_245_90_CONCAT_IF__ETC___d1281;
  tUWide DEF_m2w_data_0_381_BITS_88_TO_85_382_CONCAT_m2w_da_ETC___d1392;
  tUWide DEF_m2w_data_0_381_BIT_78_387_CONCAT_IF_m2w_data_0_ETC___d1391;
  tUWide DEF_e2m_data_0_321_BITS_88_TO_85_322_CONCAT_e2m_da_ETC___d1343;
  tUWide DEF_e2m_data_0_321_BIT_78_337_CONCAT_IF_e2m_data_0_ETC___d1342;
  tUWide DEF_e2m_data_0_321_BITS_88_TO_85_322_CONCAT_e2m_da_ETC___d1362;
  tUWide DEF_e2m_data_0_321_BIT_78_337_CONCAT_IF_e2m_data_0_ETC___d1361;
  tUWide DEF_exec_242_BITS_88_TO_85_286_CONCAT_exec_242_BIT_ETC___d1296;
  tUWide DEF_exec_242_BIT_78_291_CONCAT_IF_exec_242_BIT_78__ETC___d1295;
  tUWide DEF_IF_memFwd_data_0_wires_1_whas__83_THEN_memFwd__ETC___d332;
  tUWide DEF_IF_memFwd_data_0_wires_1_whas__83_THEN_memFwd__ETC___d331;
  tUWide DEF_memFwd_data_0_ehrReg_89_BITS_88_TO_85_90_CONCA_ETC___d1348;
  tUWide DEF_memFwd_data_0_ehrReg_89_BIT_78_12_CONCAT_IF_me_ETC___d1347;
  tUWide DEF_IF_writeFwd_data_0_wires_1_whas__53_THEN_write_ETC___d402;
  tUWide DEF_IF_writeFwd_data_0_wires_1_whas__53_THEN_write_ETC___d401;
  tUWide DEF_writeFwd_data_0_ehrReg_59_BITS_88_TO_85_60_CON_ETC___d1397;
  tUWide DEF_writeFwd_data_0_ehrReg_59_BIT_78_82_CONCAT_IF__ETC___d1396;
  tUWide DEF_IF_execFwd_data_0_wires_1_whas__35_THEN_execFw_ETC___d253;
  tUWide DEF_IF_execFwd_empty_virtual_reg_2_read__97_OR_exe_ETC___d1070;
  tUWide DEF_execFwd_data_0_ehrReg_41_BIT_226_23_CONCAT_IF__ETC___d1280;
  tUWide DEF_dMemInit_request_put_BIT_64_412_CONCAT_IF_dMem_ETC___d1415;
  tUWide DEF_NOT_e2m_data_0_321_BITS_88_TO_85_322_EQ_2_323__ETC___d1357;
  tUWide DEF_iMemInit_request_put_BIT_64_408_CONCAT_IF_iMem_ETC___d1411;
 
 /* Rules */
 public:
  void RL_execRedirect_data_0_canonicalize();
  void RL_execRedirect_empty_canonicalize();
  void RL_execRedirect_full_canonicalize();
  void RL_execRedirectToDecode_data_0_canonicalize();
  void RL_execRedirectToDecode_empty_canonicalize();
  void RL_execRedirectToDecode_full_canonicalize();
  void RL_f2d_empty_canonicalize();
  void RL_f2d_full_canonicalize();
  void RL_d2e_empty_canonicalize();
  void RL_d2e_full_canonicalize();
  void RL_e2m_empty_canonicalize();
  void RL_e2m_full_canonicalize();
  void RL_m2w_empty_canonicalize();
  void RL_m2w_full_canonicalize();
  void RL_execFwd_data_0_canonicalize();
  void RL_execFwd_empty_canonicalize();
  void RL_execFwd_full_canonicalize();
  void RL_memFwd_data_0_canonicalize();
  void RL_memFwd_empty_canonicalize();
  void RL_memFwd_full_canonicalize();
  void RL_writeFwd_data_0_canonicalize();
  void RL_writeFwd_empty_canonicalize();
  void RL_writeFwd_full_canonicalize();
  void RL_doFetch();
  void RL_doDecode();
  void RL_doExecute();
  void RL_doMemory();
  void RL_doWriteBack();
 
 /* Methods */
 public:
  tUInt64 METH_cpuToHost();
  tUInt8 METH_RDY_cpuToHost();
  void METH_hostToCpu(tUInt32 ARG_hostToCpu_startpc);
  tUInt8 METH_RDY_hostToCpu();
  void METH_iMemInit_request_put(tUWide ARG_iMemInit_request_put);
  tUInt8 METH_RDY_iMemInit_request_put();
  tUInt8 METH_iMemInit_done();
  tUInt8 METH_RDY_iMemInit_done();
  void METH_dMemInit_request_put(tUWide ARG_dMemInit_request_put);
  tUInt8 METH_RDY_dMemInit_request_put();
  tUInt8 METH_dMemInit_done();
  tUInt8 METH_RDY_dMemInit_done();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
};

#endif /* ifndef __mkProc_h__ */
