./verilog/fullchip_gated_tb.v
./verilog/fullchip_gated.v
./verilog/core_gated.v
./verilog/mac_col_gated.v
./verilog/mac_8in_gated.v
./verilog/mac_array_wrapper.v
./verilog/mac_array_gated.v
./verilog/mac_input_pipeline.v
./verilog/ff.v
./verilog/clk_gate.v
./verilog/sram_w16.v
./verilog/ofifo.v
./verilog/fifo_depth16.v
./verilog/fifo_mux_16_1.v
./verilog/fifo_mux_8_1.v
./verilog/fifo_mux_2_1.v
