v 20121031 2
L 300 800 800 500 3 0 2 0 -1 -1
T 300 1500 5 10 0 0 0 0 1
device=MC100ELT21
L 800 500 300 200 3 0 2 0 -1 -1
L 300 800 300 500 3 0 0 0 -1 -1
L 300 200 300 500 3 0 2 0 -1 -1
V 250 300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 300 700 0 700 1 0 1
{
T 100 750 5 8 1 1 0 0 1
pinnumber=2
T 100 750 5 8 0 1 0 0 1
pinseq=1
T 100 750 5 8 0 1 0 0 1
pintype=io
T 100 750 5 8 1 1 0 0 1
pinlabel=n_a
}
P 800 500 1100 500 1 0 1
{
T 915 550 5 8 1 1 0 0 1
pinnumber=7
T 915 550 5 8 0 1 0 0 1
pinseq=2
T 915 550 5 8 0 1 0 0 1
pintype=io
T 915 550 5 8 1 1 0 0 1
pinlabel=n_a
}
P 200 300 0 300 1 0 1
{
T 115 350 5 8 1 1 0 0 1
pinnumber=3
T 115 350 5 8 0 1 0 0 1
pinseq=3
T 115 350 5 8 0 1 0 0 1
pintype=io
T 115 350 5 8 1 1 0 0 1
pinlabel=n_a
}
T 300 0 9 8 1 1 0 0 1
value=MC100ELT21
T 300 900 8 10 1 1 0 0 1
refdes=U?
T 300 1300 5 10 0 1 0 0 1
description=Differential PECL to TTL Translator
T 300 1700 5 10 0 1 0 0 1
documentation=http://www.onsemi.com/pub/Collateral/MC10ELT21-D.PDF
T 300 2100 5 10 0 0 0 0 1
net=GND:5
T 300 1900 5 10 0 0 0 0 1
net=VCC:8
T 700 200 9 10 0 0 0 0 1
numslots=0
T 300 1100 9 10 0 1 0 0 1
footprint=SOIC8
