

================================================================
== Vitis HLS Report for 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP'
================================================================
* Date:           Thu Mar 27 00:01:08 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.647 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    12292|    12292|  98.336 us|  98.336 us|  12292|  12292|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                  Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP  |    12290|    12290|         4|          1|          1|  12288|       yes|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.64>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 7 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %INTTTwiddleIn, i64 666, i64 207, i64 1"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %NTTTwiddleIn, i64 666, i64 207, i64 1"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INTTTwiddleIn, void @empty_8, i32 0, i32 0, void @empty_36, i32 1, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %NTTTwiddleIn, void @empty_8, i32 0, i32 0, void @empty_36, i32 1, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten13"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %k"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc185"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i14 %indvar_flatten13" [Crypto1.cpp:115]   --->   Operation 18 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.81ns)   --->   "%icmp_ln115 = icmp_eq  i14 %indvar_flatten13_load, i14 12288" [Crypto1.cpp:115]   --->   Operation 20 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.81ns)   --->   "%add_ln115_1 = add i14 %indvar_flatten13_load, i14 1" [Crypto1.cpp:115]   --->   Operation 21 'add' 'add_ln115_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %for.inc191, void %sw.epilog.loopexit33.exitStub" [Crypto1.cpp:115]   --->   Operation 22 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%k_load = load i13 %k" [Crypto1.cpp:119]   --->   Operation 23 'load' 'k_load' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [Crypto1.cpp:115]   --->   Operation 24 'load' 'i_load' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.56ns)   --->   "%add_ln115 = add i2 %i_load, i2 1" [Crypto1.cpp:115]   --->   Operation 25 'add' 'add_ln115' <Predicate = (!icmp_ln115)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.67ns)   --->   "%icmp_ln119 = icmp_eq  i13 %k_load, i13 4096" [Crypto1.cpp:119]   --->   Operation 26 'icmp' 'icmp_ln119' <Predicate = (!icmp_ln115)> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.69ns)   --->   "%select_ln115 = select i1 %icmp_ln119, i13 0, i13 %k_load" [Crypto1.cpp:115]   --->   Operation 27 'select' 'select_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.99ns)   --->   "%select_ln115_1 = select i1 %icmp_ln119, i2 %add_ln115, i2 %i_load" [Crypto1.cpp:115]   --->   Operation 28 'select' 'select_ln115_1' <Predicate = (!icmp_ln115)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = trunc i13 %select_ln115" [Crypto1.cpp:115]   --->   Operation 29 'trunc' 'empty' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_477 = trunc i13 %select_ln115" [Crypto1.cpp:115]   --->   Operation 30 'trunc' 'empty_477' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln115, i32 2, i32 11" [Crypto1.cpp:119]   --->   Operation 31 'partselect' 'lshr_ln' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.86ns)   --->   "%switch_ln120 = switch i2 %empty_477, void %arrayidx18465.case.3, i2 0, void %arrayidx18465.case.0, i2 1, void %arrayidx18465.case.1, i2 2, void %arrayidx18465.case.2" [Crypto1.cpp:120]   --->   Operation 32 'switch' 'switch_ln120' <Predicate = (!icmp_ln115)> <Delay = 1.86>
ST_1 : Operation 33 [1/1] (1.67ns)   --->   "%add_ln119 = add i13 %select_ln115, i13 1" [Crypto1.cpp:119]   --->   Operation 33 'add' 'add_ln119' <Predicate = (!icmp_ln115)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln119 = store i14 %add_ln115_1, i14 %indvar_flatten13" [Crypto1.cpp:119]   --->   Operation 34 'store' 'store_ln119' <Predicate = (!icmp_ln115)> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln119 = store i2 %select_ln115_1, i2 %i" [Crypto1.cpp:119]   --->   Operation 35 'store' 'store_ln119' <Predicate = (!icmp_ln115)> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln119 = store i13 %add_ln119, i13 %k" [Crypto1.cpp:119]   --->   Operation 36 'store' 'store_ln119' <Predicate = (!icmp_ln115)> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln119 = br void %for.inc185" [Crypto1.cpp:119]   --->   Operation 37 'br' 'br_ln119' <Predicate = (!icmp_ln115)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_49 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i2.i12, i2 %select_ln115_1, i12 %empty" [Crypto1.cpp:120]   --->   Operation 38 'bitconcatenate' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i14 %tmp_49" [Crypto1.cpp:120]   --->   Operation 39 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%NTTTwiddleIn_addr = getelementptr i32 %NTTTwiddleIn, i64 0, i64 %zext_ln120" [Crypto1.cpp:120]   --->   Operation 40 'getelementptr' 'NTTTwiddleIn_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%INTTTwiddleIn_addr = getelementptr i32 %INTTTwiddleIn, i64 0, i64 %zext_ln120" [Crypto1.cpp:121]   --->   Operation 41 'getelementptr' 'INTTTwiddleIn_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%NTTTwiddleIn_load = load i14 %NTTTwiddleIn_addr" [Crypto1.cpp:120]   --->   Operation 42 'load' 'NTTTwiddleIn_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12288> <RAM>
ST_2 : Operation 43 [2/2] (3.25ns)   --->   "%INTTTwiddleIn_load = load i14 %INTTTwiddleIn_addr" [Crypto1.cpp:121]   --->   Operation 43 'load' 'INTTTwiddleIn_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12288> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 44 [1/2] (3.25ns)   --->   "%NTTTwiddleIn_load = load i14 %NTTTwiddleIn_addr" [Crypto1.cpp:120]   --->   Operation 44 'load' 'NTTTwiddleIn_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12288> <RAM>
ST_3 : Operation 45 [1/2] (3.25ns)   --->   "%INTTTwiddleIn_load = load i14 %INTTTwiddleIn_addr" [Crypto1.cpp:121]   --->   Operation 45 'load' 'INTTTwiddleIn_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12288> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = (icmp_ln115)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_str"   --->   Operation 46 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12288, i64 12288, i64 12288"   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 48 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln119 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [Crypto1.cpp:119]   --->   Operation 49 'specloopname' 'specloopname_ln119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i2.i10, i2 %select_ln115_1, i10 %lshr_ln" [Crypto1.cpp:120]   --->   Operation 50 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln120_1 = zext i12 %tmp_s" [Crypto1.cpp:120]   --->   Operation 51 'zext' 'zext_ln120_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%NTTTWiddleRAM_0_addr = getelementptr i32 %NTTTWiddleRAM_0, i64 0, i64 %zext_ln120_1" [Crypto1.cpp:120]   --->   Operation 52 'getelementptr' 'NTTTWiddleRAM_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%NTTTWiddleRAM_0_1_addr = getelementptr i32 %NTTTWiddleRAM_0_1, i64 0, i64 %zext_ln120_1" [Crypto1.cpp:120]   --->   Operation 53 'getelementptr' 'NTTTWiddleRAM_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%NTTTWiddleRAM_0_2_addr = getelementptr i32 %NTTTWiddleRAM_0_2, i64 0, i64 %zext_ln120_1" [Crypto1.cpp:120]   --->   Operation 54 'getelementptr' 'NTTTWiddleRAM_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%NTTTWiddleRAM_0_3_addr = getelementptr i32 %NTTTWiddleRAM_0_3, i64 0, i64 %zext_ln120_1" [Crypto1.cpp:120]   --->   Operation 55 'getelementptr' 'NTTTWiddleRAM_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%INTTTWiddleRAM_0_addr = getelementptr i32 %INTTTWiddleRAM_0, i64 0, i64 %zext_ln120_1" [Crypto1.cpp:121]   --->   Operation 56 'getelementptr' 'INTTTWiddleRAM_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%INTTTWiddleRAM_0_1_addr = getelementptr i32 %INTTTWiddleRAM_0_1, i64 0, i64 %zext_ln120_1" [Crypto1.cpp:121]   --->   Operation 57 'getelementptr' 'INTTTWiddleRAM_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%INTTTWiddleRAM_0_2_addr = getelementptr i32 %INTTTWiddleRAM_0_2, i64 0, i64 %zext_ln120_1" [Crypto1.cpp:121]   --->   Operation 58 'getelementptr' 'INTTTWiddleRAM_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%INTTTWiddleRAM_0_3_addr = getelementptr i32 %INTTTWiddleRAM_0_3, i64 0, i64 %zext_ln120_1" [Crypto1.cpp:121]   --->   Operation 59 'getelementptr' 'INTTTWiddleRAM_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (3.25ns)   --->   "%store_ln120 = store i32 %NTTTwiddleIn_load, i12 %NTTTWiddleRAM_0_2_addr" [Crypto1.cpp:120]   --->   Operation 60 'store' 'store_ln120' <Predicate = (empty_477 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 61 [1/1] (3.25ns)   --->   "%store_ln121 = store i32 %INTTTwiddleIn_load, i12 %INTTTWiddleRAM_0_2_addr" [Crypto1.cpp:121]   --->   Operation 61 'store' 'store_ln121' <Predicate = (empty_477 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln121 = br void %arrayidx18465.exit" [Crypto1.cpp:121]   --->   Operation 62 'br' 'br_ln121' <Predicate = (empty_477 == 2)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (3.25ns)   --->   "%store_ln120 = store i32 %NTTTwiddleIn_load, i12 %NTTTWiddleRAM_0_1_addr" [Crypto1.cpp:120]   --->   Operation 63 'store' 'store_ln120' <Predicate = (empty_477 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 64 [1/1] (3.25ns)   --->   "%store_ln121 = store i32 %INTTTwiddleIn_load, i12 %INTTTWiddleRAM_0_1_addr" [Crypto1.cpp:121]   --->   Operation 64 'store' 'store_ln121' <Predicate = (empty_477 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln121 = br void %arrayidx18465.exit" [Crypto1.cpp:121]   --->   Operation 65 'br' 'br_ln121' <Predicate = (empty_477 == 1)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (3.25ns)   --->   "%store_ln120 = store i32 %NTTTwiddleIn_load, i12 %NTTTWiddleRAM_0_addr" [Crypto1.cpp:120]   --->   Operation 66 'store' 'store_ln120' <Predicate = (empty_477 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 67 [1/1] (3.25ns)   --->   "%store_ln121 = store i32 %INTTTwiddleIn_load, i12 %INTTTWiddleRAM_0_addr" [Crypto1.cpp:121]   --->   Operation 67 'store' 'store_ln121' <Predicate = (empty_477 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln121 = br void %arrayidx18465.exit" [Crypto1.cpp:121]   --->   Operation 68 'br' 'br_ln121' <Predicate = (empty_477 == 0)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (3.25ns)   --->   "%store_ln120 = store i32 %NTTTwiddleIn_load, i12 %NTTTWiddleRAM_0_3_addr" [Crypto1.cpp:120]   --->   Operation 69 'store' 'store_ln120' <Predicate = (empty_477 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 70 [1/1] (3.25ns)   --->   "%store_ln121 = store i32 %INTTTwiddleIn_load, i12 %INTTTWiddleRAM_0_3_addr" [Crypto1.cpp:121]   --->   Operation 70 'store' 'store_ln121' <Predicate = (empty_477 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln121 = br void %arrayidx18465.exit" [Crypto1.cpp:121]   --->   Operation 71 'br' 'br_ln121' <Predicate = (empty_477 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 5.647ns
The critical path consists of the following:
	'alloca' operation ('k') [11]  (0.000 ns)
	'load' operation ('k_load', Crypto1.cpp:119) on local variable 'k' [29]  (0.000 ns)
	'icmp' operation ('icmp_ln119', Crypto1.cpp:119) [34]  (1.679 ns)
	'select' operation ('select_ln115', Crypto1.cpp:115) [35]  (0.700 ns)
	'add' operation ('add_ln119', Crypto1.cpp:119) [76]  (1.679 ns)
	'store' operation ('store_ln119', Crypto1.cpp:119) of variable 'add_ln119', Crypto1.cpp:119 on local variable 'k' [79]  (1.588 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation ('NTTTwiddleIn_addr', Crypto1.cpp:120) [54]  (0.000 ns)
	'load' operation ('NTTTwiddleIn_load', Crypto1.cpp:120) on array 'NTTTwiddleIn' [56]  (3.254 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'load' operation ('NTTTwiddleIn_load', Crypto1.cpp:120) on array 'NTTTwiddleIn' [56]  (3.254 ns)

 <State 4>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation ('NTTTWiddleRAM_0_1_addr', Crypto1.cpp:120) [45]  (0.000 ns)
	'store' operation ('store_ln120', Crypto1.cpp:120) of variable 'NTTTwiddleIn_load', Crypto1.cpp:120 on array 'NTTTWiddleRAM_0_1' [64]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
