;redcode
;assert 1
	SPL 0, <-702
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 30
	JMZ <0, #-1
	SUB @0, @-1
	SUB 12, @10
	SUB <0, 9
	ADD 1, @10
	SUB <0, 9
	SUB #11, 2
	SUB @127, 106
	SUB 20, @13
	SUB <-207, <-330
	SUB -207, <-130
	SUB @0, @-1
	SLT 110, 20
	SUB -207, <-130
	SPL -217, @-120
	SUB -0, -0
	SPL 0, 270
	SUB #11, 2
	SUB #72, @200
	SUB #72, @200
	ADD 210, 60
	SUB @0, @-1
	SUB 12, @10
	DJN @270, @0
	ADD 210, 60
	ADD 210, 60
	SPL -125, 300
	SUB <-127, 100
	SUB @127, 106
	SUB 0, 32
	SUB <-127, 100
	JMZ -7, @-20
	SUB 0, 32
	SUB <-127, 100
	SPL 0, <-32
	ADD 210, 60
	SPL 0, <-702
	SPL -207, @-130
	SPL 0, <-702
	CMP -207, <-130
	SPL 0, <-702
	CMP -207, <-130
	SUB <-127, 100
	SPL 0, <-702
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
