$date
	Sun Jun  2 22:49:06 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module microprocessor_tb $end
$var reg 1 ! clk $end
$var reg 1 " en $end
$var reg 1 # rst $end
$scope module u_microprocessor $end
$var wire 1 ! clk $end
$var wire 1 " en $end
$var wire 32 $ instruction [31:0] $end
$var wire 1 # rst $end
$var wire 1 % write $end
$var wire 32 & wrap_out [31:0] $end
$var wire 32 ' wrap_load_out [31:0] $end
$var wire 32 ( res_o [31:0] $end
$var wire 4 ) mask [3:0] $end
$var wire 1 * load_signal $end
$var wire 1 + instruc_mem_we_re $end
$var wire 1 , instruc_mem_valid $end
$var wire 1 - instruc_mem_request $end
$var wire 4 . instruc_mask_signal [3:0] $end
$var wire 32 / data_out [31:0] $end
$var wire 1 0 data_mem_we_re $end
$var wire 1 1 data_mem_valid $end
$var wire 1 2 data_mem_request $end
$var wire 32 3 address_out [31:0] $end
$scope module u_core $end
$var wire 32 4 alu_out_address [31:0] $end
$var wire 1 ! clk $end
$var wire 1 - instrucmem_req $end
$var wire 32 5 instruction_out [31:0] $end
$var wire 1 * load_signal $end
$var wire 4 6 mask [3:0] $end
$var wire 32 7 pc_address_out [31:0] $end
$var wire 1 # rst $end
$var wire 1 % write $end
$var wire 32 8 wrap_load_out [31:0] $end
$var wire 32 9 wb_mux_out [31:0] $end
$var wire 32 : store_data_out [31:0] $end
$var wire 1 ; store $end
$var wire 32 < res_o [31:0] $end
$var wire 32 = pre_address_fetch [31:0] $end
$var wire 32 > pre_address [31:0] $end
$var wire 32 ? pc_address [31:0] $end
$var wire 32 @ opb_mux_out [31:0] $end
$var wire 32 A opa_mux_out [31:0] $end
$var wire 32 B op2_regfile_to_mem [31:0] $end
$var wire 2 C mem_to_reg [1:0] $end
$var wire 4 D mask_signal [3:0] $end
$var wire 32 E load_data_in [31:0] $end
$var wire 1 F load $end
$var wire 1 G instruction_memory_request $end
$var wire 32 H instruction [31:0] $end
$var wire 1 + instruc_mem_we_re $end
$var wire 1 , instruc_mem_valid $end
$var wire 4 I instruc_mask_signal [3:0] $end
$var wire 32 J instruc [31:0] $end
$var wire 1 0 data_mem_we_re $end
$var wire 1 1 data_mem_valid $end
$var wire 1 2 data_mem_request $end
$var wire 1 K branch_result $end
$var wire 4 L alu_control [3:0] $end
$var wire 1 M address_out $end
$var wire 32 N adder_out [31:0] $end
$var wire 1 O Jalr $end
$var wire 1 P Jal $end
$scope module u_decode $end
$var wire 1 Q branch $end
$var wire 1 ! clk $end
$var wire 32 R op2_regfile_to_mem [31:0] $end
$var wire 1 # rst $end
$var wire 32 S wb_mux_out [31:0] $end
$var wire 32 T uj_type [31:0] $end
$var wire 32 U u_type [31:0] $end
$var wire 1 ; store $end
$var wire 32 V sb_type [31:0] $end
$var wire 32 W s_type [31:0] $end
$var wire 1 X reg_write $end
$var wire 32 Y out [31:0] $end
$var wire 32 Z opb_mux_out [31:0] $end
$var wire 32 [ opa_mux_out [31:0] $end
$var wire 1 \ op_b $end
$var wire 1 ] op_a $end
$var wire 32 ^ op2 [31:0] $end
$var wire 32 _ op1 [31:0] $end
$var wire 2 ` mem_to_reg [1:0] $end
$var wire 1 F load $end
$var wire 32 a instruction [31:0] $end
$var wire 3 b imm_sel [2:0] $end
$var wire 32 c i_type [31:0] $end
$var wire 1 d enable $end
$var wire 32 e branch_out [31:0] $end
$var wire 4 f alu_control [3:0] $end
$var wire 32 g address_out [31:0] $end
$var wire 1 h Lui $end
$var wire 1 O Jalr $end
$var wire 1 P Jal $end
$var wire 1 K Branch $end
$var wire 1 i Auipc $end
$scope module u_branch $end
$var wire 1 Q en $end
$var wire 3 j func3 [2:0] $end
$var wire 32 k op2 [31:0] $end
$var wire 32 l op1 [31:0] $end
$var reg 32 m branch_out [31:0] $end
$upscope $end
$scope module u_control_unit0 $end
$var wire 3 n func3 [2:0] $end
$var wire 1 o func7 $end
$var wire 7 p op [6:0] $end
$var wire 1 q s_type $end
$var wire 1 ; s $end
$var wire 1 X reg_write $end
$var wire 1 r r_type $end
$var wire 1 \ op_b $end
$var wire 1 ] op_a $end
$var wire 2 s mem_to_reg [1:0] $end
$var wire 1 t lui $end
$var wire 1 F loadout $end
$var wire 1 u load $end
$var wire 1 v jalr $end
$var wire 1 w jal $end
$var wire 3 x imm_sel [2:0] $end
$var wire 1 y i_type $end
$var wire 1 d en $end
$var wire 1 z branch $end
$var wire 1 { auipc $end
$var wire 4 | alu_control [3:0] $end
$var wire 1 h Lui $end
$var wire 1 O Jalr $end
$var wire 1 P Jal $end
$var wire 1 K Branch $end
$var wire 1 i Auipc $end
$scope module u_controldecode0 $end
$var wire 3 } func3 [2:0] $end
$var wire 1 o func7 $end
$var wire 1 q s_type $end
$var wire 1 r r_type $end
$var wire 1 t lui $end
$var wire 1 u load $end
$var wire 1 v jalr $end
$var wire 1 w jal $end
$var wire 1 y i_type $end
$var wire 1 z branch $end
$var wire 1 { auipc $end
$var reg 1 i Auipc $end
$var reg 1 K Branch $end
$var reg 1 P Jal $end
$var reg 1 O Jalr $end
$var reg 1 h Lui $end
$var reg 4 ~ alu_control [3:0] $end
$var reg 3 !" imm_sel [2:0] $end
$var reg 1 F loadout $end
$var reg 1 d mem_en $end
$var reg 2 "" mem_to_reg [1:0] $end
$var reg 1 #" next_sel $end
$var reg 1 ] op_a $end
$var reg 1 \ op_b $end
$var reg 1 X reg_write $end
$var reg 1 ; s $end
$upscope $end
$scope module u_typedec0 $end
$var wire 7 $" op [6:0] $end
$var reg 1 { auipc $end
$var reg 1 y i_type $end
$var reg 1 w jal $end
$var reg 1 v jalr $end
$var reg 1 u load $end
$var reg 1 t lui $end
$var reg 1 r r_type $end
$var reg 1 q s_type $end
$var reg 1 z sb_type $end
$upscope $end
$upscope $end
$scope module u_imm_gen0 $end
$var wire 32 %" instruc [31:0] $end
$var reg 12 &" i [11:0] $end
$var reg 32 '" i_type [31:0] $end
$var reg 12 (" s [11:0] $end
$var reg 32 )" s_type [31:0] $end
$var reg 32 *" sb_type [31:0] $end
$var reg 32 +" u_type [31:0] $end
$var reg 32 ," uj_type [31:0] $end
$upscope $end
$scope module u_mux1 $end
$var wire 32 -" a [31:0] $end
$var wire 32 ." b [31:0] $end
$var wire 32 /" c [31:0] $end
$var wire 32 0" d [31:0] $end
$var wire 32 1" e [31:0] $end
$var wire 32 2" f [31:0] $end
$var wire 32 3" g [31:0] $end
$var wire 32 4" h [31:0] $end
$var wire 3 5" sel [2:0] $end
$var reg 32 6" out [31:0] $end
$upscope $end
$scope module u_mux2 $end
$var wire 32 7" b [31:0] $end
$var wire 1 \ sel $end
$var wire 32 8" out [31:0] $end
$var wire 32 9" a [31:0] $end
$upscope $end
$scope module u_mux4 $end
$var wire 1 ] sel $end
$var wire 32 :" out [31:0] $end
$var wire 32 ;" b [31:0] $end
$var wire 32 <" a [31:0] $end
$upscope $end
$scope module u_regfile0 $end
$var wire 1 ! clk $end
$var wire 1 X en $end
$var wire 32 =" op1 [31:0] $end
$var wire 32 >" op2 [31:0] $end
$var wire 5 ?" rd [4:0] $end
$var wire 5 @" rs1 [4:0] $end
$var wire 5 A" rs2 [4:0] $end
$var wire 1 # rst $end
$var wire 32 B" instruction [31:0] $end
$var integer 32 C" i [31:0] $end
$upscope $end
$upscope $end
$scope module u_execute $end
$var wire 4 D" alu_control [3:0] $end
$var wire 32 E" opa_mux_out [31:0] $end
$var wire 32 F" opb_mux_out [31:0] $end
$var wire 32 G" res_o [31:0] $end
$var wire 32 H" address_out [31:0] $end
$var wire 32 I" adder_out [31:0] $end
$scope module u_adder0 $end
$var wire 32 J" address_out [31:0] $end
$var reg 32 K" adder_out [31:0] $end
$upscope $end
$scope module u_alu0 $end
$var wire 32 L" a [31:0] $end
$var wire 32 M" b [31:0] $end
$var wire 4 N" op [3:0] $end
$var reg 32 O" res_o [31:0] $end
$upscope $end
$upscope $end
$scope module u_fetch $end
$var wire 1 K Branch $end
$var wire 1 P Jal $end
$var wire 1 O Jalr $end
$var wire 32 P" address_in [31:0] $end
$var wire 1 ! clk $end
$var wire 1 F load $end
$var wire 32 Q" res_o [31:0] $end
$var wire 1 # rst $end
$var wire 1 1 valid $end
$var wire 32 R" pre_address [31:0] $end
$var wire 32 S" instruction [31:0] $end
$var wire 32 T" address_out [31:0] $end
$var reg 32 U" instruction_out [31:0] $end
$var reg 4 V" mask [3:0] $end
$var reg 1 G mem_request $end
$var reg 1 + we_re $end
$scope module u_program_counter $end
$var wire 32 W" address_in [31:0] $end
$var wire 1 K branch $end
$var wire 32 X" branch_address [31:0] $end
$var wire 1 ! clk $end
$var wire 1 P jal $end
$var wire 32 Y" jal_address [31:0] $end
$var wire 1 O jalr $end
$var wire 32 Z" jalr_address [31:0] $end
$var wire 1 [" load $end
$var wire 1 # rst $end
$var wire 1 1 valid $end
$var reg 32 \" address_out [31:0] $end
$var reg 32 ]" pre_address [31:0] $end
$upscope $end
$upscope $end
$scope module u_fetch_pipline $end
$var wire 1 ^" Jal $end
$var wire 1 _" Jalr $end
$var wire 1 `" branch_result $end
$var wire 1 ! clk $end
$var wire 32 a" instruction_fetch [31:0] $end
$var wire 1 b" load $end
$var wire 32 c" pc_pre_address [31:0] $end
$var wire 32 d" pre_address [31:0] $end
$var wire 32 e" instruction [31:0] $end
$var reg 32 f" flush_pipeline [31:0] $end
$var reg 32 g" instruction_reg [31:0] $end
$var reg 32 h" pre_address_reg [31:0] $end
$upscope $end
$scope module u_memorystage $end
$var wire 1 ; en $end
$var wire 32 i" instruction [31:0] $end
$var wire 1 F load $end
$var wire 32 j" res_o [31:0] $end
$var wire 32 k" wrap_in [31:0] $end
$var wire 32 l" wrap_out [31:0] $end
$var wire 32 m" wrap_load_out [31:0] $end
$var wire 32 n" wrap_load_in [31:0] $end
$var wire 1 , valid $end
$var wire 4 o" mask [3:0] $end
$var reg 1 2 mem_request $end
$var reg 1 0 we_re $end
$scope module u_wrapmem $end
$var wire 2 p" byteadd [1:0] $end
$var wire 1 ; en $end
$var wire 3 q" func3 [2:0] $end
$var wire 1 F load $end
$var wire 32 r" wrap_in [31:0] $end
$var wire 32 s" wrap_load_in [31:0] $end
$var reg 4 t" masking [3:0] $end
$var reg 32 u" wrap_load_out [31:0] $end
$var reg 32 v" wrap_out [31:0] $end
$upscope $end
$upscope $end
$scope module u_wbstage $end
$var wire 32 w" adder_out [31:0] $end
$var wire 32 x" alu_out [31:0] $end
$var wire 32 y" data_mem_out [31:0] $end
$var wire 2 z" rd_sel [1:0] $end
$var wire 32 {" wb_mux_out [31:0] $end
$scope module u_muxrd $end
$var wire 32 |" a [31:0] $end
$var wire 32 }" b [31:0] $end
$var wire 32 ~" c [31:0] $end
$var wire 32 !# d [31:0] $end
$var wire 2 "# sel [1:0] $end
$var reg 32 ## out [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module u_datamem $end
$var wire 12 $# address [11:0] $end
$var wire 1 ! clk $end
$var wire 32 %# data_in [31:0] $end
$var wire 1 * load $end
$var wire 4 &# mask [3:0] $end
$var wire 1 2 request $end
$var wire 1 # rst $end
$var wire 1 0 we_re $end
$var wire 32 '# data_out [31:0] $end
$var reg 1 1 valid $end
$scope module u_memory $end
$var wire 12 (# address [11:0] $end
$var wire 1 ! clk $end
$var wire 32 )# data_in [31:0] $end
$var wire 4 *# mask [3:0] $end
$var wire 1 2 request $end
$var wire 1 0 we_re $end
$var reg 32 +# data_out [31:0] $end
$upscope $end
$upscope $end
$scope module u_instruc_mem $end
$var wire 12 ,# address [11:0] $end
$var wire 1 ! clk $end
$var wire 32 -# data_in [31:0] $end
$var wire 4 .# mask [3:0] $end
$var wire 1 - request $end
$var wire 1 # rst $end
$var wire 1 + we_re $end
$var wire 32 /# data_out [31:0] $end
$var reg 1 , valid $end
$scope module u_memory $end
$var wire 12 0# address [11:0] $end
$var wire 1 ! clk $end
$var wire 32 1# data_in [31:0] $end
$var wire 4 2# mask [3:0] $end
$var wire 1 - request $end
$var wire 1 + we_re $end
$var reg 32 3# data_out [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 3#
bx 2#
bz 1#
bx 0#
bx /#
bx .#
bz -#
bx ,#
bx +#
bx *#
bx )#
bx (#
bx '#
bx &#
bx %#
bx $#
bx ##
bx "#
bz !#
bx ~"
bx }"
bx |"
bx {"
bx z"
bx y"
bx x"
bx w"
bx v"
bx u"
bx t"
bx s"
bx r"
bx q"
bx p"
bx o"
bx n"
bx m"
bx l"
bx k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
bx d"
bx c"
zb"
bx a"
z`"
z_"
z^"
bx ]"
bx \"
z["
bx Z"
bx Y"
bx X"
b0 W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
b0 P"
bx O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bz 4"
bz 3"
bz 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
x#"
bx ""
bx !"
bx ~
bx }
bx |
x{
xz
xy
bx x
xw
xv
xu
xt
bx s
xr
xq
bx p
xo
bx n
bx m
bx l
bx k
bx j
xi
xh
bx g
bx f
bx e
xd
bx c
bx b
bx a
bx `
bx _
bx ^
x]
x\
bx [
bx Z
bx Y
xX
bx W
bx V
bx U
bx T
bx S
bx R
zQ
xP
xO
bx N
zM
bx L
xK
bx J
bx I
bx H
xG
xF
bx E
bx D
bx C
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
x;
bx :
bx 9
bx 8
bz 7
bz 6
bx 5
bx 4
bx 3
x2
x1
x0
bx /
bx .
x-
x,
x+
x*
bx )
bx (
bx '
bx &
z%
bz $
1#
0"
0!
$end
#5000
1!
#10000
00
02
1-
1G
0+
b1111 .
b1111 I
b1111 V"
b1111 .#
b1111 2#
b0 ,#
b0 0#
0,
01
b0 3
b0 ?
b0 T"
b0 \"
b100000 C"
0!
0#
#15000
b0 q"
b1000000000010100010011 5
b1000000000010100010011 a"
b1000000000010100010011 i"
b1000000000010100010011 U"
b0 =
b0 R"
b0 ]"
b0 c"
b1000000000010100010011 /
b1000000000010100010011 H
b1000000000010100010011 S"
b1000000000010100010011 /#
b1000000000010100010011 3#
b100000 C"
1!
#20000
0!
1#
#25000
b10 Y
b10 6"
b10 7"
b0 b
b0 x
b0 !"
b0 5"
b10 p"
b10 9
b10 S
b10 B"
b10 {"
b10 ##
b0 $#
b0 (#
b10 (
b10 4
b10 <
b10 G"
b10 O"
b10 Q"
b10 X"
b10 Y"
b10 Z"
b10 j"
b10 x"
b10 |"
b10 @
b10 Z
b10 8"
b10 F"
b10 M"
b0 A
b0 [
b0 :"
b0 E"
b0 L"
b0 L
b0 f
b0 |
b0 ~
b0 D"
b0 N"
0O
0P
0#"
0K
0d
b0 C
b0 `
b0 s
b0 ""
b0 z"
b0 "#
0;
0*
0F
1\
0]
1X
0t
0v
0w
0{
0z
0u
0q
1y
0r
00
02
b1 ,#
b1 0#
b0 j
b1010 ?"
b0 B
b0 R
b0 k"
b0 r"
b0 ^
b0 k
b0 9"
b0 >"
b10 A"
b0 _
b0 l
b0 <"
b0 ="
b0 @"
0o
b0 n
b0 }
b10011 p
b10011 $"
b1000000000000000000000 U
b1000000000000000000000 +"
b1000000000000000000000 1"
b10 T
b10 ,"
b10 0"
b1010 V
b1010 *"
b1010 /"
b1010 W
b1010 )"
b1010 ."
b10 c
b10 '"
b10 -"
b10 &"
b1010 ("
b100 N
b100 I"
b100 K"
b100 w"
b100 ~"
1,
x1
b100 3
b100 ?
b100 T"
b100 \"
b1000000000010100010011 J
b1000000000010100010011 a
b1000000000010100010011 %"
b1000000000010100010011 e"
b1000000000010100010011 g"
b0 >
b0 g
b0 ;"
b0 H"
b0 J"
b0 d"
b0 h"
1!
#30000
0!
#35000
b10 ,#
b10 0#
b100000000000100010011 U"
b100 =
b100 R"
b100 ]"
b100 c"
b1000 3
b1000 ?
b1000 T"
b1000 \"
01
b100000000000100010011 5
b100000000000100010011 a"
b100000000000100010011 i"
b100000000000100010011 /
b100000000000100010011 H
b100000000000100010011 S"
b100000000000100010011 /#
b100000000000100010011 3#
1!
#40000
0!
#45000
b1 p"
b1 9
b1 S
b1 B"
b1 {"
b1 ##
b1 (
b1 4
b1 <
b1 G"
b1 O"
b1 Q"
b1 X"
b1 Y"
b1 Z"
b1 j"
b1 x"
b1 |"
b1 @
b1 Z
b1 8"
b1 F"
b1 M"
b1 Y
b1 6"
b1 7"
b11 ,#
b11 0#
b10 ?"
b1 A"
b100000000000000000000 U
b100000000000000000000 +"
b100000000000000000000 1"
b100000000000 T
b100000000000 ,"
b100000000000 0"
b10 V
b10 *"
b10 /"
b10 W
b10 )"
b10 ."
b1 c
b1 '"
b1 -"
b1 &"
b10 ("
b1000 N
b1000 I"
b1000 K"
b1000 w"
b1000 ~"
b1010000000000000011101111 U"
b1000 =
b1000 R"
b1000 ]"
b1000 c"
b1100 3
b1100 ?
b1100 T"
b1100 \"
b100000000000100010011 J
b100000000000100010011 a
b100000000000100010011 %"
b100000000000100010011 e"
b100000000000100010011 g"
b100 >
b100 g
b100 ;"
b100 H"
b100 J"
b100 d"
b100 h"
b1010000000000000011101111 5
b1010000000000000011101111 a"
b1010000000000000011101111 i"
b1010000000000000011101111 /
b1010000000000000011101111 H
b1010000000000000011101111 S"
b1010000000000000011101111 /#
b1010000000000000011101111 3#
1!
#50000
0!
#55000
b1000 A
b1000 [
b1000 :"
b1000 E"
b1000 L"
b11 b
b11 x
b11 !"
b11 5"
1P
b10 C
b10 `
b10 s
b10 ""
b10 z"
b10 "#
1]
1w
b0 p"
b1100 9
b1100 S
b1100 B"
b1100 {"
b1100 ##
b111 $#
b111 (#
b11100 (
b11100 4
b11100 <
b11100 G"
b11100 O"
b11100 Q"
b11100 X"
b11100 Y"
b11100 Z"
b11100 j"
b11100 x"
b11100 |"
1\
1X
b10100 @
b10100 Z
b10100 8"
b10100 F"
b10100 M"
0y
b10100 Y
b10100 6"
b10100 7"
b100 ,#
b100 0#
b100000010000000110010011 U"
b1 ?"
b10100 A"
b1101111 p
b1101111 $"
b1010000000000000000000000 U
b1010000000000000000000000 +"
b1010000000000000000000000 1"
b10100 T
b10100 ,"
b10100 0"
b100000000000 V
b100000000000 *"
b100000000000 /"
b1 W
b1 )"
b1 ."
b10100 c
b10100 '"
b10100 -"
b10100 &"
b1 ("
b1100 N
b1100 I"
b1100 K"
b1100 w"
b1100 ~"
b1100 =
b1100 R"
b1100 ]"
b1100 c"
b10000 3
b10000 ?
b10000 T"
b10000 \"
b100000010000000110010011 5
b100000010000000110010011 a"
b100000010000000110010011 i"
b100000010000000110010011 /
b100000010000000110010011 H
b100000010000000110010011 S"
b100000010000000110010011 /#
b100000010000000110010011 3#
b1010000000000000011101111 J
b1010000000000000011101111 a
b1010000000000000011101111 %"
b1010000000000000011101111 e"
b1010000000000000011101111 g"
b1000 >
b1000 g
b1000 ;"
b1000 H"
b1000 J"
b1000 d"
b1000 h"
1!
#60000
0!
#65000
b0 b
b0 x
b0 !"
b0 5"
1y
b1 p"
0P
b0 C
b0 `
b0 s
b0 ""
b0 z"
b0 "#
1\
0]
1X
b1000 @
b1000 Z
b1000 8"
b1000 F"
b1000 M"
b10 $#
b10 (#
0w
b1000 Y
b1000 6"
b1000 7"
b1001 (
b1001 4
b1001 <
b1001 G"
b1001 O"
b1001 Q"
b1001 X"
b1001 Y"
b1001 Z"
b1001 j"
b1001 x"
b1001 |"
b1001 9
b1001 S
b1001 B"
b1001 {"
b1001 ##
b111 ,#
b111 0#
b11 ?"
b1000 A"
b1 _
b1 l
b1 <"
b1 ="
b10 @"
b10011 p
b10011 $"
b100000010000000000000000 U
b100000010000000000000000 +"
b100000010000000000000000 1"
b10000000000001000 T
b10000000000001000 ,"
b10000000000001000 0"
b100000000010 V
b100000000010 *"
b100000000010 /"
b11 W
b11 )"
b11 ."
b1000 c
b1000 '"
b1000 -"
b1000 &"
b11 ("
b1 A
b1 [
b1 :"
b1 E"
b1 L"
b10000 N
b10000 I"
b10000 K"
b10000 w"
b10000 ~"
b1 q"
b1001010110111 U"
b10000 =
b10000 R"
b10000 ]"
b10000 c"
b11100 3
b11100 ?
b11100 T"
b11100 \"
b100000010000000110010011 J
b100000010000000110010011 a
b100000010000000110010011 %"
b100000010000000110010011 e"
b100000010000000110010011 g"
b1100 >
b1100 g
b1100 ;"
b1100 H"
b1100 J"
b1100 d"
b1100 h"
b1001010110111 5
b1001010110111 a"
b1001010110111 i"
b1001010110111 /
b1001010110111 H
b1001010110111 S"
b1001010110111 /#
b1001010110111 3#
1!
#70000
0!
#75000
b100 b
b100 x
b100 !"
b100 5"
1h
1t
b0 p"
b0 9
b0 S
b0 B"
b0 {"
b0 ##
b0 $#
b0 (#
b0 (
b0 4
b0 <
b0 G"
b0 O"
b0 Q"
b0 X"
b0 Y"
b0 Z"
b0 j"
b0 x"
b0 |"
b1000000000000 @
b1000000000000 Z
b1000000000000 8"
b1000000000000 F"
b1000000000000 M"
b0 A
b0 [
b0 :"
b0 E"
b0 L"
b1010 L
b1010 f
b1010 |
b1010 ~
b1010 D"
b1010 N"
1\
1X
0y
b1000000000000 Y
b1000000000000 6"
b1000000000000 7"
b1000 ,#
b1000 0#
b0 q"
b1000010000001000110011 U"
b1 j
b101 ?"
b0 A"
b0 _
b0 l
b0 <"
b0 ="
b0 @"
b1 n
b1 }
b110111 p
b110111 $"
b1000000000000 U
b1000000000000 +"
b1000000000000 1"
b1000000000000 T
b1000000000000 ,"
b1000000000000 0"
b100000000100 V
b100000000100 *"
b100000000100 /"
b101 W
b101 )"
b101 ."
b0 c
b0 '"
b0 -"
b0 &"
b101 ("
b10100 N
b10100 I"
b10100 K"
b10100 w"
b10100 ~"
b11100 =
b11100 R"
b11100 ]"
b11100 c"
b100000 3
b100000 ?
b100000 T"
b100000 \"
b1000010000001000110011 5
b1000010000001000110011 a"
b1000010000001000110011 i"
b1000010000001000110011 /
b1000010000001000110011 H
b1000010000001000110011 S"
b1000010000001000110011 /#
b1000010000001000110011 3#
b1001010110111 J
b1001010110111 a
b1001010110111 %"
b1001010110111 e"
b1001010110111 g"
b10000 >
b10000 g
b10000 ;"
b10000 H"
b10000 J"
b10000 d"
b10000 h"
1!
#80000
0!
#85000
b10 p"
b10 9
b10 S
b10 B"
b10 {"
b10 ##
b10 (
b10 4
b10 <
b10 G"
b10 O"
b10 Q"
b10 X"
b10 Y"
b10 Z"
b10 j"
b10 x"
b10 |"
b1 @
b1 Z
b1 8"
b1 F"
b1 M"
b1 A
b1 [
b1 :"
b1 E"
b1 L"
b0 L
b0 f
b0 |
b0 ~
b0 D"
b0 N"
0\
1r
0t
b1000010000000000000000 Y
b1000010000000000000000 6"
b1000010000000000000000 7"
b1001 ,#
b1001 0#
b0 j
b100 ?"
b1 B
b1 R
b1 k"
b1 r"
b1 ^
b1 k
b1 9"
b1 >"
b10 A"
b1 _
b1 l
b1 <"
b1 ="
b10 @"
b0 n
b0 }
b110011 p
b110011 $"
b1000010000000000000000 U
b1000010000000000000000 +"
b1000010000000000000000 1"
b10000000000000010 T
b10000000000000010 ,"
b10000000000000010 0"
b100 V
b100 *"
b100 /"
b100 W
b100 )"
b100 ."
b10 c
b10 '"
b10 -"
b10 &"
b100 ("
b100000 N
b100000 I"
b100000 K"
b100000 w"
b100000 ~"
b1000000001100111 U"
b100000 =
b100000 R"
b100000 ]"
b100000 c"
b100100 3
b100100 ?
b100100 T"
b100100 \"
b1000010000001000110011 J
b1000010000001000110011 a
b1000010000001000110011 %"
b1000010000001000110011 e"
b1000010000001000110011 g"
b11100 >
b11100 g
b11100 ;"
b11100 H"
b11100 J"
b11100 d"
b11100 h"
b1000000001100111 5
b1000000001100111 a"
b1000000001100111 i"
b1000000001100111 /
b1000000001100111 H
b1000000001100111 S"
b1000000001100111 /#
b1000000001100111 3#
1!
#90000
0!
#95000
b0 b
b0 x
b0 !"
b0 5"
1O
1\
1v
b0 p"
b1100 9
b1100 S
b1100 B"
b1100 {"
b1100 ##
b11 $#
b11 (#
b1100 (
b1100 4
b1100 <
b1100 G"
b1100 O"
b1100 Q"
b1100 X"
b1100 Y"
b1100 Z"
b1100 j"
b1100 x"
b1100 |"
1X
b0 @
b0 Z
b0 8"
b0 F"
b0 M"
b1100 A
b1100 [
b1100 :"
b1100 E"
b1100 L"
0r
b0 Y
b0 6"
b0 7"
b1010 ,#
b1010 0#
b10 q"
b1101010010001100100011 U"
b0 ?"
b0 B
b0 R
b0 k"
b0 r"
b0 ^
b0 k
b0 9"
b0 >"
b0 A"
b1100 _
b1100 l
b1100 <"
b1100 ="
b1 @"
b1100111 p
b1100111 $"
b1000000000000000 U
b1000000000000000 +"
b1000000000000000 1"
b1000000000000000 T
b1000000000000000 ,"
b1000000000000000 0"
b0 V
b0 *"
b0 /"
b0 W
b0 )"
b0 ."
b0 c
b0 '"
b0 -"
b0 &"
b0 ("
b100100 N
b100100 I"
b100100 K"
b100100 w"
b100100 ~"
b100100 =
b100100 R"
b100100 ]"
b100100 c"
b101000 3
b101000 ?
b101000 T"
b101000 \"
b1101010010001100100011 5
b1101010010001100100011 a"
b1101010010001100100011 i"
b1101010010001100100011 /
b1101010010001100100011 H
b1101010010001100100011 S"
b1101010010001100100011 /#
b1101010010001100100011 3#
b1000000001100111 J
b1000000001100111 a
b1000000001100111 %"
b1000000001100111 e"
b1000000001100111 g"
b100000 >
b100000 g
b100000 ;"
b100000 H"
b100000 J"
b100000 d"
b100000 h"
1!
#100000
0!
#105000
b0 p"
10
12
b1001 &
b1001 :
b1001 l"
b1001 v"
b1001 %#
b1001 )#
b1111 )
b1111 D
b1111 o"
b1111 t"
b1111 &#
b1111 *#
b1 b
b1 x
b1 !"
b1 5"
1d
1;
1q
b1000 9
b1000 S
b1000 B"
b1000 {"
b1000 ##
b10 $#
b10 (#
b1000 (
b1000 4
b1000 <
b1000 G"
b1000 O"
b1000 Q"
b1000 X"
b1000 Y"
b1000 Z"
b1000 j"
b1000 x"
b1000 |"
b110 @
b110 Z
b110 8"
b110 F"
b110 M"
b10 A
b10 [
b10 :"
b10 E"
b10 L"
b0 L
b0 f
b0 |
b0 ~
b0 D"
b0 N"
0O
1\
0X
0v
b110 Y
b110 6"
b110 7"
b11 ,#
b11 0#
b10 j
b110 ?"
b11 A"
b10 _
b10 l
b10 <"
b10 ="
b1010 @"
b10 n
b10 }
b100011 p
b100011 $"
b1101010010000000000000 U
b1101010010000000000000 +"
b1101010010000000000000 1"
b1010010100000000010 T
b1010010100000000010 ,"
b1010010100000000010 0"
b110 V
b110 *"
b110 /"
b110 W
b110 )"
b110 ."
b11 c
b11 '"
b11 -"
b11 &"
b110 ("
b101000 N
b101000 I"
b101000 K"
b101000 w"
b101000 ~"
b11001010010001110000011 U"
b1001 B
b1001 R
b1001 k"
b1001 r"
b1001 ^
b1001 k
b1001 9"
b1001 >"
b101000 =
b101000 R"
b101000 ]"
b101000 c"
b1100 3
b1100 ?
b1100 T"
b1100 \"
b1101010010001100100011 J
b1101010010001100100011 a
b1101010010001100100011 %"
b1101010010001100100011 e"
b1101010010001100100011 g"
b100100 >
b100100 g
b100100 ;"
b100100 H"
b100100 J"
b100100 d"
b100100 h"
b11001010010001110000011 5
b11001010010001110000011 a"
b11001010010001110000011 i"
b11001010010001110000011 /
b11001010010001110000011 H
b11001010010001110000011 S"
b11001010010001110000011 /#
b11001010010001110000011 3#
1!
#110000
0!
#115000
0-
0G
b0 b
b0 x
b0 !"
b0 5"
b0 C
b0 `
b0 s
b0 ""
b0 z"
b0 "#
1*
1F
1X
1u
b0 p"
b1000 9
b1000 S
b1000 B"
b1000 {"
b1000 ##
b10 $#
b10 (#
00
12
b1000 (
b1000 4
b1000 <
b1000 G"
b1000 O"
b1000 Q"
b1000 X"
b1000 Y"
b1000 Z"
b1000 j"
b1000 x"
b1000 |"
b0 L
b0 f
b0 |
b0 ~
b0 D"
b0 N"
0d
0;
1\
b110 @
b110 Z
b110 8"
b110 F"
b110 M"
b0 &
b0 :
b0 l"
b0 v"
b0 %#
b0 )#
b1 )
b1 D
b1 o"
b1 t"
b1 &#
b1 *#
0q
b110 Y
b110 6"
b110 7"
b100 ,#
b100 0#
b0 q"
b100000010000000110010011 U"
b111 ?"
b0 B
b0 R
b0 k"
b0 r"
b0 ^
b0 k
b0 9"
b0 >"
b110 A"
b11 p
b11 $"
b11001010010000000000000 U
b11001010010000000000000 +"
b11001010010000000000000 1"
b1010010000000000110 T
b1010010000000000110 ,"
b1010010000000000110 0"
b100000000110 V
b100000000110 *"
b100000000110 /"
b111 W
b111 )"
b111 ."
b110 c
b110 '"
b110 -"
b110 &"
b111 ("
b101100 N
b101100 I"
b101100 K"
b101100 w"
b101100 ~"
b1100 =
b1100 R"
b1100 ]"
b1100 c"
b10000 3
b10000 ?
b10000 T"
b10000 \"
b100000010000000110010011 5
b100000010000000110010011 a"
b100000010000000110010011 i"
b100000010000000110010011 /
b100000010000000110010011 H
b100000010000000110010011 S"
b100000010000000110010011 /#
b100000010000000110010011 3#
b11001010010001110000011 J
b11001010010001110000011 a
b11001010010001110000011 %"
b11001010010001110000011 e"
b11001010010001110000011 g"
b101000 >
b101000 g
b101000 ;"
b101000 H"
b101000 J"
b101000 d"
b101000 h"
1!
#120000
0!
#125000
1y
b1 p"
b1001 9
b1001 S
b1001 B"
b1001 {"
b1001 ##
b10 $#
b10 (#
b1001 (
b1001 4
b1001 <
b1001 G"
b1001 O"
b1001 Q"
b1001 X"
b1001 Y"
b1001 Z"
b1001 j"
b1001 x"
b1001 |"
b1000 @
b1000 Z
b1000 8"
b1000 F"
b1000 M"
b1 A
b1 [
b1 :"
b1 E"
b1 L"
0*
0F
1\
1X
0u
b1000 Y
b1000 6"
b1000 7"
02
1-
1G
b101 ,#
b101 0#
b0 j
b11 ?"
b1000 A"
b1 _
b1 l
b1 <"
b1 ="
b10 @"
b0 n
b0 }
b10011 p
b10011 $"
b100000010000000000000000 U
b100000010000000000000000 +"
b100000010000000000000000 1"
b10000000000001000 T
b10000000000001000 ,"
b10000000000001000 0"
b100000000010 V
b100000000010 *"
b100000000010 /"
b11 W
b11 )"
b11 ."
b1000 c
b1000 '"
b1000 -"
b1000 &"
b11 ("
b10000 N
b10000 I"
b10000 K"
b10000 w"
b10000 ~"
b1001 8
b1001 m"
b1001 u"
b1001 y"
b1001 }"
0,
11
b10000 =
b10000 R"
b10000 ]"
b10000 c"
b10100 3
b10100 ?
b10100 T"
b10100 \"
b100000010000000110010011 J
b100000010000000110010011 a
b100000010000000110010011 %"
b100000010000000110010011 e"
b100000010000000110010011 g"
b1100 >
b1100 g
b1100 ;"
b1100 H"
b1100 J"
b1100 d"
b1100 h"
b1001 '
b1001 E
b1001 n"
b1001 s"
b1001 '#
b1001 +#
1!
#130000
0!
#135000
b110 ,#
b110 0#
b11000000000000001100010111 U"
b10100 N
b10100 I"
b10100 K"
b10100 w"
b10100 ~"
b10100 =
b10100 R"
b10100 ]"
b10100 c"
b11000 3
b11000 ?
b11000 T"
b11000 \"
01
1,
b11000000000000001100010111 5
b11000000000000001100010111 a"
b11000000000000001100010111 i"
b11000000000000001100010111 /
b11000000000000001100010111 H
b11000000000000001100010111 S"
b11000000000000001100010111 /#
b11000000000000001100010111 3#
b10000 >
b10000 g
b10000 ;"
b10000 H"
b10000 J"
b10000 d"
b10000 h"
1!
#140000
0!
#145000
b100 b
b100 x
b100 !"
b100 5"
1i
1]
1{
b0 p"
b11000000000000000000010100 9
b11000000000000000000010100 S
b11000000000000000000010100 B"
b11000000000000000000010100 {"
b11000000000000000000010100 ##
b101 $#
b101 (#
b11000000000000000000010100 (
b11000000000000000000010100 4
b11000000000000000000010100 <
b11000000000000000000010100 G"
b11000000000000000000010100 O"
b11000000000000000000010100 Q"
b11000000000000000000010100 X"
b11000000000000000000010100 Y"
b11000000000000000000010100 Z"
b11000000000000000000010100 j"
b11000000000000000000010100 x"
b11000000000000000000010100 |"
1\
1X
b11000000000000000000000000 @
b11000000000000000000000000 Z
b11000000000000000000000000 8"
b11000000000000000000000000 F"
b11000000000000000000000000 M"
b10100 A
b10100 [
b10100 :"
b10100 E"
b10100 L"
0y
b11000000000000000000000000 Y
b11000000000000000000000000 6"
b11000000000000000000000000 7"
b111 ,#
b111 0#
b110 ?"
b10000 A"
b0 _
b0 l
b0 <"
b0 ="
b0 @"
b10111 p
b10111 $"
b11000000000000000000000000 U
b11000000000000000000000000 +"
b11000000000000000000000000 1"
b110000 T
b110000 ,"
b110000 0"
b100110 V
b100110 *"
b100110 /"
b100110 W
b100110 )"
b100110 ."
b110000 c
b110000 '"
b110000 -"
b110000 &"
b100110 ("
b11000 N
b11000 I"
b11000 K"
b11000 w"
b11000 ~"
b1 q"
b101000011001011001100011 U"
b11000 =
b11000 R"
b11000 ]"
b11000 c"
b11100 3
b11100 ?
b11100 T"
b11100 \"
b11000000000000001100010111 J
b11000000000000001100010111 a
b11000000000000001100010111 %"
b11000000000000001100010111 e"
b11000000000000001100010111 g"
b10100 >
b10100 g
b10100 ;"
b10100 H"
b10100 J"
b10100 d"
b10100 h"
b101000011001011001100011 5
b101000011001011001100011 a"
b101000011001011001100011 i"
b101000011001011001100011 /
b101000011001011001100011 H
b101000011001011001100011 S"
b101000011001011001100011 /#
b101000011001011001100011 3#
1!
#150000
0!
#155000
b10 b
b10 x
b10 !"
b10 5"
1#"
1K
1z
b0 p"
b1100 @
b1100 Z
b1100 8"
b1100 F"
b1100 M"
b100100 9
b100100 S
b100100 B"
b100100 {"
b100100 ##
b1001 $#
b1001 (#
b0 L
b0 f
b0 |
b0 ~
b0 D"
b0 N"
1\
1]
0X
0{
b1100 Y
b1100 6"
b1100 7"
b100100 (
b100100 4
b100100 <
b100100 G"
b100100 O"
b100100 Q"
b100100 X"
b100100 Y"
b100100 Z"
b100100 j"
b100100 x"
b100100 |"
b1000 ,#
b1000 0#
b0 q"
b1000010000001000110011 U"
b1 j
b1100 ?"
b10 B
b10 R
b10 k"
b10 r"
b10 ^
b10 k
b10 9"
b10 >"
b1010 A"
b1001 _
b1001 l
b1001 <"
b1001 ="
b11 @"
b1 n
b1 }
b1100011 p
b1100011 $"
b101000011001000000000000 U
b101000011001000000000000 +"
b101000011001000000000000 1"
b11001000000001010 T
b11001000000001010 ,"
b11001000000001010 0"
b1100 V
b1100 *"
b1100 /"
b1100 W
b1100 )"
b1100 ."
b1010 c
b1010 '"
b1010 -"
b1010 &"
b1100 ("
b11000 A
b11000 [
b11000 :"
b11000 E"
b11000 L"
b11100 N
b11100 I"
b11100 K"
b11100 w"
b11100 ~"
b11100 =
b11100 R"
b11100 ]"
b11100 c"
b100000 3
b100000 ?
b100000 T"
b100000 \"
b1000010000001000110011 5
b1000010000001000110011 a"
b1000010000001000110011 i"
b1000010000001000110011 /
b1000010000001000110011 H
b1000010000001000110011 S"
b1000010000001000110011 /#
b1000010000001000110011 3#
b101000011001011001100011 J
b101000011001011001100011 a
b101000011001011001100011 %"
b101000011001011001100011 e"
b101000011001011001100011 g"
b11000 >
b11000 g
b11000 ;"
b11000 H"
b11000 J"
b11000 d"
b11000 h"
1!
#160000
0!
