Received: from CHN02-SH0-obe.outbound.protection.partner.outlook.cn (mail-sh0chn02on2090.outbound.protection.partner.outlook.cn [139.219.146.90])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id A14EB44C64D;
	Fri, 25 Sep 2026 07:30:03 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=139.219.146.90
ARC-Seal:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1790321412; cv=fail; b=T/S6zEs+8pV9vBS4cq8k/XC3fClEyHDi2GlJESaKfuYRFucKb0ZzXt19GCbTXzB8KjWiHWycA7sqnlfNaGL1ah2DIHwT2R6D6bCsPH2SUGBc0hG/T1XPVcCQtmB3Gm2HjFOY/jtdW7ULj/XEeTI5TfMcziDhjMMXrZtYRrp2kAo=
ARC-Message-Signature:i=2; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1790321412; c=relaxed/simple;
	bh=8mqCXAROxT+44DAPm3CzcSbozx3M/YSXnt2xCYey7FU=;
	h=From:To:CC:Subject:Date:Message-ID:References:In-Reply-To:
	 Content-Type:MIME-Version; b=a0cSXfX1rv+YK5rjUb1svvU7toSe0vqoMN4q2Fbn8OtjeVDKKiS1Ze33FKnN5MqOV36djQkjAC3sc8ZB055mN58B0KcewHg8+/ewXL8DKokaeNxUffZFKl8IDkeJESNS/h7o5BpiAvxTV92F8oCEDT983CV+iSblqQP5mf24yBo=
ARC-Authentication-Results:i=2; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=starfivetech.com; spf=pass smtp.mailfrom=starfivetech.com; arc=fail smtp.client-ip=139.219.146.90
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=starfivetech.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=starfivetech.com
ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;
 b=jjnxPC9DPrmEIo4eiyBfpe/XrgKGUXHTU/ZTgbXOyzX7/vsWuVpczyZWy25PtqIuOM2iP59mtD6uZZk85eAa82jCWlFQopVdvrOIVH1tSGnvcOcbZ8soCad9Y99KR3pf+F4EMhicq9ftwTw3sciOrRpsbHp3FkhPL9YWnpYUNi7kBIdN2zWgXif2gRrdTXxn06qPpZDml3ZnMoI513K0GuJBUg6o3bCzjshwAJyZSwuq7LULluWTE+Nwj/bviGJf/QjIdIER/SlyhHnJ1VARLzcUtZNmWo+iQD9t8ypROp2vXUngqc6Krn6C7vfGQYmUTL3FO0F0i/cPjSuocgcZ/A==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;
 s=arcselector9901;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
 bh=0dqRYCtSXkPY1KBCOkbbKAMSVqBxeZvwZUtd48iTkB0=;
 b=JhfdBinRZCQTcE9qC/3l/P5SmgRj0lIvIg5t68nEC9nnRW8R7K8CNb0KpWsDL7IKkDjPjBff8I2mn/pCHrxf9sn+F0IdjIlq7DwnUTI2BlwNS07aR6NJTSJh8I3jJM10CLjpu8OyA6RGIhWbqX2eHjWjuhN2fyMVl5xXl2UGqhQqEGE9irodHqWsq61hRP1PukQt7XU2woNNXxXXX9LCexqgnl3jby5Xo8FExFrxgOjeAGHZCrMr4e/SRnSKItL/4x3jbcHH0zxW/YsMhdfsQ3iTqAR6ctEb4qGsYoW51WwX88AcixveOvo2QZan7oCpYoWyItjvbc7+keDVhYnHlA==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=starfivetech.com; dmarc=pass action=none
 header.from=starfivetech.com; dkim=pass header.d=starfivetech.com; arc=none
Received: from ZQ4PR01MB1202.CHNPR01.prod.partner.outlook.cn
 (2406:e500:c550:17::6) by ZQ4PR01MB1204.CHNPR01.prod.partner.outlook.cn
 (2406:e500:c550:14::5) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.21.451.18; Fri, 25 Sep
 2026 07:29:53 +0000
Received: from ZQ4PR01MB1202.CHNPR01.prod.partner.outlook.cn
 ([fe80::e7d4:256c:b066:850d]) by
 ZQ4PR01MB1202.CHNPR01.prod.partner.outlook.cn ([fe80::e7d4:256c:b066:850d%4])
 with mapi id 15.21.0451.014; Fri, 25 Sep 2026 07:29:53 +0000
From: Changhuang Liang <changhuang.liang@starfivetech.com>
To: Mark Brown <broonie@kernel.org>
CC: Serge Semin <fancer.lancer@gmail.com>, "linux-spi@vger.kernel.org"
	<linux-spi@vger.kernel.org>, "linux-kernel@vger.kernel.org"
	<linux-kernel@vger.kernel.org>
Subject: Re: [PATCH v1 2/2] spi: dw: Add DMA support for enhanced memory
 operations
Thread-Topic: [PATCH v1 2/2] spi: dw: Add DMA support for enhanced memory
 operations
Thread-Index: AQHdS0Holn3ZYyZazEWbrJxhsHuIPbbeCYEAgADfSqA=
Date: Fri, 25 Sep 2026 07:29:53 +0000
Message-ID:
 <ZQ4PR01MB1202C0D15653E2A49EC46504F2802@ZQ4PR01MB1202.CHNPR01.prod.partner.outlook.cn>
References: <20260923095705.233297-1-changhuang.liang@starfivetech.com>
 <20260923095705.233297-3-changhuang.liang@starfivetech.com>
 <e77a4254-2041-47f1-b0a7-b496f77a29d1@sirena.org.uk>
In-Reply-To: <e77a4254-2041-47f1-b0a7-b496f77a29d1@sirena.org.uk>
Accept-Language: zh-CN, en-US
Content-Language: zh-CN
X-MS-Has-Attach:
X-MS-TNEF-Correlator:
authentication-results: dkim=none (message not signed)
 header.d=none;dmarc=none action=none header.from=starfivetech.com;
x-ms-publictraffictype: Email
x-ms-traffictypediagnostic: ZQ4PR01MB1202:EE_|ZQ4PR01MB1204:EE_
x-ms-office365-filtering-correlation-id: 40d0d7dd-0609-4c65-261a-08df1ad6cace
x-ms-exchange-senderadcheck: 1
x-microsoft-antispam:
 BCL:0;ARA:13230040|1800799024|366016|23010399003|376014|4143699003|10067099003|56012099006|22082099003|18002099003|38070700021;
x-microsoft-antispam-message-info:
 LUU6Qu+VT/VkKy67WV3HOvHwY/pFBYUvNC5srdGUKIL8o27p2AHAOljpfY1OqOu6oKirW9eFSs19OTuN25Q1CjVejtT3O0/3k4qsiy6QYB4Kwd1tOZWsfNyx+PmI66oWh1VSMXEq8PZ/V0KBwNtH2X9qXa6PHea50KYxgtqR9/a+c3Wbvt6T0RZ1FE2R1xTuifS72QpI988sUWy8F4VLSZ1OV9T1qXh+LMexZwx8n4RNrIyl4NkhFH54zciBa+d0Dr1yUK9eDmmHvJWeQroN4YYCWhvQYYYCGIhfa95e7a/oJGDugkztTe1WkBnSav/2QOg/0EnapFPLvqCqS9rtqCxvLfj2OLlTFXtAy1MsERTz2/AQY5FGdLUMjopArRgUSPQ54SVfjZlOKAwuqmQj4V51nY+mDauidX3RQ0fTIqQpoC/SjZAjbdUmQE/vxYJyP8AAf1wFeXLA4abu/AtwjNUozl8oZN88iuvbqf36Ouc/OQQgfYPkmEqv/2VICOfIhWKPViETBZgQ5U10pkQLQUDU81AZX3ie3zWPTDptdE50np3WIsgHfnRRRaB8ozmC
x-forefront-antispam-report:
 CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:ZQ4PR01MB1202.CHNPR01.prod.partner.outlook.cn;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(366016)(23010399003)(376014)(4143699003)(10067099003)(56012099006)(22082099003)(18002099003)(38070700021);DIR:OUT;SFP:1102;
x-ms-exchange-antispam-messagedata-chunkcount: 1
x-ms-exchange-antispam-messagedata-0:
 =?us-ascii?Q?bJxhauO+6OIClnd/XALnmoXqwizvhLuVd57q/7Bjrf7c7zlvd+Od/y0kvUOn?=
 =?us-ascii?Q?dpvcdAH55kJdQ61Ezge0NuTrX8nn9clfN7ELDJSrzqCFX59dnD2Cu+9xSdiZ?=
 =?us-ascii?Q?4QLbnTMGDScyjBX5zxmPbfrhys3S/bxqAibkF4CTYoWCIBb0gl09w/Ykkok7?=
 =?us-ascii?Q?/VHaL7FIkDFdOCZN5BgDGRq716GS8vvLjOOR3LSgVfosMdpLYYb44EGSMsrB?=
 =?us-ascii?Q?JbyxgqoWLhHtsm3uy1DHRmPQyja5bG0HdrD6XgUZwylLiyEDwHVj11ZmEA1D?=
 =?us-ascii?Q?4ZOKxD3+sy0C6qFfxvXpZKNsyOCaGIzNrcyFvr4pN+VKePgJJfYE7FBF9lpV?=
 =?us-ascii?Q?vlYp6+0bsiMS6jhNcRa6xSRAoh1Sghg5xc3MafIEvT3sIhN2rJp1cYJbHOV8?=
 =?us-ascii?Q?EJT7n/kNetaUJ3FYcroDsknPPGNd+AjNhEUIGhyaC64qxJ1z+cVm+5J96ZpJ?=
 =?us-ascii?Q?lFsaYbcDEY3ozlPN/emUj5mQOqWtexOE/lJg8bYWde0G/w7r8CG/VcSGTS2/?=
 =?us-ascii?Q?iA4jyOR3HdCQawYRMhJMz4HMR22/5lM3hEL1jB17GrxhLP6GftVZ16tiw9dp?=
 =?us-ascii?Q?Y9J+MtpMTP0bA/veexh1EdsQ+IPokUyTumGQYc983mPxsR4IUxa3V5b8A65O?=
 =?us-ascii?Q?KI7IeXoctx9pXTGTu5fNVm0WZ/sAWtXtDLWKU0P03mdwdaRyKNxw1uKkWXXY?=
 =?us-ascii?Q?NclCzMTIN2+ISCV+2Gg0fZZkoTsi0ANiFOv9NL7Nf+SlrQdmcsKMBJGPDbDm?=
 =?us-ascii?Q?EEao/QDIvVSz6Q744xxXMQeMZBi27rjF/ALCJEIDLMMoR54yKRJ3woeRICRj?=
 =?us-ascii?Q?IeeMfvWlVuhIA7Uev5cAqFuhQWXmhq+3Umc2sF5025Fm8us2AKiEin92YD57?=
 =?us-ascii?Q?SDOn2BElECjNEXm+7bbRvQft3tBNVmtc7EfJdKL7WU/FI+y32c18Pb4Z9I5c?=
 =?us-ascii?Q?36PO+yJWKT0TJopCfBZhG4W9P1OvxynePxHRuFrl6G9n2QjCfe+yTGJuhcG1?=
 =?us-ascii?Q?SuWvUkMRZKxldwXe/GXPmKq5hLhLKH3zdEtdB42fbXqIrqwgUaQD8FWjxW22?=
 =?us-ascii?Q?i+XlFFhV05xdf6d7tpSGlhaT34DnFXHq8q0Ycx0i+0Y+hwEkWadYFNbtcrej?=
 =?us-ascii?Q?qIAhOBUf0Zyky9jOzuhPMxw2CJBWlgPSkYCxnAroMeVGZOqMGulUPA+uVCWE?=
 =?us-ascii?Q?T6ZGdVtxkNVD/lNvxCDU/IVZx6gy6VLo7UdhQG70arkE+XzXTY9AnAzCxO72?=
 =?us-ascii?Q?X++ZoKDRLsM+QZ6pTiKhAuAqwoytzRQXmEpE1rq6x9xLw6FLDkNxctVt0KJX?=
 =?us-ascii?Q?BuTcjoV48LT+M42RWk5U1rQXf3CL78gZHhzc6qypCyVv7LGJ39DPR2viLfLN?=
 =?us-ascii?Q?bOQDz1Z9mz2wbhE+5dono5ETx49bPp1EaKfGQewDeQUMrgH6ijGk2DZLKD2h?=
 =?us-ascii?Q?FDxzywPOggfybCTeIhXovIoNOtXQ/35VoEul9WaXEYlkOg2o7Kqc3F89WU4o?=
 =?us-ascii?Q?nrSj2QNr+4miloq1BvVz5WTQeKShTN+wq0HiytAvVAD7uvA/LbWMYHCAa1Ff?=
 =?us-ascii?Q?iiAvodOlUAIvwl6gE+frMfaStKpIAdbVI+Ec2eOMIPzcwmtrpw5yr44gm4UH?=
 =?us-ascii?Q?CmSFJVKlyddio1L6D+73ZqYmfBkKWtNy3YHqAdwnkhf9D/bTklP0eyWaAcZj?=
 =?us-ascii?Q?s7pp82/ZEjUL8zoQhYZnEhToGgSx8FgTMD2iVsaxTJ9ryQaal6N3h0gN3FAt?=
 =?us-ascii?Q?EIZgcEoHAby7L5qFKvwsif21TEug5to=3D?=
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: quoted-printable
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
X-OriginatorOrg: starfivetech.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-AuthSource: ZQ4PR01MB1202.CHNPR01.prod.partner.outlook.cn
X-MS-Exchange-CrossTenant-Network-Message-Id: 40d0d7dd-0609-4c65-261a-08df1ad6cace
X-MS-Exchange-CrossTenant-originalarrivaltime: 25 Sep 2026 07:29:53.7497
 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: 06fe3fa3-1221-43d3-861b-5a4ee687a85c
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-CrossTenant-userprincipalname: Zwn7mGJb7hahnMvpU9/DlmLfh1z607lVo8C8rNRLusn6vxRonmUUrZmFk0brKBEd4NsP4zABqFDiPCzU0/kgf02Le3tSYpoSy2dXOw8fHRXh1tflo/D530ZYWftYeA2n
X-MS-Exchange-Transport-CrossTenantHeadersStamped: ZQ4PR01MB1204

Hi, Mark

Thanks for the review.

> On Wed, Sep 23, 2026 at 02:57:05AM -0700, Changhuang Liang wrote:
> > Implement DMA support for enhanced SPI memory operations. On some
> > platforms, such as JHB100, only one DMA channel is available for the
> > enhanced SPI controller, so the channel is allocated dynamically based
> > on the transfer direction.
> >
> > Add enhanced memory DMA callbacks (init/exit, setup, can_dma,
> > transfer) to struct dw_spi_dma_ops and hook them into the generic DMA
> operations.
> > The channel is requested per operation and released afterwards.
> >
> > In dw_spi_exec_enh_mem_op(), record the direction in dws->tx_dir and
> > use the DMA path when a channel is available, can_dma_enh_mem()
> > accepts the transfer, and the transfer exceeds the FIFO length;
> > otherwise fall back to the interrupt path.
> >
> > Rework dw_spi_dma_wait_tx_done() to take an explicit speed_hz, add one
> > to TXFLR for the word possibly left in the shift register, and compute
> > the delay in ns or us, dropping the dependency on the xfer pointer.
> >
> > Also move the udelay(5) workaround into dw_spi_enh_write_cmd_addr() so
> > it applies to both paths, and enable the generic DMA setup in
> > dw_spi_jhb100_init().
> >
> > Signed-off-by: Changhuang Liang <changhuang.liang@starfivetech.com>
> > ---
> >  drivers/spi/spi-dw-core.c | 107 ++++++++++-----
> > drivers/spi/spi-dw-dma.c  | 281
> +++++++++++++++++++++++++++++++++++++-
> >  drivers/spi/spi-dw-mmio.c |   2 +
> >  drivers/spi/spi-dw.h      |  10 ++
> >  4 files changed, 357 insertions(+), 43 deletions(-)
> >
> > diff --git a/drivers/spi/spi-dw-core.c b/drivers/spi/spi-dw-core.c
> > index 04a5b48373e1..6da3812f72f6 100644
> > --- a/drivers/spi/spi-dw-core.c
> > +++ b/drivers/spi/spi-dw-core.c
> > @@ -970,6 +970,15 @@ static void dw_spi_enh_write_cmd_addr(struct
> > dw_spi *dws, const struct spi_mem_o
> >
> >  		dw_spi_set_cs(mem->spi, false);
> >  	}
> > +
> > +	/*
> > +	 * FIXME: The exact reason for this delay is not fully understood,
> > +	 * but empirical testing shows it significantly improves the stabilit=
y
> > +	 * of read/write operations. Without this delay, occasional transfer
> > +	 * errors or timeouts may occur under certain conditions.
> > +	 * Keeping it as a safeguard based on practical validation.
> > +	 */
> > +	udelay(5);
> >  }
> >
> >  static int dw_spi_exec_enh_mem_op(struct spi_mem *mem, const struct
> > spi_mem_op *op) @@ -981,6 +990,8 @@ static int
> dw_spi_exec_enh_mem_op(struct spi_mem *mem, const struct spi_mem_op
> *
> >  	unsigned long long ms;
> >  	int ret;
> >
> > +	dws->dma_mapped =3D false;
> > +
> >  	switch (op->data.buswidth) {
> >  	case 0:
> >  	case 1:
> > @@ -1004,10 +1015,13 @@ static int dw_spi_exec_enh_mem_op(struct
> spi_mem *mem, const struct spi_mem_op *
> >  	cfg.dfs =3D 8;
> >  	cfg.freq =3D clamp(op->max_freq, 0U, dws->max_mem_freq);
> >  	cfg.ndf =3D op->data.nbytes;
> > -	if (op->data.dir =3D=3D SPI_MEM_DATA_IN)
> > +	if (op->data.dir =3D=3D SPI_MEM_DATA_IN) {
> >  		cfg.tmode =3D DW_SPI_CTRLR0_TMOD_RO;
> > -	else
> > +		dws->tx_dir =3D false;
> > +	} else {
> >  		cfg.tmode =3D DW_SPI_CTRLR0_TMOD_TO;
> > +		dws->tx_dir =3D true;
> > +	}
> >
> >  	if (op->data.buswidth =3D=3D op->addr.buswidth &&
> >  	    op->data.buswidth =3D=3D op->cmd.buswidth) @@ -1043,47 +1057,68
> @@
> > static int dw_spi_exec_enh_mem_op(struct spi_mem *mem, const struct
> spi_mem_op *
> >  		}
> >  	}
> >
> > -	dw_spi_enh_write_cmd_addr(dws, op, mem);
> > -
> > -	/*
> > -	 * FIXME: The exact reason for this delay is not fully understood,
> > -	 * but empirical testing shows it significantly improves the stabilit=
y
> > -	 * of read/write operations. Without this delay, occasional transfer
> > -	 * errors or timeouts may occur under certain conditions.
> > -	 * Keeping it as a safeguard based on practical validation.
> > -	 */
> > -	udelay(5);
> > +	if (dws->dma_ops && dws->dma_ops->dma_enh_mem_init &&
> > +	    dws->dma_ops->can_dma_enh_mem && op->data.nbytes >
> dws->fifo_len) {
> > +		ret =3D dws->dma_ops->dma_enh_mem_init(ctlr->dev.parent, dws);
> > +		if (ret) {
> > +			dev_dbg(&ctlr->dev, "DMA enh mem init failed (%d)\n", ret);
>=20
> This doesn't pay attention to the probe time detection of DMA, and there'=
s no
> probe time path for requesting the channels so we'll always drop and requ=
est
> the channel.
>=20

Yes, previously, considering platforms with only one DMA channel where the =
tx=20
and rx channels can only request one at a time, the initial thought was to =
request=20
them at runtime. I'll try to see if I can re-optimize it to request them du=
ring the=20
probe stage and eliminate this repeated request/release overhead.

> > +	if (dws->dma_mapped) {
> > +		dw_spi_enh_write_cmd_addr(dws, op, mem);
> >
> > -	/* Use timeout calculation from spi_transfer_wait() */
> > -	ms =3D 8LL * MSEC_PER_SEC * (dws->rx_len ? dws->rx_len : dws->tx_len)=
;
> > -	do_div(ms, dws->current_freq);
> > +		ret =3D dws->dma_ops->dma_enh_mem_transfer(mem, op);
> >
> > -	/*
> > -	 * Increase it twice and add 200 ms tolerance, use
> > -	 * predefined maximum in case of overflow.
> > -	 */
> > -	ms +=3D ms + 200;
> > -	if (ms > UINT_MAX)
> > -		ms =3D UINT_MAX;
> > +		dws->dma_ops->dma_enh_mem_exit(dws);
>=20
> Do we check for errors from the hardware anywhere?

Currently, the enhance SPI has clock stretching enabled, so there will be n=
o=20
FIFO errors. Therefore, it seems that only DMA errors need to be checked?

> > +static int dw_spi_dma_wait_tx_done(struct dw_spi *dws, u32 speed_hz)
> >  {
> >  	int retry =3D DW_SPI_WAIT_RETRIES;
> >  	struct spi_delay delay;
> > +	unsigned long ns, us;
> >  	u32 nents;
> >
> > -	nents =3D dw_readl(dws, DW_SPI_TXFLR);
> > -	delay.unit =3D SPI_DELAY_UNIT_SCK;
> > -	delay.value =3D nents * dws->n_bytes * BITS_PER_BYTE;
> > +	/* Account for the word that may still be in the shift register */
> > +	nents =3D dw_readl(dws, DW_SPI_TXFLR) + 1;
>=20
> This affects all DMA users and wasn't really explained, it should probabl=
y be a
> separate patch.

OK

> > +static int dw_spi_enh_mem_dma_caps_init(struct dw_spi *dws) {
>=20
> > +static void dw_spi_enh_mem_dma_maxburst_init(struct dw_spi *dws) {
>=20
> These are very close to the non-enhanced versions, it would be better to
> factor out the common bits.

OK, I'll give it a try.

> > +static int dw_spi_enh_mem_dma_init_generic(struct device *dev, struct
> > +dw_spi *dws) {
> > +	int ret;
> > +
> > +	if (dws->tx_dir) {
> > +		if (dws->txchan)
> > +			return -EBUSY;
>=20
> Surely if the driver already has a channel there's no error?

The initial idea here was to request the DMA channel at runtime. If the dri=
ver=20
already has a channel, it would be considered that the previous DMA transfe=
r=20
has not yet finished.

Best Regards,
Changhuang
