// Seed: 3805768657
module module_0;
  logic id_0 = 1'b0;
  always id_1 <= 1 & id_0 & id_1;
  always id_1 <= 1;
  assign id_1 = (1) == 1;
  type_4(
      1
  );
  logic id_2;
  assign id_1 = 1;
endmodule
