## project Report Link

## project description
In this project, the components of a single-cycle MIPS processor are simulated in system Verilog. where each component have the module and it's testbench.

## Tools and Technologies

- Systemverilog
- Modelsim 

## How to run

- clone the repository
- open the folder to the respective environment and run 

### Team Members
 - BAZAMBANZA Abdoulkalim
 - NGARUKIYIMANA Sostene
 - ISHIMWE Belyse