<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>digilentinc.com</spirit:vendor>
  <spirit:library>ip</spirit:library>
  <spirit:name>pmod_bridge</spirit:name>
  <spirit:version>1.3</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>Pmod_out</spirit:name>
      <spirit:displayName>Pmod Out</spirit:displayName>
      <spirit:busType spirit:vendor="digilentinc.com" spirit:library="interface" spirit:name="pmod" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="digilentinc.com" spirit:library="interface" spirit:name="pmod_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN1_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out0_O</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN7_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out4_I</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN2_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out1_O</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN8_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out5_I</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN3_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out2_O</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN9_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out6_I</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN10_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out7_O</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN4_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out3_O</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN3_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out2_I</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN4_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out3_I</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN1_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out0_I</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN2_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out1_I</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN10_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out7_T</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN8_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out5_T</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN9_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out6_T</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN4_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out3_T</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN9_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out6_O</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN10_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out7_I</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN7_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out4_T</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN1_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out0_T</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN2_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out1_T</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN7_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out4_O</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN3_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out2_T</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN8_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out5_O</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>BOARD.ASSOCIATED_PARAM</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.PMOD_OUT.BOARD.ASSOCIATED_PARAM">PMOD</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>SPI_Top_Row</spirit:name>
      <spirit:displayName>SPI_Top_Row</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="spi" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="spi_rtl" spirit:version="1.0"/>
      <spirit:mirroredMaster/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCK_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_top_spi_sck_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>IO1_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_top_spi_io1_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SS_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_top_spi_ss_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>IO0_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_top_spi_io0_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCK_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_top_spi_sck_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SS_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_top_spi_ss_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>IO0_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_top_spi_io0_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>IO1_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_top_spi_io1_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCK_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_top_spi_sck_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SS_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_top_spi_ss_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>IO1_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_top_spi_io1_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>IO0_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_top_spi_io0_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.SPI_Top_Row" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.Top_Row_Interface&apos;)) = &quot;SPI&quot;">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>SPI_Bottom_Row</spirit:name>
      <spirit:displayName>SPI_Bottom_Row</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="spi" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="spi_rtl" spirit:version="1.0"/>
      <spirit:mirroredMaster/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCK_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_bottom_spi_sck_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>IO1_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_bottom_spi_io1_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SS_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_bottom_spi_ss_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>IO0_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_bottom_spi_io0_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCK_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_bottom_spi_sck_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SS_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_bottom_spi_ss_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>IO0_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_bottom_spi_io0_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>IO1_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_bottom_spi_io1_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCK_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_bottom_spi_sck_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SS_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_bottom_spi_ss_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>IO1_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_bottom_spi_io1_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>IO0_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_bottom_spi_io0_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.SPI_Bottom_Row" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.Bottom_Row_Interface&apos;)) = &quot;SPI&quot;">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>UART_Top_Row</spirit:name>
      <spirit:displayName>UART_Top_Row</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="uart" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="uart_rtl" spirit:version="1.0"/>
      <spirit:mirroredMaster/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TxD</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_top_uart_txd_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RxD</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_top_uart_rxd_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.UART_Top_Row" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.Top_Row_Interface&apos;)) = &quot;UART&quot;">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>UART_Bottom_Row</spirit:name>
      <spirit:displayName>UART_Bottom_Row</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="uart" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="uart_rtl" spirit:version="1.0"/>
      <spirit:mirroredMaster/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TxD</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_bottom_uart_txd_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RxD</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_bottom_uart_rxd_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.UART_BOTTOM_ROW.NUM_READ_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.UART_BOTTOM_ROW.NUM_WRITE_OUTSTANDING"/>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.UART_Bottom_Row" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.Bottom_Row_Interface&apos;)) = &quot;UART&quot;">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>UART_GPIO_Top_Row</spirit:name>
      <spirit:displayName>UART_GPIO_Top_Row</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio_rtl" spirit:version="1.0"/>
      <spirit:mirroredMaster/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_top_uart_gpio_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_top_uart_gpio_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_top_uart_gpio_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.UART_GPIO_Top_Row" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.Top_Row_Interface&apos;)) = &quot;UART&quot;">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>UART_GPIO_Bottom_Row</spirit:name>
      <spirit:displayName>UART_GPIO_Bottom_Row</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio_rtl" spirit:version="1.0"/>
      <spirit:mirroredMaster/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_bottom_uart_gpio_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_bottom_uart_gpio_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_bottom_uart_gpio_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.UART_GPIO_Bottom_Row" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.Bottom_Row_Interface&apos;)) = &quot;UART&quot;">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>GPIO_Top_Row</spirit:name>
      <spirit:displayName>GPIO_Top_Row</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio_rtl" spirit:version="1.0"/>
      <spirit:mirroredMaster/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_top_gpio_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_top_gpio_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_top_gpio_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.GPIO_Top_Row" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.Top_Row_Interface&apos;)) = &quot;GPIO&quot;">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>GPIO_Bottom_Row</spirit:name>
      <spirit:displayName>GPIO_Bottom_Row</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio_rtl" spirit:version="1.0"/>
      <spirit:mirroredMaster/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_bottom_gpio_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_bottom_gpio_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_bottom_gpio_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.GPIO_Bottom_Row" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.Bottom_Row_Interface&apos;)) = &quot;GPIO&quot;">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>I2C_Top_Row</spirit:name>
      <spirit:displayName>I2C_Top_Row</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="iic" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="iic_rtl" spirit:version="1.0"/>
      <spirit:mirroredMaster/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCL_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_top_i2c_scl_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SDA_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_top_i2c_sda_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SDA_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_top_i2c_sda_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SDA_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_top_i2c_sda_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCL_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_top_i2c_scl_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCL_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_top_i2c_scl_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.I2C_Top_Row" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.Top_Row_Interface&apos;)) = &quot;I2C&quot;">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>I2C_Bottom_Row</spirit:name>
      <spirit:displayName>I2C_Bottom_Row</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="iic" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="iic_rtl" spirit:version="1.0"/>
      <spirit:mirroredMaster/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCL_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_bottom_i2c_scl_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SDA_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_bottom_i2c_sda_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SDA_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_bottom_i2c_sda_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SDA_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_bottom_i2c_sda_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCL_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_bottom_i2c_scl_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCL_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_bottom_i2c_scl_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.I2C_Bottom_Row" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.Bottom_Row_Interface&apos;)) = &quot;I2C&quot;">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>I2C_GPIO_Top_Row</spirit:name>
      <spirit:displayName>I2C_GPIO_Top_Row</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio_rtl" spirit:version="1.0"/>
      <spirit:mirroredMaster/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_top_i2c_gpio_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_top_i2c_gpio_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_top_i2c_gpio_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.I2C_GPIO_Top_Row" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.Top_Row_Interface&apos;)) = &quot;I2C&quot;">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>I2C_GPIO_Bottom_Row</spirit:name>
      <spirit:displayName>I2C_GPIO_Bottom_Row</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio_rtl" spirit:version="1.0"/>
      <spirit:mirroredMaster/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_bottom_i2c_gpio_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_bottom_i2c_gpio_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_bottom_i2c_gpio_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.I2C_GPIO_Bottom_Row" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.Bottom_Row_Interface&apos;)) = &quot;I2C&quot;">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>pmod_concat</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>95f5a9b5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>pmod_concat</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>85215fee</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>29ff41c5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_implementation</spirit:name>
        <spirit:displayName>Implementation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:implementation</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>cb961a2b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_utilityxitfiles</spirit:name>
        <spirit:displayName>Utility XIT/TTCL</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xit.util</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_utilityxitfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>6e2abbf1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>in_top_gpio_i</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_top_gpio_o</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_top_gpio_t</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_top_uart_gpio_i</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_top_uart_gpio_o</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_top_uart_gpio_t</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_top_uart_rxd_i</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_top_uart_txd_o</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_top_i2c_gpio_i</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_top_i2c_gpio_o</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_top_i2c_gpio_t</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_top_i2c_scl_i</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_top_i2c_scl_o</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_top_i2c_scl_t</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_top_i2c_sda_i</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_top_i2c_sda_o</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_top_i2c_sda_t</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_top_spi_ss_i</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_top_spi_ss_o</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_top_spi_ss_t</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_top_spi_sck_i</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_top_spi_sck_o</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_top_spi_sck_t</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_top_spi_io0_i</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_top_spi_io0_o</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_top_spi_io0_t</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_top_spi_io1_i</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_top_spi_io1_o</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_top_spi_io1_t</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_bottom_gpio_i</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_bottom_gpio_o</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_bottom_gpio_t</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_bottom_uart_gpio_i</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_bottom_uart_gpio_o</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_bottom_uart_gpio_t</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_bottom_uart_rxd_i</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_bottom_uart_txd_o</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_bottom_i2c_gpio_i</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_bottom_i2c_gpio_o</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_bottom_i2c_gpio_t</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_bottom_i2c_scl_i</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_bottom_i2c_scl_o</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_bottom_i2c_scl_t</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_bottom_i2c_sda_i</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_bottom_i2c_sda_o</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_bottom_i2c_sda_t</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_bottom_spi_ss_i</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_bottom_spi_ss_o</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_bottom_spi_ss_t</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_bottom_spi_sck_i</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_bottom_spi_sck_o</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_bottom_spi_sck_t</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_bottom_spi_io0_i</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_bottom_spi_io0_o</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_bottom_spi_io0_t</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_bottom_spi_io1_i</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_bottom_spi_io1_o</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_bottom_spi_io1_t</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out0_I</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out0_I" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.Top_Row_Interface&apos;)) != &quot;Disabled&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out1_I</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out1_I" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.Top_Row_Interface&apos;)) != &quot;Disabled&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out2_I</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out2_I" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.Top_Row_Interface&apos;)) != &quot;Disabled&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out3_I</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out3_I" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.Top_Row_Interface&apos;)) != &quot;Disabled&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out4_I</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out4_I" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.Bottom_Row_Interface&apos;)) != &quot;Disabled&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out5_I</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out5_I" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.Bottom_Row_Interface&apos;)) != &quot;Disabled&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out6_I</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out6_I" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.Bottom_Row_Interface&apos;)) != &quot;Disabled&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out7_I</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out7_I" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.Bottom_Row_Interface&apos;)) != &quot;Disabled&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out0_O</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out0_O" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.Top_Row_Interface&apos;)) != &quot;Disabled&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out1_O</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out1_O" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.Top_Row_Interface&apos;)) != &quot;Disabled&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out2_O</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out2_O" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.Top_Row_Interface&apos;)) != &quot;Disabled&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out3_O</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out3_O" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.Top_Row_Interface&apos;)) != &quot;Disabled&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out4_O</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out4_O" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.Bottom_Row_Interface&apos;)) != &quot;Disabled&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out5_O</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out5_O" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.Bottom_Row_Interface&apos;)) != &quot;Disabled&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out6_O</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out6_O" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.Bottom_Row_Interface&apos;)) != &quot;Disabled&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out7_O</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out7_O" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.Bottom_Row_Interface&apos;)) != &quot;Disabled&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out0_T</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out0_T" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.Top_Row_Interface&apos;)) != &quot;Disabled&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out1_T</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out1_T" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.Top_Row_Interface&apos;)) != &quot;Disabled&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out2_T</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out2_T" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.Top_Row_Interface&apos;)) != &quot;Disabled&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out3_T</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out3_T" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.Top_Row_Interface&apos;)) != &quot;Disabled&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out4_T</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out4_T" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.Bottom_Row_Interface&apos;)) != &quot;Disabled&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out5_T</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out5_T" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.Bottom_Row_Interface&apos;)) != &quot;Disabled&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out6_T</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out6_T" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.Bottom_Row_Interface&apos;)) != &quot;Disabled&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out7_T</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out7_T" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.Bottom_Row_Interface&apos;)) != &quot;Disabled&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="string">
        <spirit:name>Top_Row_Interface</spirit:name>
        <spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.Top_Row_Interface">GPIO</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>Bottom_Row_Interface</spirit:name>
        <spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.Bottom_Row_Interface">GPIO</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_ac75ef1e</spirit:name>
      <spirit:enumeration>Custom</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_c243f1cd</spirit:name>
      <spirit:enumeration>GPIO</spirit:enumeration>
      <spirit:enumeration>UART</spirit:enumeration>
      <spirit:enumeration>SPI</spirit:enumeration>
      <spirit:enumeration>I2C</spirit:enumeration>
      <spirit:enumeration>Disabled</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/pmod_concat_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_pmod_concat</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pmod_concat.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_85215fee</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/pmod_concat.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/pmod_bridge_v1_3.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_a324492d</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>utils/board/board.xit</spirit:name>
        <spirit:userFileType>xit</spirit:userFileType>
        <spirit:userFileType>USED_IN_board</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_utilityxitfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>gui/pmod_bridge_v1_1.gtcl</spirit:name>
        <spirit:userFileType>GTCL</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>pmod_bridge_v1_3</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">pmod_concat_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Top_Row_Interface</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Top_Row_Interface" spirit:choiceRef="choice_list_c243f1cd">GPIO</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Bottom_Row_Interface</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Bottom_Row_Interface" spirit:choiceRef="choice_list_c243f1cd">GPIO</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>PMOD</spirit:name>
      <spirit:displayName>Pmod</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.PMOD" spirit:choiceRef="choice_list_ac75ef1e">Custom</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USE_BOARD_FLOW</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.USE_BOARD_FLOW">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Use_Pullups_Top_Row</spirit:name>
      <spirit:displayName>Use Top Row I2C Pullups</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.Use_Pullups_Top_Row">false</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.Use_Pullups_Top_Row">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Use_Pullups_Bottom_Row</spirit:name>
      <spirit:displayName>Use Bottom Row I2C Pullups</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.Use_Pullups_Bottom_Row">false</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.Use_Pullups_Bottom_Row">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Pmod Bridge</xilinx:displayName>
      <xilinx:vendorDisplayName>Digilent</xilinx:vendorDisplayName>
      <xilinx:vendorURL>https://digilent.com</xilinx:vendorURL>
      <xilinx:coreRevision>5</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>digilentinc.com:ip:pmod_concat:1.0</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>digilentinc.com:ip:pmod_bridge:1.0</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>digilentinc.com:ip:pmod_bridge:1.1</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>digilent.com:ip:pmod_bridge:1.2</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>digilent.com:ip:pmod_bridge:1.3</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2021-12-02T21:18:21Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="natinst.com:user:pmod_concat:1.0_ARCHIVE_LOCATION">C:/Tommywork/PMODOLEDRGB/pmodconcat</xilinx:tag>
        <xilinx:tag xilinx:name="digilentinc.com:user:pmod_concat:1.0_ARCHIVE_LOCATION">C:/Tommywork/PMODOLEDRGB/pmodconcat</xilinx:tag>
        <xilinx:tag xilinx:name="digilentinc.com:ip:pmod_concat:1.0_ARCHIVE_LOCATION">C:/Tommywork/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="digilentinc.com:ip:pmod_bridge:1.0_ARCHIVE_LOCATION">d:/Github/Experimental/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49ec48dc_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35312b89_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d250a9b_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52105427_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@443e3c1d_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@658cf0aa_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@391bb156_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43053b0c_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1acb94c6_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dc2dd2b_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55297389_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2992deea_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64c8b761_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cadc338_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50635cc6_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d32df03_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fac74f9_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a6694cf_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39b3c8e1_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69ed7b22_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@363b822c_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cfa59ba_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c3404da_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ca3cacf_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50ffa120_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ecf2b8c_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31fc9b30_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a9bb4e6_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d16a0fe_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@311c9baf_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49b90a63_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37385906_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@560ecccd_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3916e76b_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@546a3453_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f8f21d4_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37edc50f_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55918cba_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52935330_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54b0d003_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37e13fcc_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@778e689b_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36bbf9d6_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39af2c25_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@714172f7_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f632ea0_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3914da05_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@309ae27d_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27b032ba_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a3203cf_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@163ad07b_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e568796_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@480373ec_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e9065fe_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@606823e4_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b5e095f_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ff6195d_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35cf2cc5_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18ef7c24_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c6b137_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fdfd190_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5791a2c1_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f2ce3d6_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@774fe98b_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25037db7_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@400d2c57_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d4a4be6_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5343259c_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76e75ef7_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@410479c0_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cef85f6_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@153b8390_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57384728_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ec7b4d7_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cf9c1d9_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e131e14_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63c282a9_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f84bbb7_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38625dd7_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@95fe64b_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@550c019c_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32dc4bd0_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@93f351b_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c2940bc_ARCHIVE_LOCATION">d:/Experimental/Hier-IP/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48e5ab5_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c4ee68d_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76a90e6_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c7ac78f_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3cb0c8c7_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ff8d638_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73653672_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b8398c9_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@128e1515_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@777d35f3_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a1cc0ef_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d52d204_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d791ca6_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@300a9368_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43b527ae_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5cf72197_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22e6b9d2_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ebbca15_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75780be1_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1fdf2126_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63171821_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@660cca62_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62f8531c_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@570de514_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@259bf6d3_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@167f031b_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76436028_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c7f22c5_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4385355a_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11bd4bab_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37a4c9a5_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@493b4be_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f478b5a_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ab3b35c_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f30f2df_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10f4cb87_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79de2e27_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41074cdf_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1176cd4d_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a595f54_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25139d33_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5aa7f3d0_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@620a7ac3_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5593b00b_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67e515cd_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a365c6_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56236f50_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34c5250b_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fdc9baf_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@cfaf079_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f0a9fc4_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d828665_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6771e062_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54f4b5c1_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3accbf8f_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56402dc8_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11500953_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21953bcf_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@266a36d0_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e96ce94_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@523b3026_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a5f8992_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40d51c1c_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3190fc74_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65920e9a_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ad7f58_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@118740d8_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ac4017f_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b622d8_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49f9f5cb_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@538825f6_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45713783_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@456e83c_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d5b03a4_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6397004e_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b5f5d01_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56c2406a_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@fa9db3b_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ac36627_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c006244_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5decb3f9_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a9097a5_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6758959_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25a76f8a_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7149b03d_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2efb5bd9_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c677ed8_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c910fa1_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c488a5b_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12343247_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22a2c19d_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cde2caf_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@247f769e_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b8e6439_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33d85108_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d09af1c_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6866684e_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3184a735_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62ea47ae_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40e07d63_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7abacdaa_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12415b9c_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5454c36_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@363c9aa2_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21daa14b_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5bb9f80_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79e6ac88_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65a7e605_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16afb031_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c0243cb_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10572c7f_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e0b8fae_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@499d9cd5_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c7773ee_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37ab813_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53984ec7_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c2bc98a_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32890dc8_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@755dfc56_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fe21c47_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48b0e482_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7821bb4b_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7623ed37_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17cfafb0_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f0255cb_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a6910c5_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54e645b6_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c16c279_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@566f2ec9_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71f55f34_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3848deda_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52f310eb_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@435bf110_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b10e2b5_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f2027b7_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c99cf50_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@338fdd71_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@259710a_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@426fe050_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41e4de09_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6914d465_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@438de4a5_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7af62c8e_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4635cb1_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5cf1d62b_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@468fe962_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1878da92_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5be25080_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a6767bf_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11122288_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@410f3add_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7bcbb59a_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3efa5384_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f676865_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c8070a7_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67690289_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f4d5184_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fadb0f9_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@352537f1_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23473a7_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f2fe09b_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5788d785_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@710166_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74963682_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@842567b_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68de52e7_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54d41f30_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c294340_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12cebce7_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b21143e_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e08e330_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ef54939_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37799a00_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@106374ff_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49dfa761_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36d5d27c_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b49db13_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f586404_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31f22982_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@196498e9_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7491ba7d_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53a9b4a0_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8627f69_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33cc1fad_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a3bee19_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a31d94a_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ba42216_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@408dded4_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c05b13a_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e2d525d_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b92c352_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d8eafd2_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41bce4bb_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c5b628c_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c9a0062_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@594c8af5_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/Pmod_Bridge_v1_1</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="88da132c"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="dcac12ef"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="be19461d"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="fe2ece3e"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="4c656add"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
