Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2023.1.0.43.3

Mon Dec 18 14:52:01 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt snake_impl_1.twr snake_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
        1.6  Error/Warning Messages
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {myNES/clk} -period 20.8333 [get_pins {myNES/osc/CLKHF }] 
[IGNORED:]create_generated_clock -name {osc_out_c} -source [get_pins pll.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins pll.lscc_pll_inst.u_PLL_B/OUTCORE]
[IGNORED:]create_generated_clock -name {pll_clk} -source [get_pins pll.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL]

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 0.515907%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
myNES/latch_c_I_0/Q                     |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
vga_clk/col_15__I_16/D                  |    No arrival or required
vga_clk/col_15__I_17/D                  |    No arrival or required
{vga_clk/col_15__I_17/SR   vga_clk/col_15__I_16/SR}                           
                                        |    No arrival or required
vga_clk/col_15__I_18/D                  |    No arrival or required
vga_clk/col_15__I_19/D                  |    No arrival or required
{vga_clk/col_15__I_19/SR   vga_clk/col_15__I_18/SR}                           
                                        |    No arrival or required
vga_clk/col_15__I_20/D                  |    No arrival or required
vga_clk/col_15__I_21/D                  |    No arrival or required
{vga_clk/col_15__I_21/SR   vga_clk/col_15__I_20/SR}                           
                                        |    No arrival or required
vga_clk/col_15__I_22/D                  |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        60
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
osc                                     |                     input
datain                                  |                     input
output[7]                               |                    output
NESclk                                  |                    output
RGB[3]                                  |                    output
RGB[1]                                  |                    output
RGB[2]                                  |                    output
VSYNC_out                               |                    output
HSYNC_out                               |                    output
latch                                   |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        20
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 3 Net(s)            |        Source pin        
-------------------------------------------------------------------
frameclk                                |    vga_clk/frameclk_I_0/Q
latch_c                                 |       myNES/latch_c_I_0/Q
NESclk_c                                |  myNES/NEScount_3__I_70/Q
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         3
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
vga_clk/i1_3_lut_4_lut/D	->	vga_clk/i1_3_lut_4_lut/Z

++++ Loop2
vga_clk/start_I_0/Z	->	vga_clk/i1_3_lut_4_lut/Z

++++ Loop3
pat_gen.i4652_3_lut/C	->	pat_gen.i4652_3_lut/Z

++++ Loop4
pat_gen/random_y_2__I_0/S0	->	pat_gen.i6525_3_lut/Z

++++ Loop5
pat_gen/i1_4_lut_adj_301/Z	->	pat_gen/i1_4_lut_adj_300/Z

++++ Loop6
pat_gen/random_y_2__I_0/S0	->	pat_gen/i1_4_lut_adj_303/Z

++++ Loop7
pat_gen/random_y_2__I_0/B1	->	pat_gen/random_y_2__I_0/S1

++++ Loop8
pat_gen/random_y_4__I_0/B1	->	pat_gen/random_y_4__I_0/S1

++++ Loop9
pat_gen/i2_4_lut_adj_297/Z	->	pat_gen.i6525_3_lut/Z

++++ Loop10
pat_gen/random_y_8__I_0/S0	->	pat_gen/i1_4_lut_adj_300/Z

++++ Loop11
pat_gen/random_y_8__I_0/S0	->	pat_gen.i6528_3_lut/Z

++++ Loop12
pat_gen/i2_4_lut_adj_297/B	->	pat_gen/i2_4_lut_adj_297/Z

++++ Loop13
pat_gen/random_y_8__I_0/S1	->	pat_gen/i13328_4_lut/Z

++++ Loop14
pat_gen/random_y_8__I_0/B1	->	pat_gen/random_y_8__I_0/S1

++++ Loop15
pat_gen/i1_4_lut_adj_300/A	->	pat_gen/i1_4_lut_adj_300/Z

++++ Loop16
pat_gen/i6_4_lut_adj_294/Z	->	pat_gen.i6525_3_lut/Z

++++ Loop17
pat_gen/i6_4_lut_adj_294/Z	->	pat_gen.i6528_3_lut/Z

++++ Loop18
pat_gen.i6527_3_lut/B	->	pat_gen.i6527_3_lut/Z

++++ Loop19
pat_gen/i6_4_lut_adj_294/Z	->	pat_gen.i6526_3_lut/Z

++++ Loop20
pat_gen/random_y_10__I_0/B1	->	pat_gen/random_y_10__I_0/S1

++++ Loop21
pat_gen/random_y_12__I_0/B1	->	pat_gen/random_y_12__I_0/S1

++++ Loop22
pat_gen/random_y_14__I_0/B1	->	pat_gen/random_y_14__I_0/S1

++++ Loop23
pat_gen/random_y_15__I_0/B0	->	pat_gen/random_y_15__I_0/S0

++++ Loop24
pat_gen/random_y_14__I_0/B0	->	pat_gen/random_y_14__I_0/S0

++++ Loop25
pat_gen/random_y_12__I_0/B0	->	pat_gen/random_y_12__I_0/S0

++++ Loop26
pat_gen/random_y_10__I_0/B0	->	pat_gen/random_y_10__I_0/S0

++++ Loop27
pat_gen/random_y_6__I_0/B1	->	pat_gen/random_y_6__I_0/S1

++++ Loop28
pat_gen/random_y_4__I_0/S0	->	pat_gen.i6665_2_lut/Z

++++ Loop29
pat_gen/i1_4_lut_adj_303/B	->	pat_gen/i1_4_lut_adj_303/Z

++++ Loop30
pat_gen/i675_2_lut/Z	->	pat_gen/i2_4_lut_adj_297/Z

++++ Loop31
pat_gen/random_y_4__I_0/B0	->	pat_gen/random_y_4__I_0/CO0

++++ Loop32
pat_gen.i6527_3_lut/A	->	pat_gen.i6527_3_lut/Z

++++ Loop33
pat_gen/i2_4_lut_adj_297/Z	->	pat_gen.i6526_3_lut/Z

++++ Loop34
pat_gen/i1_2_lut_adj_299/Z	->	pat_gen/i2_4_lut_adj_297/Z

++++ Loop35
pat_gen/i13328_4_lut/A	->	pat_gen/i13328_4_lut/Z

++++ Loop36
pat_gen/random_y_6__I_0/S0	->	pat_gen.i6666_2_lut/Z

++++ Loop37
pat_gen/random_y_6__I_0/B0	->	pat_gen/random_y_6__I_0/CO0

++++ Loop38
pat_gen.i6537_2_lut/Z	->	pat_gen/random_y_0__I_0/B1

++++ Loop39
pat_gen/random_y_6__I_0/S1	->	pat_gen/i13328_4_lut/Z

++++ Loop40
pat_gen/i1_4_lut_adj_303/C	->	pat_gen/i1_4_lut_adj_303/Z

++++ Loop41
pat_gen/random_x_10__I_0/S0	->	pat_gen/i654_4_lut/Z

++++ Loop42
pat_gen/random_x_10__I_0/S0	->	pat_gen.i6658_2_lut/Z

++++ Loop43
pat_gen.i6658_2_lut/A	->	pat_gen.i6658_2_lut/Z

++++ Loop44
pat_gen/random_x_2__I_0/S0	->	pat_gen.i6653_2_lut/Z

++++ Loop45
pat_gen/i15034_4_lut/Z	->	pat_gen/i16707_4_lut/Z

++++ Loop46
pat_gen/random_x_2__I_0/S1	->	pat_gen/i648_3_lut/Z

++++ Loop47
pat_gen/random_x_2__I_0/B1	->	pat_gen/random_x_2__I_0/S1

++++ Loop48
pat_gen/random_x_4__I_0/S1	->	pat_gen/i648_3_lut/Z

++++ Loop49
pat_gen/i13348_4_lut/Z	->	pat_gen/i16707_4_lut/Z

++++ Loop50
pat_gen/random_x_4__I_0/B1	->	pat_gen/random_x_4__I_0/S1

++++ Loop51
pat_gen/random_x_6__I_0/B1	->	pat_gen/random_x_6__I_0/S1

++++ Loop52
pat_gen/i1_2_lut_adj_306/Z	->	pat_gen/i654_4_lut/Z

++++ Loop53
pat_gen/random_x_8__I_0/B1	->	pat_gen/random_x_8__I_0/S1

++++ Loop54
pat_gen.i1_2_lut_adj_305/B	->	pat_gen.i1_2_lut_adj_305/Z

++++ Loop55
pat_gen/i5_3_lut/Z	->	pat_gen/i16707_4_lut/Z

++++ Loop56
pat_gen/random_x_10__I_0/B1	->	pat_gen/random_x_10__I_0/S1

++++ Loop57
pat_gen/random_x_12__I_0/B1	->	pat_gen/random_x_12__I_0/S1

++++ Loop58
pat_gen/random_x_14__I_0/B1	->	pat_gen/random_x_14__I_0/S1

++++ Loop59
pat_gen/random_x_14__I_0/CO1	->	pat_gen/random_x_15__I_0/S0

++++ Loop60
pat_gen/random_x_14__I_0/S0	->	pat_gen.i1_2_lut_adj_305/Z

++++ Loop61
pat_gen/random_x_14__I_0/B0	->	pat_gen/random_x_14__I_0/S0

++++ Loop62
pat_gen/random_x_12__I_0/B0	->	pat_gen/random_x_12__I_0/S0

++++ Loop63
pat_gen/random_x_8__I_0/CO1	->	pat_gen/random_x_10__I_0/S0

++++ Loop64
pat_gen/random_x_8__I_0/B0	->	pat_gen/random_x_8__I_0/S0

++++ Loop65
pat_gen/i1_2_lut_adj_307/Z	->	pat_gen/i654_4_lut/Z

++++ Loop66
pat_gen/random_x_6__I_0/B0	->	pat_gen/random_x_6__I_0/S0

++++ Loop67
pat_gen/random_x_2__I_0/CO1	->	pat_gen/random_x_4__I_0/S0

++++ Loop68
pat_gen/i16707_4_lut/Z	->	pat_gen/i6515_3_lut/Z

++++ Loop69
pat_gen/random_x_0__I_0/S1	->	pat_gen.i6535_2_lut/Z

++++ Loop70
pat_gen.i6664_2_lut/Z	->	pat_gen/random_x_15__I_0/B0

++++ Loop71
pat_gen/i654_4_lut/Z	->	pat_gen.i1_2_lut_adj_305/Z

++++ Loop72
pat_gen/random_x_4__I_0/S0	->	pat_gen/i6515_3_lut/Z


1.6  Error/Warning Messages
============================
WARNING "70001944" - No master clock for
	generated clock	create_generated_clock -name {pll_clk} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING "70001944" - No master clock for
	generated clock	create_generated_clock -name {osc_out_c} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTCORE }] .

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "pll_clk"
=======================
create_generated_clock -name {pll_clk} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock pll_clk              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll_clk                           |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock pll_clk              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From osc_out_c                         |                         ---- |                      No path 
 From myNES/clk                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.1.2 Clock "osc_out_c"
=======================
create_generated_clock -name {osc_out_c} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock osc_out_c             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From osc_out_c                         |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock osc_out_c             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll_clk                           |                         ---- |                      No path 
 From myNES/clk                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.1.3 Clock "myNES/clk"
=======================
create_clock -name {myNES/clk} -period 20.8333 [get_pins {myNES/osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock myNES/clk             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From myNES/clk                         |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
myNES/osc/CLKHF (MPW)                   |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock myNES/clk             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll_clk                           |                         ---- |                      No path 
 From osc_out_c                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
myNES/NEScount_3__I_0/D                  |   12.143 ns 
myNES/NEScount_3__I_31/D                 |   12.420 ns 
myNES/NEScount_3__I_32/D                 |   12.697 ns 
myNES/NEScount_3__I_33/D                 |   12.974 ns 
myNES/NEScount_3__I_70/D                 |   13.251 ns 
myNES/counter_489_625__i8/D              |   13.528 ns 
myNES/counter_489_625__i7/D              |   14.360 ns 
myNES/counter_489_625__i6/D              |   14.637 ns 
myNES/counter_489_625__i5/D              |   14.914 ns 
myNES/counter_489_625__i4/D              |   15.191 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : myNES/counter_489_625__i1/Q  (SLICE_R17C30A)
Path End         : myNES/NEScount_3__I_0/D  (SLICE_R17C31C)
Source Clock     : myNES/clk (R)
Destination Clock: myNES/clk (R)
Logic Level      : 14
Delay Ratio      : 38.1% (route), 61.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 12.143 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  9       
myNES/clk                                                    NET DELAY               5.499                  5.499  9       
myNES/counter_489_625__i1/CK                                                         0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
myNES/counter_489_625__i1/CK->myNES/counter_489_625__i1/Q
                                          SLICE_R17C30A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
myNES/n13                                                    NET DELAY               2.022                  8.909  1       
myNES/counter_489_625_add_4_1/C1->myNES/counter_489_625_add_4_1/CO1
                                          SLICE_R17C30A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
myNES/n11107                                                 NET DELAY               0.000                  9.252  2       
myNES/counter_489_625_add_4_3/CI0->myNES/counter_489_625_add_4_3/CO0
                                          SLICE_R17C30B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
myNES/n34816                                                 NET DELAY               0.000                  9.529  2       
myNES/counter_489_625_add_4_3/CI1->myNES/counter_489_625_add_4_3/CO1
                                          SLICE_R17C30B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
myNES/n11109                                                 NET DELAY               0.000                  9.806  2       
myNES/counter_489_625_add_4_5/CI0->myNES/counter_489_625_add_4_5/CO0
                                          SLICE_R17C30C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
myNES/n34819                                                 NET DELAY               0.000                 10.083  2       
myNES/counter_489_625_add_4_5/CI1->myNES/counter_489_625_add_4_5/CO1
                                          SLICE_R17C30C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
myNES/n11111                                                 NET DELAY               0.000                 10.360  2       
myNES/counter_489_625_add_4_7/CI0->myNES/counter_489_625_add_4_7/CO0
                                          SLICE_R17C30D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
myNES/n34822                                                 NET DELAY               0.000                 10.637  2       
myNES/counter_489_625_add_4_7/CI1->myNES/counter_489_625_add_4_7/CO1
                                          SLICE_R17C30D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
myNES/n11113                                                 NET DELAY               0.555                 11.469  2       
myNES/counter_489_625_add_4_9/CI0->myNES/counter_489_625_add_4_9/CO0
                                          SLICE_R17C31A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
myNES/n34825                                                 NET DELAY               0.000                 11.746  2       
myNES/counter_489_625_add_4_9/CI1->myNES/counter_489_625_add_4_9/CO1
                                          SLICE_R17C31A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
myNES/n11115                                                 NET DELAY               0.000                 12.023  2       
myNES/counter_489_625_add_4_11/CI0->myNES/counter_489_625_add_4_11/CO0
                                          SLICE_R17C31B      CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
myNES/n34828                                                 NET DELAY               0.000                 12.300  2       
myNES/counter_489_625_add_4_11/CI1->myNES/counter_489_625_add_4_11/CO1
                                          SLICE_R17C31B      CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
myNES/n11117                                                 NET DELAY               0.000                 12.577  2       
myNES/counter_489_625_add_4_13/CI0->myNES/counter_489_625_add_4_13/CO0
                                          SLICE_R17C31C      CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
myNES/n34831                                                 NET DELAY               0.661                 13.515  2       
myNES/counter_489_625_add_4_13/D1->myNES/counter_489_625_add_4_13/S1
                                          SLICE_R17C31C      D1_TO_F1_DELAY          0.476                 13.991  1       
myNES/NEScount_3__N_89[12]                                   NET DELAY               0.000                 13.991  1       
myNES/NEScount_3__I_0/D                                                              0.000                 13.991  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  9       
myNES/clk                                                    NET DELAY               5.499                 26.332  9       
{myNES/NEScount_3__I_31/CK   myNES/NEScount_3__I_0/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(13.990)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       12.143  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myNES/counter_489_625__i1/Q  (SLICE_R17C30A)
Path End         : myNES/NEScount_3__I_31/D  (SLICE_R17C31C)
Source Clock     : myNES/clk (R)
Destination Clock: myNES/clk (R)
Logic Level      : 13
Delay Ratio      : 39.4% (route), 60.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 12.420 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  9       
myNES/clk                                                    NET DELAY               5.499                  5.499  9       
myNES/counter_489_625__i1/CK                                                         0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
myNES/counter_489_625__i1/CK->myNES/counter_489_625__i1/Q
                                          SLICE_R17C30A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
myNES/n13                                                    NET DELAY               2.022                  8.909  1       
myNES/counter_489_625_add_4_1/C1->myNES/counter_489_625_add_4_1/CO1
                                          SLICE_R17C30A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
myNES/n11107                                                 NET DELAY               0.000                  9.252  2       
myNES/counter_489_625_add_4_3/CI0->myNES/counter_489_625_add_4_3/CO0
                                          SLICE_R17C30B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
myNES/n34816                                                 NET DELAY               0.000                  9.529  2       
myNES/counter_489_625_add_4_3/CI1->myNES/counter_489_625_add_4_3/CO1
                                          SLICE_R17C30B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
myNES/n11109                                                 NET DELAY               0.000                  9.806  2       
myNES/counter_489_625_add_4_5/CI0->myNES/counter_489_625_add_4_5/CO0
                                          SLICE_R17C30C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
myNES/n34819                                                 NET DELAY               0.000                 10.083  2       
myNES/counter_489_625_add_4_5/CI1->myNES/counter_489_625_add_4_5/CO1
                                          SLICE_R17C30C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
myNES/n11111                                                 NET DELAY               0.000                 10.360  2       
myNES/counter_489_625_add_4_7/CI0->myNES/counter_489_625_add_4_7/CO0
                                          SLICE_R17C30D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
myNES/n34822                                                 NET DELAY               0.000                 10.637  2       
myNES/counter_489_625_add_4_7/CI1->myNES/counter_489_625_add_4_7/CO1
                                          SLICE_R17C30D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
myNES/n11113                                                 NET DELAY               0.555                 11.469  2       
myNES/counter_489_625_add_4_9/CI0->myNES/counter_489_625_add_4_9/CO0
                                          SLICE_R17C31A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
myNES/n34825                                                 NET DELAY               0.000                 11.746  2       
myNES/counter_489_625_add_4_9/CI1->myNES/counter_489_625_add_4_9/CO1
                                          SLICE_R17C31A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
myNES/n11115                                                 NET DELAY               0.000                 12.023  2       
myNES/counter_489_625_add_4_11/CI0->myNES/counter_489_625_add_4_11/CO0
                                          SLICE_R17C31B      CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
myNES/n34828                                                 NET DELAY               0.000                 12.300  2       
myNES/counter_489_625_add_4_11/CI1->myNES/counter_489_625_add_4_11/CO1
                                          SLICE_R17C31B      CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
myNES/n11117                                                 NET DELAY               0.661                 13.238  2       
myNES/counter_489_625_add_4_13/D0->myNES/counter_489_625_add_4_13/S0
                                          SLICE_R17C31C      D0_TO_F0_DELAY          0.476                 13.714  1       
myNES/NEScount_3__N_89[11]                                   NET DELAY               0.000                 13.714  1       
myNES/NEScount_3__I_31/D                                                             0.000                 13.714  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  9       
myNES/clk                                                    NET DELAY               5.499                 26.332  9       
{myNES/NEScount_3__I_31/CK   myNES/NEScount_3__I_0/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(13.713)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       12.420  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myNES/counter_489_625__i1/Q  (SLICE_R17C30A)
Path End         : myNES/NEScount_3__I_32/D  (SLICE_R17C31B)
Source Clock     : myNES/clk (R)
Destination Clock: myNES/clk (R)
Logic Level      : 12
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 12.697 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  9       
myNES/clk                                                    NET DELAY               5.499                  5.499  9       
myNES/counter_489_625__i1/CK                                                         0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
myNES/counter_489_625__i1/CK->myNES/counter_489_625__i1/Q
                                          SLICE_R17C30A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
myNES/n13                                                    NET DELAY               2.022                  8.909  1       
myNES/counter_489_625_add_4_1/C1->myNES/counter_489_625_add_4_1/CO1
                                          SLICE_R17C30A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
myNES/n11107                                                 NET DELAY               0.000                  9.252  2       
myNES/counter_489_625_add_4_3/CI0->myNES/counter_489_625_add_4_3/CO0
                                          SLICE_R17C30B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
myNES/n34816                                                 NET DELAY               0.000                  9.529  2       
myNES/counter_489_625_add_4_3/CI1->myNES/counter_489_625_add_4_3/CO1
                                          SLICE_R17C30B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
myNES/n11109                                                 NET DELAY               0.000                  9.806  2       
myNES/counter_489_625_add_4_5/CI0->myNES/counter_489_625_add_4_5/CO0
                                          SLICE_R17C30C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
myNES/n34819                                                 NET DELAY               0.000                 10.083  2       
myNES/counter_489_625_add_4_5/CI1->myNES/counter_489_625_add_4_5/CO1
                                          SLICE_R17C30C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
myNES/n11111                                                 NET DELAY               0.000                 10.360  2       
myNES/counter_489_625_add_4_7/CI0->myNES/counter_489_625_add_4_7/CO0
                                          SLICE_R17C30D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
myNES/n34822                                                 NET DELAY               0.000                 10.637  2       
myNES/counter_489_625_add_4_7/CI1->myNES/counter_489_625_add_4_7/CO1
                                          SLICE_R17C30D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
myNES/n11113                                                 NET DELAY               0.555                 11.469  2       
myNES/counter_489_625_add_4_9/CI0->myNES/counter_489_625_add_4_9/CO0
                                          SLICE_R17C31A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
myNES/n34825                                                 NET DELAY               0.000                 11.746  2       
myNES/counter_489_625_add_4_9/CI1->myNES/counter_489_625_add_4_9/CO1
                                          SLICE_R17C31A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
myNES/n11115                                                 NET DELAY               0.000                 12.023  2       
myNES/counter_489_625_add_4_11/CI0->myNES/counter_489_625_add_4_11/CO0
                                          SLICE_R17C31B      CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
myNES/n34828                                                 NET DELAY               0.661                 12.961  2       
myNES/counter_489_625_add_4_11/D1->myNES/counter_489_625_add_4_11/S1
                                          SLICE_R17C31B      D1_TO_F1_DELAY          0.476                 13.437  1       
myNES/NEScount_3__N_89[10]                                   NET DELAY               0.000                 13.437  1       
myNES/NEScount_3__I_32/D                                                             0.000                 13.437  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  9       
myNES/clk                                                    NET DELAY               5.499                 26.332  9       
{myNES/NEScount_3__I_33/CK   myNES/NEScount_3__I_32/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(13.436)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       12.697  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myNES/counter_489_625__i1/Q  (SLICE_R17C30A)
Path End         : myNES/NEScount_3__I_33/D  (SLICE_R17C31B)
Source Clock     : myNES/clk (R)
Destination Clock: myNES/clk (R)
Logic Level      : 11
Delay Ratio      : 42.3% (route), 57.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 12.974 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  9       
myNES/clk                                                    NET DELAY               5.499                  5.499  9       
myNES/counter_489_625__i1/CK                                                         0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
myNES/counter_489_625__i1/CK->myNES/counter_489_625__i1/Q
                                          SLICE_R17C30A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
myNES/n13                                                    NET DELAY               2.022                  8.909  1       
myNES/counter_489_625_add_4_1/C1->myNES/counter_489_625_add_4_1/CO1
                                          SLICE_R17C30A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
myNES/n11107                                                 NET DELAY               0.000                  9.252  2       
myNES/counter_489_625_add_4_3/CI0->myNES/counter_489_625_add_4_3/CO0
                                          SLICE_R17C30B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
myNES/n34816                                                 NET DELAY               0.000                  9.529  2       
myNES/counter_489_625_add_4_3/CI1->myNES/counter_489_625_add_4_3/CO1
                                          SLICE_R17C30B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
myNES/n11109                                                 NET DELAY               0.000                  9.806  2       
myNES/counter_489_625_add_4_5/CI0->myNES/counter_489_625_add_4_5/CO0
                                          SLICE_R17C30C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
myNES/n34819                                                 NET DELAY               0.000                 10.083  2       
myNES/counter_489_625_add_4_5/CI1->myNES/counter_489_625_add_4_5/CO1
                                          SLICE_R17C30C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
myNES/n11111                                                 NET DELAY               0.000                 10.360  2       
myNES/counter_489_625_add_4_7/CI0->myNES/counter_489_625_add_4_7/CO0
                                          SLICE_R17C30D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
myNES/n34822                                                 NET DELAY               0.000                 10.637  2       
myNES/counter_489_625_add_4_7/CI1->myNES/counter_489_625_add_4_7/CO1
                                          SLICE_R17C30D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
myNES/n11113                                                 NET DELAY               0.555                 11.469  2       
myNES/counter_489_625_add_4_9/CI0->myNES/counter_489_625_add_4_9/CO0
                                          SLICE_R17C31A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
myNES/n34825                                                 NET DELAY               0.000                 11.746  2       
myNES/counter_489_625_add_4_9/CI1->myNES/counter_489_625_add_4_9/CO1
                                          SLICE_R17C31A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
myNES/n11115                                                 NET DELAY               0.661                 12.684  2       
myNES/counter_489_625_add_4_11/D0->myNES/counter_489_625_add_4_11/S0
                                          SLICE_R17C31B      D0_TO_F0_DELAY          0.476                 13.160  1       
myNES/NEScount_3__N_89[9]                                    NET DELAY               0.000                 13.160  1       
myNES/NEScount_3__I_33/D                                                             0.000                 13.160  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  9       
myNES/clk                                                    NET DELAY               5.499                 26.332  9       
{myNES/NEScount_3__I_33/CK   myNES/NEScount_3__I_32/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(13.159)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       12.974  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myNES/counter_489_625__i1/Q  (SLICE_R17C30A)
Path End         : myNES/NEScount_3__I_70/D  (SLICE_R17C31A)
Source Clock     : myNES/clk (R)
Destination Clock: myNES/clk (R)
Logic Level      : 10
Delay Ratio      : 43.9% (route), 56.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 13.251 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  9       
myNES/clk                                                    NET DELAY               5.499                  5.499  9       
myNES/counter_489_625__i1/CK                                                         0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
myNES/counter_489_625__i1/CK->myNES/counter_489_625__i1/Q
                                          SLICE_R17C30A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
myNES/n13                                                    NET DELAY               2.022                  8.909  1       
myNES/counter_489_625_add_4_1/C1->myNES/counter_489_625_add_4_1/CO1
                                          SLICE_R17C30A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
myNES/n11107                                                 NET DELAY               0.000                  9.252  2       
myNES/counter_489_625_add_4_3/CI0->myNES/counter_489_625_add_4_3/CO0
                                          SLICE_R17C30B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
myNES/n34816                                                 NET DELAY               0.000                  9.529  2       
myNES/counter_489_625_add_4_3/CI1->myNES/counter_489_625_add_4_3/CO1
                                          SLICE_R17C30B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
myNES/n11109                                                 NET DELAY               0.000                  9.806  2       
myNES/counter_489_625_add_4_5/CI0->myNES/counter_489_625_add_4_5/CO0
                                          SLICE_R17C30C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
myNES/n34819                                                 NET DELAY               0.000                 10.083  2       
myNES/counter_489_625_add_4_5/CI1->myNES/counter_489_625_add_4_5/CO1
                                          SLICE_R17C30C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
myNES/n11111                                                 NET DELAY               0.000                 10.360  2       
myNES/counter_489_625_add_4_7/CI0->myNES/counter_489_625_add_4_7/CO0
                                          SLICE_R17C30D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
myNES/n34822                                                 NET DELAY               0.000                 10.637  2       
myNES/counter_489_625_add_4_7/CI1->myNES/counter_489_625_add_4_7/CO1
                                          SLICE_R17C30D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
myNES/n11113                                                 NET DELAY               0.555                 11.469  2       
myNES/counter_489_625_add_4_9/CI0->myNES/counter_489_625_add_4_9/CO0
                                          SLICE_R17C31A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
myNES/n34825                                                 NET DELAY               0.661                 12.407  2       
myNES/counter_489_625_add_4_9/D1->myNES/counter_489_625_add_4_9/S1
                                          SLICE_R17C31A      D1_TO_F1_DELAY          0.476                 12.883  1       
myNES/NEScount_3__N_89[8]                                    NET DELAY               0.000                 12.883  1       
myNES/NEScount_3__I_70/D                                                             0.000                 12.883  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  9       
myNES/clk                                                    NET DELAY               5.499                 26.332  9       
{myNES/counter_489_625__i8/CK   myNES/NEScount_3__I_70/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(12.882)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       13.251  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myNES/counter_489_625__i1/Q  (SLICE_R17C30A)
Path End         : myNES/counter_489_625__i8/D  (SLICE_R17C31A)
Source Clock     : myNES/clk (R)
Destination Clock: myNES/clk (R)
Logic Level      : 9
Delay Ratio      : 45.6% (route), 54.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 13.528 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  9       
myNES/clk                                                    NET DELAY               5.499                  5.499  9       
myNES/counter_489_625__i1/CK                                                         0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
myNES/counter_489_625__i1/CK->myNES/counter_489_625__i1/Q
                                          SLICE_R17C30A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
myNES/n13                                                    NET DELAY               2.022                  8.909  1       
myNES/counter_489_625_add_4_1/C1->myNES/counter_489_625_add_4_1/CO1
                                          SLICE_R17C30A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
myNES/n11107                                                 NET DELAY               0.000                  9.252  2       
myNES/counter_489_625_add_4_3/CI0->myNES/counter_489_625_add_4_3/CO0
                                          SLICE_R17C30B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
myNES/n34816                                                 NET DELAY               0.000                  9.529  2       
myNES/counter_489_625_add_4_3/CI1->myNES/counter_489_625_add_4_3/CO1
                                          SLICE_R17C30B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
myNES/n11109                                                 NET DELAY               0.000                  9.806  2       
myNES/counter_489_625_add_4_5/CI0->myNES/counter_489_625_add_4_5/CO0
                                          SLICE_R17C30C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
myNES/n34819                                                 NET DELAY               0.000                 10.083  2       
myNES/counter_489_625_add_4_5/CI1->myNES/counter_489_625_add_4_5/CO1
                                          SLICE_R17C30C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
myNES/n11111                                                 NET DELAY               0.000                 10.360  2       
myNES/counter_489_625_add_4_7/CI0->myNES/counter_489_625_add_4_7/CO0
                                          SLICE_R17C30D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
myNES/n34822                                                 NET DELAY               0.000                 10.637  2       
myNES/counter_489_625_add_4_7/CI1->myNES/counter_489_625_add_4_7/CO1
                                          SLICE_R17C30D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
myNES/n11113                                                 NET DELAY               1.216                 12.130  2       
myNES/counter_489_625_add_4_9/D0->myNES/counter_489_625_add_4_9/S0
                                          SLICE_R17C31A      D0_TO_F0_DELAY          0.476                 12.606  1       
myNES/NEScount_3__N_89[7]                                    NET DELAY               0.000                 12.606  1       
myNES/counter_489_625__i8/D                                                          0.000                 12.606  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  9       
myNES/clk                                                    NET DELAY               5.499                 26.332  9       
{myNES/counter_489_625__i8/CK   myNES/NEScount_3__I_70/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(12.605)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       13.528  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myNES/counter_489_625__i1/Q  (SLICE_R17C30A)
Path End         : myNES/counter_489_625__i7/D  (SLICE_R17C30D)
Source Clock     : myNES/clk (R)
Destination Clock: myNES/clk (R)
Logic Level      : 8
Delay Ratio      : 42.8% (route), 57.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 14.360 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  9       
myNES/clk                                                    NET DELAY               5.499                  5.499  9       
myNES/counter_489_625__i1/CK                                                         0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
myNES/counter_489_625__i1/CK->myNES/counter_489_625__i1/Q
                                          SLICE_R17C30A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
myNES/n13                                                    NET DELAY               2.022                  8.909  1       
myNES/counter_489_625_add_4_1/C1->myNES/counter_489_625_add_4_1/CO1
                                          SLICE_R17C30A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
myNES/n11107                                                 NET DELAY               0.000                  9.252  2       
myNES/counter_489_625_add_4_3/CI0->myNES/counter_489_625_add_4_3/CO0
                                          SLICE_R17C30B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
myNES/n34816                                                 NET DELAY               0.000                  9.529  2       
myNES/counter_489_625_add_4_3/CI1->myNES/counter_489_625_add_4_3/CO1
                                          SLICE_R17C30B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
myNES/n11109                                                 NET DELAY               0.000                  9.806  2       
myNES/counter_489_625_add_4_5/CI0->myNES/counter_489_625_add_4_5/CO0
                                          SLICE_R17C30C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
myNES/n34819                                                 NET DELAY               0.000                 10.083  2       
myNES/counter_489_625_add_4_5/CI1->myNES/counter_489_625_add_4_5/CO1
                                          SLICE_R17C30C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
myNES/n11111                                                 NET DELAY               0.000                 10.360  2       
myNES/counter_489_625_add_4_7/CI0->myNES/counter_489_625_add_4_7/CO0
                                          SLICE_R17C30D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
myNES/n34822                                                 NET DELAY               0.661                 11.298  2       
myNES/counter_489_625_add_4_7/D1->myNES/counter_489_625_add_4_7/S1
                                          SLICE_R17C30D      D1_TO_F1_DELAY          0.476                 11.774  1       
myNES/NEScount_3__N_89[6]                                    NET DELAY               0.000                 11.774  1       
myNES/counter_489_625__i7/D                                                          0.000                 11.774  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  9       
myNES/clk                                                    NET DELAY               5.499                 26.332  9       
{myNES/counter_489_625__i6/CK   myNES/counter_489_625__i7/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(11.773)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       14.360  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myNES/counter_489_625__i1/Q  (SLICE_R17C30A)
Path End         : myNES/counter_489_625__i6/D  (SLICE_R17C30D)
Source Clock     : myNES/clk (R)
Destination Clock: myNES/clk (R)
Logic Level      : 7
Delay Ratio      : 44.7% (route), 55.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 14.637 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  9       
myNES/clk                                                    NET DELAY               5.499                  5.499  9       
myNES/counter_489_625__i1/CK                                                         0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
myNES/counter_489_625__i1/CK->myNES/counter_489_625__i1/Q
                                          SLICE_R17C30A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
myNES/n13                                                    NET DELAY               2.022                  8.909  1       
myNES/counter_489_625_add_4_1/C1->myNES/counter_489_625_add_4_1/CO1
                                          SLICE_R17C30A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
myNES/n11107                                                 NET DELAY               0.000                  9.252  2       
myNES/counter_489_625_add_4_3/CI0->myNES/counter_489_625_add_4_3/CO0
                                          SLICE_R17C30B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
myNES/n34816                                                 NET DELAY               0.000                  9.529  2       
myNES/counter_489_625_add_4_3/CI1->myNES/counter_489_625_add_4_3/CO1
                                          SLICE_R17C30B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
myNES/n11109                                                 NET DELAY               0.000                  9.806  2       
myNES/counter_489_625_add_4_5/CI0->myNES/counter_489_625_add_4_5/CO0
                                          SLICE_R17C30C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
myNES/n34819                                                 NET DELAY               0.000                 10.083  2       
myNES/counter_489_625_add_4_5/CI1->myNES/counter_489_625_add_4_5/CO1
                                          SLICE_R17C30C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
myNES/n11111                                                 NET DELAY               0.661                 11.021  2       
myNES/counter_489_625_add_4_7/D0->myNES/counter_489_625_add_4_7/S0
                                          SLICE_R17C30D      D0_TO_F0_DELAY          0.476                 11.497  1       
myNES/NEScount_3__N_89[5]                                    NET DELAY               0.000                 11.497  1       
myNES/counter_489_625__i6/D                                                          0.000                 11.497  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  9       
myNES/clk                                                    NET DELAY               5.499                 26.332  9       
{myNES/counter_489_625__i6/CK   myNES/counter_489_625__i7/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(11.496)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       14.637  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myNES/counter_489_625__i1/Q  (SLICE_R17C30A)
Path End         : myNES/counter_489_625__i5/D  (SLICE_R17C30C)
Source Clock     : myNES/clk (R)
Destination Clock: myNES/clk (R)
Logic Level      : 6
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 14.914 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  9       
myNES/clk                                                    NET DELAY               5.499                  5.499  9       
myNES/counter_489_625__i1/CK                                                         0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
myNES/counter_489_625__i1/CK->myNES/counter_489_625__i1/Q
                                          SLICE_R17C30A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
myNES/n13                                                    NET DELAY               2.022                  8.909  1       
myNES/counter_489_625_add_4_1/C1->myNES/counter_489_625_add_4_1/CO1
                                          SLICE_R17C30A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
myNES/n11107                                                 NET DELAY               0.000                  9.252  2       
myNES/counter_489_625_add_4_3/CI0->myNES/counter_489_625_add_4_3/CO0
                                          SLICE_R17C30B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
myNES/n34816                                                 NET DELAY               0.000                  9.529  2       
myNES/counter_489_625_add_4_3/CI1->myNES/counter_489_625_add_4_3/CO1
                                          SLICE_R17C30B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
myNES/n11109                                                 NET DELAY               0.000                  9.806  2       
myNES/counter_489_625_add_4_5/CI0->myNES/counter_489_625_add_4_5/CO0
                                          SLICE_R17C30C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
myNES/n34819                                                 NET DELAY               0.661                 10.744  2       
myNES/counter_489_625_add_4_5/D1->myNES/counter_489_625_add_4_5/S1
                                          SLICE_R17C30C      D1_TO_F1_DELAY          0.476                 11.220  1       
myNES/NEScount_3__N_89[4]                                    NET DELAY               0.000                 11.220  1       
myNES/counter_489_625__i5/D                                                          0.000                 11.220  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  9       
myNES/clk                                                    NET DELAY               5.499                 26.332  9       
{myNES/counter_489_625__i4/CK   myNES/counter_489_625__i5/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(11.219)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       14.914  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myNES/counter_489_625__i1/Q  (SLICE_R17C30A)
Path End         : myNES/counter_489_625__i4/D  (SLICE_R17C30C)
Source Clock     : myNES/clk (R)
Destination Clock: myNES/clk (R)
Logic Level      : 5
Delay Ratio      : 49.3% (route), 50.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 15.191 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  9       
myNES/clk                                                    NET DELAY               5.499                  5.499  9       
myNES/counter_489_625__i1/CK                                                         0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
myNES/counter_489_625__i1/CK->myNES/counter_489_625__i1/Q
                                          SLICE_R17C30A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
myNES/n13                                                    NET DELAY               2.022                  8.909  1       
myNES/counter_489_625_add_4_1/C1->myNES/counter_489_625_add_4_1/CO1
                                          SLICE_R17C30A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
myNES/n11107                                                 NET DELAY               0.000                  9.252  2       
myNES/counter_489_625_add_4_3/CI0->myNES/counter_489_625_add_4_3/CO0
                                          SLICE_R17C30B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
myNES/n34816                                                 NET DELAY               0.000                  9.529  2       
myNES/counter_489_625_add_4_3/CI1->myNES/counter_489_625_add_4_3/CO1
                                          SLICE_R17C30B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
myNES/n11109                                                 NET DELAY               0.661                 10.467  2       
myNES/counter_489_625_add_4_5/D0->myNES/counter_489_625_add_4_5/S0
                                          SLICE_R17C30C      D0_TO_F0_DELAY          0.476                 10.943  1       
myNES/NEScount_3__N_89[3]                                    NET DELAY               0.000                 10.943  1       
myNES/counter_489_625__i4/D                                                          0.000                 10.943  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  9       
myNES/clk                                                    NET DELAY               5.499                 26.332  9       
{myNES/counter_489_625__i4/CK   myNES/counter_489_625__i5/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(10.942)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       15.191  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
myNES/latch_c_I_0/D                      |    1.743 ns 
myNES/counter_489_625__i5/D              |    1.913 ns 
myNES/counter_489_625__i6/D              |    1.913 ns 
myNES/counter_489_625__i7/D              |    1.913 ns 
myNES/counter_489_625__i8/D              |    1.913 ns 
myNES/NEScount_3__I_70/D                 |    1.913 ns 
myNES/NEScount_3__I_33/D                 |    1.913 ns 
myNES/NEScount_3__I_32/D                 |    1.913 ns 
myNES/NEScount_3__I_31/D                 |    1.913 ns 
myNES/NEScount_3__I_0/D                  |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : myNES/NEScount_3__I_33/Q  (SLICE_R17C31B)
Path End         : myNES/latch_c_I_0/D  (SLICE_R17C31D)
Source Clock     : myNES/clk (R)
Destination Clock: myNES/clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
myNES/clk                                                    NET DELAY        3.084                  3.084  10      
{myNES/NEScount_3__I_33/CK   myNES/NEScount_3__I_32/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
myNES/NEScount_3__I_33/CK->myNES/NEScount_3__I_33/Q
                                          SLICE_R17C31B      CLK_TO_Q0_DELAY  0.779                  3.863  2       
myNES/NEScount[0]                                            NET DELAY        0.712                  4.575  2       
myNES/i3_4_lut/A->myNES/i3_4_lut/Z        SLICE_R17C31D      D1_TO_F1_DELAY   0.252                  4.827  1       
myNES/latch_c_N_368                                          NET DELAY        0.000                  4.827  1       
myNES/latch_c_I_0/D                                                           0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
myNES/clk                                                    NET DELAY        3.084                  3.084  10      
myNES/latch_c_I_0/CK                                                          0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myNES/counter_489_625__i5/Q  (SLICE_R17C30C)
Path End         : myNES/counter_489_625__i5/D  (SLICE_R17C30C)
Source Clock     : myNES/clk (R)
Destination Clock: myNES/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
myNES/clk                                                    NET DELAY        3.084                  3.084  10      
{myNES/counter_489_625__i4/CK   myNES/counter_489_625__i5/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
myNES/counter_489_625__i5/CK->myNES/counter_489_625__i5/Q
                                          SLICE_R17C30C      CLK_TO_Q1_DELAY  0.779                  3.863  1       
myNES/n9                                                     NET DELAY        0.882                  4.745  1       
myNES/counter_489_625_add_4_5/C1->myNES/counter_489_625_add_4_5/S1
                                          SLICE_R17C30C      C1_TO_F1_DELAY   0.252                  4.997  1       
myNES/NEScount_3__N_89[4]                                    NET DELAY        0.000                  4.997  1       
myNES/counter_489_625__i5/D                                                   0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
myNES/clk                                                    NET DELAY        3.084                  3.084  10      
{myNES/counter_489_625__i4/CK   myNES/counter_489_625__i5/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myNES/counter_489_625__i6/Q  (SLICE_R17C30D)
Path End         : myNES/counter_489_625__i6/D  (SLICE_R17C30D)
Source Clock     : myNES/clk (R)
Destination Clock: myNES/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
myNES/clk                                                    NET DELAY        3.084                  3.084  10      
{myNES/counter_489_625__i6/CK   myNES/counter_489_625__i7/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
myNES/counter_489_625__i6/CK->myNES/counter_489_625__i6/Q
                                          SLICE_R17C30D      CLK_TO_Q0_DELAY  0.779                  3.863  1       
myNES/n8_adj_403                                             NET DELAY        0.882                  4.745  1       
myNES/counter_489_625_add_4_7/C0->myNES/counter_489_625_add_4_7/S0
                                          SLICE_R17C30D      C0_TO_F0_DELAY   0.252                  4.997  1       
myNES/NEScount_3__N_89[5]                                    NET DELAY        0.000                  4.997  1       
myNES/counter_489_625__i6/D                                                   0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
myNES/clk                                                    NET DELAY        3.084                  3.084  10      
{myNES/counter_489_625__i6/CK   myNES/counter_489_625__i7/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myNES/counter_489_625__i7/Q  (SLICE_R17C30D)
Path End         : myNES/counter_489_625__i7/D  (SLICE_R17C30D)
Source Clock     : myNES/clk (R)
Destination Clock: myNES/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
myNES/clk                                                    NET DELAY        3.084                  3.084  10      
{myNES/counter_489_625__i6/CK   myNES/counter_489_625__i7/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
myNES/counter_489_625__i7/CK->myNES/counter_489_625__i7/Q
                                          SLICE_R17C30D      CLK_TO_Q1_DELAY  0.779                  3.863  1       
myNES/n7                                                     NET DELAY        0.882                  4.745  1       
myNES/counter_489_625_add_4_7/C1->myNES/counter_489_625_add_4_7/S1
                                          SLICE_R17C30D      C1_TO_F1_DELAY   0.252                  4.997  1       
myNES/NEScount_3__N_89[6]                                    NET DELAY        0.000                  4.997  1       
myNES/counter_489_625__i7/D                                                   0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
myNES/clk                                                    NET DELAY        3.084                  3.084  10      
{myNES/counter_489_625__i6/CK   myNES/counter_489_625__i7/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myNES/counter_489_625__i8/Q  (SLICE_R17C31A)
Path End         : myNES/counter_489_625__i8/D  (SLICE_R17C31A)
Source Clock     : myNES/clk (R)
Destination Clock: myNES/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
myNES/clk                                                    NET DELAY        3.084                  3.084  10      
{myNES/counter_489_625__i8/CK   myNES/NEScount_3__I_70/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
myNES/counter_489_625__i8/CK->myNES/counter_489_625__i8/Q
                                          SLICE_R17C31A      CLK_TO_Q0_DELAY  0.779                  3.863  1       
myNES/n6                                                     NET DELAY        0.882                  4.745  1       
myNES/counter_489_625_add_4_9/C0->myNES/counter_489_625_add_4_9/S0
                                          SLICE_R17C31A      C0_TO_F0_DELAY   0.252                  4.997  1       
myNES/NEScount_3__N_89[7]                                    NET DELAY        0.000                  4.997  1       
myNES/counter_489_625__i8/D                                                   0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
myNES/clk                                                    NET DELAY        3.084                  3.084  10      
{myNES/counter_489_625__i8/CK   myNES/NEScount_3__I_70/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myNES/NEScount_3__I_70/Q  (SLICE_R17C31A)
Path End         : myNES/NEScount_3__I_70/D  (SLICE_R17C31A)
Source Clock     : myNES/clk (R)
Destination Clock: myNES/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
myNES/clk                                                    NET DELAY        3.084                  3.084  10      
{myNES/counter_489_625__i8/CK   myNES/NEScount_3__I_70/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
myNES/NEScount_3__I_70/CK->myNES/NEScount_3__I_70/Q
                                          SLICE_R17C31A      CLK_TO_Q1_DELAY  0.779                  3.863  7       
myNES/NESclk_c                                               NET DELAY        0.882                  4.745  7       
myNES/counter_489_625_add_4_9/C1->myNES/counter_489_625_add_4_9/S1
                                          SLICE_R17C31A      C1_TO_F1_DELAY   0.252                  4.997  1       
myNES/NEScount_3__N_89[8]                                    NET DELAY        0.000                  4.997  1       
myNES/NEScount_3__I_70/D                                                      0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
myNES/clk                                                    NET DELAY        3.084                  3.084  10      
{myNES/counter_489_625__i8/CK   myNES/NEScount_3__I_70/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myNES/NEScount_3__I_33/Q  (SLICE_R17C31B)
Path End         : myNES/NEScount_3__I_33/D  (SLICE_R17C31B)
Source Clock     : myNES/clk (R)
Destination Clock: myNES/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
myNES/clk                                                    NET DELAY        3.084                  3.084  10      
{myNES/NEScount_3__I_33/CK   myNES/NEScount_3__I_32/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
myNES/NEScount_3__I_33/CK->myNES/NEScount_3__I_33/Q
                                          SLICE_R17C31B      CLK_TO_Q0_DELAY  0.779                  3.863  2       
myNES/NEScount[0]                                            NET DELAY        0.882                  4.745  2       
myNES/counter_489_625_add_4_11/C0->myNES/counter_489_625_add_4_11/S0
                                          SLICE_R17C31B      C0_TO_F0_DELAY   0.252                  4.997  1       
myNES/NEScount_3__N_89[9]                                    NET DELAY        0.000                  4.997  1       
myNES/NEScount_3__I_33/D                                                      0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
myNES/clk                                                    NET DELAY        3.084                  3.084  10      
{myNES/NEScount_3__I_33/CK   myNES/NEScount_3__I_32/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myNES/NEScount_3__I_32/Q  (SLICE_R17C31B)
Path End         : myNES/NEScount_3__I_32/D  (SLICE_R17C31B)
Source Clock     : myNES/clk (R)
Destination Clock: myNES/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
myNES/clk                                                    NET DELAY        3.084                  3.084  10      
{myNES/NEScount_3__I_33/CK   myNES/NEScount_3__I_32/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
myNES/NEScount_3__I_32/CK->myNES/NEScount_3__I_32/Q
                                          SLICE_R17C31B      CLK_TO_Q1_DELAY  0.779                  3.863  2       
myNES/NEScount[1]                                            NET DELAY        0.882                  4.745  2       
myNES/counter_489_625_add_4_11/C1->myNES/counter_489_625_add_4_11/S1
                                          SLICE_R17C31B      C1_TO_F1_DELAY   0.252                  4.997  1       
myNES/NEScount_3__N_89[10]                                   NET DELAY        0.000                  4.997  1       
myNES/NEScount_3__I_32/D                                                      0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
myNES/clk                                                    NET DELAY        3.084                  3.084  10      
{myNES/NEScount_3__I_33/CK   myNES/NEScount_3__I_32/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myNES/NEScount_3__I_31/Q  (SLICE_R17C31C)
Path End         : myNES/NEScount_3__I_31/D  (SLICE_R17C31C)
Source Clock     : myNES/clk (R)
Destination Clock: myNES/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
myNES/clk                                                    NET DELAY        3.084                  3.084  10      
{myNES/NEScount_3__I_31/CK   myNES/NEScount_3__I_0/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
myNES/NEScount_3__I_31/CK->myNES/NEScount_3__I_31/Q
                                          SLICE_R17C31C      CLK_TO_Q0_DELAY  0.779                  3.863  2       
myNES/NEScount[2]                                            NET DELAY        0.882                  4.745  2       
myNES/counter_489_625_add_4_13/C0->myNES/counter_489_625_add_4_13/S0
                                          SLICE_R17C31C      C0_TO_F0_DELAY   0.252                  4.997  1       
myNES/NEScount_3__N_89[11]                                   NET DELAY        0.000                  4.997  1       
myNES/NEScount_3__I_31/D                                                      0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
myNES/clk                                                    NET DELAY        3.084                  3.084  10      
{myNES/NEScount_3__I_31/CK   myNES/NEScount_3__I_0/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myNES/NEScount_3__I_0/Q  (SLICE_R17C31C)
Path End         : myNES/NEScount_3__I_0/D  (SLICE_R17C31C)
Source Clock     : myNES/clk (R)
Destination Clock: myNES/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
myNES/clk                                                    NET DELAY        3.084                  3.084  10      
{myNES/NEScount_3__I_31/CK   myNES/NEScount_3__I_0/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
myNES/NEScount_3__I_0/CK->myNES/NEScount_3__I_0/Q
                                          SLICE_R17C31C      CLK_TO_Q1_DELAY  0.779                  3.863  3       
myNES/NEScount[3]                                            NET DELAY        0.882                  4.745  3       
myNES/counter_489_625_add_4_13/C1->myNES/counter_489_625_add_4_13/S1
                                          SLICE_R17C31C      C1_TO_F1_DELAY   0.252                  4.997  1       
myNES/NEScount_3__N_89[12]                                   NET DELAY        0.000                  4.997  1       
myNES/NEScount_3__I_0/D                                                       0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
myNES.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
myNES/clk                                                    NET DELAY        3.084                  3.084  10      
{myNES/NEScount_3__I_31/CK   myNES/NEScount_3__I_0/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



