

================================================================
== Vivado HLS Report for 'gcd'
================================================================
* Date:           Sun Jun 26 21:45:48 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        gcd
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.95|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         1|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 1
  Pipeline-0: II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
	2  / (!tmp)
3 --> 
* FSM state operations: 

 <State 1>: 1.31ns
ST_1: stg_4 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i160* %io_cmd_V), !map !7

ST_1: stg_5 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i74* %io_resp_V), !map !38

ST_1: stg_6 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @gcd_str) nounwind

ST_1: stg_7 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i74* %io_resp_V, [6 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_8 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface(i160* %io_cmd_V, [6 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_9 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: tmp1 [1/1] 0.00ns
:6  %tmp1 = call i160 @_ssdm_op_Read.ap_hs.volatile.i160P(i160* %io_cmd_V)

ST_1: tmp_rd_V [1/1] 0.00ns
:7  %tmp_rd_V = call i5 @_ssdm_op_PartSelect.i5.i160.i32.i32(i160 %tmp1, i32 20, i32 24)

ST_1: a_V [1/1] 0.00ns
:8  %a_V = call i64 @_ssdm_op_PartSelect.i64.i160.i32.i32(i160 %tmp1, i32 32, i32 95)

ST_1: b_V [1/1] 0.00ns
:9  %b_V = call i64 @_ssdm_op_PartSelect.i64.i160.i32.i32(i160 %tmp1, i32 96, i32 159)

ST_1: stg_14 [1/1] 1.31ns
:10  br label %1


 <State 2>: 3.95ns
ST_2: tmp_data_V [1/1] 0.00ns
:0  %tmp_data_V = phi i64 [ %a_V, %0 ], [ %a_V_2, %2 ]

ST_2: p_1 [1/1] 0.00ns
:1  %p_1 = phi i64 [ %b_V, %0 ], [ %b_V_2, %2 ]

ST_2: tmp [1/1] 2.26ns
:2  %tmp = icmp eq i64 %tmp_data_V, %p_1

ST_2: stg_18 [1/1] 0.00ns
:3  br i1 %tmp, label %3, label %2

ST_2: tmp_3 [1/1] 0.00ns
:0  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

ST_2: stg_20 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: tmp_2 [1/1] 2.26ns
:2  %tmp_2 = icmp ugt i64 %tmp_data_V, %p_1

ST_2: a_V_1 [1/1] 2.80ns
:3  %a_V_1 = sub i64 %tmp_data_V, %p_1

ST_2: b_V_1 [1/1] 2.80ns
:4  %b_V_1 = sub i64 %p_1, %tmp_data_V

ST_2: a_V_2 [1/1] 1.15ns
:5  %a_V_2 = select i1 %tmp_2, i64 %a_V_1, i64 %tmp_data_V

ST_2: b_V_2 [1/1] 1.15ns
:6  %b_V_2 = select i1 %tmp_2, i64 %p_1, i64 %b_V_1

ST_2: empty [1/1] 0.00ns
:7  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_3)

ST_2: stg_27 [1/1] 0.00ns
:8  br label %1


 <State 3>: 0.00ns
ST_3: tmp_1 [1/1] 0.00ns
:0  %tmp_1 = call i74 @_ssdm_op_BitConcatenate.i74.i64.i5.i5(i64 %tmp_data_V, i5 %tmp_rd_V, i5 0)

ST_3: stg_29 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_hs.volatile.i74P(i74* %io_resp_V, i74 %tmp_1)

ST_3: stg_30 [1/1] 0.00ns
:2  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ io_cmd_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f19ef0d5570; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ io_resp_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f19ef210090; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_4      (specbitsmap    ) [ 0000]
stg_5      (specbitsmap    ) [ 0000]
stg_6      (spectopmodule  ) [ 0000]
stg_7      (specinterface  ) [ 0000]
stg_8      (specinterface  ) [ 0000]
stg_9      (specinterface  ) [ 0000]
tmp1       (read           ) [ 0000]
tmp_rd_V   (partselect     ) [ 0011]
a_V        (partselect     ) [ 0110]
b_V        (partselect     ) [ 0110]
stg_14     (br             ) [ 0110]
tmp_data_V (phi            ) [ 0011]
p_1        (phi            ) [ 0010]
tmp        (icmp           ) [ 0010]
stg_18     (br             ) [ 0000]
tmp_3      (specregionbegin) [ 0000]
stg_20     (specpipeline   ) [ 0000]
tmp_2      (icmp           ) [ 0000]
a_V_1      (sub            ) [ 0000]
b_V_1      (sub            ) [ 0000]
a_V_2      (select         ) [ 0110]
b_V_2      (select         ) [ 0110]
empty      (specregionend  ) [ 0000]
stg_27     (br             ) [ 0110]
tmp_1      (bitconcatenate ) [ 0000]
stg_29     (write          ) [ 0000]
stg_30     (ret            ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="io_cmd_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="io_cmd_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="io_resp_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="io_resp_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gcd_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_hs.volatile.i160P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i74.i64.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_hs.volatile.i74P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="tmp1_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="160" slack="0"/>
<pin id="56" dir="0" index="1" bw="160" slack="0"/>
<pin id="57" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="stg_29_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="74" slack="0"/>
<pin id="63" dir="0" index="2" bw="74" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_29/3 "/>
</bind>
</comp>

<comp id="67" class="1005" name="tmp_data_V_reg_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="64" slack="1"/>
<pin id="69" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V (phireg) "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_data_V_phi_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="1"/>
<pin id="72" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="64" slack="0"/>
<pin id="74" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="77" class="1005" name="p_1_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="79" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_1 (phireg) "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_1_phi_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="1"/>
<pin id="82" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="64" slack="0"/>
<pin id="84" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_1/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_rd_V_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="0"/>
<pin id="88" dir="0" index="1" bw="160" slack="0"/>
<pin id="89" dir="0" index="2" bw="6" slack="0"/>
<pin id="90" dir="0" index="3" bw="6" slack="0"/>
<pin id="91" dir="1" index="4" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_rd_V/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="a_V_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="160" slack="0"/>
<pin id="99" dir="0" index="2" bw="7" slack="0"/>
<pin id="100" dir="0" index="3" bw="8" slack="0"/>
<pin id="101" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_V/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="b_V_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="160" slack="0"/>
<pin id="109" dir="0" index="2" bw="8" slack="0"/>
<pin id="110" dir="0" index="3" bw="9" slack="0"/>
<pin id="111" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="b_V/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_2_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="a_V_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="a_V_1/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="b_V_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="b_V_1/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="a_V_2_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="0" index="2" bw="64" slack="0"/>
<pin id="144" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_V_2/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="b_V_2_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="0" index="2" bw="64" slack="0"/>
<pin id="152" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_V_2/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="74" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="1"/>
<pin id="159" dir="0" index="2" bw="5" slack="2"/>
<pin id="160" dir="0" index="3" bw="1" slack="0"/>
<pin id="161" dir="1" index="4" bw="74" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="166" class="1005" name="tmp_rd_V_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="2"/>
<pin id="168" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_rd_V "/>
</bind>
</comp>

<comp id="171" class="1005" name="a_V_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="1"/>
<pin id="173" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="a_V "/>
</bind>
</comp>

<comp id="176" class="1005" name="b_V_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="1"/>
<pin id="178" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="b_V "/>
</bind>
</comp>

<comp id="184" class="1005" name="a_V_2_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="a_V_2 "/>
</bind>
</comp>

<comp id="189" class="1005" name="b_V_2_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="0"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="b_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="20" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="52" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="76"><net_src comp="70" pin="4"/><net_sink comp="67" pin=0"/></net>

<net id="92"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="54" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="95"><net_src comp="26" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="54" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="105"><net_src comp="32" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="112"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="54" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="114"><net_src comp="34" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="115"><net_src comp="36" pin="0"/><net_sink comp="106" pin=3"/></net>

<net id="120"><net_src comp="70" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="80" pin="4"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="70" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="80" pin="4"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="70" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="80" pin="4"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="80" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="70" pin="4"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="122" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="128" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="70" pin="4"/><net_sink comp="140" pin=2"/></net>

<net id="153"><net_src comp="122" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="80" pin="4"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="134" pin="2"/><net_sink comp="148" pin=2"/></net>

<net id="162"><net_src comp="48" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="67" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="164"><net_src comp="50" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="165"><net_src comp="156" pin="4"/><net_sink comp="60" pin=2"/></net>

<net id="169"><net_src comp="86" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="174"><net_src comp="96" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="179"><net_src comp="106" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="187"><net_src comp="140" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="192"><net_src comp="148" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="80" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: io_resp_V | {3 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		stg_18 : 2
		tmp_2 : 1
		a_V_1 : 1
		b_V_1 : 1
		a_V_2 : 2
		b_V_2 : 2
		empty : 1
	State 3
		stg_29 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    sub   |    a_V_1_fu_128    |    0    |    64   |
|          |    b_V_1_fu_134    |    0    |    64   |
|----------|--------------------|---------|---------|
|  select  |    a_V_2_fu_140    |    0    |    64   |
|          |    b_V_2_fu_148    |    0    |    64   |
|----------|--------------------|---------|---------|
|   icmp   |     tmp_fu_116     |    0    |    22   |
|          |    tmp_2_fu_122    |    0    |    22   |
|----------|--------------------|---------|---------|
|   read   |   tmp1_read_fu_54  |    0    |    0    |
|----------|--------------------|---------|---------|
|   write  | stg_29_write_fu_60 |    0    |    0    |
|----------|--------------------|---------|---------|
|          |   tmp_rd_V_fu_86   |    0    |    0    |
|partselect|      a_V_fu_96     |    0    |    0    |
|          |     b_V_fu_106     |    0    |    0    |
|----------|--------------------|---------|---------|
|bitconcatenate|    tmp_1_fu_156    |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   300   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|  a_V_2_reg_184  |   64   |
|   a_V_reg_171   |   64   |
|  b_V_2_reg_189  |   64   |
|   b_V_reg_176   |   64   |
|    p_1_reg_77   |   64   |
|tmp_data_V_reg_67|   64   |
| tmp_rd_V_reg_166|    5   |
+-----------------+--------+
|      Total      |   389  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   300  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   389  |    -   |
+-----------+--------+--------+
|   Total   |   389  |   300  |
+-----------+--------+--------+
