# Sat Aug 10 20:25:41 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: /home/student/Microchip/Libero_SoC_v2024.1/SynplifyPro
OS: Ubuntu 20.04.6 LTS
Hostname: SchmidtsPC1
max virtual memory: unlimited (bytes)
max user processes: 31317
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys Microchip Technology Mapper, Version map202309act, Build 044R, Built Jan  4 2024 08:38:17, @5131170


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 503MB peak: 503MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 516MB peak: 518MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 516MB peak: 518MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 516MB peak: 518MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 516MB peak: 518MB)


Vector Gate Optimization Enabled: Optimizing  Partial Hanging Logic. 

@N: MF104 :"/home/student/gateware_projects/gateware/work/libero/component/work/IHC_SUBSYSTEM/IHC_SUBSYSTEM.v":9:7:9:19|Found compile point of type hard on View view:work.IHC_SUBSYSTEM(verilog) 
@N: MF104 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v":25:7:25:26|Found compile point of type hard on View view:work.COREAXI4INTERCONNECT_Z9(verilog) 
@N: MF104 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v":25:7:25:26|Found compile point of type hard on View view:work.COREAXI4INTERCONNECT_Z19(verilog) 

Synthesis running in Multiprocessing mode
Maximum number of parallel jobs set to 4
Multiprocessing started at : Sat Aug 10 20:25:43 2024
Mapping COREAXI4INTERCONNECT_Z9 as a separate process
Mapping COREAXI4INTERCONNECT_Z19 as a separate process
Mapping IHC_SUBSYSTEM as a separate process
Mapping DEFAULT_5FA9D321C0A50A8B39677C as a separate process
MCP Status: 4 jobs running

@N: MF106 :"/home/student/gateware_projects/gateware/work/libero/component/work/IHC_SUBSYSTEM/IHC_SUBSYSTEM.v":9:7:9:19|Mapping Compile point view:work.IHC_SUBSYSTEM(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 584MB peak: 584MB)

@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/hdl/miv_ihcc_ctrl.v":135:4:135:9|Removing sequential instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_3_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[1:0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/hdl/miv_ihcc_ctrl.v":135:4:135:9|Removing sequential instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[1:0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_3.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/hdl/miv_ihcc_ctrl.v":135:4:135:9|Removing sequential instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_3.amp_miv_ihcc_ctrl.A_SEL[1:0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/hdl/miv_ihcc_ctrl.v":135:4:135:9|Removing sequential instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[1:0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_3.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/hdl/miv_ihcc_ctrl.v":135:4:135:9|Removing sequential instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_3.amp_miv_ihcc_ctrl.A_SEL[1:0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: BZ173 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v":267:2:267:5|ROM iPSELS_raw_5[15:0] (in view: COREAPB3_LIB.CoreAPB3_Z2_0(verilog)) mapped in logic.
@N: BZ173 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v":267:2:267:5|ROM iPSELS_raw_5[15:0] (in view: COREAPB3_LIB.CoreAPB3_Z2_0(verilog)) mapped in logic.
@N: MO106 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v":267:2:267:5|Found ROM iPSELS_raw_5[15:0] (in view: COREAPB3_LIB.CoreAPB3_Z2_0(verilog)) with 16 words by 16 bits.
@N: BZ173 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v":267:2:267:5|ROM iPSELS_raw_5[15:0] (in view: COREAPB3_LIB.CoreAPB3_Z2_1(verilog)) mapped in logic.
@N: BZ173 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v":267:2:267:5|ROM iPSELS_raw_5[15:0] (in view: COREAPB3_LIB.CoreAPB3_Z2_1(verilog)) mapped in logic.
@N: MO106 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v":267:2:267:5|Found ROM iPSELS_raw_5[15:0] (in view: COREAPB3_LIB.CoreAPB3_Z2_1(verilog)) with 16 words by 16 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 585MB peak: 585MB)


Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 590MB peak: 590MB)

@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/hdl/miv_ihcc_ctrl.v":135:4:135:9|Removing instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.A_SEL[0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/hdl/miv_ihcc_ctrl.v":135:4:135:9|Removing instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.A_SEL[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/hdl/miv_ihcc_ctrl.v":135:4:135:9|Removing instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.A_SEL[0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.A_SEL[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/hdl/miv_ihcc_ctrl.v":135:4:135:9|Removing instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.A_SEL[0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.A_SEL[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/hdl/miv_ihcc_ctrl.v":135:4:135:9|Removing instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.A_SEL[1] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/hdl/miv_ihcc_ctrl.v":135:4:135:9|Removing instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[1] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.A_SEL[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/hdl/miv_ihcc_ctrl.v":135:4:135:9|Removing instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.A_SEL[1] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.A_SEL[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/hdl/miv_ihcc_ctrl.v":135:4:135:9|Removing instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.A_SEL[1] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.A_SEL[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 599MB peak: 599MB)

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 643MB peak: 643MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 643MB peak: 643MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:09s; Memory used current: 643MB peak: 643MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 643MB peak: 643MB)


Finished preparing to map (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 643MB peak: 643MB)


Finished technology mapping (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 643MB peak: 643MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:13s		     8.91ns		2800 /      2987

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 643MB peak: 643MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 643MB peak: 643MB)


Finished mapping IHC_SUBSYSTEM
MCP Status: 3 jobs running

@N: MF106 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v":25:7:25:26|Mapping Compile point view:work.COREAXI4INTERCONNECT_Z9(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 619MB peak: 619MB)

@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_0_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_0_0_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_0_0_0_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_0_0_0_0_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_0_0_0_0_0_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@N: MO111 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v":2737:2:2737:15|Tristate driver SLAVE31_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) on net SLAVE31_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) has its enable tied to GND.
@N: MO111 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v":2729:2:2729:15|Tristate driver SLAVE30_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) on net SLAVE30_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) has its enable tied to GND.
@N: MO111 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v":2721:2:2721:15|Tristate driver SLAVE29_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) on net SLAVE29_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) has its enable tied to GND.
@N: MO111 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v":2713:2:2713:15|Tristate driver SLAVE28_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) on net SLAVE28_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) has its enable tied to GND.
@N: MO111 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v":2705:2:2705:15|Tristate driver SLAVE27_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) on net SLAVE27_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) has its enable tied to GND.
@N: MO111 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v":2697:2:2697:15|Tristate driver SLAVE26_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) on net SLAVE26_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) has its enable tied to GND.
@N: MO111 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v":2689:2:2689:15|Tristate driver SLAVE25_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) on net SLAVE25_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) has its enable tied to GND.
@N: MO111 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v":2681:2:2681:15|Tristate driver SLAVE24_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) on net SLAVE24_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) has its enable tied to GND.
@N: MO111 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v":2673:2:2673:15|Tristate driver SLAVE23_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) on net SLAVE23_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) has its enable tied to GND.
@N: MO111 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v":2665:2:2665:15|Tristate driver SLAVE22_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) on net SLAVE22_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) has its enable tied to GND.
Dissolving instances under view:work.caxi4interconnect_RegisterSlice_1_1_1_1_1_9s_38s_64s_0s_1s(verilog) (flattening)

Dissolving instances under view:work.caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s(verilog) (flattening)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 621MB peak: 621MB)

Encoding state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk5\.brs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z9(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk5\.brs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z9(verilog)); safe FSM implementation is not required.
Encoding state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z9(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z9(verilog)); safe FSM implementation is not required.
Encoding state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk3\.rrs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z9(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk3\.rrs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z9(verilog)); safe FSM implementation is not required.
Encoding state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z9(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z9(verilog)); safe FSM implementation is not required.
Encoding state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z9(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z9(verilog)); safe FSM implementation is not required.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.mReady because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sValid because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sValid because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.sValid because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.mReady because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z16(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z16(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z16(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z16(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z16(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z16(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z16(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z16(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z16(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z16(verilog)); safe FSM implementation is not required.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.mReady because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.mReady because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.mReady because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.mReady because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sValid because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.sValid because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sValid because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.sValid because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.mReady because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sValid because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v":65:7:65:12|RAM genblk1\[0\]\.ram.mem[7:0] (in view: work.caxi4interconnect_FIFO_256s_9s_9s_255s_0s_256s_8s_0s_255s_COREAXI4INTERCONNECT_Z9(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v":98:0:98:5|Found counter in view:work.caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s_COREAXI4INTERCONNECT_Z9(verilog) instance rdptr[7:0] 
@N: MO231 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v":98:0:98:5|Found counter in view:work.caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s_COREAXI4INTERCONNECT_Z9(verilog) instance wrptr[7:0] 

Starting factoring (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 621MB peak: 621MB)


Finished factoring (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 621MB peak: 621MB)

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 621MB peak: 621MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 621MB peak: 621MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 621MB peak: 621MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:24s; Memory used current: 621MB peak: 621MB)

@W: FX134 |Insufficient block RAM resources for mapping all the memory elements in the design.Switch to a larger device. 

Finished preparing to map (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 621MB peak: 621MB)


Finished technology mapping (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 622MB peak: 622MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:26s		    -1.70ns		 791 /      1115
   2		0h:00m:26s		    -1.70ns		 789 /      1115
   3		0h:00m:26s		    -1.69ns		 789 /      1115
@N: FX271 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":80:1:80:6|Replicating instance SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk1\.awrs.N_252_i (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) with 49 loads 3 times to improve timing.
@N: FX271 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":80:1:80:6|Replicating instance SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk2\.arrs.N_218_i (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) with 52 loads 3 times to improve timing.
@N: FX271 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":80:1:80:6|Replicating instance SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk3\.rrs.N_184_i (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) with 75 loads 3 times to improve timing.
@N: FX271 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":72:13:72:29|Replicating instance SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk3\.rrs.holdDat5 (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) with 75 loads 3 times to improve timing.
@N: FX271 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":80:1:80:6|Replicating instance SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk4\.wrs.N_150_i (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) with 73 loads 3 times to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 15 LUTs via timing driven replication

   4		0h:00m:27s		    -1.24ns		 804 /      1115
   5		0h:00m:27s		    -1.14ns		 804 /      1115


   6		0h:00m:27s		    -1.14ns		 804 /      1115

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:28s; Memory used current: 622MB peak: 622MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:28s; Memory used current: 623MB peak: 623MB)


Finished mapping COREAXI4INTERCONNECT_Z9
MCP Status: 2 jobs running

@N: MF106 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v":25:7:25:26|Mapping Compile point view:work.COREAXI4INTERCONNECT_Z19(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 617MB peak: 617MB)

@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_0_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_0_0_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_0_0_0_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_0_0_0_0_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_0_0_0_0_0_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_0_0_0_0_0_0_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_5FA9D321C0A50A8B39677C(verilog)) because it does not drive other instances.
@N: MO111 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v":2737:2:2737:15|Tristate driver SLAVE31_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) on net SLAVE31_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) has its enable tied to GND.
@N: MO111 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v":2729:2:2729:15|Tristate driver SLAVE30_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) on net SLAVE30_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) has its enable tied to GND.
@N: MO111 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v":2721:2:2721:15|Tristate driver SLAVE29_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) on net SLAVE29_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) has its enable tied to GND.
@N: MO111 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v":2713:2:2713:15|Tristate driver SLAVE28_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) on net SLAVE28_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) has its enable tied to GND.
@N: MO111 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v":2705:2:2705:15|Tristate driver SLAVE27_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) on net SLAVE27_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) has its enable tied to GND.
@N: MO111 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v":2697:2:2697:15|Tristate driver SLAVE26_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) on net SLAVE26_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) has its enable tied to GND.
@N: MO111 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v":2689:2:2689:15|Tristate driver SLAVE25_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) on net SLAVE25_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) has its enable tied to GND.
@N: MO111 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v":2681:2:2681:15|Tristate driver SLAVE24_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) on net SLAVE24_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) has its enable tied to GND.
@N: MO111 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v":2673:2:2673:15|Tristate driver SLAVE23_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) on net SLAVE23_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) has its enable tied to GND.
@N: MO111 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v":2665:2:2665:15|Tristate driver SLAVE22_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) on net SLAVE22_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) has its enable tied to GND.
Dissolving instances under view:work.caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_38s_64s_0s_1s(verilog) (flattening)

Dissolving instances under view:work.caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_38s_64s_0s_1s(verilog) (flattening)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 619MB peak: 619MB)

Encoding state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk5\.brs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z19(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk5\.brs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z19(verilog)); safe FSM implementation is not required.
Encoding state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z19(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z19(verilog)); safe FSM implementation is not required.
Encoding state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk3\.rrs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z19(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk3\.rrs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z19(verilog)); safe FSM implementation is not required.
Encoding state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z19(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z19(verilog)); safe FSM implementation is not required.
Encoding state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z19(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z19(verilog)); safe FSM implementation is not required.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.mReady because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sValid because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sValid because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.mReady because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.sValid because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z26(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z26(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z26(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z26(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z26(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z26(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z26(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z26(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z26(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z26(verilog)); safe FSM implementation is not required.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.mReady because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.mReady because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.mReady because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.mReady because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sValid because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.sValid because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.sValid because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.mReady because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sValid because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sValid because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v":65:7:65:12|RAM genblk1\[0\]\.ram.mem[3:0] (in view: work.caxi4interconnect_FIFO_256s_5s_5s_255s_0s_256s_8s_0s_255s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v":98:0:98:5|Found counter in view:work.caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s_COREAXI4INTERCONNECT_Z19(verilog) instance rdptr[7:0] 
@N: MO231 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v":98:0:98:5|Found counter in view:work.caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s_COREAXI4INTERCONNECT_Z19(verilog) instance wrptr[7:0] 
@W: FX107 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v":65:7:65:12|RAM genblk1\[0\]\.ram.mem[1:0] (in view: work.caxi4interconnect_FIFO_256s_5s_5s_255s_0s_256s_8s_0s_255s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.

Starting factoring (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 619MB peak: 619MB)


Finished factoring (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:14s; Memory used current: 619MB peak: 619MB)

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 619MB peak: 619MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 619MB peak: 619MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:24s; Memory used current: 619MB peak: 619MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:24s; Memory used current: 619MB peak: 619MB)

@W: FX134 |Insufficient block RAM resources for mapping all the memory elements in the design.Switch to a larger device. 

Finished preparing to map (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 619MB peak: 619MB)


Finished technology mapping (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:26s; Memory used current: 625MB peak: 625MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:26s		    -1.21ns		 731 /      1023
   2		0h:00m:26s		    -1.21ns		 731 /      1023
@N: FX271 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":80:1:80:6|Replicating instance MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.N_167_i (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) with 43 loads 3 times to improve timing.
@N: FX271 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":72:13:72:29|Replicating instance MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat75 (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) with 43 loads 3 times to improve timing.
@N: FX271 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":80:1:80:6|Replicating instance MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.N_133_i (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) with 45 loads 2 times to improve timing.
@N: FX271 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":72:13:72:29|Replicating instance MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat75 (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) with 45 loads 2 times to improve timing.
@N: FX271 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":80:1:80:6|Replicating instance MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.N_65_i (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) with 73 loads 3 times to improve timing.
@N: FX271 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":72:13:72:29|Replicating instance MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.holdDat45 (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) with 73 loads 3 times to improve timing.
@N: FX271 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":80:1:80:6|Replicating instance MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk3\.rrs.N_99_i (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) with 71 loads 3 times to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 19 LUTs via timing driven replication

   3		0h:00m:27s		    -0.54ns		 750 /      1023

   4		0h:00m:27s		    -0.54ns		 750 /      1023

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:28s; Memory used current: 625MB peak: 625MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:28s; Memory used current: 626MB peak: 626MB)


Finished mapping COREAXI4INTERCONNECT_Z19
MCP Status: 1 jobs running

@N: MF106 :"/home/student/gateware_projects/gateware/work/libero/component/work/DEFAULT_5FA9D321C0A50A8B39677C/DEFAULT_5FA9D321C0A50A8B39677C.v":9:7:9:36|Mapping Top level view:work.DEFAULT_5FA9D321C0A50A8B39677C(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 659MB peak: 659MB)

@N: MO111 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/corepwm.v":182:7:182:13|Tristate driver TACHINT (in view: work.corepwm_Z6_0(verilog)) on net TACHINT (in view: work.corepwm_Z6_0(verilog)) has its enable tied to GND.
@N: MO111 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/corepwm.v":182:7:182:13|Tristate driver TACHINT (in view: work.corepwm_Z6(verilog)) on net TACHINT (in view: work.corepwm_Z6(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: BZ173 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v":267:2:267:5|ROM iPSELS_raw_2[4:0] (in view: COREAPB3_LIB.CoreAPB3_Z1(verilog)) mapped in logic.
@N: BZ173 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v":267:2:267:5|ROM iPSELS_raw_2[4:0] (in view: COREAPB3_LIB.CoreAPB3_Z1(verilog)) mapped in logic.
@N: MO106 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v":267:2:267:5|Found ROM iPSELS_raw_2[4:0] (in view: COREAPB3_LIB.CoreAPB3_Z1(verilog)) with 9 words by 5 bits.
@N: BZ173 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v":267:2:267:5|ROM CoreAPB3_CAPE_0.CoreAPB3_CAPE_0.iPSELS_raw_8[4:0] (in view: work.CAPE(verilog)) mapped in logic.
@N: BZ173 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v":267:2:267:5|ROM CoreAPB3_CAPE_0.CoreAPB3_CAPE_0.iPSELS_raw_8[4:0] (in view: work.CAPE(verilog)) mapped in logic.
@N: MO106 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v":267:2:267:5|Found ROM CoreAPB3_CAPE_0.CoreAPB3_CAPE_0.iPSELS_raw_8[4:0] (in view: work.CAPE(verilog)) with 6 words by 5 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 659MB peak: 659MB)

@N: MO231 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/timebase.v":73:0:73:5|Found counter in view:work.corepwm_timebase_32s_0s_DEFAULT_5FA9D321C0A50A8B39677C(verilog) instance period_cnt[31:0] 
@N: MO231 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/timebase.v":51:0:51:5|Found counter in view:work.corepwm_timebase_32s_0s_DEFAULT_5FA9D321C0A50A8B39677C(verilog) instance prescale_cnt[31:0] 
@N: MF179 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/timebase.v":85:16:85:44|Found 32 by 32 bit equality operator ('==') un1_prescale_reg (in view: work.corepwm_timebase_32s_0s_DEFAULT_5FA9D321C0A50A8B39677C(verilog))
@N: MF179 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/pwm_gen.v":73:12:73:116|Found 32 by 32 bit equality operator ('==') PWM_output_generation\[1\]\.genblk1\.un1_pwm_posedge_reg (in view: work.corepwm_pwm_gen_2s_32s_0_0s_0(verilog))
@N: MF179 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/pwm_gen.v":79:17:79:82|Found 32 by 32 bit equality operator ('==') PWM_output_generation\[1\]\.genblk1\.un1_period_cnt (in view: work.corepwm_pwm_gen_2s_32s_0_0s_0(verilog))
@N: MF179 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/pwm_gen.v":84:17:84:82|Found 32 by 32 bit equality operator ('==') PWM_output_generation\[1\]\.genblk1\.un1_period_cnt_1 (in view: work.corepwm_pwm_gen_2s_32s_0_0s_0(verilog))
@N: MF179 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/pwm_gen.v":73:12:73:116|Found 32 by 32 bit equality operator ('==') PWM_output_generation\[1\]\.genblk1\.un1_pwm_posedge_reg (in view: work.corepwm_pwm_gen_2s_32s_0_0s_DEFAULT_5FA9D321C0A50A8B39677C(verilog))
@N: MF179 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/pwm_gen.v":73:12:73:116|Found 32 by 32 bit equality operator ('==') PWM_output_generation\[2\]\.genblk1\.un1_pwm_posedge_reg (in view: work.corepwm_pwm_gen_2s_32s_0_0s_DEFAULT_5FA9D321C0A50A8B39677C(verilog))
@N: MF179 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/pwm_gen.v":79:17:79:82|Found 32 by 32 bit equality operator ('==') PWM_output_generation\[1\]\.genblk1\.un1_period_cnt (in view: work.corepwm_pwm_gen_2s_32s_0_0s_DEFAULT_5FA9D321C0A50A8B39677C(verilog))
@N: MF179 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/pwm_gen.v":79:17:79:82|Found 32 by 32 bit equality operator ('==') PWM_output_generation\[2\]\.genblk1\.un1_period_cnt (in view: work.corepwm_pwm_gen_2s_32s_0_0s_DEFAULT_5FA9D321C0A50A8B39677C(verilog))
@N: MF179 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/pwm_gen.v":84:17:84:82|Found 32 by 32 bit equality operator ('==') PWM_output_generation\[1\]\.genblk1\.un1_period_cnt_1 (in view: work.corepwm_pwm_gen_2s_32s_0_0s_DEFAULT_5FA9D321C0A50A8B39677C(verilog))
@N: MF179 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/pwm_gen.v":84:17:84:82|Found 32 by 32 bit equality operator ('==') PWM_output_generation\[2\]\.genblk1\.un1_period_cnt_1 (in view: work.corepwm_pwm_gen_2s_32s_0_0s_DEFAULT_5FA9D321C0A50A8B39677C(verilog))
Encoding state machine lnk_m_cs[19:0] (in view: work.G5_APBLINK_MASTER_Z17(verilog))
original code -> new code
   000000 -> 00000000000000000001
   000001 -> 00000000000000000010
   000010 -> 00000000000000000100
   000011 -> 00000000000000001000
   000100 -> 00000000000000010000
   000101 -> 00000000000000100000
   000110 -> 00000000000001000000
   000111 -> 00000000000010000000
   001000 -> 00000000000100000000
   001001 -> 00000000001000000000
   001010 -> 00000000010000000000
   001011 -> 00000000100000000000
   001100 -> 00000001000000000000
   001101 -> 00000010000000000000
   001110 -> 00000100000000000000
   001111 -> 00001000000000000000
   010000 -> 00010000000000000000
   010001 -> 00100000000000000000
   010010 -> 01000000000000000000
   010011 -> 10000000000000000000
@N: MF179 :"/home/student/gateware_projects/gateware/work/libero/component/Actel/SgCore/PF_PCIE/2.0.121/g5_apblink_master.v":120:16:120:47|Found 24 by 24 bit equality operator ('==') un2_match (in view: work.G5_APBLINK_MASTER_Z17(verilog))

Starting factoring (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:24s; Memory used current: 659MB peak: 660MB)

Auto Dissolve of M2_INTERFACE_0 (inst of view:work.M2_INTERFACE(verilog))

Finished factoring (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:25s; Memory used current: 659MB peak: 660MB)

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:28s; Memory used current: 681MB peak: 681MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:29s; Memory used current: 681MB peak: 681MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:30s; Memory used current: 681MB peak: 681MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:30s; Memory used current: 681MB peak: 681MB)


Finished preparing to map (Real Time elapsed 0h:00m:32s; CPU Time elapsed 0h:00m:32s; Memory used current: 681MB peak: 681MB)


Finished technology mapping (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:33s; Memory used current: 681MB peak: 681MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:33s		     7.06ns		1761 /      1601

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:35s; CPU Time elapsed 0h:00m:35s; Memory used current: 681MB peak: 681MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:36s; CPU Time elapsed 0h:00m:36s; Memory used current: 681MB peak: 681MB)


Finished mapping DEFAULT_5FA9D321C0A50A8B39677C
Multiprocessing finished at : Sat Aug 10 20:26:26 2024
Multiprocessing took 0h:00m:42s realtime, 0h:01m:57s cputime

Summary of Compile Points :
*************************** 
Name                               Status     Reason          Start Time                   End Time                     Realtime       CPU Time       Fast Synthesis
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
IHC_SUBSYSTEM                      Mapped     No database     Sat Aug 10 20:25:46 2024     Sat Aug 10 20:26:03 2024     0h:00m:16s     0h:00m:17s     No            
COREAXI4INTERCONNECT_Z9            Mapped     No database     Sat Aug 10 20:25:44 2024     Sat Aug 10 20:26:13 2024     0h:00m:28s     0h:00m:29s     No            
COREAXI4INTERCONNECT_Z19           Mapped     No database     Sat Aug 10 20:25:45 2024     Sat Aug 10 20:26:14 2024     0h:00m:28s     0h:00m:28s     No            
DEFAULT_5FA9D321C0A50A8B39677C     Mapped     No database     Sat Aug 10 20:25:48 2024     Sat Aug 10 20:26:25 2024     0h:00m:37s     0h:00m:37s     No            
====================================================================================================================================================================
Total number of compile points: 4
===================================

Links to Compile point Reports:
******************************
@L: "/home/student/gateware_projects/gateware/work/libero/synthesis/DEFAULT_5FA9D321C0A50A8B39677C/DEFAULT_5FA9D321C0A50A8B39677C.srr"
@L: "/home/student/gateware_projects/gateware/work/libero/synthesis/COREAXI4INTERCONNECT_Z19/COREAXI4INTERCONNECT_Z19.srr"
@L: "/home/student/gateware_projects/gateware/work/libero/synthesis/COREAXI4INTERCONNECT_Z9/COREAXI4INTERCONNECT_Z9.srr"
@L: "/home/student/gateware_projects/gateware/work/libero/synthesis/IHC_SUBSYSTEM/IHC_SUBSYSTEM.srr"

==============================


Start loading CP mapped netlist (Real Time elapsed 0h:00m:44s; CPU Time elapsed 0h:01m:59s; Memory used current: 955MB peak: 1019MB)


Finished loading CP mapped netlist (Real Time elapsed 0h:00m:45s; CPU Time elapsed 0h:02m:00s; Memory used current: 972MB peak: 1019MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:02m:00s; Memory used current: 976MB peak: 1019MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:02m:00s; Memory used current: 976MB peak: 1019MB)


Start Writing Netlists (Real Time elapsed 0h:00m:47s; CPU Time elapsed 0h:02m:01s; Memory used current: 970MB peak: 1019MB)

Writing Analyst data base /home/student/gateware_projects/gateware/work/libero/synthesis/synwork/DEFAULT_5FA9D321C0A50A8B39677C_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:50s; CPU Time elapsed 0h:02m:04s; Memory used current: 970MB peak: 1019MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW156 :"/home/student/gateware_projects/gateware/work/libero/designer/DEFAULT_5FA9D321C0A50A8B39677C/synthesis.fdc":21:0:21:0|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :"/home/student/gateware_projects/gateware/work/libero/designer/DEFAULT_5FA9D321C0A50A8B39677C/synthesis.fdc":22:0:22:0|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :"/home/student/gateware_projects/gateware/work/libero/designer/DEFAULT_5FA9D321C0A50A8B39677C/synthesis.fdc":23:0:23:0|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :"/home/student/gateware_projects/gateware/work/libero/designer/DEFAULT_5FA9D321C0A50A8B39677C/synthesis.fdc":24:0:24:0|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:54s; CPU Time elapsed 0h:02m:09s; Memory used current: 970MB peak: 1019MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:54s; CPU Time elapsed 0h:02m:09s; Memory used current: 970MB peak: 1019MB)


Start final timing analysis (Real Time elapsed 0h:00m:56s; CPU Time elapsed 0h:02m:10s; Memory used current: 970MB peak: 1019MB)

@W: MT246 :"/home/student/gateware_projects/gateware/work/libero/component/work/OSCILLATOR_160MHz/OSCILLATOR_160MHz_0/OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC.v":15:17:15:25|Blackbox OSC_RC160MHZ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"/home/student/gateware_projects/gateware/work/libero/component/work/INIT_MONITOR/INIT_MONITOR_0/INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v":38:53:38:58|Blackbox INIT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock XCVR_0A_REFCLK_P with period 10.00ns 
@N: MT615 |Found clock CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0/DIV_CLK with period 8.00ns 
@N: MT615 |Found clock osc_rc160mhz with period 5.87ns 
@N: MT615 |Found clock CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0 with period 7.51ns 
@N: MT615 |Found clock CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1 with period 7.51ns 
@N: MT615 |Found clock CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT2 with period 7.51ns 
@N: MT615 |Found clock CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3 with period 18.78ns 
@N: MT615 |Found clock CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0/OUT0 with period 191.04ns 


##### START OF TIMING REPORT #####[
# Timing report written on Sat Aug 10 20:26:38 2024
#


Top view:               DEFAULT_5FA9D321C0A50A8B39677C
Requested Frequency:    5.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/student/gateware_projects/gateware/work/libero/designer/DEFAULT_5FA9D321C0A50A8B39677C/synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.757

                                                                                Requested     Estimated      Requested     Estimated                Clock                             Clock           
Starting Clock                                                                  Frequency     Frequency      Period        Period        Slack      Type                              Group           
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0            133.1 MHz     2521.4 MHz     7.512         0.397         7.115      generated (from osc_rc160mhz)     FIC0_clks       
CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1            133.1 MHz     110.8 MHz      7.512         9.026         -0.757     generated (from osc_rc160mhz)     FIC1_clks       
CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT2            133.1 MHz     NA             7.512         NA            NA         generated (from osc_rc160mhz)     FIC2_clks       
CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3            53.3 MHz      114.6 MHz      18.779        8.728         10.051     generated (from osc_rc160mhz)     FIC3_clks       
CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0/OUT0              5.2 MHz       NA             191.041       NA            NA         generated (from osc_rc160mhz)     default_clkgroup
CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0/DIV_CLK     125.0 MHz     NA             8.000         NA            NA         declared                          default_clkgroup
XCVR_0A_REFCLK_P                                                                100.0 MHz     NA             10.000        NA            NA         declared                          default_clkgroup
osc_rc160mhz                                                                    170.4 MHz     NA             5.869         NA            NA         declared                          default_clkgroup
System                                                                          100.0 MHz     247.7 MHz      10.000        4.037         5.963      system                            system_clkgroup 
======================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise  
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                              Ending                                                                |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0  |  7.512       5.963   |  No paths    -      |  No paths    -      |  No paths    -     
System                                                                CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1  |  7.512       5.963   |  No paths    -      |  No paths    -      |  No paths    -     
System                                                                CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3  |  18.779      17.231  |  No paths    -      |  No paths    -      |  No paths    -     
CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0  |  7.512       7.115   |  No paths    -      |  No paths    -      |  No paths    -     
CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1  |  7.512       2.676   |  No paths    -      |  No paths    -      |  3.756       -0.757
CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3  |  18.779      10.051  |  No paths    -      |  No paths    -      |  No paths    -     
====================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                                                                               Arrival          
Instance                                                      Reference                                                                Type     Pin     Net          Time        Slack
                                                              Clock                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_0[0]     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       dff_0[0]     0.257       7.115
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_1[0]     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       dff_1[0]     0.257       7.115
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_2[0]     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       dff_2[0]     0.257       7.115
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_3[0]     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       dff_3[0]     0.257       7.115
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_4[0]     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       dff_4[0]     0.257       7.115
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_5[0]     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       dff_5[0]     0.257       7.115
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_6[0]     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       dff_6[0]     0.257       7.115
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_7[0]     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       dff_7[0]     0.257       7.115
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_8[0]     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       dff_8[0]     0.257       7.115
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_9[0]     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       dff_9[0]     0.257       7.115
======================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                               Starting                                                                                               Required          
Instance                                                       Reference                                                                Type     Pin     Net          Time         Slack
                                                               Clock                                                                                                                    
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_1[0]      CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      D       dff_0[0]     7.512        7.115
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_2[0]      CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      D       dff_1[0]     7.512        7.115
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_3[0]      CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      D       dff_2[0]     7.512        7.115
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_4[0]      CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      D       dff_3[0]     7.512        7.115
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_5[0]      CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      D       dff_4[0]     7.512        7.115
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_6[0]      CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      D       dff_5[0]     7.512        7.115
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_7[0]      CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      D       dff_6[0]     7.512        7.115
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_8[0]      CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      D       dff_7[0]     7.512        7.115
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_9[0]      CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      D       dff_8[0]     7.512        7.115
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_10[0]     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      D       dff_9[0]     7.512        7.115
========================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.512
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.512

    - Propagation time:                      0.397
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.115

    Number of logic level(s):                0
    Starting point:                          CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_0[0] / Q
    Ending point:                            CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_1[0] / D
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=3.756 period=7.512) on pin CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=3.756 period=7.512) on pin CLK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                          Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_0[0]     SLE      Q        Out     0.257     0.257 r     -         
dff_0[0]                                                      Net      -        -       0.139     -           1         
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_1[0]     SLE      D        In      -         0.397 r     -         
========================================================================================================================
Total path delay (propagation time + setup) of 0.397 is 0.257(64.9%) logic and 0.139(35.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                                                                                                               Arrival           
Instance                                    Reference                                                                Type     Pin           Net                                    Time        Slack 
                                            Clock                                                                                                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     PCIE     S_AWREADY     FIC1_INITIATOR_AXI4mslave0_AWREADY     2.174       -0.757
M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     PCIE     S_ARREADY     FIC1_INITIATOR_AXI4mslave0_ARREADY     2.112       -0.755
M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     PCIE     S_RLAST       FIC1_INITIATOR_AXI4mslave0_RLAST       2.211       -0.638
M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     PCIE     S_RVALID      FIC1_INITIATOR_AXI4mslave0_RVALID      2.225       -0.443
M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     PCIE     M_WVALID      PCIE_AXI_0_MASTER_WVALID               2.122       -0.211
M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     PCIE     S_WREADY      FIC1_INITIATOR_AXI4mslave0_WREADY      2.130       -0.177
M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     PCIE     M_RREADY      PCIE_AXI_0_MASTER_RREADY               2.134       -0.153
M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     PCIE     M_ARVALID     PCIE_AXI_0_MASTER_ARVALID              2.121       -0.076
M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     PCIE     M_AWVALID     PCIE_AXI_0_MASTER_AWVALID              2.203       -0.054
M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     PCIE     S_BVALID      FIC1_INITIATOR_AXI4mslave0_BVALID      2.129       -0.033
=====================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                                          Starting                                                                                                                    Required           
Instance                                                                                                                                                                                  Reference                                                                Type     Pin     Net                               Time         Slack 
                                                                                                                                                                                          Clock                                                                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[0]     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.606        -0.757
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[1]     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.606        -0.757
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[2]     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.606        -0.757
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[3]     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.606        -0.757
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[4]     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.606        -0.757
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[5]     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.606        -0.757
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[6]     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.606        -0.757
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[7]     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.606        -0.757
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[8]     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.606        -0.757
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.fifo_nearly_full       CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.606        -0.757
=========================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.756
    - Setup time:                            0.150
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.606

    - Propagation time:                      4.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.757

    Number of logic level(s):                2
    Starting point:                          M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0 / S_AWREADY
    Ending point:                            M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[0] / EN
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1 [falling] (rise=0.000 fall=3.756 period=7.512) on pin AXI_CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=3.756 period=7.512) on pin CLK

Instance / Net                                                                                                                                                                                                Pin           Pin               Arrival     No. of    
Name                                                                                                                                                                                                 Type     Name          Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0                                                                                                                                                              PCIE     S_AWREADY     Out     2.174     2.174 r     -         
FIC1_INITIATOR_AXI4mslave0_AWREADY                                                                                                                                                                   Net      -             -       0.665     -           4         
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     B             In      -         2.839 r     -         
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     Y             Out     0.098     2.937 r     -         
we                                                                                                                                                                                                   Net      -             -       0.902     -           29        
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     A             In      -         3.839 r     -         
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     Y             Out     0.060     3.899 r     -         
entries_in_fifo_2_sqmuxa_i_x2                                                                                                                                                                        Net      -             -       0.465     -           10        
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[0]                SLE      EN            In      -         4.364 r     -         
====================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.513 is 2.482(55.0%) logic and 2.032(45.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.756
    - Setup time:                            0.150
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.606

    - Propagation time:                      4.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.757

    Number of logic level(s):                2
    Starting point:                          M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0 / S_AWREADY
    Ending point:                            M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[1] / EN
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1 [falling] (rise=0.000 fall=3.756 period=7.512) on pin AXI_CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=3.756 period=7.512) on pin CLK

Instance / Net                                                                                                                                                                                                Pin           Pin               Arrival     No. of    
Name                                                                                                                                                                                                 Type     Name          Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0                                                                                                                                                              PCIE     S_AWREADY     Out     2.174     2.174 r     -         
FIC1_INITIATOR_AXI4mslave0_AWREADY                                                                                                                                                                   Net      -             -       0.665     -           4         
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     B             In      -         2.839 r     -         
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     Y             Out     0.098     2.937 r     -         
we                                                                                                                                                                                                   Net      -             -       0.902     -           29        
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     A             In      -         3.839 r     -         
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     Y             Out     0.060     3.899 r     -         
entries_in_fifo_2_sqmuxa_i_x2                                                                                                                                                                        Net      -             -       0.465     -           10        
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[1]                SLE      EN            In      -         4.364 r     -         
====================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.513 is 2.482(55.0%) logic and 2.032(45.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      3.756
    - Setup time:                            0.150
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.606

    - Propagation time:                      4.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.757

    Number of logic level(s):                2
    Starting point:                          M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0 / S_AWREADY
    Ending point:                            M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[2] / EN
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1 [falling] (rise=0.000 fall=3.756 period=7.512) on pin AXI_CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=3.756 period=7.512) on pin CLK

Instance / Net                                                                                                                                                                                                Pin           Pin               Arrival     No. of    
Name                                                                                                                                                                                                 Type     Name          Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0                                                                                                                                                              PCIE     S_AWREADY     Out     2.174     2.174 r     -         
FIC1_INITIATOR_AXI4mslave0_AWREADY                                                                                                                                                                   Net      -             -       0.665     -           4         
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     B             In      -         2.839 r     -         
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     Y             Out     0.098     2.937 r     -         
we                                                                                                                                                                                                   Net      -             -       0.902     -           29        
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     A             In      -         3.839 r     -         
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     Y             Out     0.060     3.899 r     -         
entries_in_fifo_2_sqmuxa_i_x2                                                                                                                                                                        Net      -             -       0.465     -           10        
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[2]                SLE      EN            In      -         4.364 r     -         
====================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.513 is 2.482(55.0%) logic and 2.032(45.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.756
    - Setup time:                            0.150
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.606

    - Propagation time:                      4.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.757

    Number of logic level(s):                2
    Starting point:                          M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0 / S_AWREADY
    Ending point:                            M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[3] / EN
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1 [falling] (rise=0.000 fall=3.756 period=7.512) on pin AXI_CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=3.756 period=7.512) on pin CLK

Instance / Net                                                                                                                                                                                                Pin           Pin               Arrival     No. of    
Name                                                                                                                                                                                                 Type     Name          Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0                                                                                                                                                              PCIE     S_AWREADY     Out     2.174     2.174 r     -         
FIC1_INITIATOR_AXI4mslave0_AWREADY                                                                                                                                                                   Net      -             -       0.665     -           4         
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     B             In      -         2.839 r     -         
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     Y             Out     0.098     2.937 r     -         
we                                                                                                                                                                                                   Net      -             -       0.902     -           29        
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     A             In      -         3.839 r     -         
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     Y             Out     0.060     3.899 r     -         
entries_in_fifo_2_sqmuxa_i_x2                                                                                                                                                                        Net      -             -       0.465     -           10        
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[3]                SLE      EN            In      -         4.364 r     -         
====================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.513 is 2.482(55.0%) logic and 2.032(45.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      3.756
    - Setup time:                            0.150
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.606

    - Propagation time:                      4.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.757

    Number of logic level(s):                2
    Starting point:                          M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0 / S_AWREADY
    Ending point:                            M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[4] / EN
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1 [falling] (rise=0.000 fall=3.756 period=7.512) on pin AXI_CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=3.756 period=7.512) on pin CLK

Instance / Net                                                                                                                                                                                                Pin           Pin               Arrival     No. of    
Name                                                                                                                                                                                                 Type     Name          Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0                                                                                                                                                              PCIE     S_AWREADY     Out     2.174     2.174 r     -         
FIC1_INITIATOR_AXI4mslave0_AWREADY                                                                                                                                                                   Net      -             -       0.665     -           4         
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     B             In      -         2.839 r     -         
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     Y             Out     0.098     2.937 r     -         
we                                                                                                                                                                                                   Net      -             -       0.902     -           29        
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     A             In      -         3.839 r     -         
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     Y             Out     0.060     3.899 r     -         
entries_in_fifo_2_sqmuxa_i_x2                                                                                                                                                                        Net      -             -       0.465     -           10        
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[4]                SLE      EN            In      -         4.364 r     -         
====================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.513 is 2.482(55.0%) logic and 2.032(45.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3
====================================



Starting Points with Worst Slack
********************************

                                                       Starting                                                                                                                                                       Arrival           
Instance                                               Reference                                                                Type     Pin                       Net                                                Time        Slack 
                                                       Clock                                                                                                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PADDR[28]     PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR[28]           1.793       10.051
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PADDR[2]      BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR[2]      1.739       10.142
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PSEL          PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx               1.678       10.222
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PADDR[3]      BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR[3]      1.728       10.360
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PADDR[25]     BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR[25]     1.768       10.610
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PADDR[4]      BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR[4]      1.744       10.670
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PADDR[26]     APB_ARBITER_0_APB_MASTER_low_PADDR[26]             1.762       10.679
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PADDR[5]      BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR[5]      1.731       10.752
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PADDR[10]     BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR[10]     1.772       10.768
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PADDR[27]     APB_ARBITER_0_APB_MASTER_low_PADDR[27]             1.796       10.772
========================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                                                                                                                   Required           
Instance                                               Reference                                                                Type     Pin                        Net                                           Time         Slack 
                                                       Clock                                                                                                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[21]     PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[21]     18.779       10.051
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[22]     PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[22]     18.779       10.051
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[23]     PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[23]     18.779       10.051
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[24]     PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[24]     18.779       10.051
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[25]     PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[25]     18.779       10.051
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[26]     PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[26]     18.779       10.051
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[27]     PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[27]     18.779       10.051
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[28]     PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[28]     18.779       10.051
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[29]     PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[29]     18.779       10.051
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[0]      PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[0]      18.779       10.142
=====================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      18.779
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         18.779

    - Propagation time:                      8.728
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 10.051

    Number of logic level(s):                8
    Starting point:                          BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS / FIC_3_APB_M_PADDR[28]
    Ending point:                            BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS / FIC_3_APB_M_PRDATA[21]
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3 [rising] (rise=0.000 fall=9.390 period=18.779) on pin FIC_3_PCLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3 [rising] (rise=0.000 fall=9.390 period=18.779) on pin FIC_3_PCLK

Instance / Net                                                                                     Pin                        Pin               Arrival     No. of    
Name                                                                                      Type     Name                       Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS                                        MSS      FIC_3_APB_M_PADDR[28]      Out     1.793     1.793 f     -         
PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR[28]                                                  Net      -                          -       0.645     -           3         
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS_RNI7SHRD                               CFG3     C                          In      -         2.438 f     -         
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS_RNI7SHRD                               CFG3     Y                          Out     0.154     2.592 r     -         
N_3_0                                                                                     Net      -                          -       0.645     -           3         
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS_RNIEO3NR_2                             CFG4     B                          In      -         3.237 r     -         
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS_RNIEO3NR_2                             CFG4     Y                          Out     0.098     3.335 r     -         
BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PSELx                                                Net      -                          -       0.701     -           6         
CAPE_inst_0.CoreAPB3_CAPE_0.CoreAPB3_CAPE_0.iPSELS_0_a2[2]                                CFG4     D                          In      -         4.037 r     -         
CAPE_inst_0.CoreAPB3_CAPE_0.CoreAPB3_CAPE_0.iPSELS_0_a2[2]                                CFG4     Y                          Out     0.198     4.234 r     -         
CoreAPB3_CAPE_0_APBmslave2_PSELx                                                          Net      -                          -       0.781     -           11        
CAPE_inst_0.CoreAPB3_CAPE_0.CoreAPB3_CAPE_0.u_mux_p_to_b3.PSELSBUS_0_a2_RNI4QSN7_0[0]     CFG3     B                          In      -         5.016 r     -         
CAPE_inst_0.CoreAPB3_CAPE_0.CoreAPB3_CAPE_0.u_mux_p_to_b3.PSELSBUS_0_a2_RNI4QSN7_0[0]     CFG3     Y                          Out     0.103     5.119 f     -         
iPRDATA30                                                                                 Net      -                          -       0.921     -           23        
CAPE_inst_0.CoreAPB3_CAPE_0.CoreAPB3_CAPE_0.u_mux_p_to_b3.PRDATA_0_iv_0_a4_0[16]          CFG2     A                          In      -         6.041 f     -         
CAPE_inst_0.CoreAPB3_CAPE_0.CoreAPB3_CAPE_0.u_mux_p_to_b3.PRDATA_0_iv_0_a4_0[16]          CFG2     Y                          Out     0.056     6.097 f     -         
N_324                                                                                     Net      -                          -       0.751     -           9         
BVF_RISCV_SUBSYSTEM_inst_0.FIC3_INITIATOR_inst_0.FIC3_INITIATOR_0.PRDATAS1_m_1[21]        CFG4     C                          In      -         6.848 f     -         
BVF_RISCV_SUBSYSTEM_inst_0.FIC3_INITIATOR_inst_0.FIC3_INITIATOR_0.PRDATAS1_m_1[21]        CFG4     Y                          Out     0.154     7.002 r     -         
PRDATAS1_m_1[21]                                                                          Net      -                          -       0.139     -           1         
BVF_RISCV_SUBSYSTEM_inst_0.FIC3_INITIATOR_inst_0.FIC3_INITIATOR_0.PRDATAS1_m[21]          CFG4     B                          In      -         7.141 r     -         
BVF_RISCV_SUBSYSTEM_inst_0.FIC3_INITIATOR_inst_0.FIC3_INITIATOR_0.PRDATAS1_m[21]          CFG4     Y                          Out     0.103     7.244 f     -         
PRDATAS1_m[21]                                                                            Net      -                          -       0.139     -           1         
BVF_RISCV_SUBSYSTEM_inst_0.APB_ARBITER_0.in_prdata[21]                                    CFG4     D                          In      -         7.383 f     -         
BVF_RISCV_SUBSYSTEM_inst_0.APB_ARBITER_0.in_prdata[21]                                    CFG4     Y                          Out     0.226     7.610 f     -         
PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[21]                                                 Net      -                          -       1.119     -           1         
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS                                        MSS      FIC_3_APB_M_PRDATA[21]     In      -         8.728 f     -         
======================================================================================================================================================================
Total path delay (propagation time + setup) of 8.728 is 2.885(33.1%) logic and 5.843(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                  Starting                                                      Arrival          
Instance                                                          Reference     Type     Pin               Net                  Time        Slack
                                                                  Clock                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0.INIT_MONITOR_0.INIT_MONITOR_0.I_INIT     System        INIT     UIC_INIT_DONE     DEVICE_INIT_DONE     0.000       5.963
=================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                              Starting                                                   Required          
Instance                                                      Reference     Type     Pin     Net                         Time         Slack
                                                              Clock                                                                        
-------------------------------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0.FIC_1_RESET.CORERESET_0.dff_0[0]     System        SLE      ALn     un1_INTERNAL_RST_arst_i     7.488        5.963
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_0[0]     System        SLE      ALn     un1_INTERNAL_RST_arst_i     7.488        5.963
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_1[0]     System        SLE      ALn     un1_INTERNAL_RST_arst_i     7.488        5.963
CLOCKS_AND_RESETS_inst_0.FIC_1_RESET.CORERESET_0.dff_1[0]     System        SLE      ALn     un1_INTERNAL_RST_arst_i     7.488        5.963
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_2[0]     System        SLE      ALn     un1_INTERNAL_RST_arst_i     7.488        5.963
CLOCKS_AND_RESETS_inst_0.FIC_1_RESET.CORERESET_0.dff_2[0]     System        SLE      ALn     un1_INTERNAL_RST_arst_i     7.488        5.963
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_3[0]     System        SLE      ALn     un1_INTERNAL_RST_arst_i     7.488        5.963
CLOCKS_AND_RESETS_inst_0.FIC_1_RESET.CORERESET_0.dff_3[0]     System        SLE      ALn     un1_INTERNAL_RST_arst_i     7.488        5.963
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_4[0]     System        SLE      ALn     un1_INTERNAL_RST_arst_i     7.488        5.963
CLOCKS_AND_RESETS_inst_0.FIC_1_RESET.CORERESET_0.dff_4[0]     System        SLE      ALn     un1_INTERNAL_RST_arst_i     7.488        5.963
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.512
    - Setup time:                            0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.488

    - Propagation time:                      1.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.963

    Number of logic level(s):                1
    Starting point:                          CLOCKS_AND_RESETS_inst_0.INIT_MONITOR_0.INIT_MONITOR_0.I_INIT / UIC_INIT_DONE
    Ending point:                            CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_0[0] / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=3.756 period=7.512) on pin CLK

Instance / Net                                                             Pin               Pin               Arrival     No. of    
Name                                                              Type     Name              Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0.INIT_MONITOR_0.INIT_MONITOR_0.I_INIT     INIT     UIC_INIT_DONE     Out     0.000     0.000 f     -         
DEVICE_INIT_DONE                                                  Net      -                 -       0.139     -           1         
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.un1_D            CFG3     B                 In      -         0.139 f     -         
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.un1_D            CFG3     Y                 Out     0.091     0.231 f     -         
un1_INTERNAL_RST_arst_i                                           Net      -                 -       1.294     -           49        
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_0[0]         SLE      ALn               In      -         1.525 f     -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 1.548 is 0.115(7.4%) logic and 1.434(92.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
@W: MT447 :"/home/student/gateware_projects/gateware/work/libero/designer/DEFAULT_5FA9D321C0A50A8B39677C/synthesis.fdc":18:0:18:0|Timing constraint (to [get_pins { M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.INTERRUPT[0] M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.INTERRUPT[1] M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.INTERRUPT[2] M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.INTERRUPT[3] M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.INTERRUPT[4] M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.INTERRUPT[5] M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.INTERRUPT[6] M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.INTERRUPT[7] M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.WAKEREQ M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.MPERST_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"/home/student/gateware_projects/gateware/work/libero/designer/DEFAULT_5FA9D321C0A50A8B39677C/synthesis.fdc":19:0:19:0|Timing constraint (from [get_pins { M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.TL_CLK }]) (false path) was not applied to the design because the from list is incorrect: it contains no clock, primary input, sequential cell, or sequential cell clock pin 
None

Finished final timing analysis (Real Time elapsed 0h:00m:56s; CPU Time elapsed 0h:02m:11s; Memory used current: 970MB peak: 1019MB)


Finished timing report (Real Time elapsed 0h:00m:56s; CPU Time elapsed 0h:02m:11s; Memory used current: 970MB peak: 1019MB)

---------------------------------------
Resource Usage Report for DEFAULT_5FA9D321C0A50A8B39677C 

Mapping to part: mpfs025tfcvg484std
Cell usage:
AND2            3 uses
AND4            1 use
CLKINT          11 uses
ICB_CLKDIV      1 use
ICB_NGMUX       1 use
INIT            1 use
INV             2 uses
MSS             1 use
OSC_RC160MHZ    1 use
PCIE            1 use
PCIE_COMMON     1 use
PLL             2 uses
TX_PLL          1 use
XCVR_APB_LINK   1 use
XCVR_PIPE_AXI0  1 use
XCVR_PIPE_AXI1  1 use
XCVR_REF_CLK    1 use
CFG1           9 uses
CFG2           519 uses
CFG3           1907 uses
CFG4           1738 uses

Carry cells:
ARI1            850 uses - used for arithmetic functions
ARI1            902 uses - used for Wide-Mux implementation
Total ARI1      1752 uses


Sequential Cells: 
SLE            6614 uses

DSP Blocks:    0 of 68 (0%)

I/O ports: 191
I/O primitives: 175
BIBUF          105 uses
BIBUF_DIFF     4 uses
INBUF          16 uses
INBUF_DIFF     3 uses
OUTBUF         44 uses
OUTBUF_DIFF    3 uses


Global Clock Buffers: 11

RAM/ROM usage summary
Total Block RAMs (RAM64x12) : 16 of 204 (7%)

Total LUTs:    5925

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 192; LUTs = 192;
RAM1K20  Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA     Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  6614 + 192 + 0 + 0 = 6806;
Total number of LUTs after P&R:  5925 + 192 + 0 + 0 = 6117;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:56s; CPU Time elapsed 0h:02m:11s; Memory used current: 881MB peak: 1019MB)

Process took 0h:00m:56s realtime, 0h:02m:11s cputime
# Sat Aug 10 20:26:38 2024

###########################################################]
