# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../divtest2.srcs/sources_1/imports/new/caveman_division.vhd" \
"../../../../divtest2.srcs/sim_1/new/div_tb.vhd" \

# Do not sort compile order
nosort
