$date
	Mon Feb 16 00:16:38 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cpu_tb $end
$var wire 64 ! ila_debug_data [63:0] $end
$var wire 9 " i_mem_addr_o [8:0] $end
$var wire 1 # d_mem_wen_o $end
$var wire 64 $ d_mem_data_o [63:0] $end
$var wire 8 % d_mem_addr_o [7:0] $end
$var wire 1 & cpu_done $end
$var parameter 32 ' CLK_PERIOD $end
$var parameter 32 ( D_MEM_DEPTH $end
$var parameter 32 ) I_MEM_DEPTH $end
$var parameter 32 * NOP $end
$var parameter 3 + R0 $end
$var parameter 3 , R1 $end
$var parameter 3 - R2 $end
$var parameter 3 . R3 $end
$var reg 1 / clk $end
$var reg 64 0 d_mem_data_i [63:0] $end
$var reg 32 1 i_mem_data_i [31:0] $end
$var reg 5 2 ila_debug_sel [4:0] $end
$var reg 1 3 rst_n $end
$var integer 32 4 cycle_cnt [31:0] $end
$var integer 32 5 error_cnt [31:0] $end
$var integer 32 6 i [31:0] $end
$var integer 32 7 k [31:0] $end
$scope function build_instr $end
$var reg 1 8 mw $end
$var reg 3 9 r0 [2:0] $end
$var reg 3 : r1 [2:0] $end
$var reg 3 ; rd [2:0] $end
$var reg 1 < rw $end
$upscope $end
$scope module u_cpu $end
$var wire 1 / clk $end
$var wire 64 = d_mem_data_i [63:0] $end
$var wire 64 > d_mem_data_o [63:0] $end
$var wire 1 # d_mem_wen_o $end
$var wire 9 ? i_mem_addr_o [8:0] $end
$var wire 32 @ i_mem_data_i [31:0] $end
$var wire 5 A ila_debug_sel [4:0] $end
$var wire 32 B instr_if [31:0] $end
$var wire 1 C pc_en $end
$var wire 3 D reg_write_addr [2:0] $end
$var wire 64 E reg_write_data [63:0] $end
$var wire 1 F reg_write_en $end
$var wire 1 3 rst_n $end
$var wire 1 G reg_write_wb $end
$var wire 1 H reg_write_mem $end
$var wire 1 I reg_write_id $end
$var wire 1 J reg_write_ex $end
$var wire 3 K rdaddr_wb [2:0] $end
$var wire 3 L rdaddr_mem [2:0] $end
$var wire 3 M rdaddr_id [2:0] $end
$var wire 3 N rdaddr_ex [2:0] $end
$var wire 3 O r1addr_id [2:0] $end
$var wire 64 P r1_out_mem [63:0] $end
$var wire 64 Q r1_out_id [63:0] $end
$var wire 64 R r1_out_ex [63:0] $end
$var wire 3 S r0addr_id [2:0] $end
$var wire 64 T r0_out_mem [63:0] $end
$var wire 64 U r0_out_id [63:0] $end
$var wire 64 V r0_out_ex [63:0] $end
$var wire 9 W pc_if [8:0] $end
$var wire 1 X mem_write_mem $end
$var wire 1 Y mem_write_id $end
$var wire 1 Z mem_write_ex $end
$var wire 32 [ instr_id [31:0] $end
$var wire 64 \ debug_reg_out [63:0] $end
$var wire 8 ] d_mem_addr_o [7:0] $end
$var wire 1 & cpu_done $end
$var reg 64 ^ ila_debug_data [63:0] $end
$scope module ex_mem_reg $end
$var wire 133 _ D [132:0] $end
$var wire 1 / clk $end
$var wire 1 ` en $end
$var wire 1 3 rst_n $end
$var parameter 36 a NUM_REG $end
$var reg 133 b Q [132:0] $end
$upscope $end
$scope module id_ex_reg $end
$var wire 133 c D [132:0] $end
$var wire 1 / clk $end
$var wire 1 d en $end
$var wire 1 3 rst_n $end
$var parameter 36 e NUM_REG $end
$var reg 133 f Q [132:0] $end
$upscope $end
$scope module if_id_reg $end
$var wire 32 g D [31:0] $end
$var wire 1 / clk $end
$var wire 1 h en $end
$var wire 1 3 rst_n $end
$var parameter 32 i NUM_REG $end
$var reg 32 j Q [31:0] $end
$upscope $end
$scope module mem_wb_reg $end
$var wire 4 k D [3:0] $end
$var wire 1 / clk $end
$var wire 1 l en $end
$var wire 1 3 rst_n $end
$var parameter 33 m NUM_REG $end
$var reg 4 n Q [3:0] $end
$upscope $end
$scope module u_pc $end
$var wire 1 / clk $end
$var wire 1 C en $end
$var wire 1 3 rst_n $end
$var reg 9 o pc_out [8:0] $end
$upscope $end
$scope module u_regfile $end
$var wire 1 / clk $end
$var wire 3 p ila_cpu_reg_addr [2:0] $end
$var wire 64 q ila_cpu_reg_data [63:0] $end
$var wire 3 r r0addr [2:0] $end
$var wire 64 s r0data [63:0] $end
$var wire 3 t r1addr [2:0] $end
$var wire 64 u r1data [63:0] $end
$var wire 3 v waddr [2:0] $end
$var wire 64 w wdata [63:0] $end
$var wire 1 F wena $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 m
b100000 i
b10000101 e
b10000101 a
b11 .
b10 -
b1 ,
b0 +
b0 *
b1000000 )
b1000000 (
b1010 '
$end
#0
$dumpvars
b100 w
b0 v
b0 u
b0 t
b0 s
b0 r
b0 q
b0 p
b0 o
b0 n
1l
b0 k
b0 j
1h
b1000000010000000000000000000000 g
b0 f
1d
b0 c
b0 b
1`
b0 _
b0 ^
b0 ]
b0 \
b0 [
0Z
0Y
0X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
0J
0I
0H
0G
0F
b100 E
b0 D
1C
b1000000010000000000000000000000 B
b0 A
b1000000010000000000000000000000 @
b0 ?
b0 >
b100 =
0<
b0 ;
b11 :
b10 9
18
b1000 7
b1000000 6
b0 5
b0 4
03
b0 2
b1000000010000000000000000000000 1
b100 0
0/
0&
b0 %
b0 $
0#
b0 "
b0 !
$end
#5000
1/
#10000
0/
#15000
1/
#20000
0/
#25000
1/
#30000
13
0/
#35000
b1000000011000000000000000000000 B
b1000000011000000000000000000000 g
b1000000011000000000000000000000 1
b1000000011000000000000000000000 @
b10 M
b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 c
1I
b1 !
b1 ^
b1 "
b1 ?
b1 W
b1 o
b1000000010000000000000000000000 [
b1000000010000000000000000000000 j
1/
#40000
0/
#45000
b10 N
b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 _
1J
b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 c
b11 M
b10 !
b10 ^
b0 B
b0 g
b0 1
b0 @
b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 f
b1000000011000000000000000000000 [
b1000000011000000000000000000000 j
b10 "
b10 ?
b10 W
b10 o
1/
#50000
0/
#55000
b0 M
b0 c
0I
b11 !
b11 ^
b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 _
b11 N
b10 L
b1010 k
1H
b11 "
b11 ?
b11 W
b11 o
b0 [
b0 j
b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 f
b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 b
1/
#60000
0/
#65000
b10 D
b10 v
b10 K
1F
1G
b1011 k
b11 L
b0 N
b0 _
0J
b100 !
b100 ^
b1010 n
b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 b
b0 f
b100 "
b100 ?
b100 W
b100 o
1/
#70000
0/
#75000
b101 !
b101 ^
b10010011000000000000000000000000 B
b10010011000000000000000000000000 g
b10010011000000000000000000000000 1
b10010011000000000000000000000000 @
b0 L
b0 k
0H
b11 D
b11 v
b11 K
b101 "
b101 ?
b101 W
b101 o
b0 b
b1011 n
1/
#80000
0/
#85000
b0 D
b0 v
b0 K
0F
0G
b100 Q
b100 u
b10 O
b10 t
b100 U
b100 s
b11 S
b11 r
b100000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100000 c
1Y
b110 !
b110 ^
b0 B
b0 g
b0 1
b0 @
b0 n
b10010011000000000000000000000000 [
b10010011000000000000000000000000 j
b110 "
b110 ?
b110 W
b110 o
1/
#90000
0/
#95000
b0 Q
b0 u
b0 O
b0 t
b0 U
b0 s
b0 S
b0 r
b0 c
0Y
b111 !
b111 ^
b100 R
b100 V
b100000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100000 _
1Z
b111 "
b111 ?
b111 W
b111 o
b0 [
b0 j
b100000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100000 f
1/
#100000
0/
#105000
b1100100 E
b1100100 w
b1100100 0
b1100100 =
b100 %
b100 ]
b100 $
b100 >
b100 P
b100 T
1#
1X
b0 R
b0 V
b0 _
0Z
b1000 !
b1000 ^
b100000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100000 b
b0 f
b1000 "
b1000 ?
b1000 W
b1000 o
1/
#110000
0/
#115000
b0 %
b0 ]
b1001 !
b1001 ^
b0 $
b0 >
b0 P
b0 T
0#
0X
b100 E
b100 w
b100 0
b100 =
b1001 "
b1001 ?
b1001 W
b1001 o
b0 b
1/
#120000
0/
#125000
b1010 !
b1010 ^
b1010 "
b1010 ?
b1010 W
b1010 o
1/
#130000
0/
#135000
b1011 !
b1011 ^
b1011 "
b1011 ?
b1011 W
b1011 o
1/
#140000
0/
#145000
b1100 !
b1100 ^
b1100 "
b1100 ?
b1100 W
b1100 o
1/
#150000
0/
#155000
b1101 !
b1101 ^
b1101 "
b1101 ?
b1101 W
b1101 o
1/
#160000
0/
#165000
b1110 !
b1110 ^
b1110 "
b1110 ?
b1110 W
b1110 o
1/
#170000
0/
#175000
b1111 !
b1111 ^
b1111 "
b1111 ?
b1111 W
b1111 o
1/
#180000
0/
#185000
b10000 !
b10000 ^
b10000 "
b10000 ?
b10000 W
b10000 o
1/
#190000
0/
#195000
b10001 !
b10001 ^
b10001 "
b10001 ?
b10001 W
b10001 o
1/
#200000
0/
#205000
b10010 !
b10010 ^
b10010 "
b10010 ?
b10010 W
b10010 o
1/
#210000
0/
#215000
b10011 !
b10011 ^
b10011 "
b10011 ?
b10011 W
b10011 o
1/
#220000
0/
#225000
b10100 "
b10100 ?
b10100 W
b10100 o
b100 !
b100 ^
b100 \
b100 q
b10 p
b10010 2
b10010 A
1/
#226000
b11 p
b10011 2
b10011 A
#227000
b0 !
b0 ^
b0 \
b0 q
b0 p
b10000 2
b10000 A
#228000
