{"vcs1":{"timestamp_begin":1731325252.787312911, "rt":3.34, "ut":1.85, "st":0.21}}
{"vcselab":{"timestamp_begin":1731325256.189194952, "rt":1.21, "ut":0.27, "st":0.13}}
{"link":{"timestamp_begin":1731325257.475652613, "rt":0.39, "ut":0.18, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731325252.237086674}
{"VCS_COMP_START_TIME": 1731325252.237086674}
{"VCS_COMP_END_TIME": 1731325262.929304820}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 336420}}
{"stitch_vcselab": {"peak_mem": 231564}}
