TimeQuest Timing Analyzer report for snes_cast
Sun Jun 28 20:29:02 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Setup: 'FTDI_clk'
 15. Slow 1200mV 85C Model Hold: 'clk'
 16. Slow 1200mV 85C Model Hold: 'FTDI_clk'
 17. Slow 1200mV 85C Model Recovery: 'FTDI_clk'
 18. Slow 1200mV 85C Model Recovery: 'clk'
 19. Slow 1200mV 85C Model Removal: 'FTDI_clk'
 20. Slow 1200mV 85C Model Removal: 'clk'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'FTDI_clk'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Propagation Delay
 28. Minimum Propagation Delay
 29. MTBF Summary
 30. Synchronizer Summary
 31. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 32. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 33. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 34. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 35. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 36. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 37. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 38. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 39. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
 59. Slow 1200mV 0C Model Fmax Summary
 60. Slow 1200mV 0C Model Setup Summary
 61. Slow 1200mV 0C Model Hold Summary
 62. Slow 1200mV 0C Model Recovery Summary
 63. Slow 1200mV 0C Model Removal Summary
 64. Slow 1200mV 0C Model Minimum Pulse Width Summary
 65. Slow 1200mV 0C Model Setup: 'clk'
 66. Slow 1200mV 0C Model Setup: 'FTDI_clk'
 67. Slow 1200mV 0C Model Hold: 'FTDI_clk'
 68. Slow 1200mV 0C Model Hold: 'clk'
 69. Slow 1200mV 0C Model Recovery: 'FTDI_clk'
 70. Slow 1200mV 0C Model Recovery: 'clk'
 71. Slow 1200mV 0C Model Removal: 'FTDI_clk'
 72. Slow 1200mV 0C Model Removal: 'clk'
 73. Slow 1200mV 0C Model Minimum Pulse Width: 'FTDI_clk'
 74. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 75. Setup Times
 76. Hold Times
 77. Clock to Output Times
 78. Minimum Clock to Output Times
 79. Propagation Delay
 80. Minimum Propagation Delay
 81. MTBF Summary
 82. Synchronizer Summary
 83. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 84. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 85. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 86. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 87. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 88. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 89. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 90. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 91. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 92. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 93. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 94. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 95. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 96. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 97. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 98. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 99. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
100. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
101. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
102. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
103. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
104. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
105. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
106. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
107. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
108. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
109. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
110. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
111. Fast 1200mV 0C Model Setup Summary
112. Fast 1200mV 0C Model Hold Summary
113. Fast 1200mV 0C Model Recovery Summary
114. Fast 1200mV 0C Model Removal Summary
115. Fast 1200mV 0C Model Minimum Pulse Width Summary
116. Fast 1200mV 0C Model Setup: 'clk'
117. Fast 1200mV 0C Model Setup: 'FTDI_clk'
118. Fast 1200mV 0C Model Hold: 'clk'
119. Fast 1200mV 0C Model Hold: 'FTDI_clk'
120. Fast 1200mV 0C Model Recovery: 'FTDI_clk'
121. Fast 1200mV 0C Model Recovery: 'clk'
122. Fast 1200mV 0C Model Removal: 'FTDI_clk'
123. Fast 1200mV 0C Model Removal: 'clk'
124. Fast 1200mV 0C Model Minimum Pulse Width: 'FTDI_clk'
125. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
126. Setup Times
127. Hold Times
128. Clock to Output Times
129. Minimum Clock to Output Times
130. Propagation Delay
131. Minimum Propagation Delay
132. MTBF Summary
133. Synchronizer Summary
134. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
135. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
136. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
137. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
138. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
139. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
140. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
141. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
142. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
143. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
144. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
145. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
146. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
147. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
148. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
149. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
150. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
151. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
152. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
153. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
154. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
155. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
156. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
157. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
158. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
159. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
160. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
161. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
162. Multicorner Timing Analysis Summary
163. Setup Times
164. Hold Times
165. Clock to Output Times
166. Minimum Clock to Output Times
167. Propagation Delay
168. Minimum Propagation Delay
169. Board Trace Model Assignments
170. Input Transition Times
171. Signal Integrity Metrics (Slow 1200mv 0c Model)
172. Signal Integrity Metrics (Slow 1200mv 85c Model)
173. Signal Integrity Metrics (Fast 1200mv 0c Model)
174. Setup Transfers
175. Hold Transfers
176. Recovery Transfers
177. Removal Transfers
178. Report TCCS
179. Report RSKM
180. Unconstrained Paths
181. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name      ; snes_cast                                           ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE22F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; snes_cast.sdc ; OK     ; Sun Jun 28 20:28:58 2015 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; clk        ; Base ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }      ;
; FTDI_clk   ; Base ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FTDI_clk } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 144.55 MHz ; 144.55 MHz      ; clk        ;      ;
; 144.84 MHz ; 144.84 MHz      ; FTDI_clk   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+-------+------------------+
; Clock    ; Slack ; End Point TNS    ;
+----------+-------+------------------+
; clk      ; 3.082 ; 0.000            ;
; FTDI_clk ; 3.096 ; 0.000            ;
+----------+-------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; clk      ; 0.445 ; 0.000           ;
; FTDI_clk ; 0.454 ; 0.000           ;
+----------+-------+-----------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+-------+---------------------+
; Clock    ; Slack ; End Point TNS       ;
+----------+-------+---------------------+
; FTDI_clk ; 4.638 ; 0.000               ;
; clk      ; 4.904 ; 0.000               ;
+----------+-------+---------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; FTDI_clk ; 3.852 ; 0.000              ;
; clk      ; 4.331 ; 0.000              ;
+----------+-------+--------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+-------+--------------------------------+
; Clock    ; Slack ; End Point TNS                  ;
+----------+-------+--------------------------------+
; FTDI_clk ; 4.642 ; 0.000                          ;
; clk      ; 4.686 ; 0.000                          ;
+----------+-------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.082 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.296      ; 7.282      ;
; 3.082 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.296      ; 7.282      ;
; 3.083 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.303      ; 7.288      ;
; 3.109 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.325      ; 7.284      ;
; 3.109 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.325      ; 7.284      ;
; 3.110 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.332      ; 7.290      ;
; 3.118 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.288      ; 7.238      ;
; 3.118 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.288      ; 7.238      ;
; 3.119 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.295      ; 7.244      ;
; 3.294 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~porta_we_reg        ; clk          ; clk         ; 10.000       ; 0.286      ; 7.060      ;
; 3.294 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~porta_address_reg0  ; clk          ; clk         ; 10.000       ; 0.286      ; 7.060      ;
; 3.295 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~porta_datain_reg0   ; clk          ; clk         ; 10.000       ; 0.293      ; 7.066      ;
; 3.317 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.296      ; 7.047      ;
; 3.317 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.296      ; 7.047      ;
; 3.318 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.303      ; 7.053      ;
; 3.344 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.325      ; 7.049      ;
; 3.344 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.325      ; 7.049      ;
; 3.345 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.332      ; 7.055      ;
; 3.347 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.297      ; 7.018      ;
; 3.347 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.297      ; 7.018      ;
; 3.348 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.304      ; 7.024      ;
; 3.353 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.288      ; 7.003      ;
; 3.353 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.288      ; 7.003      ;
; 3.354 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.295      ; 7.009      ;
; 3.356 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.296      ; 7.008      ;
; 3.356 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.296      ; 7.008      ;
; 3.357 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.303      ; 7.014      ;
; 3.367 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.291      ; 6.992      ;
; 3.367 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.291      ; 6.992      ;
; 3.368 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.298      ; 6.998      ;
; 3.382 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.290      ; 6.976      ;
; 3.382 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.290      ; 6.976      ;
; 3.383 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.297      ; 6.982      ;
; 3.385 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~porta_we_reg        ; clk          ; clk         ; 10.000       ; 0.288      ; 6.971      ;
; 3.385 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~porta_address_reg0  ; clk          ; clk         ; 10.000       ; 0.288      ; 6.971      ;
; 3.386 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~porta_datain_reg0   ; clk          ; clk         ; 10.000       ; 0.295      ; 6.977      ;
; 3.401 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a10~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.289      ; 6.956      ;
; 3.401 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a10~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.289      ; 6.956      ;
; 3.402 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a10~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.296      ; 6.962      ;
; 3.406 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.294      ; 6.956      ;
; 3.406 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.294      ; 6.956      ;
; 3.407 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.301      ; 6.962      ;
; 3.429 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a22~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.289      ; 6.928      ;
; 3.429 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a22~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.289      ; 6.928      ;
; 3.430 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a22~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.296      ; 6.934      ;
; 3.433 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.323      ; 6.958      ;
; 3.433 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.323      ; 6.958      ;
; 3.434 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.330      ; 6.964      ;
; 3.442 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.286      ; 6.912      ;
; 3.442 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.286      ; 6.912      ;
; 3.443 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.293      ; 6.918      ;
; 3.455 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.281      ; 6.894      ;
; 3.455 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.281      ; 6.894      ;
; 3.456 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.288      ; 6.900      ;
; 3.490 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a31~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.315      ; 6.893      ;
; 3.490 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a31~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.315      ; 6.893      ;
; 3.491 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a31~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.322      ; 6.899      ;
; 3.516 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.294      ; 6.846      ;
; 3.516 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.294      ; 6.846      ;
; 3.517 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.301      ; 6.852      ;
; 3.518 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a24~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.319      ; 6.869      ;
; 3.518 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a24~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.319      ; 6.869      ;
; 3.519 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a24~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.326      ; 6.875      ;
; 3.521 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a25~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.323      ; 6.870      ;
; 3.521 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a25~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.323      ; 6.870      ;
; 3.522 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a25~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.330      ; 6.876      ;
; 3.529 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~porta_we_reg        ; clk          ; clk         ; 10.000       ; 0.286      ; 6.825      ;
; 3.529 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~porta_address_reg0  ; clk          ; clk         ; 10.000       ; 0.286      ; 6.825      ;
; 3.530 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~porta_datain_reg0   ; clk          ; clk         ; 10.000       ; 0.293      ; 6.831      ;
; 3.543 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.323      ; 6.848      ;
; 3.543 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.323      ; 6.848      ;
; 3.544 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.330      ; 6.854      ;
; 3.552 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.286      ; 6.802      ;
; 3.552 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.286      ; 6.802      ;
; 3.553 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.293      ; 6.808      ;
; 3.582 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.297      ; 6.783      ;
; 3.582 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.297      ; 6.783      ;
; 3.583 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.304      ; 6.789      ;
; 3.591 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.296      ; 6.773      ;
; 3.591 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.296      ; 6.773      ;
; 3.592 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.303      ; 6.779      ;
; 3.594 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[0] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.296      ; 6.770      ;
; 3.594 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[0] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.296      ; 6.770      ;
; 3.595 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[0] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.303      ; 6.776      ;
; 3.602 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.291      ; 6.757      ;
; 3.602 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.291      ; 6.757      ;
; 3.603 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.298      ; 6.763      ;
; 3.611 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a30~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.314      ; 6.771      ;
; 3.611 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a30~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.314      ; 6.771      ;
; 3.612 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a30~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.321      ; 6.777      ;
; 3.617 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.290      ; 6.741      ;
; 3.617 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.290      ; 6.741      ;
; 3.618 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~porta_we_reg        ; clk          ; clk         ; 10.000       ; 0.284      ; 6.734      ;
; 3.618 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~porta_address_reg0  ; clk          ; clk         ; 10.000       ; 0.284      ; 6.734      ;
; 3.618 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.297      ; 6.747      ;
; 3.619 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~porta_datain_reg0   ; clk          ; clk         ; 10.000       ; 0.291      ; 6.740      ;
; 3.620 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~porta_we_reg        ; clk          ; clk         ; 10.000       ; 0.288      ; 6.736      ;
; 3.620 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~porta_address_reg0  ; clk          ; clk         ; 10.000       ; 0.288      ; 6.736      ;
; 3.621 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[0] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.325      ; 6.772      ;
; 3.621 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[0] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.325      ; 6.772      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'FTDI_clk'                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.096 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a3~portb_address_reg0    ; FTDI_data[3]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.423     ; 6.502      ;
; 3.241 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a1~portb_address_reg0    ; FTDI_data[1]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.423     ; 6.357      ;
; 3.269 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~portb_address_reg0    ; FTDI_data[5]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.412     ; 6.340      ;
; 3.327 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~portb_address_reg0   ; FTDI_data[3]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.432     ; 6.262      ;
; 3.331 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~portb_address_reg0   ; FTDI_data[7]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.398     ; 6.292      ;
; 3.378 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a9~portb_address_reg0    ; FTDI_data[1]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.425     ; 6.218      ;
; 3.380 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a0~portb_address_reg0    ; FTDI_data[0]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.394     ; 6.247      ;
; 3.481 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a13~portb_address_reg0   ; FTDI_data[5]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.425     ; 6.115      ;
; 3.499 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a7~portb_address_reg0    ; FTDI_data[7]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.417     ; 6.105      ;
; 3.676 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a4~portb_address_reg0    ; FTDI_data[4]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.390     ; 5.955      ;
; 3.678 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; FTDI_data[7]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.111     ; 6.232      ;
; 3.678 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; FTDI_data[6]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.111     ; 6.232      ;
; 3.678 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; FTDI_data[5]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.111     ; 6.232      ;
; 3.678 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; FTDI_data[3]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.111     ; 6.232      ;
; 3.678 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; FTDI_data[1]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.111     ; 6.232      ;
; 3.678 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; FTDI_data[0]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.111     ; 6.232      ;
; 3.678 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; FTDI_data[4]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.111     ; 6.232      ;
; 3.678 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; FTDI_data[2]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.111     ; 6.232      ;
; 3.690 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a16~portb_address_reg0   ; FTDI_data[0]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.393     ; 5.938      ;
; 3.706 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a11~portb_address_reg0   ; FTDI_data[3]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.425     ; 5.890      ;
; 3.742 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a8~portb_address_reg0    ; FTDI_data[0]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.428     ; 5.851      ;
; 3.743 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.080     ; 6.198      ;
; 3.743 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.080     ; 6.198      ;
; 3.747 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.080     ; 6.194      ;
; 3.815 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~portb_address_reg0   ; FTDI_data[2]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.396     ; 5.810      ;
; 3.845 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a24~portb_address_reg0   ; FTDI_data[0]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.426     ; 5.750      ;
; 3.857 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~portb_address_reg0   ; FTDI_data[5]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.422     ; 5.742      ;
; 3.859 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~portb_address_reg0   ; FTDI_data[3]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.423     ; 5.739      ;
; 3.874 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.078     ; 6.069      ;
; 3.874 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.078     ; 6.069      ;
; 3.874 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~portb_address_reg0   ; FTDI_data[4]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.387     ; 5.760      ;
; 3.878 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a25~portb_address_reg0   ; FTDI_data[1]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.430     ; 5.713      ;
; 3.878 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.078     ; 6.065      ;
; 3.888 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a17~portb_address_reg0   ; FTDI_data[1]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.425     ; 5.708      ;
; 3.905 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a31~portb_address_reg0   ; FTDI_data[7]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.422     ; 5.694      ;
; 3.919 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~portb_address_reg0    ; FTDI_data[2]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.413     ; 5.689      ;
; 3.926 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a8~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.244      ; 6.386      ;
; 3.931 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~portb_address_reg0   ; FTDI_data[4]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.402     ; 5.688      ;
; 3.964 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a8~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.242      ; 6.346      ;
; 3.967 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.211      ; 6.312      ;
; 3.972 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a14~portb_address_reg0   ; FTDI_data[6]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.392     ; 5.657      ;
; 3.982 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a12~portb_address_reg0   ; FTDI_data[4]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.392     ; 5.647      ;
; 3.991 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[7]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[3]                              ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.080     ; 5.950      ;
; 3.994 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.248      ; 6.322      ;
; 3.999 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.209      ; 6.278      ;
; 4.005 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.209      ; 6.272      ;
; 4.019 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.211      ; 6.260      ;
; 4.021 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~portb_address_reg0   ; FTDI_data[2]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.413     ; 5.587      ;
; 4.022 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a30~portb_address_reg0   ; FTDI_data[6]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.421     ; 5.578      ;
; 4.032 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.246      ; 6.282      ;
; 4.035 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[7]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[2]                              ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.080     ; 5.906      ;
; 4.036 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ; FTDI_data[7]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.603     ; 5.382      ;
; 4.036 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ; FTDI_data[6]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.603     ; 5.382      ;
; 4.036 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ; FTDI_data[5]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.603     ; 5.382      ;
; 4.036 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ; FTDI_data[3]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.603     ; 5.382      ;
; 4.036 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ; FTDI_data[1]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.603     ; 5.382      ;
; 4.036 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ; FTDI_data[0]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.603     ; 5.382      ;
; 4.036 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ; FTDI_data[4]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.603     ; 5.382      ;
; 4.036 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ; FTDI_data[2]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.603     ; 5.382      ;
; 4.037 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.207      ; 6.238      ;
; 4.045 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a6~portb_address_reg0    ; FTDI_data[6]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.396     ; 5.580      ;
; 4.051 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.220      ; 6.237      ;
; 4.057 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.209      ; 6.220      ;
; 4.066 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.219      ; 6.221      ;
; 4.080 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.214      ; 6.202      ;
; 4.089 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.218      ; 6.197      ;
; 4.099 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a1~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.221      ; 6.190      ;
; 4.101 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a29~portb_address_reg0   ; FTDI_data[5]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.423     ; 5.497      ;
; 4.101 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.572     ; 5.348      ;
; 4.101 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.572     ; 5.348      ;
; 4.102 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a23~portb_address_reg0   ; FTDI_data[7]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.419     ; 5.500      ;
; 4.104 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.217      ; 6.181      ;
; 4.105 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.572     ; 5.344      ;
; 4.107 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a25~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.246      ; 6.207      ;
; 4.113 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a3~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.220      ; 6.175      ;
; 4.118 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.212      ; 6.162      ;
; 4.122 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.085     ; 5.814      ;
; 4.122 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.085     ; 5.814      ;
; 4.126 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.085     ; 5.810      ;
; 4.133 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a10~portb_address_reg0   ; FTDI_data[2]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.395     ; 5.493      ;
; 4.137 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a1~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.219      ; 6.150      ;
; 4.138 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.219      ; 6.149      ;
; 4.140 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.080     ; 5.801      ;
; 4.140 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.080     ; 5.801      ;
; 4.144 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.080     ; 5.797      ;
; 4.145 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a25~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.244      ; 6.167      ;
; 4.151 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a3~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.218      ; 6.135      ;
; 4.162 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[9]                   ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.080     ; 5.779      ;
; 4.165 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[10]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.080     ; 5.776      ;
; 4.168 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; ftdi_state.REG_LOADED                                                                                                                                ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.080     ; 5.773      ;
; 4.169 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; ftdi_state.REG_LOAD                                                                                                                                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.080     ; 5.772      ;
; 4.176 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.217      ; 6.109      ;
; 4.192 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a8~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.242      ; 6.118      ;
; 4.197 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                   ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.112     ; 5.712      ;
; 4.233 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.209      ; 6.044      ;
; 4.260 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.246      ; 6.054      ;
; 4.265 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.207      ; 6.010      ;
; 4.285 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.209      ; 5.992      ;
; 4.293 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[9]                   ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.078     ; 5.650      ;
; 4.296 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[10]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.078     ; 5.647      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a29~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.472      ; 1.171      ;
; 0.446 ; addr[4]                                                                                                                                                ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.484      ; 1.184      ;
; 0.450 ; addr[7]                                                                                                                                                ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.480      ; 1.184      ;
; 0.454 ; seq[3]                                                                                                                                                 ; seq[3]                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; seq[2]                                                                                                                                                 ; seq[2]                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; seq[1]                                                                                                                                                 ; seq[1]                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; latch_it                                                                                                                                               ; latch_it                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                      ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                      ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                      ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                      ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.458 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[0]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a30~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.472      ; 1.184      ;
; 0.466 ; seq[0]                                                                                                                                                 ; seq[0]                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.758      ;
; 0.479 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a30~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.472      ; 1.205      ;
; 0.483 ; seq[3]                                                                                                                                                 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.480      ; 1.217      ;
; 0.485 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0]                 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.777      ;
; 0.487 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a29~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.472      ; 1.213      ;
; 0.488 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a23~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.470      ; 1.212      ;
; 0.499 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a30~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.472      ; 1.225      ;
; 0.502 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[6]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[6]  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[8]  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.794      ;
; 0.504 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[12] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[12] ; clk          ; clk         ; 0.000        ; 0.079      ; 0.795      ;
; 0.507 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[5]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a29~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.472      ; 1.233      ;
; 0.508 ; snes_rst_n_s[17]                                                                                                                                       ; snes_rst_n_s[18]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.800      ;
; 0.508 ; snes_rst_n_s[5]                                                                                                                                        ; snes_rst_n_s[6]                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.800      ;
; 0.510 ; snes_rd_n_meta0                                                                                                                                        ; snes_rd_n_meta1                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; snes_rst_n_s[21]                                                                                                                                       ; snes_rst_n_s[22]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.802      ;
; 0.511 ; snes_wr_n_meta0                                                                                                                                        ; snes_wr_n_meta1                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.079      ; 0.802      ;
; 0.511 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0]                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.803      ;
; 0.514 ; seq[0]                                                                                                                                                 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.484      ; 1.252      ;
; 0.514 ; snes_wr_n_meta1                                                                                                                                        ; snes_wr_n_meta2                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.079      ; 0.805      ;
; 0.516 ; snes_rst_n_s[7]                                                                                                                                        ; snes_rst_n_s[8]                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.808      ;
; 0.517 ; snes_rst_n_s[14]                                                                                                                                       ; snes_rst_n_s[15]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.809      ;
; 0.518 ; snes_rst_n_s[12]                                                                                                                                       ; snes_rst_n_s[13]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.810      ;
; 0.518 ; snes_rst_n_s[11]                                                                                                                                       ; snes_rst_n_s[12]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.810      ;
; 0.518 ; snes_rst_n_s[10]                                                                                                                                       ; snes_rst_n_s[11]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.810      ;
; 0.518 ; snes_rst_n_s[1]                                                                                                                                        ; snes_rst_n_s[2]                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.810      ;
; 0.519 ; snes_rst_n_s[18]                                                                                                                                       ; snes_rst_n_s[19]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.811      ;
; 0.519 ; snes_rst_n_s[2]                                                                                                                                        ; snes_rst_n_s[3]                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.811      ;
; 0.520 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[2]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a30~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.472      ; 1.246      ;
; 0.520 ; snes_rst_n_s[29]                                                                                                                                       ; snes_rst_n_s[30]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.812      ;
; 0.521 ; snes_rst_n_s[22]                                                                                                                                       ; snes_rst_n_s[23]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.813      ;
; 0.521 ; snes_rst_n_s[6]                                                                                                                                        ; snes_rst_n_s[7]                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.813      ;
; 0.525 ; seq[0]                                                                                                                                                 ; seq[2]                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.817      ;
; 0.525 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.817      ;
; 0.527 ; addr[4]                                                                                                                                                ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a12~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.474      ; 1.255      ;
; 0.527 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[4]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[4]                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.819      ;
; 0.531 ; addr[2]                                                                                                                                                ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a10~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.477      ; 1.262      ;
; 0.536 ; addr[4]                                                                                                                                                ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.469      ; 1.259      ;
; 0.536 ; snes_rd_n_sync                                                                                                                                         ; latch_it                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 0.828      ;
; 0.537 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.829      ;
; 0.541 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a30~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.472      ; 1.267      ;
; 0.552 ; seq[0]                                                                                                                                                 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a12~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.474      ; 1.280      ;
; 0.589 ; seq[0]                                                                                                                                                 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.469      ; 1.312      ;
; 0.627 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[2]                 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.919      ;
; 0.642 ; snes_wr_n_meta2                                                                                                                                        ; snes_wr_n_sync                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.079      ; 0.933      ;
; 0.642 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[11] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[11] ; clk          ; clk         ; 0.000        ; 0.079      ; 0.933      ;
; 0.651 ; snes_rd_n_meta1                                                                                                                                        ; snes_rd_n_sync                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.943      ;
; 0.658 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0]                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.950      ;
; 0.683 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                      ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[3]                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.975      ;
; 0.691 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[4]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[4]  ; clk          ; clk         ; 0.000        ; 0.079      ; 0.982      ;
; 0.697 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[2]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[2]  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.989      ;
; 0.706 ; snes_rst_n_s[24]                                                                                                                                       ; snes_rst_n_s[25]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.998      ;
; 0.708 ; snes_rd_n_meta1                                                                                                                                        ; snes_rd_n_meta2                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 1.000      ;
; 0.709 ; snes_rst_n_s[4]                                                                                                                                        ; snes_rst_n_s[5]                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 1.001      ;
; 0.710 ; snes_rst_n_s[16]                                                                                                                                       ; snes_rst_n_s[17]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.002      ;
; 0.713 ; snes_rst_n_s[26]                                                                                                                                       ; snes_rst_n_s[27]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.005      ;
; 0.713 ; snes_rst_n_s[8]                                                                                                                                        ; snes_rst_n_s[9]                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 1.005      ;
; 0.714 ; snes_rst_n_s[9]                                                                                                                                        ; snes_rst_n_s[10]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.006      ;
; 0.715 ; snes_rst_n_s[30]                                                                                                                                       ; snes_rst_n_s[31]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.007      ;
; 0.715 ; snes_rst_n_s[28]                                                                                                                                       ; snes_rst_n_s[29]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.007      ;
; 0.716 ; snes_rst_n_s[13]                                                                                                                                       ; snes_rst_n_s[14]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.008      ;
; 0.716 ; snes_rst_n_s[0]                                                                                                                                        ; snes_rst_n_s[1]                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 1.008      ;
; 0.718 ; snes_rst_n_s[23]                                                                                                                                       ; snes_rst_n_s[24]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.010      ;
; 0.723 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[12]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[12]                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.015      ;
; 0.733 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[2]                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.025      ;
; 0.735 ; snes_rst_n_s[27]                                                                                                                                       ; snes_rst_n_s[28]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.027      ;
; 0.742 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[1]                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.034      ;
; 0.742 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                      ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[2]                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.034      ;
; 0.744 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[3]                 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.036      ;
; 0.745 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                      ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[10]                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.037      ;
; 0.748 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[5]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[5]                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.040      ;
; 0.752 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a14~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.481      ; 1.487      ;
; 0.753 ; oper[2]                                                                                                                                                ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a10~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.474      ; 1.481      ;
; 0.763 ; snes_rd_n_meta2                                                                                                                                        ; snes_rd_n_sync                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.770 ; snes_rd_n_meta0                                                                                                                                        ; snes_rd_n_sync                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 1.062      ;
; 0.771 ; snes_wr_n_meta0                                                                                                                                        ; snes_wr_n_sync                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.079      ; 1.062      ;
; 0.772 ; data[7]                                                                                                                                                ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.482      ; 1.508      ;
; 0.773 ; snes_wr_n_meta1                                                                                                                                        ; snes_wr_n_sync                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.079      ; 1.064      ;
; 0.778 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a11~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.474      ; 1.506      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'FTDI_clk'                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; usb_xfer_count[1]                                                                                                                                      ; usb_xfer_count[1]                                                                                                                                      ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; usb_xfer_count[0]                                                                                                                                      ; usb_xfer_count[0]                                                                                                                                      ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[9]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[9]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[10]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[10]                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[6]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[6]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ftdi_state.REG_LOAD                                                                                                                                    ; ftdi_state.REG_LOAD                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ftdi_state.REG_LOADED                                                                                                                                  ; ftdi_state.REG_LOADED                                                                                                                                  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ftdi_state.REG_SENDING                                                                                                                                 ; ftdi_state.REG_SENDING                                                                                                                                 ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[4]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[4]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[3]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[3]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[5]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[5]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[1]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[1]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[2]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[2]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.079      ; 0.746      ;
; 0.482 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[10] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[10] ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.100      ; 0.794      ;
; 0.483 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[11] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.100      ; 0.795      ;
; 0.486 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a2                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|parity5                          ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.079      ; 0.777      ;
; 0.492 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[0]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[0]                                ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 0.784      ;
; 0.502 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[0]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[0]  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[4]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[4]  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[3]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[3]  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[8]  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 0.794      ;
; 0.504 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[2]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[2]  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_b[0]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[0]                                ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 0.796      ;
; 0.505 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[9]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[9]  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 0.797      ;
; 0.518 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[5]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[5]                                ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 0.810      ;
; 0.538 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[13]                                                  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 0.830      ;
; 0.539 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[1]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.079      ; 0.830      ;
; 0.541 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a0                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.079      ; 0.832      ;
; 0.551 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|addr_store_b[0]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 0.843      ;
; 0.568 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a16~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.394      ; 1.216      ;
; 0.573 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a16~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.394      ; 1.221      ;
; 0.594 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a16~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.394      ; 1.242      ;
; 0.628 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a3                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|parity5                          ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.079      ; 0.919      ;
; 0.648 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|addr_store_b[0]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|address_reg_b[0]                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 0.940      ;
; 0.650 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[4]                                ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 0.942      ;
; 0.651 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a2                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.079      ; 0.942      ;
; 0.661 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[2]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a0                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.079      ; 0.952      ;
; 0.667 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[3]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[2]                                ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 0.959      ;
; 0.669 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[3]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[3]                                ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 0.961      ;
; 0.676 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[12]                                                  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 0.968      ;
; 0.683 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[10]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 0.975      ;
; 0.700 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_b[1]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[1]                                ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 0.992      ;
; 0.700 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[6]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[6]  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 0.992      ;
; 0.700 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[12] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[12] ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 0.992      ;
; 0.701 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[7]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[7]  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 0.993      ;
; 0.701 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[1]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[1]  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 0.993      ;
; 0.703 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[13] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[13] ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 0.995      ;
; 0.724 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[8]                                                   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 1.016      ;
; 0.725 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[5]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[5]  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 1.017      ;
; 0.744 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a0                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|parity5                          ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.079      ; 1.035      ;
; 0.745 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a1                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|parity5                          ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.079      ; 1.036      ;
; 0.762 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.079      ; 1.053      ;
; 0.776 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a1                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.079      ; 1.067      ;
; 0.778 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[2]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[2]                                ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 1.070      ;
; 0.784 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[1]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a0                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.079      ; 1.075      ;
; 0.788 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.079      ; 1.079      ;
; 0.789 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|parity5                          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[1]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.079      ; 1.080      ;
; 0.792 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 1.084      ;
; 0.792 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|address_reg_b[0]                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 1.084      ;
; 0.794 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 1.086      ;
; 0.795 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|address_reg_b[1]                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 1.087      ;
; 0.795 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|address_reg_b[1]                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 1.087      ;
; 0.796 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|parity5                          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.079      ; 1.087      ;
; 0.832 ; usb_xfer_count[0]                                                                                                                                      ; usb_xfer_count[1]                                                                                                                                      ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 1.124      ;
; 0.840 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[1]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a29~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.424      ; 1.518      ;
; 0.840 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[5]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a1                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.079      ; 1.131      ;
; 0.897 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|addr_store_b[1]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|address_reg_b[1]                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 1.189      ;
; 0.901 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a0~portb_address_reg0    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.395      ; 1.550      ;
; 0.914 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[4]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a6~portb_address_reg0    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.397      ; 1.565      ;
; 0.915 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[2]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a6~portb_address_reg0    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.397      ; 1.566      ;
; 0.916 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[2]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.079      ; 1.207      ;
; 0.918 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a4~portb_address_reg0    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.391      ; 1.563      ;
; 0.924 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a4~portb_address_reg0    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.391      ; 1.569      ;
; 0.925 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a12~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.393      ; 1.572      ;
; 0.927 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.388      ; 1.569      ;
; 0.927 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a22~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.397      ; 1.578      ;
; 0.929 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[4]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a22~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.397      ; 1.580      ;
; 0.934 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a4~portb_address_reg0    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.391      ; 1.579      ;
; 0.937 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.397      ; 1.588      ;
; 0.937 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a14~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.393      ; 1.584      ;
; 0.939 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a6~portb_address_reg0    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.397      ; 1.590      ;
; 0.941 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a12~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.393      ; 1.588      ;
; 0.941 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[1]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a14~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.393      ; 1.588      ;
; 0.943 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[2]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.388      ; 1.585      ;
; 0.944 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a12~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.393      ; 1.591      ;
; 0.945 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[1]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a6~portb_address_reg0    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.397      ; 1.596      ;
; 0.948 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a0~portb_address_reg0    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.395      ; 1.597      ;
; 0.949 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a0~portb_address_reg0    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.395      ; 1.598      ;
; 0.952 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a14~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.393      ; 1.599      ;
; 0.959 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[5]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.079      ; 1.250      ;
; 0.961 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a12~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.393      ; 1.608      ;
; 0.962 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[0]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[2]                                ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.080      ; 1.254      ;
; 0.962 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a22~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.397      ; 1.613      ;
; 0.963 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[10]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a22~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.403      ; 1.620      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'FTDI_clk'                                                                                                                                                                                                          ;
+-------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.638 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a23~portb_address_reg0  ; clk          ; FTDI_clk    ; 10.000       ; 0.190      ; 5.620      ;
; 4.639 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a9~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.196      ; 5.625      ;
; 4.639 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a14~portb_address_reg0  ; clk          ; FTDI_clk    ; 10.000       ; 0.182      ; 5.611      ;
; 4.639 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a30~portb_address_reg0  ; clk          ; FTDI_clk    ; 10.000       ; 0.192      ; 5.621      ;
; 4.640 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a16~portb_address_reg0  ; clk          ; FTDI_clk    ; 10.000       ; 0.184      ; 5.612      ;
; 4.640 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a0~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.185      ; 5.613      ;
; 4.640 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a17~portb_address_reg0  ; clk          ; FTDI_clk    ; 10.000       ; 0.197      ; 5.625      ;
; 4.640 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a11~portb_address_reg0  ; clk          ; FTDI_clk    ; 10.000       ; 0.196      ; 5.624      ;
; 4.640 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~portb_address_reg0  ; clk          ; FTDI_clk    ; 10.000       ; 0.178      ; 5.606      ;
; 4.640 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a13~portb_address_reg0  ; clk          ; FTDI_clk    ; 10.000       ; 0.196      ; 5.624      ;
; 4.640 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a22~portb_address_reg0  ; clk          ; FTDI_clk    ; 10.000       ; 0.186      ; 5.614      ;
; 4.640 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a7~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.188      ; 5.616      ;
; 4.641 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~portb_address_reg0  ; clk          ; FTDI_clk    ; 10.000       ; 0.187      ; 5.614      ;
; 4.641 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a4~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.181      ; 5.608      ;
; 4.641 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a29~portb_address_reg0  ; clk          ; FTDI_clk    ; 10.000       ; 0.195      ; 5.622      ;
; 4.641 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a6~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.187      ; 5.614      ;
; 4.646 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a8~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.199      ; 5.621      ;
; 4.646 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a25~portb_address_reg0  ; clk          ; FTDI_clk    ; 10.000       ; 0.201      ; 5.623      ;
; 4.646 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~portb_address_reg0  ; clk          ; FTDI_clk    ; 10.000       ; 0.194      ; 5.616      ;
; 4.646 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a3~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.194      ; 5.616      ;
; 4.646 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~portb_address_reg0  ; clk          ; FTDI_clk    ; 10.000       ; 0.193      ; 5.615      ;
; 4.646 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.183      ; 5.605      ;
; 4.647 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a1~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.195      ; 5.616      ;
; 4.647 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a10~portb_address_reg0  ; clk          ; FTDI_clk    ; 10.000       ; 0.186      ; 5.607      ;
; 4.647 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.185      ; 5.606      ;
; 4.647 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~portb_address_reg0  ; clk          ; FTDI_clk    ; 10.000       ; 0.185      ; 5.606      ;
; 4.647 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~portb_address_reg0  ; clk          ; FTDI_clk    ; 10.000       ; 0.203      ; 5.624      ;
; 4.647 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~portb_address_reg0  ; clk          ; FTDI_clk    ; 10.000       ; 0.193      ; 5.614      ;
; 4.647 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~portb_address_reg0  ; clk          ; FTDI_clk    ; 10.000       ; 0.188      ; 5.609      ;
; 4.647 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a31~portb_address_reg0  ; clk          ; FTDI_clk    ; 10.000       ; 0.193      ; 5.614      ;
; 4.648 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a24~portb_address_reg0  ; clk          ; FTDI_clk    ; 10.000       ; 0.197      ; 5.617      ;
; 4.648 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a12~portb_address_reg0  ; clk          ; FTDI_clk    ; 10.000       ; 0.183      ; 5.603      ;
; 4.872 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 5.013      ;
; 4.872 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 5.013      ;
; 4.872 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[2] ; clk          ; FTDI_clk    ; 10.000       ; -0.127     ; 5.022      ;
; 4.872 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[2] ; clk          ; FTDI_clk    ; 10.000       ; -0.127     ; 5.022      ;
; 4.872 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[3] ; clk          ; FTDI_clk    ; 10.000       ; -0.127     ; 5.022      ;
; 4.872 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[3] ; clk          ; FTDI_clk    ; 10.000       ; -0.127     ; 5.022      ;
; 4.872 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[3]                    ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 5.013      ;
; 4.872 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[1]                    ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 5.013      ;
; 4.872 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[5]                    ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 5.013      ;
; 4.872 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                    ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 5.013      ;
; 4.872 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                    ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 5.013      ;
; 4.872 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a2                   ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 5.013      ;
; 4.872 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a3                   ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 5.013      ;
; 4.872 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a0                   ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 5.013      ;
; 4.872 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a1                   ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 5.013      ;
; 4.872 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|parity5                         ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 5.013      ;
; 4.872 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[2]                    ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 5.013      ;
; 4.872 ; snes_rst_n_ss ; ftdi_state.REG_SENDING                                                                                                                                ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 5.013      ;
; 4.872 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                    ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 5.013      ;
; 4.872 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[4]                    ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 5.013      ;
; 4.872 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[8]                                                  ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 5.013      ;
; 4.872 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[9]                                                  ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 5.013      ;
; 4.872 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[6]                                                  ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 5.013      ;
; 4.872 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[8] ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 5.013      ;
; 4.872 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[8] ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 5.013      ;
; 4.872 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[9] ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 5.013      ;
; 4.872 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[9] ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 5.013      ;
; 4.872 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_b[0]                                                  ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 5.013      ;
; 4.872 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[0]                               ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 5.013      ;
; 4.872 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[2]                               ; clk          ; FTDI_clk    ; 10.000       ; -0.127     ; 5.022      ;
; 4.872 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[3]                               ; clk          ; FTDI_clk    ; 10.000       ; -0.127     ; 5.022      ;
; 4.872 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[4]                               ; clk          ; FTDI_clk    ; 10.000       ; -0.127     ; 5.022      ;
; 4.872 ; snes_rst_n_ss ; FTDI_data[0]~reg0                                                                                                                                     ; clk          ; FTDI_clk    ; 10.000       ; -0.135     ; 5.014      ;
; 4.872 ; snes_rst_n_ss ; FTDI_data[1]~reg0                                                                                                                                     ; clk          ; FTDI_clk    ; 10.000       ; -0.135     ; 5.014      ;
; 4.872 ; snes_rst_n_ss ; FTDI_data[2]~reg0                                                                                                                                     ; clk          ; FTDI_clk    ; 10.000       ; -0.135     ; 5.014      ;
; 4.872 ; snes_rst_n_ss ; FTDI_data[3]~reg0                                                                                                                                     ; clk          ; FTDI_clk    ; 10.000       ; -0.135     ; 5.014      ;
; 4.872 ; snes_rst_n_ss ; FTDI_data[4]~reg0                                                                                                                                     ; clk          ; FTDI_clk    ; 10.000       ; -0.135     ; 5.014      ;
; 4.872 ; snes_rst_n_ss ; FTDI_data[5]~reg0                                                                                                                                     ; clk          ; FTDI_clk    ; 10.000       ; -0.135     ; 5.014      ;
; 4.872 ; snes_rst_n_ss ; FTDI_data[6]~reg0                                                                                                                                     ; clk          ; FTDI_clk    ; 10.000       ; -0.135     ; 5.014      ;
; 4.872 ; snes_rst_n_ss ; FTDI_data[7]~reg0                                                                                                                                     ; clk          ; FTDI_clk    ; 10.000       ; -0.135     ; 5.014      ;
; 4.873 ; snes_rst_n_ss ; ftdi_state.REG_LOADED                                                                                                                                 ; clk          ; FTDI_clk    ; 10.000       ; -0.123     ; 5.025      ;
; 4.873 ; snes_rst_n_ss ; ftdi_state.REG_LOAD                                                                                                                                   ; clk          ; FTDI_clk    ; 10.000       ; -0.123     ; 5.025      ;
; 4.873 ; snes_rst_n_ss ; usb_xfer_count[0]                                                                                                                                     ; clk          ; FTDI_clk    ; 10.000       ; -0.123     ; 5.025      ;
; 4.873 ; snes_rst_n_ss ; usb_xfer_count[1]                                                                                                                                     ; clk          ; FTDI_clk    ; 10.000       ; -0.123     ; 5.025      ;
; 4.874 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[1] ; clk          ; FTDI_clk    ; 10.000       ; -0.124     ; 5.023      ;
; 4.874 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[1] ; clk          ; FTDI_clk    ; 10.000       ; -0.124     ; 5.023      ;
; 4.874 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[6]                    ; clk          ; FTDI_clk    ; 10.000       ; -0.124     ; 5.023      ;
; 4.874 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[9]                    ; clk          ; FTDI_clk    ; 10.000       ; -0.123     ; 5.024      ;
; 4.874 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[10]                   ; clk          ; FTDI_clk    ; 10.000       ; -0.123     ; 5.024      ;
; 4.874 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                   ; clk          ; FTDI_clk    ; 10.000       ; -0.123     ; 5.024      ;
; 4.874 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                   ; clk          ; FTDI_clk    ; 10.000       ; -0.123     ; 5.024      ;
; 4.874 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                   ; clk          ; FTDI_clk    ; 10.000       ; -0.123     ; 5.024      ;
; 4.874 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                  ; clk          ; FTDI_clk    ; 10.000       ; -0.123     ; 5.024      ;
; 4.874 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                  ; clk          ; FTDI_clk    ; 10.000       ; -0.124     ; 5.023      ;
; 4.874 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[4] ; clk          ; FTDI_clk    ; 10.000       ; -0.124     ; 5.023      ;
; 4.874 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[4] ; clk          ; FTDI_clk    ; 10.000       ; -0.124     ; 5.023      ;
; 4.874 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[5]                                                  ; clk          ; FTDI_clk    ; 10.000       ; -0.124     ; 5.023      ;
; 4.874 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[5] ; clk          ; FTDI_clk    ; 10.000       ; -0.124     ; 5.023      ;
; 4.874 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[5] ; clk          ; FTDI_clk    ; 10.000       ; -0.124     ; 5.023      ;
; 4.874 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[0]                                                  ; clk          ; FTDI_clk    ; 10.000       ; -0.123     ; 5.024      ;
; 4.874 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[0] ; clk          ; FTDI_clk    ; 10.000       ; -0.124     ; 5.023      ;
; 4.874 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[0] ; clk          ; FTDI_clk    ; 10.000       ; -0.124     ; 5.023      ;
; 4.874 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[1]                                                  ; clk          ; FTDI_clk    ; 10.000       ; -0.124     ; 5.023      ;
; 4.874 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[4]                                                  ; clk          ; FTDI_clk    ; 10.000       ; -0.124     ; 5.023      ;
; 4.874 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[11]                                                 ; clk          ; FTDI_clk    ; 10.000       ; -0.124     ; 5.023      ;
; 4.874 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                 ; clk          ; FTDI_clk    ; 10.000       ; -0.123     ; 5.024      ;
; 4.874 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[12]                                                 ; clk          ; FTDI_clk    ; 10.000       ; -0.123     ; 5.024      ;
; 4.874 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[13]                                                 ; clk          ; FTDI_clk    ; 10.000       ; -0.123     ; 5.024      ;
+-------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk'                                                                                                                                                                                                                ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.904 ; snes_rst_n_ss ; snes_rd_n_meta0                                                                                                                                        ; clk          ; clk         ; 10.000       ; -0.105     ; 5.012      ;
; 4.904 ; snes_rst_n_ss ; snes_rd_n_meta1                                                                                                                                        ; clk          ; clk         ; 10.000       ; -0.105     ; 5.012      ;
; 4.904 ; snes_rst_n_ss ; snes_rd_n_meta2                                                                                                                                        ; clk          ; clk         ; 10.000       ; -0.105     ; 5.012      ;
; 4.904 ; snes_rst_n_ss ; snes_rd_n_sync                                                                                                                                         ; clk          ; clk         ; 10.000       ; -0.105     ; 5.012      ;
; 4.904 ; snes_rst_n_ss ; snes_rd_n_pipe                                                                                                                                         ; clk          ; clk         ; 10.000       ; -0.105     ; 5.012      ;
; 4.904 ; snes_rst_n_ss ; latch_it                                                                                                                                               ; clk          ; clk         ; 10.000       ; -0.105     ; 5.012      ;
; 4.904 ; snes_rst_n_ss ; snes_wr_n_pipe                                                                                                                                         ; clk          ; clk         ; 10.000       ; -0.105     ; 5.012      ;
; 4.904 ; snes_rst_n_ss ; fifo_action                                                                                                                                            ; clk          ; clk         ; 10.000       ; -0.105     ; 5.012      ;
; 4.904 ; snes_rst_n_ss ; oper[0]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.105     ; 5.012      ;
; 4.904 ; snes_rst_n_ss ; data[0]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.110     ; 5.007      ;
; 4.904 ; snes_rst_n_ss ; addr[0]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.108     ; 5.009      ;
; 4.904 ; snes_rst_n_ss ; oper[1]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.105     ; 5.012      ;
; 4.904 ; snes_rst_n_ss ; data[1]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.110     ; 5.007      ;
; 4.904 ; snes_rst_n_ss ; addr[1]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.108     ; 5.009      ;
; 4.904 ; snes_rst_n_ss ; oper[2]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.105     ; 5.012      ;
; 4.904 ; snes_rst_n_ss ; data[2]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.110     ; 5.007      ;
; 4.904 ; snes_rst_n_ss ; addr[2]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.108     ; 5.009      ;
; 4.904 ; snes_rst_n_ss ; oper[3]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.108     ; 5.009      ;
; 4.904 ; snes_rst_n_ss ; data[3]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.110     ; 5.007      ;
; 4.904 ; snes_rst_n_ss ; addr[3]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.108     ; 5.009      ;
; 4.904 ; snes_rst_n_ss ; seq[0]                                                                                                                                                 ; clk          ; clk         ; 10.000       ; -0.108     ; 5.009      ;
; 4.904 ; snes_rst_n_ss ; data[4]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.110     ; 5.007      ;
; 4.904 ; snes_rst_n_ss ; addr[4]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.108     ; 5.009      ;
; 4.904 ; snes_rst_n_ss ; seq[1]                                                                                                                                                 ; clk          ; clk         ; 10.000       ; -0.108     ; 5.009      ;
; 4.904 ; snes_rst_n_ss ; data[5]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.110     ; 5.007      ;
; 4.904 ; snes_rst_n_ss ; addr[5]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.108     ; 5.009      ;
; 4.904 ; snes_rst_n_ss ; seq[2]                                                                                                                                                 ; clk          ; clk         ; 10.000       ; -0.108     ; 5.009      ;
; 4.904 ; snes_rst_n_ss ; data[6]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.110     ; 5.007      ;
; 4.904 ; snes_rst_n_ss ; addr[6]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.108     ; 5.009      ;
; 4.904 ; snes_rst_n_ss ; seq[3]                                                                                                                                                 ; clk          ; clk         ; 10.000       ; -0.108     ; 5.009      ;
; 4.904 ; snes_rst_n_ss ; data[7]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.110     ; 5.007      ;
; 4.904 ; snes_rst_n_ss ; addr[7]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.108     ; 5.009      ;
; 4.904 ; snes_rst_n_ss ; bad_trigger                                                                                                                                            ; clk          ; clk         ; 10.000       ; -0.105     ; 5.012      ;
; 4.905 ; snes_rst_n_ss ; snes_wr_n_meta0                                                                                                                                        ; clk          ; clk         ; 10.000       ; -0.110     ; 5.006      ;
; 4.905 ; snes_rst_n_ss ; snes_wr_n_meta1                                                                                                                                        ; clk          ; clk         ; 10.000       ; -0.110     ; 5.006      ;
; 4.905 ; snes_rst_n_ss ; snes_wr_n_meta2                                                                                                                                        ; clk          ; clk         ; 10.000       ; -0.110     ; 5.006      ;
; 4.905 ; snes_rst_n_ss ; snes_wr_n_sync                                                                                                                                         ; clk          ; clk         ; 10.000       ; -0.110     ; 5.006      ;
; 4.915 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[1]                                                   ; clk          ; clk         ; 10.000       ; -0.084     ; 5.022      ;
; 4.915 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                       ; clk          ; clk         ; 10.000       ; -0.084     ; 5.022      ;
; 4.915 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                          ; clk          ; clk         ; 10.000       ; -0.084     ; 5.022      ;
; 4.915 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0]                 ; clk          ; clk         ; 10.000       ; -0.084     ; 5.022      ;
; 4.915 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; clk          ; clk         ; 10.000       ; -0.084     ; 5.022      ;
; 4.915 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                       ; clk          ; clk         ; 10.000       ; -0.084     ; 5.022      ;
; 4.915 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                       ; clk          ; clk         ; 10.000       ; -0.084     ; 5.022      ;
; 4.915 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                      ; clk          ; clk         ; 10.000       ; -0.084     ; 5.022      ;
; 4.915 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                       ; clk          ; clk         ; 10.000       ; -0.084     ; 5.022      ;
; 4.915 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                      ; clk          ; clk         ; 10.000       ; -0.084     ; 5.022      ;
; 4.915 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                      ; clk          ; clk         ; 10.000       ; -0.084     ; 5.022      ;
; 4.915 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                      ; clk          ; clk         ; 10.000       ; -0.084     ; 5.022      ;
; 4.915 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                       ; clk          ; clk         ; 10.000       ; -0.084     ; 5.022      ;
; 4.915 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                       ; clk          ; clk         ; 10.000       ; -0.084     ; 5.022      ;
; 4.915 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                       ; clk          ; clk         ; 10.000       ; -0.084     ; 5.022      ;
; 4.915 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                       ; clk          ; clk         ; 10.000       ; -0.084     ; 5.022      ;
; 4.915 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                       ; clk          ; clk         ; 10.000       ; -0.084     ; 5.022      ;
; 4.915 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[2]                 ; clk          ; clk         ; 10.000       ; -0.084     ; 5.022      ;
; 4.915 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[3]                 ; clk          ; clk         ; 10.000       ; -0.084     ; 5.022      ;
; 4.915 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[2]                                                   ; clk          ; clk         ; 10.000       ; -0.084     ; 5.022      ;
; 4.915 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[3]                                                   ; clk          ; clk         ; 10.000       ; -0.084     ; 5.022      ;
; 4.915 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[0]                                                   ; clk          ; clk         ; 10.000       ; -0.084     ; 5.022      ;
; 4.915 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[10]                                                  ; clk          ; clk         ; 10.000       ; -0.084     ; 5.022      ;
; 4.915 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]                                                   ; clk          ; clk         ; 10.000       ; -0.084     ; 5.022      ;
; 4.915 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]                                                   ; clk          ; clk         ; 10.000       ; -0.084     ; 5.022      ;
; 4.915 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[7]                                           ; clk          ; clk         ; 10.000       ; -0.084     ; 5.022      ;
; 4.915 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[3]                                           ; clk          ; clk         ; 10.000       ; -0.084     ; 5.022      ;
; 4.915 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[2]                                           ; clk          ; clk         ; 10.000       ; -0.084     ; 5.022      ;
; 4.915 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[1]                                           ; clk          ; clk         ; 10.000       ; -0.084     ; 5.022      ;
; 4.916 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[1]                 ; clk          ; clk         ; 10.000       ; -0.082     ; 5.023      ;
; 4.916 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[4]                                                   ; clk          ; clk         ; 10.000       ; -0.082     ; 5.023      ;
; 4.916 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[5]                                                   ; clk          ; clk         ; 10.000       ; -0.082     ; 5.023      ;
; 4.916 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7]                                                   ; clk          ; clk         ; 10.000       ; -0.082     ; 5.023      ;
; 4.916 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6]                                                   ; clk          ; clk         ; 10.000       ; -0.082     ; 5.023      ;
; 4.916 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[13]                                          ; clk          ; clk         ; 10.000       ; -0.082     ; 5.023      ;
; 4.916 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[6]                                           ; clk          ; clk         ; 10.000       ; -0.088     ; 5.017      ;
; 4.916 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[8]  ; clk          ; clk         ; 10.000       ; -0.082     ; 5.023      ;
; 4.916 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[11]                                          ; clk          ; clk         ; 10.000       ; -0.082     ; 5.023      ;
; 4.916 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[10]                                          ; clk          ; clk         ; 10.000       ; -0.082     ; 5.023      ;
; 4.916 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[5]                                           ; clk          ; clk         ; 10.000       ; -0.082     ; 5.023      ;
; 4.916 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[4]                                           ; clk          ; clk         ; 10.000       ; -0.082     ; 5.023      ;
; 4.916 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[8]  ; clk          ; clk         ; 10.000       ; -0.082     ; 5.023      ;
; 4.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[13]                                                  ; clk          ; clk         ; 10.000       ; -0.081     ; 5.023      ;
; 4.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[11]                                                  ; clk          ; clk         ; 10.000       ; -0.081     ; 5.023      ;
; 4.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[12]                                                  ; clk          ; clk         ; 10.000       ; -0.081     ; 5.023      ;
; 4.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[7]  ; clk          ; clk         ; 10.000       ; -0.081     ; 5.023      ;
; 4.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[6]  ; clk          ; clk         ; 10.000       ; -0.081     ; 5.023      ;
; 4.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[9]                                           ; clk          ; clk         ; 10.000       ; -0.081     ; 5.023      ;
; 4.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[8]                                           ; clk          ; clk         ; 10.000       ; -0.081     ; 5.023      ;
; 4.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[9]  ; clk          ; clk         ; 10.000       ; -0.081     ; 5.023      ;
; 4.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[12]                                          ; clk          ; clk         ; 10.000       ; -0.081     ; 5.023      ;
; 4.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[13] ; clk          ; clk         ; 10.000       ; -0.081     ; 5.023      ;
; 4.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[12] ; clk          ; clk         ; 10.000       ; -0.081     ; 5.023      ;
; 4.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[10] ; clk          ; clk         ; 10.000       ; -0.081     ; 5.023      ;
; 4.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[11] ; clk          ; clk         ; 10.000       ; -0.081     ; 5.023      ;
; 4.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[0]  ; clk          ; clk         ; 10.000       ; -0.081     ; 5.023      ;
; 4.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[1]  ; clk          ; clk         ; 10.000       ; -0.081     ; 5.023      ;
; 4.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[3]  ; clk          ; clk         ; 10.000       ; -0.081     ; 5.023      ;
; 4.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[2]  ; clk          ; clk         ; 10.000       ; -0.081     ; 5.023      ;
; 4.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[5]  ; clk          ; clk         ; 10.000       ; -0.081     ; 5.023      ;
; 4.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[4]  ; clk          ; clk         ; 10.000       ; -0.081     ; 5.023      ;
; 4.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[0]                                           ; clk          ; clk         ; 10.000       ; -0.081     ; 5.023      ;
; 4.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[4]  ; clk          ; clk         ; 10.000       ; -0.080     ; 5.024      ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'FTDI_clk'                                                                                                                                                                                                            ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.852 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[10] ; clk          ; FTDI_clk    ; 0.000        ; 0.583      ; 4.647      ;
; 3.852 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[10] ; clk          ; FTDI_clk    ; 0.000        ; 0.583      ; 4.647      ;
; 3.852 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[11] ; clk          ; FTDI_clk    ; 0.000        ; 0.583      ; 4.647      ;
; 3.852 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ; clk          ; FTDI_clk    ; 0.000        ; 0.583      ; 4.647      ;
; 4.344 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[2]  ; clk          ; FTDI_clk    ; 0.000        ; 0.087      ; 4.643      ;
; 4.344 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[2]  ; clk          ; FTDI_clk    ; 0.000        ; 0.087      ; 4.643      ;
; 4.344 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[3]  ; clk          ; FTDI_clk    ; 0.000        ; 0.087      ; 4.643      ;
; 4.344 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[3]  ; clk          ; FTDI_clk    ; 0.000        ; 0.087      ; 4.643      ;
; 4.344 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[2]                                ; clk          ; FTDI_clk    ; 0.000        ; 0.087      ; 4.643      ;
; 4.344 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[3]                                ; clk          ; FTDI_clk    ; 0.000        ; 0.087      ; 4.643      ;
; 4.344 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[4]                                ; clk          ; FTDI_clk    ; 0.000        ; 0.087      ; 4.643      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[1]  ; clk          ; FTDI_clk    ; 0.000        ; 0.090      ; 4.648      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[1]  ; clk          ; FTDI_clk    ; 0.000        ; 0.090      ; 4.648      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[6]                     ; clk          ; FTDI_clk    ; 0.000        ; 0.090      ; 4.648      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[9]                     ; clk          ; FTDI_clk    ; 0.000        ; 0.091      ; 4.649      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[10]                    ; clk          ; FTDI_clk    ; 0.000        ; 0.091      ; 4.649      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                    ; clk          ; FTDI_clk    ; 0.000        ; 0.091      ; 4.649      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                    ; clk          ; FTDI_clk    ; 0.000        ; 0.091      ; 4.649      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                    ; clk          ; FTDI_clk    ; 0.000        ; 0.091      ; 4.649      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; clk          ; FTDI_clk    ; 0.000        ; 0.091      ; 4.649      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; clk          ; FTDI_clk    ; 0.000        ; 0.089      ; 4.647      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[4]  ; clk          ; FTDI_clk    ; 0.000        ; 0.090      ; 4.648      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[4]  ; clk          ; FTDI_clk    ; 0.000        ; 0.090      ; 4.648      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[5]                                                   ; clk          ; FTDI_clk    ; 0.000        ; 0.090      ; 4.648      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[5]  ; clk          ; FTDI_clk    ; 0.000        ; 0.090      ; 4.648      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[5]  ; clk          ; FTDI_clk    ; 0.000        ; 0.090      ; 4.648      ;
; 4.346 ; snes_rst_n_ss ; ftdi_state.REG_LOADED                                                                                                                                  ; clk          ; FTDI_clk    ; 0.000        ; 0.091      ; 4.649      ;
; 4.346 ; snes_rst_n_ss ; ftdi_state.REG_SENDING                                                                                                                                 ; clk          ; FTDI_clk    ; 0.000        ; 0.078      ; 4.636      ;
; 4.346 ; snes_rst_n_ss ; ftdi_state.REG_LOAD                                                                                                                                    ; clk          ; FTDI_clk    ; 0.000        ; 0.091      ; 4.649      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[0]                                                   ; clk          ; FTDI_clk    ; 0.000        ; 0.091      ; 4.649      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[0]  ; clk          ; FTDI_clk    ; 0.000        ; 0.090      ; 4.648      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[0]  ; clk          ; FTDI_clk    ; 0.000        ; 0.090      ; 4.648      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[1]                                                   ; clk          ; FTDI_clk    ; 0.000        ; 0.089      ; 4.647      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[4]                                                   ; clk          ; FTDI_clk    ; 0.000        ; 0.090      ; 4.648      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[11]                                                  ; clk          ; FTDI_clk    ; 0.000        ; 0.089      ; 4.647      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; clk          ; FTDI_clk    ; 0.000        ; 0.091      ; 4.649      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[12]                                                  ; clk          ; FTDI_clk    ; 0.000        ; 0.091      ; 4.649      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[13]                                                  ; clk          ; FTDI_clk    ; 0.000        ; 0.091      ; 4.649      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[8]                                                   ; clk          ; FTDI_clk    ; 0.000        ; 0.078      ; 4.636      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[9]                                                   ; clk          ; FTDI_clk    ; 0.000        ; 0.078      ; 4.636      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[6]                                                   ; clk          ; FTDI_clk    ; 0.000        ; 0.078      ; 4.636      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[7]                                                   ; clk          ; FTDI_clk    ; 0.000        ; 0.091      ; 4.649      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[13] ; clk          ; FTDI_clk    ; 0.000        ; 0.090      ; 4.648      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[13] ; clk          ; FTDI_clk    ; 0.000        ; 0.090      ; 4.648      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[12] ; clk          ; FTDI_clk    ; 0.000        ; 0.090      ; 4.648      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[12] ; clk          ; FTDI_clk    ; 0.000        ; 0.090      ; 4.648      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[7]  ; clk          ; FTDI_clk    ; 0.000        ; 0.090      ; 4.648      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[7]  ; clk          ; FTDI_clk    ; 0.000        ; 0.090      ; 4.648      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[6]  ; clk          ; FTDI_clk    ; 0.000        ; 0.090      ; 4.648      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[6]  ; clk          ; FTDI_clk    ; 0.000        ; 0.090      ; 4.648      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[8]  ; clk          ; FTDI_clk    ; 0.000        ; 0.078      ; 4.636      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[8]  ; clk          ; FTDI_clk    ; 0.000        ; 0.078      ; 4.636      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[9]  ; clk          ; FTDI_clk    ; 0.000        ; 0.078      ; 4.636      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[9]  ; clk          ; FTDI_clk    ; 0.000        ; 0.078      ; 4.636      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_b[0]                                                   ; clk          ; FTDI_clk    ; 0.000        ; 0.078      ; 4.636      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[0]                                ; clk          ; FTDI_clk    ; 0.000        ; 0.078      ; 4.636      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_b[1]                                                   ; clk          ; FTDI_clk    ; 0.000        ; 0.091      ; 4.649      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[1]                                ; clk          ; FTDI_clk    ; 0.000        ; 0.091      ; 4.649      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[2]                                ; clk          ; FTDI_clk    ; 0.000        ; 0.091      ; 4.649      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[0]                                ; clk          ; FTDI_clk    ; 0.000        ; 0.090      ; 4.648      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[1]                                ; clk          ; FTDI_clk    ; 0.000        ; 0.090      ; 4.648      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[3]                                ; clk          ; FTDI_clk    ; 0.000        ; 0.091      ; 4.649      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[4]                                ; clk          ; FTDI_clk    ; 0.000        ; 0.091      ; 4.649      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[5]                                ; clk          ; FTDI_clk    ; 0.000        ; 0.091      ; 4.649      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[6]                                ; clk          ; FTDI_clk    ; 0.000        ; 0.091      ; 4.649      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[7]                                ; clk          ; FTDI_clk    ; 0.000        ; 0.091      ; 4.649      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[5]                                ; clk          ; FTDI_clk    ; 0.000        ; 0.090      ; 4.648      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|addr_store_b[0]                     ; clk          ; FTDI_clk    ; 0.000        ; 0.091      ; 4.649      ;
; 4.346 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|addr_store_b[1]                     ; clk          ; FTDI_clk    ; 0.000        ; 0.091      ; 4.649      ;
; 4.346 ; snes_rst_n_ss ; FTDI_data[0]~reg0                                                                                                                                      ; clk          ; FTDI_clk    ; 0.000        ; 0.079      ; 4.637      ;
; 4.346 ; snes_rst_n_ss ; FTDI_data[1]~reg0                                                                                                                                      ; clk          ; FTDI_clk    ; 0.000        ; 0.079      ; 4.637      ;
; 4.346 ; snes_rst_n_ss ; FTDI_data[2]~reg0                                                                                                                                      ; clk          ; FTDI_clk    ; 0.000        ; 0.079      ; 4.637      ;
; 4.346 ; snes_rst_n_ss ; FTDI_data[3]~reg0                                                                                                                                      ; clk          ; FTDI_clk    ; 0.000        ; 0.079      ; 4.637      ;
; 4.346 ; snes_rst_n_ss ; FTDI_data[4]~reg0                                                                                                                                      ; clk          ; FTDI_clk    ; 0.000        ; 0.079      ; 4.637      ;
; 4.346 ; snes_rst_n_ss ; FTDI_data[5]~reg0                                                                                                                                      ; clk          ; FTDI_clk    ; 0.000        ; 0.079      ; 4.637      ;
; 4.346 ; snes_rst_n_ss ; FTDI_data[6]~reg0                                                                                                                                      ; clk          ; FTDI_clk    ; 0.000        ; 0.079      ; 4.637      ;
; 4.346 ; snes_rst_n_ss ; FTDI_data[7]~reg0                                                                                                                                      ; clk          ; FTDI_clk    ; 0.000        ; 0.079      ; 4.637      ;
; 4.346 ; snes_rst_n_ss ; usb_xfer_count[0]                                                                                                                                      ; clk          ; FTDI_clk    ; 0.000        ; 0.091      ; 4.649      ;
; 4.346 ; snes_rst_n_ss ; usb_xfer_count[1]                                                                                                                                      ; clk          ; FTDI_clk    ; 0.000        ; 0.091      ; 4.649      ;
; 4.347 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; clk          ; FTDI_clk    ; 0.000        ; 0.077      ; 4.636      ;
; 4.347 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; clk          ; FTDI_clk    ; 0.000        ; 0.077      ; 4.636      ;
; 4.347 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[3]                     ; clk          ; FTDI_clk    ; 0.000        ; 0.077      ; 4.636      ;
; 4.347 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[1]                     ; clk          ; FTDI_clk    ; 0.000        ; 0.077      ; 4.636      ;
; 4.347 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[5]                     ; clk          ; FTDI_clk    ; 0.000        ; 0.077      ; 4.636      ;
; 4.347 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; clk          ; FTDI_clk    ; 0.000        ; 0.077      ; 4.636      ;
; 4.347 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ; clk          ; FTDI_clk    ; 0.000        ; 0.077      ; 4.636      ;
; 4.347 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a2                    ; clk          ; FTDI_clk    ; 0.000        ; 0.077      ; 4.636      ;
; 4.347 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a3                    ; clk          ; FTDI_clk    ; 0.000        ; 0.077      ; 4.636      ;
; 4.347 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a0                    ; clk          ; FTDI_clk    ; 0.000        ; 0.077      ; 4.636      ;
; 4.347 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a1                    ; clk          ; FTDI_clk    ; 0.000        ; 0.077      ; 4.636      ;
; 4.347 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|parity5                          ; clk          ; FTDI_clk    ; 0.000        ; 0.077      ; 4.636      ;
; 4.347 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[2]                     ; clk          ; FTDI_clk    ; 0.000        ; 0.077      ; 4.636      ;
; 4.347 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                     ; clk          ; FTDI_clk    ; 0.000        ; 0.077      ; 4.636      ;
; 4.347 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[4]                     ; clk          ; FTDI_clk    ; 0.000        ; 0.077      ; 4.636      ;
; 4.439 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a8~portb_address_reg0    ; clk          ; FTDI_clk    ; 0.000        ; 0.408      ; 5.101      ;
; 4.439 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a24~portb_address_reg0   ; clk          ; FTDI_clk    ; 0.000        ; 0.406      ; 5.099      ;
; 4.441 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a10~portb_address_reg0   ; clk          ; FTDI_clk    ; 0.000        ; 0.394      ; 5.089      ;
; 4.441 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~portb_address_reg0   ; clk          ; FTDI_clk    ; 0.000        ; 0.397      ; 5.092      ;
; 4.441 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a31~portb_address_reg0   ; clk          ; FTDI_clk    ; 0.000        ; 0.402      ; 5.097      ;
; 4.442 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~portb_address_reg0    ; clk          ; FTDI_clk    ; 0.000        ; 0.393      ; 5.089      ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk'                                                                                                                                                                                                                 ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.331 ; snes_rst_n_ss ; snes_rd_n_meta0                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.093      ; 4.636      ;
; 4.331 ; snes_rst_n_ss ; snes_rd_n_meta1                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.093      ; 4.636      ;
; 4.331 ; snes_rst_n_ss ; snes_rd_n_meta2                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.093      ; 4.636      ;
; 4.331 ; snes_rst_n_ss ; snes_rd_n_sync                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.093      ; 4.636      ;
; 4.331 ; snes_rst_n_ss ; snes_rd_n_pipe                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.093      ; 4.636      ;
; 4.331 ; snes_rst_n_ss ; latch_it                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.093      ; 4.636      ;
; 4.331 ; snes_rst_n_ss ; snes_wr_n_pipe                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.093      ; 4.636      ;
; 4.331 ; snes_rst_n_ss ; fifo_action                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.093      ; 4.636      ;
; 4.331 ; snes_rst_n_ss ; oper[0]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.093      ; 4.636      ;
; 4.331 ; snes_rst_n_ss ; data[0]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.088      ; 4.631      ;
; 4.331 ; snes_rst_n_ss ; oper[1]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.093      ; 4.636      ;
; 4.331 ; snes_rst_n_ss ; data[1]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.088      ; 4.631      ;
; 4.331 ; snes_rst_n_ss ; oper[2]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.093      ; 4.636      ;
; 4.331 ; snes_rst_n_ss ; data[2]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.088      ; 4.631      ;
; 4.331 ; snes_rst_n_ss ; data[3]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.088      ; 4.631      ;
; 4.331 ; snes_rst_n_ss ; data[4]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.088      ; 4.631      ;
; 4.331 ; snes_rst_n_ss ; data[5]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.088      ; 4.631      ;
; 4.331 ; snes_rst_n_ss ; data[6]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.088      ; 4.631      ;
; 4.331 ; snes_rst_n_ss ; data[7]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.088      ; 4.631      ;
; 4.331 ; snes_rst_n_ss ; bad_trigger                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.093      ; 4.636      ;
; 4.332 ; snes_rst_n_ss ; snes_wr_n_meta0                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.087      ; 4.631      ;
; 4.332 ; snes_rst_n_ss ; snes_wr_n_meta1                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.087      ; 4.631      ;
; 4.332 ; snes_rst_n_ss ; snes_wr_n_meta2                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.087      ; 4.631      ;
; 4.332 ; snes_rst_n_ss ; snes_wr_n_sync                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.087      ; 4.631      ;
; 4.332 ; snes_rst_n_ss ; addr[0]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.090      ; 4.634      ;
; 4.332 ; snes_rst_n_ss ; addr[1]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.090      ; 4.634      ;
; 4.332 ; snes_rst_n_ss ; addr[2]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.090      ; 4.634      ;
; 4.332 ; snes_rst_n_ss ; oper[3]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.090      ; 4.634      ;
; 4.332 ; snes_rst_n_ss ; addr[3]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.090      ; 4.634      ;
; 4.332 ; snes_rst_n_ss ; seq[0]                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.090      ; 4.634      ;
; 4.332 ; snes_rst_n_ss ; addr[4]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.090      ; 4.634      ;
; 4.332 ; snes_rst_n_ss ; seq[1]                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.090      ; 4.634      ;
; 4.332 ; snes_rst_n_ss ; addr[5]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.090      ; 4.634      ;
; 4.332 ; snes_rst_n_ss ; seq[2]                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.090      ; 4.634      ;
; 4.332 ; snes_rst_n_ss ; addr[6]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.090      ; 4.634      ;
; 4.332 ; snes_rst_n_ss ; seq[3]                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.090      ; 4.634      ;
; 4.332 ; snes_rst_n_ss ; addr[7]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.090      ; 4.634      ;
; 4.355 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[1]                                                   ; clk          ; clk         ; 0.000        ; 0.076      ; 4.643      ;
; 4.355 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                       ; clk          ; clk         ; 0.000        ; 0.076      ; 4.643      ;
; 4.355 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                          ; clk          ; clk         ; 0.000        ; 0.076      ; 4.643      ;
; 4.355 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0]                 ; clk          ; clk         ; 0.000        ; 0.076      ; 4.643      ;
; 4.355 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; clk          ; clk         ; 0.000        ; 0.076      ; 4.643      ;
; 4.355 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                       ; clk          ; clk         ; 0.000        ; 0.076      ; 4.643      ;
; 4.355 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                       ; clk          ; clk         ; 0.000        ; 0.076      ; 4.643      ;
; 4.355 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                      ; clk          ; clk         ; 0.000        ; 0.076      ; 4.643      ;
; 4.355 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                       ; clk          ; clk         ; 0.000        ; 0.076      ; 4.643      ;
; 4.355 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                      ; clk          ; clk         ; 0.000        ; 0.076      ; 4.643      ;
; 4.355 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                      ; clk          ; clk         ; 0.000        ; 0.076      ; 4.643      ;
; 4.355 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                      ; clk          ; clk         ; 0.000        ; 0.076      ; 4.643      ;
; 4.355 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                       ; clk          ; clk         ; 0.000        ; 0.076      ; 4.643      ;
; 4.355 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                       ; clk          ; clk         ; 0.000        ; 0.076      ; 4.643      ;
; 4.355 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                       ; clk          ; clk         ; 0.000        ; 0.076      ; 4.643      ;
; 4.355 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                       ; clk          ; clk         ; 0.000        ; 0.076      ; 4.643      ;
; 4.355 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                       ; clk          ; clk         ; 0.000        ; 0.076      ; 4.643      ;
; 4.355 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[2]                 ; clk          ; clk         ; 0.000        ; 0.076      ; 4.643      ;
; 4.355 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[3]                 ; clk          ; clk         ; 0.000        ; 0.076      ; 4.643      ;
; 4.355 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[2]                                                   ; clk          ; clk         ; 0.000        ; 0.076      ; 4.643      ;
; 4.355 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[3]                                                   ; clk          ; clk         ; 0.000        ; 0.076      ; 4.643      ;
; 4.355 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[0]                                                   ; clk          ; clk         ; 0.000        ; 0.076      ; 4.643      ;
; 4.355 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[10]                                                  ; clk          ; clk         ; 0.000        ; 0.076      ; 4.643      ;
; 4.355 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]                                                   ; clk          ; clk         ; 0.000        ; 0.076      ; 4.643      ;
; 4.355 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]                                                   ; clk          ; clk         ; 0.000        ; 0.076      ; 4.643      ;
; 4.355 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[6]                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 4.639      ;
; 4.355 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[7]                                           ; clk          ; clk         ; 0.000        ; 0.076      ; 4.643      ;
; 4.355 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[3]                                           ; clk          ; clk         ; 0.000        ; 0.076      ; 4.643      ;
; 4.355 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[2]                                           ; clk          ; clk         ; 0.000        ; 0.076      ; 4.643      ;
; 4.355 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[1]                                           ; clk          ; clk         ; 0.000        ; 0.076      ; 4.643      ;
; 4.356 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[4]  ; clk          ; clk         ; 0.000        ; 0.080      ; 4.648      ;
; 4.357 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[13]                                                  ; clk          ; clk         ; 0.000        ; 0.079      ; 4.648      ;
; 4.357 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[1]                 ; clk          ; clk         ; 0.000        ; 0.078      ; 4.647      ;
; 4.357 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[4]                                                   ; clk          ; clk         ; 0.000        ; 0.078      ; 4.647      ;
; 4.357 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[5]                                                   ; clk          ; clk         ; 0.000        ; 0.078      ; 4.647      ;
; 4.357 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[11]                                                  ; clk          ; clk         ; 0.000        ; 0.079      ; 4.648      ;
; 4.357 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[12]                                                  ; clk          ; clk         ; 0.000        ; 0.079      ; 4.648      ;
; 4.357 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7]                                                   ; clk          ; clk         ; 0.000        ; 0.078      ; 4.647      ;
; 4.357 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6]                                                   ; clk          ; clk         ; 0.000        ; 0.078      ; 4.647      ;
; 4.357 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[13]                                          ; clk          ; clk         ; 0.000        ; 0.078      ; 4.647      ;
; 4.357 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[7]  ; clk          ; clk         ; 0.000        ; 0.079      ; 4.648      ;
; 4.357 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[6]  ; clk          ; clk         ; 0.000        ; 0.079      ; 4.648      ;
; 4.357 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[9]                                           ; clk          ; clk         ; 0.000        ; 0.078      ; 4.647      ;
; 4.357 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[8]                                           ; clk          ; clk         ; 0.000        ; 0.078      ; 4.647      ;
; 4.357 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[9]  ; clk          ; clk         ; 0.000        ; 0.079      ; 4.648      ;
; 4.357 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[8]  ; clk          ; clk         ; 0.000        ; 0.078      ; 4.647      ;
; 4.357 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[12]                                          ; clk          ; clk         ; 0.000        ; 0.079      ; 4.648      ;
; 4.357 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[13] ; clk          ; clk         ; 0.000        ; 0.079      ; 4.648      ;
; 4.357 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[12] ; clk          ; clk         ; 0.000        ; 0.078      ; 4.647      ;
; 4.357 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[11]                                          ; clk          ; clk         ; 0.000        ; 0.078      ; 4.647      ;
; 4.357 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[10]                                          ; clk          ; clk         ; 0.000        ; 0.078      ; 4.647      ;
; 4.357 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[10] ; clk          ; clk         ; 0.000        ; 0.079      ; 4.648      ;
; 4.357 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[11] ; clk          ; clk         ; 0.000        ; 0.078      ; 4.647      ;
; 4.357 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[0]  ; clk          ; clk         ; 0.000        ; 0.079      ; 4.648      ;
; 4.357 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[1]  ; clk          ; clk         ; 0.000        ; 0.079      ; 4.648      ;
; 4.357 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[3]  ; clk          ; clk         ; 0.000        ; 0.079      ; 4.648      ;
; 4.357 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[2]  ; clk          ; clk         ; 0.000        ; 0.079      ; 4.648      ;
; 4.357 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[5]  ; clk          ; clk         ; 0.000        ; 0.079      ; 4.648      ;
; 4.357 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[4]  ; clk          ; clk         ; 0.000        ; 0.079      ; 4.648      ;
; 4.357 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[0]                                           ; clk          ; clk         ; 0.000        ; 0.079      ; 4.648      ;
; 4.357 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[5]                                           ; clk          ; clk         ; 0.000        ; 0.078      ; 4.647      ;
; 4.357 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[4]                                           ; clk          ; clk         ; 0.000        ; 0.078      ; 4.647      ;
; 4.357 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[5]  ; clk          ; clk         ; 0.000        ; 0.079      ; 4.648      ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'FTDI_clk'                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.642 ; 4.877        ; 0.235          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a25~portb_address_reg0   ;
; 4.642 ; 4.877        ; 0.235          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~portb_address_reg0   ;
; 4.642 ; 4.877        ; 0.235          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a8~portb_address_reg0    ;
; 4.643 ; 4.878        ; 0.235          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~portb_address_reg0   ;
; 4.643 ; 4.878        ; 0.235          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a1~portb_address_reg0    ;
; 4.643 ; 4.878        ; 0.235          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~portb_address_reg0   ;
; 4.643 ; 4.878        ; 0.235          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~portb_address_reg0   ;
; 4.643 ; 4.878        ; 0.235          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~portb_address_reg0   ;
; 4.643 ; 4.878        ; 0.235          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a3~portb_address_reg0    ;
; 4.644 ; 4.879        ; 0.235          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~portb_address_reg0   ;
; 4.644 ; 4.879        ; 0.235          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~portb_address_reg0   ;
; 4.644 ; 4.879        ; 0.235          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~portb_address_reg0    ;
; 4.644 ; 4.879        ; 0.235          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a7~portb_address_reg0    ;
; 4.645 ; 4.880        ; 0.235          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 4.645 ; 4.880        ; 0.235          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a10~portb_address_reg0   ;
; 4.645 ; 4.880        ; 0.235          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a12~portb_address_reg0   ;
; 4.645 ; 4.880        ; 0.235          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a14~portb_address_reg0   ;
; 4.645 ; 4.880        ; 0.235          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a16~portb_address_reg0   ;
; 4.645 ; 4.880        ; 0.235          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a17~portb_address_reg0   ;
; 4.645 ; 4.880        ; 0.235          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a23~portb_address_reg0   ;
; 4.645 ; 4.880        ; 0.235          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a30~portb_address_reg0   ;
; 4.645 ; 4.880        ; 0.235          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a31~portb_address_reg0   ;
; 4.645 ; 4.880        ; 0.235          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a4~portb_address_reg0    ;
; 4.645 ; 4.880        ; 0.235          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~portb_address_reg0    ;
; 4.645 ; 4.880        ; 0.235          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a9~portb_address_reg0    ;
; 4.646 ; 4.881        ; 0.235          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a13~portb_address_reg0   ;
; 4.646 ; 4.881        ; 0.235          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~portb_address_reg0   ;
; 4.646 ; 4.881        ; 0.235          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a22~portb_address_reg0   ;
; 4.646 ; 4.881        ; 0.235          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a24~portb_address_reg0   ;
; 4.646 ; 4.881        ; 0.235          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a29~portb_address_reg0   ;
; 4.646 ; 4.881        ; 0.235          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a6~portb_address_reg0    ;
; 4.647 ; 4.882        ; 0.235          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a11~portb_address_reg0   ;
; 4.766 ; 4.954        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[2]  ;
; 4.766 ; 4.954        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[3]  ;
; 4.766 ; 4.954        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[8]  ;
; 4.766 ; 4.954        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[9]  ;
; 4.766 ; 4.954        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[2]  ;
; 4.766 ; 4.954        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[3]  ;
; 4.766 ; 4.954        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[8]  ;
; 4.766 ; 4.954        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[9]  ;
; 4.766 ; 4.954        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[2]                                ;
; 4.766 ; 4.954        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[3]                                ;
; 4.766 ; 4.954        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[4]                                ;
; 4.766 ; 4.954        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[0]                                ;
; 4.766 ; 4.954        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_b[0]                                                   ;
; 4.766 ; 4.954        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[6]                                                   ;
; 4.766 ; 4.954        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[8]                                                   ;
; 4.766 ; 4.954        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[9]                                                   ;
; 4.766 ; 4.954        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; ftdi_state.REG_SENDING                                                                                                                                 ;
; 4.767 ; 4.955        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; FTDI_data[0]~reg0                                                                                                                                      ;
; 4.767 ; 4.955        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; FTDI_data[1]~reg0                                                                                                                                      ;
; 4.767 ; 4.955        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; FTDI_data[2]~reg0                                                                                                                                      ;
; 4.767 ; 4.955        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; FTDI_data[3]~reg0                                                                                                                                      ;
; 4.767 ; 4.955        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; FTDI_data[4]~reg0                                                                                                                                      ;
; 4.767 ; 4.955        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; FTDI_data[5]~reg0                                                                                                                                      ;
; 4.767 ; 4.955        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; FTDI_data[6]~reg0                                                                                                                                      ;
; 4.767 ; 4.955        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; FTDI_data[7]~reg0                                                                                                                                      ;
; 4.767 ; 4.955        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                     ;
; 4.767 ; 4.955        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[1]                     ;
; 4.767 ; 4.955        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[2]                     ;
; 4.767 ; 4.955        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[3]                     ;
; 4.767 ; 4.955        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[4]                     ;
; 4.767 ; 4.955        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[5]                     ;
; 4.767 ; 4.955        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ;
; 4.767 ; 4.955        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ;
; 4.767 ; 4.955        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|parity5                          ;
; 4.767 ; 4.955        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a0                    ;
; 4.767 ; 4.955        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a1                    ;
; 4.767 ; 4.955        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a2                    ;
; 4.767 ; 4.955        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a3                    ;
; 4.767 ; 4.955        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ;
; 4.767 ; 4.955        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ;
; 4.767 ; 4.955        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; ftdi_state.REG_LOAD                                                                                                                                    ;
; 4.767 ; 4.955        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; ftdi_state.REG_LOADED                                                                                                                                  ;
; 4.767 ; 4.955        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; usb_xfer_count[0]                                                                                                                                      ;
; 4.767 ; 4.955        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; usb_xfer_count[1]                                                                                                                                      ;
; 4.768 ; 4.956        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[10]                    ;
; 4.768 ; 4.956        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                    ;
; 4.768 ; 4.956        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                    ;
; 4.768 ; 4.956        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                    ;
; 4.768 ; 4.956        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[6]                     ;
; 4.768 ; 4.956        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[9]                     ;
; 4.768 ; 4.956        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[0]  ;
; 4.768 ; 4.956        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[12] ;
; 4.768 ; 4.956        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[13] ;
; 4.768 ; 4.956        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[1]  ;
; 4.768 ; 4.956        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[4]  ;
; 4.768 ; 4.956        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[5]  ;
; 4.768 ; 4.956        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[6]  ;
; 4.768 ; 4.956        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[7]  ;
; 4.768 ; 4.956        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[0]  ;
; 4.768 ; 4.956        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[12] ;
; 4.768 ; 4.956        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[13] ;
; 4.768 ; 4.956        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[1]  ;
; 4.768 ; 4.956        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[4]  ;
; 4.768 ; 4.956        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[5]  ;
; 4.768 ; 4.956        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[6]  ;
; 4.768 ; 4.956        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[7]  ;
; 4.768 ; 4.956        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|addr_store_b[0]                     ;
; 4.768 ; 4.956        ; 0.188          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|addr_store_b[1]                     ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.686 ; 4.921        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a25~porta_address_reg0  ;
; 4.686 ; 4.921        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a25~porta_we_reg        ;
; 4.686 ; 4.921        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_address_reg0  ;
; 4.686 ; 4.921        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_we_reg        ;
; 4.686 ; 4.921        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a8~porta_address_reg0   ;
; 4.686 ; 4.921        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a8~porta_we_reg         ;
; 4.687 ; 4.922        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~porta_address_reg0  ;
; 4.687 ; 4.922        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~porta_we_reg        ;
; 4.687 ; 4.922        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a1~porta_address_reg0   ;
; 4.687 ; 4.922        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a1~porta_we_reg         ;
; 4.687 ; 4.922        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~porta_address_reg0  ;
; 4.687 ; 4.922        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~porta_we_reg        ;
; 4.687 ; 4.922        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~porta_address_reg0  ;
; 4.687 ; 4.922        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~porta_we_reg        ;
; 4.687 ; 4.922        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_address_reg0  ;
; 4.687 ; 4.922        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_we_reg        ;
; 4.687 ; 4.922        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a3~porta_address_reg0   ;
; 4.687 ; 4.922        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a3~porta_we_reg         ;
; 4.688 ; 4.923        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~porta_address_reg0  ;
; 4.688 ; 4.923        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~porta_we_reg        ;
; 4.688 ; 4.923        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a25~porta_datain_reg0   ;
; 4.688 ; 4.923        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_address_reg0  ;
; 4.688 ; 4.923        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_we_reg        ;
; 4.688 ; 4.923        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_datain_reg0   ;
; 4.688 ; 4.923        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~porta_address_reg0   ;
; 4.688 ; 4.923        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~porta_we_reg         ;
; 4.688 ; 4.923        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a7~porta_address_reg0   ;
; 4.688 ; 4.923        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a7~porta_we_reg         ;
; 4.688 ; 4.923        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a8~porta_datain_reg0    ;
; 4.689 ; 4.924        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 4.689 ; 4.924        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a0~porta_we_reg         ;
; 4.689 ; 4.924        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a10~porta_address_reg0  ;
; 4.689 ; 4.924        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a10~porta_we_reg        ;
; 4.689 ; 4.924        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a12~porta_address_reg0  ;
; 4.689 ; 4.924        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a12~porta_we_reg        ;
; 4.689 ; 4.924        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a14~porta_address_reg0  ;
; 4.689 ; 4.924        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a14~porta_we_reg        ;
; 4.689 ; 4.924        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~porta_datain_reg0   ;
; 4.689 ; 4.924        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a16~porta_address_reg0  ;
; 4.689 ; 4.924        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a16~porta_we_reg        ;
; 4.689 ; 4.924        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a17~porta_address_reg0  ;
; 4.689 ; 4.924        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a17~porta_we_reg        ;
; 4.689 ; 4.924        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a1~porta_datain_reg0    ;
; 4.689 ; 4.924        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~porta_datain_reg0   ;
; 4.689 ; 4.924        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~porta_datain_reg0   ;
; 4.689 ; 4.924        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a23~porta_address_reg0  ;
; 4.689 ; 4.924        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a23~porta_we_reg        ;
; 4.689 ; 4.924        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_datain_reg0   ;
; 4.689 ; 4.924        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a30~porta_address_reg0  ;
; 4.689 ; 4.924        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a30~porta_we_reg        ;
; 4.689 ; 4.924        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a31~porta_address_reg0  ;
; 4.689 ; 4.924        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a31~porta_we_reg        ;
; 4.689 ; 4.924        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a3~porta_datain_reg0    ;
; 4.689 ; 4.924        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a4~porta_address_reg0   ;
; 4.689 ; 4.924        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a4~porta_we_reg         ;
; 4.689 ; 4.924        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~porta_address_reg0   ;
; 4.689 ; 4.924        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~porta_we_reg         ;
; 4.689 ; 4.924        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a9~porta_address_reg0   ;
; 4.689 ; 4.924        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a9~porta_we_reg         ;
; 4.690 ; 4.925        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a13~porta_address_reg0  ;
; 4.690 ; 4.925        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a13~porta_we_reg        ;
; 4.690 ; 4.925        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~porta_address_reg0  ;
; 4.690 ; 4.925        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~porta_we_reg        ;
; 4.690 ; 4.925        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~porta_datain_reg0   ;
; 4.690 ; 4.925        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a22~porta_address_reg0  ;
; 4.690 ; 4.925        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a22~porta_we_reg        ;
; 4.690 ; 4.925        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a24~porta_address_reg0  ;
; 4.690 ; 4.925        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a24~porta_we_reg        ;
; 4.690 ; 4.925        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_datain_reg0   ;
; 4.690 ; 4.925        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a29~porta_address_reg0  ;
; 4.690 ; 4.925        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a29~porta_we_reg        ;
; 4.690 ; 4.925        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~porta_datain_reg0    ;
; 4.690 ; 4.925        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a6~porta_address_reg0   ;
; 4.690 ; 4.925        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a6~porta_we_reg         ;
; 4.690 ; 4.925        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a7~porta_datain_reg0    ;
; 4.691 ; 4.926        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 4.691 ; 4.926        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a10~porta_datain_reg0   ;
; 4.691 ; 4.926        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a11~porta_address_reg0  ;
; 4.691 ; 4.926        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a11~porta_we_reg        ;
; 4.691 ; 4.926        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a12~porta_datain_reg0   ;
; 4.691 ; 4.926        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a14~porta_datain_reg0   ;
; 4.691 ; 4.926        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a16~porta_datain_reg0   ;
; 4.691 ; 4.926        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a17~porta_datain_reg0   ;
; 4.691 ; 4.926        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a23~porta_datain_reg0   ;
; 4.691 ; 4.926        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a30~porta_datain_reg0   ;
; 4.691 ; 4.926        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a31~porta_datain_reg0   ;
; 4.691 ; 4.926        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a4~porta_datain_reg0    ;
; 4.691 ; 4.926        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~porta_datain_reg0    ;
; 4.691 ; 4.926        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a9~porta_datain_reg0    ;
; 4.692 ; 4.927        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a13~porta_datain_reg0   ;
; 4.692 ; 4.927        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~porta_datain_reg0   ;
; 4.692 ; 4.927        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a22~porta_datain_reg0   ;
; 4.692 ; 4.927        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a24~porta_datain_reg0   ;
; 4.692 ; 4.927        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a29~porta_datain_reg0   ;
; 4.692 ; 4.927        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a6~porta_datain_reg0    ;
; 4.693 ; 4.928        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a11~porta_datain_reg0   ;
; 4.759 ; 4.979        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[0] ;
; 4.759 ; 4.979        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[4] ;
; 4.759 ; 4.979        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[5] ;
; 4.759 ; 4.979        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[6] ;
+-------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Setup Times                                                                   ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; FTDI_tx_empty_n ; FTDI_clk   ; 7.108  ; 7.548  ; Rise       ; FTDI_clk        ;
; rst_n           ; FTDI_clk   ; 2.423  ; 2.709  ; Rise       ; FTDI_clk        ;
; rst_n           ; clk        ; 0.771  ; 0.873  ; Rise       ; clk             ;
; snes_rd_n       ; clk        ; 1.901  ; 2.238  ; Rise       ; clk             ;
; snes_rst_n      ; clk        ; -0.280 ; -0.076 ; Rise       ; clk             ;
; snes_wr_n       ; clk        ; 1.779  ; 2.080  ; Rise       ; clk             ;
+-----------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; FTDI_tx_empty_n ; FTDI_clk   ; -2.588 ; -2.875 ; Rise       ; FTDI_clk        ;
; rst_n           ; FTDI_clk   ; -1.920 ; -2.196 ; Rise       ; FTDI_clk        ;
; rst_n           ; clk        ; -0.207 ; -0.284 ; Rise       ; clk             ;
; snes_rd_n       ; clk        ; -1.420 ; -1.735 ; Rise       ; clk             ;
; snes_rst_n      ; clk        ; 0.647  ; 0.448  ; Rise       ; clk             ;
; snes_wr_n       ; clk        ; -1.304 ; -1.584 ; Rise       ; clk             ;
+-----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; FTDI_data[*]  ; FTDI_clk   ; 9.407  ; 9.184  ; Rise       ; FTDI_clk        ;
;  FTDI_data[0] ; FTDI_clk   ; 9.407  ; 9.184  ; Rise       ; FTDI_clk        ;
;  FTDI_data[1] ; FTDI_clk   ; 8.985  ; 8.677  ; Rise       ; FTDI_clk        ;
;  FTDI_data[2] ; FTDI_clk   ; 9.154  ; 8.902  ; Rise       ; FTDI_clk        ;
;  FTDI_data[3] ; FTDI_clk   ; 9.056  ; 8.711  ; Rise       ; FTDI_clk        ;
;  FTDI_data[4] ; FTDI_clk   ; 8.446  ; 8.363  ; Rise       ; FTDI_clk        ;
;  FTDI_data[5] ; FTDI_clk   ; 8.296  ; 8.052  ; Rise       ; FTDI_clk        ;
;  FTDI_data[6] ; FTDI_clk   ; 9.101  ; 8.836  ; Rise       ; FTDI_clk        ;
;  FTDI_data[7] ; FTDI_clk   ; 8.445  ; 8.296  ; Rise       ; FTDI_clk        ;
; FTDI_wr_n     ; FTDI_clk   ; 10.327 ; 9.989  ; Rise       ; FTDI_clk        ;
; leds[*]       ; FTDI_clk   ; 14.716 ; 14.851 ; Rise       ; FTDI_clk        ;
;  leds[0]      ; FTDI_clk   ; 8.394  ; 8.277  ; Rise       ; FTDI_clk        ;
;  leds[1]      ; FTDI_clk   ; 11.024 ; 10.805 ; Rise       ; FTDI_clk        ;
;  leds[2]      ; FTDI_clk   ; 11.689 ; 11.373 ; Rise       ; FTDI_clk        ;
;  leds[3]      ; FTDI_clk   ; 11.658 ; 11.411 ; Rise       ; FTDI_clk        ;
;  leds[4]      ; FTDI_clk   ; 11.590 ; 11.372 ; Rise       ; FTDI_clk        ;
;  leds[5]      ; FTDI_clk   ; 14.716 ; 14.851 ; Rise       ; FTDI_clk        ;
;  leds[6]      ; FTDI_clk   ; 11.866 ; 11.578 ; Rise       ; FTDI_clk        ;
;  leds[7]      ; FTDI_clk   ; 14.391 ; 14.459 ; Rise       ; FTDI_clk        ;
; unk           ; FTDI_clk   ; 9.481  ; 9.203  ; Rise       ; FTDI_clk        ;
; unk           ; clk        ; 8.911  ; 8.723  ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; FTDI_data[*]  ; FTDI_clk   ; 7.996  ; 7.757  ; Rise       ; FTDI_clk        ;
;  FTDI_data[0] ; FTDI_clk   ; 9.063  ; 8.844  ; Rise       ; FTDI_clk        ;
;  FTDI_data[1] ; FTDI_clk   ; 8.657  ; 8.357  ; Rise       ; FTDI_clk        ;
;  FTDI_data[2] ; FTDI_clk   ; 8.819  ; 8.572  ; Rise       ; FTDI_clk        ;
;  FTDI_data[3] ; FTDI_clk   ; 8.726  ; 8.390  ; Rise       ; FTDI_clk        ;
;  FTDI_data[4] ; FTDI_clk   ; 8.140  ; 8.055  ; Rise       ; FTDI_clk        ;
;  FTDI_data[5] ; FTDI_clk   ; 7.996  ; 7.757  ; Rise       ; FTDI_clk        ;
;  FTDI_data[6] ; FTDI_clk   ; 8.768  ; 8.509  ; Rise       ; FTDI_clk        ;
;  FTDI_data[7] ; FTDI_clk   ; 8.138  ; 7.991  ; Rise       ; FTDI_clk        ;
; FTDI_wr_n     ; FTDI_clk   ; 9.940  ; 9.611  ; Rise       ; FTDI_clk        ;
; leds[*]       ; FTDI_clk   ; 8.093  ; 7.978  ; Rise       ; FTDI_clk        ;
;  leds[0]      ; FTDI_clk   ; 8.093  ; 7.978  ; Rise       ; FTDI_clk        ;
;  leds[1]      ; FTDI_clk   ; 9.454  ; 9.210  ; Rise       ; FTDI_clk        ;
;  leds[2]      ; FTDI_clk   ; 9.580  ; 9.314  ; Rise       ; FTDI_clk        ;
;  leds[3]      ; FTDI_clk   ; 9.411  ; 9.175  ; Rise       ; FTDI_clk        ;
;  leds[4]      ; FTDI_clk   ; 9.151  ; 8.995  ; Rise       ; FTDI_clk        ;
;  leds[5]      ; FTDI_clk   ; 12.511 ; 12.652 ; Rise       ; FTDI_clk        ;
;  leds[6]      ; FTDI_clk   ; 9.270  ; 9.045  ; Rise       ; FTDI_clk        ;
;  leds[7]      ; FTDI_clk   ; 11.621 ; 11.663 ; Rise       ; FTDI_clk        ;
; unk           ; FTDI_clk   ; 8.947  ; 8.666  ; Rise       ; FTDI_clk        ;
; unk           ; clk        ; 8.572  ; 8.387  ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+-----------------+-------------+--------+----+----+--------+
; Input Port      ; Output Port ; RR     ; RF ; FR ; FF     ;
+-----------------+-------------+--------+----+----+--------+
; FTDI_tx_empty_n ; FTDI_wr_n   ; 11.642 ;    ;    ; 11.572 ;
+-----------------+-------------+--------+----+----+--------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+-----------------+-------------+--------+----+----+--------+
; Input Port      ; Output Port ; RR     ; RF ; FR ; FF     ;
+-----------------+-------------+--------+----+----+--------+
; FTDI_tx_empty_n ; FTDI_wr_n   ; 11.210 ;    ;    ; 11.137 ;
+-----------------+-------------+--------+----+----+--------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 28
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 12.918 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                   ; Synchronization Node                                                                                                                                   ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[8]          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[8]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[0]          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[0]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[7]          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[7]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[9]          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[9]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[11] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[11] ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[6]          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[6]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[13]         ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[13] ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]         ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[10] ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[11]         ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[11] ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[12]         ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[12] ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[10] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[10] ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[3]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[5]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[5]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[2]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[7]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[7]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[9]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[9]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[3]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[3]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[1]          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[1]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[8]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[5]          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[5]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[2]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[2]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[6]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[6]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[4]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[4]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[4]          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[4]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[12] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[12] ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[1]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[1]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[13] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[13] ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[0]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[0]  ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 12.918                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[8] ;                        ;              ;                  ; 9.060        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[8] ;                        ;              ;                  ; 3.858        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 12.940                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[0] ;                        ;              ;                  ; 8.406        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[0] ;                        ;              ;                  ; 4.534        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 13.021                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[7] ;                        ;              ;                  ; 8.652        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[7] ;                        ;              ;                  ; 4.369        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 13.024                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[9] ;                        ;              ;                  ; 8.654        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[9] ;                        ;              ;                  ; 4.370        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                            ; 13.075                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                    ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                   ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                     ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[11]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                               ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[11] ;                        ;              ;                  ; 9.039        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ;                        ;              ;                  ; 4.036        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 13.198                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[6] ;                        ;              ;                  ; 9.060        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[6] ;                        ;              ;                  ; 4.138        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[13]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[13] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                            ; 13.240                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                   ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                    ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                     ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[13]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                               ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[13] ;                        ;              ;                  ; 8.684        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[13] ;                        ;              ;                  ; 4.556        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                            ; 13.344                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                   ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                    ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                     ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                               ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[10] ;                        ;              ;                  ; 8.640        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[10] ;                        ;              ;                  ; 4.704        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[11]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                            ; 13.348                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                   ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                    ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                     ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[11]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                               ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[11] ;                        ;              ;                  ; 8.878        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[11] ;                        ;              ;                  ; 4.470        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[12]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[12] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                            ; 13.377                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                   ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                    ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                     ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[12]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                               ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[12] ;                        ;              ;                  ; 9.060        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[12] ;                        ;              ;                  ; 4.317        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                            ; 13.393                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                    ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                   ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                     ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                               ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[10] ;                        ;              ;                  ; 9.040        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[10] ;                        ;              ;                  ; 4.353        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 13.519                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[3] ;                        ;              ;                  ; 8.651        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[3] ;                        ;              ;                  ; 4.868        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 13.582                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 8.862        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 4.720        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 13.694                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[2] ;                        ;              ;                  ; 8.894        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[2] ;                        ;              ;                  ; 4.800        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 13.889                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 8.848        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 5.041        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 13.889                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 9.057        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 4.832        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 13.949                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 9.060        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 4.889        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 13.967                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[1] ;                        ;              ;                  ; 8.684        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[1] ;                        ;              ;                  ; 5.283        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 14.026                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 9.060        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 4.966        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 14.091                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[5] ;                        ;              ;                  ; 8.659        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[5] ;                        ;              ;                  ; 5.432        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 14.094                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 9.058        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 5.036        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 14.123                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 8.850        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 5.273        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 14.159                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 9.060        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 5.099        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 14.262                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[4] ;                        ;              ;                  ; 8.899        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[4] ;                        ;              ;                  ; 5.363        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[12]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[12] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                            ; 14.306                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                    ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                   ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                     ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[12]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                               ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[12] ;                        ;              ;                  ; 8.851        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[12] ;                        ;              ;                  ; 5.455        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 14.359                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 8.848        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 5.511        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[13]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[13] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                            ; 14.380                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                    ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                   ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                     ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[13]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                               ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[13] ;                        ;              ;                  ; 8.847        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[13] ;                        ;              ;                  ; 5.533        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 14.400                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 9.060        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 5.340        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 152.58 MHz ; 152.58 MHz      ; clk        ;      ;
; 155.96 MHz ; 155.96 MHz      ; FTDI_clk   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; clk      ; 3.446 ; 0.000           ;
; FTDI_clk ; 3.588 ; 0.000           ;
+----------+-------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; FTDI_clk ; 0.402 ; 0.000          ;
; clk      ; 0.402 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; FTDI_clk ; 5.042 ; 0.000              ;
; clk      ; 5.298 ; 0.000              ;
+----------+-------+--------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; FTDI_clk ; 3.451 ; 0.000             ;
; clk      ; 3.903 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; FTDI_clk ; 4.641 ; 0.000                         ;
; clk      ; 4.695 ; 0.000                         ;
+----------+-------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.446 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.265      ; 6.878      ;
; 3.447 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.260      ; 6.872      ;
; 3.447 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.260      ; 6.872      ;
; 3.477 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.256      ; 6.838      ;
; 3.478 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.251      ; 6.832      ;
; 3.478 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.251      ; 6.832      ;
; 3.482 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.293      ; 6.870      ;
; 3.483 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.288      ; 6.864      ;
; 3.483 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.288      ; 6.864      ;
; 3.644 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~porta_datain_reg0   ; clk          ; clk         ; 10.000       ; 0.255      ; 6.670      ;
; 3.645 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~porta_we_reg        ; clk          ; clk         ; 10.000       ; 0.250      ; 6.664      ;
; 3.645 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~porta_address_reg0  ; clk          ; clk         ; 10.000       ; 0.250      ; 6.664      ;
; 3.678 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.265      ; 6.646      ;
; 3.679 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.260      ; 6.640      ;
; 3.679 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.260      ; 6.640      ;
; 3.709 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.256      ; 6.606      ;
; 3.710 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.251      ; 6.600      ;
; 3.710 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.251      ; 6.600      ;
; 3.714 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.293      ; 6.638      ;
; 3.715 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.261      ; 6.605      ;
; 3.715 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.288      ; 6.632      ;
; 3.715 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.288      ; 6.632      ;
; 3.716 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.256      ; 6.599      ;
; 3.716 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.256      ; 6.599      ;
; 3.733 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.268      ; 6.594      ;
; 3.734 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.258      ; 6.583      ;
; 3.734 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.263      ; 6.588      ;
; 3.734 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.263      ; 6.588      ;
; 3.735 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.253      ; 6.577      ;
; 3.735 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.253      ; 6.577      ;
; 3.737 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~porta_datain_reg0   ; clk          ; clk         ; 10.000       ; 0.256      ; 6.578      ;
; 3.738 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~porta_we_reg        ; clk          ; clk         ; 10.000       ; 0.251      ; 6.572      ;
; 3.738 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~porta_address_reg0  ; clk          ; clk         ; 10.000       ; 0.251      ; 6.572      ;
; 3.738 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.267      ; 6.588      ;
; 3.739 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.262      ; 6.582      ;
; 3.739 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.262      ; 6.582      ;
; 3.749 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a10~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.259      ; 6.569      ;
; 3.750 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a10~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.254      ; 6.563      ;
; 3.750 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a10~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.254      ; 6.563      ;
; 3.754 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.264      ; 6.569      ;
; 3.755 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.259      ; 6.563      ;
; 3.755 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.259      ; 6.563      ;
; 3.781 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a22~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.258      ; 6.536      ;
; 3.782 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a22~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.253      ; 6.530      ;
; 3.782 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a22~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.253      ; 6.530      ;
; 3.785 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.255      ; 6.529      ;
; 3.786 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.250      ; 6.523      ;
; 3.786 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.250      ; 6.523      ;
; 3.790 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.292      ; 6.561      ;
; 3.791 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.287      ; 6.555      ;
; 3.791 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.287      ; 6.555      ;
; 3.806 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.251      ; 6.504      ;
; 3.807 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.246      ; 6.498      ;
; 3.807 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.246      ; 6.498      ;
; 3.851 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a31~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.283      ; 6.491      ;
; 3.852 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a31~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.278      ; 6.485      ;
; 3.852 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a31~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.278      ; 6.485      ;
; 3.868 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.264      ; 6.455      ;
; 3.869 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.259      ; 6.449      ;
; 3.869 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.259      ; 6.449      ;
; 3.876 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~porta_datain_reg0   ; clk          ; clk         ; 10.000       ; 0.255      ; 6.438      ;
; 3.877 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~porta_we_reg        ; clk          ; clk         ; 10.000       ; 0.250      ; 6.432      ;
; 3.877 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~porta_address_reg0  ; clk          ; clk         ; 10.000       ; 0.250      ; 6.432      ;
; 3.878 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a25~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.291      ; 6.472      ;
; 3.879 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a24~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.286      ; 6.466      ;
; 3.879 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a25~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.286      ; 6.466      ;
; 3.879 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a25~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.286      ; 6.466      ;
; 3.880 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a24~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.281      ; 6.460      ;
; 3.880 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a24~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.281      ; 6.460      ;
; 3.899 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.255      ; 6.415      ;
; 3.900 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.250      ; 6.409      ;
; 3.900 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.250      ; 6.409      ;
; 3.904 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.292      ; 6.447      ;
; 3.905 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.287      ; 6.441      ;
; 3.905 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.287      ; 6.441      ;
; 3.928 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[0] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.265      ; 6.396      ;
; 3.929 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[0] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.260      ; 6.390      ;
; 3.929 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[0] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.260      ; 6.390      ;
; 3.947 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.261      ; 6.373      ;
; 3.948 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.256      ; 6.367      ;
; 3.948 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.256      ; 6.367      ;
; 3.952 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~porta_datain_reg0   ; clk          ; clk         ; 10.000       ; 0.254      ; 6.361      ;
; 3.953 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~porta_we_reg        ; clk          ; clk         ; 10.000       ; 0.249      ; 6.355      ;
; 3.953 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~porta_address_reg0  ; clk          ; clk         ; 10.000       ; 0.249      ; 6.355      ;
; 3.959 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[0] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.256      ; 6.356      ;
; 3.960 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[0] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.251      ; 6.350      ;
; 3.960 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[0] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.251      ; 6.350      ;
; 3.964 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[0] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.293      ; 6.388      ;
; 3.965 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[0] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.288      ; 6.382      ;
; 3.965 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[0] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.288      ; 6.382      ;
; 3.965 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.268      ; 6.362      ;
; 3.966 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.258      ; 6.351      ;
; 3.966 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.263      ; 6.356      ;
; 3.966 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.263      ; 6.356      ;
; 3.967 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.253      ; 6.345      ;
; 3.967 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.253      ; 6.345      ;
; 3.969 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~porta_datain_reg0   ; clk          ; clk         ; 10.000       ; 0.256      ; 6.346      ;
; 3.970 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~porta_we_reg        ; clk          ; clk         ; 10.000       ; 0.251      ; 6.340      ;
; 3.970 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~porta_address_reg0  ; clk          ; clk         ; 10.000       ; 0.251      ; 6.340      ;
; 3.970 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.267      ; 6.356      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'FTDI_clk'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.588 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a3~portb_address_reg0    ; FTDI_data[3]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.372     ; 6.062      ;
; 3.745 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a1~portb_address_reg0    ; FTDI_data[1]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.373     ; 5.904      ;
; 3.776 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~portb_address_reg0    ; FTDI_data[5]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.360     ; 5.886      ;
; 3.805 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~portb_address_reg0   ; FTDI_data[3]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.382     ; 5.835      ;
; 3.834 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~portb_address_reg0   ; FTDI_data[7]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.350     ; 5.838      ;
; 3.868 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a0~portb_address_reg0    ; FTDI_data[0]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.346     ; 5.808      ;
; 3.869 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a9~portb_address_reg0    ; FTDI_data[1]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.375     ; 5.778      ;
; 3.959 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a13~portb_address_reg0   ; FTDI_data[5]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.375     ; 5.688      ;
; 3.982 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a7~portb_address_reg0    ; FTDI_data[7]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.367     ; 5.673      ;
; 3.993 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; FTDI_data[7]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.100     ; 5.929      ;
; 3.993 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; FTDI_data[6]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.100     ; 5.929      ;
; 3.993 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; FTDI_data[5]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.100     ; 5.929      ;
; 3.993 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; FTDI_data[3]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.100     ; 5.929      ;
; 3.993 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; FTDI_data[1]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.100     ; 5.929      ;
; 3.993 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; FTDI_data[0]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.100     ; 5.929      ;
; 3.993 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; FTDI_data[4]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.100     ; 5.929      ;
; 3.993 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; FTDI_data[2]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.100     ; 5.929      ;
; 4.015 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.072     ; 5.935      ;
; 4.015 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.072     ; 5.935      ;
; 4.018 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.072     ; 5.932      ;
; 4.139 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a4~portb_address_reg0    ; FTDI_data[4]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.341     ; 5.542      ;
; 4.161 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a16~portb_address_reg0   ; FTDI_data[0]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.345     ; 5.516      ;
; 4.165 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.071     ; 5.786      ;
; 4.165 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.071     ; 5.786      ;
; 4.168 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.071     ; 5.783      ;
; 4.184 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a11~portb_address_reg0   ; FTDI_data[3]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.374     ; 5.464      ;
; 4.201 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a8~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.215      ; 6.073      ;
; 4.203 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a8~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.214      ; 6.070      ;
; 4.204 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a8~portb_address_reg0    ; FTDI_data[0]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.378     ; 5.440      ;
; 4.232 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.182      ; 6.009      ;
; 4.234 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.181      ; 6.006      ;
; 4.267 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.181      ; 5.973      ;
; 4.269 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.180      ; 5.970      ;
; 4.272 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.219      ; 6.006      ;
; 4.274 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.218      ; 6.003      ;
; 4.278 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~portb_address_reg0   ; FTDI_data[2]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.347     ; 5.397      ;
; 4.286 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.182      ; 5.955      ;
; 4.288 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.181      ; 5.952      ;
; 4.291 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a24~portb_address_reg0   ; FTDI_data[0]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.375     ; 5.356      ;
; 4.304 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~portb_address_reg0   ; FTDI_data[5]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.372     ; 5.346      ;
; 4.304 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~portb_address_reg0   ; FTDI_data[3]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.373     ; 5.345      ;
; 4.317 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.194      ; 5.936      ;
; 4.319 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.193      ; 5.933      ;
; 4.327 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~portb_address_reg0   ; FTDI_data[4]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.339     ; 5.356      ;
; 4.328 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a25~portb_address_reg0   ; FTDI_data[1]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.380     ; 5.314      ;
; 4.330 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.193      ; 5.922      ;
; 4.332 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.192      ; 5.919      ;
; 4.335 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.187      ; 5.911      ;
; 4.336 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[7]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[3]                              ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.072     ; 5.614      ;
; 4.337 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.186      ; 5.908      ;
; 4.346 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a17~portb_address_reg0   ; FTDI_data[1]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.375     ; 5.301      ;
; 4.351 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a31~portb_address_reg0   ; FTDI_data[7]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.372     ; 5.299      ;
; 4.363 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a1~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.194      ; 5.890      ;
; 4.363 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a25~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.217      ; 5.913      ;
; 4.365 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a1~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.193      ; 5.887      ;
; 4.365 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a25~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.216      ; 5.910      ;
; 4.370 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~portb_address_reg0    ; FTDI_data[2]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.361     ; 5.291      ;
; 4.370 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[7]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[2]                              ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.072     ; 5.580      ;
; 4.378 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a3~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.193      ; 5.874      ;
; 4.380 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a3~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.192      ; 5.871      ;
; 4.388 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ; FTDI_data[7]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.565     ; 5.069      ;
; 4.388 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ; FTDI_data[6]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.565     ; 5.069      ;
; 4.388 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ; FTDI_data[5]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.565     ; 5.069      ;
; 4.388 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ; FTDI_data[3]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.565     ; 5.069      ;
; 4.388 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ; FTDI_data[1]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.565     ; 5.069      ;
; 4.388 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ; FTDI_data[0]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.565     ; 5.069      ;
; 4.388 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ; FTDI_data[4]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.565     ; 5.069      ;
; 4.388 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ; FTDI_data[2]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.565     ; 5.069      ;
; 4.389 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.191      ; 5.861      ;
; 4.389 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~portb_address_reg0   ; FTDI_data[4]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.354     ; 5.279      ;
; 4.391 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.190      ; 5.858      ;
; 4.410 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.537     ; 5.075      ;
; 4.410 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.537     ; 5.075      ;
; 4.412 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[9]                   ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.072     ; 5.538      ;
; 4.413 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.537     ; 5.072      ;
; 4.415 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[10]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.072     ; 5.535      ;
; 4.430 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.072     ; 5.520      ;
; 4.430 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.072     ; 5.520      ;
; 4.433 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.072     ; 5.517      ;
; 4.438 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                   ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.101     ; 5.483      ;
; 4.448 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a14~portb_address_reg0   ; FTDI_data[6]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.343     ; 5.231      ;
; 4.456 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a12~portb_address_reg0   ; FTDI_data[4]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.343     ; 5.223      ;
; 4.458 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; ftdi_state.REG_LOADED                                                                                                                                ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.071     ; 5.493      ;
; 4.459 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; ftdi_state.REG_LOAD                                                                                                                                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.071     ; 5.492      ;
; 4.466 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a8~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.214      ; 5.807      ;
; 4.467 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a30~portb_address_reg0   ; FTDI_data[6]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.371     ; 5.184      ;
; 4.484 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~portb_address_reg0   ; FTDI_data[2]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.361     ; 5.177      ;
; 4.497 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.181      ; 5.743      ;
; 4.501 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a6~portb_address_reg0    ; FTDI_data[6]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.347     ; 5.174      ;
; 4.507 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.074     ; 5.441      ;
; 4.507 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.074     ; 5.441      ;
; 4.510 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.074     ; 5.438      ;
; 4.532 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.180      ; 5.707      ;
; 4.537 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.218      ; 5.740      ;
; 4.540 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a29~portb_address_reg0   ; FTDI_data[5]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.373     ; 5.109      ;
; 4.550 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a23~portb_address_reg0   ; FTDI_data[7]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.369     ; 5.103      ;
; 4.551 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.181      ; 5.689      ;
; 4.562 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[9]                   ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.071     ; 5.389      ;
; 4.565 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[10]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.071     ; 5.386      ;
; 4.582 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.193      ; 5.670      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'FTDI_clk'                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; usb_xfer_count[1]                                                                                                                                      ; usb_xfer_count[1]                                                                                                                                      ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; usb_xfer_count[0]                                                                                                                                      ; usb_xfer_count[0]                                                                                                                                      ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[9]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[9]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[10]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[10]                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[6]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[6]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ftdi_state.REG_LOAD                                                                                                                                    ; ftdi_state.REG_LOAD                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ftdi_state.REG_LOADED                                                                                                                                  ; ftdi_state.REG_LOADED                                                                                                                                  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[4]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[4]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[3]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[3]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[5]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[5]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[1]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[1]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[2]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[2]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ftdi_state.REG_SENDING                                                                                                                                 ; ftdi_state.REG_SENDING                                                                                                                                 ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.071      ; 0.669      ;
; 0.450 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a2                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|parity5                          ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.071      ; 0.716      ;
; 0.452 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[10] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[10] ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.091      ; 0.738      ;
; 0.453 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[11] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.091      ; 0.739      ;
; 0.456 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[0]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[0]                                ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.072      ; 0.723      ;
; 0.471 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[0]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[0]  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[4]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[4]  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[3]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[3]  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[8]  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.071      ; 0.738      ;
; 0.473 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_b[0]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[0]                                ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.071      ; 0.739      ;
; 0.474 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[2]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[2]  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.071      ; 0.740      ;
; 0.474 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[9]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[9]  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.071      ; 0.740      ;
; 0.479 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[5]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[5]                                ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.072      ; 0.746      ;
; 0.494 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[1]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.071      ; 0.760      ;
; 0.496 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a0                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.071      ; 0.762      ;
; 0.503 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[13]                                                  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.072      ; 0.770      ;
; 0.517 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|addr_store_b[0]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.072      ; 0.784      ;
; 0.536 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a16~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.346      ; 1.112      ;
; 0.537 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a16~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.346      ; 1.113      ;
; 0.559 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a16~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.346      ; 1.135      ;
; 0.581 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a3                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|parity5                          ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.071      ; 0.847      ;
; 0.600 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[4]                                ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.072      ; 0.867      ;
; 0.601 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a2                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.071      ; 0.867      ;
; 0.603 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|addr_store_b[0]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|address_reg_b[0]                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.072      ; 0.870      ;
; 0.611 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[2]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a0                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.071      ; 0.877      ;
; 0.618 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[3]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[2]                                ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.071      ; 0.884      ;
; 0.619 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[3]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[3]                                ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.071      ; 0.885      ;
; 0.630 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[12]                                                  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.072      ; 0.897      ;
; 0.637 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[10]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.072      ; 0.904      ;
; 0.641 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[8]                                                   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.071      ; 0.907      ;
; 0.645 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[5]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[5]  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.072      ; 0.912      ;
; 0.646 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_b[1]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[1]                                ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[12] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[12] ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.072      ; 0.913      ;
; 0.647 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[6]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[6]  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.072      ; 0.914      ;
; 0.648 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[7]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[7]  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.072      ; 0.915      ;
; 0.648 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[1]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[1]  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.072      ; 0.915      ;
; 0.649 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[13] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[13] ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.072      ; 0.916      ;
; 0.692 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a1                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|parity5                          ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.071      ; 0.958      ;
; 0.693 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a0                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|parity5                          ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.071      ; 0.959      ;
; 0.705 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.071      ; 0.971      ;
; 0.720 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a1                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.071      ; 0.986      ;
; 0.724 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[2]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[2]                                ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.071      ; 0.990      ;
; 0.728 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[1]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a0                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.071      ; 0.994      ;
; 0.734 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|parity5                          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[1]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.071      ; 1.000      ;
; 0.735 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.071      ; 1.001      ;
; 0.736 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.072      ; 1.003      ;
; 0.737 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|address_reg_b[0]                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.072      ; 1.004      ;
; 0.739 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.072      ; 1.006      ;
; 0.741 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|address_reg_b[1]                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.072      ; 1.008      ;
; 0.741 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|parity5                          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.071      ; 1.007      ;
; 0.742 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|address_reg_b[1]                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.072      ; 1.009      ;
; 0.769 ; usb_xfer_count[0]                                                                                                                                      ; usb_xfer_count[1]                                                                                                                                      ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.072      ; 1.036      ;
; 0.773 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[1]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a29~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.374      ; 1.377      ;
; 0.781 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[5]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a1                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.071      ; 1.047      ;
; 0.812 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|addr_store_b[1]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|address_reg_b[1]                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.072      ; 1.079      ;
; 0.828 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a0~portb_address_reg0    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.347      ; 1.405      ;
; 0.833 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[2]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.071      ; 1.099      ;
; 0.843 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a4~portb_address_reg0    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.342      ; 1.415      ;
; 0.847 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[2]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a6~portb_address_reg0    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.348      ; 1.425      ;
; 0.848 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[0]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[2]                                ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.072      ; 1.115      ;
; 0.848 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[4]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a6~portb_address_reg0    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.348      ; 1.426      ;
; 0.849 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a12~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.344      ; 1.423      ;
; 0.852 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a4~portb_address_reg0    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.342      ; 1.424      ;
; 0.853 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a22~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.347      ; 1.430      ;
; 0.854 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.340      ; 1.424      ;
; 0.856 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a4~portb_address_reg0    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.342      ; 1.428      ;
; 0.858 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a14~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.344      ; 1.432      ;
; 0.861 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[4]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a22~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.347      ; 1.438      ;
; 0.862 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.348      ; 1.440      ;
; 0.863 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a12~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.344      ; 1.437      ;
; 0.863 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[1]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a14~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.344      ; 1.437      ;
; 0.866 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a0~portb_address_reg0    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.347      ; 1.443      ;
; 0.866 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a6~portb_address_reg0    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.348      ; 1.444      ;
; 0.869 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[1]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[1]                                                   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.100      ; 1.164      ;
; 0.869 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a0~portb_address_reg0    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.347      ; 1.446      ;
; 0.869 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[1]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a6~portb_address_reg0    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.348      ; 1.447      ;
; 0.871 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a14~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.344      ; 1.445      ;
; 0.873 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a12~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.344      ; 1.447      ;
; 0.873 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[2]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.340      ; 1.443      ;
; 0.883 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a22~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.347      ; 1.460      ;
; 0.885 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_b[0]                                                   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.071      ; 1.151      ;
; 0.886 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.340      ; 1.456      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; latch_it                                                                                                                                               ; latch_it                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; seq[3]                                                                                                                                                 ; seq[3]                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; seq[2]                                                                                                                                                 ; seq[2]                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; seq[1]                                                                                                                                                 ; seq[1]                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                      ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                      ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                      ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                      ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; seq[0]                                                                                                                                                 ; seq[0]                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a29~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.418      ; 1.066      ;
; 0.421 ; addr[4]                                                                                                                                                ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.428      ; 1.079      ;
; 0.425 ; addr[7]                                                                                                                                                ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.424      ; 1.079      ;
; 0.435 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[0]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a30~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.417      ; 1.082      ;
; 0.448 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0]                 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.715      ;
; 0.451 ; seq[3]                                                                                                                                                 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.424      ; 1.105      ;
; 0.455 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a29~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.418      ; 1.103      ;
; 0.456 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a30~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.417      ; 1.103      ;
; 0.463 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a23~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.415      ; 1.108      ;
; 0.471 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0]                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[6]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[6]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[8]  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[12] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[12] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.739      ;
; 0.474 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a30~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.417      ; 1.121      ;
; 0.477 ; snes_rst_n_s[17]                                                                                                                                       ; snes_rst_n_s[18]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.744      ;
; 0.478 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[5]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a29~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.418      ; 1.126      ;
; 0.479 ; snes_wr_n_meta0                                                                                                                                        ; snes_wr_n_meta1                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; snes_rd_n_meta0                                                                                                                                        ; snes_rd_n_meta1                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; snes_rst_n_s[21]                                                                                                                                       ; snes_rst_n_s[22]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; snes_rst_n_s[5]                                                                                                                                        ; snes_rst_n_s[6]                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.745      ;
; 0.480 ; seq[0]                                                                                                                                                 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.428      ; 1.138      ;
; 0.482 ; snes_wr_n_meta1                                                                                                                                        ; snes_wr_n_meta2                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.749      ;
; 0.483 ; snes_rst_n_s[7]                                                                                                                                        ; snes_rst_n_s[8]                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.749      ;
; 0.485 ; snes_rst_n_s[11]                                                                                                                                       ; snes_rst_n_s[12]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.751      ;
; 0.485 ; snes_rst_n_s[2]                                                                                                                                        ; snes_rst_n_s[3]                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.752      ;
; 0.486 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.753      ;
; 0.487 ; seq[0]                                                                                                                                                 ; seq[2]                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.753      ;
; 0.487 ; snes_rst_n_s[22]                                                                                                                                       ; snes_rst_n_s[23]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.754      ;
; 0.487 ; snes_rst_n_s[18]                                                                                                                                       ; snes_rst_n_s[19]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.754      ;
; 0.488 ; snes_rst_n_s[29]                                                                                                                                       ; snes_rst_n_s[30]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.755      ;
; 0.488 ; snes_rst_n_s[14]                                                                                                                                       ; snes_rst_n_s[15]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.754      ;
; 0.488 ; snes_rst_n_s[10]                                                                                                                                       ; snes_rst_n_s[11]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.754      ;
; 0.488 ; snes_rst_n_s[1]                                                                                                                                        ; snes_rst_n_s[2]                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.755      ;
; 0.489 ; snes_rst_n_s[12]                                                                                                                                       ; snes_rst_n_s[13]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.755      ;
; 0.490 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[2]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a30~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.417      ; 1.137      ;
; 0.491 ; snes_rst_n_s[6]                                                                                                                                        ; snes_rst_n_s[7]                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.757      ;
; 0.492 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[4]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[4]                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.759      ;
; 0.499 ; addr[2]                                                                                                                                                ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a10~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.421      ; 1.150      ;
; 0.499 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.765      ;
; 0.500 ; snes_rd_n_sync                                                                                                                                         ; latch_it                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.767      ;
; 0.501 ; addr[4]                                                                                                                                                ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a12~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.417      ; 1.148      ;
; 0.508 ; addr[4]                                                                                                                                                ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.413      ; 1.151      ;
; 0.510 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a30~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.417      ; 1.157      ;
; 0.521 ; seq[0]                                                                                                                                                 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a12~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.417      ; 1.168      ;
; 0.553 ; seq[0]                                                                                                                                                 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.413      ; 1.196      ;
; 0.580 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[2]                 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.847      ;
; 0.598 ; snes_wr_n_meta2                                                                                                                                        ; snes_wr_n_sync                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.865      ;
; 0.598 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[11] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[11] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.865      ;
; 0.607 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0]                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.874      ;
; 0.608 ; snes_rd_n_meta1                                                                                                                                        ; snes_rd_n_sync                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.875      ;
; 0.611 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                      ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[3]                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.877      ;
; 0.613 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[4]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[4]  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.879      ;
; 0.621 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[2]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[2]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.888      ;
; 0.650 ; snes_rst_n_s[27]                                                                                                                                       ; snes_rst_n_s[28]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.917      ;
; 0.653 ; snes_rst_n_s[24]                                                                                                                                       ; snes_rst_n_s[25]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.920      ;
; 0.654 ; snes_rd_n_meta1                                                                                                                                        ; snes_rd_n_meta2                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.921      ;
; 0.657 ; snes_rst_n_s[16]                                                                                                                                       ; snes_rst_n_s[17]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.924      ;
; 0.657 ; snes_rst_n_s[4]                                                                                                                                        ; snes_rst_n_s[5]                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.923      ;
; 0.659 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                      ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[10]                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.925      ;
; 0.660 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                      ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[2]                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.926      ;
; 0.660 ; snes_rst_n_s[8]                                                                                                                                        ; snes_rst_n_s[9]                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.926      ;
; 0.661 ; snes_rst_n_s[26]                                                                                                                                       ; snes_rst_n_s[27]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.928      ;
; 0.662 ; snes_rst_n_s[28]                                                                                                                                       ; snes_rst_n_s[29]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.929      ;
; 0.663 ; snes_rst_n_s[30]                                                                                                                                       ; snes_rst_n_s[31]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.930      ;
; 0.663 ; snes_rst_n_s[13]                                                                                                                                       ; snes_rst_n_s[14]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.929      ;
; 0.663 ; snes_rst_n_s[9]                                                                                                                                        ; snes_rst_n_s[10]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.929      ;
; 0.663 ; snes_rst_n_s[0]                                                                                                                                        ; snes_rst_n_s[1]                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.930      ;
; 0.666 ; snes_rst_n_s[23]                                                                                                                                       ; snes_rst_n_s[24]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.933      ;
; 0.672 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[12]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[12]                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.939      ;
; 0.675 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[2]                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.942      ;
; 0.687 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[1]                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.954      ;
; 0.689 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[5]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[5]                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.956      ;
; 0.693 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[3]                 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.960      ;
; 0.698 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a14~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.421      ; 1.349      ;
; 0.702 ; oper[2]                                                                                                                                                ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a10~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.419      ; 1.351      ;
; 0.714 ; data[7]                                                                                                                                                ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.426      ; 1.370      ;
; 0.714 ; snes_rd_n_meta2                                                                                                                                        ; snes_rd_n_sync                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.981      ;
; 0.717 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a11~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.419      ; 1.366      ;
; 0.719 ; snes_wr_n_meta0                                                                                                                                        ; snes_wr_n_sync                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.986      ;
; 0.719 ; snes_rd_n_meta0                                                                                                                                        ; snes_rd_n_sync                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.986      ;
; 0.722 ; snes_wr_n_meta1                                                                                                                                        ; snes_wr_n_sync                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.989      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'FTDI_clk'                                                                                                                                                                                                            ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.042 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a23~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.164      ; 5.181      ;
; 5.043 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a16~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.156      ; 5.172      ;
; 5.043 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a0~portb_address_reg0    ; clk          ; FTDI_clk    ; 10.000       ; 0.157      ; 5.173      ;
; 5.043 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a17~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.170      ; 5.186      ;
; 5.043 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a9~portb_address_reg0    ; clk          ; FTDI_clk    ; 10.000       ; 0.170      ; 5.186      ;
; 5.043 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.158      ; 5.174      ;
; 5.043 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a11~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.169      ; 5.185      ;
; 5.043 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a4~portb_address_reg0    ; clk          ; FTDI_clk    ; 10.000       ; 0.153      ; 5.169      ;
; 5.043 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a13~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.170      ; 5.186      ;
; 5.043 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a29~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.168      ; 5.184      ;
; 5.043 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a14~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.155      ; 5.171      ;
; 5.043 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a22~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.158      ; 5.174      ;
; 5.043 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a6~portb_address_reg0    ; clk          ; FTDI_clk    ; 10.000       ; 0.158      ; 5.174      ;
; 5.043 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a30~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.167      ; 5.183      ;
; 5.043 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a7~portb_address_reg0    ; clk          ; FTDI_clk    ; 10.000       ; 0.162      ; 5.178      ;
; 5.044 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.151      ; 5.166      ;
; 5.049 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a1~portb_address_reg0    ; clk          ; FTDI_clk    ; 10.000       ; 0.168      ; 5.178      ;
; 5.049 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~portb_address_reg0    ; clk          ; FTDI_clk    ; 10.000       ; 0.156      ; 5.166      ;
; 5.049 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.156      ; 5.166      ;
; 5.049 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a3~portb_address_reg0    ; clk          ; FTDI_clk    ; 10.000       ; 0.167      ; 5.177      ;
; 5.050 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a8~portb_address_reg0    ; clk          ; FTDI_clk    ; 10.000       ; 0.173      ; 5.182      ;
; 5.050 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a24~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.170      ; 5.179      ;
; 5.050 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a25~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.175      ; 5.184      ;
; 5.050 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.168      ; 5.177      ;
; 5.050 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.177      ; 5.186      ;
; 5.050 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a12~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.155      ; 5.164      ;
; 5.050 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.165      ; 5.174      ;
; 5.050 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.167      ; 5.176      ;
; 5.050 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~portb_address_reg0    ; clk          ; FTDI_clk    ; 10.000       ; 0.155      ; 5.164      ;
; 5.050 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.161      ; 5.170      ;
; 5.050 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a31~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.167      ; 5.176      ;
; 5.051 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a10~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.159      ; 5.167      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[1]  ; clk          ; FTDI_clk    ; 10.000       ; -0.114     ; 4.640      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[1]  ; clk          ; FTDI_clk    ; 10.000       ; -0.114     ; 4.640      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; clk          ; FTDI_clk    ; 10.000       ; -0.126     ; 4.628      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; clk          ; FTDI_clk    ; 10.000       ; -0.126     ; 4.628      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[2]  ; clk          ; FTDI_clk    ; 10.000       ; -0.115     ; 4.639      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[2]  ; clk          ; FTDI_clk    ; 10.000       ; -0.115     ; 4.639      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[3]  ; clk          ; FTDI_clk    ; 10.000       ; -0.115     ; 4.639      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[3]  ; clk          ; FTDI_clk    ; 10.000       ; -0.115     ; 4.639      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[3]                     ; clk          ; FTDI_clk    ; 10.000       ; -0.126     ; 4.628      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[1]                     ; clk          ; FTDI_clk    ; 10.000       ; -0.126     ; 4.628      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[5]                     ; clk          ; FTDI_clk    ; 10.000       ; -0.126     ; 4.628      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[6]                     ; clk          ; FTDI_clk    ; 10.000       ; -0.114     ; 4.640      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; clk          ; FTDI_clk    ; 10.000       ; -0.126     ; 4.628      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ; clk          ; FTDI_clk    ; 10.000       ; -0.126     ; 4.628      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[9]                     ; clk          ; FTDI_clk    ; 10.000       ; -0.113     ; 4.641      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[10]                    ; clk          ; FTDI_clk    ; 10.000       ; -0.113     ; 4.641      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                    ; clk          ; FTDI_clk    ; 10.000       ; -0.113     ; 4.641      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a2                    ; clk          ; FTDI_clk    ; 10.000       ; -0.126     ; 4.628      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                    ; clk          ; FTDI_clk    ; 10.000       ; -0.113     ; 4.641      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                    ; clk          ; FTDI_clk    ; 10.000       ; -0.113     ; 4.641      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a3                    ; clk          ; FTDI_clk    ; 10.000       ; -0.126     ; 4.628      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a0                    ; clk          ; FTDI_clk    ; 10.000       ; -0.126     ; 4.628      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a1                    ; clk          ; FTDI_clk    ; 10.000       ; -0.126     ; 4.628      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|parity5                          ; clk          ; FTDI_clk    ; 10.000       ; -0.126     ; 4.628      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[2]                     ; clk          ; FTDI_clk    ; 10.000       ; -0.126     ; 4.628      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; clk          ; FTDI_clk    ; 10.000       ; -0.113     ; 4.641      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; clk          ; FTDI_clk    ; 10.000       ; -0.114     ; 4.640      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[4]  ; clk          ; FTDI_clk    ; 10.000       ; -0.114     ; 4.640      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[4]  ; clk          ; FTDI_clk    ; 10.000       ; -0.114     ; 4.640      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[5]                                                   ; clk          ; FTDI_clk    ; 10.000       ; -0.114     ; 4.640      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[5]  ; clk          ; FTDI_clk    ; 10.000       ; -0.114     ; 4.640      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[5]  ; clk          ; FTDI_clk    ; 10.000       ; -0.114     ; 4.640      ;
; 5.268 ; snes_rst_n_ss ; ftdi_state.REG_LOADED                                                                                                                                  ; clk          ; FTDI_clk    ; 10.000       ; -0.112     ; 4.642      ;
; 5.268 ; snes_rst_n_ss ; ftdi_state.REG_SENDING                                                                                                                                 ; clk          ; FTDI_clk    ; 10.000       ; -0.126     ; 4.628      ;
; 5.268 ; snes_rst_n_ss ; ftdi_state.REG_LOAD                                                                                                                                    ; clk          ; FTDI_clk    ; 10.000       ; -0.112     ; 4.642      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                     ; clk          ; FTDI_clk    ; 10.000       ; -0.126     ; 4.628      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[0]                                                   ; clk          ; FTDI_clk    ; 10.000       ; -0.113     ; 4.641      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[0]  ; clk          ; FTDI_clk    ; 10.000       ; -0.114     ; 4.640      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[0]  ; clk          ; FTDI_clk    ; 10.000       ; -0.114     ; 4.640      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[1]                                                   ; clk          ; FTDI_clk    ; 10.000       ; -0.114     ; 4.640      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[4]                     ; clk          ; FTDI_clk    ; 10.000       ; -0.126     ; 4.628      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[4]                                                   ; clk          ; FTDI_clk    ; 10.000       ; -0.114     ; 4.640      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[11]                                                  ; clk          ; FTDI_clk    ; 10.000       ; -0.114     ; 4.640      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; clk          ; FTDI_clk    ; 10.000       ; -0.113     ; 4.641      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[12]                                                  ; clk          ; FTDI_clk    ; 10.000       ; -0.113     ; 4.641      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[13]                                                  ; clk          ; FTDI_clk    ; 10.000       ; -0.113     ; 4.641      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[8]                                                   ; clk          ; FTDI_clk    ; 10.000       ; -0.126     ; 4.628      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[9]                                                   ; clk          ; FTDI_clk    ; 10.000       ; -0.126     ; 4.628      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[6]                                                   ; clk          ; FTDI_clk    ; 10.000       ; -0.126     ; 4.628      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[7]                                                   ; clk          ; FTDI_clk    ; 10.000       ; -0.113     ; 4.641      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[13] ; clk          ; FTDI_clk    ; 10.000       ; -0.114     ; 4.640      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[13] ; clk          ; FTDI_clk    ; 10.000       ; -0.114     ; 4.640      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[12] ; clk          ; FTDI_clk    ; 10.000       ; -0.114     ; 4.640      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[12] ; clk          ; FTDI_clk    ; 10.000       ; -0.114     ; 4.640      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[7]  ; clk          ; FTDI_clk    ; 10.000       ; -0.114     ; 4.640      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[7]  ; clk          ; FTDI_clk    ; 10.000       ; -0.114     ; 4.640      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[6]  ; clk          ; FTDI_clk    ; 10.000       ; -0.114     ; 4.640      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[6]  ; clk          ; FTDI_clk    ; 10.000       ; -0.114     ; 4.640      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[8]  ; clk          ; FTDI_clk    ; 10.000       ; -0.126     ; 4.628      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[8]  ; clk          ; FTDI_clk    ; 10.000       ; -0.126     ; 4.628      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[9]  ; clk          ; FTDI_clk    ; 10.000       ; -0.126     ; 4.628      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[9]  ; clk          ; FTDI_clk    ; 10.000       ; -0.126     ; 4.628      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_b[0]                                                   ; clk          ; FTDI_clk    ; 10.000       ; -0.126     ; 4.628      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[0]                                ; clk          ; FTDI_clk    ; 10.000       ; -0.126     ; 4.628      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_b[1]                                                   ; clk          ; FTDI_clk    ; 10.000       ; -0.113     ; 4.641      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[1]                                ; clk          ; FTDI_clk    ; 10.000       ; -0.113     ; 4.641      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[2]                                ; clk          ; FTDI_clk    ; 10.000       ; -0.113     ; 4.641      ;
; 5.268 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[0]                                ; clk          ; FTDI_clk    ; 10.000       ; -0.114     ; 4.640      ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk'                                                                                                                                                                                                                 ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.298 ; snes_rst_n_ss ; snes_rd_n_meta0                                                                                                                                        ; clk          ; clk         ; 10.000       ; -0.096     ; 4.628      ;
; 5.298 ; snes_rst_n_ss ; snes_rd_n_meta1                                                                                                                                        ; clk          ; clk         ; 10.000       ; -0.096     ; 4.628      ;
; 5.298 ; snes_rst_n_ss ; snes_rd_n_meta2                                                                                                                                        ; clk          ; clk         ; 10.000       ; -0.096     ; 4.628      ;
; 5.298 ; snes_rst_n_ss ; snes_rd_n_sync                                                                                                                                         ; clk          ; clk         ; 10.000       ; -0.096     ; 4.628      ;
; 5.298 ; snes_rst_n_ss ; snes_rd_n_pipe                                                                                                                                         ; clk          ; clk         ; 10.000       ; -0.096     ; 4.628      ;
; 5.298 ; snes_rst_n_ss ; latch_it                                                                                                                                               ; clk          ; clk         ; 10.000       ; -0.096     ; 4.628      ;
; 5.298 ; snes_rst_n_ss ; snes_wr_n_pipe                                                                                                                                         ; clk          ; clk         ; 10.000       ; -0.096     ; 4.628      ;
; 5.298 ; snes_rst_n_ss ; fifo_action                                                                                                                                            ; clk          ; clk         ; 10.000       ; -0.096     ; 4.628      ;
; 5.298 ; snes_rst_n_ss ; oper[0]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.096     ; 4.628      ;
; 5.298 ; snes_rst_n_ss ; oper[1]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.096     ; 4.628      ;
; 5.298 ; snes_rst_n_ss ; oper[2]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.096     ; 4.628      ;
; 5.298 ; snes_rst_n_ss ; bad_trigger                                                                                                                                            ; clk          ; clk         ; 10.000       ; -0.096     ; 4.628      ;
; 5.299 ; snes_rst_n_ss ; snes_wr_n_meta0                                                                                                                                        ; clk          ; clk         ; 10.000       ; -0.101     ; 4.622      ;
; 5.299 ; snes_rst_n_ss ; snes_wr_n_meta1                                                                                                                                        ; clk          ; clk         ; 10.000       ; -0.101     ; 4.622      ;
; 5.299 ; snes_rst_n_ss ; snes_wr_n_meta2                                                                                                                                        ; clk          ; clk         ; 10.000       ; -0.101     ; 4.622      ;
; 5.299 ; snes_rst_n_ss ; snes_wr_n_sync                                                                                                                                         ; clk          ; clk         ; 10.000       ; -0.101     ; 4.622      ;
; 5.299 ; snes_rst_n_ss ; data[0]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.100     ; 4.623      ;
; 5.299 ; snes_rst_n_ss ; addr[0]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.098     ; 4.625      ;
; 5.299 ; snes_rst_n_ss ; data[1]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.100     ; 4.623      ;
; 5.299 ; snes_rst_n_ss ; addr[1]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.098     ; 4.625      ;
; 5.299 ; snes_rst_n_ss ; data[2]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.100     ; 4.623      ;
; 5.299 ; snes_rst_n_ss ; addr[2]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.098     ; 4.625      ;
; 5.299 ; snes_rst_n_ss ; oper[3]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.098     ; 4.625      ;
; 5.299 ; snes_rst_n_ss ; data[3]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.100     ; 4.623      ;
; 5.299 ; snes_rst_n_ss ; addr[3]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.098     ; 4.625      ;
; 5.299 ; snes_rst_n_ss ; seq[0]                                                                                                                                                 ; clk          ; clk         ; 10.000       ; -0.098     ; 4.625      ;
; 5.299 ; snes_rst_n_ss ; data[4]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.100     ; 4.623      ;
; 5.299 ; snes_rst_n_ss ; addr[4]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.098     ; 4.625      ;
; 5.299 ; snes_rst_n_ss ; seq[1]                                                                                                                                                 ; clk          ; clk         ; 10.000       ; -0.098     ; 4.625      ;
; 5.299 ; snes_rst_n_ss ; data[5]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.100     ; 4.623      ;
; 5.299 ; snes_rst_n_ss ; addr[5]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.098     ; 4.625      ;
; 5.299 ; snes_rst_n_ss ; seq[2]                                                                                                                                                 ; clk          ; clk         ; 10.000       ; -0.098     ; 4.625      ;
; 5.299 ; snes_rst_n_ss ; data[6]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.100     ; 4.623      ;
; 5.299 ; snes_rst_n_ss ; addr[6]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.098     ; 4.625      ;
; 5.299 ; snes_rst_n_ss ; seq[3]                                                                                                                                                 ; clk          ; clk         ; 10.000       ; -0.098     ; 4.625      ;
; 5.299 ; snes_rst_n_ss ; data[7]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.100     ; 4.623      ;
; 5.299 ; snes_rst_n_ss ; addr[7]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.098     ; 4.625      ;
; 5.307 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[1]                                                   ; clk          ; clk         ; 10.000       ; -0.076     ; 4.639      ;
; 5.307 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                       ; clk          ; clk         ; 10.000       ; -0.076     ; 4.639      ;
; 5.307 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                          ; clk          ; clk         ; 10.000       ; -0.076     ; 4.639      ;
; 5.307 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0]                 ; clk          ; clk         ; 10.000       ; -0.076     ; 4.639      ;
; 5.307 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; clk          ; clk         ; 10.000       ; -0.076     ; 4.639      ;
; 5.307 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                       ; clk          ; clk         ; 10.000       ; -0.076     ; 4.639      ;
; 5.307 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[2]                 ; clk          ; clk         ; 10.000       ; -0.076     ; 4.639      ;
; 5.307 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[3]                 ; clk          ; clk         ; 10.000       ; -0.076     ; 4.639      ;
; 5.307 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[1]                 ; clk          ; clk         ; 10.000       ; -0.075     ; 4.640      ;
; 5.307 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[2]                                                   ; clk          ; clk         ; 10.000       ; -0.076     ; 4.639      ;
; 5.307 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[3]                                                   ; clk          ; clk         ; 10.000       ; -0.076     ; 4.639      ;
; 5.307 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[4]                                                   ; clk          ; clk         ; 10.000       ; -0.075     ; 4.640      ;
; 5.307 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[5]                                                   ; clk          ; clk         ; 10.000       ; -0.075     ; 4.640      ;
; 5.307 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[0]                                                   ; clk          ; clk         ; 10.000       ; -0.076     ; 4.639      ;
; 5.307 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[10]                                                  ; clk          ; clk         ; 10.000       ; -0.076     ; 4.639      ;
; 5.307 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]                                                   ; clk          ; clk         ; 10.000       ; -0.076     ; 4.639      ;
; 5.307 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]                                                   ; clk          ; clk         ; 10.000       ; -0.076     ; 4.639      ;
; 5.307 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7]                                                   ; clk          ; clk         ; 10.000       ; -0.075     ; 4.640      ;
; 5.307 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6]                                                   ; clk          ; clk         ; 10.000       ; -0.075     ; 4.640      ;
; 5.307 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[13]                                          ; clk          ; clk         ; 10.000       ; -0.075     ; 4.640      ;
; 5.307 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[5]                                           ; clk          ; clk         ; 10.000       ; -0.075     ; 4.640      ;
; 5.307 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[4]                                           ; clk          ; clk         ; 10.000       ; -0.075     ; 4.640      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[13]                                                  ; clk          ; clk         ; 10.000       ; -0.074     ; 4.640      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                       ; clk          ; clk         ; 10.000       ; -0.075     ; 4.639      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                      ; clk          ; clk         ; 10.000       ; -0.075     ; 4.639      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                       ; clk          ; clk         ; 10.000       ; -0.075     ; 4.639      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                      ; clk          ; clk         ; 10.000       ; -0.075     ; 4.639      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                      ; clk          ; clk         ; 10.000       ; -0.075     ; 4.639      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                      ; clk          ; clk         ; 10.000       ; -0.075     ; 4.639      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                       ; clk          ; clk         ; 10.000       ; -0.075     ; 4.639      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                       ; clk          ; clk         ; 10.000       ; -0.075     ; 4.639      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                       ; clk          ; clk         ; 10.000       ; -0.075     ; 4.639      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                       ; clk          ; clk         ; 10.000       ; -0.075     ; 4.639      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                       ; clk          ; clk         ; 10.000       ; -0.075     ; 4.639      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[11]                                                  ; clk          ; clk         ; 10.000       ; -0.074     ; 4.640      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[12]                                                  ; clk          ; clk         ; 10.000       ; -0.074     ; 4.640      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[6]                                           ; clk          ; clk         ; 10.000       ; -0.080     ; 4.634      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[7]                                           ; clk          ; clk         ; 10.000       ; -0.075     ; 4.639      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[7]  ; clk          ; clk         ; 10.000       ; -0.074     ; 4.640      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[6]  ; clk          ; clk         ; 10.000       ; -0.074     ; 4.640      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[9]                                           ; clk          ; clk         ; 10.000       ; -0.074     ; 4.640      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[8]                                           ; clk          ; clk         ; 10.000       ; -0.074     ; 4.640      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[9]  ; clk          ; clk         ; 10.000       ; -0.074     ; 4.640      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[8]  ; clk          ; clk         ; 10.000       ; -0.074     ; 4.640      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[12]                                          ; clk          ; clk         ; 10.000       ; -0.074     ; 4.640      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[13] ; clk          ; clk         ; 10.000       ; -0.074     ; 4.640      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[12] ; clk          ; clk         ; 10.000       ; -0.074     ; 4.640      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[11]                                          ; clk          ; clk         ; 10.000       ; -0.074     ; 4.640      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[10]                                          ; clk          ; clk         ; 10.000       ; -0.074     ; 4.640      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[10] ; clk          ; clk         ; 10.000       ; -0.074     ; 4.640      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[11] ; clk          ; clk         ; 10.000       ; -0.074     ; 4.640      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[0]  ; clk          ; clk         ; 10.000       ; -0.074     ; 4.640      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[1]  ; clk          ; clk         ; 10.000       ; -0.074     ; 4.640      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[3]  ; clk          ; clk         ; 10.000       ; -0.074     ; 4.640      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[2]  ; clk          ; clk         ; 10.000       ; -0.074     ; 4.640      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[5]  ; clk          ; clk         ; 10.000       ; -0.074     ; 4.640      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[4]  ; clk          ; clk         ; 10.000       ; -0.074     ; 4.640      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[0]                                           ; clk          ; clk         ; 10.000       ; -0.074     ; 4.640      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[3]                                           ; clk          ; clk         ; 10.000       ; -0.075     ; 4.639      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[2]                                           ; clk          ; clk         ; 10.000       ; -0.075     ; 4.639      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[1]                                           ; clk          ; clk         ; 10.000       ; -0.075     ; 4.639      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[4]  ; clk          ; clk         ; 10.000       ; -0.073     ; 4.641      ;
; 5.308 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[5]  ; clk          ; clk         ; 10.000       ; -0.074     ; 4.640      ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'FTDI_clk'                                                                                                                                                                                                             ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.451 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[10] ; clk          ; FTDI_clk    ; 0.000        ; 0.542      ; 4.188      ;
; 3.451 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[10] ; clk          ; FTDI_clk    ; 0.000        ; 0.542      ; 4.188      ;
; 3.451 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[11] ; clk          ; FTDI_clk    ; 0.000        ; 0.542      ; 4.188      ;
; 3.451 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ; clk          ; FTDI_clk    ; 0.000        ; 0.542      ; 4.188      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[1]  ; clk          ; FTDI_clk    ; 0.000        ; 0.076      ; 4.188      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[1]  ; clk          ; FTDI_clk    ; 0.000        ; 0.076      ; 4.188      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[6]                     ; clk          ; FTDI_clk    ; 0.000        ; 0.076      ; 4.188      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[9]                     ; clk          ; FTDI_clk    ; 0.000        ; 0.077      ; 4.189      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[10]                    ; clk          ; FTDI_clk    ; 0.000        ; 0.077      ; 4.189      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                    ; clk          ; FTDI_clk    ; 0.000        ; 0.077      ; 4.189      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                    ; clk          ; FTDI_clk    ; 0.000        ; 0.077      ; 4.189      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                    ; clk          ; FTDI_clk    ; 0.000        ; 0.077      ; 4.189      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; clk          ; FTDI_clk    ; 0.000        ; 0.077      ; 4.189      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; clk          ; FTDI_clk    ; 0.000        ; 0.076      ; 4.188      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[4]  ; clk          ; FTDI_clk    ; 0.000        ; 0.076      ; 4.188      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[4]  ; clk          ; FTDI_clk    ; 0.000        ; 0.076      ; 4.188      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[5]                                                   ; clk          ; FTDI_clk    ; 0.000        ; 0.076      ; 4.188      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[5]  ; clk          ; FTDI_clk    ; 0.000        ; 0.076      ; 4.188      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[5]  ; clk          ; FTDI_clk    ; 0.000        ; 0.076      ; 4.188      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[0]                                                   ; clk          ; FTDI_clk    ; 0.000        ; 0.077      ; 4.189      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[0]  ; clk          ; FTDI_clk    ; 0.000        ; 0.076      ; 4.188      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[0]  ; clk          ; FTDI_clk    ; 0.000        ; 0.076      ; 4.188      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[1]                                                   ; clk          ; FTDI_clk    ; 0.000        ; 0.076      ; 4.188      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[4]                                                   ; clk          ; FTDI_clk    ; 0.000        ; 0.076      ; 4.188      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[11]                                                  ; clk          ; FTDI_clk    ; 0.000        ; 0.076      ; 4.188      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; clk          ; FTDI_clk    ; 0.000        ; 0.077      ; 4.189      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[12]                                                  ; clk          ; FTDI_clk    ; 0.000        ; 0.077      ; 4.189      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[13]                                                  ; clk          ; FTDI_clk    ; 0.000        ; 0.077      ; 4.189      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[7]                                                   ; clk          ; FTDI_clk    ; 0.000        ; 0.077      ; 4.189      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[13] ; clk          ; FTDI_clk    ; 0.000        ; 0.076      ; 4.188      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[13] ; clk          ; FTDI_clk    ; 0.000        ; 0.076      ; 4.188      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[12] ; clk          ; FTDI_clk    ; 0.000        ; 0.076      ; 4.188      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[12] ; clk          ; FTDI_clk    ; 0.000        ; 0.076      ; 4.188      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[7]  ; clk          ; FTDI_clk    ; 0.000        ; 0.076      ; 4.188      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[7]  ; clk          ; FTDI_clk    ; 0.000        ; 0.076      ; 4.188      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[6]  ; clk          ; FTDI_clk    ; 0.000        ; 0.076      ; 4.188      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[6]  ; clk          ; FTDI_clk    ; 0.000        ; 0.076      ; 4.188      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_b[1]                                                   ; clk          ; FTDI_clk    ; 0.000        ; 0.077      ; 4.189      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[1]                                ; clk          ; FTDI_clk    ; 0.000        ; 0.077      ; 4.189      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[2]                                ; clk          ; FTDI_clk    ; 0.000        ; 0.077      ; 4.189      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[0]                                ; clk          ; FTDI_clk    ; 0.000        ; 0.076      ; 4.188      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[1]                                ; clk          ; FTDI_clk    ; 0.000        ; 0.076      ; 4.188      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[3]                                ; clk          ; FTDI_clk    ; 0.000        ; 0.077      ; 4.189      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[4]                                ; clk          ; FTDI_clk    ; 0.000        ; 0.077      ; 4.189      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[5]                                ; clk          ; FTDI_clk    ; 0.000        ; 0.077      ; 4.189      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[6]                                ; clk          ; FTDI_clk    ; 0.000        ; 0.077      ; 4.189      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[7]                                ; clk          ; FTDI_clk    ; 0.000        ; 0.077      ; 4.189      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[5]                                ; clk          ; FTDI_clk    ; 0.000        ; 0.076      ; 4.188      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|addr_store_b[0]                     ; clk          ; FTDI_clk    ; 0.000        ; 0.077      ; 4.189      ;
; 3.917 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|addr_store_b[1]                     ; clk          ; FTDI_clk    ; 0.000        ; 0.077      ; 4.189      ;
; 3.918 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[2]  ; clk          ; FTDI_clk    ; 0.000        ; 0.074      ; 4.187      ;
; 3.918 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[2]  ; clk          ; FTDI_clk    ; 0.000        ; 0.074      ; 4.187      ;
; 3.918 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[3]  ; clk          ; FTDI_clk    ; 0.000        ; 0.074      ; 4.187      ;
; 3.918 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[3]  ; clk          ; FTDI_clk    ; 0.000        ; 0.074      ; 4.187      ;
; 3.918 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[2]                                ; clk          ; FTDI_clk    ; 0.000        ; 0.074      ; 4.187      ;
; 3.918 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[3]                                ; clk          ; FTDI_clk    ; 0.000        ; 0.074      ; 4.187      ;
; 3.918 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[4]                                ; clk          ; FTDI_clk    ; 0.000        ; 0.074      ; 4.187      ;
; 3.920 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; clk          ; FTDI_clk    ; 0.000        ; 0.063      ; 4.178      ;
; 3.920 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; clk          ; FTDI_clk    ; 0.000        ; 0.063      ; 4.178      ;
; 3.920 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[3]                     ; clk          ; FTDI_clk    ; 0.000        ; 0.063      ; 4.178      ;
; 3.920 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[1]                     ; clk          ; FTDI_clk    ; 0.000        ; 0.063      ; 4.178      ;
; 3.920 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[5]                     ; clk          ; FTDI_clk    ; 0.000        ; 0.063      ; 4.178      ;
; 3.920 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; clk          ; FTDI_clk    ; 0.000        ; 0.063      ; 4.178      ;
; 3.920 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ; clk          ; FTDI_clk    ; 0.000        ; 0.063      ; 4.178      ;
; 3.920 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a2                    ; clk          ; FTDI_clk    ; 0.000        ; 0.063      ; 4.178      ;
; 3.920 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a3                    ; clk          ; FTDI_clk    ; 0.000        ; 0.063      ; 4.178      ;
; 3.920 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a0                    ; clk          ; FTDI_clk    ; 0.000        ; 0.063      ; 4.178      ;
; 3.920 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a1                    ; clk          ; FTDI_clk    ; 0.000        ; 0.063      ; 4.178      ;
; 3.920 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|parity5                          ; clk          ; FTDI_clk    ; 0.000        ; 0.063      ; 4.178      ;
; 3.920 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[2]                     ; clk          ; FTDI_clk    ; 0.000        ; 0.063      ; 4.178      ;
; 3.920 ; snes_rst_n_ss ; ftdi_state.REG_LOADED                                                                                                                                  ; clk          ; FTDI_clk    ; 0.000        ; 0.078      ; 4.193      ;
; 3.920 ; snes_rst_n_ss ; ftdi_state.REG_SENDING                                                                                                                                 ; clk          ; FTDI_clk    ; 0.000        ; 0.063      ; 4.178      ;
; 3.920 ; snes_rst_n_ss ; ftdi_state.REG_LOAD                                                                                                                                    ; clk          ; FTDI_clk    ; 0.000        ; 0.078      ; 4.193      ;
; 3.920 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                     ; clk          ; FTDI_clk    ; 0.000        ; 0.063      ; 4.178      ;
; 3.920 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[4]                     ; clk          ; FTDI_clk    ; 0.000        ; 0.063      ; 4.178      ;
; 3.920 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[8]                                                   ; clk          ; FTDI_clk    ; 0.000        ; 0.063      ; 4.178      ;
; 3.920 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[9]                                                   ; clk          ; FTDI_clk    ; 0.000        ; 0.063      ; 4.178      ;
; 3.920 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[6]                                                   ; clk          ; FTDI_clk    ; 0.000        ; 0.063      ; 4.178      ;
; 3.920 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[8]  ; clk          ; FTDI_clk    ; 0.000        ; 0.063      ; 4.178      ;
; 3.920 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[8]  ; clk          ; FTDI_clk    ; 0.000        ; 0.063      ; 4.178      ;
; 3.920 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[9]  ; clk          ; FTDI_clk    ; 0.000        ; 0.063      ; 4.178      ;
; 3.920 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[9]  ; clk          ; FTDI_clk    ; 0.000        ; 0.063      ; 4.178      ;
; 3.920 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_b[0]                                                   ; clk          ; FTDI_clk    ; 0.000        ; 0.063      ; 4.178      ;
; 3.920 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[0]                                ; clk          ; FTDI_clk    ; 0.000        ; 0.063      ; 4.178      ;
; 3.920 ; snes_rst_n_ss ; FTDI_data[0]~reg0                                                                                                                                      ; clk          ; FTDI_clk    ; 0.000        ; 0.064      ; 4.179      ;
; 3.920 ; snes_rst_n_ss ; FTDI_data[1]~reg0                                                                                                                                      ; clk          ; FTDI_clk    ; 0.000        ; 0.064      ; 4.179      ;
; 3.920 ; snes_rst_n_ss ; FTDI_data[2]~reg0                                                                                                                                      ; clk          ; FTDI_clk    ; 0.000        ; 0.064      ; 4.179      ;
; 3.920 ; snes_rst_n_ss ; FTDI_data[3]~reg0                                                                                                                                      ; clk          ; FTDI_clk    ; 0.000        ; 0.064      ; 4.179      ;
; 3.920 ; snes_rst_n_ss ; FTDI_data[4]~reg0                                                                                                                                      ; clk          ; FTDI_clk    ; 0.000        ; 0.064      ; 4.179      ;
; 3.920 ; snes_rst_n_ss ; FTDI_data[5]~reg0                                                                                                                                      ; clk          ; FTDI_clk    ; 0.000        ; 0.064      ; 4.179      ;
; 3.920 ; snes_rst_n_ss ; FTDI_data[6]~reg0                                                                                                                                      ; clk          ; FTDI_clk    ; 0.000        ; 0.064      ; 4.179      ;
; 3.920 ; snes_rst_n_ss ; FTDI_data[7]~reg0                                                                                                                                      ; clk          ; FTDI_clk    ; 0.000        ; 0.064      ; 4.179      ;
; 3.920 ; snes_rst_n_ss ; usb_xfer_count[0]                                                                                                                                      ; clk          ; FTDI_clk    ; 0.000        ; 0.078      ; 4.193      ;
; 3.920 ; snes_rst_n_ss ; usb_xfer_count[1]                                                                                                                                      ; clk          ; FTDI_clk    ; 0.000        ; 0.078      ; 4.193      ;
; 4.018 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a8~portb_address_reg0    ; clk          ; FTDI_clk    ; 0.000        ; 0.355      ; 4.603      ;
; 4.018 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a25~portb_address_reg0   ; clk          ; FTDI_clk    ; 0.000        ; 0.357      ; 4.605      ;
; 4.019 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a24~portb_address_reg0   ; clk          ; FTDI_clk    ; 0.000        ; 0.352      ; 4.601      ;
; 4.019 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a31~portb_address_reg0   ; clk          ; FTDI_clk    ; 0.000        ; 0.349      ; 4.598      ;
; 4.021 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a1~portb_address_reg0    ; clk          ; FTDI_clk    ; 0.000        ; 0.350      ; 4.601      ;
; 4.021 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~portb_address_reg0   ; clk          ; FTDI_clk    ; 0.000        ; 0.350      ; 4.601      ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk'                                                                                                                                                                                                                  ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.903 ; snes_rst_n_ss ; snes_rd_n_meta0                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 4.178      ;
; 3.903 ; snes_rst_n_ss ; snes_rd_n_meta1                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 4.178      ;
; 3.903 ; snes_rst_n_ss ; snes_rd_n_meta2                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 4.178      ;
; 3.903 ; snes_rst_n_ss ; snes_rd_n_sync                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 4.178      ;
; 3.903 ; snes_rst_n_ss ; snes_rd_n_pipe                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 4.178      ;
; 3.903 ; snes_rst_n_ss ; snes_wr_n_meta0                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.075      ; 4.173      ;
; 3.903 ; snes_rst_n_ss ; snes_wr_n_meta1                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.075      ; 4.173      ;
; 3.903 ; snes_rst_n_ss ; snes_wr_n_meta2                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.075      ; 4.173      ;
; 3.903 ; snes_rst_n_ss ; snes_wr_n_sync                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.075      ; 4.173      ;
; 3.903 ; snes_rst_n_ss ; latch_it                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 4.178      ;
; 3.903 ; snes_rst_n_ss ; snes_wr_n_pipe                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 4.178      ;
; 3.903 ; snes_rst_n_ss ; fifo_action                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 4.178      ;
; 3.903 ; snes_rst_n_ss ; oper[0]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 4.178      ;
; 3.903 ; snes_rst_n_ss ; data[0]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.075      ; 4.173      ;
; 3.903 ; snes_rst_n_ss ; addr[0]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.077      ; 4.175      ;
; 3.903 ; snes_rst_n_ss ; oper[1]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 4.178      ;
; 3.903 ; snes_rst_n_ss ; data[1]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.075      ; 4.173      ;
; 3.903 ; snes_rst_n_ss ; addr[1]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.077      ; 4.175      ;
; 3.903 ; snes_rst_n_ss ; oper[2]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 4.178      ;
; 3.903 ; snes_rst_n_ss ; data[2]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.075      ; 4.173      ;
; 3.903 ; snes_rst_n_ss ; addr[2]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.077      ; 4.175      ;
; 3.903 ; snes_rst_n_ss ; oper[3]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.077      ; 4.175      ;
; 3.903 ; snes_rst_n_ss ; data[3]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.075      ; 4.173      ;
; 3.903 ; snes_rst_n_ss ; addr[3]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.077      ; 4.175      ;
; 3.903 ; snes_rst_n_ss ; seq[0]                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.077      ; 4.175      ;
; 3.903 ; snes_rst_n_ss ; data[4]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.075      ; 4.173      ;
; 3.903 ; snes_rst_n_ss ; addr[4]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.077      ; 4.175      ;
; 3.903 ; snes_rst_n_ss ; seq[1]                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.077      ; 4.175      ;
; 3.903 ; snes_rst_n_ss ; data[5]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.075      ; 4.173      ;
; 3.903 ; snes_rst_n_ss ; addr[5]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.077      ; 4.175      ;
; 3.903 ; snes_rst_n_ss ; seq[2]                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.077      ; 4.175      ;
; 3.903 ; snes_rst_n_ss ; data[6]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.075      ; 4.173      ;
; 3.903 ; snes_rst_n_ss ; addr[6]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.077      ; 4.175      ;
; 3.903 ; snes_rst_n_ss ; seq[3]                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.077      ; 4.175      ;
; 3.903 ; snes_rst_n_ss ; data[7]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.075      ; 4.173      ;
; 3.903 ; snes_rst_n_ss ; addr[7]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.077      ; 4.175      ;
; 3.903 ; snes_rst_n_ss ; bad_trigger                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 4.178      ;
; 3.923 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[13]                                                  ; clk          ; clk         ; 0.000        ; 0.070      ; 4.188      ;
; 3.923 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[11]                                                  ; clk          ; clk         ; 0.000        ; 0.070      ; 4.188      ;
; 3.923 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[12]                                                  ; clk          ; clk         ; 0.000        ; 0.070      ; 4.188      ;
; 3.923 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[7]                                           ; clk          ; clk         ; 0.000        ; 0.069      ; 4.187      ;
; 3.923 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[7]  ; clk          ; clk         ; 0.000        ; 0.070      ; 4.188      ;
; 3.923 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[6]  ; clk          ; clk         ; 0.000        ; 0.070      ; 4.188      ;
; 3.923 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[9]                                           ; clk          ; clk         ; 0.000        ; 0.070      ; 4.188      ;
; 3.923 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[8]                                           ; clk          ; clk         ; 0.000        ; 0.070      ; 4.188      ;
; 3.923 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[9]  ; clk          ; clk         ; 0.000        ; 0.070      ; 4.188      ;
; 3.923 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[12]                                          ; clk          ; clk         ; 0.000        ; 0.070      ; 4.188      ;
; 3.923 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[13] ; clk          ; clk         ; 0.000        ; 0.070      ; 4.188      ;
; 3.923 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[12] ; clk          ; clk         ; 0.000        ; 0.070      ; 4.188      ;
; 3.923 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[10] ; clk          ; clk         ; 0.000        ; 0.070      ; 4.188      ;
; 3.923 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[11] ; clk          ; clk         ; 0.000        ; 0.070      ; 4.188      ;
; 3.923 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[0]  ; clk          ; clk         ; 0.000        ; 0.070      ; 4.188      ;
; 3.923 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[1]  ; clk          ; clk         ; 0.000        ; 0.070      ; 4.188      ;
; 3.923 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[3]  ; clk          ; clk         ; 0.000        ; 0.070      ; 4.188      ;
; 3.923 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[2]  ; clk          ; clk         ; 0.000        ; 0.070      ; 4.188      ;
; 3.923 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[5]  ; clk          ; clk         ; 0.000        ; 0.070      ; 4.188      ;
; 3.923 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[4]  ; clk          ; clk         ; 0.000        ; 0.070      ; 4.188      ;
; 3.923 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[0]                                           ; clk          ; clk         ; 0.000        ; 0.070      ; 4.188      ;
; 3.923 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[4]  ; clk          ; clk         ; 0.000        ; 0.071      ; 4.189      ;
; 3.923 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[5]  ; clk          ; clk         ; 0.000        ; 0.070      ; 4.188      ;
; 3.923 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[2]  ; clk          ; clk         ; 0.000        ; 0.070      ; 4.188      ;
; 3.923 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[3]  ; clk          ; clk         ; 0.000        ; 0.070      ; 4.188      ;
; 3.923 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[1]  ; clk          ; clk         ; 0.000        ; 0.070      ; 4.188      ;
; 3.923 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[0]  ; clk          ; clk         ; 0.000        ; 0.070      ; 4.188      ;
; 3.923 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[11] ; clk          ; clk         ; 0.000        ; 0.070      ; 4.188      ;
; 3.923 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[10] ; clk          ; clk         ; 0.000        ; 0.070      ; 4.188      ;
; 3.923 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[12] ; clk          ; clk         ; 0.000        ; 0.070      ; 4.188      ;
; 3.923 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[13] ; clk          ; clk         ; 0.000        ; 0.070      ; 4.188      ;
; 3.923 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[9]  ; clk          ; clk         ; 0.000        ; 0.070      ; 4.188      ;
; 3.923 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[6]  ; clk          ; clk         ; 0.000        ; 0.070      ; 4.188      ;
; 3.923 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[7]  ; clk          ; clk         ; 0.000        ; 0.070      ; 4.188      ;
; 3.924 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[1]                                                   ; clk          ; clk         ; 0.000        ; 0.068      ; 4.187      ;
; 3.924 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                       ; clk          ; clk         ; 0.000        ; 0.068      ; 4.187      ;
; 3.924 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                          ; clk          ; clk         ; 0.000        ; 0.068      ; 4.187      ;
; 3.924 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0]                 ; clk          ; clk         ; 0.000        ; 0.068      ; 4.187      ;
; 3.924 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; clk          ; clk         ; 0.000        ; 0.068      ; 4.187      ;
; 3.924 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                       ; clk          ; clk         ; 0.000        ; 0.068      ; 4.187      ;
; 3.924 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                       ; clk          ; clk         ; 0.000        ; 0.068      ; 4.187      ;
; 3.924 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                      ; clk          ; clk         ; 0.000        ; 0.068      ; 4.187      ;
; 3.924 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                       ; clk          ; clk         ; 0.000        ; 0.068      ; 4.187      ;
; 3.924 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                      ; clk          ; clk         ; 0.000        ; 0.068      ; 4.187      ;
; 3.924 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                      ; clk          ; clk         ; 0.000        ; 0.068      ; 4.187      ;
; 3.924 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                      ; clk          ; clk         ; 0.000        ; 0.068      ; 4.187      ;
; 3.924 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                       ; clk          ; clk         ; 0.000        ; 0.068      ; 4.187      ;
; 3.924 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                       ; clk          ; clk         ; 0.000        ; 0.068      ; 4.187      ;
; 3.924 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                       ; clk          ; clk         ; 0.000        ; 0.068      ; 4.187      ;
; 3.924 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                       ; clk          ; clk         ; 0.000        ; 0.068      ; 4.187      ;
; 3.924 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                       ; clk          ; clk         ; 0.000        ; 0.068      ; 4.187      ;
; 3.924 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[2]                 ; clk          ; clk         ; 0.000        ; 0.068      ; 4.187      ;
; 3.924 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[3]                 ; clk          ; clk         ; 0.000        ; 0.068      ; 4.187      ;
; 3.924 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[1]                 ; clk          ; clk         ; 0.000        ; 0.069      ; 4.188      ;
; 3.924 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[2]                                                   ; clk          ; clk         ; 0.000        ; 0.068      ; 4.187      ;
; 3.924 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[3]                                                   ; clk          ; clk         ; 0.000        ; 0.068      ; 4.187      ;
; 3.924 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[4]                                                   ; clk          ; clk         ; 0.000        ; 0.069      ; 4.188      ;
; 3.924 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[5]                                                   ; clk          ; clk         ; 0.000        ; 0.069      ; 4.188      ;
; 3.924 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[0]                                                   ; clk          ; clk         ; 0.000        ; 0.068      ; 4.187      ;
; 3.924 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[10]                                                  ; clk          ; clk         ; 0.000        ; 0.068      ; 4.187      ;
; 3.924 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]                                                   ; clk          ; clk         ; 0.000        ; 0.068      ; 4.187      ;
; 3.924 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]                                                   ; clk          ; clk         ; 0.000        ; 0.068      ; 4.187      ;
; 3.924 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7]                                                   ; clk          ; clk         ; 0.000        ; 0.069      ; 4.188      ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'FTDI_clk'                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.641 ; 4.871        ; 0.230          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~portb_address_reg0   ;
; 4.641 ; 4.871        ; 0.230          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~portb_address_reg0    ;
; 4.641 ; 4.871        ; 0.230          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~portb_address_reg0    ;
; 4.642 ; 4.872        ; 0.230          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a12~portb_address_reg0   ;
; 4.642 ; 4.872        ; 0.230          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~portb_address_reg0   ;
; 4.642 ; 4.872        ; 0.230          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a3~portb_address_reg0    ;
; 4.643 ; 4.873        ; 0.230          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a14~portb_address_reg0   ;
; 4.643 ; 4.873        ; 0.230          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~portb_address_reg0   ;
; 4.643 ; 4.873        ; 0.230          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a1~portb_address_reg0    ;
; 4.643 ; 4.873        ; 0.230          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~portb_address_reg0   ;
; 4.643 ; 4.873        ; 0.230          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~portb_address_reg0   ;
; 4.643 ; 4.873        ; 0.230          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a4~portb_address_reg0    ;
; 4.644 ; 4.874        ; 0.230          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a10~portb_address_reg0   ;
; 4.644 ; 4.874        ; 0.230          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~portb_address_reg0   ;
; 4.644 ; 4.874        ; 0.230          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a22~portb_address_reg0   ;
; 4.644 ; 4.874        ; 0.230          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a25~portb_address_reg0   ;
; 4.644 ; 4.874        ; 0.230          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~portb_address_reg0   ;
; 4.645 ; 4.875        ; 0.230          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 4.645 ; 4.875        ; 0.230          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~portb_address_reg0   ;
; 4.645 ; 4.875        ; 0.230          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a16~portb_address_reg0   ;
; 4.645 ; 4.875        ; 0.230          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a23~portb_address_reg0   ;
; 4.645 ; 4.875        ; 0.230          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a30~portb_address_reg0   ;
; 4.645 ; 4.875        ; 0.230          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a6~portb_address_reg0    ;
; 4.645 ; 4.875        ; 0.230          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a7~portb_address_reg0    ;
; 4.646 ; 4.876        ; 0.230          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a17~portb_address_reg0   ;
; 4.646 ; 4.876        ; 0.230          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a24~portb_address_reg0   ;
; 4.646 ; 4.876        ; 0.230          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a31~portb_address_reg0   ;
; 4.647 ; 4.877        ; 0.230          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a11~portb_address_reg0   ;
; 4.647 ; 4.877        ; 0.230          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a13~portb_address_reg0   ;
; 4.647 ; 4.877        ; 0.230          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a29~portb_address_reg0   ;
; 4.647 ; 4.877        ; 0.230          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a8~portb_address_reg0    ;
; 4.647 ; 4.877        ; 0.230          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a9~portb_address_reg0    ;
; 4.764 ; 4.980        ; 0.216          ; High Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[10] ;
; 4.764 ; 4.980        ; 0.216          ; High Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[11] ;
; 4.764 ; 4.980        ; 0.216          ; High Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[10] ;
; 4.764 ; 4.980        ; 0.216          ; High Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ;
; 4.777 ; 4.961        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; FTDI_data[0]~reg0                                                                                                                                      ;
; 4.777 ; 4.961        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; FTDI_data[1]~reg0                                                                                                                                      ;
; 4.777 ; 4.961        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; FTDI_data[2]~reg0                                                                                                                                      ;
; 4.777 ; 4.961        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; FTDI_data[3]~reg0                                                                                                                                      ;
; 4.777 ; 4.961        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; FTDI_data[4]~reg0                                                                                                                                      ;
; 4.777 ; 4.961        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; FTDI_data[5]~reg0                                                                                                                                      ;
; 4.777 ; 4.961        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; FTDI_data[6]~reg0                                                                                                                                      ;
; 4.777 ; 4.961        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; FTDI_data[7]~reg0                                                                                                                                      ;
; 4.778 ; 4.962        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                     ;
; 4.778 ; 4.962        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[1]                     ;
; 4.778 ; 4.962        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[2]                     ;
; 4.778 ; 4.962        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[3]                     ;
; 4.778 ; 4.962        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[4]                     ;
; 4.778 ; 4.962        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[5]                     ;
; 4.778 ; 4.962        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ;
; 4.778 ; 4.962        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ;
; 4.778 ; 4.962        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|parity5                          ;
; 4.778 ; 4.962        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a0                    ;
; 4.778 ; 4.962        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a1                    ;
; 4.778 ; 4.962        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a2                    ;
; 4.778 ; 4.962        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a3                    ;
; 4.778 ; 4.962        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[2]  ;
; 4.778 ; 4.962        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[3]  ;
; 4.778 ; 4.962        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[8]  ;
; 4.778 ; 4.962        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[9]  ;
; 4.778 ; 4.962        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[2]  ;
; 4.778 ; 4.962        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[3]  ;
; 4.778 ; 4.962        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[8]  ;
; 4.778 ; 4.962        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[9]  ;
; 4.778 ; 4.962        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ;
; 4.778 ; 4.962        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ;
; 4.778 ; 4.962        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[2]                                ;
; 4.778 ; 4.962        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[3]                                ;
; 4.778 ; 4.962        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[4]                                ;
; 4.778 ; 4.962        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[0]                                ;
; 4.778 ; 4.962        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_b[0]                                                   ;
; 4.778 ; 4.962        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[6]                                                   ;
; 4.778 ; 4.962        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[8]                                                   ;
; 4.778 ; 4.962        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[9]                                                   ;
; 4.778 ; 4.962        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; ftdi_state.REG_SENDING                                                                                                                                 ;
; 4.779 ; 4.963        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[10]                    ;
; 4.779 ; 4.963        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                    ;
; 4.779 ; 4.963        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                    ;
; 4.779 ; 4.963        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                    ;
; 4.779 ; 4.963        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[6]                     ;
; 4.779 ; 4.963        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[9]                     ;
; 4.779 ; 4.963        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[0]  ;
; 4.779 ; 4.963        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[12] ;
; 4.779 ; 4.963        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[13] ;
; 4.779 ; 4.963        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[1]  ;
; 4.779 ; 4.963        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[4]  ;
; 4.779 ; 4.963        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[5]  ;
; 4.779 ; 4.963        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[6]  ;
; 4.779 ; 4.963        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[7]  ;
; 4.779 ; 4.963        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[0]  ;
; 4.779 ; 4.963        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[12] ;
; 4.779 ; 4.963        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[13] ;
; 4.779 ; 4.963        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[1]  ;
; 4.779 ; 4.963        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[4]  ;
; 4.779 ; 4.963        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[5]  ;
; 4.779 ; 4.963        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[6]  ;
; 4.779 ; 4.963        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[7]  ;
; 4.779 ; 4.963        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|addr_store_b[0]                     ;
; 4.779 ; 4.963        ; 0.184          ; Low Pulse Width  ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|addr_store_b[1]                     ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.695 ; 4.925        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_address_reg0   ;
; 4.695 ; 4.925        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_we_reg         ;
; 4.695 ; 4.925        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~porta_address_reg0    ;
; 4.695 ; 4.925        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~porta_we_reg          ;
; 4.695 ; 4.925        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~porta_address_reg0    ;
; 4.695 ; 4.925        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~porta_we_reg          ;
; 4.696 ; 4.926        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a12~porta_address_reg0   ;
; 4.696 ; 4.926        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a12~porta_we_reg         ;
; 4.696 ; 4.926        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_address_reg0   ;
; 4.696 ; 4.926        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_we_reg         ;
; 4.696 ; 4.926        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a3~porta_address_reg0    ;
; 4.696 ; 4.926        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a3~porta_we_reg          ;
; 4.697 ; 4.927        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a14~porta_address_reg0   ;
; 4.697 ; 4.927        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a14~porta_we_reg         ;
; 4.697 ; 4.927        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~porta_address_reg0   ;
; 4.697 ; 4.927        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~porta_we_reg         ;
; 4.697 ; 4.927        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a1~porta_address_reg0    ;
; 4.697 ; 4.927        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a1~porta_we_reg          ;
; 4.697 ; 4.927        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~porta_address_reg0   ;
; 4.697 ; 4.927        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~porta_we_reg         ;
; 4.697 ; 4.927        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~porta_address_reg0   ;
; 4.697 ; 4.927        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~porta_we_reg         ;
; 4.697 ; 4.927        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_datain_reg0    ;
; 4.697 ; 4.927        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~porta_datain_reg0     ;
; 4.697 ; 4.927        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a4~porta_address_reg0    ;
; 4.697 ; 4.927        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a4~porta_we_reg          ;
; 4.697 ; 4.927        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~porta_datain_reg0     ;
; 4.698 ; 4.928        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a10~porta_address_reg0   ;
; 4.698 ; 4.928        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a10~porta_we_reg         ;
; 4.698 ; 4.928        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a12~porta_datain_reg0    ;
; 4.698 ; 4.928        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~porta_address_reg0   ;
; 4.698 ; 4.928        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~porta_we_reg         ;
; 4.698 ; 4.928        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a22~porta_address_reg0   ;
; 4.698 ; 4.928        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a22~porta_we_reg         ;
; 4.698 ; 4.928        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a25~porta_address_reg0   ;
; 4.698 ; 4.928        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a25~porta_we_reg         ;
; 4.698 ; 4.928        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_address_reg0   ;
; 4.698 ; 4.928        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_we_reg         ;
; 4.698 ; 4.928        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_datain_reg0    ;
; 4.698 ; 4.928        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a3~porta_datain_reg0     ;
; 4.699 ; 4.929        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 4.699 ; 4.929        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a0~porta_we_reg          ;
; 4.699 ; 4.929        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a14~porta_datain_reg0    ;
; 4.699 ; 4.929        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~porta_address_reg0   ;
; 4.699 ; 4.929        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~porta_we_reg         ;
; 4.699 ; 4.929        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a16~porta_address_reg0   ;
; 4.699 ; 4.929        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a16~porta_we_reg         ;
; 4.699 ; 4.929        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~porta_datain_reg0    ;
; 4.699 ; 4.929        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a1~porta_datain_reg0     ;
; 4.699 ; 4.929        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~porta_datain_reg0    ;
; 4.699 ; 4.929        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~porta_datain_reg0    ;
; 4.699 ; 4.929        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a23~porta_address_reg0   ;
; 4.699 ; 4.929        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a23~porta_we_reg         ;
; 4.699 ; 4.929        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a30~porta_address_reg0   ;
; 4.699 ; 4.929        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a30~porta_we_reg         ;
; 4.699 ; 4.929        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a4~porta_datain_reg0     ;
; 4.699 ; 4.929        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a6~porta_address_reg0    ;
; 4.699 ; 4.929        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a6~porta_we_reg          ;
; 4.699 ; 4.929        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a7~porta_address_reg0    ;
; 4.699 ; 4.929        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a7~porta_we_reg          ;
; 4.700 ; 4.930        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a10~porta_datain_reg0    ;
; 4.700 ; 4.930        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a17~porta_address_reg0   ;
; 4.700 ; 4.930        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a17~porta_we_reg         ;
; 4.700 ; 4.930        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~porta_datain_reg0    ;
; 4.700 ; 4.930        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a22~porta_datain_reg0    ;
; 4.700 ; 4.930        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a24~porta_address_reg0   ;
; 4.700 ; 4.930        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a24~porta_we_reg         ;
; 4.700 ; 4.930        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a25~porta_datain_reg0    ;
; 4.700 ; 4.930        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_datain_reg0    ;
; 4.700 ; 4.930        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a31~porta_address_reg0   ;
; 4.700 ; 4.930        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a31~porta_we_reg         ;
; 4.701 ; 4.931        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; 4.701 ; 4.931        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a11~porta_address_reg0   ;
; 4.701 ; 4.931        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a11~porta_we_reg         ;
; 4.701 ; 4.931        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a13~porta_address_reg0   ;
; 4.701 ; 4.931        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a13~porta_we_reg         ;
; 4.701 ; 4.931        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~porta_datain_reg0    ;
; 4.701 ; 4.931        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a16~porta_datain_reg0    ;
; 4.701 ; 4.931        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a23~porta_datain_reg0    ;
; 4.701 ; 4.931        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a29~porta_address_reg0   ;
; 4.701 ; 4.931        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a29~porta_we_reg         ;
; 4.701 ; 4.931        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a30~porta_datain_reg0    ;
; 4.701 ; 4.931        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a6~porta_datain_reg0     ;
; 4.701 ; 4.931        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a7~porta_datain_reg0     ;
; 4.701 ; 4.931        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a8~porta_address_reg0    ;
; 4.701 ; 4.931        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a8~porta_we_reg          ;
; 4.701 ; 4.931        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a9~porta_address_reg0    ;
; 4.701 ; 4.931        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a9~porta_we_reg          ;
; 4.702 ; 4.932        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a17~porta_datain_reg0    ;
; 4.702 ; 4.932        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a24~porta_datain_reg0    ;
; 4.702 ; 4.932        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a31~porta_datain_reg0    ;
; 4.703 ; 4.933        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a11~porta_datain_reg0    ;
; 4.703 ; 4.933        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a13~porta_datain_reg0    ;
; 4.703 ; 4.933        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a29~porta_datain_reg0    ;
; 4.703 ; 4.933        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a8~porta_datain_reg0     ;
; 4.703 ; 4.933        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a9~porta_datain_reg0     ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[0]  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[10] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[11] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[12] ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+-----------------+------------+--------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+-------+------------+-----------------+
; FTDI_tx_empty_n ; FTDI_clk   ; 6.431  ; 6.853 ; Rise       ; FTDI_clk        ;
; rst_n           ; FTDI_clk   ; 2.204  ; 2.707 ; Rise       ; FTDI_clk        ;
; rst_n           ; clk        ; 0.718  ; 0.942 ; Rise       ; clk             ;
; snes_rd_n       ; clk        ; 1.668  ; 1.869 ; Rise       ; clk             ;
; snes_rst_n      ; clk        ; -0.255 ; 0.052 ; Rise       ; clk             ;
; snes_wr_n       ; clk        ; 1.558  ; 1.727 ; Rise       ; clk             ;
+-----------------+------------+--------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; FTDI_tx_empty_n ; FTDI_clk   ; -2.366 ; -2.455 ; Rise       ; FTDI_clk        ;
; rst_n           ; FTDI_clk   ; -1.755 ; -2.233 ; Rise       ; FTDI_clk        ;
; rst_n           ; clk        ; -0.219 ; -0.373 ; Rise       ; clk             ;
; snes_rd_n       ; clk        ; -1.238 ; -1.426 ; Rise       ; clk             ;
; snes_rst_n      ; clk        ; 0.586  ; 0.287  ; Rise       ; clk             ;
; snes_wr_n       ; clk        ; -1.132 ; -1.289 ; Rise       ; clk             ;
+-----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; FTDI_data[*]  ; FTDI_clk   ; 8.653  ; 8.218  ; Rise       ; FTDI_clk        ;
;  FTDI_data[0] ; FTDI_clk   ; 8.653  ; 8.218  ; Rise       ; FTDI_clk        ;
;  FTDI_data[1] ; FTDI_clk   ; 8.247  ; 7.749  ; Rise       ; FTDI_clk        ;
;  FTDI_data[2] ; FTDI_clk   ; 8.450  ; 8.035  ; Rise       ; FTDI_clk        ;
;  FTDI_data[3] ; FTDI_clk   ; 8.369  ; 7.849  ; Rise       ; FTDI_clk        ;
;  FTDI_data[4] ; FTDI_clk   ; 7.757  ; 7.559  ; Rise       ; FTDI_clk        ;
;  FTDI_data[5] ; FTDI_clk   ; 7.631  ; 7.262  ; Rise       ; FTDI_clk        ;
;  FTDI_data[6] ; FTDI_clk   ; 8.427  ; 7.959  ; Rise       ; FTDI_clk        ;
;  FTDI_data[7] ; FTDI_clk   ; 7.794  ; 7.482  ; Rise       ; FTDI_clk        ;
; FTDI_wr_n     ; FTDI_clk   ; 9.518  ; 9.079  ; Rise       ; FTDI_clk        ;
; leds[*]       ; FTDI_clk   ; 13.358 ; 13.157 ; Rise       ; FTDI_clk        ;
;  leds[0]      ; FTDI_clk   ; 7.680  ; 7.417  ; Rise       ; FTDI_clk        ;
;  leds[1]      ; FTDI_clk   ; 10.162 ; 9.796  ; Rise       ; FTDI_clk        ;
;  leds[2]      ; FTDI_clk   ; 10.694 ; 10.187 ; Rise       ; FTDI_clk        ;
;  leds[3]      ; FTDI_clk   ; 10.746 ; 10.285 ; Rise       ; FTDI_clk        ;
;  leds[4]      ; FTDI_clk   ; 10.591 ; 10.174 ; Rise       ; FTDI_clk        ;
;  leds[5]      ; FTDI_clk   ; 13.358 ; 13.157 ; Rise       ; FTDI_clk        ;
;  leds[6]      ; FTDI_clk   ; 10.872 ; 10.353 ; Rise       ; FTDI_clk        ;
;  leds[7]      ; FTDI_clk   ; 13.034 ; 12.824 ; Rise       ; FTDI_clk        ;
; unk           ; FTDI_clk   ; 8.753  ; 8.260  ; Rise       ; FTDI_clk        ;
; unk           ; clk        ; 8.189  ; 7.823  ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; FTDI_data[*]  ; FTDI_clk   ; 7.337  ; 6.978  ; Rise       ; FTDI_clk        ;
;  FTDI_data[0] ; FTDI_clk   ; 8.319  ; 7.896  ; Rise       ; FTDI_clk        ;
;  FTDI_data[1] ; FTDI_clk   ; 7.929  ; 7.446  ; Rise       ; FTDI_clk        ;
;  FTDI_data[2] ; FTDI_clk   ; 8.124  ; 7.721  ; Rise       ; FTDI_clk        ;
;  FTDI_data[3] ; FTDI_clk   ; 8.045  ; 7.542  ; Rise       ; FTDI_clk        ;
;  FTDI_data[4] ; FTDI_clk   ; 7.458  ; 7.263  ; Rise       ; FTDI_clk        ;
;  FTDI_data[5] ; FTDI_clk   ; 7.337  ; 6.978  ; Rise       ; FTDI_clk        ;
;  FTDI_data[6] ; FTDI_clk   ; 8.101  ; 7.648  ; Rise       ; FTDI_clk        ;
;  FTDI_data[7] ; FTDI_clk   ; 7.494  ; 7.189  ; Rise       ; FTDI_clk        ;
; FTDI_wr_n     ; FTDI_clk   ; 9.145  ; 8.720  ; Rise       ; FTDI_clk        ;
; leds[*]       ; FTDI_clk   ; 7.385  ; 7.131  ; Rise       ; FTDI_clk        ;
;  leds[0]      ; FTDI_clk   ; 7.385  ; 7.131  ; Rise       ; FTDI_clk        ;
;  leds[1]      ; FTDI_clk   ; 8.686  ; 8.267  ; Rise       ; FTDI_clk        ;
;  leds[2]      ; FTDI_clk   ; 8.809  ; 8.324  ; Rise       ; FTDI_clk        ;
;  leds[3]      ; FTDI_clk   ; 8.635  ; 8.239  ; Rise       ; FTDI_clk        ;
;  leds[4]      ; FTDI_clk   ; 8.410  ; 8.064  ; Rise       ; FTDI_clk        ;
;  leds[5]      ; FTDI_clk   ; 11.295 ; 11.116 ; Rise       ; FTDI_clk        ;
;  leds[6]      ; FTDI_clk   ; 8.555  ; 8.106  ; Rise       ; FTDI_clk        ;
;  leds[7]      ; FTDI_clk   ; 10.463 ; 10.271 ; Rise       ; FTDI_clk        ;
; unk           ; FTDI_clk   ; 8.231  ; 7.748  ; Rise       ; FTDI_clk        ;
; unk           ; clk        ; 7.851  ; 7.503  ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+-----------------+-------------+--------+----+----+--------+
; Input Port      ; Output Port ; RR     ; RF ; FR ; FF     ;
+-----------------+-------------+--------+----+----+--------+
; FTDI_tx_empty_n ; FTDI_wr_n   ; 10.752 ;    ;    ; 10.290 ;
+-----------------+-------------+--------+----+----+--------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+-----------------+-------------+--------+----+----+-------+
; Input Port      ; Output Port ; RR     ; RF ; FR ; FF    ;
+-----------------+-------------+--------+----+----+-------+
; FTDI_tx_empty_n ; FTDI_wr_n   ; 10.336 ;    ;    ; 9.887 ;
+-----------------+-------------+--------+----+----+-------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 28
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 13.333 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                   ; Synchronization Node                                                                                                                                   ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[8]          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[8]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[0]          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[0]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[7]          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[7]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[9]          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[9]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[11] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[11] ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[6]          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[6]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[13]         ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[13] ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]         ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[10] ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[11]         ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[11] ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[12]         ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[12] ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[10] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[10] ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[3]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[5]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[5]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[2]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[7]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[7]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[9]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[9]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[3]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[3]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[1]          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[1]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[8]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[5]          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[5]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[2]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[2]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[6]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[6]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[4]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[4]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[4]          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[4]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[12] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[12] ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[1]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[1]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[13] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[13] ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[0]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[0]  ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 13.333                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[8] ;                        ;              ;                  ; 9.157        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[8] ;                        ;              ;                  ; 4.176        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 13.357                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[0] ;                        ;              ;                  ; 8.494        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[0] ;                        ;              ;                  ; 4.863        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 13.457                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[7] ;                        ;              ;                  ; 8.744        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[7] ;                        ;              ;                  ; 4.713        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 13.458                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[9] ;                        ;              ;                  ; 8.745        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[9] ;                        ;              ;                  ; 4.713        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                            ; 13.523                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                    ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                   ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                     ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[11]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                               ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[11] ;                        ;              ;                  ; 9.135        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ;                        ;              ;                  ; 4.388        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 13.625                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[6] ;                        ;              ;                  ; 9.155        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[6] ;                        ;              ;                  ; 4.470        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[13]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[13] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                            ; 13.682                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                   ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                    ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                     ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[13]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                               ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[13] ;                        ;              ;                  ; 8.794        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[13] ;                        ;              ;                  ; 4.888        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                            ; 13.761                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                   ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                    ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                     ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                               ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[10] ;                        ;              ;                  ; 8.738        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[10] ;                        ;              ;                  ; 5.023        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[11]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                            ; 13.767                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                   ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                    ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                     ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[11]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                               ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[11] ;                        ;              ;                  ; 8.985        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[11] ;                        ;              ;                  ; 4.782        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[12]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[12] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                            ; 13.796                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                   ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                    ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                     ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[12]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                               ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[12] ;                        ;              ;                  ; 9.154        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[12] ;                        ;              ;                  ; 4.642        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                            ; 13.806                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                    ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                   ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                     ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                               ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[10] ;                        ;              ;                  ; 9.136        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[10] ;                        ;              ;                  ; 4.670        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 13.915                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[3] ;                        ;              ;                  ; 8.743        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[3] ;                        ;              ;                  ; 5.172        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 13.975                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 8.924        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 5.051        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 14.065                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[2] ;                        ;              ;                  ; 8.958        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[2] ;                        ;              ;                  ; 5.107        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 14.287                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 8.946        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 5.341        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 14.295                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 9.153        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 5.142        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 14.336                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 9.156        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 5.180        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 14.358                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[1] ;                        ;              ;                  ; 8.791        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[1] ;                        ;              ;                  ; 5.567        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 14.424                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 9.156        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 5.268        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 14.456                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[5] ;                        ;              ;                  ; 8.752        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[5] ;                        ;              ;                  ; 5.704        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 14.471                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 9.154        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 5.317        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 14.525                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 8.947        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 5.578        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 14.539                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 9.155        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 5.384        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 14.600                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[4] ;                        ;              ;                  ; 8.962        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[4] ;                        ;              ;                  ; 5.638        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[12]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[12] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                            ; 14.690                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                    ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                   ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                     ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[12]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                               ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[12] ;                        ;              ;                  ; 8.948        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[12] ;                        ;              ;                  ; 5.742        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 14.705                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 8.946        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 5.759        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[13]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[13] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                            ; 14.762                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                    ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                   ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                     ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[13]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                               ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[13] ;                        ;              ;                  ; 8.944        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[13] ;                        ;              ;                  ; 5.818        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 14.791                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 9.155        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 5.636        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; clk      ; 6.873 ; 0.000           ;
; FTDI_clk ; 7.174 ; 0.000           ;
+----------+-------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; clk      ; 0.150 ; 0.000          ;
; FTDI_clk ; 0.185 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; FTDI_clk ; 7.515 ; 0.000              ;
; clk      ; 7.669 ; 0.000              ;
+----------+-------+--------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; FTDI_clk ; 1.900 ; 0.000             ;
; clk      ; 2.010 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; FTDI_clk ; 4.211 ; 0.000                         ;
; clk      ; 4.380 ; 0.000                         ;
+----------+-------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.873 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.132      ; 3.288      ;
; 6.873 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.132      ; 3.288      ;
; 6.875 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.135      ; 3.289      ;
; 6.899 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.127      ; 3.257      ;
; 6.899 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.127      ; 3.257      ;
; 6.901 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.130      ; 3.258      ;
; 6.906 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.148      ; 3.271      ;
; 6.906 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.148      ; 3.271      ;
; 6.908 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.151      ; 3.272      ;
; 6.970 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.132      ; 3.191      ;
; 6.970 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.132      ; 3.191      ;
; 6.972 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.135      ; 3.192      ;
; 6.973 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~porta_we_reg        ; clk          ; clk         ; 10.000       ; 0.126      ; 3.182      ;
; 6.973 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~porta_address_reg0  ; clk          ; clk         ; 10.000       ; 0.126      ; 3.182      ;
; 6.975 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~porta_datain_reg0   ; clk          ; clk         ; 10.000       ; 0.129      ; 3.183      ;
; 6.996 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.127      ; 3.160      ;
; 6.996 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.127      ; 3.160      ;
; 6.998 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.130      ; 3.161      ;
; 7.003 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.131      ; 3.157      ;
; 7.003 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.131      ; 3.157      ;
; 7.003 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.148      ; 3.174      ;
; 7.003 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.148      ; 3.174      ;
; 7.005 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.134      ; 3.158      ;
; 7.005 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.151      ; 3.175      ;
; 7.007 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.132      ; 3.154      ;
; 7.007 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.132      ; 3.154      ;
; 7.009 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.135      ; 3.155      ;
; 7.024 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~porta_we_reg        ; clk          ; clk         ; 10.000       ; 0.127      ; 3.132      ;
; 7.024 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~porta_address_reg0  ; clk          ; clk         ; 10.000       ; 0.127      ; 3.132      ;
; 7.026 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~porta_datain_reg0   ; clk          ; clk         ; 10.000       ; 0.130      ; 3.133      ;
; 7.026 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.126      ; 3.129      ;
; 7.026 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.126      ; 3.129      ;
; 7.026 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.128      ; 3.131      ;
; 7.026 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.128      ; 3.131      ;
; 7.028 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.129      ; 3.130      ;
; 7.028 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.131      ; 3.132      ;
; 7.034 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.131      ; 3.126      ;
; 7.034 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.131      ; 3.126      ;
; 7.036 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.134      ; 3.127      ;
; 7.038 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a10~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.125      ; 3.116      ;
; 7.038 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a10~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.125      ; 3.116      ;
; 7.040 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a10~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.128      ; 3.117      ;
; 7.045 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.118      ; 3.102      ;
; 7.045 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.118      ; 3.102      ;
; 7.045 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a22~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.125      ; 3.109      ;
; 7.045 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a22~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.125      ; 3.109      ;
; 7.047 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.121      ; 3.103      ;
; 7.047 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a22~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.128      ; 3.110      ;
; 7.060 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.126      ; 3.095      ;
; 7.060 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.126      ; 3.095      ;
; 7.062 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.129      ; 3.096      ;
; 7.067 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.147      ; 3.109      ;
; 7.067 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.147      ; 3.109      ;
; 7.069 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.150      ; 3.110      ;
; 7.070 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~porta_we_reg        ; clk          ; clk         ; 10.000       ; 0.126      ; 3.085      ;
; 7.070 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~porta_address_reg0  ; clk          ; clk         ; 10.000       ; 0.126      ; 3.085      ;
; 7.072 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~porta_datain_reg0   ; clk          ; clk         ; 10.000       ; 0.129      ; 3.086      ;
; 7.072 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.131      ; 3.088      ;
; 7.072 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.131      ; 3.088      ;
; 7.074 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.134      ; 3.089      ;
; 7.096 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a25~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.146      ; 3.079      ;
; 7.096 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a25~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.146      ; 3.079      ;
; 7.098 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a25~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.149      ; 3.080      ;
; 7.098 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a31~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.138      ; 3.069      ;
; 7.098 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a31~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.138      ; 3.069      ;
; 7.098 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.126      ; 3.057      ;
; 7.098 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.126      ; 3.057      ;
; 7.100 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a24~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.141      ; 3.070      ;
; 7.100 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a24~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.141      ; 3.070      ;
; 7.100 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a31~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.141      ; 3.070      ;
; 7.100 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.131      ; 3.060      ;
; 7.100 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.131      ; 3.060      ;
; 7.100 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.129      ; 3.058      ;
; 7.102 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a24~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.144      ; 3.071      ;
; 7.102 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.134      ; 3.061      ;
; 7.104 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.132      ; 3.057      ;
; 7.104 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.132      ; 3.057      ;
; 7.105 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.147      ; 3.071      ;
; 7.105 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.147      ; 3.071      ;
; 7.106 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.135      ; 3.058      ;
; 7.107 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.150      ; 3.072      ;
; 7.116 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[0]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.132      ; 3.045      ;
; 7.116 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[0]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.132      ; 3.045      ;
; 7.118 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[0]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.135      ; 3.046      ;
; 7.121 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~porta_we_reg        ; clk          ; clk         ; 10.000       ; 0.127      ; 3.035      ;
; 7.121 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~porta_address_reg0  ; clk          ; clk         ; 10.000       ; 0.127      ; 3.035      ;
; 7.123 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~porta_datain_reg0   ; clk          ; clk         ; 10.000       ; 0.130      ; 3.036      ;
; 7.123 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.126      ; 3.032      ;
; 7.123 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.126      ; 3.032      ;
; 7.123 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.128      ; 3.034      ;
; 7.123 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.128      ; 3.034      ;
; 7.125 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.129      ; 3.033      ;
; 7.125 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.131      ; 3.035      ;
; 7.132 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[10] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.132      ; 3.029      ;
; 7.132 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[10] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.132      ; 3.029      ;
; 7.134 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[10] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_datain_reg0  ; clk          ; clk         ; 10.000       ; 0.135      ; 3.030      ;
; 7.134 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~porta_we_reg        ; clk          ; clk         ; 10.000       ; 0.125      ; 3.020      ;
; 7.134 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~porta_address_reg0  ; clk          ; clk         ; 10.000       ; 0.125      ; 3.020      ;
; 7.135 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a10~porta_we_reg       ; clk          ; clk         ; 10.000       ; 0.125      ; 3.019      ;
; 7.135 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a10~porta_address_reg0 ; clk          ; clk         ; 10.000       ; 0.125      ; 3.019      ;
+-------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'FTDI_clk'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.174 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a3~portb_address_reg0    ; FTDI_data[3]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.195     ; 2.638      ;
; 7.215 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a1~portb_address_reg0    ; FTDI_data[1]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.196     ; 2.596      ;
; 7.222 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; FTDI_data[7]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.053     ; 2.732      ;
; 7.222 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; FTDI_data[6]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.053     ; 2.732      ;
; 7.222 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; FTDI_data[5]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.053     ; 2.732      ;
; 7.222 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; FTDI_data[3]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.053     ; 2.732      ;
; 7.222 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; FTDI_data[1]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.053     ; 2.732      ;
; 7.222 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; FTDI_data[0]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.053     ; 2.732      ;
; 7.222 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; FTDI_data[4]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.053     ; 2.732      ;
; 7.222 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; FTDI_data[2]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.053     ; 2.732      ;
; 7.249 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~portb_address_reg0   ; FTDI_data[3]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.202     ; 2.556      ;
; 7.271 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~portb_address_reg0    ; FTDI_data[5]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.189     ; 2.547      ;
; 7.295 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a8~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.111      ; 2.845      ;
; 7.300 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.094      ; 2.823      ;
; 7.311 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.093      ; 2.811      ;
; 7.322 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a9~portb_address_reg0    ; FTDI_data[1]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.195     ; 2.490      ;
; 7.324 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.115      ; 2.820      ;
; 7.329 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.037     ; 2.641      ;
; 7.330 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.037     ; 2.640      ;
; 7.330 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.037     ; 2.640      ;
; 7.331 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.094      ; 2.792      ;
; 7.333 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~portb_address_reg0   ; FTDI_data[7]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.182     ; 2.492      ;
; 7.342 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.095      ; 2.782      ;
; 7.349 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.099      ; 2.779      ;
; 7.356 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a8~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.109      ; 2.782      ;
; 7.357 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.098      ; 2.770      ;
; 7.361 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.092      ; 2.760      ;
; 7.363 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.035     ; 2.609      ;
; 7.364 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.035     ; 2.608      ;
; 7.364 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.035     ; 2.608      ;
; 7.370 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[7]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[2]                              ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.037     ; 2.600      ;
; 7.372 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.091      ; 2.748      ;
; 7.373 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[7]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[3]                              ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.037     ; 2.597      ;
; 7.377 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a13~portb_address_reg0   ; FTDI_data[5]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.194     ; 2.436      ;
; 7.378 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a3~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.099      ; 2.750      ;
; 7.378 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.099      ; 2.750      ;
; 7.379 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a1~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.099      ; 2.749      ;
; 7.385 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.113      ; 2.757      ;
; 7.388 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a7~portb_address_reg0    ; FTDI_data[7]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.187     ; 2.432      ;
; 7.391 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a25~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.113      ; 2.751      ;
; 7.392 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.092      ; 2.729      ;
; 7.393 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a8~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.109      ; 2.745      ;
; 7.398 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.092      ; 2.723      ;
; 7.402 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ; FTDI_data[7]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.249     ; 2.356      ;
; 7.402 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ; FTDI_data[6]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.249     ; 2.356      ;
; 7.402 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ; FTDI_data[5]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.249     ; 2.356      ;
; 7.402 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ; FTDI_data[3]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.249     ; 2.356      ;
; 7.402 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ; FTDI_data[1]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.249     ; 2.356      ;
; 7.402 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ; FTDI_data[0]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.249     ; 2.356      ;
; 7.402 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ; FTDI_data[4]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.249     ; 2.356      ;
; 7.402 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ; FTDI_data[2]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.249     ; 2.356      ;
; 7.403 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.093      ; 2.719      ;
; 7.409 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.091      ; 2.711      ;
; 7.410 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.097      ; 2.716      ;
; 7.413 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a0~portb_address_reg0    ; FTDI_data[0]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.178     ; 2.416      ;
; 7.418 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.096      ; 2.707      ;
; 7.422 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.113      ; 2.720      ;
; 7.428 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; ftdi_state.REG_LOAD                                                                                                                                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.036     ; 2.543      ;
; 7.428 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; ftdi_state.REG_LOADED                                                                                                                                ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.036     ; 2.543      ;
; 7.429 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.092      ; 2.692      ;
; 7.439 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a3~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.097      ; 2.687      ;
; 7.439 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.097      ; 2.687      ;
; 7.440 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.093      ; 2.682      ;
; 7.440 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a1~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.097      ; 2.686      ;
; 7.447 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.097      ; 2.679      ;
; 7.449 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[13]                                                  ; FTDI_data[7]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.053     ; 2.505      ;
; 7.449 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[13]                                                  ; FTDI_data[6]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.053     ; 2.505      ;
; 7.449 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[13]                                                  ; FTDI_data[5]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.053     ; 2.505      ;
; 7.449 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[13]                                                  ; FTDI_data[3]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.053     ; 2.505      ;
; 7.449 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[13]                                                  ; FTDI_data[1]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.053     ; 2.505      ;
; 7.449 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[13]                                                  ; FTDI_data[0]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.053     ; 2.505      ;
; 7.449 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[13]                                                  ; FTDI_data[4]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.053     ; 2.505      ;
; 7.449 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[13]                                                  ; FTDI_data[2]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.053     ; 2.505      ;
; 7.452 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a25~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.111      ; 2.688      ;
; 7.453 ; ftdi_state.REG_SENDING                                                                                                                                 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.040     ; 2.514      ;
; 7.454 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a8~portb_address_reg0    ; FTDI_data[0]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.197     ; 2.356      ;
; 7.454 ; ftdi_state.REG_SENDING                                                                                                                                 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.040     ; 2.513      ;
; 7.454 ; ftdi_state.REG_SENDING                                                                                                                                 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.040     ; 2.513      ;
; 7.455 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.096      ; 2.670      ;
; 7.458 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[7]                                                   ; FTDI_data[7]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.053     ; 2.496      ;
; 7.458 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[7]                                                   ; FTDI_data[6]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.053     ; 2.496      ;
; 7.458 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[7]                                                   ; FTDI_data[5]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.053     ; 2.496      ;
; 7.458 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[7]                                                   ; FTDI_data[3]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.053     ; 2.496      ;
; 7.458 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[7]                                                   ; FTDI_data[1]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.053     ; 2.496      ;
; 7.458 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[7]                                                   ; FTDI_data[0]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.053     ; 2.496      ;
; 7.458 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[7]                                                   ; FTDI_data[4]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.053     ; 2.496      ;
; 7.458 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[7]                                                   ; FTDI_data[2]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.053     ; 2.496      ;
; 7.459 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.039     ; 2.509      ;
; 7.460 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.039     ; 2.508      ;
; 7.460 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.039     ; 2.508      ;
; 7.461 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.037     ; 2.509      ;
; 7.462 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.037     ; 2.508      ;
; 7.462 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.037     ; 2.508      ;
; 7.469 ; ftdi_state.REG_SENDING                                                                                                                                 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a8~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.106      ; 2.666      ;
; 7.476 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a3~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.097      ; 2.650      ;
; 7.476 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.097      ; 2.650      ;
; 7.477 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a1~portb_address_reg0  ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.097      ; 2.649      ;
; 7.481 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a11~portb_address_reg0   ; FTDI_data[3]~reg0                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 10.000       ; -0.194     ; 2.332      ;
; 7.484 ; ftdi_state.REG_SENDING                                                                                                                                 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.099      ; 2.644      ;
; 7.486 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~portb_address_reg0 ; FTDI_clk     ; FTDI_clk    ; 10.000       ; 0.085      ; 2.628      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.150 ; addr[4]                                                                                                                                                ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.226      ; 0.480      ;
; 0.153 ; addr[7]                                                                                                                                                ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.222      ; 0.479      ;
; 0.154 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a29~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.220      ; 0.478      ;
; 0.159 ; seq[3]                                                                                                                                                 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.222      ; 0.485      ;
; 0.160 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[0]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a30~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.219      ; 0.483      ;
; 0.172 ; seq[0]                                                                                                                                                 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.226      ; 0.502      ;
; 0.172 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a30~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.219      ; 0.495      ;
; 0.173 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a29~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.220      ; 0.497      ;
; 0.178 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a23~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.217      ; 0.499      ;
; 0.179 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a30~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.219      ; 0.502      ;
; 0.182 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[5]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a29~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.220      ; 0.506      ;
; 0.185 ; addr[2]                                                                                                                                                ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a10~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.219      ; 0.508      ;
; 0.186 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[2]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a30~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.219      ; 0.509      ;
; 0.186 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                      ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                      ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                      ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                      ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; seq[3]                                                                                                                                                 ; seq[3]                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seq[2]                                                                                                                                                 ; seq[2]                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seq[1]                                                                                                                                                 ; seq[1]                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; latch_it                                                                                                                                               ; latch_it                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; addr[4]                                                                                                                                                ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a12~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.216      ; 0.512      ;
; 0.192 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0]                 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[6]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[6]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[8]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; seq[0]                                                                                                                                                 ; seq[0]                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a30~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.219      ; 0.517      ;
; 0.195 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[12] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[12] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; snes_rst_n_s[5]                                                                                                                                        ; snes_rst_n_s[6]                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; snes_wr_n_meta0                                                                                                                                        ; snes_wr_n_meta1                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; snes_rst_n_s[17]                                                                                                                                       ; snes_rst_n_s[18]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; addr[4]                                                                                                                                                ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.211      ; 0.513      ;
; 0.198 ; snes_rd_n_meta0                                                                                                                                        ; snes_rd_n_meta1                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; snes_rst_n_s[21]                                                                                                                                       ; snes_rst_n_s[22]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; snes_rst_n_s[7]                                                                                                                                        ; snes_rst_n_s[8]                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.320      ;
; 0.200 ; snes_wr_n_meta1                                                                                                                                        ; snes_wr_n_meta2                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; snes_rst_n_s[11]                                                                                                                                       ; snes_rst_n_s[12]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.321      ;
; 0.201 ; seq[0]                                                                                                                                                 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a12~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.216      ; 0.521      ;
; 0.201 ; snes_rst_n_s[14]                                                                                                                                       ; snes_rst_n_s[15]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.322      ;
; 0.201 ; snes_rst_n_s[2]                                                                                                                                        ; snes_rst_n_s[3]                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.322      ;
; 0.202 ; snes_rst_n_s[10]                                                                                                                                       ; snes_rst_n_s[11]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.323      ;
; 0.202 ; snes_rst_n_s[1]                                                                                                                                        ; snes_rst_n_s[2]                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.323      ;
; 0.203 ; snes_rst_n_s[29]                                                                                                                                       ; snes_rst_n_s[30]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; snes_rst_n_s[12]                                                                                                                                       ; snes_rst_n_s[13]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0]                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[4]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[4]                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; snes_rst_n_s[22]                                                                                                                                       ; snes_rst_n_s[23]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; snes_rst_n_s[18]                                                                                                                                       ; snes_rst_n_s[19]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; snes_rst_n_s[6]                                                                                                                                        ; snes_rst_n_s[7]                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.326      ;
; 0.211 ; snes_rd_n_sync                                                                                                                                         ; latch_it                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.331      ;
; 0.214 ; seq[0]                                                                                                                                                 ; seq[2]                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.334      ;
; 0.214 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.335      ;
; 0.217 ; seq[0]                                                                                                                                                 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.211      ; 0.532      ;
; 0.221 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.342      ;
; 0.251 ; snes_wr_n_meta2                                                                                                                                        ; snes_wr_n_sync                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.372      ;
; 0.252 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[11] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[11] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.372      ;
; 0.252 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[2]                 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.373      ;
; 0.258 ; snes_rd_n_meta1                                                                                                                                        ; snes_rd_n_sync                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.378      ;
; 0.260 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                      ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[3]                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.381      ;
; 0.262 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[2]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[2]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.382      ;
; 0.262 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[4]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[4]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.381      ;
; 0.266 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0]                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.387      ;
; 0.271 ; snes_rd_n_meta1                                                                                                                                        ; snes_rd_n_meta2                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.391      ;
; 0.271 ; snes_rst_n_s[24]                                                                                                                                       ; snes_rst_n_s[25]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.391      ;
; 0.273 ; snes_rst_n_s[8]                                                                                                                                        ; snes_rst_n_s[9]                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.394      ;
; 0.273 ; snes_rst_n_s[4]                                                                                                                                        ; snes_rst_n_s[5]                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.394      ;
; 0.274 ; snes_rst_n_s[28]                                                                                                                                       ; snes_rst_n_s[29]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.395      ;
; 0.275 ; snes_rst_n_s[26]                                                                                                                                       ; snes_rst_n_s[27]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.395      ;
; 0.275 ; snes_rst_n_s[16]                                                                                                                                       ; snes_rst_n_s[17]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.395      ;
; 0.275 ; snes_rst_n_s[9]                                                                                                                                        ; snes_rst_n_s[10]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.396      ;
; 0.276 ; snes_rst_n_s[30]                                                                                                                                       ; snes_rst_n_s[31]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.397      ;
; 0.276 ; snes_rst_n_s[13]                                                                                                                                       ; snes_rst_n_s[14]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.397      ;
; 0.277 ; snes_rst_n_s[0]                                                                                                                                        ; snes_rst_n_s[1]                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.280 ; snes_rst_n_s[27]                                                                                                                                       ; snes_rst_n_s[28]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.400      ;
; 0.280 ; snes_rst_n_s[23]                                                                                                                                       ; snes_rst_n_s[24]                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.400      ;
; 0.281 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[12]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[12]                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.401      ;
; 0.282 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[2]                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.403      ;
; 0.282 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                      ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[10]                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.403      ;
; 0.283 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[3]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a14~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.223      ; 0.610      ;
; 0.283 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                      ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[2]                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.404      ;
; 0.289 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[1]                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.410      ;
; 0.289 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[5]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[5]                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.410      ;
; 0.295 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[10]                                                  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a14~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.223      ; 0.622      ;
; 0.295 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[3]                 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.416      ;
; 0.298 ; oper[2]                                                                                                                                                ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a10~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.216      ; 0.618      ;
; 0.300 ; data[7]                                                                                                                                                ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.224      ; 0.628      ;
; 0.302 ; snes_rd_n_meta2                                                                                                                                        ; snes_rd_n_sync                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a11~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.221      ; 0.628      ;
; 0.304 ; snes_wr_n_meta0                                                                                                                                        ; snes_wr_n_sync                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; snes_rd_n_meta0                                                                                                                                        ; snes_rd_n_sync                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'FTDI_clk'                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.185 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[10] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[10] ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[9]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[9]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[10]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[10]                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[6]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[6]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[11] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; ftdi_state.REG_SENDING                                                                                                                                 ; ftdi_state.REG_SENDING                                                                                                                                 ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; usb_xfer_count[1]                                                                                                                                      ; usb_xfer_count[1]                                                                                                                                      ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; usb_xfer_count[0]                                                                                                                                      ; usb_xfer_count[0]                                                                                                                                      ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ftdi_state.REG_LOAD                                                                                                                                    ; ftdi_state.REG_LOAD                                                                                                                                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ftdi_state.REG_LOADED                                                                                                                                  ; ftdi_state.REG_LOADED                                                                                                                                  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[4]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[4]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[3]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[3]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[5]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[5]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[1]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[1]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[2]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[2]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[0]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[0]  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[4]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[4]  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[8]  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[3]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[3]  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_b[0]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[0]                                ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a2                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|parity5                          ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[9]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[9]  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[2]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[2]  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[0]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[0]                                ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.037      ; 0.318      ;
; 0.210 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[5]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[5]                                ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.037      ; 0.331      ;
; 0.211 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[13]                                                  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.037      ; 0.332      ;
; 0.217 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a16~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.178      ; 0.499      ;
; 0.218 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|addr_store_b[0]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.037      ; 0.339      ;
; 0.220 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a16~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.178      ; 0.502      ;
; 0.220 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[1]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.036      ; 0.340      ;
; 0.221 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a0                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.036      ; 0.341      ;
; 0.226 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a16~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.178      ; 0.508      ;
; 0.253 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a3                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|parity5                          ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|addr_store_b[0]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|address_reg_b[0]                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.037      ; 0.375      ;
; 0.262 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[4]                                ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.037      ; 0.383      ;
; 0.264 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a2                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.036      ; 0.384      ;
; 0.266 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_b[1]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[1]                                ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[6]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[6]  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[12] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[12] ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.037      ; 0.387      ;
; 0.268 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[7]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[7]  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[1]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[1]  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[12]                                                  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.037      ; 0.390      ;
; 0.269 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[13] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[13] ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[2]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a0                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.036      ; 0.390      ;
; 0.272 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[5]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[5]  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.037      ; 0.393      ;
; 0.273 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[3]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[2]                                ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[3]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[3]                                ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[10]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.037      ; 0.394      ;
; 0.275 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[8]                                                   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.037      ; 0.396      ;
; 0.296 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a0                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|parity5                          ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a1                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|parity5                          ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.036      ; 0.417      ;
; 0.304 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.036      ; 0.424      ;
; 0.312 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a1                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.036      ; 0.432      ;
; 0.314 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[2]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[2]                                ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.036      ; 0.434      ;
; 0.316 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|address_reg_b[1]                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|address_reg_b[1]                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[1]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a0                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.036      ; 0.437      ;
; 0.320 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.037      ; 0.441      ;
; 0.320 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|address_reg_b[0]                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.037      ; 0.441      ;
; 0.320 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|parity5                          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[1]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.036      ; 0.440      ;
; 0.321 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.037      ; 0.442      ;
; 0.325 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|parity5                          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.036      ; 0.445      ;
; 0.330 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[5]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a1                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.036      ; 0.450      ;
; 0.335 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|addr_store_b[1]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|address_reg_b[1]                    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.037      ; 0.456      ;
; 0.336 ; usb_xfer_count[0]                                                                                                                                      ; usb_xfer_count[1]                                                                                                                                      ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.036      ; 0.456      ;
; 0.346 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[1]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a29~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.194      ; 0.644      ;
; 0.361 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a0~portb_address_reg0    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.179      ; 0.644      ;
; 0.368 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a14~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.176      ; 0.648      ;
; 0.369 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a4~portb_address_reg0    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.175      ; 0.648      ;
; 0.370 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a0~portb_address_reg0    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.179      ; 0.653      ;
; 0.370 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a22~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.180      ; 0.654      ;
; 0.371 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a0~portb_address_reg0    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.179      ; 0.654      ;
; 0.373 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[0]                                                   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[2]                                ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.037      ; 0.494      ;
; 0.374 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a12~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.177      ; 0.655      ;
; 0.374 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[2]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a6~portb_address_reg0    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.180      ; 0.658      ;
; 0.375 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[5]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.036      ; 0.495      ;
; 0.376 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a14~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.176      ; 0.656      ;
; 0.378 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a4~portb_address_reg0    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.175      ; 0.657      ;
; 0.378 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[4]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a6~portb_address_reg0    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.180      ; 0.662      ;
; 0.379 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.180      ; 0.663      ;
; 0.379 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a4~portb_address_reg0    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.175      ; 0.658      ;
; 0.380 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[1]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a14~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.176      ; 0.660      ;
; 0.383 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a22~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.180      ; 0.667      ;
; 0.384 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a12~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.177      ; 0.665      ;
; 0.384 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.172      ; 0.660      ;
; 0.384 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[4]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a22~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.180      ; 0.668      ;
; 0.386 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a6~portb_address_reg0    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.180      ; 0.670      ;
; 0.388 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a22~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.180      ; 0.672      ;
; 0.388 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a6~portb_address_reg0    ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.180      ; 0.672      ;
; 0.388 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                     ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[2]                     ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.036      ; 0.508      ;
; 0.389 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[10]                    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a22~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.183      ; 0.676      ;
; 0.389 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_b[0]                                                   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.037      ; 0.510      ;
; 0.389 ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a12~portb_address_reg0   ; FTDI_clk     ; FTDI_clk    ; 0.000        ; 0.177      ; 0.670      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'FTDI_clk'                                                                                                                                                                                                            ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.515 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a7~portb_address_reg0    ; clk          ; FTDI_clk    ; 10.000       ; -0.001     ; 2.513      ;
; 7.516 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a16~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.000      ; 2.513      ;
; 7.516 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a17~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.007      ; 2.520      ;
; 7.516 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a9~portb_address_reg0    ; clk          ; FTDI_clk    ; 10.000       ; 0.007      ; 2.520      ;
; 7.516 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.002      ; 2.515      ;
; 7.516 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a11~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.006      ; 2.519      ;
; 7.516 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; -0.006     ; 2.507      ;
; 7.516 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a13~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.007      ; 2.520      ;
; 7.516 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a29~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.005      ; 2.518      ;
; 7.516 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a14~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; -0.002     ; 2.511      ;
; 7.516 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a22~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.001      ; 2.514      ;
; 7.516 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a6~portb_address_reg0    ; clk          ; FTDI_clk    ; 10.000       ; 0.002      ; 2.515      ;
; 7.516 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a23~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.002      ; 2.515      ;
; 7.517 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a0~portb_address_reg0    ; clk          ; FTDI_clk    ; 10.000       ; 0.001      ; 2.513      ;
; 7.517 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a4~portb_address_reg0    ; clk          ; FTDI_clk    ; 10.000       ; -0.003     ; 2.509      ;
; 7.517 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a30~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.004      ; 2.516      ;
; 7.522 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a24~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.007      ; 2.514      ;
; 7.522 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a10~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.001      ; 2.508      ;
; 7.522 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.008      ; 2.515      ;
; 7.522 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.007      ; 2.514      ;
; 7.523 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a8~portb_address_reg0    ; clk          ; FTDI_clk    ; 10.000       ; 0.010      ; 2.516      ;
; 7.523 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a1~portb_address_reg0    ; clk          ; FTDI_clk    ; 10.000       ; 0.008      ; 2.514      ;
; 7.523 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a25~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.012      ; 2.518      ;
; 7.523 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~portb_address_reg0    ; clk          ; FTDI_clk    ; 10.000       ; 0.003      ; 2.509      ;
; 7.523 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.003      ; 2.509      ;
; 7.523 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.008      ; 2.514      ;
; 7.523 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a3~portb_address_reg0    ; clk          ; FTDI_clk    ; 10.000       ; 0.008      ; 2.514      ;
; 7.523 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.014      ; 2.520      ;
; 7.523 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a12~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; -0.001     ; 2.505      ;
; 7.523 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~portb_address_reg0    ; clk          ; FTDI_clk    ; 10.000       ; 0.002      ; 2.508      ;
; 7.523 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.004      ; 2.510      ;
; 7.523 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a31~portb_address_reg0   ; clk          ; FTDI_clk    ; 10.000       ; 0.004      ; 2.510      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[1]  ; clk          ; FTDI_clk    ; 10.000       ; -0.137     ; 2.296      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[1]  ; clk          ; FTDI_clk    ; 10.000       ; -0.137     ; 2.296      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; clk          ; FTDI_clk    ; 10.000       ; -0.143     ; 2.290      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; clk          ; FTDI_clk    ; 10.000       ; -0.143     ; 2.290      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[3]                     ; clk          ; FTDI_clk    ; 10.000       ; -0.143     ; 2.290      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[1]                     ; clk          ; FTDI_clk    ; 10.000       ; -0.143     ; 2.290      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[5]                     ; clk          ; FTDI_clk    ; 10.000       ; -0.143     ; 2.290      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[6]                     ; clk          ; FTDI_clk    ; 10.000       ; -0.137     ; 2.296      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; clk          ; FTDI_clk    ; 10.000       ; -0.143     ; 2.290      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ; clk          ; FTDI_clk    ; 10.000       ; -0.143     ; 2.290      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[9]                     ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 2.297      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[10]                    ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 2.297      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                    ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 2.297      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a2                    ; clk          ; FTDI_clk    ; 10.000       ; -0.143     ; 2.290      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                    ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 2.297      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                    ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 2.297      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a3                    ; clk          ; FTDI_clk    ; 10.000       ; -0.143     ; 2.290      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a0                    ; clk          ; FTDI_clk    ; 10.000       ; -0.143     ; 2.290      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a1                    ; clk          ; FTDI_clk    ; 10.000       ; -0.143     ; 2.290      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|parity5                          ; clk          ; FTDI_clk    ; 10.000       ; -0.143     ; 2.290      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[2]                     ; clk          ; FTDI_clk    ; 10.000       ; -0.143     ; 2.290      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 2.297      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; clk          ; FTDI_clk    ; 10.000       ; -0.137     ; 2.296      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[4]  ; clk          ; FTDI_clk    ; 10.000       ; -0.137     ; 2.296      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[4]  ; clk          ; FTDI_clk    ; 10.000       ; -0.137     ; 2.296      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[5]                                                   ; clk          ; FTDI_clk    ; 10.000       ; -0.137     ; 2.296      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[5]  ; clk          ; FTDI_clk    ; 10.000       ; -0.137     ; 2.296      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[5]  ; clk          ; FTDI_clk    ; 10.000       ; -0.137     ; 2.296      ;
; 7.574 ; snes_rst_n_ss ; ftdi_state.REG_LOADED                                                                                                                                  ; clk          ; FTDI_clk    ; 10.000       ; -0.135     ; 2.298      ;
; 7.574 ; snes_rst_n_ss ; ftdi_state.REG_SENDING                                                                                                                                 ; clk          ; FTDI_clk    ; 10.000       ; -0.143     ; 2.290      ;
; 7.574 ; snes_rst_n_ss ; ftdi_state.REG_LOAD                                                                                                                                    ; clk          ; FTDI_clk    ; 10.000       ; -0.135     ; 2.298      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                     ; clk          ; FTDI_clk    ; 10.000       ; -0.143     ; 2.290      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[0]                                                   ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 2.297      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[0]  ; clk          ; FTDI_clk    ; 10.000       ; -0.137     ; 2.296      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[0]  ; clk          ; FTDI_clk    ; 10.000       ; -0.137     ; 2.296      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[1]                                                   ; clk          ; FTDI_clk    ; 10.000       ; -0.137     ; 2.296      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[4]                     ; clk          ; FTDI_clk    ; 10.000       ; -0.143     ; 2.290      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[4]                                                   ; clk          ; FTDI_clk    ; 10.000       ; -0.137     ; 2.296      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[11]                                                  ; clk          ; FTDI_clk    ; 10.000       ; -0.137     ; 2.296      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 2.297      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[12]                                                  ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 2.297      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[13]                                                  ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 2.297      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[8]                                                   ; clk          ; FTDI_clk    ; 10.000       ; -0.143     ; 2.290      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[9]                                                   ; clk          ; FTDI_clk    ; 10.000       ; -0.143     ; 2.290      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[6]                                                   ; clk          ; FTDI_clk    ; 10.000       ; -0.143     ; 2.290      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[7]                                                   ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 2.297      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[13] ; clk          ; FTDI_clk    ; 10.000       ; -0.137     ; 2.296      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[13] ; clk          ; FTDI_clk    ; 10.000       ; -0.137     ; 2.296      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[12] ; clk          ; FTDI_clk    ; 10.000       ; -0.137     ; 2.296      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[12] ; clk          ; FTDI_clk    ; 10.000       ; -0.137     ; 2.296      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[7]  ; clk          ; FTDI_clk    ; 10.000       ; -0.137     ; 2.296      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[7]  ; clk          ; FTDI_clk    ; 10.000       ; -0.137     ; 2.296      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[6]  ; clk          ; FTDI_clk    ; 10.000       ; -0.137     ; 2.296      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[6]  ; clk          ; FTDI_clk    ; 10.000       ; -0.137     ; 2.296      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[8]  ; clk          ; FTDI_clk    ; 10.000       ; -0.143     ; 2.290      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[8]  ; clk          ; FTDI_clk    ; 10.000       ; -0.143     ; 2.290      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[9]  ; clk          ; FTDI_clk    ; 10.000       ; -0.143     ; 2.290      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[9]  ; clk          ; FTDI_clk    ; 10.000       ; -0.143     ; 2.290      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_b[0]                                                   ; clk          ; FTDI_clk    ; 10.000       ; -0.143     ; 2.290      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[0]                                ; clk          ; FTDI_clk    ; 10.000       ; -0.143     ; 2.290      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_b[1]                                                   ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 2.297      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[1]                                ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 2.297      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[2]                                ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 2.297      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[0]                                ; clk          ; FTDI_clk    ; 10.000       ; -0.137     ; 2.296      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[1]                                ; clk          ; FTDI_clk    ; 10.000       ; -0.137     ; 2.296      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[3]                                ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 2.297      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[4]                                ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 2.297      ;
; 7.574 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[5]                                ; clk          ; FTDI_clk    ; 10.000       ; -0.136     ; 2.297      ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk'                                                                                                                                                                                                                 ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.669 ; snes_rst_n_ss ; snes_wr_n_meta0                                                                                                                                        ; clk          ; clk         ; 10.000       ; -0.053     ; 2.285      ;
; 7.669 ; snes_rst_n_ss ; snes_wr_n_meta1                                                                                                                                        ; clk          ; clk         ; 10.000       ; -0.053     ; 2.285      ;
; 7.669 ; snes_rst_n_ss ; snes_wr_n_meta2                                                                                                                                        ; clk          ; clk         ; 10.000       ; -0.053     ; 2.285      ;
; 7.669 ; snes_rst_n_ss ; snes_wr_n_sync                                                                                                                                         ; clk          ; clk         ; 10.000       ; -0.053     ; 2.285      ;
; 7.669 ; snes_rst_n_ss ; data[0]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.052     ; 2.286      ;
; 7.669 ; snes_rst_n_ss ; data[1]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.052     ; 2.286      ;
; 7.669 ; snes_rst_n_ss ; data[2]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.052     ; 2.286      ;
; 7.669 ; snes_rst_n_ss ; data[3]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.052     ; 2.286      ;
; 7.669 ; snes_rst_n_ss ; data[4]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.052     ; 2.286      ;
; 7.669 ; snes_rst_n_ss ; data[5]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.052     ; 2.286      ;
; 7.669 ; snes_rst_n_ss ; data[6]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.052     ; 2.286      ;
; 7.669 ; snes_rst_n_ss ; data[7]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.052     ; 2.286      ;
; 7.670 ; snes_rst_n_ss ; snes_rd_n_meta0                                                                                                                                        ; clk          ; clk         ; 10.000       ; -0.047     ; 2.290      ;
; 7.670 ; snes_rst_n_ss ; snes_rd_n_meta1                                                                                                                                        ; clk          ; clk         ; 10.000       ; -0.047     ; 2.290      ;
; 7.670 ; snes_rst_n_ss ; snes_rd_n_meta2                                                                                                                                        ; clk          ; clk         ; 10.000       ; -0.047     ; 2.290      ;
; 7.670 ; snes_rst_n_ss ; snes_rd_n_sync                                                                                                                                         ; clk          ; clk         ; 10.000       ; -0.047     ; 2.290      ;
; 7.670 ; snes_rst_n_ss ; snes_rd_n_pipe                                                                                                                                         ; clk          ; clk         ; 10.000       ; -0.047     ; 2.290      ;
; 7.670 ; snes_rst_n_ss ; latch_it                                                                                                                                               ; clk          ; clk         ; 10.000       ; -0.047     ; 2.290      ;
; 7.670 ; snes_rst_n_ss ; snes_wr_n_pipe                                                                                                                                         ; clk          ; clk         ; 10.000       ; -0.047     ; 2.290      ;
; 7.670 ; snes_rst_n_ss ; fifo_action                                                                                                                                            ; clk          ; clk         ; 10.000       ; -0.047     ; 2.290      ;
; 7.670 ; snes_rst_n_ss ; oper[0]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.047     ; 2.290      ;
; 7.670 ; snes_rst_n_ss ; addr[0]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.050     ; 2.287      ;
; 7.670 ; snes_rst_n_ss ; oper[1]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.047     ; 2.290      ;
; 7.670 ; snes_rst_n_ss ; addr[1]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.050     ; 2.287      ;
; 7.670 ; snes_rst_n_ss ; oper[2]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.047     ; 2.290      ;
; 7.670 ; snes_rst_n_ss ; addr[2]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.050     ; 2.287      ;
; 7.670 ; snes_rst_n_ss ; oper[3]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.050     ; 2.287      ;
; 7.670 ; snes_rst_n_ss ; addr[3]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.050     ; 2.287      ;
; 7.670 ; snes_rst_n_ss ; seq[0]                                                                                                                                                 ; clk          ; clk         ; 10.000       ; -0.050     ; 2.287      ;
; 7.670 ; snes_rst_n_ss ; addr[4]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.050     ; 2.287      ;
; 7.670 ; snes_rst_n_ss ; seq[1]                                                                                                                                                 ; clk          ; clk         ; 10.000       ; -0.050     ; 2.287      ;
; 7.670 ; snes_rst_n_ss ; addr[5]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.050     ; 2.287      ;
; 7.670 ; snes_rst_n_ss ; seq[2]                                                                                                                                                 ; clk          ; clk         ; 10.000       ; -0.050     ; 2.287      ;
; 7.670 ; snes_rst_n_ss ; addr[6]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.050     ; 2.287      ;
; 7.670 ; snes_rst_n_ss ; seq[3]                                                                                                                                                 ; clk          ; clk         ; 10.000       ; -0.050     ; 2.287      ;
; 7.670 ; snes_rst_n_ss ; addr[7]                                                                                                                                                ; clk          ; clk         ; 10.000       ; -0.050     ; 2.287      ;
; 7.670 ; snes_rst_n_ss ; bad_trigger                                                                                                                                            ; clk          ; clk         ; 10.000       ; -0.047     ; 2.290      ;
; 7.672 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[6]                                           ; clk          ; clk         ; 10.000       ; -0.044     ; 2.291      ;
; 7.672 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[8]  ; clk          ; clk         ; 10.000       ; -0.039     ; 2.296      ;
; 7.672 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[11]                                          ; clk          ; clk         ; 10.000       ; -0.039     ; 2.296      ;
; 7.672 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[10]                                          ; clk          ; clk         ; 10.000       ; -0.039     ; 2.296      ;
; 7.672 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[8]  ; clk          ; clk         ; 10.000       ; -0.039     ; 2.296      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[13]                                                  ; clk          ; clk         ; 10.000       ; -0.038     ; 2.296      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[1]                                                   ; clk          ; clk         ; 10.000       ; -0.040     ; 2.294      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                       ; clk          ; clk         ; 10.000       ; -0.040     ; 2.294      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                          ; clk          ; clk         ; 10.000       ; -0.040     ; 2.294      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0]                 ; clk          ; clk         ; 10.000       ; -0.040     ; 2.294      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; clk          ; clk         ; 10.000       ; -0.040     ; 2.294      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                       ; clk          ; clk         ; 10.000       ; -0.040     ; 2.294      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                      ; clk          ; clk         ; 10.000       ; -0.040     ; 2.294      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                       ; clk          ; clk         ; 10.000       ; -0.040     ; 2.294      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                      ; clk          ; clk         ; 10.000       ; -0.040     ; 2.294      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                      ; clk          ; clk         ; 10.000       ; -0.040     ; 2.294      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                      ; clk          ; clk         ; 10.000       ; -0.040     ; 2.294      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                       ; clk          ; clk         ; 10.000       ; -0.040     ; 2.294      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                       ; clk          ; clk         ; 10.000       ; -0.040     ; 2.294      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                       ; clk          ; clk         ; 10.000       ; -0.040     ; 2.294      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                       ; clk          ; clk         ; 10.000       ; -0.040     ; 2.294      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[2]                 ; clk          ; clk         ; 10.000       ; -0.040     ; 2.294      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[3]                 ; clk          ; clk         ; 10.000       ; -0.040     ; 2.294      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[1]                 ; clk          ; clk         ; 10.000       ; -0.039     ; 2.295      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[2]                                                   ; clk          ; clk         ; 10.000       ; -0.040     ; 2.294      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[3]                                                   ; clk          ; clk         ; 10.000       ; -0.040     ; 2.294      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[4]                                                   ; clk          ; clk         ; 10.000       ; -0.039     ; 2.295      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[5]                                                   ; clk          ; clk         ; 10.000       ; -0.039     ; 2.295      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[0]                                                   ; clk          ; clk         ; 10.000       ; -0.040     ; 2.294      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[10]                                                  ; clk          ; clk         ; 10.000       ; -0.040     ; 2.294      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[11]                                                  ; clk          ; clk         ; 10.000       ; -0.038     ; 2.296      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[12]                                                  ; clk          ; clk         ; 10.000       ; -0.038     ; 2.296      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]                                                   ; clk          ; clk         ; 10.000       ; -0.040     ; 2.294      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]                                                   ; clk          ; clk         ; 10.000       ; -0.040     ; 2.294      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7]                                                   ; clk          ; clk         ; 10.000       ; -0.039     ; 2.295      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6]                                                   ; clk          ; clk         ; 10.000       ; -0.039     ; 2.295      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[13]                                          ; clk          ; clk         ; 10.000       ; -0.039     ; 2.295      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[7]  ; clk          ; clk         ; 10.000       ; -0.038     ; 2.296      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[6]  ; clk          ; clk         ; 10.000       ; -0.038     ; 2.296      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[9]                                           ; clk          ; clk         ; 10.000       ; -0.038     ; 2.296      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[8]                                           ; clk          ; clk         ; 10.000       ; -0.038     ; 2.296      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[9]  ; clk          ; clk         ; 10.000       ; -0.038     ; 2.296      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[12]                                          ; clk          ; clk         ; 10.000       ; -0.038     ; 2.296      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[13] ; clk          ; clk         ; 10.000       ; -0.038     ; 2.296      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[12] ; clk          ; clk         ; 10.000       ; -0.038     ; 2.296      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[10] ; clk          ; clk         ; 10.000       ; -0.038     ; 2.296      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[11] ; clk          ; clk         ; 10.000       ; -0.038     ; 2.296      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[0]  ; clk          ; clk         ; 10.000       ; -0.038     ; 2.296      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[1]  ; clk          ; clk         ; 10.000       ; -0.038     ; 2.296      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[3]  ; clk          ; clk         ; 10.000       ; -0.038     ; 2.296      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[2]  ; clk          ; clk         ; 10.000       ; -0.038     ; 2.296      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[5]  ; clk          ; clk         ; 10.000       ; -0.038     ; 2.296      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[4]  ; clk          ; clk         ; 10.000       ; -0.038     ; 2.296      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[0]                                           ; clk          ; clk         ; 10.000       ; -0.038     ; 2.296      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[5]                                           ; clk          ; clk         ; 10.000       ; -0.039     ; 2.295      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[4]                                           ; clk          ; clk         ; 10.000       ; -0.039     ; 2.295      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[4]  ; clk          ; clk         ; 10.000       ; -0.037     ; 2.297      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[5]  ; clk          ; clk         ; 10.000       ; -0.038     ; 2.296      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[2]  ; clk          ; clk         ; 10.000       ; -0.038     ; 2.296      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[3]  ; clk          ; clk         ; 10.000       ; -0.038     ; 2.296      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[1]  ; clk          ; clk         ; 10.000       ; -0.038     ; 2.296      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[0]  ; clk          ; clk         ; 10.000       ; -0.038     ; 2.296      ;
; 7.673 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[11] ; clk          ; clk         ; 10.000       ; -0.038     ; 2.296      ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'FTDI_clk'                                                                                                                                                                                                             ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.900 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[10] ; clk          ; FTDI_clk    ; 0.000        ; 0.161      ; 2.145      ;
; 1.900 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[10] ; clk          ; FTDI_clk    ; 0.000        ; 0.161      ; 2.145      ;
; 1.900 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[11] ; clk          ; FTDI_clk    ; 0.000        ; 0.161      ; 2.145      ;
; 1.900 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ; clk          ; FTDI_clk    ; 0.000        ; 0.161      ; 2.145      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[1]  ; clk          ; FTDI_clk    ; 0.000        ; -0.036     ; 2.146      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[1]  ; clk          ; FTDI_clk    ; 0.000        ; -0.036     ; 2.146      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[2]  ; clk          ; FTDI_clk    ; 0.000        ; -0.038     ; 2.144      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[2]  ; clk          ; FTDI_clk    ; 0.000        ; -0.038     ; 2.144      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[3]  ; clk          ; FTDI_clk    ; 0.000        ; -0.038     ; 2.144      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[3]  ; clk          ; FTDI_clk    ; 0.000        ; -0.038     ; 2.144      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[6]                     ; clk          ; FTDI_clk    ; 0.000        ; -0.036     ; 2.146      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[9]                     ; clk          ; FTDI_clk    ; 0.000        ; -0.035     ; 2.147      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[10]                    ; clk          ; FTDI_clk    ; 0.000        ; -0.035     ; 2.147      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                    ; clk          ; FTDI_clk    ; 0.000        ; -0.035     ; 2.147      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                    ; clk          ; FTDI_clk    ; 0.000        ; -0.035     ; 2.147      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                    ; clk          ; FTDI_clk    ; 0.000        ; -0.035     ; 2.147      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                   ; clk          ; FTDI_clk    ; 0.000        ; -0.035     ; 2.147      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                   ; clk          ; FTDI_clk    ; 0.000        ; -0.037     ; 2.145      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[4]  ; clk          ; FTDI_clk    ; 0.000        ; -0.036     ; 2.146      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[4]  ; clk          ; FTDI_clk    ; 0.000        ; -0.036     ; 2.146      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[5]                                                   ; clk          ; FTDI_clk    ; 0.000        ; -0.036     ; 2.146      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[5]  ; clk          ; FTDI_clk    ; 0.000        ; -0.036     ; 2.146      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[5]  ; clk          ; FTDI_clk    ; 0.000        ; -0.036     ; 2.146      ;
; 2.098 ; snes_rst_n_ss ; ftdi_state.REG_SENDING                                                                                                                                 ; clk          ; FTDI_clk    ; 0.000        ; -0.042     ; 2.140      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[0]                                                   ; clk          ; FTDI_clk    ; 0.000        ; -0.035     ; 2.147      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[0]  ; clk          ; FTDI_clk    ; 0.000        ; -0.036     ; 2.146      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[0]  ; clk          ; FTDI_clk    ; 0.000        ; -0.036     ; 2.146      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[1]                                                   ; clk          ; FTDI_clk    ; 0.000        ; -0.037     ; 2.145      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[4]                                                   ; clk          ; FTDI_clk    ; 0.000        ; -0.036     ; 2.146      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[11]                                                  ; clk          ; FTDI_clk    ; 0.000        ; -0.037     ; 2.145      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ; clk          ; FTDI_clk    ; 0.000        ; -0.035     ; 2.147      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[12]                                                  ; clk          ; FTDI_clk    ; 0.000        ; -0.035     ; 2.147      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[13]                                                  ; clk          ; FTDI_clk    ; 0.000        ; -0.035     ; 2.147      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[8]                                                   ; clk          ; FTDI_clk    ; 0.000        ; -0.042     ; 2.140      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[9]                                                   ; clk          ; FTDI_clk    ; 0.000        ; -0.042     ; 2.140      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[6]                                                   ; clk          ; FTDI_clk    ; 0.000        ; -0.042     ; 2.140      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[7]                                                   ; clk          ; FTDI_clk    ; 0.000        ; -0.035     ; 2.147      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[13] ; clk          ; FTDI_clk    ; 0.000        ; -0.036     ; 2.146      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[13] ; clk          ; FTDI_clk    ; 0.000        ; -0.036     ; 2.146      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[12] ; clk          ; FTDI_clk    ; 0.000        ; -0.036     ; 2.146      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[12] ; clk          ; FTDI_clk    ; 0.000        ; -0.036     ; 2.146      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[7]  ; clk          ; FTDI_clk    ; 0.000        ; -0.036     ; 2.146      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[7]  ; clk          ; FTDI_clk    ; 0.000        ; -0.036     ; 2.146      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[6]  ; clk          ; FTDI_clk    ; 0.000        ; -0.036     ; 2.146      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[6]  ; clk          ; FTDI_clk    ; 0.000        ; -0.036     ; 2.146      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[8]  ; clk          ; FTDI_clk    ; 0.000        ; -0.042     ; 2.140      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[8]  ; clk          ; FTDI_clk    ; 0.000        ; -0.042     ; 2.140      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[9]  ; clk          ; FTDI_clk    ; 0.000        ; -0.042     ; 2.140      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[9]  ; clk          ; FTDI_clk    ; 0.000        ; -0.042     ; 2.140      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_b[0]                                                   ; clk          ; FTDI_clk    ; 0.000        ; -0.042     ; 2.140      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[0]                                ; clk          ; FTDI_clk    ; 0.000        ; -0.042     ; 2.140      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_b[1]                                                   ; clk          ; FTDI_clk    ; 0.000        ; -0.035     ; 2.147      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[1]                                ; clk          ; FTDI_clk    ; 0.000        ; -0.035     ; 2.147      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[2]                                ; clk          ; FTDI_clk    ; 0.000        ; -0.035     ; 2.147      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[0]                                ; clk          ; FTDI_clk    ; 0.000        ; -0.036     ; 2.146      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[1]                                ; clk          ; FTDI_clk    ; 0.000        ; -0.036     ; 2.146      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[3]                                ; clk          ; FTDI_clk    ; 0.000        ; -0.035     ; 2.147      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[2]                                ; clk          ; FTDI_clk    ; 0.000        ; -0.038     ; 2.144      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[4]                                ; clk          ; FTDI_clk    ; 0.000        ; -0.035     ; 2.147      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[5]                                ; clk          ; FTDI_clk    ; 0.000        ; -0.035     ; 2.147      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[3]                                ; clk          ; FTDI_clk    ; 0.000        ; -0.038     ; 2.144      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[6]                                ; clk          ; FTDI_clk    ; 0.000        ; -0.035     ; 2.147      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[4]                                ; clk          ; FTDI_clk    ; 0.000        ; -0.038     ; 2.144      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[7]                                ; clk          ; FTDI_clk    ; 0.000        ; -0.035     ; 2.147      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[5]                                ; clk          ; FTDI_clk    ; 0.000        ; -0.036     ; 2.146      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|addr_store_b[0]                     ; clk          ; FTDI_clk    ; 0.000        ; -0.035     ; 2.147      ;
; 2.098 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|addr_store_b[1]                     ; clk          ; FTDI_clk    ; 0.000        ; -0.035     ; 2.147      ;
; 2.098 ; snes_rst_n_ss ; FTDI_data[0]~reg0                                                                                                                                      ; clk          ; FTDI_clk    ; 0.000        ; -0.041     ; 2.141      ;
; 2.098 ; snes_rst_n_ss ; FTDI_data[1]~reg0                                                                                                                                      ; clk          ; FTDI_clk    ; 0.000        ; -0.041     ; 2.141      ;
; 2.098 ; snes_rst_n_ss ; FTDI_data[2]~reg0                                                                                                                                      ; clk          ; FTDI_clk    ; 0.000        ; -0.041     ; 2.141      ;
; 2.098 ; snes_rst_n_ss ; FTDI_data[3]~reg0                                                                                                                                      ; clk          ; FTDI_clk    ; 0.000        ; -0.041     ; 2.141      ;
; 2.098 ; snes_rst_n_ss ; FTDI_data[4]~reg0                                                                                                                                      ; clk          ; FTDI_clk    ; 0.000        ; -0.041     ; 2.141      ;
; 2.098 ; snes_rst_n_ss ; FTDI_data[5]~reg0                                                                                                                                      ; clk          ; FTDI_clk    ; 0.000        ; -0.041     ; 2.141      ;
; 2.098 ; snes_rst_n_ss ; FTDI_data[6]~reg0                                                                                                                                      ; clk          ; FTDI_clk    ; 0.000        ; -0.041     ; 2.141      ;
; 2.098 ; snes_rst_n_ss ; FTDI_data[7]~reg0                                                                                                                                      ; clk          ; FTDI_clk    ; 0.000        ; -0.041     ; 2.141      ;
; 2.099 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; clk          ; FTDI_clk    ; 0.000        ; -0.043     ; 2.140      ;
; 2.099 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; clk          ; FTDI_clk    ; 0.000        ; -0.043     ; 2.140      ;
; 2.099 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[3]                     ; clk          ; FTDI_clk    ; 0.000        ; -0.043     ; 2.140      ;
; 2.099 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[1]                     ; clk          ; FTDI_clk    ; 0.000        ; -0.043     ; 2.140      ;
; 2.099 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[5]                     ; clk          ; FTDI_clk    ; 0.000        ; -0.043     ; 2.140      ;
; 2.099 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ; clk          ; FTDI_clk    ; 0.000        ; -0.043     ; 2.140      ;
; 2.099 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ; clk          ; FTDI_clk    ; 0.000        ; -0.043     ; 2.140      ;
; 2.099 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a2                    ; clk          ; FTDI_clk    ; 0.000        ; -0.043     ; 2.140      ;
; 2.099 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a3                    ; clk          ; FTDI_clk    ; 0.000        ; -0.043     ; 2.140      ;
; 2.099 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a0                    ; clk          ; FTDI_clk    ; 0.000        ; -0.043     ; 2.140      ;
; 2.099 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a1                    ; clk          ; FTDI_clk    ; 0.000        ; -0.043     ; 2.140      ;
; 2.099 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|parity5                          ; clk          ; FTDI_clk    ; 0.000        ; -0.043     ; 2.140      ;
; 2.099 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[2]                     ; clk          ; FTDI_clk    ; 0.000        ; -0.043     ; 2.140      ;
; 2.099 ; snes_rst_n_ss ; ftdi_state.REG_LOADED                                                                                                                                  ; clk          ; FTDI_clk    ; 0.000        ; -0.035     ; 2.148      ;
; 2.099 ; snes_rst_n_ss ; ftdi_state.REG_LOAD                                                                                                                                    ; clk          ; FTDI_clk    ; 0.000        ; -0.035     ; 2.148      ;
; 2.099 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                     ; clk          ; FTDI_clk    ; 0.000        ; -0.043     ; 2.140      ;
; 2.099 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[4]                     ; clk          ; FTDI_clk    ; 0.000        ; -0.043     ; 2.140      ;
; 2.099 ; snes_rst_n_ss ; usb_xfer_count[0]                                                                                                                                      ; clk          ; FTDI_clk    ; 0.000        ; -0.035     ; 2.148      ;
; 2.099 ; snes_rst_n_ss ; usb_xfer_count[1]                                                                                                                                      ; clk          ; FTDI_clk    ; 0.000        ; -0.035     ; 2.148      ;
; 2.121 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a24~portb_address_reg0   ; clk          ; FTDI_clk    ; 0.000        ; 0.107      ; 2.332      ;
; 2.121 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a1~portb_address_reg0    ; clk          ; FTDI_clk    ; 0.000        ; 0.108      ; 2.333      ;
; 2.121 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a25~portb_address_reg0   ; clk          ; FTDI_clk    ; 0.000        ; 0.112      ; 2.337      ;
; 2.121 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~portb_address_reg0   ; clk          ; FTDI_clk    ; 0.000        ; 0.108      ; 2.333      ;
; 2.121 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~portb_address_reg0   ; clk          ; FTDI_clk    ; 0.000        ; 0.114      ; 2.339      ;
; 2.121 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~portb_address_reg0   ; clk          ; FTDI_clk    ; 0.000        ; 0.107      ; 2.332      ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk'                                                                                                                                                                                                                  ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.010 ; snes_rst_n_ss ; data[0]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.041      ; 2.135      ;
; 2.010 ; snes_rst_n_ss ; data[1]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.041      ; 2.135      ;
; 2.010 ; snes_rst_n_ss ; data[2]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.041      ; 2.135      ;
; 2.010 ; snes_rst_n_ss ; data[3]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.041      ; 2.135      ;
; 2.010 ; snes_rst_n_ss ; data[4]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.041      ; 2.135      ;
; 2.010 ; snes_rst_n_ss ; data[5]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.041      ; 2.135      ;
; 2.010 ; snes_rst_n_ss ; data[6]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.041      ; 2.135      ;
; 2.010 ; snes_rst_n_ss ; data[7]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.041      ; 2.135      ;
; 2.011 ; snes_rst_n_ss ; snes_rd_n_meta0                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.045      ; 2.140      ;
; 2.011 ; snes_rst_n_ss ; snes_rd_n_meta1                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.045      ; 2.140      ;
; 2.011 ; snes_rst_n_ss ; snes_rd_n_meta2                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.045      ; 2.140      ;
; 2.011 ; snes_rst_n_ss ; snes_rd_n_sync                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.045      ; 2.140      ;
; 2.011 ; snes_rst_n_ss ; snes_rd_n_pipe                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.045      ; 2.140      ;
; 2.011 ; snes_rst_n_ss ; snes_wr_n_meta0                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.040      ; 2.135      ;
; 2.011 ; snes_rst_n_ss ; snes_wr_n_meta1                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.040      ; 2.135      ;
; 2.011 ; snes_rst_n_ss ; snes_wr_n_meta2                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.040      ; 2.135      ;
; 2.011 ; snes_rst_n_ss ; snes_wr_n_sync                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.040      ; 2.135      ;
; 2.011 ; snes_rst_n_ss ; latch_it                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.045      ; 2.140      ;
; 2.011 ; snes_rst_n_ss ; snes_wr_n_pipe                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.045      ; 2.140      ;
; 2.011 ; snes_rst_n_ss ; fifo_action                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.045      ; 2.140      ;
; 2.011 ; snes_rst_n_ss ; oper[0]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.045      ; 2.140      ;
; 2.011 ; snes_rst_n_ss ; addr[0]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 2.137      ;
; 2.011 ; snes_rst_n_ss ; oper[1]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.045      ; 2.140      ;
; 2.011 ; snes_rst_n_ss ; addr[1]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 2.137      ;
; 2.011 ; snes_rst_n_ss ; oper[2]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.045      ; 2.140      ;
; 2.011 ; snes_rst_n_ss ; addr[2]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 2.137      ;
; 2.011 ; snes_rst_n_ss ; oper[3]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 2.137      ;
; 2.011 ; snes_rst_n_ss ; addr[3]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 2.137      ;
; 2.011 ; snes_rst_n_ss ; seq[0]                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 2.137      ;
; 2.011 ; snes_rst_n_ss ; addr[4]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 2.137      ;
; 2.011 ; snes_rst_n_ss ; seq[1]                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 2.137      ;
; 2.011 ; snes_rst_n_ss ; addr[5]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 2.137      ;
; 2.011 ; snes_rst_n_ss ; seq[2]                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 2.137      ;
; 2.011 ; snes_rst_n_ss ; addr[6]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 2.137      ;
; 2.011 ; snes_rst_n_ss ; seq[3]                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 2.137      ;
; 2.011 ; snes_rst_n_ss ; addr[7]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 2.137      ;
; 2.011 ; snes_rst_n_ss ; bad_trigger                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.045      ; 2.140      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[1]                                                   ; clk          ; clk         ; 0.000        ; 0.033      ; 2.144      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                       ; clk          ; clk         ; 0.000        ; 0.033      ; 2.144      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                          ; clk          ; clk         ; 0.000        ; 0.033      ; 2.144      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0]                 ; clk          ; clk         ; 0.000        ; 0.033      ; 2.144      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; clk          ; clk         ; 0.000        ; 0.033      ; 2.144      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                       ; clk          ; clk         ; 0.000        ; 0.033      ; 2.144      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                       ; clk          ; clk         ; 0.000        ; 0.033      ; 2.144      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                      ; clk          ; clk         ; 0.000        ; 0.033      ; 2.144      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                       ; clk          ; clk         ; 0.000        ; 0.033      ; 2.144      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                      ; clk          ; clk         ; 0.000        ; 0.033      ; 2.144      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                      ; clk          ; clk         ; 0.000        ; 0.033      ; 2.144      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                      ; clk          ; clk         ; 0.000        ; 0.033      ; 2.144      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                       ; clk          ; clk         ; 0.000        ; 0.033      ; 2.144      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                       ; clk          ; clk         ; 0.000        ; 0.033      ; 2.144      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                       ; clk          ; clk         ; 0.000        ; 0.033      ; 2.144      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                       ; clk          ; clk         ; 0.000        ; 0.033      ; 2.144      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                       ; clk          ; clk         ; 0.000        ; 0.033      ; 2.144      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[2]                 ; clk          ; clk         ; 0.000        ; 0.033      ; 2.144      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[3]                 ; clk          ; clk         ; 0.000        ; 0.033      ; 2.144      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[1]                 ; clk          ; clk         ; 0.000        ; 0.034      ; 2.145      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[2]                                                   ; clk          ; clk         ; 0.000        ; 0.033      ; 2.144      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[3]                                                   ; clk          ; clk         ; 0.000        ; 0.033      ; 2.144      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[4]                                                   ; clk          ; clk         ; 0.000        ; 0.034      ; 2.145      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[5]                                                   ; clk          ; clk         ; 0.000        ; 0.034      ; 2.145      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[0]                                                   ; clk          ; clk         ; 0.000        ; 0.033      ; 2.144      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[10]                                                  ; clk          ; clk         ; 0.000        ; 0.033      ; 2.144      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]                                                   ; clk          ; clk         ; 0.000        ; 0.033      ; 2.144      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]                                                   ; clk          ; clk         ; 0.000        ; 0.033      ; 2.144      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7]                                                   ; clk          ; clk         ; 0.000        ; 0.034      ; 2.145      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6]                                                   ; clk          ; clk         ; 0.000        ; 0.034      ; 2.145      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[13]                                          ; clk          ; clk         ; 0.000        ; 0.034      ; 2.145      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[7]                                           ; clk          ; clk         ; 0.000        ; 0.033      ; 2.144      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[6]  ; clk          ; clk         ; 0.000        ; 0.035      ; 2.146      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[9]                                           ; clk          ; clk         ; 0.000        ; 0.034      ; 2.145      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[8]                                           ; clk          ; clk         ; 0.000        ; 0.034      ; 2.145      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[8]  ; clk          ; clk         ; 0.000        ; 0.034      ; 2.145      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[12] ; clk          ; clk         ; 0.000        ; 0.034      ; 2.145      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[11]                                          ; clk          ; clk         ; 0.000        ; 0.034      ; 2.145      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[10]                                          ; clk          ; clk         ; 0.000        ; 0.034      ; 2.145      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[11] ; clk          ; clk         ; 0.000        ; 0.034      ; 2.145      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[0]                                           ; clk          ; clk         ; 0.000        ; 0.035      ; 2.146      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[5]                                           ; clk          ; clk         ; 0.000        ; 0.034      ; 2.145      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[4]                                           ; clk          ; clk         ; 0.000        ; 0.034      ; 2.145      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[3]                                           ; clk          ; clk         ; 0.000        ; 0.033      ; 2.144      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[2]                                           ; clk          ; clk         ; 0.000        ; 0.033      ; 2.144      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[1]                                           ; clk          ; clk         ; 0.000        ; 0.033      ; 2.144      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[5]  ; clk          ; clk         ; 0.000        ; 0.035      ; 2.146      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[2]  ; clk          ; clk         ; 0.000        ; 0.034      ; 2.145      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[3]  ; clk          ; clk         ; 0.000        ; 0.034      ; 2.145      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[1]  ; clk          ; clk         ; 0.000        ; 0.034      ; 2.145      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[0]  ; clk          ; clk         ; 0.000        ; 0.035      ; 2.146      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[11] ; clk          ; clk         ; 0.000        ; 0.034      ; 2.145      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[10] ; clk          ; clk         ; 0.000        ; 0.034      ; 2.145      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[12] ; clk          ; clk         ; 0.000        ; 0.034      ; 2.145      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[13] ; clk          ; clk         ; 0.000        ; 0.034      ; 2.145      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[8]  ; clk          ; clk         ; 0.000        ; 0.034      ; 2.145      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[9]  ; clk          ; clk         ; 0.000        ; 0.034      ; 2.145      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[6]  ; clk          ; clk         ; 0.000        ; 0.035      ; 2.146      ;
; 2.027 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[7]  ; clk          ; clk         ; 0.000        ; 0.034      ; 2.145      ;
; 2.028 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[13]                                                  ; clk          ; clk         ; 0.000        ; 0.034      ; 2.146      ;
; 2.028 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[11]                                                  ; clk          ; clk         ; 0.000        ; 0.034      ; 2.146      ;
; 2.028 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[12]                                                  ; clk          ; clk         ; 0.000        ; 0.034      ; 2.146      ;
; 2.028 ; snes_rst_n_ss ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[6]                                           ; clk          ; clk         ; 0.000        ; 0.029      ; 2.141      ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'FTDI_clk'                                                                                                                                                                                     ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.211 ; 4.441        ; 0.230          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~portb_address_reg0   ;
; 4.212 ; 4.442        ; 0.230          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a12~portb_address_reg0   ;
; 4.212 ; 4.442        ; 0.230          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a13~portb_address_reg0   ;
; 4.212 ; 4.442        ; 0.230          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a14~portb_address_reg0   ;
; 4.212 ; 4.442        ; 0.230          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~portb_address_reg0   ;
; 4.212 ; 4.442        ; 0.230          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a23~portb_address_reg0   ;
; 4.212 ; 4.442        ; 0.230          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~portb_address_reg0   ;
; 4.212 ; 4.442        ; 0.230          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~portb_address_reg0    ;
; 4.212 ; 4.442        ; 0.230          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a4~portb_address_reg0    ;
; 4.212 ; 4.442        ; 0.230          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a7~portb_address_reg0    ;
; 4.212 ; 4.442        ; 0.230          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a8~portb_address_reg0    ;
; 4.213 ; 4.443        ; 0.230          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 4.213 ; 4.443        ; 0.230          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a10~portb_address_reg0   ;
; 4.213 ; 4.443        ; 0.230          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a16~portb_address_reg0   ;
; 4.213 ; 4.443        ; 0.230          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a17~portb_address_reg0   ;
; 4.213 ; 4.443        ; 0.230          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~portb_address_reg0   ;
; 4.213 ; 4.443        ; 0.230          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~portb_address_reg0   ;
; 4.213 ; 4.443        ; 0.230          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a1~portb_address_reg0    ;
; 4.213 ; 4.443        ; 0.230          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~portb_address_reg0   ;
; 4.213 ; 4.443        ; 0.230          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a22~portb_address_reg0   ;
; 4.213 ; 4.443        ; 0.230          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a24~portb_address_reg0   ;
; 4.213 ; 4.443        ; 0.230          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a25~portb_address_reg0   ;
; 4.213 ; 4.443        ; 0.230          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~portb_address_reg0   ;
; 4.213 ; 4.443        ; 0.230          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a29~portb_address_reg0   ;
; 4.213 ; 4.443        ; 0.230          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a30~portb_address_reg0   ;
; 4.213 ; 4.443        ; 0.230          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a31~portb_address_reg0   ;
; 4.213 ; 4.443        ; 0.230          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a3~portb_address_reg0    ;
; 4.213 ; 4.443        ; 0.230          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~portb_address_reg0    ;
; 4.213 ; 4.443        ; 0.230          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a6~portb_address_reg0    ;
; 4.213 ; 4.443        ; 0.230          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a9~portb_address_reg0    ;
; 4.214 ; 4.444        ; 0.230          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a11~portb_address_reg0   ;
; 4.214 ; 4.444        ; 0.230          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~portb_address_reg0   ;
; 4.250 ; 4.434        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[10] ;
; 4.250 ; 4.434        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[11] ;
; 4.250 ; 4.434        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[10] ;
; 4.250 ; 4.434        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ;
; 4.273 ; 4.457        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                     ;
; 4.273 ; 4.457        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[1]                     ;
; 4.273 ; 4.457        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[2]                     ;
; 4.273 ; 4.457        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[3]                     ;
; 4.273 ; 4.457        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[4]                     ;
; 4.273 ; 4.457        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[5]                     ;
; 4.273 ; 4.457        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                     ;
; 4.273 ; 4.457        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                     ;
; 4.273 ; 4.457        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|parity5                          ;
; 4.273 ; 4.457        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a0                    ;
; 4.273 ; 4.457        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a1                    ;
; 4.273 ; 4.457        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a2                    ;
; 4.273 ; 4.457        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a3                    ;
; 4.273 ; 4.457        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[2]  ;
; 4.273 ; 4.457        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[3]  ;
; 4.273 ; 4.457        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[2]  ;
; 4.273 ; 4.457        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[3]  ;
; 4.273 ; 4.457        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ;
; 4.273 ; 4.457        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ;
; 4.273 ; 4.457        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[2]                                ;
; 4.273 ; 4.457        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[3]                                ;
; 4.273 ; 4.457        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[4]                                ;
; 4.273 ; 4.457        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; ftdi_state.REG_LOAD                                                                                                                                    ;
; 4.273 ; 4.457        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; ftdi_state.REG_LOADED                                                                                                                                  ;
; 4.273 ; 4.457        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; usb_xfer_count[0]                                                                                                                                      ;
; 4.273 ; 4.457        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; usb_xfer_count[1]                                                                                                                                      ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; FTDI_data[0]~reg0                                                                                                                                      ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; FTDI_data[1]~reg0                                                                                                                                      ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; FTDI_data[2]~reg0                                                                                                                                      ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; FTDI_data[3]~reg0                                                                                                                                      ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; FTDI_data[4]~reg0                                                                                                                                      ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; FTDI_data[5]~reg0                                                                                                                                      ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; FTDI_data[6]~reg0                                                                                                                                      ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; FTDI_data[7]~reg0                                                                                                                                      ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[10]                    ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                    ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                    ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                    ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[6]                     ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[9]                     ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[0]  ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[12] ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[13] ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[1]  ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[4]  ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[5]  ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[6]  ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[7]  ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[8]  ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[9]  ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[0]  ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[12] ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[13] ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[1]  ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[4]  ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[5]  ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[6]  ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[7]  ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[8]  ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[9]  ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|addr_store_b[0]                     ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|addr_store_b[1]                     ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|address_reg_b[0]                    ;
; 4.274 ; 4.458        ; 0.184          ; Low Pulse Width ; FTDI_clk ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|address_reg_b[1]                    ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                     ;
+-------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                               ;
+-------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.380 ; 4.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a10~porta_address_reg0 ;
; 4.380 ; 4.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a10~porta_we_reg       ;
; 4.380 ; 4.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~porta_address_reg0 ;
; 4.380 ; 4.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~porta_we_reg       ;
; 4.380 ; 4.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~porta_address_reg0 ;
; 4.380 ; 4.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~porta_we_reg       ;
; 4.380 ; 4.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a7~porta_address_reg0  ;
; 4.380 ; 4.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a7~porta_we_reg        ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a12~porta_address_reg0 ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a12~porta_we_reg       ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a13~porta_address_reg0 ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a13~porta_we_reg       ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a14~porta_address_reg0 ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a14~porta_we_reg       ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a17~porta_address_reg0 ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a17~porta_we_reg       ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~porta_address_reg0 ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~porta_we_reg       ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~porta_address_reg0 ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~porta_we_reg       ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a1~porta_address_reg0  ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a1~porta_we_reg        ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~porta_address_reg0 ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~porta_we_reg       ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a22~porta_address_reg0 ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a22~porta_we_reg       ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a23~porta_address_reg0 ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a23~porta_we_reg       ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a24~porta_address_reg0 ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a24~porta_we_reg       ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a25~porta_address_reg0 ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a25~porta_we_reg       ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_address_reg0 ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_we_reg       ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_address_reg0 ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_we_reg       ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a29~porta_address_reg0 ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a29~porta_we_reg       ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~porta_address_reg0  ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~porta_we_reg        ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a30~porta_address_reg0 ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a30~porta_we_reg       ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a31~porta_address_reg0 ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a31~porta_we_reg       ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a4~porta_address_reg0  ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a4~porta_we_reg        ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a6~porta_address_reg0  ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a6~porta_we_reg        ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a8~porta_address_reg0  ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a8~porta_we_reg        ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a9~porta_address_reg0  ;
; 4.381 ; 4.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a9~porta_we_reg        ;
; 4.382 ; 4.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a0~porta_address_reg0  ;
; 4.382 ; 4.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a0~porta_we_reg        ;
; 4.382 ; 4.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a10~porta_datain_reg0  ;
; 4.382 ; 4.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a11~porta_address_reg0 ;
; 4.382 ; 4.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a11~porta_we_reg       ;
; 4.382 ; 4.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~porta_datain_reg0  ;
; 4.382 ; 4.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a16~porta_address_reg0 ;
; 4.382 ; 4.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a16~porta_we_reg       ;
; 4.382 ; 4.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20~porta_datain_reg0  ;
; 4.382 ; 4.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_address_reg0 ;
; 4.382 ; 4.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_we_reg       ;
; 4.382 ; 4.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a3~porta_address_reg0  ;
; 4.382 ; 4.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a3~porta_we_reg        ;
; 4.382 ; 4.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~porta_address_reg0  ;
; 4.382 ; 4.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~porta_we_reg        ;
; 4.382 ; 4.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a7~porta_datain_reg0   ;
; 4.383 ; 4.613        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a12~porta_datain_reg0  ;
; 4.383 ; 4.613        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a13~porta_datain_reg0  ;
; 4.383 ; 4.613        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a14~porta_datain_reg0  ;
; 4.383 ; 4.613        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a17~porta_datain_reg0  ;
; 4.383 ; 4.613        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18~porta_datain_reg0  ;
; 4.383 ; 4.613        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19~porta_datain_reg0  ;
; 4.383 ; 4.613        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a1~porta_datain_reg0   ;
; 4.383 ; 4.613        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21~porta_datain_reg0  ;
; 4.383 ; 4.613        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a22~porta_datain_reg0  ;
; 4.383 ; 4.613        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a23~porta_datain_reg0  ;
; 4.383 ; 4.613        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a24~porta_datain_reg0  ;
; 4.383 ; 4.613        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a25~porta_datain_reg0  ;
; 4.383 ; 4.613        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26~porta_datain_reg0  ;
; 4.383 ; 4.613        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28~porta_datain_reg0  ;
; 4.383 ; 4.613        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a29~porta_datain_reg0  ;
; 4.383 ; 4.613        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2~porta_datain_reg0   ;
; 4.383 ; 4.613        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a30~porta_datain_reg0  ;
; 4.383 ; 4.613        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a31~porta_datain_reg0  ;
; 4.383 ; 4.613        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a4~porta_datain_reg0   ;
; 4.383 ; 4.613        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a6~porta_datain_reg0   ;
; 4.383 ; 4.613        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a8~porta_datain_reg0   ;
; 4.383 ; 4.613        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a9~porta_datain_reg0   ;
; 4.384 ; 4.614        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a0~porta_datain_reg0   ;
; 4.384 ; 4.614        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a11~porta_datain_reg0  ;
; 4.384 ; 4.614        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a16~porta_datain_reg0  ;
; 4.384 ; 4.614        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27~porta_datain_reg0  ;
; 4.384 ; 4.614        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a3~porta_datain_reg0   ;
; 4.384 ; 4.614        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5~porta_datain_reg0   ;
; 4.445 ; 4.629        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; addr[0]                                                                                                                                              ;
; 4.445 ; 4.629        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; addr[1]                                                                                                                                              ;
; 4.445 ; 4.629        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; addr[2]                                                                                                                                              ;
; 4.445 ; 4.629        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; addr[3]                                                                                                                                              ;
+-------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+-----------------+------------+--------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+-------+------------+-----------------+
; FTDI_tx_empty_n ; FTDI_clk   ; 3.229  ; 3.920 ; Rise       ; FTDI_clk        ;
; rst_n           ; FTDI_clk   ; 1.232  ; 1.413 ; Rise       ; FTDI_clk        ;
; rst_n           ; clk        ; 0.387  ; 0.617 ; Rise       ; clk             ;
; snes_rd_n       ; clk        ; 0.822  ; 1.599 ; Rise       ; clk             ;
; snes_rst_n      ; clk        ; -0.220 ; 0.253 ; Rise       ; clk             ;
; snes_wr_n       ; clk        ; 0.751  ; 1.514 ; Rise       ; clk             ;
+-----------------+------------+--------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; FTDI_tx_empty_n ; FTDI_clk   ; -1.187 ; -2.014 ; Rise       ; FTDI_clk        ;
; rst_n           ; FTDI_clk   ; -1.005 ; -1.193 ; Rise       ; FTDI_clk        ;
; rst_n           ; clk        ; -0.124 ; -0.381 ; Rise       ; clk             ;
; snes_rd_n       ; clk        ; -0.612 ; -1.373 ; Rise       ; clk             ;
; snes_rst_n      ; clk        ; 0.381  ; -0.096 ; Rise       ; clk             ;
; snes_wr_n       ; clk        ; -0.543 ; -1.291 ; Rise       ; clk             ;
+-----------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; FTDI_data[*]  ; FTDI_clk   ; 4.322 ; 4.465 ; Rise       ; FTDI_clk        ;
;  FTDI_data[0] ; FTDI_clk   ; 4.322 ; 4.465 ; Rise       ; FTDI_clk        ;
;  FTDI_data[1] ; FTDI_clk   ; 4.089 ; 4.178 ; Rise       ; FTDI_clk        ;
;  FTDI_data[2] ; FTDI_clk   ; 4.218 ; 4.353 ; Rise       ; FTDI_clk        ;
;  FTDI_data[3] ; FTDI_clk   ; 4.113 ; 4.229 ; Rise       ; FTDI_clk        ;
;  FTDI_data[4] ; FTDI_clk   ; 3.965 ; 4.097 ; Rise       ; FTDI_clk        ;
;  FTDI_data[5] ; FTDI_clk   ; 3.820 ; 3.894 ; Rise       ; FTDI_clk        ;
;  FTDI_data[6] ; FTDI_clk   ; 4.156 ; 4.292 ; Rise       ; FTDI_clk        ;
;  FTDI_data[7] ; FTDI_clk   ; 3.909 ; 4.023 ; Rise       ; FTDI_clk        ;
; FTDI_wr_n     ; FTDI_clk   ; 4.758 ; 4.760 ; Rise       ; FTDI_clk        ;
; leds[*]       ; FTDI_clk   ; 7.259 ; 7.781 ; Rise       ; FTDI_clk        ;
;  leds[0]      ; FTDI_clk   ; 3.844 ; 3.986 ; Rise       ; FTDI_clk        ;
;  leds[1]      ; FTDI_clk   ; 5.093 ; 5.201 ; Rise       ; FTDI_clk        ;
;  leds[2]      ; FTDI_clk   ; 5.343 ; 5.474 ; Rise       ; FTDI_clk        ;
;  leds[3]      ; FTDI_clk   ; 5.356 ; 5.518 ; Rise       ; FTDI_clk        ;
;  leds[4]      ; FTDI_clk   ; 5.328 ; 5.536 ; Rise       ; FTDI_clk        ;
;  leds[5]      ; FTDI_clk   ; 7.259 ; 7.781 ; Rise       ; FTDI_clk        ;
;  leds[6]      ; FTDI_clk   ; 5.415 ; 5.572 ; Rise       ; FTDI_clk        ;
;  leds[7]      ; FTDI_clk   ; 7.148 ; 7.623 ; Rise       ; FTDI_clk        ;
; unk           ; FTDI_clk   ; 4.259 ; 4.430 ; Rise       ; FTDI_clk        ;
; unk           ; clk        ; 4.104 ; 4.247 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; FTDI_data[*]  ; FTDI_clk   ; 3.687 ; 3.756 ; Rise       ; FTDI_clk        ;
;  FTDI_data[0] ; FTDI_clk   ; 4.173 ; 4.308 ; Rise       ; FTDI_clk        ;
;  FTDI_data[1] ; FTDI_clk   ; 3.949 ; 4.032 ; Rise       ; FTDI_clk        ;
;  FTDI_data[2] ; FTDI_clk   ; 4.069 ; 4.196 ; Rise       ; FTDI_clk        ;
;  FTDI_data[3] ; FTDI_clk   ; 3.969 ; 4.078 ; Rise       ; FTDI_clk        ;
;  FTDI_data[4] ; FTDI_clk   ; 3.826 ; 3.951 ; Rise       ; FTDI_clk        ;
;  FTDI_data[5] ; FTDI_clk   ; 3.687 ; 3.756 ; Rise       ; FTDI_clk        ;
;  FTDI_data[6] ; FTDI_clk   ; 4.010 ; 4.138 ; Rise       ; FTDI_clk        ;
;  FTDI_data[7] ; FTDI_clk   ; 3.773 ; 3.880 ; Rise       ; FTDI_clk        ;
; FTDI_wr_n     ; FTDI_clk   ; 4.588 ; 4.588 ; Rise       ; FTDI_clk        ;
; leds[*]       ; FTDI_clk   ; 3.711 ; 3.847 ; Rise       ; FTDI_clk        ;
;  leds[0]      ; FTDI_clk   ; 3.711 ; 3.847 ; Rise       ; FTDI_clk        ;
;  leds[1]      ; FTDI_clk   ; 4.281 ; 4.430 ; Rise       ; FTDI_clk        ;
;  leds[2]      ; FTDI_clk   ; 4.293 ; 4.433 ; Rise       ; FTDI_clk        ;
;  leds[3]      ; FTDI_clk   ; 4.257 ; 4.400 ; Rise       ; FTDI_clk        ;
;  leds[4]      ; FTDI_clk   ; 4.149 ; 4.366 ; Rise       ; FTDI_clk        ;
;  leds[5]      ; FTDI_clk   ; 6.160 ; 6.664 ; Rise       ; FTDI_clk        ;
;  leds[6]      ; FTDI_clk   ; 4.163 ; 4.329 ; Rise       ; FTDI_clk        ;
;  leds[7]      ; FTDI_clk   ; 5.818 ; 6.269 ; Rise       ; FTDI_clk        ;
; unk           ; FTDI_clk   ; 4.036 ; 4.189 ; Rise       ; FTDI_clk        ;
; unk           ; clk        ; 3.960 ; 4.089 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------+
; Propagation Delay                                       ;
+-----------------+-------------+-------+----+----+-------+
; Input Port      ; Output Port ; RR    ; RF ; FR ; FF    ;
+-----------------+-------------+-------+----+----+-------+
; FTDI_tx_empty_n ; FTDI_wr_n   ; 5.321 ;    ;    ; 6.270 ;
+-----------------+-------------+-------+----+----+-------+


+---------------------------------------------------------+
; Minimum Propagation Delay                               ;
+-----------------+-------------+-------+----+----+-------+
; Input Port      ; Output Port ; RR    ; RF ; FR ; FF    ;
+-----------------+-------------+-------+----+----+-------+
; FTDI_tx_empty_n ; FTDI_wr_n   ; 5.130 ;    ;    ; 6.064 ;
+-----------------+-------------+-------+----+----+-------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 28
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 16.839 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                   ; Synchronization Node                                                                                                                                   ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[8]          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[8]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[0]          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[0]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[7]          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[7]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[9]          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[9]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[6]          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[6]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[13]         ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[13] ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[11] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[11] ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]         ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[10] ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[12]         ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[12] ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[11]         ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[11] ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[3]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[10] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[10] ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[5]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[5]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[2]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[9]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[9]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[1]          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[1]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[7]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[7]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[3]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[3]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[8]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[8]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[5]          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[5]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[2]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[2]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[6]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[6]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[4]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[4]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[4]          ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[4]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[0]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[0]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[1]  ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[1]  ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[13] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[13] ; Greater than 1 Billion ; Yes                     ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[12] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[12] ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 16.839                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[8] ;                        ;              ;                  ; 9.598        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[8] ;                        ;              ;                  ; 7.241        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 16.880                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[0] ;                        ;              ;                  ; 9.339        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[0] ;                        ;              ;                  ; 7.541        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 16.888                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[7] ;                        ;              ;                  ; 9.435        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[7] ;                        ;              ;                  ; 7.453        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 16.892                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[9] ;                        ;              ;                  ; 9.436        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[9] ;                        ;              ;                  ; 7.456        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 16.956                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[6] ;                        ;              ;                  ; 9.597        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[6] ;                        ;              ;                  ; 7.359        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[13]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[13] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                            ; 16.987                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                   ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                    ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                     ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[13]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                               ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[13] ;                        ;              ;                  ; 9.450        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[13] ;                        ;              ;                  ; 7.537        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                            ; 16.990                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                    ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                   ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                     ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[11]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                               ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[11] ;                        ;              ;                  ; 9.588        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11] ;                        ;              ;                  ; 7.402        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                            ; 17.036                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                   ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                    ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                     ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                               ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[10] ;                        ;              ;                  ; 9.428        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[10] ;                        ;              ;                  ; 7.608        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[12]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[12] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                            ; 17.037                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                   ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                    ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                     ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[12]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                               ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[12] ;                        ;              ;                  ; 9.597        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[12] ;                        ;              ;                  ; 7.440        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[11]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                            ; 17.039                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                   ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                    ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                     ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[11]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                               ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[11] ;                        ;              ;                  ; 9.526        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[11] ;                        ;              ;                  ; 7.513        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 17.133                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[3] ;                        ;              ;                  ; 9.435        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[3] ;                        ;              ;                  ; 7.698        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                            ; 17.143                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                    ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                   ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                     ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                               ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[10] ;                        ;              ;                  ; 9.590        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[10] ;                        ;              ;                  ; 7.553        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 17.184                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 9.501        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 7.683        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 17.201                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[2] ;                        ;              ;                  ; 9.516        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[2] ;                        ;              ;                  ; 7.685        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 17.294                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 9.594        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 7.700        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 17.320                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[1] ;                        ;              ;                  ; 9.450        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[1] ;                        ;              ;                  ; 7.870        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 17.332                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 9.529        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 7.803        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 17.340                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 9.599        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 7.741        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 17.372                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 9.598        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 7.774        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 17.382                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[5] ;                        ;              ;                  ; 9.438        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[5] ;                        ;              ;                  ; 7.944        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 17.419                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 9.596        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 7.823        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 17.430                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 9.532        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 7.898        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 17.443                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 9.597        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 7.846        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 17.450                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[4] ;                        ;              ;                  ; 9.519        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[4] ;                        ;              ;                  ; 7.931        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 17.526                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 9.598        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 7.928        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                           ; 17.538                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                  ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                    ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                              ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 9.530        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 8.008        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[13]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[13] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                            ; 17.560                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                    ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                   ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                     ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[13]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                               ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[13] ;                        ;              ;                  ; 9.528        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[13] ;                        ;              ;                  ; 8.032        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[12]                                          ;
; Synchronization Node    ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[12] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                            ; 17.564                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                    ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                   ;                        ;              ;                  ;              ;
;  FTDI_clk                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                     ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[12]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                               ;                        ;              ;                  ;              ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[12] ;                        ;              ;                  ; 9.533        ;
;  crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[12] ;                        ;              ;                  ; 8.031        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 3.082 ; 0.150 ; 4.638    ; 1.900   ; 4.211               ;
;  FTDI_clk        ; 3.096 ; 0.185 ; 4.638    ; 1.900   ; 4.211               ;
;  clk             ; 3.082 ; 0.150 ; 4.904    ; 2.010   ; 4.380               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  FTDI_clk        ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk             ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+-----------------+------------+--------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+-------+------------+-----------------+
; FTDI_tx_empty_n ; FTDI_clk   ; 7.108  ; 7.548 ; Rise       ; FTDI_clk        ;
; rst_n           ; FTDI_clk   ; 2.423  ; 2.709 ; Rise       ; FTDI_clk        ;
; rst_n           ; clk        ; 0.771  ; 0.942 ; Rise       ; clk             ;
; snes_rd_n       ; clk        ; 1.901  ; 2.238 ; Rise       ; clk             ;
; snes_rst_n      ; clk        ; -0.220 ; 0.253 ; Rise       ; clk             ;
; snes_wr_n       ; clk        ; 1.779  ; 2.080 ; Rise       ; clk             ;
+-----------------+------------+--------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; FTDI_tx_empty_n ; FTDI_clk   ; -1.187 ; -2.014 ; Rise       ; FTDI_clk        ;
; rst_n           ; FTDI_clk   ; -1.005 ; -1.193 ; Rise       ; FTDI_clk        ;
; rst_n           ; clk        ; -0.124 ; -0.284 ; Rise       ; clk             ;
; snes_rd_n       ; clk        ; -0.612 ; -1.373 ; Rise       ; clk             ;
; snes_rst_n      ; clk        ; 0.647  ; 0.448  ; Rise       ; clk             ;
; snes_wr_n       ; clk        ; -0.543 ; -1.289 ; Rise       ; clk             ;
+-----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; FTDI_data[*]  ; FTDI_clk   ; 9.407  ; 9.184  ; Rise       ; FTDI_clk        ;
;  FTDI_data[0] ; FTDI_clk   ; 9.407  ; 9.184  ; Rise       ; FTDI_clk        ;
;  FTDI_data[1] ; FTDI_clk   ; 8.985  ; 8.677  ; Rise       ; FTDI_clk        ;
;  FTDI_data[2] ; FTDI_clk   ; 9.154  ; 8.902  ; Rise       ; FTDI_clk        ;
;  FTDI_data[3] ; FTDI_clk   ; 9.056  ; 8.711  ; Rise       ; FTDI_clk        ;
;  FTDI_data[4] ; FTDI_clk   ; 8.446  ; 8.363  ; Rise       ; FTDI_clk        ;
;  FTDI_data[5] ; FTDI_clk   ; 8.296  ; 8.052  ; Rise       ; FTDI_clk        ;
;  FTDI_data[6] ; FTDI_clk   ; 9.101  ; 8.836  ; Rise       ; FTDI_clk        ;
;  FTDI_data[7] ; FTDI_clk   ; 8.445  ; 8.296  ; Rise       ; FTDI_clk        ;
; FTDI_wr_n     ; FTDI_clk   ; 10.327 ; 9.989  ; Rise       ; FTDI_clk        ;
; leds[*]       ; FTDI_clk   ; 14.716 ; 14.851 ; Rise       ; FTDI_clk        ;
;  leds[0]      ; FTDI_clk   ; 8.394  ; 8.277  ; Rise       ; FTDI_clk        ;
;  leds[1]      ; FTDI_clk   ; 11.024 ; 10.805 ; Rise       ; FTDI_clk        ;
;  leds[2]      ; FTDI_clk   ; 11.689 ; 11.373 ; Rise       ; FTDI_clk        ;
;  leds[3]      ; FTDI_clk   ; 11.658 ; 11.411 ; Rise       ; FTDI_clk        ;
;  leds[4]      ; FTDI_clk   ; 11.590 ; 11.372 ; Rise       ; FTDI_clk        ;
;  leds[5]      ; FTDI_clk   ; 14.716 ; 14.851 ; Rise       ; FTDI_clk        ;
;  leds[6]      ; FTDI_clk   ; 11.866 ; 11.578 ; Rise       ; FTDI_clk        ;
;  leds[7]      ; FTDI_clk   ; 14.391 ; 14.459 ; Rise       ; FTDI_clk        ;
; unk           ; FTDI_clk   ; 9.481  ; 9.203  ; Rise       ; FTDI_clk        ;
; unk           ; clk        ; 8.911  ; 8.723  ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; FTDI_data[*]  ; FTDI_clk   ; 3.687 ; 3.756 ; Rise       ; FTDI_clk        ;
;  FTDI_data[0] ; FTDI_clk   ; 4.173 ; 4.308 ; Rise       ; FTDI_clk        ;
;  FTDI_data[1] ; FTDI_clk   ; 3.949 ; 4.032 ; Rise       ; FTDI_clk        ;
;  FTDI_data[2] ; FTDI_clk   ; 4.069 ; 4.196 ; Rise       ; FTDI_clk        ;
;  FTDI_data[3] ; FTDI_clk   ; 3.969 ; 4.078 ; Rise       ; FTDI_clk        ;
;  FTDI_data[4] ; FTDI_clk   ; 3.826 ; 3.951 ; Rise       ; FTDI_clk        ;
;  FTDI_data[5] ; FTDI_clk   ; 3.687 ; 3.756 ; Rise       ; FTDI_clk        ;
;  FTDI_data[6] ; FTDI_clk   ; 4.010 ; 4.138 ; Rise       ; FTDI_clk        ;
;  FTDI_data[7] ; FTDI_clk   ; 3.773 ; 3.880 ; Rise       ; FTDI_clk        ;
; FTDI_wr_n     ; FTDI_clk   ; 4.588 ; 4.588 ; Rise       ; FTDI_clk        ;
; leds[*]       ; FTDI_clk   ; 3.711 ; 3.847 ; Rise       ; FTDI_clk        ;
;  leds[0]      ; FTDI_clk   ; 3.711 ; 3.847 ; Rise       ; FTDI_clk        ;
;  leds[1]      ; FTDI_clk   ; 4.281 ; 4.430 ; Rise       ; FTDI_clk        ;
;  leds[2]      ; FTDI_clk   ; 4.293 ; 4.433 ; Rise       ; FTDI_clk        ;
;  leds[3]      ; FTDI_clk   ; 4.257 ; 4.400 ; Rise       ; FTDI_clk        ;
;  leds[4]      ; FTDI_clk   ; 4.149 ; 4.366 ; Rise       ; FTDI_clk        ;
;  leds[5]      ; FTDI_clk   ; 6.160 ; 6.664 ; Rise       ; FTDI_clk        ;
;  leds[6]      ; FTDI_clk   ; 4.163 ; 4.329 ; Rise       ; FTDI_clk        ;
;  leds[7]      ; FTDI_clk   ; 5.818 ; 6.269 ; Rise       ; FTDI_clk        ;
; unk           ; FTDI_clk   ; 4.036 ; 4.189 ; Rise       ; FTDI_clk        ;
; unk           ; clk        ; 3.960 ; 4.089 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+-----------------+-------------+--------+----+----+--------+
; Input Port      ; Output Port ; RR     ; RF ; FR ; FF     ;
+-----------------+-------------+--------+----+----+--------+
; FTDI_tx_empty_n ; FTDI_wr_n   ; 11.642 ;    ;    ; 11.572 ;
+-----------------+-------------+--------+----+----+--------+


+---------------------------------------------------------+
; Minimum Propagation Delay                               ;
+-----------------+-------------+-------+----+----+-------+
; Input Port      ; Output Port ; RR    ; RF ; FR ; FF    ;
+-----------------+-------------+-------+----+----+-------+
; FTDI_tx_empty_n ; FTDI_wr_n   ; 5.130 ;    ;    ; 6.064 ;
+-----------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; leds[0]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[1]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[2]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[3]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[4]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[5]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[6]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[7]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FTDI_data[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FTDI_data[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FTDI_data[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FTDI_data[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FTDI_data[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FTDI_data[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FTDI_data[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FTDI_data[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FTDI_rd_n     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FTDI_wr_n     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FTDI_siwua    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FTDI_oe_n     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unk           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FTDI_pwrsav_n ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; FTDI_rx_full_n          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FTDI_tx_empty_n         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FTDI_clk                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; snes_data[7]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; snes_wr_n               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; snes_data[6]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; snes_data[5]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; snes_data[1]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; snes_data[0]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; snes_data[4]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; snes_data[2]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; snes_data[3]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; snes_rst_n              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; snes_rd_n               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; snes_address[0]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; snes_address[7]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; snes_address[6]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; snes_address[5]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; snes_address[4]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; snes_address[3]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; snes_address[2]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; snes_address[1]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; leds[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; leds[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; leds[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; leds[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; leds[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; leds[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; leds[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; leds[7]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; FTDI_data[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; FTDI_data[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; FTDI_data[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FTDI_data[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FTDI_data[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FTDI_data[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FTDI_data[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FTDI_data[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FTDI_rd_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; FTDI_wr_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FTDI_siwua    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FTDI_oe_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; unk           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; FTDI_pwrsav_n ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; leds[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; leds[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; leds[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; leds[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; leds[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; leds[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; leds[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; leds[7]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; FTDI_data[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; FTDI_data[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; FTDI_data[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FTDI_data[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FTDI_data[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FTDI_data[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FTDI_data[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FTDI_data[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FTDI_rd_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; FTDI_wr_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; FTDI_siwua    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FTDI_oe_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; unk           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; FTDI_pwrsav_n ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; leds[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; leds[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; leds[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; leds[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; leds[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; leds[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; leds[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; leds[7]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; FTDI_data[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; FTDI_data[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; FTDI_data[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FTDI_data[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FTDI_data[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FTDI_data[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FTDI_data[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FTDI_data[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FTDI_rd_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; FTDI_wr_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; FTDI_siwua    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FTDI_oe_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; unk           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; FTDI_pwrsav_n ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 6127     ; 0        ; 0        ; 0        ;
; FTDI_clk   ; clk      ; 14       ; 0        ; 0        ; 0        ;
; clk        ; FTDI_clk ; 16       ; 0        ; 0        ; 0        ;
; FTDI_clk   ; FTDI_clk ; 3470     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 6127     ; 0        ; 0        ; 0        ;
; FTDI_clk   ; clk      ; 14       ; 0        ; 0        ; 0        ;
; clk        ; FTDI_clk ; 16       ; 0        ; 0        ; 0        ;
; FTDI_clk   ; FTDI_clk ; 3470     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 112      ; 0        ; 0        ; 0        ;
; clk        ; FTDI_clk ; 126      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 112      ; 0        ; 0        ; 0        ;
; clk        ; FTDI_clk ; 126      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 21    ; 21   ;
; Unconstrained Input Port Paths  ; 427   ; 427  ;
; Unconstrained Output Ports      ; 18    ; 18   ;
; Unconstrained Output Port Paths ; 70    ; 70   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Sun Jun 28 20:28:57 2015
Info: Command: quartus_sta snes_cast -c snes_cast
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_d9n1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe16|dffe17a* 
Info (332104): Reading SDC File: 'snes_cast.sdc'
Warning (332174): Ignored filter at snes_cast.sdc(4): altera_reserved_tck could not be matched with a port
Warning (332049): Ignored create_clock at snes_cast.sdc(4): Argument <targets> is an empty collection
    Info (332050): create_clock -name {altera_reserved_tck} -period 100.000 -waveform { 0.000 50.000 } [get_ports {altera_reserved_tck}]
Warning (332174): Ignored filter at snes_cast.sdc(8): altera_reserved_tck could not be matched with a clock
Warning (332060): Node: snes_wr_n was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register write_capture[0] is being clocked by snes_wr_n
Warning (332060): Node: snes_rd_n was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register read_capture[0] is being clocked by snes_rd_n
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
    Critical Warning (332169): From FTDI_clk (Rise) to clk (Rise) (setup and hold)
    Critical Warning (332169): From clk (Rise) to FTDI_clk (Rise) (setup and hold)
    Critical Warning (332169): From FTDI_clk (Rise) to FTDI_clk (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 3.082
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.082               0.000 clk 
    Info (332119):     3.096               0.000 FTDI_clk 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.445               0.000 clk 
    Info (332119):     0.454               0.000 FTDI_clk 
Info (332146): Worst-case recovery slack is 4.638
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.638               0.000 FTDI_clk 
    Info (332119):     4.904               0.000 clk 
Info (332146): Worst-case removal slack is 3.852
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.852               0.000 FTDI_clk 
    Info (332119):     4.331               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 4.642
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.642               0.000 FTDI_clk 
    Info (332119):     4.686               0.000 clk 
Info (332114): Report Metastability: Found 28 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 28
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 12.918 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: snes_wr_n was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register write_capture[0] is being clocked by snes_wr_n
Warning (332060): Node: snes_rd_n was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register read_capture[0] is being clocked by snes_rd_n
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
    Critical Warning (332169): From FTDI_clk (Rise) to clk (Rise) (setup and hold)
    Critical Warning (332169): From clk (Rise) to FTDI_clk (Rise) (setup and hold)
    Critical Warning (332169): From FTDI_clk (Rise) to FTDI_clk (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 3.446
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.446               0.000 clk 
    Info (332119):     3.588               0.000 FTDI_clk 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 FTDI_clk 
    Info (332119):     0.402               0.000 clk 
Info (332146): Worst-case recovery slack is 5.042
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.042               0.000 FTDI_clk 
    Info (332119):     5.298               0.000 clk 
Info (332146): Worst-case removal slack is 3.451
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.451               0.000 FTDI_clk 
    Info (332119):     3.903               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 4.641
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.641               0.000 FTDI_clk 
    Info (332119):     4.695               0.000 clk 
Info (332114): Report Metastability: Found 28 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 28
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 13.333 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: snes_wr_n was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register write_capture[0] is being clocked by snes_wr_n
Warning (332060): Node: snes_rd_n was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register read_capture[0] is being clocked by snes_rd_n
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
    Critical Warning (332169): From FTDI_clk (Rise) to clk (Rise) (setup and hold)
    Critical Warning (332169): From clk (Rise) to FTDI_clk (Rise) (setup and hold)
    Critical Warning (332169): From FTDI_clk (Rise) to FTDI_clk (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 6.873
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.873               0.000 clk 
    Info (332119):     7.174               0.000 FTDI_clk 
Info (332146): Worst-case hold slack is 0.150
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.150               0.000 clk 
    Info (332119):     0.185               0.000 FTDI_clk 
Info (332146): Worst-case recovery slack is 7.515
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.515               0.000 FTDI_clk 
    Info (332119):     7.669               0.000 clk 
Info (332146): Worst-case removal slack is 1.900
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.900               0.000 FTDI_clk 
    Info (332119):     2.010               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 4.211
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.211               0.000 FTDI_clk 
    Info (332119):     4.380               0.000 clk 
Info (332114): Report Metastability: Found 28 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 28
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 16.839 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 581 megabytes
    Info: Processing ended: Sun Jun 28 20:29:02 2015
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


