#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Nov 30 14:58:15 2022
# Process ID: 21928
# Current directory: C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14356 C:\Users\tyler\Documents\GitHub\EECE251_FinalProject_VerilogModules\LatestVivadoTest\LatestVivadoTest.xpr
# Log file: C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/vivado.log
# Journal file: C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest\vivado.jou
# Running On: Tyler_Thinkpad, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 14, Host memory: 16830 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/LatestVivadoTest.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/LatestVivadoTest.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/AnswerDecoder.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/AnswerSelector_4digitsToOutput.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/AnswerSelector_LEDvisualizer.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/AnswerSelector_getCode.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/FourBit_ToHex.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/NumberDecoder_upto8HexDigits.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/OperationDecoder.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/SevenSeg_4digitDriver.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/anode_clock.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1695.137 ; gain = 0.000
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerDecoder.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerSelector_4digitsToOutput.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerSelector_LEDvisualizer.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/OperationDecoder.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/NumberDecoder_upto8HexDigits.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/SevenSeg_4digitDriver.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerSelector_getCode.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/anode_clock.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/AnswerDecoder.v] -no_script -reset -force -quiet
remove_files  C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/AnswerDecoder.v
export_ip_user_files -of_objects  [get_files C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/AnswerSelector_4digitsToOutput.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/AnswerSelector_LEDvisualizer.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/AnswerSelector_getCode.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/FourBit_ToHex.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/NumberDecoder_upto8HexDigits.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/OperationDecoder.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/SevenSeg_4digitDriver.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/anode_clock.v] -no_script -reset -force -quiet
remove_files  {C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/AnswerSelector_4digitsToOutput.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/AnswerSelector_LEDvisualizer.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/AnswerSelector_getCode.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/FourBit_ToHex.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/NumberDecoder_upto8HexDigits.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/OperationDecoder.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/SevenSeg_4digitDriver.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/anode_clock.v}
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/LatestVivadoTest.runs/synth_1/AnswerSelector_FullTestSource.dcp to C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/LatestVivadoTest.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Wed Nov 30 15:01:09 2022] Launched synth_1...
Run output will be captured here: C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/LatestVivadoTest.runs/synth_1/runme.log
[Wed Nov 30 15:01:09 2022] Launched impl_1...
Run output will be captured here: C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/LatestVivadoTest.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 12 2022-15:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1695.137 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B312E8A
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3686.984 ; gain = 1991.848
set_property PROGRAM.FILE {C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/LatestVivadoTest.runs/impl_1/AnswerSelector_FullTestSource.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/LatestVivadoTest.runs/impl_1/AnswerSelector_FullTestSource.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
export_ip_user_files -of_objects  [get_files C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/VivadoTestSources/CalculatorSevenSegDisplay_testerSource.v] -no_script -reset -force -quiet
remove_files  C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/VivadoTestSources/CalculatorSevenSegDisplay_testerSource.v
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/VivadoTestSources/Multiplier_testerSource.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Adder_32.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorDataCollector.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/bitAdder.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Adder_4.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Adder_16.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/LatestVivadoTest.srcs/utils_1/imports/synth_1/AnswerSelector_FullTestSource.dcp with file C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/LatestVivadoTest.runs/synth_1/AnswerSelector_FullTestSource.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Wed Nov 30 15:07:24 2022] Launched synth_1...
Run output will be captured here: C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/LatestVivadoTest.runs/synth_1/runme.log
[Wed Nov 30 15:07:24 2022] Launched impl_1...
Run output will be captured here: C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/LatestVivadoTest.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/LatestVivadoTest.runs/impl_1/Multiplier_testerSource.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
add_files -norecurse {C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Subtraction_4.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Subtractor_16.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/bitsubtractor.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/LatestVivadoTest.srcs/utils_1/imports/synth_1/AnswerSelector_FullTestSource.dcp with file C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/LatestVivadoTest.runs/synth_1/Multiplier_testerSource.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Wed Nov 30 15:19:40 2022] Launched synth_1...
Run output will be captured here: C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/LatestVivadoTest.runs/synth_1/runme.log
[Wed Nov 30 15:19:40 2022] Launched impl_1...
Run output will be captured here: C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/LatestVivadoTest.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/LatestVivadoTest.runs/impl_1/Multiplier_testerSource.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B312E8A
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 30 15:34:17 2022...
