# SIGN-OFF-TIMING-ANALYSIS
This repository contains the whole summary of hands on done by Abhinav Prakash (IS22MTECH14002) during the workshop Advanced-Physical-Design-using-OpenLane-SKY130 organised by VSD. The full RTL to GDSII flow was implemented for picorv32a design a RISC-V based CPU core using OpenLANE with SKY130nm PDK.
