#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Jul 29 19:31:03 2019
# Process ID: 11904
# Current directory: C:/Users/adam/Desktop/FPGA_Projects/FOG
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12044 C:\Users\adam\Desktop\FPGA_Projects\FOG\project_tt.xpr
# Log file: C:/Users/adam/Desktop/FPGA_Projects/FOG/vivado.log
# Journal file: C:/Users/adam/Desktop/FPGA_Projects/FOG\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/adam/Desktop/FPGA_Projects/FOG/project_tt.xpr
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property -dict [list CONFIG.PortBWidth {17} CONFIG.OutputWidthHigh {31}] [get_ips mult_gen_1]
generate_target all [get_files  C:/Users/adam/Desktop/FPGA_Projects/FOG/project_tt.srcs/sources_1/ip/mult_gen_1/mult_gen_1.xci]
export_ip_user_files -of_objects [get_files C:/Users/adam/Desktop/FPGA_Projects/FOG/project_tt.srcs/sources_1/ip/mult_gen_1/mult_gen_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/adam/Desktop/FPGA_Projects/FOG/project_tt.srcs/sources_1/ip/mult_gen_1/mult_gen_1.xci] -directory C:/Users/adam/Desktop/FPGA_Projects/FOG/project_tt.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Desktop/FPGA_Projects/FOG/project_tt.ip_user_files -ipstatic_source_dir C:/Users/adam/Desktop/FPGA_Projects/FOG/project_tt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Desktop/FPGA_Projects/FOG/project_tt.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Desktop/FPGA_Projects/FOG/project_tt.cache/compile_simlib/questa} {riviera=C:/Users/adam/Desktop/FPGA_Projects/FOG/project_tt.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Desktop/FPGA_Projects/FOG/project_tt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
