<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LLVM: llvm::HexagonTargetLowering Class Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">mainline</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="namespacellvm.html">llvm</a>      </li>
      <li class="navelem"><a class="el" href="classllvm_1_1HexagonTargetLowering.html">HexagonTargetLowering</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a>  </div>
  <div class="headertitle">
<div class="title">llvm::HexagonTargetLowering Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="llvm::HexagonTargetLowering" --><!-- doxytag: inherits="llvm::TargetLowering" -->
<p><code>#include &lt;<a class="el" href="HexagonISelLowering_8h_source.html">HexagonISelLowering.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::HexagonTargetLowering:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1HexagonTargetLowering__inherit__graph.png" border="0" usemap="#llvm_1_1HexagonTargetLowering_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1HexagonTargetLowering_inherit__map" id="llvm_1_1HexagonTargetLowering_inherit__map">
<area shape="rect" id="node2" href="classllvm_1_1TargetLowering.html" title="This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe..." alt="" coords="35,83,184,112"/><area shape="rect" id="node4" href="classllvm_1_1TargetLoweringBase.html" title="This base class for TargetLowering contains the SelectionDAG&#45;independent parts that can be used from ..." alt="" coords="19,5,200,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::HexagonTargetLowering:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1HexagonTargetLowering__coll__graph.png" border="0" usemap="#llvm_1_1HexagonTargetLowering_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1HexagonTargetLowering_coll__map" id="llvm_1_1HexagonTargetLowering_coll__map">
<area shape="rect" id="node2" href="classllvm_1_1TargetLowering.html" title="This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe..." alt="" coords="68,267,217,296"/><area shape="rect" id="node4" href="classllvm_1_1TargetLoweringBase.html" title="This base class for TargetLowering contains the SelectionDAG&#45;independent parts that can be used from ..." alt="" coords="52,187,233,216"/><area shape="rect" id="node6" href="classbool.html" title="bool" alt="" coords="5,5,53,35"/><area shape="rect" id="node8" href="classunsigned.html" title="unsigned" alt="" coords="217,5,297,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>

<p><a href="classllvm_1_1HexagonTargetLowering-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#ab0f312a890f3aa47e480f40c67df30fe">HexagonTargetLowering</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;TM, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1HexagonSubtarget.html">HexagonSubtarget</a> &amp;ST)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#a51f4f21f2204e65ed03b70266c86777e">IsEligibleForTailCallOptimization</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Callee, <a class="el" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CalleeCC, <a class="el" href="classbool.html">bool</a> isVarArg, <a class="el" href="classbool.html">bool</a> isCalleeStructRet, <a class="el" href="classbool.html">bool</a> isCallerStructRet, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1OutputArg.html">ISD::OutputArg</a> &gt; &amp;Outs, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;OutVals, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &gt; &amp;Ins, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">IsEligibleForTailCallOptimization - Check whether the call is eligible for tail call optimization.  <a href="#a51f4f21f2204e65ed03b70266c86777e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#a217b5b16e1040a5ad5578bd59f60f62b">isTruncateFree</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *Ty1, <a class="el" href="classllvm_1_1Type.html">Type</a> *Ty2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it's free to truncate a value of type Ty1 to type Ty2.  <a href="#a217b5b16e1040a5ad5578bd59f60f62b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#ad8a821e221b81ea4fa8dc4653072ff1c">isTruncateFree</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT1, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#a6b5e20840f3da6bd17be57947204f8c9">allowTruncateForTailCall</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *Ty1, <a class="el" href="classllvm_1_1Type.html">Type</a> *Ty2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if a truncation from Ty1 to Ty2 is permitted when deciding whether a call is in tail position.  <a href="#a6b5e20840f3da6bd17be57947204f8c9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#a76fc72f69129ce8a13390fbb4203eaa5">shouldExpandBuildVectorWithShuffles</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> DefinedValues) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#a67a8bd92219eb4fc0abad165a1019a10">LowerOperation</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This callback is invoked for operations that are unsupported by the target, which are registered to use 'custom' lowering, and whose defined values are all legal.  <a href="#a67a8bd92219eb4fc0abad165a1019a10"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#a8da8b6fe58e716d5bb94430b6f5600ce">getTargetNodeName</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This method returns the name of a target specific DAG node.  <a href="#a8da8b6fe58e716d5bb94430b6f5600ce"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#a033b87a68f042e5f6e0c5f834886cedc">LowerCONCAT_VECTORS</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#a26516098b6c8feb6a2c6700bd5c6479c">LowerEXTRACT_VECTOR</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#aa7ce76dd777e8e91121cea55be5949e6">LowerINSERT_VECTOR</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#ac2dfd52f061a6631f300ce23076f8af1">LowerBUILD_VECTOR</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#a75f83743bcd97b783b8350741bbf8e35">LowerBR_JT</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#a6e9a12233303b2d114d2f31c5fd42c38">LowerDYNAMIC_STACKALLOC</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#a312e19db235dd1466533e1503a8c7ddc">LowerINLINEASM</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#ad364b026139e1d9d2dec630b0581d75d">LowerEH_LABEL</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#a58e1646c50a546c672d83fe210016569">LowerEH_RETURN</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#acc93222f5657efb65594af11bd98b50a">LowerFormalArguments</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CallConv, <a class="el" href="classbool.html">bool</a> isVarArg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &gt; &amp;Ins, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;InVals) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This hook must be implemented to lower the incoming (formal) arguments, described by the Ins array, into the specified DAG.  <a href="#acc93222f5657efb65594af11bd98b50a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#ae76a759f613dea787ee513ece97b254e">LowerGLOBALADDRESS</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#a8eb3a23bfd99db10a5ee629002bcffbc">LowerBlockAddress</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#a8bf369675e5b6f65ee56064965ee9ee6">LowerCall</a> (<a class="el" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">TargetLowering::CallLoweringInfo</a> &amp;CLI, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;InVals) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">LowerCall - Functions arguments are copied from virtual regs to (physical regs)/(stack frame), CALLSEQ_START and CALLSEQ_END are emitted.  <a href="#a8bf369675e5b6f65ee56064965ee9ee6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#abba40b2075ed17e8d492b267474d66e1">LowerCallResult</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> InFlag, <a class="el" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CallConv, <a class="el" href="classbool.html">bool</a> isVarArg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &gt; &amp;Ins, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;InVals, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;OutVals, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Callee) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">LowerCallResult - Lower the result values of an ISD::CALL into the appropriate copies out of appropriate physical registers.  <a href="#abba40b2075ed17e8d492b267474d66e1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#a4c62cd8fcd235e5ad764d265007c0039">LowerSETCC</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#a4e2226a5952cfc9e8829098a50772730">LowerVSELECT</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#a635342a96c0ed25cc4b9a49ba19190a4">LowerCTPOP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#ac39075ba3937a00223136216dc5c3883">LowerFRAMEADDR</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#a93ea7764ac07bd81a1c3a59af9d34903">LowerATOMIC_FENCE</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#a8bc8b011d438fc2243dd1eface0e8d0f">LowerRETURNADDR</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#a7704f87a902f84abcf15ca08c8976b47">LowerLOAD</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#adde9d8457889a2472ff2ed1f87c5dc77">LowerReturn</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CallConv, <a class="el" href="classbool.html">bool</a> isVarArg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1OutputArg.html">ISD::OutputArg</a> &gt; &amp;Outs, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;OutVals, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This hook must be implemented to lower outgoing return values, described by the Outs array, into the specified DAG.  <a href="#adde9d8457889a2472ff2ed1f87c5dc77"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#a0d7fa403a28e6377fe2a489acf3373aa">mayBeEmittedAsTailCall</a> (<a class="el" href="classllvm_1_1CallInst.html">CallInst</a> *CI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target may be able emit the call instruction as a tail call.  <a href="#a0d7fa403a28e6377fe2a489acf3373aa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#a73c3a764384ecab56c047008baf5d946">EmitInstrWithCustomInserter</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This method should be implemented by targets that mark instructions with the 'usesCustomInserter' flag.  <a href="#a73c3a764384ecab56c047008baf5d946"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#a6ffe1c6746830cf1a7f7c89ba323ebb6">LowerVASTART</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#a16b246930c8a8f495fb32a13fad41b0b">LowerConstantPool</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#acb068b574756d6812cc5bd5359d420ca">getSetCCResultType</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="el" href="namespacellvm.html#a0a0b5a87b02a31da6aa348f986ba1dada7f99889954c8c69be388fb1de5807aa4">C</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the ValueType of the result of SETCC operations.  <a href="#acb068b574756d6812cc5bd5359d420ca"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#a391ef092ff421faccdfef4cb88424742">getPostIndexedAddressParts</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Op, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset, <a class="el" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;AM, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getPostIndexedAddressParts - returns true by value, base pointer and offset pointer and addressing mode by reference if this node can be combined with a load / store to form a post-indexed load / store.  <a href="#a391ef092ff421faccdfef4cb88424742"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <br class="typebreak"/>
<a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#a0891a67d5ca5e234a0e76eeedadce7a2">getRegForInlineAsmConstraint</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::string &amp;Constraint, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a physical register constraint (e.g.  <a href="#a0891a67d5ca5e234a0e76eeedadce7a2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#a99a5e169d935f5ace656b20733911d1a">getInlineAsmMemConstraint</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::string &amp;ConstraintCode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#a67aa34b2d4560078b21bcf8156d519be">LowerINTRINSIC_WO_CHAIN</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#a5293c10585cb3c6d267c66653c59d37a">isLegalAddressingMode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">AddrMode</a> &amp;AM, <a class="el" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="el" href="classunsigned.html">unsigned</a> AS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isLegalAddressingMode - Return true if the addressing mode represented by AM is legal for this target, for a load/store of the specified type.  <a href="#a5293c10585cb3c6d267c66653c59d37a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#a180f878e7f33e93a15bfec86cde1fdc2">isFPImmLegal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APFloat.html">APFloat</a> &amp;Imm, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isFPImmLegal - Returns true if the target can instruction select the specified FP immediate natively.  <a href="#a180f878e7f33e93a15bfec86cde1fdc2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#a2e266472b2d7351f92aa8a1d51d05fec">isLegalICmpImmediate</a> (int64_t Imm) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isLegalICmpImmediate - Return true if the specified immediate is legal icmp immediate, that is the target has icmp instructions which can compare a register against the immediate without having to materialize the immediate into a register.  <a href="#a2e266472b2d7351f92aa8a1d51d05fec"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="HexagonISelLowering_8h_source.html#l00093">93</a> of file <a class="el" href="HexagonISelLowering_8h_source.html">HexagonISelLowering.h</a>.</p>
</div><hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="ab0f312a890f3aa47e480f40c67df30fe"></a><!-- doxytag: member="llvm::HexagonTargetLowering::HexagonTargetLowering" ref="ab0f312a890f3aa47e480f40c67df30fe" args="(const TargetMachine &amp;TM, const HexagonSubtarget &amp;ST)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1HexagonTargetLowering.html#ab0f312a890f3aa47e480f40c67df30fe">HexagonTargetLowering::HexagonTargetLowering</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;&#160;</td>
          <td class="paramname"><em>TM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1HexagonSubtarget.html">HexagonSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>ST</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [explicit]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l01271">1271</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::ADD</a>, <a class="el" href="X86ISelDAGToDAG_8cpp_source.html#l01647">ADD</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00086">llvm::RTLIB::ADD_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00087">llvm::RTLIB::ADD_F64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00207">llvm::ISD::ADDC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00216">llvm::ISD::ADDE</a>, <a class="el" href="TargetLowering_8h_source.html#l01368">llvm::TargetLoweringBase::AddPromotedToType()</a>, <a class="el" href="TargetLowering_8h_source.html#l01271">llvm::TargetLoweringBase::addRegisterClass()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::AND</a>, <a class="el" href="X86ISelDAGToDAG_8cpp_source.html#l01652">AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00655">llvm::ISD::ATOMIC_FENCE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00063">llvm::ISD::BlockAddress</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::BR_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00539">llvm::ISD::BR_JT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00332">llvm::ISD::BSWAP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00178">llvm::ISD::BUILD_PAIR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00259">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01199">llvm::TargetLoweringBase::computeRegisterProperties()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00276">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00061">llvm::ISD::ConstantFP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00063">llvm::ISD::ConstantPool</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00332">llvm::ISD::CTLZ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00335">llvm::ISD::CTLZ_ZERO_UNDEF</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00332">llvm::ISD::CTPOP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00332">llvm::ISD::CTTZ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00335">llvm::ISD::CTTZ_ZERO_UNDEF</a>, <a class="el" href="TargetLowering_8h_source.html#l00090">llvm::TargetLoweringBase::Custom</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00101">llvm::RTLIB::DIV_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00102">llvm::RTLIB::DIV_F64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00524">llvm::ISD::DYNAMIC_STACKALLOC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00094">llvm::ISD::EH_RETURN</a>, <a class="el" href="HexagonISelLowering_8cpp.html#ac34c2ef73d0baf381c5e70dbe5e41a04">EmitJumpTables</a>, <a class="el" href="HexagonISelLowering_8cpp.html#afb606a34c406089723c9489fb330583b">EnableFastMath</a>, <a class="el" href="HexagonISelLowering_8cpp.html#ab49cace8b6792c3defcc2b91eda29cad">EnableHexSDNodeSched</a>, <a class="el" href="TargetLowering_8h_source.html#l00089">llvm::TargetLoweringBase::Expand</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00779">llvm::ISD::EXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00289">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00270">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FABS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FCEIL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00247">llvm::ISD::FCOPYSIGN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FCOS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::FEXP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::FEXP2</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FFLOOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::FLOG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::FLOG10</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::FLOG2</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00237">llvm::ISD::FMA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00506">llvm::ISD::FMAXNUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00506">llvm::ISD::FMINNUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FMUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FNEARBYINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FNEG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00465">llvm::ISD::FP_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00447">llvm::ISD::FP_ROUND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00433">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00434">llvm::ISD::FP_TO_UINT</a>, <a class="el" href="MachineValueType_8h_source.html#l00626">llvm::MVT::fp_valuetypes()</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00220">llvm::RTLIB::FPEXT_F32_F64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FPOW</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FPOWI</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00227">llvm::RTLIB::FPROUND_F64_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00238">llvm::RTLIB::FPTOSINT_F32_I128</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00236">llvm::RTLIB::FPTOSINT_F32_I32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00237">llvm::RTLIB::FPTOSINT_F32_I64</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00243">llvm::RTLIB::FPTOSINT_F64_I128</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00241">llvm::RTLIB::FPTOSINT_F64_I32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00242">llvm::RTLIB::FPTOSINT_F64_I64</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00257">llvm::RTLIB::FPTOUINT_F32_I128</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00255">llvm::RTLIB::FPTOUINT_F32_I32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00256">llvm::RTLIB::FPTOUINT_F32_I64</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00262">llvm::RTLIB::FPTOUINT_F64_I128</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00260">llvm::RTLIB::FPTOUINT_F64_I32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00261">llvm::RTLIB::FPTOUINT_F64_I64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FRINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FROUND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FSIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00509">llvm::ISD::FSINCOS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FSQRT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FTRUNC</a>, <a class="el" href="HexagonSubtarget_8h_source.html#l00064">llvm::HexagonSubtarget::getRegisterInfo()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::GlobalAddress</a>, <a class="el" href="HexagonSubtarget_8h_source.html#l00085">llvm::HexagonSubtarget::hasV5TOps()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00568">llvm::ISD::INLINEASM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00284">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00264">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00622">llvm::MVT::integer_valuetypes()</a>, <a class="el" href="TargetLowering_8h_source.html#l00087">llvm::TargetLoweringBase::Legal</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::LOAD</a>, <a class="el" href="TargetLowering_8h_source.html#l01948">llvm::TargetLoweringBase::MaxStoresPerMemcpy</a>, <a class="el" href="HexagonISelLowering_8cpp.html#a5bb96c4881ce804e81ba35fe916fa088">MaxStoresPerMemcpyCL</a>, <a class="el" href="TargetLowering_8h_source.html#l01952">llvm::TargetLoweringBase::MaxStoresPerMemcpyOptSize</a>, <a class="el" href="HexagonISelLowering_8cpp.html#adae2434812f1a855c3b307953ecde278">MaxStoresPerMemcpyOptSizeCL</a>, <a class="el" href="TargetLowering_8h_source.html#l01964">llvm::TargetLoweringBase::MaxStoresPerMemmove</a>, <a class="el" href="HexagonISelLowering_8cpp.html#ac7864ba08a5e4ea89810614b0ab3dd42">MaxStoresPerMemmoveCL</a>, <a class="el" href="TargetLowering_8h_source.html#l01968">llvm::TargetLoweringBase::MaxStoresPerMemmoveOptSize</a>, <a class="el" href="HexagonISelLowering_8cpp.html#a13a0cbdd1ab871edb45bda62fc7b36e4">MaxStoresPerMemmoveOptSizeCL</a>, <a class="el" href="TargetLowering_8h_source.html#l01931">llvm::TargetLoweringBase::MaxStoresPerMemset</a>, <a class="el" href="HexagonISelLowering_8cpp.html#a506ec7f05142b5100fd1dad052823b8c">MaxStoresPerMemsetCL</a>, <a class="el" href="TargetLowering_8h_source.html#l01935">llvm::TargetLoweringBase::MaxStoresPerMemsetOptSize</a>, <a class="el" href="HexagonISelLowering_8cpp.html#ae4c6ed86056ff2b950f46cdf4a4406a6">MaxStoresPerMemsetOptSizeCL</a>, <a class="el" href="HexagonISelLowering_8cpp.html#ae4cc6b624a8e9994e0e41ccd1605e298">MinimumJumpTables</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::MUL</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00096">llvm::RTLIB::MUL_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00097">llvm::RTLIB::MUL_F64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00311">llvm::ISD::MULHS</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00325">llvm::RTLIB::O_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00326">llvm::RTLIB::O_F64</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00304">llvm::RTLIB::OEQ_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00305">llvm::RTLIB::OEQ_F64</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00310">llvm::RTLIB::OGE_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00311">llvm::RTLIB::OGE_F64</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00319">llvm::RTLIB::OGT_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00320">llvm::RTLIB::OGT_F64</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00316">llvm::RTLIB::OLE_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00317">llvm::RTLIB::OLE_F64</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00313">llvm::RTLIB::OLT_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00314">llvm::RTLIB::OLT_F64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::OR</a>, <a class="el" href="X86ISelDAGToDAG_8cpp_source.html#l01651">OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00762">llvm::ISD::POST_INC</a>, <a class="el" href="TargetLowering_8h_source.html#l00088">llvm::TargetLoweringBase::Promote</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::ROTL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::ROTR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00225">llvm::ISD::SADDO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00306">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::SDIV</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00054">llvm::RTLIB::SDIV_I32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00055">llvm::RTLIB::SDIV_I64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00197">llvm::ISD::SDIVREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00339">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00354">llvm::ISD::SELECT_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00362">llvm::ISD::SETCC</a>, <a class="el" href="TargetLowering_8h_source.html#l01352">llvm::TargetLoweringBase::setCondCodeAction()</a>, <a class="el" href="TargetLowering_8h_source.html#l01205">llvm::TargetLoweringBase::setExceptionPointerRegister()</a>, <a class="el" href="TargetLowering_8h_source.html#l01211">llvm::TargetLoweringBase::setExceptionSelectorRegister()</a>, <a class="el" href="TargetLowering_8h_source.html#l01327">llvm::TargetLoweringBase::setIndexedLoadAction()</a>, <a class="el" href="TargetLowering_8h_source.html#l01341">llvm::TargetLoweringBase::setIndexedStoreAction()</a>, <a class="el" href="TargetLowering_8h_source.html#l01418">llvm::TargetLoweringBase::setInsertFencesForAtomic()</a>, <a class="el" href="TargetLowering_8h_source.html#l01675">llvm::TargetLoweringBase::setLibcallName()</a>, <a class="el" href="TargetLowering_8h_source.html#l01307">llvm::TargetLoweringBase::setLoadExtAction()</a>, <a class="el" href="TargetLowering_8h_source.html#l01392">llvm::TargetLoweringBase::setMinFunctionAlignment()</a>, <a class="el" href="TargetLowering_8h_source.html#l01193">llvm::TargetLoweringBase::setMinimumJumpTableEntries()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00810">llvm::ISD::SETO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00804">llvm::ISD::SETOEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00806">llvm::ISD::SETOGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00805">llvm::ISD::SETOGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00808">llvm::ISD::SETOLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00807">llvm::ISD::SETOLT</a>, <a class="el" href="TargetLowering_8h_source.html#l01299">llvm::TargetLoweringBase::setOperationAction()</a>, <a class="el" href="TargetLowering_8h_source.html#l01399">llvm::TargetLoweringBase::setPrefFunctionAlignment()</a>, <a class="el" href="TargetLowering_8h_source.html#l01407">llvm::TargetLoweringBase::setPrefLoopAlignment()</a>, <a class="el" href="TargetLowering_8h_source.html#l01175">llvm::TargetLoweringBase::setSchedulingPreference()</a>, <a class="el" href="TargetLowering_8h_source.html#l01199">llvm::TargetLoweringBase::setStackPointerRegisterToSaveRestore()</a>, <a class="el" href="TargetLowering_8h_source.html#l01316">llvm::TargetLoweringBase::setTruncStoreAction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00817">llvm::ISD::SETUNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00811">llvm::ISD::SETUO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::SEXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SHL</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00035">llvm::RTLIB::SHL_I128</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00368">llvm::ISD::SHL_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00398">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00282">llvm::RTLIB::SINTTOFP_I128_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00283">llvm::RTLIB::SINTTOFP_I128_F64</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00272">llvm::RTLIB::SINTTOFP_I32_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00273">llvm::RTLIB::SINTTOFP_I32_F64</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00277">llvm::RTLIB::SINTTOFP_I64_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00278">llvm::RTLIB::SINTTOFP_I64_F64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00193">llvm::ISD::SMUL_LOHI</a>, <a class="el" href="TargetLowering_8h_source.html#l00069">llvm::Sched::Source</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00121">llvm::RTLIB::SQRT_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00122">llvm::RTLIB::SQRT_F64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SRA</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00043">llvm::RTLIB::SRA_I128</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00368">llvm::ISD::SRA_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::SREM</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00064">llvm::RTLIB::SREM_I32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00065">llvm::RTLIB::SREM_I64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SRL</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00039">llvm::RTLIB::SRL_I128</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00368">llvm::ISD::SRL_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00228">llvm::ISD::SSUBO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00582">llvm::ISD::STACKRESTORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00578">llvm::ISD::STACKSAVE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::STORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::SUB</a>, <a class="el" href="X86ISelDAGToDAG_8cpp_source.html#l01648">SUB</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00091">llvm::RTLIB::SUB_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00092">llvm::RTLIB::SUB_F64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00207">llvm::ISD::SUBC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00216">llvm::ISD::SUBE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00225">llvm::ISD::UADDO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::UDIV</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00059">llvm::RTLIB::UDIV_I32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00060">llvm::RTLIB::UDIV_I64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00197">llvm::ISD::UDIVREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::UINT_TO_FP</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00287">llvm::RTLIB::UINTTOFP_I32_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00288">llvm::RTLIB::UINTTOFP_I32_F64</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00292">llvm::RTLIB::UINTTOFP_I64_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00293">llvm::RTLIB::UINTTOFP_I64_F64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00193">llvm::ISD::UMUL_LOHI</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00307">llvm::RTLIB::UNE_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00308">llvm::RTLIB::UNE_F64</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00322">llvm::RTLIB::UO_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00323">llvm::RTLIB::UO_F64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::UREM</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00069">llvm::RTLIB::UREM_I32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00070">llvm::RTLIB::UREM_I64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00228">llvm::ISD::USUBO</a>, <a class="el" href="MachineValueType_8h_source.html#l00079">llvm::MVT::v1i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00084">llvm::MVT::v1i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00059">llvm::MVT::v2i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00074">llvm::MVT::v2i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00080">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00063">llvm::MVT::v32i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00060">llvm::MVT::v4i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00075">llvm::MVT::v4i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00068">llvm::MVT::v4i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v64i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00061">llvm::MVT::v8i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00069">llvm::MVT::v8i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00595">llvm::ISD::VAARG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00604">llvm::ISD::VAEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00604">llvm::ISD::VASTART</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00298">llvm::ISD::VECTOR_SHUFFLE</a>, <a class="el" href="MachineValueType_8h_source.html#l00630">llvm::MVT::vector_valuetypes()</a>, <a class="el" href="TargetLowering_8h_source.html#l00073">llvm::Sched::VLIW</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00348">llvm::ISD::VSELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::XOR</a>, <a class="el" href="X86ISelDAGToDAG_8cpp_source.html#l01653">XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00781">llvm::ISD::ZEXTLOAD</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="a6b5e20840f3da6bd17be57947204f8c9"></a><!-- doxytag: member="llvm::HexagonTargetLowering::allowTruncateForTailCall" ref="a6b5e20840f3da6bd17be57947204f8c9" args="(Type *Ty1, Type *Ty2) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#a6b5e20840f3da6bd17be57947204f8c9">HexagonTargetLowering::allowTruncateForTailCall</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if a truncation from Ty1 to Ty2 is permitted when deciding whether a call is in tail position. </p>
<p>Typically this means that both results would be assigned to the same register or stack slot, but it could mean the target performs adequate checks of its own before proceeding with the tail call. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a152e8fca66d812c95e5aa68a5e5b8aa2">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l02239">2239</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>References <a class="el" href="Type_8cpp_source.html#l00121">llvm::Type::getPrimitiveSizeInBits()</a>, and <a class="el" href="Type_8h_source.html#l00193">llvm::Type::isIntegerTy()</a>.</p>

</div>
</div>
<a class="anchor" id="a73c3a764384ecab56c047008baf5d946"></a><!-- doxytag: member="llvm::HexagonTargetLowering::EmitInstrWithCustomInserter" ref="a73c3a764384ecab56c047008baf5d946" args="(MachineInstr *MI, MachineBasicBlock *BB) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * <a class="el" href="classllvm_1_1HexagonTargetLowering.html#a73c3a764384ecab56c047008baf5d946">HexagonTargetLowering::EmitInstrWithCustomInserter</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This method should be implemented by targets that mark instructions with the 'usesCustomInserter' flag. </p>
<p>These instructions are special in various ways, which require special support to insert. The specified <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a> is created but not inserted into any basic blocks, and this method is called to expand it into a sequence of instructions, potentially also creating new basic blocks and control flow. As long as the returned basic block is different (i.e., we created a new one), the custom inserter is free to modify the rest of <code>MBB</code>. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a38276f452a68339a3d3e0db3d1531d54">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l02321">2321</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>References <a class="el" href="HexagonMachineFunctionInfo_8h_source.html#l00050">llvm::HexagonMachineFunctionInfo::addAllocaAdjustInst()</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00035">llvm::HexagonISD::ALLOCA</a>, <a class="el" href="MachineFunction_8h_source.html#l00256">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, and <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>.</p>

</div>
</div>
<a class="anchor" id="a99a5e169d935f5ace656b20733911d1a"></a><!-- doxytag: member="llvm::HexagonTargetLowering::getInlineAsmMemConstraint" ref="a99a5e169d935f5ace656b20733911d1a" args="(const std::string &amp;ConstraintCode) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#a99a5e169d935f5ace656b20733911d1a">llvm::HexagonTargetLowering::getInlineAsmMemConstraint</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::string &amp;&#160;</td>
          <td class="paramname"><em>ConstraintCode</em></td><td>)</td>
          <td> const<code> [inline, override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a3187e9da8ce576f4084d5ff4b3ef29ba">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="HexagonISelLowering_8h_source.html#l00185">185</a> of file <a class="el" href="HexagonISelLowering_8h_source.html">HexagonISelLowering.h</a>.</p>

<p>References <a class="el" href="InlineAsm_8h_source.html#l00245">llvm::InlineAsm::Constraint_o</a>, and <a class="el" href="InlineAsm_8h_source.html#l00246">llvm::InlineAsm::Constraint_v</a>.</p>

</div>
</div>
<a class="anchor" id="a391ef092ff421faccdfef4cb88424742"></a><!-- doxytag: member="llvm::HexagonTargetLowering::getPostIndexedAddressParts" ref="a391ef092ff421faccdfef4cb88424742" args="(SDNode *N, SDNode *Op, SDValue &amp;Base, SDValue &amp;Offset, ISD::MemIndexedMode &amp;AM, SelectionDAG &amp;DAG) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#a391ef092ff421faccdfef4cb88424742">HexagonTargetLowering::getPostIndexedAddressParts</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;&#160;</td>
          <td class="paramname"><em>AM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getPostIndexedAddressParts - returns true by value, base pointer and offset pointer and addressing mode by reference if this node can be combined with a load / store to form a post-indexed load / store. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#af5b4e842b91ce6dce0e96ea576ef8517">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l00701">701</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>References <a class="el" href="HexagonISelLowering_8cpp_source.html#l00663">getIndexedAddressParts()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00118">llvm::SDValue::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00233">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00684">Is_PostInc_S4_Offset()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02246">llvm::ISD::isSEXTLoad()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00362">llvm::AArch64DB::LD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::POST_DEC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00762">llvm::ISD::POST_INC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::SEXTLOAD</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00363">llvm::AArch64DB::ST</a>.</p>

</div>
</div>
<a class="anchor" id="a0891a67d5ca5e234a0e76eeedadce7a2"></a><!-- doxytag: member="llvm::HexagonTargetLowering::getRegForInlineAsmConstraint" ref="a0891a67d5ca5e234a0e76eeedadce7a2" args="(const TargetRegisterInfo *TRI, const std::string &amp;Constraint, MVT VT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * &gt; <a class="el" href="classllvm_1_1HexagonTargetLowering.html#a0891a67d5ca5e234a0e76eeedadce7a2">HexagonTargetLowering::getRegForInlineAsmConstraint</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::string &amp;&#160;</td>
          <td class="paramname"><em>Constraint</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Given a physical register constraint (e.g. </p>
<p>{edx}), return the register number and the register class for the register.</p>
<p>Given a register class constraint, like 'r', if this corresponds directly to an LLVM register class, return a register of 0 and the register class pointer.</p>
<p>This should only be used for C_Register constraints. On error, this returns a register number of 0 and a null register class pointer. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a148fcea95799150cb13b4878d8565bc5">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l02340">2340</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, and <a class="el" href="MachineValueType_8h_source.html#l00163">llvm::MVT::SimpleTy</a>.</p>

</div>
</div>
<a class="anchor" id="acb068b574756d6812cc5bd5359d420ca"></a><!-- doxytag: member="llvm::HexagonTargetLowering::getSetCCResultType" ref="acb068b574756d6812cc5bd5359d420ca" args="(LLVMContext &amp;C, EVT VT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1EVT.html">EVT</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#acb068b574756d6812cc5bd5359d420ca">llvm::HexagonTargetLowering::getSetCCResultType</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;&#160;</td>
          <td class="paramname"><em>Context</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the ValueType of the result of SETCC operations. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a6bae2f7f49a5438c150cbd4cbdda11f9">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="HexagonISelLowering_8h_source.html#l00168">168</a> of file <a class="el" href="HexagonISelLowering_8h_source.html">HexagonISelLowering.h</a>.</p>

<p>References <a class="el" href="ValueTypes_8h_source.html#l00225">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00070">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, and <a class="el" href="ValueTypes_8h_source.html#l00115">llvm::EVT::isVector()</a>.</p>

</div>
</div>
<a class="anchor" id="a8da8b6fe58e716d5bb94430b6f5600ce"></a><!-- doxytag: member="llvm::HexagonTargetLowering::getTargetNodeName" ref="a8da8b6fe58e716d5bb94430b6f5600ce" args="(unsigned Opcode) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * <a class="el" href="classllvm_1_1HexagonTargetLowering.html#a8da8b6fe58e716d5bb94430b6f5600ce">HexagonTargetLowering::getTargetNodeName</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This method returns the name of a target specific DAG node. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#afea1753e400871bd4dad3a44d26589e9">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l01713">1713</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>References <a class="el" href="HexagonISelLowering_8h_source.html#l00035">llvm::HexagonISD::ALLOCA</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00036">llvm::HexagonISD::ARGEXTEND</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00039">llvm::HexagonISD::AT_GOT</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00040">llvm::HexagonISD::AT_PCREL</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00048">llvm::HexagonISD::BARRIER</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00047">llvm::HexagonISD::BR_JT</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00044">llvm::HexagonISD::CALLR</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00042">llvm::HexagonISD::CALLv3</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00043">llvm::HexagonISD::CALLv3nr</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00053">llvm::HexagonISD::COMBINE</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00032">llvm::HexagonISD::CONST32</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00033">llvm::HexagonISD::CONST32_GP</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00050">llvm::HexagonISD::CP</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00085">llvm::HexagonISD::DCFETCH</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00084">llvm::HexagonISD::EH_RETURN</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00081">llvm::HexagonISD::EXTRACTU</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00082">llvm::HexagonISD::EXTRACTURP</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00034">llvm::HexagonISD::FCONST32</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00079">llvm::HexagonISD::INSERT</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00080">llvm::HexagonISD::INSERTRP</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00049">llvm::HexagonISD::JT</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00087">llvm::HexagonISD::OP_END</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00054">llvm::HexagonISD::PACKHL</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00038">llvm::HexagonISD::PIC_ADD</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00052">llvm::HexagonISD::POPCOUNT</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00046">llvm::HexagonISD::RET_FLAG</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00057">llvm::HexagonISD::SHUFFEB</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00058">llvm::HexagonISD::SHUFFEH</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00059">llvm::HexagonISD::SHUFFOB</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00060">llvm::HexagonISD::SHUFFOH</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00083">llvm::HexagonISD::TC_RETURN</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00069">llvm::HexagonISD::VCMPBEQ</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00070">llvm::HexagonISD::VCMPBGT</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00071">llvm::HexagonISD::VCMPBGTU</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00072">llvm::HexagonISD::VCMPHEQ</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00073">llvm::HexagonISD::VCMPHGT</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00074">llvm::HexagonISD::VCMPHGTU</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00075">llvm::HexagonISD::VCMPWEQ</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00076">llvm::HexagonISD::VCMPWGT</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00077">llvm::HexagonISD::VCMPWGTU</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00068">llvm::HexagonISD::VSHLH</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00067">llvm::HexagonISD::VSHLW</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00055">llvm::HexagonISD::VSPLATB</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00056">llvm::HexagonISD::VSPLATH</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00064">llvm::HexagonISD::VSRAH</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00063">llvm::HexagonISD::VSRAW</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00066">llvm::HexagonISD::VSRLH</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00065">llvm::HexagonISD::VSRLW</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00061">llvm::HexagonISD::VSXTBH</a>, and <a class="el" href="HexagonISelLowering_8h_source.html#l00062">llvm::HexagonISD::VSXTBW</a>.</p>

</div>
</div>
<a class="anchor" id="a51f4f21f2204e65ed03b70266c86777e"></a><!-- doxytag: member="llvm::HexagonTargetLowering::IsEligibleForTailCallOptimization" ref="a51f4f21f2204e65ed03b70266c86777e" args="(SDValue Callee, CallingConv::ID CalleeCC, bool isVarArg, bool isCalleeStructRet, bool isCallerStructRet, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, const SmallVectorImpl&lt; SDValue &gt; &amp;OutVals, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#a51f4f21f2204e65ed03b70266c86777e">HexagonTargetLowering::IsEligibleForTailCallOptimization</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Callee</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CalleeCC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isVarArg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isCalleeStructRet</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isCallerStructRet</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1OutputArg.html">ISD::OutputArg</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Outs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>OutVals</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ins</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>IsEligibleForTailCallOptimization - Check whether the call is eligible for tail call optimization. </p>
<p>Targets which want to do tail call optimization should implement this function. </p>

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l02408">2408</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>References <a class="el" href="Function_8h_source.html#l00172">llvm::Function::getCallingConv()</a>, <a class="el" href="MachineFunction_8h_source.html#l00160">llvm::MachineFunction::getFunction()</a>, and <a class="el" href="SelectionDAG_8h_source.html#l00283">llvm::SelectionDAG::getMachineFunction()</a>.</p>

<p>Referenced by <a class="el" href="HexagonISelLowering_8cpp_source.html#l00446">LowerCall()</a>.</p>

</div>
</div>
<a class="anchor" id="a180f878e7f33e93a15bfec86cde1fdc2"></a><!-- doxytag: member="llvm::HexagonTargetLowering::isFPImmLegal" ref="a180f878e7f33e93a15bfec86cde1fdc2" args="(const APFloat &amp;Imm, EVT VT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#a180f878e7f33e93a15bfec86cde1fdc2">HexagonTargetLowering::isFPImmLegal</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APFloat.html">APFloat</a> &amp;&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isFPImmLegal - Returns true if the target can instruction select the specified FP immediate natively. </p>
<p>If false, the legalizer will materialize the FP immediate as a load from a constant pool. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a36072d8d2e3e7ffbb69fbdad448fcad3">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l02369">2369</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>References <a class="el" href="HexagonSubtarget_8h_source.html#l00085">llvm::HexagonSubtarget::hasV5TOps()</a>.</p>

</div>
</div>
<a class="anchor" id="a5293c10585cb3c6d267c66653c59d37a"></a><!-- doxytag: member="llvm::HexagonTargetLowering::isLegalAddressingMode" ref="a5293c10585cb3c6d267c66653c59d37a" args="(const AddrMode &amp;AM, Type *Ty, unsigned AS) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#a5293c10585cb3c6d267c66653c59d37a">HexagonTargetLowering::isLegalAddressingMode</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">AddrMode</a> &amp;&#160;</td>
          <td class="paramname"><em>AM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname"><em>Ty</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>AS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isLegalAddressingMode - Return true if the addressing mode represented by AM is legal for this target, for a load/store of the specified type. </p>
<p>The type may be VoidTy, in which case only return true if the addressing mode is legal for a load/store of any legal type. TODO: Handle pre/postinc as well.</p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ac28e04d7334017b36b32a288fbf1b1f3">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l02375">2375</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>References <a class="el" href="TargetLowering_8h_source.html#l01447">llvm::TargetLoweringBase::AddrMode::BaseGV</a>, <a class="el" href="TargetLowering_8h_source.html#l01448">llvm::TargetLoweringBase::AddrMode::BaseOffs</a>, and <a class="el" href="TargetLowering_8h_source.html#l01450">llvm::TargetLoweringBase::AddrMode::Scale</a>.</p>

</div>
</div>
<a class="anchor" id="a2e266472b2d7351f92aa8a1d51d05fec"></a><!-- doxytag: member="llvm::HexagonTargetLowering::isLegalICmpImmediate" ref="a2e266472b2d7351f92aa8a1d51d05fec" args="(int64_t Imm) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#a2e266472b2d7351f92aa8a1d51d05fec">HexagonTargetLowering::isLegalICmpImmediate</a> </td>
          <td>(</td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Imm</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isLegalICmpImmediate - Return true if the specified immediate is legal icmp immediate, that is the target has icmp instructions which can compare a register against the immediate without having to materialize the immediate into a register. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a304fecea6880ee728da8efcc8186b222">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l02401">2401</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a217b5b16e1040a5ad5578bd59f60f62b"></a><!-- doxytag: member="llvm::HexagonTargetLowering::isTruncateFree" ref="a217b5b16e1040a5ad5578bd59f60f62b" args="(Type *Ty1, Type *Ty2) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#a217b5b16e1040a5ad5578bd59f60f62b">HexagonTargetLowering::isTruncateFree</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if it's free to truncate a value of type Ty1 to type Ty2. </p>
<p>e.g. On x86 it's free to truncate a i32 value in register EAX to i16 by referencing its sub-register AX. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a00856c52a5a67b38d8332c7842429153">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l01769">1769</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ValueTypes_8cpp_source.html#l00277">llvm::EVT::getEVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00203">llvm::EVT::getSimpleVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, and <a class="el" href="ValueTypes_8h_source.html#l00094">llvm::EVT::isSimple()</a>.</p>

</div>
</div>
<a class="anchor" id="ad8a821e221b81ea4fa8dc4653072ff1c"></a><!-- doxytag: member="llvm::HexagonTargetLowering::isTruncateFree" ref="ad8a821e221b81ea4fa8dc4653072ff1c" args="(EVT VT1, EVT VT2) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#a217b5b16e1040a5ad5578bd59f60f62b">HexagonTargetLowering::isTruncateFree</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ad50a6bb030ac7c8ee182db1ffbc0b155">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l01777">1777</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ValueTypes_8h_source.html#l00203">llvm::EVT::getSimpleVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, and <a class="el" href="ValueTypes_8h_source.html#l00094">llvm::EVT::isSimple()</a>.</p>

</div>
</div>
<a class="anchor" id="a93ea7764ac07bd81a1c3a59af9d34903"></a><!-- doxytag: member="llvm::HexagonTargetLowering::LowerATOMIC_FENCE" ref="a93ea7764ac07bd81a1c3a59af9d34903" args="(SDValue Op, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#a93ea7764ac07bd81a1c3a59af9d34903">HexagonTargetLowering::LowerATOMIC_FENCE</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l01221">1221</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>References <a class="el" href="HexagonISelLowering_8h_source.html#l00048">llvm::HexagonISD::BARRIER</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00877">llvm::SDValue::getOperand()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>.</p>

<p>Referenced by <a class="el" href="HexagonISelLowering_8cpp_source.html#l02279">LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a8eb3a23bfd99db10a5ee629002bcffbc"></a><!-- doxytag: member="llvm::HexagonTargetLowering::LowerBlockAddress" ref="a8eb3a23bfd99db10a5ee629002bcffbc" args="(SDValue Op, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#a8eb3a23bfd99db10a5ee629002bcffbc">HexagonTargetLowering::LowerBlockAddress</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l01260">1260</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>References <a class="el" href="HexagonISelLowering_8h_source.html#l00033">llvm::HexagonISD::CONST32_GP</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00877">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00507">llvm::SelectionDAG::getTargetBlockAddress()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>.</p>

<p>Referenced by <a class="el" href="HexagonISelLowering_8cpp_source.html#l02279">LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a75f83743bcd97b783b8350741bbf8e35"></a><!-- doxytag: member="llvm::HexagonTargetLowering::LowerBR_JT" ref="a75f83743bcd97b783b8350741bbf8e35" args="(SDValue Op, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#a75f83743bcd97b783b8350741bbf8e35">HexagonTargetLowering::LowerBR_JT</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l00791">791</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::ADD</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00047">llvm::HexagonISD::BR_JT</a>, <a class="el" href="Constants_8cpp_source.html#l01496">llvm::BlockAddress::get()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00117">llvm::MachineBasicBlock::getBasicBlock()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01128">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01534">llvm::JumpTableSDNode::getIndex()</a>, <a class="el" href="MachineFunction_8h_source.html#l00202">llvm::MachineFunction::getJumpTableInfo()</a>, <a class="el" href="MachineJumpTableInfo_8h_source.html#l00099">llvm::MachineJumpTableInfo::getJumpTables()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04975">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00283">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00877">llvm::SDValue::getOperand()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00877">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getTargetJumpTable()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00049">llvm::HexagonISD::JT</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00133">llvm::MachineBasicBlock::setHasAddressTaken()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SHL</a>.</p>

<p>Referenced by <a class="el" href="HexagonISelLowering_8cpp_source.html#l02279">LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="ac2dfd52f061a6631f300ce23076f8af1"></a><!-- doxytag: member="llvm::HexagonTargetLowering::LowerBUILD_VECTOR" ref="ac2dfd52f061a6631f300ce23076f8af1" args="(SDValue Op, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#ac2dfd52f061a6631f300ce23076f8af1">HexagonTargetLowering::LowerBUILD_VECTOR</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l01916">1916</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00474">llvm::ISD::BITCAST</a>, <a class="el" href="PDBTypes_8h_source.html#l00234">llvm::C</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00053">llvm::HexagonISD::COMBINE</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00977">createSplat()</a>, <a class="el" href="Casting_8h_source.html#l00285">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01128">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00118">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00567">llvm::SDNode::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00868">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00572">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01420">llvm::ConstantSDNode::getSExtValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00203">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00233">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06064">llvm::SelectionDAG::getTargetExtractSubreg()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00216">llvm::EVT::getVectorElementType()</a>, <a class="el" href="APInt_8h_source.html#l01301">llvm::APInt::getZExtValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00080">llvm::HexagonISD::INSERTRP</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06990">llvm::BuildVectorSDNode::isConstantSplat()</a>, <a class="el" href="MathExtras_8h_source.html#l00268">llvm::isInt&lt; 8 &gt;()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::OR</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00054">llvm::HexagonISD::PACKHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00166">llvm::ISD::UNDEF</a>, <a class="el" href="MachineValueType_8h_source.html#l00074">llvm::MVT::v2i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00080">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00075">llvm::MVT::v4i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00068">llvm::MVT::v4i8</a>.</p>

<p>Referenced by <a class="el" href="HexagonISelLowering_8cpp_source.html#l02279">LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a8bf369675e5b6f65ee56064965ee9ee6"></a><!-- doxytag: member="llvm::HexagonTargetLowering::LowerCall" ref="a8bf369675e5b6f65ee56064965ee9ee6" args="(TargetLowering::CallLoweringInfo &amp;CLI, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#a8bf369675e5b6f65ee56064965ee9ee6">HexagonTargetLowering::LowerCall</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">TargetLowering::CallLoweringInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>CLI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>InVals</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>LowerCall - Functions arguments are copied from virtual regs to (physical regs)/(stack frame), CALLSEQ_START and CALLSEQ_END are emitted. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#afba7b3e91d7691a2336080cc3f88b6f1">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l00446">446</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::ADD</a>, <a class="el" href="CallingConvLower_8h_source.html#l00038">llvm::CCValAssign::AExt</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00383">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="CallingConvLower_8h_source.html#l00045">llvm::CCValAssign::BCvt</a>, <a class="el" href="PDBTypes_8h_source.html#l00234">llvm::C</a>, <a class="el" href="TargetLowering_8h_source.html#l02284">llvm::TargetLowering::CallLoweringInfo::CallConv</a>, <a class="el" href="TargetLowering_8h_source.html#l02285">llvm::TargetLowering::CallLoweringInfo::Callee</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00042">llvm::HexagonISD::CALLv3</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00043">llvm::HexagonISD::CALLv3nr</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00177">CC_Hexagon()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00132">CC_Hexagon_VarArg()</a>, <a class="el" href="TargetLowering_8h_source.html#l02270">llvm::TargetLowering::CallLoweringInfo::Chain</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00343">CreateCopyOfByValArgument()</a>, <a class="el" href="TargetLowering_8h_source.html#l02287">llvm::TargetLowering::CallLoweringInfo::DAG</a>, <a class="el" href="Debug_8cpp_source.html#l00123">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00092">DEBUG</a>, <a class="el" href="TargetLowering_8h_source.html#l02288">llvm::TargetLowering::CallLoweringInfo::DL</a>, <a class="el" href="TargetLowering_8h_source.html#l02276">llvm::TargetLowering::CallLoweringInfo::DoesNotReturn</a>, <a class="el" href="SmallVector_8h_source.html#l00057">llvm::SmallVectorBase::empty()</a>, <a class="el" href="HexagonSelectionDAGInfo_8cpp_source.html#l00019">llvm::flag_aligned_memcpy</a>, <a class="el" href="CallingConvLower_8h_source.html#l00035">llvm::CCValAssign::Full</a>, <a class="el" href="MD5_8cpp_source.html#l00052">G</a>, <a class="el" href="SelectionDAG_8h_source.html#l00637">llvm::SelectionDAG::getCALLSEQ_END()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00628">llvm::SelectionDAG::getCALLSEQ_START()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01128">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00288">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00538">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00513">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="Function_8h_source.html#l00225">llvm::Function::getFnAttribute()</a>, <a class="el" href="MachineFunction_8h_source.html#l00195">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00160">llvm::MachineFunction::getFunction()</a>, <a class="el" href="Function_8cpp_source.html#l00227">llvm::Function::getFunctionType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01238">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00153">llvm::CCValAssign::getLocInfo()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00149">llvm::CCValAssign::getLocMemOffset()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00148">llvm::CCValAssign::getLocReg()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00151">llvm::CCValAssign::getLocVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00283">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00118">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="DerivedTypes_8h_source.html#l00136">llvm::FunctionType::getNumParams()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00877">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01722">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="HexagonSubtarget_8h_source.html#l00064">llvm::HexagonSubtarget::getRegisterInfo()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00459">llvm::MachinePointerInfo::getStack()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05029">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01487">llvm::SelectionDAG::getTargetExternalSymbol()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00458">llvm::SelectionDAG::getTargetGlobalAddress()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05478">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00115">llvm::MVT::Glue</a>, <a class="el" href="Function_8h_source.html#l00350">llvm::Function::hasStructRetAttr()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00105">llvm::MipsISD::Ins</a>, <a class="el" href="TargetLowering_8h_source.html#l02293">llvm::TargetLowering::CallLoweringInfo::Ins</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00076">llvm::ISD::ArgFlagsTy::isByVal()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l02408">IsEligibleForTailCallOptimization()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00144">llvm::CCValAssign::isMemLoc()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00143">llvm::CCValAssign::isRegLoc()</a>, <a class="el" href="TargetLowering_8h_source.html#l02281">llvm::TargetLowering::CallLoweringInfo::IsTailCall</a>, <a class="el" href="Function_8cpp_source.html#l00229">llvm::Function::isVarArg()</a>, <a class="el" href="TargetLowering_8h_source.html#l02274">llvm::TargetLowering::CallLoweringInfo::IsVarArg</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00414">LowerCallResult()</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="TargetLowering_8h_source.html#l02291">llvm::TargetLowering::CallLoweringInfo::Outs</a>, <a class="el" href="TargetLowering_8h_source.html#l02292">llvm::TargetLowering::CallLoweringInfo::OutVals</a>, <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike &gt;::push_back()</a>, <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00485">llvm::MachineFrameInfo::setHasTailCall()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00036">llvm::CCValAssign::SExt</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00377">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="SmallVector_8h_source.html#l00127">llvm::SmallVectorTemplateCommon&lt; T &gt;::size()</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00083">llvm::HexagonISD::TC_RETURN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00050">llvm::ISD::TokenFactor</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00380">llvm::ISD::ZERO_EXTEND</a>, and <a class="el" href="CallingConvLower_8h_source.html#l00037">llvm::CCValAssign::ZExt</a>.</p>

</div>
</div>
<a class="anchor" id="abba40b2075ed17e8d492b267474d66e1"></a><!-- doxytag: member="llvm::HexagonTargetLowering::LowerCallResult" ref="abba40b2075ed17e8d492b267474d66e1" args="(SDValue Chain, SDValue InFlag, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, SDLoc dl, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDValue &gt; &amp;InVals, const SmallVectorImpl&lt; SDValue &gt; &amp;OutVals, SDValue Callee) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#abba40b2075ed17e8d492b267474d66e1">HexagonTargetLowering::LowerCallResult</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>InFlag</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CallConv</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isVarArg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ins</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>InVals</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>OutVals</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Callee</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>LowerCallResult - Lower the result values of an ISD::CALL into the appropriate copies out of appropriate physical registers. </p>
<p>This assumes that Chain/InFlag are the input chain/flag to use, and that TheCall is the call being lowered. Returns a <a class="el" href="classllvm_1_1SDNode.html" title="Represents one node in the SelectionDAG.">SDNode</a> with the same number of values as the ISD::CALL. </p>

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l00414">414</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>References <a class="el" href="CallingConvLower_8cpp_source.html#l00156">llvm::CCState::AnalyzeCallResult()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00288">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00538">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00283">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getValue()</a>, <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike &gt;::push_back()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00263">RetCC_Hexagon()</a>, and <a class="el" href="SmallVector_8h_source.html#l00127">llvm::SmallVectorTemplateCommon&lt; T &gt;::size()</a>.</p>

<p>Referenced by <a class="el" href="HexagonISelLowering_8cpp_source.html#l00446">LowerCall()</a>.</p>

</div>
</div>
<a class="anchor" id="a033b87a68f042e5f6e0c5f834886cedc"></a><!-- doxytag: member="llvm::HexagonTargetLowering::LowerCONCAT_VECTORS" ref="a033b87a68f042e5f6e0c5f834886cedc" args="(SDValue Op, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#a033b87a68f042e5f6e0c5f834886cedc">HexagonTargetLowering::LowerCONCAT_VECTORS</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l02055">2055</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00474">llvm::ISD::BITCAST</a>, <a class="el" href="PDBTypes_8h_source.html#l00234">llvm::C</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00053">llvm::HexagonISD::COMBINE</a>, <a class="el" href="Casting_8h_source.html#l00285">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01128">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00874">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00877">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00203">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00233">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01419">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00080">llvm::HexagonISD::INSERTRP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SHL</a>, <a class="el" href="MachineValueType_8h_source.html#l00074">llvm::MVT::v2i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00068">llvm::MVT::v4i8</a>.</p>

<p>Referenced by <a class="el" href="HexagonISelLowering_8cpp_source.html#l02279">LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a16b246930c8a8f495fb32a13fad41b0b"></a><!-- doxytag: member="llvm::HexagonTargetLowering::LowerConstantPool" ref="a16b246930c8a8f495fb32a13fad41b0b" args="(SDValue Op, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#a16b246930c8a8f495fb32a13fad41b0b">HexagonTargetLowering::LowerConstantPool</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l01163">1163</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>References <a class="el" href="HexagonISelLowering_8h_source.html#l00050">llvm::HexagonISD::CP</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01591">llvm::ConstantPoolSDNode::getAlignment()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01575">llvm::ConstantPoolSDNode::getConstVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01580">llvm::ConstantPoolSDNode::getMachineCPVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00475">llvm::SelectionDAG::getTargetConstantPool()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l01571">llvm::ConstantPoolSDNode::isMachineConstantPoolEntry()</a>.</p>

<p>Referenced by <a class="el" href="HexagonISelLowering_8cpp_source.html#l02279">LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a635342a96c0ed25cc4b9a49ba19190a4"></a><!-- doxytag: member="llvm::HexagonTargetLowering::LowerCTPOP" ref="a635342a96c0ed25cc4b9a49ba19190a4" args="(SDValue Op, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#a635342a96c0ed25cc4b9a49ba19190a4">HexagonTargetLowering::LowerCTPOP</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l00998">998</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MathExtras_8h_source.html#l00449">llvm::countPopulation()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00877">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00052">llvm::HexagonISD::POPCOUNT</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00380">llvm::ISD::ZERO_EXTEND</a>.</p>

<p>Referenced by <a class="el" href="HexagonISelLowering_8cpp_source.html#l02279">LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a6e9a12233303b2d114d2f31c5fd42c38"></a><!-- doxytag: member="llvm::HexagonTargetLowering::LowerDYNAMIC_STACKALLOC" ref="a6e9a12233303b2d114d2f31c5fd42c38" args="(SDValue Op, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#a6e9a12233303b2d114d2f31c5fd42c38">HexagonTargetLowering::LowerDYNAMIC_STACKALLOC</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l00828">828</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInfo_8h_source.html#l00098">llvm::ARM_PROC::A</a>, <a class="el" href="AArch64ISelLowering_8cpp.html#a36d3f1f9ae335b43c09bf8805c25e192">Align()</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00035">llvm::HexagonISD::ALLOCA</a>, <a class="el" href="Debug_8cpp_source.html#l00123">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00092">DEBUG</a>, <a class="el" href="SelectionDAGDumper_8cpp_source.html#l00355">llvm::SDNode::dump()</a>, <a class="el" href="Casting_8h_source.html#l00285">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01128">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="HexagonSubtarget_8h_source.html#l00070">llvm::HexagonSubtarget::getFrameLowering()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00118">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00877">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01420">llvm::ConstantSDNode::getSExtValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05478">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="Compiler_8h_source.html#l00331">LLVM_FUNCTION_NAME</a>, and <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>.</p>

<p>Referenced by <a class="el" href="HexagonISelLowering_8cpp_source.html#l02279">LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="ad364b026139e1d9d2dec630b0581d75d"></a><!-- doxytag: member="llvm::HexagonTargetLowering::LowerEH_LABEL" ref="ad364b026139e1d9d2dec630b0581d75d" args="(SDValue Op, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#ad364b026139e1d9d2dec630b0581d75d">llvm::HexagonTargetLowering::LowerEH_LABEL</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a58e1646c50a546c672d83fe210016569"></a><!-- doxytag: member="llvm::HexagonTargetLowering::LowerEH_RETURN" ref="a58e1646c50a546c672d83fe210016569" args="(SDValue Op, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#a58e1646c50a546c672d83fe210016569">HexagonTargetLowering::LowerEH_RETURN</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l02252">2252</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::ADD</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00084">llvm::HexagonISD::EH_RETURN</a>, <a class="el" href="SelectionDAG_8h_source.html#l00513">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00256">llvm::MachineFunction::getInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01238">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00283">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00877">llvm::SDValue::getOperand()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00877">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01722">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05029">llvm::SelectionDAG::getStore()</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, and <a class="el" href="HexagonMachineFunctionInfo_8h_source.html#l00078">llvm::HexagonMachineFunctionInfo::setHasEHReturn()</a>.</p>

<p>Referenced by <a class="el" href="HexagonISelLowering_8cpp_source.html#l02279">LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a26516098b6c8feb6a2c6700bd5c6479c"></a><!-- doxytag: member="llvm::HexagonTargetLowering::LowerEXTRACT_VECTOR" ref="a26516098b6c8feb6a2c6700bd5c6479c" args="(SDValue Op, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#a26516098b6c8feb6a2c6700bd5c6479c">HexagonTargetLowering::LowerEXTRACT_VECTOR</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l02113">2113</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00474">llvm::ISD::BITCAST</a>, <a class="el" href="Casting_8h_source.html#l00285">llvm::dyn_cast()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00270">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00081">llvm::HexagonISD::EXTRACTU</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00082">llvm::HexagonISD::EXTRACTURP</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01128">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00868">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00877">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00203">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00233">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06064">llvm::SelectionDAG::getTargetExtractSubreg()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00216">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00225">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01419">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="ValueTypes_8h_source.html#l00115">llvm::EVT::isVector()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::MUL</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SHL</a>, <a class="el" href="MachineValueType_8h_source.html#l00080">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00075">llvm::MVT::v4i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00069">llvm::MVT::v8i8</a>, and <a class="el" href="ErlangGCPrinter_8cpp.html#a2ee26aa2a311452eade9497011b86343">X</a>.</p>

<p>Referenced by <a class="el" href="HexagonISelLowering_8cpp_source.html#l02279">LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="acc93222f5657efb65594af11bd98b50a"></a><!-- doxytag: member="llvm::HexagonTargetLowering::LowerFormalArguments" ref="acc93222f5657efb65594af11bd98b50a" args="(SDValue Chain, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, SDLoc dl, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#acc93222f5657efb65594af11bd98b50a">HexagonTargetLowering::LowerFormalArguments</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &gt; &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This hook must be implemented to lower the incoming (formal) arguments, described by the Ins array, into the specified DAG. </p>
<p>The implementation should fill in the InVals array with legal-type argument values, and return the resulting token chain value. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a61a86c0b371ee0d234518869e5d10ea8">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l00856">856</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00766">llvm::MachineRegisterInfo::addLiveIn()</a>, <a class="el" href="CallingConvLower_8cpp_source.html#l00069">llvm::CCState::AnalyzeFormalArguments()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00177">CC_Hexagon()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00544">llvm::MachineFrameInfo::CreateFixedObject()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="SmallVector_8h_source.html#l00057">llvm::SmallVectorBase::empty()</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::FrameIndex</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00115">llvm::ISD::ArgFlagsTy::getByValSize()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00288">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00538">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01336">llvm::SelectionDAG::getFrameIndex()</a>, <a class="el" href="MachineFunction_8h_source.html#l00195">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00256">llvm::MachineFunction::getInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04975">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00149">llvm::CCValAssign::getLocMemOffset()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00148">llvm::CCValAssign::getLocReg()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00151">llvm::CCValAssign::getLocVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00283">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineFunction_8h_source.html#l00188">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00465">llvm::MVT::getStoreSizeInBits()</a>, <a class="el" href="Hexagon_8h_source.html#l00027">HEXAGON_LRFP_SIZE</a>, <a class="el" href="Hexagon_8h_source.html#l00020">Hexagon_PointerSize</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00076">llvm::ISD::ArgFlagsTy::isByVal()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00144">llvm::CCValAssign::isMemLoc()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00143">llvm::CCValAssign::isRegLoc()</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike &gt;::push_back()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00050">llvm::ISD::TokenFactor</a>.</p>

</div>
</div>
<a class="anchor" id="ac39075ba3937a00223136216dc5c3883"></a><!-- doxytag: member="llvm::HexagonTargetLowering::LowerFRAMEADDR" ref="ac39075ba3937a00223136216dc5c3883" args="(SDValue Op, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#ac39075ba3937a00223136216dc5c3883">HexagonTargetLowering::LowerFRAMEADDR</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l01204">1204</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAG_8h_source.html#l00538">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00329">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="MachineFunction_8h_source.html#l00195">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00222">llvm::HexagonRegisterInfo::getFrameRegister()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04975">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00283">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00877">llvm::SDValue::getOperand()</a>, <a class="el" href="HexagonSubtarget_8h_source.html#l00064">llvm::HexagonSubtarget::getRegisterInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, and <a class="el" href="MachineFrameInfo_8h_source.html#l00301">llvm::MachineFrameInfo::setFrameAddressIsTaken()</a>.</p>

<p>Referenced by <a class="el" href="HexagonISelLowering_8cpp_source.html#l02279">LowerOperation()</a>, and <a class="el" href="HexagonISelLowering_8cpp_source.html#l01178">LowerRETURNADDR()</a>.</p>

</div>
</div>
<a class="anchor" id="ae76a759f613dea787ee513ece97b254e"></a><!-- doxytag: member="llvm::HexagonTargetLowering::LowerGLOBALADDRESS" ref="ae76a759f613dea787ee513ece97b254e" args="(SDValue Op, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#ae76a759f613dea787ee513ece97b254e">HexagonTargetLowering::LowerGLOBALADDRESS</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l01228">1228</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>References <a class="el" href="HexagonISelLowering_8h_source.html#l00032">llvm::HexagonISD::CONST32</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00033">llvm::HexagonISD::CONST32_GP</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00117">llvm::TargetMachine::getObjFileLowering()</a>, <a class="el" href="RuntimeDyld_8cpp_source.html#l00116">llvm::getOffset()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00877">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00458">llvm::SelectionDAG::getTargetGlobalAddress()</a>, <a class="el" href="TargetLowering_8h_source.html#l00163">llvm::TargetLoweringBase::getTargetMachine()</a>, and <a class="el" href="HexagonTargetObjectFile_8cpp_source.html#l00069">llvm::HexagonTargetObjectFile::IsGlobalInSmallSection()</a>.</p>

<p>Referenced by <a class="el" href="HexagonISelLowering_8cpp_source.html#l02279">LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a312e19db235dd1466533e1503a8c7ddc"></a><!-- doxytag: member="llvm::HexagonTargetLowering::LowerINLINEASM" ref="a312e19db235dd1466533e1503a8c7ddc" args="(SDValue Op, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#a312e19db235dd1466533e1503a8c7ddc">HexagonTargetLowering::LowerINLINEASM</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l00736">736</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineFunction_8h_source.html#l00256">llvm::MachineFunction::getInfo()</a>, <a class="el" href="InlineAsm_8h_source.html#l00311">llvm::InlineAsm::getKind()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00283">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00118">llvm::SDValue::getNode()</a>, <a class="el" href="InlineAsm_8h_source.html#l00332">llvm::InlineAsm::getNumOperandRegisters()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00567">llvm::SDNode::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00385">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00572">llvm::SDNode::getOperand()</a>, <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00217">llvm::HexagonRegisterInfo::getRARegister()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00454">getReg()</a>, <a class="el" href="HexagonSubtarget_8h_source.html#l00064">llvm::HexagonSubtarget::getRegisterInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00115">llvm::MVT::Glue</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00568">llvm::ISD::INLINEASM</a>, <a class="el" href="InlineAsm_8h_source.html#l00233">llvm::InlineAsm::Kind_Clobber</a>, <a class="el" href="InlineAsm_8h_source.html#l00234">llvm::InlineAsm::Kind_Imm</a>, <a class="el" href="InlineAsm_8h_source.html#l00235">llvm::InlineAsm::Kind_Mem</a>, <a class="el" href="InlineAsm_8h_source.html#l00231">llvm::InlineAsm::Kind_RegDef</a>, <a class="el" href="InlineAsm_8h_source.html#l00232">llvm::InlineAsm::Kind_RegDefEarlyClobber</a>, <a class="el" href="InlineAsm_8h_source.html#l00230">llvm::InlineAsm::Kind_RegUse</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, and <a class="el" href="InlineAsm_8h_source.html#l00213">llvm::InlineAsm::Op_FirstOperand</a>.</p>

<p>Referenced by <a class="el" href="HexagonISelLowering_8cpp_source.html#l02279">LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="aa7ce76dd777e8e91121cea55be5949e6"></a><!-- doxytag: member="llvm::HexagonTargetLowering::LowerINSERT_VECTOR" ref="aa7ce76dd777e8e91121cea55be5949e6" args="(SDValue Op, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#aa7ce76dd777e8e91121cea55be5949e6">HexagonTargetLowering::LowerINSERT_VECTOR</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l02187">2187</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00474">llvm::ISD::BITCAST</a>, <a class="el" href="PDBTypes_8h_source.html#l00234">llvm::C</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00053">llvm::HexagonISD::COMBINE</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01128">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00868">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00877">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00233">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00216">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00225">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00079">llvm::HexagonISD::INSERT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00264">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00080">llvm::HexagonISD::INSERTRP</a>, <a class="el" href="ValueTypes_8h_source.html#l00115">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::MUL</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::OR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SHL</a>.</p>

<p>Referenced by <a class="el" href="HexagonISelLowering_8cpp_source.html#l02279">LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a67aa34b2d4560078b21bcf8156d519be"></a><!-- doxytag: member="llvm::HexagonTargetLowering::LowerINTRINSIC_WO_CHAIN" ref="a67aa34b2d4560078b21bcf8156d519be" args="(SDValue Op, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#a67aa34b2d4560078b21bcf8156d519be">HexagonTargetLowering::LowerINTRINSIC_WO_CHAIN</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l00332">332</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>Referenced by <a class="el" href="HexagonISelLowering_8cpp_source.html#l02279">LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a7704f87a902f84abcf15ca08c8976b47"></a><!-- doxytag: member="llvm::HexagonTargetLowering::LowerLOAD" ref="a7704f87a902f84abcf15ca08c8976b47" args="(SDValue Op, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#a7704f87a902f84abcf15ca08c8976b47">HexagonTargetLowering::LowerLOAD</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l01077">1077</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00474">llvm::ISD::BITCAST</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00053">llvm::HexagonISD::COMBINE</a>, <a class="el" href="PDBTypes_8h_source.html#l00374">llvm::DL</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00104">llvm::MipsISD::Ext</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01113">llvm::MemSDNode::getAlignment()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01945">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01170">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01128">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01941">llvm::LoadSDNode::getExtensionType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04996">llvm::SelectionDAG::getExtLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04975">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04785">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00877">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01128">llvm::MemSDNode::isInvariant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01127">llvm::MemSDNode::isNonTemporal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::MemSDNode::isVolatile()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="LoadCombine_8cpp_source.html#l00278">Loads</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00778">llvm::ISD::NON_EXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00050">llvm::ISD::TokenFactor</a>, <a class="el" href="MachineValueType_8h_source.html#l00075">llvm::MVT::v4i16</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00781">llvm::ISD::ZEXTLOAD</a>.</p>

<p>Referenced by <a class="el" href="HexagonISelLowering_8cpp_source.html#l02279">LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a67a8bd92219eb4fc0abad165a1019a10"></a><!-- doxytag: member="llvm::HexagonTargetLowering::LowerOperation" ref="a67a8bd92219eb4fc0abad165a1019a10" args="(SDValue Op, SelectionDAG &amp;DAG) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#a67a8bd92219eb4fc0abad165a1019a10">HexagonTargetLowering::LowerOperation</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This callback is invoked for operations that are unsupported by the target, which are registered to use 'custom' lowering, and whose defined values are all legal. </p>
<p>If the target has no operations that require custom lowering, it need not implement this. The default implementation of this aborts. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#ac1d2fe9f694b72600728e7d31fc11b7c">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l02279">2279</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00655">llvm::ISD::ATOMIC_FENCE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00063">llvm::ISD::BlockAddress</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00539">llvm::ISD::BR_JT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00259">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00276">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00063">llvm::ISD::ConstantPool</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00332">llvm::ISD::CTPOP</a>, <a class="el" href="SelectionDAGDumper_8cpp_source.html#l00617">llvm::SDNode::dumpr()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00524">llvm::ISD::DYNAMIC_STACKALLOC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00094">llvm::ISD::EH_RETURN</a>, <a class="el" href="raw__ostream_8cpp_source.html#l00729">llvm::errs()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00289">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00270">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00073">llvm::ISD::FRAMEADDR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00118">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00868">llvm::SDValue::getOpcode()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::GlobalAddress</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00568">llvm::ISD::INLINEASM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00284">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00264">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00139">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::LOAD</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l01221">LowerATOMIC_FENCE()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l01260">LowerBlockAddress()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00791">LowerBR_JT()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l01916">LowerBUILD_VECTOR()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l02055">LowerCONCAT_VECTORS()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l01163">LowerConstantPool()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00998">LowerCTPOP()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00828">LowerDYNAMIC_STACKALLOC()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l02252">LowerEH_RETURN()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l02113">LowerEXTRACT_VECTOR()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l01204">LowerFRAMEADDR()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l01228">LowerGLOBALADDRESS()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00736">LowerINLINEASM()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l02187">LowerINSERT_VECTOR()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00332">LowerINTRINSIC_WO_CHAIN()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l01077">LowerLOAD()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l01178">LowerRETURNADDR()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l01009">LowerSETCC()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00964">LowerVASTART()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l01860">LowerVECTOR_SHIFT()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l01800">LowerVECTOR_SHUFFLE()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l01058">LowerVSELECT()</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00030">llvm::HexagonISD::OP_BEGIN</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00087">llvm::HexagonISD::OP_END</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00073">llvm::ISD::RETURNADDR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00362">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00604">llvm::ISD::VASTART</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00298">llvm::ISD::VECTOR_SHUFFLE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00348">llvm::ISD::VSELECT</a>.</p>

</div>
</div>
<a class="anchor" id="adde9d8457889a2472ff2ed1f87c5dc77"></a><!-- doxytag: member="llvm::HexagonTargetLowering::LowerReturn" ref="adde9d8457889a2472ff2ed1f87c5dc77" args="(SDValue Chain, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, const SmallVectorImpl&lt; SDValue &gt; &amp;OutVals, SDLoc dl, SelectionDAG &amp;DAG) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#adde9d8457889a2472ff2ed1f87c5dc77">HexagonTargetLowering::LowerReturn</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1OutputArg.html">ISD::OutputArg</a> &gt; &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This hook must be implemented to lower outgoing return values, described by the Outs array, into the specified DAG. </p>
<p>The implementation should return the resulting token chain value. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#aa25d9e6f6f399d943cb1c47c8e99efc1">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l00359">359</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>References <a class="el" href="CallingConvLower_8cpp_source.html#l00102">llvm::CCState::AnalyzeReturn()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00288">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00513">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00148">llvm::CCValAssign::getLocReg()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00151">llvm::CCValAssign::getLocVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00283">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00118">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01722">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00046">llvm::HexagonISD::RET_FLAG</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00263">RetCC_Hexagon()</a>, and <a class="el" href="SmallVector_8h_source.html#l00127">llvm::SmallVectorTemplateCommon&lt; T &gt;::size()</a>.</p>

</div>
</div>
<a class="anchor" id="a8bc8b011d438fc2243dd1eface0e8d0f"></a><!-- doxytag: member="llvm::HexagonTargetLowering::LowerRETURNADDR" ref="a8bc8b011d438fc2243dd1eface0e8d0f" args="(SDValue Op, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#a8bc8b011d438fc2243dd1eface0e8d0f">HexagonTargetLowering::LowerRETURNADDR</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l01178">1178</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::ADD</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00431">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01128">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00538">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00329">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="MachineFunction_8h_source.html#l00195">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04975">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00283">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00877">llvm::SDValue::getOperand()</a>, <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00217">llvm::HexagonRegisterInfo::getRARegister()</a>, <a class="el" href="TargetLowering_8h_source.html#l00375">llvm::TargetLoweringBase::getRegClassFor()</a>, <a class="el" href="HexagonSubtarget_8h_source.html#l00064">llvm::HexagonSubtarget::getRegisterInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l01204">LowerFRAMEADDR()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00307">llvm::MachineFrameInfo::setReturnAddressIsTaken()</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l02820">llvm::TargetLowering::verifyReturnAddressArgumentIsConstant()</a>.</p>

<p>Referenced by <a class="el" href="HexagonISelLowering_8cpp_source.html#l02279">LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a4c62cd8fcd235e5ad764d265007c0039"></a><!-- doxytag: member="llvm::HexagonTargetLowering::LowerSETCC" ref="a4c62cd8fcd235e5ad764d265007c0039" args="(SDValue Op, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#a4c62cd8fcd235e5ad764d265007c0039">HexagonTargetLowering::LowerSETCC</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l01009">1009</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>References <a class="el" href="PDBTypes_8h_source.html#l00234">llvm::C</a>, <a class="el" href="Casting_8h_source.html#l00285">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01418">llvm::ConstantSDNode::getAPIntValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00877">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="APInt_8h_source.html#l00317">llvm::APInt::isNegative()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00987">isSExtFree()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00834">llvm::ISD::isSignedIntSetCC()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00840">llvm::ISD::isUnsignedIntSetCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00115">llvm::EVT::isVector()</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00276">llvm::PPCISD::SC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00362">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00821">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00826">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00377">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="MachineValueType_8h_source.html#l00059">llvm::MVT::v2i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00074">llvm::MVT::v2i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00080">llvm::MVT::v2i32</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00380">llvm::ISD::ZERO_EXTEND</a>.</p>

<p>Referenced by <a class="el" href="HexagonISelLowering_8cpp_source.html#l02279">LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a6ffe1c6746830cf1a7f7c89ba323ebb6"></a><!-- doxytag: member="llvm::HexagonTargetLowering::LowerVASTART" ref="a6ffe1c6746830cf1a7f7c89ba323ebb6" args="(SDValue Op, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#a6ffe1c6746830cf1a7f7c89ba323ebb6">HexagonTargetLowering::LowerVASTART</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l00964">964</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAG_8cpp_source.html#l01336">llvm::SelectionDAG::getFrameIndex()</a>, <a class="el" href="MachineFunction_8h_source.html#l00256">llvm::MachineFunction::getInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00283">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00877">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05029">llvm::SelectionDAG::getStore()</a>, <a class="el" href="HexagonMachineFunctionInfo_8h_source.html#l00058">llvm::HexagonMachineFunctionInfo::getVarArgsFrameIndex()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>.</p>

<p>Referenced by <a class="el" href="HexagonISelLowering_8cpp_source.html#l02279">LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a4e2226a5952cfc9e8829098a50772730"></a><!-- doxytag: member="llvm::HexagonTargetLowering::LowerVSELECT" ref="a4e2226a5952cfc9e8829098a50772730" args="(SDValue Op, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#a4e2226a5952cfc9e8829098a50772730">HexagonTargetLowering::LowerVSELECT</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l01058">1058</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>References <a class="el" href="PDBTypes_8h_source.html#l00374">llvm::DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00877">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00386">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00074">llvm::MVT::v2i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00080">llvm::MVT::v2i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00348">llvm::ISD::VSELECT</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00380">llvm::ISD::ZERO_EXTEND</a>.</p>

<p>Referenced by <a class="el" href="HexagonISelLowering_8cpp_source.html#l02279">LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a0d7fa403a28e6377fe2a489acf3373aa"></a><!-- doxytag: member="llvm::HexagonTargetLowering::mayBeEmittedAsTailCall" ref="a0d7fa403a28e6377fe2a489acf3373aa" args="(CallInst *CI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#a0d7fa403a28e6377fe2a489acf3373aa">HexagonTargetLowering::mayBeEmittedAsTailCall</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CallInst.html">CallInst</a> *&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if the target may be able emit the call instruction as a tail call. </p>
<p>This is used by optimization passes to determine if it's profitable to duplicate return instructions to enable tailcall optimization. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a70ecdf9b6b563848696f64eb03dc3105">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l00398">398</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>References <a class="el" href="Function_8h_source.html#l00225">llvm::Function::getFnAttribute()</a>, <a class="el" href="Instruction_8h_source.html#l00072">llvm::Instruction::getParent()</a>, <a class="el" href="BasicBlock_8h_source.html#l00111">llvm::BasicBlock::getParent()</a>, and <a class="el" href="Instructions_8h_source.html#l01417">llvm::CallInst::isTailCall()</a>.</p>

</div>
</div>
<a class="anchor" id="a76fc72f69129ce8a13390fbb4203eaa5"></a><!-- doxytag: member="llvm::HexagonTargetLowering::shouldExpandBuildVectorWithShuffles" ref="a76fc72f69129ce8a13390fbb4203eaa5" args="(EVT VT, unsigned DefinedValues) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1HexagonTargetLowering.html#a76fc72f69129ce8a13390fbb4203eaa5">HexagonTargetLowering::shouldExpandBuildVectorWithShuffles</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefinedValues</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ad21304694d608d6106b8163526e06cba">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="HexagonISelLowering_8cpp_source.html#l01786">1786</a> of file <a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ValueTypes_8h_source.html#l00233">llvm::EVT::getSizeInBits()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00216">llvm::EVT::getVectorElementType()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="HexagonISelLowering_8h_source.html">HexagonISelLowering.h</a></li>
<li><a class="el" href="HexagonISelLowering_8cpp_source.html">HexagonISelLowering.cpp</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 2 2015 04:41:10 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
