Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Dec  1 09:53:54 2023
| Host         : yoda running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file soc_lite_top_timing_summary_routed.rpt -pb soc_lite_top_timing_summary_routed.pb -rpx soc_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_lite_top
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-9   Warning   Unknown CDC Logic                                                                                      1           
TIMING-10  Warning   Missing property on synchronizer                                                                       1           
TIMING-16  Warning   Large setup violation                                                                                  1000        
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  2           
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name                                                 1           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source                                                 1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (15)
6. checking no_output_delay (71)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (71)
--------------------------------
 There are 71 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.646    -2025.979                   1103                73357        0.103        0.000                      0                73357        3.000        0.000                       0                  9736  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll   {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll    {0.000 10.000}     20.000          50.000          
  timer_clk_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                     7.845        0.000                       0                     3  
  cpu_clk_clk_pll         -2.646    -2025.979                   1103                73291        0.103        0.000                      0                73291        8.750        0.000                       0                  9631  
  timer_clk_clk_pll        5.457        0.000                      0                   66        0.156        0.000                      0                   66        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             timer_clk_clk_pll  cpu_clk_clk_pll    
(none)             cpu_clk_clk_pll    timer_clk_clk_pll  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)            clkfbout_clk_pll                    
(none)            cpu_clk_clk_pll                     
(none)                              cpu_clk_clk_pll   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :         1103  Failing Endpoints,  Worst Slack       -2.646ns,  Total Violation    -2025.979ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.646ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_3/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        22.203ns  (logic 4.680ns (21.078%)  route 17.523ns (78.922%))
  Logic Levels:           22  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=3 RAMS64E=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.940ns = ( 18.060 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.627    -2.341    cpu/cpu_clk
    SLICE_X81Y122        FDSE                                         r  cpu/pc_reg[2]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y122        FDSE (Prop_fdse_C_Q)         0.456    -1.885 r  cpu/pc_reg[2]_replica_3/Q
                         net (fo=864, routed)         1.878    -0.007    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/A0
    SLICE_X88Y121        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.117 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.117    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/OD
    SLICE_X88Y121        MUXF7 (Prop_muxf7_I0_O)      0.241     0.358 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/F7.B/O
                         net (fo=1, routed)           0.000     0.358    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/O0
    SLICE_X88Y121        MUXF8 (Prop_muxf8_I0_O)      0.098     0.456 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/F8/O
                         net (fo=1, routed)           2.464     2.920    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25_n_0
    SLICE_X61Y150        LUT6 (Prop_lut6_I1_O)        0.319     3.239 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     3.239    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_21_n_0
    SLICE_X61Y150        MUXF7 (Prop_muxf7_I0_O)      0.238     3.477 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.477    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_9_n_0
    SLICE_X61Y150        MUXF8 (Prop_muxf8_I0_O)      0.104     3.581 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_3/O
                         net (fo=1, routed)           1.192     4.773    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_3_n_0
    SLICE_X61Y166        LUT6 (Prop_lut6_I3_O)        0.316     5.089 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0/O
                         net (fo=33, routed)          0.770     5.859    cpu/u_regfile/spo[25]
    SLICE_X59Y161        LUT4 (Prop_lut4_I3_O)        0.124     5.983 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           1.311     7.293    u_confreg/led_data_reg[15]_1
    SLICE_X57Y170        LUT6 (Prop_lut6_I3_O)        0.124     7.417 f  u_confreg/data_ram_i_66/O
                         net (fo=17, routed)          1.213     8.631    cpu/u_regfile/led_data_reg[15]
    SLICE_X53Y170        LUT5 (Prop_lut5_I1_O)        0.124     8.755 f  cpu/u_regfile/data_ram_i_65/O
                         net (fo=69, routed)          1.243     9.998    cpu/u_regfile/data_ram_i_65_n_0
    SLICE_X47Y169        LUT6 (Prop_lut6_I1_O)        0.124    10.122 r  cpu/u_regfile/data_ram_i_74/O
                         net (fo=9, routed)           0.166    10.288    cpu/u_regfile/alu_src2[0]
    SLICE_X47Y169        LUT2 (Prop_lut2_I1_O)        0.124    10.412 r  cpu/u_regfile/data_ram_i_180/O
                         net (fo=1, routed)           0.324    10.735    cpu/u_regfile/u_alu/adder_b[0]
    SLICE_X49Y170        CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    11.319 r  cpu/u_regfile/data_ram_i_168/O[2]
                         net (fo=1, routed)           0.745    12.065    cpu/u_regfile/data_ram_i_168_n_5
    SLICE_X43Y173        LUT6 (Prop_lut6_I1_O)        0.302    12.367 r  cpu/u_regfile/data_ram_i_111/O
                         net (fo=1, routed)           1.007    13.373    cpu/u_regfile/data_ram_i_111_n_0
    SLICE_X43Y185        LUT6 (Prop_lut6_I2_O)        0.124    13.497 r  cpu/u_regfile/data_ram_i_64/O
                         net (fo=1, routed)           0.463    13.960    cpu/u_regfile/data_ram_i_64_n_0
    SLICE_X49Y185        LUT5 (Prop_lut5_I4_O)        0.124    14.084 r  cpu/u_regfile/data_ram_i_10/O
                         net (fo=524, routed)         1.784    15.868    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/A0
    SLICE_X56Y189        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    15.992 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.992    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/OD
    SLICE_X56Y189        MUXF7 (Prop_muxf7_I0_O)      0.241    16.233 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/F7.B/O
                         net (fo=1, routed)           0.000    16.233    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/O0
    SLICE_X56Y189        MUXF8 (Prop_muxf8_I0_O)      0.098    16.331 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/F8/O
                         net (fo=1, routed)           0.958    17.289    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1_n_0
    SLICE_X47Y191        LUT6 (Prop_lut6_I5_O)        0.319    17.608 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_comp_1/O
                         net (fo=1, routed)           0.609    18.217    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_0[1]
    SLICE_X47Y183        LUT4 (Prop_lut4_I1_O)        0.124    18.341 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_20_comp/O
                         net (fo=1, routed)           0.441    18.781    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_20_n_0
    SLICE_X49Y183        LUT6 (Prop_lut6_I5_O)        0.124    18.905 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.957    19.862    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X48Y170        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.530    18.060    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X48Y170        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.498    17.561    
                         clock uncertainty           -0.087    17.474    
    SLICE_X48Y170        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.216    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.216    
                         arrival time                         -19.862    
  -------------------------------------------------------------------
                         slack                                 -2.646    

Slack (VIOLATED) :        -2.634ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_3/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_30_31/DP/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        22.038ns  (logic 4.680ns (21.236%)  route 17.358ns (78.764%))
  Logic Levels:           22  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=3 MUXF8=3 RAMS64E=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( 18.056 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.627    -2.341    cpu/cpu_clk
    SLICE_X81Y122        FDSE                                         r  cpu/pc_reg[2]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y122        FDSE (Prop_fdse_C_Q)         0.456    -1.885 r  cpu/pc_reg[2]_replica_3/Q
                         net (fo=864, routed)         1.878    -0.007    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/A0
    SLICE_X88Y121        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.117 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.117    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/OD
    SLICE_X88Y121        MUXF7 (Prop_muxf7_I0_O)      0.241     0.358 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/F7.B/O
                         net (fo=1, routed)           0.000     0.358    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/O0
    SLICE_X88Y121        MUXF8 (Prop_muxf8_I0_O)      0.098     0.456 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/F8/O
                         net (fo=1, routed)           2.464     2.920    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25_n_0
    SLICE_X61Y150        LUT6 (Prop_lut6_I1_O)        0.319     3.239 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     3.239    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_21_n_0
    SLICE_X61Y150        MUXF7 (Prop_muxf7_I0_O)      0.238     3.477 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.477    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_9_n_0
    SLICE_X61Y150        MUXF8 (Prop_muxf8_I0_O)      0.104     3.581 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_3/O
                         net (fo=1, routed)           1.192     4.773    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_3_n_0
    SLICE_X61Y166        LUT6 (Prop_lut6_I3_O)        0.316     5.089 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0/O
                         net (fo=33, routed)          0.770     5.859    cpu/u_regfile/spo[25]
    SLICE_X59Y161        LUT4 (Prop_lut4_I3_O)        0.124     5.983 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           1.311     7.293    u_confreg/led_data_reg[15]_1
    SLICE_X57Y170        LUT6 (Prop_lut6_I3_O)        0.124     7.417 f  u_confreg/data_ram_i_66/O
                         net (fo=17, routed)          1.213     8.631    cpu/u_regfile/led_data_reg[15]
    SLICE_X53Y170        LUT5 (Prop_lut5_I1_O)        0.124     8.755 f  cpu/u_regfile/data_ram_i_65/O
                         net (fo=69, routed)          1.243     9.998    cpu/u_regfile/data_ram_i_65_n_0
    SLICE_X47Y169        LUT6 (Prop_lut6_I1_O)        0.124    10.122 r  cpu/u_regfile/data_ram_i_74/O
                         net (fo=9, routed)           0.166    10.288    cpu/u_regfile/alu_src2[0]
    SLICE_X47Y169        LUT2 (Prop_lut2_I1_O)        0.124    10.412 r  cpu/u_regfile/data_ram_i_180/O
                         net (fo=1, routed)           0.324    10.735    cpu/u_regfile/u_alu/adder_b[0]
    SLICE_X49Y170        CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    11.319 r  cpu/u_regfile/data_ram_i_168/O[2]
                         net (fo=1, routed)           0.745    12.065    cpu/u_regfile/data_ram_i_168_n_5
    SLICE_X43Y173        LUT6 (Prop_lut6_I1_O)        0.302    12.367 r  cpu/u_regfile/data_ram_i_111/O
                         net (fo=1, routed)           1.007    13.373    cpu/u_regfile/data_ram_i_111_n_0
    SLICE_X43Y185        LUT6 (Prop_lut6_I2_O)        0.124    13.497 r  cpu/u_regfile/data_ram_i_64/O
                         net (fo=1, routed)           0.463    13.960    cpu/u_regfile/data_ram_i_64_n_0
    SLICE_X49Y185        LUT5 (Prop_lut5_I4_O)        0.124    14.084 r  cpu/u_regfile/data_ram_i_10/O
                         net (fo=524, routed)         1.989    16.073    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/A0
    SLICE_X62Y186        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    16.197 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.197    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/OD
    SLICE_X62Y186        MUXF7 (Prop_muxf7_I0_O)      0.241    16.438 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/F7.B/O
                         net (fo=1, routed)           0.000    16.438    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/O0
    SLICE_X62Y186        MUXF8 (Prop_muxf8_I0_O)      0.098    16.536 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/F8/O
                         net (fo=1, routed)           0.994    17.530    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30_n_0
    SLICE_X55Y180        LUT6 (Prop_lut6_I5_O)        0.319    17.849 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0/O
                         net (fo=1, routed)           0.457    18.306    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_0[30]
    SLICE_X49Y180        LUT3 (Prop_lut3_I2_O)        0.124    18.430 f  cpu/u_regfile/rf_reg_r1_0_31_30_31_i_5/O
                         net (fo=1, routed)           0.564    18.994    cpu/u_alu/rf_reg_r2_0_31_30_31_3
    SLICE_X47Y180        LUT6 (Prop_lut6_I5_O)        0.124    19.118 r  cpu/u_alu/rf_reg_r1_0_31_30_31_i_1/O
                         net (fo=4, routed)           0.578    19.697    cpu/u_regfile/rf_reg_r2_0_31_30_31/D
    SLICE_X46Y173        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_30_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.526    18.056    cpu/u_regfile/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X46Y173        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_30_31/DP/CLK
                         clock pessimism             -0.498    17.557    
                         clock uncertainty           -0.087    17.470    
    SLICE_X46Y173        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407    17.063    cpu/u_regfile/rf_reg_r2_0_31_30_31/DP
  -------------------------------------------------------------------
                         required time                         17.063    
                         arrival time                         -19.697    
  -------------------------------------------------------------------
                         slack                                 -2.634    

Slack (VIOLATED) :        -2.605ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_3/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        22.162ns  (logic 4.680ns (21.117%)  route 17.482ns (78.883%))
  Logic Levels:           22  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=3 RAMS64E=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.940ns = ( 18.060 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.627    -2.341    cpu/cpu_clk
    SLICE_X81Y122        FDSE                                         r  cpu/pc_reg[2]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y122        FDSE (Prop_fdse_C_Q)         0.456    -1.885 r  cpu/pc_reg[2]_replica_3/Q
                         net (fo=864, routed)         1.878    -0.007    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/A0
    SLICE_X88Y121        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.117 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.117    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/OD
    SLICE_X88Y121        MUXF7 (Prop_muxf7_I0_O)      0.241     0.358 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/F7.B/O
                         net (fo=1, routed)           0.000     0.358    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/O0
    SLICE_X88Y121        MUXF8 (Prop_muxf8_I0_O)      0.098     0.456 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/F8/O
                         net (fo=1, routed)           2.464     2.920    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25_n_0
    SLICE_X61Y150        LUT6 (Prop_lut6_I1_O)        0.319     3.239 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     3.239    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_21_n_0
    SLICE_X61Y150        MUXF7 (Prop_muxf7_I0_O)      0.238     3.477 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.477    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_9_n_0
    SLICE_X61Y150        MUXF8 (Prop_muxf8_I0_O)      0.104     3.581 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_3/O
                         net (fo=1, routed)           1.192     4.773    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_3_n_0
    SLICE_X61Y166        LUT6 (Prop_lut6_I3_O)        0.316     5.089 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0/O
                         net (fo=33, routed)          0.770     5.859    cpu/u_regfile/spo[25]
    SLICE_X59Y161        LUT4 (Prop_lut4_I3_O)        0.124     5.983 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           1.311     7.293    u_confreg/led_data_reg[15]_1
    SLICE_X57Y170        LUT6 (Prop_lut6_I3_O)        0.124     7.417 f  u_confreg/data_ram_i_66/O
                         net (fo=17, routed)          1.213     8.631    cpu/u_regfile/led_data_reg[15]
    SLICE_X53Y170        LUT5 (Prop_lut5_I1_O)        0.124     8.755 f  cpu/u_regfile/data_ram_i_65/O
                         net (fo=69, routed)          1.243     9.998    cpu/u_regfile/data_ram_i_65_n_0
    SLICE_X47Y169        LUT6 (Prop_lut6_I1_O)        0.124    10.122 r  cpu/u_regfile/data_ram_i_74/O
                         net (fo=9, routed)           0.166    10.288    cpu/u_regfile/alu_src2[0]
    SLICE_X47Y169        LUT2 (Prop_lut2_I1_O)        0.124    10.412 r  cpu/u_regfile/data_ram_i_180/O
                         net (fo=1, routed)           0.324    10.735    cpu/u_regfile/u_alu/adder_b[0]
    SLICE_X49Y170        CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    11.319 r  cpu/u_regfile/data_ram_i_168/O[2]
                         net (fo=1, routed)           0.745    12.065    cpu/u_regfile/data_ram_i_168_n_5
    SLICE_X43Y173        LUT6 (Prop_lut6_I1_O)        0.302    12.367 r  cpu/u_regfile/data_ram_i_111/O
                         net (fo=1, routed)           1.007    13.373    cpu/u_regfile/data_ram_i_111_n_0
    SLICE_X43Y185        LUT6 (Prop_lut6_I2_O)        0.124    13.497 r  cpu/u_regfile/data_ram_i_64/O
                         net (fo=1, routed)           0.463    13.960    cpu/u_regfile/data_ram_i_64_n_0
    SLICE_X49Y185        LUT5 (Prop_lut5_I4_O)        0.124    14.084 r  cpu/u_regfile/data_ram_i_10/O
                         net (fo=524, routed)         1.784    15.868    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/A0
    SLICE_X56Y189        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    15.992 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.992    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/OD
    SLICE_X56Y189        MUXF7 (Prop_muxf7_I0_O)      0.241    16.233 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/F7.B/O
                         net (fo=1, routed)           0.000    16.233    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/O0
    SLICE_X56Y189        MUXF8 (Prop_muxf8_I0_O)      0.098    16.331 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/F8/O
                         net (fo=1, routed)           0.958    17.289    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1_n_0
    SLICE_X47Y191        LUT6 (Prop_lut6_I5_O)        0.319    17.608 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_comp_1/O
                         net (fo=1, routed)           0.609    18.217    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_0[1]
    SLICE_X47Y183        LUT4 (Prop_lut4_I1_O)        0.124    18.341 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_20_comp/O
                         net (fo=1, routed)           0.441    18.781    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_20_n_0
    SLICE_X49Y183        LUT6 (Prop_lut6_I5_O)        0.124    18.905 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.916    19.821    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X46Y170        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.530    18.060    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X46Y170        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.498    17.561    
                         clock uncertainty           -0.087    17.474    
    SLICE_X46Y170        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.216    cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.216    
                         arrival time                         -19.822    
  -------------------------------------------------------------------
                         slack                                 -2.605    

Slack (VIOLATED) :        -2.571ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_3/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.847ns  (logic 4.627ns (21.179%)  route 17.220ns (78.821%))
  Logic Levels:           23  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( 18.054 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.627    -2.341    cpu/cpu_clk
    SLICE_X81Y122        FDSE                                         r  cpu/pc_reg[2]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y122        FDSE (Prop_fdse_C_Q)         0.456    -1.885 r  cpu/pc_reg[2]_replica_3/Q
                         net (fo=864, routed)         1.878    -0.007    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/A0
    SLICE_X88Y121        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.117 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.117    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/OD
    SLICE_X88Y121        MUXF7 (Prop_muxf7_I0_O)      0.241     0.358 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/F7.B/O
                         net (fo=1, routed)           0.000     0.358    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/O0
    SLICE_X88Y121        MUXF8 (Prop_muxf8_I0_O)      0.098     0.456 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/F8/O
                         net (fo=1, routed)           2.464     2.920    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25_n_0
    SLICE_X61Y150        LUT6 (Prop_lut6_I1_O)        0.319     3.239 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     3.239    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_21_n_0
    SLICE_X61Y150        MUXF7 (Prop_muxf7_I0_O)      0.238     3.477 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.477    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_9_n_0
    SLICE_X61Y150        MUXF8 (Prop_muxf8_I0_O)      0.104     3.581 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_3/O
                         net (fo=1, routed)           1.192     4.773    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_3_n_0
    SLICE_X61Y166        LUT6 (Prop_lut6_I3_O)        0.316     5.089 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0/O
                         net (fo=33, routed)          0.770     5.859    cpu/u_regfile/spo[25]
    SLICE_X59Y161        LUT4 (Prop_lut4_I3_O)        0.124     5.983 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           1.188     7.171    cpu/u_regfile/bbstub_spo[25]_0
    SLICE_X58Y170        LUT6 (Prop_lut6_I3_O)        0.124     7.295 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_1/O
                         net (fo=49, routed)          1.393     8.688    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRC4
    SLICE_X44Y174        RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.117     8.805 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=3, routed)           1.218    10.023    cpu/u_regfile/rdata20[22]
    SLICE_X47Y175        LUT6 (Prop_lut6_I0_O)        0.331    10.354 r  cpu/u_regfile/data_ram_i_20/O
                         net (fo=32, routed)          0.463    10.817    cpu/u_regfile/cpu_data_wdata[22]
    SLICE_X47Y173        LUT6 (Prop_lut6_I0_O)        0.124    10.941 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_130/O
                         net (fo=3, routed)           0.491    11.432    cpu/u_alu/rf_reg_r1_0_31_0_5_i_147_1
    SLICE_X49Y175        LUT6 (Prop_lut6_I5_O)        0.124    11.556 r  cpu/u_alu/rf_reg_r1_0_31_0_5_i_154/O
                         net (fo=1, routed)           0.000    11.556    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_123_0[2]
    SLICE_X49Y175        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.954 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_147/CO[3]
                         net (fo=1, routed)           0.000    11.954    cpu/u_alu/CO[0]
    SLICE_X49Y176        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.176 f  cpu/u_alu/rf_reg_r1_0_31_0_5_i_140/O[0]
                         net (fo=1, routed)           0.489    12.664    cpu/u_alu/rf_reg_r1_0_31_0_5_i_140_n_7
    SLICE_X43Y177        LUT4 (Prop_lut4_I3_O)        0.299    12.963 f  cpu/u_alu/rf_reg_r1_0_31_24_29_i_126/O
                         net (fo=1, routed)           0.384    13.348    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_25_0
    SLICE_X41Y177        LUT5 (Prop_lut5_I1_O)        0.124    13.472 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_65/O
                         net (fo=1, routed)           0.575    14.046    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_65_n_0
    SLICE_X41Y178        LUT6 (Prop_lut6_I0_O)        0.124    14.170 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_25/O
                         net (fo=1, routed)           0.639    14.810    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_25_n_0
    SLICE_X41Y179        LUT6 (Prop_lut6_I0_O)        0.124    14.934 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=2, routed)           1.229    16.163    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X45Y181        LUT6 (Prop_lut6_I4_O)        0.124    16.287 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_63/O
                         net (fo=2, routed)           0.275    16.562    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_63_n_0
    SLICE_X45Y181        LUT5 (Prop_lut5_I0_O)        0.124    16.686 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=43, routed)          0.422    17.107    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X45Y182        LUT6 (Prop_lut6_I5_O)        0.124    17.231 r  cpu/u_regfile/data_ram_i_43/O
                         net (fo=2, routed)           0.805    18.037    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X47Y184        LUT3 (Prop_lut3_I2_O)        0.124    18.161 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1/O
                         net (fo=128, routed)         1.346    19.506    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/WE
    SLICE_X46Y175        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.524    18.054    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/WCLK
    SLICE_X46Y175        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_A/CLK
                         clock pessimism             -0.498    17.555    
                         clock uncertainty           -0.087    17.468    
    SLICE_X46Y175        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    16.935    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.935    
                         arrival time                         -19.506    
  -------------------------------------------------------------------
                         slack                                 -2.571    

Slack (VIOLATED) :        -2.571ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_3/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.847ns  (logic 4.627ns (21.179%)  route 17.220ns (78.821%))
  Logic Levels:           23  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( 18.054 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.627    -2.341    cpu/cpu_clk
    SLICE_X81Y122        FDSE                                         r  cpu/pc_reg[2]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y122        FDSE (Prop_fdse_C_Q)         0.456    -1.885 r  cpu/pc_reg[2]_replica_3/Q
                         net (fo=864, routed)         1.878    -0.007    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/A0
    SLICE_X88Y121        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.117 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.117    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/OD
    SLICE_X88Y121        MUXF7 (Prop_muxf7_I0_O)      0.241     0.358 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/F7.B/O
                         net (fo=1, routed)           0.000     0.358    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/O0
    SLICE_X88Y121        MUXF8 (Prop_muxf8_I0_O)      0.098     0.456 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/F8/O
                         net (fo=1, routed)           2.464     2.920    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25_n_0
    SLICE_X61Y150        LUT6 (Prop_lut6_I1_O)        0.319     3.239 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     3.239    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_21_n_0
    SLICE_X61Y150        MUXF7 (Prop_muxf7_I0_O)      0.238     3.477 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.477    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_9_n_0
    SLICE_X61Y150        MUXF8 (Prop_muxf8_I0_O)      0.104     3.581 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_3/O
                         net (fo=1, routed)           1.192     4.773    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_3_n_0
    SLICE_X61Y166        LUT6 (Prop_lut6_I3_O)        0.316     5.089 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0/O
                         net (fo=33, routed)          0.770     5.859    cpu/u_regfile/spo[25]
    SLICE_X59Y161        LUT4 (Prop_lut4_I3_O)        0.124     5.983 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           1.188     7.171    cpu/u_regfile/bbstub_spo[25]_0
    SLICE_X58Y170        LUT6 (Prop_lut6_I3_O)        0.124     7.295 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_1/O
                         net (fo=49, routed)          1.393     8.688    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRC4
    SLICE_X44Y174        RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.117     8.805 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=3, routed)           1.218    10.023    cpu/u_regfile/rdata20[22]
    SLICE_X47Y175        LUT6 (Prop_lut6_I0_O)        0.331    10.354 r  cpu/u_regfile/data_ram_i_20/O
                         net (fo=32, routed)          0.463    10.817    cpu/u_regfile/cpu_data_wdata[22]
    SLICE_X47Y173        LUT6 (Prop_lut6_I0_O)        0.124    10.941 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_130/O
                         net (fo=3, routed)           0.491    11.432    cpu/u_alu/rf_reg_r1_0_31_0_5_i_147_1
    SLICE_X49Y175        LUT6 (Prop_lut6_I5_O)        0.124    11.556 r  cpu/u_alu/rf_reg_r1_0_31_0_5_i_154/O
                         net (fo=1, routed)           0.000    11.556    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_123_0[2]
    SLICE_X49Y175        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.954 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_147/CO[3]
                         net (fo=1, routed)           0.000    11.954    cpu/u_alu/CO[0]
    SLICE_X49Y176        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.176 f  cpu/u_alu/rf_reg_r1_0_31_0_5_i_140/O[0]
                         net (fo=1, routed)           0.489    12.664    cpu/u_alu/rf_reg_r1_0_31_0_5_i_140_n_7
    SLICE_X43Y177        LUT4 (Prop_lut4_I3_O)        0.299    12.963 f  cpu/u_alu/rf_reg_r1_0_31_24_29_i_126/O
                         net (fo=1, routed)           0.384    13.348    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_25_0
    SLICE_X41Y177        LUT5 (Prop_lut5_I1_O)        0.124    13.472 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_65/O
                         net (fo=1, routed)           0.575    14.046    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_65_n_0
    SLICE_X41Y178        LUT6 (Prop_lut6_I0_O)        0.124    14.170 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_25/O
                         net (fo=1, routed)           0.639    14.810    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_25_n_0
    SLICE_X41Y179        LUT6 (Prop_lut6_I0_O)        0.124    14.934 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=2, routed)           1.229    16.163    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X45Y181        LUT6 (Prop_lut6_I4_O)        0.124    16.287 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_63/O
                         net (fo=2, routed)           0.275    16.562    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_63_n_0
    SLICE_X45Y181        LUT5 (Prop_lut5_I0_O)        0.124    16.686 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=43, routed)          0.422    17.107    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X45Y182        LUT6 (Prop_lut6_I5_O)        0.124    17.231 r  cpu/u_regfile/data_ram_i_43/O
                         net (fo=2, routed)           0.805    18.037    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X47Y184        LUT3 (Prop_lut3_I2_O)        0.124    18.161 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1/O
                         net (fo=128, routed)         1.346    19.506    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/WE
    SLICE_X46Y175        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.524    18.054    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/WCLK
    SLICE_X46Y175        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_B/CLK
                         clock pessimism             -0.498    17.555    
                         clock uncertainty           -0.087    17.468    
    SLICE_X46Y175        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    16.935    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         16.935    
                         arrival time                         -19.506    
  -------------------------------------------------------------------
                         slack                                 -2.571    

Slack (VIOLATED) :        -2.571ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_3/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.847ns  (logic 4.627ns (21.179%)  route 17.220ns (78.821%))
  Logic Levels:           23  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( 18.054 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.627    -2.341    cpu/cpu_clk
    SLICE_X81Y122        FDSE                                         r  cpu/pc_reg[2]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y122        FDSE (Prop_fdse_C_Q)         0.456    -1.885 r  cpu/pc_reg[2]_replica_3/Q
                         net (fo=864, routed)         1.878    -0.007    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/A0
    SLICE_X88Y121        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.117 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.117    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/OD
    SLICE_X88Y121        MUXF7 (Prop_muxf7_I0_O)      0.241     0.358 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/F7.B/O
                         net (fo=1, routed)           0.000     0.358    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/O0
    SLICE_X88Y121        MUXF8 (Prop_muxf8_I0_O)      0.098     0.456 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/F8/O
                         net (fo=1, routed)           2.464     2.920    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25_n_0
    SLICE_X61Y150        LUT6 (Prop_lut6_I1_O)        0.319     3.239 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     3.239    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_21_n_0
    SLICE_X61Y150        MUXF7 (Prop_muxf7_I0_O)      0.238     3.477 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.477    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_9_n_0
    SLICE_X61Y150        MUXF8 (Prop_muxf8_I0_O)      0.104     3.581 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_3/O
                         net (fo=1, routed)           1.192     4.773    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_3_n_0
    SLICE_X61Y166        LUT6 (Prop_lut6_I3_O)        0.316     5.089 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0/O
                         net (fo=33, routed)          0.770     5.859    cpu/u_regfile/spo[25]
    SLICE_X59Y161        LUT4 (Prop_lut4_I3_O)        0.124     5.983 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           1.188     7.171    cpu/u_regfile/bbstub_spo[25]_0
    SLICE_X58Y170        LUT6 (Prop_lut6_I3_O)        0.124     7.295 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_1/O
                         net (fo=49, routed)          1.393     8.688    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRC4
    SLICE_X44Y174        RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.117     8.805 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=3, routed)           1.218    10.023    cpu/u_regfile/rdata20[22]
    SLICE_X47Y175        LUT6 (Prop_lut6_I0_O)        0.331    10.354 r  cpu/u_regfile/data_ram_i_20/O
                         net (fo=32, routed)          0.463    10.817    cpu/u_regfile/cpu_data_wdata[22]
    SLICE_X47Y173        LUT6 (Prop_lut6_I0_O)        0.124    10.941 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_130/O
                         net (fo=3, routed)           0.491    11.432    cpu/u_alu/rf_reg_r1_0_31_0_5_i_147_1
    SLICE_X49Y175        LUT6 (Prop_lut6_I5_O)        0.124    11.556 r  cpu/u_alu/rf_reg_r1_0_31_0_5_i_154/O
                         net (fo=1, routed)           0.000    11.556    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_123_0[2]
    SLICE_X49Y175        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.954 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_147/CO[3]
                         net (fo=1, routed)           0.000    11.954    cpu/u_alu/CO[0]
    SLICE_X49Y176        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.176 f  cpu/u_alu/rf_reg_r1_0_31_0_5_i_140/O[0]
                         net (fo=1, routed)           0.489    12.664    cpu/u_alu/rf_reg_r1_0_31_0_5_i_140_n_7
    SLICE_X43Y177        LUT4 (Prop_lut4_I3_O)        0.299    12.963 f  cpu/u_alu/rf_reg_r1_0_31_24_29_i_126/O
                         net (fo=1, routed)           0.384    13.348    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_25_0
    SLICE_X41Y177        LUT5 (Prop_lut5_I1_O)        0.124    13.472 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_65/O
                         net (fo=1, routed)           0.575    14.046    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_65_n_0
    SLICE_X41Y178        LUT6 (Prop_lut6_I0_O)        0.124    14.170 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_25/O
                         net (fo=1, routed)           0.639    14.810    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_25_n_0
    SLICE_X41Y179        LUT6 (Prop_lut6_I0_O)        0.124    14.934 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=2, routed)           1.229    16.163    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X45Y181        LUT6 (Prop_lut6_I4_O)        0.124    16.287 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_63/O
                         net (fo=2, routed)           0.275    16.562    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_63_n_0
    SLICE_X45Y181        LUT5 (Prop_lut5_I0_O)        0.124    16.686 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=43, routed)          0.422    17.107    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X45Y182        LUT6 (Prop_lut6_I5_O)        0.124    17.231 r  cpu/u_regfile/data_ram_i_43/O
                         net (fo=2, routed)           0.805    18.037    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X47Y184        LUT3 (Prop_lut3_I2_O)        0.124    18.161 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1/O
                         net (fo=128, routed)         1.346    19.506    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/WE
    SLICE_X46Y175        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.524    18.054    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/WCLK
    SLICE_X46Y175        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_C/CLK
                         clock pessimism             -0.498    17.555    
                         clock uncertainty           -0.087    17.468    
    SLICE_X46Y175        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    16.935    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         16.935    
                         arrival time                         -19.506    
  -------------------------------------------------------------------
                         slack                                 -2.571    

Slack (VIOLATED) :        -2.571ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_3/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.847ns  (logic 4.627ns (21.179%)  route 17.220ns (78.821%))
  Logic Levels:           23  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( 18.054 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.627    -2.341    cpu/cpu_clk
    SLICE_X81Y122        FDSE                                         r  cpu/pc_reg[2]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y122        FDSE (Prop_fdse_C_Q)         0.456    -1.885 r  cpu/pc_reg[2]_replica_3/Q
                         net (fo=864, routed)         1.878    -0.007    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/A0
    SLICE_X88Y121        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.117 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.117    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/OD
    SLICE_X88Y121        MUXF7 (Prop_muxf7_I0_O)      0.241     0.358 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/F7.B/O
                         net (fo=1, routed)           0.000     0.358    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/O0
    SLICE_X88Y121        MUXF8 (Prop_muxf8_I0_O)      0.098     0.456 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/F8/O
                         net (fo=1, routed)           2.464     2.920    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25_n_0
    SLICE_X61Y150        LUT6 (Prop_lut6_I1_O)        0.319     3.239 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     3.239    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_21_n_0
    SLICE_X61Y150        MUXF7 (Prop_muxf7_I0_O)      0.238     3.477 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.477    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_9_n_0
    SLICE_X61Y150        MUXF8 (Prop_muxf8_I0_O)      0.104     3.581 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_3/O
                         net (fo=1, routed)           1.192     4.773    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_3_n_0
    SLICE_X61Y166        LUT6 (Prop_lut6_I3_O)        0.316     5.089 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0/O
                         net (fo=33, routed)          0.770     5.859    cpu/u_regfile/spo[25]
    SLICE_X59Y161        LUT4 (Prop_lut4_I3_O)        0.124     5.983 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           1.188     7.171    cpu/u_regfile/bbstub_spo[25]_0
    SLICE_X58Y170        LUT6 (Prop_lut6_I3_O)        0.124     7.295 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_1/O
                         net (fo=49, routed)          1.393     8.688    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRC4
    SLICE_X44Y174        RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.117     8.805 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=3, routed)           1.218    10.023    cpu/u_regfile/rdata20[22]
    SLICE_X47Y175        LUT6 (Prop_lut6_I0_O)        0.331    10.354 r  cpu/u_regfile/data_ram_i_20/O
                         net (fo=32, routed)          0.463    10.817    cpu/u_regfile/cpu_data_wdata[22]
    SLICE_X47Y173        LUT6 (Prop_lut6_I0_O)        0.124    10.941 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_130/O
                         net (fo=3, routed)           0.491    11.432    cpu/u_alu/rf_reg_r1_0_31_0_5_i_147_1
    SLICE_X49Y175        LUT6 (Prop_lut6_I5_O)        0.124    11.556 r  cpu/u_alu/rf_reg_r1_0_31_0_5_i_154/O
                         net (fo=1, routed)           0.000    11.556    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_123_0[2]
    SLICE_X49Y175        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.954 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_147/CO[3]
                         net (fo=1, routed)           0.000    11.954    cpu/u_alu/CO[0]
    SLICE_X49Y176        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.176 f  cpu/u_alu/rf_reg_r1_0_31_0_5_i_140/O[0]
                         net (fo=1, routed)           0.489    12.664    cpu/u_alu/rf_reg_r1_0_31_0_5_i_140_n_7
    SLICE_X43Y177        LUT4 (Prop_lut4_I3_O)        0.299    12.963 f  cpu/u_alu/rf_reg_r1_0_31_24_29_i_126/O
                         net (fo=1, routed)           0.384    13.348    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_25_0
    SLICE_X41Y177        LUT5 (Prop_lut5_I1_O)        0.124    13.472 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_65/O
                         net (fo=1, routed)           0.575    14.046    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_65_n_0
    SLICE_X41Y178        LUT6 (Prop_lut6_I0_O)        0.124    14.170 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_25/O
                         net (fo=1, routed)           0.639    14.810    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_25_n_0
    SLICE_X41Y179        LUT6 (Prop_lut6_I0_O)        0.124    14.934 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=2, routed)           1.229    16.163    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X45Y181        LUT6 (Prop_lut6_I4_O)        0.124    16.287 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_63/O
                         net (fo=2, routed)           0.275    16.562    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_63_n_0
    SLICE_X45Y181        LUT5 (Prop_lut5_I0_O)        0.124    16.686 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=43, routed)          0.422    17.107    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X45Y182        LUT6 (Prop_lut6_I5_O)        0.124    17.231 r  cpu/u_regfile/data_ram_i_43/O
                         net (fo=2, routed)           0.805    18.037    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X47Y184        LUT3 (Prop_lut3_I2_O)        0.124    18.161 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1/O
                         net (fo=128, routed)         1.346    19.506    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/WE
    SLICE_X46Y175        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.524    18.054    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/WCLK
    SLICE_X46Y175        RAMS64E                                      r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_D/CLK
                         clock pessimism             -0.498    17.555    
                         clock uncertainty           -0.087    17.468    
    SLICE_X46Y175        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    16.935    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         16.935    
                         arrival time                         -19.506    
  -------------------------------------------------------------------
                         slack                                 -2.571    

Slack (VIOLATED) :        -2.538ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_3/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        22.119ns  (logic 4.618ns (20.878%)  route 17.501ns (79.122%))
  Logic Levels:           21  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=3 MUXF8=3 RAMS64E=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( 18.054 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.627    -2.341    cpu/cpu_clk
    SLICE_X81Y122        FDSE                                         r  cpu/pc_reg[2]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y122        FDSE (Prop_fdse_C_Q)         0.456    -1.885 r  cpu/pc_reg[2]_replica_3/Q
                         net (fo=864, routed)         1.878    -0.007    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/A0
    SLICE_X88Y121        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.117 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.117    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/OD
    SLICE_X88Y121        MUXF7 (Prop_muxf7_I0_O)      0.241     0.358 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/F7.B/O
                         net (fo=1, routed)           0.000     0.358    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/O0
    SLICE_X88Y121        MUXF8 (Prop_muxf8_I0_O)      0.098     0.456 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/F8/O
                         net (fo=1, routed)           2.464     2.920    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25_n_0
    SLICE_X61Y150        LUT6 (Prop_lut6_I1_O)        0.319     3.239 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     3.239    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_21_n_0
    SLICE_X61Y150        MUXF7 (Prop_muxf7_I0_O)      0.238     3.477 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.477    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_9_n_0
    SLICE_X61Y150        MUXF8 (Prop_muxf8_I0_O)      0.104     3.581 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_3/O
                         net (fo=1, routed)           1.192     4.773    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_3_n_0
    SLICE_X61Y166        LUT6 (Prop_lut6_I3_O)        0.316     5.089 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0/O
                         net (fo=33, routed)          0.770     5.859    cpu/u_regfile/spo[25]
    SLICE_X59Y161        LUT4 (Prop_lut4_I3_O)        0.124     5.983 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           1.311     7.293    u_confreg/led_data_reg[15]_1
    SLICE_X57Y170        LUT6 (Prop_lut6_I3_O)        0.124     7.417 f  u_confreg/data_ram_i_66/O
                         net (fo=17, routed)          1.213     8.631    cpu/u_regfile/led_data_reg[15]
    SLICE_X53Y170        LUT5 (Prop_lut5_I1_O)        0.124     8.755 f  cpu/u_regfile/data_ram_i_65/O
                         net (fo=69, routed)          1.243     9.998    cpu/u_regfile/data_ram_i_65_n_0
    SLICE_X47Y169        LUT6 (Prop_lut6_I1_O)        0.124    10.122 r  cpu/u_regfile/data_ram_i_74/O
                         net (fo=9, routed)           0.166    10.288    cpu/u_regfile/alu_src2[0]
    SLICE_X47Y169        LUT2 (Prop_lut2_I1_O)        0.124    10.412 r  cpu/u_regfile/data_ram_i_180/O
                         net (fo=1, routed)           0.324    10.735    cpu/u_regfile/u_alu/adder_b[0]
    SLICE_X49Y170        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    11.377 r  cpu/u_regfile/data_ram_i_168/O[3]
                         net (fo=1, routed)           0.629    12.006    cpu/u_regfile/data_ram_i_168_n_4
    SLICE_X47Y174        LUT6 (Prop_lut6_I4_O)        0.306    12.312 r  cpu/u_regfile/data_ram_i_107/O
                         net (fo=1, routed)           0.797    13.109    cpu/u_regfile/data_ram_i_107_n_0
    SLICE_X47Y182        LUT6 (Prop_lut6_I4_O)        0.124    13.233 r  cpu/u_regfile/data_ram_i_62/O
                         net (fo=1, routed)           0.687    13.920    cpu/u_regfile/data_ram_i_62_n_0
    SLICE_X49Y184        LUT5 (Prop_lut5_I4_O)        0.124    14.044 r  cpu/u_regfile/data_ram_i_9/O
                         net (fo=524, routed)         2.020    16.064    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/A1
    SLICE_X62Y182        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    16.188 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.188    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/OD
    SLICE_X62Y182        MUXF7 (Prop_muxf7_I0_O)      0.241    16.429 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/F7.B/O
                         net (fo=1, routed)           0.000    16.429    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/O0
    SLICE_X62Y182        MUXF8 (Prop_muxf8_I0_O)      0.098    16.527 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/F8/O
                         net (fo=1, routed)           1.078    17.604    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21_n_0
    SLICE_X55Y181        LUT6 (Prop_lut6_I3_O)        0.319    17.923 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0/O
                         net (fo=1, routed)           0.814    18.737    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_0[21]
    SLICE_X53Y180        LUT6 (Prop_lut6_I5_O)        0.124    18.861 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.917    19.778    cpu/u_regfile/rf_reg_r2_0_31_18_23/DIB1
    SLICE_X44Y174        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.524    18.054    cpu/u_regfile/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X44Y174        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.498    17.555    
                         clock uncertainty           -0.087    17.468    
    SLICE_X44Y174        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    17.240    cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         17.240    
                         arrival time                         -19.778    
  -------------------------------------------------------------------
                         slack                                 -2.538    

Slack (VIOLATED) :        -2.512ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_3/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_30_31__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        22.085ns  (logic 4.733ns (21.430%)  route 17.352ns (78.570%))
  Logic Levels:           24  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=9 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( 18.056 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.627    -2.341    cpu/cpu_clk
    SLICE_X81Y122        FDSE                                         r  cpu/pc_reg[2]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y122        FDSE (Prop_fdse_C_Q)         0.456    -1.885 r  cpu/pc_reg[2]_replica_3/Q
                         net (fo=864, routed)         1.878    -0.007    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/A0
    SLICE_X88Y121        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.117 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.117    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/OD
    SLICE_X88Y121        MUXF7 (Prop_muxf7_I0_O)      0.241     0.358 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/F7.B/O
                         net (fo=1, routed)           0.000     0.358    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/O0
    SLICE_X88Y121        MUXF8 (Prop_muxf8_I0_O)      0.098     0.456 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/F8/O
                         net (fo=1, routed)           2.464     2.920    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25_n_0
    SLICE_X61Y150        LUT6 (Prop_lut6_I1_O)        0.319     3.239 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     3.239    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_21_n_0
    SLICE_X61Y150        MUXF7 (Prop_muxf7_I0_O)      0.238     3.477 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.477    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_9_n_0
    SLICE_X61Y150        MUXF8 (Prop_muxf8_I0_O)      0.104     3.581 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_3/O
                         net (fo=1, routed)           1.192     4.773    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_3_n_0
    SLICE_X61Y166        LUT6 (Prop_lut6_I3_O)        0.316     5.089 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0/O
                         net (fo=33, routed)          0.770     5.859    cpu/u_regfile/spo[25]
    SLICE_X59Y161        LUT4 (Prop_lut4_I3_O)        0.124     5.983 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           1.311     7.293    u_confreg/led_data_reg[15]_1
    SLICE_X57Y170        LUT6 (Prop_lut6_I3_O)        0.124     7.417 f  u_confreg/data_ram_i_66/O
                         net (fo=17, routed)          1.213     8.631    cpu/u_regfile/led_data_reg[15]
    SLICE_X53Y170        LUT5 (Prop_lut5_I1_O)        0.124     8.755 f  cpu/u_regfile/data_ram_i_65/O
                         net (fo=69, routed)          1.243     9.998    cpu/u_regfile/data_ram_i_65_n_0
    SLICE_X47Y169        LUT6 (Prop_lut6_I1_O)        0.124    10.122 r  cpu/u_regfile/data_ram_i_74/O
                         net (fo=9, routed)           0.166    10.288    cpu/u_regfile/alu_src2[0]
    SLICE_X47Y169        LUT2 (Prop_lut2_I1_O)        0.124    10.412 r  cpu/u_regfile/data_ram_i_180/O
                         net (fo=1, routed)           0.324    10.735    cpu/u_regfile/u_alu/adder_b[0]
    SLICE_X49Y170        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.315 r  cpu/u_regfile/data_ram_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.315    cpu/u_regfile/data_ram_i_168_n_0
    SLICE_X49Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.429 r  cpu/u_regfile/data_ram_i_163/CO[3]
                         net (fo=1, routed)           0.000    11.429    cpu/u_regfile/data_ram_i_163_n_0
    SLICE_X49Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.543 r  cpu/u_regfile/data_ram_i_146/CO[3]
                         net (fo=1, routed)           0.000    11.543    cpu/u_regfile/data_ram_i_146_n_0
    SLICE_X49Y173        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.782 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_144/O[2]
                         net (fo=1, routed)           0.475    12.257    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_144_n_5
    SLICE_X43Y173        LUT4 (Prop_lut4_I3_O)        0.302    12.559 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_128/O
                         net (fo=1, routed)           0.589    13.148    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X43Y175        LUT5 (Prop_lut5_I1_O)        0.124    13.272 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_86/O
                         net (fo=1, routed)           0.872    14.144    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_86_n_0
    SLICE_X42Y189        LUT6 (Prop_lut6_I0_O)        0.124    14.268 f  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_38/O
                         net (fo=1, routed)           0.301    14.569    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_38_n_0
    SLICE_X45Y189        LUT6 (Prop_lut6_I1_O)        0.124    14.693 f  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_15/O
                         net (fo=9, routed)           0.662    15.355    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_15_n_0
    SLICE_X42Y189        LUT3 (Prop_lut3_I0_O)        0.124    15.479 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_47/O
                         net (fo=34, routed)          1.351    16.830    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_7_0
    SLICE_X51Y185        LUT6 (Prop_lut6_I3_O)        0.124    16.954 f  cpu/u_regfile/rf_reg_r1_0_31_30_31_i_7__0/O
                         net (fo=1, routed)           0.789    17.743    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_7__0_n_0
    SLICE_X51Y184        LUT6 (Prop_lut6_I1_O)        0.124    17.867 r  cpu/u_regfile/rf_reg_r1_0_31_30_31_i_3/O
                         net (fo=1, routed)           0.730    18.597    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_3_n_0
    SLICE_X49Y181        LUT6 (Prop_lut6_I1_O)        0.124    18.721 r  cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1__0/O
                         net (fo=4, routed)           1.024    19.745    cpu/u_regfile/rf_reg_r1_0_31_30_31__0/D
    SLICE_X46Y173        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.526    18.056    cpu/u_regfile/rf_reg_r1_0_31_30_31__0/WCLK
    SLICE_X46Y173        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_30_31__0/DP/CLK
                         clock pessimism             -0.498    17.557    
                         clock uncertainty           -0.087    17.470    
    SLICE_X46Y173        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238    17.232    cpu/u_regfile/rf_reg_r1_0_31_30_31__0/DP
  -------------------------------------------------------------------
                         required time                         17.232    
                         arrival time                         -19.745    
  -------------------------------------------------------------------
                         slack                                 -2.512    

Slack (VIOLATED) :        -2.494ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_3/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_30_31/DP/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        22.056ns  (logic 4.680ns (21.219%)  route 17.376ns (78.781%))
  Logic Levels:           22  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=3 MUXF8=3 RAMS64E=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( 18.056 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.627    -2.341    cpu/cpu_clk
    SLICE_X81Y122        FDSE                                         r  cpu/pc_reg[2]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y122        FDSE (Prop_fdse_C_Q)         0.456    -1.885 r  cpu/pc_reg[2]_replica_3/Q
                         net (fo=864, routed)         1.878    -0.007    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/A0
    SLICE_X88Y121        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.117 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.117    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/OD
    SLICE_X88Y121        MUXF7 (Prop_muxf7_I0_O)      0.241     0.358 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/F7.B/O
                         net (fo=1, routed)           0.000     0.358    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/O0
    SLICE_X88Y121        MUXF8 (Prop_muxf8_I0_O)      0.098     0.456 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/F8/O
                         net (fo=1, routed)           2.464     2.920    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25_n_0
    SLICE_X61Y150        LUT6 (Prop_lut6_I1_O)        0.319     3.239 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     3.239    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_21_n_0
    SLICE_X61Y150        MUXF7 (Prop_muxf7_I0_O)      0.238     3.477 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.477    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_9_n_0
    SLICE_X61Y150        MUXF8 (Prop_muxf8_I0_O)      0.104     3.581 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_3/O
                         net (fo=1, routed)           1.192     4.773    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_3_n_0
    SLICE_X61Y166        LUT6 (Prop_lut6_I3_O)        0.316     5.089 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0/O
                         net (fo=33, routed)          0.770     5.859    cpu/u_regfile/spo[25]
    SLICE_X59Y161        LUT4 (Prop_lut4_I3_O)        0.124     5.983 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           1.311     7.293    u_confreg/led_data_reg[15]_1
    SLICE_X57Y170        LUT6 (Prop_lut6_I3_O)        0.124     7.417 f  u_confreg/data_ram_i_66/O
                         net (fo=17, routed)          1.213     8.631    cpu/u_regfile/led_data_reg[15]
    SLICE_X53Y170        LUT5 (Prop_lut5_I1_O)        0.124     8.755 f  cpu/u_regfile/data_ram_i_65/O
                         net (fo=69, routed)          1.243     9.998    cpu/u_regfile/data_ram_i_65_n_0
    SLICE_X47Y169        LUT6 (Prop_lut6_I1_O)        0.124    10.122 r  cpu/u_regfile/data_ram_i_74/O
                         net (fo=9, routed)           0.166    10.288    cpu/u_regfile/alu_src2[0]
    SLICE_X47Y169        LUT2 (Prop_lut2_I1_O)        0.124    10.412 r  cpu/u_regfile/data_ram_i_180/O
                         net (fo=1, routed)           0.324    10.735    cpu/u_regfile/u_alu/adder_b[0]
    SLICE_X49Y170        CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    11.319 r  cpu/u_regfile/data_ram_i_168/O[2]
                         net (fo=1, routed)           0.745    12.065    cpu/u_regfile/data_ram_i_168_n_5
    SLICE_X43Y173        LUT6 (Prop_lut6_I1_O)        0.302    12.367 r  cpu/u_regfile/data_ram_i_111/O
                         net (fo=1, routed)           1.007    13.373    cpu/u_regfile/data_ram_i_111_n_0
    SLICE_X43Y185        LUT6 (Prop_lut6_I2_O)        0.124    13.497 r  cpu/u_regfile/data_ram_i_64/O
                         net (fo=1, routed)           0.463    13.960    cpu/u_regfile/data_ram_i_64_n_0
    SLICE_X49Y185        LUT5 (Prop_lut5_I4_O)        0.124    14.084 r  cpu/u_regfile/data_ram_i_10/O
                         net (fo=524, routed)         1.989    16.073    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/A0
    SLICE_X62Y186        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    16.197 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.197    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/OD
    SLICE_X62Y186        MUXF7 (Prop_muxf7_I0_O)      0.241    16.438 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/F7.B/O
                         net (fo=1, routed)           0.000    16.438    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/O0
    SLICE_X62Y186        MUXF8 (Prop_muxf8_I0_O)      0.098    16.536 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/F8/O
                         net (fo=1, routed)           0.994    17.530    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30_n_0
    SLICE_X55Y180        LUT6 (Prop_lut6_I5_O)        0.319    17.849 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0/O
                         net (fo=1, routed)           0.457    18.306    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_0[30]
    SLICE_X49Y180        LUT3 (Prop_lut3_I2_O)        0.124    18.430 f  cpu/u_regfile/rf_reg_r1_0_31_30_31_i_5/O
                         net (fo=1, routed)           0.564    18.994    cpu/u_alu/rf_reg_r2_0_31_30_31_3
    SLICE_X47Y180        LUT6 (Prop_lut6_I5_O)        0.124    19.118 r  cpu/u_alu/rf_reg_r1_0_31_30_31_i_1/O
                         net (fo=4, routed)           0.596    19.715    cpu/u_regfile/rf_reg_r1_0_31_30_31/D
    SLICE_X46Y173        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_30_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.526    18.056    cpu/u_regfile/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X46Y173        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_30_31/DP/CLK
                         clock pessimism             -0.498    17.557    
                         clock uncertainty           -0.087    17.470    
    SLICE_X46Y173        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    17.221    cpu/u_regfile/rf_reg_r1_0_31_30_31/DP
  -------------------------------------------------------------------
                         required time                         17.221    
                         arrival time                         -19.715    
  -------------------------------------------------------------------
                         slack                                 -2.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 cpu/pc_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_31_31/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.115%)  route 0.229ns (61.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.566    -0.554    cpu/cpu_clk
    SLICE_X91Y128        FDSE                                         r  cpu/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y128        FDSE (Prop_fdse_C_Q)         0.141    -0.413 r  cpu/pc_reg[4]/Q
                         net (fo=8, routed)           0.229    -0.184    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_31_31/A2
    SLICE_X90Y128        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_31_31/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.835    -0.316    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_31_31/WCLK
    SLICE_X90Y128        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_31_31/RAMS64E_A/CLK
                         clock pessimism             -0.225    -0.541    
    SLICE_X90Y128        RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.287    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_31_31/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 cpu/pc_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_31_31/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.115%)  route 0.229ns (61.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.566    -0.554    cpu/cpu_clk
    SLICE_X91Y128        FDSE                                         r  cpu/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y128        FDSE (Prop_fdse_C_Q)         0.141    -0.413 r  cpu/pc_reg[4]/Q
                         net (fo=8, routed)           0.229    -0.184    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_31_31/A2
    SLICE_X90Y128        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_31_31/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.835    -0.316    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_31_31/WCLK
    SLICE_X90Y128        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_31_31/RAMS64E_B/CLK
                         clock pessimism             -0.225    -0.541    
    SLICE_X90Y128        RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.287    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_31_31/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 cpu/pc_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_31_31/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.115%)  route 0.229ns (61.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.566    -0.554    cpu/cpu_clk
    SLICE_X91Y128        FDSE                                         r  cpu/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y128        FDSE (Prop_fdse_C_Q)         0.141    -0.413 r  cpu/pc_reg[4]/Q
                         net (fo=8, routed)           0.229    -0.184    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_31_31/A2
    SLICE_X90Y128        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_31_31/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.835    -0.316    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_31_31/WCLK
    SLICE_X90Y128        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_31_31/RAMS64E_C/CLK
                         clock pessimism             -0.225    -0.541    
    SLICE_X90Y128        RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.287    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_31_31/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 cpu/pc_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_31_31/RAMS64E_D/ADR2
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.115%)  route 0.229ns (61.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.566    -0.554    cpu/cpu_clk
    SLICE_X91Y128        FDSE                                         r  cpu/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y128        FDSE (Prop_fdse_C_Q)         0.141    -0.413 r  cpu/pc_reg[4]/Q
                         net (fo=8, routed)           0.229    -0.184    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_31_31/A2
    SLICE_X90Y128        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_31_31/RAMS64E_D/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.835    -0.316    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_31_31/WCLK
    SLICE_X90Y128        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_31_31/RAMS64E_D/CLK
                         clock pessimism             -0.225    -0.541    
    SLICE_X90Y128        RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.287    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_31_31/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 cpu/pc_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_5_5/RAMS64E_A/WADR7
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.568    -0.552    cpu/cpu_clk
    SLICE_X71Y168        FDSE                                         r  cpu/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        FDSE (Prop_fdse_C_Q)         0.141    -0.411 r  cpu/pc_reg[9]/Q
                         net (fo=10, routed)          0.114    -0.297    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_5_5/A7
    SLICE_X72Y168        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_5_5/RAMS64E_A/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.837    -0.314    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_5_5/WCLK
    SLICE_X72Y168        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_5_5/RAMS64E_A/CLK
                         clock pessimism             -0.224    -0.538    
    SLICE_X72Y168        RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.124    -0.414    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_5_5/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 cpu/pc_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_5_5/RAMS64E_B/WADR7
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.568    -0.552    cpu/cpu_clk
    SLICE_X71Y168        FDSE                                         r  cpu/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        FDSE (Prop_fdse_C_Q)         0.141    -0.411 r  cpu/pc_reg[9]/Q
                         net (fo=10, routed)          0.114    -0.297    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_5_5/A7
    SLICE_X72Y168        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_5_5/RAMS64E_B/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.837    -0.314    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_5_5/WCLK
    SLICE_X72Y168        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_5_5/RAMS64E_B/CLK
                         clock pessimism             -0.224    -0.538    
    SLICE_X72Y168        RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.124    -0.414    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_5_5/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 cpu/pc_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_5_5/RAMS64E_C/WADR7
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.568    -0.552    cpu/cpu_clk
    SLICE_X71Y168        FDSE                                         r  cpu/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        FDSE (Prop_fdse_C_Q)         0.141    -0.411 r  cpu/pc_reg[9]/Q
                         net (fo=10, routed)          0.114    -0.297    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_5_5/A7
    SLICE_X72Y168        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_5_5/RAMS64E_C/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.837    -0.314    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_5_5/WCLK
    SLICE_X72Y168        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_5_5/RAMS64E_C/CLK
                         clock pessimism             -0.224    -0.538    
    SLICE_X72Y168        RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.124    -0.414    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_5_5/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 cpu/pc_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_5_5/RAMS64E_D/WADR7
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.568    -0.552    cpu/cpu_clk
    SLICE_X71Y168        FDSE                                         r  cpu/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        FDSE (Prop_fdse_C_Q)         0.141    -0.411 r  cpu/pc_reg[9]/Q
                         net (fo=10, routed)          0.114    -0.297    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_5_5/A7
    SLICE_X72Y168        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_5_5/RAMS64E_D/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.837    -0.314    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_5_5/WCLK
    SLICE_X72Y168        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_5_5/RAMS64E_D/CLK
                         clock pessimism             -0.224    -0.538    
    SLICE_X72Y168        RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.124    -0.414    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_5_5/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.577    -0.543    u_confreg/cpu_clk
    SLICE_X63Y188        FDRE                                         r  u_confreg/timer_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y188        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  u_confreg/timer_r1_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.346    u_confreg/timer_r1[4]
    SLICE_X63Y188        FDRE                                         r  u_confreg/timer_r2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.847    -0.303    u_confreg/cpu_clk
    SLICE_X63Y188        FDRE                                         r  u_confreg/timer_r2_reg[4]/C
                         clock pessimism             -0.240    -0.543    
    SLICE_X63Y188        FDRE (Hold_fdre_C_D)         0.071    -0.472    u_confreg/timer_r2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cpu/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_14_14/RAMS64E_A/ADR4
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.007%)  route 0.203ns (58.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.575    -0.545    cpu/cpu_clk
    SLICE_X95Y162        FDSE                                         r  cpu/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y162        FDSE (Prop_fdse_C_Q)         0.141    -0.404 r  cpu/pc_reg[6]_replica/Q
                         net (fo=588, routed)         0.203    -0.201    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_14_14/A4
    SLICE_X94Y162        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_14_14/RAMS64E_A/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.844    -0.307    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_14_14/WCLK
    SLICE_X94Y162        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_14_14/RAMS64E_A/CLK
                         clock pessimism             -0.225    -0.532    
    SLICE_X94Y162        RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.332    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   pll.clk_pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X86Y180   cpu_resetn_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X57Y169   cpu/pc_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X67Y164   cpu/pc_reg[10]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X69Y165   cpu/pc_reg[11]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X67Y166   cpu/pc_reg[12]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X67Y165   cpu/pc_reg[13]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X59Y171   cpu/pc_reg[14]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X57Y171   cpu/pc_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X48Y170   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X48Y170   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X48Y170   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X48Y170   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X48Y170   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X48Y170   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X48Y170   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X48Y170   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X48Y170   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X48Y170   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X48Y170   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X48Y170   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X48Y170   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X48Y170   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X48Y170   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X48Y170   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X48Y170   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X48Y170   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X48Y170   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X48Y170   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        5.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 2.130ns (47.567%)  route 2.348ns (52.433%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 8.059 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.311ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.657    -2.311    u_confreg/timer_clk
    SLICE_X51Y189        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y189        FDRE (Prop_fdre_C_Q)         0.456    -1.855 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.348     0.493    u_confreg/write_timer_begin_r2
    SLICE_X67Y183        LUT4 (Prop_lut4_I3_O)        0.124     0.617 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.617    u_confreg/timer[0]_i_6_n_0
    SLICE_X67Y183        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.149 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.149    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X67Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.263    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X67Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.377    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X67Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.491 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.491    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X67Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.605 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.605    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.719 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.719    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.833 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.833    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X67Y190        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.167 r  u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.167    u_confreg/timer_reg[28]_i_1_n_6
    SLICE_X67Y190        FDRE                                         r  u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.529     8.059    u_confreg/timer_clk
    SLICE_X67Y190        FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.420     7.639    
                         clock uncertainty           -0.077     7.561    
    SLICE_X67Y190        FDRE (Setup_fdre_C_D)        0.062     7.623    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          7.623    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 2.109ns (47.320%)  route 2.348ns (52.680%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 8.059 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.311ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.657    -2.311    u_confreg/timer_clk
    SLICE_X51Y189        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y189        FDRE (Prop_fdre_C_Q)         0.456    -1.855 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.348     0.493    u_confreg/write_timer_begin_r2
    SLICE_X67Y183        LUT4 (Prop_lut4_I3_O)        0.124     0.617 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.617    u_confreg/timer[0]_i_6_n_0
    SLICE_X67Y183        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.149 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.149    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X67Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.263    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X67Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.377    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X67Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.491 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.491    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X67Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.605 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.605    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.719 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.719    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.833 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.833    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X67Y190        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.146 r  u_confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.146    u_confreg/timer_reg[28]_i_1_n_4
    SLICE_X67Y190        FDRE                                         r  u_confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.529     8.059    u_confreg/timer_clk
    SLICE_X67Y190        FDRE                                         r  u_confreg/timer_reg[31]/C
                         clock pessimism             -0.420     7.639    
                         clock uncertainty           -0.077     7.561    
    SLICE_X67Y190        FDRE (Setup_fdre_C_D)        0.062     7.623    u_confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          7.623    
                         arrival time                          -2.146    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.552ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 2.035ns (46.431%)  route 2.348ns (53.569%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 8.059 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.311ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.657    -2.311    u_confreg/timer_clk
    SLICE_X51Y189        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y189        FDRE (Prop_fdre_C_Q)         0.456    -1.855 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.348     0.493    u_confreg/write_timer_begin_r2
    SLICE_X67Y183        LUT4 (Prop_lut4_I3_O)        0.124     0.617 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.617    u_confreg/timer[0]_i_6_n_0
    SLICE_X67Y183        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.149 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.149    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X67Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.263    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X67Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.377    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X67Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.491 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.491    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X67Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.605 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.605    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.719 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.719    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.833 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.833    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X67Y190        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.072 r  u_confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.072    u_confreg/timer_reg[28]_i_1_n_5
    SLICE_X67Y190        FDRE                                         r  u_confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.529     8.059    u_confreg/timer_clk
    SLICE_X67Y190        FDRE                                         r  u_confreg/timer_reg[30]/C
                         clock pessimism             -0.420     7.639    
                         clock uncertainty           -0.077     7.561    
    SLICE_X67Y190        FDRE (Setup_fdre_C_D)        0.062     7.623    u_confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          7.623    
                         arrival time                          -2.072    
  -------------------------------------------------------------------
                         slack                                  5.552    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 2.019ns (46.234%)  route 2.348ns (53.766%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 8.059 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.311ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.657    -2.311    u_confreg/timer_clk
    SLICE_X51Y189        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y189        FDRE (Prop_fdre_C_Q)         0.456    -1.855 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.348     0.493    u_confreg/write_timer_begin_r2
    SLICE_X67Y183        LUT4 (Prop_lut4_I3_O)        0.124     0.617 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.617    u_confreg/timer[0]_i_6_n_0
    SLICE_X67Y183        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.149 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.149    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X67Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.263    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X67Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.377    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X67Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.491 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.491    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X67Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.605 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.605    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.719 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.719    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.833 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.833    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X67Y190        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.056 r  u_confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.056    u_confreg/timer_reg[28]_i_1_n_7
    SLICE_X67Y190        FDRE                                         r  u_confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.529     8.059    u_confreg/timer_clk
    SLICE_X67Y190        FDRE                                         r  u_confreg/timer_reg[28]/C
                         clock pessimism             -0.420     7.639    
                         clock uncertainty           -0.077     7.561    
    SLICE_X67Y190        FDRE (Setup_fdre_C_D)        0.062     7.623    u_confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          7.623    
                         arrival time                          -2.056    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.571ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 2.016ns (46.198%)  route 2.348ns (53.802%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 8.059 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.311ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.657    -2.311    u_confreg/timer_clk
    SLICE_X51Y189        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y189        FDRE (Prop_fdre_C_Q)         0.456    -1.855 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.348     0.493    u_confreg/write_timer_begin_r2
    SLICE_X67Y183        LUT4 (Prop_lut4_I3_O)        0.124     0.617 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.617    u_confreg/timer[0]_i_6_n_0
    SLICE_X67Y183        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.149 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.149    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X67Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.263    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X67Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.377    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X67Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.491 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.491    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X67Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.605 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.605    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.719 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.719    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.053 r  u_confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.053    u_confreg/timer_reg[24]_i_1_n_6
    SLICE_X67Y189        FDRE                                         r  u_confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.529     8.059    u_confreg/timer_clk
    SLICE_X67Y189        FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.420     7.639    
                         clock uncertainty           -0.077     7.561    
    SLICE_X67Y189        FDRE (Setup_fdre_C_D)        0.062     7.623    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          7.623    
                         arrival time                          -2.053    
  -------------------------------------------------------------------
                         slack                                  5.571    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 1.995ns (45.937%)  route 2.348ns (54.063%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 8.059 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.311ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.657    -2.311    u_confreg/timer_clk
    SLICE_X51Y189        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y189        FDRE (Prop_fdre_C_Q)         0.456    -1.855 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.348     0.493    u_confreg/write_timer_begin_r2
    SLICE_X67Y183        LUT4 (Prop_lut4_I3_O)        0.124     0.617 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.617    u_confreg/timer[0]_i_6_n_0
    SLICE_X67Y183        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.149 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.149    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X67Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.263    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X67Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.377    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X67Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.491 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.491    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X67Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.605 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.605    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.719 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.719    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.032 r  u_confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.032    u_confreg/timer_reg[24]_i_1_n_4
    SLICE_X67Y189        FDRE                                         r  u_confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.529     8.059    u_confreg/timer_clk
    SLICE_X67Y189        FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.420     7.639    
                         clock uncertainty           -0.077     7.561    
    SLICE_X67Y189        FDRE (Setup_fdre_C_D)        0.062     7.623    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          7.623    
                         arrival time                          -2.032    
  -------------------------------------------------------------------
                         slack                                  5.592    

Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 1.921ns (45.000%)  route 2.348ns (55.000%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 8.059 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.311ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.657    -2.311    u_confreg/timer_clk
    SLICE_X51Y189        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y189        FDRE (Prop_fdre_C_Q)         0.456    -1.855 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.348     0.493    u_confreg/write_timer_begin_r2
    SLICE_X67Y183        LUT4 (Prop_lut4_I3_O)        0.124     0.617 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.617    u_confreg/timer[0]_i_6_n_0
    SLICE_X67Y183        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.149 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.149    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X67Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.263    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X67Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.377    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X67Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.491 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.491    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X67Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.605 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.605    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.719 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.719    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.958 r  u_confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.958    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X67Y189        FDRE                                         r  u_confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.529     8.059    u_confreg/timer_clk
    SLICE_X67Y189        FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.420     7.639    
                         clock uncertainty           -0.077     7.561    
    SLICE_X67Y189        FDRE (Setup_fdre_C_D)        0.062     7.623    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          7.623    
                         arrival time                          -1.958    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             5.682ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 1.905ns (44.793%)  route 2.348ns (55.207%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 8.059 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.311ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.657    -2.311    u_confreg/timer_clk
    SLICE_X51Y189        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y189        FDRE (Prop_fdre_C_Q)         0.456    -1.855 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.348     0.493    u_confreg/write_timer_begin_r2
    SLICE_X67Y183        LUT4 (Prop_lut4_I3_O)        0.124     0.617 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.617    u_confreg/timer[0]_i_6_n_0
    SLICE_X67Y183        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.149 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.149    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X67Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.263    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X67Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.377    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X67Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.491 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.491    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X67Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.605 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.605    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.719 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.719    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.942 r  u_confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.942    u_confreg/timer_reg[24]_i_1_n_7
    SLICE_X67Y189        FDRE                                         r  u_confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.529     8.059    u_confreg/timer_clk
    SLICE_X67Y189        FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.420     7.639    
                         clock uncertainty           -0.077     7.561    
    SLICE_X67Y189        FDRE (Setup_fdre_C_D)        0.062     7.623    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          7.623    
                         arrival time                          -1.942    
  -------------------------------------------------------------------
                         slack                                  5.682    

Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 1.902ns (44.754%)  route 2.348ns (55.246%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 8.058 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.311ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.657    -2.311    u_confreg/timer_clk
    SLICE_X51Y189        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y189        FDRE (Prop_fdre_C_Q)         0.456    -1.855 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.348     0.493    u_confreg/write_timer_begin_r2
    SLICE_X67Y183        LUT4 (Prop_lut4_I3_O)        0.124     0.617 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.617    u_confreg/timer[0]_i_6_n_0
    SLICE_X67Y183        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.149 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.149    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X67Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.263    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X67Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.377    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X67Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.491 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.491    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X67Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.605 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.605    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.939 r  u_confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.939    u_confreg/timer_reg[20]_i_1_n_6
    SLICE_X67Y188        FDRE                                         r  u_confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.528     8.058    u_confreg/timer_clk
    SLICE_X67Y188        FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.420     7.638    
                         clock uncertainty           -0.077     7.560    
    SLICE_X67Y188        FDRE (Setup_fdre_C_D)        0.062     7.622    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          7.622    
                         arrival time                          -1.939    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.881ns (44.480%)  route 2.348ns (55.520%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 8.058 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.311ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.657    -2.311    u_confreg/timer_clk
    SLICE_X51Y189        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y189        FDRE (Prop_fdre_C_Q)         0.456    -1.855 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.348     0.493    u_confreg/write_timer_begin_r2
    SLICE_X67Y183        LUT4 (Prop_lut4_I3_O)        0.124     0.617 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.617    u_confreg/timer[0]_i_6_n_0
    SLICE_X67Y183        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.149 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.149    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X67Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.263    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X67Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.377    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X67Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.491 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.491    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X67Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.605 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.605    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.918 r  u_confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.918    u_confreg/timer_reg[20]_i_1_n_4
    SLICE_X67Y188        FDRE                                         r  u_confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.528     8.058    u_confreg/timer_clk
    SLICE_X67Y188        FDRE                                         r  u_confreg/timer_reg[23]/C
                         clock pessimism             -0.420     7.638    
                         clock uncertainty           -0.077     7.560    
    SLICE_X67Y188        FDRE (Setup_fdre_C_D)        0.062     7.622    u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          7.622    
                         arrival time                          -1.918    
  -------------------------------------------------------------------
                         slack                                  5.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.576    -0.544    u_confreg/timer_clk
    SLICE_X64Y189        FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y189        FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  u_confreg/conf_wdata_r1_reg[31]/Q
                         net (fo=1, routed)           0.056    -0.324    u_confreg/conf_wdata_r1[31]
    SLICE_X64Y189        FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.846    -0.304    u_confreg/timer_clk
    SLICE_X64Y189        FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/C
                         clock pessimism             -0.240    -0.544    
    SLICE_X64Y189        FDRE (Hold_fdre_C_D)         0.064    -0.480    u_confreg/conf_wdata_r2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.573    -0.547    u_confreg/timer_clk
    SLICE_X68Y187        FDRE                                         r  u_confreg/conf_wdata_r1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y187        FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  u_confreg/conf_wdata_r1_reg[21]/Q
                         net (fo=1, routed)           0.056    -0.327    u_confreg/conf_wdata_r1[21]
    SLICE_X68Y187        FDRE                                         r  u_confreg/conf_wdata_r2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.843    -0.308    u_confreg/timer_clk
    SLICE_X68Y187        FDRE                                         r  u_confreg/conf_wdata_r2_reg[21]/C
                         clock pessimism             -0.239    -0.547    
    SLICE_X68Y187        FDRE (Hold_fdre_C_D)         0.064    -0.483    u_confreg/conf_wdata_r2_reg[21]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.573    -0.547    u_confreg/timer_clk
    SLICE_X68Y187        FDRE                                         r  u_confreg/conf_wdata_r1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y187        FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  u_confreg/conf_wdata_r1_reg[22]/Q
                         net (fo=1, routed)           0.056    -0.327    u_confreg/conf_wdata_r1[22]
    SLICE_X68Y187        FDRE                                         r  u_confreg/conf_wdata_r2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.843    -0.308    u_confreg/timer_clk
    SLICE_X68Y187        FDRE                                         r  u_confreg/conf_wdata_r2_reg[22]/C
                         clock pessimism             -0.239    -0.547    
    SLICE_X68Y187        FDRE (Hold_fdre_C_D)         0.064    -0.483    u_confreg/conf_wdata_r2_reg[22]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.576    -0.544    u_confreg/timer_clk
    SLICE_X64Y189        FDRE                                         r  u_confreg/conf_wdata_r1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y189        FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  u_confreg/conf_wdata_r1_reg[27]/Q
                         net (fo=1, routed)           0.056    -0.324    u_confreg/conf_wdata_r1[27]
    SLICE_X64Y189        FDRE                                         r  u_confreg/conf_wdata_r2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.846    -0.304    u_confreg/timer_clk
    SLICE_X64Y189        FDRE                                         r  u_confreg/conf_wdata_r2_reg[27]/C
                         clock pessimism             -0.240    -0.544    
    SLICE_X64Y189        FDRE (Hold_fdre_C_D)         0.060    -0.484    u_confreg/conf_wdata_r2_reg[27]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.573    -0.547    u_confreg/timer_clk
    SLICE_X68Y187        FDRE                                         r  u_confreg/conf_wdata_r1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y187        FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  u_confreg/conf_wdata_r1_reg[17]/Q
                         net (fo=1, routed)           0.056    -0.327    u_confreg/conf_wdata_r1[17]
    SLICE_X68Y187        FDRE                                         r  u_confreg/conf_wdata_r2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.843    -0.308    u_confreg/timer_clk
    SLICE_X68Y187        FDRE                                         r  u_confreg/conf_wdata_r2_reg[17]/C
                         clock pessimism             -0.239    -0.547    
    SLICE_X68Y187        FDRE (Hold_fdre_C_D)         0.060    -0.487    u_confreg/conf_wdata_r2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.576    -0.544    u_confreg/timer_clk
    SLICE_X64Y189        FDRE                                         r  u_confreg/conf_wdata_r1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y189        FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  u_confreg/conf_wdata_r1_reg[29]/Q
                         net (fo=1, routed)           0.056    -0.324    u_confreg/conf_wdata_r1[29]
    SLICE_X64Y189        FDRE                                         r  u_confreg/conf_wdata_r2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.846    -0.304    u_confreg/timer_clk
    SLICE_X64Y189        FDRE                                         r  u_confreg/conf_wdata_r2_reg[29]/C
                         clock pessimism             -0.240    -0.544    
    SLICE_X64Y189        FDRE (Hold_fdre_C_D)         0.053    -0.491    u_confreg/conf_wdata_r2_reg[29]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.573    -0.547    u_confreg/timer_clk
    SLICE_X68Y187        FDRE                                         r  u_confreg/conf_wdata_r1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y187        FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  u_confreg/conf_wdata_r1_reg[19]/Q
                         net (fo=1, routed)           0.056    -0.327    u_confreg/conf_wdata_r1[19]
    SLICE_X68Y187        FDRE                                         r  u_confreg/conf_wdata_r2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.843    -0.308    u_confreg/timer_clk
    SLICE_X68Y187        FDRE                                         r  u_confreg/conf_wdata_r2_reg[19]/C
                         clock pessimism             -0.239    -0.547    
    SLICE_X68Y187        FDRE (Hold_fdre_C_D)         0.053    -0.494    u_confreg/conf_wdata_r2_reg[19]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.570    -0.550    u_confreg/timer_clk
    SLICE_X67Y182        FDRE                                         r  u_confreg/conf_wdata_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  u_confreg/conf_wdata_r1_reg[1]/Q
                         net (fo=1, routed)           0.110    -0.299    u_confreg/conf_wdata_r1[1]
    SLICE_X67Y182        FDRE                                         r  u_confreg/conf_wdata_r2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.838    -0.312    u_confreg/timer_clk
    SLICE_X67Y182        FDRE                                         r  u_confreg/conf_wdata_r2_reg[1]/C
                         clock pessimism             -0.238    -0.550    
    SLICE_X67Y182        FDRE (Hold_fdre_C_D)         0.072    -0.478    u_confreg/conf_wdata_r2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.570    -0.550    u_confreg/timer_clk
    SLICE_X69Y182        FDRE                                         r  u_confreg/conf_wdata_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y182        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  u_confreg/conf_wdata_r1_reg[4]/Q
                         net (fo=1, routed)           0.110    -0.299    u_confreg/conf_wdata_r1[4]
    SLICE_X69Y182        FDRE                                         r  u_confreg/conf_wdata_r2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.838    -0.312    u_confreg/timer_clk
    SLICE_X69Y182        FDRE                                         r  u_confreg/conf_wdata_r2_reg[4]/C
                         clock pessimism             -0.238    -0.550    
    SLICE_X69Y182        FDRE (Hold_fdre_C_D)         0.072    -0.478    u_confreg/conf_wdata_r2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.572    -0.548    u_confreg/timer_clk
    SLICE_X69Y184        FDRE                                         r  u_confreg/conf_wdata_r1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y184        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  u_confreg/conf_wdata_r1_reg[15]/Q
                         net (fo=1, routed)           0.110    -0.297    u_confreg/conf_wdata_r1[15]
    SLICE_X69Y184        FDRE                                         r  u_confreg/conf_wdata_r2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.840    -0.310    u_confreg/timer_clk
    SLICE_X69Y184        FDRE                                         r  u_confreg/conf_wdata_r2_reg[15]/C
                         clock pessimism             -0.238    -0.548    
    SLICE_X69Y184        FDRE (Hold_fdre_C_D)         0.072    -0.476    u_confreg/conf_wdata_r2_reg[15]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   pll.clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X67Y182   u_confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X68Y183   u_confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X69Y184   u_confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X72Y184   u_confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X71Y186   u_confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X69Y185   u_confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X69Y184   u_confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X71Y186   u_confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X67Y182   u_confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X67Y182   u_confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X68Y183   u_confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X68Y183   u_confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X69Y184   u_confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X69Y184   u_confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X72Y184   u_confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X72Y184   u_confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X71Y186   u_confreg/conf_wdata_r1_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X71Y186   u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X67Y182   u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X67Y182   u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X68Y183   u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X68Y183   u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X69Y184   u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X69Y184   u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X72Y184   u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X72Y184   u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X71Y186   u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X71Y186   u_confreg/conf_wdata_r1_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  timer_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.728ns  (logic 0.175ns (24.054%)  route 0.553ns (75.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.309    u_confreg/timer_clk
    SLICE_X67Y186        FDRE                                         r  u_confreg/timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y186        FDRE (Prop_fdre_C_Q)         0.175    -0.134 r  u_confreg/timer_reg[14]/Q
                         net (fo=2, routed)           0.553     0.418    u_confreg/timer_reg[14]
    SLICE_X53Y188        FDRE                                         r  u_confreg/timer_r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.582    -0.538    u_confreg/cpu_clk
    SLICE_X53Y188        FDRE                                         r  u_confreg/timer_r1_reg[14]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.175ns (24.847%)  route 0.529ns (75.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.543ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.309    u_confreg/timer_clk
    SLICE_X67Y185        FDRE                                         r  u_confreg/timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y185        FDRE (Prop_fdre_C_Q)         0.175    -0.134 r  u_confreg/timer_reg[11]/Q
                         net (fo=2, routed)           0.529     0.395    u_confreg/timer_reg[11]
    SLICE_X61Y186        FDRE                                         r  u_confreg/timer_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.577    -0.543    u_confreg/cpu_clk
    SLICE_X61Y186        FDRE                                         r  u_confreg/timer_r1_reg[11]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.175ns (25.243%)  route 0.518ns (74.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.546ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.840    -0.310    u_confreg/timer_clk
    SLICE_X67Y184        FDRE                                         r  u_confreg/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y184        FDRE (Prop_fdre_C_Q)         0.175    -0.135 r  u_confreg/timer_reg[7]/Q
                         net (fo=2, routed)           0.518     0.383    u_confreg/timer_reg[7]
    SLICE_X53Y178        FDRE                                         r  u_confreg/timer_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.574    -0.546    u_confreg/cpu_clk
    SLICE_X53Y178        FDRE                                         r  u_confreg/timer_r1_reg[7]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.175ns (28.809%)  route 0.432ns (71.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.543ns
    Source Clock Delay      (SCD):    -0.306ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.306    u_confreg/timer_clk
    SLICE_X67Y188        FDRE                                         r  u_confreg/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y188        FDRE (Prop_fdre_C_Q)         0.175    -0.131 r  u_confreg/timer_reg[21]/Q
                         net (fo=2, routed)           0.432     0.301    u_confreg/timer_reg[21]
    SLICE_X63Y188        FDRE                                         r  u_confreg/timer_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.577    -0.543    u_confreg/cpu_clk
    SLICE_X63Y188        FDRE                                         r  u_confreg/timer_r1_reg[21]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.175ns (31.795%)  route 0.375ns (68.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.543ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.840    -0.310    u_confreg/timer_clk
    SLICE_X67Y184        FDRE                                         r  u_confreg/timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y184        FDRE (Prop_fdre_C_Q)         0.175    -0.135 r  u_confreg/timer_reg[4]/Q
                         net (fo=2, routed)           0.375     0.240    u_confreg/timer_reg[4]
    SLICE_X63Y188        FDRE                                         r  u_confreg/timer_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.577    -0.543    u_confreg/cpu_clk
    SLICE_X63Y188        FDRE                                         r  u_confreg/timer_r1_reg[4]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.175ns (37.046%)  route 0.297ns (62.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.543ns
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.305    u_confreg/timer_clk
    SLICE_X67Y190        FDRE                                         r  u_confreg/timer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y190        FDRE (Prop_fdre_C_Q)         0.175    -0.130 r  u_confreg/timer_reg[31]/Q
                         net (fo=2, routed)           0.297     0.167    u_confreg/timer_reg[31]
    SLICE_X63Y189        FDRE                                         r  u_confreg/timer_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.577    -0.543    u_confreg/cpu_clk
    SLICE_X63Y189        FDRE                                         r  u_confreg/timer_r1_reg[31]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.471ns  (logic 0.175ns (37.134%)  route 0.296ns (62.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.542ns
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.305    u_confreg/timer_clk
    SLICE_X67Y190        FDRE                                         r  u_confreg/timer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y190        FDRE (Prop_fdre_C_Q)         0.175    -0.130 r  u_confreg/timer_reg[29]/Q
                         net (fo=2, routed)           0.296     0.166    u_confreg/timer_reg[29]
    SLICE_X63Y191        FDRE                                         r  u_confreg/timer_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.578    -0.542    u_confreg/cpu_clk
    SLICE_X63Y191        FDRE                                         r  u_confreg/timer_r1_reg[29]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.467ns  (logic 0.175ns (37.509%)  route 0.292ns (62.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.543ns
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.305    u_confreg/timer_clk
    SLICE_X67Y190        FDRE                                         r  u_confreg/timer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y190        FDRE (Prop_fdre_C_Q)         0.175    -0.130 r  u_confreg/timer_reg[28]/Q
                         net (fo=2, routed)           0.292     0.161    u_confreg/timer_reg[28]
    SLICE_X63Y189        FDRE                                         r  u_confreg/timer_r1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.577    -0.543    u_confreg/cpu_clk
    SLICE_X63Y189        FDRE                                         r  u_confreg/timer_r1_reg[28]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.468ns  (logic 0.175ns (37.410%)  route 0.293ns (62.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.543ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.309    u_confreg/timer_clk
    SLICE_X67Y185        FDRE                                         r  u_confreg/timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y185        FDRE (Prop_fdre_C_Q)         0.175    -0.134 r  u_confreg/timer_reg[8]/Q
                         net (fo=2, routed)           0.293     0.159    u_confreg/timer_reg[8]
    SLICE_X64Y190        FDRE                                         r  u_confreg/timer_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.577    -0.543    u_confreg/cpu_clk
    SLICE_X64Y190        FDRE                                         r  u_confreg/timer_r1_reg[8]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.175ns (37.875%)  route 0.287ns (62.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.843    -0.308    u_confreg/timer_clk
    SLICE_X67Y187        FDRE                                         r  u_confreg/timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y187        FDRE (Prop_fdre_C_Q)         0.175    -0.133 r  u_confreg/timer_reg[16]/Q
                         net (fo=2, routed)           0.287     0.154    u_confreg/timer_reg[16]
    SLICE_X65Y188        FDRE                                         r  u_confreg/timer_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.576    -0.544    u_confreg/cpu_clk
    SLICE_X65Y188        FDRE                                         r  u_confreg/timer_r1_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/timer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.616ns  (logic 0.367ns (59.551%)  route 0.249ns (40.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.322ns
    Source Clock Delay      (SCD):    -1.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.527    -1.943    u_confreg/timer_clk
    SLICE_X67Y187        FDRE                                         r  u_confreg/timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y187        FDRE (Prop_fdre_C_Q)         0.367    -1.576 r  u_confreg/timer_reg[17]/Q
                         net (fo=2, routed)           0.249    -1.327    u_confreg/timer_reg[17]
    SLICE_X69Y187        FDRE                                         r  u_confreg/timer_r1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.646    -2.322    u_confreg/cpu_clk
    SLICE_X69Y187        FDRE                                         r  u_confreg/timer_r1_reg[17]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.654ns  (logic 0.367ns (56.107%)  route 0.287ns (43.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.321ns
    Source Clock Delay      (SCD):    -1.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.527    -1.943    u_confreg/timer_clk
    SLICE_X67Y187        FDRE                                         r  u_confreg/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y187        FDRE (Prop_fdre_C_Q)         0.367    -1.576 r  u_confreg/timer_reg[18]/Q
                         net (fo=2, routed)           0.287    -1.289    u_confreg/timer_reg[18]
    SLICE_X66Y188        FDRE                                         r  u_confreg/timer_r1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.647    -2.321    u_confreg/cpu_clk
    SLICE_X66Y188        FDRE                                         r  u_confreg/timer_r1_reg[18]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.695ns  (logic 0.367ns (52.785%)  route 0.328ns (47.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.321ns
    Source Clock Delay      (SCD):    -1.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.528    -1.942    u_confreg/timer_clk
    SLICE_X67Y188        FDRE                                         r  u_confreg/timer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y188        FDRE (Prop_fdre_C_Q)         0.367    -1.575 r  u_confreg/timer_reg[22]/Q
                         net (fo=2, routed)           0.328    -1.247    u_confreg/timer_reg[22]
    SLICE_X66Y188        FDRE                                         r  u_confreg/timer_r1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.647    -2.321    u_confreg/cpu_clk
    SLICE_X66Y188        FDRE                                         r  u_confreg/timer_r1_reg[22]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.746ns  (logic 0.367ns (49.169%)  route 0.379ns (50.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.322ns
    Source Clock Delay      (SCD):    -1.944ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.526    -1.944    u_confreg/timer_clk
    SLICE_X67Y186        FDRE                                         r  u_confreg/timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y186        FDRE (Prop_fdre_C_Q)         0.367    -1.577 r  u_confreg/timer_reg[12]/Q
                         net (fo=2, routed)           0.379    -1.198    u_confreg/timer_reg[12]
    SLICE_X69Y187        FDRE                                         r  u_confreg/timer_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.646    -2.322    u_confreg/cpu_clk
    SLICE_X69Y187        FDRE                                         r  u_confreg/timer_r1_reg[12]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.766ns  (logic 0.367ns (47.923%)  route 0.399ns (52.077%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.319ns
    Source Clock Delay      (SCD):    -1.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.528    -1.942    u_confreg/timer_clk
    SLICE_X67Y188        FDRE                                         r  u_confreg/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y188        FDRE (Prop_fdre_C_Q)         0.367    -1.575 r  u_confreg/timer_reg[20]/Q
                         net (fo=2, routed)           0.399    -1.177    u_confreg/timer_reg[20]
    SLICE_X65Y188        FDRE                                         r  u_confreg/timer_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.649    -2.319    u_confreg/cpu_clk
    SLICE_X65Y188        FDRE                                         r  u_confreg/timer_r1_reg[20]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.774ns  (logic 0.367ns (47.420%)  route 0.407ns (52.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.329ns
    Source Clock Delay      (SCD):    -1.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.524    -1.946    u_confreg/timer_clk
    SLICE_X67Y183        FDRE                                         r  u_confreg/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y183        FDRE (Prop_fdre_C_Q)         0.367    -1.579 r  u_confreg/timer_reg[3]/Q
                         net (fo=2, routed)           0.407    -1.172    u_confreg/timer_reg[3]
    SLICE_X70Y183        FDRE                                         r  u_confreg/timer_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.639    -2.329    u_confreg/cpu_clk
    SLICE_X70Y183        FDRE                                         r  u_confreg/timer_r1_reg[3]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.367ns (47.359%)  route 0.408ns (52.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.329ns
    Source Clock Delay      (SCD):    -1.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.524    -1.946    u_confreg/timer_clk
    SLICE_X67Y183        FDRE                                         r  u_confreg/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y183        FDRE (Prop_fdre_C_Q)         0.367    -1.579 r  u_confreg/timer_reg[0]/Q
                         net (fo=2, routed)           0.408    -1.171    u_confreg/timer_reg[0]
    SLICE_X71Y183        FDRE                                         r  u_confreg/timer_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.639    -2.329    u_confreg/cpu_clk
    SLICE_X71Y183        FDRE                                         r  u_confreg/timer_r1_reg[0]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.367ns (47.359%)  route 0.408ns (52.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.326ns
    Source Clock Delay      (SCD):    -1.944ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.526    -1.944    u_confreg/timer_clk
    SLICE_X67Y185        FDRE                                         r  u_confreg/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y185        FDRE (Prop_fdre_C_Q)         0.367    -1.577 r  u_confreg/timer_reg[10]/Q
                         net (fo=2, routed)           0.408    -1.169    u_confreg/timer_reg[10]
    SLICE_X71Y185        FDRE                                         r  u_confreg/timer_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.642    -2.326    u_confreg/cpu_clk
    SLICE_X71Y185        FDRE                                         r  u_confreg/timer_r1_reg[10]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.778ns  (logic 0.367ns (47.144%)  route 0.411ns (52.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.326ns
    Source Clock Delay      (SCD):    -1.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.524    -1.946    u_confreg/timer_clk
    SLICE_X67Y183        FDRE                                         r  u_confreg/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y183        FDRE (Prop_fdre_C_Q)         0.367    -1.579 r  u_confreg/timer_reg[2]/Q
                         net (fo=2, routed)           0.411    -1.168    u_confreg/timer_reg[2]
    SLICE_X71Y185        FDRE                                         r  u_confreg/timer_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.642    -2.326    u_confreg/cpu_clk
    SLICE_X71Y185        FDRE                                         r  u_confreg/timer_r1_reg[2]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.774ns  (logic 0.367ns (47.403%)  route 0.407ns (52.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.317ns
    Source Clock Delay      (SCD):    -1.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.529    -1.941    u_confreg/timer_clk
    SLICE_X67Y189        FDRE                                         r  u_confreg/timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y189        FDRE (Prop_fdre_C_Q)         0.367    -1.574 r  u_confreg/timer_reg[27]/Q
                         net (fo=2, routed)           0.407    -1.167    u_confreg/timer_reg[27]
    SLICE_X63Y189        FDRE                                         r  u_confreg/timer_r1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.651    -2.317    u_confreg/cpu_clk
    SLICE_X63Y189        FDRE                                         r  u_confreg/timer_r1_reg[27]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.906ns  (logic 0.610ns (12.433%)  route 4.296ns (87.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.624    -2.344    cpu_clk
    SLICE_X86Y180        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y180        FDRE (Prop_fdre_C_Q)         0.456    -1.888 f  cpu_resetn_reg/Q
                         net (fo=10, routed)          1.291    -0.597    u_confreg/cpu_resetn
    SLICE_X81Y182        LUT1 (Prop_lut1_I0_O)        0.154    -0.443 r  u_confreg/reset_i_1/O
                         net (fo=559, routed)         3.005     2.562    u_confreg/SR[0]
    SLICE_X67Y190        FDRE                                         r  u_confreg/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.529    -1.941    u_confreg/timer_clk
    SLICE_X67Y190        FDRE                                         r  u_confreg/timer_reg[28]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.906ns  (logic 0.610ns (12.433%)  route 4.296ns (87.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.624    -2.344    cpu_clk
    SLICE_X86Y180        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y180        FDRE (Prop_fdre_C_Q)         0.456    -1.888 f  cpu_resetn_reg/Q
                         net (fo=10, routed)          1.291    -0.597    u_confreg/cpu_resetn
    SLICE_X81Y182        LUT1 (Prop_lut1_I0_O)        0.154    -0.443 r  u_confreg/reset_i_1/O
                         net (fo=559, routed)         3.005     2.562    u_confreg/SR[0]
    SLICE_X67Y190        FDRE                                         r  u_confreg/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.529    -1.941    u_confreg/timer_clk
    SLICE_X67Y190        FDRE                                         r  u_confreg/timer_reg[29]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.906ns  (logic 0.610ns (12.433%)  route 4.296ns (87.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.624    -2.344    cpu_clk
    SLICE_X86Y180        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y180        FDRE (Prop_fdre_C_Q)         0.456    -1.888 f  cpu_resetn_reg/Q
                         net (fo=10, routed)          1.291    -0.597    u_confreg/cpu_resetn
    SLICE_X81Y182        LUT1 (Prop_lut1_I0_O)        0.154    -0.443 r  u_confreg/reset_i_1/O
                         net (fo=559, routed)         3.005     2.562    u_confreg/SR[0]
    SLICE_X67Y190        FDRE                                         r  u_confreg/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.529    -1.941    u_confreg/timer_clk
    SLICE_X67Y190        FDRE                                         r  u_confreg/timer_reg[30]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.906ns  (logic 0.610ns (12.433%)  route 4.296ns (87.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.624    -2.344    cpu_clk
    SLICE_X86Y180        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y180        FDRE (Prop_fdre_C_Q)         0.456    -1.888 f  cpu_resetn_reg/Q
                         net (fo=10, routed)          1.291    -0.597    u_confreg/cpu_resetn
    SLICE_X81Y182        LUT1 (Prop_lut1_I0_O)        0.154    -0.443 r  u_confreg/reset_i_1/O
                         net (fo=559, routed)         3.005     2.562    u_confreg/SR[0]
    SLICE_X67Y190        FDRE                                         r  u_confreg/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.529    -1.941    u_confreg/timer_clk
    SLICE_X67Y190        FDRE                                         r  u_confreg/timer_reg[31]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.768ns  (logic 0.610ns (12.794%)  route 4.158ns (87.206%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.624    -2.344    cpu_clk
    SLICE_X86Y180        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y180        FDRE (Prop_fdre_C_Q)         0.456    -1.888 f  cpu_resetn_reg/Q
                         net (fo=10, routed)          1.291    -0.597    u_confreg/cpu_resetn
    SLICE_X81Y182        LUT1 (Prop_lut1_I0_O)        0.154    -0.443 r  u_confreg/reset_i_1/O
                         net (fo=559, routed)         2.866     2.424    u_confreg/SR[0]
    SLICE_X67Y189        FDRE                                         r  u_confreg/timer_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.529    -1.941    u_confreg/timer_clk
    SLICE_X67Y189        FDRE                                         r  u_confreg/timer_reg[24]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.768ns  (logic 0.610ns (12.794%)  route 4.158ns (87.206%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.624    -2.344    cpu_clk
    SLICE_X86Y180        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y180        FDRE (Prop_fdre_C_Q)         0.456    -1.888 f  cpu_resetn_reg/Q
                         net (fo=10, routed)          1.291    -0.597    u_confreg/cpu_resetn
    SLICE_X81Y182        LUT1 (Prop_lut1_I0_O)        0.154    -0.443 r  u_confreg/reset_i_1/O
                         net (fo=559, routed)         2.866     2.424    u_confreg/SR[0]
    SLICE_X67Y189        FDRE                                         r  u_confreg/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.529    -1.941    u_confreg/timer_clk
    SLICE_X67Y189        FDRE                                         r  u_confreg/timer_reg[25]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.768ns  (logic 0.610ns (12.794%)  route 4.158ns (87.206%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.624    -2.344    cpu_clk
    SLICE_X86Y180        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y180        FDRE (Prop_fdre_C_Q)         0.456    -1.888 f  cpu_resetn_reg/Q
                         net (fo=10, routed)          1.291    -0.597    u_confreg/cpu_resetn
    SLICE_X81Y182        LUT1 (Prop_lut1_I0_O)        0.154    -0.443 r  u_confreg/reset_i_1/O
                         net (fo=559, routed)         2.866     2.424    u_confreg/SR[0]
    SLICE_X67Y189        FDRE                                         r  u_confreg/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.529    -1.941    u_confreg/timer_clk
    SLICE_X67Y189        FDRE                                         r  u_confreg/timer_reg[26]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.768ns  (logic 0.610ns (12.794%)  route 4.158ns (87.206%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.624    -2.344    cpu_clk
    SLICE_X86Y180        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y180        FDRE (Prop_fdre_C_Q)         0.456    -1.888 f  cpu_resetn_reg/Q
                         net (fo=10, routed)          1.291    -0.597    u_confreg/cpu_resetn
    SLICE_X81Y182        LUT1 (Prop_lut1_I0_O)        0.154    -0.443 r  u_confreg/reset_i_1/O
                         net (fo=559, routed)         2.866     2.424    u_confreg/SR[0]
    SLICE_X67Y189        FDRE                                         r  u_confreg/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.529    -1.941    u_confreg/timer_clk
    SLICE_X67Y189        FDRE                                         r  u_confreg/timer_reg[27]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.619ns  (logic 0.610ns (13.205%)  route 4.009ns (86.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.624    -2.344    cpu_clk
    SLICE_X86Y180        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y180        FDRE (Prop_fdre_C_Q)         0.456    -1.888 f  cpu_resetn_reg/Q
                         net (fo=10, routed)          1.291    -0.597    u_confreg/cpu_resetn
    SLICE_X81Y182        LUT1 (Prop_lut1_I0_O)        0.154    -0.443 r  u_confreg/reset_i_1/O
                         net (fo=559, routed)         2.718     2.275    u_confreg/SR[0]
    SLICE_X67Y188        FDRE                                         r  u_confreg/timer_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.528    -1.942    u_confreg/timer_clk
    SLICE_X67Y188        FDRE                                         r  u_confreg/timer_reg[20]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.619ns  (logic 0.610ns (13.205%)  route 4.009ns (86.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.624    -2.344    cpu_clk
    SLICE_X86Y180        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y180        FDRE (Prop_fdre_C_Q)         0.456    -1.888 f  cpu_resetn_reg/Q
                         net (fo=10, routed)          1.291    -0.597    u_confreg/cpu_resetn
    SLICE_X81Y182        LUT1 (Prop_lut1_I0_O)        0.154    -0.443 r  u_confreg/reset_i_1/O
                         net (fo=559, routed)         2.718     2.275    u_confreg/SR[0]
    SLICE_X67Y188        FDRE                                         r  u_confreg/timer_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.528    -1.942    u_confreg/timer_clk
    SLICE_X67Y188        FDRE                                         r  u_confreg/timer_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.792ns  (logic 0.367ns (46.335%)  route 0.425ns (53.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.325ns
    Source Clock Delay      (SCD):    -1.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.529    -1.941    u_confreg/cpu_clk
    SLICE_X63Y184        FDRE                                         r  u_confreg/conf_wdata_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y184        FDRE (Prop_fdre_C_Q)         0.367    -1.574 r  u_confreg/conf_wdata_r_reg[15]/Q
                         net (fo=1, routed)           0.425    -1.149    u_confreg/conf_wdata_r[15]
    SLICE_X69Y184        FDRE                                         r  u_confreg/conf_wdata_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.643    -2.325    u_confreg/timer_clk
    SLICE_X69Y184        FDRE                                         r  u_confreg/conf_wdata_r1_reg[15]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.895ns  (logic 0.337ns (37.655%)  route 0.558ns (62.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.322ns
    Source Clock Delay      (SCD):    -1.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.529    -1.941    u_confreg/cpu_clk
    SLICE_X63Y184        FDRE                                         r  u_confreg/conf_wdata_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y184        FDRE (Prop_fdre_C_Q)         0.337    -1.604 r  u_confreg/conf_wdata_r_reg[22]/Q
                         net (fo=1, routed)           0.558    -1.046    u_confreg/conf_wdata_r[22]
    SLICE_X68Y187        FDRE                                         r  u_confreg/conf_wdata_r1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.646    -2.322    u_confreg/timer_clk
    SLICE_X68Y187        FDRE                                         r  u_confreg/conf_wdata_r1_reg[22]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.923ns  (logic 0.367ns (39.767%)  route 0.556ns (60.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.322ns
    Source Clock Delay      (SCD):    -1.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.529    -1.941    u_confreg/cpu_clk
    SLICE_X63Y184        FDRE                                         r  u_confreg/conf_wdata_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y184        FDRE (Prop_fdre_C_Q)         0.367    -1.574 r  u_confreg/conf_wdata_r_reg[21]/Q
                         net (fo=1, routed)           0.556    -1.018    u_confreg/conf_wdata_r[21]
    SLICE_X68Y187        FDRE                                         r  u_confreg/conf_wdata_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.646    -2.322    u_confreg/timer_clk
    SLICE_X68Y187        FDRE                                         r  u_confreg/conf_wdata_r1_reg[21]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.926ns  (logic 0.367ns (39.614%)  route 0.559ns (60.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.322ns
    Source Clock Delay      (SCD):    -1.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.529    -1.941    u_confreg/cpu_clk
    SLICE_X63Y184        FDRE                                         r  u_confreg/conf_wdata_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y184        FDRE (Prop_fdre_C_Q)         0.367    -1.574 r  u_confreg/conf_wdata_r_reg[17]/Q
                         net (fo=1, routed)           0.559    -1.015    u_confreg/conf_wdata_r[17]
    SLICE_X68Y187        FDRE                                         r  u_confreg/conf_wdata_r1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.646    -2.322    u_confreg/timer_clk
    SLICE_X68Y187        FDRE                                         r  u_confreg/conf_wdata_r1_reg[17]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.931ns  (logic 0.337ns (36.206%)  route 0.594ns (63.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.320ns
    Source Clock Delay      (SCD):    -1.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.529    -1.941    u_confreg/cpu_clk
    SLICE_X63Y184        FDRE                                         r  u_confreg/conf_wdata_r_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y184        FDRE (Prop_fdre_C_Q)         0.337    -1.604 r  u_confreg/conf_wdata_r_reg[30]/Q
                         net (fo=1, routed)           0.594    -1.011    u_confreg/conf_wdata_r[30]
    SLICE_X69Y190        FDRE                                         r  u_confreg/conf_wdata_r1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.648    -2.320    u_confreg/timer_clk
    SLICE_X69Y190        FDRE                                         r  u_confreg/conf_wdata_r1_reg[30]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.984ns  (logic 0.337ns (34.259%)  route 0.647ns (65.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.318ns
    Source Clock Delay      (SCD):    -1.937ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.533    -1.937    u_confreg/cpu_clk
    SLICE_X61Y184        FDRE                                         r  u_confreg/conf_wdata_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y184        FDRE (Prop_fdre_C_Q)         0.337    -1.600 r  u_confreg/conf_wdata_r_reg[31]/Q
                         net (fo=1, routed)           0.647    -0.954    u_confreg/conf_wdata_r[31]
    SLICE_X64Y189        FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.650    -2.318    u_confreg/timer_clk
    SLICE_X64Y189        FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.037ns  (logic 0.337ns (32.503%)  route 0.700ns (67.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.320ns
    Source Clock Delay      (SCD):    -1.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.529    -1.941    u_confreg/cpu_clk
    SLICE_X63Y184        FDRE                                         r  u_confreg/conf_wdata_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y184        FDRE (Prop_fdre_C_Q)         0.337    -1.604 r  u_confreg/conf_wdata_r_reg[26]/Q
                         net (fo=1, routed)           0.700    -0.905    u_confreg/conf_wdata_r[26]
    SLICE_X68Y190        FDRE                                         r  u_confreg/conf_wdata_r1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.648    -2.320    u_confreg/timer_clk
    SLICE_X68Y190        FDRE                                         r  u_confreg/conf_wdata_r1_reg[26]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.040ns  (logic 0.337ns (32.408%)  route 0.703ns (67.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.318ns
    Source Clock Delay      (SCD):    -1.937ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.533    -1.937    u_confreg/cpu_clk
    SLICE_X61Y184        FDRE                                         r  u_confreg/conf_wdata_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y184        FDRE (Prop_fdre_C_Q)         0.337    -1.600 r  u_confreg/conf_wdata_r_reg[27]/Q
                         net (fo=1, routed)           0.703    -0.897    u_confreg/conf_wdata_r[27]
    SLICE_X64Y189        FDRE                                         r  u_confreg/conf_wdata_r1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.650    -2.318    u_confreg/timer_clk
    SLICE_X64Y189        FDRE                                         r  u_confreg/conf_wdata_r1_reg[27]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.044ns  (logic 0.367ns (35.139%)  route 0.677ns (64.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.323ns
    Source Clock Delay      (SCD):    -1.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.529    -1.941    u_confreg/cpu_clk
    SLICE_X63Y184        FDRE                                         r  u_confreg/conf_wdata_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y184        FDRE (Prop_fdre_C_Q)         0.367    -1.574 r  u_confreg/conf_wdata_r_reg[14]/Q
                         net (fo=1, routed)           0.677    -0.897    u_confreg/conf_wdata_r[14]
    SLICE_X69Y185        FDRE                                         r  u_confreg/conf_wdata_r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.645    -2.323    u_confreg/timer_clk
    SLICE_X69Y185        FDRE                                         r  u_confreg/conf_wdata_r1_reg[14]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.045ns  (logic 0.337ns (32.245%)  route 0.708ns (67.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.318ns
    Source Clock Delay      (SCD):    -1.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.529    -1.941    u_confreg/cpu_clk
    SLICE_X63Y184        FDRE                                         r  u_confreg/conf_wdata_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y184        FDRE (Prop_fdre_C_Q)         0.337    -1.604 r  u_confreg/conf_wdata_r_reg[7]/Q
                         net (fo=1, routed)           0.708    -0.896    u_confreg/conf_wdata_r[7]
    SLICE_X64Y189        FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.650    -2.318    u_confreg/timer_clk
    SLICE_X64Y189        FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.523ns  (logic 0.029ns (1.904%)  route 1.494ns (98.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll fall edge)
                                                      5.000     5.000 f  
    AC19                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     5.441 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     6.061    pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.851     3.210 f  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.611     3.820    pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.849 f  pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.884     4.733    pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV                                    f  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.512ns  (logic 0.091ns (2.591%)  route 3.420ns (97.409%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.665    -1.805    pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV                                    r  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll
  To Clock:  

Max Delay            71 Endpoints
Min Delay            71 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_key_col[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.520ns  (logic 4.328ns (32.014%)  route 9.192ns (67.986%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.623    -2.345    u_confreg/cpu_clk
    SLICE_X79Y182        FDRE                                         r  u_confreg/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y182        FDRE (Prop_fdre_C_Q)         0.456    -1.889 r  u_confreg/FSM_onehot_state_reg[4]/Q
                         net (fo=16, routed)          1.530    -0.359    u_confreg/p_1_in11_in
    SLICE_X93Y181        LUT3 (Prop_lut3_I1_O)        0.150    -0.209 r  u_confreg/btn_key_col_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           7.662     7.453    btn_key_col_OBUF[2]
    Y8                   OBUF (Prop_obuf_I_O)         3.722    11.175 r  btn_key_col_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.175    btn_key_col[2]
    Y8                                                                r  btn_key_col[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_key_col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.250ns  (logic 4.080ns (30.792%)  route 9.170ns (69.208%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.624    -2.344    u_confreg/cpu_clk
    SLICE_X79Y183        FDRE                                         r  u_confreg/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y183        FDRE (Prop_fdre_C_Q)         0.456    -1.888 r  u_confreg/FSM_onehot_state_reg[3]/Q
                         net (fo=15, routed)          1.501    -0.387    u_confreg/p_1_in10_in
    SLICE_X93Y181        LUT3 (Prop_lut3_I1_O)        0.124    -0.263 r  u_confreg/btn_key_col_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           7.669     7.406    btn_key_col_OBUF[1]
    V9                   OBUF (Prop_obuf_I_O)         3.500    10.906 r  btn_key_col_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.906    btn_key_col[1]
    V9                                                                r  btn_key_col[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_key_col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.968ns  (logic 4.098ns (31.598%)  route 8.870ns (68.402%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.623    -2.345    u_confreg/cpu_clk
    SLICE_X79Y182        FDRE                                         r  u_confreg/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y182        FDRE (Prop_fdre_C_Q)         0.456    -1.889 r  u_confreg/FSM_onehot_state_reg[4]/Q
                         net (fo=16, routed)          1.530    -0.359    u_confreg/p_1_in11_in
    SLICE_X93Y181        LUT3 (Prop_lut3_I0_O)        0.124    -0.235 r  u_confreg/btn_key_col_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           7.341     7.105    btn_key_col_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.518    10.623 r  btn_key_col_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.623    btn_key_col[0]
    V8                                                                r  btn_key_col[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_key_col[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.883ns  (logic 4.354ns (36.640%)  route 7.529ns (63.360%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.623    -2.345    u_confreg/cpu_clk
    SLICE_X79Y182        FDRE                                         r  u_confreg/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y182        FDRE (Prop_fdre_C_Q)         0.456    -1.889 r  u_confreg/FSM_onehot_state_reg[4]/Q
                         net (fo=16, routed)          1.535    -0.354    u_confreg/p_1_in11_in
    SLICE_X93Y181        LUT3 (Prop_lut3_I1_O)        0.152    -0.202 r  u_confreg/btn_key_col_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.994     5.792    btn_key_col_OBUF[3]
    V7                   OBUF (Prop_obuf_I_O)         3.746     9.537 r  btn_key_col_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.537    btn_key_col[3]
    V7                                                                r  btn_key_col[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.245ns  (logic 4.065ns (39.677%)  route 6.180ns (60.323%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.654    -2.314    u_confreg/cpu_clk
    SLICE_X51Y186        FDRE                                         r  u_confreg/led_data_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y186        FDRE (Prop_fdre_C_Q)         0.456    -1.858 r  u_confreg/led_data_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           6.180     4.322    lopt_4
    A3                   OBUF (Prop_obuf_I_O)         3.609     7.930 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.930    led[13]
    A3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.195ns  (logic 3.957ns (38.818%)  route 6.237ns (61.182%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.648    -2.320    u_confreg/cpu_clk
    SLICE_X51Y181        FDRE                                         r  u_confreg/led_data_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y181        FDRE (Prop_fdre_C_Q)         0.456    -1.864 r  u_confreg/led_data_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           6.237     4.373    lopt_13
    J8                   OBUF (Prop_obuf_I_O)         3.501     7.874 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.874    led[7]
    J8                                                                r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_rg1_data_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_rg1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.173ns  (logic 4.043ns (39.740%)  route 6.130ns (60.260%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.648    -2.320    u_confreg/cpu_clk
    SLICE_X53Y181        FDRE                                         r  u_confreg/led_rg1_data_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y181        FDRE (Prop_fdre_C_Q)         0.456    -1.864 r  u_confreg/led_rg1_data_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           6.130     4.266    lopt_18
    B5                   OBUF (Prop_obuf_I_O)         3.587     7.853 r  led_rg1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.853    led_rg1[0]
    B5                                                                r  led_rg1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.138ns  (logic 4.059ns (40.037%)  route 6.079ns (59.963%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.651    -2.317    u_confreg/cpu_clk
    SLICE_X51Y183        FDRE                                         r  u_confreg/led_data_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y183        FDRE (Prop_fdre_C_Q)         0.456    -1.861 r  u_confreg/led_data_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           6.079     4.218    lopt_2
    A4                   OBUF (Prop_obuf_I_O)         3.603     7.820 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.820    led[11]
    A4                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.126ns  (logic 4.046ns (39.956%)  route 6.080ns (60.044%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.654    -2.314    u_confreg/cpu_clk
    SLICE_X51Y186        FDRE                                         r  u_confreg/led_data_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y186        FDRE (Prop_fdre_C_Q)         0.456    -1.858 r  u_confreg/led_data_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           6.080     4.222    lopt_3
    A5                   OBUF (Prop_obuf_I_O)         3.590     7.812 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.812    led[12]
    A5                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.004ns  (logic 4.137ns (41.358%)  route 5.866ns (58.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.654    -2.314    u_confreg/cpu_clk
    SLICE_X51Y186        FDRE                                         r  u_confreg/led_data_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y186        FDRE (Prop_fdre_C_Q)         0.419    -1.895 r  u_confreg/led_data_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           5.866     3.971    lopt_10
    G9                   OBUF (Prop_obuf_I_O)         3.718     7.690 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.690    led[4]
    G9                                                                r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/num_data_reg[29]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_data[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.196ns  (logic 1.360ns (61.923%)  route 0.836ns (38.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.579    -0.541    u_confreg/cpu_clk
    SLICE_X55Y184        FDRE                                         r  u_confreg/num_data_reg[29]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y184        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  u_confreg/num_data_reg[29]_lopt_replica/Q
                         net (fo=1, routed)           0.836     0.436    lopt_41
    K21                  OBUF (Prop_obuf_I_O)         1.219     1.655 r  num_data_OBUF[29]_inst/O
                         net (fo=0)                   0.000     1.655    num_data[29]
    K21                                                               r  num_data[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_data_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.280ns  (logic 1.351ns (59.241%)  route 0.929ns (40.759%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.581    -0.539    u_confreg/cpu_clk
    SLICE_X51Y187        FDRE                                         r  u_confreg/num_data_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y187        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  u_confreg/num_data_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.929     0.532    lopt_31
    M17                  OBUF (Prop_obuf_I_O)         1.210     1.742 r  num_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.742    num_data[1]
    M17                                                               r  num_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_data_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.460ns  (logic 1.353ns (55.014%)  route 1.107ns (44.986%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.580    -0.540    u_confreg/cpu_clk
    SLICE_X54Y187        FDRE                                         r  u_confreg/num_data_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y187        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/num_data_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           1.107     0.708    lopt_25
    H19                  OBUF (Prop_obuf_I_O)         1.212     1.920 r  num_data_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.920    num_data[14]
    H19                                                               r  num_data[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.465ns  (logic 1.384ns (56.148%)  route 1.081ns (43.852%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.580    -0.540    u_confreg/cpu_clk
    SLICE_X51Y186        FDRE                                         r  u_confreg/led_data_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y186        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/led_data_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.081     0.682    lopt_8
    H23                  OBUF (Prop_obuf_I_O)         1.243     1.925 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.925    led[2]
    H23                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.468ns  (logic 1.353ns (54.821%)  route 1.115ns (45.179%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.579    -0.541    u_confreg/cpu_clk
    SLICE_X49Y183        FDRE                                         r  u_confreg/led_data_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y183        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  u_confreg/led_data_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.115     0.715    lopt_9
    J19                  OBUF (Prop_obuf_I_O)         1.212     1.927 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.927    led[3]
    J19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_data_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.478ns  (logic 1.351ns (54.527%)  route 1.127ns (45.473%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.583    -0.537    u_confreg/cpu_clk
    SLICE_X53Y190        FDRE                                         r  u_confreg/num_data_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y190        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  u_confreg/num_data_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           1.127     0.731    lopt_23
    K17                  OBUF (Prop_obuf_I_O)         1.210     1.941 r  num_data_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.941    num_data[12]
    K17                                                               r  num_data[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_data_reg[24]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_data[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.509ns  (logic 1.361ns (54.240%)  route 1.148ns (45.760%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.581    -0.539    u_confreg/cpu_clk
    SLICE_X51Y187        FDRE                                         r  u_confreg/num_data_reg[24]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y187        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  u_confreg/num_data_reg[24]_lopt_replica/Q
                         net (fo=1, routed)           1.148     0.750    lopt_36
    J15                  OBUF (Prop_obuf_I_O)         1.220     1.970 r  num_data_OBUF[24]_inst/O
                         net (fo=0)                   0.000     1.970    num_data[24]
    J15                                                               r  num_data[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_data_reg[16]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_data[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.517ns  (logic 1.362ns (54.117%)  route 1.155ns (45.883%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.580    -0.540    u_confreg/cpu_clk
    SLICE_X51Y185        FDRE                                         r  u_confreg/num_data_reg[16]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y185        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/num_data_reg[16]_lopt_replica/Q
                         net (fo=1, routed)           1.155     0.756    lopt_27
    J20                  OBUF (Prop_obuf_I_O)         1.221     1.978 r  num_data_OBUF[16]_inst/O
                         net (fo=0)                   0.000     1.978    num_data[16]
    J20                                                               r  num_data[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_data_reg[25]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_data[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.563ns  (logic 1.415ns (55.213%)  route 1.148ns (44.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.583    -0.537    u_confreg/cpu_clk
    SLICE_X53Y190        FDRE                                         r  u_confreg/num_data_reg[25]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y190        FDRE (Prop_fdre_C_Q)         0.128    -0.409 r  u_confreg/num_data_reg[25]_lopt_replica/Q
                         net (fo=1, routed)           1.148     0.739    lopt_37
    H22                  OBUF (Prop_obuf_I_O)         1.287     2.026 r  num_data_OBUF[25]_inst/O
                         net (fo=0)                   0.000     2.026    num_data[25]
    H22                                                               r  num_data[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_data_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.587ns  (logic 1.352ns (52.244%)  route 1.236ns (47.756%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.583    -0.537    u_confreg/cpu_clk
    SLICE_X53Y190        FDRE                                         r  u_confreg/num_data_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y190        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  u_confreg/num_data_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.236     0.840    lopt_20
    J16                  OBUF (Prop_obuf_I_O)         1.211     2.050 r  num_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.050    num_data[0]
    J16                                                               r  num_data[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  cpu_clk_clk_pll

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_key_row[3]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.789ns  (logic 2.835ns (16.888%)  route 13.953ns (83.112%))
  Logic Levels:           12  (IBUF=1 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -1.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  btn_key_row[3] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[3]
    AA8                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  btn_key_row_IBUF[3]_inst/O
                         net (fo=23, routed)          7.490     8.962    u_confreg/btn_key_row_IBUF[3]
    SLICE_X82Y183        LUT6 (Prop_lut6_I3_O)        0.124     9.086 r  u_confreg/FSM_onehot_state[1]_i_2/O
                         net (fo=2, routed)           0.308     9.394    u_confreg/FSM_onehot_state[1]_i_2_n_0
    SLICE_X82Y182        LUT6 (Prop_lut6_I2_O)        0.124     9.518 f  u_confreg/btn_key_r[15]_i_7/O
                         net (fo=3, routed)           0.446     9.963    u_confreg/btn_key_r[15]_i_7_n_0
    SLICE_X82Y182        LUT6 (Prop_lut6_I4_O)        0.124    10.087 f  u_confreg/btn_key_r[4]_i_3/O
                         net (fo=5, routed)           0.742    10.829    u_confreg/btn_key_r[4]_i_3_n_0
    SLICE_X78Y183        LUT6 (Prop_lut6_I5_O)        0.124    10.953 f  u_confreg/btn_key_r[12]_i_2/O
                         net (fo=3, routed)           0.969    11.923    u_confreg/btn_key_r[12]_i_2_n_0
    SLICE_X77Y183        LUT5 (Prop_lut5_I4_O)        0.124    12.047 r  u_confreg/btn_key_r[5]_i_3/O
                         net (fo=2, routed)           0.647    12.694    u_confreg/btn_key_r[5]_i_3_n_0
    SLICE_X77Y182        LUT6 (Prop_lut6_I0_O)        0.124    12.818 r  u_confreg/btn_key_r[9]_i_2/O
                         net (fo=2, routed)           0.905    13.723    u_confreg/btn_key_r[9]_i_2_n_0
    SLICE_X78Y182        LUT6 (Prop_lut6_I5_O)        0.124    13.847 f  u_confreg/btn_key_r[13]_i_3/O
                         net (fo=2, routed)           0.173    14.020    u_confreg/btn_key_r[13]_i_3_n_0
    SLICE_X78Y182        LUT4 (Prop_lut4_I1_O)        0.124    14.144 f  u_confreg/btn_key_r[6]_i_2/O
                         net (fo=3, routed)           0.292    14.435    u_confreg/btn_key_r[6]_i_2_n_0
    SLICE_X78Y182        LUT6 (Prop_lut6_I5_O)        0.124    14.559 f  u_confreg/btn_key_r[14]_i_1/O
                         net (fo=5, routed)           1.333    15.892    u_confreg/btn_key_r[14]_i_1_n_0
    SLICE_X76Y182        LUT5 (Prop_lut5_I0_O)        0.124    16.016 r  u_confreg/btn_key_r[15]_i_2/O
                         net (fo=2, routed)           0.649    16.665    u_confreg/btn_key_r[15]_i_2_n_0
    SLICE_X76Y183        LUT6 (Prop_lut6_I0_O)        0.124    16.789 r  u_confreg/btn_key_r[15]_i_1/O
                         net (fo=1, routed)           0.000    16.789    u_confreg/btn_key_r[15]_i_1_n_0
    SLICE_X76Y183        FDRE                                         r  u_confreg/btn_key_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.515    -1.955    u_confreg/cpu_clk
    SLICE_X76Y183        FDRE                                         r  u_confreg/btn_key_r_reg[15]/C

Slack:                    inf
  Source:                 btn_key_row[3]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.448ns  (logic 2.835ns (17.238%)  route 13.613ns (82.762%))
  Logic Levels:           12  (IBUF=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  btn_key_row[3] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[3]
    AA8                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  btn_key_row_IBUF[3]_inst/O
                         net (fo=23, routed)          7.490     8.962    u_confreg/btn_key_row_IBUF[3]
    SLICE_X82Y183        LUT6 (Prop_lut6_I3_O)        0.124     9.086 r  u_confreg/FSM_onehot_state[1]_i_2/O
                         net (fo=2, routed)           0.308     9.394    u_confreg/FSM_onehot_state[1]_i_2_n_0
    SLICE_X82Y182        LUT6 (Prop_lut6_I2_O)        0.124     9.518 f  u_confreg/btn_key_r[15]_i_7/O
                         net (fo=3, routed)           0.446     9.963    u_confreg/btn_key_r[15]_i_7_n_0
    SLICE_X82Y182        LUT6 (Prop_lut6_I4_O)        0.124    10.087 f  u_confreg/btn_key_r[4]_i_3/O
                         net (fo=5, routed)           0.742    10.829    u_confreg/btn_key_r[4]_i_3_n_0
    SLICE_X78Y183        LUT6 (Prop_lut6_I5_O)        0.124    10.953 f  u_confreg/btn_key_r[12]_i_2/O
                         net (fo=3, routed)           0.969    11.923    u_confreg/btn_key_r[12]_i_2_n_0
    SLICE_X77Y183        LUT5 (Prop_lut5_I4_O)        0.124    12.047 r  u_confreg/btn_key_r[5]_i_3/O
                         net (fo=2, routed)           0.647    12.694    u_confreg/btn_key_r[5]_i_3_n_0
    SLICE_X77Y182        LUT6 (Prop_lut6_I0_O)        0.124    12.818 r  u_confreg/btn_key_r[9]_i_2/O
                         net (fo=2, routed)           0.905    13.723    u_confreg/btn_key_r[9]_i_2_n_0
    SLICE_X78Y182        LUT6 (Prop_lut6_I5_O)        0.124    13.847 f  u_confreg/btn_key_r[13]_i_3/O
                         net (fo=2, routed)           0.173    14.020    u_confreg/btn_key_r[13]_i_3_n_0
    SLICE_X78Y182        LUT4 (Prop_lut4_I1_O)        0.124    14.144 f  u_confreg/btn_key_r[6]_i_2/O
                         net (fo=3, routed)           0.292    14.435    u_confreg/btn_key_r[6]_i_2_n_0
    SLICE_X78Y182        LUT6 (Prop_lut6_I5_O)        0.124    14.559 f  u_confreg/btn_key_r[14]_i_1/O
                         net (fo=5, routed)           1.333    15.892    u_confreg/btn_key_r[14]_i_1_n_0
    SLICE_X76Y182        LUT5 (Prop_lut5_I0_O)        0.124    16.016 r  u_confreg/btn_key_r[15]_i_2/O
                         net (fo=2, routed)           0.308    16.324    u_confreg/btn_key_r[15]_i_2_n_0
    SLICE_X76Y184        LUT5 (Prop_lut5_I4_O)        0.124    16.448 r  u_confreg/btn_key_r[11]_i_1/O
                         net (fo=1, routed)           0.000    16.448    u_confreg/btn_key_r[11]_i_1_n_0
    SLICE_X76Y184        FDRE                                         r  u_confreg/btn_key_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.516    -1.954    u_confreg/cpu_clk
    SLICE_X76Y184        FDRE                                         r  u_confreg/btn_key_r_reg[11]/C

Slack:                    inf
  Source:                 btn_key_row[3]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.563ns  (logic 2.587ns (16.625%)  route 12.976ns (83.375%))
  Logic Levels:           10  (IBUF=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -1.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  btn_key_row[3] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[3]
    AA8                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  btn_key_row_IBUF[3]_inst/O
                         net (fo=23, routed)          7.490     8.962    u_confreg/btn_key_row_IBUF[3]
    SLICE_X82Y183        LUT6 (Prop_lut6_I3_O)        0.124     9.086 f  u_confreg/FSM_onehot_state[1]_i_2/O
                         net (fo=2, routed)           0.308     9.394    u_confreg/FSM_onehot_state[1]_i_2_n_0
    SLICE_X82Y182        LUT6 (Prop_lut6_I2_O)        0.124     9.518 r  u_confreg/btn_key_r[15]_i_7/O
                         net (fo=3, routed)           0.446     9.963    u_confreg/btn_key_r[15]_i_7_n_0
    SLICE_X82Y182        LUT6 (Prop_lut6_I4_O)        0.124    10.087 r  u_confreg/btn_key_r[4]_i_3/O
                         net (fo=5, routed)           0.742    10.829    u_confreg/btn_key_r[4]_i_3_n_0
    SLICE_X78Y183        LUT6 (Prop_lut6_I5_O)        0.124    10.953 r  u_confreg/btn_key_r[12]_i_2/O
                         net (fo=3, routed)           0.969    11.923    u_confreg/btn_key_r[12]_i_2_n_0
    SLICE_X77Y183        LUT5 (Prop_lut5_I4_O)        0.124    12.047 f  u_confreg/btn_key_r[5]_i_3/O
                         net (fo=2, routed)           0.647    12.694    u_confreg/btn_key_r[5]_i_3_n_0
    SLICE_X77Y182        LUT6 (Prop_lut6_I0_O)        0.124    12.818 f  u_confreg/btn_key_r[9]_i_2/O
                         net (fo=2, routed)           0.905    13.723    u_confreg/btn_key_r[9]_i_2_n_0
    SLICE_X78Y182        LUT6 (Prop_lut6_I5_O)        0.124    13.847 r  u_confreg/btn_key_r[13]_i_3/O
                         net (fo=2, routed)           0.173    14.020    u_confreg/btn_key_r[13]_i_3_n_0
    SLICE_X78Y182        LUT4 (Prop_lut4_I1_O)        0.124    14.144 r  u_confreg/btn_key_r[6]_i_2/O
                         net (fo=3, routed)           0.292    14.435    u_confreg/btn_key_r[6]_i_2_n_0
    SLICE_X78Y182        LUT6 (Prop_lut6_I5_O)        0.124    14.559 r  u_confreg/btn_key_r[14]_i_1/O
                         net (fo=5, routed)           1.004    15.563    u_confreg/btn_key_r[14]_i_1_n_0
    SLICE_X75Y183        FDRE                                         r  u_confreg/btn_key_r_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.518    -1.952    u_confreg/cpu_clk
    SLICE_X75Y183        FDRE                                         r  u_confreg/btn_key_r_reg[10]/C

Slack:                    inf
  Source:                 btn_key_row[3]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.563ns  (logic 2.587ns (16.625%)  route 12.976ns (83.375%))
  Logic Levels:           10  (IBUF=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -1.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  btn_key_row[3] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[3]
    AA8                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  btn_key_row_IBUF[3]_inst/O
                         net (fo=23, routed)          7.490     8.962    u_confreg/btn_key_row_IBUF[3]
    SLICE_X82Y183        LUT6 (Prop_lut6_I3_O)        0.124     9.086 f  u_confreg/FSM_onehot_state[1]_i_2/O
                         net (fo=2, routed)           0.308     9.394    u_confreg/FSM_onehot_state[1]_i_2_n_0
    SLICE_X82Y182        LUT6 (Prop_lut6_I2_O)        0.124     9.518 r  u_confreg/btn_key_r[15]_i_7/O
                         net (fo=3, routed)           0.446     9.963    u_confreg/btn_key_r[15]_i_7_n_0
    SLICE_X82Y182        LUT6 (Prop_lut6_I4_O)        0.124    10.087 r  u_confreg/btn_key_r[4]_i_3/O
                         net (fo=5, routed)           0.742    10.829    u_confreg/btn_key_r[4]_i_3_n_0
    SLICE_X78Y183        LUT6 (Prop_lut6_I5_O)        0.124    10.953 r  u_confreg/btn_key_r[12]_i_2/O
                         net (fo=3, routed)           0.969    11.923    u_confreg/btn_key_r[12]_i_2_n_0
    SLICE_X77Y183        LUT5 (Prop_lut5_I4_O)        0.124    12.047 f  u_confreg/btn_key_r[5]_i_3/O
                         net (fo=2, routed)           0.647    12.694    u_confreg/btn_key_r[5]_i_3_n_0
    SLICE_X77Y182        LUT6 (Prop_lut6_I0_O)        0.124    12.818 f  u_confreg/btn_key_r[9]_i_2/O
                         net (fo=2, routed)           0.905    13.723    u_confreg/btn_key_r[9]_i_2_n_0
    SLICE_X78Y182        LUT6 (Prop_lut6_I5_O)        0.124    13.847 r  u_confreg/btn_key_r[13]_i_3/O
                         net (fo=2, routed)           0.173    14.020    u_confreg/btn_key_r[13]_i_3_n_0
    SLICE_X78Y182        LUT4 (Prop_lut4_I1_O)        0.124    14.144 r  u_confreg/btn_key_r[6]_i_2/O
                         net (fo=3, routed)           0.292    14.435    u_confreg/btn_key_r[6]_i_2_n_0
    SLICE_X78Y182        LUT6 (Prop_lut6_I5_O)        0.124    14.559 r  u_confreg/btn_key_r[14]_i_1/O
                         net (fo=5, routed)           1.004    15.563    u_confreg/btn_key_r[14]_i_1_n_0
    SLICE_X75Y183        FDRE                                         r  u_confreg/btn_key_r_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.518    -1.952    u_confreg/cpu_clk
    SLICE_X75Y183        FDRE                                         r  u_confreg/btn_key_r_reg[14]/C

Slack:                    inf
  Source:                 btn_key_row[3]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.437ns  (logic 2.587ns (16.760%)  route 12.850ns (83.239%))
  Logic Levels:           10  (IBUF=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -1.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  btn_key_row[3] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[3]
    AA8                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  btn_key_row_IBUF[3]_inst/O
                         net (fo=23, routed)          7.490     8.962    u_confreg/btn_key_row_IBUF[3]
    SLICE_X82Y183        LUT6 (Prop_lut6_I3_O)        0.124     9.086 f  u_confreg/FSM_onehot_state[1]_i_2/O
                         net (fo=2, routed)           0.308     9.394    u_confreg/FSM_onehot_state[1]_i_2_n_0
    SLICE_X82Y182        LUT6 (Prop_lut6_I2_O)        0.124     9.518 r  u_confreg/btn_key_r[15]_i_7/O
                         net (fo=3, routed)           0.446     9.963    u_confreg/btn_key_r[15]_i_7_n_0
    SLICE_X82Y182        LUT6 (Prop_lut6_I4_O)        0.124    10.087 r  u_confreg/btn_key_r[4]_i_3/O
                         net (fo=5, routed)           0.742    10.829    u_confreg/btn_key_r[4]_i_3_n_0
    SLICE_X78Y183        LUT6 (Prop_lut6_I5_O)        0.124    10.953 r  u_confreg/btn_key_r[12]_i_2/O
                         net (fo=3, routed)           0.969    11.923    u_confreg/btn_key_r[12]_i_2_n_0
    SLICE_X77Y183        LUT5 (Prop_lut5_I4_O)        0.124    12.047 f  u_confreg/btn_key_r[5]_i_3/O
                         net (fo=2, routed)           0.647    12.694    u_confreg/btn_key_r[5]_i_3_n_0
    SLICE_X77Y182        LUT6 (Prop_lut6_I0_O)        0.124    12.818 f  u_confreg/btn_key_r[9]_i_2/O
                         net (fo=2, routed)           0.905    13.723    u_confreg/btn_key_r[9]_i_2_n_0
    SLICE_X78Y182        LUT6 (Prop_lut6_I5_O)        0.124    13.847 r  u_confreg/btn_key_r[13]_i_3/O
                         net (fo=2, routed)           0.173    14.020    u_confreg/btn_key_r[13]_i_3_n_0
    SLICE_X78Y182        LUT4 (Prop_lut4_I1_O)        0.124    14.144 r  u_confreg/btn_key_r[6]_i_2/O
                         net (fo=3, routed)           0.292    14.435    u_confreg/btn_key_r[6]_i_2_n_0
    SLICE_X78Y182        LUT6 (Prop_lut6_I5_O)        0.124    14.559 r  u_confreg/btn_key_r[14]_i_1/O
                         net (fo=5, routed)           0.878    15.437    u_confreg/btn_key_r[14]_i_1_n_0
    SLICE_X76Y182        FDRE                                         r  u_confreg/btn_key_r_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.514    -1.956    u_confreg/cpu_clk
    SLICE_X76Y182        FDRE                                         r  u_confreg/btn_key_r_reg[7]/C

Slack:                    inf
  Source:                 btn_key_row[3]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.347ns  (logic 2.587ns (16.859%)  route 12.759ns (83.141%))
  Logic Levels:           10  (IBUF=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -1.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  btn_key_row[3] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[3]
    AA8                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  btn_key_row_IBUF[3]_inst/O
                         net (fo=23, routed)          7.490     8.962    u_confreg/btn_key_row_IBUF[3]
    SLICE_X82Y183        LUT6 (Prop_lut6_I3_O)        0.124     9.086 r  u_confreg/FSM_onehot_state[1]_i_2/O
                         net (fo=2, routed)           0.308     9.394    u_confreg/FSM_onehot_state[1]_i_2_n_0
    SLICE_X82Y182        LUT6 (Prop_lut6_I2_O)        0.124     9.518 f  u_confreg/btn_key_r[15]_i_7/O
                         net (fo=3, routed)           0.446     9.963    u_confreg/btn_key_r[15]_i_7_n_0
    SLICE_X82Y182        LUT6 (Prop_lut6_I4_O)        0.124    10.087 f  u_confreg/btn_key_r[4]_i_3/O
                         net (fo=5, routed)           0.742    10.829    u_confreg/btn_key_r[4]_i_3_n_0
    SLICE_X78Y183        LUT6 (Prop_lut6_I5_O)        0.124    10.953 f  u_confreg/btn_key_r[12]_i_2/O
                         net (fo=3, routed)           0.969    11.923    u_confreg/btn_key_r[12]_i_2_n_0
    SLICE_X77Y183        LUT5 (Prop_lut5_I4_O)        0.124    12.047 r  u_confreg/btn_key_r[5]_i_3/O
                         net (fo=2, routed)           0.647    12.694    u_confreg/btn_key_r[5]_i_3_n_0
    SLICE_X77Y182        LUT6 (Prop_lut6_I0_O)        0.124    12.818 r  u_confreg/btn_key_r[9]_i_2/O
                         net (fo=2, routed)           0.905    13.723    u_confreg/btn_key_r[9]_i_2_n_0
    SLICE_X78Y182        LUT6 (Prop_lut6_I5_O)        0.124    13.847 f  u_confreg/btn_key_r[13]_i_3/O
                         net (fo=2, routed)           0.173    14.020    u_confreg/btn_key_r[13]_i_3_n_0
    SLICE_X78Y182        LUT4 (Prop_lut4_I1_O)        0.124    14.144 f  u_confreg/btn_key_r[6]_i_2/O
                         net (fo=3, routed)           1.079    15.223    u_confreg/btn_key_r[6]_i_2_n_0
    SLICE_X76Y181        LUT6 (Prop_lut6_I0_O)        0.124    15.347 r  u_confreg/btn_key_r[6]_i_1/O
                         net (fo=1, routed)           0.000    15.347    u_confreg/btn_key_r[6]_i_1_n_0
    SLICE_X76Y181        FDRE                                         r  u_confreg/btn_key_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.512    -1.958    u_confreg/cpu_clk
    SLICE_X76Y181        FDRE                                         r  u_confreg/btn_key_r_reg[6]/C

Slack:                    inf
  Source:                 btn_key_row[3]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.281ns  (logic 2.587ns (16.932%)  route 12.693ns (83.068%))
  Logic Levels:           10  (IBUF=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -1.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  btn_key_row[3] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[3]
    AA8                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  btn_key_row_IBUF[3]_inst/O
                         net (fo=23, routed)          7.490     8.962    u_confreg/btn_key_row_IBUF[3]
    SLICE_X82Y183        LUT6 (Prop_lut6_I3_O)        0.124     9.086 f  u_confreg/FSM_onehot_state[1]_i_2/O
                         net (fo=2, routed)           0.308     9.394    u_confreg/FSM_onehot_state[1]_i_2_n_0
    SLICE_X82Y182        LUT6 (Prop_lut6_I2_O)        0.124     9.518 r  u_confreg/btn_key_r[15]_i_7/O
                         net (fo=3, routed)           0.446     9.963    u_confreg/btn_key_r[15]_i_7_n_0
    SLICE_X82Y182        LUT6 (Prop_lut6_I4_O)        0.124    10.087 r  u_confreg/btn_key_r[4]_i_3/O
                         net (fo=5, routed)           0.742    10.829    u_confreg/btn_key_r[4]_i_3_n_0
    SLICE_X78Y183        LUT6 (Prop_lut6_I5_O)        0.124    10.953 r  u_confreg/btn_key_r[12]_i_2/O
                         net (fo=3, routed)           0.969    11.923    u_confreg/btn_key_r[12]_i_2_n_0
    SLICE_X77Y183        LUT5 (Prop_lut5_I4_O)        0.124    12.047 f  u_confreg/btn_key_r[5]_i_3/O
                         net (fo=2, routed)           0.647    12.694    u_confreg/btn_key_r[5]_i_3_n_0
    SLICE_X77Y182        LUT6 (Prop_lut6_I0_O)        0.124    12.818 f  u_confreg/btn_key_r[9]_i_2/O
                         net (fo=2, routed)           0.905    13.723    u_confreg/btn_key_r[9]_i_2_n_0
    SLICE_X78Y182        LUT6 (Prop_lut6_I5_O)        0.124    13.847 r  u_confreg/btn_key_r[13]_i_3/O
                         net (fo=2, routed)           0.173    14.020    u_confreg/btn_key_r[13]_i_3_n_0
    SLICE_X78Y182        LUT4 (Prop_lut4_I1_O)        0.124    14.144 r  u_confreg/btn_key_r[6]_i_2/O
                         net (fo=3, routed)           0.292    14.435    u_confreg/btn_key_r[6]_i_2_n_0
    SLICE_X78Y182        LUT6 (Prop_lut6_I5_O)        0.124    14.559 r  u_confreg/btn_key_r[14]_i_1/O
                         net (fo=5, routed)           0.721    15.281    u_confreg/btn_key_r[14]_i_1_n_0
    SLICE_X77Y183        FDRE                                         r  u_confreg/btn_key_r_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.515    -1.955    u_confreg/cpu_clk
    SLICE_X77Y183        FDRE                                         r  u_confreg/btn_key_r_reg[3]/C

Slack:                    inf
  Source:                 btn_key_row[3]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.248ns  (logic 2.587ns (16.968%)  route 12.661ns (83.032%))
  Logic Levels:           10  (IBUF=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -1.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  btn_key_row[3] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[3]
    AA8                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  btn_key_row_IBUF[3]_inst/O
                         net (fo=23, routed)          7.490     8.962    u_confreg/btn_key_row_IBUF[3]
    SLICE_X82Y183        LUT6 (Prop_lut6_I3_O)        0.124     9.086 r  u_confreg/FSM_onehot_state[1]_i_2/O
                         net (fo=2, routed)           0.308     9.394    u_confreg/FSM_onehot_state[1]_i_2_n_0
    SLICE_X82Y182        LUT6 (Prop_lut6_I2_O)        0.124     9.518 f  u_confreg/btn_key_r[15]_i_7/O
                         net (fo=3, routed)           0.446     9.963    u_confreg/btn_key_r[15]_i_7_n_0
    SLICE_X82Y182        LUT6 (Prop_lut6_I4_O)        0.124    10.087 f  u_confreg/btn_key_r[4]_i_3/O
                         net (fo=5, routed)           0.742    10.829    u_confreg/btn_key_r[4]_i_3_n_0
    SLICE_X78Y183        LUT6 (Prop_lut6_I5_O)        0.124    10.953 f  u_confreg/btn_key_r[12]_i_2/O
                         net (fo=3, routed)           0.969    11.923    u_confreg/btn_key_r[12]_i_2_n_0
    SLICE_X77Y183        LUT5 (Prop_lut5_I4_O)        0.124    12.047 r  u_confreg/btn_key_r[5]_i_3/O
                         net (fo=2, routed)           0.647    12.694    u_confreg/btn_key_r[5]_i_3_n_0
    SLICE_X77Y182        LUT6 (Prop_lut6_I0_O)        0.124    12.818 r  u_confreg/btn_key_r[9]_i_2/O
                         net (fo=2, routed)           0.905    13.723    u_confreg/btn_key_r[9]_i_2_n_0
    SLICE_X78Y182        LUT6 (Prop_lut6_I5_O)        0.124    13.847 f  u_confreg/btn_key_r[13]_i_3/O
                         net (fo=2, routed)           0.173    14.020    u_confreg/btn_key_r[13]_i_3_n_0
    SLICE_X78Y182        LUT4 (Prop_lut4_I1_O)        0.124    14.144 f  u_confreg/btn_key_r[6]_i_2/O
                         net (fo=3, routed)           0.980    15.124    u_confreg/btn_key_r[6]_i_2_n_0
    SLICE_X75Y182        LUT5 (Prop_lut5_I4_O)        0.124    15.248 r  u_confreg/btn_key_r[2]_i_1/O
                         net (fo=1, routed)           0.000    15.248    u_confreg/btn_key_r[2]_i_1_n_0
    SLICE_X75Y182        FDRE                                         r  u_confreg/btn_key_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.517    -1.953    u_confreg/cpu_clk
    SLICE_X75Y182        FDRE                                         r  u_confreg/btn_key_r_reg[2]/C

Slack:                    inf
  Source:                 btn_key_row[3]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.020ns  (logic 2.463ns (16.401%)  route 12.556ns (83.599%))
  Logic Levels:           9  (IBUF=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -1.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  btn_key_row[3] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[3]
    AA8                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  btn_key_row_IBUF[3]_inst/O
                         net (fo=23, routed)          7.490     8.962    u_confreg/btn_key_row_IBUF[3]
    SLICE_X82Y183        LUT6 (Prop_lut6_I3_O)        0.124     9.086 r  u_confreg/FSM_onehot_state[1]_i_2/O
                         net (fo=2, routed)           0.308     9.394    u_confreg/FSM_onehot_state[1]_i_2_n_0
    SLICE_X82Y182        LUT6 (Prop_lut6_I2_O)        0.124     9.518 f  u_confreg/btn_key_r[15]_i_7/O
                         net (fo=3, routed)           0.446     9.963    u_confreg/btn_key_r[15]_i_7_n_0
    SLICE_X82Y182        LUT6 (Prop_lut6_I4_O)        0.124    10.087 f  u_confreg/btn_key_r[4]_i_3/O
                         net (fo=5, routed)           0.742    10.829    u_confreg/btn_key_r[4]_i_3_n_0
    SLICE_X78Y183        LUT6 (Prop_lut6_I5_O)        0.124    10.953 f  u_confreg/btn_key_r[12]_i_2/O
                         net (fo=3, routed)           0.969    11.923    u_confreg/btn_key_r[12]_i_2_n_0
    SLICE_X77Y183        LUT5 (Prop_lut5_I4_O)        0.124    12.047 r  u_confreg/btn_key_r[5]_i_3/O
                         net (fo=2, routed)           0.647    12.694    u_confreg/btn_key_r[5]_i_3_n_0
    SLICE_X77Y182        LUT6 (Prop_lut6_I0_O)        0.124    12.818 r  u_confreg/btn_key_r[9]_i_2/O
                         net (fo=2, routed)           0.905    13.723    u_confreg/btn_key_r[9]_i_2_n_0
    SLICE_X78Y182        LUT6 (Prop_lut6_I5_O)        0.124    13.847 f  u_confreg/btn_key_r[13]_i_3/O
                         net (fo=2, routed)           1.049    14.896    u_confreg/btn_key_r[13]_i_3_n_0
    SLICE_X76Y183        LUT6 (Prop_lut6_I5_O)        0.124    15.020 r  u_confreg/btn_key_r[13]_i_1/O
                         net (fo=1, routed)           0.000    15.020    u_confreg/btn_key_r[13]_i_1_n_0
    SLICE_X76Y183        FDRE                                         r  u_confreg/btn_key_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.515    -1.955    u_confreg/cpu_clk
    SLICE_X76Y183        FDRE                                         r  u_confreg/btn_key_r_reg[13]/C

Slack:                    inf
  Source:                 btn_key_row[3]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.619ns  (logic 2.339ns (17.177%)  route 11.279ns (82.823%))
  Logic Levels:           8  (IBUF=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -1.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  btn_key_row[3] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[3]
    AA8                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  btn_key_row_IBUF[3]_inst/O
                         net (fo=23, routed)          7.490     8.962    u_confreg/btn_key_row_IBUF[3]
    SLICE_X82Y183        LUT6 (Prop_lut6_I3_O)        0.124     9.086 r  u_confreg/FSM_onehot_state[1]_i_2/O
                         net (fo=2, routed)           0.308     9.394    u_confreg/FSM_onehot_state[1]_i_2_n_0
    SLICE_X82Y182        LUT6 (Prop_lut6_I2_O)        0.124     9.518 f  u_confreg/btn_key_r[15]_i_7/O
                         net (fo=3, routed)           0.446     9.963    u_confreg/btn_key_r[15]_i_7_n_0
    SLICE_X82Y182        LUT6 (Prop_lut6_I4_O)        0.124    10.087 f  u_confreg/btn_key_r[4]_i_3/O
                         net (fo=5, routed)           0.742    10.829    u_confreg/btn_key_r[4]_i_3_n_0
    SLICE_X78Y183        LUT6 (Prop_lut6_I5_O)        0.124    10.953 f  u_confreg/btn_key_r[12]_i_2/O
                         net (fo=3, routed)           0.969    11.923    u_confreg/btn_key_r[12]_i_2_n_0
    SLICE_X77Y183        LUT5 (Prop_lut5_I4_O)        0.124    12.047 r  u_confreg/btn_key_r[5]_i_3/O
                         net (fo=2, routed)           0.647    12.694    u_confreg/btn_key_r[5]_i_3_n_0
    SLICE_X77Y182        LUT6 (Prop_lut6_I0_O)        0.124    12.818 r  u_confreg/btn_key_r[9]_i_2/O
                         net (fo=2, routed)           0.677    13.495    u_confreg/btn_key_r[9]_i_2_n_0
    SLICE_X77Y182        LUT6 (Prop_lut6_I4_O)        0.124    13.619 r  u_confreg/btn_key_r[9]_i_1/O
                         net (fo=1, routed)           0.000    13.619    u_confreg/btn_key_r[9]_i_1_n_0
    SLICE_X77Y182        FDRE                                         r  u_confreg/btn_key_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        1.514    -1.956    u_confreg/cpu_clk
    SLICE_X77Y182        FDRE                                         r  u_confreg/btn_key_r_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_key_row[0]
                            (input port)
  Destination:            u_confreg/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.493ns  (logic 0.296ns (11.887%)  route 2.196ns (88.113%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 f  btn_key_row[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[0]
    U7                   IBUF (Prop_ibuf_I_O)         0.251     0.251 f  btn_key_row_IBUF[0]_inst/O
                         net (fo=23, routed)          2.196     2.448    u_confreg/btn_key_row_IBUF[0]
    SLICE_X82Y182        LUT6 (Prop_lut6_I3_O)        0.045     2.493 r  u_confreg/FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.000     2.493    u_confreg/FSM_onehot_state[5]_i_1_n_0
    SLICE_X82Y182        FDRE                                         r  u_confreg/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.824    -0.326    u_confreg/cpu_clk
    SLICE_X82Y182        FDRE                                         r  u_confreg/FSM_onehot_state_reg[5]/C

Slack:                    inf
  Source:                 btn_key_row[0]
                            (input port)
  Destination:            u_confreg/key_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.636ns  (logic 0.341ns (12.949%)  route 2.295ns (87.051%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  btn_key_row[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[0]
    U7                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  btn_key_row_IBUF[0]_inst/O
                         net (fo=23, routed)          2.236     2.487    u_confreg/btn_key_row_IBUF[0]
    SLICE_X82Y183        LUT6 (Prop_lut6_I2_O)        0.045     2.532 r  u_confreg/key_flag_i_2/O
                         net (fo=1, routed)           0.059     2.591    u_confreg/key_flag_i_2_n_0
    SLICE_X82Y183        LUT5 (Prop_lut5_I2_O)        0.045     2.636 r  u_confreg/key_flag_i_1/O
                         net (fo=1, routed)           0.000     2.636    u_confreg/key_flag_i_1_n_0
    SLICE_X82Y183        FDRE                                         r  u_confreg/key_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.826    -0.325    u_confreg/cpu_clk
    SLICE_X82Y183        FDRE                                         r  u_confreg/key_flag_reg/C

Slack:                    inf
  Source:                 btn_key_row[0]
                            (input port)
  Destination:            u_confreg/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.726ns  (logic 0.296ns (10.871%)  route 2.429ns (89.129%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  btn_key_row[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[0]
    U7                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  btn_key_row_IBUF[0]_inst/O
                         net (fo=23, routed)          2.429     2.681    u_confreg/btn_key_row_IBUF[0]
    SLICE_X79Y182        LUT5 (Prop_lut5_I3_O)        0.045     2.726 r  u_confreg/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     2.726    u_confreg/FSM_onehot_state[4]_i_1_n_0
    SLICE_X79Y182        FDRE                                         r  u_confreg/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.826    -0.324    u_confreg/cpu_clk
    SLICE_X79Y182        FDRE                                         r  u_confreg/FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cpu_resetn_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.803ns  (logic 0.272ns (9.719%)  route 2.531ns (90.281%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           2.531     2.803    resetn_IBUF
    SLICE_X86Y180        FDRE                                         r  cpu_resetn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.823    -0.327    cpu_clk
    SLICE_X86Y180        FDRE                                         r  cpu_resetn_reg/C

Slack:                    inf
  Source:                 btn_key_row[1]
                            (input port)
  Destination:            u_confreg/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.807ns  (logic 0.322ns (11.476%)  route 2.484ns (88.524%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W8                                                0.000     0.000 r  btn_key_row[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[1]
    W8                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_key_row_IBUF[1]_inst/O
                         net (fo=23, routed)          2.300     2.532    u_confreg/btn_key_row_IBUF[1]
    SLICE_X79Y181        LUT4 (Prop_lut4_I0_O)        0.045     2.577 r  u_confreg/FSM_onehot_state[0]_i_2/O
                         net (fo=4, routed)           0.185     2.762    u_confreg/FSM_onehot_state[0]_i_2_n_0
    SLICE_X82Y181        LUT5 (Prop_lut5_I0_O)        0.045     2.807 r  u_confreg/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.807    u_confreg/FSM_onehot_state[0]_i_1_n_0
    SLICE_X82Y181        FDSE                                         r  u_confreg/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.823    -0.327    u_confreg/cpu_clk
    SLICE_X82Y181        FDSE                                         r  u_confreg/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 btn_key_row[0]
                            (input port)
  Destination:            u_confreg/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.835ns  (logic 0.341ns (12.040%)  route 2.493ns (87.960%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 f  btn_key_row[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[0]
    U7                   IBUF (Prop_ibuf_I_O)         0.251     0.251 f  btn_key_row_IBUF[0]_inst/O
                         net (fo=23, routed)          2.294     2.545    u_confreg/btn_key_row_IBUF[0]
    SLICE_X82Y183        LUT6 (Prop_lut6_I4_O)        0.045     2.590 r  u_confreg/FSM_onehot_state[1]_i_2/O
                         net (fo=2, routed)           0.200     2.790    u_confreg/FSM_onehot_state[1]_i_2_n_0
    SLICE_X82Y182        LUT6 (Prop_lut6_I3_O)        0.045     2.835 r  u_confreg/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.835    u_confreg/FSM_onehot_state[1]_i_1_n_0
    SLICE_X82Y182        FDRE                                         r  u_confreg/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.824    -0.326    u_confreg/cpu_clk
    SLICE_X82Y182        FDRE                                         r  u_confreg/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 btn_key_row[0]
                            (input port)
  Destination:            u_confreg/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.862ns  (logic 0.296ns (10.353%)  route 2.566ns (89.647%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  btn_key_row[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[0]
    U7                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  btn_key_row_IBUF[0]_inst/O
                         net (fo=23, routed)          2.397     2.648    u_confreg/btn_key_row_IBUF[0]
    SLICE_X79Y183        LUT5 (Prop_lut5_I3_O)        0.045     2.693 r  u_confreg/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.169     2.862    u_confreg/FSM_onehot_state[3]_i_1_n_0
    SLICE_X79Y183        FDRE                                         r  u_confreg/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.827    -0.323    u_confreg/cpu_clk
    SLICE_X79Y183        FDRE                                         r  u_confreg/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 btn_key_row[0]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.937ns  (logic 0.341ns (11.622%)  route 2.596ns (88.378%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 f  btn_key_row[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[0]
    U7                   IBUF (Prop_ibuf_I_O)         0.251     0.251 f  btn_key_row_IBUF[0]_inst/O
                         net (fo=23, routed)          2.396     2.647    u_confreg/btn_key_row_IBUF[0]
    SLICE_X77Y183        LUT6 (Prop_lut6_I2_O)        0.045     2.692 r  u_confreg/btn_key_r[15]_i_3/O
                         net (fo=1, routed)           0.200     2.892    u_confreg/btn_key_r[15]_i_3_n_0
    SLICE_X76Y183        LUT6 (Prop_lut6_I1_O)        0.045     2.937 r  u_confreg/btn_key_r[15]_i_1/O
                         net (fo=1, routed)           0.000     2.937    u_confreg/btn_key_r[15]_i_1_n_0
    SLICE_X76Y183        FDRE                                         r  u_confreg/btn_key_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.835    -0.316    u_confreg/cpu_clk
    SLICE_X76Y183        FDRE                                         r  u_confreg/btn_key_r_reg[15]/C

Slack:                    inf
  Source:                 btn_step[0]
                            (input port)
  Destination:            u_confreg/btn_step0_r_reg/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.947ns  (logic 0.251ns (8.529%)  route 2.696ns (91.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y5                                                0.000     0.000 r  btn_step[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_step[0]
    Y5                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  btn_step_IBUF[0]_inst/O
                         net (fo=2, routed)           2.696     2.947    u_confreg/btn_step_IBUF[0]
    SLICE_X49Y191        FDSE                                         r  u_confreg/btn_step0_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.852    -0.298    u_confreg/cpu_clk
    SLICE_X49Y191        FDSE                                         r  u_confreg/btn_step0_r_reg/C

Slack:                    inf
  Source:                 btn_key_row[0]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.960ns  (logic 0.341ns (11.532%)  route 2.619ns (88.468%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  btn_key_row[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[0]
    U7                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  btn_key_row_IBUF[0]_inst/O
                         net (fo=23, routed)          2.473     2.724    u_confreg/btn_key_row_IBUF[0]
    SLICE_X78Y183        LUT6 (Prop_lut6_I2_O)        0.045     2.769 f  u_confreg/btn_key_r[12]_i_2/O
                         net (fo=3, routed)           0.146     2.915    u_confreg/btn_key_r[12]_i_2_n_0
    SLICE_X78Y183        LUT6 (Prop_lut6_I5_O)        0.045     2.960 r  u_confreg/btn_key_r[1]_i_1/O
                         net (fo=1, routed)           0.000     2.960    u_confreg/btn_key_r[1]_i_1_n_0
    SLICE_X78Y183        FDRE                                         r  u_confreg/btn_key_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9629, routed)        0.827    -0.323    u_confreg/cpu_clk
    SLICE_X78Y183        FDRE                                         r  u_confreg/btn_key_r_reg[1]/C





