$date
	Mon Apr 29 01:03:17 2013
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module TB_mu0_ctrl $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$scope module uut $end
$var wire 1 # ACCce $end
$var wire 1 $ ACCmsb $end
$var wire 1 % ACCor $end
$var wire 16 & ACCout [15:0] $end
$var wire 16 ' ALUinX [15:0] $end
$var wire 16 ( ALUout [15:0] $end
$var wire 12 ) Addrbus [11:0] $end
$var wire 1 * Asel $end
$var wire 1 + IRce $end
$var wire 16 , IRout [15:0] $end
$var wire 2 - M [1:0] $end
$var wire 1 . MemRW $end
$var wire 1 / PCce $end
$var wire 12 0 PCout [11:0] $end
$var wire 1 1 Xsel $end
$var wire 1 2 Ysel $end
$var wire 1 3 ext_reset $end
$var wire 16 4 memRbus [15:0] $end
$var wire 16 5 memWbus [15:0] $end
$var wire 1 6 reset $end
$var wire 1 7 sysclk $end
$scope module a_mux $end
$var wire 1 * s $end
$var wire 12 8 x [11:0] $end
$var wire 12 9 y [11:0] $end
$var wire 12 : z [11:0] $end
$upscope $end
$scope module x_mux $end
$var wire 1 1 s $end
$var wire 16 ; x [15:0] $end
$var wire 16 < y [15:0] $end
$var wire 16 = z [15:0] $end
$upscope $end
$scope module y_mux $end
$var wire 1 2 s $end
$var wire 16 > x [15:0] $end
$var wire 16 ? y [15:0] $end
$var wire 16 @ z [15:0] $end
$upscope $end
$scope module alu $end
$var wire 2 A M [1:0] $end
$var wire 16 B X [15:0] $end
$var wire 16 C Y [15:0] $end
$var reg 16 D Z [15:0] $end
$upscope $end
$scope module ram $end
$var wire 12 E address [11:0] $end
$var wire 1 7 clk $end
$var wire 1 . memRW $end
$var wire 1 6 reset $end
$var wire 16 F writedata [15:0] $end
$var reg 16 G readdata [15:0] $end
$upscope $end
$scope module IR $end
$var wire 1 7 clk $end
$var wire 16 H data [15:0] $end
$var wire 1 + en $end
$var wire 1 6 reset $end
$var reg 16 I q [15:0] $end
$upscope $end
$scope module PC $end
$var wire 1 7 clk $end
$var wire 12 J data [11:0] $end
$var wire 1 / en $end
$var wire 1 6 reset $end
$var reg 12 K q [11:0] $end
$upscope $end
$scope module ACC $end
$var wire 1 7 clk $end
$var wire 16 L data [15:0] $end
$var wire 1 # en $end
$var wire 1 6 reset $end
$var reg 16 M q [15:0] $end
$upscope $end
$scope module cu $end
$var wire 1 $ ACCmsb $end
$var wire 1 % ACCor $end
$var wire 1 3 ext_reset $end
$var wire 4 N opcode [3:0] $end
$var wire 1 7 sysclk $end
$var reg 1 O ACCce $end
$var reg 1 P Asel $end
$var reg 1 Q IRce $end
$var reg 2 R M [1:0] $end
$var reg 1 S MemRW $end
$var reg 1 T PCce $end
$var reg 2 U Snext [1:0] $end
$var reg 1 V Xsel $end
$var reg 1 W Ysel $end
$var reg 1 X reset $end
$var reg 2 Y state [1:0] $end
$upscope $end
$upscope $end
$scope begin stopat $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx Y
1X
0W
0V
b0 U
0T
0S
b0 R
0Q
0P
0O
bx N
bx M
bx L
bx K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
b0 A
bx @
b0xxxxxxxxxxxx ?
bx >
bx =
b0xxxxxxxxxxxx <
bx ;
bx :
bx 9
bx 8
07
16
bx 5
bx 4
13
02
01
bx 0
0/
0.
b0 -
bx ,
0+
0*
bx )
bx (
bx '
bx &
x%
x$
0#
1"
0!
$end
#1000
b0 '
b0 @
b0 B
b0 N
b0 ?
b0 9
b0 )
b0 :
b0 E
b0 5
b0 =
b0 >
b0 F
0$
b1 U
b0 I
b0 ,
b0 K
b0 <
b0 0
b0 8
b0 M
0%
b0 &
b0 ;
b0 Y
1!
17
#2000
0!
07
#3000
b1 J
b1 D
b1 (
b1 L
b11 U
0X
06
b10 R
b10 -
b10 A
1Q
1+
1T
1/
1V
11
b1 Y
1!
17
0"
03
#4000
b100 G
b100 4
b100 C
b100 H
0!
07
#5000
b100 J
b100 )
b100 :
b100 E
b100 D
b100 (
b100 L
b100 '
b100 @
b100 B
b100 ?
b100 9
b0 R
b0 -
b0 A
1O
1#
0Q
0+
0T
0/
1W
12
0V
01
1P
1*
b1 U
b100 I
b100 ,
b1 K
b1 <
b1 0
b1 8
b11 Y
1!
17
#6000
b1010 J
b1010 D
b1010 (
b1010 L
b1010 G
b1010 4
b1010 C
b1010 H
0!
07
#7000
b10 J
b10 D
b10 (
b10 L
b1 '
b1 @
b1 B
b1 )
b1 :
b1 E
b1 5
b1 =
b1 >
b1 F
b11 U
b10 R
b10 -
b10 A
0O
0#
1Q
1+
1T
1/
0W
02
1V
11
0P
0*
b1 Y
b1010 M
1%
b1010 &
b1010 ;
1!
17
#8000
b10000000000101 G
b10000000000101 4
b10000000000101 C
b10000000000101 H
0!
07
#9000
b1111 J
b10000000001111 D
b10000000001111 (
b10000000001111 L
b1010 '
b1010 @
b1010 B
b10 N
b101 ?
b101 9
b101 )
b101 :
b101 E
b1010 5
b1010 =
b1010 >
b1010 F
b1 R
b1 -
b1 A
1O
1#
0Q
0+
0T
0/
0W
02
0V
01
1P
1*
b1 U
b10000000000101 I
b10000000000101 ,
b10 K
b10 <
b10 0
b10 8
b11 Y
1!
17
#10000
b1011 J
b1011 D
b1011 (
b1011 L
b1 G
b1 4
b1 C
b1 H
0!
07
#11000
b11 J
b11 D
b11 (
b11 L
b10 )
b10 :
b10 E
b10 '
b10 @
b10 B
b10 R
b10 -
b10 A
0O
0#
1Q
1+
1T
1/
1V
11
0P
0*
b11 U
b10 5
b10 =
b10 >
b10 F
b1 Y
b1011 M
b1011 &
b1011 ;
1!
17
#12000
b1000000000110 G
b1000000000110 4
b1000000000110 C
b1000000000110 H
0!
07
#13000
b110 J
1S
1.
b1011 '
b1011 @
b1011 B
b1000000000110 D
b1000000000110 (
b1000000000110 L
b1 N
b110 ?
b110 9
b110 )
b110 :
b110 E
b1011 5
b1011 =
b1011 >
b1011 F
b1 U
b0 R
b0 -
b0 A
0O
0#
0Q
0+
0T
0/
0V
01
1P
1*
b1000000000110 I
b1000000000110 ,
b11 K
b11 <
b11 0
b11 8
b11 Y
1!
17
#14000
b0 J
b0 D
b0 (
b0 L
b0 G
b0 4
b0 C
b0 H
0!
07
#15000
b100 J
b11 '
b11 @
b11 B
b100 D
b100 (
b100 L
b11 5
b11 =
b11 >
b11 F
b11 )
b11 :
b11 E
b11 U
b10 R
b10 -
b10 A
0S
0.
1Q
1+
1T
1/
1V
11
0P
0*
b1 Y
1!
17
#16000
b111000000000000 G
b111000000000000 4
b111000000000000 C
b111000000000000 H
0!
07
#17000
b0 J
b100 '
b100 @
b100 B
b111000000000000 D
b111000000000000 (
b111000000000000 L
b111 N
b0 ?
b0 9
b100 )
b100 :
b100 E
b100 5
b100 =
b100 >
b100 F
b0 R
b0 -
b0 A
0S
0.
0Q
0+
0T
0/
1V
11
0P
0*
b11 U
b111000000000000 I
b111000000000000 ,
b100 K
b100 <
b100 0
b100 8
b11 Y
1!
17
#18000
b1010 J
b1010 D
b1010 (
b1010 L
b1010 G
b1010 4
b1010 C
b1010 H
0!
07
#19000
1!
17
#20000
0!
07
#21000
1!
17
#22000
0!
07
#23000
1!
17
#24000
0!
07
#25000
1!
17
#26000
0!
07
#27000
1!
17
#28000
0!
07
#29000
1!
17
#30000
0!
07
#31000
1!
17
#32000
0!
07
#33000
1!
17
#34000
0!
07
#35000
1!
17
#36000
0!
07
#37000
1!
17
#38000
0!
07
#39000
1!
17
#40000
0!
07
#41000
1!
17
#42000
0!
07
#43000
1!
17
#44000
0!
07
#45000
1!
17
#46000
0!
07
#47000
1!
17
#48000
0!
07
#49000
1!
17
#50000
0!
07
#51000
1!
17
#52000
0!
07
#53000
1!
17
#54000
0!
07
#55000
1!
17
#56000
0!
07
#57000
1!
17
#58000
0!
07
#59000
1!
17
#60000
0!
07
#61000
1!
17
#62000
0!
07
#63000
1!
17
#64000
0!
07
#65000
1!
17
#66000
0!
07
#67000
1!
17
#68000
0!
07
#69000
1!
17
#70000
0!
07
#71000
1!
17
#72000
0!
07
#73000
1!
17
#74000
0!
07
#75000
1!
17
#76000
0!
07
#77000
1!
17
#78000
0!
07
#79000
1!
17
#80000
0!
07
#81000
1!
17
#82000
0!
07
#83000
1!
17
#84000
0!
07
#85000
1!
17
#86000
0!
07
#87000
1!
17
#88000
0!
07
#89000
1!
17
#90000
0!
07
#91000
1!
17
#92000
0!
07
#93000
1!
17
#94000
0!
07
#95000
1!
17
#96000
0!
07
#97000
1!
17
#98000
0!
07
#99000
1!
17
#100000
0!
07
#101000
1!
17
#102000
0!
07
#103000
1!
17
#104000
0!
07
#105000
1!
17
#106000
0!
07
#107000
1!
17
#108000
0!
07
#109000
1!
17
#110000
0!
07
#111000
1!
17
#112000
0!
07
#113000
1!
17
#114000
0!
07
#115000
1!
17
#116000
0!
07
#117000
1!
17
#118000
0!
07
#119000
1!
17
#120000
0!
07
