/* Copyright (c) 2022, Canaan Bright Sight Co., Ltd
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
*/
#include "k510_common/k510.dtsi"                    /* k510 soc top, include cpu/cache/memory/noc/axi/ahb/apb/sysctl etc. */
#include "k510_common/interrupt_provider.dtsi"      /* k510 soc interrupt controller */
#include "k510_common/interrupt_consumer.dtsi"      /* k510 soc and evb device interrupt consumer */
#include "k510_common/clock_provider.dtsi"          /* k510 soc clock tree */
#include "k510_common/clock_consumer.dtsi"          /* k510 soc and evb clock consumer */
#include "k510_common/reset_provider.dtsi"          /* k510 soc reset provider */
#include "k510_common/reset_consumer.dtsi"          /* k510 soc reset consumer */
#include "k510_common/power_provider.dtsi"          /* k510 soc power provider */
#include "k510_common/power_consumer.dtsi"          /* k510 soc power consumer */
#include "k510_common/dma_provider.dtsi"            /* k510 soc dma provider */
#include "k510_common/dma_consumer.dtsi"            /* k510 soc dma consumer */
#include "k510_common/gpio_provider.dtsi"           /* k510 soc gpio provider */
//#include "k510_common/gpio_consumer.dtsi"           /* k510 soc gpio consumer */
#include "k510_common/iomux_provider.dtsi"          /* k510 soc iomux provider */
#include "k510_common/iomux_consumer.dtsi"          /* k510 soc iomux consumer */
#include "k510_common/camera-imx219x2.dtsi"          /* camera imx219 */
//#include "k510_common/camera-imx385.dtsi"          /* camera imx385 */
#include <dt-bindings/display/drm_mipi_dsi.h>

/* evalution board device tree, include nandflash/emmc/ethphy/sensor/hdmi/pmic etc. */

/ {
    chosen {
        bootargs            = "root=/dev/nfs rw nfsroot=10.100.226.63:/home/yangguang/nfs_server/k510_nfsroot ip=10.100.226.221:10.100.226.63:10.100.226.254:255.255.255.0:k510:eth0:off console=ttyS0,115200n8 debug loglevel=7";
        stdout-path         = "uart0:115200n8";
    };
};


&ddr_memory {
    reg = <0x0 0x00000000 0x0 0xf000000>;  /*0~240M*/
};

/*DSP: 128M to 136M*/
    
&sharem {
    reg = <0x0 0xf000000 0x0 0x10000000>;  /*240M~496M*/
};

&serial0 {
    clock-frequency = <25000000>;
    reg-shift = <2>;
    reg-io-width = <4>;
    no-loopback-test = <1>;
};

&serial1 {
    clock-frequency = <25000000>;
    reg-shift = <2>;
    reg-io-width = <4>;
    no-loopback-test = <1>;
};
&spi0 {
    status = "okay";
	pinctrl-names = "default";
    pinctrl-0 = <&spi0_pins>; 
    num-cs = <4>;
    reg-io-width = <4>;
    spi-nand@0 {
        #address-cells = <1>;
        #size-cells = <1>;
        compatible = "spi-nand";
		spi-max-frequency = <6000000>;
        spi-tx-bus-width = <4>;
		spi-rx-bus-width = <4>;
        reg = <0 0 0 0>;
		
	
        partition@0 {
                label = "uboot-1";
                reg = <0x00000000 0x00100000>;
        };

        partition@100000 {
                label = "uboot-2";
                reg = <0x00100000 0x00100000>;
        };

        partition@200000 {
                label = "uboot-3";
                reg = <0x00200000 0x00100000>;
        };

        partition@300000 {
                label = "env";
                reg = <0x00300000 0x00040000>;
        };

        partition@340000 {
                label = "dtb";
                reg = <0x340000 0x00040000>;
        };

        partition@380000 {
                label = "kernel";
                reg = <0x380000 0x0f00000>;
        };

        partition@1280000 {
                label = "rootfs";
                reg = <0x1280000 0x06d00000>;
        };
    };
};

&iomux {
//    pinctrl-0 = <&uart0_pins &uart1_pins &mmc0_pins &mmc2_pins &pwm0_pins &pwm1_pins &i2c3_pins &i2s_pins &i2c2_pins &i2c1_pins &i2c4_pins &dvp_pins>;

    uart0_pins: iomux_uart0_pins {
        pinctrl-k510,pins = <
            (112) (FUNC_UART0_SIN)
            (113) (FUNC_UART0_SOUT)
        >;
    };
    uart1_pins: iomux_uart1_pins {
        pinctrl-k510,pins = <
            (114) (FUNC_UART1_SIN)
            (115) (FUNC_UART1_SOUT)
        >;
    };

    emac_rgmii_pins: iomux_emac_rgmii_pins {
        pinctrl-k510,pins = <
            (35) (FUNC_EMAC_MDC)
            (36) (FUNC_EMAC_MDIO)
            (29) (FUNC_EMAC_TX_CLK_OUT)
            (38) (FUNC_EMAC_TX_CTL)
            (46) (FUNC_EMAC_TX_D0)
            (45) (FUNC_EMAC_TX_D1)
            (44) (FUNC_EMAC_TX_D2)
            (43) (FUNC_EMAC_TX_D3)
            (30) (FUNC_EMAC_RX_CLK_IN)
            (37) (FUNC_EMAC_RX_CTL)
            (42) (FUNC_EMAC_RX_D0)
            (41) (FUNC_EMAC_RX_D1)
            (40) (FUNC_EMAC_RX_D2)
            (39) (FUNC_EMAC_RX_D3)
        >;
    };

    i2s_pins: iomux_i2s_pins {
        pinctrl-k510,pins = <
            (98) (FUNC_AUDIO_INOUT_I2S_SCLK_GATE)
            (99) (FUNC_AUDIO_INOUT_I2S_WS)
            (100) (FUNC_AUDIO_OUT0)
            (101) (FUNC_AUDIO_IN0)
        >;
    };

    // hdmi & audio
    i2c3_pins: iomux_i2c3_pins {
        pinctrl-k510,pins = <
            (116) (FUNC_I2C3_SDA)
            (117) (FUNC_I2C3_SCLK)
        >;
    };
    
    // pcal6416
    i2c2_pins: iomux_i2c2_pins {
        pinctrl-k510,pins = <
            (92) (FUNC_I2C2_SDA)
            (93) (FUNC_I2C2_SCLK)
        >;
    };
    
    // csi sensor
    i2c1_pins: iomux_i2c1_pins {
        pinctrl-k510,pins = <
            (121) (FUNC_I2C1_SDA)
            (120) (FUNC_I2C1_SCLK)

        >;
    };
    //csi2
    i2c4_pins: iomux_i2c4_pins {
        pinctrl-k510,pins = <
            (48) (FUNC_I2C4_SDA)
            (47) (FUNC_I2C4_SCLK)
        >;
    };

    dvp_pins:iomux_dvp_pins{
        pinctrl-k510,pins = <
            (51) (FUNC_DVP_D4   )
            (52) (FUNC_DVP_D5   )
            (53) (FUNC_DVP_D6   )
            (54) (FUNC_DVP_D7   )
            (55) (FUNC_DVP_D8   )
            (56) (FUNC_DVP_D9   )
            (57) (FUNC_DVP_D10  )
            (58) (FUNC_DVP_D11  )
            (59) (FUNC_DVP_D12  )
            (60) (FUNC_DVP_D13  )
            (61) (FUNC_DVP_D14  )
            (62) (FUNC_DVP_D15  )
            (63) (FUNC_DVP_VSYNC)
            (64) (FUNC_DVP_HREF )
            (66) (FUNC_DVP_PCLK )
        >;
    };

    gpio_pins: iomux_gpio_pins {
        pinctrl-k510,pins = <
            (122) (FUNC_GPIO0) 
            (123) (FUNC_GPIO1) 
            (124) (FUNC_GPIO2) 
            (125) (FUNC_GPIO3) 
        >;
    };

    extern_gpio_pins: iomux_extern_gpio_pins {
        pinctrl-k510,pins = <
            (96) (FUNC_GPIO5)
        >;
    };

    bt1120_pins: iomux_bt1120_pins {
        pinctrl-k510,pins = <
            (67) (FUNC_BT1120_OUT_DATA_D0)
            (68) (FUNC_BT1120_OUT_DATA_D1)
            (69) (FUNC_BT1120_OUT_DATA_D2)
            (70) (FUNC_BT1120_OUT_DATA_D3)
            (71) (FUNC_BT1120_OUT_DATA_D4)
            (72) (FUNC_BT1120_OUT_DATA_D5)
            (73) (FUNC_BT1120_OUT_DATA_D6)
            (74) (FUNC_BT1120_OUT_DATA_D7)
            (75) (FUNC_BT1120_OUT_DATA_C0)
            (76) (FUNC_BT1120_OUT_DATA_C1)
            (77) (FUNC_BT1120_OUT_DATA_C2)
            (78) (FUNC_BT1120_OUT_DATA_C3)
            (79) (FUNC_BT1120_OUT_DATA_C4)
            (80) (FUNC_BT1120_OUT_DATA_C5)
            (81) (FUNC_BT1120_OUT_DATA_C6)
            (82) (FUNC_BT1120_OUT_DATA_C7)
            (83) (FUNC_BT1120_OUT_CLK    )
            (84) (FUNC_BT1120_OUT_VSYNC  )
            (85) (FUNC_BT1120_OUT_HSYNC  )
        >;
    };

    pwm0_pins: iomux_pwm0_pins {
        pinctrl-k510,pins = <
            (126) (FUNC_PWM_PINS_1_IO_PINS_PWM_1_O_OVAL)  
        >;
    };

    pwm1_pins: iomux_pwm1_pins {
        pinctrl-k510,pins = <
            (127) (FUNC_PWM_PINS_1_IO_PINS_PWM_5_O_OVAL)    
        >;
    };

    spi1_pins: iomux_spi1_pins {
        pinctrl-k510,pins = <
            (104) (FUNC_SPI1_SS0)    
            (105) (FUNC_SPI1_SCLK)   
            (106) (FUNC_SPI1_D0) 
            (107) (FUNC_SPI1_D1) 
        >;
    };
    spi0_pins: iomux_spi0_pins {
        pinctrl-k510,pins = <
          (86) (FUNC_SPI0_CLK)
          (87) (FUNC_SPI0_CS)
          (88) (FUNC_SPI0_D0)
          (89) (FUNC_SPI0_D1)
          (90) (FUNC_SPI0_D2)
          (91) (FUNC_SPI0_D3)
        >;
    };

    spi2_pins: iomux_spi2_pins {
        pinctrl-k510,pins = <
            (97) (FUNC_SPI2_D0)
        >;
    };

    mmc1_pins: iomux_mmc1_pins {
        pinctrl-k510,pins = <
          (17) (FUNC_MMC1_CLK)
          (18) (FUNC_MMC1_CMD)
          (19) (FUNC_MMC1_DATA3)
          (20) (FUNC_MMC1_DATA2)
          (21) (FUNC_MMC1_DATA1)
          (22) (FUNC_MMC1_DATA0)
        >;
    };
};

&serial0 {
    pinctrl-names = "default";
    pinctrl-0 = <&uart0_pins>;

};

&serial1 {
    pinctrl-names = "default";
    pinctrl-0 = <&uart1_pins>;
};
&emac {
    phy-mode = "rgmii";
    pinctrl-names = "default";
    pinctrl-0 = <&emac_rgmii_pins>;
};


&i2c0 {
    status = "disable";
};

&i2c1 {
    status = "okay";
    pinctrl-names = "default";
    pinctrl-0 = <&i2c1_pins>;
};

&i2c2 {
    status = "okay";
    #address-cells  = <1>;
    #size-cells     = <0>;
    pinctrl-names = "default";
    pinctrl-0 = <&i2c2_pins>;

    pca6416_0: gpio@20 {
        compatible = "nxp,pcal6416";
        reg = <0x20>;
        gpio-controller;
        #gpio-cells = <2>;
        //interrupt-controller;
        //#interrupt-cells = <2>;
        //interrupt-parent = <&porta>;
        /* use gpio 5 */
        //interrupts = <5 4>;
        //pinctrl-names = "default";
        //pinctrl-0 = <&extern_gpio_pins>;
    };

    pca6416_1: gpio@21 {
       compatible = "nxp,pcal6416";
       reg = <0x21>;
       gpio-controller;
       #gpio-cells = <2>;

    };
};


&sysctl_boot {
    osc26m: osc26m {
        #clock-cells                            = <0>;
        compatible                              = "fixed-clock";
        clock-frequency                         = <26000000>;
        clock-accuracy                          = <0>;
    };
};

&i2c3 {
    status = "okay";
    #address-cells  = <1>;
    #size-cells     = <0>;
    pinctrl-names = "default";
    pinctrl-0 = <&i2c3_pins>;

    max98090: max98090@11 {
        compatible = "maxim,max98090";
        reg = <0x11>;
        clock-names = "mclk";
        clocks = <&osc26m>;
        interrupt-parent = <&porta>;
        interrupts = <0 GPIO_ACTIVE_HIGH>;
    };
};

&i2c4 {
    status = "okay";
    pinctrl-names = "default";
    pinctrl-0 = <&i2c4_pins>;
};

&i2c5 {
    status = "disable";
};

&i2c6 {
    status = "disable";
};

&sdio0 {
    status    = "okay";
    bus-width = <8>;


    pinctrl-names = "default";
    pinctrl-0 = <&mmc0_pins>;

};

&sdio1 {
    status = "okay";
    pinctrl-names = "default";
    pinctrl-0 = <&mmc1_pins>;

    mmc-pwrseq = <&wifi_pwrseq>;
    bus-width = <4>;
    #address-cells = <1>;
    #size-cells = <0>;
    keep-power-in-suspend;
    non-removable;
    brcmf: wifi@1 {
        reg = <1>;
        compatible = "brcm,bcm4329-fmac";
        brcm,drive-strength = <10>;
        /*
        interrupt-parent = <&porta>;
        interrupt-names = "host-wake";
        interrupts = <&pca6416_1 2 GPIO_ACTIVE_LOW>;
        */
    };
};

&sdio2 {
    status    = "okay";                    
    bus-width = <4>;
    cap-sd-highspeed;
    cdns,phy-input-delay-legacy = <15>;
    cdns,phy-input-delay-sd-highspeed = <15>;

    pinctrl-names = "default";
    pinctrl-0 = <&mmc2_pins>;

};



&spi1 {
    status = "okay";
    pinctrl-names = "default";
    pinctrl-0 = <&spi1_pins>;  

    spidev@0 {
        compatible = "spidev";
        reg = <0 0 0 0>;
        spi-max-frequency = <1000000>;
    };
};

&spi2 {
    status = "okay";
    pinctrl-names = "default";
    pinctrl-0 = <&spi2_pins>;

    #address-cells = <1>;
    #size-cells = <0>; 
    ranges = <0 0 0x960a0000>;

    ws2812b@0 {
        compatible = "ws2812b";
        reg = <0>;
        spi-max-frequency = <50000000>;
    };
};

&spis {
    status = "disable";
};

&gpio {
    pinctrl-names = "default";
    pinctrl-0 = <&gpio_pins>;
};

&isp {
    compatible = "canaan,k510-isp";
    reg = <0x0 0x92600000 0x0 0x200000>;

    dsi_en-gpios = <&pca6416_0 14 GPIO_ACTIVE_HIGH>;
    dsi_rest-gpios = <&pca6416_0 15 GPIO_ACTIVE_LOW>;

    pinctrl-names = "default";
    pinctrl-0 = <&dvp_pins>;

};

&isp1 {
    compatible = "canaan,k510-isp1";
    reg = <0x0 0x92600000 0x0 0x200000>;

//    dsi_en-gpios = <&pca6416_0 14 GPIO_ACTIVE_HIGH>;
//    dsi_rest-gpios = <&pca6416_0 15 GPIO_ACTIVE_LOW>;

//    pinctrl-names = "default";
//    pinctrl-0 = <&dvp_pins>;

};


&mipi_dsi {

    planel@0 {
        compatible = "simple-panel-dsi";
        reg = <0>;

        reset-gpios = <&pca6416_0 15 GPIO_ACTIVE_LOW>;
        backlight_gpio-gpios = <&pca6416_0 14 GPIO_ACTIVE_HIGH>;
        pinctrl-names = "default";

        prepare-delay-ms = <100>;
        reset-delay-ms = <10>;
        init-delay-ms = <100>;
        disable-delay-ms = <50>;
        unprepare-delay-ms = <20>;

        width-mm = <68>;
        height-mm = <121>;

        dsi,flags = <(MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_BURST |
                              MIPI_DSI_MODE_LPM | MIPI_DSI_MODE_EOT_PACKET)>;
        dsi,format = <MIPI_DSI_FMT_RGB888>;
        dsi,lanes = <4>;

        panel-init-sequence = [
            39 00 04 B9 Ff 83 99
            39 00 10 B1 02 04 70 90 01 32 33 11 11 4D 57 56 73 02 02
                39 00 0c B2 00 80 80 AE 05 07 5A 11 10 10 00
            39 00 2e B4 00 FF 04 08 0C 00 00 00 10 00 00 02 00 24 02 04 09 21 03 00 00 0A 90 88 04 08 0C 00 00 00 04 00 00 02 00 24 02 04 08 00 00 02 88 00 08
                        39 00 28 D3 00 00 00 00 00 00 04 04 32 10 04 00 04 00 00 00 00 00 00 00 00 00 00 21 00 05 05 13 00 00 00 05 40 00 00 00 05 20 80
                        39 00 21 D5 00 00 21 20 19 19 18 18 00 00 01 00 18 18 03 02 19 19 00 00 00 00 00 00 00 00 31 31 30 30 2F 2F
                        39 00 21 D6 40 40 20 21 18 18 19 19 40 40 02 03 18 18 00 01 19 19 40 40 40 40 40 40 40 40 31 31 30 30 2F 2F
                        39 00 11 D8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
                        39 00 02 BD 01
                //      39 00 0a B2 0b 44 44 44 44 44 44 44 44
                        39 00 11 D8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
                        39 00 02 BD 02
                        39 00 09 D8 AA AE EA AA AA AE EA AA
                        39 00 02 BD 00
                        39 00 37 E0 01 15 22 1E 46 51 5E 5A 63 6A 71 76 7B 82 88 8D 92 9C A0 AB A2 B5 BD 63 61 6E 7A 01 15 22 1E 46 51 5E 5A 63 6A 71 76 7B 82 89 8E 92 9C A0 AB A2 B5 BD 63 61 6E 7A
                        39 00 03 C0 25 5A
                        39 00 03 B6 91 91
                        39 00 02 D2 66
                        39 00 02 CC 08
                        39 00 02 36 03
                        05 00 01 11
                        05 00 01 29
        ];

	display-timings {
            native-mode = <&timing0>;

            timing0: timing0 {
                    clock-frequency = <60000000>;
                    hactive = <1080>;
                    vactive = <1920>;
                    hback-porch = <42>;
                    hfront-porch = <44>;
                    vback-porch = <10>;
                    vfront-porch = <14>;
                    hsync-len = <2>;
                    vsync-len = <2>;
                    hsync-active = <0>;
                    vsync-active = <0>;
                    de-active = <0>;
                    pixelclk-active = <0>;
            };
        };

        ports {
            #address-cells = <1>;
            #size-cells = <0>;

            port@0 {
                reg = <0>;
                panel_in_dsi: endpoint {
                        remote-endpoint = <&dsi_out_panel>;
                };
            };
        };

    };

    ports {
        #address-cells = <1>;
        #size-cells = <0>;

        port@1 {
                reg = <1>;
                dsi_out_panel: endpoint {
                        remote-endpoint = <&panel_in_dsi>;
                };
        };
    };

};

&vop {
    status    = "okay";

};

&display_subsystem {

   status = "okay";
};



&gnne {
    compatible = "k510-gnne";
    reg = <0x0 0x94180000 0x0 0x80000>;
};

&h264 {
    compatible = "al,al5r";
    reg = <0x0 0x92740000 0x0 0x10000>;
};

&dsp {
    compatible = "k510-dsp";
    sysctl-phy-addr = <0x97000000>;
};

&usb {
    reg = <0x0 0x93060000 0x0 0x10000>;
    otg_power_supply-gpios = <&pca6416_1 14 GPIO_ACTIVE_HIGH>;
};

&pwm0 {
    pinctrl-names = "default";
    pinctrl-0 = <&pwm0_pins>;

};

&pwm1 {
    pinctrl-names = "default";
    pinctrl-0 = <&pwm1_pins>;

};

&i2s {
    pinctrl-names = "default";
    pinctrl-0 = <&i2s_pins>;

};

/{
    sound {
        compatible = "canaan,canaan-audio-max98090";
        canaan,model = "CANAAN-I2S";
        canaan,i2s-controller = <&i2s>;
        canaan,audio-codec = <&max98090>;
    };
};

&manage_subsys {
    wifi_pwrseq: wifi-pwrseq {
        compatible = "mmc-pwrseq-simple";
        reset-gpios = <&pca6416_1 1 GPIO_ACTIVE_LOW>;
    };
};

&mailbox {
    #mbox-cells = <1>;
};

/* 
 * mboxes = <&mailbox channel_number tx/rx>
 *          channel_number: 0-15
 *          rx: 0-7
 *          tx: 8-15
 */
&manage_subsys {
    mailbox_client: mailbox_client@0 {
        compatible = "mailbox-client";
        mboxes =    <&mailbox 0>, <&mailbox 1>, <&mailbox 2>, <&mailbox 3>,
                    <&mailbox 4>, <&mailbox 5>, <&mailbox 6>, <&mailbox 7>,
                    <&mailbox 8>, <&mailbox 9>, <&mailbox 10>, <&mailbox 11>,
                    <&mailbox 12>, <&mailbox 13>, <&mailbox 14>, <&mailbox 15>;
        mbox-names = "tx_chan_0", "tx_chan_1", "tx_chan_2", "tx_chan_3", 
                    "tx_chan_4", "tx_chan_5", "tx_chan_6", "tx_chan_7", 
                    "rx_chan_0", "rx_chan_1", "rx_chan_2", "rx_chan_3", 
                    "rx_chan_4", "rx_chan_5", "rx_chan_6", "rx_chan_7";                    
        reg =   <0x1 0x087ffe00 0x0 0x20>, /* cpu2dsp channel 0 */
                <0x1 0x087ffe20 0x0 0x20>, /* cpu2dsp channel 1 */
                <0x1 0x087ffe40 0x0 0x20>, /* cpu2dsp channel 2 */
                <0x1 0x087ffe60 0x0 0x20>, /* cpu2dsp channel 3 */
                <0x1 0x087ffe80 0x0 0x20>, /* cpu2dsp channel 4 */
                <0x1 0x087ffea0 0x0 0x20>, /* cpu2dsp channel 5 */
                <0x1 0x087ffec0 0x0 0x20>, /* cpu2dsp channel 6 */
                <0x1 0x087ffee0 0x0 0x20>, /* cpu2dsp channel 7 */

                <0x1 0x087fff00 0x0 0x20>, /* dsp2cpu channel 0 */
                <0x1 0x087fff20 0x0 0x20>, /* dsp2cpu channel 1 */
                <0x1 0x087fff40 0x0 0x20>, /* dsp2cpu channel 2 */
                <0x1 0x087fff60 0x0 0x20>, /* dsp2cpu channel 3 */
                <0x1 0x087fff80 0x0 0x20>, /* dsp2cpu channel 4 */
                <0x1 0x087fffa0 0x0 0x20>, /* dsp2cpu channel 5 */
                <0x1 0x087fffc0 0x0 0x20>, /* dsp2cpu channel 6 */
                <0x1 0x087fffe0 0x0 0x20>; /* dsp2cpu channel 7 */
    };
};

&noc_bus {
    gpio_keys {
        compatible = "gpio-keys";
        pinctrl-names = "default";

        key_a {
            label = "key_a";
            linux,code = <30>;
            gpios = <&pca6416_0 10 0>;
            debounce-interval = <20>;
        };

        key_b {
            label = "key_b";
            linux,code = <48>;
            gpios = <&pca6416_0 8 0>;
            debounce-interval = <20>;
        };
    };
};
