Core: ddr3_s4_uniphy_p0 - Instance: ftop|dram0|memc_memc|ddr3_s4_uniphy_inst|p0
Path, Setup Margin, Hold Margin
"Address Command (Slow 900mV 85C Model)",0.716,1.369
"Bus Turnaround Time (Slow 900mV 85C Model)",8.084,--
"Core (Slow 900mV 85C Model)",0.836,0.088
"Core Recovery/Removal (Slow 900mV 85C Model)",-1.87,0.53
"Read Capture (Slow 900mV 85C Model)",0.567,0.519
"Read Resync (Slow 900mV 85C Model)",4.623,6.45
"Write (Slow 900mV 85C Model)",0.359,0.359
"Write Leveling tDQSS (Slow 900mV 85C Model)",1.162,1.162
"Write Leveling tDSS/tDSH (Slow 900mV 85C Model)",1.169,1.169
"Address Command (Slow 900mV 0C Model)",0.755,1.358
"Bus Turnaround Time (Slow 900mV 0C Model)",8.108,--
"Core (Slow 900mV 0C Model)",0.798,0.093
"Core Recovery/Removal (Slow 900mV 0C Model)",-1.816,0.53
"Read Capture (Slow 900mV 0C Model)",0.569,0.521
"Read Resync (Slow 900mV 0C Model)",4.714,6.56
"Write (Slow 900mV 0C Model)",0.394,0.394
"Write Leveling tDQSS (Slow 900mV 0C Model)",1.162,1.162
"Write Leveling tDSS/tDSH (Slow 900mV 0C Model)",1.169,1.169
"Address Command (Fast 900mV 0C Model)",0.929,1.323
"Bus Turnaround Time (Fast 900mV 0C Model)",8.146,--
"Core (Fast 900mV 0C Model)",0.513,0.032
"Core Recovery/Removal (Fast 900mV 0C Model)",-1.14,0.247
"Read Capture (Fast 900mV 0C Model)",0.6,0.552
"Read Resync (Fast 900mV 0C Model)",5.241,7.024
"Write (Fast 900mV 0C Model)",0.399,0.399
"Write Leveling tDQSS (Fast 900mV 0C Model)",1.162,1.162
"Write Leveling tDSS/tDSH (Fast 900mV 0C Model)",1.169,1.169
