Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Nov 11 15:57:34 2019
| Host         : LAPTOP-683OQKA0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: M1/mux_clk_div/clk_div_reg[17]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: U5/temp_clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 57 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.991        0.000                      0                   71        0.181        0.000                      0                   71        4.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.991        0.000                      0                   71        0.181        0.000                      0                   71        4.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.991ns  (required time - arrival time)
  Source:                 U5/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 2.399ns (48.911%)  route 2.506ns (51.089%))
  Logic Levels:           10  (CARRY4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.566     5.087    U5/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  U5/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  U5/count_reg[14]/Q
                         net (fo=3, routed)           1.004     6.548    U5/count_reg[14]
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.672 r  U5/count[0]_i_10/O
                         net (fo=1, routed)           0.575     7.247    U5/count[0]_i_10_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.150     7.397 f  U5/count[0]_i_3/O
                         net (fo=28, routed)          0.926     8.322    U5/count[0]_i_3_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.326     8.648 r  U5/count[0]_i_8/O
                         net (fo=1, routed)           0.000     8.648    U5/count[0]_i_8_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.198 r  U5/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.198    U5/count_reg[0]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.312 r  U5/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.312    U5/count_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.426 r  U5/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.426    U5/count_reg[8]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.540 r  U5/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.540    U5/count_reg[12]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.654 r  U5/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.654    U5/count_reg[16]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.768 r  U5/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.769    U5/count_reg[20]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.992 r  U5/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.992    U5/count_reg[24]_i_1_n_7
    SLICE_X36Y50         FDRE                                         r  U5/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.436    14.777    U5/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  U5/count_reg[24]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_D)        0.062    14.983    U5/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                  4.991    

Slack (MET) :             5.041ns  (required time - arrival time)
  Source:                 U5/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.839ns  (logic 2.333ns (48.214%)  route 2.506ns (51.786%))
  Logic Levels:           10  (CARRY4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.566     5.087    U5/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  U5/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  U5/count_reg[14]/Q
                         net (fo=3, routed)           1.004     6.548    U5/count_reg[14]
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.672 r  U5/count[0]_i_10/O
                         net (fo=1, routed)           0.575     7.247    U5/count[0]_i_10_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.150     7.397 f  U5/count[0]_i_3/O
                         net (fo=28, routed)          0.926     8.322    U5/count[0]_i_3_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.326     8.648 r  U5/count[0]_i_8/O
                         net (fo=1, routed)           0.000     8.648    U5/count[0]_i_8_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.198 r  U5/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.198    U5/count_reg[0]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.312 r  U5/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.312    U5/count_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.426 r  U5/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.426    U5/count_reg[8]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.540 r  U5/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.540    U5/count_reg[12]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.654 r  U5/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.654    U5/count_reg[16]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.768 r  U5/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.769    U5/count_reg[20]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.926 r  U5/count_reg[24]_i_1/CO[1]
                         net (fo=1, routed)           0.000     9.926    U5/count_reg[24]_i_1_n_2
    SLICE_X36Y50         FDRE                                         r  U5/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.436    14.777    U5/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  U5/count_reg[25]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_D)        0.046    14.967    U5/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  5.041    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 U5/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 2.396ns (48.886%)  route 2.505ns (51.114%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.566     5.087    U5/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  U5/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  U5/count_reg[14]/Q
                         net (fo=3, routed)           1.004     6.548    U5/count_reg[14]
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.672 r  U5/count[0]_i_10/O
                         net (fo=1, routed)           0.575     7.247    U5/count[0]_i_10_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.150     7.397 f  U5/count[0]_i_3/O
                         net (fo=28, routed)          0.926     8.322    U5/count[0]_i_3_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.326     8.648 r  U5/count[0]_i_8/O
                         net (fo=1, routed)           0.000     8.648    U5/count[0]_i_8_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.198 r  U5/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.198    U5/count_reg[0]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.312 r  U5/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.312    U5/count_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.426 r  U5/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.426    U5/count_reg[8]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.540 r  U5/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.540    U5/count_reg[12]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.654 r  U5/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.654    U5/count_reg[16]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.988 r  U5/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.988    U5/count_reg[20]_i_1_n_6
    SLICE_X36Y49         FDRE                                         r  U5/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.446    14.787    U5/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  U5/count_reg[21]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)        0.062    15.089    U5/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 U5/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 2.375ns (48.666%)  route 2.505ns (51.334%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.566     5.087    U5/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  U5/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  U5/count_reg[14]/Q
                         net (fo=3, routed)           1.004     6.548    U5/count_reg[14]
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.672 r  U5/count[0]_i_10/O
                         net (fo=1, routed)           0.575     7.247    U5/count[0]_i_10_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.150     7.397 f  U5/count[0]_i_3/O
                         net (fo=28, routed)          0.926     8.322    U5/count[0]_i_3_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.326     8.648 r  U5/count[0]_i_8/O
                         net (fo=1, routed)           0.000     8.648    U5/count[0]_i_8_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.198 r  U5/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.198    U5/count_reg[0]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.312 r  U5/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.312    U5/count_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.426 r  U5/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.426    U5/count_reg[8]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.540 r  U5/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.540    U5/count_reg[12]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.654 r  U5/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.654    U5/count_reg[16]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.967 r  U5/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.967    U5/count_reg[20]_i_1_n_4
    SLICE_X36Y49         FDRE                                         r  U5/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.446    14.787    U5/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  U5/count_reg[23]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)        0.062    15.089    U5/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.967    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.150ns  (required time - arrival time)
  Source:                 U5/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.360ns  (logic 1.056ns (24.218%)  route 3.304ns (75.782%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.566     5.087    U5/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  U5/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  U5/count_reg[14]/Q
                         net (fo=3, routed)           1.004     6.548    U5/count_reg[14]
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.672 f  U5/count[0]_i_10/O
                         net (fo=1, routed)           0.575     7.247    U5/count[0]_i_10_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.150     7.397 r  U5/count[0]_i_3/O
                         net (fo=28, routed)          0.766     8.163    U5/count[0]_i_3_n_0
    SLICE_X37Y45         LUT3 (Prop_lut3_I0_O)        0.326     8.489 r  U5/count[0]_i_1/O
                         net (fo=26, routed)          0.959     9.448    U5/count[0]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  U5/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.446    14.787    U5/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  U5/count_reg[20]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    U5/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                  5.150    

Slack (MET) :             5.150ns  (required time - arrival time)
  Source:                 U5/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.360ns  (logic 1.056ns (24.218%)  route 3.304ns (75.782%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.566     5.087    U5/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  U5/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  U5/count_reg[14]/Q
                         net (fo=3, routed)           1.004     6.548    U5/count_reg[14]
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.672 f  U5/count[0]_i_10/O
                         net (fo=1, routed)           0.575     7.247    U5/count[0]_i_10_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.150     7.397 r  U5/count[0]_i_3/O
                         net (fo=28, routed)          0.766     8.163    U5/count[0]_i_3_n_0
    SLICE_X37Y45         LUT3 (Prop_lut3_I0_O)        0.326     8.489 r  U5/count[0]_i_1/O
                         net (fo=26, routed)          0.959     9.448    U5/count[0]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  U5/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.446    14.787    U5/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  U5/count_reg[21]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    U5/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                  5.150    

Slack (MET) :             5.150ns  (required time - arrival time)
  Source:                 U5/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.360ns  (logic 1.056ns (24.218%)  route 3.304ns (75.782%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.566     5.087    U5/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  U5/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  U5/count_reg[14]/Q
                         net (fo=3, routed)           1.004     6.548    U5/count_reg[14]
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.672 f  U5/count[0]_i_10/O
                         net (fo=1, routed)           0.575     7.247    U5/count[0]_i_10_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.150     7.397 r  U5/count[0]_i_3/O
                         net (fo=28, routed)          0.766     8.163    U5/count[0]_i_3_n_0
    SLICE_X37Y45         LUT3 (Prop_lut3_I0_O)        0.326     8.489 r  U5/count[0]_i_1/O
                         net (fo=26, routed)          0.959     9.448    U5/count[0]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  U5/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.446    14.787    U5/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  U5/count_reg[22]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    U5/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                  5.150    

Slack (MET) :             5.150ns  (required time - arrival time)
  Source:                 U5/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.360ns  (logic 1.056ns (24.218%)  route 3.304ns (75.782%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.566     5.087    U5/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  U5/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  U5/count_reg[14]/Q
                         net (fo=3, routed)           1.004     6.548    U5/count_reg[14]
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.672 f  U5/count[0]_i_10/O
                         net (fo=1, routed)           0.575     7.247    U5/count[0]_i_10_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.150     7.397 r  U5/count[0]_i_3/O
                         net (fo=28, routed)          0.766     8.163    U5/count[0]_i_3_n_0
    SLICE_X37Y45         LUT3 (Prop_lut3_I0_O)        0.326     8.489 r  U5/count[0]_i_1/O
                         net (fo=26, routed)          0.959     9.448    U5/count[0]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  U5/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.446    14.787    U5/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  U5/count_reg[23]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    U5/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                  5.150    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 U5/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.806ns  (logic 2.301ns (47.876%)  route 2.505ns (52.124%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.566     5.087    U5/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  U5/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  U5/count_reg[14]/Q
                         net (fo=3, routed)           1.004     6.548    U5/count_reg[14]
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.672 r  U5/count[0]_i_10/O
                         net (fo=1, routed)           0.575     7.247    U5/count[0]_i_10_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.150     7.397 f  U5/count[0]_i_3/O
                         net (fo=28, routed)          0.926     8.322    U5/count[0]_i_3_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.326     8.648 r  U5/count[0]_i_8/O
                         net (fo=1, routed)           0.000     8.648    U5/count[0]_i_8_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.198 r  U5/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.198    U5/count_reg[0]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.312 r  U5/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.312    U5/count_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.426 r  U5/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.426    U5/count_reg[8]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.540 r  U5/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.540    U5/count_reg[12]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.654 r  U5/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.654    U5/count_reg[16]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.893 r  U5/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.893    U5/count_reg[20]_i_1_n_5
    SLICE_X36Y49         FDRE                                         r  U5/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.446    14.787    U5/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  U5/count_reg[22]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)        0.062    15.089    U5/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.211ns  (required time - arrival time)
  Source:                 U5/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 2.285ns (47.702%)  route 2.505ns (52.298%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.566     5.087    U5/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  U5/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  U5/count_reg[14]/Q
                         net (fo=3, routed)           1.004     6.548    U5/count_reg[14]
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.672 r  U5/count[0]_i_10/O
                         net (fo=1, routed)           0.575     7.247    U5/count[0]_i_10_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.150     7.397 f  U5/count[0]_i_3/O
                         net (fo=28, routed)          0.926     8.322    U5/count[0]_i_3_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.326     8.648 r  U5/count[0]_i_8/O
                         net (fo=1, routed)           0.000     8.648    U5/count[0]_i_8_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.198 r  U5/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.198    U5/count_reg[0]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.312 r  U5/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.312    U5/count_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.426 r  U5/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.426    U5/count_reg[8]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.540 r  U5/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.540    U5/count_reg[12]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.654 r  U5/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.654    U5/count_reg[16]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.877 r  U5/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.877    U5/count_reg[20]_i_1_n_7
    SLICE_X36Y49         FDRE                                         r  U5/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.446    14.787    U5/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  U5/count_reg[20]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)        0.062    15.089    U5/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                                  5.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U5/count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.251ns (45.036%)  route 0.306ns (54.964%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.562     1.445    U5/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  U5/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  U5/count_reg[25]/Q
                         net (fo=28, routed)          0.306     1.893    U5/count_reg[25]
    SLICE_X36Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.938 r  U5/count[20]_i_4/O
                         net (fo=1, routed)           0.000     1.938    U5/count[20]_i_4_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.003 r  U5/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.003    U5/count_reg[20]_i_1_n_6
    SLICE_X36Y49         FDRE                                         r  U5/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.833     1.960    U5/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  U5/count_reg[21]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.105     1.821    U5/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U5/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.345ns (61.824%)  route 0.213ns (38.176%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.564     1.447    U5/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  U5/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  U5/count_reg[23]/Q
                         net (fo=3, routed)           0.212     1.800    U5/count_reg[23]
    SLICE_X36Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.845 r  U5/count[20]_i_2/O
                         net (fo=1, routed)           0.000     1.845    U5/count[20]_i_2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.960 r  U5/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    U5/count_reg[20]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.044     2.005 r  U5/count_reg[24]_i_1/CO[1]
                         net (fo=1, routed)           0.000     2.005    U5/count_reg[24]_i_1_n_2
    SLICE_X36Y50         FDRE                                         r  U5/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.830     1.958    U5/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  U5/count_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.100     1.814    U5/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 U5/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.355ns (62.496%)  route 0.213ns (37.504%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.564     1.447    U5/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  U5/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  U5/count_reg[23]/Q
                         net (fo=3, routed)           0.212     1.800    U5/count_reg[23]
    SLICE_X36Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.845 r  U5/count[20]_i_2/O
                         net (fo=1, routed)           0.000     1.845    U5/count[20]_i_2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.960 r  U5/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    U5/count_reg[20]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.015 r  U5/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.015    U5/count_reg[24]_i_1_n_7
    SLICE_X36Y50         FDRE                                         r  U5/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.830     1.958    U5/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  U5/count_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    U5/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U5/count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.251ns (42.455%)  route 0.340ns (57.545%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.562     1.445    U5/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  U5/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  U5/count_reg[25]/Q
                         net (fo=28, routed)          0.340     1.926    U5/count_reg[25]
    SLICE_X36Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.971 r  U5/count[16]_i_4/O
                         net (fo=1, routed)           0.000     1.971    U5/count[16]_i_4_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.036 r  U5/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.036    U5/count_reg[16]_i_1_n_6
    SLICE_X36Y48         FDRE                                         r  U5/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.833     1.960    U5/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  U5/count_reg[17]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.105     1.821    U5/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U5/count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.249ns (40.140%)  route 0.371ns (59.860%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.562     1.445    U5/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  U5/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  U5/count_reg[25]/Q
                         net (fo=28, routed)          0.371     1.958    U5/count_reg[25]
    SLICE_X36Y49         LUT3 (Prop_lut3_I1_O)        0.045     2.003 r  U5/count[20]_i_2/O
                         net (fo=1, routed)           0.000     2.003    U5/count[20]_i_2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.066 r  U5/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.066    U5/count_reg[20]_i_1_n_4
    SLICE_X36Y49         FDRE                                         r  U5/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.833     1.960    U5/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  U5/count_reg[23]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.105     1.821    U5/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 U5/count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.256ns (41.070%)  route 0.367ns (58.930%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.562     1.445    U5/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  U5/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  U5/count_reg[25]/Q
                         net (fo=28, routed)          0.367     1.954    U5/count_reg[25]
    SLICE_X36Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.999 r  U5/count[20]_i_5/O
                         net (fo=1, routed)           0.000     1.999    U5/count[20]_i_5_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.069 r  U5/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.069    U5/count_reg[20]_i_1_n_7
    SLICE_X36Y49         FDRE                                         r  U5/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.833     1.960    U5/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  U5/count_reg[20]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.105     1.821    U5/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U5/count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.252ns (40.254%)  route 0.374ns (59.746%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.562     1.445    U5/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  U5/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  U5/count_reg[25]/Q
                         net (fo=28, routed)          0.374     1.960    U5/count_reg[25]
    SLICE_X36Y49         LUT3 (Prop_lut3_I1_O)        0.045     2.005 r  U5/count[20]_i_3/O
                         net (fo=1, routed)           0.000     2.005    U5/count[20]_i_3_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.071 r  U5/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.071    U5/count_reg[20]_i_1_n_5
    SLICE_X36Y49         FDRE                                         r  U5/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.833     1.960    U5/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  U5/count_reg[22]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.105     1.821    U5/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 M1/mux_clk_div/clk_div_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/mux_clk_div/clk_div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.582     1.465    M1/mux_clk_div/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  M1/mux_clk_div/clk_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  M1/mux_clk_div/clk_div_reg[11]/Q
                         net (fo=1, routed)           0.108     1.714    M1/mux_clk_div/clk_div_reg_n_0_[11]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.822 r  M1/mux_clk_div/clk_div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.822    M1/mux_clk_div/clk_div_reg[8]_i_1_n_4
    SLICE_X65Y25         FDRE                                         r  M1/mux_clk_div/clk_div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.850     1.977    M1/mux_clk_div/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  M1/mux_clk_div/clk_div_reg[11]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    M1/mux_clk_div/clk_div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 M1/mux_clk_div/clk_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/mux_clk_div/clk_div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.583     1.466    M1/mux_clk_div/clk_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  M1/mux_clk_div/clk_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  M1/mux_clk_div/clk_div_reg[15]/Q
                         net (fo=1, routed)           0.108     1.715    M1/mux_clk_div/clk_div_reg_n_0_[15]
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.823 r  M1/mux_clk_div/clk_div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.823    M1/mux_clk_div/clk_div_reg[12]_i_1_n_4
    SLICE_X65Y26         FDRE                                         r  M1/mux_clk_div/clk_div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.851     1.978    M1/mux_clk_div/clk_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  M1/mux_clk_div/clk_div_reg[15]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    M1/mux_clk_div/clk_div_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 M1/mux_clk_div/clk_div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/mux_clk_div/clk_div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.583     1.466    M1/mux_clk_div/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  M1/mux_clk_div/clk_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  M1/mux_clk_div/clk_div_reg[3]/Q
                         net (fo=1, routed)           0.108     1.715    M1/mux_clk_div/clk_div_reg_n_0_[3]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.823 r  M1/mux_clk_div/clk_div_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.823    M1/mux_clk_div/clk_div_reg[0]_i_1_n_4
    SLICE_X65Y23         FDRE                                         r  M1/mux_clk_div/clk_div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.851     1.978    M1/mux_clk_div/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  M1/mux_clk_div/clk_div_reg[3]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    M1/mux_clk_div/clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   M1/mux_clk_div/clk_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y25   M1/mux_clk_div/clk_div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y25   M1/mux_clk_div/clk_div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   M1/mux_clk_div/clk_div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   M1/mux_clk_div/clk_div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   M1/mux_clk_div/clk_div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   M1/mux_clk_div/clk_div_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   M1/mux_clk_div/clk_div_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   M1/mux_clk_div/clk_div_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   U5/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   U5/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   U5/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   U5/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   U5/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   U5/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   U5/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   U5/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   U5/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   U5/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   M1/mux_clk_div/clk_div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   M1/mux_clk_div/clk_div_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   M1/mux_clk_div/clk_div_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   M1/mux_clk_div/clk_div_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   M1/mux_clk_div/clk_div_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   M1/mux_clk_div/clk_div_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   M1/mux_clk_div/clk_div_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   M1/mux_clk_div/clk_div_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   M1/mux_clk_div/clk_div_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   M1/mux_clk_div/clk_div_reg[1]/C



