

================================================================
== Synthesis Summary Report of 'kernel'
================================================================
+ General Information: 
    * Date:           Fri Sep 20 17:09:45 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        mvt.prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------+------+------+---------+-----------+----------+---------+--------+----------+------+---------+------------+------------+-----+
    |                       Modules                      | Issue|      | Latency |  Latency  | Iteration|         |  Trip  |          |      |         |            |            |     |
    |                       & Loops                      | Type | Slack| (cycles)|    (ns)   |  Latency | Interval|  Count | Pipelined| BRAM |   DSP   |     FF     |     LUT    | URAM|
    +----------------------------------------------------+------+------+---------+-----------+----------+---------+--------+----------+------+---------+------------+------------+-----+
    |+ kernel                                            |     -|  0.09|  2560022|  8.525e+06|         -|  2560023|       -|        no|     -|  6 (~0%)|  1086 (~0%)|  1069 (~0%)|    -|
    | + kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2  |     -|  0.09|  1280009|  4.262e+06|         -|  1280009|       -|        no|     -|        -|   318 (~0%)|   378 (~0%)|    -|
    |  o VITIS_LOOP_23_1_VITIS_LOOP_24_2                 |    II|  2.43|  1280007|  4.262e+06|        16|        8|  160000|       yes|     -|        -|           -|           -|    -|
    | + kernel_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4  |     -|  0.09|  1280010|  4.262e+06|         -|  1280010|       -|        no|     -|  1 (~0%)|   301 (~0%)|   277 (~0%)|    -|
    |  o VITIS_LOOP_26_3_VITIS_LOOP_27_4                 |    II|  2.43|  1280008|  4.262e+06|        17|        8|  160000|       yes|     -|        -|           -|           -|    -|
    +----------------------------------------------------+------+------+---------+-----------+----------+---------+--------+----------+------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------+-----------+----------+
| Port        | Direction | Bitwidth |
+-------------+-----------+----------+
| A_address0  | out       | 18       |
| A_q0        | in        | 32       |
| x1_address0 | out       | 9        |
| x1_d0       | out       | 32       |
| x1_q0       | in        | 32       |
| x2_address0 | out       | 9        |
| x2_address1 | out       | 9        |
| x2_d0       | out       | 32       |
| x2_q1       | in        | 32       |
| y1_address0 | out       | 9        |
| y1_q0       | in        | 32       |
| y2_address0 | out       | 9        |
| y2_q0       | in        | 32       |
+-------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| x1       | inout     | float*   |
| x2       | inout     | float*   |
| y1       | in        | float*   |
| y2       | in        | float*   |
| A        | in        | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| x1       | x1_address0  | port    | offset   |
| x1       | x1_ce0       | port    |          |
| x1       | x1_we0       | port    |          |
| x1       | x1_d0        | port    |          |
| x1       | x1_q0        | port    |          |
| x2       | x2_address0  | port    | offset   |
| x2       | x2_ce0       | port    |          |
| x2       | x2_we0       | port    |          |
| x2       | x2_d0        | port    |          |
| x2       | x2_address1  | port    | offset   |
| x2       | x2_ce1       | port    |          |
| x2       | x2_q1        | port    |          |
| y1       | y1_address0  | port    | offset   |
| y1       | y1_ce0       | port    |          |
| y1       | y1_q0        | port    |          |
| y2       | y2_address0  | port    | offset   |
| y2       | y2_ce0       | port    |          |
| y2       | y2_q0        | port    |          |
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_q0         | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------------------+-----+--------+------------+-----+-----------+---------+
| Name                                               | DSP | Pragma | Variable   | Op  | Impl      | Latency |
+----------------------------------------------------+-----+--------+------------+-----+-----------+---------+
| + kernel                                           | 6   |        |            |     |           |         |
|  + kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2 | 0   |        |            |     |           |         |
|    add_ln23_1_fu_148_p2                            |     |        | add_ln23_1 | add | fabric    | 0       |
|    add_ln23_fu_160_p2                              |     |        | add_ln23   | add | fabric    | 0       |
|    mul_9ns_10ns_18_1_1_U3                          |     |        | mul_ln25   | mul | auto      | 0       |
|    add_ln25_fu_248_p2                              |     |        | add_ln25   | add | fabric    | 0       |
|    add_ln24_fu_229_p2                              |     |        | add_ln24   | add | fabric    | 0       |
|  + kernel_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4 | 1   |        |            |     |           |         |
|    add_ln26_1_fu_152_p2                            |     |        | add_ln26_1 | add | fabric    | 0       |
|    add_ln26_fu_164_p2                              |     |        | add_ln26   | add | fabric    | 0       |
|    mac_muladd_9ns_9ns_9ns_18_4_1_U10               | 1   |        | mul_ln28   | mul | dsp_slice | 3       |
|    mac_muladd_9ns_9ns_9ns_18_4_1_U10               | 1   |        | add_ln28   | add | dsp_slice | 3       |
|    add_ln27_fu_243_p2                              |     |        | add_ln27   | add | fabric    | 0       |
+----------------------------------------------------+-----+--------+------------+-----+-----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

