{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749507925156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749507925161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 10 10:25:25 2025 " "Processing started: Tue Jun 10 10:25:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749507925161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507925161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HMPSoC -c HMPSoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off HMPSoC -c HMPSoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507925161 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749507926314 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749507926314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/recop/datapath modules/various_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file critical/recop/datapath modules/various_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 various_constants " "Found design unit 1: various_constants" {  } { { "Critical/RECOP/Datapath Modules/various_constants.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/various_constants.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/recop/datapath modules/svop_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file critical/recop/datapath modules/svop_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 svop_register-rtl " "Found design unit 1: svop_register-rtl" {  } { { "Critical/RECOP/Datapath Modules/svop_register.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/svop_register.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934080 ""} { "Info" "ISGN_ENTITY_NAME" "1 svop_register " "Found entity 1: svop_register" {  } { { "Critical/RECOP/Datapath Modules/svop_register.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/svop_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/recop/datapath modules/stack_pointer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file critical/recop/datapath modules/stack_pointer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stack_pointer-rtl " "Found design unit 1: stack_pointer-rtl" {  } { { "Critical/RECOP/Datapath Modules/stack_pointer.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/stack_pointer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934089 ""} { "Info" "ISGN_ENTITY_NAME" "1 stack_pointer " "Found entity 1: stack_pointer" {  } { { "Critical/RECOP/Datapath Modules/stack_pointer.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/stack_pointer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/recop/datapath modules/sop_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file critical/recop/datapath modules/sop_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sop_register-rtl " "Found design unit 1: sop_register-rtl" {  } { { "Critical/RECOP/Datapath Modules/sop_register.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/sop_register.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934096 ""} { "Info" "ISGN_ENTITY_NAME" "1 sop_register " "Found entity 1: sop_register" {  } { { "Critical/RECOP/Datapath Modules/sop_register.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/sop_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/recop/datapath modules/sip_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file critical/recop/datapath modules/sip_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sip_register-rtl " "Found design unit 1: sip_register-rtl" {  } { { "Critical/RECOP/Datapath Modules/sip_register.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/sip_register.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934103 ""} { "Info" "ISGN_ENTITY_NAME" "1 sip_register " "Found entity 1: sip_register" {  } { { "Critical/RECOP/Datapath Modules/sip_register.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/sip_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/recop/datapath modules/register_general.vhd 2 1 " "Found 2 design units, including 1 entities, in source file critical/recop/datapath modules/register_general.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_general-beh " "Found design unit 1: register_general-beh" {  } { { "Critical/RECOP/Datapath Modules/register_general.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/register_general.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934112 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_general " "Found entity 1: register_general" {  } { { "Critical/RECOP/Datapath Modules/register_general.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/register_general.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/recop/datapath modules/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file critical/recop/datapath modules/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-rtl " "Found design unit 1: register_file-rtl" {  } { { "Critical/RECOP/Datapath Modules/register_file.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/register_file.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934113 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "Critical/RECOP/Datapath Modules/register_file.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/register_file.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/recop/datapath modules/recop_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file critical/recop/datapath modules/recop_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_types " "Found design unit 1: recop_types" {  } { { "Critical/RECOP/Datapath Modules/recop_types.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/recop_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/recop/datapath modules/recop_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file critical/recop/datapath modules/recop_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_pll-SYN " "Found design unit 1: recop_pll-SYN" {  } { { "Critical/RECOP/Datapath Modules/recop_pll.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/recop_pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934132 ""} { "Info" "ISGN_ENTITY_NAME" "1 recop_pll " "Found entity 1: recop_pll" {  } { { "Critical/RECOP/Datapath Modules/recop_pll.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/recop_pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/recop/datapath modules/program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file critical/recop/datapath modules/program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-beh " "Found design unit 1: program_counter-beh" {  } { { "Critical/RECOP/Datapath Modules/program_counter.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/program_counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934139 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "Critical/RECOP/Datapath Modules/program_counter.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/program_counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/recop/datapath modules/prog_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file critical/recop/datapath modules/prog_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_mem-SYN " "Found design unit 1: prog_mem-SYN" {  } { { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934149 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_mem " "Found entity 1: prog_mem" {  } { { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/recop/datapath modules/opcodes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file critical/recop/datapath modules/opcodes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcodes " "Found design unit 1: opcodes" {  } { { "Critical/RECOP/Datapath Modules/opcodes.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/opcodes.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/recop/datapath modules/mux_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file critical/recop/datapath modules/mux_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4-rtl " "Found design unit 1: mux_4-rtl" {  } { { "Critical/RECOP/Datapath Modules/mux_4.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/mux_4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934154 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4 " "Found entity 1: mux_4" {  } { { "Critical/RECOP/Datapath Modules/mux_4.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/mux_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/recop/datapath modules/mux_3_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file critical/recop/datapath modules/mux_3_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_3_4bit-rtl " "Found design unit 1: mux_3_4bit-rtl" {  } { { "Critical/RECOP/Datapath Modules/mux_3_4bit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/mux_3_4bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934160 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_3_4bit " "Found entity 1: mux_3_4bit" {  } { { "Critical/RECOP/Datapath Modules/mux_3_4bit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/mux_3_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/recop/datapath modules/mux_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file critical/recop/datapath modules/mux_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_3-rtl " "Found design unit 1: mux_3-rtl" {  } { { "Critical/RECOP/Datapath Modules/mux_3.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/mux_3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934167 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_3 " "Found entity 1: mux_3" {  } { { "Critical/RECOP/Datapath Modules/mux_3.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/mux_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/recop/datapath modules/mux_2_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file critical/recop/datapath modules/mux_2_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_4bit-rtl " "Found design unit 1: mux_2_4bit-rtl" {  } { { "Critical/RECOP/Datapath Modules/mux_2_4bit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/mux_2_4bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934171 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_4bit " "Found entity 1: mux_2_4bit" {  } { { "Critical/RECOP/Datapath Modules/mux_2_4bit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/mux_2_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/recop/datapath modules/mux_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file critical/recop/datapath modules/mux_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2-rtl " "Found design unit 1: mux_2-rtl" {  } { { "Critical/RECOP/Datapath Modules/mux_2.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/mux_2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934173 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "Critical/RECOP/Datapath Modules/mux_2.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/mux_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/recop/datapath modules/memory_address_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file critical/recop/datapath modules/memory_address_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_address_register-beh " "Found design unit 1: memory_address_register-beh" {  } { { "Critical/RECOP/Datapath Modules/memory_address_register.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/memory_address_register.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934180 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_address_register " "Found entity 1: memory_address_register" {  } { { "Critical/RECOP/Datapath Modules/memory_address_register.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/memory_address_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/recop/datapath modules/instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file critical/recop/datapath modules/instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-rtl " "Found design unit 1: instruction_register-rtl" {  } { { "Critical/RECOP/Datapath Modules/instruction_register.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/instruction_register.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934189 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "Critical/RECOP/Datapath Modules/instruction_register.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/instruction_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/recop/datapath modules/er.vhd 2 1 " "Found 2 design units, including 1 entities, in source file critical/recop/datapath modules/er.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 er_register-rtl " "Found design unit 1: er_register-rtl" {  } { { "Critical/RECOP/Datapath Modules/er.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/er.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934197 ""} { "Info" "ISGN_ENTITY_NAME" "1 er_register " "Found entity 1: er_register" {  } { { "Critical/RECOP/Datapath Modules/er.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/er.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/recop/datapath modules/eot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file critical/recop/datapath modules/eot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eot_register-rtl " "Found design unit 1: eot_register-rtl" {  } { { "Critical/RECOP/Datapath Modules/eot.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/eot.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934203 ""} { "Info" "ISGN_ENTITY_NAME" "1 eot_register " "Found entity 1: eot_register" {  } { { "Critical/RECOP/Datapath Modules/eot.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/eot.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/recop/datapath modules/dcpr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file critical/recop/datapath modules/dcpr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpcr_register-rtl " "Found design unit 1: dpcr_register-rtl" {  } { { "Critical/RECOP/Datapath Modules/dcpr.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/dcpr.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934210 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpcr_register " "Found entity 1: dpcr_register" {  } { { "Critical/RECOP/Datapath Modules/dcpr.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/dcpr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/recop/datapath modules/data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file critical/recop/datapath modules/data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-SYN " "Found design unit 1: data_memory-SYN" {  } { { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934220 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/recop/datapath modules/constant_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file critical/recop/datapath modules/constant_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constant_1-SYN " "Found design unit 1: constant_1-SYN" {  } { { "Critical/RECOP/Datapath Modules/constant_1.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/constant_1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934224 ""} { "Info" "ISGN_ENTITY_NAME" "1 constant_1 " "Found entity 1: constant_1" {  } { { "Critical/RECOP/Datapath Modules/constant_1.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/constant_1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/recop/datapath modules/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file critical/recop/datapath modules/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-rtl " "Found design unit 1: ALU-rtl" {  } { { "Critical/RECOP/Datapath Modules/ALU.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/ALU.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934226 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Critical/RECOP/Datapath Modules/ALU.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/ALU.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/recop/datapath modules/adder_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file critical/recop/datapath modules/adder_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_1-beh " "Found design unit 1: adder_1-beh" {  } { { "Critical/RECOP/Datapath Modules/adder_1.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/adder_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934234 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_1 " "Found entity 1: adder_1" {  } { { "Critical/RECOP/Datapath Modules/adder_1.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/adder_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/recop/recop_toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file critical/recop/recop_toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReCOP_TopLevel-structural " "Found design unit 1: ReCOP_TopLevel-structural" {  } { { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934239 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReCOP_TopLevel " "Found entity 1: ReCOP_TopLevel" {  } { { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/recop/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file critical/recop/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-rtl " "Found design unit 1: datapath-rtl" {  } { { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934247 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/recop/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file critical/recop/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-fsm " "Found design unit 1: control_unit-fsm" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934257 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdma-min/tdmaminfifo/tdmaminfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdma-min/tdmaminfifo/tdmaminfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdmaminfifo-SYN " "Found design unit 1: tdmaminfifo-SYN" {  } { { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934259 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinFifo " "Found entity 1: TdmaMinFifo" {  } { { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdma-min/tdmamintypes.vhd 2 0 " "Found 2 design units, including 0 entities, in source file tdma-min/tdmamintypes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinTypes " "Found design unit 1: TdmaMinTypes" {  } { { "TDMA-MIN/TdmaMinTypes.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinTypes.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934261 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 TdmaMinTypes-body " "Found design unit 2: TdmaMinTypes-body" {  } { { "TDMA-MIN/TdmaMinTypes.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinTypes.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdma-min/tdmaminswitch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdma-min/tdmaminswitch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinSwitch-rtl " "Found design unit 1: TdmaMinSwitch-rtl" {  } { { "TDMA-MIN/TdmaMinSwitch.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinSwitch.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934263 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinSwitch " "Found entity 1: TdmaMinSwitch" {  } { { "TDMA-MIN/TdmaMinSwitch.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinSwitch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdma-min/tdmaminstage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdma-min/tdmaminstage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinStage-rtl " "Found design unit 1: TdmaMinStage-rtl" {  } { { "TDMA-MIN/TdmaMinStage.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinStage.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934265 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinStage " "Found entity 1: TdmaMinStage" {  } { { "TDMA-MIN/TdmaMinStage.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinStage.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdma-min/tdmaminslots.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdma-min/tdmaminslots.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinSlots-rtl " "Found design unit 1: TdmaMinSlots-rtl" {  } { { "TDMA-MIN/TdmaMinSlots.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinSlots.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934273 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinSlots " "Found entity 1: TdmaMinSlots" {  } { { "TDMA-MIN/TdmaMinSlots.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinSlots.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdma-min/tdmamininterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdma-min/tdmamininterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinInterface-rtl " "Found design unit 1: TdmaMinInterface-rtl" {  } { { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934282 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinInterface " "Found entity 1: TdmaMinInterface" {  } { { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdma-min/tdmaminfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdma-min/tdmaminfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinFabric-rtl " "Found design unit 1: TdmaMinFabric-rtl" {  } { { "TDMA-MIN/TdmaMinFabric.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFabric.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934284 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinFabric " "Found entity 1: TdmaMinFabric" {  } { { "TDMA-MIN/TdmaMinFabric.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFabric.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdma-min/tdmamin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdma-min/tdmamin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMin-rtl " "Found design unit 1: TdmaMin-rtl" {  } { { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934294 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMin " "Found entity 1: TdmaMin" {  } { { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/asps/sig_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file critical/asps/sig_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sig_Gen-beh " "Found design unit 1: Sig_Gen-beh" {  } { { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934303 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sig_Gen " "Found entity 1: Sig_Gen" {  } { { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/asps/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file critical/asps/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-SYN " "Found design unit 1: ROM-SYN" {  } { { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934311 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/asps/pd_asp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file critical/asps/pd_asp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PD_ASP-peakdetection " "Found design unit 1: PD_ASP-peakdetection" {  } { { "Critical/ASPs/PD_ASP.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/PD_ASP.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934319 ""} { "Info" "ISGN_ENTITY_NAME" "1 PD_ASP " "Found entity 1: PD_ASP" {  } { { "Critical/ASPs/PD_ASP.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/PD_ASP.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/asps/corr_asp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file critical/asps/corr_asp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CORR_ASP-arch " "Found design unit 1: CORR_ASP-arch" {  } { { "Critical/ASPs/CORR_ASP.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/CORR_ASP.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934328 ""} { "Info" "ISGN_ENTITY_NAME" "1 CORR_ASP " "Found entity 1: CORR_ASP" {  } { { "Critical/ASPs/CORR_ASP.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/CORR_ASP.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/asps/avg_asp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file critical/asps/avg_asp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AVG_ASP-sim " "Found design unit 1: AVG_ASP-sim" {  } { { "Critical/ASPs/AVG_ASP.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/AVG_ASP.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934338 ""} { "Info" "ISGN_ENTITY_NAME" "1 AVG_ASP " "Found entity 1: AVG_ASP" {  } { { "Critical/ASPs/AVG_ASP.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/AVG_ASP.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/nios_system_2a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/nios_system_2a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nios_System_2A-rtl " "Found design unit 1: Nios_System_2A-rtl" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934349 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A " "Found entity 1: Nios_System_2A" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0-rtl " "Found design unit 1: nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0-rtl" {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934351 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0 " "Found entity 1: nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0" {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1-rtl " "Found design unit 1: nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1-rtl" {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934353 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1 " "Found entity 1: nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1" {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_irq_mapper " "Found entity 1: Nios_System_2A_irq_mapper" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_irq_mapper.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0 " "Found entity 1: Nios_System_2A_mm_interconnect_0" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Nios_System_2A_mm_interconnect_0_avalon_st_adapter" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Nios_System_2A_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Nios_System_2A_mm_interconnect_0_rsp_mux_001" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934393 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_rsp_mux " "Found entity 1: Nios_System_2A_mm_interconnect_0_rsp_mux" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_rsp_demux_001 " "Found entity 1: Nios_System_2A_mm_interconnect_0_rsp_demux_001" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_rsp_demux " "Found entity 1: Nios_System_2A_mm_interconnect_0_rsp_demux" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_cmd_mux_001 " "Found entity 1: Nios_System_2A_mm_interconnect_0_cmd_mux_001" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_cmd_mux " "Found entity 1: Nios_System_2A_mm_interconnect_0_cmd_mux" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Nios_System_2A_mm_interconnect_0_cmd_demux_001" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_cmd_demux " "Found entity 1: Nios_System_2A_mm_interconnect_0_cmd_demux" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934416 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934416 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934416 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934416 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934416 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749507934421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934423 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749507934426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934432 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_System_2A_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at Nios_System_2A_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_006.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749507934433 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_System_2A_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at Nios_System_2A_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_006.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749507934433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_router_006_default_decode " "Found entity 1: Nios_System_2A_mm_interconnect_0_router_006_default_decode" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_006.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934435 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_2A_mm_interconnect_0_router_006 " "Found entity 2: Nios_System_2A_mm_interconnect_0_router_006" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_006.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934435 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_System_2A_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Nios_System_2A_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749507934436 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_System_2A_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Nios_System_2A_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749507934436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_router_003_default_decode " "Found entity 1: Nios_System_2A_mm_interconnect_0_router_003_default_decode" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934438 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_2A_mm_interconnect_0_router_003 " "Found entity 2: Nios_System_2A_mm_interconnect_0_router_003" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934438 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_System_2A_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Nios_System_2A_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749507934439 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_System_2A_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Nios_System_2A_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749507934439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_router_002_default_decode " "Found entity 1: Nios_System_2A_mm_interconnect_0_router_002_default_decode" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934440 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_2A_mm_interconnect_0_router_002 " "Found entity 2: Nios_System_2A_mm_interconnect_0_router_002" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_System_2A_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Nios_System_2A_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749507934442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_System_2A_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Nios_System_2A_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749507934442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_router_001_default_decode " "Found entity 1: Nios_System_2A_mm_interconnect_0_router_001_default_decode" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934443 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_2A_mm_interconnect_0_router_001 " "Found entity 2: Nios_System_2A_mm_interconnect_0_router_001" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934443 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_System_2A_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Nios_System_2A_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749507934444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_System_2A_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Nios_System_2A_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749507934444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_router_default_decode " "Found entity 1: Nios_System_2A_mm_interconnect_0_router_default_decode" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934446 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_2A_mm_interconnect_0_router " "Found entity 2: Nios_System_2A_mm_interconnect_0_router" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_cpu_custom_instruction_master_comb_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_cpu_custom_instruction_master_comb_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_cpu_custom_instruction_master_comb_xconnect " "Found entity 1: Nios_System_2A_cpu_custom_instruction_master_comb_xconnect" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_custom_instruction_master_comb_xconnect.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_custom_instruction_master_comb_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_customins_master_translator.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_sw_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_sw_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_sw_pio " "Found entity 1: Nios_System_2A_sw_pio" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_sw_pio.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_sw_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_sdram_input_efifo_module " "Found entity 1: Nios_System_2A_sdram_input_efifo_module" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_sdram.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934471 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_2A_sdram " "Found entity 2: Nios_System_2A_sdram" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_sdram.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/tdmamintypes.vhd 2 0 " "Found 2 design units, including 0 entities, in source file non-critical/nios_system_2a/synthesis/submodules/tdmamintypes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinTypes (nios_system_2a) " "Found design unit 1: TdmaMinTypes (nios_system_2a)" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/TdmaMinTypes.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/TdmaMinTypes.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934473 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 TdmaMinTypes-body " "Found design unit 2: TdmaMinTypes-body" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/TdmaMinTypes.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/TdmaMinTypes.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/receive_data_hw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/receive_data_hw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 receive_data_hw-instruction " "Found design unit 1: receive_data_hw-instruction" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/receive_data_hw.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/receive_data_hw.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934474 ""} { "Info" "ISGN_ENTITY_NAME" "1 receive_data_hw " "Found entity 1: receive_data_hw" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/receive_data_hw.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/receive_data_hw.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_onchip_memory " "Found entity 1: Nios_System_2A_onchip_memory" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_onchip_memory.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_key_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_key_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_key_pio " "Found entity 1: Nios_System_2A_key_pio" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_key_pio.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_key_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_jtag_uart_sim_scfifo_w " "Found entity 1: Nios_System_2A_jtag_uart_sim_scfifo_w" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934483 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_2A_jtag_uart_scfifo_w " "Found entity 2: Nios_System_2A_jtag_uart_scfifo_w" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934483 ""} { "Info" "ISGN_ENTITY_NAME" "3 Nios_System_2A_jtag_uart_sim_scfifo_r " "Found entity 3: Nios_System_2A_jtag_uart_sim_scfifo_r" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934483 ""} { "Info" "ISGN_ENTITY_NAME" "4 Nios_System_2A_jtag_uart_scfifo_r " "Found entity 4: Nios_System_2A_jtag_uart_scfifo_r" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934483 ""} { "Info" "ISGN_ENTITY_NAME" "5 Nios_System_2A_jtag_uart " "Found entity 5: Nios_System_2A_jtag_uart" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_high_res_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_high_res_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_high_res_timer " "Found entity 1: Nios_System_2A_high_res_timer" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_high_res_timer.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_high_res_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_hex_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_hex_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_hex_pio_0 " "Found entity 1: Nios_System_2A_hex_pio_0" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_hex_pio_0.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_hex_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_cpu " "Found entity 1: Nios_System_2A_cpu" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_cpu_cpu_register_bank_a_module " "Found entity 1: Nios_System_2A_cpu_cpu_register_bank_a_module" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934510 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_2A_cpu_cpu_register_bank_b_module " "Found entity 2: Nios_System_2A_cpu_cpu_register_bank_b_module" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934510 ""} { "Info" "ISGN_ENTITY_NAME" "3 Nios_System_2A_cpu_cpu_nios2_oci_debug " "Found entity 3: Nios_System_2A_cpu_cpu_nios2_oci_debug" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934510 ""} { "Info" "ISGN_ENTITY_NAME" "4 Nios_System_2A_cpu_cpu_nios2_oci_break " "Found entity 4: Nios_System_2A_cpu_cpu_nios2_oci_break" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934510 ""} { "Info" "ISGN_ENTITY_NAME" "5 Nios_System_2A_cpu_cpu_nios2_oci_xbrk " "Found entity 5: Nios_System_2A_cpu_cpu_nios2_oci_xbrk" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934510 ""} { "Info" "ISGN_ENTITY_NAME" "6 Nios_System_2A_cpu_cpu_nios2_oci_dbrk " "Found entity 6: Nios_System_2A_cpu_cpu_nios2_oci_dbrk" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934510 ""} { "Info" "ISGN_ENTITY_NAME" "7 Nios_System_2A_cpu_cpu_nios2_oci_itrace " "Found entity 7: Nios_System_2A_cpu_cpu_nios2_oci_itrace" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934510 ""} { "Info" "ISGN_ENTITY_NAME" "8 Nios_System_2A_cpu_cpu_nios2_oci_td_mode " "Found entity 8: Nios_System_2A_cpu_cpu_nios2_oci_td_mode" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934510 ""} { "Info" "ISGN_ENTITY_NAME" "9 Nios_System_2A_cpu_cpu_nios2_oci_dtrace " "Found entity 9: Nios_System_2A_cpu_cpu_nios2_oci_dtrace" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934510 ""} { "Info" "ISGN_ENTITY_NAME" "10 Nios_System_2A_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Nios_System_2A_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934510 ""} { "Info" "ISGN_ENTITY_NAME" "11 Nios_System_2A_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Nios_System_2A_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934510 ""} { "Info" "ISGN_ENTITY_NAME" "12 Nios_System_2A_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Nios_System_2A_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934510 ""} { "Info" "ISGN_ENTITY_NAME" "13 Nios_System_2A_cpu_cpu_nios2_oci_fifo " "Found entity 13: Nios_System_2A_cpu_cpu_nios2_oci_fifo" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934510 ""} { "Info" "ISGN_ENTITY_NAME" "14 Nios_System_2A_cpu_cpu_nios2_oci_pib " "Found entity 14: Nios_System_2A_cpu_cpu_nios2_oci_pib" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934510 ""} { "Info" "ISGN_ENTITY_NAME" "15 Nios_System_2A_cpu_cpu_nios2_oci_im " "Found entity 15: Nios_System_2A_cpu_cpu_nios2_oci_im" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934510 ""} { "Info" "ISGN_ENTITY_NAME" "16 Nios_System_2A_cpu_cpu_nios2_performance_monitors " "Found entity 16: Nios_System_2A_cpu_cpu_nios2_performance_monitors" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934510 ""} { "Info" "ISGN_ENTITY_NAME" "17 Nios_System_2A_cpu_cpu_nios2_avalon_reg " "Found entity 17: Nios_System_2A_cpu_cpu_nios2_avalon_reg" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934510 ""} { "Info" "ISGN_ENTITY_NAME" "18 Nios_System_2A_cpu_cpu_ociram_sp_ram_module " "Found entity 18: Nios_System_2A_cpu_cpu_ociram_sp_ram_module" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934510 ""} { "Info" "ISGN_ENTITY_NAME" "19 Nios_System_2A_cpu_cpu_nios2_ocimem " "Found entity 19: Nios_System_2A_cpu_cpu_nios2_ocimem" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934510 ""} { "Info" "ISGN_ENTITY_NAME" "20 Nios_System_2A_cpu_cpu_nios2_oci " "Found entity 20: Nios_System_2A_cpu_cpu_nios2_oci" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934510 ""} { "Info" "ISGN_ENTITY_NAME" "21 Nios_System_2A_cpu_cpu " "Found entity 21: Nios_System_2A_cpu_cpu" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_cpu_cpu_debug_slave_sysclk " "Found entity 1: Nios_System_2A_cpu_cpu_debug_slave_sysclk" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_cpu_cpu_debug_slave_tck " "Found entity 1: Nios_System_2A_cpu_cpu_debug_slave_tck" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_tck.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_cpu_cpu_debug_slave_wrapper " "Found entity 1: Nios_System_2A_cpu_cpu_debug_slave_wrapper" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_cpu_cpu_test_bench " "Found entity 1: Nios_System_2A_cpu_cpu_test_bench" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_test_bench.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_clocks.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_clocks " "Found entity 1: Nios_System_2A_clocks" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_clocks.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_clocks.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_clocks_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_clocks_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_clocks_sys_pll " "Found entity 1: Nios_System_2A_clocks_sys_pll" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_clocks_sys_pll.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_clocks_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/asp_config_hw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/asp_config_hw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asp_config_hw-instruction " "Found design unit 1: asp_config_hw-instruction" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/asp_config_hw.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/asp_config_hw.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934530 ""} { "Info" "ISGN_ENTITY_NAME" "1 asp_config_hw " "Found entity 1: asp_config_hw" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/asp_config_hw.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/asp_config_hw.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_LED_pio " "Found entity 1: Nios_System_2A_LED_pio" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_LED_pio.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_LED_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hmpsoc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hmpsoc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HMPSoC-Structure " "Found design unit 1: HMPSoC-Structure" {  } { { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934535 ""} { "Info" "ISGN_ENTITY_NAME" "1 HMPSoC " "Found entity 1: HMPSoC" {  } { { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507934535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934535 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_System_2A_sdram.v(318) " "Verilog HDL or VHDL warning at Nios_System_2A_sdram.v(318): conditional expression evaluates to a constant" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_sdram.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1749507934577 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_System_2A_sdram.v(328) " "Verilog HDL or VHDL warning at Nios_System_2A_sdram.v(328): conditional expression evaluates to a constant" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_sdram.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1749507934577 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_System_2A_sdram.v(338) " "Verilog HDL or VHDL warning at Nios_System_2A_sdram.v(338): conditional expression evaluates to a constant" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_sdram.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1749507934577 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_System_2A_sdram.v(682) " "Verilog HDL or VHDL warning at Nios_System_2A_sdram.v(682): conditional expression evaluates to a constant" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_sdram.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1749507934578 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HMPSoC " "Elaborating entity \"HMPSoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749507934729 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sip_input HMPSoC.vhd(116) " "VHDL Signal Declaration warning at HMPSoC.vhd(116): used implicit default value for signal \"sip_input\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 116 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507934735 "|HMPSoC"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "send_port\[0\] HMPSoC.vhd(114) " "Using initial value X (don't care) for net \"send_port\[0\]\" at HMPSoC.vhd(114)" {  } { { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 114 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934741 "|HMPSoC"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "send_port\[5..7\] HMPSoC.vhd(114) " "Using initial value X (don't care) for net \"send_port\[5..7\]\" at HMPSoC.vhd(114)" {  } { { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 114 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507934741 "|HMPSoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A Nios_System_2A:u0 " "Elaborating entity \"Nios_System_2A\" for hierarchy \"Nios_System_2A:u0\"" {  } { { "HMPSoC.vhd" "u0" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507934771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_LED_pio Nios_System_2A:u0\|Nios_System_2A_LED_pio:led_pio " "Elaborating entity \"Nios_System_2A_LED_pio\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_LED_pio:led_pio\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "led_pio" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507934826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asp_config_hw Nios_System_2A:u0\|asp_config_hw:asp_config_0 " "Elaborating entity \"asp_config_hw\" for hierarchy \"Nios_System_2A:u0\|asp_config_hw:asp_config_0\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "asp_config_0" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507934838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_clocks Nios_System_2A:u0\|Nios_System_2A_clocks:clocks " "Elaborating entity \"Nios_System_2A_clocks\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_clocks:clocks\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "clocks" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507934847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_clocks_sys_pll Nios_System_2A:u0\|Nios_System_2A_clocks:clocks\|Nios_System_2A_clocks_sys_pll:sys_pll " "Elaborating entity \"Nios_System_2A_clocks_sys_pll\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_clocks:clocks\|Nios_System_2A_clocks_sys_pll:sys_pll\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_clocks.v" "sys_pll" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_clocks.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507934855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Nios_System_2A:u0\|Nios_System_2A_clocks:clocks\|Nios_System_2A_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_clocks:clocks\|Nios_System_2A_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_clocks_sys_pll.v" "altera_pll_i" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_clocks_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507934913 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1749507934927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_System_2A:u0\|Nios_System_2A_clocks:clocks\|Nios_System_2A_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Nios_System_2A:u0\|Nios_System_2A_clocks:clocks\|Nios_System_2A_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_clocks_sys_pll.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_clocks_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507934941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_System_2A:u0\|Nios_System_2A_clocks:clocks\|Nios_System_2A_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Nios_System_2A:u0\|Nios_System_2A_clocks:clocks\|Nios_System_2A_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507934942 ""}  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_clocks_sys_pll.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_clocks_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749507934942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal Nios_System_2A:u0\|Nios_System_2A_clocks:clocks\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_clocks:clocks\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_clocks.v" "reset_from_locked" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_clocks.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507934948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu Nios_System_2A:u0\|Nios_System_2A_cpu:cpu " "Elaborating entity \"Nios_System_2A_cpu\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "cpu" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507934954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu " "Elaborating entity \"Nios_System_2A_cpu_cpu\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu.v" "cpu" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507934965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_test_bench Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_test_bench:the_Nios_System_2A_cpu_cpu_test_bench " "Elaborating entity \"Nios_System_2A_cpu_cpu_test_bench\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_test_bench:the_Nios_System_2A_cpu_cpu_test_bench\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_test_bench" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 3593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507935047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_register_bank_a_module Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_register_bank_a_module:Nios_System_2A_cpu_cpu_register_bank_a " "Elaborating entity \"Nios_System_2A_cpu_cpu_register_bank_a_module\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_register_bank_a_module:Nios_System_2A_cpu_cpu_register_bank_a\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "Nios_System_2A_cpu_cpu_register_bank_a" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 4126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507935060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_register_bank_a_module:Nios_System_2A_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_register_bank_a_module:Nios_System_2A_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_altsyncram" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507935317 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_register_bank_a_module:Nios_System_2A_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_register_bank_a_module:Nios_System_2A_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507935328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_register_bank_a_module:Nios_System_2A_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_register_bank_a_module:Nios_System_2A_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507935328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507935328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507935328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507935328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507935328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507935328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507935328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507935328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507935328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507935328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507935328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507935328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507935328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507935328 ""}  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749507935328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507935399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507935399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_register_bank_a_module:Nios_System_2A_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_register_bank_a_module:Nios_System_2A_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507935401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_register_bank_b_module Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_register_bank_b_module:Nios_System_2A_cpu_cpu_register_bank_b " "Elaborating entity \"Nios_System_2A_cpu_cpu_register_bank_b_module\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_register_bank_b_module:Nios_System_2A_cpu_cpu_register_bank_b\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "Nios_System_2A_cpu_cpu_register_bank_b" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 4144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507935424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 4640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507935461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_debug Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_debug:the_Nios_System_2A_cpu_cpu_nios2_oci_debug " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_debug\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_debug:the_Nios_System_2A_cpu_cpu_nios2_oci_debug\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci_debug" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507935482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_debug:the_Nios_System_2A_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_debug:the_Nios_System_2A_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_altera_std_synchronizer" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507935516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_debug:the_Nios_System_2A_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_debug:the_Nios_System_2A_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507935521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_debug:the_Nios_System_2A_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_debug:the_Nios_System_2A_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507935521 ""}  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749507935521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_break Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_break:the_Nios_System_2A_cpu_cpu_nios2_oci_break " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_break\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_break:the_Nios_System_2A_cpu_cpu_nios2_oci_break\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci_break" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507935526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_xbrk Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_xbrk:the_Nios_System_2A_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_xbrk:the_Nios_System_2A_cpu_cpu_nios2_oci_xbrk\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci_xbrk" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507935558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_dbrk Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_dbrk:the_Nios_System_2A_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_dbrk:the_Nios_System_2A_cpu_cpu_nios2_oci_dbrk\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci_dbrk" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507935566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_itrace Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_itrace:the_Nios_System_2A_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_itrace\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_itrace:the_Nios_System_2A_cpu_cpu_nios2_oci_itrace\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci_itrace" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507935575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_dtrace Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_dtrace:the_Nios_System_2A_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_dtrace:the_Nios_System_2A_cpu_cpu_nios2_oci_dtrace\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci_dtrace" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507935582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_td_mode Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_dtrace:the_Nios_System_2A_cpu_cpu_nios2_oci_dtrace\|Nios_System_2A_cpu_cpu_nios2_oci_td_mode:Nios_System_2A_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_dtrace:the_Nios_System_2A_cpu_cpu_nios2_oci_dtrace\|Nios_System_2A_cpu_cpu_nios2_oci_td_mode:Nios_System_2A_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "Nios_System_2A_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507935618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_fifo Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_fifo:the_Nios_System_2A_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_fifo\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_fifo:the_Nios_System_2A_cpu_cpu_nios2_oci_fifo\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci_fifo" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507935624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_compute_input_tm_cnt Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_fifo:the_Nios_System_2A_cpu_cpu_nios2_oci_fifo\|Nios_System_2A_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_Nios_System_2A_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_fifo:the_Nios_System_2A_cpu_cpu_nios2_oci_fifo\|Nios_System_2A_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_Nios_System_2A_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507935650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_fifo_wrptr_inc Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_fifo:the_Nios_System_2A_cpu_cpu_nios2_oci_fifo\|Nios_System_2A_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_Nios_System_2A_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_fifo:the_Nios_System_2A_cpu_cpu_nios2_oci_fifo\|Nios_System_2A_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_Nios_System_2A_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507935657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_fifo_cnt_inc Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_fifo:the_Nios_System_2A_cpu_cpu_nios2_oci_fifo\|Nios_System_2A_cpu_cpu_nios2_oci_fifo_cnt_inc:the_Nios_System_2A_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_fifo:the_Nios_System_2A_cpu_cpu_nios2_oci_fifo\|Nios_System_2A_cpu_cpu_nios2_oci_fifo_cnt_inc:the_Nios_System_2A_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507935663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_pib Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_pib:the_Nios_System_2A_cpu_cpu_nios2_oci_pib " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_pib\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_pib:the_Nios_System_2A_cpu_cpu_nios2_oci_pib\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci_pib" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507935669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_im Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_im:the_Nios_System_2A_cpu_cpu_nios2_oci_im " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_im\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_im:the_Nios_System_2A_cpu_cpu_nios2_oci_im\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci_im" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507935674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_avalon_reg Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_avalon_reg:the_Nios_System_2A_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_avalon_reg\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_avalon_reg:the_Nios_System_2A_cpu_cpu_nios2_avalon_reg\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_avalon_reg" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507935684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_ocimem Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_ocimem:the_Nios_System_2A_cpu_cpu_nios2_ocimem " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_ocimem\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_ocimem:the_Nios_System_2A_cpu_cpu_nios2_ocimem\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_ocimem" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507935693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_ociram_sp_ram_module Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_ocimem:the_Nios_System_2A_cpu_cpu_nios2_ocimem\|Nios_System_2A_cpu_cpu_ociram_sp_ram_module:Nios_System_2A_cpu_cpu_ociram_sp_ram " "Elaborating entity \"Nios_System_2A_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_ocimem:the_Nios_System_2A_cpu_cpu_nios2_ocimem\|Nios_System_2A_cpu_cpu_ociram_sp_ram_module:Nios_System_2A_cpu_cpu_ociram_sp_ram\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "Nios_System_2A_cpu_cpu_ociram_sp_ram" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507935724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_ocimem:the_Nios_System_2A_cpu_cpu_nios2_ocimem\|Nios_System_2A_cpu_cpu_ociram_sp_ram_module:Nios_System_2A_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_ocimem:the_Nios_System_2A_cpu_cpu_nios2_ocimem\|Nios_System_2A_cpu_cpu_ociram_sp_ram_module:Nios_System_2A_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_altsyncram" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507935743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_ocimem:the_Nios_System_2A_cpu_cpu_nios2_ocimem\|Nios_System_2A_cpu_cpu_ociram_sp_ram_module:Nios_System_2A_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_ocimem:the_Nios_System_2A_cpu_cpu_nios2_ocimem\|Nios_System_2A_cpu_cpu_ociram_sp_ram_module:Nios_System_2A_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507935753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_ocimem:the_Nios_System_2A_cpu_cpu_nios2_ocimem\|Nios_System_2A_cpu_cpu_ociram_sp_ram_module:Nios_System_2A_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_ocimem:the_Nios_System_2A_cpu_cpu_nios2_ocimem\|Nios_System_2A_cpu_cpu_ociram_sp_ram_module:Nios_System_2A_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507935753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507935753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507935753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507935753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507935753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507935753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507935753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507935753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507935753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507935753 ""}  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749507935753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507935796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507935796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_ocimem:the_Nios_System_2A_cpu_cpu_nios2_ocimem\|Nios_System_2A_cpu_cpu_ociram_sp_ram_module:Nios_System_2A_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_ocimem:the_Nios_System_2A_cpu_cpu_nios2_ocimem\|Nios_System_2A_cpu_cpu_ociram_sp_ram_module:Nios_System_2A_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507935798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_debug_slave_wrapper Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"Nios_System_2A_cpu_cpu_debug_slave_wrapper\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_debug_slave_wrapper" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507935818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_debug_slave_tck Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|Nios_System_2A_cpu_cpu_debug_slave_tck:the_Nios_System_2A_cpu_cpu_debug_slave_tck " "Elaborating entity \"Nios_System_2A_cpu_cpu_debug_slave_tck\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|Nios_System_2A_cpu_cpu_debug_slave_tck:the_Nios_System_2A_cpu_cpu_debug_slave_tck\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" "the_Nios_System_2A_cpu_cpu_debug_slave_tck" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507935827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_debug_slave_sysclk Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|Nios_System_2A_cpu_cpu_debug_slave_sysclk:the_Nios_System_2A_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"Nios_System_2A_cpu_cpu_debug_slave_sysclk\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|Nios_System_2A_cpu_cpu_debug_slave_sysclk:the_Nios_System_2A_cpu_cpu_debug_slave_sysclk\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" "the_Nios_System_2A_cpu_cpu_debug_slave_sysclk" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507935863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" "Nios_System_2A_cpu_cpu_debug_slave_phy" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507935928 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507935931 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507935931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507935931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507935931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507935931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507935931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507935931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507935931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507935931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507935931 ""}  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749507935931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507935936 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507935940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507936033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507936167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_hex_pio_0 Nios_System_2A:u0\|Nios_System_2A_hex_pio_0:hex_pio_0 " "Elaborating entity \"Nios_System_2A_hex_pio_0\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_hex_pio_0:hex_pio_0\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "hex_pio_0" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507936217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_high_res_timer Nios_System_2A:u0\|Nios_System_2A_high_res_timer:high_res_timer " "Elaborating entity \"Nios_System_2A_high_res_timer\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_high_res_timer:high_res_timer\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "high_res_timer" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507936236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_jtag_uart Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart " "Elaborating entity \"Nios_System_2A_jtag_uart\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "jtag_uart" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507936252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_jtag_uart_scfifo_w Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w " "Elaborating entity \"Nios_System_2A_jtag_uart_scfifo_w\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "the_Nios_System_2A_jtag_uart_scfifo_w" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507936262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "wfifo" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507936533 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507936538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507936538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507936538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507936538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507936538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507936538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507936538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507936538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507936538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507936538 ""}  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749507936538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507936587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507936587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507936589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507936610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507936610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507936614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507936637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507936637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507936641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507936687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507936687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507936691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507936746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507936746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507936750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507936797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507936797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507936800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_jtag_uart_scfifo_r Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_r:the_Nios_System_2A_jtag_uart_scfifo_r " "Elaborating entity \"Nios_System_2A_jtag_uart_scfifo_r\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_r:the_Nios_System_2A_jtag_uart_scfifo_r\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "the_Nios_System_2A_jtag_uart_scfifo_r" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507936817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_2A_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_2A_jtag_uart_alt_jtag_atlantic\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "Nios_System_2A_jtag_uart_alt_jtag_atlantic" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507937078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_2A_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_2A_jtag_uart_alt_jtag_atlantic\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507937100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_2A_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_2A_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507937100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507937100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507937100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507937100 ""}  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749507937100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_2A_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_2A_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507937133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_2A_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_2A_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507937141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_key_pio Nios_System_2A:u0\|Nios_System_2A_key_pio:key_pio " "Elaborating entity \"Nios_System_2A_key_pio\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_key_pio:key_pio\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "key_pio" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507937153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_onchip_memory Nios_System_2A:u0\|Nios_System_2A_onchip_memory:onchip_memory " "Elaborating entity \"Nios_System_2A_onchip_memory\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_onchip_memory:onchip_memory\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "onchip_memory" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507937163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_System_2A:u0\|Nios_System_2A_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_onchip_memory.v" "the_altsyncram" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_onchip_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507937184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_System_2A:u0\|Nios_System_2A_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios_System_2A:u0\|Nios_System_2A_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_onchip_memory.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_onchip_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507937195 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_System_2A:u0\|Nios_System_2A_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios_System_2A:u0\|Nios_System_2A_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507937195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Nios_System_2A_onchip_memory.hex " "Parameter \"init_file\" = \"Nios_System_2A_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507937195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507937195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507937195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507937195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507937195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507937195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507937195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507937195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507937195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507937195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507937195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507937195 ""}  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_onchip_memory.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_onchip_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749507937195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9rn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9rn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9rn1 " "Found entity 1: altsyncram_9rn1" {  } { { "db/altsyncram_9rn1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_9rn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507937241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507937241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9rn1 Nios_System_2A:u0\|Nios_System_2A_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_9rn1:auto_generated " "Elaborating entity \"altsyncram_9rn1\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_9rn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507937243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receive_data_hw Nios_System_2A:u0\|receive_data_hw:receive_data_0 " "Elaborating entity \"receive_data_hw\" for hierarchy \"Nios_System_2A:u0\|receive_data_hw:receive_data_0\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "receive_data_0" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507937398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_sdram Nios_System_2A:u0\|Nios_System_2A_sdram:sdram " "Elaborating entity \"Nios_System_2A_sdram\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_sdram:sdram\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "sdram" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507937406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_sdram_input_efifo_module Nios_System_2A:u0\|Nios_System_2A_sdram:sdram\|Nios_System_2A_sdram_input_efifo_module:the_Nios_System_2A_sdram_input_efifo_module " "Elaborating entity \"Nios_System_2A_sdram_input_efifo_module\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_sdram:sdram\|Nios_System_2A_sdram_input_efifo_module:the_Nios_System_2A_sdram_input_efifo_module\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_sdram.v" "the_Nios_System_2A_sdram_input_efifo_module" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507937465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_sw_pio Nios_System_2A:u0\|Nios_System_2A_sw_pio:sw_pio " "Elaborating entity \"Nios_System_2A_sw_pio\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_sw_pio:sw_pio\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "sw_pio" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507937478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator Nios_System_2A:u0\|altera_customins_master_translator:cpu_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"Nios_System_2A:u0\|altera_customins_master_translator:cpu_custom_instruction_master_translator\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "cpu_custom_instruction_master_translator" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 1006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507937490 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(51) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(51) has no driver" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_customins_master_translator.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_customins_master_translator.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749507937492 "|HMPSoC|Nios_System_2A:u0|altera_customins_master_translator:cpu_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_custom_instruction_master_comb_xconnect Nios_System_2A:u0\|Nios_System_2A_cpu_custom_instruction_master_comb_xconnect:cpu_custom_instruction_master_comb_xconnect " "Elaborating entity \"Nios_System_2A_cpu_custom_instruction_master_comb_xconnect\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu_custom_instruction_master_comb_xconnect:cpu_custom_instruction_master_comb_xconnect\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "cpu_custom_instruction_master_comb_xconnect" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507937500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0 Nios_System_2A:u0\|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0 " "Elaborating entity \"nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0\" for hierarchy \"Nios_System_2A:u0\|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "cpu_custom_instruction_master_comb_slave_translator0" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 1109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507937513 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_a nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(30) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(30): used implicit default value for signal \"ci_master_a\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507937513 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_b nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(31) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(31): used implicit default value for signal \"ci_master_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507937513 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_c nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(32) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(32): used implicit default value for signal \"ci_master_c\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507937513 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_clk nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(33) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(33): used implicit default value for signal \"ci_master_clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507937513 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_clken nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(34) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(34): used implicit default value for signal \"ci_master_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507937513 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_datab nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(35) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(35): used implicit default value for signal \"ci_master_datab\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507937513 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_estatus nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(37) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(37): used implicit default value for signal \"ci_master_estatus\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507937515 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_ipending nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(38) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(38): used implicit default value for signal \"ci_master_ipending\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507937515 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_n nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(39) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(39): used implicit default value for signal \"ci_master_n\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507937515 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_readra nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(40) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(40): used implicit default value for signal \"ci_master_readra\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507937515 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_readrb nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(41) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(41): used implicit default value for signal \"ci_master_readrb\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507937515 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_reset nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(42) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(42): used implicit default value for signal \"ci_master_reset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507937515 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_reset_req nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(43) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(43): used implicit default value for signal \"ci_master_reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507937515 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_start nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(44) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(44): used implicit default value for signal \"ci_master_start\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507937515 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_writerc nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(45) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(45): used implicit default value for signal \"ci_master_writerc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507937515 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_slave_done nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(48) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(48): used implicit default value for signal \"ci_slave_done\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507937515 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator Nios_System_2A:u0\|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0\|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"Nios_System_2A:u0\|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0\|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "cpu_custom_instruction_master_comb_slave_translator0" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507937527 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749507937528 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749507937528 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749507937528 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1 Nios_System_2A:u0\|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1 " "Elaborating entity \"nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1\" for hierarchy \"Nios_System_2A:u0\|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "cpu_custom_instruction_master_comb_slave_translator1" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 1154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507937536 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_a nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(29) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(29): used implicit default value for signal \"ci_master_a\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507937538 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_b nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(30) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(30): used implicit default value for signal \"ci_master_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507937538 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_c nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(31) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(31): used implicit default value for signal \"ci_master_c\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507937538 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_clk nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(32) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(32): used implicit default value for signal \"ci_master_clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507937538 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_clken nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(33) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(33): used implicit default value for signal \"ci_master_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507937538 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_dataa nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(34) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(34): used implicit default value for signal \"ci_master_dataa\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507937538 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_datab nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(35) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(35): used implicit default value for signal \"ci_master_datab\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507937539 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_estatus nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(37) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(37): used implicit default value for signal \"ci_master_estatus\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507937539 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_ipending nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(38) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(38): used implicit default value for signal \"ci_master_ipending\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507937539 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_n nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(39) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(39): used implicit default value for signal \"ci_master_n\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507937539 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_readra nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(40) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(40): used implicit default value for signal \"ci_master_readra\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507937539 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_readrb nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(41) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(41): used implicit default value for signal \"ci_master_readrb\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507937539 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_reset nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(42) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(42): used implicit default value for signal \"ci_master_reset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507937539 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_reset_req nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(43) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(43): used implicit default value for signal \"ci_master_reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507937539 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_start nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(44) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(44): used implicit default value for signal \"ci_master_start\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507937539 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_writerc nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(45) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(45): used implicit default value for signal \"ci_master_writerc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507937539 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_slave_done nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(48) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(48): used implicit default value for signal \"ci_slave_done\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507937539 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0 Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Nios_System_2A_mm_interconnect_0\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "mm_interconnect_0" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 1199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507937551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 1077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507937886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 1137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507937899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 1201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507937911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507937923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507937936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "led_pio_s1_translator" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 1393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507937949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507937962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:high_res_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:high_res_timer_s1_translator\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "high_res_timer_s1_translator" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 1521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507937973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "cpu_data_master_agent" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 2114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 2195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 2279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 2320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "sdram_s1_agent" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 2779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 2820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 2861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_router Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router:router " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_router\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router:router\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "router" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 4002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_router_default_decode Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router:router\|Nios_System_2A_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_router_default_decode\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router:router\|Nios_System_2A_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_router_001 Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_router_001\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_001:router_001\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "router_001" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 4018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_router_001_default_decode Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_001:router_001\|Nios_System_2A_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_001:router_001\|Nios_System_2A_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_router_002 Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_router_002\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_002:router_002\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "router_002" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 4034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_router_002_default_decode Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_002:router_002\|Nios_System_2A_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_002:router_002\|Nios_System_2A_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_router_003 Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_router_003\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_003:router_003\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "router_003" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 4050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_router_003_default_decode Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_003:router_003\|Nios_System_2A_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_router_003_default_decode\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_003:router_003\|Nios_System_2A_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_router_006 Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_router_006\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_006:router_006\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "router_006" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 4098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_router_006_default_decode Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_006:router_006\|Nios_System_2A_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_router_006_default_decode\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_006:router_006\|Nios_System_2A_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 4292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_cmd_demux Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_cmd_demux\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "cmd_demux" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 4387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_cmd_demux_001 Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_cmd_demux_001\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 4416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_cmd_mux Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_cmd_mux\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "cmd_mux" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 4433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_cmd_mux_001 Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_cmd_mux_001\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 4456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_rsp_demux Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_rsp_demux\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "rsp_demux" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 4689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_rsp_demux_001 Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_rsp_demux_001\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 4712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_rsp_mux Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_rsp_mux\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "rsp_mux" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 5023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_mux.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_rsp_mux_001 Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_rsp_mux_001\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 5052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 5118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938697 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749507938705 "|HMPSoC|Nios_System_2A:u0|Nios_System_2A_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749507938706 "|HMPSoC|Nios_System_2A:u0|Nios_System_2A_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749507938706 "|HMPSoC|Nios_System_2A:u0|Nios_System_2A_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 5184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_avalon_st_adapter Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 5213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Nios_System_2A_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Nios_System_2A_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004 Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 5329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_irq_mapper Nios_System_2A:u0\|Nios_System_2A_irq_mapper:irq_mapper " "Elaborating entity \"Nios_System_2A_irq_mapper\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_irq_mapper:irq_mapper\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "irq_mapper" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 1298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Nios_System_2A:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Nios_System_2A:u0\|altera_reset_controller:rst_controller\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "rst_controller" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 1308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Nios_System_2A:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Nios_System_2A:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Nios_System_2A:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Nios_System_2A:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Non-Critical/Nios_System_2A/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMin TdmaMin:tdma_min " "Elaborating entity \"TdmaMin\" for hierarchy \"TdmaMin:tdma_min\"" {  } { { "HMPSoC.vhd" "tdma_min" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinSlots TdmaMin:tdma_min\|TdmaMinSlots:slots " "Elaborating entity \"TdmaMinSlots\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinSlots:slots\"" {  } { { "TDMA-MIN/TdmaMin.vhd" "slots" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinFabric TdmaMin:tdma_min\|TdmaMinFabric:fabric " "Elaborating entity \"TdmaMinFabric\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinFabric:fabric\"" {  } { { "TDMA-MIN/TdmaMin.vhd" "fabric" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938918 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "TdmaMinFabric.vhd(29) " "VHDL Subtype or Type Declaration warning at TdmaMinFabric.vhd(29): subtype or type has null range" {  } { { "TDMA-MIN/TdmaMinFabric.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFabric.vhd" 29 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1749507938920 "|HMPSoC|TdmaMin:tdma_min|TdmaMinFabric:fabric"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "TdmaMinFabric.vhd(29) " "VHDL warning at TdmaMinFabric.vhd(29): ignored assignment of value to null range" {  } { { "TDMA-MIN/TdmaMinFabric.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFabric.vhd" 29 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1749507938920 "|HMPSoC|TdmaMin:tdma_min|TdmaMinFabric:fabric"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "links " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"links\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1749507938938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinStage TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:2:stage " "Elaborating entity \"TdmaMinStage\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:2:stage\"" {  } { { "TDMA-MIN/TdmaMinFabric.vhd" "\\staging:2:stage" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFabric.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinSwitch TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:2:stage\|TdmaMinSwitch:\\switches:0:switch " "Elaborating entity \"TdmaMinSwitch\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:2:stage\|TdmaMinSwitch:\\switches:0:switch\"" {  } { { "TDMA-MIN/TdmaMinStage.vhd" "\\switches:0:switch" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinStage.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\"" {  } { { "TDMA-MIN/TdmaMin.vhd" "\\interfaces:0:interface" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinFifo TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo " "Elaborating entity \"TdmaMinFifo\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\"" {  } { { "TDMA-MIN/TdmaMinInterface.vhd" "fifo" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507938991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\"" {  } { { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "scfifo_component" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507939103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\"" {  } { { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507939108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507939109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507939109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507939109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507939109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507939109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 40 " "Parameter \"lpm_width\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507939109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507939109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507939109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507939109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507939109 ""}  } { { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749507939109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_l191.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_l191.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_l191 " "Found entity 1: scfifo_l191" {  } { { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507939148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507939148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_l191 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated " "Elaborating entity \"scfifo_l191\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507939149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_s791.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_s791.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_s791 " "Found entity 1: a_dpfifo_s791" {  } { { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507939171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507939171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_s791 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo " "Elaborating entity \"a_dpfifo_s791\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\"" {  } { { "db/scfifo_l191.tdf" "dpfifo" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507939174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3i1 " "Found entity 1: altsyncram_r3i1" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507939226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507939226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3i1 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram " "Elaborating entity \"altsyncram_r3i1\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\"" {  } { { "db/a_dpfifo_s791.tdf" "FIFOram" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507939229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7l8 " "Found entity 1: cmpr_7l8" {  } { { "db/cmpr_7l8.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/cmpr_7l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507939285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507939285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:almost_full_comparer " "Elaborating entity \"cmpr_7l8\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_s791.tdf" "almost_full_comparer" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507939288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:three_comparison " "Elaborating entity \"cmpr_7l8\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:three_comparison\"" {  } { { "db/a_dpfifo_s791.tdf" "three_comparison" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507939295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507939342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507939342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_i2b:rd_ptr_msb " "Elaborating entity \"cntr_i2b\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_i2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_s791.tdf" "rd_ptr_msb" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507939346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v27 " "Found entity 1: cntr_v27" {  } { { "db/cntr_v27.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/cntr_v27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507939393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507939393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v27 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_v27:usedw_counter " "Elaborating entity \"cntr_v27\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_v27:usedw_counter\"" {  } { { "db/a_dpfifo_s791.tdf" "usedw_counter" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507939395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j2b " "Found entity 1: cntr_j2b" {  } { { "db/cntr_j2b.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/cntr_j2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507939440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507939440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_j2b TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_j2b:wr_ptr " "Elaborating entity \"cntr_j2b\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_j2b:wr_ptr\"" {  } { { "db/a_dpfifo_s791.tdf" "wr_ptr" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507939443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\"" {  } { { "TDMA-MIN/TdmaMin.vhd" "\\interfaces:1:interface" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507939453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\"" {  } { { "TDMA-MIN/TdmaMin.vhd" "\\interfaces:2:interface" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507939608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\"" {  } { { "TDMA-MIN/TdmaMin.vhd" "\\interfaces:3:interface" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507939758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\"" {  } { { "TDMA-MIN/TdmaMin.vhd" "\\interfaces:4:interface" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507939907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\"" {  } { { "TDMA-MIN/TdmaMin.vhd" "\\interfaces:5:interface" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507940061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\"" {  } { { "TDMA-MIN/TdmaMin.vhd" "\\interfaces:6:interface" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507940209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\"" {  } { { "TDMA-MIN/TdmaMin.vhd" "\\interfaces:7:interface" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507940356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sig_Gen Sig_Gen:signal_gen " "Elaborating entity \"Sig_Gen\" for hierarchy \"Sig_Gen:signal_gen\"" {  } { { "HMPSoC.vhd" "signal_gen" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507940502 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "recv Sig_Gen.vhd(51) " "VHDL Process Statement warning at Sig_Gen.vhd(51): signal \"recv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507940503 "|HMPSoC|Sig_Gen:signal_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "recv Sig_Gen.vhd(52) " "VHDL Process Statement warning at Sig_Gen.vhd(52): signal \"recv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507940503 "|HMPSoC|Sig_Gen:signal_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "recv Sig_Gen.vhd(53) " "VHDL Process Statement warning at Sig_Gen.vhd(53): signal \"recv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507940503 "|HMPSoC|Sig_Gen:signal_gen"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dest Sig_Gen.vhd(49) " "VHDL Process Statement warning at Sig_Gen.vhd(49): inferring latch(es) for signal or variable \"dest\", which holds its previous value in one or more paths through the process" {  } { { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1749507940503 "|HMPSoC|Sig_Gen:signal_gen"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "source Sig_Gen.vhd(49) " "VHDL Process Statement warning at Sig_Gen.vhd(49): inferring latch(es) for signal or variable \"source\", which holds its previous value in one or more paths through the process" {  } { { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1749507940503 "|HMPSoC|Sig_Gen:signal_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source\[0\] Sig_Gen.vhd(49) " "Inferred latch for \"source\[0\]\" at Sig_Gen.vhd(49)" {  } { { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507940504 "|HMPSoC|Sig_Gen:signal_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source\[1\] Sig_Gen.vhd(49) " "Inferred latch for \"source\[1\]\" at Sig_Gen.vhd(49)" {  } { { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507940504 "|HMPSoC|Sig_Gen:signal_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[0\] Sig_Gen.vhd(49) " "Inferred latch for \"dest\[0\]\" at Sig_Gen.vhd(49)" {  } { { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507940504 "|HMPSoC|Sig_Gen:signal_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[1\] Sig_Gen.vhd(49) " "Inferred latch for \"dest\[1\]\" at Sig_Gen.vhd(49)" {  } { { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507940504 "|HMPSoC|Sig_Gen:signal_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[2\] Sig_Gen.vhd(49) " "Inferred latch for \"dest\[2\]\" at Sig_Gen.vhd(49)" {  } { { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507940505 "|HMPSoC|Sig_Gen:signal_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[3\] Sig_Gen.vhd(49) " "Inferred latch for \"dest\[3\]\" at Sig_Gen.vhd(49)" {  } { { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507940505 "|HMPSoC|Sig_Gen:signal_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM Sig_Gen:signal_gen\|ROM:ROM_inst " "Elaborating entity \"ROM\" for hierarchy \"Sig_Gen:signal_gen\|ROM:ROM_inst\"" {  } { { "Critical/ASPs/Sig_Gen.vhd" "ROM_inst" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507940511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\"" {  } { { "Critical/ASPs/ROM.vhd" "altsyncram_component" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507940531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\"" {  } { { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507940540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file signals.mif " "Parameter \"init_file\" = \"signals.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65780 " "Parameter \"numwords_a\" = \"65780\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507940540 ""}  } { { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749507940540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_plv3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_plv3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_plv3 " "Found entity 1: altsyncram_plv3" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507940589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507940589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_plv3 Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated " "Elaborating entity \"altsyncram_plv3\" for hierarchy \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507940590 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "65780 61700 D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/signals.mif " "Memory depth (65780) in the design file differs from memory depth (61700) in the Memory Initialization File \"D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/signals.mif\" -- setting initial value for remaining addresses to 0" {  } { { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1749507940770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_81a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_81a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_81a " "Found entity 1: decode_81a" {  } { { "db/decode_81a.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/decode_81a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507940933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507940933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_81a Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|decode_81a:rden_decode " "Elaborating entity \"decode_81a\" for hierarchy \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|decode_81a:rden_decode\"" {  } { { "db/altsyncram_plv3.tdf" "rden_decode" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507940935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vfb " "Found entity 1: mux_vfb" {  } { { "db/mux_vfb.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/mux_vfb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507940988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507940988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vfb Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|mux_vfb:mux2 " "Elaborating entity \"mux_vfb\" for hierarchy \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|mux_vfb:mux2\"" {  } { { "db/altsyncram_plv3.tdf" "mux2" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507940990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AVG_ASP AVG_ASP:asp_avg " "Elaborating entity \"AVG_ASP\" for hierarchy \"AVG_ASP:asp_avg\"" {  } { { "HMPSoC.vhd" "asp_avg" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507941098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CORR_ASP CORR_ASP:asp_cor " "Elaborating entity \"CORR_ASP\" for hierarchy \"CORR_ASP:asp_cor\"" {  } { { "HMPSoC.vhd" "asp_cor" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507941122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PD_ASP PD_ASP:asp_pd " "Elaborating entity \"PD_ASP\" for hierarchy \"PD_ASP:asp_pd\"" {  } { { "HMPSoC.vhd" "asp_pd" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507943757 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dest PD_ASP.vhd(19) " "VHDL Signal Declaration warning at PD_ASP.vhd(19): used explicit default value for signal \"dest\" because signal was never assigned a value" {  } { { "Critical/ASPs/PD_ASP.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/PD_ASP.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1749507943758 "|HMPSoC|PD_ASP:asp_pd"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reset PD_ASP.vhd(26) " "VHDL Signal Declaration warning at PD_ASP.vhd(26): used explicit default value for signal \"reset\" because signal was never assigned a value" {  } { { "Critical/ASPs/PD_ASP.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/PD_ASP.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1749507943758 "|HMPSoC|PD_ASP:asp_pd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "peak_detected PD_ASP.vhd(32) " "Verilog HDL or VHDL warning at PD_ASP.vhd(32): object \"peak_detected\" assigned a value but never read" {  } { { "Critical/ASPs/PD_ASP.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/PD_ASP.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749507943758 "|HMPSoC|PD_ASP:asp_pd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReCOP_TopLevel ReCOP_TopLevel:recop " "Elaborating entity \"ReCOP_TopLevel\" for hierarchy \"ReCOP_TopLevel:recop\"" {  } { { "HMPSoC.vhd" "recop" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507943772 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_dst ReCOP_TopLevel.vhd(27) " "Verilog HDL or VHDL warning at ReCOP_TopLevel.vhd(27): object \"reg_dst\" assigned a value but never read" {  } { { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749507943773 "|HMPSoC|ReCOP_TopLevel:recop"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dpcr_out ReCOP_TopLevel.vhd(62) " "VHDL Process Statement warning at ReCOP_TopLevel.vhd(62): signal \"dpcr_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943773 "|HMPSoC|ReCOP_TopLevel:recop"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dpcr_out ReCOP_TopLevel.vhd(63) " "VHDL Process Statement warning at ReCOP_TopLevel.vhd(63): signal \"dpcr_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943773 "|HMPSoC|ReCOP_TopLevel:recop"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dpcr_out_TDMA ReCOP_TopLevel.vhd(60) " "VHDL Process Statement warning at ReCOP_TopLevel.vhd(60): inferring latch(es) for signal or variable \"dpcr_out_TDMA\", which holds its previous value in one or more paths through the process" {  } { { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1749507943773 "|HMPSoC|ReCOP_TopLevel:recop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dpcr_out_TDMA.addr\[0\] ReCOP_TopLevel.vhd(60) " "Inferred latch for \"dpcr_out_TDMA.addr\[0\]\" at ReCOP_TopLevel.vhd(60)" {  } { { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943775 "|HMPSoC|ReCOP_TopLevel:recop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dpcr_out_TDMA.addr\[1\] ReCOP_TopLevel.vhd(60) " "Inferred latch for \"dpcr_out_TDMA.addr\[1\]\" at ReCOP_TopLevel.vhd(60)" {  } { { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943775 "|HMPSoC|ReCOP_TopLevel:recop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dpcr_out_TDMA.addr\[2\] ReCOP_TopLevel.vhd(60) " "Inferred latch for \"dpcr_out_TDMA.addr\[2\]\" at ReCOP_TopLevel.vhd(60)" {  } { { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943775 "|HMPSoC|ReCOP_TopLevel:recop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dpcr_out_TDMA.addr\[3\] ReCOP_TopLevel.vhd(60) " "Inferred latch for \"dpcr_out_TDMA.addr\[3\]\" at ReCOP_TopLevel.vhd(60)" {  } { { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943775 "|HMPSoC|ReCOP_TopLevel:recop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dpcr_out_TDMA.addr\[4\] ReCOP_TopLevel.vhd(60) " "Inferred latch for \"dpcr_out_TDMA.addr\[4\]\" at ReCOP_TopLevel.vhd(60)" {  } { { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943775 "|HMPSoC|ReCOP_TopLevel:recop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dpcr_out_TDMA.addr\[5\] ReCOP_TopLevel.vhd(60) " "Inferred latch for \"dpcr_out_TDMA.addr\[5\]\" at ReCOP_TopLevel.vhd(60)" {  } { { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943775 "|HMPSoC|ReCOP_TopLevel:recop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dpcr_out_TDMA.addr\[6\] ReCOP_TopLevel.vhd(60) " "Inferred latch for \"dpcr_out_TDMA.addr\[6\]\" at ReCOP_TopLevel.vhd(60)" {  } { { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943775 "|HMPSoC|ReCOP_TopLevel:recop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dpcr_out_TDMA.addr\[7\] ReCOP_TopLevel.vhd(60) " "Inferred latch for \"dpcr_out_TDMA.addr\[7\]\" at ReCOP_TopLevel.vhd(60)" {  } { { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943775 "|HMPSoC|ReCOP_TopLevel:recop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit ReCOP_TopLevel:recop\|control_unit:control " "Elaborating entity \"control_unit\" for hierarchy \"ReCOP_TopLevel:recop\|control_unit:control\"" {  } { { "Critical/RECOP/ReCOP_TopLevel.vhd" "control" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507943783 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rf_a_sel control_unit.vhd(20) " "VHDL Signal Declaration warning at control_unit.vhd(20): used implicit default value for signal \"rf_a_sel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507943783 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rf_b_sel control_unit.vhd(21) " "VHDL Signal Declaration warning at control_unit.vhd(21): used implicit default value for signal \"rf_b_sel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507943783 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_dst control_unit.vhd(22) " "VHDL Signal Declaration warning at control_unit.vhd(22): used implicit default value for signal \"reg_dst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507943783 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pc_reset control_unit.vhd(77) " "VHDL Signal Declaration warning at control_unit.vhd(77): used explicit default value for signal \"pc_reset\" because signal was never assigned a value" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 77 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1749507943783 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode control_unit.vhd(284) " "VHDL Process Statement warning at control_unit.vhd(284): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 284 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943784 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addressing_mode control_unit.vhd(285) " "VHDL Process Statement warning at control_unit.vhd(285): signal \"addressing_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943784 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode control_unit.vhd(302) " "VHDL Process Statement warning at control_unit.vhd(302): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 302 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943784 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addressing_mode control_unit.vhd(305) " "VHDL Process Statement warning at control_unit.vhd(305): signal \"addressing_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943784 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode control_unit.vhd(322) " "VHDL Process Statement warning at control_unit.vhd(322): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943785 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode control_unit.vhd(324) " "VHDL Process Statement warning at control_unit.vhd(324): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943785 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode control_unit.vhd(331) " "VHDL Process Statement warning at control_unit.vhd(331): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943785 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode control_unit.vhd(335) " "VHDL Process Statement warning at control_unit.vhd(335): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943785 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode control_unit.vhd(339) " "VHDL Process Statement warning at control_unit.vhd(339): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943785 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode control_unit.vhd(343) " "VHDL Process Statement warning at control_unit.vhd(343): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943785 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode control_unit.vhd(347) " "VHDL Process Statement warning at control_unit.vhd(347): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 347 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943785 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode control_unit.vhd(351) " "VHDL Process Statement warning at control_unit.vhd(351): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 351 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943785 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode control_unit.vhd(355) " "VHDL Process Statement warning at control_unit.vhd(355): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943785 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode control_unit.vhd(357) " "VHDL Process Statement warning at control_unit.vhd(357): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 357 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943785 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode control_unit.vhd(359) " "VHDL Process Statement warning at control_unit.vhd(359): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943785 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode control_unit.vhd(363) " "VHDL Process Statement warning at control_unit.vhd(363): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943785 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode control_unit.vhd(367) " "VHDL Process Statement warning at control_unit.vhd(367): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 367 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943785 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode control_unit.vhd(371) " "VHDL Process Statement warning at control_unit.vhd(371): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 371 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943785 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode control_unit.vhd(375) " "VHDL Process Statement warning at control_unit.vhd(375): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943785 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode control_unit.vhd(378) " "VHDL Process Statement warning at control_unit.vhd(378): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 378 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943785 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode control_unit.vhd(381) " "VHDL Process Statement warning at control_unit.vhd(381): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943785 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode control_unit.vhd(384) " "VHDL Process Statement warning at control_unit.vhd(384): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 384 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943785 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode control_unit.vhd(387) " "VHDL Process Statement warning at control_unit.vhd(387): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 387 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943785 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode control_unit.vhd(389) " "VHDL Process Statement warning at control_unit.vhd(389): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 389 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943785 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode control_unit.vhd(391) " "VHDL Process Statement warning at control_unit.vhd(391): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 391 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943785 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode control_unit.vhd(393) " "VHDL Process Statement warning at control_unit.vhd(393): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 393 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943785 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addressing_mode control_unit.vhd(404) " "VHDL Process Statement warning at control_unit.vhd(404): signal \"addressing_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 404 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943786 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_flag control_unit.vhd(431) " "VHDL Process Statement warning at control_unit.vhd(431): signal \"z_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 431 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943786 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addressing_mode control_unit.vhd(438) " "VHDL Process Statement warning at control_unit.vhd(438): signal \"addressing_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 438 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943786 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addressing_mode control_unit.vhd(452) " "VHDL Process Statement warning at control_unit.vhd(452): signal \"addressing_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 452 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943786 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addressing_mode control_unit.vhd(466) " "VHDL Process Statement warning at control_unit.vhd(466): signal \"addressing_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 466 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943786 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addressing_mode control_unit.vhd(481) " "VHDL Process Statement warning at control_unit.vhd(481): signal \"addressing_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 481 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943786 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addressing_mode control_unit.vhd(484) " "VHDL Process Statement warning at control_unit.vhd(484): signal \"addressing_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 484 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943786 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addressing_mode control_unit.vhd(493) " "VHDL Process Statement warning at control_unit.vhd(493): signal \"addressing_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 493 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943788 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addressing_mode control_unit.vhd(505) " "VHDL Process Statement warning at control_unit.vhd(505): signal \"addressing_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 505 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943788 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_flag control_unit.vhd(529) " "VHDL Process Statement warning at control_unit.vhd(529): signal \"z_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 529 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943788 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addressing_mode control_unit.vhd(547) " "VHDL Process Statement warning at control_unit.vhd(547): signal \"addressing_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 547 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943788 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode control_unit.vhd(581) " "VHDL Process Statement warning at control_unit.vhd(581): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 581 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943788 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode control_unit.vhd(598) " "VHDL Process Statement warning at control_unit.vhd(598): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 598 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943788 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addressing_mode control_unit.vhd(604) " "VHDL Process Statement warning at control_unit.vhd(604): signal \"addressing_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 604 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749507943788 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mar_sel control_unit.vhd(203) " "VHDL Process Statement warning at control_unit.vhd(203): inferring latch(es) for signal or variable \"mar_sel\", which holds its previous value in one or more paths through the process" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1749507943790 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mar_ld control_unit.vhd(203) " "VHDL Process Statement warning at control_unit.vhd(203): inferring latch(es) for signal or variable \"mar_ld\", which holds its previous value in one or more paths through the process" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1749507943790 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ir_ld control_unit.vhd(203) " "VHDL Process Statement warning at control_unit.vhd(203): inferring latch(es) for signal or variable \"ir_ld\", which holds its previous value in one or more paths through the process" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1749507943790 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_data_sel control_unit.vhd(203) " "VHDL Process Statement warning at control_unit.vhd(203): inferring latch(es) for signal or variable \"wr_data_sel\", which holds its previous value in one or more paths through the process" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1749507943790 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_wr control_unit.vhd(203) " "VHDL Process Statement warning at control_unit.vhd(203): inferring latch(es) for signal or variable \"rf_wr\", which holds its previous value in one or more paths through the process" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1749507943790 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_rb_sel control_unit.vhd(203) " "VHDL Process Statement warning at control_unit.vhd(203): inferring latch(es) for signal or variable \"alu_rb_sel\", which holds its previous value in one or more paths through the process" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1749507943790 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_read control_unit.vhd(203) " "VHDL Process Statement warning at control_unit.vhd(203): inferring latch(es) for signal or variable \"mem_read\", which holds its previous value in one or more paths through the process" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1749507943790 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_write control_unit.vhd(203) " "VHDL Process Statement warning at control_unit.vhd(203): inferring latch(es) for signal or variable \"mem_write\", which holds its previous value in one or more paths through the process" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1749507943791 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_op control_unit.vhd(203) " "VHDL Process Statement warning at control_unit.vhd(203): inferring latch(es) for signal or variable \"alu_op\", which holds its previous value in one or more paths through the process" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1749507943791 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_z_flag control_unit.vhd(203) " "VHDL Process Statement warning at control_unit.vhd(203): inferring latch(es) for signal or variable \"clr_z_flag\", which holds its previous value in one or more paths through the process" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1749507943791 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_sel control_unit.vhd(203) " "VHDL Process Statement warning at control_unit.vhd(203): inferring latch(es) for signal or variable \"pc_sel\", which holds its previous value in one or more paths through the process" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1749507943791 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state control_unit.vhd(203) " "VHDL Process Statement warning at control_unit.vhd(203): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1749507943791 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sop_ld control_unit.vhd(203) " "VHDL Process Statement warning at control_unit.vhd(203): inferring latch(es) for signal or variable \"sop_ld\", which holds its previous value in one or more paths through the process" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1749507943791 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "svop_ld control_unit.vhd(203) " "VHDL Process Statement warning at control_unit.vhd(203): inferring latch(es) for signal or variable \"svop_ld\", which holds its previous value in one or more paths through the process" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1749507943791 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dpcr_ld control_unit.vhd(203) " "VHDL Process Statement warning at control_unit.vhd(203): inferring latch(es) for signal or variable \"dpcr_ld\", which holds its previous value in one or more paths through the process" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1749507943791 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sip_ld control_unit.vhd(203) " "VHDL Process Statement warning at control_unit.vhd(203): inferring latch(es) for signal or variable \"sip_ld\", which holds its previous value in one or more paths through the process" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1749507943791 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "er_clear control_unit.vhd(203) " "VHDL Process Statement warning at control_unit.vhd(203): inferring latch(es) for signal or variable \"er_clear\", which holds its previous value in one or more paths through the process" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1749507943791 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "er_ld control_unit.vhd(203) " "VHDL Process Statement warning at control_unit.vhd(203): inferring latch(es) for signal or variable \"er_ld\", which holds its previous value in one or more paths through the process" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1749507943792 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "eot_ld control_unit.vhd(203) " "VHDL Process Statement warning at control_unit.vhd(203): inferring latch(es) for signal or variable \"eot_ld\", which holds its previous value in one or more paths through the process" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1749507943792 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "eot_clear control_unit.vhd(203) " "VHDL Process Statement warning at control_unit.vhd(203): inferring latch(es) for signal or variable \"eot_clear\", which holds its previous value in one or more paths through the process" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1749507943792 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_ra_sel control_unit.vhd(203) " "VHDL Process Statement warning at control_unit.vhd(203): inferring latch(es) for signal or variable \"alu_ra_sel\", which holds its previous value in one or more paths through the process" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1749507943792 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_mem_wr_data_sel control_unit.vhd(203) " "VHDL Process Statement warning at control_unit.vhd(203): inferring latch(es) for signal or variable \"data_mem_wr_data_sel\", which holds its previous value in one or more paths through the process" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1749507943792 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_wr_data_sel\[0\] control_unit.vhd(203) " "Inferred latch for \"data_mem_wr_data_sel\[0\]\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943796 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_wr_data_sel\[1\] control_unit.vhd(203) " "Inferred latch for \"data_mem_wr_data_sel\[1\]\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943796 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_ra_sel\[0\] control_unit.vhd(203) " "Inferred latch for \"alu_ra_sel\[0\]\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943796 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_ra_sel\[1\] control_unit.vhd(203) " "Inferred latch for \"alu_ra_sel\[1\]\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943796 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eot_clear control_unit.vhd(203) " "Inferred latch for \"eot_clear\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943796 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eot_ld control_unit.vhd(203) " "Inferred latch for \"eot_ld\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943796 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er_ld control_unit.vhd(203) " "Inferred latch for \"er_ld\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943796 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er_clear control_unit.vhd(203) " "Inferred latch for \"er_clear\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943796 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sip_ld control_unit.vhd(203) " "Inferred latch for \"sip_ld\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943797 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dpcr_ld control_unit.vhd(203) " "Inferred latch for \"dpcr_ld\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943797 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "svop_ld control_unit.vhd(203) " "Inferred latch for \"svop_ld\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943797 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sop_ld control_unit.vhd(203) " "Inferred latch for \"sop_ld\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943797 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.WRITE_BACK control_unit.vhd(203) " "Inferred latch for \"next_state.WRITE_BACK\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943797 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MEM_ACCESS control_unit.vhd(203) " "Inferred latch for \"next_state.MEM_ACCESS\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943797 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.EXEC_SRES control_unit.vhd(203) " "Inferred latch for \"next_state.EXEC_SRES\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943797 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.EXEC_STRPC control_unit.vhd(203) " "Inferred latch for \"next_state.EXEC_STRPC\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943797 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.EXEC_MAX control_unit.vhd(203) " "Inferred latch for \"next_state.EXEC_MAX\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943798 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.EXEC_DATACALL_IMM control_unit.vhd(203) " "Inferred latch for \"next_state.EXEC_DATACALL_IMM\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943798 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.EXEC_DATACALL_REG control_unit.vhd(203) " "Inferred latch for \"next_state.EXEC_DATACALL_REG\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943798 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.EXEC_LSIP control_unit.vhd(203) " "Inferred latch for \"next_state.EXEC_LSIP\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943798 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.EXEC_SSOP control_unit.vhd(203) " "Inferred latch for \"next_state.EXEC_SSOP\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943798 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.EXEC_SSVOP control_unit.vhd(203) " "Inferred latch for \"next_state.EXEC_SSVOP\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943799 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.EXEC_LER control_unit.vhd(203) " "Inferred latch for \"next_state.EXEC_LER\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943799 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.EXEC_SZ control_unit.vhd(203) " "Inferred latch for \"next_state.EXEC_SZ\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943799 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.EXEC_NOOP control_unit.vhd(203) " "Inferred latch for \"next_state.EXEC_NOOP\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943799 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.EXEC_SEOT control_unit.vhd(203) " "Inferred latch for \"next_state.EXEC_SEOT\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943799 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.EXEC_CEOT control_unit.vhd(203) " "Inferred latch for \"next_state.EXEC_CEOT\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943799 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.EXEC_CER control_unit.vhd(203) " "Inferred latch for \"next_state.EXEC_CER\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943799 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.EXEC_CLFZ control_unit.vhd(203) " "Inferred latch for \"next_state.EXEC_CLFZ\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943800 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.EXEC_SUBVR control_unit.vhd(203) " "Inferred latch for \"next_state.EXEC_SUBVR\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943800 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.EXEC_SUBR control_unit.vhd(203) " "Inferred latch for \"next_state.EXEC_SUBR\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943800 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.EXEC_ADDR control_unit.vhd(203) " "Inferred latch for \"next_state.EXEC_ADDR\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943800 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.EXEC_ORR control_unit.vhd(203) " "Inferred latch for \"next_state.EXEC_ORR\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943800 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.EXEC_ANDR control_unit.vhd(203) " "Inferred latch for \"next_state.EXEC_ANDR\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943800 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.EXEC_PRESENT control_unit.vhd(203) " "Inferred latch for \"next_state.EXEC_PRESENT\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943800 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.EXEC_JMP control_unit.vhd(203) " "Inferred latch for \"next_state.EXEC_JMP\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943801 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.EXEC_STR control_unit.vhd(203) " "Inferred latch for \"next_state.EXEC_STR\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943801 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.EXEC_LDR control_unit.vhd(203) " "Inferred latch for \"next_state.EXEC_LDR\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943801 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DECODE control_unit.vhd(203) " "Inferred latch for \"next_state.DECODE\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943801 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.FETCH2 control_unit.vhd(203) " "Inferred latch for \"next_state.FETCH2\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943801 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.FETCH1 control_unit.vhd(203) " "Inferred latch for \"next_state.FETCH1\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943801 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.INIT control_unit.vhd(203) " "Inferred latch for \"next_state.INIT\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943801 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_sel\[0\] control_unit.vhd(203) " "Inferred latch for \"pc_sel\[0\]\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943802 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_sel\[1\] control_unit.vhd(203) " "Inferred latch for \"pc_sel\[1\]\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943802 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_z_flag control_unit.vhd(203) " "Inferred latch for \"clr_z_flag\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943802 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[0\] control_unit.vhd(203) " "Inferred latch for \"alu_op\[0\]\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943802 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[1\] control_unit.vhd(203) " "Inferred latch for \"alu_op\[1\]\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943802 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[2\] control_unit.vhd(203) " "Inferred latch for \"alu_op\[2\]\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943802 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write control_unit.vhd(203) " "Inferred latch for \"mem_write\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943802 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read control_unit.vhd(203) " "Inferred latch for \"mem_read\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943802 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_rb_sel\[0\] control_unit.vhd(203) " "Inferred latch for \"alu_rb_sel\[0\]\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943803 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_rb_sel\[1\] control_unit.vhd(203) " "Inferred latch for \"alu_rb_sel\[1\]\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943803 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_wr control_unit.vhd(203) " "Inferred latch for \"rf_wr\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943803 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data_sel\[0\] control_unit.vhd(203) " "Inferred latch for \"wr_data_sel\[0\]\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943803 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data_sel\[1\] control_unit.vhd(203) " "Inferred latch for \"wr_data_sel\[1\]\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943803 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_ld control_unit.vhd(203) " "Inferred latch for \"ir_ld\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943803 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar_ld control_unit.vhd(203) " "Inferred latch for \"mar_ld\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943803 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar_sel\[0\] control_unit.vhd(203) " "Inferred latch for \"mar_sel\[0\]\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943804 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar_sel\[1\] control_unit.vhd(203) " "Inferred latch for \"mar_sel\[1\]\" at control_unit.vhd(203)" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943804 "|HMPSoC|ReCOP_TopLevel:recop|control_unit:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath ReCOP_TopLevel:recop\|datapath:datapath_inst " "Elaborating entity \"datapath\" for hierarchy \"ReCOP_TopLevel:recop\|datapath:datapath_inst\"" {  } { { "Critical/RECOP/ReCOP_TopLevel.vhd" "datapath_inst" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507943833 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_out datapath.vhd(64) " "VHDL Signal Declaration warning at datapath.vhd(64): used implicit default value for signal \"pc_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507943833 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "read_data_out datapath.vhd(71) " "VHDL Signal Declaration warning at datapath.vhd(71): used implicit default value for signal \"read_data_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 71 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507943833 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_rx_out datapath.vhd(293) " "VHDL Signal Declaration warning at datapath.vhd(293): used implicit default value for signal \"s_rx_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 293 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507943835 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_data_mem_addr datapath.vhd(320) " "Verilog HDL or VHDL warning at datapath.vhd(320): object \"s_data_mem_addr\" assigned a value but never read" {  } { { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 320 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749507943835 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter ReCOP_TopLevel:recop\|datapath:datapath_inst\|program_counter:program_counter_inst " "Elaborating entity \"program_counter\" for hierarchy \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|program_counter:program_counter_inst\"" {  } { { "Critical/RECOP/datapath.vhd" "program_counter_inst" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507943854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_1 ReCOP_TopLevel:recop\|datapath:datapath_inst\|adder_1:adder_1_inst " "Elaborating entity \"adder_1\" for hierarchy \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|adder_1:adder_1_inst\"" {  } { { "Critical/RECOP/datapath.vhd" "adder_1_inst" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507943858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4 ReCOP_TopLevel:recop\|datapath:datapath_inst\|mux_4:mux_4_inst " "Elaborating entity \"mux_4\" for hierarchy \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|mux_4:mux_4_inst\"" {  } { { "Critical/RECOP/datapath.vhd" "mux_4_inst" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507943863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog_mem ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst " "Elaborating entity \"prog_mem\" for hierarchy \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\"" {  } { { "Critical/RECOP/datapath.vhd" "prog_mem_inst" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507943868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\"" {  } { { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "altsyncram_component" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507943891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\"" {  } { { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507943901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507943901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507943901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file test_dpcr.mif " "Parameter \"init_file\" = \"test_dpcr.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507943901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507943901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507943901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507943901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507943901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507943901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507943901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507943901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507943901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507943901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507943901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507943901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507943901 ""}  } { { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749507943901 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 10299 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n6i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n6i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n6i1 " "Found entity 1: altsyncram_n6i1" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507943998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507943998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n6i1 ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated " "Elaborating entity \"altsyncram_n6i1\" for hierarchy \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507943999 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "65536 1024 D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/test_dpcr.mif " "Memory depth (65536) in the design file differs from memory depth (1024) in the Memory Initialization File \"D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/test_dpcr.mif\" -- setting initial value for remaining addresses to 0" {  } { { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1749507944018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_m2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_m2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_m2a " "Found entity 1: decode_m2a" {  } { { "db/decode_m2a.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/decode_m2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507944917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507944917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_m2a ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|decode_m2a:rden_decode " "Elaborating entity \"decode_m2a\" for hierarchy \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|decode_m2a:rden_decode\"" {  } { { "db/altsyncram_n6i1.tdf" "rden_decode" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507944920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qib " "Found entity 1: mux_qib" {  } { { "db/mux_qib.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/mux_qib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507944977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507944977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qib ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|mux_qib:mux2 " "Elaborating entity \"mux_qib\" for hierarchy \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|mux_qib:mux2\"" {  } { { "db/altsyncram_n6i1.tdf" "mux2" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507944979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst " "Elaborating entity \"instruction_register\" for hierarchy \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\"" {  } { { "Critical/RECOP/datapath.vhd" "instruction_register_inst" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507945900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_general ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg " "Elaborating entity \"register_general\" for hierarchy \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\"" {  } { { "Critical/RECOP/Datapath Modules/instruction_register.vhd" "ir_reg" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/instruction_register.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507945905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 ReCOP_TopLevel:recop\|datapath:datapath_inst\|mux_2:mux_2_inst " "Elaborating entity \"mux_2\" for hierarchy \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|mux_2:mux_2_inst\"" {  } { { "Critical/RECOP/datapath.vhd" "mux_2_inst" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507945912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file ReCOP_TopLevel:recop\|datapath:datapath_inst\|register_file:register_file_inst " "Elaborating entity \"register_file\" for hierarchy \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|register_file:register_file_inst\"" {  } { { "Critical/RECOP/datapath.vhd" "register_file_inst" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507945917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3 ReCOP_TopLevel:recop\|datapath:datapath_inst\|mux_3:mux_rb " "Elaborating entity \"mux_3\" for hierarchy \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|mux_3:mux_rb\"" {  } { { "Critical/RECOP/datapath.vhd" "mux_rb" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507945943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ReCOP_TopLevel:recop\|datapath:datapath_inst\|ALU:ALU_inst " "Elaborating entity \"ALU\" for hierarchy \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|ALU:ALU_inst\"" {  } { { "Critical/RECOP/datapath.vhd" "ALU_inst" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507945949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sop_register ReCOP_TopLevel:recop\|datapath:datapath_inst\|sop_register:SOP_Register_ins " "Elaborating entity \"sop_register\" for hierarchy \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|sop_register:SOP_Register_ins\"" {  } { { "Critical/RECOP/datapath.vhd" "SOP_Register_ins" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507945956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_address_register ReCOP_TopLevel:recop\|datapath:datapath_inst\|memory_address_register:memory_address_register_inst " "Elaborating entity \"memory_address_register\" for hierarchy \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|memory_address_register:memory_address_register_inst\"" {  } { { "Critical/RECOP/datapath.vhd" "memory_address_register_inst" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507945961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst " "Elaborating entity \"data_memory\" for hierarchy \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\"" {  } { { "Critical/RECOP/datapath.vhd" "data_memory_inst" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507945969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\"" {  } { { "Critical/RECOP/Datapath Modules/data_memory.vhd" "altsyncram_component" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507945989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\"" {  } { { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507945999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507945999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507945999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507945999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507945999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507945999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507945999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507945999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507945999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507945999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507945999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507945999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507945999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507945999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507945999 ""}  } { { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749507945999 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 3011 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507946056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k8j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k8j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k8j1 " "Found entity 1: altsyncram_k8j1" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507946057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507946057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k8j1 ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated " "Elaborating entity \"altsyncram_k8j1\" for hierarchy \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507946058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507946132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507946132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_k8j1.tdf" "decode3" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507946134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507946184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507946184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_k8j1.tdf" "rden_decode" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507946187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/mux_chb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507946236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507946236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_chb ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|mux_chb:mux2 " "Elaborating entity \"mux_chb\" for hierarchy \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|mux_chb:mux2\"" {  } { { "db/altsyncram_k8j1.tdf" "mux2" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507946238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpcr_register ReCOP_TopLevel:recop\|datapath:datapath_inst\|dpcr_register:dpcr_register_inst " "Elaborating entity \"dpcr_register\" for hierarchy \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|dpcr_register:dpcr_register_inst\"" {  } { { "Critical/RECOP/datapath.vhd" "dpcr_register_inst" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507946253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sip_register ReCOP_TopLevel:recop\|datapath:datapath_inst\|sip_register:sip_register_inst " "Elaborating entity \"sip_register\" for hierarchy \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|sip_register:sip_register_inst\"" {  } { { "Critical/RECOP/datapath.vhd" "sip_register_inst" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507946259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "svop_register ReCOP_TopLevel:recop\|datapath:datapath_inst\|svop_register:svop_register_inst " "Elaborating entity \"svop_register\" for hierarchy \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|svop_register:svop_register_inst\"" {  } { { "Critical/RECOP/datapath.vhd" "svop_register_inst" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507946264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eot_register ReCOP_TopLevel:recop\|datapath:datapath_inst\|eot_register:eot_register_inst " "Elaborating entity \"eot_register\" for hierarchy \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|eot_register:eot_register_inst\"" {  } { { "Critical/RECOP/datapath.vhd" "eot_register_inst" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507946270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "er_register ReCOP_TopLevel:recop\|datapath:datapath_inst\|er_register:er_register_inst " "Elaborating entity \"er_register\" for hierarchy \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|er_register:er_register_inst\"" {  } { { "Critical/RECOP/datapath.vhd" "er_register_inst" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507946274 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1749507948884 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.06.10.10:25:52 Progress: Loading sld5dc23c78/alt_sld_fab_wrapper_hw.tcl " "2025.06.10.10:25:52 Progress: Loading sld5dc23c78/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507952333 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507954811 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507954908 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507958557 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507958635 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507958720 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507958819 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507958834 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507958834 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1749507959523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5dc23c78/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5dc23c78/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld5dc23c78/alt_sld_fab.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/ip/sld5dc23c78/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507959714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507959714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507959788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507959788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507959805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507959805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507959860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507959860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507959938 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507959938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507959938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507959998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507959998 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749507977189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749507977189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749507977189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749507977189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749507977189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749507977189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749507977189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749507977189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749507977189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749507977189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749507977189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749507977189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749507977189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749507977189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749507977189 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1749507977189 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1749507977189 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CORR_ASP:asp_cor\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CORR_ASP:asp_cor\|Mod0\"" {  } { { "Critical/ASPs/CORR_ASP.vhd" "Mod0" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/CORR_ASP.vhd" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507977192 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CORR_ASP:asp_cor\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CORR_ASP:asp_cor\|Mod1\"" {  } { { "Critical/ASPs/CORR_ASP.vhd" "Mod1" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/CORR_ASP.vhd" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507977192 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1749507977192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507977233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507977233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507977233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507977233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507977233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507977233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507977233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507977233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507977233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507977233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507977233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507977233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507977233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507977233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507977233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507977233 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749507977233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507977275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507977275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CORR_ASP:asp_cor\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"CORR_ASP:asp_cor\|lpm_divide:Mod0\"" {  } { { "Critical/ASPs/CORR_ASP.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/CORR_ASP.vhd" 72 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507977390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CORR_ASP:asp_cor\|lpm_divide:Mod0 " "Instantiated megafunction \"CORR_ASP:asp_cor\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507977390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507977390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507977390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507977390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507977390 ""}  } { { "Critical/ASPs/CORR_ASP.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/CORR_ASP.vhd" 72 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749507977390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uio " "Found entity 1: lpm_divide_uio" {  } { { "db/lpm_divide_uio.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/lpm_divide_uio.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507977436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507977436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507977454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507977454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/alt_u_div_o2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507977488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507977488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/lpm_abs_4p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507977527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507977527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CORR_ASP:asp_cor\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"CORR_ASP:asp_cor\|lpm_divide:Mod1\"" {  } { { "Critical/ASPs/CORR_ASP.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/CORR_ASP.vhd" 76 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507977572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CORR_ASP:asp_cor\|lpm_divide:Mod1 " "Instantiated megafunction \"CORR_ASP:asp_cor\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507977572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507977572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507977572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749507977572 ""}  } { { "Critical/ASPs/CORR_ASP.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/CORR_ASP.vhd" 76 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749507977572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25m " "Found entity 1: lpm_divide_25m" {  } { { "db/lpm_divide_25m.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/lpm_divide_25m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507977608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507977608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507977625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507977625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/alt_u_div_g2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749507977659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507977659 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1749507977905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReCOP_TopLevel:recop\|control_unit:control\|next_state.FETCH1_4996 " "Latch ReCOP_TopLevel:recop\|control_unit:control\|next_state.FETCH1_4996 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ReCOP_TopLevel:recop\|control_unit:control\|state.MEM_ACCESS " "Ports D and ENA on the latch are fed by the same signal ReCOP_TopLevel:recop\|control_unit:control\|state.MEM_ACCESS" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 161 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 4 1749507979825 ""}  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 4 1749507979824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReCOP_TopLevel:recop\|control_unit:control\|next_state.EXEC_CER_4229 " "Latch ReCOP_TopLevel:recop\|control_unit:control\|next_state.EXEC_CER_4229 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth " "Ports D and ENA on the latch are fed by the same signal ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth" {  } { { "Critical/RECOP/Datapath Modules/register_general.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/register_general.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 4 1749507979825 ""}  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 4 1749507979825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReCOP_TopLevel:recop\|control_unit:control\|mem_write " "Latch ReCOP_TopLevel:recop\|control_unit:control\|mem_write has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[26\]~synth " "Ports D and ENA on the latch are fed by the same signal ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[26\]~synth" {  } { { "Critical/RECOP/Datapath Modules/register_general.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/register_general.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 4 1749507979825 ""}  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 4 1749507979825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReCOP_TopLevel:recop\|control_unit:control\|data_mem_wr_data_sel\[0\] " "Latch ReCOP_TopLevel:recop\|control_unit:control\|data_mem_wr_data_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[31\]~synth " "Ports D and ENA on the latch are fed by the same signal ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[31\]~synth" {  } { { "Critical/RECOP/Datapath Modules/register_general.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/register_general.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 4 1749507979825 ""}  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 4 1749507979825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReCOP_TopLevel:recop\|control_unit:control\|data_mem_wr_data_sel\[1\] " "Latch ReCOP_TopLevel:recop\|control_unit:control\|data_mem_wr_data_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ReCOP_TopLevel:recop\|control_unit:control\|Equal1~synth " "Ports D and ENA on the latch are fed by the same signal ReCOP_TopLevel:recop\|control_unit:control\|Equal1~synth" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 302 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 4 1749507979833 ""}  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 4 1749507979833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReCOP_TopLevel:recop\|control_unit:control\|mar_sel\[0\] " "Latch ReCOP_TopLevel:recop\|control_unit:control\|mar_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[30\]~synth " "Ports D and ENA on the latch are fed by the same signal ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[30\]~synth" {  } { { "Critical/RECOP/Datapath Modules/register_general.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/register_general.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 4 1749507979848 ""}  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 4 1749507979848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReCOP_TopLevel:recop\|control_unit:control\|mar_ld " "Latch ReCOP_TopLevel:recop\|control_unit:control\|mar_ld has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ReCOP_TopLevel:recop\|control_unit:control\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal ReCOP_TopLevel:recop\|control_unit:control\|state.DECODE" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 161 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 4 1749507979863 ""}  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 4 1749507979863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReCOP_TopLevel:recop\|control_unit:control\|alu_op\[2\] " "Latch ReCOP_TopLevel:recop\|control_unit:control\|alu_op\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ReCOP_TopLevel:recop\|control_unit:control\|state.EXEC_MAX " "Ports D and ENA on the latch are fed by the same signal ReCOP_TopLevel:recop\|control_unit:control\|state.EXEC_MAX" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 161 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 4 1749507979878 ""}  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 4 1749507979878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReCOP_TopLevel:recop\|control_unit:control\|alu_op\[0\] " "Latch ReCOP_TopLevel:recop\|control_unit:control\|alu_op\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ReCOP_TopLevel:recop\|control_unit:control\|state.EXEC_STR " "Ports D and ENA on the latch are fed by the same signal ReCOP_TopLevel:recop\|control_unit:control\|state.EXEC_STR" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 161 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 4 1749507979893 ""}  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 4 1749507979893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReCOP_TopLevel:recop\|control_unit:control\|alu_op\[1\] " "Latch ReCOP_TopLevel:recop\|control_unit:control\|alu_op\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ReCOP_TopLevel:recop\|control_unit:control\|state.EXEC_ANDR " "Ports D and ENA on the latch are fed by the same signal ReCOP_TopLevel:recop\|control_unit:control\|state.EXEC_ANDR" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 161 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 4 1749507979910 ""}  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 4 1749507979910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReCOP_TopLevel:recop\|control_unit:control\|alu_ra_sel\[0\] " "Latch ReCOP_TopLevel:recop\|control_unit:control\|alu_ra_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ReCOP_TopLevel:recop\|control_unit:control\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal ReCOP_TopLevel:recop\|control_unit:control\|state.DECODE" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 161 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 4 1749507979910 ""}  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 4 1749507979910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReCOP_TopLevel:recop\|control_unit:control\|alu_rb_sel\[0\] " "Latch ReCOP_TopLevel:recop\|control_unit:control\|alu_rb_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ReCOP_TopLevel:recop\|control_unit:control\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal ReCOP_TopLevel:recop\|control_unit:control\|state.DECODE" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 161 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 4 1749507979925 ""}  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 4 1749507979925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReCOP_TopLevel:recop\|control_unit:control\|alu_rb_sel\[1\] " "Latch ReCOP_TopLevel:recop\|control_unit:control\|alu_rb_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ReCOP_TopLevel:recop\|control_unit:control\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal ReCOP_TopLevel:recop\|control_unit:control\|state.DECODE" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 161 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 4 1749507979941 ""}  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 4 1749507979941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReCOP_TopLevel:recop\|control_unit:control\|wr_data_sel\[1\] " "Latch ReCOP_TopLevel:recop\|control_unit:control\|wr_data_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ReCOP_TopLevel:recop\|control_unit:control\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal ReCOP_TopLevel:recop\|control_unit:control\|state.DECODE" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 161 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 4 1749507979956 ""}  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 4 1749507979956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReCOP_TopLevel:recop\|control_unit:control\|wr_data_sel\[0\] " "Latch ReCOP_TopLevel:recop\|control_unit:control\|wr_data_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ReCOP_TopLevel:recop\|control_unit:control\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal ReCOP_TopLevel:recop\|control_unit:control\|state.DECODE" {  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 161 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 4 1749507979972 ""}  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 4 1749507979972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReCOP_TopLevel:recop\|control_unit:control\|next_state.EXEC_PRESENT_4642 " "Latch ReCOP_TopLevel:recop\|control_unit:control\|next_state.EXEC_PRESENT_4642 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth " "Ports D and ENA on the latch are fed by the same signal ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth" {  } { { "Critical/RECOP/Datapath Modules/register_general.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/register_general.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 4 1749507979988 ""}  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 4 1749507979988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReCOP_TopLevel:recop\|control_unit:control\|next_state.EXEC_SZ_3993 " "Latch ReCOP_TopLevel:recop\|control_unit:control\|next_state.EXEC_SZ_3993 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth " "Ports D and ENA on the latch are fed by the same signal ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth" {  } { { "Critical/RECOP/Datapath Modules/register_general.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/register_general.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 4 1749507980003 ""}  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 4 1749507980003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReCOP_TopLevel:recop\|control_unit:control\|next_state.EXEC_JMP_4701 " "Latch ReCOP_TopLevel:recop\|control_unit:control\|next_state.EXEC_JMP_4701 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth " "Ports D and ENA on the latch are fed by the same signal ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth" {  } { { "Critical/RECOP/Datapath Modules/register_general.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/register_general.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 4 1749507980019 ""}  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 4 1749507980019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReCOP_TopLevel:recop\|control_unit:control\|next_state.EXEC_LDR_4819 " "Latch ReCOP_TopLevel:recop\|control_unit:control\|next_state.EXEC_LDR_4819 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth " "Ports D and ENA on the latch are fed by the same signal ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth" {  } { { "Critical/RECOP/Datapath Modules/register_general.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/register_general.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 4 1749507980034 ""}  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 4 1749507980034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReCOP_TopLevel:recop\|control_unit:control\|next_state.EXEC_STR_4760 " "Latch ReCOP_TopLevel:recop\|control_unit:control\|next_state.EXEC_STR_4760 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth " "Ports D and ENA on the latch are fed by the same signal ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth" {  } { { "Critical/RECOP/Datapath Modules/register_general.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/register_general.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 4 1749507980065 ""}  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 4 1749507980065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReCOP_TopLevel:recop\|control_unit:control\|next_state.EXEC_ANDR_4583 " "Latch ReCOP_TopLevel:recop\|control_unit:control\|next_state.EXEC_ANDR_4583 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth " "Ports D and ENA on the latch are fed by the same signal ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth" {  } { { "Critical/RECOP/Datapath Modules/register_general.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/register_general.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 4 1749507980080 ""}  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 4 1749507980080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReCOP_TopLevel:recop\|control_unit:control\|next_state.EXEC_ORR_4524 " "Latch ReCOP_TopLevel:recop\|control_unit:control\|next_state.EXEC_ORR_4524 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth " "Ports D and ENA on the latch are fed by the same signal ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth" {  } { { "Critical/RECOP/Datapath Modules/register_general.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/register_general.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 4 1749507980095 ""}  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 4 1749507980095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReCOP_TopLevel:recop\|control_unit:control\|next_state.EXEC_ADDR_4465 " "Latch ReCOP_TopLevel:recop\|control_unit:control\|next_state.EXEC_ADDR_4465 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth " "Ports D and ENA on the latch are fed by the same signal ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth" {  } { { "Critical/RECOP/Datapath Modules/register_general.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/register_general.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 4 1749507980111 ""}  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 4 1749507980111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReCOP_TopLevel:recop\|control_unit:control\|next_state.EXEC_SUBVR_4347 " "Latch ReCOP_TopLevel:recop\|control_unit:control\|next_state.EXEC_SUBVR_4347 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth " "Ports D and ENA on the latch are fed by the same signal ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth" {  } { { "Critical/RECOP/Datapath Modules/register_general.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/register_general.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 4 1749507980126 ""}  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 4 1749507980126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReCOP_TopLevel:recop\|control_unit:control\|next_state.EXEC_LER_3934 " "Latch ReCOP_TopLevel:recop\|control_unit:control\|next_state.EXEC_LER_3934 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth " "Ports D and ENA on the latch are fed by the same signal ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth" {  } { { "Critical/RECOP/Datapath Modules/register_general.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/register_general.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 4 1749507980142 ""}  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 4 1749507980142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReCOP_TopLevel:recop\|control_unit:control\|next_state.EXEC_LSIP_3757 " "Latch ReCOP_TopLevel:recop\|control_unit:control\|next_state.EXEC_LSIP_3757 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth " "Ports D and ENA on the latch are fed by the same signal ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth" {  } { { "Critical/RECOP/Datapath Modules/register_general.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/register_general.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 4 1749507980157 ""}  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 4 1749507980157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReCOP_TopLevel:recop\|control_unit:control\|next_state.EXEC_MAX_3580 " "Latch ReCOP_TopLevel:recop\|control_unit:control\|next_state.EXEC_MAX_3580 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth " "Ports D and ENA on the latch are fed by the same signal ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth" {  } { { "Critical/RECOP/Datapath Modules/register_general.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/register_general.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 4 1749507980188 ""}  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 4 1749507980188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReCOP_TopLevel:recop\|control_unit:control\|next_state.EXEC_STRPC_3521 " "Latch ReCOP_TopLevel:recop\|control_unit:control\|next_state.EXEC_STRPC_3521 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth " "Ports D and ENA on the latch are fed by the same signal ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth" {  } { { "Critical/RECOP/Datapath Modules/register_general.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/register_general.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 4 1749507980204 ""}  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 4 1749507980204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReCOP_TopLevel:recop\|control_unit:control\|next_state.EXEC_SRES_3462 " "Latch ReCOP_TopLevel:recop\|control_unit:control\|next_state.EXEC_SRES_3462 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth " "Ports D and ENA on the latch are fed by the same signal ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth" {  } { { "Critical/RECOP/Datapath Modules/register_general.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/register_general.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 4 1749507980219 ""}  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 4 1749507980219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReCOP_TopLevel:recop\|control_unit:control\|next_state.WRITE_BACK_3344 " "Latch ReCOP_TopLevel:recop\|control_unit:control\|next_state.WRITE_BACK_3344 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth " "Ports D and ENA on the latch are fed by the same signal ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth" {  } { { "Critical/RECOP/Datapath Modules/register_general.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/register_general.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 4 1749507980235 ""}  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 4 1749507980235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReCOP_TopLevel:recop\|control_unit:control\|next_state.EXEC_SUBR_4406 " "Latch ReCOP_TopLevel:recop\|control_unit:control\|next_state.EXEC_SUBR_4406 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth " "Ports D and ENA on the latch are fed by the same signal ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth" {  } { { "Critical/RECOP/Datapath Modules/register_general.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/register_general.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 4 1749507980251 ""}  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 4 1749507980251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReCOP_TopLevel:recop\|control_unit:control\|next_state.EXEC_NOOP_4052 " "Latch ReCOP_TopLevel:recop\|control_unit:control\|next_state.EXEC_NOOP_4052 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth " "Ports D and ENA on the latch are fed by the same signal ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth" {  } { { "Critical/RECOP/Datapath Modules/register_general.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/register_general.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 4 1749507980266 ""}  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 4 1749507980266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReCOP_TopLevel:recop\|control_unit:control\|next_state.EXEC_CLFZ_4288 " "Latch ReCOP_TopLevel:recop\|control_unit:control\|next_state.EXEC_CLFZ_4288 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth " "Ports D and ENA on the latch are fed by the same signal ReCOP_TopLevel:recop\|datapath:datapath_inst\|instruction_register:instruction_register_inst\|register_general:ir_reg\|reg_out\[24\]~synth" {  } { { "Critical/RECOP/Datapath Modules/register_general.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/register_general.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 4 1749507980282 ""}  } { { "Critical/RECOP/control_unit.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/control_unit.vhd" 203 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 4 1749507980282 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749507991173 "|HMPSoC|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1749507991173 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507992405 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1087 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1117 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1147 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1177 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1207 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 997 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1027 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1057 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 247 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1087 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1117 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1147 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1177 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1207 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 997 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1027 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1057 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 247 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1087 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1117 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1147 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1177 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1207 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 997 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1027 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1057 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 247 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1087 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1117 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1147 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1177 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1207 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 997 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1027 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1057 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 247 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1087 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1117 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1147 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1177 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1207 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 997 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1027 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1057 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 247 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1087 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1117 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1147 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1177 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1207 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 997 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1027 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1057 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 247 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1087 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1117 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1147 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1177 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1207 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 997 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1027 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1057 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 247 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1087 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1117 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1147 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1177 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1207 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 997 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1027 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 1057 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 247 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 217 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 217 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 217 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 217 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 217 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 217 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 217 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 217 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 187 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 187 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 187 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 187 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 187 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 187 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 187 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 187 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 157 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 157 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 157 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 157 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 157 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 157 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 157 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 157 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 127 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 127 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 127 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 127 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 127 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 127 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 127 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 127 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 97 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 97 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 97 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 97 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 97 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 97 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 97 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 97 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 67 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 67 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 67 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 67 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 67 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 67 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 67 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 67 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 37 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 37 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 37 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 37 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 37 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 37 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 37 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 37 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 277 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 277 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 277 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 277 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 277 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 277 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 277 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 277 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 307 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 307 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 307 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 307 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 307 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 307 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 307 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 307 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 337 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 337 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 337 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 337 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 337 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 337 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 337 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 337 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 367 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 367 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 367 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 367 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 367 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 367 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 367 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 367 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 397 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 397 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 397 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 397 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 397 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 397 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 397 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 397 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 427 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 427 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 427 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 427 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 427 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 427 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 427 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 427 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 457 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 457 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 457 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 457 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 457 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 457 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 457 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 457 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 487 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 487 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 487 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 487 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 487 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 487 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 487 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 487 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 517 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 517 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 517 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 517 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 517 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 517 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 517 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 517 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 547 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 547 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 547 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 547 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 547 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 547 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 547 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 547 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 577 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 577 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 577 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 577 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 577 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 577 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 577 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 577 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 607 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 607 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 607 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 607 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 607 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 607 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 607 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 607 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 637 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 637 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 637 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 637 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 637 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 637 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 637 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 637 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 667 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 667 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 667 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 667 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 667 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 667 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 667 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 667 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 697 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 697 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 697 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 697 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 697 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 697 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 697 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 697 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 727 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 727 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 727 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 727 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 727 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 727 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 727 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 727 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 877 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 877 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 877 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 877 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 877 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 877 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 877 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 877 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 907 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 907 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 907 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 907 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 907 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 907 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 907 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 907 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 937 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 937 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 937 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 937 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 937 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 937 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 937 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 937 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 967 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 967 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 967 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 967 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 967 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 967 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 967 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_r3i1.tdf" 967 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a71 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 1604 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a7 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a15 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a23 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 548 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a31 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 724 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a39 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 900 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a47 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 1076 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a55 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 1252 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a63 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 1428 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a70 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 1582 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a6 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a14 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a22 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 526 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a30 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 702 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a38 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a46 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 1054 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a54 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 1230 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a62 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 1406 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a69 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 1560 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a5 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 152 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a13 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 328 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a21 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a29 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 680 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a37 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 856 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a45 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 1032 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a53 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 1208 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a61 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 1384 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a68 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 1538 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a4 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a12 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 306 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a20 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 482 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a28 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 658 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a36 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 834 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a44 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 1010 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a52 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 1186 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a60 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 1362 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a67 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 1516 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a3 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a11 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 284 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a19 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 460 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a27 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a35 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 812 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a43 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 988 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a51 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 1164 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a59 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 1340 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a66 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 1494 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a2 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a10 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a18 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 438 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a26 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 614 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a34 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 790 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a42 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 966 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a50 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 1142 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a58 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 1318 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a65 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 1472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a1 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 64 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a9 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 240 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a17 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a25 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 592 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a33 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 768 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a41 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 944 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a49 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 1120 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a57 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 1296 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a64 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 1450 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a0 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 42 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a8 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a16 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 394 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a24 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 570 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a32 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 746 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a40 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a48 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 1098 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a56 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_plv3.tdf" 1274 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/ASPs/Sig_Gen.vhd" 41 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a64 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1454 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a80 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1806 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a96 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2158 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a112 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2510 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a32 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 750 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a48 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1102 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a0 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 46 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a16 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a65 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1476 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a81 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1828 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a97 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2180 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a113 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2532 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a33 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a49 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1124 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a1 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a17 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a66 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1498 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a82 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1850 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a98 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2202 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a114 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2554 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a34 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 794 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a50 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1146 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a2 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 90 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a18 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a67 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1520 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a83 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a99 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2224 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a115 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2576 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a35 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 816 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a51 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1168 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a3 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 112 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a19 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 464 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a68 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1542 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a84 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1894 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a100 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2246 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a116 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2598 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a36 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 838 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a52 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1190 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a4 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a20 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a69 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1564 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a85 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1916 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a101 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2268 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a117 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2620 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a37 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 860 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a53 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1212 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a5 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a21 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 508 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a70 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1586 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a86 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1938 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a102 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2290 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a118 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2642 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a38 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 882 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a54 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1234 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a6 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a22 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 530 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a71 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1608 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a87 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1960 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a103 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2312 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a119 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2664 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a39 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 904 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a55 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1256 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a7 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a23 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 552 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a72 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1630 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a88 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1982 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a104 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2334 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a120 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2686 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a40 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 926 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a56 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1278 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a8 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a24 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 574 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a73 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1652 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a89 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2004 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a105 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2356 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a121 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2708 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a41 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 948 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a57 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1300 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a9 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a25 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 596 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a74 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1674 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a90 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2026 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a106 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2378 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a122 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2730 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a42 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 970 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a58 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a10 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a26 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 618 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a75 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1696 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a91 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2048 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a107 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2400 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a123 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2752 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a43 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 992 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a59 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1344 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a11 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a27 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 640 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a76 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1718 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a92 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2070 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a108 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a124 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2774 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a44 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1014 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a60 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1366 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a12 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a28 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 662 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a77 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1740 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a93 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2092 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a109 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2444 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a125 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2796 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a45 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1036 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a61 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1388 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a13 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 332 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a29 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 684 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a78 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1762 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a94 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2114 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a110 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2466 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a126 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2818 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a46 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1058 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a62 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1410 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a14 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 354 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a30 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 706 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a79 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1784 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a95 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2136 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a111 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2488 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a127 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 2840 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a47 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1080 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a63 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 1432 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a15 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 376 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a31 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_k8j1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_k8j1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_k8j1.tdf" 728 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/data_memory.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/data_memory.vhd" 82 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 520 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a0 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a32 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a64 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1321 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a96 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1961 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a128 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2601 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a160 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3241 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a192 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3881 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a224 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4521 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a256 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5161 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a288 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5801 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a288"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a320 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a320\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6441 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a320"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a352 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a352\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7081 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a352"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a384 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a384\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7721 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a384"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a416 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a416\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8361 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a416"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a448 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a448\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9001 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a448"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a480 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a480\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9641 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a480"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a1 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a129 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2621 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a257 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5181 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a257"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a385 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a385\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7741 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a385"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a33 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 701 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a161 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3261 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a289 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5821 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a289"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a417 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a417\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8381 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a417"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a65 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1341 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a193 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3901 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a321 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a321\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6461 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a321"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a449 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a449\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9021 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a449"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a97 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1981 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a225 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4541 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a353 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a353\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7101 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a353"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a481 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a481\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9661 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a481"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a2 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a34 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a66 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1361 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a98 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2001 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a130 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2641 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a162 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3281 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a194 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3921 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a226 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4561 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a258 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5201 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a290 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5841 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a290"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a322 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a322\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6481 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a322"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a354 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a354\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7121 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a354"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a386 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a386\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7761 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a386"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a418 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a418\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8401 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a418"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a450 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a450\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9041 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a450"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a482 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a482\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9681 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a482"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a3 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a131 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2661 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a259 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5221 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a259"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a387 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a387\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7781 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a387"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a35 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 741 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a163 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3301 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a291 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5861 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a291"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a419 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a419\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8421 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a419"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a67 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1381 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a195 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3941 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a323 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a323\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6501 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a323"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a451 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a451\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9061 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a451"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a99 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2021 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a227 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4581 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a355 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a355\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7141 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a355"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a483 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a483\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9701 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a483"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a4 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a36 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 761 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a68 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1401 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a100 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2041 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a132 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2681 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a164 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3321 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a196 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3961 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a228 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4601 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a260 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5241 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a260"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a292 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5881 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a292"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a324 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a324\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6521 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a324"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a356 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a356\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7161 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a356"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a388 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a388\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7801 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a388"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a420 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a420\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8441 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a420"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a452 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a452\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9081 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a452"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a484 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a484\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9721 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a484"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a5 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a133 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2701 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a261 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5261 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a261"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a389 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a389\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7821 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a389"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a37 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 781 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a165 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3341 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a293 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5901 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a293"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a421 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a421\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8461 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a421"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a69 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1421 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a197 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3981 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a325 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a325\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6541 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a325"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a453 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a453\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9101 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a453"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a101 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2061 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a229 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4621 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a357 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a357\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7181 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a357"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a485 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a485\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9741 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a485"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a6 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a38 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 801 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a70 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1441 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a102 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2081 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a134 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2721 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a166 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3361 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a198 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4001 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a230 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4641 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a262 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5281 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a262"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a294 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5921 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a294"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a326 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a326\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6561 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a326"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a358 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a358\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7201 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a358"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a390 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a390\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7841 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a390"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a422 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a422\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8481 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a422"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a454 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a454\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9121 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a454"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a486 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a486\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9761 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a486"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a7 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a135 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2741 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a263 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5301 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a263"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a391 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a391\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7861 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a391"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a39 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a167 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3381 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a295 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5941 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a295"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a423 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a423\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8501 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a423"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a71 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1461 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a199 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4021 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a327 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a327\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6581 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a327"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a455 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a455\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9141 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a455"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a103 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2101 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a231 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4661 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a359 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a359\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7221 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a359"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a487 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a487\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9781 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a487"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a8 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 201 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a40 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 841 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a72 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1481 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a104 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2121 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a136 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2761 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a168 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3401 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a200 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4041 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a232 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4681 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a264 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5321 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a264"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a296 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5961 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a296"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a328 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a328\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6601 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a328"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a360 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a360\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7241 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a360"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a392 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a392\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7881 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a392"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a424 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a424\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8521 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a424"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a456 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a456\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9161 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a456"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a488 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a488\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9801 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a488"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a9 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 221 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a137 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2781 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a265 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5341 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a265"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a393 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a393\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7901 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a393"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a41 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 861 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a169 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3421 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a297 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5981 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a297"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a425 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a425\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8541 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a425"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a73 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1501 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a201 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4061 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a329 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a329\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6621 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a329"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a457 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a457\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9181 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a457"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a105 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2141 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a233 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4701 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a361 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a361\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7261 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a361"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a489 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a489\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9821 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a489"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a10 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 241 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a42 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 881 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a74 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1521 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a106 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2161 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a138 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2801 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a170 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3441 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a202 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4081 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a234 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4721 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a266 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5361 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a266"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a298 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6001 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a298"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a330 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a330\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6641 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a330"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a362 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a362\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7281 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a362"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a394 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a394\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7921 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a394"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a426 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a426\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8561 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a426"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a458 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a458\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9201 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a458"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a490 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a490\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9841 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a490"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a11 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a139 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2821 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a267 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5381 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a267"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a395 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a395\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7941 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a395"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a43 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 901 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a171 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3461 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a299 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6021 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a299"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a427 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a427\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8581 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a427"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a75 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1541 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a203 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4101 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a331 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a331\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6661 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a331"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a459 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a459\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9221 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a459"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a107 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2181 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a235 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4741 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a363 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a363\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7301 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a363"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a491 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a491\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9861 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a491"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a12 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a44 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 921 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a76 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1561 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a108 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2201 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a140 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2841 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a172 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3481 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a204 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4121 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a236 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4761 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a268 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5401 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a268"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a300 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6041 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a300"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a332 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a332\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6681 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a332"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a364 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a364\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7321 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a364"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a396 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a396\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7961 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a396"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a428 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a428\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8601 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a428"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a460 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a460\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9241 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a460"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a492 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a492\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9881 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a492"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a13 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a141 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2861 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a269 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5421 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a269"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a397 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a397\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7981 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a397"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a45 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 941 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a173 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3501 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a301 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6061 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a301"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a429 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a429\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8621 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a429"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a77 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1581 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a205 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4141 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a333 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a333\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6701 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a333"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a461 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a461\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9261 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a461"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a109 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2221 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a237 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4781 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a365 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a365\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7341 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a365"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a493 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a493\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9901 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a493"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a14 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 321 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a46 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a78 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1601 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a110 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2241 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a142 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2881 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a174 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3521 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a206 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4161 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a238 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4801 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a270 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5441 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a270"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a302 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6081 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a302"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a334 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a334\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6721 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a334"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a366 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a366\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7361 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a366"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a398 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a398\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8001 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a398"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a430 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a430\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8641 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a430"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a462 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a462\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9281 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a462"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a494 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a494\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9921 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a494"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a15 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 341 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a143 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2901 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a271 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5461 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a271"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a399 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a399\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8021 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a399"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a47 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 981 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a175 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3541 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a303 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6101 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a303"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a431 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a431\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8661 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a431"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a79 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1621 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a207 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4181 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a335 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a335\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6741 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a335"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a463 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a463\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9301 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a463"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a111 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2261 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a239 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4821 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a367 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a367\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7381 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a367"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a495 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a495\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9941 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a495"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a16 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a48 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1001 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a80 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1641 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a112 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2281 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a144 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2921 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a176 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3561 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a208 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4201 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a240 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4841 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a272 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5481 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a272"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a304 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a304\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6121 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a304"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a336 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a336\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6761 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a336"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a368 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a368\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7401 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a368"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a400 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a400\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8041 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a400"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a432 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a432\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8681 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a432"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a464 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a464\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9321 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a464"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a496 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a496\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9961 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a496"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a17 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a145 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2941 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a273 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5501 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a273"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a401 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a401\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8061 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a401"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a49 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1021 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a177 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3581 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a305 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a305\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6141 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a305"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a433 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a433\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8701 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a433"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a81 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1661 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a209 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4221 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a337 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a337\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6781 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a337"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a465 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a465\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9341 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a465"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a113 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2301 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a241 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4861 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a369 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a369\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7421 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a369"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a497 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a497\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9981 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a497"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a18 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a50 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1041 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a82 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1681 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a114 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2321 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a146 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2961 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a178 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3601 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a210 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4241 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a242 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4881 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a274 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5521 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a274"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a306 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a306\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6161 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a306"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a338 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a338\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6801 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a338"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a370 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a370\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7441 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a370"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a402 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a402\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8081 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a402"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a434 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a434\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8721 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a434"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a466 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a466\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9361 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a466"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a498 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a498\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 10001 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a498"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a19 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 421 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a147 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2981 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a275 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5541 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a275"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a403 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a403\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8101 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a403"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a51 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1061 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a179 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3621 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a307 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a307\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6181 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a307"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a435 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a435\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8741 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a435"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a83 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1701 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a211 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4261 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a339 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a339\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6821 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a339"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a467 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a467\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9381 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a467"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a115 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2341 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a243 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4901 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a371 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a371\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7461 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a371"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a499 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a499\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 10021 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a499"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a20 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 441 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a52 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1081 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a84 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1721 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a116 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2361 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a148 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3001 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a180 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3641 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a212 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4281 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a244 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4921 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a276 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5561 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a276"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a308 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a308\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6201 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a308"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a340 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a340\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6841 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a340"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a372 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a372\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7481 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a372"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a404 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a404\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8121 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a404"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a436 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a436\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8761 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a436"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a468 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a468\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9401 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a468"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a500 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a500\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 10041 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a500"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a21 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 461 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a149 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3021 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a277 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5581 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a277"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a405 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a405\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8141 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a405"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a53 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1101 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a181 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3661 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a309 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a309\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6221 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a309"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a437 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a437\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8781 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a437"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a85 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1741 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a213 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4301 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a341 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a341\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6861 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a341"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a469 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a469\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9421 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a469"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a117 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2381 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a245 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4941 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a373 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a373\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7501 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a373"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a501 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a501\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 10061 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a501"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a22 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 481 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a54 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1121 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a86 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1761 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a118 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2401 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a150 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3041 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a182 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3681 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a214 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4321 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a246 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4961 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a278 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5601 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a278"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a310 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a310\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6241 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a310"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a342 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a342\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6881 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a342"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a374 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a374\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7521 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a374"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a406 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a406\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8161 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a406"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a438 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a438\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8801 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a438"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a470 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a470\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9441 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a470"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a502 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a502\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 10081 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a502"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a23 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 501 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a151 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3061 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a279 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5621 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a279"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a407 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a407\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8181 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a407"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a55 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1141 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a183 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3701 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a311 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a311\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6261 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a311"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a439 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a439\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8821 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a439"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a87 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1781 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a215 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4341 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a343 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a343\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6901 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a343"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a471 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a471\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9461 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a471"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a119 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2421 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a247 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4981 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a375 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a375\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7541 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a375"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a503 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a503\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 10101 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a503"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a24 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a56 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1161 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a88 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1801 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a120 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2441 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a152 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3081 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a184 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3721 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a216 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4361 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a248 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5001 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a280 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5641 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a280"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a312 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a312\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6281 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a312"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a344 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a344\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6921 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a344"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a376 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a376\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7561 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a376"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a408 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a408\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8201 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a408"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a440 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a440\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8841 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a440"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a472 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a472\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9481 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a472"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a504 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a504\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 10121 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a504"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a25 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a153 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3101 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a281 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5661 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a281"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a409 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a409\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8221 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a409"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a57 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1181 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a185 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3741 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a313 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a313\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6301 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a313"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a441 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a441\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8861 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a441"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a89 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1821 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a217 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4381 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a345 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a345\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6941 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a345"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a473 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a473\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9501 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a473"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a121 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2461 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a249 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5021 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a377 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a377\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7581 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a377"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a505 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a505\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 10141 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a505"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a26 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 561 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a58 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1201 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a90 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1841 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a122 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2481 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a154 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3121 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a186 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3761 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a218 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4401 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a250 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5041 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a282 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5681 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a282"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a314 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a314\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6321 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a314"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a346 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a346\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6961 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a346"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a378 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a378\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7601 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a378"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a410 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a410\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8241 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a410"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a442 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a442\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8881 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a442"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a474 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a474\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9521 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a474"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a506 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a506\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 10161 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a506"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a27 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 581 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a155 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3141 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a283 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5701 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a283"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a411 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a411\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8261 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a411"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a59 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1221 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a187 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3781 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a315 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a315\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6341 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a315"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a443 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a443\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8901 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a443"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a91 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1861 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a219 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4421 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a347 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a347\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6981 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a347"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a475 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a475\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9541 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a475"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a123 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2501 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a251 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5061 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a379 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a379\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7621 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a379"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a507 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a507\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 10181 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a507"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a28 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 601 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a60 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1241 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a92 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1881 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a124 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2521 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a156 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3161 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a188 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3801 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a220 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4441 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a252 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5081 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a284 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5721 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a284"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a316 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a316\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6361 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a316"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a348 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a348\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7001 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a348"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a380 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a380\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7641 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a380"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a412 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a412\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8281 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a444 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a444\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8921 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a444"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a476 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a476\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9561 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a476"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a508 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a508\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 10201 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a508"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a29 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a157 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3181 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a285 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5741 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a285"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a413 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a413\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8301 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a413"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a61 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1261 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a189 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3821 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a317 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a317\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6381 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a317"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a445 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a445\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8941 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a445"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a93 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1901 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a221 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4461 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a349 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a349\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7021 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a349"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a477 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a477\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9581 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a477"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a125 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2541 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a253 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5101 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a381 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a381\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7661 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a381"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a509 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a509\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 10221 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a509"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a30 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 641 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a62 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1281 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a94 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1921 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a126 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2561 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a158 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3201 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a190 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3841 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a222 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4481 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a254 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5121 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a286 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5761 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a286"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a318 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a318\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6401 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a318"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a350 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a350\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7041 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a350"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a382 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a382\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7681 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a382"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a414 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a414\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8321 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a414"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a446 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a446\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8961 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a446"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a478 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a478\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9601 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a478"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a510 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a510\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 10241 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a510"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a31 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a159 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3221 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a287 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5781 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a287"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a415 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a415\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8341 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a415"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a63 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1301 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a191 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 3861 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a319 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a319\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 6421 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a319"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a447 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a447\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 8981 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a447"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a95 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 1941 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a223 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 4501 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a351 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a351\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7061 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a351"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a479 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a479\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 9621 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a479"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a127 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 2581 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a255 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 5141 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a383 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a383\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 7701 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a383"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a511 " "Synthesized away node \"ReCOP_TopLevel:recop\|datapath:datapath_inst\|prog_mem:prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_n6i1:auto_generated\|ram_block1a511\"" {  } { { "db/altsyncram_n6i1.tdf" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/db/altsyncram_n6i1.tdf" 10261 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/RECOP/Datapath Modules/prog_mem.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/Datapath Modules/prog_mem.vhd" 80 0 0 } } { "Critical/RECOP/datapath.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/datapath.vhd" 362 0 0 } } { "Critical/RECOP/ReCOP_TopLevel.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/Critical/RECOP/ReCOP_TopLevel.vhd" 130 0 0 } } { "HMPSoC.vhd" "" { Text "D:/University/HMPSoC-701-Final/Quartus/Work/HMPSoC.vhd" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749507992971 "|HMPSoC|ReCOP_TopLevel:recop|datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_n6i1:auto_generated|ram_block1a511"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1749507992971 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1749507992971 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17962 " "17962 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749507994318 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/University/HMPSoC-701-Final/Quartus/Work/output_files/HMPSoC.map.smsg " "Generated suppressed messages file D:/University/HMPSoC-701-Final/Quartus/Work/output_files/HMPSoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507995153 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "17 0 2 0 0 " "Adding 17 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1749507997923 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749507997923 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2984 " "Implemented 2984 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749507998826 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749507998826 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1749507998826 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2705 " "Implemented 2705 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1749507998826 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1749507998826 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1749507998826 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749507998826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1239 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1239 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5376 " "Peak virtual memory: 5376 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749507999003 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 10 10:26:39 2025 " "Processing ended: Tue Jun 10 10:26:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749507999003 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:14 " "Elapsed time: 00:01:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749507999003 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:47 " "Total CPU time (on all processors): 00:01:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749507999003 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749507999003 ""}
