// Seed: 874265867
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input  logic id_0,
    input  wor   id_1,
    input  tri   id_2,
    output wand  id_3
    , id_6,
    output tri0  id_4
);
  tri id_7;
  wor id_8;
  module_0 modCall_1 (
      id_8,
      id_7
  );
  always begin : LABEL_0
    `define pp_9 0
    id_6 <= id_0;
    for (id_4 = id_8 - id_2; (`pp_9); id_7 = 1 != id_1) @(posedge 1);
    $display;
  end
endmodule
