Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  6 06:50:56 2024
| Host         : DESKTOP-54L5IRB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file click_display_timing_summary_routed.rpt -pb click_display_timing_summary_routed.pb -rpx click_display_timing_summary_routed.rpx -warn_on_violation
| Design       : click_display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: main/clk_divider_0p5/clk_output_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pclk/cdr/addr_reg_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pclk/cdr/addr_reg_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pclk/cdr/addr_reg_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pclk/cdr/addr_reg_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pclk2/cdr2/addr_reg_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pclk2/cdr2/addr_reg_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pclk2/cdr2/addr_reg_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pclk2/cdr2/addr_reg_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 84 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -19.515   -13854.260                   2085                 3303        0.070        0.000                      0                 3303        4.500        0.000                       0                  1969  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -19.515   -13854.260                   2085                 3303        0.070        0.000                      0                 3303        4.500        0.000                       0                  1969  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         2085  Failing Endpoints,  Worst Slack      -19.515ns,  Total Violation   -13854.260ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -19.515ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/is_chess_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.417ns  (logic 16.587ns (56.385%)  route 12.830ns (43.615%))
  Logic Levels:           34  (CARRY4=19 DSP48E1=2 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        1.618     5.139    vga/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  vga/h_count_reg_reg[3]/Q
                         net (fo=77, routed)          0.464     6.060    vga/h_count_next_reg[9]_0[3]
    SLICE_X6Y21          LUT1 (Prop_lut1_I0_O)        0.124     6.184 r  vga/is_chess2_i_140/O
                         net (fo=1, routed)           0.000     6.184    vga/is_chess2_i_140_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.717 r  vga/is_chess2_i_84/CO[3]
                         net (fo=1, routed)           0.000     6.717    vga/is_chess2_i_84_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.040 f  vga/is_chess2_i_53/O[1]
                         net (fo=39, routed)          0.963     8.003    vga_n_98
    SLICE_X6Y19          LUT3 (Prop_lut3_I0_O)        0.306     8.309 r  is_chess2_i_261/O
                         net (fo=2, routed)           0.352     8.660    vga/h_count_reg_reg[9]_18[0]
    SLICE_X7Y19          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.186 r  vga/is_chess2_i_326/CO[3]
                         net (fo=1, routed)           0.000     9.186    vga/is_chess2_i_326_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.300 r  vga/is_chess2_i_238/CO[3]
                         net (fo=43, routed)          1.056    10.356    vga/is_chess2_i_238_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.936 r  vga/is_chess2_i_266/CO[3]
                         net (fo=6, routed)           0.861    11.797    vga/is_chess2_i_266_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.389 r  vga/is_chess2_i_223/CO[2]
                         net (fo=21, routed)          0.855    13.244    vga_n_145
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.313    13.557 r  is_chess2_i_449/O
                         net (fo=1, routed)           0.000    13.557    vga/h_count_reg_reg[9]_40[0]
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.107 r  vga/is_chess2_i_421/CO[3]
                         net (fo=1, routed)           0.000    14.107    vga/is_chess2_i_421_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.221 r  vga/is_chess2_i_369/CO[3]
                         net (fo=1, routed)           0.000    14.221    vga/is_chess2_i_369_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.555 r  vga/is_chess2_i_298/O[1]
                         net (fo=4, routed)           0.828    15.383    vga_n_117
    SLICE_X11Y27         LUT6 (Prop_lut6_I2_O)        0.303    15.686 r  is_chess2_i_206/O
                         net (fo=2, routed)           0.586    16.273    vga/h_count_reg_reg[9]_45[0]
    SLICE_X8Y27          LUT6 (Prop_lut6_I0_O)        0.124    16.397 r  vga/is_chess2_i_210/O
                         net (fo=1, routed)           0.000    16.397    vga/is_chess2_i_210_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.910 r  vga/is_chess2_i_122/CO[3]
                         net (fo=1, routed)           0.000    16.910    vga/is_chess2_i_122_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.233 r  vga/is_chess2_i_76/O[1]
                         net (fo=3, routed)           0.805    18.038    ca/h_count_reg_reg[9]_9[1]
    SLICE_X8Y36          LUT2 (Prop_lut2_I0_O)        0.306    18.344 r  ca/is_chess2_i_121/O
                         net (fo=1, routed)           0.000    18.344    ca/is_chess2_i_121_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.857 r  ca/is_chess2_i_72/CO[3]
                         net (fo=1, routed)           0.000    18.857    ca/is_chess2_i_72_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.076 r  ca/is_chess2_i_51/O[0]
                         net (fo=3, routed)           0.797    19.872    ca_n_487
    SLICE_X10Y33         LUT3 (Prop_lut3_I1_O)        0.295    20.167 r  is_chess2_i_70/O
                         net (fo=1, routed)           0.000    20.167    is_chess2_i_70_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.700 r  is_chess2_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.700    is_chess2_i_46_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.857 r  is_chess2_i_33/CO[1]
                         net (fo=12, routed)          0.372    21.230    ca/h_count_reg_reg[9]_2[0]
    SLICE_X9Y34          LUT5 (Prop_lut5_I1_O)        0.332    21.562 r  ca/is_chess2_i_26/O
                         net (fo=111, routed)         0.880    22.442    vga/h_count_reg_reg[9]_8
    SLICE_X9Y35          LUT6 (Prop_lut6_I2_O)        0.124    22.566 r  vga/is_chess2_i_37/O
                         net (fo=1, routed)           0.337    22.903    vga/is_chess2_i_37_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    23.288 r  vga/is_chess2_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.288    vga/is_chess2_i_29_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.559 r  vga/is_chess2_i_24/CO[0]
                         net (fo=10, routed)          0.380    23.939    vga/is_chess2_i_24_n_3
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.373    24.312 r  vga/is_chess2_i_10/O
                         net (fo=1, routed)           0.481    24.792    vga/is_chess2_i_10_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.312 r  vga/is_chess2_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.312    vga/is_chess2_i_2_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.635 r  vga/is_chess2_i_1/O[1]
                         net (fo=2, routed)           0.540    26.175    ca/A[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    30.393 r  ca/is_chess2/PCOUT[47]
                         net (fo=1, routed)           0.002    30.395    ca/is_chess2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    31.913 f  ca/is_chess1/P[15]
                         net (fo=1, routed)           1.036    32.949    ca/is_chess1_n_90
    SLICE_X13Y37         LUT6 (Prop_lut6_I0_O)        0.124    33.073 r  ca/is_chess0_inferred__0/is_chess_i_5/O
                         net (fo=1, routed)           0.789    33.862    ca/is_chess0_inferred__0/is_chess_i_5_n_0
    SLICE_X15Y35         LUT4 (Prop_lut4_I2_O)        0.124    33.986 r  ca/is_chess0_inferred__0/is_chess_i_2/O
                         net (fo=1, routed)           0.446    34.433    ca/is_chess0_inferred__0/is_chess_i_2_n_0
    SLICE_X15Y34         LUT5 (Prop_lut5_I1_O)        0.124    34.557 r  ca/is_chess_i_1/O
                         net (fo=1, routed)           0.000    34.557    ca/is_chess_i_1_n_0
    SLICE_X15Y34         FDRE                                         r  ca/is_chess_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        1.444    14.785    ca/clk_IBUF_BUFG
    SLICE_X15Y34         FDRE                                         r  ca/is_chess_reg/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X15Y34         FDRE (Setup_fdre_C_D)        0.032    15.042    ca/is_chess_reg
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -34.557    
  -------------------------------------------------------------------
                         slack                                -19.515    

Slack (VIOLATED) :        -13.382ns  (required time - arrival time)
  Source:                 ca/cursor_x_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/color_reg_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.247ns  (logic 9.096ns (39.127%)  route 14.151ns (60.873%))
  Logic Levels:           30  (CARRY4=13 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        1.569     5.090    ca/clk_IBUF_BUFG
    SLICE_X11Y45         FDSE                                         r  ca/cursor_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDSE (Prop_fdse_C_Q)         0.456     5.546 f  ca/cursor_x_reg[4]/Q
                         net (fo=70, routed)          0.511     6.057    ca/cursor_x[4]
    SLICE_X10Y45         LUT3 (Prop_lut3_I0_O)        0.124     6.181 r  ca/x_coordinate[3]_i_23/O
                         net (fo=11, routed)          0.485     6.667    ca/x_coordinate[3]_i_23_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.791 f  ca/x_coordinate[3]_i_188/O
                         net (fo=25, routed)          0.752     7.543    ca/x_coordinate[3]_i_101_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.667 r  ca/x_coordinate[3]_i_181/O
                         net (fo=4, routed)           0.749     8.416    ca/x_coordinate[3]_i_181_n_0
    SLICE_X15Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.540 r  ca/x_coordinate[3]_i_329/O
                         net (fo=1, routed)           0.000     8.540    ca/x_coordinate[3]_i_329_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.938 r  ca/x_coordinate_reg[3]_i_260/CO[3]
                         net (fo=1, routed)           0.000     8.938    ca/x_coordinate_reg[3]_i_260_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.052 r  ca/x_coordinate_reg[3]_i_160/CO[3]
                         net (fo=43, routed)          1.010    10.062    ca/x_coordinate_reg[3]_i_160_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.657 r  ca/x_coordinate_reg[3]_i_190/CO[3]
                         net (fo=6, routed)           0.819    11.476    ca/x_coordinate_reg[3]_i_190_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630    12.106 r  ca/x_coordinate_reg[3]_i_311/O[1]
                         net (fo=3, routed)           0.945    13.051    ca_n_419
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.306    13.357 r  x_coordinate[3]_i_427/O
                         net (fo=1, routed)           0.000    13.357    ca/cursor_x_reg[8]_1[0]
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.907 r  ca/x_coordinate_reg[3]_i_409/CO[3]
                         net (fo=1, routed)           0.000    13.907    ca/x_coordinate_reg[3]_i_409_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.021 r  ca/x_coordinate_reg[3]_i_362/CO[3]
                         net (fo=1, routed)           0.000    14.021    ca/x_coordinate_reg[3]_i_362_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.355 r  ca/x_coordinate_reg[3]_i_303/O[1]
                         net (fo=4, routed)           0.770    15.125    ca_n_82
    SLICE_X10Y50         LUT6 (Prop_lut6_I2_O)        0.303    15.428 r  x_coordinate[3]_i_216/O
                         net (fo=2, routed)           0.927    16.355    ca/cursor_x_reg[8]_7[0]
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.905 r  ca/x_coordinate_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    16.905    ca/x_coordinate_reg[3]_i_132_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.228 r  ca/x_coordinate_reg[3]_i_59/O[1]
                         net (fo=3, routed)           0.572    17.800    ca/x_coordinate_reg[3]_i_59_n_6
    SLICE_X13Y47         LUT2 (Prop_lut2_I0_O)        0.306    18.106 r  ca/x_coordinate[3]_i_131/O
                         net (fo=1, routed)           0.000    18.106    ca/x_coordinate[3]_i_131_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.638 r  ca/x_coordinate_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    18.638    ca/x_coordinate_reg[3]_i_55_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.860 r  ca/x_coordinate_reg[3]_i_24/O[0]
                         net (fo=3, routed)           0.656    19.516    ca/x_coordinate_reg[3]_i_24_n_7
    SLICE_X12Y48         LUT3 (Prop_lut3_I2_O)        0.299    19.815 r  ca/x_coordinate[3]_i_53/O
                         net (fo=1, routed)           0.000    19.815    ca/x_coordinate[3]_i_53_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.348 r  ca/x_coordinate_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.348    ca/x_coordinate_reg[3]_i_18_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.505 r  ca/x_coordinate_reg[3]_i_5/CO[1]
                         net (fo=5, routed)           1.124    21.629    ca/x_coordinate_reg[3]_i_5_n_2
    SLICE_X28Y42         LUT5 (Prop_lut5_I1_O)        0.332    21.961 r  ca/x_coordinate[0]_i_2/O
                         net (fo=73, routed)          1.277    23.238    ca/x_coordinate[0]_i_2_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I4_O)        0.124    23.362 f  ca/position_white[14][14]_i_57/O
                         net (fo=1, routed)           0.000    23.362    ca/position_white[14][14]_i_57_n_0
    SLICE_X48Y43         MUXF7 (Prop_muxf7_I1_O)      0.217    23.579 f  ca/position_white_reg[14][14]_i_23/O
                         net (fo=1, routed)           1.066    24.645    ca/position_white_reg[14][14]_i_23_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I1_O)        0.299    24.944 f  ca/position_white[14][14]_i_14/O
                         net (fo=1, routed)           0.000    24.944    ca/position_white[14][14]_i_14_n_0
    SLICE_X44Y40         MUXF7 (Prop_muxf7_I0_O)      0.238    25.182 f  ca/position_white_reg[14][14]_i_10/O
                         net (fo=1, routed)           0.000    25.182    ca/position_white_reg[14][14]_i_10_n_0
    SLICE_X44Y40         MUXF8 (Prop_muxf8_I0_O)      0.104    25.286 f  ca/position_white_reg[14][14]_i_6/O
                         net (fo=4, routed)           0.525    25.811    ca/position_white_reg[14][14]_i_6_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I0_O)        0.316    26.127 f  ca/position_black[14][14]_i_2/O
                         net (fo=124, routed)         0.517    26.644    main/cursor_y_reg[8]
    SLICE_X41Y40         LUT2 (Prop_lut2_I1_O)        0.124    26.768 r  main/color_i_2/O
                         net (fo=119, routed)         0.944    27.712    ca/mode_reg[0]_rep__4_35
    SLICE_X35Y33         LUT4 (Prop_lut4_I1_O)        0.124    27.836 r  ca/color_rep__0_i_1/O
                         net (fo=1, routed)           0.502    28.338    ca/color_rep__0_i_1_n_0
    SLICE_X35Y33         FDRE                                         r  ca/color_reg_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        1.437    14.778    ca/clk_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  ca/color_reg_rep__0/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X35Y33         FDRE (Setup_fdre_C_D)       -0.047    14.956    ca/color_reg_rep__0
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -28.338    
  -------------------------------------------------------------------
                         slack                                -13.382    

Slack (VIOLATED) :        -13.223ns  (required time - arrival time)
  Source:                 ca/cursor_x_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/position_overall_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.107ns  (logic 9.096ns (39.364%)  route 14.011ns (60.636%))
  Logic Levels:           30  (CARRY4=13 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        1.569     5.090    ca/clk_IBUF_BUFG
    SLICE_X11Y45         FDSE                                         r  ca/cursor_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDSE (Prop_fdse_C_Q)         0.456     5.546 f  ca/cursor_x_reg[4]/Q
                         net (fo=70, routed)          0.511     6.057    ca/cursor_x[4]
    SLICE_X10Y45         LUT3 (Prop_lut3_I0_O)        0.124     6.181 r  ca/x_coordinate[3]_i_23/O
                         net (fo=11, routed)          0.485     6.667    ca/x_coordinate[3]_i_23_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.791 f  ca/x_coordinate[3]_i_188/O
                         net (fo=25, routed)          0.752     7.543    ca/x_coordinate[3]_i_101_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.667 r  ca/x_coordinate[3]_i_181/O
                         net (fo=4, routed)           0.749     8.416    ca/x_coordinate[3]_i_181_n_0
    SLICE_X15Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.540 r  ca/x_coordinate[3]_i_329/O
                         net (fo=1, routed)           0.000     8.540    ca/x_coordinate[3]_i_329_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.938 r  ca/x_coordinate_reg[3]_i_260/CO[3]
                         net (fo=1, routed)           0.000     8.938    ca/x_coordinate_reg[3]_i_260_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.052 r  ca/x_coordinate_reg[3]_i_160/CO[3]
                         net (fo=43, routed)          1.010    10.062    ca/x_coordinate_reg[3]_i_160_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.657 r  ca/x_coordinate_reg[3]_i_190/CO[3]
                         net (fo=6, routed)           0.819    11.476    ca/x_coordinate_reg[3]_i_190_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630    12.106 r  ca/x_coordinate_reg[3]_i_311/O[1]
                         net (fo=3, routed)           0.945    13.051    ca_n_419
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.306    13.357 r  x_coordinate[3]_i_427/O
                         net (fo=1, routed)           0.000    13.357    ca/cursor_x_reg[8]_1[0]
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.907 r  ca/x_coordinate_reg[3]_i_409/CO[3]
                         net (fo=1, routed)           0.000    13.907    ca/x_coordinate_reg[3]_i_409_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.021 r  ca/x_coordinate_reg[3]_i_362/CO[3]
                         net (fo=1, routed)           0.000    14.021    ca/x_coordinate_reg[3]_i_362_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.355 r  ca/x_coordinate_reg[3]_i_303/O[1]
                         net (fo=4, routed)           0.770    15.125    ca_n_82
    SLICE_X10Y50         LUT6 (Prop_lut6_I2_O)        0.303    15.428 r  x_coordinate[3]_i_216/O
                         net (fo=2, routed)           0.927    16.355    ca/cursor_x_reg[8]_7[0]
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.905 r  ca/x_coordinate_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    16.905    ca/x_coordinate_reg[3]_i_132_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.228 r  ca/x_coordinate_reg[3]_i_59/O[1]
                         net (fo=3, routed)           0.572    17.800    ca/x_coordinate_reg[3]_i_59_n_6
    SLICE_X13Y47         LUT2 (Prop_lut2_I0_O)        0.306    18.106 r  ca/x_coordinate[3]_i_131/O
                         net (fo=1, routed)           0.000    18.106    ca/x_coordinate[3]_i_131_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.638 r  ca/x_coordinate_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    18.638    ca/x_coordinate_reg[3]_i_55_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.860 r  ca/x_coordinate_reg[3]_i_24/O[0]
                         net (fo=3, routed)           0.656    19.516    ca/x_coordinate_reg[3]_i_24_n_7
    SLICE_X12Y48         LUT3 (Prop_lut3_I2_O)        0.299    19.815 r  ca/x_coordinate[3]_i_53/O
                         net (fo=1, routed)           0.000    19.815    ca/x_coordinate[3]_i_53_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.348 r  ca/x_coordinate_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.348    ca/x_coordinate_reg[3]_i_18_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.505 r  ca/x_coordinate_reg[3]_i_5/CO[1]
                         net (fo=5, routed)           1.124    21.629    ca/x_coordinate_reg[3]_i_5_n_2
    SLICE_X28Y42         LUT5 (Prop_lut5_I1_O)        0.332    21.961 r  ca/x_coordinate[0]_i_2/O
                         net (fo=73, routed)          1.277    23.238    ca/x_coordinate[0]_i_2_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I4_O)        0.124    23.362 f  ca/position_white[14][14]_i_57/O
                         net (fo=1, routed)           0.000    23.362    ca/position_white[14][14]_i_57_n_0
    SLICE_X48Y43         MUXF7 (Prop_muxf7_I1_O)      0.217    23.579 f  ca/position_white_reg[14][14]_i_23/O
                         net (fo=1, routed)           1.066    24.645    ca/position_white_reg[14][14]_i_23_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I1_O)        0.299    24.944 f  ca/position_white[14][14]_i_14/O
                         net (fo=1, routed)           0.000    24.944    ca/position_white[14][14]_i_14_n_0
    SLICE_X44Y40         MUXF7 (Prop_muxf7_I0_O)      0.238    25.182 f  ca/position_white_reg[14][14]_i_10/O
                         net (fo=1, routed)           0.000    25.182    ca/position_white_reg[14][14]_i_10_n_0
    SLICE_X44Y40         MUXF8 (Prop_muxf8_I0_O)      0.104    25.286 f  ca/position_white_reg[14][14]_i_6/O
                         net (fo=4, routed)           0.436    25.723    ca/position_white_reg[14][14]_i_6_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I0_O)        0.316    26.039 f  ca/position_white[14][9]_i_2/O
                         net (fo=124, routed)         0.720    26.759    ca/position_white[14][9]_i_2_n_0
    SLICE_X44Y36         LUT2 (Prop_lut2_I0_O)        0.124    26.883 f  ca/position_overall[13][14]_i_2__0/O
                         net (fo=116, routed)         1.191    28.074    ca/position_overall[13][14]_i_2__0_n_0
    SLICE_X48Y42         LUT5 (Prop_lut5_I0_O)        0.124    28.198 r  ca/position_overall[2][7]_i_1/O
                         net (fo=1, routed)           0.000    28.198    ca/position_overall[2][7]_i_1_n_0
    SLICE_X48Y42         FDRE                                         r  ca/position_overall_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        1.450    14.791    ca/clk_IBUF_BUFG
    SLICE_X48Y42         FDRE                                         r  ca/position_overall_reg[2][7]/C
                         clock pessimism              0.188    14.979    
                         clock uncertainty           -0.035    14.944    
    SLICE_X48Y42         FDRE (Setup_fdre_C_D)        0.031    14.975    ca/position_overall_reg[2][7]
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                         -28.198    
  -------------------------------------------------------------------
                         slack                                -13.223    

Slack (VIOLATED) :        -13.215ns  (required time - arrival time)
  Source:                 ca/cursor_x_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/position_overall_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.099ns  (logic 9.096ns (39.379%)  route 14.003ns (60.621%))
  Logic Levels:           30  (CARRY4=13 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        1.569     5.090    ca/clk_IBUF_BUFG
    SLICE_X11Y45         FDSE                                         r  ca/cursor_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDSE (Prop_fdse_C_Q)         0.456     5.546 f  ca/cursor_x_reg[4]/Q
                         net (fo=70, routed)          0.511     6.057    ca/cursor_x[4]
    SLICE_X10Y45         LUT3 (Prop_lut3_I0_O)        0.124     6.181 r  ca/x_coordinate[3]_i_23/O
                         net (fo=11, routed)          0.485     6.667    ca/x_coordinate[3]_i_23_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.791 f  ca/x_coordinate[3]_i_188/O
                         net (fo=25, routed)          0.752     7.543    ca/x_coordinate[3]_i_101_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.667 r  ca/x_coordinate[3]_i_181/O
                         net (fo=4, routed)           0.749     8.416    ca/x_coordinate[3]_i_181_n_0
    SLICE_X15Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.540 r  ca/x_coordinate[3]_i_329/O
                         net (fo=1, routed)           0.000     8.540    ca/x_coordinate[3]_i_329_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.938 r  ca/x_coordinate_reg[3]_i_260/CO[3]
                         net (fo=1, routed)           0.000     8.938    ca/x_coordinate_reg[3]_i_260_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.052 r  ca/x_coordinate_reg[3]_i_160/CO[3]
                         net (fo=43, routed)          1.010    10.062    ca/x_coordinate_reg[3]_i_160_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.657 r  ca/x_coordinate_reg[3]_i_190/CO[3]
                         net (fo=6, routed)           0.819    11.476    ca/x_coordinate_reg[3]_i_190_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630    12.106 r  ca/x_coordinate_reg[3]_i_311/O[1]
                         net (fo=3, routed)           0.945    13.051    ca_n_419
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.306    13.357 r  x_coordinate[3]_i_427/O
                         net (fo=1, routed)           0.000    13.357    ca/cursor_x_reg[8]_1[0]
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.907 r  ca/x_coordinate_reg[3]_i_409/CO[3]
                         net (fo=1, routed)           0.000    13.907    ca/x_coordinate_reg[3]_i_409_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.021 r  ca/x_coordinate_reg[3]_i_362/CO[3]
                         net (fo=1, routed)           0.000    14.021    ca/x_coordinate_reg[3]_i_362_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.355 r  ca/x_coordinate_reg[3]_i_303/O[1]
                         net (fo=4, routed)           0.770    15.125    ca_n_82
    SLICE_X10Y50         LUT6 (Prop_lut6_I2_O)        0.303    15.428 r  x_coordinate[3]_i_216/O
                         net (fo=2, routed)           0.927    16.355    ca/cursor_x_reg[8]_7[0]
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.905 r  ca/x_coordinate_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    16.905    ca/x_coordinate_reg[3]_i_132_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.228 r  ca/x_coordinate_reg[3]_i_59/O[1]
                         net (fo=3, routed)           0.572    17.800    ca/x_coordinate_reg[3]_i_59_n_6
    SLICE_X13Y47         LUT2 (Prop_lut2_I0_O)        0.306    18.106 r  ca/x_coordinate[3]_i_131/O
                         net (fo=1, routed)           0.000    18.106    ca/x_coordinate[3]_i_131_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.638 r  ca/x_coordinate_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    18.638    ca/x_coordinate_reg[3]_i_55_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.860 r  ca/x_coordinate_reg[3]_i_24/O[0]
                         net (fo=3, routed)           0.656    19.516    ca/x_coordinate_reg[3]_i_24_n_7
    SLICE_X12Y48         LUT3 (Prop_lut3_I2_O)        0.299    19.815 r  ca/x_coordinate[3]_i_53/O
                         net (fo=1, routed)           0.000    19.815    ca/x_coordinate[3]_i_53_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.348 r  ca/x_coordinate_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.348    ca/x_coordinate_reg[3]_i_18_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.505 r  ca/x_coordinate_reg[3]_i_5/CO[1]
                         net (fo=5, routed)           1.124    21.629    ca/x_coordinate_reg[3]_i_5_n_2
    SLICE_X28Y42         LUT5 (Prop_lut5_I1_O)        0.332    21.961 r  ca/x_coordinate[0]_i_2/O
                         net (fo=73, routed)          1.277    23.238    ca/x_coordinate[0]_i_2_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I4_O)        0.124    23.362 f  ca/position_white[14][14]_i_57/O
                         net (fo=1, routed)           0.000    23.362    ca/position_white[14][14]_i_57_n_0
    SLICE_X48Y43         MUXF7 (Prop_muxf7_I1_O)      0.217    23.579 f  ca/position_white_reg[14][14]_i_23/O
                         net (fo=1, routed)           1.066    24.645    ca/position_white_reg[14][14]_i_23_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I1_O)        0.299    24.944 f  ca/position_white[14][14]_i_14/O
                         net (fo=1, routed)           0.000    24.944    ca/position_white[14][14]_i_14_n_0
    SLICE_X44Y40         MUXF7 (Prop_muxf7_I0_O)      0.238    25.182 f  ca/position_white_reg[14][14]_i_10/O
                         net (fo=1, routed)           0.000    25.182    ca/position_white_reg[14][14]_i_10_n_0
    SLICE_X44Y40         MUXF8 (Prop_muxf8_I0_O)      0.104    25.286 f  ca/position_white_reg[14][14]_i_6/O
                         net (fo=4, routed)           0.525    25.811    ca/position_white_reg[14][14]_i_6_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I0_O)        0.316    26.127 f  ca/position_black[14][14]_i_2/O
                         net (fo=124, routed)         0.517    26.644    main/cursor_y_reg[8]
    SLICE_X41Y40         LUT2 (Prop_lut2_I1_O)        0.124    26.768 r  main/color_i_2/O
                         net (fo=119, routed)         1.297    28.065    ca/mode_reg[0]_rep__4_35
    SLICE_X49Y43         LUT5 (Prop_lut5_I1_O)        0.124    28.189 r  ca/position_overall[0][1]_i_1/O
                         net (fo=1, routed)           0.000    28.189    ca/position_overall[0][1]_i_1_n_0
    SLICE_X49Y43         FDRE                                         r  ca/position_overall_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        1.451    14.792    ca/clk_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  ca/position_overall_reg[0][1]/C
                         clock pessimism              0.188    14.980    
                         clock uncertainty           -0.035    14.945    
    SLICE_X49Y43         FDRE (Setup_fdre_C_D)        0.029    14.974    ca/position_overall_reg[0][1]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -28.189    
  -------------------------------------------------------------------
                         slack                                -13.215    

Slack (VIOLATED) :        -13.210ns  (required time - arrival time)
  Source:                 ca/cursor_x_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/position_overall_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.096ns  (logic 9.096ns (39.384%)  route 14.000ns (60.616%))
  Logic Levels:           30  (CARRY4=13 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        1.569     5.090    ca/clk_IBUF_BUFG
    SLICE_X11Y45         FDSE                                         r  ca/cursor_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDSE (Prop_fdse_C_Q)         0.456     5.546 f  ca/cursor_x_reg[4]/Q
                         net (fo=70, routed)          0.511     6.057    ca/cursor_x[4]
    SLICE_X10Y45         LUT3 (Prop_lut3_I0_O)        0.124     6.181 r  ca/x_coordinate[3]_i_23/O
                         net (fo=11, routed)          0.485     6.667    ca/x_coordinate[3]_i_23_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.791 f  ca/x_coordinate[3]_i_188/O
                         net (fo=25, routed)          0.752     7.543    ca/x_coordinate[3]_i_101_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.667 r  ca/x_coordinate[3]_i_181/O
                         net (fo=4, routed)           0.749     8.416    ca/x_coordinate[3]_i_181_n_0
    SLICE_X15Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.540 r  ca/x_coordinate[3]_i_329/O
                         net (fo=1, routed)           0.000     8.540    ca/x_coordinate[3]_i_329_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.938 r  ca/x_coordinate_reg[3]_i_260/CO[3]
                         net (fo=1, routed)           0.000     8.938    ca/x_coordinate_reg[3]_i_260_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.052 r  ca/x_coordinate_reg[3]_i_160/CO[3]
                         net (fo=43, routed)          1.010    10.062    ca/x_coordinate_reg[3]_i_160_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.657 r  ca/x_coordinate_reg[3]_i_190/CO[3]
                         net (fo=6, routed)           0.819    11.476    ca/x_coordinate_reg[3]_i_190_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630    12.106 r  ca/x_coordinate_reg[3]_i_311/O[1]
                         net (fo=3, routed)           0.945    13.051    ca_n_419
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.306    13.357 r  x_coordinate[3]_i_427/O
                         net (fo=1, routed)           0.000    13.357    ca/cursor_x_reg[8]_1[0]
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.907 r  ca/x_coordinate_reg[3]_i_409/CO[3]
                         net (fo=1, routed)           0.000    13.907    ca/x_coordinate_reg[3]_i_409_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.021 r  ca/x_coordinate_reg[3]_i_362/CO[3]
                         net (fo=1, routed)           0.000    14.021    ca/x_coordinate_reg[3]_i_362_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.355 r  ca/x_coordinate_reg[3]_i_303/O[1]
                         net (fo=4, routed)           0.770    15.125    ca_n_82
    SLICE_X10Y50         LUT6 (Prop_lut6_I2_O)        0.303    15.428 r  x_coordinate[3]_i_216/O
                         net (fo=2, routed)           0.927    16.355    ca/cursor_x_reg[8]_7[0]
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.905 r  ca/x_coordinate_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    16.905    ca/x_coordinate_reg[3]_i_132_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.228 r  ca/x_coordinate_reg[3]_i_59/O[1]
                         net (fo=3, routed)           0.572    17.800    ca/x_coordinate_reg[3]_i_59_n_6
    SLICE_X13Y47         LUT2 (Prop_lut2_I0_O)        0.306    18.106 r  ca/x_coordinate[3]_i_131/O
                         net (fo=1, routed)           0.000    18.106    ca/x_coordinate[3]_i_131_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.638 r  ca/x_coordinate_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    18.638    ca/x_coordinate_reg[3]_i_55_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.860 r  ca/x_coordinate_reg[3]_i_24/O[0]
                         net (fo=3, routed)           0.656    19.516    ca/x_coordinate_reg[3]_i_24_n_7
    SLICE_X12Y48         LUT3 (Prop_lut3_I2_O)        0.299    19.815 r  ca/x_coordinate[3]_i_53/O
                         net (fo=1, routed)           0.000    19.815    ca/x_coordinate[3]_i_53_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.348 r  ca/x_coordinate_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.348    ca/x_coordinate_reg[3]_i_18_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.505 r  ca/x_coordinate_reg[3]_i_5/CO[1]
                         net (fo=5, routed)           1.124    21.629    ca/x_coordinate_reg[3]_i_5_n_2
    SLICE_X28Y42         LUT5 (Prop_lut5_I1_O)        0.332    21.961 r  ca/x_coordinate[0]_i_2/O
                         net (fo=73, routed)          1.277    23.238    ca/x_coordinate[0]_i_2_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I4_O)        0.124    23.362 f  ca/position_white[14][14]_i_57/O
                         net (fo=1, routed)           0.000    23.362    ca/position_white[14][14]_i_57_n_0
    SLICE_X48Y43         MUXF7 (Prop_muxf7_I1_O)      0.217    23.579 f  ca/position_white_reg[14][14]_i_23/O
                         net (fo=1, routed)           1.066    24.645    ca/position_white_reg[14][14]_i_23_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I1_O)        0.299    24.944 f  ca/position_white[14][14]_i_14/O
                         net (fo=1, routed)           0.000    24.944    ca/position_white[14][14]_i_14_n_0
    SLICE_X44Y40         MUXF7 (Prop_muxf7_I0_O)      0.238    25.182 f  ca/position_white_reg[14][14]_i_10/O
                         net (fo=1, routed)           0.000    25.182    ca/position_white_reg[14][14]_i_10_n_0
    SLICE_X44Y40         MUXF8 (Prop_muxf8_I0_O)      0.104    25.286 f  ca/position_white_reg[14][14]_i_6/O
                         net (fo=4, routed)           0.525    25.811    ca/position_white_reg[14][14]_i_6_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I0_O)        0.316    26.127 f  ca/position_black[14][14]_i_2/O
                         net (fo=124, routed)         0.517    26.644    main/cursor_y_reg[8]
    SLICE_X41Y40         LUT2 (Prop_lut2_I1_O)        0.124    26.768 r  main/color_i_2/O
                         net (fo=119, routed)         1.294    28.062    ca/mode_reg[0]_rep__4_35
    SLICE_X49Y43         LUT5 (Prop_lut5_I1_O)        0.124    28.186 r  ca/position_overall[1][1]_i_1/O
                         net (fo=1, routed)           0.000    28.186    ca/position_overall[1][1]_i_1_n_0
    SLICE_X49Y43         FDRE                                         r  ca/position_overall_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        1.451    14.792    ca/clk_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  ca/position_overall_reg[1][1]/C
                         clock pessimism              0.188    14.980    
                         clock uncertainty           -0.035    14.945    
    SLICE_X49Y43         FDRE (Setup_fdre_C_D)        0.031    14.976    ca/position_overall_reg[1][1]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                         -28.186    
  -------------------------------------------------------------------
                         slack                                -13.210    

Slack (VIOLATED) :        -13.195ns  (required time - arrival time)
  Source:                 ca/cursor_x_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/position_overall_reg[9][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.079ns  (logic 9.096ns (39.413%)  route 13.983ns (60.587%))
  Logic Levels:           30  (CARRY4=13 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        1.569     5.090    ca/clk_IBUF_BUFG
    SLICE_X11Y45         FDSE                                         r  ca/cursor_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDSE (Prop_fdse_C_Q)         0.456     5.546 f  ca/cursor_x_reg[4]/Q
                         net (fo=70, routed)          0.511     6.057    ca/cursor_x[4]
    SLICE_X10Y45         LUT3 (Prop_lut3_I0_O)        0.124     6.181 r  ca/x_coordinate[3]_i_23/O
                         net (fo=11, routed)          0.485     6.667    ca/x_coordinate[3]_i_23_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.791 f  ca/x_coordinate[3]_i_188/O
                         net (fo=25, routed)          0.752     7.543    ca/x_coordinate[3]_i_101_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.667 r  ca/x_coordinate[3]_i_181/O
                         net (fo=4, routed)           0.749     8.416    ca/x_coordinate[3]_i_181_n_0
    SLICE_X15Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.540 r  ca/x_coordinate[3]_i_329/O
                         net (fo=1, routed)           0.000     8.540    ca/x_coordinate[3]_i_329_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.938 r  ca/x_coordinate_reg[3]_i_260/CO[3]
                         net (fo=1, routed)           0.000     8.938    ca/x_coordinate_reg[3]_i_260_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.052 r  ca/x_coordinate_reg[3]_i_160/CO[3]
                         net (fo=43, routed)          1.010    10.062    ca/x_coordinate_reg[3]_i_160_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.657 r  ca/x_coordinate_reg[3]_i_190/CO[3]
                         net (fo=6, routed)           0.819    11.476    ca/x_coordinate_reg[3]_i_190_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630    12.106 r  ca/x_coordinate_reg[3]_i_311/O[1]
                         net (fo=3, routed)           0.945    13.051    ca_n_419
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.306    13.357 r  x_coordinate[3]_i_427/O
                         net (fo=1, routed)           0.000    13.357    ca/cursor_x_reg[8]_1[0]
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.907 r  ca/x_coordinate_reg[3]_i_409/CO[3]
                         net (fo=1, routed)           0.000    13.907    ca/x_coordinate_reg[3]_i_409_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.021 r  ca/x_coordinate_reg[3]_i_362/CO[3]
                         net (fo=1, routed)           0.000    14.021    ca/x_coordinate_reg[3]_i_362_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.355 r  ca/x_coordinate_reg[3]_i_303/O[1]
                         net (fo=4, routed)           0.770    15.125    ca_n_82
    SLICE_X10Y50         LUT6 (Prop_lut6_I2_O)        0.303    15.428 r  x_coordinate[3]_i_216/O
                         net (fo=2, routed)           0.927    16.355    ca/cursor_x_reg[8]_7[0]
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.905 r  ca/x_coordinate_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    16.905    ca/x_coordinate_reg[3]_i_132_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.228 r  ca/x_coordinate_reg[3]_i_59/O[1]
                         net (fo=3, routed)           0.572    17.800    ca/x_coordinate_reg[3]_i_59_n_6
    SLICE_X13Y47         LUT2 (Prop_lut2_I0_O)        0.306    18.106 r  ca/x_coordinate[3]_i_131/O
                         net (fo=1, routed)           0.000    18.106    ca/x_coordinate[3]_i_131_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.638 r  ca/x_coordinate_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    18.638    ca/x_coordinate_reg[3]_i_55_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.860 r  ca/x_coordinate_reg[3]_i_24/O[0]
                         net (fo=3, routed)           0.656    19.516    ca/x_coordinate_reg[3]_i_24_n_7
    SLICE_X12Y48         LUT3 (Prop_lut3_I2_O)        0.299    19.815 r  ca/x_coordinate[3]_i_53/O
                         net (fo=1, routed)           0.000    19.815    ca/x_coordinate[3]_i_53_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.348 r  ca/x_coordinate_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.348    ca/x_coordinate_reg[3]_i_18_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.505 r  ca/x_coordinate_reg[3]_i_5/CO[1]
                         net (fo=5, routed)           1.124    21.629    ca/x_coordinate_reg[3]_i_5_n_2
    SLICE_X28Y42         LUT5 (Prop_lut5_I1_O)        0.332    21.961 r  ca/x_coordinate[0]_i_2/O
                         net (fo=73, routed)          1.277    23.238    ca/x_coordinate[0]_i_2_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I4_O)        0.124    23.362 f  ca/position_white[14][14]_i_57/O
                         net (fo=1, routed)           0.000    23.362    ca/position_white[14][14]_i_57_n_0
    SLICE_X48Y43         MUXF7 (Prop_muxf7_I1_O)      0.217    23.579 f  ca/position_white_reg[14][14]_i_23/O
                         net (fo=1, routed)           1.066    24.645    ca/position_white_reg[14][14]_i_23_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I1_O)        0.299    24.944 f  ca/position_white[14][14]_i_14/O
                         net (fo=1, routed)           0.000    24.944    ca/position_white[14][14]_i_14_n_0
    SLICE_X44Y40         MUXF7 (Prop_muxf7_I0_O)      0.238    25.182 f  ca/position_white_reg[14][14]_i_10/O
                         net (fo=1, routed)           0.000    25.182    ca/position_white_reg[14][14]_i_10_n_0
    SLICE_X44Y40         MUXF8 (Prop_muxf8_I0_O)      0.104    25.286 f  ca/position_white_reg[14][14]_i_6/O
                         net (fo=4, routed)           0.436    25.723    ca/position_white_reg[14][14]_i_6_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I0_O)        0.316    26.039 f  ca/position_white[14][9]_i_2/O
                         net (fo=124, routed)         0.720    26.759    ca/position_white[14][9]_i_2_n_0
    SLICE_X44Y36         LUT2 (Prop_lut2_I0_O)        0.124    26.883 f  ca/position_overall[13][14]_i_2__0/O
                         net (fo=116, routed)         1.162    28.045    ca/position_overall[13][14]_i_2__0_n_0
    SLICE_X47Y46         LUT5 (Prop_lut5_I0_O)        0.124    28.169 r  ca/position_overall[9][6]_i_1/O
                         net (fo=1, routed)           0.000    28.169    ca/position_overall[9][6]_i_1_n_0
    SLICE_X47Y46         FDRE                                         r  ca/position_overall_reg[9][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        1.448    14.789    ca/clk_IBUF_BUFG
    SLICE_X47Y46         FDRE                                         r  ca/position_overall_reg[9][6]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X47Y46         FDRE (Setup_fdre_C_D)        0.032    14.974    ca/position_overall_reg[9][6]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -28.169    
  -------------------------------------------------------------------
                         slack                                -13.195    

Slack (VIOLATED) :        -13.192ns  (required time - arrival time)
  Source:                 ca/cursor_x_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/position_overall_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.062ns  (logic 9.096ns (39.441%)  route 13.966ns (60.559%))
  Logic Levels:           30  (CARRY4=13 LUT2=3 LUT3=2 LUT4=1 LUT5=2 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        1.569     5.090    ca/clk_IBUF_BUFG
    SLICE_X11Y45         FDSE                                         r  ca/cursor_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDSE (Prop_fdse_C_Q)         0.456     5.546 f  ca/cursor_x_reg[4]/Q
                         net (fo=70, routed)          0.511     6.057    ca/cursor_x[4]
    SLICE_X10Y45         LUT3 (Prop_lut3_I0_O)        0.124     6.181 r  ca/x_coordinate[3]_i_23/O
                         net (fo=11, routed)          0.485     6.667    ca/x_coordinate[3]_i_23_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.791 f  ca/x_coordinate[3]_i_188/O
                         net (fo=25, routed)          0.752     7.543    ca/x_coordinate[3]_i_101_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.667 r  ca/x_coordinate[3]_i_181/O
                         net (fo=4, routed)           0.749     8.416    ca/x_coordinate[3]_i_181_n_0
    SLICE_X15Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.540 r  ca/x_coordinate[3]_i_329/O
                         net (fo=1, routed)           0.000     8.540    ca/x_coordinate[3]_i_329_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.938 r  ca/x_coordinate_reg[3]_i_260/CO[3]
                         net (fo=1, routed)           0.000     8.938    ca/x_coordinate_reg[3]_i_260_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.052 r  ca/x_coordinate_reg[3]_i_160/CO[3]
                         net (fo=43, routed)          1.010    10.062    ca/x_coordinate_reg[3]_i_160_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.657 r  ca/x_coordinate_reg[3]_i_190/CO[3]
                         net (fo=6, routed)           0.819    11.476    ca/x_coordinate_reg[3]_i_190_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630    12.106 r  ca/x_coordinate_reg[3]_i_311/O[1]
                         net (fo=3, routed)           0.945    13.051    ca_n_419
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.306    13.357 r  x_coordinate[3]_i_427/O
                         net (fo=1, routed)           0.000    13.357    ca/cursor_x_reg[8]_1[0]
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.907 r  ca/x_coordinate_reg[3]_i_409/CO[3]
                         net (fo=1, routed)           0.000    13.907    ca/x_coordinate_reg[3]_i_409_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.021 r  ca/x_coordinate_reg[3]_i_362/CO[3]
                         net (fo=1, routed)           0.000    14.021    ca/x_coordinate_reg[3]_i_362_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.355 r  ca/x_coordinate_reg[3]_i_303/O[1]
                         net (fo=4, routed)           0.770    15.125    ca_n_82
    SLICE_X10Y50         LUT6 (Prop_lut6_I2_O)        0.303    15.428 r  x_coordinate[3]_i_216/O
                         net (fo=2, routed)           0.927    16.355    ca/cursor_x_reg[8]_7[0]
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.905 r  ca/x_coordinate_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    16.905    ca/x_coordinate_reg[3]_i_132_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.228 r  ca/x_coordinate_reg[3]_i_59/O[1]
                         net (fo=3, routed)           0.572    17.800    ca/x_coordinate_reg[3]_i_59_n_6
    SLICE_X13Y47         LUT2 (Prop_lut2_I0_O)        0.306    18.106 r  ca/x_coordinate[3]_i_131/O
                         net (fo=1, routed)           0.000    18.106    ca/x_coordinate[3]_i_131_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.638 r  ca/x_coordinate_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    18.638    ca/x_coordinate_reg[3]_i_55_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.860 r  ca/x_coordinate_reg[3]_i_24/O[0]
                         net (fo=3, routed)           0.656    19.516    ca/x_coordinate_reg[3]_i_24_n_7
    SLICE_X12Y48         LUT3 (Prop_lut3_I2_O)        0.299    19.815 r  ca/x_coordinate[3]_i_53/O
                         net (fo=1, routed)           0.000    19.815    ca/x_coordinate[3]_i_53_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.348 r  ca/x_coordinate_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.348    ca/x_coordinate_reg[3]_i_18_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.505 r  ca/x_coordinate_reg[3]_i_5/CO[1]
                         net (fo=5, routed)           1.124    21.629    ca/x_coordinate_reg[3]_i_5_n_2
    SLICE_X28Y42         LUT5 (Prop_lut5_I1_O)        0.332    21.961 r  ca/x_coordinate[0]_i_2/O
                         net (fo=73, routed)          1.277    23.238    ca/x_coordinate[0]_i_2_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I4_O)        0.124    23.362 f  ca/position_white[14][14]_i_57/O
                         net (fo=1, routed)           0.000    23.362    ca/position_white[14][14]_i_57_n_0
    SLICE_X48Y43         MUXF7 (Prop_muxf7_I1_O)      0.217    23.579 f  ca/position_white_reg[14][14]_i_23/O
                         net (fo=1, routed)           1.066    24.645    ca/position_white_reg[14][14]_i_23_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I1_O)        0.299    24.944 f  ca/position_white[14][14]_i_14/O
                         net (fo=1, routed)           0.000    24.944    ca/position_white[14][14]_i_14_n_0
    SLICE_X44Y40         MUXF7 (Prop_muxf7_I0_O)      0.238    25.182 f  ca/position_white_reg[14][14]_i_10/O
                         net (fo=1, routed)           0.000    25.182    ca/position_white_reg[14][14]_i_10_n_0
    SLICE_X44Y40         MUXF8 (Prop_muxf8_I0_O)      0.104    25.286 f  ca/position_white_reg[14][14]_i_6/O
                         net (fo=4, routed)           0.436    25.723    ca/position_white_reg[14][14]_i_6_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I0_O)        0.316    26.039 f  ca/position_white[14][9]_i_2/O
                         net (fo=124, routed)         0.720    26.759    ca/position_white[14][9]_i_2_n_0
    SLICE_X44Y36         LUT2 (Prop_lut2_I0_O)        0.124    26.883 f  ca/position_overall[13][14]_i_2__0/O
                         net (fo=116, routed)         1.145    28.028    ca/position_overall[13][14]_i_2__0_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I0_O)        0.124    28.152 r  ca/position_overall[4][2]_i_1/O
                         net (fo=1, routed)           0.000    28.152    ca/position_overall[4][2]_i_1_n_0
    SLICE_X47Y30         FDRE                                         r  ca/position_overall_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        1.437    14.778    ca/clk_IBUF_BUFG
    SLICE_X47Y30         FDRE                                         r  ca/position_overall_reg[4][2]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X47Y30         FDRE (Setup_fdre_C_D)        0.029    14.960    ca/position_overall_reg[4][2]
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                         -28.152    
  -------------------------------------------------------------------
                         slack                                -13.192    

Slack (VIOLATED) :        -13.191ns  (required time - arrival time)
  Source:                 ca/cursor_x_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/position_overall_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.074ns  (logic 9.096ns (39.422%)  route 13.978ns (60.578%))
  Logic Levels:           30  (CARRY4=13 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        1.569     5.090    ca/clk_IBUF_BUFG
    SLICE_X11Y45         FDSE                                         r  ca/cursor_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDSE (Prop_fdse_C_Q)         0.456     5.546 f  ca/cursor_x_reg[4]/Q
                         net (fo=70, routed)          0.511     6.057    ca/cursor_x[4]
    SLICE_X10Y45         LUT3 (Prop_lut3_I0_O)        0.124     6.181 r  ca/x_coordinate[3]_i_23/O
                         net (fo=11, routed)          0.485     6.667    ca/x_coordinate[3]_i_23_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.791 f  ca/x_coordinate[3]_i_188/O
                         net (fo=25, routed)          0.752     7.543    ca/x_coordinate[3]_i_101_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.667 r  ca/x_coordinate[3]_i_181/O
                         net (fo=4, routed)           0.749     8.416    ca/x_coordinate[3]_i_181_n_0
    SLICE_X15Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.540 r  ca/x_coordinate[3]_i_329/O
                         net (fo=1, routed)           0.000     8.540    ca/x_coordinate[3]_i_329_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.938 r  ca/x_coordinate_reg[3]_i_260/CO[3]
                         net (fo=1, routed)           0.000     8.938    ca/x_coordinate_reg[3]_i_260_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.052 r  ca/x_coordinate_reg[3]_i_160/CO[3]
                         net (fo=43, routed)          1.010    10.062    ca/x_coordinate_reg[3]_i_160_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.657 r  ca/x_coordinate_reg[3]_i_190/CO[3]
                         net (fo=6, routed)           0.819    11.476    ca/x_coordinate_reg[3]_i_190_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630    12.106 r  ca/x_coordinate_reg[3]_i_311/O[1]
                         net (fo=3, routed)           0.945    13.051    ca_n_419
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.306    13.357 r  x_coordinate[3]_i_427/O
                         net (fo=1, routed)           0.000    13.357    ca/cursor_x_reg[8]_1[0]
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.907 r  ca/x_coordinate_reg[3]_i_409/CO[3]
                         net (fo=1, routed)           0.000    13.907    ca/x_coordinate_reg[3]_i_409_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.021 r  ca/x_coordinate_reg[3]_i_362/CO[3]
                         net (fo=1, routed)           0.000    14.021    ca/x_coordinate_reg[3]_i_362_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.355 r  ca/x_coordinate_reg[3]_i_303/O[1]
                         net (fo=4, routed)           0.770    15.125    ca_n_82
    SLICE_X10Y50         LUT6 (Prop_lut6_I2_O)        0.303    15.428 r  x_coordinate[3]_i_216/O
                         net (fo=2, routed)           0.927    16.355    ca/cursor_x_reg[8]_7[0]
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.905 r  ca/x_coordinate_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    16.905    ca/x_coordinate_reg[3]_i_132_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.228 r  ca/x_coordinate_reg[3]_i_59/O[1]
                         net (fo=3, routed)           0.572    17.800    ca/x_coordinate_reg[3]_i_59_n_6
    SLICE_X13Y47         LUT2 (Prop_lut2_I0_O)        0.306    18.106 r  ca/x_coordinate[3]_i_131/O
                         net (fo=1, routed)           0.000    18.106    ca/x_coordinate[3]_i_131_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.638 r  ca/x_coordinate_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    18.638    ca/x_coordinate_reg[3]_i_55_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.860 r  ca/x_coordinate_reg[3]_i_24/O[0]
                         net (fo=3, routed)           0.656    19.516    ca/x_coordinate_reg[3]_i_24_n_7
    SLICE_X12Y48         LUT3 (Prop_lut3_I2_O)        0.299    19.815 r  ca/x_coordinate[3]_i_53/O
                         net (fo=1, routed)           0.000    19.815    ca/x_coordinate[3]_i_53_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.348 r  ca/x_coordinate_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.348    ca/x_coordinate_reg[3]_i_18_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.505 r  ca/x_coordinate_reg[3]_i_5/CO[1]
                         net (fo=5, routed)           1.124    21.629    ca/x_coordinate_reg[3]_i_5_n_2
    SLICE_X28Y42         LUT5 (Prop_lut5_I1_O)        0.332    21.961 r  ca/x_coordinate[0]_i_2/O
                         net (fo=73, routed)          1.277    23.238    ca/x_coordinate[0]_i_2_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I4_O)        0.124    23.362 f  ca/position_white[14][14]_i_57/O
                         net (fo=1, routed)           0.000    23.362    ca/position_white[14][14]_i_57_n_0
    SLICE_X48Y43         MUXF7 (Prop_muxf7_I1_O)      0.217    23.579 f  ca/position_white_reg[14][14]_i_23/O
                         net (fo=1, routed)           1.066    24.645    ca/position_white_reg[14][14]_i_23_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I1_O)        0.299    24.944 f  ca/position_white[14][14]_i_14/O
                         net (fo=1, routed)           0.000    24.944    ca/position_white[14][14]_i_14_n_0
    SLICE_X44Y40         MUXF7 (Prop_muxf7_I0_O)      0.238    25.182 f  ca/position_white_reg[14][14]_i_10/O
                         net (fo=1, routed)           0.000    25.182    ca/position_white_reg[14][14]_i_10_n_0
    SLICE_X44Y40         MUXF8 (Prop_muxf8_I0_O)      0.104    25.286 f  ca/position_white_reg[14][14]_i_6/O
                         net (fo=4, routed)           0.436    25.723    ca/position_white_reg[14][14]_i_6_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I0_O)        0.316    26.039 f  ca/position_white[14][9]_i_2/O
                         net (fo=124, routed)         0.720    26.759    ca/position_white[14][9]_i_2_n_0
    SLICE_X44Y36         LUT2 (Prop_lut2_I0_O)        0.124    26.883 f  ca/position_overall[13][14]_i_2__0/O
                         net (fo=116, routed)         1.157    28.040    ca/position_overall[13][14]_i_2__0_n_0
    SLICE_X47Y46         LUT5 (Prop_lut5_I0_O)        0.124    28.164 r  ca/position_overall[2][6]_i_1/O
                         net (fo=1, routed)           0.000    28.164    ca/position_overall[2][6]_i_1_n_0
    SLICE_X47Y46         FDRE                                         r  ca/position_overall_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        1.448    14.789    ca/clk_IBUF_BUFG
    SLICE_X47Y46         FDRE                                         r  ca/position_overall_reg[2][6]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X47Y46         FDRE (Setup_fdre_C_D)        0.031    14.973    ca/position_overall_reg[2][6]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -28.164    
  -------------------------------------------------------------------
                         slack                                -13.191    

Slack (VIOLATED) :        -13.187ns  (required time - arrival time)
  Source:                 ca/cursor_x_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/position_overall_reg[5][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.059ns  (logic 9.096ns (39.446%)  route 13.963ns (60.554%))
  Logic Levels:           30  (CARRY4=13 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        1.569     5.090    ca/clk_IBUF_BUFG
    SLICE_X11Y45         FDSE                                         r  ca/cursor_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDSE (Prop_fdse_C_Q)         0.456     5.546 f  ca/cursor_x_reg[4]/Q
                         net (fo=70, routed)          0.511     6.057    ca/cursor_x[4]
    SLICE_X10Y45         LUT3 (Prop_lut3_I0_O)        0.124     6.181 r  ca/x_coordinate[3]_i_23/O
                         net (fo=11, routed)          0.485     6.667    ca/x_coordinate[3]_i_23_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.791 f  ca/x_coordinate[3]_i_188/O
                         net (fo=25, routed)          0.752     7.543    ca/x_coordinate[3]_i_101_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.667 r  ca/x_coordinate[3]_i_181/O
                         net (fo=4, routed)           0.749     8.416    ca/x_coordinate[3]_i_181_n_0
    SLICE_X15Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.540 r  ca/x_coordinate[3]_i_329/O
                         net (fo=1, routed)           0.000     8.540    ca/x_coordinate[3]_i_329_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.938 r  ca/x_coordinate_reg[3]_i_260/CO[3]
                         net (fo=1, routed)           0.000     8.938    ca/x_coordinate_reg[3]_i_260_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.052 r  ca/x_coordinate_reg[3]_i_160/CO[3]
                         net (fo=43, routed)          1.010    10.062    ca/x_coordinate_reg[3]_i_160_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.657 r  ca/x_coordinate_reg[3]_i_190/CO[3]
                         net (fo=6, routed)           0.819    11.476    ca/x_coordinate_reg[3]_i_190_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630    12.106 r  ca/x_coordinate_reg[3]_i_311/O[1]
                         net (fo=3, routed)           0.945    13.051    ca_n_419
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.306    13.357 r  x_coordinate[3]_i_427/O
                         net (fo=1, routed)           0.000    13.357    ca/cursor_x_reg[8]_1[0]
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.907 r  ca/x_coordinate_reg[3]_i_409/CO[3]
                         net (fo=1, routed)           0.000    13.907    ca/x_coordinate_reg[3]_i_409_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.021 r  ca/x_coordinate_reg[3]_i_362/CO[3]
                         net (fo=1, routed)           0.000    14.021    ca/x_coordinate_reg[3]_i_362_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.355 r  ca/x_coordinate_reg[3]_i_303/O[1]
                         net (fo=4, routed)           0.770    15.125    ca_n_82
    SLICE_X10Y50         LUT6 (Prop_lut6_I2_O)        0.303    15.428 r  x_coordinate[3]_i_216/O
                         net (fo=2, routed)           0.927    16.355    ca/cursor_x_reg[8]_7[0]
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.905 r  ca/x_coordinate_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    16.905    ca/x_coordinate_reg[3]_i_132_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.228 r  ca/x_coordinate_reg[3]_i_59/O[1]
                         net (fo=3, routed)           0.572    17.800    ca/x_coordinate_reg[3]_i_59_n_6
    SLICE_X13Y47         LUT2 (Prop_lut2_I0_O)        0.306    18.106 r  ca/x_coordinate[3]_i_131/O
                         net (fo=1, routed)           0.000    18.106    ca/x_coordinate[3]_i_131_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.638 r  ca/x_coordinate_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    18.638    ca/x_coordinate_reg[3]_i_55_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.860 r  ca/x_coordinate_reg[3]_i_24/O[0]
                         net (fo=3, routed)           0.656    19.516    ca/x_coordinate_reg[3]_i_24_n_7
    SLICE_X12Y48         LUT3 (Prop_lut3_I2_O)        0.299    19.815 r  ca/x_coordinate[3]_i_53/O
                         net (fo=1, routed)           0.000    19.815    ca/x_coordinate[3]_i_53_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.348 r  ca/x_coordinate_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.348    ca/x_coordinate_reg[3]_i_18_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.505 r  ca/x_coordinate_reg[3]_i_5/CO[1]
                         net (fo=5, routed)           1.124    21.629    ca/x_coordinate_reg[3]_i_5_n_2
    SLICE_X28Y42         LUT5 (Prop_lut5_I1_O)        0.332    21.961 r  ca/x_coordinate[0]_i_2/O
                         net (fo=73, routed)          1.277    23.238    ca/x_coordinate[0]_i_2_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I4_O)        0.124    23.362 f  ca/position_white[14][14]_i_57/O
                         net (fo=1, routed)           0.000    23.362    ca/position_white[14][14]_i_57_n_0
    SLICE_X48Y43         MUXF7 (Prop_muxf7_I1_O)      0.217    23.579 f  ca/position_white_reg[14][14]_i_23/O
                         net (fo=1, routed)           1.066    24.645    ca/position_white_reg[14][14]_i_23_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I1_O)        0.299    24.944 f  ca/position_white[14][14]_i_14/O
                         net (fo=1, routed)           0.000    24.944    ca/position_white[14][14]_i_14_n_0
    SLICE_X44Y40         MUXF7 (Prop_muxf7_I0_O)      0.238    25.182 f  ca/position_white_reg[14][14]_i_10/O
                         net (fo=1, routed)           0.000    25.182    ca/position_white_reg[14][14]_i_10_n_0
    SLICE_X44Y40         MUXF8 (Prop_muxf8_I0_O)      0.104    25.286 f  ca/position_white_reg[14][14]_i_6/O
                         net (fo=4, routed)           0.436    25.723    ca/position_white_reg[14][14]_i_6_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I0_O)        0.316    26.039 f  ca/position_white[14][9]_i_2/O
                         net (fo=124, routed)         0.720    26.759    ca/position_white[14][9]_i_2_n_0
    SLICE_X44Y36         LUT2 (Prop_lut2_I0_O)        0.124    26.883 f  ca/position_overall[13][14]_i_2__0/O
                         net (fo=116, routed)         1.142    28.025    ca/position_overall[13][14]_i_2__0_n_0
    SLICE_X47Y30         LUT5 (Prop_lut5_I0_O)        0.124    28.149 r  ca/position_overall[5][14]_i_1/O
                         net (fo=1, routed)           0.000    28.149    ca/position_overall[5][14]_i_1_n_0
    SLICE_X47Y30         FDRE                                         r  ca/position_overall_reg[5][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        1.437    14.778    ca/clk_IBUF_BUFG
    SLICE_X47Y30         FDRE                                         r  ca/position_overall_reg[5][14]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X47Y30         FDRE (Setup_fdre_C_D)        0.031    14.962    ca/position_overall_reg[5][14]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -28.149    
  -------------------------------------------------------------------
                         slack                                -13.187    

Slack (VIOLATED) :        -13.184ns  (required time - arrival time)
  Source:                 ca/cursor_x_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/color_reg_rep__2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.080ns  (logic 9.096ns (39.410%)  route 13.984ns (60.590%))
  Logic Levels:           30  (CARRY4=13 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        1.569     5.090    ca/clk_IBUF_BUFG
    SLICE_X11Y45         FDSE                                         r  ca/cursor_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDSE (Prop_fdse_C_Q)         0.456     5.546 f  ca/cursor_x_reg[4]/Q
                         net (fo=70, routed)          0.511     6.057    ca/cursor_x[4]
    SLICE_X10Y45         LUT3 (Prop_lut3_I0_O)        0.124     6.181 r  ca/x_coordinate[3]_i_23/O
                         net (fo=11, routed)          0.485     6.667    ca/x_coordinate[3]_i_23_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.791 f  ca/x_coordinate[3]_i_188/O
                         net (fo=25, routed)          0.752     7.543    ca/x_coordinate[3]_i_101_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.667 r  ca/x_coordinate[3]_i_181/O
                         net (fo=4, routed)           0.749     8.416    ca/x_coordinate[3]_i_181_n_0
    SLICE_X15Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.540 r  ca/x_coordinate[3]_i_329/O
                         net (fo=1, routed)           0.000     8.540    ca/x_coordinate[3]_i_329_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.938 r  ca/x_coordinate_reg[3]_i_260/CO[3]
                         net (fo=1, routed)           0.000     8.938    ca/x_coordinate_reg[3]_i_260_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.052 r  ca/x_coordinate_reg[3]_i_160/CO[3]
                         net (fo=43, routed)          1.010    10.062    ca/x_coordinate_reg[3]_i_160_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.657 r  ca/x_coordinate_reg[3]_i_190/CO[3]
                         net (fo=6, routed)           0.819    11.476    ca/x_coordinate_reg[3]_i_190_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630    12.106 r  ca/x_coordinate_reg[3]_i_311/O[1]
                         net (fo=3, routed)           0.945    13.051    ca_n_419
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.306    13.357 r  x_coordinate[3]_i_427/O
                         net (fo=1, routed)           0.000    13.357    ca/cursor_x_reg[8]_1[0]
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.907 r  ca/x_coordinate_reg[3]_i_409/CO[3]
                         net (fo=1, routed)           0.000    13.907    ca/x_coordinate_reg[3]_i_409_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.021 r  ca/x_coordinate_reg[3]_i_362/CO[3]
                         net (fo=1, routed)           0.000    14.021    ca/x_coordinate_reg[3]_i_362_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.355 r  ca/x_coordinate_reg[3]_i_303/O[1]
                         net (fo=4, routed)           0.770    15.125    ca_n_82
    SLICE_X10Y50         LUT6 (Prop_lut6_I2_O)        0.303    15.428 r  x_coordinate[3]_i_216/O
                         net (fo=2, routed)           0.927    16.355    ca/cursor_x_reg[8]_7[0]
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.905 r  ca/x_coordinate_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    16.905    ca/x_coordinate_reg[3]_i_132_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.228 r  ca/x_coordinate_reg[3]_i_59/O[1]
                         net (fo=3, routed)           0.572    17.800    ca/x_coordinate_reg[3]_i_59_n_6
    SLICE_X13Y47         LUT2 (Prop_lut2_I0_O)        0.306    18.106 r  ca/x_coordinate[3]_i_131/O
                         net (fo=1, routed)           0.000    18.106    ca/x_coordinate[3]_i_131_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.638 r  ca/x_coordinate_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    18.638    ca/x_coordinate_reg[3]_i_55_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.860 r  ca/x_coordinate_reg[3]_i_24/O[0]
                         net (fo=3, routed)           0.656    19.516    ca/x_coordinate_reg[3]_i_24_n_7
    SLICE_X12Y48         LUT3 (Prop_lut3_I2_O)        0.299    19.815 r  ca/x_coordinate[3]_i_53/O
                         net (fo=1, routed)           0.000    19.815    ca/x_coordinate[3]_i_53_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.348 r  ca/x_coordinate_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.348    ca/x_coordinate_reg[3]_i_18_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.505 r  ca/x_coordinate_reg[3]_i_5/CO[1]
                         net (fo=5, routed)           1.124    21.629    ca/x_coordinate_reg[3]_i_5_n_2
    SLICE_X28Y42         LUT5 (Prop_lut5_I1_O)        0.332    21.961 r  ca/x_coordinate[0]_i_2/O
                         net (fo=73, routed)          1.277    23.238    ca/x_coordinate[0]_i_2_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I4_O)        0.124    23.362 f  ca/position_white[14][14]_i_57/O
                         net (fo=1, routed)           0.000    23.362    ca/position_white[14][14]_i_57_n_0
    SLICE_X48Y43         MUXF7 (Prop_muxf7_I1_O)      0.217    23.579 f  ca/position_white_reg[14][14]_i_23/O
                         net (fo=1, routed)           1.066    24.645    ca/position_white_reg[14][14]_i_23_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I1_O)        0.299    24.944 f  ca/position_white[14][14]_i_14/O
                         net (fo=1, routed)           0.000    24.944    ca/position_white[14][14]_i_14_n_0
    SLICE_X44Y40         MUXF7 (Prop_muxf7_I0_O)      0.238    25.182 f  ca/position_white_reg[14][14]_i_10/O
                         net (fo=1, routed)           0.000    25.182    ca/position_white_reg[14][14]_i_10_n_0
    SLICE_X44Y40         MUXF8 (Prop_muxf8_I0_O)      0.104    25.286 f  ca/position_white_reg[14][14]_i_6/O
                         net (fo=4, routed)           0.525    25.811    ca/position_white_reg[14][14]_i_6_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I0_O)        0.316    26.127 f  ca/position_black[14][14]_i_2/O
                         net (fo=124, routed)         0.517    26.644    main/cursor_y_reg[8]
    SLICE_X41Y40         LUT2 (Prop_lut2_I1_O)        0.124    26.768 r  main/color_i_2/O
                         net (fo=119, routed)         0.900    27.668    ca/mode_reg[0]_rep__4_35
    SLICE_X34Y33         LUT4 (Prop_lut4_I1_O)        0.124    27.792 r  ca/color_rep__2_i_1/O
                         net (fo=1, routed)           0.379    28.171    ca/color_rep__2_i_1_n_0
    SLICE_X34Y33         FDRE                                         r  ca/color_reg_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        1.437    14.778    ca/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  ca/color_reg_rep__2/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X34Y33         FDRE (Setup_fdre_C_D)       -0.016    14.987    ca/color_reg_rep__2
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                         -28.171    
  -------------------------------------------------------------------
                         slack                                -13.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ca/unit_mouse/y_new_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/y_pos_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.176%)  route 0.186ns (56.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        0.594     1.477    ca/unit_mouse/clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  ca/unit_mouse/y_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ca/unit_mouse/y_new_reg/Q
                         net (fo=12, routed)          0.186     1.804    ca/unit_mouse/y_new_reg_n_0
    SLICE_X2Y49          FDRE                                         r  ca/unit_mouse/y_pos_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        0.867     1.994    ca/unit_mouse/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  ca/unit_mouse/y_pos_reg[10]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X2Y49          FDRE (Hold_fdre_C_CE)       -0.016     1.734    ca/unit_mouse/y_pos_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ca/unit_mouse/y_new_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/y_pos_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.176%)  route 0.186ns (56.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        0.594     1.477    ca/unit_mouse/clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  ca/unit_mouse/y_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ca/unit_mouse/y_new_reg/Q
                         net (fo=12, routed)          0.186     1.804    ca/unit_mouse/y_new_reg_n_0
    SLICE_X2Y49          FDRE                                         r  ca/unit_mouse/y_pos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        0.867     1.994    ca/unit_mouse/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  ca/unit_mouse/y_pos_reg[8]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X2Y49          FDRE (Hold_fdre_C_CE)       -0.016     1.734    ca/unit_mouse/y_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ca/unit_mouse/y_new_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/y_pos_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.176%)  route 0.186ns (56.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        0.594     1.477    ca/unit_mouse/clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  ca/unit_mouse/y_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ca/unit_mouse/y_new_reg/Q
                         net (fo=12, routed)          0.186     1.804    ca/unit_mouse/y_new_reg_n_0
    SLICE_X2Y49          FDRE                                         r  ca/unit_mouse/y_pos_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        0.867     1.994    ca/unit_mouse/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  ca/unit_mouse/y_pos_reg[9]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X2Y49          FDRE (Hold_fdre_C_CE)       -0.016     1.734    ca/unit_mouse/y_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ca/y_coordinate_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/position_white_reg[13][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.693%)  route 0.307ns (62.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        0.555     1.438    ca/clk_IBUF_BUFG
    SLICE_X33Y19         FDRE                                         r  ca/y_coordinate_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  ca/y_coordinate_reg[0]_rep__0/Q
                         net (fo=89, routed)          0.307     1.887    ca/position_white_reg[13][2]_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I3_O)        0.045     1.932 r  ca/position_white[13][2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.932    main/position_white_reg[13][2]_1
    SLICE_X38Y14         FDRE                                         r  main/position_white_reg[13][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        0.827     1.954    main/clk_IBUF_BUFG
    SLICE_X38Y14         FDRE                                         r  main/position_white_reg[13][2]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X38Y14         FDRE (Hold_fdre_C_D)         0.120     1.825    main/position_white_reg[13][2]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ca/x_coordinate_reg[1]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/position_white_reg[13][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.839%)  route 0.293ns (61.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        0.555     1.438    ca/clk_IBUF_BUFG
    SLICE_X40Y19         FDRE                                         r  ca/x_coordinate_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  ca/x_coordinate_reg[1]_rep__2/Q
                         net (fo=115, routed)         0.293     1.872    ca/position_black_reg[8][6]_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I3_O)        0.045     1.917 r  ca/position_white[13][5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.917    main/position_white_reg[13][5]_1
    SLICE_X32Y15         FDRE                                         r  main/position_white_reg[13][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        0.826     1.953    main/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  main/position_white_reg[13][5]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X32Y15         FDRE (Hold_fdre_C_D)         0.091     1.795    main/position_white_reg[13][5]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ca/unit_mouse/y_sign_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/y_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.246ns (48.524%)  route 0.261ns (51.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        0.594     1.477    ca/unit_mouse/clk_IBUF_BUFG
    SLICE_X2Y52          FDRE                                         r  ca/unit_mouse/y_sign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.148     1.625 r  ca/unit_mouse/y_sign_reg/Q
                         net (fo=12, routed)          0.261     1.886    ca/unit_mouse/y_sign_reg_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I2_O)        0.098     1.984 r  ca/unit_mouse/y_pos[7]_i_1/O
                         net (fo=1, routed)           0.000     1.984    ca/unit_mouse/y_pos[7]_i_1_n_0
    SLICE_X3Y48          FDRE                                         r  ca/unit_mouse/y_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        0.867     1.994    ca/unit_mouse/clk_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  ca/unit_mouse/y_pos_reg[7]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X3Y48          FDRE (Hold_fdre_C_D)         0.091     1.841    ca/unit_mouse/y_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ca/unit_mouse/Inst_Ps2Interface/clk_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/Inst_Ps2Interface/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        0.590     1.473    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  ca/unit_mouse/Inst_Ps2Interface/clk_inter_reg/Q
                         net (fo=2, routed)           0.098     1.712    ca/unit_mouse/Inst_Ps2Interface/clk_inter
    SLICE_X2Y62          LUT4 (Prop_lut4_I1_O)        0.045     1.757 r  ca/unit_mouse/Inst_Ps2Interface/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000     1.757    ca/unit_mouse/Inst_Ps2Interface/ps2_clk_clean_i_1_n_0
    SLICE_X2Y62          FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        0.859     1.987    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X2Y62          FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/ps2_clk_clean_reg/C
                         clock pessimism             -0.501     1.486    
    SLICE_X2Y62          FDRE (Hold_fdre_C_D)         0.120     1.606    ca/unit_mouse/Inst_Ps2Interface/ps2_clk_clean_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 pclk/row_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pclk/cdr/addr_reg_reg_rep/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.319%)  route 0.258ns (64.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        0.557     1.440    pclk/clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  pclk/row_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  pclk/row_addr_reg[1]/Q
                         net (fo=1, routed)           0.258     1.839    pclk/cdr/ADDRARDADDR[1]
    RAMB18_X0Y8          RAMB18E1                                     r  pclk/cdr/addr_reg_reg_rep/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        0.863     1.991    pclk/cdr/clk_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  pclk/cdr/addr_reg_reg_rep/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.676    pclk/cdr/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 pclk2/row_addr2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pclk/cdr/addr_reg_reg_rep/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.682%)  route 0.260ns (61.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        0.557     1.440    pclk2/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  pclk2/row_addr2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  pclk2/row_addr2_reg[1]/Q
                         net (fo=1, routed)           0.260     1.864    pclk/cdr/ADDRBWRADDR[1]
    RAMB18_X0Y8          RAMB18E1                                     r  pclk/cdr/addr_reg_reg_rep/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        0.866     1.994    pclk/cdr/clk_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  pclk/cdr/addr_reg_reg_rep/CLKBWRCLK
                         clock pessimism             -0.478     1.516    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.699    pclk/cdr/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ca/unit_mouse/Inst_Ps2Interface/ps2_clk_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/Inst_Ps2Interface/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        0.590     1.473    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X2Y62          FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/ps2_clk_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  ca/unit_mouse/Inst_Ps2Interface/ps2_clk_clean_reg/Q
                         net (fo=2, routed)           0.067     1.704    ca/unit_mouse/Inst_Ps2Interface/ps2_clk_clean
    SLICE_X2Y62          FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1968, routed)        0.859     1.987    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X2Y62          FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/ps2_clk_s_reg/C
                         clock pessimism             -0.514     1.473    
    SLICE_X2Y62          FDRE (Hold_fdre_C_D)         0.060     1.533    ca/unit_mouse/Inst_Ps2Interface/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y5    coa/rom/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y5    coa/rom/addr_reg_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    wwt/rom/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    wwt/rom/addr_reg_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8    pclk/cdr/addr_reg_reg_rep/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8    pclk/cdr/addr_reg_reg_rep/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6    sg/rom/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6    sg/rom/addr_reg_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y31   ca/click_in_board_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y15   main/position_overall_reg[5][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y15   main/position_overall_reg[5][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y16   main/position_overall_reg[6][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y20   main/position_overall_reg[8][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y20   main/position_overall_reg[8][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y16   main/position_overall_reg[9][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y5    main/position_white_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y6    main/position_white_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y11   main/position_white_reg[0][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y2    main/position_white_reg[0][8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y33   ca/click_quit_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y22   main/position_overall_reg[5][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y18   main/position_overall_reg[5][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y22   main/position_overall_reg[6][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y17   main/position_overall_reg[6][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y18   main/position_overall_reg[6][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y17   main/position_overall_reg[6][9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y33   ca/click_restart_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y43    ca/clicked_last_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y43    ca/clicked_stable_reg/C



