X86_64 SB+mfence+po-po001
"MFencedWR Fre PodWW PodWR Fre"
Cycle=Fre PodWW PodWR Fre MFencedWR
Relax=PodWR
Safe=Fre PodWW MFencedWR
Generator=diy7 (version 7.55+01(dev))
Prefetch=0:x=F,0:y=T,1:y=F,1:x=T
Com=Fr Fr
Orig=MFencedWR Fre PodWW PodWR Fre
Align=
{
uint64_t z; uint64_t y; uint64_t x; uint64_t 1:rax; uint64_t 0:rax;

}
 P0            | P1            ;
 movq $1,(x)   | movq $1,(y)   ;
 mfence        | movq $1,(z)   ;
 movq (y),%rax | movq (x),%rax ;
exists (0:rax=0 /\ 1:rax=0)
