Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Jan 10 18:22:26 2023
| Host         : LAPTOP-UF85CVI8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Cronometro_on_board_control_sets_placed.rpt
| Design       : Cronometro_on_board
| Device       : xc7a100t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              74 |           19 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             246 |           75 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                       Enable Signal                       |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG |                                                           |                                                           |                2 |              3 |         1.50 |
|  CLK_IBUF_BUFG | racq/icu/E[0]                                             | RST_IBUF                                                  |                1 |              5 |         5.00 |
| ~CLK_IBUF_BUFG | cron_intertempi/cron/minutes_counter/E[0]                 | RST_IBUF                                                  |                2 |              5 |         2.50 |
|  CLK_IBUF_BUFG | racq/icu/load_m_reg_0[0]                                  | RST_IBUF                                                  |                1 |              6 |         6.00 |
|  CLK_IBUF_BUFG | racq/icu/load_s_reg_0[0]                                  | RST_IBUF                                                  |                1 |              6 |         6.00 |
| ~CLK_IBUF_BUFG | cron_intertempi/cron/seconds_counter/Tcount_reg_0[0]      | RST_IBUF                                                  |                3 |              6 |         2.00 |
| ~CLK_IBUF_BUFG | cron_intertempi/cron/time_base/E[0]                       | RST_IBUF                                                  |                2 |              6 |         3.00 |
|  CLK_IBUF_BUFG | racq/db/deb.count[31]_i_2_n_0                             | racq/db/deb.count[19]_i_1_n_0                             |                4 |             11 |         2.75 |
|  CLK_IBUF_BUFG | cron_intertempi/gt/db_stop/deb.count[31]_i_2__1_n_0       | cron_intertempi/gt/db_stop/deb.count[19]_i_1_n_0          |                3 |             11 |         3.67 |
|  CLK_IBUF_BUFG | cron_intertempi/gt/db_visualizza/deb.count[31]_i_2__0_n_0 | cron_intertempi/gt/db_visualizza/deb.count[19]_i_1_n_0    |                4 |             11 |         2.75 |
|  CLK_IBUF_BUFG | racq/db/deb.count[31]_i_2_n_0                             | racq/db/deb.count[31]_i_1_n_0                             |                7 |             20 |         2.86 |
|  CLK_IBUF_BUFG | cron_intertempi/gt/db_stop/deb.count[31]_i_2__1_n_0       | cron_intertempi/gt/db_stop/deb.count[31]_i_1__1_n_0       |                7 |             20 |         2.86 |
|  CLK_IBUF_BUFG | cron_intertempi/gt/db_visualizza/deb.count[31]_i_2__0_n_0 | cron_intertempi/gt/db_visualizza/deb.count[31]_i_1__0_n_0 |                7 |             20 |         2.86 |
|  CLK_IBUF_BUFG |                                                           | RST_IBUF                                                  |               19 |             74 |         3.89 |
|  CLK_IBUF_BUFG | cron_intertempi/gt/db_stop/E[0]                           | RST_IBUF                                                  |               33 |            119 |         3.61 |
+----------------+-----------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+


