;redcode
;assert 1
	SPL -6, @-30
	SUB #-0, @12
	SUB @127, @6
	SPL @-867, @-120
	SUB @127, @79
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <946, 109
	SUB @124, 132
	SPL -4, @-20
	ADD <-4, <-20
	ADD 240, 324
	ADD 240, 324
	SPL -7, @-35
	SPL -4, @-20
	SPL -4, @-20
	SPL -7, @-20
	SUB @127, 529
	MOV 17, <-20
	SLT #-7, <-120
	SUB @127, 106
	DJN @72, #200
	MOV -7, <-20
	CMP -7, <-420
	SUB @127, 100
	SUB @124, 132
	SUB @124, 132
	ADD <-4, <-20
	SUB #0, @3
	SUB <126, 109
	SUB <126, 109
	SPL 270, 90
	SUB @127, 106
	SUB @127, 106
	SPL -7, @-35
	SPL -7, @-35
	MOV 6, <-30
	SPL -6, @-30
	SUB -7, <-420
	ADD #442, @202
	JMN 727, 109
	MOV -7, <-20
	MOV -7, <-20
	SPL -6, @-30
	MOV 6, <-30
	MOV 6, <-30
	MOV 6, <-30
	MOV -7, <-20
	MOV <1, <-30
	SPL @-867, @-120
	SPL @-867, @-120
	SUB @127, @6
