Loading plugins phase: Elapsed time ==> 0s.186ms
Initializing data phase: Elapsed time ==> 2s.278ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\karunmj\Documents\GitHub\m2m\software\solinst\Solinst Driver\Solinst Driver.cydsn\Solinst Driver.cyprj -d CY8C5588AXI-060ES1 -s C:\Users\karunmj\Documents\GitHub\m2m\software\solinst\Solinst Driver\Solinst Driver.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: prj.M0246: information: PSoC 5LP provides many improvements over PSoC 5. Learn more about migrating to PSoC 5LP at www.cypress.com/go/PSoC5LP
 * Solinst Driver ()

ADD: pft.M0028: warning: Clock Warning: (uart_solinst_IntClock's accuracy range '76.677 kHz ? 5.000%, (72.843 kHz - 80.511 kHz)' is not within the specified tolerance range '76.800 kHz ? 2.000%, (75.264 kHz - 78.336 kHz)'.).
 * C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\UART_v2_30\UART_v2_30.cysch (Instance: IntClock)
 * C:\Users\karunmj\Documents\GitHub\m2m\software\solinst\Solinst Driver\Solinst Driver.cydsn\Solinst Driver.cydwr (uart_solinst_IntClock)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.835ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.045ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Solinst Driver.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\karunmj\Documents\GitHub\m2m\software\solinst\Solinst Driver\Solinst Driver.cydsn\Solinst Driver.cyprj -dcpsoc3 Solinst Driver.v -verilog
======================================================================

======================================================================
Compiling:  Solinst Driver.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\karunmj\Documents\GitHub\m2m\software\solinst\Solinst Driver\Solinst Driver.cydsn\Solinst Driver.cyprj -dcpsoc3 Solinst Driver.v -verilog
======================================================================

======================================================================
Compiling:  Solinst Driver.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\karunmj\Documents\GitHub\m2m\software\solinst\Solinst Driver\Solinst Driver.cydsn\Solinst Driver.cyprj -dcpsoc3 -verilog Solinst Driver.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Oct 26 22:36:14 2013


======================================================================
Compiling:  Solinst Driver.v
Program  :   vpp
Options  :    -yv2 -q10 Solinst Driver.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Oct 26 22:36:14 2013

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Solinst Driver.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Solinst Driver.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\karunmj\Documents\GitHub\m2m\software\solinst\Solinst Driver\Solinst Driver.cydsn\Solinst Driver.cyprj -dcpsoc3 -verilog Solinst Driver.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Oct 26 22:36:14 2013

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\karunmj\Documents\GitHub\m2m\software\solinst\Solinst Driver\Solinst Driver.cydsn\codegentemp\Solinst Driver.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\karunmj\Documents\GitHub\m2m\software\solinst\Solinst Driver\Solinst Driver.cydsn\codegentemp\Solinst Driver.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Solinst Driver.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\karunmj\Documents\GitHub\m2m\software\solinst\Solinst Driver\Solinst Driver.cydsn\Solinst Driver.cyprj -dcpsoc3 -verilog Solinst Driver.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Oct 26 22:36:15 2013

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\karunmj\Documents\GitHub\m2m\software\solinst\Solinst Driver\Solinst Driver.cydsn\codegentemp\Solinst Driver.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\karunmj\Documents\GitHub\m2m\software\solinst\Solinst Driver\Solinst Driver.cydsn\codegentemp\Solinst Driver.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\uart_solinst:BUART:reset_sr\
	Net_328
	\uart_solinst:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\uart_solinst:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\uart_solinst:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\uart_solinst:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_325
	\uart_solinst:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\uart_solinst:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\uart_solinst:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\uart_solinst:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\uart_solinst:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\uart_solinst:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\uart_solinst:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\uart_solinst:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\uart_solinst:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\uart_solinst:BUART:sRX:MODULE_5:g1:a0:xeq\
	\uart_solinst:BUART:sRX:MODULE_5:g1:a0:xlt\
	\uart_solinst:BUART:sRX:MODULE_5:g1:a0:xlte\
	\uart_solinst:BUART:sRX:MODULE_5:g1:a0:xgt\
	\uart_solinst:BUART:sRX:MODULE_5:g1:a0:xgte\
	\uart_solinst:BUART:sRX:MODULE_5:lt\
	\uart_solinst:BUART:sRX:MODULE_5:eq\
	\uart_solinst:BUART:sRX:MODULE_5:gt\
	\uart_solinst:BUART:sRX:MODULE_5:gte\
	\uart_solinst:BUART:sRX:MODULE_5:lte\


Deleted 26 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing Net_6 to zero
Aliasing \uart_solinst:BUART:tx_hd_send_break\ to zero
Aliasing \uart_solinst:BUART:HalfDuplexSend\ to zero
Aliasing \uart_solinst:BUART:FinalParityType_1\ to zero
Aliasing \uart_solinst:BUART:FinalParityType_0\ to zero
Aliasing \uart_solinst:BUART:tx_ctrl_mark\ to zero
Aliasing \uart_solinst:BUART:reset_reg_dp\ to zero
Aliasing \uart_solinst:BUART:tx_status_6\ to zero
Aliasing \uart_solinst:BUART:tx_status_5\ to zero
Aliasing \uart_solinst:BUART:tx_status_4\ to zero
Aliasing \uart_solinst:BUART:rx_count7_bit8_wire\ to zero
Aliasing \uart_solinst:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \uart_solinst:BUART:sRX:s23Poll:MODIN2_1\ to \uart_solinst:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \uart_solinst:BUART:sRX:s23Poll:MODIN2_0\ to \uart_solinst:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \uart_solinst:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \uart_solinst:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing \uart_solinst:BUART:sRX:s23Poll:MODIN3_1\ to \uart_solinst:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \uart_solinst:BUART:sRX:s23Poll:MODIN3_0\ to \uart_solinst:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \uart_solinst:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \uart_solinst:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \uart_solinst:BUART:rx_status_1\ to zero
Aliasing \uart_solinst:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \uart_solinst:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \uart_solinst:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \uart_solinst:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \uart_solinst:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \uart_solinst:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \uart_solinst:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \uart_solinst:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \uart_solinst:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \uart_solinst:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \uart_solinst:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__uart_solinst_rx_net_0 to one
Aliasing tmpOE__uart_solinst_tx_net_0 to one
Aliasing tmpOE__solinst_power_pin_net_0 to one
Aliasing Net_326D to zero
Aliasing \uart_solinst:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire \uart_solinst:Net_61\[2] = \uart_solinst:Net_9\[1]
Removing Lhs of wire Net_6[17] = zero[7]
Removing Lhs of wire \uart_solinst:BUART:tx_hd_send_break\[18] = zero[7]
Removing Lhs of wire \uart_solinst:BUART:HalfDuplexSend\[19] = zero[7]
Removing Lhs of wire \uart_solinst:BUART:FinalParityType_1\[20] = zero[7]
Removing Lhs of wire \uart_solinst:BUART:FinalParityType_0\[21] = zero[7]
Removing Lhs of wire \uart_solinst:BUART:FinalAddrMode_2\[22] = \uart_solinst:BUART:control_7\[8]
Removing Lhs of wire \uart_solinst:BUART:FinalAddrMode_1\[23] = \uart_solinst:BUART:control_6\[9]
Removing Lhs of wire \uart_solinst:BUART:FinalAddrMode_0\[24] = \uart_solinst:BUART:control_5\[10]
Removing Lhs of wire \uart_solinst:BUART:tx_ctrl_mark\[25] = zero[7]
Removing Lhs of wire \uart_solinst:BUART:reset_reg_dp\[26] = zero[7]
Removing Rhs of wire Net_9[32] = \uart_solinst:BUART:rx_interrupt_out\[33]
Removing Lhs of wire \uart_solinst:BUART:tx_status_6\[86] = zero[7]
Removing Lhs of wire \uart_solinst:BUART:tx_status_5\[87] = zero[7]
Removing Lhs of wire \uart_solinst:BUART:tx_status_4\[88] = zero[7]
Removing Lhs of wire \uart_solinst:BUART:tx_status_1\[90] = \uart_solinst:BUART:tx_fifo_empty\[51]
Removing Lhs of wire \uart_solinst:BUART:tx_status_3\[92] = \uart_solinst:BUART:tx_fifo_notfull\[50]
Removing Lhs of wire \uart_solinst:BUART:rx_count7_bit8_wire\[151] = zero[7]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[159] = \uart_solinst:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[170]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[161] = \uart_solinst:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[171]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[162] = \uart_solinst:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[187]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[163] = \uart_solinst:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[201]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[164] = \uart_solinst:BUART:sRX:s23Poll:MODIN1_1\[165]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODIN1_1\[165] = \uart_solinst:BUART:pollcount_1\[157]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[166] = \uart_solinst:BUART:sRX:s23Poll:MODIN1_0\[167]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODIN1_0\[167] = \uart_solinst:BUART:pollcount_0\[160]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[173] = one[4]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[174] = one[4]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[175] = \uart_solinst:BUART:pollcount_1\[157]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODIN2_1\[176] = \uart_solinst:BUART:pollcount_1\[157]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[177] = \uart_solinst:BUART:pollcount_0\[160]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODIN2_0\[178] = \uart_solinst:BUART:pollcount_0\[160]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[179] = zero[7]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[180] = one[4]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[181] = \uart_solinst:BUART:pollcount_1\[157]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[182] = \uart_solinst:BUART:pollcount_0\[160]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[183] = zero[7]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[184] = one[4]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[189] = \uart_solinst:BUART:pollcount_1\[157]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODIN3_1\[190] = \uart_solinst:BUART:pollcount_1\[157]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[191] = \uart_solinst:BUART:pollcount_0\[160]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODIN3_0\[192] = \uart_solinst:BUART:pollcount_0\[160]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[193] = one[4]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[194] = zero[7]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[195] = \uart_solinst:BUART:pollcount_1\[157]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[196] = \uart_solinst:BUART:pollcount_0\[160]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[197] = one[4]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[198] = zero[7]
Removing Lhs of wire \uart_solinst:BUART:rx_status_1\[205] = zero[7]
Removing Rhs of wire \uart_solinst:BUART:rx_status_2\[206] = \uart_solinst:BUART:rx_parity_error_status\[207]
Removing Rhs of wire \uart_solinst:BUART:rx_status_3\[208] = \uart_solinst:BUART:rx_stop_bit_error\[209]
Removing Lhs of wire \uart_solinst:BUART:sRX:cmp_vv_vv_MODGEN_4\[219] = \uart_solinst:BUART:sRX:MODULE_4:g2:a0:lta_0\[268]
Removing Lhs of wire \uart_solinst:BUART:sRX:cmp_vv_vv_MODGEN_5\[223] = \uart_solinst:BUART:sRX:MODULE_5:g1:a0:xneq\[290]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_4:g2:a0:newa_6\[224] = zero[7]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_4:g2:a0:newa_5\[225] = zero[7]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_4:g2:a0:newa_4\[226] = zero[7]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_4:g2:a0:newa_3\[227] = \uart_solinst:BUART:sRX:MODIN4_6\[228]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODIN4_6\[228] = \uart_solinst:BUART:rx_count_6\[146]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_4:g2:a0:newa_2\[229] = \uart_solinst:BUART:sRX:MODIN4_5\[230]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODIN4_5\[230] = \uart_solinst:BUART:rx_count_5\[147]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_4:g2:a0:newa_1\[231] = \uart_solinst:BUART:sRX:MODIN4_4\[232]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODIN4_4\[232] = \uart_solinst:BUART:rx_count_4\[148]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_4:g2:a0:newa_0\[233] = \uart_solinst:BUART:sRX:MODIN4_3\[234]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODIN4_3\[234] = \uart_solinst:BUART:rx_count_3\[149]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_4:g2:a0:newb_6\[235] = zero[7]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_4:g2:a0:newb_5\[236] = zero[7]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_4:g2:a0:newb_4\[237] = zero[7]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_4:g2:a0:newb_3\[238] = zero[7]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_4:g2:a0:newb_2\[239] = one[4]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_4:g2:a0:newb_1\[240] = one[4]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_4:g2:a0:newb_0\[241] = zero[7]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_4:g2:a0:dataa_6\[242] = zero[7]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_4:g2:a0:dataa_5\[243] = zero[7]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_4:g2:a0:dataa_4\[244] = zero[7]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_4:g2:a0:dataa_3\[245] = \uart_solinst:BUART:rx_count_6\[146]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_4:g2:a0:dataa_2\[246] = \uart_solinst:BUART:rx_count_5\[147]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_4:g2:a0:dataa_1\[247] = \uart_solinst:BUART:rx_count_4\[148]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_4:g2:a0:dataa_0\[248] = \uart_solinst:BUART:rx_count_3\[149]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_4:g2:a0:datab_6\[249] = zero[7]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_4:g2:a0:datab_5\[250] = zero[7]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_4:g2:a0:datab_4\[251] = zero[7]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_4:g2:a0:datab_3\[252] = zero[7]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_4:g2:a0:datab_2\[253] = one[4]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_4:g2:a0:datab_1\[254] = one[4]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_4:g2:a0:datab_0\[255] = zero[7]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_5:g1:a0:newa_0\[270] = \uart_solinst:BUART:rx_postpoll\[105]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_5:g1:a0:newb_0\[271] = \uart_solinst:BUART:rx_parity_bit\[222]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_5:g1:a0:dataa_0\[272] = \uart_solinst:BUART:rx_postpoll\[105]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_5:g1:a0:datab_0\[273] = \uart_solinst:BUART:rx_parity_bit\[222]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[274] = \uart_solinst:BUART:rx_postpoll\[105]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[275] = \uart_solinst:BUART:rx_parity_bit\[222]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[277] = one[4]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[278] = \uart_solinst:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[276]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[279] = \uart_solinst:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[276]
Removing Lhs of wire tmpOE__uart_solinst_rx_net_0[301] = one[4]
Removing Lhs of wire tmpOE__uart_solinst_tx_net_0[307] = one[4]
Removing Lhs of wire tmpOE__solinst_power_pin_net_0[313] = one[4]
Removing Lhs of wire \uart_solinst:BUART:reset_reg\\D\[318] = zero[7]
Removing Lhs of wire \uart_solinst:BUART:tx_bitclk\\D\[323] = \uart_solinst:BUART:tx_bitclk_enable_pre\[37]
Removing Lhs of wire Net_326D[324] = zero[7]
Removing Lhs of wire \uart_solinst:BUART:rx_bitclk\\D\[333] = \uart_solinst:BUART:rx_bitclk_pre\[140]
Removing Lhs of wire \uart_solinst:BUART:rx_parity_error_pre\\D\[342] = \uart_solinst:BUART:rx_parity_error_pre\[217]
Removing Lhs of wire \uart_solinst:BUART:rx_break_status\\D\[343] = zero[7]

------------------------------------------------------
Aliased 0 equations, 103 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\uart_solinst:BUART:counter_load\' (cost = 3):
\uart_solinst:BUART:counter_load\ <= ((not \uart_solinst:BUART:tx_state_1\ and not \uart_solinst:BUART:tx_state_0\ and \uart_solinst:BUART:tx_bitclk\)
	OR (not \uart_solinst:BUART:tx_state_1\ and not \uart_solinst:BUART:tx_state_0\ and not \uart_solinst:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\uart_solinst:BUART:tx_counter_tc\' (cost = 0):
\uart_solinst:BUART:tx_counter_tc\ <= (not \uart_solinst:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\uart_solinst:BUART:rx_addressmatch\' (cost = 80):
\uart_solinst:BUART:rx_addressmatch\ <= (\uart_solinst:BUART:rx_addressmatch2\
	OR \uart_solinst:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\uart_solinst:BUART:rx_bitclk_pre\' (cost = 1):
\uart_solinst:BUART:rx_bitclk_pre\ <= ((not \uart_solinst:BUART:rx_count_2\ and not \uart_solinst:BUART:rx_count_1\ and not \uart_solinst:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart_solinst:BUART:rx_bitclk_pre16x\' (cost = 0):
\uart_solinst:BUART:rx_bitclk_pre16x\ <= ((not \uart_solinst:BUART:rx_count_2\ and \uart_solinst:BUART:rx_count_1\ and \uart_solinst:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart_solinst:BUART:rx_poll_bit1\' (cost = 1):
\uart_solinst:BUART:rx_poll_bit1\ <= ((not \uart_solinst:BUART:rx_count_2\ and not \uart_solinst:BUART:rx_count_1\ and \uart_solinst:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart_solinst:BUART:rx_poll_bit2\' (cost = 1):
\uart_solinst:BUART:rx_poll_bit2\ <= ((not \uart_solinst:BUART:rx_count_2\ and not \uart_solinst:BUART:rx_count_1\ and not \uart_solinst:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart_solinst:BUART:pollingrange\' (cost = 4):
\uart_solinst:BUART:pollingrange\ <= ((not \uart_solinst:BUART:rx_count_2\ and not \uart_solinst:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\uart_solinst:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\uart_solinst:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\uart_solinst:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \uart_solinst:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\uart_solinst:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\uart_solinst:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\uart_solinst:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\uart_solinst:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \uart_solinst:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\uart_solinst:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\uart_solinst:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\uart_solinst:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\uart_solinst:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\uart_solinst:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\uart_solinst:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\uart_solinst:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\uart_solinst:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\uart_solinst:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\uart_solinst:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\uart_solinst:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \uart_solinst:BUART:rx_count_6\ and not \uart_solinst:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\uart_solinst:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\uart_solinst:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\uart_solinst:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \uart_solinst:BUART:rx_count_6\ and not \uart_solinst:BUART:rx_count_4\)
	OR (not \uart_solinst:BUART:rx_count_6\ and not \uart_solinst:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\uart_solinst:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\uart_solinst:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\uart_solinst:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \uart_solinst:BUART:rx_count_6\ and not \uart_solinst:BUART:rx_count_4\)
	OR (not \uart_solinst:BUART:rx_count_6\ and not \uart_solinst:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\uart_solinst:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \uart_solinst:BUART:pollcount_1\ and not \uart_solinst:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\uart_solinst:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \uart_solinst:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\uart_solinst:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \uart_solinst:BUART:pollcount_0\ and \uart_solinst:BUART:pollcount_1\)
	OR (not \uart_solinst:BUART:pollcount_1\ and \uart_solinst:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Virtual signal \uart_solinst:BUART:rx_postpoll\ with ( cost: 480 or cost_inv: 2)  > 90 or with size: 2 > 102 has been made a (soft) node.
\uart_solinst:BUART:rx_postpoll\ <= (\uart_solinst:BUART:pollcount_1\
	OR (Net_7 and \uart_solinst:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\uart_solinst:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \uart_solinst:BUART:rx_postpoll\ and not \uart_solinst:BUART:rx_parity_bit\)
	OR (\uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\uart_solinst:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \uart_solinst:BUART:rx_postpoll\ and not \uart_solinst:BUART:rx_parity_bit\)
	OR (\uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 34 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \uart_solinst:BUART:rx_parity_error_status\\D\ to zero
Removing Rhs of wire \uart_solinst:BUART:rx_bitclk_enable\[104] = \uart_solinst:BUART:rx_bitclk\[152]
Removing Lhs of wire \uart_solinst:BUART:tx_ctrl_mark_last\\D\[325] = \uart_solinst:BUART:tx_ctrl_mark_last\[95]
Removing Lhs of wire \uart_solinst:BUART:rx_parity_error_status\\D\[338] = zero[7]

------------------------------------------------------
Aliased 0 equations, 3 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\uart_solinst:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \uart_solinst:BUART:rx_parity_bit\ and \uart_solinst:BUART:rx_postpoll\)
	OR (not \uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_parity_bit\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\karunmj\Documents\GitHub\m2m\software\solinst\Solinst Driver\Solinst Driver.cydsn\Solinst Driver.cyprj" -dcpsoc3 "Solinst Driver.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.173ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V2.2.0.572, Family: PSoC3, Started at: Saturday, 26 October 2013 22:36:15
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\karunmj\Documents\GitHub\m2m\software\solinst\Solinst Driver\Solinst Driver.cydsn\Solinst Driver.cyprj -d CY8C5588AXI-060ES1 Solinst Driver.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: Net_326 from registered to combinatorial
    Converted constant MacroCell: \uart_solinst:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \uart_solinst:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \uart_solinst:BUART:rx_status_2\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'uart_solinst_IntClock'. Fanout=1, Signal=\uart_solinst:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_326:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:rx_break_status\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \uart_solinst:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: uart_solinst_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: uart_solinst_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\uart_solinst:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:rx_addr_match_status\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:rx_markspace_pre\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:rx_markspace_status\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:rx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \uart_solinst:BUART:tx_parity_bit\, Duplicate of \uart_solinst:BUART:rx_parity_bit\ 
    MacroCell: Name=\uart_solinst:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_solinst:BUART:tx_parity_bit\ (fanout=0)

    Removing \uart_solinst:BUART:tx_mark\, Duplicate of \uart_solinst:BUART:rx_parity_bit\ 
    MacroCell: Name=\uart_solinst:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_solinst:BUART:tx_mark\ (fanout=0)

    Removing \uart_solinst:BUART:tx_ctrl_mark_last\, Duplicate of \uart_solinst:BUART:rx_parity_bit\ 
    MacroCell: Name=\uart_solinst:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_solinst:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \uart_solinst:BUART:rx_state_1\, Duplicate of \uart_solinst:BUART:rx_parity_bit\ 
    MacroCell: Name=\uart_solinst:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_solinst:BUART:rx_state_1\ (fanout=17)

    Removing \uart_solinst:BUART:rx_parity_error_pre\, Duplicate of \uart_solinst:BUART:rx_parity_bit\ 
    MacroCell: Name=\uart_solinst:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_solinst:BUART:rx_parity_error_pre\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = solinst_power_pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => solinst_power_pin(0)__PA ,
            pad => solinst_power_pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = uart_solinst_rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => uart_solinst_rx(0)__PA ,
            fb => Net_7 ,
            pad => uart_solinst_rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = uart_solinst_tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => uart_solinst_tx(0)__PA ,
            input => Net_282 ,
            pad => uart_solinst_tx(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_282, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_solinst:BUART:txn\
        );
        Output = Net_282 (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_state_0\ * 
              !\uart_solinst:BUART:tx_state_2\
            + !\uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_state_0\ * 
              \uart_solinst:BUART:tx_bitclk\
        );
        Output = \uart_solinst:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\uart_solinst:BUART:rx_count_2\ * 
              !\uart_solinst:BUART:rx_count_1\ * !Net_7 * 
              \uart_solinst:BUART:pollcount_0\
            + !\uart_solinst:BUART:rx_count_2\ * 
              !\uart_solinst:BUART:rx_count_1\ * Net_7 * 
              !\uart_solinst:BUART:pollcount_0\
        );
        Output = \uart_solinst:BUART:pollcount_0\ (fanout=3)

    MacroCell: Name=\uart_solinst:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_solinst:BUART:rx_count_2\ * 
              !\uart_solinst:BUART:rx_count_1\ * 
              !\uart_solinst:BUART:pollcount_1\ * Net_7 * 
              \uart_solinst:BUART:pollcount_0\
            + !\uart_solinst:BUART:rx_count_2\ * 
              !\uart_solinst:BUART:rx_count_1\ * 
              \uart_solinst:BUART:pollcount_1\ * !Net_7
            + !\uart_solinst:BUART:rx_count_2\ * 
              !\uart_solinst:BUART:rx_count_1\ * 
              \uart_solinst:BUART:pollcount_1\ * 
              !\uart_solinst:BUART:pollcount_0\
        );
        Output = \uart_solinst:BUART:pollcount_1\ (fanout=2)

    MacroCell: Name=\uart_solinst:BUART:rx_addr_match_status\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              \uart_solinst:BUART:control_7\ * 
              \uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_7\ * 
              \uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_6\ * 
              \uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_6\ * 
              \uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_addr_match_status\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\uart_solinst:BUART:control_7\ * 
              \uart_solinst:BUART:control_6\ * \uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + !\uart_solinst:BUART:control_7\ * 
              \uart_solinst:BUART:control_6\ * \uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + !\uart_solinst:BUART:control_7\ * 
              \uart_solinst:BUART:control_6\ * \uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_address_detected\ (fanout=4)

    MacroCell: Name=\uart_solinst:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_solinst:BUART:rx_count_2\ * 
              !\uart_solinst:BUART:rx_count_1\ * 
              !\uart_solinst:BUART:rx_count_0\
        );
        Output = \uart_solinst:BUART:rx_bitclk_enable\ (fanout=14)

    MacroCell: Name=\uart_solinst:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \uart_solinst:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_count_6\ * 
              !\uart_solinst:BUART:rx_count_5\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_load_fifo_split\
        );
        Output = \uart_solinst:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\uart_solinst:BUART:rx_load_fifo_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_7\ * \uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + !\uart_solinst:BUART:control_6\ * 
              \uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_count_6\ * 
              !\uart_solinst:BUART:rx_count_4\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_load_fifo_split\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_markspace_pre_split\
        );
        Output = \uart_solinst:BUART:rx_markspace_pre\ (fanout=3)

    MacroCell: Name=\uart_solinst:BUART:rx_markspace_pre_split\, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_markspace_pre_split\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:rx_markspace_status\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_markspace_status\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_solinst:BUART:rx_parity_bit\ (fanout=17)

    MacroCell: Name=\uart_solinst:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \uart_solinst:BUART:pollcount_1\
            + Net_7 * \uart_solinst:BUART:pollcount_0\
        );
        Output = \uart_solinst:BUART:rx_postpoll\ (fanout=12)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\uart_solinst:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_count_6\ * 
              !\uart_solinst:BUART:rx_count_5\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_count_6\ * 
              !\uart_solinst:BUART:rx_count_4\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_state_0\ (fanout=17)

    MacroCell: Name=\uart_solinst:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_state_2_split\
            + \uart_solinst:BUART:rx_state_2_split_1\
        );
        Output = \uart_solinst:BUART:rx_state_2\ (fanout=15)

    MacroCell: Name=\uart_solinst:BUART:rx_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + !\uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * !Net_7 * 
              \uart_solinst:BUART:rx_last\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_count_6\ * 
              !\uart_solinst:BUART:rx_count_4\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_state_2_split\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:rx_state_2_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_7\ * \uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + !\uart_solinst:BUART:control_6\ * 
              \uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_count_6\ * 
              !\uart_solinst:BUART:rx_count_5\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_state_2_split_1\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_count_6\ * 
              !\uart_solinst:BUART:rx_count_5\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_count_6\ * 
              !\uart_solinst:BUART:rx_count_4\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_state_3_split\
        );
        Output = \uart_solinst:BUART:rx_state_3\ (fanout=16)

    MacroCell: Name=\uart_solinst:BUART:rx_state_3_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\uart_solinst:BUART:control_7\ * 
              \uart_solinst:BUART:control_6\ * \uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + !\uart_solinst:BUART:control_7\ * 
              \uart_solinst:BUART:control_6\ * \uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_state_3_split\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:rx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:control_5\
            + !\uart_solinst:BUART:rx_markspace_status\
        );
        Output = \uart_solinst:BUART:rx_status_0\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart_solinst:BUART:rx_load_fifo\ * 
              \uart_solinst:BUART:rx_fifofull\
        );
        Output = \uart_solinst:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart_solinst:BUART:rx_fifonotempty\ * 
              \uart_solinst:BUART:rx_state_stop1_reg\
        );
        Output = \uart_solinst:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:control_5\
            + !\uart_solinst:BUART:rx_addr_match_status\
        );
        Output = \uart_solinst:BUART:rx_status_6\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_solinst:BUART:tx_bitclk_dp\
        );
        Output = \uart_solinst:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\uart_solinst:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_solinst:BUART:tx_bitclk_dp\
        );
        Output = \uart_solinst:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_state_0\ * 
              !\uart_solinst:BUART:tx_fifo_empty\ * 
              !\uart_solinst:BUART:tx_state_2\
            + !\uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_state_0\ * 
              !\uart_solinst:BUART:tx_fifo_empty\ * 
              \uart_solinst:BUART:tx_bitclk\
            + \uart_solinst:BUART:tx_state_1\ * 
              \uart_solinst:BUART:tx_state_0\ * 
              \uart_solinst:BUART:tx_fifo_empty\ * 
              \uart_solinst:BUART:tx_bitclk\
            + \uart_solinst:BUART:tx_state_0\ * 
              !\uart_solinst:BUART:tx_state_2\ * 
              \uart_solinst:BUART:tx_bitclk\
        );
        Output = \uart_solinst:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\uart_solinst:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \uart_solinst:BUART:tx_state_1\ * 
              \uart_solinst:BUART:tx_state_0\ * 
              \uart_solinst:BUART:tx_bitclk\
            + \uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_state_2\ * 
              \uart_solinst:BUART:tx_bitclk\ * 
              !\uart_solinst:BUART:tx_counter_dp\
            + \uart_solinst:BUART:tx_state_0\ * 
              !\uart_solinst:BUART:tx_state_2\ * 
              \uart_solinst:BUART:tx_bitclk\
        );
        Output = \uart_solinst:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\uart_solinst:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_state_0\ * 
              \uart_solinst:BUART:tx_state_2\ * 
              \uart_solinst:BUART:tx_bitclk\
            + \uart_solinst:BUART:tx_state_1\ * 
              \uart_solinst:BUART:tx_state_0\ * 
              \uart_solinst:BUART:tx_bitclk\
            + \uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_state_2\ * 
              \uart_solinst:BUART:tx_bitclk\ * 
              !\uart_solinst:BUART:tx_counter_dp\
        );
        Output = \uart_solinst:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\uart_solinst:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_state_0\ * 
              \uart_solinst:BUART:tx_fifo_empty\ * 
              \uart_solinst:BUART:tx_state_2\ * 
              \uart_solinst:BUART:tx_bitclk\
        );
        Output = \uart_solinst:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_solinst:BUART:tx_fifo_notfull\
        );
        Output = \uart_solinst:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \uart_solinst:BUART:txn\ * \uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_bitclk\
            + \uart_solinst:BUART:txn\ * \uart_solinst:BUART:tx_state_2\
            + !\uart_solinst:BUART:tx_state_1\ * 
              \uart_solinst:BUART:tx_state_0\ * 
              !\uart_solinst:BUART:tx_shift_out\ * 
              !\uart_solinst:BUART:tx_state_2\
            + !\uart_solinst:BUART:tx_state_1\ * 
              \uart_solinst:BUART:tx_state_0\ * 
              !\uart_solinst:BUART:tx_state_2\ * 
              !\uart_solinst:BUART:tx_bitclk\
            + \uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_state_0\ * 
              !\uart_solinst:BUART:tx_shift_out\ * 
              !\uart_solinst:BUART:tx_state_2\ * 
              \uart_solinst:BUART:tx_bitclk\ * 
              \uart_solinst:BUART:tx_counter_dp\
        );
        Output = \uart_solinst:BUART:txn\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\uart_solinst:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \uart_solinst:Net_9\ ,
            cs_addr_2 => \uart_solinst:BUART:rx_parity_bit\ ,
            cs_addr_1 => \uart_solinst:BUART:rx_state_0\ ,
            cs_addr_0 => \uart_solinst:BUART:rx_bitclk_enable\ ,
            route_si => \uart_solinst:BUART:rx_postpoll\ ,
            f0_load => \uart_solinst:BUART:rx_load_fifo\ ,
            ce0_comb => \uart_solinst:BUART:rx_addressmatch1\ ,
            ce1_comb => \uart_solinst:BUART:rx_addressmatch2\ ,
            f0_bus_stat_comb => \uart_solinst:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \uart_solinst:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\uart_solinst:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \uart_solinst:Net_9\ ,
            cs_addr_2 => \uart_solinst:BUART:tx_state_1\ ,
            cs_addr_1 => \uart_solinst:BUART:tx_state_0\ ,
            cs_addr_0 => \uart_solinst:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \uart_solinst:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \uart_solinst:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \uart_solinst:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \uart_solinst:Net_9\ ,
            cs_addr_0 => \uart_solinst:BUART:counter_load_not\ ,
            cl0_comb => \uart_solinst:BUART:tx_bitclk_dp\ ,
            cl1_comb => \uart_solinst:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\uart_solinst:BUART:sRX:RxSts\
        PORT MAP (
            clock => \uart_solinst:Net_9\ ,
            status_6 => \uart_solinst:BUART:rx_status_6\ ,
            status_5 => \uart_solinst:BUART:rx_status_5\ ,
            status_4 => \uart_solinst:BUART:rx_status_4\ ,
            status_3 => \uart_solinst:BUART:rx_status_3\ ,
            status_0 => \uart_solinst:BUART:rx_status_0\ ,
            interrupt => Net_9 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\uart_solinst:BUART:sTX:TxSts\
        PORT MAP (
            clock => \uart_solinst:Net_9\ ,
            status_3 => \uart_solinst:BUART:tx_fifo_notfull\ ,
            status_2 => \uart_solinst:BUART:tx_status_2\ ,
            status_1 => \uart_solinst:BUART:tx_fifo_empty\ ,
            status_0 => \uart_solinst:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\
        PORT MAP (
            control_7 => \uart_solinst:BUART:control_7\ ,
            control_6 => \uart_solinst:BUART:control_6\ ,
            control_5 => \uart_solinst:BUART:control_5\ ,
            control_4 => \uart_solinst:BUART:control_4\ ,
            control_3 => \uart_solinst:BUART:control_3\ ,
            control_2 => \uart_solinst:BUART:control_2\ ,
            control_1 => \uart_solinst:BUART:control_1\ ,
            control_0 => \uart_solinst:BUART:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\uart_solinst:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \uart_solinst:Net_9\ ,
            load => \uart_solinst:BUART:rx_counter_load\ ,
            count_6 => \uart_solinst:BUART:rx_count_6\ ,
            count_5 => \uart_solinst:BUART:rx_count_5\ ,
            count_4 => \uart_solinst:BUART:rx_count_4\ ,
            count_3 => \uart_solinst:BUART:rx_count_3\ ,
            count_2 => \uart_solinst:BUART:rx_count_2\ ,
            count_1 => \uart_solinst:BUART:rx_count_1\ ,
            count_0 => \uart_solinst:BUART:rx_count_0\ ,
            tc => \uart_solinst:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_solinst_byte_rx
        PORT MAP (
            interrupt => Net_9 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    1 :    7 :    8 :  12.50%
Analog domain clock dividers  :    0 :    4 :    4 :   0.00%
Pins                          :    6 :   66 :   72 :   8.33%
UDB Macrocells                :   36 :  156 :  192 :  18.75%
UDB Unique Pterms             :   86 :  298 :  384 :  22.40%
UDB Total Pterms              :   97 :      :      : 
UDB Datapath Cells            :    3 :   21 :   24 :  12.50%
UDB Status Cells              :    2 :   22 :   24 :   8.33%
            StatusI Registers :    2 
UDB Control Cells             :    2 :   22 :   24 :   8.33%
            Control Registers :    1 
                 Count7 Cells :    1 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    1 :   31 :   32 :   3.13%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.095ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.196ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(12)][IoId=(3)] : solinst_power_pin(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : uart_solinst_rx(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : uart_solinst_tx(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.034ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.473ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   19 :   29 :   48 :  39.58%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            9.16
                   Pterms :            4.95
               Macrocells :            1.89
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.037ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 330, final cost is 330 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         10 :      12.10 :       3.60
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=9, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\uart_solinst:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_solinst:BUART:tx_bitclk_dp\
        );
        Output = \uart_solinst:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart_solinst:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_state_0\ * 
              \uart_solinst:BUART:tx_fifo_empty\ * 
              \uart_solinst:BUART:tx_state_2\ * 
              \uart_solinst:BUART:tx_bitclk\
        );
        Output = \uart_solinst:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\uart_solinst:BUART:txn\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \uart_solinst:BUART:txn\ * \uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_bitclk\
            + \uart_solinst:BUART:txn\ * \uart_solinst:BUART:tx_state_2\
            + !\uart_solinst:BUART:tx_state_1\ * 
              \uart_solinst:BUART:tx_state_0\ * 
              !\uart_solinst:BUART:tx_shift_out\ * 
              !\uart_solinst:BUART:tx_state_2\
            + !\uart_solinst:BUART:tx_state_1\ * 
              \uart_solinst:BUART:tx_state_0\ * 
              !\uart_solinst:BUART:tx_state_2\ * 
              !\uart_solinst:BUART:tx_bitclk\
            + \uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_state_0\ * 
              !\uart_solinst:BUART:tx_shift_out\ * 
              !\uart_solinst:BUART:tx_state_2\ * 
              \uart_solinst:BUART:tx_bitclk\ * 
              \uart_solinst:BUART:tx_counter_dp\
        );
        Output = \uart_solinst:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\uart_solinst:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_state_0\ * 
              \uart_solinst:BUART:tx_state_2\ * 
              \uart_solinst:BUART:tx_bitclk\
            + \uart_solinst:BUART:tx_state_1\ * 
              \uart_solinst:BUART:tx_state_0\ * 
              \uart_solinst:BUART:tx_bitclk\
            + \uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_state_2\ * 
              \uart_solinst:BUART:tx_bitclk\ * 
              !\uart_solinst:BUART:tx_counter_dp\
        );
        Output = \uart_solinst:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart_solinst:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_solinst:BUART:rx_count_2\ * 
              !\uart_solinst:BUART:rx_count_1\ * 
              !\uart_solinst:BUART:pollcount_1\ * Net_7 * 
              \uart_solinst:BUART:pollcount_0\
            + !\uart_solinst:BUART:rx_count_2\ * 
              !\uart_solinst:BUART:rx_count_1\ * 
              \uart_solinst:BUART:pollcount_1\ * !Net_7
            + !\uart_solinst:BUART:rx_count_2\ * 
              !\uart_solinst:BUART:rx_count_1\ * 
              \uart_solinst:BUART:pollcount_1\ * 
              !\uart_solinst:BUART:pollcount_0\
        );
        Output = \uart_solinst:BUART:pollcount_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart_solinst:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_solinst:BUART:tx_fifo_notfull\
        );
        Output = \uart_solinst:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_282, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_solinst:BUART:txn\
        );
        Output = Net_282 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\uart_solinst:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \uart_solinst:Net_9\ ,
        cs_addr_2 => \uart_solinst:BUART:tx_state_1\ ,
        cs_addr_1 => \uart_solinst:BUART:tx_state_0\ ,
        cs_addr_0 => \uart_solinst:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \uart_solinst:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \uart_solinst:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \uart_solinst:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\uart_solinst:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \uart_solinst:BUART:pollcount_1\
            + Net_7 * \uart_solinst:BUART:pollcount_0\
        );
        Output = \uart_solinst:BUART:rx_postpoll\ (fanout=12)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\uart_solinst:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\uart_solinst:BUART:rx_count_2\ * 
              !\uart_solinst:BUART:rx_count_1\ * !Net_7 * 
              \uart_solinst:BUART:pollcount_0\
            + !\uart_solinst:BUART:rx_count_2\ * 
              !\uart_solinst:BUART:rx_count_1\ * Net_7 * 
              !\uart_solinst:BUART:pollcount_0\
        );
        Output = \uart_solinst:BUART:pollcount_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\uart_solinst:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_solinst:BUART:rx_count_2\ * 
              !\uart_solinst:BUART:rx_count_1\ * 
              !\uart_solinst:BUART:rx_count_0\
        );
        Output = \uart_solinst:BUART:rx_bitclk_enable\ (fanout=14)
        Properties               : 
        {
        }
}

datapathcell: Name =\uart_solinst:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \uart_solinst:Net_9\ ,
        cs_addr_2 => \uart_solinst:BUART:rx_parity_bit\ ,
        cs_addr_1 => \uart_solinst:BUART:rx_state_0\ ,
        cs_addr_0 => \uart_solinst:BUART:rx_bitclk_enable\ ,
        route_si => \uart_solinst:BUART:rx_postpoll\ ,
        f0_load => \uart_solinst:BUART:rx_load_fifo\ ,
        ce0_comb => \uart_solinst:BUART:rx_addressmatch1\ ,
        ce1_comb => \uart_solinst:BUART:rx_addressmatch2\ ,
        f0_bus_stat_comb => \uart_solinst:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \uart_solinst:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\uart_solinst:BUART:sTX:TxSts\
    PORT MAP (
        clock => \uart_solinst:Net_9\ ,
        status_3 => \uart_solinst:BUART:tx_fifo_notfull\ ,
        status_2 => \uart_solinst:BUART:tx_status_2\ ,
        status_1 => \uart_solinst:BUART:tx_fifo_empty\ ,
        status_0 => \uart_solinst:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\uart_solinst:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_count_6\ * 
              !\uart_solinst:BUART:rx_count_5\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_count_6\ * 
              !\uart_solinst:BUART:rx_count_4\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_state_0\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart_solinst:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_count_6\ * 
              !\uart_solinst:BUART:rx_count_5\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_count_6\ * 
              !\uart_solinst:BUART:rx_count_4\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_state_3_split\
        );
        Output = \uart_solinst:BUART:rx_state_3\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart_solinst:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart_solinst:BUART:rx_fifonotempty\ * 
              \uart_solinst:BUART:rx_state_stop1_reg\
        );
        Output = \uart_solinst:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\uart_solinst:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\uart_solinst:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart_solinst:BUART:rx_load_fifo\ * 
              \uart_solinst:BUART:rx_fifofull\
        );
        Output = \uart_solinst:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\uart_solinst:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \uart_solinst:Net_9\ ,
        load => \uart_solinst:BUART:rx_counter_load\ ,
        count_6 => \uart_solinst:BUART:rx_count_6\ ,
        count_5 => \uart_solinst:BUART:rx_count_5\ ,
        count_4 => \uart_solinst:BUART:rx_count_4\ ,
        count_3 => \uart_solinst:BUART:rx_count_3\ ,
        count_2 => \uart_solinst:BUART:rx_count_2\ ,
        count_1 => \uart_solinst:BUART:rx_count_1\ ,
        count_0 => \uart_solinst:BUART:rx_count_0\ ,
        tc => \uart_solinst:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\uart_solinst:BUART:rx_state_2_split_1\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_7\ * \uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + !\uart_solinst:BUART:control_6\ * 
              \uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_count_6\ * 
              !\uart_solinst:BUART:rx_count_5\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_state_2_split_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\uart_solinst:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=12, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\uart_solinst:BUART:rx_state_3_split\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\uart_solinst:BUART:control_7\ * 
              \uart_solinst:BUART:control_6\ * \uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + !\uart_solinst:BUART:control_7\ * 
              \uart_solinst:BUART:control_6\ * \uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_state_3_split\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=12, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\uart_solinst:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 12
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_count_6\ * 
              !\uart_solinst:BUART:rx_count_5\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_load_fifo_split\
        );
        Output = \uart_solinst:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\uart_solinst:BUART:rx_load_fifo_split\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_7\ * \uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + !\uart_solinst:BUART:control_6\ * 
              \uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_count_6\ * 
              !\uart_solinst:BUART:rx_count_4\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_load_fifo_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\uart_solinst:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \uart_solinst:BUART:tx_state_1\ * 
              \uart_solinst:BUART:tx_state_0\ * 
              \uart_solinst:BUART:tx_bitclk\
            + \uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_state_2\ * 
              \uart_solinst:BUART:tx_bitclk\ * 
              !\uart_solinst:BUART:tx_counter_dp\
            + \uart_solinst:BUART:tx_state_0\ * 
              !\uart_solinst:BUART:tx_state_2\ * 
              \uart_solinst:BUART:tx_bitclk\
        );
        Output = \uart_solinst:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart_solinst:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_solinst:BUART:tx_bitclk_dp\
        );
        Output = \uart_solinst:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\uart_solinst:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_state_0\ * 
              !\uart_solinst:BUART:tx_fifo_empty\ * 
              !\uart_solinst:BUART:tx_state_2\
            + !\uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_state_0\ * 
              !\uart_solinst:BUART:tx_fifo_empty\ * 
              \uart_solinst:BUART:tx_bitclk\
            + \uart_solinst:BUART:tx_state_1\ * 
              \uart_solinst:BUART:tx_state_0\ * 
              \uart_solinst:BUART:tx_fifo_empty\ * 
              \uart_solinst:BUART:tx_bitclk\
            + \uart_solinst:BUART:tx_state_0\ * 
              !\uart_solinst:BUART:tx_state_2\ * 
              \uart_solinst:BUART:tx_bitclk\
        );
        Output = \uart_solinst:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\uart_solinst:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_state_0\ * 
              !\uart_solinst:BUART:tx_state_2\
            + !\uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_state_0\ * 
              \uart_solinst:BUART:tx_bitclk\
        );
        Output = \uart_solinst:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=9, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\uart_solinst:BUART:rx_markspace_pre\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_markspace_pre_split\
        );
        Output = \uart_solinst:BUART:rx_markspace_pre\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\uart_solinst:BUART:rx_markspace_pre_split\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_markspace_pre_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\uart_solinst:BUART:rx_parity_bit\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_solinst:BUART:rx_parity_bit\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \uart_solinst:Net_9\ ,
        cs_addr_0 => \uart_solinst:BUART:counter_load_not\ ,
        cl0_comb => \uart_solinst:BUART:tx_bitclk_dp\ ,
        cl1_comb => \uart_solinst:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\uart_solinst:BUART:rx_markspace_status\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_markspace_status\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart_solinst:BUART:rx_status_6\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:control_5\
            + !\uart_solinst:BUART:rx_addr_match_status\
        );
        Output = \uart_solinst:BUART:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\uart_solinst:BUART:rx_status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:control_5\
            + !\uart_solinst:BUART:rx_markspace_status\
        );
        Output = \uart_solinst:BUART:rx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\uart_solinst:BUART:sRX:RxSts\
    PORT MAP (
        clock => \uart_solinst:Net_9\ ,
        status_6 => \uart_solinst:BUART:rx_status_6\ ,
        status_5 => \uart_solinst:BUART:rx_status_5\ ,
        status_4 => \uart_solinst:BUART:rx_status_4\ ,
        status_3 => \uart_solinst:BUART:rx_status_3\ ,
        status_0 => \uart_solinst:BUART:rx_status_0\ ,
        interrupt => Net_9 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\
    PORT MAP (
        control_7 => \uart_solinst:BUART:control_7\ ,
        control_6 => \uart_solinst:BUART:control_6\ ,
        control_5 => \uart_solinst:BUART:control_5\ ,
        control_4 => \uart_solinst:BUART:control_4\ ,
        control_3 => \uart_solinst:BUART:control_3\ ,
        control_2 => \uart_solinst:BUART:control_2\ ,
        control_1 => \uart_solinst:BUART:control_1\ ,
        control_0 => \uart_solinst:BUART:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\uart_solinst:BUART:rx_state_2_split\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + !\uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * !Net_7 * 
              \uart_solinst:BUART:rx_last\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_count_6\ * 
              !\uart_solinst:BUART:rx_count_4\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart_solinst:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \uart_solinst:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\uart_solinst:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\uart_solinst:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_state_2_split\
            + \uart_solinst:BUART:rx_state_2_split_1\
        );
        Output = \uart_solinst:BUART:rx_state_2\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\uart_solinst:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\uart_solinst:BUART:control_7\ * 
              \uart_solinst:BUART:control_6\ * \uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + !\uart_solinst:BUART:control_7\ * 
              \uart_solinst:BUART:control_6\ * \uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + !\uart_solinst:BUART:control_7\ * 
              \uart_solinst:BUART:control_6\ * \uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_address_detected\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\uart_solinst:BUART:rx_addr_match_status\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              \uart_solinst:BUART:control_7\ * 
              \uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_7\ * 
              \uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_6\ * 
              \uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_6\ * 
              \uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_addr_match_status\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =isr_solinst_byte_rx
        PORT MAP (
            interrupt => Net_9 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=1]: 
Pin : Name = uart_solinst_rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => uart_solinst_rx(0)__PA ,
        fb => Net_7 ,
        pad => uart_solinst_rx(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 is empty
Port 3 is empty
Port 4 contains the following IO cells:
[IoId=1]: 
Pin : Name = uart_solinst_tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => uart_solinst_tx(0)__PA ,
        input => Net_282 ,
        pad => uart_solinst_tx(0)_PAD );
    Properties:
    {
    }

Port 5 is empty
Port 6 is empty
Port 12 contains the following IO cells:
[IoId=3]: 
Pin : Name = solinst_power_pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => solinst_power_pin(0)__PA ,
        pad => solinst_power_pin(0)_PAD );
    Properties:
    {
    }

Port 15 is empty
Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => \uart_solinst:Net_9\ ,
            dclk_0 => \uart_solinst:Net_9_local\ );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(Abuf,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: empty
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty
Fixed Function block hod @ [FFB(TimingFault,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                      | 
Port | Pin | Fixed |      Type |       Drive Mode |                 Name | Connections
-----+-----+-------+-----------+------------------+----------------------+------------
   0 |   1 |     * |      NONE |     HI_Z_DIGITAL |   uart_solinst_rx(0) | FB(Net_7)
-----+-----+-------+-----------+------------------+----------------------+------------
   4 |   1 |     * |      NONE |         CMOS_OUT |   uart_solinst_tx(0) | In(Net_282)
-----+-----+-------+-----------+------------------+----------------------+------------
  12 |   3 |     * |      NONE |         CMOS_OUT | solinst_power_pin(0) | 
--------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.002ms
Digital Placement phase: Elapsed time ==> 1s.710ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.479ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.241ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.084ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Solinst Driver_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.462ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.195ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.918ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.968ms
API generation phase: Elapsed time ==> 0s.747ms
Dependency generation phase: Elapsed time ==> 0s.005ms
Cleanup phase: Elapsed time ==> 0s.000ms
