/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [16:0] celloutsig_0_20z;
  wire [9:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  reg [5:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [6:0] celloutsig_0_29z;
  wire [13:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire [7:0] celloutsig_0_35z;
  wire [15:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [6:0] celloutsig_0_46z;
  wire [11:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire celloutsig_0_66z;
  wire [21:0] celloutsig_0_67z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [7:0] celloutsig_0_8z;
  reg [15:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [7:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [13:0] celloutsig_1_4z;
  reg [4:0] celloutsig_1_5z;
  wire [19:0] celloutsig_1_6z;
  wire [29:0] celloutsig_1_7z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_18z = celloutsig_0_7z ? celloutsig_0_15z : celloutsig_0_0z[4];
  assign celloutsig_0_1z = ~(celloutsig_0_0z[4] & in_data[34]);
  assign celloutsig_1_18z = ~((celloutsig_1_2z[2] | celloutsig_1_7z[18]) & (celloutsig_1_13z[3] | celloutsig_1_4z[0]));
  assign celloutsig_0_25z = ~((celloutsig_0_4z | celloutsig_0_14z[2]) & (celloutsig_0_13z[2] | celloutsig_0_2z[13]));
  assign celloutsig_0_31z = ~((celloutsig_0_12z | celloutsig_0_14z[2]) & (celloutsig_0_9z[13] | celloutsig_0_20z[10]));
  assign celloutsig_0_4z = celloutsig_0_1z | ~(in_data[56]);
  assign celloutsig_0_15z = celloutsig_0_0z[5] | ~(celloutsig_0_6z[3]);
  assign celloutsig_0_17z = celloutsig_0_7z | ~(celloutsig_0_5z[6]);
  assign celloutsig_0_26z = celloutsig_0_24z[4] | ~(celloutsig_0_25z);
  assign celloutsig_1_0z = ~(in_data[175] ^ in_data[170]);
  assign celloutsig_0_7z = ~(celloutsig_0_5z[2] ^ celloutsig_0_0z[6]);
  assign celloutsig_1_19z = ~(celloutsig_1_16z[1] ^ celloutsig_1_1z[6]);
  assign celloutsig_0_10z = ~(celloutsig_0_7z ^ celloutsig_0_6z[2]);
  assign celloutsig_0_0z = in_data[69:63] + in_data[82:76];
  assign celloutsig_0_35z = celloutsig_0_21z[7:0] + celloutsig_0_8z;
  assign celloutsig_0_6z = in_data[62:59] + { celloutsig_0_3z[10:8], celloutsig_0_1z };
  assign celloutsig_0_67z = { celloutsig_0_48z[11:6], celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_42z, celloutsig_0_12z, celloutsig_0_46z } + { celloutsig_0_21z[2:1], celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_1_2z = in_data[170:164] + in_data[123:117];
  assign celloutsig_0_13z = { celloutsig_0_5z[5:1], celloutsig_0_10z } + { celloutsig_0_3z[12:10], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_42z = celloutsig_0_5z[8:1] != { celloutsig_0_8z[6:0], celloutsig_0_31z };
  assign celloutsig_0_66z = celloutsig_0_0z[3:1] != celloutsig_0_32z[3:1];
  assign celloutsig_1_3z = { celloutsig_1_2z[5:2], celloutsig_1_1z, celloutsig_1_0z } != in_data[180:168];
  assign celloutsig_0_11z = in_data[48:41] != celloutsig_0_8z;
  assign celloutsig_0_46z = - celloutsig_0_35z[6:0];
  assign celloutsig_0_48z = - celloutsig_0_9z[12:1];
  assign celloutsig_1_7z = - { celloutsig_1_6z[14:6], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_19z = - in_data[65:60];
  assign celloutsig_0_21z = - { celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_17z };
  assign celloutsig_0_29z = - celloutsig_0_2z[6:0];
  assign celloutsig_0_12z = { celloutsig_0_2z[3:0], celloutsig_0_11z } !== celloutsig_0_9z[12:8];
  assign celloutsig_0_5z = { celloutsig_0_3z[7:1], celloutsig_0_4z, celloutsig_0_1z } | celloutsig_0_2z[11:3];
  assign celloutsig_0_14z = { celloutsig_0_8z[7:2], celloutsig_0_11z, celloutsig_0_11z } | { celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_22z = celloutsig_0_19z[5:1] | { celloutsig_0_0z[5:3], celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_1_16z = { celloutsig_1_5z[4:2], celloutsig_1_3z } >> celloutsig_1_6z[16:13];
  assign celloutsig_0_32z = { celloutsig_0_26z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_10z } >>> celloutsig_0_29z[3:0];
  assign celloutsig_1_6z = { celloutsig_1_1z[5:2], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z } >>> { celloutsig_1_4z[4:0], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_3z = { celloutsig_0_2z[10], celloutsig_0_1z, celloutsig_0_2z } ~^ { in_data[65:51], celloutsig_0_1z };
  assign celloutsig_1_13z = { celloutsig_1_2z[6:1], celloutsig_1_0z } ~^ celloutsig_1_7z[9:3];
  assign celloutsig_0_20z = in_data[67:51] ~^ { celloutsig_0_9z[13:1], celloutsig_0_6z };
  assign celloutsig_0_2z = in_data[23:10] ~^ { in_data[28:23], celloutsig_0_1z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[160]) celloutsig_1_1z = 8'h00;
    else if (!clkin_data[64]) celloutsig_1_1z = in_data[157:150];
  always_latch
    if (!clkin_data[192]) celloutsig_1_4z = 14'h0000;
    else if (!clkin_data[32]) celloutsig_1_4z = { celloutsig_1_2z[6:3], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[192]) celloutsig_1_5z = 5'h00;
    else if (clkin_data[32]) celloutsig_1_5z = { celloutsig_1_2z[6:3], celloutsig_1_0z };
  always_latch
    if (clkin_data[128]) celloutsig_0_8z = 8'h00;
    else if (!celloutsig_1_19z) celloutsig_0_8z = { celloutsig_0_0z[4:1], celloutsig_0_6z };
  always_latch
    if (clkin_data[96]) celloutsig_0_9z = 16'h0000;
    else if (clkin_data[0]) celloutsig_0_9z = { celloutsig_0_2z[13:9], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_7z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_24z = 6'h00;
    else if (celloutsig_1_19z) celloutsig_0_24z = { celloutsig_0_18z, celloutsig_0_22z };
  assign { out_data[128], out_data[96], out_data[32], out_data[21:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_66z, celloutsig_0_67z };
endmodule
