# Multi-Voltage Domain System-on-Chip (MVC-SoC) Implementation with Advanced Power Optimization.

## ğŸ“‹ Project Overview

This repository contains the complete implementation of a **Multi-Voltage Domain System-on-Chip (MVC-SoC)** featuring advanced power management techniques. The project demonstrates a full RTL-to-GDSII flow using industry-standard tools and methodologies, achieving significant power optimization through voltage domain partitioning.

### ğŸ¯ Key Achievements

- **40% Power Reduction** compared to single-voltage implementation
- **Three Voltage Domains**: 0.8V (Always-On), 0.9V (DSP), 1.2V (CPU)
- **Zero DRC Violations** in final layout
- **Optimized Die Size**: Reduced from 160Ã—160 Î¼m to 41Ã—41 Î¼m
- **Complete Tool Flow**: RTL â†’ Synthesis â†’ Placement â†’ Routing â†’ GDSII

## ğŸ—ï¸ Architecture

### System Components

| Domain | Voltage | Function | Power Strategy | Area (Î¼mÂ²) |
|--------|---------|----------|----------------|------------|
| **AON** | 0.8V | Always-On (RTC, GPIO, Wake) | Always powered | 156.3 |
| **DSP** | 0.9V | Digital Signal Processing | Power gatable | 156.3 |
| **CPU** | 1.2V | High-Performance Computing | Power gatable | 312.5 |

### Power Management Features

- âœ… **Power Gating**: Selective shutdown of CPU and DSP domains
- âœ… **Isolation Cells**: Signal protection during power transitions
- âœ… **Level Shifters**: Voltage crossing management (0.8V â†” 0.9V â†” 1.2V)
- âœ… **Retention Registers**: State preservation during power-down
- âœ… **IEEE 1801 UPF**: Industry-standard power intent specification

## ğŸ› ï¸ Technology Stack

### EDA Tools
- **Synthesis**: Cadence Genus 19.13-s073_1
- **Physical Design**: Cadence Innovus 19.11-s128_1
- **Technology Library**: NanGate 45nm Open Cell Library v1.3

### Design Languages
- **RTL**: Verilog
- **Power Intent**: IEEE 1801 UPF 2.1
- **Constraints**: Synopsys Design Constraints (SDC)

## ğŸ“Š Implementation Results

### Area Metrics
Total Instances:     5,714 (including 1,638 CTS buffers)
Logic Gates:         172 cells
Total Core Area:     625.0 Î¼mÂ²
Die Size:           41.0 Ã— 41.0 Î¼m
Utilization:        21.23%

### Power Analysis
Total Power:        1.282 mW
â”œâ”€â”€ Internal:       1.212 mW (94.54%)
â”œâ”€â”€ Switching:      0.031 mW (2.44%)
â””â”€â”€ Leakage:        0.039 mW (3.01%)
Clock Power:        1.040 mW (81.12% of total)

### Timing Performance
Setup Slack:        8000 ps (positive)
Hold Slack:         All paths met
Max Frequency:      100 MHz (main clock)
Clock Uncertainty:  100 ps

## ğŸ“ Repository Structure
mvc_soc/
â”œâ”€â”€ rtl/                      # RTL source files
â”‚   â””â”€â”€ mvc_soc.v            # Top-level design with power annotations
â”œâ”€â”€ constraints/              # Design constraints
â”‚   â”œâ”€â”€ mvc_soc.sdc          # Timing constraints
â”‚   â””â”€â”€ mvc_soc.upf          # Power intent specification
â”œâ”€â”€ libs/                     # Technology libraries
â”‚   â”œâ”€â”€ stdcell/             # Standard cell libraries
â”‚   â”œâ”€â”€ multi_vdd/           # Voltage-specific libraries
â”‚   â”‚   â”œâ”€â”€ 0p8v/           # 0.8V library
â”‚   â”‚   â”œâ”€â”€ 0p9v/           # 0.9V library
â”‚   â”‚   â””â”€â”€ 1p2v/           # 1.2V library
â”‚   â””â”€â”€ special_cells/       # Power management cells
â”œâ”€â”€ scripts/                  # Implementation scripts
â”‚   â”œâ”€â”€ synthesis/           # Synthesis TCL scripts
â”‚   â”‚   â””â”€â”€ mvc_soc_synthesis.tcl
â”‚   â””â”€â”€ pnr/                 # Place and route scripts
â”‚       â””â”€â”€ mvc_soc_pnr.tcl
â”œâ”€â”€ work/                     # Generated outputs
â”‚   â”œâ”€â”€ synthesis/           # Synthesis results
â”‚   â””â”€â”€ pnr/                 # Physical design outputs
â”‚       â”œâ”€â”€ reports/         # Timing, power, area reports
â”‚       â””â”€â”€ outputs/         # Final GDSII, DEF, netlist
â””â”€â”€ docs/                     # Documentation
â””â”€â”€ MVC_SoC_Report.pdf   # Complete project report

