// nios_fprint_memory_0_mm_interconnect_0.v

// This file was auto-generated from altera_merlin_interconnect_wrapper_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 13.1 162 at 2015.03.04.13:12:03

`timescale 1 ps / 1 ps
module nios_fprint_memory_0_mm_interconnect_0 (
		input  wire        clk_0_clk_clk,                                   //                               clk_0_clk.clk
		input  wire        mm_bridge_0_reset_reset_bridge_in_reset_reset,   // mm_bridge_0_reset_reset_bridge_in_reset.reset
		input  wire [22:0] mm_bridge_0_m0_address,                          //                          mm_bridge_0_m0.address
		output wire        mm_bridge_0_m0_waitrequest,                      //                                        .waitrequest
		input  wire [0:0]  mm_bridge_0_m0_burstcount,                       //                                        .burstcount
		input  wire [3:0]  mm_bridge_0_m0_byteenable,                       //                                        .byteenable
		input  wire        mm_bridge_0_m0_read,                             //                                        .read
		output wire [31:0] mm_bridge_0_m0_readdata,                         //                                        .readdata
		output wire        mm_bridge_0_m0_readdatavalid,                    //                                        .readdatavalid
		input  wire        mm_bridge_0_m0_write,                            //                                        .write
		input  wire [31:0] mm_bridge_0_m0_writedata,                        //                                        .writedata
		input  wire        mm_bridge_0_m0_debugaccess,                      //                                        .debugaccess
		output wire [21:0] generic_tristate_controller_0_uas_address,       //       generic_tristate_controller_0_uas.address
		output wire        generic_tristate_controller_0_uas_write,         //                                        .write
		output wire        generic_tristate_controller_0_uas_read,          //                                        .read
		input  wire [15:0] generic_tristate_controller_0_uas_readdata,      //                                        .readdata
		output wire [15:0] generic_tristate_controller_0_uas_writedata,     //                                        .writedata
		output wire [1:0]  generic_tristate_controller_0_uas_burstcount,    //                                        .burstcount
		output wire [1:0]  generic_tristate_controller_0_uas_byteenable,    //                                        .byteenable
		input  wire        generic_tristate_controller_0_uas_readdatavalid, //                                        .readdatavalid
		input  wire        generic_tristate_controller_0_uas_waitrequest,   //                                        .waitrequest
		output wire        generic_tristate_controller_0_uas_lock,          //                                        .lock
		output wire        generic_tristate_controller_0_uas_debugaccess,   //                                        .debugaccess
		output wire [17:0] onchip_memoryMain_s1_address,                    //                    onchip_memoryMain_s1.address
		output wire        onchip_memoryMain_s1_write,                      //                                        .write
		input  wire [31:0] onchip_memoryMain_s1_readdata,                   //                                        .readdata
		output wire [31:0] onchip_memoryMain_s1_writedata,                  //                                        .writedata
		output wire [3:0]  onchip_memoryMain_s1_byteenable,                 //                                        .byteenable
		output wire        onchip_memoryMain_s1_chipselect,                 //                                        .chipselect
		output wire        onchip_memoryMain_s1_clken                       //                                        .clken
	);

	wire         mm_bridge_0_m0_translator_avalon_universal_master_0_waitrequest;                                        // mm_bridge_0_m0_translator_avalon_universal_master_0_agent:av_waitrequest -> mm_bridge_0_m0_translator:uav_waitrequest
	wire   [2:0] mm_bridge_0_m0_translator_avalon_universal_master_0_burstcount;                                         // mm_bridge_0_m0_translator:uav_burstcount -> mm_bridge_0_m0_translator_avalon_universal_master_0_agent:av_burstcount
	wire  [31:0] mm_bridge_0_m0_translator_avalon_universal_master_0_writedata;                                          // mm_bridge_0_m0_translator:uav_writedata -> mm_bridge_0_m0_translator_avalon_universal_master_0_agent:av_writedata
	wire  [22:0] mm_bridge_0_m0_translator_avalon_universal_master_0_address;                                            // mm_bridge_0_m0_translator:uav_address -> mm_bridge_0_m0_translator_avalon_universal_master_0_agent:av_address
	wire         mm_bridge_0_m0_translator_avalon_universal_master_0_lock;                                               // mm_bridge_0_m0_translator:uav_lock -> mm_bridge_0_m0_translator_avalon_universal_master_0_agent:av_lock
	wire         mm_bridge_0_m0_translator_avalon_universal_master_0_write;                                              // mm_bridge_0_m0_translator:uav_write -> mm_bridge_0_m0_translator_avalon_universal_master_0_agent:av_write
	wire         mm_bridge_0_m0_translator_avalon_universal_master_0_read;                                               // mm_bridge_0_m0_translator:uav_read -> mm_bridge_0_m0_translator_avalon_universal_master_0_agent:av_read
	wire  [31:0] mm_bridge_0_m0_translator_avalon_universal_master_0_readdata;                                           // mm_bridge_0_m0_translator_avalon_universal_master_0_agent:av_readdata -> mm_bridge_0_m0_translator:uav_readdata
	wire         mm_bridge_0_m0_translator_avalon_universal_master_0_debugaccess;                                        // mm_bridge_0_m0_translator:uav_debugaccess -> mm_bridge_0_m0_translator_avalon_universal_master_0_agent:av_debugaccess
	wire   [3:0] mm_bridge_0_m0_translator_avalon_universal_master_0_byteenable;                                         // mm_bridge_0_m0_translator:uav_byteenable -> mm_bridge_0_m0_translator_avalon_universal_master_0_agent:av_byteenable
	wire         mm_bridge_0_m0_translator_avalon_universal_master_0_readdatavalid;                                      // mm_bridge_0_m0_translator_avalon_universal_master_0_agent:av_readdatavalid -> mm_bridge_0_m0_translator:uav_readdatavalid
	wire         onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                          // onchip_memoryMain_s1_translator:uav_waitrequest -> onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:m0_waitrequest
	wire   [2:0] onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                           // onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:m0_burstcount -> onchip_memoryMain_s1_translator:uav_burstcount
	wire  [31:0] onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                            // onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:m0_writedata -> onchip_memoryMain_s1_translator:uav_writedata
	wire  [22:0] onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_m0_address;                              // onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:m0_address -> onchip_memoryMain_s1_translator:uav_address
	wire         onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_m0_write;                                // onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:m0_write -> onchip_memoryMain_s1_translator:uav_write
	wire         onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_m0_lock;                                 // onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:m0_lock -> onchip_memoryMain_s1_translator:uav_lock
	wire         onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_m0_read;                                 // onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:m0_read -> onchip_memoryMain_s1_translator:uav_read
	wire  [31:0] onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                             // onchip_memoryMain_s1_translator:uav_readdata -> onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:m0_readdata
	wire         onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                        // onchip_memoryMain_s1_translator:uav_readdatavalid -> onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:m0_readdatavalid
	wire         onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                          // onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:m0_debugaccess -> onchip_memoryMain_s1_translator:uav_debugaccess
	wire   [3:0] onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                           // onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:m0_byteenable -> onchip_memoryMain_s1_translator:uav_byteenable
	wire         onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                   // onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
	wire         onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                         // onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:rf_source_valid -> onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
	wire         onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;                 // onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
	wire  [93:0] onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                          // onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:rf_source_data -> onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
	wire         onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                         // onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:rf_source_ready
	wire         onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;                // onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
	wire         onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                      // onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:rf_sink_valid
	wire         onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;              // onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
	wire  [93:0] onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                       // onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:rf_sink_data
	wire         onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                      // onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:rf_sink_ready -> onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
	wire         onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                    // onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
	wire  [33:0] onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                     // onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
	wire         onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                    // onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
	wire         cmd_xbar_mux_src_endofpacket;                                                                           // cmd_xbar_mux:src_endofpacket -> onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:cp_endofpacket
	wire         cmd_xbar_mux_src_valid;                                                                                 // cmd_xbar_mux:src_valid -> onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:cp_valid
	wire         cmd_xbar_mux_src_startofpacket;                                                                         // cmd_xbar_mux:src_startofpacket -> onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:cp_startofpacket
	wire  [92:0] cmd_xbar_mux_src_data;                                                                                  // cmd_xbar_mux:src_data -> onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:cp_data
	wire   [1:0] cmd_xbar_mux_src_channel;                                                                               // cmd_xbar_mux:src_channel -> onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:cp_channel
	wire         cmd_xbar_mux_src_ready;                                                                                 // onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_mux:src_ready
	wire         generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_m0_waitrequest;             // generic_tristate_controller_0_uas_translator:uav_waitrequest -> generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:m0_waitrequest
	wire   [1:0] generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_m0_burstcount;              // generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:m0_burstcount -> generic_tristate_controller_0_uas_translator:uav_burstcount
	wire  [15:0] generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_m0_writedata;               // generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:m0_writedata -> generic_tristate_controller_0_uas_translator:uav_writedata
	wire  [22:0] generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_m0_address;                 // generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:m0_address -> generic_tristate_controller_0_uas_translator:uav_address
	wire         generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_m0_write;                   // generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:m0_write -> generic_tristate_controller_0_uas_translator:uav_write
	wire         generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_m0_lock;                    // generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:m0_lock -> generic_tristate_controller_0_uas_translator:uav_lock
	wire         generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_m0_read;                    // generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:m0_read -> generic_tristate_controller_0_uas_translator:uav_read
	wire  [15:0] generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_m0_readdata;                // generic_tristate_controller_0_uas_translator:uav_readdata -> generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:m0_readdata
	wire         generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_m0_readdatavalid;           // generic_tristate_controller_0_uas_translator:uav_readdatavalid -> generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:m0_readdatavalid
	wire         generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_m0_debugaccess;             // generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:m0_debugaccess -> generic_tristate_controller_0_uas_translator:uav_debugaccess
	wire   [1:0] generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_m0_byteenable;              // generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:m0_byteenable -> generic_tristate_controller_0_uas_translator:uav_byteenable
	wire         generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;      // generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
	wire         generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rf_source_valid;            // generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:rf_source_valid -> generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
	wire         generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;    // generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
	wire  [75:0] generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rf_source_data;             // generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:rf_source_data -> generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
	wire         generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rf_source_ready;            // generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:rf_source_ready
	wire         generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;   // generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
	wire         generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;         // generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:rf_sink_valid
	wire         generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; // generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
	wire  [75:0] generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;          // generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:rf_sink_data
	wire         generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;         // generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:rf_sink_ready -> generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
	wire         generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;       // generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo:in_valid
	wire  [17:0] generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;        // generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo:in_data
	wire         generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;       // generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo:in_ready -> generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
	wire         generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid;       // generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo:out_valid -> generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
	wire  [17:0] generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data;        // generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo:out_data -> generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
	wire         generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready;       // generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo:out_ready
	wire         mm_bridge_0_m0_translator_avalon_universal_master_0_agent_cp_endofpacket;                               // mm_bridge_0_m0_translator_avalon_universal_master_0_agent:cp_endofpacket -> addr_router:sink_endofpacket
	wire         mm_bridge_0_m0_translator_avalon_universal_master_0_agent_cp_valid;                                     // mm_bridge_0_m0_translator_avalon_universal_master_0_agent:cp_valid -> addr_router:sink_valid
	wire         mm_bridge_0_m0_translator_avalon_universal_master_0_agent_cp_startofpacket;                             // mm_bridge_0_m0_translator_avalon_universal_master_0_agent:cp_startofpacket -> addr_router:sink_startofpacket
	wire  [92:0] mm_bridge_0_m0_translator_avalon_universal_master_0_agent_cp_data;                                      // mm_bridge_0_m0_translator_avalon_universal_master_0_agent:cp_data -> addr_router:sink_data
	wire         mm_bridge_0_m0_translator_avalon_universal_master_0_agent_cp_ready;                                     // addr_router:sink_ready -> mm_bridge_0_m0_translator_avalon_universal_master_0_agent:cp_ready
	wire         onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                          // onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router:sink_endofpacket
	wire         onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rp_valid;                                // onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:rp_valid -> id_router:sink_valid
	wire         onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                        // onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router:sink_startofpacket
	wire  [92:0] onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rp_data;                                 // onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:rp_data -> id_router:sink_data
	wire         onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rp_ready;                                // id_router:sink_ready -> onchip_memoryMain_s1_translator_avalon_universal_slave_0_agent:rp_ready
	wire         id_router_src_endofpacket;                                                                              // id_router:src_endofpacket -> rsp_xbar_demux:sink_endofpacket
	wire         id_router_src_valid;                                                                                    // id_router:src_valid -> rsp_xbar_demux:sink_valid
	wire         id_router_src_startofpacket;                                                                            // id_router:src_startofpacket -> rsp_xbar_demux:sink_startofpacket
	wire  [92:0] id_router_src_data;                                                                                     // id_router:src_data -> rsp_xbar_demux:sink_data
	wire   [1:0] id_router_src_channel;                                                                                  // id_router:src_channel -> rsp_xbar_demux:sink_channel
	wire         id_router_src_ready;                                                                                    // rsp_xbar_demux:sink_ready -> id_router:src_ready
	wire         generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rp_endofpacket;             // generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_001:sink_endofpacket
	wire         generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rp_valid;                   // generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_001:sink_valid
	wire         generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rp_startofpacket;           // generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_001:sink_startofpacket
	wire  [74:0] generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rp_data;                    // generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:rp_data -> id_router_001:sink_data
	wire         generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rp_ready;                   // id_router_001:sink_ready -> generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:rp_ready
	wire         addr_router_src_endofpacket;                                                                            // addr_router:src_endofpacket -> limiter:cmd_sink_endofpacket
	wire         addr_router_src_valid;                                                                                  // addr_router:src_valid -> limiter:cmd_sink_valid
	wire         addr_router_src_startofpacket;                                                                          // addr_router:src_startofpacket -> limiter:cmd_sink_startofpacket
	wire  [92:0] addr_router_src_data;                                                                                   // addr_router:src_data -> limiter:cmd_sink_data
	wire   [1:0] addr_router_src_channel;                                                                                // addr_router:src_channel -> limiter:cmd_sink_channel
	wire         addr_router_src_ready;                                                                                  // limiter:cmd_sink_ready -> addr_router:src_ready
	wire         limiter_cmd_src_endofpacket;                                                                            // limiter:cmd_src_endofpacket -> cmd_xbar_demux:sink_endofpacket
	wire         limiter_cmd_src_startofpacket;                                                                          // limiter:cmd_src_startofpacket -> cmd_xbar_demux:sink_startofpacket
	wire  [92:0] limiter_cmd_src_data;                                                                                   // limiter:cmd_src_data -> cmd_xbar_demux:sink_data
	wire   [1:0] limiter_cmd_src_channel;                                                                                // limiter:cmd_src_channel -> cmd_xbar_demux:sink_channel
	wire         limiter_cmd_src_ready;                                                                                  // cmd_xbar_demux:sink_ready -> limiter:cmd_src_ready
	wire         rsp_xbar_mux_src_endofpacket;                                                                           // rsp_xbar_mux:src_endofpacket -> limiter:rsp_sink_endofpacket
	wire         rsp_xbar_mux_src_valid;                                                                                 // rsp_xbar_mux:src_valid -> limiter:rsp_sink_valid
	wire         rsp_xbar_mux_src_startofpacket;                                                                         // rsp_xbar_mux:src_startofpacket -> limiter:rsp_sink_startofpacket
	wire  [92:0] rsp_xbar_mux_src_data;                                                                                  // rsp_xbar_mux:src_data -> limiter:rsp_sink_data
	wire   [1:0] rsp_xbar_mux_src_channel;                                                                               // rsp_xbar_mux:src_channel -> limiter:rsp_sink_channel
	wire         rsp_xbar_mux_src_ready;                                                                                 // limiter:rsp_sink_ready -> rsp_xbar_mux:src_ready
	wire         limiter_rsp_src_endofpacket;                                                                            // limiter:rsp_src_endofpacket -> mm_bridge_0_m0_translator_avalon_universal_master_0_agent:rp_endofpacket
	wire         limiter_rsp_src_valid;                                                                                  // limiter:rsp_src_valid -> mm_bridge_0_m0_translator_avalon_universal_master_0_agent:rp_valid
	wire         limiter_rsp_src_startofpacket;                                                                          // limiter:rsp_src_startofpacket -> mm_bridge_0_m0_translator_avalon_universal_master_0_agent:rp_startofpacket
	wire  [92:0] limiter_rsp_src_data;                                                                                   // limiter:rsp_src_data -> mm_bridge_0_m0_translator_avalon_universal_master_0_agent:rp_data
	wire   [1:0] limiter_rsp_src_channel;                                                                                // limiter:rsp_src_channel -> mm_bridge_0_m0_translator_avalon_universal_master_0_agent:rp_channel
	wire         limiter_rsp_src_ready;                                                                                  // mm_bridge_0_m0_translator_avalon_universal_master_0_agent:rp_ready -> limiter:rsp_src_ready
	wire         burst_adapter_source0_endofpacket;                                                                      // burst_adapter:source0_endofpacket -> generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:cp_endofpacket
	wire         burst_adapter_source0_valid;                                                                            // burst_adapter:source0_valid -> generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:cp_valid
	wire         burst_adapter_source0_startofpacket;                                                                    // burst_adapter:source0_startofpacket -> generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:cp_startofpacket
	wire  [74:0] burst_adapter_source0_data;                                                                             // burst_adapter:source0_data -> generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:cp_data
	wire         burst_adapter_source0_ready;                                                                            // generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:cp_ready -> burst_adapter:source0_ready
	wire   [1:0] burst_adapter_source0_channel;                                                                          // burst_adapter:source0_channel -> generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent:cp_channel
	wire         cmd_xbar_demux_src0_endofpacket;                                                                        // cmd_xbar_demux:src0_endofpacket -> cmd_xbar_mux:sink0_endofpacket
	wire         cmd_xbar_demux_src0_valid;                                                                              // cmd_xbar_demux:src0_valid -> cmd_xbar_mux:sink0_valid
	wire         cmd_xbar_demux_src0_startofpacket;                                                                      // cmd_xbar_demux:src0_startofpacket -> cmd_xbar_mux:sink0_startofpacket
	wire  [92:0] cmd_xbar_demux_src0_data;                                                                               // cmd_xbar_demux:src0_data -> cmd_xbar_mux:sink0_data
	wire   [1:0] cmd_xbar_demux_src0_channel;                                                                            // cmd_xbar_demux:src0_channel -> cmd_xbar_mux:sink0_channel
	wire         cmd_xbar_demux_src0_ready;                                                                              // cmd_xbar_mux:sink0_ready -> cmd_xbar_demux:src0_ready
	wire         cmd_xbar_demux_src1_endofpacket;                                                                        // cmd_xbar_demux:src1_endofpacket -> cmd_xbar_mux_001:sink0_endofpacket
	wire         cmd_xbar_demux_src1_valid;                                                                              // cmd_xbar_demux:src1_valid -> cmd_xbar_mux_001:sink0_valid
	wire         cmd_xbar_demux_src1_startofpacket;                                                                      // cmd_xbar_demux:src1_startofpacket -> cmd_xbar_mux_001:sink0_startofpacket
	wire  [92:0] cmd_xbar_demux_src1_data;                                                                               // cmd_xbar_demux:src1_data -> cmd_xbar_mux_001:sink0_data
	wire   [1:0] cmd_xbar_demux_src1_channel;                                                                            // cmd_xbar_demux:src1_channel -> cmd_xbar_mux_001:sink0_channel
	wire         cmd_xbar_demux_src1_ready;                                                                              // cmd_xbar_mux_001:sink0_ready -> cmd_xbar_demux:src1_ready
	wire         rsp_xbar_demux_src0_endofpacket;                                                                        // rsp_xbar_demux:src0_endofpacket -> rsp_xbar_mux:sink0_endofpacket
	wire         rsp_xbar_demux_src0_valid;                                                                              // rsp_xbar_demux:src0_valid -> rsp_xbar_mux:sink0_valid
	wire         rsp_xbar_demux_src0_startofpacket;                                                                      // rsp_xbar_demux:src0_startofpacket -> rsp_xbar_mux:sink0_startofpacket
	wire  [92:0] rsp_xbar_demux_src0_data;                                                                               // rsp_xbar_demux:src0_data -> rsp_xbar_mux:sink0_data
	wire   [1:0] rsp_xbar_demux_src0_channel;                                                                            // rsp_xbar_demux:src0_channel -> rsp_xbar_mux:sink0_channel
	wire         rsp_xbar_demux_src0_ready;                                                                              // rsp_xbar_mux:sink0_ready -> rsp_xbar_demux:src0_ready
	wire         rsp_xbar_demux_001_src0_endofpacket;                                                                    // rsp_xbar_demux_001:src0_endofpacket -> rsp_xbar_mux:sink1_endofpacket
	wire         rsp_xbar_demux_001_src0_valid;                                                                          // rsp_xbar_demux_001:src0_valid -> rsp_xbar_mux:sink1_valid
	wire         rsp_xbar_demux_001_src0_startofpacket;                                                                  // rsp_xbar_demux_001:src0_startofpacket -> rsp_xbar_mux:sink1_startofpacket
	wire  [92:0] rsp_xbar_demux_001_src0_data;                                                                           // rsp_xbar_demux_001:src0_data -> rsp_xbar_mux:sink1_data
	wire   [1:0] rsp_xbar_demux_001_src0_channel;                                                                        // rsp_xbar_demux_001:src0_channel -> rsp_xbar_mux:sink1_channel
	wire         rsp_xbar_demux_001_src0_ready;                                                                          // rsp_xbar_mux:sink1_ready -> rsp_xbar_demux_001:src0_ready
	wire         id_router_001_src_endofpacket;                                                                          // id_router_001:src_endofpacket -> width_adapter:in_endofpacket
	wire         id_router_001_src_valid;                                                                                // id_router_001:src_valid -> width_adapter:in_valid
	wire         id_router_001_src_startofpacket;                                                                        // id_router_001:src_startofpacket -> width_adapter:in_startofpacket
	wire  [74:0] id_router_001_src_data;                                                                                 // id_router_001:src_data -> width_adapter:in_data
	wire   [1:0] id_router_001_src_channel;                                                                              // id_router_001:src_channel -> width_adapter:in_channel
	wire         id_router_001_src_ready;                                                                                // width_adapter:in_ready -> id_router_001:src_ready
	wire         width_adapter_src_endofpacket;                                                                          // width_adapter:out_endofpacket -> rsp_xbar_demux_001:sink_endofpacket
	wire         width_adapter_src_valid;                                                                                // width_adapter:out_valid -> rsp_xbar_demux_001:sink_valid
	wire         width_adapter_src_startofpacket;                                                                        // width_adapter:out_startofpacket -> rsp_xbar_demux_001:sink_startofpacket
	wire  [92:0] width_adapter_src_data;                                                                                 // width_adapter:out_data -> rsp_xbar_demux_001:sink_data
	wire         width_adapter_src_ready;                                                                                // rsp_xbar_demux_001:sink_ready -> width_adapter:out_ready
	wire   [1:0] width_adapter_src_channel;                                                                              // width_adapter:out_channel -> rsp_xbar_demux_001:sink_channel
	wire         cmd_xbar_mux_001_src_endofpacket;                                                                       // cmd_xbar_mux_001:src_endofpacket -> width_adapter_001:in_endofpacket
	wire         cmd_xbar_mux_001_src_valid;                                                                             // cmd_xbar_mux_001:src_valid -> width_adapter_001:in_valid
	wire         cmd_xbar_mux_001_src_startofpacket;                                                                     // cmd_xbar_mux_001:src_startofpacket -> width_adapter_001:in_startofpacket
	wire  [92:0] cmd_xbar_mux_001_src_data;                                                                              // cmd_xbar_mux_001:src_data -> width_adapter_001:in_data
	wire   [1:0] cmd_xbar_mux_001_src_channel;                                                                           // cmd_xbar_mux_001:src_channel -> width_adapter_001:in_channel
	wire         cmd_xbar_mux_001_src_ready;                                                                             // width_adapter_001:in_ready -> cmd_xbar_mux_001:src_ready
	wire         width_adapter_001_src_endofpacket;                                                                      // width_adapter_001:out_endofpacket -> burst_adapter:sink0_endofpacket
	wire         width_adapter_001_src_valid;                                                                            // width_adapter_001:out_valid -> burst_adapter:sink0_valid
	wire         width_adapter_001_src_startofpacket;                                                                    // width_adapter_001:out_startofpacket -> burst_adapter:sink0_startofpacket
	wire  [74:0] width_adapter_001_src_data;                                                                             // width_adapter_001:out_data -> burst_adapter:sink0_data
	wire         width_adapter_001_src_ready;                                                                            // burst_adapter:sink0_ready -> width_adapter_001:out_ready
	wire   [1:0] width_adapter_001_src_channel;                                                                          // width_adapter_001:out_channel -> burst_adapter:sink0_channel
	wire   [1:0] limiter_cmd_valid_data;                                                                                 // limiter:cmd_src_valid -> cmd_xbar_demux:sink_valid

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (23),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (23),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (1),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) mm_bridge_0_m0_translator (
		.clk                      (clk_0_clk_clk),                                                     //                       clk.clk
		.reset                    (mm_bridge_0_reset_reset_bridge_in_reset_reset),                     //                     reset.reset
		.uav_address              (mm_bridge_0_m0_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount           (mm_bridge_0_m0_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read                 (mm_bridge_0_m0_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write                (mm_bridge_0_m0_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest          (mm_bridge_0_m0_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid        (mm_bridge_0_m0_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable           (mm_bridge_0_m0_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata             (mm_bridge_0_m0_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata            (mm_bridge_0_m0_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock                 (mm_bridge_0_m0_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess          (mm_bridge_0_m0_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address               (mm_bridge_0_m0_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest           (mm_bridge_0_m0_waitrequest),                                        //                          .waitrequest
		.av_burstcount            (mm_bridge_0_m0_burstcount),                                         //                          .burstcount
		.av_byteenable            (mm_bridge_0_m0_byteenable),                                         //                          .byteenable
		.av_read                  (mm_bridge_0_m0_read),                                               //                          .read
		.av_readdata              (mm_bridge_0_m0_readdata),                                           //                          .readdata
		.av_readdatavalid         (mm_bridge_0_m0_readdatavalid),                                      //                          .readdatavalid
		.av_write                 (mm_bridge_0_m0_write),                                              //                          .write
		.av_writedata             (mm_bridge_0_m0_writedata),                                          //                          .writedata
		.av_debugaccess           (mm_bridge_0_m0_debugaccess),                                        //                          .debugaccess
		.av_beginbursttransfer    (1'b0),                                                              //               (terminated)
		.av_begintransfer         (1'b0),                                                              //               (terminated)
		.av_chipselect            (1'b0),                                                              //               (terminated)
		.av_lock                  (1'b0),                                                              //               (terminated)
		.uav_clken                (),                                                                  //               (terminated)
		.av_clken                 (1'b1),                                                              //               (terminated)
		.uav_response             (2'b00),                                                             //               (terminated)
		.av_response              (),                                                                  //               (terminated)
		.uav_writeresponserequest (),                                                                  //               (terminated)
		.uav_writeresponsevalid   (1'b0),                                                              //               (terminated)
		.av_writeresponserequest  (1'b0),                                                              //               (terminated)
		.av_writeresponsevalid    ()                                                                   //               (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (18),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (23),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) onchip_memorymain_s1_translator (
		.clk                      (clk_0_clk_clk),                                                                   //                      clk.clk
		.reset                    (mm_bridge_0_reset_reset_bridge_in_reset_reset),                                   //                    reset.reset
		.uav_address              (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount           (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    //                         .burstcount
		.uav_read                 (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_m0_read),          //                         .read
		.uav_write                (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_m0_write),         //                         .write
		.uav_waitrequest          (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid        (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable           (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata             (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      //                         .readdata
		.uav_writedata            (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     //                         .writedata
		.uav_lock                 (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_m0_lock),          //                         .lock
		.uav_debugaccess          (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   //                         .debugaccess
		.av_address               (onchip_memoryMain_s1_address),                                                    //      avalon_anti_slave_0.address
		.av_write                 (onchip_memoryMain_s1_write),                                                      //                         .write
		.av_readdata              (onchip_memoryMain_s1_readdata),                                                   //                         .readdata
		.av_writedata             (onchip_memoryMain_s1_writedata),                                                  //                         .writedata
		.av_byteenable            (onchip_memoryMain_s1_byteenable),                                                 //                         .byteenable
		.av_chipselect            (onchip_memoryMain_s1_chipselect),                                                 //                         .chipselect
		.av_clken                 (onchip_memoryMain_s1_clken),                                                      //                         .clken
		.av_read                  (),                                                                                //              (terminated)
		.av_begintransfer         (),                                                                                //              (terminated)
		.av_beginbursttransfer    (),                                                                                //              (terminated)
		.av_burstcount            (),                                                                                //              (terminated)
		.av_readdatavalid         (1'b0),                                                                            //              (terminated)
		.av_waitrequest           (1'b0),                                                                            //              (terminated)
		.av_writebyteenable       (),                                                                                //              (terminated)
		.av_lock                  (),                                                                                //              (terminated)
		.uav_clken                (1'b0),                                                                            //              (terminated)
		.av_debugaccess           (),                                                                                //              (terminated)
		.av_outputenable          (),                                                                                //              (terminated)
		.uav_response             (),                                                                                //              (terminated)
		.av_response              (2'b00),                                                                           //              (terminated)
		.uav_writeresponserequest (1'b0),                                                                            //              (terminated)
		.uav_writeresponsevalid   (),                                                                                //              (terminated)
		.av_writeresponserequest  (),                                                                                //              (terminated)
		.av_writeresponsevalid    (1'b0)                                                                             //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (22),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (16),
		.AV_BURSTCOUNT_W                (2),
		.AV_BYTEENABLE_W                (2),
		.UAV_BYTEENABLE_W               (2),
		.UAV_ADDRESS_W                  (23),
		.UAV_BURSTCOUNT_W               (2),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (2),
		.AV_ADDRESS_SYMBOLS             (1),
		.AV_BURSTCOUNT_SYMBOLS          (1),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) generic_tristate_controller_0_uas_translator (
		.clk                      (clk_0_clk_clk),                                                                                //                      clk.clk
		.reset                    (mm_bridge_0_reset_reset_bridge_in_reset_reset),                                                //                    reset.reset
		.uav_address              (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount           (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_m0_burstcount),    //                         .burstcount
		.uav_read                 (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_m0_read),          //                         .read
		.uav_write                (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_m0_write),         //                         .write
		.uav_waitrequest          (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid        (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable           (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata             (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_m0_readdata),      //                         .readdata
		.uav_writedata            (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_m0_writedata),     //                         .writedata
		.uav_lock                 (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_m0_lock),          //                         .lock
		.uav_debugaccess          (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_m0_debugaccess),   //                         .debugaccess
		.av_address               (generic_tristate_controller_0_uas_address),                                                    //      avalon_anti_slave_0.address
		.av_write                 (generic_tristate_controller_0_uas_write),                                                      //                         .write
		.av_read                  (generic_tristate_controller_0_uas_read),                                                       //                         .read
		.av_readdata              (generic_tristate_controller_0_uas_readdata),                                                   //                         .readdata
		.av_writedata             (generic_tristate_controller_0_uas_writedata),                                                  //                         .writedata
		.av_burstcount            (generic_tristate_controller_0_uas_burstcount),                                                 //                         .burstcount
		.av_byteenable            (generic_tristate_controller_0_uas_byteenable),                                                 //                         .byteenable
		.av_readdatavalid         (generic_tristate_controller_0_uas_readdatavalid),                                              //                         .readdatavalid
		.av_waitrequest           (generic_tristate_controller_0_uas_waitrequest),                                                //                         .waitrequest
		.av_lock                  (generic_tristate_controller_0_uas_lock),                                                       //                         .lock
		.av_debugaccess           (generic_tristate_controller_0_uas_debugaccess),                                                //                         .debugaccess
		.av_begintransfer         (),                                                                                             //              (terminated)
		.av_beginbursttransfer    (),                                                                                             //              (terminated)
		.av_writebyteenable       (),                                                                                             //              (terminated)
		.av_chipselect            (),                                                                                             //              (terminated)
		.av_clken                 (),                                                                                             //              (terminated)
		.uav_clken                (1'b0),                                                                                         //              (terminated)
		.av_outputenable          (),                                                                                             //              (terminated)
		.uav_response             (),                                                                                             //              (terminated)
		.av_response              (2'b00),                                                                                        //              (terminated)
		.uav_writeresponserequest (1'b0),                                                                                         //              (terminated)
		.uav_writeresponsevalid   (),                                                                                             //              (terminated)
		.av_writeresponserequest  (),                                                                                             //              (terminated)
		.av_writeresponsevalid    (1'b0)                                                                                          //              (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_PROTECTION_H          (83),
		.PKT_PROTECTION_L          (81),
		.PKT_BEGIN_BURST           (76),
		.PKT_BURSTWRAP_H           (68),
		.PKT_BURSTWRAP_L           (68),
		.PKT_BURST_SIZE_H          (71),
		.PKT_BURST_SIZE_L          (69),
		.PKT_BURST_TYPE_H          (73),
		.PKT_BURST_TYPE_L          (72),
		.PKT_BYTE_CNT_H            (67),
		.PKT_BYTE_CNT_L            (65),
		.PKT_ADDR_H                (58),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (59),
		.PKT_TRANS_POSTED          (60),
		.PKT_TRANS_WRITE           (61),
		.PKT_TRANS_READ            (62),
		.PKT_TRANS_LOCK            (63),
		.PKT_TRANS_EXCLUSIVE       (64),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (78),
		.PKT_SRC_ID_L              (78),
		.PKT_DEST_ID_H             (79),
		.PKT_DEST_ID_L             (79),
		.PKT_THREAD_ID_H           (80),
		.PKT_THREAD_ID_L           (80),
		.PKT_CACHE_H               (87),
		.PKT_CACHE_L               (84),
		.PKT_DATA_SIDEBAND_H       (75),
		.PKT_DATA_SIDEBAND_L       (75),
		.PKT_QOS_H                 (77),
		.PKT_QOS_L                 (77),
		.PKT_ADDR_SIDEBAND_H       (74),
		.PKT_ADDR_SIDEBAND_L       (74),
		.PKT_RESPONSE_STATUS_H     (89),
		.PKT_RESPONSE_STATUS_L     (88),
		.PKT_ORI_BURST_SIZE_L      (90),
		.PKT_ORI_BURST_SIZE_H      (92),
		.ST_DATA_W                 (93),
		.ST_CHANNEL_W              (2),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (0),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) mm_bridge_0_m0_translator_avalon_universal_master_0_agent (
		.clk                     (clk_0_clk_clk),                                                              //       clk.clk
		.reset                   (mm_bridge_0_reset_reset_bridge_in_reset_reset),                              // clk_reset.reset
		.av_address              (mm_bridge_0_m0_translator_avalon_universal_master_0_address),                //        av.address
		.av_write                (mm_bridge_0_m0_translator_avalon_universal_master_0_write),                  //          .write
		.av_read                 (mm_bridge_0_m0_translator_avalon_universal_master_0_read),                   //          .read
		.av_writedata            (mm_bridge_0_m0_translator_avalon_universal_master_0_writedata),              //          .writedata
		.av_readdata             (mm_bridge_0_m0_translator_avalon_universal_master_0_readdata),               //          .readdata
		.av_waitrequest          (mm_bridge_0_m0_translator_avalon_universal_master_0_waitrequest),            //          .waitrequest
		.av_readdatavalid        (mm_bridge_0_m0_translator_avalon_universal_master_0_readdatavalid),          //          .readdatavalid
		.av_byteenable           (mm_bridge_0_m0_translator_avalon_universal_master_0_byteenable),             //          .byteenable
		.av_burstcount           (mm_bridge_0_m0_translator_avalon_universal_master_0_burstcount),             //          .burstcount
		.av_debugaccess          (mm_bridge_0_m0_translator_avalon_universal_master_0_debugaccess),            //          .debugaccess
		.av_lock                 (mm_bridge_0_m0_translator_avalon_universal_master_0_lock),                   //          .lock
		.cp_valid                (mm_bridge_0_m0_translator_avalon_universal_master_0_agent_cp_valid),         //        cp.valid
		.cp_data                 (mm_bridge_0_m0_translator_avalon_universal_master_0_agent_cp_data),          //          .data
		.cp_startofpacket        (mm_bridge_0_m0_translator_avalon_universal_master_0_agent_cp_startofpacket), //          .startofpacket
		.cp_endofpacket          (mm_bridge_0_m0_translator_avalon_universal_master_0_agent_cp_endofpacket),   //          .endofpacket
		.cp_ready                (mm_bridge_0_m0_translator_avalon_universal_master_0_agent_cp_ready),         //          .ready
		.rp_valid                (limiter_rsp_src_valid),                                                      //        rp.valid
		.rp_data                 (limiter_rsp_src_data),                                                       //          .data
		.rp_channel              (limiter_rsp_src_channel),                                                    //          .channel
		.rp_startofpacket        (limiter_rsp_src_startofpacket),                                              //          .startofpacket
		.rp_endofpacket          (limiter_rsp_src_endofpacket),                                                //          .endofpacket
		.rp_ready                (limiter_rsp_src_ready),                                                      //          .ready
		.av_response             (),                                                                           // (terminated)
		.av_writeresponserequest (1'b0),                                                                       // (terminated)
		.av_writeresponsevalid   ()                                                                            // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BEGIN_BURST           (76),
		.PKT_SYMBOL_W              (8),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_ADDR_H                (58),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (59),
		.PKT_TRANS_POSTED          (60),
		.PKT_TRANS_WRITE           (61),
		.PKT_TRANS_READ            (62),
		.PKT_TRANS_LOCK            (63),
		.PKT_SRC_ID_H              (78),
		.PKT_SRC_ID_L              (78),
		.PKT_DEST_ID_H             (79),
		.PKT_DEST_ID_L             (79),
		.PKT_BURSTWRAP_H           (68),
		.PKT_BURSTWRAP_L           (68),
		.PKT_BYTE_CNT_H            (67),
		.PKT_BYTE_CNT_L            (65),
		.PKT_PROTECTION_H          (83),
		.PKT_PROTECTION_L          (81),
		.PKT_RESPONSE_STATUS_H     (89),
		.PKT_RESPONSE_STATUS_L     (88),
		.PKT_BURST_SIZE_H          (71),
		.PKT_BURST_SIZE_L          (69),
		.PKT_ORI_BURST_SIZE_L      (90),
		.PKT_ORI_BURST_SIZE_H      (92),
		.ST_CHANNEL_W              (2),
		.ST_DATA_W                 (93),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) onchip_memorymain_s1_translator_avalon_universal_slave_0_agent (
		.clk                     (clk_0_clk_clk),                                                                             //             clk.clk
		.reset                   (mm_bridge_0_reset_reset_bridge_in_reset_reset),                                             //       clk_reset.reset
		.m0_address              (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_m0_address),                 //              m0.address
		.m0_burstcount           (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    //                .lock
		.m0_readdata             (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_m0_read),                    //                .read
		.m0_waitrequest          (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               //                .writedata
		.m0_write                (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_m0_write),                   //                .write
		.rp_endofpacket          (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   //                .ready
		.rp_valid                (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   //                .valid
		.rp_data                 (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rp_data),                    //                .data
		.rp_startofpacket        (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_xbar_mux_src_ready),                                                                    //              cp.ready
		.cp_valid                (cmd_xbar_mux_src_valid),                                                                    //                .valid
		.cp_data                 (cmd_xbar_mux_src_data),                                                                     //                .data
		.cp_startofpacket        (cmd_xbar_mux_src_startofpacket),                                                            //                .startofpacket
		.cp_endofpacket          (cmd_xbar_mux_src_endofpacket),                                                              //                .endofpacket
		.cp_channel              (cmd_xbar_mux_src_channel),                                                                  //                .channel
		.rf_sink_ready           (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_sink_data    (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        //                .data
		.rdata_fifo_src_ready    (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                                                     //     (terminated)
		.m0_writeresponserequest (),                                                                                          //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                                                       //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (94),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                                                             //       clk.clk
		.reset             (mm_bridge_0_reset_reset_bridge_in_reset_reset),                                             // clk_reset.reset
		.in_data           (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             //        in.data
		.in_valid          (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            //          .valid
		.in_ready          (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                                                     // (terminated)
		.csr_read          (1'b0),                                                                                      // (terminated)
		.csr_write         (1'b0),                                                                                      // (terminated)
		.csr_readdata      (),                                                                                          // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                                                      // (terminated)
		.almost_full_data  (),                                                                                          // (terminated)
		.almost_empty_data (),                                                                                          // (terminated)
		.in_empty          (1'b0),                                                                                      // (terminated)
		.out_empty         (),                                                                                          // (terminated)
		.in_error          (1'b0),                                                                                      // (terminated)
		.out_error         (),                                                                                          // (terminated)
		.in_channel        (1'b0),                                                                                      // (terminated)
		.out_channel       ()                                                                                           // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_DATA_H                (15),
		.PKT_DATA_L                (0),
		.PKT_BEGIN_BURST           (58),
		.PKT_SYMBOL_W              (8),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_ADDR_H                (40),
		.PKT_ADDR_L                (18),
		.PKT_TRANS_COMPRESSED_READ (41),
		.PKT_TRANS_POSTED          (42),
		.PKT_TRANS_WRITE           (43),
		.PKT_TRANS_READ            (44),
		.PKT_TRANS_LOCK            (45),
		.PKT_SRC_ID_H              (60),
		.PKT_SRC_ID_L              (60),
		.PKT_DEST_ID_H             (61),
		.PKT_DEST_ID_L             (61),
		.PKT_BURSTWRAP_H           (50),
		.PKT_BURSTWRAP_L           (50),
		.PKT_BYTE_CNT_H            (49),
		.PKT_BYTE_CNT_L            (47),
		.PKT_PROTECTION_H          (65),
		.PKT_PROTECTION_L          (63),
		.PKT_RESPONSE_STATUS_H     (71),
		.PKT_RESPONSE_STATUS_L     (70),
		.PKT_BURST_SIZE_H          (53),
		.PKT_BURST_SIZE_L          (51),
		.PKT_ORI_BURST_SIZE_L      (72),
		.PKT_ORI_BURST_SIZE_H      (74),
		.ST_CHANNEL_W              (2),
		.ST_DATA_W                 (75),
		.AVS_BURSTCOUNT_W          (2),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent (
		.clk                     (clk_0_clk_clk),                                                                                          //             clk.clk
		.reset                   (mm_bridge_0_reset_reset_bridge_in_reset_reset),                                                          //       clk_reset.reset
		.m0_address              (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_m0_address),                 //              m0.address
		.m0_burstcount           (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_m0_lock),                    //                .lock
		.m0_readdata             (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_m0_read),                    //                .read
		.m0_waitrequest          (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_m0_writedata),               //                .writedata
		.m0_write                (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_m0_write),                   //                .write
		.rp_endofpacket          (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rp_ready),                   //                .ready
		.rp_valid                (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rp_valid),                   //                .valid
		.rp_data                 (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rp_data),                    //                .data
		.rp_startofpacket        (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (burst_adapter_source0_ready),                                                                            //              cp.ready
		.cp_valid                (burst_adapter_source0_valid),                                                                            //                .valid
		.cp_data                 (burst_adapter_source0_data),                                                                             //                .data
		.cp_startofpacket        (burst_adapter_source0_startofpacket),                                                                    //                .startofpacket
		.cp_endofpacket          (burst_adapter_source0_endofpacket),                                                                      //                .endofpacket
		.cp_channel              (burst_adapter_source0_channel),                                                                          //                .channel
		.rf_sink_ready           (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready),       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid),       //                .valid
		.rdata_fifo_sink_data    (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),        //                .data
		.rdata_fifo_src_ready    (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                                                                  //     (terminated)
		.m0_writeresponserequest (),                                                                                                       //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                                                                    //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (76),
		.FIFO_DEPTH          (4),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                                                                          //       clk.clk
		.reset             (mm_bridge_0_reset_reset_bridge_in_reset_reset),                                                          // clk_reset.reset
		.in_data           (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rf_source_data),             //        in.data
		.in_valid          (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rf_source_valid),            //          .valid
		.in_ready          (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                                                                  // (terminated)
		.csr_read          (1'b0),                                                                                                   // (terminated)
		.csr_write         (1'b0),                                                                                                   // (terminated)
		.csr_readdata      (),                                                                                                       // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                                                                   // (terminated)
		.almost_full_data  (),                                                                                                       // (terminated)
		.almost_empty_data (),                                                                                                       // (terminated)
		.in_empty          (1'b0),                                                                                                   // (terminated)
		.out_empty         (),                                                                                                       // (terminated)
		.in_error          (1'b0),                                                                                                   // (terminated)
		.out_error         (),                                                                                                       // (terminated)
		.in_channel        (1'b0),                                                                                                   // (terminated)
		.out_channel       ()                                                                                                        // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (18),
		.FIFO_DEPTH          (4),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                                                                                    //       clk.clk
		.reset             (mm_bridge_0_reset_reset_bridge_in_reset_reset),                                                    // clk_reset.reset
		.in_data           (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                                                                            // (terminated)
		.csr_read          (1'b0),                                                                                             // (terminated)
		.csr_write         (1'b0),                                                                                             // (terminated)
		.csr_readdata      (),                                                                                                 // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                                                             // (terminated)
		.almost_full_data  (),                                                                                                 // (terminated)
		.almost_empty_data (),                                                                                                 // (terminated)
		.in_startofpacket  (1'b0),                                                                                             // (terminated)
		.in_endofpacket    (1'b0),                                                                                             // (terminated)
		.out_startofpacket (),                                                                                                 // (terminated)
		.out_endofpacket   (),                                                                                                 // (terminated)
		.in_empty          (1'b0),                                                                                             // (terminated)
		.out_empty         (),                                                                                                 // (terminated)
		.in_error          (1'b0),                                                                                             // (terminated)
		.out_error         (),                                                                                                 // (terminated)
		.in_channel        (1'b0),                                                                                             // (terminated)
		.out_channel       ()                                                                                                  // (terminated)
	);

	nios_fprint_memory_0_mm_interconnect_0_addr_router addr_router (
		.sink_ready         (mm_bridge_0_m0_translator_avalon_universal_master_0_agent_cp_ready),         //      sink.ready
		.sink_valid         (mm_bridge_0_m0_translator_avalon_universal_master_0_agent_cp_valid),         //          .valid
		.sink_data          (mm_bridge_0_m0_translator_avalon_universal_master_0_agent_cp_data),          //          .data
		.sink_startofpacket (mm_bridge_0_m0_translator_avalon_universal_master_0_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (mm_bridge_0_m0_translator_avalon_universal_master_0_agent_cp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                                                              //       clk.clk
		.reset              (mm_bridge_0_reset_reset_bridge_in_reset_reset),                              // clk_reset.reset
		.src_ready          (addr_router_src_ready),                                                      //       src.ready
		.src_valid          (addr_router_src_valid),                                                      //          .valid
		.src_data           (addr_router_src_data),                                                       //          .data
		.src_channel        (addr_router_src_channel),                                                    //          .channel
		.src_startofpacket  (addr_router_src_startofpacket),                                              //          .startofpacket
		.src_endofpacket    (addr_router_src_endofpacket)                                                 //          .endofpacket
	);

	nios_fprint_memory_0_mm_interconnect_0_id_router id_router (
		.sink_ready         (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rp_ready),         //      sink.ready
		.sink_valid         (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rp_valid),         //          .valid
		.sink_data          (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rp_data),          //          .data
		.sink_startofpacket (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (onchip_memorymain_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                                                                   //       clk.clk
		.reset              (mm_bridge_0_reset_reset_bridge_in_reset_reset),                                   // clk_reset.reset
		.src_ready          (id_router_src_ready),                                                             //       src.ready
		.src_valid          (id_router_src_valid),                                                             //          .valid
		.src_data           (id_router_src_data),                                                              //          .data
		.src_channel        (id_router_src_channel),                                                           //          .channel
		.src_startofpacket  (id_router_src_startofpacket),                                                     //          .startofpacket
		.src_endofpacket    (id_router_src_endofpacket)                                                        //          .endofpacket
	);

	nios_fprint_memory_0_mm_interconnect_0_id_router_001 id_router_001 (
		.sink_ready         (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rp_ready),         //      sink.ready
		.sink_valid         (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rp_valid),         //          .valid
		.sink_data          (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rp_data),          //          .data
		.sink_startofpacket (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                                                                                //       clk.clk
		.reset              (mm_bridge_0_reset_reset_bridge_in_reset_reset),                                                // clk_reset.reset
		.src_ready          (id_router_001_src_ready),                                                                      //       src.ready
		.src_valid          (id_router_001_src_valid),                                                                      //          .valid
		.src_data           (id_router_001_src_data),                                                                       //          .data
		.src_channel        (id_router_001_src_channel),                                                                    //          .channel
		.src_startofpacket  (id_router_001_src_startofpacket),                                                              //          .startofpacket
		.src_endofpacket    (id_router_001_src_endofpacket)                                                                 //          .endofpacket
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (79),
		.PKT_DEST_ID_L             (79),
		.PKT_SRC_ID_H              (78),
		.PKT_SRC_ID_L              (78),
		.PKT_TRANS_POSTED          (60),
		.PKT_TRANS_WRITE           (61),
		.MAX_OUTSTANDING_RESPONSES (5),
		.PIPELINED                 (0),
		.ST_DATA_W                 (93),
		.ST_CHANNEL_W              (2),
		.VALID_WIDTH               (2),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.PKT_BYTE_CNT_H            (67),
		.PKT_BYTE_CNT_L            (65),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.REORDER                   (0)
	) limiter (
		.clk                    (clk_0_clk_clk),                                 //       clk.clk
		.reset                  (mm_bridge_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.cmd_sink_ready         (addr_router_src_ready),                         //  cmd_sink.ready
		.cmd_sink_valid         (addr_router_src_valid),                         //          .valid
		.cmd_sink_data          (addr_router_src_data),                          //          .data
		.cmd_sink_channel       (addr_router_src_channel),                       //          .channel
		.cmd_sink_startofpacket (addr_router_src_startofpacket),                 //          .startofpacket
		.cmd_sink_endofpacket   (addr_router_src_endofpacket),                   //          .endofpacket
		.cmd_src_ready          (limiter_cmd_src_ready),                         //   cmd_src.ready
		.cmd_src_data           (limiter_cmd_src_data),                          //          .data
		.cmd_src_channel        (limiter_cmd_src_channel),                       //          .channel
		.cmd_src_startofpacket  (limiter_cmd_src_startofpacket),                 //          .startofpacket
		.cmd_src_endofpacket    (limiter_cmd_src_endofpacket),                   //          .endofpacket
		.rsp_sink_ready         (rsp_xbar_mux_src_ready),                        //  rsp_sink.ready
		.rsp_sink_valid         (rsp_xbar_mux_src_valid),                        //          .valid
		.rsp_sink_channel       (rsp_xbar_mux_src_channel),                      //          .channel
		.rsp_sink_data          (rsp_xbar_mux_src_data),                         //          .data
		.rsp_sink_startofpacket (rsp_xbar_mux_src_startofpacket),                //          .startofpacket
		.rsp_sink_endofpacket   (rsp_xbar_mux_src_endofpacket),                  //          .endofpacket
		.rsp_src_ready          (limiter_rsp_src_ready),                         //   rsp_src.ready
		.rsp_src_valid          (limiter_rsp_src_valid),                         //          .valid
		.rsp_src_data           (limiter_rsp_src_data),                          //          .data
		.rsp_src_channel        (limiter_rsp_src_channel),                       //          .channel
		.rsp_src_startofpacket  (limiter_rsp_src_startofpacket),                 //          .startofpacket
		.rsp_src_endofpacket    (limiter_rsp_src_endofpacket),                   //          .endofpacket
		.cmd_src_valid          (limiter_cmd_valid_data)                         // cmd_valid.data
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (40),
		.PKT_ADDR_L                (18),
		.PKT_BEGIN_BURST           (58),
		.PKT_BYTE_CNT_H            (49),
		.PKT_BYTE_CNT_L            (47),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_BURST_SIZE_H          (53),
		.PKT_BURST_SIZE_L          (51),
		.PKT_BURST_TYPE_H          (55),
		.PKT_BURST_TYPE_L          (54),
		.PKT_BURSTWRAP_H           (50),
		.PKT_BURSTWRAP_L           (50),
		.PKT_TRANS_COMPRESSED_READ (41),
		.PKT_TRANS_WRITE           (43),
		.PKT_TRANS_READ            (44),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (75),
		.ST_CHANNEL_W              (2),
		.OUT_BYTE_CNT_H            (48),
		.OUT_BURSTWRAP_H           (50),
		.COMPRESSED_READ_SUPPORT   (0),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.BURSTWRAP_CONST_MASK      (1),
		.BURSTWRAP_CONST_VALUE     (1)
	) burst_adapter (
		.clk                   (clk_0_clk_clk),                                 //       cr0.clk
		.reset                 (mm_bridge_0_reset_reset_bridge_in_reset_reset), // cr0_reset.reset
		.sink0_valid           (width_adapter_001_src_valid),                   //     sink0.valid
		.sink0_data            (width_adapter_001_src_data),                    //          .data
		.sink0_channel         (width_adapter_001_src_channel),                 //          .channel
		.sink0_startofpacket   (width_adapter_001_src_startofpacket),           //          .startofpacket
		.sink0_endofpacket     (width_adapter_001_src_endofpacket),             //          .endofpacket
		.sink0_ready           (width_adapter_001_src_ready),                   //          .ready
		.source0_valid         (burst_adapter_source0_valid),                   //   source0.valid
		.source0_data          (burst_adapter_source0_data),                    //          .data
		.source0_channel       (burst_adapter_source0_channel),                 //          .channel
		.source0_startofpacket (burst_adapter_source0_startofpacket),           //          .startofpacket
		.source0_endofpacket   (burst_adapter_source0_endofpacket),             //          .endofpacket
		.source0_ready         (burst_adapter_source0_ready)                    //          .ready
	);

	nios_fprint_memory_0_mm_interconnect_0_cmd_xbar_demux cmd_xbar_demux (
		.clk                (clk_0_clk_clk),                                 //        clk.clk
		.reset              (mm_bridge_0_reset_reset_bridge_in_reset_reset), //  clk_reset.reset
		.sink_ready         (limiter_cmd_src_ready),                         //       sink.ready
		.sink_channel       (limiter_cmd_src_channel),                       //           .channel
		.sink_data          (limiter_cmd_src_data),                          //           .data
		.sink_startofpacket (limiter_cmd_src_startofpacket),                 //           .startofpacket
		.sink_endofpacket   (limiter_cmd_src_endofpacket),                   //           .endofpacket
		.sink_valid         (limiter_cmd_valid_data),                        // sink_valid.data
		.src0_ready         (cmd_xbar_demux_src0_ready),                     //       src0.ready
		.src0_valid         (cmd_xbar_demux_src0_valid),                     //           .valid
		.src0_data          (cmd_xbar_demux_src0_data),                      //           .data
		.src0_channel       (cmd_xbar_demux_src0_channel),                   //           .channel
		.src0_startofpacket (cmd_xbar_demux_src0_startofpacket),             //           .startofpacket
		.src0_endofpacket   (cmd_xbar_demux_src0_endofpacket),               //           .endofpacket
		.src1_ready         (cmd_xbar_demux_src1_ready),                     //       src1.ready
		.src1_valid         (cmd_xbar_demux_src1_valid),                     //           .valid
		.src1_data          (cmd_xbar_demux_src1_data),                      //           .data
		.src1_channel       (cmd_xbar_demux_src1_channel),                   //           .channel
		.src1_startofpacket (cmd_xbar_demux_src1_startofpacket),             //           .startofpacket
		.src1_endofpacket   (cmd_xbar_demux_src1_endofpacket)                //           .endofpacket
	);

	nios_fprint_memory_0_mm_interconnect_0_cmd_xbar_mux cmd_xbar_mux (
		.clk                 (clk_0_clk_clk),                                 //       clk.clk
		.reset               (mm_bridge_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_xbar_mux_src_ready),                        //       src.ready
		.src_valid           (cmd_xbar_mux_src_valid),                        //          .valid
		.src_data            (cmd_xbar_mux_src_data),                         //          .data
		.src_channel         (cmd_xbar_mux_src_channel),                      //          .channel
		.src_startofpacket   (cmd_xbar_mux_src_startofpacket),                //          .startofpacket
		.src_endofpacket     (cmd_xbar_mux_src_endofpacket),                  //          .endofpacket
		.sink0_ready         (cmd_xbar_demux_src0_ready),                     //     sink0.ready
		.sink0_valid         (cmd_xbar_demux_src0_valid),                     //          .valid
		.sink0_channel       (cmd_xbar_demux_src0_channel),                   //          .channel
		.sink0_data          (cmd_xbar_demux_src0_data),                      //          .data
		.sink0_startofpacket (cmd_xbar_demux_src0_startofpacket),             //          .startofpacket
		.sink0_endofpacket   (cmd_xbar_demux_src0_endofpacket)                //          .endofpacket
	);

	nios_fprint_memory_0_mm_interconnect_0_cmd_xbar_mux cmd_xbar_mux_001 (
		.clk                 (clk_0_clk_clk),                                 //       clk.clk
		.reset               (mm_bridge_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_xbar_mux_001_src_ready),                    //       src.ready
		.src_valid           (cmd_xbar_mux_001_src_valid),                    //          .valid
		.src_data            (cmd_xbar_mux_001_src_data),                     //          .data
		.src_channel         (cmd_xbar_mux_001_src_channel),                  //          .channel
		.src_startofpacket   (cmd_xbar_mux_001_src_startofpacket),            //          .startofpacket
		.src_endofpacket     (cmd_xbar_mux_001_src_endofpacket),              //          .endofpacket
		.sink0_ready         (cmd_xbar_demux_src1_ready),                     //     sink0.ready
		.sink0_valid         (cmd_xbar_demux_src1_valid),                     //          .valid
		.sink0_channel       (cmd_xbar_demux_src1_channel),                   //          .channel
		.sink0_data          (cmd_xbar_demux_src1_data),                      //          .data
		.sink0_startofpacket (cmd_xbar_demux_src1_startofpacket),             //          .startofpacket
		.sink0_endofpacket   (cmd_xbar_demux_src1_endofpacket)                //          .endofpacket
	);

	nios_fprint_memory_0_mm_interconnect_0_rsp_xbar_demux rsp_xbar_demux (
		.clk                (clk_0_clk_clk),                                 //       clk.clk
		.reset              (mm_bridge_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (id_router_src_ready),                           //      sink.ready
		.sink_channel       (id_router_src_channel),                         //          .channel
		.sink_data          (id_router_src_data),                            //          .data
		.sink_startofpacket (id_router_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (id_router_src_endofpacket),                     //          .endofpacket
		.sink_valid         (id_router_src_valid),                           //          .valid
		.src0_ready         (rsp_xbar_demux_src0_ready),                     //      src0.ready
		.src0_valid         (rsp_xbar_demux_src0_valid),                     //          .valid
		.src0_data          (rsp_xbar_demux_src0_data),                      //          .data
		.src0_channel       (rsp_xbar_demux_src0_channel),                   //          .channel
		.src0_startofpacket (rsp_xbar_demux_src0_startofpacket),             //          .startofpacket
		.src0_endofpacket   (rsp_xbar_demux_src0_endofpacket)                //          .endofpacket
	);

	nios_fprint_memory_0_mm_interconnect_0_rsp_xbar_demux rsp_xbar_demux_001 (
		.clk                (clk_0_clk_clk),                                 //       clk.clk
		.reset              (mm_bridge_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (width_adapter_src_ready),                       //      sink.ready
		.sink_channel       (width_adapter_src_channel),                     //          .channel
		.sink_data          (width_adapter_src_data),                        //          .data
		.sink_startofpacket (width_adapter_src_startofpacket),               //          .startofpacket
		.sink_endofpacket   (width_adapter_src_endofpacket),                 //          .endofpacket
		.sink_valid         (width_adapter_src_valid),                       //          .valid
		.src0_ready         (rsp_xbar_demux_001_src0_ready),                 //      src0.ready
		.src0_valid         (rsp_xbar_demux_001_src0_valid),                 //          .valid
		.src0_data          (rsp_xbar_demux_001_src0_data),                  //          .data
		.src0_channel       (rsp_xbar_demux_001_src0_channel),               //          .channel
		.src0_startofpacket (rsp_xbar_demux_001_src0_startofpacket),         //          .startofpacket
		.src0_endofpacket   (rsp_xbar_demux_001_src0_endofpacket)            //          .endofpacket
	);

	nios_fprint_memory_0_mm_interconnect_0_rsp_xbar_mux rsp_xbar_mux (
		.clk                 (clk_0_clk_clk),                                 //       clk.clk
		.reset               (mm_bridge_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_xbar_mux_src_ready),                        //       src.ready
		.src_valid           (rsp_xbar_mux_src_valid),                        //          .valid
		.src_data            (rsp_xbar_mux_src_data),                         //          .data
		.src_channel         (rsp_xbar_mux_src_channel),                      //          .channel
		.src_startofpacket   (rsp_xbar_mux_src_startofpacket),                //          .startofpacket
		.src_endofpacket     (rsp_xbar_mux_src_endofpacket),                  //          .endofpacket
		.sink0_ready         (rsp_xbar_demux_src0_ready),                     //     sink0.ready
		.sink0_valid         (rsp_xbar_demux_src0_valid),                     //          .valid
		.sink0_channel       (rsp_xbar_demux_src0_channel),                   //          .channel
		.sink0_data          (rsp_xbar_demux_src0_data),                      //          .data
		.sink0_startofpacket (rsp_xbar_demux_src0_startofpacket),             //          .startofpacket
		.sink0_endofpacket   (rsp_xbar_demux_src0_endofpacket),               //          .endofpacket
		.sink1_ready         (rsp_xbar_demux_001_src0_ready),                 //     sink1.ready
		.sink1_valid         (rsp_xbar_demux_001_src0_valid),                 //          .valid
		.sink1_channel       (rsp_xbar_demux_001_src0_channel),               //          .channel
		.sink1_data          (rsp_xbar_demux_001_src0_data),                  //          .data
		.sink1_startofpacket (rsp_xbar_demux_001_src0_startofpacket),         //          .startofpacket
		.sink1_endofpacket   (rsp_xbar_demux_001_src0_endofpacket)            //          .endofpacket
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (40),
		.IN_PKT_ADDR_L                 (18),
		.IN_PKT_DATA_H                 (15),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (17),
		.IN_PKT_BYTEEN_L               (16),
		.IN_PKT_BYTE_CNT_H             (49),
		.IN_PKT_BYTE_CNT_L             (47),
		.IN_PKT_TRANS_COMPRESSED_READ  (41),
		.IN_PKT_BURSTWRAP_H            (50),
		.IN_PKT_BURSTWRAP_L            (50),
		.IN_PKT_BURST_SIZE_H           (53),
		.IN_PKT_BURST_SIZE_L           (51),
		.IN_PKT_RESPONSE_STATUS_H      (71),
		.IN_PKT_RESPONSE_STATUS_L      (70),
		.IN_PKT_TRANS_EXCLUSIVE        (46),
		.IN_PKT_BURST_TYPE_H           (55),
		.IN_PKT_BURST_TYPE_L           (54),
		.IN_PKT_ORI_BURST_SIZE_L       (72),
		.IN_PKT_ORI_BURST_SIZE_H       (74),
		.IN_ST_DATA_W                  (75),
		.OUT_PKT_ADDR_H                (58),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (67),
		.OUT_PKT_BYTE_CNT_L            (65),
		.OUT_PKT_TRANS_COMPRESSED_READ (59),
		.OUT_PKT_BURST_SIZE_H          (71),
		.OUT_PKT_BURST_SIZE_L          (69),
		.OUT_PKT_RESPONSE_STATUS_H     (89),
		.OUT_PKT_RESPONSE_STATUS_L     (88),
		.OUT_PKT_TRANS_EXCLUSIVE       (64),
		.OUT_PKT_BURST_TYPE_H          (73),
		.OUT_PKT_BURST_TYPE_L          (72),
		.OUT_PKT_ORI_BURST_SIZE_L      (90),
		.OUT_PKT_ORI_BURST_SIZE_H      (92),
		.OUT_ST_DATA_W                 (93),
		.ST_CHANNEL_W                  (2),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1)
	) width_adapter (
		.clk                  (clk_0_clk_clk),                                 //       clk.clk
		.reset                (mm_bridge_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_valid             (id_router_001_src_valid),                       //      sink.valid
		.in_channel           (id_router_001_src_channel),                     //          .channel
		.in_startofpacket     (id_router_001_src_startofpacket),               //          .startofpacket
		.in_endofpacket       (id_router_001_src_endofpacket),                 //          .endofpacket
		.in_ready             (id_router_001_src_ready),                       //          .ready
		.in_data              (id_router_001_src_data),                        //          .data
		.out_endofpacket      (width_adapter_src_endofpacket),                 //       src.endofpacket
		.out_data             (width_adapter_src_data),                        //          .data
		.out_channel          (width_adapter_src_channel),                     //          .channel
		.out_valid            (width_adapter_src_valid),                       //          .valid
		.out_ready            (width_adapter_src_ready),                       //          .ready
		.out_startofpacket    (width_adapter_src_startofpacket),               //          .startofpacket
		.in_command_size_data (3'b000)                                         // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (58),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (67),
		.IN_PKT_BYTE_CNT_L             (65),
		.IN_PKT_TRANS_COMPRESSED_READ  (59),
		.IN_PKT_BURSTWRAP_H            (68),
		.IN_PKT_BURSTWRAP_L            (68),
		.IN_PKT_BURST_SIZE_H           (71),
		.IN_PKT_BURST_SIZE_L           (69),
		.IN_PKT_RESPONSE_STATUS_H      (89),
		.IN_PKT_RESPONSE_STATUS_L      (88),
		.IN_PKT_TRANS_EXCLUSIVE        (64),
		.IN_PKT_BURST_TYPE_H           (73),
		.IN_PKT_BURST_TYPE_L           (72),
		.IN_PKT_ORI_BURST_SIZE_L       (90),
		.IN_PKT_ORI_BURST_SIZE_H       (92),
		.IN_ST_DATA_W                  (93),
		.OUT_PKT_ADDR_H                (40),
		.OUT_PKT_ADDR_L                (18),
		.OUT_PKT_DATA_H                (15),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (17),
		.OUT_PKT_BYTEEN_L              (16),
		.OUT_PKT_BYTE_CNT_H            (49),
		.OUT_PKT_BYTE_CNT_L            (47),
		.OUT_PKT_TRANS_COMPRESSED_READ (41),
		.OUT_PKT_BURST_SIZE_H          (53),
		.OUT_PKT_BURST_SIZE_L          (51),
		.OUT_PKT_RESPONSE_STATUS_H     (71),
		.OUT_PKT_RESPONSE_STATUS_L     (70),
		.OUT_PKT_TRANS_EXCLUSIVE       (46),
		.OUT_PKT_BURST_TYPE_H          (55),
		.OUT_PKT_BURST_TYPE_L          (54),
		.OUT_PKT_ORI_BURST_SIZE_L      (72),
		.OUT_PKT_ORI_BURST_SIZE_H      (74),
		.OUT_ST_DATA_W                 (75),
		.ST_CHANNEL_W                  (2),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1)
	) width_adapter_001 (
		.clk                  (clk_0_clk_clk),                                 //       clk.clk
		.reset                (mm_bridge_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_valid             (cmd_xbar_mux_001_src_valid),                    //      sink.valid
		.in_channel           (cmd_xbar_mux_001_src_channel),                  //          .channel
		.in_startofpacket     (cmd_xbar_mux_001_src_startofpacket),            //          .startofpacket
		.in_endofpacket       (cmd_xbar_mux_001_src_endofpacket),              //          .endofpacket
		.in_ready             (cmd_xbar_mux_001_src_ready),                    //          .ready
		.in_data              (cmd_xbar_mux_001_src_data),                     //          .data
		.out_endofpacket      (width_adapter_001_src_endofpacket),             //       src.endofpacket
		.out_data             (width_adapter_001_src_data),                    //          .data
		.out_channel          (width_adapter_001_src_channel),                 //          .channel
		.out_valid            (width_adapter_001_src_valid),                   //          .valid
		.out_ready            (width_adapter_001_src_ready),                   //          .ready
		.out_startofpacket    (width_adapter_001_src_startofpacket),           //          .startofpacket
		.in_command_size_data (3'b000)                                         // (terminated)
	);

endmodule
