// Seed: 706527930
module module_0 (
    input  tri0  module_0,
    input  tri0  id_1,
    output logic id_2,
    input  wor   id_3,
    output wand  id_4,
    output tri0  id_5
);
  assign id_2 = 1'b0;
  always @(posedge -1 or posedge -1) begin : LABEL_0
    id_2 <= id_0;
  end
endmodule
module module_1 #(
    parameter id_13 = 32'd57
) (
    output wire id_0,
    input wor id_1,
    input tri1 id_2,
    input uwire id_3,
    output wand id_4,
    output uwire id_5,
    output tri id_6,
    input wire id_7,
    input tri id_8,
    output supply1 id_9,
    output wire id_10,
    input tri id_11,
    input supply1 id_12,
    input tri0 _id_13,
    input wire id_14,
    input wand id_15,
    input supply0 id_16,
    input supply0 id_17,
    input supply0 id_18,
    output tri id_19,
    input supply0 id_20,
    output wire id_21
    , id_26,
    input wire id_22,
    output supply1 id_23,
    output logic id_24
);
  always @(id_12 < id_3 or id_2 == id_26) begin : LABEL_0
    id_24 = 1;
  end
  logic [1 : id_13] id_27;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_24,
      id_22,
      id_5,
      id_19
  );
  assign modCall_1.id_5 = 0;
endmodule
