

================================================================
== Vivado HLS Report for 'meta_merger'
================================================================
* Date:           Mon Mar  1 13:03:36 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     3.196|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i50P(i50* @rx_ackEventFifo_V, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2054]   --->   Operation 5 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 135> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "br i1 %tmp, label %0, label %1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2054]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.83ns)   --->   "%tmp238 = call i50 @_ssdm_op_Read.ap_fifo.volatile.i50P(i50* @rx_ackEventFifo_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2056]   --->   Operation 7 'read' 'tmp238' <Predicate = (tmp)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 135> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_s = trunc i50 %tmp238 to i24" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:194->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2056]   --->   Operation 8 'trunc' 'p_Val2_s' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_psn_V = call i24 @_ssdm_op_PartSelect.i24.i50.i32.i32(i50 %tmp238, i32 24, i32 47) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:194->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2056]   --->   Operation 9 'partselect' 'tmp_psn_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_validPsn = call i1 @_ssdm_op_BitSelect.i1.i50.i32(i50 %tmp238, i32 48)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:194->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2056]   --->   Operation 10 'bitselect' 'tmp_validPsn' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_V = trunc i50 %tmp238 to i16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2058]   --->   Operation 11 'trunc' 'tmp_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_43_i = call i26 @_ssdm_op_PartSelect.i26.i50.i32.i32(i50 %tmp238, i32 24, i32 49) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2061]   --->   Operation 12 'partselect' 'tmp_43_i' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_56 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i135P(i135* @rx_readEvenFifo_V, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2063]   --->   Operation 13 'nbreadreq' 'tmp_56' <Predicate = (!tmp)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 135> <Depth = 2> <FIFO>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %tmp_56, label %2, label %3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2063]   --->   Operation 14 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.83ns)   --->   "%tmp_2 = call i135 @_ssdm_op_Read.ap_fifo.volatile.i135P(i135* @rx_readEvenFifo_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2065]   --->   Operation 15 'read' 'tmp_2' <Predicate = (!tmp & tmp_56)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 135> <Depth = 2> <FIFO>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%ev_op_code = trunc i135 %tmp_2 to i5" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:211->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2065]   --->   Operation 16 'trunc' 'ev_op_code' <Predicate = (!tmp & tmp_56)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%ev_qpn_V = call i24 @_ssdm_op_PartSelect.i24.i135.i32.i32(i135 %tmp_2, i32 5, i32 28) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:211->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2065]   --->   Operation 17 'partselect' 'ev_qpn_V' <Predicate = (!tmp & tmp_56)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%ev_psn_V = call i24 @_ssdm_op_PartSelect.i24.i135.i32.i32(i135 %tmp_2, i32 109, i32 132) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:211->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2065]   --->   Operation 18 'partselect' 'ev_psn_V' <Predicate = (!tmp & tmp_56)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%ev_validPsn = call i1 @_ssdm_op_BitSelect.i1.i135.i32(i135 %tmp_2, i32 133)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:211->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2065]   --->   Operation 19 'bitselect' 'ev_validPsn' <Predicate = (!tmp & tmp_56)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_V_9 = call i16 @_ssdm_op_PartSelect.i16.i135.i32.i32(i135 %tmp_2, i32 5, i32 20) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2066]   --->   Operation 20 'partselect' 'tmp_V_9' <Predicate = (!tmp & tmp_56)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_58 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i5P.i24P.i48P.i32P.i24P.i1P.i1P(i5* @tx_appMetaFifo_V_op_s, i24* @tx_appMetaFifo_V_qpn, i48* @tx_appMetaFifo_V_add, i32* @tx_appMetaFifo_V_len, i24* @tx_appMetaFifo_V_psn, i1* @tx_appMetaFifo_V_val, i1* @tx_appMetaFifo_V_isN, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2071]   --->   Operation 21 'nbreadreq' 'tmp_58' <Predicate = (!tmp & !tmp_56)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 135> <Depth = 2> <FIFO>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %tmp_58, label %_ifconv, label %._crit_edge.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2071]   --->   Operation 22 'br' <Predicate = (!tmp & !tmp_56)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.83ns)   --->   "%empty = call { i5, i24, i48, i32, i24, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i5P.i24P.i48P.i32P.i24P.i1P.i1P(i5* @tx_appMetaFifo_V_op_s, i24* @tx_appMetaFifo_V_qpn, i48* @tx_appMetaFifo_V_add, i32* @tx_appMetaFifo_V_len, i24* @tx_appMetaFifo_V_psn, i1* @tx_appMetaFifo_V_val, i1* @tx_appMetaFifo_V_isN) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2073]   --->   Operation 23 'read' 'empty' <Predicate = (!tmp & !tmp_56 & tmp_58)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 135> <Depth = 2> <FIFO>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_op_code_2 = extractvalue { i5, i24, i48, i32, i24, i1, i1 } %empty, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2073]   --->   Operation 24 'extractvalue' 'tmp_op_code_2' <Predicate = (!tmp & !tmp_56 & tmp_58)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_qpn_V_15 = extractvalue { i5, i24, i48, i32, i24, i1, i1 } %empty, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2073]   --->   Operation 25 'extractvalue' 'tmp_qpn_V_15' <Predicate = (!tmp & !tmp_56 & tmp_58)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_addr_V = extractvalue { i5, i24, i48, i32, i24, i1, i1 } %empty, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2073]   --->   Operation 26 'extractvalue' 'tmp_addr_V' <Predicate = (!tmp & !tmp_56 & tmp_58)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_length_V = extractvalue { i5, i24, i48, i32, i24, i1, i1 } %empty, 3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2073]   --->   Operation 27 'extractvalue' 'tmp_length_V' <Predicate = (!tmp & !tmp_56 & tmp_58)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_psn_V_5 = extractvalue { i5, i24, i48, i32, i24, i1, i1 } %empty, 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2073]   --->   Operation 28 'extractvalue' 'tmp_psn_V_5' <Predicate = (!tmp & !tmp_56 & tmp_58)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_validPsn_3 = extractvalue { i5, i24, i48, i32, i24, i1, i1 } %empty, 5" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2073]   --->   Operation 29 'extractvalue' 'tmp_validPsn_3' <Predicate = (!tmp & !tmp_56 & tmp_58)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_isNak = extractvalue { i5, i24, i48, i32, i24, i1, i1 } %empty, 6" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2073]   --->   Operation 30 'extractvalue' 'tmp_isNak' <Predicate = (!tmp & !tmp_56 & tmp_58)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_V_10 = trunc i24 %tmp_qpn_V_15 to i16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2081]   --->   Operation 31 'trunc' 'tmp_V_10' <Predicate = (!tmp & !tmp_56 & tmp_58)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.19>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i50* @rx_ackEventFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i135* @rx_readEvenFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48* @tx_appMetaFifo_V_add, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @tx_appMetaFifo_V_isN, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @tx_appMetaFifo_V_len, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i5* @tx_appMetaFifo_V_op_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* @tx_appMetaFifo_V_psn, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* @tx_appMetaFifo_V_qpn, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @tx_appMetaFifo_V_val, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i135* @tx_exhMetaFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* @tx_ibhMetaFifo_V_des, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i22* @tx_ibhMetaFifo_V_num, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i5* @tx_ibhMetaFifo_V_op_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @tx_ibhMetaFifo_V_par, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* @tx_ibhMetaFifo_V_psn, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @tx_ibhMetaFifo_V_val, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @tx_ibhconnTable_req_s_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2048]   --->   Operation 49 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.01ns)   --->   "%ret_V = add i32 1023, %tmp_length_V" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2078]   --->   Operation 50 'add' 'ret_V' <Predicate = (!tmp & !tmp_56 & tmp_58)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node tmp_numPkg_V)   --->   "%numPkg_V = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %ret_V, i32 10, i32 31)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2078]   --->   Operation 51 'partselect' 'numPkg_V' <Predicate = (!tmp & !tmp_56 & tmp_58)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.75ns)   --->   "%icmp_ln2076 = icmp eq i5 %tmp_op_code_2, -3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2076]   --->   Operation 52 'icmp' 'icmp_ln2076' <Predicate = (!tmp & !tmp_56 & tmp_58)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.75ns)   --->   "%icmp_ln2076_1 = icmp eq i5 %tmp_op_code_2, -4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2076]   --->   Operation 53 'icmp' 'icmp_ln2076_1' <Predicate = (!tmp & !tmp_56 & tmp_58)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.75ns)   --->   "%icmp_ln2076_2 = icmp eq i5 %tmp_op_code_2, 12" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2076]   --->   Operation 54 'icmp' 'icmp_ln2076_2' <Predicate = (!tmp & !tmp_56 & tmp_58)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node tmp_numPkg_V)   --->   "%or_ln2076 = or i1 %icmp_ln2076_1, %icmp_ln2076_2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2076]   --->   Operation 55 'or' 'or_ln2076' <Predicate = (!tmp & !tmp_56 & tmp_58)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node tmp_numPkg_V)   --->   "%or_ln2076_1 = or i1 %or_ln2076, %icmp_ln2076" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2076]   --->   Operation 56 'or' 'or_ln2076_1' <Predicate = (!tmp & !tmp_56 & tmp_58)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.34ns) (out node of the LUT)   --->   "%tmp_numPkg_V = select i1 %or_ln2076_1, i22 %numPkg_V, i22 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2076]   --->   Operation 57 'select' 'tmp_numPkg_V' <Predicate = (!tmp & !tmp_56 & tmp_58)> <Delay = 0.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* @tx_ibhconnTable_req_s_3, i16 %tmp_V_10) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2081]   --->   Operation 58 'write' <Predicate = (!tmp & !tmp_56 & tmp_58)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 135> <Depth = 2> <FIFO>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %tmp_validPsn_3, label %4, label %5" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2082]   --->   Operation 59 'br' <Predicate = (!tmp & !tmp_56 & tmp_58)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i5P.i16P.i24P.i24P.i1P.i22P(i5* @tx_ibhMetaFifo_V_op_s, i16* @tx_ibhMetaFifo_V_par, i24* @tx_ibhMetaFifo_V_des, i24* @tx_ibhMetaFifo_V_psn, i1* @tx_ibhMetaFifo_V_val, i22* @tx_ibhMetaFifo_V_num, i5 %tmp_op_code_2, i16 0, i24 %tmp_qpn_V_15, i24 0, i1 false, i22 %tmp_numPkg_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2088]   --->   Operation 60 'write' <Predicate = (!tmp & !tmp_56 & tmp_58 & !tmp_validPsn_3)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 135> <Depth = 2> <FIFO>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 61 'br' <Predicate = (!tmp & !tmp_56 & tmp_58 & !tmp_validPsn_3)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i5P.i16P.i24P.i24P.i1P.i22P(i5* @tx_ibhMetaFifo_V_op_s, i16* @tx_ibhMetaFifo_V_par, i24* @tx_ibhMetaFifo_V_des, i24* @tx_ibhMetaFifo_V_psn, i1* @tx_ibhMetaFifo_V_val, i22* @tx_ibhMetaFifo_V_num, i5 %tmp_op_code_2, i16 0, i24 %tmp_qpn_V_15, i24 %tmp_psn_V_5, i1 true, i22 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2084]   --->   Operation 62 'write' <Predicate = (!tmp & !tmp_56 & tmp_58 & tmp_validPsn_3)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 135> <Depth = 2> <FIFO>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "br label %6" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2085]   --->   Operation 63 'br' <Predicate = (!tmp & !tmp_56 & tmp_58 & tmp_validPsn_3)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_4 = call i135 @_ssdm_op_BitConcatenate.i135.i1.i1.i24.i32.i48.i24.i5(i1 %tmp_isNak, i1 %tmp_validPsn_3, i24 %tmp_psn_V_5, i32 %tmp_length_V, i48 %tmp_addr_V, i24 %tmp_qpn_V_15, i5 %tmp_op_code_2) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2090]   --->   Operation 64 'bitconcatenate' 'tmp_4' <Predicate = (!tmp & !tmp_56 & tmp_58)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i135P(i135* @tx_exhMetaFifo_V, i135 %tmp_4) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2090]   --->   Operation 65 'write' <Predicate = (!tmp & !tmp_56 & tmp_58)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 135> <Depth = 2> <FIFO>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "br label %._crit_edge.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2091]   --->   Operation 66 'br' <Predicate = (!tmp & !tmp_56 & tmp_58)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "br label %7"   --->   Operation 67 'br' <Predicate = (!tmp & !tmp_56)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* @tx_ibhconnTable_req_s_3, i16 %tmp_V_9) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2066]   --->   Operation 68 'write' <Predicate = (!tmp & tmp_56)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 135> <Depth = 2> <FIFO>
ST_4 : Operation 69 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i5P.i16P.i24P.i24P.i1P.i22P(i5* @tx_ibhMetaFifo_V_op_s, i16* @tx_ibhMetaFifo_V_par, i24* @tx_ibhMetaFifo_V_des, i24* @tx_ibhMetaFifo_V_psn, i1* @tx_ibhMetaFifo_V_val, i22* @tx_ibhMetaFifo_V_num, i5 %ev_op_code, i16 0, i24 %ev_qpn_V, i24 %ev_psn_V, i1 %ev_validPsn, i22 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2068]   --->   Operation 69 'write' <Predicate = (!tmp & tmp_56)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 135> <Depth = 2> <FIFO>
ST_4 : Operation 70 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i135P(i135* @tx_exhMetaFifo_V, i135 %tmp_2) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2069]   --->   Operation 70 'write' <Predicate = (!tmp & tmp_56)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 135> <Depth = 2> <FIFO>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "br label %7" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2070]   --->   Operation 71 'br' <Predicate = (!tmp & tmp_56)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "br label %meta_merger.exit"   --->   Operation 72 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* @tx_ibhconnTable_req_s_3, i16 %tmp_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2058]   --->   Operation 73 'write' <Predicate = (tmp)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 135> <Depth = 2> <FIFO>
ST_4 : Operation 74 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i5P.i16P.i24P.i24P.i1P.i22P(i5* @tx_ibhMetaFifo_V_op_s, i16* @tx_ibhMetaFifo_V_par, i24* @tx_ibhMetaFifo_V_des, i24* @tx_ibhMetaFifo_V_psn, i1* @tx_ibhMetaFifo_V_val, i22* @tx_ibhMetaFifo_V_num, i5 -15, i16 0, i24 %p_Val2_s, i24 %tmp_psn_V, i1 %tmp_validPsn, i22 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2060]   --->   Operation 74 'write' <Predicate = (tmp)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 135> <Depth = 2> <FIFO>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_1 = call i135 @llvm.part.set.i135.i5(i135 undef, i5 -15, i32 0, i32 4) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2061]   --->   Operation 75 'partset' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_1_3 = call i135 @llvm.part.set.i135.i24(i135 %tmp_1, i24 %p_Val2_s, i32 5, i32 28) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2061]   --->   Operation 76 'partset' 'tmp_1_3' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_1_5 = call i135 @_ssdm_op_PartSet.i135.i135.i26.i32.i32(i135 %tmp_1_3, i26 %tmp_43_i, i32 109, i32 134) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2061]   --->   Operation 77 'partset' 'tmp_1_5' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i135P(i135* @tx_exhMetaFifo_V, i135 %tmp_1_5) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2061]   --->   Operation 78 'write' <Predicate = (tmp)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 135> <Depth = 2> <FIFO>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "br label %meta_merger.exit" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2062]   --->   Operation 79 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 80 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rx_ackEventFifo_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_ibhconnTable_req_s_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_ibhMetaFifo_V_op_s]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_ibhMetaFifo_V_par]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_ibhMetaFifo_V_des]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_ibhMetaFifo_V_psn]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_ibhMetaFifo_V_val]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_ibhMetaFifo_V_num]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_exhMetaFifo_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_readEvenFifo_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_appMetaFifo_V_op_s]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_appMetaFifo_V_qpn]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_appMetaFifo_V_add]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_appMetaFifo_V_len]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_appMetaFifo_V_psn]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_appMetaFifo_V_val]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_appMetaFifo_V_isN]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                 (nbreadreq     ) [ 01111]
br_ln2054           (br            ) [ 00000]
tmp238              (read          ) [ 00000]
p_Val2_s            (trunc         ) [ 01111]
tmp_psn_V           (partselect    ) [ 01111]
tmp_validPsn        (bitselect     ) [ 01111]
tmp_V               (trunc         ) [ 01111]
tmp_43_i            (partselect    ) [ 01111]
tmp_56              (nbreadreq     ) [ 01111]
br_ln2063           (br            ) [ 00000]
tmp_2               (read          ) [ 01011]
ev_op_code          (trunc         ) [ 01011]
ev_qpn_V            (partselect    ) [ 01011]
ev_psn_V            (partselect    ) [ 01011]
ev_validPsn         (bitselect     ) [ 01011]
tmp_V_9             (partselect    ) [ 01011]
tmp_58              (nbreadreq     ) [ 01011]
br_ln2071           (br            ) [ 00000]
empty               (read          ) [ 00000]
tmp_op_code_2       (extractvalue  ) [ 01001]
tmp_qpn_V_15        (extractvalue  ) [ 01001]
tmp_addr_V          (extractvalue  ) [ 01001]
tmp_length_V        (extractvalue  ) [ 01001]
tmp_psn_V_5         (extractvalue  ) [ 01001]
tmp_validPsn_3      (extractvalue  ) [ 01001]
tmp_isNak           (extractvalue  ) [ 01001]
tmp_V_10            (trunc         ) [ 01001]
specinterface_ln0   (specinterface ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
specpipeline_ln2048 (specpipeline  ) [ 00000]
ret_V               (add           ) [ 00000]
numPkg_V            (partselect    ) [ 00000]
icmp_ln2076         (icmp          ) [ 00000]
icmp_ln2076_1       (icmp          ) [ 00000]
icmp_ln2076_2       (icmp          ) [ 00000]
or_ln2076           (or            ) [ 00000]
or_ln2076_1         (or            ) [ 00000]
tmp_numPkg_V        (select        ) [ 00000]
write_ln2081        (write         ) [ 00000]
br_ln2082           (br            ) [ 00000]
write_ln2088        (write         ) [ 00000]
br_ln0              (br            ) [ 00000]
write_ln2084        (write         ) [ 00000]
br_ln2085           (br            ) [ 00000]
tmp_4               (bitconcatenate) [ 00000]
write_ln2090        (write         ) [ 00000]
br_ln2091           (br            ) [ 00000]
br_ln0              (br            ) [ 00000]
write_ln2066        (write         ) [ 00000]
write_ln2068        (write         ) [ 00000]
write_ln2069        (write         ) [ 00000]
br_ln2070           (br            ) [ 00000]
br_ln0              (br            ) [ 00000]
write_ln2058        (write         ) [ 00000]
write_ln2060        (write         ) [ 00000]
tmp_1               (partset       ) [ 00000]
tmp_1_3             (partset       ) [ 00000]
tmp_1_5             (partset       ) [ 00000]
write_ln2061        (write         ) [ 00000]
br_ln2062           (br            ) [ 00000]
ret_ln0             (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rx_ackEventFifo_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ackEventFifo_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tx_ibhconnTable_req_s_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ibhconnTable_req_s_3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tx_ibhMetaFifo_V_op_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ibhMetaFifo_V_op_s"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tx_ibhMetaFifo_V_par">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ibhMetaFifo_V_par"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tx_ibhMetaFifo_V_des">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ibhMetaFifo_V_des"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tx_ibhMetaFifo_V_psn">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ibhMetaFifo_V_psn"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tx_ibhMetaFifo_V_val">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ibhMetaFifo_V_val"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tx_ibhMetaFifo_V_num">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ibhMetaFifo_V_num"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tx_exhMetaFifo_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_exhMetaFifo_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="rx_readEvenFifo_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_readEvenFifo_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="tx_appMetaFifo_V_op_s">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_appMetaFifo_V_op_s"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="tx_appMetaFifo_V_qpn">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_appMetaFifo_V_qpn"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="tx_appMetaFifo_V_add">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_appMetaFifo_V_add"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="tx_appMetaFifo_V_len">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_appMetaFifo_V_len"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="tx_appMetaFifo_V_psn">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_appMetaFifo_V_psn"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="tx_appMetaFifo_V_val">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_appMetaFifo_V_val"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="tx_appMetaFifo_V_isN">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_appMetaFifo_V_isN"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i50P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i50P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i50.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i135P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i135P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i135.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i135.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i135.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i5P.i24P.i48P.i32P.i24P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i5P.i24P.i48P.i32P.i24P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i5P.i16P.i24P.i24P.i1P.i22P"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i135.i1.i1.i24.i32.i48.i24.i5"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i135P"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i135.i5"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i135.i24"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i135.i135.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_nbreadreq_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="50" slack="0"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp238_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="50" slack="0"/>
<pin id="152" dir="0" index="1" bw="50" slack="0"/>
<pin id="153" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp238/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_56_nbreadreq_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="135" slack="0"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_56/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_2_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="135" slack="0"/>
<pin id="166" dir="0" index="1" bw="135" slack="0"/>
<pin id="167" dir="1" index="2" bw="135" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_58_nbreadreq_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="5" slack="0"/>
<pin id="173" dir="0" index="2" bw="24" slack="0"/>
<pin id="174" dir="0" index="3" bw="48" slack="0"/>
<pin id="175" dir="0" index="4" bw="32" slack="0"/>
<pin id="176" dir="0" index="5" bw="24" slack="0"/>
<pin id="177" dir="0" index="6" bw="1" slack="0"/>
<pin id="178" dir="0" index="7" bw="1" slack="0"/>
<pin id="179" dir="0" index="8" bw="1" slack="0"/>
<pin id="180" dir="1" index="9" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_58/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="empty_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="135" slack="0"/>
<pin id="192" dir="0" index="1" bw="5" slack="0"/>
<pin id="193" dir="0" index="2" bw="24" slack="0"/>
<pin id="194" dir="0" index="3" bw="48" slack="0"/>
<pin id="195" dir="0" index="4" bw="32" slack="0"/>
<pin id="196" dir="0" index="5" bw="24" slack="0"/>
<pin id="197" dir="0" index="6" bw="1" slack="0"/>
<pin id="198" dir="0" index="7" bw="1" slack="0"/>
<pin id="199" dir="1" index="8" bw="135" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_write_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="0" index="2" bw="16" slack="1"/>
<pin id="212" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln2081/4 write_ln2066/4 write_ln2058/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_write_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="0" slack="0"/>
<pin id="217" dir="0" index="1" bw="5" slack="0"/>
<pin id="218" dir="0" index="2" bw="16" slack="0"/>
<pin id="219" dir="0" index="3" bw="24" slack="0"/>
<pin id="220" dir="0" index="4" bw="24" slack="0"/>
<pin id="221" dir="0" index="5" bw="1" slack="0"/>
<pin id="222" dir="0" index="6" bw="22" slack="0"/>
<pin id="223" dir="0" index="7" bw="5" slack="0"/>
<pin id="224" dir="0" index="8" bw="1" slack="0"/>
<pin id="225" dir="0" index="9" bw="24" slack="1"/>
<pin id="226" dir="0" index="10" bw="24" slack="0"/>
<pin id="227" dir="0" index="11" bw="1" slack="0"/>
<pin id="228" dir="0" index="12" bw="22" slack="0"/>
<pin id="229" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln2088/4 write_ln2084/4 write_ln2068/4 write_ln2060/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_write_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="135" slack="0"/>
<pin id="245" dir="0" index="2" bw="135" slack="0"/>
<pin id="246" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln2090/4 write_ln2069/4 write_ln2061/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="p_Val2_s_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="50" slack="0"/>
<pin id="252" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_psn_V_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="24" slack="0"/>
<pin id="256" dir="0" index="1" bw="50" slack="0"/>
<pin id="257" dir="0" index="2" bw="6" slack="0"/>
<pin id="258" dir="0" index="3" bw="7" slack="0"/>
<pin id="259" dir="1" index="4" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_psn_V/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_validPsn_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="50" slack="0"/>
<pin id="267" dir="0" index="2" bw="7" slack="0"/>
<pin id="268" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_validPsn/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_V_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="50" slack="0"/>
<pin id="274" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_43_i_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="26" slack="0"/>
<pin id="278" dir="0" index="1" bw="50" slack="0"/>
<pin id="279" dir="0" index="2" bw="6" slack="0"/>
<pin id="280" dir="0" index="3" bw="7" slack="0"/>
<pin id="281" dir="1" index="4" bw="26" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_43_i/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="ev_op_code_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="135" slack="0"/>
<pin id="288" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ev_op_code/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="ev_qpn_V_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="24" slack="0"/>
<pin id="292" dir="0" index="1" bw="135" slack="0"/>
<pin id="293" dir="0" index="2" bw="4" slack="0"/>
<pin id="294" dir="0" index="3" bw="6" slack="0"/>
<pin id="295" dir="1" index="4" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ev_qpn_V/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="ev_psn_V_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="24" slack="0"/>
<pin id="302" dir="0" index="1" bw="135" slack="0"/>
<pin id="303" dir="0" index="2" bw="8" slack="0"/>
<pin id="304" dir="0" index="3" bw="9" slack="0"/>
<pin id="305" dir="1" index="4" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ev_psn_V/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="ev_validPsn_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="135" slack="0"/>
<pin id="313" dir="0" index="2" bw="9" slack="0"/>
<pin id="314" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="ev_validPsn/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_V_9_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="0"/>
<pin id="320" dir="0" index="1" bw="135" slack="0"/>
<pin id="321" dir="0" index="2" bw="4" slack="0"/>
<pin id="322" dir="0" index="3" bw="6" slack="0"/>
<pin id="323" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_9/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_op_code_2_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="135" slack="0"/>
<pin id="330" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_op_code_2/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_qpn_V_15_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="135" slack="0"/>
<pin id="334" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_qpn_V_15/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_addr_V_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="135" slack="0"/>
<pin id="338" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_addr_V/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_length_V_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="135" slack="0"/>
<pin id="342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_length_V/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_psn_V_5_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="135" slack="0"/>
<pin id="346" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_psn_V_5/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_validPsn_3_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="135" slack="0"/>
<pin id="350" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_validPsn_3/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_isNak_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="135" slack="0"/>
<pin id="354" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_isNak/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_V_10_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="24" slack="0"/>
<pin id="358" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_10/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="ret_V_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="11" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="1"/>
<pin id="363" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="numPkg_V_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="22" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="0" index="2" bw="5" slack="0"/>
<pin id="369" dir="0" index="3" bw="6" slack="0"/>
<pin id="370" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="numPkg_V/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="icmp_ln2076_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="5" slack="1"/>
<pin id="377" dir="0" index="1" bw="3" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2076/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="icmp_ln2076_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="5" slack="1"/>
<pin id="382" dir="0" index="1" bw="3" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2076_1/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="icmp_ln2076_2_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="5" slack="1"/>
<pin id="387" dir="0" index="1" bw="5" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2076_2/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="or_ln2076_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln2076/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="or_ln2076_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln2076_1/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_numPkg_V_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="22" slack="0"/>
<pin id="405" dir="0" index="2" bw="1" slack="0"/>
<pin id="406" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_numPkg_V/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_4_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="135" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="1"/>
<pin id="414" dir="0" index="2" bw="1" slack="1"/>
<pin id="415" dir="0" index="3" bw="24" slack="1"/>
<pin id="416" dir="0" index="4" bw="32" slack="1"/>
<pin id="417" dir="0" index="5" bw="48" slack="1"/>
<pin id="418" dir="0" index="6" bw="24" slack="1"/>
<pin id="419" dir="0" index="7" bw="5" slack="1"/>
<pin id="420" dir="1" index="8" bw="135" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="135" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="0" index="2" bw="5" slack="0"/>
<pin id="427" dir="0" index="3" bw="1" slack="0"/>
<pin id="428" dir="0" index="4" bw="4" slack="0"/>
<pin id="429" dir="1" index="5" bw="135" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_1_3_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="135" slack="0"/>
<pin id="437" dir="0" index="1" bw="135" slack="0"/>
<pin id="438" dir="0" index="2" bw="24" slack="3"/>
<pin id="439" dir="0" index="3" bw="4" slack="0"/>
<pin id="440" dir="0" index="4" bw="6" slack="0"/>
<pin id="441" dir="1" index="5" bw="135" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="tmp_1_3/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_1_5_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="135" slack="0"/>
<pin id="448" dir="0" index="1" bw="135" slack="0"/>
<pin id="449" dir="0" index="2" bw="26" slack="3"/>
<pin id="450" dir="0" index="3" bw="8" slack="0"/>
<pin id="451" dir="0" index="4" bw="9" slack="0"/>
<pin id="452" dir="1" index="5" bw="135" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="tmp_1_5/4 "/>
</bind>
</comp>

<comp id="458" class="1005" name="tmp_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="462" class="1005" name="p_Val2_s_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="24" slack="3"/>
<pin id="464" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="468" class="1005" name="tmp_psn_V_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="24" slack="3"/>
<pin id="470" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="tmp_psn_V "/>
</bind>
</comp>

<comp id="473" class="1005" name="tmp_validPsn_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="3"/>
<pin id="475" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_validPsn "/>
</bind>
</comp>

<comp id="478" class="1005" name="tmp_V_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="16" slack="3"/>
<pin id="480" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="483" class="1005" name="tmp_43_i_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="26" slack="3"/>
<pin id="485" dir="1" index="1" bw="26" slack="3"/>
</pin_list>
<bind>
<opset="tmp_43_i "/>
</bind>
</comp>

<comp id="488" class="1005" name="tmp_56_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="1"/>
<pin id="490" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_56 "/>
</bind>
</comp>

<comp id="492" class="1005" name="tmp_2_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="135" slack="2"/>
<pin id="494" dir="1" index="1" bw="135" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="497" class="1005" name="ev_op_code_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="5" slack="2"/>
<pin id="499" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="ev_op_code "/>
</bind>
</comp>

<comp id="502" class="1005" name="ev_qpn_V_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="24" slack="2"/>
<pin id="504" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="ev_qpn_V "/>
</bind>
</comp>

<comp id="507" class="1005" name="ev_psn_V_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="24" slack="2"/>
<pin id="509" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="ev_psn_V "/>
</bind>
</comp>

<comp id="512" class="1005" name="ev_validPsn_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="2"/>
<pin id="514" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="ev_validPsn "/>
</bind>
</comp>

<comp id="517" class="1005" name="tmp_V_9_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="16" slack="2"/>
<pin id="519" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_9 "/>
</bind>
</comp>

<comp id="522" class="1005" name="tmp_58_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="1"/>
<pin id="524" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_58 "/>
</bind>
</comp>

<comp id="526" class="1005" name="tmp_op_code_2_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="5" slack="1"/>
<pin id="528" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_op_code_2 "/>
</bind>
</comp>

<comp id="535" class="1005" name="tmp_qpn_V_15_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="24" slack="1"/>
<pin id="537" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_qpn_V_15 "/>
</bind>
</comp>

<comp id="541" class="1005" name="tmp_addr_V_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="48" slack="1"/>
<pin id="543" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp_addr_V "/>
</bind>
</comp>

<comp id="546" class="1005" name="tmp_length_V_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="1"/>
<pin id="548" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_length_V "/>
</bind>
</comp>

<comp id="552" class="1005" name="tmp_psn_V_5_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="24" slack="1"/>
<pin id="554" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_psn_V_5 "/>
</bind>
</comp>

<comp id="558" class="1005" name="tmp_validPsn_3_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="1"/>
<pin id="560" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_validPsn_3 "/>
</bind>
</comp>

<comp id="563" class="1005" name="tmp_isNak_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="1"/>
<pin id="565" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_isNak "/>
</bind>
</comp>

<comp id="568" class="1005" name="tmp_V_10_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="16" slack="1"/>
<pin id="570" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="147"><net_src comp="34" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="0" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="36" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="154"><net_src comp="38" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="54" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="18" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="56" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="181"><net_src comp="76" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="182"><net_src comp="20" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="183"><net_src comp="22" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="184"><net_src comp="24" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="185"><net_src comp="26" pin="0"/><net_sink comp="170" pin=4"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="170" pin=5"/></net>

<net id="187"><net_src comp="30" pin="0"/><net_sink comp="170" pin=6"/></net>

<net id="188"><net_src comp="32" pin="0"/><net_sink comp="170" pin=7"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="170" pin=8"/></net>

<net id="200"><net_src comp="78" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="20" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="22" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="204"><net_src comp="26" pin="0"/><net_sink comp="190" pin=4"/></net>

<net id="205"><net_src comp="28" pin="0"/><net_sink comp="190" pin=5"/></net>

<net id="206"><net_src comp="30" pin="0"/><net_sink comp="190" pin=6"/></net>

<net id="207"><net_src comp="32" pin="0"/><net_sink comp="190" pin=7"/></net>

<net id="213"><net_src comp="112" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="2" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="230"><net_src comp="114" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="231"><net_src comp="4" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="232"><net_src comp="6" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="233"><net_src comp="8" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="234"><net_src comp="10" pin="0"/><net_sink comp="215" pin=4"/></net>

<net id="235"><net_src comp="12" pin="0"/><net_sink comp="215" pin=5"/></net>

<net id="236"><net_src comp="14" pin="0"/><net_sink comp="215" pin=6"/></net>

<net id="237"><net_src comp="116" pin="0"/><net_sink comp="215" pin=8"/></net>

<net id="238"><net_src comp="118" pin="0"/><net_sink comp="215" pin=10"/></net>

<net id="239"><net_src comp="120" pin="0"/><net_sink comp="215" pin=11"/></net>

<net id="240"><net_src comp="122" pin="0"/><net_sink comp="215" pin=11"/></net>

<net id="241"><net_src comp="110" pin="0"/><net_sink comp="215" pin=12"/></net>

<net id="247"><net_src comp="126" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="16" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="128" pin="0"/><net_sink comp="215" pin=7"/></net>

<net id="253"><net_src comp="150" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="150" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="42" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="263"><net_src comp="44" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="269"><net_src comp="46" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="150" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="48" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="275"><net_src comp="150" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="50" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="150" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="42" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="285"><net_src comp="52" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="289"><net_src comp="164" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="58" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="164" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="298"><net_src comp="60" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="299"><net_src comp="62" pin="0"/><net_sink comp="290" pin=3"/></net>

<net id="306"><net_src comp="58" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="164" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="64" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="309"><net_src comp="66" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="315"><net_src comp="68" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="164" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="70" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="324"><net_src comp="72" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="164" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="60" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="327"><net_src comp="74" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="331"><net_src comp="190" pin="8"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="190" pin="8"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="190" pin="8"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="190" pin="8"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="190" pin="8"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="190" pin="8"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="190" pin="8"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="332" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="96" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="371"><net_src comp="98" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="360" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="373"><net_src comp="100" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="374"><net_src comp="102" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="379"><net_src comp="104" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="106" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="108" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="380" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="385" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="390" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="375" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="407"><net_src comp="396" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="365" pin="4"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="110" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="410"><net_src comp="402" pin="3"/><net_sink comp="215" pin=12"/></net>

<net id="421"><net_src comp="124" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="422"><net_src comp="411" pin="8"/><net_sink comp="242" pin=2"/></net>

<net id="430"><net_src comp="130" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="132" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="128" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="433"><net_src comp="84" pin="0"/><net_sink comp="423" pin=3"/></net>

<net id="434"><net_src comp="134" pin="0"/><net_sink comp="423" pin=4"/></net>

<net id="442"><net_src comp="136" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="423" pin="5"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="60" pin="0"/><net_sink comp="435" pin=3"/></net>

<net id="445"><net_src comp="62" pin="0"/><net_sink comp="435" pin=4"/></net>

<net id="453"><net_src comp="138" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="435" pin="5"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="64" pin="0"/><net_sink comp="446" pin=3"/></net>

<net id="456"><net_src comp="140" pin="0"/><net_sink comp="446" pin=4"/></net>

<net id="457"><net_src comp="446" pin="5"/><net_sink comp="242" pin=2"/></net>

<net id="461"><net_src comp="142" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="250" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="215" pin=9"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="471"><net_src comp="254" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="215" pin=10"/></net>

<net id="476"><net_src comp="264" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="215" pin=11"/></net>

<net id="481"><net_src comp="272" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="486"><net_src comp="276" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="491"><net_src comp="156" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="164" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="500"><net_src comp="286" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="215" pin=7"/></net>

<net id="505"><net_src comp="290" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="215" pin=9"/></net>

<net id="510"><net_src comp="300" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="215" pin=10"/></net>

<net id="515"><net_src comp="310" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="215" pin=11"/></net>

<net id="520"><net_src comp="318" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="525"><net_src comp="170" pin="9"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="328" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="532"><net_src comp="526" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="533"><net_src comp="526" pin="1"/><net_sink comp="215" pin=7"/></net>

<net id="534"><net_src comp="526" pin="1"/><net_sink comp="411" pin=7"/></net>

<net id="538"><net_src comp="332" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="215" pin=9"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="411" pin=6"/></net>

<net id="544"><net_src comp="336" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="411" pin=5"/></net>

<net id="549"><net_src comp="340" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="411" pin=4"/></net>

<net id="555"><net_src comp="344" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="215" pin=10"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="411" pin=3"/></net>

<net id="561"><net_src comp="348" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="566"><net_src comp="352" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="571"><net_src comp="356" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="208" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tx_ibhconnTable_req_s_3 | {4 }
	Port: tx_ibhMetaFifo_V_op_s | {4 }
	Port: tx_ibhMetaFifo_V_par | {4 }
	Port: tx_ibhMetaFifo_V_des | {4 }
	Port: tx_ibhMetaFifo_V_psn | {4 }
	Port: tx_ibhMetaFifo_V_val | {4 }
	Port: tx_ibhMetaFifo_V_num | {4 }
	Port: tx_exhMetaFifo_V | {4 }
 - Input state : 
	Port: meta_merger : rx_ackEventFifo_V | {1 }
	Port: meta_merger : rx_readEvenFifo_V | {2 }
	Port: meta_merger : tx_appMetaFifo_V_op_s | {3 }
	Port: meta_merger : tx_appMetaFifo_V_qpn | {3 }
	Port: meta_merger : tx_appMetaFifo_V_add | {3 }
	Port: meta_merger : tx_appMetaFifo_V_len | {3 }
	Port: meta_merger : tx_appMetaFifo_V_psn | {3 }
	Port: meta_merger : tx_appMetaFifo_V_val | {3 }
	Port: meta_merger : tx_appMetaFifo_V_isN | {3 }
  - Chain level:
	State 1
	State 2
	State 3
		tmp_V_10 : 1
	State 4
		numPkg_V : 1
		or_ln2076 : 1
		or_ln2076_1 : 1
		tmp_numPkg_V : 1
		write_ln2088 : 2
		write_ln2090 : 1
		tmp_1_3 : 1
		tmp_1_5 : 2
		write_ln2061 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |       ret_V_fu_360      |    0    |    39   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln2076_fu_375   |    0    |    11   |
|   icmp   |   icmp_ln2076_1_fu_380  |    0    |    11   |
|          |   icmp_ln2076_2_fu_385  |    0    |    11   |
|----------|-------------------------|---------|---------|
|  select  |   tmp_numPkg_V_fu_402   |    0    |    22   |
|----------|-------------------------|---------|---------|
|    or    |     or_ln2076_fu_390    |    0    |    2    |
|          |    or_ln2076_1_fu_396   |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |   tmp_nbreadreq_fu_142  |    0    |    0    |
| nbreadreq| tmp_56_nbreadreq_fu_156 |    0    |    0    |
|          | tmp_58_nbreadreq_fu_170 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    tmp238_read_fu_150   |    0    |    0    |
|   read   |    tmp_2_read_fu_164    |    0    |    0    |
|          |    empty_read_fu_190    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     grp_write_fu_208    |    0    |    0    |
|   write  |     grp_write_fu_215    |    0    |    0    |
|          |     grp_write_fu_242    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     p_Val2_s_fu_250     |    0    |    0    |
|   trunc  |       tmp_V_fu_272      |    0    |    0    |
|          |    ev_op_code_fu_286    |    0    |    0    |
|          |     tmp_V_10_fu_356     |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     tmp_psn_V_fu_254    |    0    |    0    |
|          |     tmp_43_i_fu_276     |    0    |    0    |
|partselect|     ev_qpn_V_fu_290     |    0    |    0    |
|          |     ev_psn_V_fu_300     |    0    |    0    |
|          |      tmp_V_9_fu_318     |    0    |    0    |
|          |     numPkg_V_fu_365     |    0    |    0    |
|----------|-------------------------|---------|---------|
| bitselect|   tmp_validPsn_fu_264   |    0    |    0    |
|          |    ev_validPsn_fu_310   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |   tmp_op_code_2_fu_328  |    0    |    0    |
|          |   tmp_qpn_V_15_fu_332   |    0    |    0    |
|          |    tmp_addr_V_fu_336    |    0    |    0    |
|extractvalue|   tmp_length_V_fu_340   |    0    |    0    |
|          |    tmp_psn_V_5_fu_344   |    0    |    0    |
|          |  tmp_validPsn_3_fu_348  |    0    |    0    |
|          |     tmp_isNak_fu_352    |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|       tmp_4_fu_411      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |       tmp_1_fu_423      |    0    |    0    |
|  partset |      tmp_1_3_fu_435     |    0    |    0    |
|          |      tmp_1_5_fu_446     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    98   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  ev_op_code_reg_497  |    5   |
|   ev_psn_V_reg_507   |   24   |
|   ev_qpn_V_reg_502   |   24   |
|  ev_validPsn_reg_512 |    1   |
|   p_Val2_s_reg_462   |   24   |
|     tmp_2_reg_492    |   135  |
|   tmp_43_i_reg_483   |   26   |
|    tmp_56_reg_488    |    1   |
|    tmp_58_reg_522    |    1   |
|   tmp_V_10_reg_568   |   16   |
|    tmp_V_9_reg_517   |   16   |
|     tmp_V_reg_478    |   16   |
|  tmp_addr_V_reg_541  |   48   |
|   tmp_isNak_reg_563  |    1   |
| tmp_length_V_reg_546 |   32   |
| tmp_op_code_2_reg_526|    5   |
|  tmp_psn_V_5_reg_552 |   24   |
|   tmp_psn_V_reg_468  |   24   |
| tmp_qpn_V_15_reg_535 |   24   |
|      tmp_reg_458     |    1   |
|tmp_validPsn_3_reg_558|    1   |
| tmp_validPsn_reg_473 |    1   |
+----------------------+--------+
|         Total        |   450  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_208 |  p2  |   3  |  16  |   48   ||    15   |
| grp_write_fu_215 |  p7  |   3  |   5  |   15   ||    15   |
| grp_write_fu_215 |  p9  |   3  |  24  |   72   ||    15   |
| grp_write_fu_215 |  p10 |   4  |  24  |   96   ||    21   |
| grp_write_fu_215 |  p11 |   4  |   1  |    4   ||    15   |
| grp_write_fu_215 |  p12 |   2  |  22  |   44   ||    9    |
| grp_write_fu_242 |  p2  |   3  |  135 |   405  ||    15   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   684  ||  4.742  ||   105   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   98   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   105  |
|  Register |    -   |   450  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   450  |   203  |
+-----------+--------+--------+--------+
