// Seed: 2967928782
module module_0;
  assign id_1 = id_1;
  assign id_1 = id_1;
  always @(*) begin
    id_1 <= id_1;
  end
  id_2(
      .id_0(id_3), .id_1(1), .id_2(1), .id_3(id_3[1]), .id_4(1)
  );
endmodule
module module_1 (
    output tri   id_0,
    output tri0  id_1,
    input  tri   id_2,
    output uwire id_3,
    input  uwire id_4,
    output wire  id_5
);
  assign id_0 = 1;
  assign id_1 = 1;
  id_7 :
  assert property (@(posedge 1) 1 + 1)
  else id_3 = !1;
  wire id_8;
  wire id_9;
  module_0();
  int  id_10;
  wire id_11 = id_10;
endmodule
