# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ps_in.srcs/sources_1/ip/addr_add/sim/addr_add.vhd" \
"../../../../ps_in.srcs/sources_1/ip/addr_mult/sim/addr_mult.vhd" \

# Do not sort compile order
nosort
