5 c 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd bit1.vcd -o bit1.cdd -v bit1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" bit1.v 1 17 1
2 1 3 150015 1 0 1004 0 0 32 96 0 0 0 0 0 0 0 0
2 2 3 110011 0 1 400 0 0 a
2 3 3 110015 1 48 6 1 2
2 4 4 150015 1 0 1004 0 0 32 96 0 0 0 0 0 0 0 0
2 5 4 110011 0 1 400 0 0 b
2 6 4 110015 1 48 6 4 5
2 7 5 150015 1 0 1004 0 0 32 96 0 0 0 0 0 0 0 0
2 8 5 110011 0 1 400 0 0 c
2 9 5 110015 1 48 6 7 8
2 10 6 150015 1 0 1004 0 0 32 96 0 0 0 0 0 0 0 0
2 11 6 110011 0 1 400 0 0 d
2 12 6 110015 1 48 6 10 11
1 a 3 830011 1 0 0 0 1 33 2
1 b 4 830011 1 0 1 0 2 33 a
1 c 5 830011 1 0 0 0 1 97 2
1 d 6 830011 1 0 3 0 4 97 aa
4 3 7 0 0
4 6 7 0 0
4 9 7 0 0
4 12 7 0 0
3 1 main.$u0 "main.$u0" bit1.v 0 15 1
