#
# Every CPU automatically has PAPI_TOT_CYC and PAPI_TOT_INS added
#
# Processor identifier and additional flags
#
CPU,MIPS20KC
#
PRESET,PAPI_FP_INS,NOT_DERIVED,FP_INST
PRESET,PAPI_BR_INS,NOT_DERIVED,BRANCHES
PRESET,PAPI_BR_MSP,NOT_DERIVED,BR_MISPRED
PRESET,PAPI_TLB_TL,NOT_DERIVED,TLB_MISS_EXC
PRESET,PAPI_L1_ICA,NOT_DERIVED,INST_RQ
#
CPU,MIPS24K
#
CPU,MIPS25KF
#
PRESET,PAPI_FP_INS,NOT_DERIVED,INSN_FP_DATAPATH_COMPLETED
PRESET,PAPI_BR_INS,NOT_DERIVED,BRANCHES_COMPLETED
PRESET,PAPI_BR_MSP,NOT_DERIVED,BRANCHES_MISSPREDICTED
PRESET,PAPI_L1_ICA,NOT_DERIVED,INSNS_FETCHED_FROM_ICACHE
PRESET,PAPI_L1_ICM,NOT_DERIVED,ICACHE_MISSES
PRESET,PAPI_L1_DCA,NOT_DERIVED,CACHEABLE_DCACHE_REQUEST
PRESET,PAPI_L1_DCM,NOT_DERIVED,DCACHE_MISSES
PRESET,PAPI_L2_TCM,NOT_DERIVED,L2_MISSES
PRESET,PAPI_L2_TCA,NOT_DERIVED,CACHEABLE_L2_REQS
PRESET,PAPI_SR_INS,NOT_DERIVED,STORE_INSNS_ISSUED
PRESET,PAPI_LD_INS,NOT_DERIVED,LOAD_INSNS_ISSUED
PRESET,PAPI_LST_INS,NOT_DERIVED,LOAD_STORE_ISSUED
#
CPU,MIPS34K
#
CPU,MIPS5KC
#
PRESET,PAPI_L1_ICA,NOT_DERIVED,FETCHED_INST
PRESET,PAPI_LD_INS,NOT_DERIVED,LOAD_PREF_SYNC_CACHE_OPS
PRESET,PAPI_SR_INS,NOT_DERIVED,STORES_COND_ST
PRESET,PAPI_CSR_FAL,NOT_DERIVED,COND_STORE_FAIL
PRESET,PAPI_FP_INS,NOT_DERIVED,FP_INST
PRESET,PAPI_BR_INS,NOT_DERIVED,BRANCHES
PRESET,PAPI_TLB_IM,NOT_DERIVED,ITLB_MISS
PRESET,PAPI_TLB_TL,NOT_DERIVED,TLM_MISS_EXC
PRESET,PAPI_TLB_DM,NOT_DERIVED,DTLB_MISS
PRESET,PAPI_BR_MSP,NOT_DERIVED,BR_MISPRED
PRESET,PAPI_L1_ICM,NOT_DERIVED,IC_MISS
PRESET,PAPI_L1_DCM,NOT_DERIVED,DC_MISS
PRESET,PAPI_MEM_SCY,NOT_DERIVED,INST_STALL_M
PRESET,PAPI_FUL_ICY,NOT_DERIVED,DUAL_ISSUE_INST
#
CPU,MIPS74K
#
CPU,MIPSR10000
#
CPU,MIPSR12000
#
CPU,MIPSRM7000
#
CPU,MIPSRM9000
#
CPU,MIPSSB1
#
CPU,MIPSVR5432
#
CPU,MIPSVR5500
#
CPU,AMD64
#
PRESET,PAPI_FP_INS,NOT_DERIVED,RETIRED_MMX_AND_FP_INSTRUCTIONS:X87:SCALAR_SSE_AND_SSE2
PRESET,PAPI_VEC_INS,NOT_DERIVED,RETIRED_MMX_AND_FP_INSTRUCTIONS:PACKED_SSE_AND_SSE2
PRESET,PAPI_L1_DCM,NOT_DERIVED,DATA_CACHE_MISSES
PRESET,PAPI_L1_DCA,NOT_DERIVED,DATA_CACHE_ACCESSES
PRESET,PAPI_L1_ICM,NOT_DERIVED,INSTRUCTION_CACHE_MISSES
PRESET,PAPI_L1_ICA,NOT_DERIVED,INSTRUCTION_CACHE_FETCHES
PRESET,PAPI_L2_DCM,NOT_DERIVED,L2_CACHE_MISS:DATA
PRESET,PAPI_L2_DCA,NOT_DERIVED,REQUESTS_TO_L2:DATA
PRESET,PAPI_L2_ICM,NOT_DERIVED,L2_CACHE_MISS:INSTRUCTIONS
PRESET,PAPI_L2_ICA,NOT_DERIVED,REQUESTS_TO_L2:INSTRUCTIONS
PRESET,PAPI_L2_TCM,NOT_DERIVED,L2_CACHE_MISS:ALL
PRESET,PAPI_BR_INS,NOT_DERIVED,RETIRED_BRANCH_INSTRUCTIONS
PRESET,PAPI_BR_MSP,NOT_DERIVED,RETIRED_MISPREDICTED_BRANCH_INSTRUCTIONS
#
CPU,Intel architectural PMU
#
PRESET,PAPI_BR_INS,NOT_DERIVED,BRANCH_INSTRUCTIONS_RETIRED
PRESET,PAPI_BR_MSP,NOT_DERIVED,MISPREDICTED_BRANCH_RETIRED
#
CPU,Intel Intel Core Duo/Core Solo
#
PRESET,PAPI_BR_INS,NOT_DERIVED,BRANCH_INSTRUCTIONS_RETIRED
PRESET,PAPI_BR_MSP,NOT_DERIVED,MISPREDICTED_BRANCH_RETIRED
#
CPU,Intel Pentium M
#
PRESET,PAPI_FP_INS,NOT_DERIVED,FLOPS
#
CPU,Intel P6 Processor Family
#
PRESET,PAPI_FP_INS,NOT_DERIVED,FLOPS
PRESET,PAPI_FP_OPS,NOT_DERIVED,FLOPS
PRESET,PAPI_L1_DCM,NOT_DERIVED,DCU_LINES_IN
PRESET,PAPI_L1_ICM,NOT_DERIVED,IFU_IFETCH_MISS 
PRESET,PAPI_L1_DCA,NOT_DERIVED,DATA_MEM_REFS
PRESET,PAPI_L1_ICA,NOT_DERIVED,IFU_IFETCH
#
CPU,Pentium4/Xeon/EM64T
#
CPU,IA-64
#
CPU,dual-core Itanium 2
#
PRESET,PAPI_FP_OPS,NOT_DERIVED,FP_OPS_RETIRED
PRESET,PAPI_STL_ICY,NOT_DERIVED,DISP_STALLED
PRESET,PAPI_STL_CCY,NOT_DERIVED,BACK_END_BUBBLE_ALL
PRESET,PAPI_TOT_IIS,NOT_DERIVED,INST_DISPERSED
PRESET,PAPI_RES_STL,NOT_DERIVED,BE_EXE_BUBBLE_ALL
PRESET,PAPI_FP_STAL,NOT_DERIVED,BE_EXE_BUBBLE_FRALL
PRESET,PAPI_L1_ICM,NOT_DERIVED,L2I_READS_ALL_DMND
PRESET,PAPI_L1_DCM,NOT_DERIVED,L1D_READ_MISSES_ALL
PRESET,PAPI_L2_TCM,NOT_DERIVED,L2I_READS_MISS_ALL
PRESET,PAPI_L2_ICM,NOT_DERIVED,L2I_READS_MISS_ALL
PRESET,PAPI_L3_TCM,NOT_DERIVED,L3_MISSES
PRESET,PAPI_L3_ICM,NOT_DERIVED,L3_READS_INST_FETCH_MISS:M:E:S:I
PRESET,PAPI_L3_LDM,NOT_DERIVED,L3_READS_ALL_MISS:M:E:S:I
PRESET,PAPI_L3_STM,NOT_DERIVED,L3_WRITES_DATA_WRITE_MISS:M:E:S:I
PRESET,PAPI_L1_LDM,NOT_DERIVED,L1D_READ_MISSES_ALL
PRESET,PAPI_L2_LDM,NOT_DERIVED,L3_READS_ALL_ALL:M:E:S:I
PRESET,PAPI_L2_STM,NOT_DERIVED,L3_WRITES_ALL_ALL:M:E:S:I
PRESET,PAPI_L1_DCA,NOT_DERIVED,L1D_READS_SET1
PRESET,PAPI_L2_DCA,NOT_DERIVED,L2D_REFERENCES_ALL
PRESET,PAPI_L3_DCA,NOT_DERIVED,L3_REFERENCES
PRESET,PAPI_L1_DCR,NOT_DERIVED,L1D_READS_SET1
PRESET,PAPI_L2_DCR,NOT_DERIVED,L2D_REFERENCES_READS
PRESET,PAPI_L3_DCR,NOT_DERIVED,L3_READS_DATA_READ_ALL:M:E:S:I
PRESET,PAPI_L2_DCW,NOT_DERIVED,L2D_REFERENCES_WRITES
PRESET,PAPI_L3_DCW,NOT_DERIVED,L3_WRITES_DATA_WRITE_ALL:M:E:S:I
PRESET,PAPI_L3_ICH,NOT_DERIVED,L3_READS_DINST_FETCH_HIT:M:E:S:I
PRESET,PAPI_L3_ICR,NOT_DERIVED,L3_READS_INST_FETCH_ALL:M:E:S:I
PRESET,PAPI_L3_TCA,NOT_DERIVED,L3_REFERENCES
PRESET,PAPI_L3_TCR,NOT_DERIVED,L3_READS_ALL_ALL:M:E:S:I
PRESET,PAPI_L3_TCW,NOT_DERIVED,L3_WRITES_ALL_ALL:M:E:S:I
PRESET,PAPI_TLB_DM,NOT_DERIVED,L2DTLB_MISSES
PRESET,PAPI_TLB_IM,NOT_DERIVED,ITLB_MISSES_FETCH_L2ITLB
PRESET,PAPI_BR_INS,NOT_DERIVED,BRANCH_EVENT
PRESET,PAPI_BR_PRC,NOT_DERIVED,BR_MISPRED_DETAIL_ALL_CORRECT_PRED
PRESET,PAPI_TOT_CYC,NOT_DERIVED,CPU_OP_CYCLES_ALL
PRESET,PAPI_FP_OPS,NOT_DERIVED,FP_OPS_RETIRED
PRESET,PAPI_TOT_INS,NOT_DERIVED,IA64_INST_RETIRED
PRESET,PAPI_LD_INS,NOT_DERIVED,LOADS_RETIRED
PRESET,PAPI_SR_INS,NOT_DERIVED,STORES_RETIRED
PRESET,PAPI_L2_ICA,NOT_DERIVED,L2I_DEMAND_READS
PRESET,PAPI_L3_ICA,NOT_DERIVED,L3_READS_INST_FETCH_ALL:M:E:S:I
PRESET,PAPI_L1_TCR,NOT_DERIVED,L2I_READS_ALL_ALL
PRESET,PAPI_L2_TCW,NOT_DERIVED,L2D_REFERENCES_WRITES
#
CPU,itanium 2
#
PRESET,PAPI_FP_OPS,NOT_DERIVED,FP_OPS_RETIRED
#
CPU,itanium
#
