{"version":"1.1.0","info":[["/home/puneeth/Documents/codes/verilog/gate_level/shift_register/shift_register_tbb.sv",[[[[[["shift_register",["file:///home/puneeth/Documents/codes/verilog/gate_level/shift_register/shift_register.sv",[[0,0],[0,52]]],["file:///home/puneeth/Documents/codes/verilog/gate_level/shift_register/shift_register.sv",[[0,7],[0,21]]],[],["module"]],["file:///home/puneeth/Documents/codes/verilog/gate_level/shift_register/shift_register.sv",[25,0]]],[[["SIZE",["file:///home/puneeth/Documents/codes/verilog/gate_level/shift_register/shift_register.sv",[[0,24],[0,41]]],["file:///home/puneeth/Documents/codes/verilog/gate_level/shift_register/shift_register.sv",[[0,34],[0,38]]],["shift_register"],["parameter-port","parameter"]],["clk",["file:///home/puneeth/Documents/codes/verilog/gate_level/shift_register/shift_register.sv",[[1,7],[1,10]]],["file:///home/puneeth/Documents/codes/verilog/gate_level/shift_register/shift_register.sv",[[1,7],[1,10]]],["shift_register"],["port"]],["out",["file:///home/puneeth/Documents/codes/verilog/gate_level/shift_register/shift_register.sv",[[0,47],[0,50]]],["file:///home/puneeth/Documents/codes/verilog/gate_level/shift_register/shift_register.sv",[[0,47],[0,50]]],["shift_register"],["port","clk"]],["out",["file:///home/puneeth/Documents/codes/verilog/gate_level/shift_register/shift_register.sv",[[2,8],[2,11]]],["file:///home/puneeth/Documents/codes/verilog/gate_level/shift_register/shift_register.sv",[[2,8],[2,11]]],["shift_register"],["port"]],["w1",["file:///home/puneeth/Documents/codes/verilog/gate_level/shift_register/shift_register.sv",[[4,0],[4,18]]],["file:///home/puneeth/Documents/codes/verilog/gate_level/shift_register/shift_register.sv",[[4,6],[4,8]]],["shift_register"],["variable","logic"]],["d_ff_count",["file:///home/puneeth/Documents/codes/verilog/gate_level/shift_register/shift_register.sv",[[5,0],[5,17]]],["file:///home/puneeth/Documents/codes/verilog/gate_level/shift_register/shift_register.sv",[[5,7],[5,17]]],["shift_register"],["variable","genvar"]],["d",["file:///home/puneeth/Documents/codes/verilog/gate_level/shift_register/shift_register.sv",[[11,12],[11,42]]],["file:///home/puneeth/Documents/codes/verilog/gate_level/shift_register/shift_register.sv",[[11,17],[11,18]]],["shift_register"],["instance","d_ff"]],["d1",["file:///home/puneeth/Documents/codes/verilog/gate_level/shift_register/shift_register.sv",[[15,12],[15,56]]],["file:///home/puneeth/Documents/codes/verilog/gate_level/shift_register/shift_register.sv",[[15,17],[15,19]]],["shift_register"],["instance","d_ff"]],["d2",["file:///home/puneeth/Documents/codes/verilog/gate_level/shift_register/shift_register.sv",[[20,4],[20,37]]],["file:///home/puneeth/Documents/codes/verilog/gate_level/shift_register/shift_register.sv",[[20,9],[20,11]]],["shift_register"],["instance","d_ff"]]]]],[[["d_ff",["file:///home/puneeth/Documents/codes/verilog/gate_level/shift_register/shift_register.sv",[[26,0],[26,21]]],["file:///home/puneeth/Documents/codes/verilog/gate_level/shift_register/shift_register.sv",[[26,7],[26,11]]],[],["module"]],["file:///home/puneeth/Documents/codes/verilog/gate_level/shift_register/shift_register.sv",[32,0]]],[[["d",["file:///home/puneeth/Documents/codes/verilog/gate_level/shift_register/shift_register.sv",[[27,6],[27,7]]],["file:///home/puneeth/Documents/codes/verilog/gate_level/shift_register/shift_register.sv",[[27,6],[27,7]]],["d_ff"],["port"]],["clk",["file:///home/puneeth/Documents/codes/verilog/gate_level/shift_register/shift_register.sv",[[27,7],[27,11]]],["file:///home/puneeth/Documents/codes/verilog/gate_level/shift_register/shift_register.sv",[[27,8],[27,11]]],["d_ff"],["port","d"]],["q",["file:///home/puneeth/Documents/codes/verilog/gate_level/shift_register/shift_register.sv",[[26,18],[26,19]]],["file:///home/puneeth/Documents/codes/verilog/gate_level/shift_register/shift_register.sv",[[26,18],[26,19]]],["d_ff"],["port","clk"]],["q",["file:///home/puneeth/Documents/codes/verilog/gate_level/shift_register/shift_register.sv",[[28,7],[28,12]]],["file:///home/puneeth/Documents/codes/verilog/gate_level/shift_register/shift_register.sv",[[28,11],[28,12]]],["d_ff"],["port","reg"]]]]],[[["shift_register_tb",[[1,0],[1,25]],[[1,7],[1,24]],[],["module"]],[8,9]],[[["clk",[[2,0],[2,7]],[[2,4],[2,7]],["shift_register_tb"],["variable","reg"]],["out",[[3,0],[3,8]],[[3,5],[3,8]],["shift_register_tb"],["variable","wire"]],["s1",[[4,0],[4,26]],[[4,15],[4,17]],["shift_register_tb"],["instance","shift_register"]]]]]],["/home/puneeth/Documents/codes/verilog/gate_level/shift_register/shift_register.sv"]],null,0]],["/home/puneeth/Documents/codes/verilog/gate_level/shift_register/shift_register.sv",[[null,[],null,null,[["/home/puneeth/Documents/codes/verilog/gate_level/shift_register/shift_register.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]]]}