
uart_serial.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002290  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  0800239c  0800239c  0001239c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002404  08002404  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08002404  08002404  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002404  08002404  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002404  08002404  00012404  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002408  08002408  00012408  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800240c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000150  20000070  0800247c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001c0  0800247c  000201c0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005fbf  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000175c  00000000  00000000  00026058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000708  00000000  00000000  000277b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000660  00000000  00000000  00027ec0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016720  00000000  00000000  00028520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000077d0  00000000  00000000  0003ec40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000824cd  00000000  00000000  00046410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c88dd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001e94  00000000  00000000  000c8930  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08002384 	.word	0x08002384

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08002384 	.word	0x08002384

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000150:	f000 f9f2 	bl	8000538 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000154:	f000 f809 	bl	800016a <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000158:	f000 f876 	bl	8000248 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800015c:	f000 f84a 	bl	80001f4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  app_init();
 8000160:	f001 fa7c 	bl	800165c <app_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  app_loop();
 8000164:	f001 fa90 	bl	8001688 <app_loop>
 8000168:	e7fc      	b.n	8000164 <main+0x18>

0800016a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800016a:	b580      	push	{r7, lr}
 800016c:	b090      	sub	sp, #64	; 0x40
 800016e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000170:	f107 0318 	add.w	r3, r7, #24
 8000174:	2228      	movs	r2, #40	; 0x28
 8000176:	2100      	movs	r1, #0
 8000178:	4618      	mov	r0, r3
 800017a:	f001 fc59 	bl	8001a30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800017e:	1d3b      	adds	r3, r7, #4
 8000180:	2200      	movs	r2, #0
 8000182:	601a      	str	r2, [r3, #0]
 8000184:	605a      	str	r2, [r3, #4]
 8000186:	609a      	str	r2, [r3, #8]
 8000188:	60da      	str	r2, [r3, #12]
 800018a:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800018c:	2301      	movs	r3, #1
 800018e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000190:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000194:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000196:	2300      	movs	r3, #0
 8000198:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800019a:	2301      	movs	r3, #1
 800019c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800019e:	2302      	movs	r3, #2
 80001a0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80001a2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001a6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80001a8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80001ac:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001ae:	f107 0318 	add.w	r3, r7, #24
 80001b2:	4618      	mov	r0, r3
 80001b4:	f000 fd4e 	bl	8000c54 <HAL_RCC_OscConfig>
 80001b8:	4603      	mov	r3, r0
 80001ba:	2b00      	cmp	r3, #0
 80001bc:	d001      	beq.n	80001c2 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80001be:	f000 f89f 	bl	8000300 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001c2:	230f      	movs	r3, #15
 80001c4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80001c6:	2302      	movs	r3, #2
 80001c8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001ca:	2300      	movs	r3, #0
 80001cc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80001ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80001d2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001d4:	2300      	movs	r3, #0
 80001d6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80001d8:	1d3b      	adds	r3, r7, #4
 80001da:	2102      	movs	r1, #2
 80001dc:	4618      	mov	r0, r3
 80001de:	f000 ffbb 	bl	8001158 <HAL_RCC_ClockConfig>
 80001e2:	4603      	mov	r3, r0
 80001e4:	2b00      	cmp	r3, #0
 80001e6:	d001      	beq.n	80001ec <SystemClock_Config+0x82>
  {
    Error_Handler();
 80001e8:	f000 f88a 	bl	8000300 <Error_Handler>
  }
}
 80001ec:	bf00      	nop
 80001ee:	3740      	adds	r7, #64	; 0x40
 80001f0:	46bd      	mov	sp, r7
 80001f2:	bd80      	pop	{r7, pc}

080001f4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80001f8:	4b11      	ldr	r3, [pc, #68]	; (8000240 <MX_USART2_UART_Init+0x4c>)
 80001fa:	4a12      	ldr	r2, [pc, #72]	; (8000244 <MX_USART2_UART_Init+0x50>)
 80001fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80001fe:	4b10      	ldr	r3, [pc, #64]	; (8000240 <MX_USART2_UART_Init+0x4c>)
 8000200:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000204:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000206:	4b0e      	ldr	r3, [pc, #56]	; (8000240 <MX_USART2_UART_Init+0x4c>)
 8000208:	2200      	movs	r2, #0
 800020a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800020c:	4b0c      	ldr	r3, [pc, #48]	; (8000240 <MX_USART2_UART_Init+0x4c>)
 800020e:	2200      	movs	r2, #0
 8000210:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000212:	4b0b      	ldr	r3, [pc, #44]	; (8000240 <MX_USART2_UART_Init+0x4c>)
 8000214:	2200      	movs	r2, #0
 8000216:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000218:	4b09      	ldr	r3, [pc, #36]	; (8000240 <MX_USART2_UART_Init+0x4c>)
 800021a:	220c      	movs	r2, #12
 800021c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800021e:	4b08      	ldr	r3, [pc, #32]	; (8000240 <MX_USART2_UART_Init+0x4c>)
 8000220:	2200      	movs	r2, #0
 8000222:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000224:	4b06      	ldr	r3, [pc, #24]	; (8000240 <MX_USART2_UART_Init+0x4c>)
 8000226:	2200      	movs	r2, #0
 8000228:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800022a:	4805      	ldr	r0, [pc, #20]	; (8000240 <MX_USART2_UART_Init+0x4c>)
 800022c:	f001 f92c 	bl	8001488 <HAL_UART_Init>
 8000230:	4603      	mov	r3, r0
 8000232:	2b00      	cmp	r3, #0
 8000234:	d001      	beq.n	800023a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000236:	f000 f863 	bl	8000300 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800023a:	bf00      	nop
 800023c:	bd80      	pop	{r7, pc}
 800023e:	bf00      	nop
 8000240:	2000008c 	.word	0x2000008c
 8000244:	40004400 	.word	0x40004400

08000248 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000248:	b580      	push	{r7, lr}
 800024a:	b088      	sub	sp, #32
 800024c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800024e:	f107 0310 	add.w	r3, r7, #16
 8000252:	2200      	movs	r2, #0
 8000254:	601a      	str	r2, [r3, #0]
 8000256:	605a      	str	r2, [r3, #4]
 8000258:	609a      	str	r2, [r3, #8]
 800025a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800025c:	4b24      	ldr	r3, [pc, #144]	; (80002f0 <MX_GPIO_Init+0xa8>)
 800025e:	699b      	ldr	r3, [r3, #24]
 8000260:	4a23      	ldr	r2, [pc, #140]	; (80002f0 <MX_GPIO_Init+0xa8>)
 8000262:	f043 0310 	orr.w	r3, r3, #16
 8000266:	6193      	str	r3, [r2, #24]
 8000268:	4b21      	ldr	r3, [pc, #132]	; (80002f0 <MX_GPIO_Init+0xa8>)
 800026a:	699b      	ldr	r3, [r3, #24]
 800026c:	f003 0310 	and.w	r3, r3, #16
 8000270:	60fb      	str	r3, [r7, #12]
 8000272:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000274:	4b1e      	ldr	r3, [pc, #120]	; (80002f0 <MX_GPIO_Init+0xa8>)
 8000276:	699b      	ldr	r3, [r3, #24]
 8000278:	4a1d      	ldr	r2, [pc, #116]	; (80002f0 <MX_GPIO_Init+0xa8>)
 800027a:	f043 0320 	orr.w	r3, r3, #32
 800027e:	6193      	str	r3, [r2, #24]
 8000280:	4b1b      	ldr	r3, [pc, #108]	; (80002f0 <MX_GPIO_Init+0xa8>)
 8000282:	699b      	ldr	r3, [r3, #24]
 8000284:	f003 0320 	and.w	r3, r3, #32
 8000288:	60bb      	str	r3, [r7, #8]
 800028a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800028c:	4b18      	ldr	r3, [pc, #96]	; (80002f0 <MX_GPIO_Init+0xa8>)
 800028e:	699b      	ldr	r3, [r3, #24]
 8000290:	4a17      	ldr	r2, [pc, #92]	; (80002f0 <MX_GPIO_Init+0xa8>)
 8000292:	f043 0304 	orr.w	r3, r3, #4
 8000296:	6193      	str	r3, [r2, #24]
 8000298:	4b15      	ldr	r3, [pc, #84]	; (80002f0 <MX_GPIO_Init+0xa8>)
 800029a:	699b      	ldr	r3, [r3, #24]
 800029c:	f003 0304 	and.w	r3, r3, #4
 80002a0:	607b      	str	r3, [r7, #4]
 80002a2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80002a4:	2200      	movs	r2, #0
 80002a6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002aa:	4812      	ldr	r0, [pc, #72]	; (80002f4 <MX_GPIO_Init+0xac>)
 80002ac:	f000 fcba 	bl	8000c24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80002b0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80002b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002b6:	2301      	movs	r3, #1
 80002b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002ba:	2300      	movs	r3, #0
 80002bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002be:	2302      	movs	r3, #2
 80002c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80002c2:	f107 0310 	add.w	r3, r7, #16
 80002c6:	4619      	mov	r1, r3
 80002c8:	480a      	ldr	r0, [pc, #40]	; (80002f4 <MX_GPIO_Init+0xac>)
 80002ca:	f000 fb27 	bl	800091c <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 80002ce:	2301      	movs	r3, #1
 80002d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80002d2:	4b09      	ldr	r3, [pc, #36]	; (80002f8 <MX_GPIO_Init+0xb0>)
 80002d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80002d6:	2301      	movs	r3, #1
 80002d8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 80002da:	f107 0310 	add.w	r3, r7, #16
 80002de:	4619      	mov	r1, r3
 80002e0:	4806      	ldr	r0, [pc, #24]	; (80002fc <MX_GPIO_Init+0xb4>)
 80002e2:	f000 fb1b 	bl	800091c <HAL_GPIO_Init>

}
 80002e6:	bf00      	nop
 80002e8:	3720      	adds	r7, #32
 80002ea:	46bd      	mov	sp, r7
 80002ec:	bd80      	pop	{r7, pc}
 80002ee:	bf00      	nop
 80002f0:	40021000 	.word	0x40021000
 80002f4:	40011000 	.word	0x40011000
 80002f8:	10110000 	.word	0x10110000
 80002fc:	40010800 	.word	0x40010800

08000300 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000300:	b480      	push	{r7}
 8000302:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000304:	b672      	cpsid	i
}
 8000306:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000308:	e7fe      	b.n	8000308 <Error_Handler+0x8>
	...

0800030c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800030c:	b480      	push	{r7}
 800030e:	b085      	sub	sp, #20
 8000310:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000312:	4b15      	ldr	r3, [pc, #84]	; (8000368 <HAL_MspInit+0x5c>)
 8000314:	699b      	ldr	r3, [r3, #24]
 8000316:	4a14      	ldr	r2, [pc, #80]	; (8000368 <HAL_MspInit+0x5c>)
 8000318:	f043 0301 	orr.w	r3, r3, #1
 800031c:	6193      	str	r3, [r2, #24]
 800031e:	4b12      	ldr	r3, [pc, #72]	; (8000368 <HAL_MspInit+0x5c>)
 8000320:	699b      	ldr	r3, [r3, #24]
 8000322:	f003 0301 	and.w	r3, r3, #1
 8000326:	60bb      	str	r3, [r7, #8]
 8000328:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800032a:	4b0f      	ldr	r3, [pc, #60]	; (8000368 <HAL_MspInit+0x5c>)
 800032c:	69db      	ldr	r3, [r3, #28]
 800032e:	4a0e      	ldr	r2, [pc, #56]	; (8000368 <HAL_MspInit+0x5c>)
 8000330:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000334:	61d3      	str	r3, [r2, #28]
 8000336:	4b0c      	ldr	r3, [pc, #48]	; (8000368 <HAL_MspInit+0x5c>)
 8000338:	69db      	ldr	r3, [r3, #28]
 800033a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800033e:	607b      	str	r3, [r7, #4]
 8000340:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000342:	4b0a      	ldr	r3, [pc, #40]	; (800036c <HAL_MspInit+0x60>)
 8000344:	685b      	ldr	r3, [r3, #4]
 8000346:	60fb      	str	r3, [r7, #12]
 8000348:	68fb      	ldr	r3, [r7, #12]
 800034a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800034e:	60fb      	str	r3, [r7, #12]
 8000350:	68fb      	ldr	r3, [r7, #12]
 8000352:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000356:	60fb      	str	r3, [r7, #12]
 8000358:	4a04      	ldr	r2, [pc, #16]	; (800036c <HAL_MspInit+0x60>)
 800035a:	68fb      	ldr	r3, [r7, #12]
 800035c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800035e:	bf00      	nop
 8000360:	3714      	adds	r7, #20
 8000362:	46bd      	mov	sp, r7
 8000364:	bc80      	pop	{r7}
 8000366:	4770      	bx	lr
 8000368:	40021000 	.word	0x40021000
 800036c:	40010000 	.word	0x40010000

08000370 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000370:	b580      	push	{r7, lr}
 8000372:	b088      	sub	sp, #32
 8000374:	af00      	add	r7, sp, #0
 8000376:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000378:	f107 0310 	add.w	r3, r7, #16
 800037c:	2200      	movs	r2, #0
 800037e:	601a      	str	r2, [r3, #0]
 8000380:	605a      	str	r2, [r3, #4]
 8000382:	609a      	str	r2, [r3, #8]
 8000384:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000386:	687b      	ldr	r3, [r7, #4]
 8000388:	681b      	ldr	r3, [r3, #0]
 800038a:	4a1f      	ldr	r2, [pc, #124]	; (8000408 <HAL_UART_MspInit+0x98>)
 800038c:	4293      	cmp	r3, r2
 800038e:	d137      	bne.n	8000400 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000390:	4b1e      	ldr	r3, [pc, #120]	; (800040c <HAL_UART_MspInit+0x9c>)
 8000392:	69db      	ldr	r3, [r3, #28]
 8000394:	4a1d      	ldr	r2, [pc, #116]	; (800040c <HAL_UART_MspInit+0x9c>)
 8000396:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800039a:	61d3      	str	r3, [r2, #28]
 800039c:	4b1b      	ldr	r3, [pc, #108]	; (800040c <HAL_UART_MspInit+0x9c>)
 800039e:	69db      	ldr	r3, [r3, #28]
 80003a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80003a4:	60fb      	str	r3, [r7, #12]
 80003a6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80003a8:	4b18      	ldr	r3, [pc, #96]	; (800040c <HAL_UART_MspInit+0x9c>)
 80003aa:	699b      	ldr	r3, [r3, #24]
 80003ac:	4a17      	ldr	r2, [pc, #92]	; (800040c <HAL_UART_MspInit+0x9c>)
 80003ae:	f043 0304 	orr.w	r3, r3, #4
 80003b2:	6193      	str	r3, [r2, #24]
 80003b4:	4b15      	ldr	r3, [pc, #84]	; (800040c <HAL_UART_MspInit+0x9c>)
 80003b6:	699b      	ldr	r3, [r3, #24]
 80003b8:	f003 0304 	and.w	r3, r3, #4
 80003bc:	60bb      	str	r3, [r7, #8]
 80003be:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80003c0:	2304      	movs	r3, #4
 80003c2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80003c4:	2302      	movs	r3, #2
 80003c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80003c8:	2303      	movs	r3, #3
 80003ca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003cc:	f107 0310 	add.w	r3, r7, #16
 80003d0:	4619      	mov	r1, r3
 80003d2:	480f      	ldr	r0, [pc, #60]	; (8000410 <HAL_UART_MspInit+0xa0>)
 80003d4:	f000 faa2 	bl	800091c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80003d8:	2308      	movs	r3, #8
 80003da:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80003dc:	2300      	movs	r3, #0
 80003de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003e0:	2300      	movs	r3, #0
 80003e2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003e4:	f107 0310 	add.w	r3, r7, #16
 80003e8:	4619      	mov	r1, r3
 80003ea:	4809      	ldr	r0, [pc, #36]	; (8000410 <HAL_UART_MspInit+0xa0>)
 80003ec:	f000 fa96 	bl	800091c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 80003f0:	2200      	movs	r2, #0
 80003f2:	2102      	movs	r1, #2
 80003f4:	2026      	movs	r0, #38	; 0x26
 80003f6:	f000 fa3e 	bl	8000876 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80003fa:	2026      	movs	r0, #38	; 0x26
 80003fc:	f000 fa57 	bl	80008ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000400:	bf00      	nop
 8000402:	3720      	adds	r7, #32
 8000404:	46bd      	mov	sp, r7
 8000406:	bd80      	pop	{r7, pc}
 8000408:	40004400 	.word	0x40004400
 800040c:	40021000 	.word	0x40021000
 8000410:	40010800 	.word	0x40010800

08000414 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000414:	b480      	push	{r7}
 8000416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000418:	e7fe      	b.n	8000418 <NMI_Handler+0x4>

0800041a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800041a:	b480      	push	{r7}
 800041c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800041e:	e7fe      	b.n	800041e <HardFault_Handler+0x4>

08000420 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000420:	b480      	push	{r7}
 8000422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000424:	e7fe      	b.n	8000424 <MemManage_Handler+0x4>

08000426 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000426:	b480      	push	{r7}
 8000428:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800042a:	e7fe      	b.n	800042a <BusFault_Handler+0x4>

0800042c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800042c:	b480      	push	{r7}
 800042e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000430:	e7fe      	b.n	8000430 <UsageFault_Handler+0x4>

08000432 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000432:	b480      	push	{r7}
 8000434:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000436:	bf00      	nop
 8000438:	46bd      	mov	sp, r7
 800043a:	bc80      	pop	{r7}
 800043c:	4770      	bx	lr

0800043e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800043e:	b480      	push	{r7}
 8000440:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000442:	bf00      	nop
 8000444:	46bd      	mov	sp, r7
 8000446:	bc80      	pop	{r7}
 8000448:	4770      	bx	lr

0800044a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800044a:	b480      	push	{r7}
 800044c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800044e:	bf00      	nop
 8000450:	46bd      	mov	sp, r7
 8000452:	bc80      	pop	{r7}
 8000454:	4770      	bx	lr

08000456 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000456:	b580      	push	{r7, lr}
 8000458:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800045a:	f000 f8b3 	bl	80005c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  app_tick_1ms();
 800045e:	f001 f8ef 	bl	8001640 <app_tick_1ms>
  /* USER CODE END SysTick_IRQn 1 */
}
 8000462:	bf00      	nop
 8000464:	bd80      	pop	{r7, pc}

08000466 <USART2_IRQHandler>:
/**
  * @brief This function handles USART2 global interrupt.
  */

void USART2_IRQHandler(void)
{
 8000466:	b580      	push	{r7, lr}
 8000468:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
#if 1
	extern void hw_uart2_interrupt(void);
	hw_uart2_interrupt();
 800046a:	f001 fa2d 	bl	80018c8 <hw_uart2_interrupt>
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
  /* USER CODE BEGIN USART2_IRQn 1 */
#endif
  /* USER CODE END USART2_IRQn 1 */
}
 800046e:	bf00      	nop
 8000470:	bd80      	pop	{r7, pc}
	...

08000474 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	b086      	sub	sp, #24
 8000478:	af00      	add	r7, sp, #0
 800047a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800047c:	4a14      	ldr	r2, [pc, #80]	; (80004d0 <_sbrk+0x5c>)
 800047e:	4b15      	ldr	r3, [pc, #84]	; (80004d4 <_sbrk+0x60>)
 8000480:	1ad3      	subs	r3, r2, r3
 8000482:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000484:	697b      	ldr	r3, [r7, #20]
 8000486:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000488:	4b13      	ldr	r3, [pc, #76]	; (80004d8 <_sbrk+0x64>)
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	2b00      	cmp	r3, #0
 800048e:	d102      	bne.n	8000496 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000490:	4b11      	ldr	r3, [pc, #68]	; (80004d8 <_sbrk+0x64>)
 8000492:	4a12      	ldr	r2, [pc, #72]	; (80004dc <_sbrk+0x68>)
 8000494:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000496:	4b10      	ldr	r3, [pc, #64]	; (80004d8 <_sbrk+0x64>)
 8000498:	681a      	ldr	r2, [r3, #0]
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	4413      	add	r3, r2
 800049e:	693a      	ldr	r2, [r7, #16]
 80004a0:	429a      	cmp	r2, r3
 80004a2:	d207      	bcs.n	80004b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80004a4:	f001 fa9a 	bl	80019dc <__errno>
 80004a8:	4603      	mov	r3, r0
 80004aa:	220c      	movs	r2, #12
 80004ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80004ae:	f04f 33ff 	mov.w	r3, #4294967295
 80004b2:	e009      	b.n	80004c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80004b4:	4b08      	ldr	r3, [pc, #32]	; (80004d8 <_sbrk+0x64>)
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80004ba:	4b07      	ldr	r3, [pc, #28]	; (80004d8 <_sbrk+0x64>)
 80004bc:	681a      	ldr	r2, [r3, #0]
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	4413      	add	r3, r2
 80004c2:	4a05      	ldr	r2, [pc, #20]	; (80004d8 <_sbrk+0x64>)
 80004c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80004c6:	68fb      	ldr	r3, [r7, #12]
}
 80004c8:	4618      	mov	r0, r3
 80004ca:	3718      	adds	r7, #24
 80004cc:	46bd      	mov	sp, r7
 80004ce:	bd80      	pop	{r7, pc}
 80004d0:	20005000 	.word	0x20005000
 80004d4:	00000400 	.word	0x00000400
 80004d8:	200000d0 	.word	0x200000d0
 80004dc:	200001c0 	.word	0x200001c0

080004e0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80004e0:	b480      	push	{r7}
 80004e2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80004e4:	bf00      	nop
 80004e6:	46bd      	mov	sp, r7
 80004e8:	bc80      	pop	{r7}
 80004ea:	4770      	bx	lr

080004ec <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004ec:	480c      	ldr	r0, [pc, #48]	; (8000520 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80004ee:	490d      	ldr	r1, [pc, #52]	; (8000524 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80004f0:	4a0d      	ldr	r2, [pc, #52]	; (8000528 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80004f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004f4:	e002      	b.n	80004fc <LoopCopyDataInit>

080004f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004fa:	3304      	adds	r3, #4

080004fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000500:	d3f9      	bcc.n	80004f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000502:	4a0a      	ldr	r2, [pc, #40]	; (800052c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000504:	4c0a      	ldr	r4, [pc, #40]	; (8000530 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000506:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000508:	e001      	b.n	800050e <LoopFillZerobss>

0800050a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800050a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800050c:	3204      	adds	r2, #4

0800050e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800050e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000510:	d3fb      	bcc.n	800050a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000512:	f7ff ffe5 	bl	80004e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000516:	f001 fa67 	bl	80019e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800051a:	f7ff fe17 	bl	800014c <main>
  bx lr
 800051e:	4770      	bx	lr
  ldr r0, =_sdata
 8000520:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000524:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000528:	0800240c 	.word	0x0800240c
  ldr r2, =_sbss
 800052c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000530:	200001c0 	.word	0x200001c0

08000534 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000534:	e7fe      	b.n	8000534 <ADC1_2_IRQHandler>
	...

08000538 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800053c:	4b08      	ldr	r3, [pc, #32]	; (8000560 <HAL_Init+0x28>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	4a07      	ldr	r2, [pc, #28]	; (8000560 <HAL_Init+0x28>)
 8000542:	f043 0310 	orr.w	r3, r3, #16
 8000546:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000548:	2003      	movs	r0, #3
 800054a:	f000 f989 	bl	8000860 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800054e:	200f      	movs	r0, #15
 8000550:	f000 f808 	bl	8000564 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000554:	f7ff feda 	bl	800030c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000558:	2300      	movs	r3, #0
}
 800055a:	4618      	mov	r0, r3
 800055c:	bd80      	pop	{r7, pc}
 800055e:	bf00      	nop
 8000560:	40022000 	.word	0x40022000

08000564 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b082      	sub	sp, #8
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800056c:	4b12      	ldr	r3, [pc, #72]	; (80005b8 <HAL_InitTick+0x54>)
 800056e:	681a      	ldr	r2, [r3, #0]
 8000570:	4b12      	ldr	r3, [pc, #72]	; (80005bc <HAL_InitTick+0x58>)
 8000572:	781b      	ldrb	r3, [r3, #0]
 8000574:	4619      	mov	r1, r3
 8000576:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800057a:	fbb3 f3f1 	udiv	r3, r3, r1
 800057e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000582:	4618      	mov	r0, r3
 8000584:	f000 f9af 	bl	80008e6 <HAL_SYSTICK_Config>
 8000588:	4603      	mov	r3, r0
 800058a:	2b00      	cmp	r3, #0
 800058c:	d001      	beq.n	8000592 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800058e:	2301      	movs	r3, #1
 8000590:	e00e      	b.n	80005b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	2b0f      	cmp	r3, #15
 8000596:	d80a      	bhi.n	80005ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000598:	2200      	movs	r2, #0
 800059a:	6879      	ldr	r1, [r7, #4]
 800059c:	f04f 30ff 	mov.w	r0, #4294967295
 80005a0:	f000 f969 	bl	8000876 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005a4:	4a06      	ldr	r2, [pc, #24]	; (80005c0 <HAL_InitTick+0x5c>)
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80005aa:	2300      	movs	r3, #0
 80005ac:	e000      	b.n	80005b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80005ae:	2301      	movs	r3, #1
}
 80005b0:	4618      	mov	r0, r3
 80005b2:	3708      	adds	r7, #8
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bd80      	pop	{r7, pc}
 80005b8:	20000000 	.word	0x20000000
 80005bc:	20000008 	.word	0x20000008
 80005c0:	20000004 	.word	0x20000004

080005c4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80005c8:	4b05      	ldr	r3, [pc, #20]	; (80005e0 <HAL_IncTick+0x1c>)
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	461a      	mov	r2, r3
 80005ce:	4b05      	ldr	r3, [pc, #20]	; (80005e4 <HAL_IncTick+0x20>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	4413      	add	r3, r2
 80005d4:	4a03      	ldr	r2, [pc, #12]	; (80005e4 <HAL_IncTick+0x20>)
 80005d6:	6013      	str	r3, [r2, #0]
}
 80005d8:	bf00      	nop
 80005da:	46bd      	mov	sp, r7
 80005dc:	bc80      	pop	{r7}
 80005de:	4770      	bx	lr
 80005e0:	20000008 	.word	0x20000008
 80005e4:	200000d4 	.word	0x200000d4

080005e8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005e8:	b480      	push	{r7}
 80005ea:	af00      	add	r7, sp, #0
  return uwTick;
 80005ec:	4b02      	ldr	r3, [pc, #8]	; (80005f8 <HAL_GetTick+0x10>)
 80005ee:	681b      	ldr	r3, [r3, #0]
}
 80005f0:	4618      	mov	r0, r3
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bc80      	pop	{r7}
 80005f6:	4770      	bx	lr
 80005f8:	200000d4 	.word	0x200000d4

080005fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b084      	sub	sp, #16
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000604:	f7ff fff0 	bl	80005e8 <HAL_GetTick>
 8000608:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800060e:	68fb      	ldr	r3, [r7, #12]
 8000610:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000614:	d005      	beq.n	8000622 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000616:	4b0a      	ldr	r3, [pc, #40]	; (8000640 <HAL_Delay+0x44>)
 8000618:	781b      	ldrb	r3, [r3, #0]
 800061a:	461a      	mov	r2, r3
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	4413      	add	r3, r2
 8000620:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000622:	bf00      	nop
 8000624:	f7ff ffe0 	bl	80005e8 <HAL_GetTick>
 8000628:	4602      	mov	r2, r0
 800062a:	68bb      	ldr	r3, [r7, #8]
 800062c:	1ad3      	subs	r3, r2, r3
 800062e:	68fa      	ldr	r2, [r7, #12]
 8000630:	429a      	cmp	r2, r3
 8000632:	d8f7      	bhi.n	8000624 <HAL_Delay+0x28>
  {
  }
}
 8000634:	bf00      	nop
 8000636:	bf00      	nop
 8000638:	3710      	adds	r7, #16
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	20000008 	.word	0x20000008

08000644 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000644:	b480      	push	{r7}
 8000646:	b085      	sub	sp, #20
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	f003 0307 	and.w	r3, r3, #7
 8000652:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000654:	4b0c      	ldr	r3, [pc, #48]	; (8000688 <__NVIC_SetPriorityGrouping+0x44>)
 8000656:	68db      	ldr	r3, [r3, #12]
 8000658:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800065a:	68ba      	ldr	r2, [r7, #8]
 800065c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000660:	4013      	ands	r3, r2
 8000662:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000664:	68fb      	ldr	r3, [r7, #12]
 8000666:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000668:	68bb      	ldr	r3, [r7, #8]
 800066a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800066c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000670:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000674:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000676:	4a04      	ldr	r2, [pc, #16]	; (8000688 <__NVIC_SetPriorityGrouping+0x44>)
 8000678:	68bb      	ldr	r3, [r7, #8]
 800067a:	60d3      	str	r3, [r2, #12]
}
 800067c:	bf00      	nop
 800067e:	3714      	adds	r7, #20
 8000680:	46bd      	mov	sp, r7
 8000682:	bc80      	pop	{r7}
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop
 8000688:	e000ed00 	.word	0xe000ed00

0800068c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800068c:	b480      	push	{r7}
 800068e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000690:	4b04      	ldr	r3, [pc, #16]	; (80006a4 <__NVIC_GetPriorityGrouping+0x18>)
 8000692:	68db      	ldr	r3, [r3, #12]
 8000694:	0a1b      	lsrs	r3, r3, #8
 8000696:	f003 0307 	and.w	r3, r3, #7
}
 800069a:	4618      	mov	r0, r3
 800069c:	46bd      	mov	sp, r7
 800069e:	bc80      	pop	{r7}
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop
 80006a4:	e000ed00 	.word	0xe000ed00

080006a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006a8:	b480      	push	{r7}
 80006aa:	b083      	sub	sp, #12
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	4603      	mov	r3, r0
 80006b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	db0b      	blt.n	80006d2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006ba:	79fb      	ldrb	r3, [r7, #7]
 80006bc:	f003 021f 	and.w	r2, r3, #31
 80006c0:	4906      	ldr	r1, [pc, #24]	; (80006dc <__NVIC_EnableIRQ+0x34>)
 80006c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006c6:	095b      	lsrs	r3, r3, #5
 80006c8:	2001      	movs	r0, #1
 80006ca:	fa00 f202 	lsl.w	r2, r0, r2
 80006ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80006d2:	bf00      	nop
 80006d4:	370c      	adds	r7, #12
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bc80      	pop	{r7}
 80006da:	4770      	bx	lr
 80006dc:	e000e100 	.word	0xe000e100

080006e0 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80006e0:	b480      	push	{r7}
 80006e2:	b083      	sub	sp, #12
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	4603      	mov	r3, r0
 80006e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	db12      	blt.n	8000718 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006f2:	79fb      	ldrb	r3, [r7, #7]
 80006f4:	f003 021f 	and.w	r2, r3, #31
 80006f8:	490a      	ldr	r1, [pc, #40]	; (8000724 <__NVIC_DisableIRQ+0x44>)
 80006fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006fe:	095b      	lsrs	r3, r3, #5
 8000700:	2001      	movs	r0, #1
 8000702:	fa00 f202 	lsl.w	r2, r0, r2
 8000706:	3320      	adds	r3, #32
 8000708:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800070c:	f3bf 8f4f 	dsb	sy
}
 8000710:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000712:	f3bf 8f6f 	isb	sy
}
 8000716:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8000718:	bf00      	nop
 800071a:	370c      	adds	r7, #12
 800071c:	46bd      	mov	sp, r7
 800071e:	bc80      	pop	{r7}
 8000720:	4770      	bx	lr
 8000722:	bf00      	nop
 8000724:	e000e100 	.word	0xe000e100

08000728 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8000728:	b480      	push	{r7}
 800072a:	b083      	sub	sp, #12
 800072c:	af00      	add	r7, sp, #0
 800072e:	4603      	mov	r3, r0
 8000730:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000732:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000736:	2b00      	cmp	r3, #0
 8000738:	db0c      	blt.n	8000754 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800073a:	79fb      	ldrb	r3, [r7, #7]
 800073c:	f003 021f 	and.w	r2, r3, #31
 8000740:	4907      	ldr	r1, [pc, #28]	; (8000760 <__NVIC_ClearPendingIRQ+0x38>)
 8000742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000746:	095b      	lsrs	r3, r3, #5
 8000748:	2001      	movs	r0, #1
 800074a:	fa00 f202 	lsl.w	r2, r0, r2
 800074e:	3360      	adds	r3, #96	; 0x60
 8000750:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000754:	bf00      	nop
 8000756:	370c      	adds	r7, #12
 8000758:	46bd      	mov	sp, r7
 800075a:	bc80      	pop	{r7}
 800075c:	4770      	bx	lr
 800075e:	bf00      	nop
 8000760:	e000e100 	.word	0xe000e100

08000764 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000764:	b480      	push	{r7}
 8000766:	b083      	sub	sp, #12
 8000768:	af00      	add	r7, sp, #0
 800076a:	4603      	mov	r3, r0
 800076c:	6039      	str	r1, [r7, #0]
 800076e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000770:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000774:	2b00      	cmp	r3, #0
 8000776:	db0a      	blt.n	800078e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000778:	683b      	ldr	r3, [r7, #0]
 800077a:	b2da      	uxtb	r2, r3
 800077c:	490c      	ldr	r1, [pc, #48]	; (80007b0 <__NVIC_SetPriority+0x4c>)
 800077e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000782:	0112      	lsls	r2, r2, #4
 8000784:	b2d2      	uxtb	r2, r2
 8000786:	440b      	add	r3, r1
 8000788:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800078c:	e00a      	b.n	80007a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800078e:	683b      	ldr	r3, [r7, #0]
 8000790:	b2da      	uxtb	r2, r3
 8000792:	4908      	ldr	r1, [pc, #32]	; (80007b4 <__NVIC_SetPriority+0x50>)
 8000794:	79fb      	ldrb	r3, [r7, #7]
 8000796:	f003 030f 	and.w	r3, r3, #15
 800079a:	3b04      	subs	r3, #4
 800079c:	0112      	lsls	r2, r2, #4
 800079e:	b2d2      	uxtb	r2, r2
 80007a0:	440b      	add	r3, r1
 80007a2:	761a      	strb	r2, [r3, #24]
}
 80007a4:	bf00      	nop
 80007a6:	370c      	adds	r7, #12
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bc80      	pop	{r7}
 80007ac:	4770      	bx	lr
 80007ae:	bf00      	nop
 80007b0:	e000e100 	.word	0xe000e100
 80007b4:	e000ed00 	.word	0xe000ed00

080007b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b089      	sub	sp, #36	; 0x24
 80007bc:	af00      	add	r7, sp, #0
 80007be:	60f8      	str	r0, [r7, #12]
 80007c0:	60b9      	str	r1, [r7, #8]
 80007c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007c4:	68fb      	ldr	r3, [r7, #12]
 80007c6:	f003 0307 	and.w	r3, r3, #7
 80007ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007cc:	69fb      	ldr	r3, [r7, #28]
 80007ce:	f1c3 0307 	rsb	r3, r3, #7
 80007d2:	2b04      	cmp	r3, #4
 80007d4:	bf28      	it	cs
 80007d6:	2304      	movcs	r3, #4
 80007d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007da:	69fb      	ldr	r3, [r7, #28]
 80007dc:	3304      	adds	r3, #4
 80007de:	2b06      	cmp	r3, #6
 80007e0:	d902      	bls.n	80007e8 <NVIC_EncodePriority+0x30>
 80007e2:	69fb      	ldr	r3, [r7, #28]
 80007e4:	3b03      	subs	r3, #3
 80007e6:	e000      	b.n	80007ea <NVIC_EncodePriority+0x32>
 80007e8:	2300      	movs	r3, #0
 80007ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007ec:	f04f 32ff 	mov.w	r2, #4294967295
 80007f0:	69bb      	ldr	r3, [r7, #24]
 80007f2:	fa02 f303 	lsl.w	r3, r2, r3
 80007f6:	43da      	mvns	r2, r3
 80007f8:	68bb      	ldr	r3, [r7, #8]
 80007fa:	401a      	ands	r2, r3
 80007fc:	697b      	ldr	r3, [r7, #20]
 80007fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000800:	f04f 31ff 	mov.w	r1, #4294967295
 8000804:	697b      	ldr	r3, [r7, #20]
 8000806:	fa01 f303 	lsl.w	r3, r1, r3
 800080a:	43d9      	mvns	r1, r3
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000810:	4313      	orrs	r3, r2
         );
}
 8000812:	4618      	mov	r0, r3
 8000814:	3724      	adds	r7, #36	; 0x24
 8000816:	46bd      	mov	sp, r7
 8000818:	bc80      	pop	{r7}
 800081a:	4770      	bx	lr

0800081c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	3b01      	subs	r3, #1
 8000828:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800082c:	d301      	bcc.n	8000832 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800082e:	2301      	movs	r3, #1
 8000830:	e00f      	b.n	8000852 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000832:	4a0a      	ldr	r2, [pc, #40]	; (800085c <SysTick_Config+0x40>)
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	3b01      	subs	r3, #1
 8000838:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800083a:	210f      	movs	r1, #15
 800083c:	f04f 30ff 	mov.w	r0, #4294967295
 8000840:	f7ff ff90 	bl	8000764 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000844:	4b05      	ldr	r3, [pc, #20]	; (800085c <SysTick_Config+0x40>)
 8000846:	2200      	movs	r2, #0
 8000848:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800084a:	4b04      	ldr	r3, [pc, #16]	; (800085c <SysTick_Config+0x40>)
 800084c:	2207      	movs	r2, #7
 800084e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000850:	2300      	movs	r3, #0
}
 8000852:	4618      	mov	r0, r3
 8000854:	3708      	adds	r7, #8
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	e000e010 	.word	0xe000e010

08000860 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b082      	sub	sp, #8
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000868:	6878      	ldr	r0, [r7, #4]
 800086a:	f7ff feeb 	bl	8000644 <__NVIC_SetPriorityGrouping>
}
 800086e:	bf00      	nop
 8000870:	3708      	adds	r7, #8
 8000872:	46bd      	mov	sp, r7
 8000874:	bd80      	pop	{r7, pc}

08000876 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000876:	b580      	push	{r7, lr}
 8000878:	b086      	sub	sp, #24
 800087a:	af00      	add	r7, sp, #0
 800087c:	4603      	mov	r3, r0
 800087e:	60b9      	str	r1, [r7, #8]
 8000880:	607a      	str	r2, [r7, #4]
 8000882:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000884:	2300      	movs	r3, #0
 8000886:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000888:	f7ff ff00 	bl	800068c <__NVIC_GetPriorityGrouping>
 800088c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800088e:	687a      	ldr	r2, [r7, #4]
 8000890:	68b9      	ldr	r1, [r7, #8]
 8000892:	6978      	ldr	r0, [r7, #20]
 8000894:	f7ff ff90 	bl	80007b8 <NVIC_EncodePriority>
 8000898:	4602      	mov	r2, r0
 800089a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800089e:	4611      	mov	r1, r2
 80008a0:	4618      	mov	r0, r3
 80008a2:	f7ff ff5f 	bl	8000764 <__NVIC_SetPriority>
}
 80008a6:	bf00      	nop
 80008a8:	3718      	adds	r7, #24
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}

080008ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008ae:	b580      	push	{r7, lr}
 80008b0:	b082      	sub	sp, #8
 80008b2:	af00      	add	r7, sp, #0
 80008b4:	4603      	mov	r3, r0
 80008b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80008b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008bc:	4618      	mov	r0, r3
 80008be:	f7ff fef3 	bl	80006a8 <__NVIC_EnableIRQ>
}
 80008c2:	bf00      	nop
 80008c4:	3708      	adds	r7, #8
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}

080008ca <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80008ca:	b580      	push	{r7, lr}
 80008cc:	b082      	sub	sp, #8
 80008ce:	af00      	add	r7, sp, #0
 80008d0:	4603      	mov	r3, r0
 80008d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80008d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008d8:	4618      	mov	r0, r3
 80008da:	f7ff ff01 	bl	80006e0 <__NVIC_DisableIRQ>
}
 80008de:	bf00      	nop
 80008e0:	3708      	adds	r7, #8
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}

080008e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008e6:	b580      	push	{r7, lr}
 80008e8:	b082      	sub	sp, #8
 80008ea:	af00      	add	r7, sp, #0
 80008ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008ee:	6878      	ldr	r0, [r7, #4]
 80008f0:	f7ff ff94 	bl	800081c <SysTick_Config>
 80008f4:	4603      	mov	r3, r0
}
 80008f6:	4618      	mov	r0, r3
 80008f8:	3708      	adds	r7, #8
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}

080008fe <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80008fe:	b580      	push	{r7, lr}
 8000900:	b082      	sub	sp, #8
 8000902:	af00      	add	r7, sp, #0
 8000904:	4603      	mov	r3, r0
 8000906:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8000908:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800090c:	4618      	mov	r0, r3
 800090e:	f7ff ff0b 	bl	8000728 <__NVIC_ClearPendingIRQ>
}
 8000912:	bf00      	nop
 8000914:	3708      	adds	r7, #8
 8000916:	46bd      	mov	sp, r7
 8000918:	bd80      	pop	{r7, pc}
	...

0800091c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800091c:	b480      	push	{r7}
 800091e:	b08b      	sub	sp, #44	; 0x2c
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
 8000924:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000926:	2300      	movs	r3, #0
 8000928:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800092a:	2300      	movs	r3, #0
 800092c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800092e:	e169      	b.n	8000c04 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000930:	2201      	movs	r2, #1
 8000932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000934:	fa02 f303 	lsl.w	r3, r2, r3
 8000938:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800093a:	683b      	ldr	r3, [r7, #0]
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	69fa      	ldr	r2, [r7, #28]
 8000940:	4013      	ands	r3, r2
 8000942:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000944:	69ba      	ldr	r2, [r7, #24]
 8000946:	69fb      	ldr	r3, [r7, #28]
 8000948:	429a      	cmp	r2, r3
 800094a:	f040 8158 	bne.w	8000bfe <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800094e:	683b      	ldr	r3, [r7, #0]
 8000950:	685b      	ldr	r3, [r3, #4]
 8000952:	4a9a      	ldr	r2, [pc, #616]	; (8000bbc <HAL_GPIO_Init+0x2a0>)
 8000954:	4293      	cmp	r3, r2
 8000956:	d05e      	beq.n	8000a16 <HAL_GPIO_Init+0xfa>
 8000958:	4a98      	ldr	r2, [pc, #608]	; (8000bbc <HAL_GPIO_Init+0x2a0>)
 800095a:	4293      	cmp	r3, r2
 800095c:	d875      	bhi.n	8000a4a <HAL_GPIO_Init+0x12e>
 800095e:	4a98      	ldr	r2, [pc, #608]	; (8000bc0 <HAL_GPIO_Init+0x2a4>)
 8000960:	4293      	cmp	r3, r2
 8000962:	d058      	beq.n	8000a16 <HAL_GPIO_Init+0xfa>
 8000964:	4a96      	ldr	r2, [pc, #600]	; (8000bc0 <HAL_GPIO_Init+0x2a4>)
 8000966:	4293      	cmp	r3, r2
 8000968:	d86f      	bhi.n	8000a4a <HAL_GPIO_Init+0x12e>
 800096a:	4a96      	ldr	r2, [pc, #600]	; (8000bc4 <HAL_GPIO_Init+0x2a8>)
 800096c:	4293      	cmp	r3, r2
 800096e:	d052      	beq.n	8000a16 <HAL_GPIO_Init+0xfa>
 8000970:	4a94      	ldr	r2, [pc, #592]	; (8000bc4 <HAL_GPIO_Init+0x2a8>)
 8000972:	4293      	cmp	r3, r2
 8000974:	d869      	bhi.n	8000a4a <HAL_GPIO_Init+0x12e>
 8000976:	4a94      	ldr	r2, [pc, #592]	; (8000bc8 <HAL_GPIO_Init+0x2ac>)
 8000978:	4293      	cmp	r3, r2
 800097a:	d04c      	beq.n	8000a16 <HAL_GPIO_Init+0xfa>
 800097c:	4a92      	ldr	r2, [pc, #584]	; (8000bc8 <HAL_GPIO_Init+0x2ac>)
 800097e:	4293      	cmp	r3, r2
 8000980:	d863      	bhi.n	8000a4a <HAL_GPIO_Init+0x12e>
 8000982:	4a92      	ldr	r2, [pc, #584]	; (8000bcc <HAL_GPIO_Init+0x2b0>)
 8000984:	4293      	cmp	r3, r2
 8000986:	d046      	beq.n	8000a16 <HAL_GPIO_Init+0xfa>
 8000988:	4a90      	ldr	r2, [pc, #576]	; (8000bcc <HAL_GPIO_Init+0x2b0>)
 800098a:	4293      	cmp	r3, r2
 800098c:	d85d      	bhi.n	8000a4a <HAL_GPIO_Init+0x12e>
 800098e:	2b12      	cmp	r3, #18
 8000990:	d82a      	bhi.n	80009e8 <HAL_GPIO_Init+0xcc>
 8000992:	2b12      	cmp	r3, #18
 8000994:	d859      	bhi.n	8000a4a <HAL_GPIO_Init+0x12e>
 8000996:	a201      	add	r2, pc, #4	; (adr r2, 800099c <HAL_GPIO_Init+0x80>)
 8000998:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800099c:	08000a17 	.word	0x08000a17
 80009a0:	080009f1 	.word	0x080009f1
 80009a4:	08000a03 	.word	0x08000a03
 80009a8:	08000a45 	.word	0x08000a45
 80009ac:	08000a4b 	.word	0x08000a4b
 80009b0:	08000a4b 	.word	0x08000a4b
 80009b4:	08000a4b 	.word	0x08000a4b
 80009b8:	08000a4b 	.word	0x08000a4b
 80009bc:	08000a4b 	.word	0x08000a4b
 80009c0:	08000a4b 	.word	0x08000a4b
 80009c4:	08000a4b 	.word	0x08000a4b
 80009c8:	08000a4b 	.word	0x08000a4b
 80009cc:	08000a4b 	.word	0x08000a4b
 80009d0:	08000a4b 	.word	0x08000a4b
 80009d4:	08000a4b 	.word	0x08000a4b
 80009d8:	08000a4b 	.word	0x08000a4b
 80009dc:	08000a4b 	.word	0x08000a4b
 80009e0:	080009f9 	.word	0x080009f9
 80009e4:	08000a0d 	.word	0x08000a0d
 80009e8:	4a79      	ldr	r2, [pc, #484]	; (8000bd0 <HAL_GPIO_Init+0x2b4>)
 80009ea:	4293      	cmp	r3, r2
 80009ec:	d013      	beq.n	8000a16 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80009ee:	e02c      	b.n	8000a4a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80009f0:	683b      	ldr	r3, [r7, #0]
 80009f2:	68db      	ldr	r3, [r3, #12]
 80009f4:	623b      	str	r3, [r7, #32]
          break;
 80009f6:	e029      	b.n	8000a4c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80009f8:	683b      	ldr	r3, [r7, #0]
 80009fa:	68db      	ldr	r3, [r3, #12]
 80009fc:	3304      	adds	r3, #4
 80009fe:	623b      	str	r3, [r7, #32]
          break;
 8000a00:	e024      	b.n	8000a4c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000a02:	683b      	ldr	r3, [r7, #0]
 8000a04:	68db      	ldr	r3, [r3, #12]
 8000a06:	3308      	adds	r3, #8
 8000a08:	623b      	str	r3, [r7, #32]
          break;
 8000a0a:	e01f      	b.n	8000a4c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000a0c:	683b      	ldr	r3, [r7, #0]
 8000a0e:	68db      	ldr	r3, [r3, #12]
 8000a10:	330c      	adds	r3, #12
 8000a12:	623b      	str	r3, [r7, #32]
          break;
 8000a14:	e01a      	b.n	8000a4c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000a16:	683b      	ldr	r3, [r7, #0]
 8000a18:	689b      	ldr	r3, [r3, #8]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d102      	bne.n	8000a24 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000a1e:	2304      	movs	r3, #4
 8000a20:	623b      	str	r3, [r7, #32]
          break;
 8000a22:	e013      	b.n	8000a4c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000a24:	683b      	ldr	r3, [r7, #0]
 8000a26:	689b      	ldr	r3, [r3, #8]
 8000a28:	2b01      	cmp	r3, #1
 8000a2a:	d105      	bne.n	8000a38 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a2c:	2308      	movs	r3, #8
 8000a2e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	69fa      	ldr	r2, [r7, #28]
 8000a34:	611a      	str	r2, [r3, #16]
          break;
 8000a36:	e009      	b.n	8000a4c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a38:	2308      	movs	r3, #8
 8000a3a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	69fa      	ldr	r2, [r7, #28]
 8000a40:	615a      	str	r2, [r3, #20]
          break;
 8000a42:	e003      	b.n	8000a4c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000a44:	2300      	movs	r3, #0
 8000a46:	623b      	str	r3, [r7, #32]
          break;
 8000a48:	e000      	b.n	8000a4c <HAL_GPIO_Init+0x130>
          break;
 8000a4a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000a4c:	69bb      	ldr	r3, [r7, #24]
 8000a4e:	2bff      	cmp	r3, #255	; 0xff
 8000a50:	d801      	bhi.n	8000a56 <HAL_GPIO_Init+0x13a>
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	e001      	b.n	8000a5a <HAL_GPIO_Init+0x13e>
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	3304      	adds	r3, #4
 8000a5a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000a5c:	69bb      	ldr	r3, [r7, #24]
 8000a5e:	2bff      	cmp	r3, #255	; 0xff
 8000a60:	d802      	bhi.n	8000a68 <HAL_GPIO_Init+0x14c>
 8000a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a64:	009b      	lsls	r3, r3, #2
 8000a66:	e002      	b.n	8000a6e <HAL_GPIO_Init+0x152>
 8000a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a6a:	3b08      	subs	r3, #8
 8000a6c:	009b      	lsls	r3, r3, #2
 8000a6e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000a70:	697b      	ldr	r3, [r7, #20]
 8000a72:	681a      	ldr	r2, [r3, #0]
 8000a74:	210f      	movs	r1, #15
 8000a76:	693b      	ldr	r3, [r7, #16]
 8000a78:	fa01 f303 	lsl.w	r3, r1, r3
 8000a7c:	43db      	mvns	r3, r3
 8000a7e:	401a      	ands	r2, r3
 8000a80:	6a39      	ldr	r1, [r7, #32]
 8000a82:	693b      	ldr	r3, [r7, #16]
 8000a84:	fa01 f303 	lsl.w	r3, r1, r3
 8000a88:	431a      	orrs	r2, r3
 8000a8a:	697b      	ldr	r3, [r7, #20]
 8000a8c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	685b      	ldr	r3, [r3, #4]
 8000a92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	f000 80b1 	beq.w	8000bfe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000a9c:	4b4d      	ldr	r3, [pc, #308]	; (8000bd4 <HAL_GPIO_Init+0x2b8>)
 8000a9e:	699b      	ldr	r3, [r3, #24]
 8000aa0:	4a4c      	ldr	r2, [pc, #304]	; (8000bd4 <HAL_GPIO_Init+0x2b8>)
 8000aa2:	f043 0301 	orr.w	r3, r3, #1
 8000aa6:	6193      	str	r3, [r2, #24]
 8000aa8:	4b4a      	ldr	r3, [pc, #296]	; (8000bd4 <HAL_GPIO_Init+0x2b8>)
 8000aaa:	699b      	ldr	r3, [r3, #24]
 8000aac:	f003 0301 	and.w	r3, r3, #1
 8000ab0:	60bb      	str	r3, [r7, #8]
 8000ab2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000ab4:	4a48      	ldr	r2, [pc, #288]	; (8000bd8 <HAL_GPIO_Init+0x2bc>)
 8000ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ab8:	089b      	lsrs	r3, r3, #2
 8000aba:	3302      	adds	r3, #2
 8000abc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ac0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ac4:	f003 0303 	and.w	r3, r3, #3
 8000ac8:	009b      	lsls	r3, r3, #2
 8000aca:	220f      	movs	r2, #15
 8000acc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ad0:	43db      	mvns	r3, r3
 8000ad2:	68fa      	ldr	r2, [r7, #12]
 8000ad4:	4013      	ands	r3, r2
 8000ad6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	4a40      	ldr	r2, [pc, #256]	; (8000bdc <HAL_GPIO_Init+0x2c0>)
 8000adc:	4293      	cmp	r3, r2
 8000ade:	d013      	beq.n	8000b08 <HAL_GPIO_Init+0x1ec>
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	4a3f      	ldr	r2, [pc, #252]	; (8000be0 <HAL_GPIO_Init+0x2c4>)
 8000ae4:	4293      	cmp	r3, r2
 8000ae6:	d00d      	beq.n	8000b04 <HAL_GPIO_Init+0x1e8>
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	4a3e      	ldr	r2, [pc, #248]	; (8000be4 <HAL_GPIO_Init+0x2c8>)
 8000aec:	4293      	cmp	r3, r2
 8000aee:	d007      	beq.n	8000b00 <HAL_GPIO_Init+0x1e4>
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	4a3d      	ldr	r2, [pc, #244]	; (8000be8 <HAL_GPIO_Init+0x2cc>)
 8000af4:	4293      	cmp	r3, r2
 8000af6:	d101      	bne.n	8000afc <HAL_GPIO_Init+0x1e0>
 8000af8:	2303      	movs	r3, #3
 8000afa:	e006      	b.n	8000b0a <HAL_GPIO_Init+0x1ee>
 8000afc:	2304      	movs	r3, #4
 8000afe:	e004      	b.n	8000b0a <HAL_GPIO_Init+0x1ee>
 8000b00:	2302      	movs	r3, #2
 8000b02:	e002      	b.n	8000b0a <HAL_GPIO_Init+0x1ee>
 8000b04:	2301      	movs	r3, #1
 8000b06:	e000      	b.n	8000b0a <HAL_GPIO_Init+0x1ee>
 8000b08:	2300      	movs	r3, #0
 8000b0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b0c:	f002 0203 	and.w	r2, r2, #3
 8000b10:	0092      	lsls	r2, r2, #2
 8000b12:	4093      	lsls	r3, r2
 8000b14:	68fa      	ldr	r2, [r7, #12]
 8000b16:	4313      	orrs	r3, r2
 8000b18:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000b1a:	492f      	ldr	r1, [pc, #188]	; (8000bd8 <HAL_GPIO_Init+0x2bc>)
 8000b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b1e:	089b      	lsrs	r3, r3, #2
 8000b20:	3302      	adds	r3, #2
 8000b22:	68fa      	ldr	r2, [r7, #12]
 8000b24:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	685b      	ldr	r3, [r3, #4]
 8000b2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d006      	beq.n	8000b42 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000b34:	4b2d      	ldr	r3, [pc, #180]	; (8000bec <HAL_GPIO_Init+0x2d0>)
 8000b36:	681a      	ldr	r2, [r3, #0]
 8000b38:	492c      	ldr	r1, [pc, #176]	; (8000bec <HAL_GPIO_Init+0x2d0>)
 8000b3a:	69bb      	ldr	r3, [r7, #24]
 8000b3c:	4313      	orrs	r3, r2
 8000b3e:	600b      	str	r3, [r1, #0]
 8000b40:	e006      	b.n	8000b50 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000b42:	4b2a      	ldr	r3, [pc, #168]	; (8000bec <HAL_GPIO_Init+0x2d0>)
 8000b44:	681a      	ldr	r2, [r3, #0]
 8000b46:	69bb      	ldr	r3, [r7, #24]
 8000b48:	43db      	mvns	r3, r3
 8000b4a:	4928      	ldr	r1, [pc, #160]	; (8000bec <HAL_GPIO_Init+0x2d0>)
 8000b4c:	4013      	ands	r3, r2
 8000b4e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	685b      	ldr	r3, [r3, #4]
 8000b54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d006      	beq.n	8000b6a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000b5c:	4b23      	ldr	r3, [pc, #140]	; (8000bec <HAL_GPIO_Init+0x2d0>)
 8000b5e:	685a      	ldr	r2, [r3, #4]
 8000b60:	4922      	ldr	r1, [pc, #136]	; (8000bec <HAL_GPIO_Init+0x2d0>)
 8000b62:	69bb      	ldr	r3, [r7, #24]
 8000b64:	4313      	orrs	r3, r2
 8000b66:	604b      	str	r3, [r1, #4]
 8000b68:	e006      	b.n	8000b78 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000b6a:	4b20      	ldr	r3, [pc, #128]	; (8000bec <HAL_GPIO_Init+0x2d0>)
 8000b6c:	685a      	ldr	r2, [r3, #4]
 8000b6e:	69bb      	ldr	r3, [r7, #24]
 8000b70:	43db      	mvns	r3, r3
 8000b72:	491e      	ldr	r1, [pc, #120]	; (8000bec <HAL_GPIO_Init+0x2d0>)
 8000b74:	4013      	ands	r3, r2
 8000b76:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	685b      	ldr	r3, [r3, #4]
 8000b7c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d006      	beq.n	8000b92 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000b84:	4b19      	ldr	r3, [pc, #100]	; (8000bec <HAL_GPIO_Init+0x2d0>)
 8000b86:	689a      	ldr	r2, [r3, #8]
 8000b88:	4918      	ldr	r1, [pc, #96]	; (8000bec <HAL_GPIO_Init+0x2d0>)
 8000b8a:	69bb      	ldr	r3, [r7, #24]
 8000b8c:	4313      	orrs	r3, r2
 8000b8e:	608b      	str	r3, [r1, #8]
 8000b90:	e006      	b.n	8000ba0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000b92:	4b16      	ldr	r3, [pc, #88]	; (8000bec <HAL_GPIO_Init+0x2d0>)
 8000b94:	689a      	ldr	r2, [r3, #8]
 8000b96:	69bb      	ldr	r3, [r7, #24]
 8000b98:	43db      	mvns	r3, r3
 8000b9a:	4914      	ldr	r1, [pc, #80]	; (8000bec <HAL_GPIO_Init+0x2d0>)
 8000b9c:	4013      	ands	r3, r2
 8000b9e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ba0:	683b      	ldr	r3, [r7, #0]
 8000ba2:	685b      	ldr	r3, [r3, #4]
 8000ba4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d021      	beq.n	8000bf0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000bac:	4b0f      	ldr	r3, [pc, #60]	; (8000bec <HAL_GPIO_Init+0x2d0>)
 8000bae:	68da      	ldr	r2, [r3, #12]
 8000bb0:	490e      	ldr	r1, [pc, #56]	; (8000bec <HAL_GPIO_Init+0x2d0>)
 8000bb2:	69bb      	ldr	r3, [r7, #24]
 8000bb4:	4313      	orrs	r3, r2
 8000bb6:	60cb      	str	r3, [r1, #12]
 8000bb8:	e021      	b.n	8000bfe <HAL_GPIO_Init+0x2e2>
 8000bba:	bf00      	nop
 8000bbc:	10320000 	.word	0x10320000
 8000bc0:	10310000 	.word	0x10310000
 8000bc4:	10220000 	.word	0x10220000
 8000bc8:	10210000 	.word	0x10210000
 8000bcc:	10120000 	.word	0x10120000
 8000bd0:	10110000 	.word	0x10110000
 8000bd4:	40021000 	.word	0x40021000
 8000bd8:	40010000 	.word	0x40010000
 8000bdc:	40010800 	.word	0x40010800
 8000be0:	40010c00 	.word	0x40010c00
 8000be4:	40011000 	.word	0x40011000
 8000be8:	40011400 	.word	0x40011400
 8000bec:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000bf0:	4b0b      	ldr	r3, [pc, #44]	; (8000c20 <HAL_GPIO_Init+0x304>)
 8000bf2:	68da      	ldr	r2, [r3, #12]
 8000bf4:	69bb      	ldr	r3, [r7, #24]
 8000bf6:	43db      	mvns	r3, r3
 8000bf8:	4909      	ldr	r1, [pc, #36]	; (8000c20 <HAL_GPIO_Init+0x304>)
 8000bfa:	4013      	ands	r3, r2
 8000bfc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c00:	3301      	adds	r3, #1
 8000c02:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c04:	683b      	ldr	r3, [r7, #0]
 8000c06:	681a      	ldr	r2, [r3, #0]
 8000c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c0a:	fa22 f303 	lsr.w	r3, r2, r3
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	f47f ae8e 	bne.w	8000930 <HAL_GPIO_Init+0x14>
  }
}
 8000c14:	bf00      	nop
 8000c16:	bf00      	nop
 8000c18:	372c      	adds	r7, #44	; 0x2c
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bc80      	pop	{r7}
 8000c1e:	4770      	bx	lr
 8000c20:	40010400 	.word	0x40010400

08000c24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c24:	b480      	push	{r7}
 8000c26:	b083      	sub	sp, #12
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
 8000c2c:	460b      	mov	r3, r1
 8000c2e:	807b      	strh	r3, [r7, #2]
 8000c30:	4613      	mov	r3, r2
 8000c32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000c34:	787b      	ldrb	r3, [r7, #1]
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d003      	beq.n	8000c42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000c3a:	887a      	ldrh	r2, [r7, #2]
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000c40:	e003      	b.n	8000c4a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000c42:	887b      	ldrh	r3, [r7, #2]
 8000c44:	041a      	lsls	r2, r3, #16
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	611a      	str	r2, [r3, #16]
}
 8000c4a:	bf00      	nop
 8000c4c:	370c      	adds	r7, #12
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bc80      	pop	{r7}
 8000c52:	4770      	bx	lr

08000c54 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b086      	sub	sp, #24
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d101      	bne.n	8000c66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000c62:	2301      	movs	r3, #1
 8000c64:	e272      	b.n	800114c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	f003 0301 	and.w	r3, r3, #1
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	f000 8087 	beq.w	8000d82 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000c74:	4b92      	ldr	r3, [pc, #584]	; (8000ec0 <HAL_RCC_OscConfig+0x26c>)
 8000c76:	685b      	ldr	r3, [r3, #4]
 8000c78:	f003 030c 	and.w	r3, r3, #12
 8000c7c:	2b04      	cmp	r3, #4
 8000c7e:	d00c      	beq.n	8000c9a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c80:	4b8f      	ldr	r3, [pc, #572]	; (8000ec0 <HAL_RCC_OscConfig+0x26c>)
 8000c82:	685b      	ldr	r3, [r3, #4]
 8000c84:	f003 030c 	and.w	r3, r3, #12
 8000c88:	2b08      	cmp	r3, #8
 8000c8a:	d112      	bne.n	8000cb2 <HAL_RCC_OscConfig+0x5e>
 8000c8c:	4b8c      	ldr	r3, [pc, #560]	; (8000ec0 <HAL_RCC_OscConfig+0x26c>)
 8000c8e:	685b      	ldr	r3, [r3, #4]
 8000c90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c98:	d10b      	bne.n	8000cb2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c9a:	4b89      	ldr	r3, [pc, #548]	; (8000ec0 <HAL_RCC_OscConfig+0x26c>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d06c      	beq.n	8000d80 <HAL_RCC_OscConfig+0x12c>
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	685b      	ldr	r3, [r3, #4]
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d168      	bne.n	8000d80 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000cae:	2301      	movs	r3, #1
 8000cb0:	e24c      	b.n	800114c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	685b      	ldr	r3, [r3, #4]
 8000cb6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000cba:	d106      	bne.n	8000cca <HAL_RCC_OscConfig+0x76>
 8000cbc:	4b80      	ldr	r3, [pc, #512]	; (8000ec0 <HAL_RCC_OscConfig+0x26c>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	4a7f      	ldr	r2, [pc, #508]	; (8000ec0 <HAL_RCC_OscConfig+0x26c>)
 8000cc2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000cc6:	6013      	str	r3, [r2, #0]
 8000cc8:	e02e      	b.n	8000d28 <HAL_RCC_OscConfig+0xd4>
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	685b      	ldr	r3, [r3, #4]
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d10c      	bne.n	8000cec <HAL_RCC_OscConfig+0x98>
 8000cd2:	4b7b      	ldr	r3, [pc, #492]	; (8000ec0 <HAL_RCC_OscConfig+0x26c>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	4a7a      	ldr	r2, [pc, #488]	; (8000ec0 <HAL_RCC_OscConfig+0x26c>)
 8000cd8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000cdc:	6013      	str	r3, [r2, #0]
 8000cde:	4b78      	ldr	r3, [pc, #480]	; (8000ec0 <HAL_RCC_OscConfig+0x26c>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	4a77      	ldr	r2, [pc, #476]	; (8000ec0 <HAL_RCC_OscConfig+0x26c>)
 8000ce4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ce8:	6013      	str	r3, [r2, #0]
 8000cea:	e01d      	b.n	8000d28 <HAL_RCC_OscConfig+0xd4>
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	685b      	ldr	r3, [r3, #4]
 8000cf0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000cf4:	d10c      	bne.n	8000d10 <HAL_RCC_OscConfig+0xbc>
 8000cf6:	4b72      	ldr	r3, [pc, #456]	; (8000ec0 <HAL_RCC_OscConfig+0x26c>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	4a71      	ldr	r2, [pc, #452]	; (8000ec0 <HAL_RCC_OscConfig+0x26c>)
 8000cfc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d00:	6013      	str	r3, [r2, #0]
 8000d02:	4b6f      	ldr	r3, [pc, #444]	; (8000ec0 <HAL_RCC_OscConfig+0x26c>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	4a6e      	ldr	r2, [pc, #440]	; (8000ec0 <HAL_RCC_OscConfig+0x26c>)
 8000d08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d0c:	6013      	str	r3, [r2, #0]
 8000d0e:	e00b      	b.n	8000d28 <HAL_RCC_OscConfig+0xd4>
 8000d10:	4b6b      	ldr	r3, [pc, #428]	; (8000ec0 <HAL_RCC_OscConfig+0x26c>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	4a6a      	ldr	r2, [pc, #424]	; (8000ec0 <HAL_RCC_OscConfig+0x26c>)
 8000d16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d1a:	6013      	str	r3, [r2, #0]
 8000d1c:	4b68      	ldr	r3, [pc, #416]	; (8000ec0 <HAL_RCC_OscConfig+0x26c>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	4a67      	ldr	r2, [pc, #412]	; (8000ec0 <HAL_RCC_OscConfig+0x26c>)
 8000d22:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d26:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	685b      	ldr	r3, [r3, #4]
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d013      	beq.n	8000d58 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d30:	f7ff fc5a 	bl	80005e8 <HAL_GetTick>
 8000d34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d36:	e008      	b.n	8000d4a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d38:	f7ff fc56 	bl	80005e8 <HAL_GetTick>
 8000d3c:	4602      	mov	r2, r0
 8000d3e:	693b      	ldr	r3, [r7, #16]
 8000d40:	1ad3      	subs	r3, r2, r3
 8000d42:	2b64      	cmp	r3, #100	; 0x64
 8000d44:	d901      	bls.n	8000d4a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000d46:	2303      	movs	r3, #3
 8000d48:	e200      	b.n	800114c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d4a:	4b5d      	ldr	r3, [pc, #372]	; (8000ec0 <HAL_RCC_OscConfig+0x26c>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d0f0      	beq.n	8000d38 <HAL_RCC_OscConfig+0xe4>
 8000d56:	e014      	b.n	8000d82 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d58:	f7ff fc46 	bl	80005e8 <HAL_GetTick>
 8000d5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d5e:	e008      	b.n	8000d72 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d60:	f7ff fc42 	bl	80005e8 <HAL_GetTick>
 8000d64:	4602      	mov	r2, r0
 8000d66:	693b      	ldr	r3, [r7, #16]
 8000d68:	1ad3      	subs	r3, r2, r3
 8000d6a:	2b64      	cmp	r3, #100	; 0x64
 8000d6c:	d901      	bls.n	8000d72 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000d6e:	2303      	movs	r3, #3
 8000d70:	e1ec      	b.n	800114c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d72:	4b53      	ldr	r3, [pc, #332]	; (8000ec0 <HAL_RCC_OscConfig+0x26c>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d1f0      	bne.n	8000d60 <HAL_RCC_OscConfig+0x10c>
 8000d7e:	e000      	b.n	8000d82 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	f003 0302 	and.w	r3, r3, #2
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d063      	beq.n	8000e56 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000d8e:	4b4c      	ldr	r3, [pc, #304]	; (8000ec0 <HAL_RCC_OscConfig+0x26c>)
 8000d90:	685b      	ldr	r3, [r3, #4]
 8000d92:	f003 030c 	and.w	r3, r3, #12
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d00b      	beq.n	8000db2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000d9a:	4b49      	ldr	r3, [pc, #292]	; (8000ec0 <HAL_RCC_OscConfig+0x26c>)
 8000d9c:	685b      	ldr	r3, [r3, #4]
 8000d9e:	f003 030c 	and.w	r3, r3, #12
 8000da2:	2b08      	cmp	r3, #8
 8000da4:	d11c      	bne.n	8000de0 <HAL_RCC_OscConfig+0x18c>
 8000da6:	4b46      	ldr	r3, [pc, #280]	; (8000ec0 <HAL_RCC_OscConfig+0x26c>)
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d116      	bne.n	8000de0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000db2:	4b43      	ldr	r3, [pc, #268]	; (8000ec0 <HAL_RCC_OscConfig+0x26c>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	f003 0302 	and.w	r3, r3, #2
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d005      	beq.n	8000dca <HAL_RCC_OscConfig+0x176>
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	691b      	ldr	r3, [r3, #16]
 8000dc2:	2b01      	cmp	r3, #1
 8000dc4:	d001      	beq.n	8000dca <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	e1c0      	b.n	800114c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000dca:	4b3d      	ldr	r3, [pc, #244]	; (8000ec0 <HAL_RCC_OscConfig+0x26c>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	695b      	ldr	r3, [r3, #20]
 8000dd6:	00db      	lsls	r3, r3, #3
 8000dd8:	4939      	ldr	r1, [pc, #228]	; (8000ec0 <HAL_RCC_OscConfig+0x26c>)
 8000dda:	4313      	orrs	r3, r2
 8000ddc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000dde:	e03a      	b.n	8000e56 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	691b      	ldr	r3, [r3, #16]
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d020      	beq.n	8000e2a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000de8:	4b36      	ldr	r3, [pc, #216]	; (8000ec4 <HAL_RCC_OscConfig+0x270>)
 8000dea:	2201      	movs	r2, #1
 8000dec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dee:	f7ff fbfb 	bl	80005e8 <HAL_GetTick>
 8000df2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000df4:	e008      	b.n	8000e08 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000df6:	f7ff fbf7 	bl	80005e8 <HAL_GetTick>
 8000dfa:	4602      	mov	r2, r0
 8000dfc:	693b      	ldr	r3, [r7, #16]
 8000dfe:	1ad3      	subs	r3, r2, r3
 8000e00:	2b02      	cmp	r3, #2
 8000e02:	d901      	bls.n	8000e08 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000e04:	2303      	movs	r3, #3
 8000e06:	e1a1      	b.n	800114c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e08:	4b2d      	ldr	r3, [pc, #180]	; (8000ec0 <HAL_RCC_OscConfig+0x26c>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	f003 0302 	and.w	r3, r3, #2
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d0f0      	beq.n	8000df6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e14:	4b2a      	ldr	r3, [pc, #168]	; (8000ec0 <HAL_RCC_OscConfig+0x26c>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	695b      	ldr	r3, [r3, #20]
 8000e20:	00db      	lsls	r3, r3, #3
 8000e22:	4927      	ldr	r1, [pc, #156]	; (8000ec0 <HAL_RCC_OscConfig+0x26c>)
 8000e24:	4313      	orrs	r3, r2
 8000e26:	600b      	str	r3, [r1, #0]
 8000e28:	e015      	b.n	8000e56 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000e2a:	4b26      	ldr	r3, [pc, #152]	; (8000ec4 <HAL_RCC_OscConfig+0x270>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e30:	f7ff fbda 	bl	80005e8 <HAL_GetTick>
 8000e34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e36:	e008      	b.n	8000e4a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e38:	f7ff fbd6 	bl	80005e8 <HAL_GetTick>
 8000e3c:	4602      	mov	r2, r0
 8000e3e:	693b      	ldr	r3, [r7, #16]
 8000e40:	1ad3      	subs	r3, r2, r3
 8000e42:	2b02      	cmp	r3, #2
 8000e44:	d901      	bls.n	8000e4a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000e46:	2303      	movs	r3, #3
 8000e48:	e180      	b.n	800114c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e4a:	4b1d      	ldr	r3, [pc, #116]	; (8000ec0 <HAL_RCC_OscConfig+0x26c>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	f003 0302 	and.w	r3, r3, #2
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d1f0      	bne.n	8000e38 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	f003 0308 	and.w	r3, r3, #8
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d03a      	beq.n	8000ed8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	699b      	ldr	r3, [r3, #24]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d019      	beq.n	8000e9e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e6a:	4b17      	ldr	r3, [pc, #92]	; (8000ec8 <HAL_RCC_OscConfig+0x274>)
 8000e6c:	2201      	movs	r2, #1
 8000e6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e70:	f7ff fbba 	bl	80005e8 <HAL_GetTick>
 8000e74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e76:	e008      	b.n	8000e8a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e78:	f7ff fbb6 	bl	80005e8 <HAL_GetTick>
 8000e7c:	4602      	mov	r2, r0
 8000e7e:	693b      	ldr	r3, [r7, #16]
 8000e80:	1ad3      	subs	r3, r2, r3
 8000e82:	2b02      	cmp	r3, #2
 8000e84:	d901      	bls.n	8000e8a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000e86:	2303      	movs	r3, #3
 8000e88:	e160      	b.n	800114c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e8a:	4b0d      	ldr	r3, [pc, #52]	; (8000ec0 <HAL_RCC_OscConfig+0x26c>)
 8000e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e8e:	f003 0302 	and.w	r3, r3, #2
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d0f0      	beq.n	8000e78 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000e96:	2001      	movs	r0, #1
 8000e98:	f000 fad8 	bl	800144c <RCC_Delay>
 8000e9c:	e01c      	b.n	8000ed8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e9e:	4b0a      	ldr	r3, [pc, #40]	; (8000ec8 <HAL_RCC_OscConfig+0x274>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ea4:	f7ff fba0 	bl	80005e8 <HAL_GetTick>
 8000ea8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000eaa:	e00f      	b.n	8000ecc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000eac:	f7ff fb9c 	bl	80005e8 <HAL_GetTick>
 8000eb0:	4602      	mov	r2, r0
 8000eb2:	693b      	ldr	r3, [r7, #16]
 8000eb4:	1ad3      	subs	r3, r2, r3
 8000eb6:	2b02      	cmp	r3, #2
 8000eb8:	d908      	bls.n	8000ecc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000eba:	2303      	movs	r3, #3
 8000ebc:	e146      	b.n	800114c <HAL_RCC_OscConfig+0x4f8>
 8000ebe:	bf00      	nop
 8000ec0:	40021000 	.word	0x40021000
 8000ec4:	42420000 	.word	0x42420000
 8000ec8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ecc:	4b92      	ldr	r3, [pc, #584]	; (8001118 <HAL_RCC_OscConfig+0x4c4>)
 8000ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ed0:	f003 0302 	and.w	r3, r3, #2
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d1e9      	bne.n	8000eac <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	f003 0304 	and.w	r3, r3, #4
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	f000 80a6 	beq.w	8001032 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000eea:	4b8b      	ldr	r3, [pc, #556]	; (8001118 <HAL_RCC_OscConfig+0x4c4>)
 8000eec:	69db      	ldr	r3, [r3, #28]
 8000eee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d10d      	bne.n	8000f12 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ef6:	4b88      	ldr	r3, [pc, #544]	; (8001118 <HAL_RCC_OscConfig+0x4c4>)
 8000ef8:	69db      	ldr	r3, [r3, #28]
 8000efa:	4a87      	ldr	r2, [pc, #540]	; (8001118 <HAL_RCC_OscConfig+0x4c4>)
 8000efc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f00:	61d3      	str	r3, [r2, #28]
 8000f02:	4b85      	ldr	r3, [pc, #532]	; (8001118 <HAL_RCC_OscConfig+0x4c4>)
 8000f04:	69db      	ldr	r3, [r3, #28]
 8000f06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f0a:	60bb      	str	r3, [r7, #8]
 8000f0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000f0e:	2301      	movs	r3, #1
 8000f10:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f12:	4b82      	ldr	r3, [pc, #520]	; (800111c <HAL_RCC_OscConfig+0x4c8>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d118      	bne.n	8000f50 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f1e:	4b7f      	ldr	r3, [pc, #508]	; (800111c <HAL_RCC_OscConfig+0x4c8>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	4a7e      	ldr	r2, [pc, #504]	; (800111c <HAL_RCC_OscConfig+0x4c8>)
 8000f24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000f2a:	f7ff fb5d 	bl	80005e8 <HAL_GetTick>
 8000f2e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f30:	e008      	b.n	8000f44 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f32:	f7ff fb59 	bl	80005e8 <HAL_GetTick>
 8000f36:	4602      	mov	r2, r0
 8000f38:	693b      	ldr	r3, [r7, #16]
 8000f3a:	1ad3      	subs	r3, r2, r3
 8000f3c:	2b64      	cmp	r3, #100	; 0x64
 8000f3e:	d901      	bls.n	8000f44 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000f40:	2303      	movs	r3, #3
 8000f42:	e103      	b.n	800114c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f44:	4b75      	ldr	r3, [pc, #468]	; (800111c <HAL_RCC_OscConfig+0x4c8>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d0f0      	beq.n	8000f32 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	68db      	ldr	r3, [r3, #12]
 8000f54:	2b01      	cmp	r3, #1
 8000f56:	d106      	bne.n	8000f66 <HAL_RCC_OscConfig+0x312>
 8000f58:	4b6f      	ldr	r3, [pc, #444]	; (8001118 <HAL_RCC_OscConfig+0x4c4>)
 8000f5a:	6a1b      	ldr	r3, [r3, #32]
 8000f5c:	4a6e      	ldr	r2, [pc, #440]	; (8001118 <HAL_RCC_OscConfig+0x4c4>)
 8000f5e:	f043 0301 	orr.w	r3, r3, #1
 8000f62:	6213      	str	r3, [r2, #32]
 8000f64:	e02d      	b.n	8000fc2 <HAL_RCC_OscConfig+0x36e>
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	68db      	ldr	r3, [r3, #12]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d10c      	bne.n	8000f88 <HAL_RCC_OscConfig+0x334>
 8000f6e:	4b6a      	ldr	r3, [pc, #424]	; (8001118 <HAL_RCC_OscConfig+0x4c4>)
 8000f70:	6a1b      	ldr	r3, [r3, #32]
 8000f72:	4a69      	ldr	r2, [pc, #420]	; (8001118 <HAL_RCC_OscConfig+0x4c4>)
 8000f74:	f023 0301 	bic.w	r3, r3, #1
 8000f78:	6213      	str	r3, [r2, #32]
 8000f7a:	4b67      	ldr	r3, [pc, #412]	; (8001118 <HAL_RCC_OscConfig+0x4c4>)
 8000f7c:	6a1b      	ldr	r3, [r3, #32]
 8000f7e:	4a66      	ldr	r2, [pc, #408]	; (8001118 <HAL_RCC_OscConfig+0x4c4>)
 8000f80:	f023 0304 	bic.w	r3, r3, #4
 8000f84:	6213      	str	r3, [r2, #32]
 8000f86:	e01c      	b.n	8000fc2 <HAL_RCC_OscConfig+0x36e>
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	68db      	ldr	r3, [r3, #12]
 8000f8c:	2b05      	cmp	r3, #5
 8000f8e:	d10c      	bne.n	8000faa <HAL_RCC_OscConfig+0x356>
 8000f90:	4b61      	ldr	r3, [pc, #388]	; (8001118 <HAL_RCC_OscConfig+0x4c4>)
 8000f92:	6a1b      	ldr	r3, [r3, #32]
 8000f94:	4a60      	ldr	r2, [pc, #384]	; (8001118 <HAL_RCC_OscConfig+0x4c4>)
 8000f96:	f043 0304 	orr.w	r3, r3, #4
 8000f9a:	6213      	str	r3, [r2, #32]
 8000f9c:	4b5e      	ldr	r3, [pc, #376]	; (8001118 <HAL_RCC_OscConfig+0x4c4>)
 8000f9e:	6a1b      	ldr	r3, [r3, #32]
 8000fa0:	4a5d      	ldr	r2, [pc, #372]	; (8001118 <HAL_RCC_OscConfig+0x4c4>)
 8000fa2:	f043 0301 	orr.w	r3, r3, #1
 8000fa6:	6213      	str	r3, [r2, #32]
 8000fa8:	e00b      	b.n	8000fc2 <HAL_RCC_OscConfig+0x36e>
 8000faa:	4b5b      	ldr	r3, [pc, #364]	; (8001118 <HAL_RCC_OscConfig+0x4c4>)
 8000fac:	6a1b      	ldr	r3, [r3, #32]
 8000fae:	4a5a      	ldr	r2, [pc, #360]	; (8001118 <HAL_RCC_OscConfig+0x4c4>)
 8000fb0:	f023 0301 	bic.w	r3, r3, #1
 8000fb4:	6213      	str	r3, [r2, #32]
 8000fb6:	4b58      	ldr	r3, [pc, #352]	; (8001118 <HAL_RCC_OscConfig+0x4c4>)
 8000fb8:	6a1b      	ldr	r3, [r3, #32]
 8000fba:	4a57      	ldr	r2, [pc, #348]	; (8001118 <HAL_RCC_OscConfig+0x4c4>)
 8000fbc:	f023 0304 	bic.w	r3, r3, #4
 8000fc0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	68db      	ldr	r3, [r3, #12]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d015      	beq.n	8000ff6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fca:	f7ff fb0d 	bl	80005e8 <HAL_GetTick>
 8000fce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000fd0:	e00a      	b.n	8000fe8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000fd2:	f7ff fb09 	bl	80005e8 <HAL_GetTick>
 8000fd6:	4602      	mov	r2, r0
 8000fd8:	693b      	ldr	r3, [r7, #16]
 8000fda:	1ad3      	subs	r3, r2, r3
 8000fdc:	f241 3288 	movw	r2, #5000	; 0x1388
 8000fe0:	4293      	cmp	r3, r2
 8000fe2:	d901      	bls.n	8000fe8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000fe4:	2303      	movs	r3, #3
 8000fe6:	e0b1      	b.n	800114c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000fe8:	4b4b      	ldr	r3, [pc, #300]	; (8001118 <HAL_RCC_OscConfig+0x4c4>)
 8000fea:	6a1b      	ldr	r3, [r3, #32]
 8000fec:	f003 0302 	and.w	r3, r3, #2
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d0ee      	beq.n	8000fd2 <HAL_RCC_OscConfig+0x37e>
 8000ff4:	e014      	b.n	8001020 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ff6:	f7ff faf7 	bl	80005e8 <HAL_GetTick>
 8000ffa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ffc:	e00a      	b.n	8001014 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000ffe:	f7ff faf3 	bl	80005e8 <HAL_GetTick>
 8001002:	4602      	mov	r2, r0
 8001004:	693b      	ldr	r3, [r7, #16]
 8001006:	1ad3      	subs	r3, r2, r3
 8001008:	f241 3288 	movw	r2, #5000	; 0x1388
 800100c:	4293      	cmp	r3, r2
 800100e:	d901      	bls.n	8001014 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001010:	2303      	movs	r3, #3
 8001012:	e09b      	b.n	800114c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001014:	4b40      	ldr	r3, [pc, #256]	; (8001118 <HAL_RCC_OscConfig+0x4c4>)
 8001016:	6a1b      	ldr	r3, [r3, #32]
 8001018:	f003 0302 	and.w	r3, r3, #2
 800101c:	2b00      	cmp	r3, #0
 800101e:	d1ee      	bne.n	8000ffe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001020:	7dfb      	ldrb	r3, [r7, #23]
 8001022:	2b01      	cmp	r3, #1
 8001024:	d105      	bne.n	8001032 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001026:	4b3c      	ldr	r3, [pc, #240]	; (8001118 <HAL_RCC_OscConfig+0x4c4>)
 8001028:	69db      	ldr	r3, [r3, #28]
 800102a:	4a3b      	ldr	r2, [pc, #236]	; (8001118 <HAL_RCC_OscConfig+0x4c4>)
 800102c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001030:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	69db      	ldr	r3, [r3, #28]
 8001036:	2b00      	cmp	r3, #0
 8001038:	f000 8087 	beq.w	800114a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800103c:	4b36      	ldr	r3, [pc, #216]	; (8001118 <HAL_RCC_OscConfig+0x4c4>)
 800103e:	685b      	ldr	r3, [r3, #4]
 8001040:	f003 030c 	and.w	r3, r3, #12
 8001044:	2b08      	cmp	r3, #8
 8001046:	d061      	beq.n	800110c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	69db      	ldr	r3, [r3, #28]
 800104c:	2b02      	cmp	r3, #2
 800104e:	d146      	bne.n	80010de <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001050:	4b33      	ldr	r3, [pc, #204]	; (8001120 <HAL_RCC_OscConfig+0x4cc>)
 8001052:	2200      	movs	r2, #0
 8001054:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001056:	f7ff fac7 	bl	80005e8 <HAL_GetTick>
 800105a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800105c:	e008      	b.n	8001070 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800105e:	f7ff fac3 	bl	80005e8 <HAL_GetTick>
 8001062:	4602      	mov	r2, r0
 8001064:	693b      	ldr	r3, [r7, #16]
 8001066:	1ad3      	subs	r3, r2, r3
 8001068:	2b02      	cmp	r3, #2
 800106a:	d901      	bls.n	8001070 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800106c:	2303      	movs	r3, #3
 800106e:	e06d      	b.n	800114c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001070:	4b29      	ldr	r3, [pc, #164]	; (8001118 <HAL_RCC_OscConfig+0x4c4>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001078:	2b00      	cmp	r3, #0
 800107a:	d1f0      	bne.n	800105e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	6a1b      	ldr	r3, [r3, #32]
 8001080:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001084:	d108      	bne.n	8001098 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001086:	4b24      	ldr	r3, [pc, #144]	; (8001118 <HAL_RCC_OscConfig+0x4c4>)
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	689b      	ldr	r3, [r3, #8]
 8001092:	4921      	ldr	r1, [pc, #132]	; (8001118 <HAL_RCC_OscConfig+0x4c4>)
 8001094:	4313      	orrs	r3, r2
 8001096:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001098:	4b1f      	ldr	r3, [pc, #124]	; (8001118 <HAL_RCC_OscConfig+0x4c4>)
 800109a:	685b      	ldr	r3, [r3, #4]
 800109c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	6a19      	ldr	r1, [r3, #32]
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010a8:	430b      	orrs	r3, r1
 80010aa:	491b      	ldr	r1, [pc, #108]	; (8001118 <HAL_RCC_OscConfig+0x4c4>)
 80010ac:	4313      	orrs	r3, r2
 80010ae:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80010b0:	4b1b      	ldr	r3, [pc, #108]	; (8001120 <HAL_RCC_OscConfig+0x4cc>)
 80010b2:	2201      	movs	r2, #1
 80010b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010b6:	f7ff fa97 	bl	80005e8 <HAL_GetTick>
 80010ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80010bc:	e008      	b.n	80010d0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010be:	f7ff fa93 	bl	80005e8 <HAL_GetTick>
 80010c2:	4602      	mov	r2, r0
 80010c4:	693b      	ldr	r3, [r7, #16]
 80010c6:	1ad3      	subs	r3, r2, r3
 80010c8:	2b02      	cmp	r3, #2
 80010ca:	d901      	bls.n	80010d0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80010cc:	2303      	movs	r3, #3
 80010ce:	e03d      	b.n	800114c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80010d0:	4b11      	ldr	r3, [pc, #68]	; (8001118 <HAL_RCC_OscConfig+0x4c4>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d0f0      	beq.n	80010be <HAL_RCC_OscConfig+0x46a>
 80010dc:	e035      	b.n	800114a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010de:	4b10      	ldr	r3, [pc, #64]	; (8001120 <HAL_RCC_OscConfig+0x4cc>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010e4:	f7ff fa80 	bl	80005e8 <HAL_GetTick>
 80010e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010ea:	e008      	b.n	80010fe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010ec:	f7ff fa7c 	bl	80005e8 <HAL_GetTick>
 80010f0:	4602      	mov	r2, r0
 80010f2:	693b      	ldr	r3, [r7, #16]
 80010f4:	1ad3      	subs	r3, r2, r3
 80010f6:	2b02      	cmp	r3, #2
 80010f8:	d901      	bls.n	80010fe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80010fa:	2303      	movs	r3, #3
 80010fc:	e026      	b.n	800114c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010fe:	4b06      	ldr	r3, [pc, #24]	; (8001118 <HAL_RCC_OscConfig+0x4c4>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001106:	2b00      	cmp	r3, #0
 8001108:	d1f0      	bne.n	80010ec <HAL_RCC_OscConfig+0x498>
 800110a:	e01e      	b.n	800114a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	69db      	ldr	r3, [r3, #28]
 8001110:	2b01      	cmp	r3, #1
 8001112:	d107      	bne.n	8001124 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001114:	2301      	movs	r3, #1
 8001116:	e019      	b.n	800114c <HAL_RCC_OscConfig+0x4f8>
 8001118:	40021000 	.word	0x40021000
 800111c:	40007000 	.word	0x40007000
 8001120:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001124:	4b0b      	ldr	r3, [pc, #44]	; (8001154 <HAL_RCC_OscConfig+0x500>)
 8001126:	685b      	ldr	r3, [r3, #4]
 8001128:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	6a1b      	ldr	r3, [r3, #32]
 8001134:	429a      	cmp	r2, r3
 8001136:	d106      	bne.n	8001146 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001142:	429a      	cmp	r2, r3
 8001144:	d001      	beq.n	800114a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001146:	2301      	movs	r3, #1
 8001148:	e000      	b.n	800114c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800114a:	2300      	movs	r3, #0
}
 800114c:	4618      	mov	r0, r3
 800114e:	3718      	adds	r7, #24
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	40021000 	.word	0x40021000

08001158 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b084      	sub	sp, #16
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
 8001160:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	2b00      	cmp	r3, #0
 8001166:	d101      	bne.n	800116c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001168:	2301      	movs	r3, #1
 800116a:	e0d0      	b.n	800130e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800116c:	4b6a      	ldr	r3, [pc, #424]	; (8001318 <HAL_RCC_ClockConfig+0x1c0>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	f003 0307 	and.w	r3, r3, #7
 8001174:	683a      	ldr	r2, [r7, #0]
 8001176:	429a      	cmp	r2, r3
 8001178:	d910      	bls.n	800119c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800117a:	4b67      	ldr	r3, [pc, #412]	; (8001318 <HAL_RCC_ClockConfig+0x1c0>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f023 0207 	bic.w	r2, r3, #7
 8001182:	4965      	ldr	r1, [pc, #404]	; (8001318 <HAL_RCC_ClockConfig+0x1c0>)
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	4313      	orrs	r3, r2
 8001188:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800118a:	4b63      	ldr	r3, [pc, #396]	; (8001318 <HAL_RCC_ClockConfig+0x1c0>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f003 0307 	and.w	r3, r3, #7
 8001192:	683a      	ldr	r2, [r7, #0]
 8001194:	429a      	cmp	r2, r3
 8001196:	d001      	beq.n	800119c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001198:	2301      	movs	r3, #1
 800119a:	e0b8      	b.n	800130e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f003 0302 	and.w	r3, r3, #2
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d020      	beq.n	80011ea <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f003 0304 	and.w	r3, r3, #4
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d005      	beq.n	80011c0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80011b4:	4b59      	ldr	r3, [pc, #356]	; (800131c <HAL_RCC_ClockConfig+0x1c4>)
 80011b6:	685b      	ldr	r3, [r3, #4]
 80011b8:	4a58      	ldr	r2, [pc, #352]	; (800131c <HAL_RCC_ClockConfig+0x1c4>)
 80011ba:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80011be:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f003 0308 	and.w	r3, r3, #8
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d005      	beq.n	80011d8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80011cc:	4b53      	ldr	r3, [pc, #332]	; (800131c <HAL_RCC_ClockConfig+0x1c4>)
 80011ce:	685b      	ldr	r3, [r3, #4]
 80011d0:	4a52      	ldr	r2, [pc, #328]	; (800131c <HAL_RCC_ClockConfig+0x1c4>)
 80011d2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80011d6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80011d8:	4b50      	ldr	r3, [pc, #320]	; (800131c <HAL_RCC_ClockConfig+0x1c4>)
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	689b      	ldr	r3, [r3, #8]
 80011e4:	494d      	ldr	r1, [pc, #308]	; (800131c <HAL_RCC_ClockConfig+0x1c4>)
 80011e6:	4313      	orrs	r3, r2
 80011e8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f003 0301 	and.w	r3, r3, #1
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d040      	beq.n	8001278 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	685b      	ldr	r3, [r3, #4]
 80011fa:	2b01      	cmp	r3, #1
 80011fc:	d107      	bne.n	800120e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011fe:	4b47      	ldr	r3, [pc, #284]	; (800131c <HAL_RCC_ClockConfig+0x1c4>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001206:	2b00      	cmp	r3, #0
 8001208:	d115      	bne.n	8001236 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800120a:	2301      	movs	r3, #1
 800120c:	e07f      	b.n	800130e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	2b02      	cmp	r3, #2
 8001214:	d107      	bne.n	8001226 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001216:	4b41      	ldr	r3, [pc, #260]	; (800131c <HAL_RCC_ClockConfig+0x1c4>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800121e:	2b00      	cmp	r3, #0
 8001220:	d109      	bne.n	8001236 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001222:	2301      	movs	r3, #1
 8001224:	e073      	b.n	800130e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001226:	4b3d      	ldr	r3, [pc, #244]	; (800131c <HAL_RCC_ClockConfig+0x1c4>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f003 0302 	and.w	r3, r3, #2
 800122e:	2b00      	cmp	r3, #0
 8001230:	d101      	bne.n	8001236 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001232:	2301      	movs	r3, #1
 8001234:	e06b      	b.n	800130e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001236:	4b39      	ldr	r3, [pc, #228]	; (800131c <HAL_RCC_ClockConfig+0x1c4>)
 8001238:	685b      	ldr	r3, [r3, #4]
 800123a:	f023 0203 	bic.w	r2, r3, #3
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	4936      	ldr	r1, [pc, #216]	; (800131c <HAL_RCC_ClockConfig+0x1c4>)
 8001244:	4313      	orrs	r3, r2
 8001246:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001248:	f7ff f9ce 	bl	80005e8 <HAL_GetTick>
 800124c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800124e:	e00a      	b.n	8001266 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001250:	f7ff f9ca 	bl	80005e8 <HAL_GetTick>
 8001254:	4602      	mov	r2, r0
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	1ad3      	subs	r3, r2, r3
 800125a:	f241 3288 	movw	r2, #5000	; 0x1388
 800125e:	4293      	cmp	r3, r2
 8001260:	d901      	bls.n	8001266 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001262:	2303      	movs	r3, #3
 8001264:	e053      	b.n	800130e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001266:	4b2d      	ldr	r3, [pc, #180]	; (800131c <HAL_RCC_ClockConfig+0x1c4>)
 8001268:	685b      	ldr	r3, [r3, #4]
 800126a:	f003 020c 	and.w	r2, r3, #12
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	685b      	ldr	r3, [r3, #4]
 8001272:	009b      	lsls	r3, r3, #2
 8001274:	429a      	cmp	r2, r3
 8001276:	d1eb      	bne.n	8001250 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001278:	4b27      	ldr	r3, [pc, #156]	; (8001318 <HAL_RCC_ClockConfig+0x1c0>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f003 0307 	and.w	r3, r3, #7
 8001280:	683a      	ldr	r2, [r7, #0]
 8001282:	429a      	cmp	r2, r3
 8001284:	d210      	bcs.n	80012a8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001286:	4b24      	ldr	r3, [pc, #144]	; (8001318 <HAL_RCC_ClockConfig+0x1c0>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f023 0207 	bic.w	r2, r3, #7
 800128e:	4922      	ldr	r1, [pc, #136]	; (8001318 <HAL_RCC_ClockConfig+0x1c0>)
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	4313      	orrs	r3, r2
 8001294:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001296:	4b20      	ldr	r3, [pc, #128]	; (8001318 <HAL_RCC_ClockConfig+0x1c0>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f003 0307 	and.w	r3, r3, #7
 800129e:	683a      	ldr	r2, [r7, #0]
 80012a0:	429a      	cmp	r2, r3
 80012a2:	d001      	beq.n	80012a8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80012a4:	2301      	movs	r3, #1
 80012a6:	e032      	b.n	800130e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f003 0304 	and.w	r3, r3, #4
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d008      	beq.n	80012c6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80012b4:	4b19      	ldr	r3, [pc, #100]	; (800131c <HAL_RCC_ClockConfig+0x1c4>)
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	68db      	ldr	r3, [r3, #12]
 80012c0:	4916      	ldr	r1, [pc, #88]	; (800131c <HAL_RCC_ClockConfig+0x1c4>)
 80012c2:	4313      	orrs	r3, r2
 80012c4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f003 0308 	and.w	r3, r3, #8
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d009      	beq.n	80012e6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80012d2:	4b12      	ldr	r3, [pc, #72]	; (800131c <HAL_RCC_ClockConfig+0x1c4>)
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	691b      	ldr	r3, [r3, #16]
 80012de:	00db      	lsls	r3, r3, #3
 80012e0:	490e      	ldr	r1, [pc, #56]	; (800131c <HAL_RCC_ClockConfig+0x1c4>)
 80012e2:	4313      	orrs	r3, r2
 80012e4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80012e6:	f000 f821 	bl	800132c <HAL_RCC_GetSysClockFreq>
 80012ea:	4602      	mov	r2, r0
 80012ec:	4b0b      	ldr	r3, [pc, #44]	; (800131c <HAL_RCC_ClockConfig+0x1c4>)
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	091b      	lsrs	r3, r3, #4
 80012f2:	f003 030f 	and.w	r3, r3, #15
 80012f6:	490a      	ldr	r1, [pc, #40]	; (8001320 <HAL_RCC_ClockConfig+0x1c8>)
 80012f8:	5ccb      	ldrb	r3, [r1, r3]
 80012fa:	fa22 f303 	lsr.w	r3, r2, r3
 80012fe:	4a09      	ldr	r2, [pc, #36]	; (8001324 <HAL_RCC_ClockConfig+0x1cc>)
 8001300:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001302:	4b09      	ldr	r3, [pc, #36]	; (8001328 <HAL_RCC_ClockConfig+0x1d0>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	4618      	mov	r0, r3
 8001308:	f7ff f92c 	bl	8000564 <HAL_InitTick>

  return HAL_OK;
 800130c:	2300      	movs	r3, #0
}
 800130e:	4618      	mov	r0, r3
 8001310:	3710      	adds	r7, #16
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	40022000 	.word	0x40022000
 800131c:	40021000 	.word	0x40021000
 8001320:	080023b8 	.word	0x080023b8
 8001324:	20000000 	.word	0x20000000
 8001328:	20000004 	.word	0x20000004

0800132c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800132c:	b490      	push	{r4, r7}
 800132e:	b08a      	sub	sp, #40	; 0x28
 8001330:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001332:	4b29      	ldr	r3, [pc, #164]	; (80013d8 <HAL_RCC_GetSysClockFreq+0xac>)
 8001334:	1d3c      	adds	r4, r7, #4
 8001336:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001338:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800133c:	f240 2301 	movw	r3, #513	; 0x201
 8001340:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001342:	2300      	movs	r3, #0
 8001344:	61fb      	str	r3, [r7, #28]
 8001346:	2300      	movs	r3, #0
 8001348:	61bb      	str	r3, [r7, #24]
 800134a:	2300      	movs	r3, #0
 800134c:	627b      	str	r3, [r7, #36]	; 0x24
 800134e:	2300      	movs	r3, #0
 8001350:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001352:	2300      	movs	r3, #0
 8001354:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001356:	4b21      	ldr	r3, [pc, #132]	; (80013dc <HAL_RCC_GetSysClockFreq+0xb0>)
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800135c:	69fb      	ldr	r3, [r7, #28]
 800135e:	f003 030c 	and.w	r3, r3, #12
 8001362:	2b04      	cmp	r3, #4
 8001364:	d002      	beq.n	800136c <HAL_RCC_GetSysClockFreq+0x40>
 8001366:	2b08      	cmp	r3, #8
 8001368:	d003      	beq.n	8001372 <HAL_RCC_GetSysClockFreq+0x46>
 800136a:	e02b      	b.n	80013c4 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800136c:	4b1c      	ldr	r3, [pc, #112]	; (80013e0 <HAL_RCC_GetSysClockFreq+0xb4>)
 800136e:	623b      	str	r3, [r7, #32]
      break;
 8001370:	e02b      	b.n	80013ca <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001372:	69fb      	ldr	r3, [r7, #28]
 8001374:	0c9b      	lsrs	r3, r3, #18
 8001376:	f003 030f 	and.w	r3, r3, #15
 800137a:	3328      	adds	r3, #40	; 0x28
 800137c:	443b      	add	r3, r7
 800137e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001382:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001384:	69fb      	ldr	r3, [r7, #28]
 8001386:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800138a:	2b00      	cmp	r3, #0
 800138c:	d012      	beq.n	80013b4 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800138e:	4b13      	ldr	r3, [pc, #76]	; (80013dc <HAL_RCC_GetSysClockFreq+0xb0>)
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	0c5b      	lsrs	r3, r3, #17
 8001394:	f003 0301 	and.w	r3, r3, #1
 8001398:	3328      	adds	r3, #40	; 0x28
 800139a:	443b      	add	r3, r7
 800139c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80013a0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80013a2:	697b      	ldr	r3, [r7, #20]
 80013a4:	4a0e      	ldr	r2, [pc, #56]	; (80013e0 <HAL_RCC_GetSysClockFreq+0xb4>)
 80013a6:	fb03 f202 	mul.w	r2, r3, r2
 80013aa:	69bb      	ldr	r3, [r7, #24]
 80013ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80013b0:	627b      	str	r3, [r7, #36]	; 0x24
 80013b2:	e004      	b.n	80013be <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80013b4:	697b      	ldr	r3, [r7, #20]
 80013b6:	4a0b      	ldr	r2, [pc, #44]	; (80013e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80013b8:	fb02 f303 	mul.w	r3, r2, r3
 80013bc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80013be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013c0:	623b      	str	r3, [r7, #32]
      break;
 80013c2:	e002      	b.n	80013ca <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80013c4:	4b06      	ldr	r3, [pc, #24]	; (80013e0 <HAL_RCC_GetSysClockFreq+0xb4>)
 80013c6:	623b      	str	r3, [r7, #32]
      break;
 80013c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80013ca:	6a3b      	ldr	r3, [r7, #32]
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	3728      	adds	r7, #40	; 0x28
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bc90      	pop	{r4, r7}
 80013d4:	4770      	bx	lr
 80013d6:	bf00      	nop
 80013d8:	0800239c 	.word	0x0800239c
 80013dc:	40021000 	.word	0x40021000
 80013e0:	007a1200 	.word	0x007a1200
 80013e4:	003d0900 	.word	0x003d0900

080013e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80013ec:	4b02      	ldr	r3, [pc, #8]	; (80013f8 <HAL_RCC_GetHCLKFreq+0x10>)
 80013ee:	681b      	ldr	r3, [r3, #0]
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bc80      	pop	{r7}
 80013f6:	4770      	bx	lr
 80013f8:	20000000 	.word	0x20000000

080013fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001400:	f7ff fff2 	bl	80013e8 <HAL_RCC_GetHCLKFreq>
 8001404:	4602      	mov	r2, r0
 8001406:	4b05      	ldr	r3, [pc, #20]	; (800141c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	0a1b      	lsrs	r3, r3, #8
 800140c:	f003 0307 	and.w	r3, r3, #7
 8001410:	4903      	ldr	r1, [pc, #12]	; (8001420 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001412:	5ccb      	ldrb	r3, [r1, r3]
 8001414:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001418:	4618      	mov	r0, r3
 800141a:	bd80      	pop	{r7, pc}
 800141c:	40021000 	.word	0x40021000
 8001420:	080023c8 	.word	0x080023c8

08001424 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001428:	f7ff ffde 	bl	80013e8 <HAL_RCC_GetHCLKFreq>
 800142c:	4602      	mov	r2, r0
 800142e:	4b05      	ldr	r3, [pc, #20]	; (8001444 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	0adb      	lsrs	r3, r3, #11
 8001434:	f003 0307 	and.w	r3, r3, #7
 8001438:	4903      	ldr	r1, [pc, #12]	; (8001448 <HAL_RCC_GetPCLK2Freq+0x24>)
 800143a:	5ccb      	ldrb	r3, [r1, r3]
 800143c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001440:	4618      	mov	r0, r3
 8001442:	bd80      	pop	{r7, pc}
 8001444:	40021000 	.word	0x40021000
 8001448:	080023c8 	.word	0x080023c8

0800144c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800144c:	b480      	push	{r7}
 800144e:	b085      	sub	sp, #20
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001454:	4b0a      	ldr	r3, [pc, #40]	; (8001480 <RCC_Delay+0x34>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a0a      	ldr	r2, [pc, #40]	; (8001484 <RCC_Delay+0x38>)
 800145a:	fba2 2303 	umull	r2, r3, r2, r3
 800145e:	0a5b      	lsrs	r3, r3, #9
 8001460:	687a      	ldr	r2, [r7, #4]
 8001462:	fb02 f303 	mul.w	r3, r2, r3
 8001466:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001468:	bf00      	nop
  }
  while (Delay --);
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	1e5a      	subs	r2, r3, #1
 800146e:	60fa      	str	r2, [r7, #12]
 8001470:	2b00      	cmp	r3, #0
 8001472:	d1f9      	bne.n	8001468 <RCC_Delay+0x1c>
}
 8001474:	bf00      	nop
 8001476:	bf00      	nop
 8001478:	3714      	adds	r7, #20
 800147a:	46bd      	mov	sp, r7
 800147c:	bc80      	pop	{r7}
 800147e:	4770      	bx	lr
 8001480:	20000000 	.word	0x20000000
 8001484:	10624dd3 	.word	0x10624dd3

08001488 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b082      	sub	sp, #8
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d101      	bne.n	800149a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001496:	2301      	movs	r3, #1
 8001498:	e03f      	b.n	800151a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80014a0:	b2db      	uxtb	r3, r3
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d106      	bne.n	80014b4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	2200      	movs	r2, #0
 80014aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80014ae:	6878      	ldr	r0, [r7, #4]
 80014b0:	f7fe ff5e 	bl	8000370 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	2224      	movs	r2, #36	; 0x24
 80014b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	68da      	ldr	r2, [r3, #12]
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80014ca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80014cc:	6878      	ldr	r0, [r7, #4]
 80014ce:	f000 f829 	bl	8001524 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	691a      	ldr	r2, [r3, #16]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80014e0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	695a      	ldr	r2, [r3, #20]
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80014f0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	68da      	ldr	r2, [r3, #12]
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001500:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	2200      	movs	r2, #0
 8001506:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	2220      	movs	r2, #32
 800150c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	2220      	movs	r2, #32
 8001514:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001518:	2300      	movs	r3, #0
}
 800151a:	4618      	mov	r0, r3
 800151c:	3708      	adds	r7, #8
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
	...

08001524 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b084      	sub	sp, #16
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	691b      	ldr	r3, [r3, #16]
 8001532:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	68da      	ldr	r2, [r3, #12]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	430a      	orrs	r2, r1
 8001540:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	689a      	ldr	r2, [r3, #8]
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	691b      	ldr	r3, [r3, #16]
 800154a:	431a      	orrs	r2, r3
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	695b      	ldr	r3, [r3, #20]
 8001550:	4313      	orrs	r3, r2
 8001552:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	68db      	ldr	r3, [r3, #12]
 800155a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800155e:	f023 030c 	bic.w	r3, r3, #12
 8001562:	687a      	ldr	r2, [r7, #4]
 8001564:	6812      	ldr	r2, [r2, #0]
 8001566:	68b9      	ldr	r1, [r7, #8]
 8001568:	430b      	orrs	r3, r1
 800156a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	695b      	ldr	r3, [r3, #20]
 8001572:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	699a      	ldr	r2, [r3, #24]
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	430a      	orrs	r2, r1
 8001580:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	4a2c      	ldr	r2, [pc, #176]	; (8001638 <UART_SetConfig+0x114>)
 8001588:	4293      	cmp	r3, r2
 800158a:	d103      	bne.n	8001594 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800158c:	f7ff ff4a 	bl	8001424 <HAL_RCC_GetPCLK2Freq>
 8001590:	60f8      	str	r0, [r7, #12]
 8001592:	e002      	b.n	800159a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001594:	f7ff ff32 	bl	80013fc <HAL_RCC_GetPCLK1Freq>
 8001598:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800159a:	68fa      	ldr	r2, [r7, #12]
 800159c:	4613      	mov	r3, r2
 800159e:	009b      	lsls	r3, r3, #2
 80015a0:	4413      	add	r3, r2
 80015a2:	009a      	lsls	r2, r3, #2
 80015a4:	441a      	add	r2, r3
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	685b      	ldr	r3, [r3, #4]
 80015aa:	009b      	lsls	r3, r3, #2
 80015ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80015b0:	4a22      	ldr	r2, [pc, #136]	; (800163c <UART_SetConfig+0x118>)
 80015b2:	fba2 2303 	umull	r2, r3, r2, r3
 80015b6:	095b      	lsrs	r3, r3, #5
 80015b8:	0119      	lsls	r1, r3, #4
 80015ba:	68fa      	ldr	r2, [r7, #12]
 80015bc:	4613      	mov	r3, r2
 80015be:	009b      	lsls	r3, r3, #2
 80015c0:	4413      	add	r3, r2
 80015c2:	009a      	lsls	r2, r3, #2
 80015c4:	441a      	add	r2, r3
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	009b      	lsls	r3, r3, #2
 80015cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80015d0:	4b1a      	ldr	r3, [pc, #104]	; (800163c <UART_SetConfig+0x118>)
 80015d2:	fba3 0302 	umull	r0, r3, r3, r2
 80015d6:	095b      	lsrs	r3, r3, #5
 80015d8:	2064      	movs	r0, #100	; 0x64
 80015da:	fb00 f303 	mul.w	r3, r0, r3
 80015de:	1ad3      	subs	r3, r2, r3
 80015e0:	011b      	lsls	r3, r3, #4
 80015e2:	3332      	adds	r3, #50	; 0x32
 80015e4:	4a15      	ldr	r2, [pc, #84]	; (800163c <UART_SetConfig+0x118>)
 80015e6:	fba2 2303 	umull	r2, r3, r2, r3
 80015ea:	095b      	lsrs	r3, r3, #5
 80015ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80015f0:	4419      	add	r1, r3
 80015f2:	68fa      	ldr	r2, [r7, #12]
 80015f4:	4613      	mov	r3, r2
 80015f6:	009b      	lsls	r3, r3, #2
 80015f8:	4413      	add	r3, r2
 80015fa:	009a      	lsls	r2, r3, #2
 80015fc:	441a      	add	r2, r3
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	009b      	lsls	r3, r3, #2
 8001604:	fbb2 f2f3 	udiv	r2, r2, r3
 8001608:	4b0c      	ldr	r3, [pc, #48]	; (800163c <UART_SetConfig+0x118>)
 800160a:	fba3 0302 	umull	r0, r3, r3, r2
 800160e:	095b      	lsrs	r3, r3, #5
 8001610:	2064      	movs	r0, #100	; 0x64
 8001612:	fb00 f303 	mul.w	r3, r0, r3
 8001616:	1ad3      	subs	r3, r2, r3
 8001618:	011b      	lsls	r3, r3, #4
 800161a:	3332      	adds	r3, #50	; 0x32
 800161c:	4a07      	ldr	r2, [pc, #28]	; (800163c <UART_SetConfig+0x118>)
 800161e:	fba2 2303 	umull	r2, r3, r2, r3
 8001622:	095b      	lsrs	r3, r3, #5
 8001624:	f003 020f 	and.w	r2, r3, #15
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	440a      	add	r2, r1
 800162e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001630:	bf00      	nop
 8001632:	3710      	adds	r7, #16
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}
 8001638:	40013800 	.word	0x40013800
 800163c:	51eb851f 	.word	0x51eb851f

08001640 <app_tick_1ms>:

	if((hw_tick_ms_get() - debouncing_time_ms) >= APP_DEBOUNCING_TIME_MS){
		debouncing_time_ms = hw_tick_ms_get();
	}
}
void app_tick_1ms(void){
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
	if(!app_started)
 8001644:	4b04      	ldr	r3, [pc, #16]	; (8001658 <app_tick_1ms+0x18>)
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	f083 0301 	eor.w	r3, r3, #1
 800164c:	b2db      	uxtb	r3, r3
 800164e:	2b00      	cmp	r3, #0
		return;
}
 8001650:	46bd      	mov	sp, r7
 8001652:	bc80      	pop	{r7}
 8001654:	4770      	bx	lr
 8001656:	bf00      	nop
 8001658:	20000124 	.word	0x20000124

0800165c <app_init>:

void app_init(void){
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0
	cbf_init(&cbf,cbf_area,APP_UART_BUFFER_MAX);
 8001660:	2240      	movs	r2, #64	; 0x40
 8001662:	4906      	ldr	r1, [pc, #24]	; (800167c <app_init+0x20>)
 8001664:	4806      	ldr	r0, [pc, #24]	; (8001680 <app_init+0x24>)
 8001666:	f000 f87d 	bl	8001764 <cbf_init>
	hw_uart_init(&cbf);
 800166a:	4805      	ldr	r0, [pc, #20]	; (8001680 <app_init+0x24>)
 800166c:	f000 f908 	bl	8001880 <hw_uart_init>
	app_started = true;
 8001670:	4b04      	ldr	r3, [pc, #16]	; (8001684 <app_init+0x28>)
 8001672:	2201      	movs	r2, #1
 8001674:	701a      	strb	r2, [r3, #0]
}
 8001676:	bf00      	nop
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	200000e4 	.word	0x200000e4
 8001680:	200000d8 	.word	0x200000d8
 8001684:	20000124 	.word	0x20000124

08001688 <app_loop>:

void app_loop(void){
 8001688:	b580      	push	{r7, lr}
 800168a:	b084      	sub	sp, #16
 800168c:	af00      	add	r7, sp, #0
	uint8_t data;
	uint32_t tx_size;
	uint32_t rx_size;
	cbf_status_t status;

	tx_size = snprintf((char *)tx_buffer, APP_UART_BUFFER_MAX-1, "loop %lu\n", loop_counter++);
 800168e:	4b30      	ldr	r3, [pc, #192]	; (8001750 <app_loop+0xc8>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	1c5a      	adds	r2, r3, #1
 8001694:	492e      	ldr	r1, [pc, #184]	; (8001750 <app_loop+0xc8>)
 8001696:	600a      	str	r2, [r1, #0]
 8001698:	4a2e      	ldr	r2, [pc, #184]	; (8001754 <app_loop+0xcc>)
 800169a:	213f      	movs	r1, #63	; 0x3f
 800169c:	482e      	ldr	r0, [pc, #184]	; (8001758 <app_loop+0xd0>)
 800169e:	f000 f9cf 	bl	8001a40 <sniprintf>
 80016a2:	4603      	mov	r3, r0
 80016a4:	60bb      	str	r3, [r7, #8]

	hw_uart_tx(tx_buffer, tx_size);
 80016a6:	68b9      	ldr	r1, [r7, #8]
 80016a8:	482b      	ldr	r0, [pc, #172]	; (8001758 <app_loop+0xd0>)
 80016aa:	f000 f957 	bl	800195c <hw_uart_tx>

	hw_delay_ms(10);
 80016ae:	200a      	movs	r0, #10
 80016b0:	f000 f988 	bl	80019c4 <hw_delay_ms>
	rx_size = 0;
 80016b4:	2300      	movs	r3, #0
 80016b6:	60fb      	str	r3, [r7, #12]

	while(true){
		status = cbf_get(&cbf,&data);
 80016b8:	1dbb      	adds	r3, r7, #6
 80016ba:	4619      	mov	r1, r3
 80016bc:	4827      	ldr	r0, [pc, #156]	; (800175c <app_loop+0xd4>)
 80016be:	f000 f86b 	bl	8001798 <cbf_get>
 80016c2:	4603      	mov	r3, r0
 80016c4:	71fb      	strb	r3, [r7, #7]
		if(status == CBF_EMPTY || (rx_size >= APP_UART_BUFFER_MAX))
 80016c6:	79fb      	ldrb	r3, [r7, #7]
 80016c8:	2b02      	cmp	r3, #2
 80016ca:	d009      	beq.n	80016e0 <app_loop+0x58>
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	2b3f      	cmp	r3, #63	; 0x3f
 80016d0:	d806      	bhi.n	80016e0 <app_loop+0x58>
			break;
		rx_buffer[rx_size++] = data;
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	1c5a      	adds	r2, r3, #1
 80016d6:	60fa      	str	r2, [r7, #12]
 80016d8:	79b9      	ldrb	r1, [r7, #6]
 80016da:	4a21      	ldr	r2, [pc, #132]	; (8001760 <app_loop+0xd8>)
 80016dc:	54d1      	strb	r1, [r2, r3]
		status = cbf_get(&cbf,&data);
 80016de:	e7eb      	b.n	80016b8 <app_loop+0x30>
	}

	if(strncmp((char*)tx_buffer, (char*) rx_buffer,tx_size) == 0){
 80016e0:	68ba      	ldr	r2, [r7, #8]
 80016e2:	491f      	ldr	r1, [pc, #124]	; (8001760 <app_loop+0xd8>)
 80016e4:	481c      	ldr	r0, [pc, #112]	; (8001758 <app_loop+0xd0>)
 80016e6:	f000 f9df 	bl	8001aa8 <strncmp>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d118      	bne.n	8001722 <app_loop+0x9a>
		// duas piscadas - OK
		hw_led_state_set(true);
 80016f0:	2001      	movs	r0, #1
 80016f2:	f000 f94f 	bl	8001994 <hw_led_state_set>
		hw_delay_ms(100);
 80016f6:	2064      	movs	r0, #100	; 0x64
 80016f8:	f000 f964 	bl	80019c4 <hw_delay_ms>
		hw_led_state_set(false);
 80016fc:	2000      	movs	r0, #0
 80016fe:	f000 f949 	bl	8001994 <hw_led_state_set>
		hw_delay_ms(100);
 8001702:	2064      	movs	r0, #100	; 0x64
 8001704:	f000 f95e 	bl	80019c4 <hw_delay_ms>

		hw_led_state_set(true);
 8001708:	2001      	movs	r0, #1
 800170a:	f000 f943 	bl	8001994 <hw_led_state_set>
		hw_delay_ms(100);
 800170e:	2064      	movs	r0, #100	; 0x64
 8001710:	f000 f958 	bl	80019c4 <hw_delay_ms>
		hw_led_state_set(false);
 8001714:	2000      	movs	r0, #0
 8001716:	f000 f93d 	bl	8001994 <hw_led_state_set>
		hw_delay_ms(100);
 800171a:	2064      	movs	r0, #100	; 0x64
 800171c:	f000 f952 	bl	80019c4 <hw_delay_ms>
 8001720:	e00d      	b.n	800173e <app_loop+0xb6>
	} else{
		// uma piscada longa - falha
		hw_led_state_set(true);
 8001722:	2001      	movs	r0, #1
 8001724:	f000 f936 	bl	8001994 <hw_led_state_set>
		hw_delay_ms(300);
 8001728:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800172c:	f000 f94a 	bl	80019c4 <hw_delay_ms>
		hw_led_state_set(false);
 8001730:	2000      	movs	r0, #0
 8001732:	f000 f92f 	bl	8001994 <hw_led_state_set>
		hw_delay_ms(300);
 8001736:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800173a:	f000 f943 	bl	80019c4 <hw_delay_ms>
	}

	hw_delay_ms(1000);
 800173e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001742:	f000 f93f 	bl	80019c4 <hw_delay_ms>
}
 8001746:	bf00      	nop
 8001748:	3710      	adds	r7, #16
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	20000128 	.word	0x20000128
 8001754:	080023ac 	.word	0x080023ac
 8001758:	2000012c 	.word	0x2000012c
 800175c:	200000d8 	.word	0x200000d8
 8001760:	2000016c 	.word	0x2000016c

08001764 <cbf_init>:
#include <stdint.h>
#include "cbf.h"

#define CBF_INC(v,mv) (((v+1) >= mv) ? 0 : (v+1)) // Faz o giro no buffer circular

cbf_status_t cbf_init(cbf_t *cb, uint8_t *area, uint16_t size){
 8001764:	b480      	push	{r7}
 8001766:	b085      	sub	sp, #20
 8001768:	af00      	add	r7, sp, #0
 800176a:	60f8      	str	r0, [r7, #12]
 800176c:	60b9      	str	r1, [r7, #8]
 800176e:	4613      	mov	r3, r2
 8001770:	80fb      	strh	r3, [r7, #6]
	cb->buffer = area;
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	68ba      	ldr	r2, [r7, #8]
 8001776:	609a      	str	r2, [r3, #8]
	cb->size = size;
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	88fa      	ldrh	r2, [r7, #6]
 800177c:	809a      	strh	r2, [r3, #4]
	cb->prod = cb->cons = 0;
 800177e:	2100      	movs	r1, #0
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	460a      	mov	r2, r1
 8001784:	805a      	strh	r2, [r3, #2]
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	460a      	mov	r2, r1
 800178a:	801a      	strh	r2, [r3, #0]

	return CBF_OK;
 800178c:	2300      	movs	r3, #0
}
 800178e:	4618      	mov	r0, r3
 8001790:	3714      	adds	r7, #20
 8001792:	46bd      	mov	sp, r7
 8001794:	bc80      	pop	{r7}
 8001796:	4770      	bx	lr

08001798 <cbf_get>:
cbf_status_t cbf_flush(cbf_t *cb){
	cb->prod = cb->prod = 0; // não precisava igualar a zero
	return CBF_OK;
}

cbf_status_t cbf_get(cbf_t *cb, uint8_t *c){
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
 80017a0:	6039      	str	r1, [r7, #0]

	if(cb->cons == cb->prod) // tudo que foi produzido (dado criado no buffer) já foi consumido (já usado)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	885b      	ldrh	r3, [r3, #2]
 80017a6:	b29a      	uxth	r2, r3
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	881b      	ldrh	r3, [r3, #0]
 80017ac:	b29b      	uxth	r3, r3
 80017ae:	429a      	cmp	r2, r3
 80017b0:	d101      	bne.n	80017b6 <cbf_get+0x1e>
		return CBF_EMPTY;
 80017b2:	2302      	movs	r3, #2
 80017b4:	e01a      	b.n	80017ec <cbf_get+0x54>

	*c = cb->buffer[cb->cons]; //cb->cons + 1 tem o índice do próximo dado a ser lido, e o cb->prod + 1, a posição onde escrever o próximo dado
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	689b      	ldr	r3, [r3, #8]
 80017ba:	687a      	ldr	r2, [r7, #4]
 80017bc:	8852      	ldrh	r2, [r2, #2]
 80017be:	b292      	uxth	r2, r2
 80017c0:	4413      	add	r3, r2
 80017c2:	781a      	ldrb	r2, [r3, #0]
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	701a      	strb	r2, [r3, #0]
	cb->cons = CBF_INC(cb->cons, cb->size); // vê se será pos+1 ou volta para a pos==0 no buffer circular
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	885b      	ldrh	r3, [r3, #2]
 80017cc:	b29b      	uxth	r3, r3
 80017ce:	3301      	adds	r3, #1
 80017d0:	687a      	ldr	r2, [r7, #4]
 80017d2:	8892      	ldrh	r2, [r2, #4]
 80017d4:	4293      	cmp	r3, r2
 80017d6:	da05      	bge.n	80017e4 <cbf_get+0x4c>
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	885b      	ldrh	r3, [r3, #2]
 80017dc:	b29b      	uxth	r3, r3
 80017de:	3301      	adds	r3, #1
 80017e0:	b29a      	uxth	r2, r3
 80017e2:	e000      	b.n	80017e6 <cbf_get+0x4e>
 80017e4:	2200      	movs	r2, #0
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	805a      	strh	r2, [r3, #2]

	return CBF_OK;
 80017ea:	2300      	movs	r3, #0
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	370c      	adds	r7, #12
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bc80      	pop	{r7}
 80017f4:	4770      	bx	lr

080017f6 <cbf_put>:

cbf_status_t cbf_put(cbf_t *cb, uint8_t c){
 80017f6:	b480      	push	{r7}
 80017f8:	b085      	sub	sp, #20
 80017fa:	af00      	add	r7, sp, #0
 80017fc:	6078      	str	r0, [r7, #4]
 80017fe:	460b      	mov	r3, r1
 8001800:	70fb      	strb	r3, [r7, #3]
	uint16_t next_prod = CBF_INC(cb->prod, cb->size);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	881b      	ldrh	r3, [r3, #0]
 8001806:	b29b      	uxth	r3, r3
 8001808:	3301      	adds	r3, #1
 800180a:	687a      	ldr	r2, [r7, #4]
 800180c:	8892      	ldrh	r2, [r2, #4]
 800180e:	4293      	cmp	r3, r2
 8001810:	da05      	bge.n	800181e <cbf_put+0x28>
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	881b      	ldrh	r3, [r3, #0]
 8001816:	b29b      	uxth	r3, r3
 8001818:	3301      	adds	r3, #1
 800181a:	b29b      	uxth	r3, r3
 800181c:	e000      	b.n	8001820 <cbf_put+0x2a>
 800181e:	2300      	movs	r3, #0
 8001820:	81fb      	strh	r3, [r7, #14]

	if(next_prod == cb->cons) // evitar de um dado sobreescrever um dado já existente no buffer circular, overrun
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	885b      	ldrh	r3, [r3, #2]
 8001826:	b29b      	uxth	r3, r3
 8001828:	89fa      	ldrh	r2, [r7, #14]
 800182a:	429a      	cmp	r2, r3
 800182c:	d101      	bne.n	8001832 <cbf_put+0x3c>
		return CBF_FULL;
 800182e:	2301      	movs	r3, #1
 8001830:	e00b      	b.n	800184a <cbf_put+0x54>

	cb->buffer[cb->prod] = c; // Na posição do produtor atual, colocar o dado c.
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	689b      	ldr	r3, [r3, #8]
 8001836:	687a      	ldr	r2, [r7, #4]
 8001838:	8812      	ldrh	r2, [r2, #0]
 800183a:	b292      	uxth	r2, r2
 800183c:	4413      	add	r3, r2
 800183e:	78fa      	ldrb	r2, [r7, #3]
 8001840:	701a      	strb	r2, [r3, #0]
	cb->prod = next_prod;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	89fa      	ldrh	r2, [r7, #14]
 8001846:	801a      	strh	r2, [r3, #0]

	return CBF_OK;
 8001848:	2300      	movs	r3, #0
}
 800184a:	4618      	mov	r0, r3
 800184c:	3714      	adds	r7, #20
 800184e:	46bd      	mov	sp, r7
 8001850:	bc80      	pop	{r7}
 8001852:	4770      	bx	lr

08001854 <hw_uart_disable_interrupts>:
#include "cbf.h"

extern UART_HandleTypeDef huart2; //extern: linker sabe que essa var já existe, e usa essa msm variável
static cbf_t *hw_uart_cbf = 0; // buffer circular

void hw_uart_disable_interrupts(void){
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
	HAL_NVIC_DisableIRQ(USART2_IRQn);
 8001858:	2026      	movs	r0, #38	; 0x26
 800185a:	f7ff f836 	bl	80008ca <HAL_NVIC_DisableIRQ>
}
 800185e:	bf00      	nop
 8001860:	bd80      	pop	{r7, pc}

08001862 <hw_uart_enable_interrupts>:

void hw_uart_enable_interrupts(void){
 8001862:	b580      	push	{r7, lr}
 8001864:	af00      	add	r7, sp, #0
	HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8001866:	2200      	movs	r2, #0
 8001868:	2102      	movs	r1, #2
 800186a:	2026      	movs	r0, #38	; 0x26
 800186c:	f7ff f803 	bl	8000876 <HAL_NVIC_SetPriority>
	HAL_NVIC_ClearPendingIRQ(USART2_IRQn);
 8001870:	2026      	movs	r0, #38	; 0x26
 8001872:	f7ff f844 	bl	80008fe <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001876:	2026      	movs	r0, #38	; 0x26
 8001878:	f7ff f819 	bl	80008ae <HAL_NVIC_EnableIRQ>
}
 800187c:	bf00      	nop
 800187e:	bd80      	pop	{r7, pc}

08001880 <hw_uart_init>:

void hw_uart_init(cbf_t *cbf){
 8001880:	b580      	push	{r7, lr}
 8001882:	b082      	sub	sp, #8
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
	hw_uart_disable_interrupts();
 8001888:	f7ff ffe4 	bl	8001854 <hw_uart_disable_interrupts>

	huart2.Instance->CR3 |= USART_CR3_EIE;
 800188c:	4b0c      	ldr	r3, [pc, #48]	; (80018c0 <hw_uart_init+0x40>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	695a      	ldr	r2, [r3, #20]
 8001892:	4b0b      	ldr	r3, [pc, #44]	; (80018c0 <hw_uart_init+0x40>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f042 0201 	orr.w	r2, r2, #1
 800189a:	615a      	str	r2, [r3, #20]
	huart2.Instance->CR1 |= USART_CR1_PEIE | USART_CR1_RXNEIE;
 800189c:	4b08      	ldr	r3, [pc, #32]	; (80018c0 <hw_uart_init+0x40>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	68da      	ldr	r2, [r3, #12]
 80018a2:	4b07      	ldr	r3, [pc, #28]	; (80018c0 <hw_uart_init+0x40>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 80018aa:	60da      	str	r2, [r3, #12]

	hw_uart_cbf = cbf;
 80018ac:	4a05      	ldr	r2, [pc, #20]	; (80018c4 <hw_uart_init+0x44>)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6013      	str	r3, [r2, #0]
	hw_uart_enable_interrupts();
 80018b2:	f7ff ffd6 	bl	8001862 <hw_uart_enable_interrupts>
}
 80018b6:	bf00      	nop
 80018b8:	3708      	adds	r7, #8
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	2000008c 	.word	0x2000008c
 80018c4:	200001ac 	.word	0x200001ac

080018c8 <hw_uart2_interrupt>:

// INTERRUPÇÃO - recepção
void hw_uart2_interrupt(void){
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b084      	sub	sp, #16
 80018cc:	af00      	add	r7, sp, #0
	uint8_t c;
	uint32_t sr;
	USART_TypeDef *h = huart2.Instance;
 80018ce:	4b14      	ldr	r3, [pc, #80]	; (8001920 <hw_uart2_interrupt+0x58>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	60bb      	str	r3, [r7, #8]

	sr = h->SR;
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	60fb      	str	r3, [r7, #12]
	while(sr & (UART_FLAG_ORE | UART_FLAG_PE | UART_FLAG_FE | UART_FLAG_NE)){
 80018da:	e005      	b.n	80018e8 <hw_uart2_interrupt+0x20>
		sr = h->SR;
 80018dc:	68bb      	ldr	r3, [r7, #8]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	60fb      	str	r3, [r7, #12]
		c = h->DR;
 80018e2:	68bb      	ldr	r3, [r7, #8]
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	71fb      	strb	r3, [r7, #7]
	while(sr & (UART_FLAG_ORE | UART_FLAG_PE | UART_FLAG_FE | UART_FLAG_NE)){
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	f003 030f 	and.w	r3, r3, #15
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d1f4      	bne.n	80018dc <hw_uart2_interrupt+0x14>
	}

	// se sem erros e com dado recebido ... pegar o dado e colocar no buffer
	if(sr & UART_FLAG_RXNE){
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	f003 0320 	and.w	r3, r3, #32
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d00d      	beq.n	8001918 <hw_uart2_interrupt+0x50>
		c = h->DR;
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	71fb      	strb	r3, [r7, #7]

		if(hw_uart_cbf)
 8001902:	4b08      	ldr	r3, [pc, #32]	; (8001924 <hw_uart2_interrupt+0x5c>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d006      	beq.n	8001918 <hw_uart2_interrupt+0x50>
			cbf_put(hw_uart_cbf,c);
 800190a:	4b06      	ldr	r3, [pc, #24]	; (8001924 <hw_uart2_interrupt+0x5c>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	79fa      	ldrb	r2, [r7, #7]
 8001910:	4611      	mov	r1, r2
 8001912:	4618      	mov	r0, r3
 8001914:	f7ff ff6f 	bl	80017f6 <cbf_put>
	}
}
 8001918:	bf00      	nop
 800191a:	3710      	adds	r7, #16
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}
 8001920:	2000008c 	.word	0x2000008c
 8001924:	200001ac 	.word	0x200001ac

08001928 <hw_uart_tx_byte>:

// POOLING - transmissão
static void hw_uart_tx_byte(uint8_t c){
 8001928:	b480      	push	{r7}
 800192a:	b085      	sub	sp, #20
 800192c:	af00      	add	r7, sp, #0
 800192e:	4603      	mov	r3, r0
 8001930:	71fb      	strb	r3, [r7, #7]
	USART_TypeDef *h = huart2.Instance; // USART_PORT
 8001932:	4b09      	ldr	r3, [pc, #36]	; (8001958 <hw_uart_tx_byte+0x30>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	60fb      	str	r3, [r7, #12]

	// garante que o shift register esteja vazio
	while(!(h->SR & UART_FLAG_TXE)){}
 8001938:	bf00      	nop
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001942:	2b00      	cmp	r3, #0
 8001944:	d0f9      	beq.n	800193a <hw_uart_tx_byte+0x12>
	h->DR = c;
 8001946:	79fa      	ldrb	r2, [r7, #7]
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	605a      	str	r2, [r3, #4]
}
 800194c:	bf00      	nop
 800194e:	3714      	adds	r7, #20
 8001950:	46bd      	mov	sp, r7
 8001952:	bc80      	pop	{r7}
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	2000008c 	.word	0x2000008c

0800195c <hw_uart_tx>:

void hw_uart_tx(uint8_t *buffer, uint32_t size){
 800195c:	b580      	push	{r7, lr}
 800195e:	b084      	sub	sp, #16
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
 8001964:	6039      	str	r1, [r7, #0]
	for(size_t pos = 0; pos < size; pos++) //size_t é o tipo com maior tamanho possível de acordo com a plataforma para o loop seja executado
 8001966:	2300      	movs	r3, #0
 8001968:	60fb      	str	r3, [r7, #12]
 800196a:	e009      	b.n	8001980 <hw_uart_tx+0x24>
		hw_uart_tx_byte(buffer[pos]);
 800196c:	687a      	ldr	r2, [r7, #4]
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	4413      	add	r3, r2
 8001972:	781b      	ldrb	r3, [r3, #0]
 8001974:	4618      	mov	r0, r3
 8001976:	f7ff ffd7 	bl	8001928 <hw_uart_tx_byte>
	for(size_t pos = 0; pos < size; pos++) //size_t é o tipo com maior tamanho possível de acordo com a plataforma para o loop seja executado
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	3301      	adds	r3, #1
 800197e:	60fb      	str	r3, [r7, #12]
 8001980:	68fa      	ldr	r2, [r7, #12]
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	429a      	cmp	r2, r3
 8001986:	d3f1      	bcc.n	800196c <hw_uart_tx+0x10>
}
 8001988:	bf00      	nop
 800198a:	bf00      	nop
 800198c:	3710      	adds	r7, #16
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
	...

08001994 <hw_led_state_set>:

void hw_led_toggle(void){
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
}

void hw_led_state_set(bool state){
 8001994:	b580      	push	{r7, lr}
 8001996:	b084      	sub	sp, #16
 8001998:	af00      	add	r7, sp, #0
 800199a:	4603      	mov	r3, r0
 800199c:	71fb      	strb	r3, [r7, #7]
	GPIO_PinState led_state = state ? GPIO_PIN_RESET : GPIO_PIN_SET;
 800199e:	79fb      	ldrb	r3, [r7, #7]
 80019a0:	f083 0301 	eor.w	r3, r3, #1
 80019a4:	b2db      	uxtb	r3, r3
 80019a6:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, led_state);
 80019a8:	7bfb      	ldrb	r3, [r7, #15]
 80019aa:	461a      	mov	r2, r3
 80019ac:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019b0:	4803      	ldr	r0, [pc, #12]	; (80019c0 <hw_led_state_set+0x2c>)
 80019b2:	f7ff f937 	bl	8000c24 <HAL_GPIO_WritePin>
}
 80019b6:	bf00      	nop
 80019b8:	3710      	adds	r7, #16
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	40011000 	.word	0x40011000

080019c4 <hw_delay_ms>:

void hw_delay_ms(uint32_t time_ms){
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b082      	sub	sp, #8
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
	HAL_Delay(time_ms);
 80019cc:	6878      	ldr	r0, [r7, #4]
 80019ce:	f7fe fe15 	bl	80005fc <HAL_Delay>
}
 80019d2:	bf00      	nop
 80019d4:	3708      	adds	r7, #8
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
	...

080019dc <__errno>:
 80019dc:	4b01      	ldr	r3, [pc, #4]	; (80019e4 <__errno+0x8>)
 80019de:	6818      	ldr	r0, [r3, #0]
 80019e0:	4770      	bx	lr
 80019e2:	bf00      	nop
 80019e4:	2000000c 	.word	0x2000000c

080019e8 <__libc_init_array>:
 80019e8:	b570      	push	{r4, r5, r6, lr}
 80019ea:	2600      	movs	r6, #0
 80019ec:	4d0c      	ldr	r5, [pc, #48]	; (8001a20 <__libc_init_array+0x38>)
 80019ee:	4c0d      	ldr	r4, [pc, #52]	; (8001a24 <__libc_init_array+0x3c>)
 80019f0:	1b64      	subs	r4, r4, r5
 80019f2:	10a4      	asrs	r4, r4, #2
 80019f4:	42a6      	cmp	r6, r4
 80019f6:	d109      	bne.n	8001a0c <__libc_init_array+0x24>
 80019f8:	f000 fcc4 	bl	8002384 <_init>
 80019fc:	2600      	movs	r6, #0
 80019fe:	4d0a      	ldr	r5, [pc, #40]	; (8001a28 <__libc_init_array+0x40>)
 8001a00:	4c0a      	ldr	r4, [pc, #40]	; (8001a2c <__libc_init_array+0x44>)
 8001a02:	1b64      	subs	r4, r4, r5
 8001a04:	10a4      	asrs	r4, r4, #2
 8001a06:	42a6      	cmp	r6, r4
 8001a08:	d105      	bne.n	8001a16 <__libc_init_array+0x2e>
 8001a0a:	bd70      	pop	{r4, r5, r6, pc}
 8001a0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a10:	4798      	blx	r3
 8001a12:	3601      	adds	r6, #1
 8001a14:	e7ee      	b.n	80019f4 <__libc_init_array+0xc>
 8001a16:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a1a:	4798      	blx	r3
 8001a1c:	3601      	adds	r6, #1
 8001a1e:	e7f2      	b.n	8001a06 <__libc_init_array+0x1e>
 8001a20:	08002404 	.word	0x08002404
 8001a24:	08002404 	.word	0x08002404
 8001a28:	08002404 	.word	0x08002404
 8001a2c:	08002408 	.word	0x08002408

08001a30 <memset>:
 8001a30:	4603      	mov	r3, r0
 8001a32:	4402      	add	r2, r0
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d100      	bne.n	8001a3a <memset+0xa>
 8001a38:	4770      	bx	lr
 8001a3a:	f803 1b01 	strb.w	r1, [r3], #1
 8001a3e:	e7f9      	b.n	8001a34 <memset+0x4>

08001a40 <sniprintf>:
 8001a40:	b40c      	push	{r2, r3}
 8001a42:	b530      	push	{r4, r5, lr}
 8001a44:	4b17      	ldr	r3, [pc, #92]	; (8001aa4 <sniprintf+0x64>)
 8001a46:	1e0c      	subs	r4, r1, #0
 8001a48:	681d      	ldr	r5, [r3, #0]
 8001a4a:	b09d      	sub	sp, #116	; 0x74
 8001a4c:	da08      	bge.n	8001a60 <sniprintf+0x20>
 8001a4e:	238b      	movs	r3, #139	; 0x8b
 8001a50:	f04f 30ff 	mov.w	r0, #4294967295
 8001a54:	602b      	str	r3, [r5, #0]
 8001a56:	b01d      	add	sp, #116	; 0x74
 8001a58:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8001a5c:	b002      	add	sp, #8
 8001a5e:	4770      	bx	lr
 8001a60:	f44f 7302 	mov.w	r3, #520	; 0x208
 8001a64:	f8ad 3014 	strh.w	r3, [sp, #20]
 8001a68:	bf0c      	ite	eq
 8001a6a:	4623      	moveq	r3, r4
 8001a6c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8001a70:	9304      	str	r3, [sp, #16]
 8001a72:	9307      	str	r3, [sp, #28]
 8001a74:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a78:	9002      	str	r0, [sp, #8]
 8001a7a:	9006      	str	r0, [sp, #24]
 8001a7c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8001a80:	4628      	mov	r0, r5
 8001a82:	ab21      	add	r3, sp, #132	; 0x84
 8001a84:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8001a86:	a902      	add	r1, sp, #8
 8001a88:	9301      	str	r3, [sp, #4]
 8001a8a:	f000 f87d 	bl	8001b88 <_svfiprintf_r>
 8001a8e:	1c43      	adds	r3, r0, #1
 8001a90:	bfbc      	itt	lt
 8001a92:	238b      	movlt	r3, #139	; 0x8b
 8001a94:	602b      	strlt	r3, [r5, #0]
 8001a96:	2c00      	cmp	r4, #0
 8001a98:	d0dd      	beq.n	8001a56 <sniprintf+0x16>
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	9b02      	ldr	r3, [sp, #8]
 8001a9e:	701a      	strb	r2, [r3, #0]
 8001aa0:	e7d9      	b.n	8001a56 <sniprintf+0x16>
 8001aa2:	bf00      	nop
 8001aa4:	2000000c 	.word	0x2000000c

08001aa8 <strncmp>:
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	b510      	push	{r4, lr}
 8001aac:	b172      	cbz	r2, 8001acc <strncmp+0x24>
 8001aae:	3901      	subs	r1, #1
 8001ab0:	1884      	adds	r4, r0, r2
 8001ab2:	f813 0b01 	ldrb.w	r0, [r3], #1
 8001ab6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8001aba:	4290      	cmp	r0, r2
 8001abc:	d101      	bne.n	8001ac2 <strncmp+0x1a>
 8001abe:	42a3      	cmp	r3, r4
 8001ac0:	d101      	bne.n	8001ac6 <strncmp+0x1e>
 8001ac2:	1a80      	subs	r0, r0, r2
 8001ac4:	bd10      	pop	{r4, pc}
 8001ac6:	2800      	cmp	r0, #0
 8001ac8:	d1f3      	bne.n	8001ab2 <strncmp+0xa>
 8001aca:	e7fa      	b.n	8001ac2 <strncmp+0x1a>
 8001acc:	4610      	mov	r0, r2
 8001ace:	e7f9      	b.n	8001ac4 <strncmp+0x1c>

08001ad0 <__ssputs_r>:
 8001ad0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001ad4:	688e      	ldr	r6, [r1, #8]
 8001ad6:	4682      	mov	sl, r0
 8001ad8:	429e      	cmp	r6, r3
 8001ada:	460c      	mov	r4, r1
 8001adc:	4690      	mov	r8, r2
 8001ade:	461f      	mov	r7, r3
 8001ae0:	d838      	bhi.n	8001b54 <__ssputs_r+0x84>
 8001ae2:	898a      	ldrh	r2, [r1, #12]
 8001ae4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001ae8:	d032      	beq.n	8001b50 <__ssputs_r+0x80>
 8001aea:	6825      	ldr	r5, [r4, #0]
 8001aec:	6909      	ldr	r1, [r1, #16]
 8001aee:	3301      	adds	r3, #1
 8001af0:	eba5 0901 	sub.w	r9, r5, r1
 8001af4:	6965      	ldr	r5, [r4, #20]
 8001af6:	444b      	add	r3, r9
 8001af8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001afc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8001b00:	106d      	asrs	r5, r5, #1
 8001b02:	429d      	cmp	r5, r3
 8001b04:	bf38      	it	cc
 8001b06:	461d      	movcc	r5, r3
 8001b08:	0553      	lsls	r3, r2, #21
 8001b0a:	d531      	bpl.n	8001b70 <__ssputs_r+0xa0>
 8001b0c:	4629      	mov	r1, r5
 8001b0e:	f000 fb6f 	bl	80021f0 <_malloc_r>
 8001b12:	4606      	mov	r6, r0
 8001b14:	b950      	cbnz	r0, 8001b2c <__ssputs_r+0x5c>
 8001b16:	230c      	movs	r3, #12
 8001b18:	f04f 30ff 	mov.w	r0, #4294967295
 8001b1c:	f8ca 3000 	str.w	r3, [sl]
 8001b20:	89a3      	ldrh	r3, [r4, #12]
 8001b22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b26:	81a3      	strh	r3, [r4, #12]
 8001b28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001b2c:	464a      	mov	r2, r9
 8001b2e:	6921      	ldr	r1, [r4, #16]
 8001b30:	f000 face 	bl	80020d0 <memcpy>
 8001b34:	89a3      	ldrh	r3, [r4, #12]
 8001b36:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001b3a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b3e:	81a3      	strh	r3, [r4, #12]
 8001b40:	6126      	str	r6, [r4, #16]
 8001b42:	444e      	add	r6, r9
 8001b44:	6026      	str	r6, [r4, #0]
 8001b46:	463e      	mov	r6, r7
 8001b48:	6165      	str	r5, [r4, #20]
 8001b4a:	eba5 0509 	sub.w	r5, r5, r9
 8001b4e:	60a5      	str	r5, [r4, #8]
 8001b50:	42be      	cmp	r6, r7
 8001b52:	d900      	bls.n	8001b56 <__ssputs_r+0x86>
 8001b54:	463e      	mov	r6, r7
 8001b56:	4632      	mov	r2, r6
 8001b58:	4641      	mov	r1, r8
 8001b5a:	6820      	ldr	r0, [r4, #0]
 8001b5c:	f000 fac6 	bl	80020ec <memmove>
 8001b60:	68a3      	ldr	r3, [r4, #8]
 8001b62:	2000      	movs	r0, #0
 8001b64:	1b9b      	subs	r3, r3, r6
 8001b66:	60a3      	str	r3, [r4, #8]
 8001b68:	6823      	ldr	r3, [r4, #0]
 8001b6a:	4433      	add	r3, r6
 8001b6c:	6023      	str	r3, [r4, #0]
 8001b6e:	e7db      	b.n	8001b28 <__ssputs_r+0x58>
 8001b70:	462a      	mov	r2, r5
 8001b72:	f000 fbb1 	bl	80022d8 <_realloc_r>
 8001b76:	4606      	mov	r6, r0
 8001b78:	2800      	cmp	r0, #0
 8001b7a:	d1e1      	bne.n	8001b40 <__ssputs_r+0x70>
 8001b7c:	4650      	mov	r0, sl
 8001b7e:	6921      	ldr	r1, [r4, #16]
 8001b80:	f000 face 	bl	8002120 <_free_r>
 8001b84:	e7c7      	b.n	8001b16 <__ssputs_r+0x46>
	...

08001b88 <_svfiprintf_r>:
 8001b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001b8c:	4698      	mov	r8, r3
 8001b8e:	898b      	ldrh	r3, [r1, #12]
 8001b90:	4607      	mov	r7, r0
 8001b92:	061b      	lsls	r3, r3, #24
 8001b94:	460d      	mov	r5, r1
 8001b96:	4614      	mov	r4, r2
 8001b98:	b09d      	sub	sp, #116	; 0x74
 8001b9a:	d50e      	bpl.n	8001bba <_svfiprintf_r+0x32>
 8001b9c:	690b      	ldr	r3, [r1, #16]
 8001b9e:	b963      	cbnz	r3, 8001bba <_svfiprintf_r+0x32>
 8001ba0:	2140      	movs	r1, #64	; 0x40
 8001ba2:	f000 fb25 	bl	80021f0 <_malloc_r>
 8001ba6:	6028      	str	r0, [r5, #0]
 8001ba8:	6128      	str	r0, [r5, #16]
 8001baa:	b920      	cbnz	r0, 8001bb6 <_svfiprintf_r+0x2e>
 8001bac:	230c      	movs	r3, #12
 8001bae:	603b      	str	r3, [r7, #0]
 8001bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8001bb4:	e0d1      	b.n	8001d5a <_svfiprintf_r+0x1d2>
 8001bb6:	2340      	movs	r3, #64	; 0x40
 8001bb8:	616b      	str	r3, [r5, #20]
 8001bba:	2300      	movs	r3, #0
 8001bbc:	9309      	str	r3, [sp, #36]	; 0x24
 8001bbe:	2320      	movs	r3, #32
 8001bc0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001bc4:	2330      	movs	r3, #48	; 0x30
 8001bc6:	f04f 0901 	mov.w	r9, #1
 8001bca:	f8cd 800c 	str.w	r8, [sp, #12]
 8001bce:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8001d74 <_svfiprintf_r+0x1ec>
 8001bd2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001bd6:	4623      	mov	r3, r4
 8001bd8:	469a      	mov	sl, r3
 8001bda:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001bde:	b10a      	cbz	r2, 8001be4 <_svfiprintf_r+0x5c>
 8001be0:	2a25      	cmp	r2, #37	; 0x25
 8001be2:	d1f9      	bne.n	8001bd8 <_svfiprintf_r+0x50>
 8001be4:	ebba 0b04 	subs.w	fp, sl, r4
 8001be8:	d00b      	beq.n	8001c02 <_svfiprintf_r+0x7a>
 8001bea:	465b      	mov	r3, fp
 8001bec:	4622      	mov	r2, r4
 8001bee:	4629      	mov	r1, r5
 8001bf0:	4638      	mov	r0, r7
 8001bf2:	f7ff ff6d 	bl	8001ad0 <__ssputs_r>
 8001bf6:	3001      	adds	r0, #1
 8001bf8:	f000 80aa 	beq.w	8001d50 <_svfiprintf_r+0x1c8>
 8001bfc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001bfe:	445a      	add	r2, fp
 8001c00:	9209      	str	r2, [sp, #36]	; 0x24
 8001c02:	f89a 3000 	ldrb.w	r3, [sl]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	f000 80a2 	beq.w	8001d50 <_svfiprintf_r+0x1c8>
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	f04f 32ff 	mov.w	r2, #4294967295
 8001c12:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001c16:	f10a 0a01 	add.w	sl, sl, #1
 8001c1a:	9304      	str	r3, [sp, #16]
 8001c1c:	9307      	str	r3, [sp, #28]
 8001c1e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001c22:	931a      	str	r3, [sp, #104]	; 0x68
 8001c24:	4654      	mov	r4, sl
 8001c26:	2205      	movs	r2, #5
 8001c28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001c2c:	4851      	ldr	r0, [pc, #324]	; (8001d74 <_svfiprintf_r+0x1ec>)
 8001c2e:	f000 fa41 	bl	80020b4 <memchr>
 8001c32:	9a04      	ldr	r2, [sp, #16]
 8001c34:	b9d8      	cbnz	r0, 8001c6e <_svfiprintf_r+0xe6>
 8001c36:	06d0      	lsls	r0, r2, #27
 8001c38:	bf44      	itt	mi
 8001c3a:	2320      	movmi	r3, #32
 8001c3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001c40:	0711      	lsls	r1, r2, #28
 8001c42:	bf44      	itt	mi
 8001c44:	232b      	movmi	r3, #43	; 0x2b
 8001c46:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001c4a:	f89a 3000 	ldrb.w	r3, [sl]
 8001c4e:	2b2a      	cmp	r3, #42	; 0x2a
 8001c50:	d015      	beq.n	8001c7e <_svfiprintf_r+0xf6>
 8001c52:	4654      	mov	r4, sl
 8001c54:	2000      	movs	r0, #0
 8001c56:	f04f 0c0a 	mov.w	ip, #10
 8001c5a:	9a07      	ldr	r2, [sp, #28]
 8001c5c:	4621      	mov	r1, r4
 8001c5e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001c62:	3b30      	subs	r3, #48	; 0x30
 8001c64:	2b09      	cmp	r3, #9
 8001c66:	d94e      	bls.n	8001d06 <_svfiprintf_r+0x17e>
 8001c68:	b1b0      	cbz	r0, 8001c98 <_svfiprintf_r+0x110>
 8001c6a:	9207      	str	r2, [sp, #28]
 8001c6c:	e014      	b.n	8001c98 <_svfiprintf_r+0x110>
 8001c6e:	eba0 0308 	sub.w	r3, r0, r8
 8001c72:	fa09 f303 	lsl.w	r3, r9, r3
 8001c76:	4313      	orrs	r3, r2
 8001c78:	46a2      	mov	sl, r4
 8001c7a:	9304      	str	r3, [sp, #16]
 8001c7c:	e7d2      	b.n	8001c24 <_svfiprintf_r+0x9c>
 8001c7e:	9b03      	ldr	r3, [sp, #12]
 8001c80:	1d19      	adds	r1, r3, #4
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	9103      	str	r1, [sp, #12]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	bfbb      	ittet	lt
 8001c8a:	425b      	neglt	r3, r3
 8001c8c:	f042 0202 	orrlt.w	r2, r2, #2
 8001c90:	9307      	strge	r3, [sp, #28]
 8001c92:	9307      	strlt	r3, [sp, #28]
 8001c94:	bfb8      	it	lt
 8001c96:	9204      	strlt	r2, [sp, #16]
 8001c98:	7823      	ldrb	r3, [r4, #0]
 8001c9a:	2b2e      	cmp	r3, #46	; 0x2e
 8001c9c:	d10c      	bne.n	8001cb8 <_svfiprintf_r+0x130>
 8001c9e:	7863      	ldrb	r3, [r4, #1]
 8001ca0:	2b2a      	cmp	r3, #42	; 0x2a
 8001ca2:	d135      	bne.n	8001d10 <_svfiprintf_r+0x188>
 8001ca4:	9b03      	ldr	r3, [sp, #12]
 8001ca6:	3402      	adds	r4, #2
 8001ca8:	1d1a      	adds	r2, r3, #4
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	9203      	str	r2, [sp, #12]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	bfb8      	it	lt
 8001cb2:	f04f 33ff 	movlt.w	r3, #4294967295
 8001cb6:	9305      	str	r3, [sp, #20]
 8001cb8:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8001d78 <_svfiprintf_r+0x1f0>
 8001cbc:	2203      	movs	r2, #3
 8001cbe:	4650      	mov	r0, sl
 8001cc0:	7821      	ldrb	r1, [r4, #0]
 8001cc2:	f000 f9f7 	bl	80020b4 <memchr>
 8001cc6:	b140      	cbz	r0, 8001cda <_svfiprintf_r+0x152>
 8001cc8:	2340      	movs	r3, #64	; 0x40
 8001cca:	eba0 000a 	sub.w	r0, r0, sl
 8001cce:	fa03 f000 	lsl.w	r0, r3, r0
 8001cd2:	9b04      	ldr	r3, [sp, #16]
 8001cd4:	3401      	adds	r4, #1
 8001cd6:	4303      	orrs	r3, r0
 8001cd8:	9304      	str	r3, [sp, #16]
 8001cda:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001cde:	2206      	movs	r2, #6
 8001ce0:	4826      	ldr	r0, [pc, #152]	; (8001d7c <_svfiprintf_r+0x1f4>)
 8001ce2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001ce6:	f000 f9e5 	bl	80020b4 <memchr>
 8001cea:	2800      	cmp	r0, #0
 8001cec:	d038      	beq.n	8001d60 <_svfiprintf_r+0x1d8>
 8001cee:	4b24      	ldr	r3, [pc, #144]	; (8001d80 <_svfiprintf_r+0x1f8>)
 8001cf0:	bb1b      	cbnz	r3, 8001d3a <_svfiprintf_r+0x1b2>
 8001cf2:	9b03      	ldr	r3, [sp, #12]
 8001cf4:	3307      	adds	r3, #7
 8001cf6:	f023 0307 	bic.w	r3, r3, #7
 8001cfa:	3308      	adds	r3, #8
 8001cfc:	9303      	str	r3, [sp, #12]
 8001cfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001d00:	4433      	add	r3, r6
 8001d02:	9309      	str	r3, [sp, #36]	; 0x24
 8001d04:	e767      	b.n	8001bd6 <_svfiprintf_r+0x4e>
 8001d06:	460c      	mov	r4, r1
 8001d08:	2001      	movs	r0, #1
 8001d0a:	fb0c 3202 	mla	r2, ip, r2, r3
 8001d0e:	e7a5      	b.n	8001c5c <_svfiprintf_r+0xd4>
 8001d10:	2300      	movs	r3, #0
 8001d12:	f04f 0c0a 	mov.w	ip, #10
 8001d16:	4619      	mov	r1, r3
 8001d18:	3401      	adds	r4, #1
 8001d1a:	9305      	str	r3, [sp, #20]
 8001d1c:	4620      	mov	r0, r4
 8001d1e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001d22:	3a30      	subs	r2, #48	; 0x30
 8001d24:	2a09      	cmp	r2, #9
 8001d26:	d903      	bls.n	8001d30 <_svfiprintf_r+0x1a8>
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d0c5      	beq.n	8001cb8 <_svfiprintf_r+0x130>
 8001d2c:	9105      	str	r1, [sp, #20]
 8001d2e:	e7c3      	b.n	8001cb8 <_svfiprintf_r+0x130>
 8001d30:	4604      	mov	r4, r0
 8001d32:	2301      	movs	r3, #1
 8001d34:	fb0c 2101 	mla	r1, ip, r1, r2
 8001d38:	e7f0      	b.n	8001d1c <_svfiprintf_r+0x194>
 8001d3a:	ab03      	add	r3, sp, #12
 8001d3c:	9300      	str	r3, [sp, #0]
 8001d3e:	462a      	mov	r2, r5
 8001d40:	4638      	mov	r0, r7
 8001d42:	4b10      	ldr	r3, [pc, #64]	; (8001d84 <_svfiprintf_r+0x1fc>)
 8001d44:	a904      	add	r1, sp, #16
 8001d46:	f3af 8000 	nop.w
 8001d4a:	1c42      	adds	r2, r0, #1
 8001d4c:	4606      	mov	r6, r0
 8001d4e:	d1d6      	bne.n	8001cfe <_svfiprintf_r+0x176>
 8001d50:	89ab      	ldrh	r3, [r5, #12]
 8001d52:	065b      	lsls	r3, r3, #25
 8001d54:	f53f af2c 	bmi.w	8001bb0 <_svfiprintf_r+0x28>
 8001d58:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001d5a:	b01d      	add	sp, #116	; 0x74
 8001d5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001d60:	ab03      	add	r3, sp, #12
 8001d62:	9300      	str	r3, [sp, #0]
 8001d64:	462a      	mov	r2, r5
 8001d66:	4638      	mov	r0, r7
 8001d68:	4b06      	ldr	r3, [pc, #24]	; (8001d84 <_svfiprintf_r+0x1fc>)
 8001d6a:	a904      	add	r1, sp, #16
 8001d6c:	f000 f87c 	bl	8001e68 <_printf_i>
 8001d70:	e7eb      	b.n	8001d4a <_svfiprintf_r+0x1c2>
 8001d72:	bf00      	nop
 8001d74:	080023d0 	.word	0x080023d0
 8001d78:	080023d6 	.word	0x080023d6
 8001d7c:	080023da 	.word	0x080023da
 8001d80:	00000000 	.word	0x00000000
 8001d84:	08001ad1 	.word	0x08001ad1

08001d88 <_printf_common>:
 8001d88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001d8c:	4616      	mov	r6, r2
 8001d8e:	4699      	mov	r9, r3
 8001d90:	688a      	ldr	r2, [r1, #8]
 8001d92:	690b      	ldr	r3, [r1, #16]
 8001d94:	4607      	mov	r7, r0
 8001d96:	4293      	cmp	r3, r2
 8001d98:	bfb8      	it	lt
 8001d9a:	4613      	movlt	r3, r2
 8001d9c:	6033      	str	r3, [r6, #0]
 8001d9e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001da2:	460c      	mov	r4, r1
 8001da4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001da8:	b10a      	cbz	r2, 8001dae <_printf_common+0x26>
 8001daa:	3301      	adds	r3, #1
 8001dac:	6033      	str	r3, [r6, #0]
 8001dae:	6823      	ldr	r3, [r4, #0]
 8001db0:	0699      	lsls	r1, r3, #26
 8001db2:	bf42      	ittt	mi
 8001db4:	6833      	ldrmi	r3, [r6, #0]
 8001db6:	3302      	addmi	r3, #2
 8001db8:	6033      	strmi	r3, [r6, #0]
 8001dba:	6825      	ldr	r5, [r4, #0]
 8001dbc:	f015 0506 	ands.w	r5, r5, #6
 8001dc0:	d106      	bne.n	8001dd0 <_printf_common+0x48>
 8001dc2:	f104 0a19 	add.w	sl, r4, #25
 8001dc6:	68e3      	ldr	r3, [r4, #12]
 8001dc8:	6832      	ldr	r2, [r6, #0]
 8001dca:	1a9b      	subs	r3, r3, r2
 8001dcc:	42ab      	cmp	r3, r5
 8001dce:	dc28      	bgt.n	8001e22 <_printf_common+0x9a>
 8001dd0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8001dd4:	1e13      	subs	r3, r2, #0
 8001dd6:	6822      	ldr	r2, [r4, #0]
 8001dd8:	bf18      	it	ne
 8001dda:	2301      	movne	r3, #1
 8001ddc:	0692      	lsls	r2, r2, #26
 8001dde:	d42d      	bmi.n	8001e3c <_printf_common+0xb4>
 8001de0:	4649      	mov	r1, r9
 8001de2:	4638      	mov	r0, r7
 8001de4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001de8:	47c0      	blx	r8
 8001dea:	3001      	adds	r0, #1
 8001dec:	d020      	beq.n	8001e30 <_printf_common+0xa8>
 8001dee:	6823      	ldr	r3, [r4, #0]
 8001df0:	68e5      	ldr	r5, [r4, #12]
 8001df2:	f003 0306 	and.w	r3, r3, #6
 8001df6:	2b04      	cmp	r3, #4
 8001df8:	bf18      	it	ne
 8001dfa:	2500      	movne	r5, #0
 8001dfc:	6832      	ldr	r2, [r6, #0]
 8001dfe:	f04f 0600 	mov.w	r6, #0
 8001e02:	68a3      	ldr	r3, [r4, #8]
 8001e04:	bf08      	it	eq
 8001e06:	1aad      	subeq	r5, r5, r2
 8001e08:	6922      	ldr	r2, [r4, #16]
 8001e0a:	bf08      	it	eq
 8001e0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001e10:	4293      	cmp	r3, r2
 8001e12:	bfc4      	itt	gt
 8001e14:	1a9b      	subgt	r3, r3, r2
 8001e16:	18ed      	addgt	r5, r5, r3
 8001e18:	341a      	adds	r4, #26
 8001e1a:	42b5      	cmp	r5, r6
 8001e1c:	d11a      	bne.n	8001e54 <_printf_common+0xcc>
 8001e1e:	2000      	movs	r0, #0
 8001e20:	e008      	b.n	8001e34 <_printf_common+0xac>
 8001e22:	2301      	movs	r3, #1
 8001e24:	4652      	mov	r2, sl
 8001e26:	4649      	mov	r1, r9
 8001e28:	4638      	mov	r0, r7
 8001e2a:	47c0      	blx	r8
 8001e2c:	3001      	adds	r0, #1
 8001e2e:	d103      	bne.n	8001e38 <_printf_common+0xb0>
 8001e30:	f04f 30ff 	mov.w	r0, #4294967295
 8001e34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001e38:	3501      	adds	r5, #1
 8001e3a:	e7c4      	b.n	8001dc6 <_printf_common+0x3e>
 8001e3c:	2030      	movs	r0, #48	; 0x30
 8001e3e:	18e1      	adds	r1, r4, r3
 8001e40:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001e44:	1c5a      	adds	r2, r3, #1
 8001e46:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001e4a:	4422      	add	r2, r4
 8001e4c:	3302      	adds	r3, #2
 8001e4e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001e52:	e7c5      	b.n	8001de0 <_printf_common+0x58>
 8001e54:	2301      	movs	r3, #1
 8001e56:	4622      	mov	r2, r4
 8001e58:	4649      	mov	r1, r9
 8001e5a:	4638      	mov	r0, r7
 8001e5c:	47c0      	blx	r8
 8001e5e:	3001      	adds	r0, #1
 8001e60:	d0e6      	beq.n	8001e30 <_printf_common+0xa8>
 8001e62:	3601      	adds	r6, #1
 8001e64:	e7d9      	b.n	8001e1a <_printf_common+0x92>
	...

08001e68 <_printf_i>:
 8001e68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001e6c:	7e0f      	ldrb	r7, [r1, #24]
 8001e6e:	4691      	mov	r9, r2
 8001e70:	2f78      	cmp	r7, #120	; 0x78
 8001e72:	4680      	mov	r8, r0
 8001e74:	460c      	mov	r4, r1
 8001e76:	469a      	mov	sl, r3
 8001e78:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8001e7a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8001e7e:	d807      	bhi.n	8001e90 <_printf_i+0x28>
 8001e80:	2f62      	cmp	r7, #98	; 0x62
 8001e82:	d80a      	bhi.n	8001e9a <_printf_i+0x32>
 8001e84:	2f00      	cmp	r7, #0
 8001e86:	f000 80d9 	beq.w	800203c <_printf_i+0x1d4>
 8001e8a:	2f58      	cmp	r7, #88	; 0x58
 8001e8c:	f000 80a4 	beq.w	8001fd8 <_printf_i+0x170>
 8001e90:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001e94:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8001e98:	e03a      	b.n	8001f10 <_printf_i+0xa8>
 8001e9a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8001e9e:	2b15      	cmp	r3, #21
 8001ea0:	d8f6      	bhi.n	8001e90 <_printf_i+0x28>
 8001ea2:	a101      	add	r1, pc, #4	; (adr r1, 8001ea8 <_printf_i+0x40>)
 8001ea4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001ea8:	08001f01 	.word	0x08001f01
 8001eac:	08001f15 	.word	0x08001f15
 8001eb0:	08001e91 	.word	0x08001e91
 8001eb4:	08001e91 	.word	0x08001e91
 8001eb8:	08001e91 	.word	0x08001e91
 8001ebc:	08001e91 	.word	0x08001e91
 8001ec0:	08001f15 	.word	0x08001f15
 8001ec4:	08001e91 	.word	0x08001e91
 8001ec8:	08001e91 	.word	0x08001e91
 8001ecc:	08001e91 	.word	0x08001e91
 8001ed0:	08001e91 	.word	0x08001e91
 8001ed4:	08002023 	.word	0x08002023
 8001ed8:	08001f45 	.word	0x08001f45
 8001edc:	08002005 	.word	0x08002005
 8001ee0:	08001e91 	.word	0x08001e91
 8001ee4:	08001e91 	.word	0x08001e91
 8001ee8:	08002045 	.word	0x08002045
 8001eec:	08001e91 	.word	0x08001e91
 8001ef0:	08001f45 	.word	0x08001f45
 8001ef4:	08001e91 	.word	0x08001e91
 8001ef8:	08001e91 	.word	0x08001e91
 8001efc:	0800200d 	.word	0x0800200d
 8001f00:	682b      	ldr	r3, [r5, #0]
 8001f02:	1d1a      	adds	r2, r3, #4
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	602a      	str	r2, [r5, #0]
 8001f08:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001f0c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001f10:	2301      	movs	r3, #1
 8001f12:	e0a4      	b.n	800205e <_printf_i+0x1f6>
 8001f14:	6820      	ldr	r0, [r4, #0]
 8001f16:	6829      	ldr	r1, [r5, #0]
 8001f18:	0606      	lsls	r6, r0, #24
 8001f1a:	f101 0304 	add.w	r3, r1, #4
 8001f1e:	d50a      	bpl.n	8001f36 <_printf_i+0xce>
 8001f20:	680e      	ldr	r6, [r1, #0]
 8001f22:	602b      	str	r3, [r5, #0]
 8001f24:	2e00      	cmp	r6, #0
 8001f26:	da03      	bge.n	8001f30 <_printf_i+0xc8>
 8001f28:	232d      	movs	r3, #45	; 0x2d
 8001f2a:	4276      	negs	r6, r6
 8001f2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001f30:	230a      	movs	r3, #10
 8001f32:	485e      	ldr	r0, [pc, #376]	; (80020ac <_printf_i+0x244>)
 8001f34:	e019      	b.n	8001f6a <_printf_i+0x102>
 8001f36:	680e      	ldr	r6, [r1, #0]
 8001f38:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001f3c:	602b      	str	r3, [r5, #0]
 8001f3e:	bf18      	it	ne
 8001f40:	b236      	sxthne	r6, r6
 8001f42:	e7ef      	b.n	8001f24 <_printf_i+0xbc>
 8001f44:	682b      	ldr	r3, [r5, #0]
 8001f46:	6820      	ldr	r0, [r4, #0]
 8001f48:	1d19      	adds	r1, r3, #4
 8001f4a:	6029      	str	r1, [r5, #0]
 8001f4c:	0601      	lsls	r1, r0, #24
 8001f4e:	d501      	bpl.n	8001f54 <_printf_i+0xec>
 8001f50:	681e      	ldr	r6, [r3, #0]
 8001f52:	e002      	b.n	8001f5a <_printf_i+0xf2>
 8001f54:	0646      	lsls	r6, r0, #25
 8001f56:	d5fb      	bpl.n	8001f50 <_printf_i+0xe8>
 8001f58:	881e      	ldrh	r6, [r3, #0]
 8001f5a:	2f6f      	cmp	r7, #111	; 0x6f
 8001f5c:	bf0c      	ite	eq
 8001f5e:	2308      	moveq	r3, #8
 8001f60:	230a      	movne	r3, #10
 8001f62:	4852      	ldr	r0, [pc, #328]	; (80020ac <_printf_i+0x244>)
 8001f64:	2100      	movs	r1, #0
 8001f66:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8001f6a:	6865      	ldr	r5, [r4, #4]
 8001f6c:	2d00      	cmp	r5, #0
 8001f6e:	bfa8      	it	ge
 8001f70:	6821      	ldrge	r1, [r4, #0]
 8001f72:	60a5      	str	r5, [r4, #8]
 8001f74:	bfa4      	itt	ge
 8001f76:	f021 0104 	bicge.w	r1, r1, #4
 8001f7a:	6021      	strge	r1, [r4, #0]
 8001f7c:	b90e      	cbnz	r6, 8001f82 <_printf_i+0x11a>
 8001f7e:	2d00      	cmp	r5, #0
 8001f80:	d04d      	beq.n	800201e <_printf_i+0x1b6>
 8001f82:	4615      	mov	r5, r2
 8001f84:	fbb6 f1f3 	udiv	r1, r6, r3
 8001f88:	fb03 6711 	mls	r7, r3, r1, r6
 8001f8c:	5dc7      	ldrb	r7, [r0, r7]
 8001f8e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8001f92:	4637      	mov	r7, r6
 8001f94:	42bb      	cmp	r3, r7
 8001f96:	460e      	mov	r6, r1
 8001f98:	d9f4      	bls.n	8001f84 <_printf_i+0x11c>
 8001f9a:	2b08      	cmp	r3, #8
 8001f9c:	d10b      	bne.n	8001fb6 <_printf_i+0x14e>
 8001f9e:	6823      	ldr	r3, [r4, #0]
 8001fa0:	07de      	lsls	r6, r3, #31
 8001fa2:	d508      	bpl.n	8001fb6 <_printf_i+0x14e>
 8001fa4:	6923      	ldr	r3, [r4, #16]
 8001fa6:	6861      	ldr	r1, [r4, #4]
 8001fa8:	4299      	cmp	r1, r3
 8001faa:	bfde      	ittt	le
 8001fac:	2330      	movle	r3, #48	; 0x30
 8001fae:	f805 3c01 	strble.w	r3, [r5, #-1]
 8001fb2:	f105 35ff 	addle.w	r5, r5, #4294967295
 8001fb6:	1b52      	subs	r2, r2, r5
 8001fb8:	6122      	str	r2, [r4, #16]
 8001fba:	464b      	mov	r3, r9
 8001fbc:	4621      	mov	r1, r4
 8001fbe:	4640      	mov	r0, r8
 8001fc0:	f8cd a000 	str.w	sl, [sp]
 8001fc4:	aa03      	add	r2, sp, #12
 8001fc6:	f7ff fedf 	bl	8001d88 <_printf_common>
 8001fca:	3001      	adds	r0, #1
 8001fcc:	d14c      	bne.n	8002068 <_printf_i+0x200>
 8001fce:	f04f 30ff 	mov.w	r0, #4294967295
 8001fd2:	b004      	add	sp, #16
 8001fd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001fd8:	4834      	ldr	r0, [pc, #208]	; (80020ac <_printf_i+0x244>)
 8001fda:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8001fde:	6829      	ldr	r1, [r5, #0]
 8001fe0:	6823      	ldr	r3, [r4, #0]
 8001fe2:	f851 6b04 	ldr.w	r6, [r1], #4
 8001fe6:	6029      	str	r1, [r5, #0]
 8001fe8:	061d      	lsls	r5, r3, #24
 8001fea:	d514      	bpl.n	8002016 <_printf_i+0x1ae>
 8001fec:	07df      	lsls	r7, r3, #31
 8001fee:	bf44      	itt	mi
 8001ff0:	f043 0320 	orrmi.w	r3, r3, #32
 8001ff4:	6023      	strmi	r3, [r4, #0]
 8001ff6:	b91e      	cbnz	r6, 8002000 <_printf_i+0x198>
 8001ff8:	6823      	ldr	r3, [r4, #0]
 8001ffa:	f023 0320 	bic.w	r3, r3, #32
 8001ffe:	6023      	str	r3, [r4, #0]
 8002000:	2310      	movs	r3, #16
 8002002:	e7af      	b.n	8001f64 <_printf_i+0xfc>
 8002004:	6823      	ldr	r3, [r4, #0]
 8002006:	f043 0320 	orr.w	r3, r3, #32
 800200a:	6023      	str	r3, [r4, #0]
 800200c:	2378      	movs	r3, #120	; 0x78
 800200e:	4828      	ldr	r0, [pc, #160]	; (80020b0 <_printf_i+0x248>)
 8002010:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002014:	e7e3      	b.n	8001fde <_printf_i+0x176>
 8002016:	0659      	lsls	r1, r3, #25
 8002018:	bf48      	it	mi
 800201a:	b2b6      	uxthmi	r6, r6
 800201c:	e7e6      	b.n	8001fec <_printf_i+0x184>
 800201e:	4615      	mov	r5, r2
 8002020:	e7bb      	b.n	8001f9a <_printf_i+0x132>
 8002022:	682b      	ldr	r3, [r5, #0]
 8002024:	6826      	ldr	r6, [r4, #0]
 8002026:	1d18      	adds	r0, r3, #4
 8002028:	6961      	ldr	r1, [r4, #20]
 800202a:	6028      	str	r0, [r5, #0]
 800202c:	0635      	lsls	r5, r6, #24
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	d501      	bpl.n	8002036 <_printf_i+0x1ce>
 8002032:	6019      	str	r1, [r3, #0]
 8002034:	e002      	b.n	800203c <_printf_i+0x1d4>
 8002036:	0670      	lsls	r0, r6, #25
 8002038:	d5fb      	bpl.n	8002032 <_printf_i+0x1ca>
 800203a:	8019      	strh	r1, [r3, #0]
 800203c:	2300      	movs	r3, #0
 800203e:	4615      	mov	r5, r2
 8002040:	6123      	str	r3, [r4, #16]
 8002042:	e7ba      	b.n	8001fba <_printf_i+0x152>
 8002044:	682b      	ldr	r3, [r5, #0]
 8002046:	2100      	movs	r1, #0
 8002048:	1d1a      	adds	r2, r3, #4
 800204a:	602a      	str	r2, [r5, #0]
 800204c:	681d      	ldr	r5, [r3, #0]
 800204e:	6862      	ldr	r2, [r4, #4]
 8002050:	4628      	mov	r0, r5
 8002052:	f000 f82f 	bl	80020b4 <memchr>
 8002056:	b108      	cbz	r0, 800205c <_printf_i+0x1f4>
 8002058:	1b40      	subs	r0, r0, r5
 800205a:	6060      	str	r0, [r4, #4]
 800205c:	6863      	ldr	r3, [r4, #4]
 800205e:	6123      	str	r3, [r4, #16]
 8002060:	2300      	movs	r3, #0
 8002062:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002066:	e7a8      	b.n	8001fba <_printf_i+0x152>
 8002068:	462a      	mov	r2, r5
 800206a:	4649      	mov	r1, r9
 800206c:	4640      	mov	r0, r8
 800206e:	6923      	ldr	r3, [r4, #16]
 8002070:	47d0      	blx	sl
 8002072:	3001      	adds	r0, #1
 8002074:	d0ab      	beq.n	8001fce <_printf_i+0x166>
 8002076:	6823      	ldr	r3, [r4, #0]
 8002078:	079b      	lsls	r3, r3, #30
 800207a:	d413      	bmi.n	80020a4 <_printf_i+0x23c>
 800207c:	68e0      	ldr	r0, [r4, #12]
 800207e:	9b03      	ldr	r3, [sp, #12]
 8002080:	4298      	cmp	r0, r3
 8002082:	bfb8      	it	lt
 8002084:	4618      	movlt	r0, r3
 8002086:	e7a4      	b.n	8001fd2 <_printf_i+0x16a>
 8002088:	2301      	movs	r3, #1
 800208a:	4632      	mov	r2, r6
 800208c:	4649      	mov	r1, r9
 800208e:	4640      	mov	r0, r8
 8002090:	47d0      	blx	sl
 8002092:	3001      	adds	r0, #1
 8002094:	d09b      	beq.n	8001fce <_printf_i+0x166>
 8002096:	3501      	adds	r5, #1
 8002098:	68e3      	ldr	r3, [r4, #12]
 800209a:	9903      	ldr	r1, [sp, #12]
 800209c:	1a5b      	subs	r3, r3, r1
 800209e:	42ab      	cmp	r3, r5
 80020a0:	dcf2      	bgt.n	8002088 <_printf_i+0x220>
 80020a2:	e7eb      	b.n	800207c <_printf_i+0x214>
 80020a4:	2500      	movs	r5, #0
 80020a6:	f104 0619 	add.w	r6, r4, #25
 80020aa:	e7f5      	b.n	8002098 <_printf_i+0x230>
 80020ac:	080023e1 	.word	0x080023e1
 80020b0:	080023f2 	.word	0x080023f2

080020b4 <memchr>:
 80020b4:	4603      	mov	r3, r0
 80020b6:	b510      	push	{r4, lr}
 80020b8:	b2c9      	uxtb	r1, r1
 80020ba:	4402      	add	r2, r0
 80020bc:	4293      	cmp	r3, r2
 80020be:	4618      	mov	r0, r3
 80020c0:	d101      	bne.n	80020c6 <memchr+0x12>
 80020c2:	2000      	movs	r0, #0
 80020c4:	e003      	b.n	80020ce <memchr+0x1a>
 80020c6:	7804      	ldrb	r4, [r0, #0]
 80020c8:	3301      	adds	r3, #1
 80020ca:	428c      	cmp	r4, r1
 80020cc:	d1f6      	bne.n	80020bc <memchr+0x8>
 80020ce:	bd10      	pop	{r4, pc}

080020d0 <memcpy>:
 80020d0:	440a      	add	r2, r1
 80020d2:	4291      	cmp	r1, r2
 80020d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80020d8:	d100      	bne.n	80020dc <memcpy+0xc>
 80020da:	4770      	bx	lr
 80020dc:	b510      	push	{r4, lr}
 80020de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80020e2:	4291      	cmp	r1, r2
 80020e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80020e8:	d1f9      	bne.n	80020de <memcpy+0xe>
 80020ea:	bd10      	pop	{r4, pc}

080020ec <memmove>:
 80020ec:	4288      	cmp	r0, r1
 80020ee:	b510      	push	{r4, lr}
 80020f0:	eb01 0402 	add.w	r4, r1, r2
 80020f4:	d902      	bls.n	80020fc <memmove+0x10>
 80020f6:	4284      	cmp	r4, r0
 80020f8:	4623      	mov	r3, r4
 80020fa:	d807      	bhi.n	800210c <memmove+0x20>
 80020fc:	1e43      	subs	r3, r0, #1
 80020fe:	42a1      	cmp	r1, r4
 8002100:	d008      	beq.n	8002114 <memmove+0x28>
 8002102:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002106:	f803 2f01 	strb.w	r2, [r3, #1]!
 800210a:	e7f8      	b.n	80020fe <memmove+0x12>
 800210c:	4601      	mov	r1, r0
 800210e:	4402      	add	r2, r0
 8002110:	428a      	cmp	r2, r1
 8002112:	d100      	bne.n	8002116 <memmove+0x2a>
 8002114:	bd10      	pop	{r4, pc}
 8002116:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800211a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800211e:	e7f7      	b.n	8002110 <memmove+0x24>

08002120 <_free_r>:
 8002120:	b538      	push	{r3, r4, r5, lr}
 8002122:	4605      	mov	r5, r0
 8002124:	2900      	cmp	r1, #0
 8002126:	d040      	beq.n	80021aa <_free_r+0x8a>
 8002128:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800212c:	1f0c      	subs	r4, r1, #4
 800212e:	2b00      	cmp	r3, #0
 8002130:	bfb8      	it	lt
 8002132:	18e4      	addlt	r4, r4, r3
 8002134:	f000 f910 	bl	8002358 <__malloc_lock>
 8002138:	4a1c      	ldr	r2, [pc, #112]	; (80021ac <_free_r+0x8c>)
 800213a:	6813      	ldr	r3, [r2, #0]
 800213c:	b933      	cbnz	r3, 800214c <_free_r+0x2c>
 800213e:	6063      	str	r3, [r4, #4]
 8002140:	6014      	str	r4, [r2, #0]
 8002142:	4628      	mov	r0, r5
 8002144:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002148:	f000 b90c 	b.w	8002364 <__malloc_unlock>
 800214c:	42a3      	cmp	r3, r4
 800214e:	d908      	bls.n	8002162 <_free_r+0x42>
 8002150:	6820      	ldr	r0, [r4, #0]
 8002152:	1821      	adds	r1, r4, r0
 8002154:	428b      	cmp	r3, r1
 8002156:	bf01      	itttt	eq
 8002158:	6819      	ldreq	r1, [r3, #0]
 800215a:	685b      	ldreq	r3, [r3, #4]
 800215c:	1809      	addeq	r1, r1, r0
 800215e:	6021      	streq	r1, [r4, #0]
 8002160:	e7ed      	b.n	800213e <_free_r+0x1e>
 8002162:	461a      	mov	r2, r3
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	b10b      	cbz	r3, 800216c <_free_r+0x4c>
 8002168:	42a3      	cmp	r3, r4
 800216a:	d9fa      	bls.n	8002162 <_free_r+0x42>
 800216c:	6811      	ldr	r1, [r2, #0]
 800216e:	1850      	adds	r0, r2, r1
 8002170:	42a0      	cmp	r0, r4
 8002172:	d10b      	bne.n	800218c <_free_r+0x6c>
 8002174:	6820      	ldr	r0, [r4, #0]
 8002176:	4401      	add	r1, r0
 8002178:	1850      	adds	r0, r2, r1
 800217a:	4283      	cmp	r3, r0
 800217c:	6011      	str	r1, [r2, #0]
 800217e:	d1e0      	bne.n	8002142 <_free_r+0x22>
 8002180:	6818      	ldr	r0, [r3, #0]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	4401      	add	r1, r0
 8002186:	6011      	str	r1, [r2, #0]
 8002188:	6053      	str	r3, [r2, #4]
 800218a:	e7da      	b.n	8002142 <_free_r+0x22>
 800218c:	d902      	bls.n	8002194 <_free_r+0x74>
 800218e:	230c      	movs	r3, #12
 8002190:	602b      	str	r3, [r5, #0]
 8002192:	e7d6      	b.n	8002142 <_free_r+0x22>
 8002194:	6820      	ldr	r0, [r4, #0]
 8002196:	1821      	adds	r1, r4, r0
 8002198:	428b      	cmp	r3, r1
 800219a:	bf01      	itttt	eq
 800219c:	6819      	ldreq	r1, [r3, #0]
 800219e:	685b      	ldreq	r3, [r3, #4]
 80021a0:	1809      	addeq	r1, r1, r0
 80021a2:	6021      	streq	r1, [r4, #0]
 80021a4:	6063      	str	r3, [r4, #4]
 80021a6:	6054      	str	r4, [r2, #4]
 80021a8:	e7cb      	b.n	8002142 <_free_r+0x22>
 80021aa:	bd38      	pop	{r3, r4, r5, pc}
 80021ac:	200001b0 	.word	0x200001b0

080021b0 <sbrk_aligned>:
 80021b0:	b570      	push	{r4, r5, r6, lr}
 80021b2:	4e0e      	ldr	r6, [pc, #56]	; (80021ec <sbrk_aligned+0x3c>)
 80021b4:	460c      	mov	r4, r1
 80021b6:	6831      	ldr	r1, [r6, #0]
 80021b8:	4605      	mov	r5, r0
 80021ba:	b911      	cbnz	r1, 80021c2 <sbrk_aligned+0x12>
 80021bc:	f000 f8bc 	bl	8002338 <_sbrk_r>
 80021c0:	6030      	str	r0, [r6, #0]
 80021c2:	4621      	mov	r1, r4
 80021c4:	4628      	mov	r0, r5
 80021c6:	f000 f8b7 	bl	8002338 <_sbrk_r>
 80021ca:	1c43      	adds	r3, r0, #1
 80021cc:	d00a      	beq.n	80021e4 <sbrk_aligned+0x34>
 80021ce:	1cc4      	adds	r4, r0, #3
 80021d0:	f024 0403 	bic.w	r4, r4, #3
 80021d4:	42a0      	cmp	r0, r4
 80021d6:	d007      	beq.n	80021e8 <sbrk_aligned+0x38>
 80021d8:	1a21      	subs	r1, r4, r0
 80021da:	4628      	mov	r0, r5
 80021dc:	f000 f8ac 	bl	8002338 <_sbrk_r>
 80021e0:	3001      	adds	r0, #1
 80021e2:	d101      	bne.n	80021e8 <sbrk_aligned+0x38>
 80021e4:	f04f 34ff 	mov.w	r4, #4294967295
 80021e8:	4620      	mov	r0, r4
 80021ea:	bd70      	pop	{r4, r5, r6, pc}
 80021ec:	200001b4 	.word	0x200001b4

080021f0 <_malloc_r>:
 80021f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80021f4:	1ccd      	adds	r5, r1, #3
 80021f6:	f025 0503 	bic.w	r5, r5, #3
 80021fa:	3508      	adds	r5, #8
 80021fc:	2d0c      	cmp	r5, #12
 80021fe:	bf38      	it	cc
 8002200:	250c      	movcc	r5, #12
 8002202:	2d00      	cmp	r5, #0
 8002204:	4607      	mov	r7, r0
 8002206:	db01      	blt.n	800220c <_malloc_r+0x1c>
 8002208:	42a9      	cmp	r1, r5
 800220a:	d905      	bls.n	8002218 <_malloc_r+0x28>
 800220c:	230c      	movs	r3, #12
 800220e:	2600      	movs	r6, #0
 8002210:	603b      	str	r3, [r7, #0]
 8002212:	4630      	mov	r0, r6
 8002214:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002218:	4e2e      	ldr	r6, [pc, #184]	; (80022d4 <_malloc_r+0xe4>)
 800221a:	f000 f89d 	bl	8002358 <__malloc_lock>
 800221e:	6833      	ldr	r3, [r6, #0]
 8002220:	461c      	mov	r4, r3
 8002222:	bb34      	cbnz	r4, 8002272 <_malloc_r+0x82>
 8002224:	4629      	mov	r1, r5
 8002226:	4638      	mov	r0, r7
 8002228:	f7ff ffc2 	bl	80021b0 <sbrk_aligned>
 800222c:	1c43      	adds	r3, r0, #1
 800222e:	4604      	mov	r4, r0
 8002230:	d14d      	bne.n	80022ce <_malloc_r+0xde>
 8002232:	6834      	ldr	r4, [r6, #0]
 8002234:	4626      	mov	r6, r4
 8002236:	2e00      	cmp	r6, #0
 8002238:	d140      	bne.n	80022bc <_malloc_r+0xcc>
 800223a:	6823      	ldr	r3, [r4, #0]
 800223c:	4631      	mov	r1, r6
 800223e:	4638      	mov	r0, r7
 8002240:	eb04 0803 	add.w	r8, r4, r3
 8002244:	f000 f878 	bl	8002338 <_sbrk_r>
 8002248:	4580      	cmp	r8, r0
 800224a:	d13a      	bne.n	80022c2 <_malloc_r+0xd2>
 800224c:	6821      	ldr	r1, [r4, #0]
 800224e:	3503      	adds	r5, #3
 8002250:	1a6d      	subs	r5, r5, r1
 8002252:	f025 0503 	bic.w	r5, r5, #3
 8002256:	3508      	adds	r5, #8
 8002258:	2d0c      	cmp	r5, #12
 800225a:	bf38      	it	cc
 800225c:	250c      	movcc	r5, #12
 800225e:	4638      	mov	r0, r7
 8002260:	4629      	mov	r1, r5
 8002262:	f7ff ffa5 	bl	80021b0 <sbrk_aligned>
 8002266:	3001      	adds	r0, #1
 8002268:	d02b      	beq.n	80022c2 <_malloc_r+0xd2>
 800226a:	6823      	ldr	r3, [r4, #0]
 800226c:	442b      	add	r3, r5
 800226e:	6023      	str	r3, [r4, #0]
 8002270:	e00e      	b.n	8002290 <_malloc_r+0xa0>
 8002272:	6822      	ldr	r2, [r4, #0]
 8002274:	1b52      	subs	r2, r2, r5
 8002276:	d41e      	bmi.n	80022b6 <_malloc_r+0xc6>
 8002278:	2a0b      	cmp	r2, #11
 800227a:	d916      	bls.n	80022aa <_malloc_r+0xba>
 800227c:	1961      	adds	r1, r4, r5
 800227e:	42a3      	cmp	r3, r4
 8002280:	6025      	str	r5, [r4, #0]
 8002282:	bf18      	it	ne
 8002284:	6059      	strne	r1, [r3, #4]
 8002286:	6863      	ldr	r3, [r4, #4]
 8002288:	bf08      	it	eq
 800228a:	6031      	streq	r1, [r6, #0]
 800228c:	5162      	str	r2, [r4, r5]
 800228e:	604b      	str	r3, [r1, #4]
 8002290:	4638      	mov	r0, r7
 8002292:	f104 060b 	add.w	r6, r4, #11
 8002296:	f000 f865 	bl	8002364 <__malloc_unlock>
 800229a:	f026 0607 	bic.w	r6, r6, #7
 800229e:	1d23      	adds	r3, r4, #4
 80022a0:	1af2      	subs	r2, r6, r3
 80022a2:	d0b6      	beq.n	8002212 <_malloc_r+0x22>
 80022a4:	1b9b      	subs	r3, r3, r6
 80022a6:	50a3      	str	r3, [r4, r2]
 80022a8:	e7b3      	b.n	8002212 <_malloc_r+0x22>
 80022aa:	6862      	ldr	r2, [r4, #4]
 80022ac:	42a3      	cmp	r3, r4
 80022ae:	bf0c      	ite	eq
 80022b0:	6032      	streq	r2, [r6, #0]
 80022b2:	605a      	strne	r2, [r3, #4]
 80022b4:	e7ec      	b.n	8002290 <_malloc_r+0xa0>
 80022b6:	4623      	mov	r3, r4
 80022b8:	6864      	ldr	r4, [r4, #4]
 80022ba:	e7b2      	b.n	8002222 <_malloc_r+0x32>
 80022bc:	4634      	mov	r4, r6
 80022be:	6876      	ldr	r6, [r6, #4]
 80022c0:	e7b9      	b.n	8002236 <_malloc_r+0x46>
 80022c2:	230c      	movs	r3, #12
 80022c4:	4638      	mov	r0, r7
 80022c6:	603b      	str	r3, [r7, #0]
 80022c8:	f000 f84c 	bl	8002364 <__malloc_unlock>
 80022cc:	e7a1      	b.n	8002212 <_malloc_r+0x22>
 80022ce:	6025      	str	r5, [r4, #0]
 80022d0:	e7de      	b.n	8002290 <_malloc_r+0xa0>
 80022d2:	bf00      	nop
 80022d4:	200001b0 	.word	0x200001b0

080022d8 <_realloc_r>:
 80022d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80022dc:	4680      	mov	r8, r0
 80022de:	4614      	mov	r4, r2
 80022e0:	460e      	mov	r6, r1
 80022e2:	b921      	cbnz	r1, 80022ee <_realloc_r+0x16>
 80022e4:	4611      	mov	r1, r2
 80022e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80022ea:	f7ff bf81 	b.w	80021f0 <_malloc_r>
 80022ee:	b92a      	cbnz	r2, 80022fc <_realloc_r+0x24>
 80022f0:	f7ff ff16 	bl	8002120 <_free_r>
 80022f4:	4625      	mov	r5, r4
 80022f6:	4628      	mov	r0, r5
 80022f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80022fc:	f000 f838 	bl	8002370 <_malloc_usable_size_r>
 8002300:	4284      	cmp	r4, r0
 8002302:	4607      	mov	r7, r0
 8002304:	d802      	bhi.n	800230c <_realloc_r+0x34>
 8002306:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800230a:	d812      	bhi.n	8002332 <_realloc_r+0x5a>
 800230c:	4621      	mov	r1, r4
 800230e:	4640      	mov	r0, r8
 8002310:	f7ff ff6e 	bl	80021f0 <_malloc_r>
 8002314:	4605      	mov	r5, r0
 8002316:	2800      	cmp	r0, #0
 8002318:	d0ed      	beq.n	80022f6 <_realloc_r+0x1e>
 800231a:	42bc      	cmp	r4, r7
 800231c:	4622      	mov	r2, r4
 800231e:	4631      	mov	r1, r6
 8002320:	bf28      	it	cs
 8002322:	463a      	movcs	r2, r7
 8002324:	f7ff fed4 	bl	80020d0 <memcpy>
 8002328:	4631      	mov	r1, r6
 800232a:	4640      	mov	r0, r8
 800232c:	f7ff fef8 	bl	8002120 <_free_r>
 8002330:	e7e1      	b.n	80022f6 <_realloc_r+0x1e>
 8002332:	4635      	mov	r5, r6
 8002334:	e7df      	b.n	80022f6 <_realloc_r+0x1e>
	...

08002338 <_sbrk_r>:
 8002338:	b538      	push	{r3, r4, r5, lr}
 800233a:	2300      	movs	r3, #0
 800233c:	4d05      	ldr	r5, [pc, #20]	; (8002354 <_sbrk_r+0x1c>)
 800233e:	4604      	mov	r4, r0
 8002340:	4608      	mov	r0, r1
 8002342:	602b      	str	r3, [r5, #0]
 8002344:	f7fe f896 	bl	8000474 <_sbrk>
 8002348:	1c43      	adds	r3, r0, #1
 800234a:	d102      	bne.n	8002352 <_sbrk_r+0x1a>
 800234c:	682b      	ldr	r3, [r5, #0]
 800234e:	b103      	cbz	r3, 8002352 <_sbrk_r+0x1a>
 8002350:	6023      	str	r3, [r4, #0]
 8002352:	bd38      	pop	{r3, r4, r5, pc}
 8002354:	200001b8 	.word	0x200001b8

08002358 <__malloc_lock>:
 8002358:	4801      	ldr	r0, [pc, #4]	; (8002360 <__malloc_lock+0x8>)
 800235a:	f000 b811 	b.w	8002380 <__retarget_lock_acquire_recursive>
 800235e:	bf00      	nop
 8002360:	200001bc 	.word	0x200001bc

08002364 <__malloc_unlock>:
 8002364:	4801      	ldr	r0, [pc, #4]	; (800236c <__malloc_unlock+0x8>)
 8002366:	f000 b80c 	b.w	8002382 <__retarget_lock_release_recursive>
 800236a:	bf00      	nop
 800236c:	200001bc 	.word	0x200001bc

08002370 <_malloc_usable_size_r>:
 8002370:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002374:	1f18      	subs	r0, r3, #4
 8002376:	2b00      	cmp	r3, #0
 8002378:	bfbc      	itt	lt
 800237a:	580b      	ldrlt	r3, [r1, r0]
 800237c:	18c0      	addlt	r0, r0, r3
 800237e:	4770      	bx	lr

08002380 <__retarget_lock_acquire_recursive>:
 8002380:	4770      	bx	lr

08002382 <__retarget_lock_release_recursive>:
 8002382:	4770      	bx	lr

08002384 <_init>:
 8002384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002386:	bf00      	nop
 8002388:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800238a:	bc08      	pop	{r3}
 800238c:	469e      	mov	lr, r3
 800238e:	4770      	bx	lr

08002390 <_fini>:
 8002390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002392:	bf00      	nop
 8002394:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002396:	bc08      	pop	{r3}
 8002398:	469e      	mov	lr, r3
 800239a:	4770      	bx	lr
