

================================================================
== Vivado HLS Report for 'TOP_fuct_entry226'
================================================================
* Date:           Sat Jun  4 16:23:39 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Sobel_SkLines
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.676|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|       2|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      54|    -|
|Register         |        -|      -|       3|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|       3|      56|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_done         |   9|          2|    1|          2|
    |cols_blk_n      |   9|          2|    1|          2|
    |cols_out_blk_n  |   9|          2|    1|          2|
    |real_start      |   9|          2|    1|          2|
    |rows_blk_n      |   9|          2|    1|          2|
    |rows_out_blk_n  |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           |  54|         12|    6|         12|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------+-----+-----+------------+-------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | TOP_fuct.entry226 | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | TOP_fuct.entry226 | return value |
|ap_start         |  in |    1| ap_ctrl_hs | TOP_fuct.entry226 | return value |
|start_full_n     |  in |    1| ap_ctrl_hs | TOP_fuct.entry226 | return value |
|ap_done          | out |    1| ap_ctrl_hs | TOP_fuct.entry226 | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | TOP_fuct.entry226 | return value |
|ap_idle          | out |    1| ap_ctrl_hs | TOP_fuct.entry226 | return value |
|ap_ready         | out |    1| ap_ctrl_hs | TOP_fuct.entry226 | return value |
|start_out        | out |    1| ap_ctrl_hs | TOP_fuct.entry226 | return value |
|start_write      | out |    1| ap_ctrl_hs | TOP_fuct.entry226 | return value |
|rows_dout        |  in |   32|   ap_fifo  |        rows       |    pointer   |
|rows_empty_n     |  in |    1|   ap_fifo  |        rows       |    pointer   |
|rows_read        | out |    1|   ap_fifo  |        rows       |    pointer   |
|cols_dout        |  in |   32|   ap_fifo  |        cols       |    pointer   |
|cols_empty_n     |  in |    1|   ap_fifo  |        cols       |    pointer   |
|cols_read        | out |    1|   ap_fifo  |        cols       |    pointer   |
|rows_out_din     | out |   32|   ap_fifo  |      rows_out     |    pointer   |
|rows_out_full_n  |  in |    1|   ap_fifo  |      rows_out     |    pointer   |
|rows_out_write   | out |    1|   ap_fifo  |      rows_out     |    pointer   |
|cols_out_din     | out |   32|   ap_fifo  |      cols_out     |    pointer   |
|cols_out_full_n  |  in |    1|   ap_fifo  |      cols_out     |    pointer   |
|cols_out_write   | out |    1|   ap_fifo  |      cols_out     |    pointer   |
+-----------------+-----+-----+------------+-------------------+--------------+

