// Seed: 2965858273
module module_0 ();
  wire id_1;
  wire id_2, id_3;
  assign id_2 = !-1;
endmodule
module module_1 (
    input tri1 id_0,
    output logic id_1,
    input wand id_2,
    input supply1 id_3,
    input tri1 id_4
);
  wire id_6;
  parameter id_7 = 1;
  module_0 modCall_1 ();
  always @(posedge id_4 or posedge id_2 or 1'b0 or posedge {
    id_4,
    -1,
    !1'h0,
    -1,
    1,
    1,
    1,
    1
  })
    id_1 = id_6;
endmodule
