These codes are implementations of 3-bit adder using RTL modeling and 3-bit carry-lookahead adder using gate level modeling in verilog.
