
Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_pp' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+dmptf -debug_region+cell+encrypt' instead.


Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+f+dmptf -debug_region+cell+encrypt' instead.


Warning-[DBGACC_DBG] Multiple debug options being used
  The debug switches '-debug_access' and '-debug_pp' are being used together. 
  For better performance, consider using only '-debug_access'.

Command: vcs -top bsg_parallel_in_serial_out_wrapper +acc+1 +vpi -P pli.tab +define+COCOTB_SIM=1 \
-sverilog -timescale=1ns/1ps +v2k -l vcs.log -debug_pp +vcs+vcdpluson +lint=all,noSVA-UA,noSVA-NSVU,noVCDE,noNS \
-assert svaext -cm line+fsm+branch+cond+tgl -kdb -debug_access+all +incdir+/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_misc \
-full64 -debug -load /homes/stshao/.local/lib/python3.6/site-packages/cocotb/libs/libcocotbvpi_vcs.so \
/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_test/bsg_nonsynth_clock_gen.sv \
/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_test/bsg_nonsynth_reset_gen.sv \
/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.sv \
/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_dataflow/bsg_two_fifo.sv /home/stshao/ee478/warm-up-project/../basejump_stl/bsg_dataflow/bsg_one_fifo.sv \
/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_misc/bsg_array_reverse.sv \
/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_misc/bsg_dff_en.sv /home/stshao/ee478/warm-up-project/../basejump_stl/bsg_misc/bsg_dff_reset.sv \
/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_misc/bsg_counter_clear_up.sv \
/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_misc/bsg_mux.sv /home/stshao/ee478/warm-up-project/../basejump_stl/bsg_mem/bsg_mem_1r1w.sv \
/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_mem/bsg_mem_1r1w_synth.sv \
/homes/stshao/ee478/warm-up-project/bsg_parallel_in_serial_out_wrapper.sv /homes/stshao/ee478/warm-up-project/bsg_parallel_in_serial_out_cov.sv \

                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Tue May 14 13:28:19 2024

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)


Warning-[DEPRECATED_OPTION] Deprecated option used
  The specified option '+acc+1' is deprecated.
  Please use '-debug_access+r+w+nomemcbk -debug_region+cell' instead.


Warning-[VPI-CT-NS] VPI function is not supported
  The VPI function 'vpi_register_cb' is not supported in the compiler.
  Please fix the code being referred to by the '-load' compile option.


Warning-[VPI-CT-NS] VPI function is not supported
  The VPI function 'vpi_chk_error' is not supported in the compiler.
  Please fix the code being referred to by the '-load' compile option.


Warning-[VPI-CT-NS] VPI function is not supported
  The VPI function 'vpi_register_cb' is not supported in the compiler.
  Please fix the code being referred to by the '-load' compile option.


Warning-[VPI-CT-NS] VPI function is not supported
  The VPI function 'vpi_chk_error' is not supported in the compiler.
  Please fix the code being referred to by the '-load' compile option.

Parsing design file '/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_test/bsg_nonsynth_clock_gen.sv'
Parsing included file '/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_misc/bsg_defines.sv'.
Back to file '/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_test/bsg_nonsynth_clock_gen.sv'.
Parsing design file '/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_test/bsg_nonsynth_reset_gen.sv'
Parsing included file '/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_misc/bsg_defines.sv'.
Back to file '/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_test/bsg_nonsynth_reset_gen.sv'.
Parsing design file '/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.sv'
Parsing included file '/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_misc/bsg_defines.sv'.
Back to file '/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.sv'.
Parsing design file '/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_dataflow/bsg_two_fifo.sv'
Parsing included file '/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_misc/bsg_defines.sv'.
Back to file '/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_dataflow/bsg_two_fifo.sv'.
Parsing design file '/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_dataflow/bsg_one_fifo.sv'
Parsing included file '/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_misc/bsg_defines.sv'.
Back to file '/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_dataflow/bsg_one_fifo.sv'.
Parsing design file '/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_misc/bsg_array_reverse.sv'
Parsing included file '/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_misc/bsg_defines.sv'.
Back to file '/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_misc/bsg_array_reverse.sv'.
Parsing design file '/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_misc/bsg_dff_en.sv'
Parsing included file '/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_misc/bsg_defines.sv'.
Back to file '/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_misc/bsg_dff_en.sv'.
Parsing design file '/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_misc/bsg_dff_reset.sv'
Parsing included file '/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_misc/bsg_defines.sv'.
Back to file '/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_misc/bsg_dff_reset.sv'.
Parsing design file '/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_misc/bsg_counter_clear_up.sv'
Parsing included file '/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_misc/bsg_defines.sv'.
Back to file '/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_misc/bsg_counter_clear_up.sv'.
Parsing design file '/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_misc/bsg_mux.sv'
Parsing included file '/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_misc/bsg_defines.sv'.
Back to file '/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_misc/bsg_mux.sv'.
Parsing design file '/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_mem/bsg_mem_1r1w.sv'
Parsing included file '/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_misc/bsg_defines.sv'.
Back to file '/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_mem/bsg_mem_1r1w.sv'.
Parsing design file '/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_mem/bsg_mem_1r1w_synth.sv'
Parsing included file '/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_misc/bsg_defines.sv'.
Back to file '/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_mem/bsg_mem_1r1w_synth.sv'.
Parsing design file '/homes/stshao/ee478/warm-up-project/bsg_parallel_in_serial_out_wrapper.sv'
Parsing design file '/homes/stshao/ee478/warm-up-project/bsg_parallel_in_serial_out_cov.sv'
Parsing included file '/home/stshao/ee478/warm-up-project/../basejump_stl/bsg_misc/bsg_defines.sv'.
Back to file '/homes/stshao/ee478/warm-up-project/bsg_parallel_in_serial_out_cov.sv'.

Lint-[SV-PIU] Package import statement in $unit scope.
/home/lab.apps/vlsiapps_new/vcs/T-2022.06/etc/sva/rec_ltl_classes_package.svp, 2


Top Level Modules:
       bsg_parallel_in_serial_out_wrapper
TimeScale is 1 ps / 1 ps

Error-[IIPCNDI] Identifier not declared
/homes/stshao/ee478/warm-up-project/bsg_parallel_in_serial_out_wrapper.sv, 29
  In instance 'pc_cov' of 'bsg_parallel_in_serial_out_cov', identifier 
  'fifo1_ready_and_lo' bound by .* wildcard specification to an input port is 
  not defined or imported in the scope.
  Instance master defined at: 
  /homes/stshao/ee478/warm-up-project/bsg_parallel_in_serial_out_cov.sv, 3


Error-[IIPCNDI] Identifier not declared
/homes/stshao/ee478/warm-up-project/bsg_parallel_in_serial_out_wrapper.sv, 29
  In instance 'pc_cov' of 'bsg_parallel_in_serial_out_cov', identifier 
  'shift_ctr_r' bound by .* wildcard specification to an input port is not 
  defined or imported in the scope.
  Instance master defined at: 
  /homes/stshao/ee478/warm-up-project/bsg_parallel_in_serial_out_cov.sv, 3

5 warnings
2 errors
CPU time: .366 seconds to compile
