v {xschem version=3.4.7 file_version=1.2}
G {}
K {}
V {}
S {}
E {}
B 2 240 -1730 1430 -1010 {flags=graph
y1=-0.04320988
y2=3.3175585
ypos1=-0.5
ypos2=3.5
divy=5
subdivy=1
unity=1
x1=2.4910572e-08
x2=9.9066284e-08
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0
node="gaten
gatep
vb1
vb2
osci
vhigh
vlow"
color="4 5 6 7 8 9 10"
dataset=-1
unitx=1
logx=0
logy=0
rawfile=$netlist_dir/VCO0818.raw
autoload=1
hilight_wave=3
digital=0
legend=1
rainbow=0
sim_type=tran}
B 2 1470 -1720 2510 -1020 {flags=graph
y1=-0.069444856
y2=3.4305555
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=2.4910572e-08
x2=9.9066284e-08
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0
node="osci
vhigh
vlow
out_comp_high
out_comp_low
q
qb"
color="4 5 6 7 8 9 10"
dataset=-1
unitx=1
logx=0
logy=0
autoload=1
sim_type=tran
hilight_wave=5
rawfile=$netlist_dir/VCO0818.raw}
N 1630 -550 1630 -520 {lab=vss}
N 1630 -440 1630 -410 {lab=vdd}
N 1630 -330 1630 -300 {lab=vss}
N 1630 -220 1630 -190 {lab=vdd}
N 1830 -400 1870 -400 {lab=out_comp_high}
N 1830 -340 1870 -340 {lab=out_comp_low}
N 1910 -470 1910 -430 {lab=vdd}
N 1910 -310 1910 -270 {lab=vss}
N 1950 -400 1990 -400 {lab=q}
N 1950 -340 1990 -340 {lab=qb}
N 1260 -880 1260 -850 {lab=vdd}
N 1260 -700 1260 -680 {lab=GND}
N 1260 -790 1260 -760 {lab=vss}
N 1570 -450 1570 -370 {lab=osci}
N 1570 -450 1590 -450 {lab=osci}
N 1570 -370 1570 -290 {lab=osci}
N 1570 -290 1590 -290 {lab=osci}
N 1830 -480 1830 -400 {lab=out_comp_high}
N 1730 -480 1830 -480 {lab=out_comp_high}
N 1830 -340 1830 -260 {lab=out_comp_low}
N 1730 -260 1830 -260 {lab=out_comp_low}
N 1650 -780 1650 -750 {lab=vdd}
N 1650 -690 1650 -660 {lab=irefn}
N 1730 -780 1730 -750 {lab=irefp}
N 1730 -690 1730 -660 {lab=vss}
N 1690 -460 1690 -430 {lab=irefn}
N 1690 -240 1690 -210 {lab=irefp}
N 930 -790 980 -790 {lab=q}
N 1140 -790 1190 -790 {lab=qnot}
N 1030 -730 1030 -700 {lab=vss}
N 1030 -880 1030 -850 {lab=vdd}
N 1430 -140 1430 -120 {lab=vss}
N 2130 -550 2150 -550 {lab=#net1}
N 2080 -530 2080 -470 {lab=vss}
N 2080 -470 2200 -470 {lab=vss}
N 2200 -490 2200 -470 {lab=vss}
N 2080 -630 2080 -570 {lab=vdd}
N 2080 -630 2200 -630 {lab=vdd}
N 2200 -630 2200 -610 {lab=vdd}
N 2310 -550 2340 -550 {lab=fout}
N 2000 -550 2030 -550 {lab=q}
N 2130 -190 2150 -190 {lab=#net2}
N 2080 -170 2080 -110 {lab=vss}
N 2080 -110 2200 -110 {lab=vss}
N 2200 -130 2200 -110 {lab=vss}
N 2080 -270 2080 -210 {lab=vdd}
N 2080 -270 2200 -270 {lab=vdd}
N 2200 -270 2200 -250 {lab=vdd}
N 2310 -190 2340 -190 {lab=foutb}
N 2000 -190 2030 -190 {lab=qb}
N 1360 -370 1570 -370 {lab=osci}
N 800 -280 800 -260 {lab=GND}
N 800 -370 800 -340 {lab=#net3}
N 1380 -840 1380 -810 {lab=iref200}
N 1380 -750 1380 -730 {lab=vss}
N 1430 -340 1430 -230 {lab=vlow}
N 1430 -510 1430 -400 {lab=vhigh}
N 1430 -230 1430 -200 {lab=vlow}
N 1430 -520 1430 -510 {lab=vhigh}
N 1430 -230 1590 -230 {lab=vlow}
N 1430 -510 1590 -510 {lab=vhigh}
N 1160 -620 1430 -620 {lab=vdd}
N 1430 -620 1430 -580 {lab=vdd}
N 1360 -120 1430 -120 {lab=vss}
N 910 -370 940 -370 {lab=#net3}
N 910 -330 940 -330 {lab=iref200}
N 980 -500 980 -470 {lab=vdd}
N 1020 -500 1020 -470 {lab=vss}
N 970 -270 970 -240 {lab=s0}
N 990 -270 990 -240 {lab=s1}
N 1010 -270 1010 -240 {lab=s2}
N 1060 -620 1160 -620 {lab=vdd}
N 540 -860 540 -830 {lab=s0}
N 540 -770 540 -740 {lab=vss}
N 600 -860 600 -830 {lab=s1}
N 600 -770 600 -740 {lab=vss}
N 660 -860 660 -830 {lab=s2}
N 660 -770 660 -740 {lab=vss}
N 1060 -410 1090 -410 {lab=qnot}
N 1060 -330 1090 -330 {lab=qb}
N 800 -370 910 -370 {lab=#net3}
N 1220 -370 1360 -370 {lab=osci}
N 1240 -370 1240 -360 {lab=osci}
N 1240 -300 1240 -290 {lab=vss}
N 1060 -370 1220 -370 {lab=osci}
N 1240 -290 1240 -270 {lab=vss}
N 1240 -150 1240 -120 {lab=vss}
N 1240 -270 1240 -150 {lab=vss}
N 1030 -270 1030 -240 {lab=s3}
N 1240 -120 1360 -120 {lab=vss}
N 980 -620 1060 -620 {lab=vdd}
N 980 -620 980 -500 {lab=vdd}
N 720 -860 720 -830 {lab=s3}
N 720 -770 720 -740 {lab=vss}
C {devices/code_shown.sym} 2430 -610 0 0 {name=Simulation only_toplevel=false value="

.param VDD = 3.3
.param Vtune = 2
.param s0 = 3.3 s1 = 0 s2 = 0 s3 = 0
.param VIN=1
*V6 net3 0 \{Vtune\}
.meas tran period1 TRIG v(fout) VAL=1.65 RISE=15 TARG v(fout) VAL=1.65 RISE=16
.meas tran freq param='1/period1' 

.control
save all

let vstart = 0.0
let vstop = 3.3
let vstep = 0.1

foreach VINVAL 2.0
    alterparam Vtune = $VINVAL
    reset
    tran 10p 2u
end

write VCO0907.raw
.endc
"}
C {devices/code_shown.sym} 2420 -800 0 0 {name=MODELS1 only_toplevel=true
format="tcleval( @value )"
value="
.include $::180MCU_MODELS/design.ngspice
.lib $::180MCU_MODELS/sm141064.ngspice typical
.lib $::180MCU_MODELS/sm141064.ngspice cap_mim
.lib $::180MCU_MODELS/sm141064.ngspice res_typical
.lib $::180MCU_MODELS/sm141064.ngspice moscap_typical
.lib $::180MCU_MODELS/sm141064.ngspice mimcap_typical
* .lib $::180MCU_MODELS/sm141064.ngspice res_statistical
"}
C {launcher.sym} 1980 -970 0 0 {name=h5
descr="load waves" 
tclcommand="xschem raw_read $netlist_dir/RVCO_0812.raw tran"
}
C {lab_wire.sym} 1630 -420 2 0 {name=p4 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1630 -200 2 0 {name=p5 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1630 -320 0 1 {name=p6 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1630 -540 0 1 {name=p7 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1540 -230 0 0 {name=p8 sig_type=std_logic lab=vlow}
C {lab_wire.sym} 1540 -510 0 0 {name=p9 sig_type=std_logic lab=vhigh}
C {lab_wire.sym} 1910 -460 0 0 {name=p12 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1910 -280 2 1 {name=p13 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1980 -400 0 1 {name=p14 sig_type=std_logic lab=q}
C {lab_wire.sym} 1980 -340 0 1 {name=p15 sig_type=std_logic lab=qb}
C {vsource.sym} 1260 -820 0 0 {name=V1 value=\{VDD\} savecurrent=false}
C {vsource.sym} 1260 -730 0 0 {name=V2 value=0 savecurrent=false}
C {gnd.sym} 1260 -680 0 0 {name=l4 lab=GND}
C {lab_wire.sym} 1260 -870 0 0 {name=p18 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1260 -780 0 0 {name=p19 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1530 -370 0 0 {name=p10 sig_type=std_logic lab=osci}
C {isource.sym} 1650 -720 0 0 {name=I1 value=200u}
C {isource.sym} 1730 -720 0 0 {name=I2 value=200u}
C {lab_wire.sym} 1650 -770 0 0 {name=p11 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1650 -670 2 1 {name=p20 sig_type=std_logic lab=irefn}
C {lab_wire.sym} 1690 -440 2 0 {name=p23 sig_type=std_logic lab=irefn}
C {lab_wire.sym} 1730 -770 0 0 {name=p24 sig_type=std_logic lab=irefp}
C {lab_wire.sym} 1730 -670 2 1 {name=p25 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1690 -220 2 0 {name=p26 sig_type=std_logic lab=irefp}
C {lab_wire.sym} 1030 -870 0 0 {name=p1 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1030 -710 2 1 {name=p2 sig_type=std_logic lab=vss}
C {lab_wire.sym} 940 -790 0 0 {name=p3 sig_type=std_logic lab=q}
C {lab_wire.sym} 1180 -790 0 0 {name=p16 sig_type=std_logic lab=qnot}
C {res.sym} 1430 -170 0 0 {name=R1
value=8k
footprint=1206
device=resistor
m=1}
C {res.sym} 1430 -370 0 0 {name=R2
value=16k
footprint=1206
device=resistor
m=1}
C {res.sym} 1430 -550 0 0 {name=R4
value=8k
footprint=1206
device=resistor
m=1}
C {lab_wire.sym} 2140 -630 0 0 {name=p21 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 2140 -270 0 0 {name=p22 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 2140 -470 2 1 {name=p38 sig_type=std_logic lab=vss}
C {lab_wire.sym} 2140 -110 2 1 {name=p39 sig_type=std_logic lab=vss}
C {lab_wire.sym} 2010 -550 0 0 {name=p40 sig_type=std_logic lab=q}
C {lab_wire.sym} 2010 -190 0 0 {name=p41 sig_type=std_logic lab=qb}
C {lab_wire.sym} 2330 -550 0 1 {name=p42 sig_type=std_logic lab=fout}
C {lab_wire.sym} 2330 -190 0 1 {name=p43 sig_type=std_logic lab=foutb}
C {libs/qw_core_analog/SRlatch.sym} 1910 -370 0 0 {name=x9}
C {libs/qw_core_analog/PMOScomparator.sym} 1650 -260 2 1 {name=x2}
C {libs/qw_core_analog/NMOScomparator.sym} 1650 -480 2 1 {name=x10}
C {libs/qw_core_analog/INV.sym} 1040 -660 0 0 {name=x3}
C {libs/qw_core_analog/schmitt_trigger.sym} 2070 -550 0 0 {name=x1}
C {libs/qw_core_analog/schmitt_trigger.sym} 2070 -190 0 0 {name=x4}
C {libs/qw_core_analog/INV.sym} 2210 -420 0 0 {name=x5}
C {libs/qw_core_analog/INV.sym} 2210 -60 0 0 {name=x7}
C {vsource.sym} 800 -310 0 0 {name=V6 value=\{Vtune\} savecurrent=false}
C {gnd.sym} 800 -260 0 0 {name=l8 lab=GND}
C {isource.sym} 1380 -780 0 0 {name=I0 value=200u}
C {lab_wire.sym} 1380 -830 0 1 {name=p64 sig_type=std_logic lab=iref200}
C {lab_wire.sym} 1790 -480 0 0 {name=p56 sig_type=std_logic lab=out_comp_high}
C {lab_wire.sym} 1800 -260 0 0 {name=p57 sig_type=std_logic lab=out_comp_low}
C {noconn.sym} 2340 -550 0 1 {name=l2}
C {lab_wire.sym} 920 -330 0 0 {name=p27 sig_type=std_logic lab=iref200}
C {lab_wire.sym} 980 -490 0 0 {name=p28 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1020 -490 0 0 {name=p29 sig_type=std_logic lab=vss}
C {lab_wire.sym} 970 -240 0 0 {name=p30 sig_type=std_logic lab=s0}
C {lab_wire.sym} 990 -240 0 0 {name=p31 sig_type=std_logic lab=s1}
C {lab_wire.sym} 1010 -240 0 0 {name=p32 sig_type=std_logic lab=s2}
C {vsource.sym} 540 -800 0 0 {name=V3 value=\{s0\} savecurrent=false}
C {lab_wire.sym} 540 -850 0 0 {name=p34 sig_type=std_logic lab=s0}
C {lab_wire.sym} 540 -750 2 1 {name=p35 sig_type=std_logic lab=vss}
C {vsource.sym} 600 -800 0 0 {name=V4 value=\{s1\} savecurrent=false}
C {lab_wire.sym} 600 -850 0 0 {name=p36 sig_type=std_logic lab=s1}
C {lab_wire.sym} 600 -750 2 1 {name=p37 sig_type=std_logic lab=vss}
C {vsource.sym} 660 -800 0 0 {name=V5 value=\{s2\} savecurrent=false}
C {lab_wire.sym} 660 -850 0 0 {name=p44 sig_type=std_logic lab=s2}
C {lab_wire.sym} 660 -750 2 1 {name=p45 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1340 -120 0 0 {name=p33 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1080 -330 0 1 {name=p46 sig_type=std_logic lab=qb}
C {lab_wire.sym} 1080 -410 0 1 {name=p47 sig_type=std_logic lab=qnot}
C {capa-2.sym} 1240 -330 0 0 {name=C3 gnd=0 value=1p m=1}
C {lab_wire.sym} 1380 -740 2 1 {name=p63 sig_type=std_logic lab=vss}
C {libs/qw_core_analog/PCP1248X/PCP1248X.sym} 1000 -370 0 0 {name=x6}
C {lab_wire.sym} 1030 -240 0 0 {name=p81 sig_type=std_logic lab=s3}
C {vsource.sym} 720 -800 0 0 {name=V7 value=\{s3\} savecurrent=false}
C {lab_wire.sym} 720 -850 0 0 {name=p17 sig_type=std_logic lab=s3}
C {lab_wire.sym} 720 -750 2 1 {name=p48 sig_type=std_logic lab=vss}
