{"id": "2601.00450", "categories": ["cs.AR"], "pdf": "https://arxiv.org/pdf/2601.00450", "abs": "https://arxiv.org/abs/2601.00450", "authors": ["Elham Cheshmikhani", "Hamed Farbeh", "Hossein Asadi"], "title": "Enhancing Reliability of STT-MRAM Caches by Eliminating Read Disturbance Accumulation", "comment": null, "summary": "Spin-Transfer Torque Magnetic RAM (STT-MRAM) as one of the most promising replacements for SRAMs in on-chip cache memories benefits from higher density and scalability, near-zero leakage power, and non-volatility, but its reliability is threatened by high read disturbance error rate. Error-Correcting Codes (ECCs) are conventionally suggested to overcome the read disturbance errors in STT-MRAM caches. By employing aggressive ECCs and checking out a cache block on every read access, a high level of cache reliability is achieved. However, to minimize the cache access time in modern processors, all blocks in the target cache set are simultaneously read in parallel for tags comparison operation and only the requested block is sent out, if any, after checking its ECC. These extra cache block reads without checking their ECCs until requesting the blocks by the processor cause the accumulation of read disturbance error, which significantly degrade the cache reliability. In this paper, we first introduce and formulate the read disturbance accumulation phenomenon and reveal that this accumulation due to conventional parallel accesses of cache blocks significantly increases the cache error rate. Then, we propose a simple yet effective scheme, so-called Read Error Accumulation Preventer cache (REAP-cache), to completely eliminate the accumulation of read disturbances without compromising the cache performance. Our evaluations show that the proposed REAP-cache extends the cache Mean Time To Failure (MTTF) by 171x, while increases the cache area by less than 1% and energy consumption by only 2.7%.", "AI": {"tldr": "\u63d0\u51faREAP-cache\u65b9\u6848\uff0c\u901a\u8fc7\u6d88\u9664STT-MRAM\u7f13\u5b58\u4e2d\u56e0\u5e76\u884c\u8bbf\u95ee\u5bfc\u81f4\u7684\u8bfb\u53d6\u5e72\u6270\u7d2f\u79ef\uff0c\u5c06MTTF\u63d0\u5347171\u500d\uff0c\u4ec5\u589e\u52a01%\u9762\u79ef\u548c2.7%\u80fd\u8017\u3002", "motivation": "STT-MRAM\u4f5c\u4e3aSRAM\u66ff\u4ee3\u54c1\u5177\u6709\u9ad8\u5bc6\u5ea6\u3001\u4f4e\u529f\u8017\u7b49\u4f18\u52bf\uff0c\u4f46\u5b58\u5728\u9ad8\u8bfb\u53d6\u5e72\u6270\u9519\u8bef\u7387\u95ee\u9898\u3002\u4f20\u7edfECC\u65b9\u6848\u5728\u5e76\u884c\u8bbf\u95ee\u65f6\uff0c\u672a\u8bf7\u6c42\u7684\u7f13\u5b58\u5757ECC\u672a\u88ab\u68c0\u67e5\uff0c\u5bfc\u81f4\u8bfb\u53d6\u5e72\u6270\u7d2f\u79ef\uff0c\u4e25\u91cd\u5f71\u54cd\u7f13\u5b58\u53ef\u9760\u6027\u3002", "method": "\u63d0\u51faREAP-cache\u65b9\u6848\uff0c\u5b8c\u5168\u6d88\u9664\u8bfb\u53d6\u5e72\u6270\u7d2f\u79ef\u800c\u4e0d\u5f71\u54cd\u7f13\u5b58\u6027\u80fd\u3002\u9996\u5148\u8bc6\u522b\u5e76\u5f62\u5f0f\u5316\u8bfb\u53d6\u5e72\u6270\u7d2f\u79ef\u73b0\u8c61\uff0c\u7136\u540e\u8bbe\u8ba1\u9884\u9632\u673a\u5236\u3002", "result": "REAP-cache\u5c06\u7f13\u5b58\u5e73\u5747\u6545\u969c\u65f6\u95f4\uff08MTTF\uff09\u63d0\u5347171\u500d\uff0c\u540c\u65f6\u4ec5\u589e\u52a0\u4e0d\u52301%\u7684\u7f13\u5b58\u9762\u79ef\u548c2.7%\u7684\u80fd\u8017\u6d88\u8017\u3002", "conclusion": "REAP-cache\u80fd\u6709\u6548\u89e3\u51b3STT-MRAM\u7f13\u5b58\u4e2d\u7684\u8bfb\u53d6\u5e72\u6270\u7d2f\u79ef\u95ee\u9898\uff0c\u663e\u8457\u63d0\u5347\u53ef\u9760\u6027\uff0c\u4e14\u786c\u4ef6\u5f00\u9500\u6781\u5c0f\uff0c\u662f\u5b9e\u7528\u7684\u89e3\u51b3\u65b9\u6848\u3002"}}
{"id": "2601.00456", "categories": ["cs.AR"], "pdf": "https://arxiv.org/pdf/2601.00456", "abs": "https://arxiv.org/abs/2601.00456", "authors": ["Elham Cheshmikhani", "Hamed Farbeh", "Hossein Asadi"], "title": "ROBIN: Incremental Oblique Interleaved ECC for Reliability Improvement in STT-MRAM Caches", "comment": null, "summary": "Spin-Transfer Torque Magnetic RAM} (STT-MRAM) is a promising alternative for SRAMs in on-chip cache memories. Besides all its advantages, high error rate in STT-MRAM is a major limiting factor for on-chip cache memories. In this paper, we first present a comprehensive analysis that reveals that the conventional Error-Correcting Codes (ECCs) lose their efficiency due to data-dependent error patterns, and then propose an efficient ECC configuration, so-called ROBIN, to improve the correction capability. The evaluations show that the inefficiency of conventional ECC increases the cache error rate by an average of 151.7% while ROBIN reduces this value by more than 28.6x.", "AI": {"tldr": "\u8be5\u8bba\u6587\u9488\u5bf9STT-MRAM\u7f13\u5b58\u4e2d\u6570\u636e\u4f9d\u8d56\u7684\u9519\u8bef\u6a21\u5f0f\u95ee\u9898\uff0c\u63d0\u51fa\u4e86\u4e00\u79cd\u540d\u4e3aROBIN\u7684\u9ad8\u6548\u7ea0\u9519\u7801\u914d\u7f6e\u65b9\u6848\uff0c\u76f8\u6bd4\u4f20\u7edfECC\u663e\u8457\u63d0\u5347\u4e86\u7ea0\u9519\u80fd\u529b\u3002", "motivation": "STT-MRAM\u4f5c\u4e3a\u7247\u4e0a\u7f13\u5b58\u7684\u66ff\u4ee3\u65b9\u6848\u5177\u6709\u4f18\u52bf\uff0c\u4f46\u5176\u9ad8\u9519\u8bef\u7387\u662f\u4e3b\u8981\u9650\u5236\u56e0\u7d20\u3002\u7814\u7a76\u53d1\u73b0\u4f20\u7edf\u7ea0\u9519\u7801\u56e0\u6570\u636e\u4f9d\u8d56\u7684\u9519\u8bef\u6a21\u5f0f\u800c\u6548\u7387\u964d\u4f4e\uff0c\u9700\u8981\u66f4\u6709\u6548\u7684\u7ea0\u9519\u65b9\u6848\u3002", "method": "\u9996\u5148\u5bf9\u6570\u636e\u4f9d\u8d56\u7684\u9519\u8bef\u6a21\u5f0f\u8fdb\u884c\u7efc\u5408\u5206\u6790\uff0c\u63ed\u793a\u4f20\u7edfECC\u6548\u7387\u4f4e\u4e0b\u7684\u539f\u56e0\uff0c\u7136\u540e\u63d0\u51fa\u540d\u4e3aROBIN\u7684\u9ad8\u6548ECC\u914d\u7f6e\u65b9\u6848\u6765\u63d0\u5347\u7ea0\u9519\u80fd\u529b\u3002", "result": "\u8bc4\u4f30\u663e\u793a\u4f20\u7edfECC\u7684\u4f4e\u6548\u7387\u4f7f\u7f13\u5b58\u9519\u8bef\u7387\u5e73\u5747\u589e\u52a0151.7%\uff0c\u800cROBIN\u65b9\u6848\u5c06\u6b64\u503c\u964d\u4f4e\u4e8628.6\u500d\u4ee5\u4e0a\uff0c\u663e\u8457\u6539\u5584\u4e86\u7ea0\u9519\u6027\u80fd\u3002", "conclusion": "ROBIN\u65b9\u6848\u6709\u6548\u89e3\u51b3\u4e86STT-MRAM\u4e2d\u6570\u636e\u4f9d\u8d56\u9519\u8bef\u6a21\u5f0f\u5bfc\u81f4\u7684\u4f20\u7edfECC\u6548\u7387\u4f4e\u4e0b\u95ee\u9898\uff0c\u4e3aSTT-MRAM\u5728\u7247\u4e0a\u7f13\u5b58\u5e94\u7528\u4e2d\u7684\u53ef\u9760\u6027\u63d0\u4f9b\u4e86\u91cd\u8981\u6539\u8fdb\u3002"}}
