
out/programa.elf:     file format elf32-littlearm
out/programa.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a0018ed

Program Header:
0x70000001 off    0x00012868 vaddr 0x1a002868 paddr 0x1a002868 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00010068 vaddr 0x10000068 paddr 0x10000068 align 2**16
         filesz 0x00000000 memsz 0x00000130 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x00002870 memsz 0x00002870 flags r-x
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a002870 align 2**16
         filesz 0x00000068 memsz 0x00000068 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002868  1a000000  1a000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000068  10000000  1a002870  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  00020068  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  00020068  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  00020068  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  00020068  2**2
                  CONTENTS
  6 .bss          00000130  10000068  10000068  00010068  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  00020068  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  00020068  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  00020068  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  00020068  2**2
                  CONTENTS
 11 .ARM.exidx    00000008  1a002868  1a002868  00012868  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 12 .uninit_RESERVED 00000000  10000000  10000000  00020068  2**2
                  CONTENTS
 13 .noinit_RAM2  00000000  10080000  10080000  00020068  2**2
                  CONTENTS
 14 .noinit_RAM3  00000000  20000000  20000000  00020068  2**2
                  CONTENTS
 15 .noinit_RAM4  00000000  20008000  20008000  00020068  2**2
                  CONTENTS
 16 .noinit_RAM5  00000000  2000c000  2000c000  00020068  2**2
                  CONTENTS
 17 .noinit       00000000  10000198  10000198  00020068  2**2
                  CONTENTS
 18 .debug_info   0001713f  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_abbrev 0000375a  00000000  00000000  000371a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_loc    000048ce  00000000  00000000  0003a901  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_aranges 00000710  00000000  00000000  0003f1cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_ranges 00000670  00000000  00000000  0003f8df  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_macro  0000a948  00000000  00000000  0003ff4f  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_line   0000b3df  00000000  00000000  0004a897  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_str    0001c633  00000000  00000000  00055c76  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .comment      0000007f  00000000  00000000  000722a9  2**0
                  CONTENTS, READONLY
 27 .ARM.attributes 00000039  00000000  00000000  00072328  2**0
                  CONTENTS, READONLY
 28 .debug_frame  0000103c  00000000  00000000  00072364  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
10000068 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a002868 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10000198 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 cr_startup_lpc43xx.c
00000000 l    df *ABS*	00000000 sapi_uart.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 Ascensor.c
00000000 l    df *ABS*	00000000 MEFAscensorPuertas.c
00000000 l    df *ABS*	00000000 MEF_tecladoMatricial.c
1a0022ec l     O .text	00000020 pinesTeclado
00000000 l    df *ABS*	00000000 Test.c
00000000 l    df *ABS*	00000000 driverDisplay.c
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a000ecc l     F .text	000000a0 pll_calc_divs
1a000f6c l     F .text	00000100 pll_get_frac
1a00106c l     F .text	0000004c Chip_Clock_FindBaseClock
1a0012e0 l     F .text	00000022 Chip_Clock_GetDivRate
10000090 l     O .bss	00000008 audio_usb_pll_freq
1a0025ec l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 fpu_init.c
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a002658 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a0015ec l     F .text	0000002c Chip_UART_GetIndex
1a0026a0 l     O .text	00000008 UART_BClock
1a0026a8 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 board.c
1a001794 l     F .text	00000044 Board_LED_Init
1a0026b8 l     O .text	0000000c gpioLEDBits
00000000 l    df *ABS*	00000000 board_sysinit.c
1a0026c4 l     O .text	0000000c InitClkStates
1a0026d0 l     O .text	00000060 pinmuxing
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_datatypes.c
00000000 l    df *ABS*	00000000 sapi_delay.c
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a001b00 l     F .text	00000034 gpioObtainPinConfig
00000000 l    df *ABS*	00000000 sapi_tick.c
00000000 l    df *ABS*	00000000 sapi_timer.c
1a001e10 l     F .text	00000002 errorOcurred
1a001e12 l     F .text	00000002 doNothing
10000028 l     O .data	00000040 timer_dd
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 
1a000300 l       .text	00000000 __CRP_WORD_END__
1a0002fc l       .text	00000000 __CRP_WORD_START__
1a001104 g     F .text	0000001c Chip_Clock_GetDividerSource
1a000830 g     F .text	00000118 ingresarDigito
1a001e94 g     F .text	00000044 TIMER2_IRQHandler
1a000184  w    F .text	00000002 DebugMon_Handler
1a00018a  w    F .text	00000002 RIT_IRQHandler
1000006d g     O .bss	00000001 pideNuevoPiso
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a00018a  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
10000080 g     O .bss	00000002 primerDigito
1a00018a  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a00018a  w    F .text	00000002 I2C0_IRQHandler
1a00146e g     F .text	00000024 Chip_GPIO_SetDir
1a0006e4 g     F .text	00000114 ActualizaMEFPuerta
1a001ac0 g     F .text	0000003e delayRead
1a00017a  w    F .text	00000002 HardFault_Handler
1a000000 g       *ABS*	00000000 __vectors_start__
1a001dec g     F .text	00000024 SysTick_Handler
1000008a g     O .bss	00000001 secuenciaB
1a00166c g     F .text	00000040 Chip_UART_SetBaud
1a00018a  w    F .text	00000002 SDIO_IRQHandler
1a00018a  w    F .text	00000002 ATIMER_IRQHandler
10000178 g     O .bss	0000000a numeroEnString
1a000186  w    F .text	00000002 PendSV_Handler
1a000178  w    F .text	00000002 NMI_Handler
1a002870 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a00018a  w    F .text	00000002 I2C1_IRQHandler
100000b0 g     O .bss	00000018 timAbreCierraPuerta
1a000b20 g     F .text	0000021c EstadoInterno
1a00018a  w    F .text	00000002 UART1_IRQHandler
1a00018a  w    F .text	00000002 GPIO5_IRQHandler
1a00018a  w    F .text	00000002 CAN1_IRQHandler
1000000c g     O .data	0000000a numeroadisplayB
53ff5fa2 g       *ABS*	00000000 __valid_user_code_checksum
1a002870 g       .ARM.exidx	00000000 _etext
1a00018a  w    F .text	00000002 USB1_IRQHandler
1000006f g     O .bss	00000001 pisoDestino
1a00018a  w    F .text	00000002 I2S0_IRQHandler
10000068 g     O .bss	00000004 flag1DW
100000c8 g     O .bss	00000018 timRetornoPB
1a000410 g     F .text	0000003c CargaUnNuevoPiso
1a001ed8 g     F .text	00000044 TIMER3_IRQHandler
1a001382 g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001bc g     F .text	00000002 UART0_IRQHandler
1a0001aa g     F .text	00000012 bss_init
1a00018a  w    F .text	00000002 SGPIO_IRQHandler
1a001fcc g     F .text	00000000 .hidden __aeabi_uldivmod
10000198 g       .noinit	00000000 _noinit
10000138 g     O .bss	00000018 miDelay
1a001fb0 g     F .text	00000018 uartWriteString
10000184 g     O .bss	00000004 SystemCoreClock
1a001618 g     F .text	00000054 Chip_UART_Init
1a00018a  w    F .text	00000002 ADC0_IRQHandler
1a001aa0 g     F .text	00000020 delayConfig
10000088 g     O .bss	00000001 centenasB
1a000180  w    F .text	00000002 UsageFault_Handler
10000074 g     O .bss	00000004 indice
1a0013cc g     F .text	0000004c Chip_Clock_GetRate
1a00018a  w    F .text	00000002 GPIO6_IRQHandler
1000007c g     O .bss	00000004 indiceTeclaPresionada
10000188 g     O .bss	00000008 tickCounter
1a001874 g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a000a84 g     F .text	00000068 itoa
1a001ffc g     F .text	000002dc .hidden __udivmoddi4
1a0026b0 g     O .text	00000004 ExtRateIn
1a00018a  w    F .text	00000002 IntDefaultHandler
1a0007f8 g     F .text	00000038 configurarTeclado
100000e0 g     O .bss	00000001 estadoActualAsc
1a00018a  w    F .text	00000002 GPIO1_IRQHandler
1a001d68 g     F .text	00000078 tickConfig
1a00018a  w    F .text	00000002 SSP0_IRQHandler
1a001b34 g     F .text	00000174 gpioConfig
10000082 g     O .bss	00000002 segundoDigito
1a002868 g       .text	00000000 __exidx_start
1a0002fc g     O .text	00000004 CRP_WORD
1000006e g     O .bss	00000001 pisoActual
1a00018a  w    F .text	00000002 ADC1_IRQHandler
10000002 g     O .data	00000002 velPisoPiso
1a001814 g     F .text	00000028 Board_Init
10000004 g     O .data	00000004 pinesColumna
1a000114 g       .text	00000000 __data_section_table
1a00018a  w    F .text	00000002 RTC_IRQHandler
10000198 g       .bss	00000000 _ebss
1a001e14 g     F .text	00000040 TIMER0_IRQHandler
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a00018a  w    F .text	00000002 SPI_IRQHandler
100000e8 g     O .bss	00000018 timPisoPiso
1a000948 g     F .text	00000044 guardarPisoSimple
1a00018a  w    F .text	00000002 LCD_IRQHandler
1a0010b8 g     F .text	0000004c Chip_Clock_EnableCrystal
1a001974 g     F .text	000000ee boardConfig
1a00098c g     F .text	00000058 guardarPisoDoble
10008000 g       *ABS*	00000000 __top_RamLoc32
1a000d84 g     F .text	00000058 SacaDigito
1a00018c g     F .text	0000001e data_init
10000070 g     O .bss	00000002 confirmar
10000100 g     O .bss	00000001 estadoActualPuerta
1a001e54 g     F .text	00000040 TIMER1_IRQHandler
1a001fc8 g     F .text	00000002 UART2_IRQHandler
1a001274 g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a001a62 g     F .text	00000004 sAPI_NullFuncPtr
1a001f80 g     F .text	00000030 uartWriteByte
1a001d52 g     F .text	00000016 gpioToggle
1a00018a  w    F .text	00000002 GPIO2_IRQHandler
1a00135c g     F .text	00000026 Chip_Clock_GetBaseClock
1a000384 g     F .text	00000038 InicializarMEFAsc
10000068 g       .bss	00000000 _bss
1a00018a  w    F .text	00000002 I2S1_IRQHandler
1a000300 g     F .text	0000000a IntTimer
1a00146c g     F .text	00000002 Chip_GPIO_Init
1a0026b4 g     O .text	00000004 OscRateIn
10000198 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a00018a  w    F .text	00000002 SSP1_IRQHandler
1a000178 g       .text	00000000 __bss_section_table_end
1a0009e4 g     F .text	00000018 cancelar
1a0022d8  w    F .text	00000002 .hidden __aeabi_ldiv0
1a00018a  w    F .text	00000002 USB0_IRQHandler
1a00018a  w    F .text	00000002 GPIO3_IRQHandler
1a00018a  w    F .text	00000002 SCT_IRQHandler
1a001120 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1000008b g     O .bss	00000001 unidadesB
10000018 g     O .data	00000004 quedisplayB
1a0009fc g     F .text	00000088 actualizarMEF_tecladoMatricial
1a0022dc g     F .text	00000010 memset
1a00017c  w    F .text	00000002 MemManage_Handler
1a00030c g     F .text	00000078 main
1a00018a  w    F .text	00000002 WDT_IRQHandler
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a000182  w    F .text	00000002 SVC_Handler
10000108 g     O .bss	00000018 timAlarPuerta
1a00018a  w    F .text	00000002 GPIO7_IRQHandler
1a001390 g     F .text	0000003c Chip_Clock_EnableOpts
1a002730 g     O .text	00000136 gpioPinsConfig
1a00044c g     F .text	00000298 ActualizarMEFAsc
1a0003bc g     F .text	00000054 InicializarMEFPuerta
1a00113c g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a001418 g     F .text	00000054 fpuInit
1a0011f4 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a001968 g     F .text	0000000c SystemInit
1a00018a  w    F .text	00000002 SPIFI_IRQHandler
1a001a68 g     F .text	00000038 delay
1a00018a  w    F .text	00000002 QEI_IRQHandler
10000150 g     O .bss	00000028 almacenarPisos
1a000150 g       .text	00000000 __bss_section_table
1a001ca8 g     F .text	00000056 gpioWrite
1a00183c g     F .text	00000038 Board_SetupMuxing
1a0016ac g     F .text	000000e8 Chip_UART_SetBaudFDR
1a001de0 g     F .text	0000000c tickRead
10000190 g     O .bss	00000008 tickRateMS
1000001c g     O .data	00000008 segmentosdisplayB
1a00018a  w    F .text	00000002 ETH_IRQHandler
10000024 g     O .data	00000004 tickHookFunction
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1000006c g     O .bss	00000001 pideConfiguracion
1a00018a  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
1a000aec g     F .text	00000034 uartWriteMiDato
10000198 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a001f1c g     F .text	00000064 uartConfig
1a00018a  w    F .text	00000002 GINT0_IRQHandler
10000084 g     O .bss	00000004 pasos
1000008c g     O .bss	00000001 unidadesmilB
1a000e1c g     F .text	0000009c PonPisoActualDisplay
1a00018a  w    F .text	00000002 DAC_IRQHandler
1a0017ec g     F .text	00000028 Board_Debug_Init
10000068 g       .data	00000000 _edata
1a00018a  w    F .text	00000002 M0SUB_IRQHandler
10000008 g     O .data	00000004 pinesFila
1a001494 g     F .text	00000158 Chip_SetupCoreClock
1a00018a  w    F .text	00000002 GPIO0_IRQHandler
1a000000 g     O .text	00000114 g_pfnVectors
1a0018ec g     F .text	0000007c ResetISR
1a000eb8 g     F .text	00000014 SystemCoreClockUpdate
1a00018a  w    F .text	00000002 DMA_IRQHandler
1a00018a  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
10000120 g     O .bss	00000018 timPuertaAbierta
10000078 g     O .bss	00000004 indiceTeclaGuardar
1a0022d8  w    F .text	00000002 .hidden __aeabi_idiv0
1a00017e  w    F .text	00000002 BusFault_Handler
1a001fca g     F .text	00000002 UART3_IRQHandler
1a00018a  w    F .text	00000002 MCPWM_IRQHandler
1a00018a  w    F .text	00000002 M0APP_IRQHandler
1a001cfe g     F .text	00000054 gpioRead
10000098 g     O .bss	00000018 timSerial
1a000ddc g     F .text	00000040 ConvierteByte
1a00018a  w    F .text	00000002 GINT1_IRQHandler
1a0017d8 g     F .text	00000014 Board_UART_Init
1a000d3c g     F .text	00000048 ConfigDisplay
1a001304 g     F .text	00000058 Chip_Clock_SetBaseClock
1a00018a  w    F .text	00000002 GPIO4_IRQHandler
10000000 g     O .data	00000002 velAbreCierraPuerta
1a0018e0 g     F .text	0000000c Board_SystemInit
10000089 g     O .bss	00000001 decenasB



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 ed 18 00 1a 79 01 00 1a 7b 01 00 1a     ........y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a a2 5f ff 53     }............_.S
	...
1a00002c:	83 01 00 1a 85 01 00 1a 00 00 00 00 87 01 00 1a     ................
1a00003c:	ed 1d 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a00004c:	00 00 00 00 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a00005c:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a00006c:	8b 01 00 1a 15 1e 00 1a 55 1e 00 1a 95 1e 00 1a     ........U.......
1a00007c:	d9 1e 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a00008c:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a00009c:	8b 01 00 1a bd 01 00 1a 8b 01 00 1a c9 1f 00 1a     ................
1a0000ac:	cb 1f 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a0000bc:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a0000cc:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a0000dc:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a0000ec:	8b 01 00 1a 00 00 00 00 8b 01 00 1a 8b 01 00 1a     ................
1a0000fc:	8b 01 00 1a 00 00 00 00 8b 01 00 1a 8b 01 00 1a     ................
1a00010c:	8b 01 00 1a 8b 01 00 1a                             ........

1a000114 <__data_section_table>:
1a000114:	1a002870 	.word	0x1a002870
1a000118:	10000000 	.word	0x10000000
1a00011c:	00000068 	.word	0x00000068
1a000120:	1a002870 	.word	0x1a002870
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a002870 	.word	0x1a002870
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a002870 	.word	0x1a002870
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a002870 	.word	0x1a002870
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	10000068 	.word	0x10000068
1a000154:	00000130 	.word	0x00000130
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
//*****************************************************************************
// Default exception handlers. Override the ones here by defining your own
// handler routines in your application code.
//*****************************************************************************
__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>

1a000182 <SVC_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
1a000182:	e7fe      	b.n	1a000182 <SVC_Handler>

1a000184 <DebugMon_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>

1a000186 <PendSV_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
1a000186:	e7fe      	b.n	1a000186 <PendSV_Handler>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
1a000188:	e7fe      	b.n	1a000188 <PendSV_Handler+0x2>

1a00018a <ADC0_IRQHandler>:
// Processor ends up here if an unexpected interrupt occurs or a specific
// handler is not present in the application code.
//
//*****************************************************************************
__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
1a00018a:	e7fe      	b.n	1a00018a <ADC0_IRQHandler>

1a00018c <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a00018c:	2300      	movs	r3, #0
1a00018e:	4293      	cmp	r3, r2
1a000190:	d20a      	bcs.n	1a0001a8 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000192:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a000194:	6804      	ldr	r4, [r0, #0]
1a000196:	600c      	str	r4, [r1, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a000198:	3304      	adds	r3, #4
        *pulDest++ = *pulSrc++;
1a00019a:	3004      	adds	r0, #4
1a00019c:	3104      	adds	r1, #4
    for (loop = 0; loop < len; loop = loop + 4)
1a00019e:	4293      	cmp	r3, r2
1a0001a0:	d3f8      	bcc.n	1a000194 <data_init+0x8>
}
1a0001a2:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a6:	4770      	bx	lr
1a0001a8:	4770      	bx	lr

1a0001aa <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001aa:	2300      	movs	r3, #0
1a0001ac:	e003      	b.n	1a0001b6 <bss_init+0xc>
        *pulDest++ = 0;
1a0001ae:	2200      	movs	r2, #0
1a0001b0:	6002      	str	r2, [r0, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b2:	3304      	adds	r3, #4
        *pulDest++ = 0;
1a0001b4:	3004      	adds	r0, #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b6:	428b      	cmp	r3, r1
1a0001b8:	d3f9      	bcc.n	1a0001ae <bss_init+0x4>
}
1a0001ba:	4770      	bx	lr

1a0001bc <UART0_IRQHandler>:
/*==================[ISR external functions definition]======================*/

__attribute__ ((section(".after_vectors")))

/* 0x28 0x000000A0 - Handler for ISR UART0 (IRQ 24) */
void UART0_IRQHandler(void){
1a0001bc:	4770      	bx	lr
1a0001be:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ca:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ce:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001da:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001de:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ea:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ee:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fa:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fe:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000202:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000206:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000212:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000216:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000222:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000226:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000232:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000236:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000242:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000246:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000252:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000256:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000262:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000266:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000272:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000276:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000282:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000286:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000292:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000296:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002aa:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ae:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ba:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002be:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ca:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ce:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002da:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002de:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ea:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ee:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002fa:	Address 0x1a0002fa is out of bounds.


1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <IntTimer>:

//*************************************************************************************************
//			Interrupci贸n cada 5ms
//*************************************************************************************************
bool_t IntTimer (void *ptr)
{
1a000300:	b508      	push	{r3, lr}

PonPisoActualDisplay();
1a000302:	f000 fd8b 	bl	1a000e1c <PonPisoActualDisplay>
	

return 1;
}
1a000306:	2001      	movs	r0, #1
1a000308:	bd08      	pop	{r3, pc}
1a00030a:	Address 0x1a00030a is out of bounds.


1a00030c <main>:


/*==================[funcion principal]======================================*/

// FUNCION PRINCIPAL, PUNTO DE ENTRADA AL PROGRAMA LUEGO DE ENCENDIDO O RESET.
int main( void ){
1a00030c:	b508      	push	{r3, lr}

// ---------- CONFIGURACIONES ------------------------------
// Inicializar y configurar la plataforma
boardConfig();   
1a00030e:	f001 fb31 	bl	1a001974 <boardConfig>

// Interupcion cada 10ms.
tickConfig (5, IntTimer);
1a000312:	4a18      	ldr	r2, [pc, #96]	; (1a000374 <main+0x68>)
1a000314:	2005      	movs	r0, #5
1a000316:	2100      	movs	r1, #0
1a000318:	f001 fd26 	bl	1a001d68 <tickConfig>

ConfigDisplay(); // Configuraci贸n de pines para el display 7 segmentos
1a00031c:	f000 fd0e 	bl	1a000d3c <ConfigDisplay>


configurarTeclado(); // Configurar teclado matricial
1a000320:	f000 fa6a 	bl	1a0007f8 <configurarTeclado>


// Se inicializa la MEF que maneja el ascensor.
InicializarMEFAsc();
1a000324:	f000 f82e 	bl	1a000384 <InicializarMEFAsc>

// Se inicializa la MEF que maneja la puerta del ascensor.
InicializarMEFPuerta();
1a000328:	f000 f848 	bl	1a0003bc <InicializarMEFPuerta>



// UART_USB a 115200 baudios.
uartConfig( UART_USB, 115200 );
1a00032c:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a000330:	2000      	movs	r0, #0
1a000332:	f001 fdf3 	bl	1a001f1c <uartConfig>
delayConfig(&timSerial, 200);   
1a000336:	22c8      	movs	r2, #200	; 0xc8
1a000338:	2300      	movs	r3, #0
1a00033a:	480f      	ldr	r0, [pc, #60]	; (1a000378 <main+0x6c>)
1a00033c:	f001 fbb0 	bl	1a001aa0 <delayConfig>
// ---------- REPETIR POR SIEMPRE --------------------------
while(TRUE)
{      

// Funci贸n Actualizar MEF del Teclado.
actualizarMEF_tecladoMatricial();
1a000340:	f000 fb5c 	bl	1a0009fc <actualizarMEF_tecladoMatricial>

// Funci贸n Actualizar MEF del Ascensor.
ActualizarMEFAsc();
1a000344:	f000 f882 	bl	1a00044c <ActualizarMEFAsc>


// Funci贸n Actualizar MEF de las Puertas.
ActualizaMEFPuerta();
1a000348:	f000 f9cc 	bl	1a0006e4 <ActualizaMEFPuerta>


if (delayRead(&timSerial))
1a00034c:	480a      	ldr	r0, [pc, #40]	; (1a000378 <main+0x6c>)
1a00034e:	f001 fbb7 	bl	1a001ac0 <delayRead>
1a000352:	2800      	cmp	r0, #0
1a000354:	d0f4      	beq.n	1a000340 <main+0x34>
	{
	EstadoInterno();
1a000356:	f000 fbe3 	bl	1a000b20 <EstadoInterno>
	
	if (!gpioRead(TEC4))
1a00035a:	2027      	movs	r0, #39	; 0x27
1a00035c:	f001 fccf 	bl	1a001cfe <gpioRead>
1a000360:	2800      	cmp	r0, #0
1a000362:	d1ed      	bne.n	1a000340 <main+0x34>
		{
		pideNuevoPiso = 1;
1a000364:	2201      	movs	r2, #1
1a000366:	4b05      	ldr	r3, [pc, #20]	; (1a00037c <main+0x70>)
1a000368:	701a      	strb	r2, [r3, #0]
		pisoDestino = 5;
1a00036a:	2205      	movs	r2, #5
1a00036c:	4b04      	ldr	r3, [pc, #16]	; (1a000380 <main+0x74>)
1a00036e:	701a      	strb	r2, [r3, #0]
1a000370:	e7e6      	b.n	1a000340 <main+0x34>
1a000372:	bf00      	nop
1a000374:	1a000301 	.word	0x1a000301
1a000378:	10000098 	.word	0x10000098
1a00037c:	1000006d 	.word	0x1000006d
1a000380:	1000006f 	.word	0x1000006f

1a000384 <InicializarMEFAsc>:

//*********************************************************************************************************************
//		Funcin inicializar MEF del ascensor
//*********************************************************************************************************************
void InicializarMEFAsc(void)
{
1a000384:	b508      	push	{r3, lr}
// Estado inicial.
estadoActualAsc = EN_PLANTA_BAJA;
1a000386:	2200      	movs	r2, #0
1a000388:	4b08      	ldr	r3, [pc, #32]	; (1a0003ac <InicializarMEFAsc+0x28>)
1a00038a:	701a      	strb	r2, [r3, #0]
gpioWrite (LED_PBDETENIDO, 1);
1a00038c:	2101      	movs	r1, #1
1a00038e:	202d      	movs	r0, #45	; 0x2d
1a000390:	f001 fc8a 	bl	1a001ca8 <gpioWrite>


// Se Configura el tiempo de desplazamiento del ascensor.
delayConfig(&timPisoPiso, velPisoPiso);   
1a000394:	4b06      	ldr	r3, [pc, #24]	; (1a0003b0 <InicializarMEFAsc+0x2c>)
1a000396:	881a      	ldrh	r2, [r3, #0]
1a000398:	2300      	movs	r3, #0
1a00039a:	4806      	ldr	r0, [pc, #24]	; (1a0003b4 <InicializarMEFAsc+0x30>)
1a00039c:	f001 fb80 	bl	1a001aa0 <delayConfig>

// Se Configura el tiempo de espera para retornar a la PB.
//delayConfig(&timRetornoPB, TRETORNOPB);   

// Resetea flag que indica ejecucion unica de bloque dentro de estado PARADO.
Clr_AscParadoFlag;
1a0003a0:	4a05      	ldr	r2, [pc, #20]	; (1a0003b8 <InicializarMEFAsc+0x34>)
1a0003a2:	6813      	ldr	r3, [r2, #0]
1a0003a4:	f023 0301 	bic.w	r3, r3, #1
1a0003a8:	6013      	str	r3, [r2, #0]
1a0003aa:	bd08      	pop	{r3, pc}
1a0003ac:	100000e0 	.word	0x100000e0
1a0003b0:	10000002 	.word	0x10000002
1a0003b4:	100000e8 	.word	0x100000e8
1a0003b8:	10000068 	.word	0x10000068

1a0003bc <InicializarMEFPuerta>:

//*********************************************************************************************************************
//		Funcin inicializar MEF de la puerta del ascensor
//*********************************************************************************************************************
void InicializarMEFPuerta(void)
{
1a0003bc:	b508      	push	{r3, lr}
// Estado inicial.
estadoActualPuerta = PUERTA_CERRADA;
1a0003be:	2200      	movs	r2, #0
1a0003c0:	4b0d      	ldr	r3, [pc, #52]	; (1a0003f8 <InicializarMEFPuerta+0x3c>)
1a0003c2:	701a      	strb	r2, [r3, #0]

// Se Configura el tiempo para el parpadeo del led de alarma indicador de puerta abierta, 0,5seg.
delayConfig(&timAlarPuerta, TALARMAPUERTA);   
1a0003c4:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
1a0003c8:	2300      	movs	r3, #0
1a0003ca:	480c      	ldr	r0, [pc, #48]	; (1a0003fc <InicializarMEFPuerta+0x40>)
1a0003cc:	f001 fb68 	bl	1a001aa0 <delayConfig>

// Se configura tiempo de apertura de la puerta.
delayConfig(&timAbreCierraPuerta, velAbreCierraPuerta);   
1a0003d0:	4b0b      	ldr	r3, [pc, #44]	; (1a000400 <InicializarMEFPuerta+0x44>)
1a0003d2:	881a      	ldrh	r2, [r3, #0]
1a0003d4:	2300      	movs	r3, #0
1a0003d6:	480b      	ldr	r0, [pc, #44]	; (1a000404 <InicializarMEFPuerta+0x48>)
1a0003d8:	f001 fb62 	bl	1a001aa0 <delayConfig>

// Se configura tiempo que queda la puerta abierta.
delayConfig(&timPuertaAbierta, TPUETAABIERTA);   
1a0003dc:	f241 3288 	movw	r2, #5000	; 0x1388
1a0003e0:	2300      	movs	r3, #0
1a0003e2:	4809      	ldr	r0, [pc, #36]	; (1a000408 <InicializarMEFPuerta+0x4c>)
1a0003e4:	f001 fb5c 	bl	1a001aa0 <delayConfig>

// Se configura tiempo que espera antes de retornar a Planta Baja.
delayConfig(&timRetornoPB, TRETORNOPB);
1a0003e8:	f242 7210 	movw	r2, #10000	; 0x2710
1a0003ec:	2300      	movs	r3, #0
1a0003ee:	4807      	ldr	r0, [pc, #28]	; (1a00040c <InicializarMEFPuerta+0x50>)
1a0003f0:	f001 fb56 	bl	1a001aa0 <delayConfig>
1a0003f4:	bd08      	pop	{r3, pc}
1a0003f6:	bf00      	nop
1a0003f8:	10000100 	.word	0x10000100
1a0003fc:	10000108 	.word	0x10000108
1a000400:	10000000 	.word	0x10000000
1a000404:	100000b0 	.word	0x100000b0
1a000408:	10000120 	.word	0x10000120
1a00040c:	100000c8 	.word	0x100000c8

1a000410 <CargaUnNuevoPiso>:
//*********************************************************************************************************************
void CargaUnNuevoPiso(void)
{
uint8_t i ;

pisoDestino = almacenarPisos[0];
1a000410:	4b0b      	ldr	r3, [pc, #44]	; (1a000440 <CargaUnNuevoPiso+0x30>)
1a000412:	681a      	ldr	r2, [r3, #0]
1a000414:	4b0b      	ldr	r3, [pc, #44]	; (1a000444 <CargaUnNuevoPiso+0x34>)
1a000416:	701a      	strb	r2, [r3, #0]
indice--;
1a000418:	4a0b      	ldr	r2, [pc, #44]	; (1a000448 <CargaUnNuevoPiso+0x38>)
1a00041a:	6813      	ldr	r3, [r2, #0]
1a00041c:	3b01      	subs	r3, #1
1a00041e:	6013      	str	r3, [r2, #0]

for ( i = 10; i > 1; i--)
1a000420:	230a      	movs	r3, #10
1a000422:	e006      	b.n	1a000432 <CargaUnNuevoPiso+0x22>
	almacenarPisos [i-1] = almacenarPisos [i];
1a000424:	1e5a      	subs	r2, r3, #1
1a000426:	4906      	ldr	r1, [pc, #24]	; (1a000440 <CargaUnNuevoPiso+0x30>)
1a000428:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
1a00042c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
for ( i = 10; i > 1; i--)
1a000430:	b2d3      	uxtb	r3, r2
1a000432:	2b01      	cmp	r3, #1
1a000434:	d8f6      	bhi.n	1a000424 <CargaUnNuevoPiso+0x14>

	
almacenarPisos [10] = 0;
1a000436:	2200      	movs	r2, #0
1a000438:	4b01      	ldr	r3, [pc, #4]	; (1a000440 <CargaUnNuevoPiso+0x30>)
1a00043a:	629a      	str	r2, [r3, #40]	; 0x28
1a00043c:	4770      	bx	lr
1a00043e:	bf00      	nop
1a000440:	10000150 	.word	0x10000150
1a000444:	1000006f 	.word	0x1000006f
1a000448:	10000074 	.word	0x10000074

1a00044c <ActualizarMEFAsc>:

//*********************************************************************************************************************
//		Funcin Actualizar MEF del Ascensor
//*********************************************************************************************************************
void ActualizarMEFAsc(void)
{
1a00044c:	b510      	push	{r4, lr}
switch(estadoActualAsc)
1a00044e:	4b9b      	ldr	r3, [pc, #620]	; (1a0006bc <ActualizarMEFAsc+0x270>)
1a000450:	781b      	ldrb	r3, [r3, #0]
1a000452:	2b05      	cmp	r3, #5
1a000454:	f200 812f 	bhi.w	1a0006b6 <ActualizarMEFAsc+0x26a>
1a000458:	e8df f013 	tbh	[pc, r3, lsl #1]
1a00045c:	004c0006 	.word	0x004c0006
1a000460:	00a00076 	.word	0x00a00076
1a000464:	012900da 	.word	0x012900da
	{
	case EN_PLANTA_BAJA:
		// Se solicita la apertura de puertas, una sola vez.
		if (!Ask_PidioAperturaFlag)
1a000468:	4b95      	ldr	r3, [pc, #596]	; (1a0006c0 <ActualizarMEFAsc+0x274>)
1a00046a:	681b      	ldr	r3, [r3, #0]
1a00046c:	f013 0f08 	tst.w	r3, #8
1a000470:	d108      	bne.n	1a000484 <ActualizarMEFAsc+0x38>
			{
			Set_PidioAperturaFlag;
1a000472:	4b93      	ldr	r3, [pc, #588]	; (1a0006c0 <ActualizarMEFAsc+0x274>)
1a000474:	681a      	ldr	r2, [r3, #0]
1a000476:	f042 0208 	orr.w	r2, r2, #8
1a00047a:	601a      	str	r2, [r3, #0]
			Set_AbrePuertasFlag;
1a00047c:	681a      	ldr	r2, [r3, #0]
1a00047e:	f042 0202 	orr.w	r2, r2, #2
1a000482:	601a      	str	r2, [r3, #0]

		
		// CAMBIO DE ESTADO:
		// Se consulta si hay nuevo piso, si hay se pasa al estado subiendo o bajando;
		// VER!!! si es el mismo  piso; tambien se tendria que fijar piso destino.
		if (indice)//COMPLETAR!!!
1a000484:	4b8f      	ldr	r3, [pc, #572]	; (1a0006c4 <ActualizarMEFAsc+0x278>)
1a000486:	681b      	ldr	r3, [r3, #0]
1a000488:	b9f3      	cbnz	r3, 1a0004c8 <ActualizarMEFAsc+0x7c>
			CargaUnNuevoPiso();
			{
			if (estadoActualPuerta == PUERTA_ABIERTA)
1a00048a:	4b8f      	ldr	r3, [pc, #572]	; (1a0006c8 <ActualizarMEFAsc+0x27c>)
1a00048c:	781b      	ldrb	r3, [r3, #0]
1a00048e:	2b02      	cmp	r3, #2
1a000490:	d01d      	beq.n	1a0004ce <ActualizarMEFAsc+0x82>
				Set_CierraPuertasFlag;			// Pide cerrar puertas.
			
			
			if (estadoActualPuerta == PUERTA_CERRADA)
1a000492:	b97b      	cbnz	r3, 1a0004b4 <ActualizarMEFAsc+0x68>
				{
				if (pisoActual < pisoDestino)
1a000494:	4b8d      	ldr	r3, [pc, #564]	; (1a0006cc <ActualizarMEFAsc+0x280>)
1a000496:	f993 2000 	ldrsb.w	r2, [r3]
1a00049a:	4b8d      	ldr	r3, [pc, #564]	; (1a0006d0 <ActualizarMEFAsc+0x284>)
1a00049c:	f993 3000 	ldrsb.w	r3, [r3]
1a0004a0:	429a      	cmp	r2, r3
1a0004a2:	da1a      	bge.n	1a0004da <ActualizarMEFAsc+0x8e>
					{
					
					// El piso destino se encuentra arriba.
					estadoActualAsc = SUBIENDO;
1a0004a4:	2201      	movs	r2, #1
1a0004a6:	4b85      	ldr	r3, [pc, #532]	; (1a0006bc <ActualizarMEFAsc+0x270>)
1a0004a8:	701a      	strb	r2, [r3, #0]
					Clr_PidioAperturaFlag;
1a0004aa:	4a85      	ldr	r2, [pc, #532]	; (1a0006c0 <ActualizarMEFAsc+0x274>)
1a0004ac:	6813      	ldr	r3, [r2, #0]
1a0004ae:	f023 0308 	bic.w	r3, r3, #8
1a0004b2:	6013      	str	r3, [r2, #0]
					}
				}
			}
		
		// Se consulta si pide modo Configuracion.
		if (pideConfiguracion)//COMPLETAR!!!
1a0004b4:	4b87      	ldr	r3, [pc, #540]	; (1a0006d4 <ActualizarMEFAsc+0x288>)
1a0004b6:	f993 3000 	ldrsb.w	r3, [r3]
1a0004ba:	2b00      	cmp	r3, #0
1a0004bc:	f000 80fd 	beq.w	1a0006ba <ActualizarMEFAsc+0x26e>
			{
			estadoActualAsc = MODO_CONFIGURACION;
1a0004c0:	2205      	movs	r2, #5
1a0004c2:	4b7e      	ldr	r3, [pc, #504]	; (1a0006bc <ActualizarMEFAsc+0x270>)
1a0004c4:	701a      	strb	r2, [r3, #0]
1a0004c6:	bd10      	pop	{r4, pc}
			CargaUnNuevoPiso();
1a0004c8:	f7ff ffa2 	bl	1a000410 <CargaUnNuevoPiso>
1a0004cc:	e7dd      	b.n	1a00048a <ActualizarMEFAsc+0x3e>
				Set_CierraPuertasFlag;			// Pide cerrar puertas.
1a0004ce:	497c      	ldr	r1, [pc, #496]	; (1a0006c0 <ActualizarMEFAsc+0x274>)
1a0004d0:	680a      	ldr	r2, [r1, #0]
1a0004d2:	f042 0204 	orr.w	r2, r2, #4
1a0004d6:	600a      	str	r2, [r1, #0]
1a0004d8:	e7db      	b.n	1a000492 <ActualizarMEFAsc+0x46>
					Set_CierraPuertasFlag;
1a0004da:	4b79      	ldr	r3, [pc, #484]	; (1a0006c0 <ActualizarMEFAsc+0x274>)
1a0004dc:	681a      	ldr	r2, [r3, #0]
1a0004de:	f042 0204 	orr.w	r2, r2, #4
1a0004e2:	601a      	str	r2, [r3, #0]
					estadoActualAsc = BAJANDO;
1a0004e4:	2102      	movs	r1, #2
1a0004e6:	4a75      	ldr	r2, [pc, #468]	; (1a0006bc <ActualizarMEFAsc+0x270>)
1a0004e8:	7011      	strb	r1, [r2, #0]
					Clr_PidioAperturaFlag;
1a0004ea:	681a      	ldr	r2, [r3, #0]
1a0004ec:	f022 0208 	bic.w	r2, r2, #8
1a0004f0:	601a      	str	r2, [r3, #0]
1a0004f2:	e7df      	b.n	1a0004b4 <ActualizarMEFAsc+0x68>

		break;
			
	case SUBIENDO:
		// Se cerraron las puertas cambia de estado?
		if (estadoActualPuerta == PUERTA_CERRADA)
1a0004f4:	4b74      	ldr	r3, [pc, #464]	; (1a0006c8 <ActualizarMEFAsc+0x27c>)
1a0004f6:	781b      	ldrb	r3, [r3, #0]
1a0004f8:	2b00      	cmp	r3, #0
1a0004fa:	f040 80de 	bne.w	1a0006ba <ActualizarMEFAsc+0x26e>
			{
			gpioWrite (LED_PBDETENIDO, 0);
1a0004fe:	2100      	movs	r1, #0
1a000500:	202d      	movs	r0, #45	; 0x2d
1a000502:	f001 fbd1 	bl	1a001ca8 <gpioWrite>
			gpioWrite (LED_ASCMOVIENDO, 1);
1a000506:	2101      	movs	r1, #1
1a000508:	202a      	movs	r0, #42	; 0x2a
1a00050a:	f001 fbcd 	bl	1a001ca8 <gpioWrite>
	
			// SALIDA EN EL ESTADO:
			// Se hace subir el ascensor, demorara en subir lo configurado en "velPisoPiso".
			if (delayRead(&timPisoPiso))
1a00050e:	4872      	ldr	r0, [pc, #456]	; (1a0006d8 <ActualizarMEFAsc+0x28c>)
1a000510:	f001 fad6 	bl	1a001ac0 <delayRead>
1a000514:	2800      	cmp	r0, #0
1a000516:	f000 80d0 	beq.w	1a0006ba <ActualizarMEFAsc+0x26e>
				{
				pisoActual = pisoActual + 1;
1a00051a:	4a6c      	ldr	r2, [pc, #432]	; (1a0006cc <ActualizarMEFAsc+0x280>)
1a00051c:	7813      	ldrb	r3, [r2, #0]
1a00051e:	3301      	adds	r3, #1
1a000520:	b25b      	sxtb	r3, r3
1a000522:	7013      	strb	r3, [r2, #0]
				//Se consulta si llego.
				if (pisoActual == pisoDestino)
1a000524:	4a6a      	ldr	r2, [pc, #424]	; (1a0006d0 <ActualizarMEFAsc+0x284>)
1a000526:	f992 2000 	ldrsb.w	r2, [r2]
1a00052a:	4293      	cmp	r3, r2
1a00052c:	f040 80c5 	bne.w	1a0006ba <ActualizarMEFAsc+0x26e>
					{
					// CAMBIO DE ESTADO:
					estadoActualAsc = PARADO;
1a000530:	2203      	movs	r2, #3
1a000532:	4b62      	ldr	r3, [pc, #392]	; (1a0006bc <ActualizarMEFAsc+0x270>)
1a000534:	701a      	strb	r2, [r3, #0]
					gpioWrite (LED_ASCMOVIENDO, 0);
1a000536:	2100      	movs	r1, #0
1a000538:	202a      	movs	r0, #42	; 0x2a
1a00053a:	f001 fbb5 	bl	1a001ca8 <gpioWrite>
					gpioWrite (LED_PBDETENIDO, 1);
1a00053e:	2101      	movs	r1, #1
1a000540:	202d      	movs	r0, #45	; 0x2d
1a000542:	f001 fbb1 	bl	1a001ca8 <gpioWrite>
1a000546:	bd10      	pop	{r4, pc}
			}
		break;

	case BAJANDO:
		// Se cerraron las puertas cambia de estado?
		if (estadoActualPuerta == PUERTA_CERRADA)
1a000548:	4b5f      	ldr	r3, [pc, #380]	; (1a0006c8 <ActualizarMEFAsc+0x27c>)
1a00054a:	781b      	ldrb	r3, [r3, #0]
1a00054c:	2b00      	cmp	r3, #0
1a00054e:	f040 80b4 	bne.w	1a0006ba <ActualizarMEFAsc+0x26e>
			{
			gpioWrite (LED_PBDETENIDO, 0);
1a000552:	2100      	movs	r1, #0
1a000554:	202d      	movs	r0, #45	; 0x2d
1a000556:	f001 fba7 	bl	1a001ca8 <gpioWrite>
			gpioWrite (LED_ASCMOVIENDO, 1);
1a00055a:	2101      	movs	r1, #1
1a00055c:	202a      	movs	r0, #42	; 0x2a
1a00055e:	f001 fba3 	bl	1a001ca8 <gpioWrite>
		
			// SALIDA EN EL ESTADO:
			// Se hace bajar el ascensor, demorara en subir lo configurado en "velPisoPiso".
			if (delayRead(&timPisoPiso))
1a000562:	485d      	ldr	r0, [pc, #372]	; (1a0006d8 <ActualizarMEFAsc+0x28c>)
1a000564:	f001 faac 	bl	1a001ac0 <delayRead>
1a000568:	2800      	cmp	r0, #0
1a00056a:	f000 80a6 	beq.w	1a0006ba <ActualizarMEFAsc+0x26e>
				{
				pisoActual = pisoActual - 1;
1a00056e:	4a57      	ldr	r2, [pc, #348]	; (1a0006cc <ActualizarMEFAsc+0x280>)
1a000570:	7813      	ldrb	r3, [r2, #0]
1a000572:	3b01      	subs	r3, #1
1a000574:	b25b      	sxtb	r3, r3
1a000576:	7013      	strb	r3, [r2, #0]
				//Se consulta si llego.
				if (pisoActual == pisoDestino)
1a000578:	4a55      	ldr	r2, [pc, #340]	; (1a0006d0 <ActualizarMEFAsc+0x284>)
1a00057a:	f992 2000 	ldrsb.w	r2, [r2]
1a00057e:	4293      	cmp	r3, r2
1a000580:	f040 809b 	bne.w	1a0006ba <ActualizarMEFAsc+0x26e>
					{
					// CAMBIO DE ESTADO:
					estadoActualAsc = PARADO;
1a000584:	2203      	movs	r2, #3
1a000586:	4b4d      	ldr	r3, [pc, #308]	; (1a0006bc <ActualizarMEFAsc+0x270>)
1a000588:	701a      	strb	r2, [r3, #0]
					gpioWrite (LED_ASCMOVIENDO, 0);
1a00058a:	2100      	movs	r1, #0
1a00058c:	202a      	movs	r0, #42	; 0x2a
1a00058e:	f001 fb8b 	bl	1a001ca8 <gpioWrite>
					gpioWrite (LED_PBDETENIDO, 1);
1a000592:	2101      	movs	r1, #1
1a000594:	202d      	movs	r0, #45	; 0x2d
1a000596:	f001 fb87 	bl	1a001ca8 <gpioWrite>
1a00059a:	bd10      	pop	{r4, pc}
			}
		break;

	case PARADO:
		// AL INGRESAR AL EL ESTADO SE EJECUTA POR UNICA VEZ:
		if (!Ask_AscParadoFlag)
1a00059c:	4b48      	ldr	r3, [pc, #288]	; (1a0006c0 <ActualizarMEFAsc+0x274>)
1a00059e:	681b      	ldr	r3, [r3, #0]
1a0005a0:	f013 0f01 	tst.w	r3, #1
1a0005a4:	d115      	bne.n	1a0005d2 <ActualizarMEFAsc+0x186>
			{
			if (estadoActualPuerta == PUERTA_CERRADA)
1a0005a6:	4b48      	ldr	r3, [pc, #288]	; (1a0006c8 <ActualizarMEFAsc+0x27c>)
1a0005a8:	781b      	ldrb	r3, [r3, #0]
1a0005aa:	b163      	cbz	r3, 1a0005c6 <ActualizarMEFAsc+0x17a>
				Set_AbrePuertasFlag;			// MEF ascensor solicita apertura de puertas
			else if (estadoActualPuerta == PUERTA_ABIERTA)
1a0005ac:	2b02      	cmp	r3, #2
1a0005ae:	f040 8084 	bne.w	1a0006ba <ActualizarMEFAsc+0x26e>
				{
				Set_CierraPuertasFlag;			// MEF ascensor solicita cierre de puertas
1a0005b2:	4b43      	ldr	r3, [pc, #268]	; (1a0006c0 <ActualizarMEFAsc+0x274>)
1a0005b4:	681a      	ldr	r2, [r3, #0]
1a0005b6:	f042 0204 	orr.w	r2, r2, #4
1a0005ba:	601a      	str	r2, [r3, #0]
				Set_AscParadoFlag;
1a0005bc:	681a      	ldr	r2, [r3, #0]
1a0005be:	f042 0201 	orr.w	r2, r2, #1
1a0005c2:	601a      	str	r2, [r3, #0]
1a0005c4:	bd10      	pop	{r4, pc}
				Set_AbrePuertasFlag;			// MEF ascensor solicita apertura de puertas
1a0005c6:	4a3e      	ldr	r2, [pc, #248]	; (1a0006c0 <ActualizarMEFAsc+0x274>)
1a0005c8:	6813      	ldr	r3, [r2, #0]
1a0005ca:	f043 0302 	orr.w	r3, r3, #2
1a0005ce:	6013      	str	r3, [r2, #0]
1a0005d0:	bd10      	pop	{r4, pc}
				}
			}
			
		else if (estadoActualPuerta == PUERTA_CERRADA)
1a0005d2:	4b3d      	ldr	r3, [pc, #244]	; (1a0006c8 <ActualizarMEFAsc+0x27c>)
1a0005d4:	781b      	ldrb	r3, [r3, #0]
1a0005d6:	2b00      	cmp	r3, #0
1a0005d8:	d16f      	bne.n	1a0006ba <ActualizarMEFAsc+0x26e>
					}
				}
			
			//VER!!! si esta en plata baja!
			// Se consulta si hay que ir a PB por tiempo.
			if (delayRead(&timRetornoPB))
1a0005da:	4840      	ldr	r0, [pc, #256]	; (1a0006dc <ActualizarMEFAsc+0x290>)
1a0005dc:	f001 fa70 	bl	1a001ac0 <delayRead>
1a0005e0:	2800      	cmp	r0, #0
1a0005e2:	d06a      	beq.n	1a0006ba <ActualizarMEFAsc+0x26e>
				{
				Clr_AscParadoFlag;
1a0005e4:	4a36      	ldr	r2, [pc, #216]	; (1a0006c0 <ActualizarMEFAsc+0x274>)
1a0005e6:	6813      	ldr	r3, [r2, #0]
1a0005e8:	f023 0301 	bic.w	r3, r3, #1
1a0005ec:	6013      	str	r3, [r2, #0]
				estadoActualAsc = YENDO_A_PLANTA_BAJA;
1a0005ee:	2204      	movs	r2, #4
1a0005f0:	4b32      	ldr	r3, [pc, #200]	; (1a0006bc <ActualizarMEFAsc+0x270>)
1a0005f2:	701a      	strb	r2, [r3, #0]
				pisoDestino = 0;
1a0005f4:	2400      	movs	r4, #0
1a0005f6:	4b36      	ldr	r3, [pc, #216]	; (1a0006d0 <ActualizarMEFAsc+0x284>)
1a0005f8:	701c      	strb	r4, [r3, #0]
				gpioWrite (LED_PBDETENIDO, 0);
1a0005fa:	4621      	mov	r1, r4
1a0005fc:	202d      	movs	r0, #45	; 0x2d
1a0005fe:	f001 fb53 	bl	1a001ca8 <gpioWrite>
				gpioWrite (LED_ASCMOVIENDO, 1);
1a000602:	2101      	movs	r1, #1
1a000604:	202a      	movs	r0, #42	; 0x2a
1a000606:	f001 fb4f 	bl	1a001ca8 <gpioWrite>
				
				pideNuevoPiso = 0;			// SACAR!!!
1a00060a:	4b35      	ldr	r3, [pc, #212]	; (1a0006e0 <ActualizarMEFAsc+0x294>)
1a00060c:	701c      	strb	r4, [r3, #0]
1a00060e:	bd10      	pop	{r4, pc}

	case YENDO_A_PLANTA_BAJA:
		// CAMBIO DE ESTADO:
		// Se consulta si hay nuevo piso, si hay se pasa al estado subiendo o bajando;
		// VER!!! si es el mismo  piso; tambien se tendria que fijar piso destino.
		if (pideNuevoPiso)//COMPLETAR!!!
1a000610:	4b33      	ldr	r3, [pc, #204]	; (1a0006e0 <ActualizarMEFAsc+0x294>)
1a000612:	f993 3000 	ldrsb.w	r3, [r3]
1a000616:	b19b      	cbz	r3, 1a000640 <ActualizarMEFAsc+0x1f4>
			{
			if (pisoActual < pisoDestino)
1a000618:	4b2c      	ldr	r3, [pc, #176]	; (1a0006cc <ActualizarMEFAsc+0x280>)
1a00061a:	f993 2000 	ldrsb.w	r2, [r3]
1a00061e:	4b2c      	ldr	r3, [pc, #176]	; (1a0006d0 <ActualizarMEFAsc+0x284>)
1a000620:	f993 3000 	ldrsb.w	r3, [r3]
1a000624:	429a      	cmp	r2, r3
1a000626:	da19      	bge.n	1a00065c <ActualizarMEFAsc+0x210>
				{
				// Ante un cambio de estado se ejecuta el cierre de las puertas.
				Set_CierraPuertasFlag;
1a000628:	4b25      	ldr	r3, [pc, #148]	; (1a0006c0 <ActualizarMEFAsc+0x274>)
1a00062a:	681a      	ldr	r2, [r3, #0]
1a00062c:	f042 0204 	orr.w	r2, r2, #4
1a000630:	601a      	str	r2, [r3, #0]
				// El piso destino se encuentra arriba.
				estadoActualAsc = SUBIENDO;
1a000632:	2101      	movs	r1, #1
1a000634:	4a21      	ldr	r2, [pc, #132]	; (1a0006bc <ActualizarMEFAsc+0x270>)
1a000636:	7011      	strb	r1, [r2, #0]
				Clr_PidioAperturaFlag;
1a000638:	681a      	ldr	r2, [r3, #0]
1a00063a:	f022 0208 	bic.w	r2, r2, #8
1a00063e:	601a      	str	r2, [r3, #0]
				}
			}

		// SALIDA EN EL ESTADO:
		// Se hace bajar o subir el ascensor, demorara en subir lo configurado en "velPisoPiso"
		if (pisoActual > 0) //COMPLETAR!!! no tendria que venir el mismo piso...
1a000640:	4b22      	ldr	r3, [pc, #136]	; (1a0006cc <ActualizarMEFAsc+0x280>)
1a000642:	f993 3000 	ldrsb.w	r3, [r3]
1a000646:	2b00      	cmp	r3, #0
1a000648:	dd15      	ble.n	1a000676 <ActualizarMEFAsc+0x22a>
			{
			// El piso actual se encuentra arriba.
			if (delayRead(&timPisoPiso))
1a00064a:	4823      	ldr	r0, [pc, #140]	; (1a0006d8 <ActualizarMEFAsc+0x28c>)
1a00064c:	f001 fa38 	bl	1a001ac0 <delayRead>
1a000650:	b198      	cbz	r0, 1a00067a <ActualizarMEFAsc+0x22e>
				pisoActual = pisoActual - 1;
1a000652:	4a1e      	ldr	r2, [pc, #120]	; (1a0006cc <ActualizarMEFAsc+0x280>)
1a000654:	7813      	ldrb	r3, [r2, #0]
1a000656:	3b01      	subs	r3, #1
1a000658:	7013      	strb	r3, [r2, #0]
1a00065a:	e00e      	b.n	1a00067a <ActualizarMEFAsc+0x22e>
				Set_CierraPuertasFlag;
1a00065c:	4b18      	ldr	r3, [pc, #96]	; (1a0006c0 <ActualizarMEFAsc+0x274>)
1a00065e:	681a      	ldr	r2, [r3, #0]
1a000660:	f042 0204 	orr.w	r2, r2, #4
1a000664:	601a      	str	r2, [r3, #0]
				estadoActualAsc = BAJANDO;
1a000666:	2102      	movs	r1, #2
1a000668:	4a14      	ldr	r2, [pc, #80]	; (1a0006bc <ActualizarMEFAsc+0x270>)
1a00066a:	7011      	strb	r1, [r2, #0]
				Clr_PidioAperturaFlag;
1a00066c:	681a      	ldr	r2, [r3, #0]
1a00066e:	f022 0208 	bic.w	r2, r2, #8
1a000672:	601a      	str	r2, [r3, #0]
1a000674:	e7e4      	b.n	1a000640 <ActualizarMEFAsc+0x1f4>
			}
		else if (pisoActual < 0) 
1a000676:	2b00      	cmp	r3, #0
1a000678:	db0f      	blt.n	1a00069a <ActualizarMEFAsc+0x24e>

			}
		
		// CAMBIO DE ESTADO:
		// Se consulta si llego a PB
		if (pisoActual == 0)
1a00067a:	4b14      	ldr	r3, [pc, #80]	; (1a0006cc <ActualizarMEFAsc+0x280>)
1a00067c:	f993 3000 	ldrsb.w	r3, [r3]
1a000680:	b9db      	cbnz	r3, 1a0006ba <ActualizarMEFAsc+0x26e>
			{
			gpioWrite (LED_ASCMOVIENDO, 0);
1a000682:	2100      	movs	r1, #0
1a000684:	202a      	movs	r0, #42	; 0x2a
1a000686:	f001 fb0f 	bl	1a001ca8 <gpioWrite>
			estadoActualAsc = EN_PLANTA_BAJA;
1a00068a:	2200      	movs	r2, #0
1a00068c:	4b0b      	ldr	r3, [pc, #44]	; (1a0006bc <ActualizarMEFAsc+0x270>)
1a00068e:	701a      	strb	r2, [r3, #0]
			gpioWrite (LED_PBDETENIDO, 1);
1a000690:	2101      	movs	r1, #1
1a000692:	202d      	movs	r0, #45	; 0x2d
1a000694:	f001 fb08 	bl	1a001ca8 <gpioWrite>
1a000698:	bd10      	pop	{r4, pc}
			if (delayRead(&timPisoPiso))
1a00069a:	480f      	ldr	r0, [pc, #60]	; (1a0006d8 <ActualizarMEFAsc+0x28c>)
1a00069c:	f001 fa10 	bl	1a001ac0 <delayRead>
1a0006a0:	2800      	cmp	r0, #0
1a0006a2:	d0ea      	beq.n	1a00067a <ActualizarMEFAsc+0x22e>
				pisoActual = pisoActual + 1;
1a0006a4:	4a09      	ldr	r2, [pc, #36]	; (1a0006cc <ActualizarMEFAsc+0x280>)
1a0006a6:	7813      	ldrb	r3, [r2, #0]
1a0006a8:	3301      	adds	r3, #1
1a0006aa:	7013      	strb	r3, [r2, #0]
1a0006ac:	e7e5      	b.n	1a00067a <ActualizarMEFAsc+0x22e>
		
		
	
		// CAMBIO DE ESTADO:
		// Se completo la configuracion.
		estadoActualAsc = EN_PLANTA_BAJA;
1a0006ae:	2200      	movs	r2, #0
1a0006b0:	4b02      	ldr	r3, [pc, #8]	; (1a0006bc <ActualizarMEFAsc+0x270>)
1a0006b2:	701a      	strb	r2, [r3, #0]
		break;
1a0006b4:	bd10      	pop	{r4, pc}
	
	

	default:
		// Si "estadoActualAsc" adquiere un valor invalido se configura un estado de recuperacion.
		InicializarMEFAsc();
1a0006b6:	f7ff fe65 	bl	1a000384 <InicializarMEFAsc>
1a0006ba:	bd10      	pop	{r4, pc}
1a0006bc:	100000e0 	.word	0x100000e0
1a0006c0:	10000068 	.word	0x10000068
1a0006c4:	10000074 	.word	0x10000074
1a0006c8:	10000100 	.word	0x10000100
1a0006cc:	1000006e 	.word	0x1000006e
1a0006d0:	1000006f 	.word	0x1000006f
1a0006d4:	1000006c 	.word	0x1000006c
1a0006d8:	100000e8 	.word	0x100000e8
1a0006dc:	100000c8 	.word	0x100000c8
1a0006e0:	1000006d 	.word	0x1000006d

1a0006e4 <ActualizaMEFPuerta>:

//*********************************************************************************************************************
//		Funcin Actualizar MEF de la puerta del ascensor
//*********************************************************************************************************************
void ActualizaMEFPuerta(void)
{
1a0006e4:	b508      	push	{r3, lr}
switch(estadoActualPuerta)
1a0006e6:	4b3f      	ldr	r3, [pc, #252]	; (1a0007e4 <ActualizaMEFPuerta+0x100>)
1a0006e8:	781b      	ldrb	r3, [r3, #0]
1a0006ea:	2b05      	cmp	r3, #5
1a0006ec:	d877      	bhi.n	1a0007de <ActualizaMEFPuerta+0xfa>
1a0006ee:	e8df f003 	tbb	[pc, r3]
1a0006f2:	1403      	.short	0x1403
1a0006f4:	624f3f28 	.word	0x624f3f28
	{
	case PUERTA_CERRADA:
		// CAMBIO DE ESTADO:
		// MEF ascensor solicita apertura de puertas?
		if (Ask_AbrePuertasFlag)
1a0006f8:	4b3b      	ldr	r3, [pc, #236]	; (1a0007e8 <ActualizaMEFPuerta+0x104>)
1a0006fa:	681b      	ldr	r3, [r3, #0]
1a0006fc:	f013 0f02 	tst.w	r3, #2
1a000700:	d06f      	beq.n	1a0007e2 <ActualizaMEFPuerta+0xfe>
			{
			Clr_AbrePuertasFlag;
1a000702:	4a39      	ldr	r2, [pc, #228]	; (1a0007e8 <ActualizaMEFPuerta+0x104>)
1a000704:	6813      	ldr	r3, [r2, #0]
1a000706:	f023 0302 	bic.w	r3, r3, #2
1a00070a:	6013      	str	r3, [r2, #0]
			estadoActualPuerta = ABRIENDO_PUERTA;
1a00070c:	2101      	movs	r1, #1
1a00070e:	4b35      	ldr	r3, [pc, #212]	; (1a0007e4 <ActualizaMEFPuerta+0x100>)
1a000710:	7019      	strb	r1, [r3, #0]
			gpioWrite(LED_ABRIENDOPUERTA, 1);
1a000712:	202b      	movs	r0, #43	; 0x2b
1a000714:	f001 fac8 	bl	1a001ca8 <gpioWrite>
1a000718:	bd08      	pop	{r3, pc}
		break;

	case ABRIENDO_PUERTA:
		// CAMBIO DE ESTADO:
		// Se cumplio tiempo de apertura?
		if (delayRead(&timAbreCierraPuerta))
1a00071a:	4834      	ldr	r0, [pc, #208]	; (1a0007ec <ActualizaMEFPuerta+0x108>)
1a00071c:	f001 f9d0 	bl	1a001ac0 <delayRead>
1a000720:	2800      	cmp	r0, #0
1a000722:	d05e      	beq.n	1a0007e2 <ActualizaMEFPuerta+0xfe>
			{
			estadoActualPuerta = PUERTA_ABIERTA;
1a000724:	2202      	movs	r2, #2
1a000726:	4b2f      	ldr	r3, [pc, #188]	; (1a0007e4 <ActualizaMEFPuerta+0x100>)
1a000728:	701a      	strb	r2, [r3, #0]
			gpioWrite(LED_ABRIENDOPUERTA, 0);
1a00072a:	2100      	movs	r1, #0
1a00072c:	202b      	movs	r0, #43	; 0x2b
1a00072e:	f001 fabb 	bl	1a001ca8 <gpioWrite>
			gpioWrite(LED_PUERTAABIERTA, 1);
1a000732:	2101      	movs	r1, #1
1a000734:	2029      	movs	r0, #41	; 0x29
1a000736:	f001 fab7 	bl	1a001ca8 <gpioWrite>
			delayRead(&timPuertaAbierta);
1a00073a:	482d      	ldr	r0, [pc, #180]	; (1a0007f0 <ActualizaMEFPuerta+0x10c>)
1a00073c:	f001 f9c0 	bl	1a001ac0 <delayRead>
1a000740:	bd08      	pop	{r3, pc}
		break;

	case PUERTA_ABIERTA:
		// CAMBIO DE ESTADO:
		// MEF ascensor solicita cierre de puertas y paso el tiempo que tiene que estar abierta la puerta?
		if (Ask_CierraPuertasFlag && delayRead(&timPuertaAbierta))
1a000742:	4b29      	ldr	r3, [pc, #164]	; (1a0007e8 <ActualizaMEFPuerta+0x104>)
1a000744:	681b      	ldr	r3, [r3, #0]
1a000746:	f013 0f04 	tst.w	r3, #4
1a00074a:	d04a      	beq.n	1a0007e2 <ActualizaMEFPuerta+0xfe>
1a00074c:	4828      	ldr	r0, [pc, #160]	; (1a0007f0 <ActualizaMEFPuerta+0x10c>)
1a00074e:	f001 f9b7 	bl	1a001ac0 <delayRead>
1a000752:	2800      	cmp	r0, #0
1a000754:	d045      	beq.n	1a0007e2 <ActualizaMEFPuerta+0xfe>
			{
			Clr_CierraPuertasFlag;
1a000756:	4a24      	ldr	r2, [pc, #144]	; (1a0007e8 <ActualizaMEFPuerta+0x104>)
1a000758:	6813      	ldr	r3, [r2, #0]
1a00075a:	f023 0304 	bic.w	r3, r3, #4
1a00075e:	6013      	str	r3, [r2, #0]
			estadoActualPuerta = INTENTANDO_CERRAR_PUERTAS;
1a000760:	2203      	movs	r2, #3
1a000762:	4b20      	ldr	r3, [pc, #128]	; (1a0007e4 <ActualizaMEFPuerta+0x100>)
1a000764:	701a      	strb	r2, [r3, #0]
			gpioWrite(LED_PUERTAABIERTA, 0);
1a000766:	2100      	movs	r1, #0
1a000768:	2029      	movs	r0, #41	; 0x29
1a00076a:	f001 fa9d 	bl	1a001ca8 <gpioWrite>
1a00076e:	bd08      	pop	{r3, pc}
		break;

	case INTENTANDO_CERRAR_PUERTAS:
		// CAMBIO DE ESTADO:
		// Hay gente?
		if (!gpioRead(TEC1))
1a000770:	2024      	movs	r0, #36	; 0x24
1a000772:	f001 fac4 	bl	1a001cfe <gpioRead>
1a000776:	b918      	cbnz	r0, 1a000780 <ActualizaMEFPuerta+0x9c>
			estadoActualPuerta = ALARMA_PUERTA_ABIERTA;	// Hay gente.
1a000778:	2205      	movs	r2, #5
1a00077a:	4b1a      	ldr	r3, [pc, #104]	; (1a0007e4 <ActualizaMEFPuerta+0x100>)
1a00077c:	701a      	strb	r2, [r3, #0]
1a00077e:	bd08      	pop	{r3, pc}
		else	{
			estadoActualPuerta = CERRANDO_PUERTA;		// No hay gente.
1a000780:	2204      	movs	r2, #4
1a000782:	4b18      	ldr	r3, [pc, #96]	; (1a0007e4 <ActualizaMEFPuerta+0x100>)
1a000784:	701a      	strb	r2, [r3, #0]
			gpioWrite(LED_CERRANDOPUERTA, 1);
1a000786:	2101      	movs	r1, #1
1a000788:	202c      	movs	r0, #44	; 0x2c
1a00078a:	f001 fa8d 	bl	1a001ca8 <gpioWrite>
1a00078e:	bd08      	pop	{r3, pc}
	
	
	case CERRANDO_PUERTA:
		// CAMBIO DE ESTADO:
		// Se cumplio tiempo de cierre? 
		if (delayRead(&timAbreCierraPuerta))
1a000790:	4816      	ldr	r0, [pc, #88]	; (1a0007ec <ActualizaMEFPuerta+0x108>)
1a000792:	f001 f995 	bl	1a001ac0 <delayRead>
1a000796:	b938      	cbnz	r0, 1a0007a8 <ActualizaMEFPuerta+0xc4>
			{
			estadoActualPuerta = PUERTA_CERRADA;
			gpioWrite(LED_CERRANDOPUERTA, 0);
			}
		// Hay gente?
		if (!gpioRead(TEC1))
1a000798:	2024      	movs	r0, #36	; 0x24
1a00079a:	f001 fab0 	bl	1a001cfe <gpioRead>
1a00079e:	bb00      	cbnz	r0, 1a0007e2 <ActualizaMEFPuerta+0xfe>
			estadoActualPuerta = ABRIENDO_PUERTA;	// Hay gente.
1a0007a0:	2201      	movs	r2, #1
1a0007a2:	4b10      	ldr	r3, [pc, #64]	; (1a0007e4 <ActualizaMEFPuerta+0x100>)
1a0007a4:	701a      	strb	r2, [r3, #0]
1a0007a6:	bd08      	pop	{r3, pc}
			estadoActualPuerta = PUERTA_CERRADA;
1a0007a8:	2100      	movs	r1, #0
1a0007aa:	4b0e      	ldr	r3, [pc, #56]	; (1a0007e4 <ActualizaMEFPuerta+0x100>)
1a0007ac:	7019      	strb	r1, [r3, #0]
			gpioWrite(LED_CERRANDOPUERTA, 0);
1a0007ae:	202c      	movs	r0, #44	; 0x2c
1a0007b0:	f001 fa7a 	bl	1a001ca8 <gpioWrite>
1a0007b4:	e7f0      	b.n	1a000798 <ActualizaMEFPuerta+0xb4>
		break;

	case ALARMA_PUERTA_ABIERTA:
		// SALIDA EN EL ESTADO:
		if (delayRead(&timAlarPuerta))
1a0007b6:	480f      	ldr	r0, [pc, #60]	; (1a0007f4 <ActualizaMEFPuerta+0x110>)
1a0007b8:	f001 f982 	bl	1a001ac0 <delayRead>
1a0007bc:	b958      	cbnz	r0, 1a0007d6 <ActualizaMEFPuerta+0xf2>
			gpioToggle(LED_ALARMAPABIERTA);		// Parpadeo led que Indica alarma de puerta abierta.
	
		// CAMBIO DE ESTADO:
		// Hay gente?
		if (gpioRead(TEC1))
1a0007be:	2024      	movs	r0, #36	; 0x24
1a0007c0:	f001 fa9d 	bl	1a001cfe <gpioRead>
1a0007c4:	b168      	cbz	r0, 1a0007e2 <ActualizaMEFPuerta+0xfe>
			{
			estadoActualPuerta = CERRANDO_PUERTA;	// No hay gente.
1a0007c6:	2204      	movs	r2, #4
1a0007c8:	4b06      	ldr	r3, [pc, #24]	; (1a0007e4 <ActualizaMEFPuerta+0x100>)
1a0007ca:	701a      	strb	r2, [r3, #0]
			gpioWrite(LED_ALARMAPABIERTA, 0);
1a0007cc:	2100      	movs	r1, #0
1a0007ce:	2028      	movs	r0, #40	; 0x28
1a0007d0:	f001 fa6a 	bl	1a001ca8 <gpioWrite>
1a0007d4:	bd08      	pop	{r3, pc}
			gpioToggle(LED_ALARMAPABIERTA);		// Parpadeo led que Indica alarma de puerta abierta.
1a0007d6:	2028      	movs	r0, #40	; 0x28
1a0007d8:	f001 fabb 	bl	1a001d52 <gpioToggle>
1a0007dc:	e7ef      	b.n	1a0007be <ActualizaMEFPuerta+0xda>
		break;


	default:
		// Si "estadoActualPuerta" adquiere un valor invalido se configura un estado de recuperacion.
		InicializarMEFPuerta();
1a0007de:	f7ff fded 	bl	1a0003bc <InicializarMEFPuerta>
1a0007e2:	bd08      	pop	{r3, pc}
1a0007e4:	10000100 	.word	0x10000100
1a0007e8:	10000068 	.word	0x10000068
1a0007ec:	100000b0 	.word	0x100000b0
1a0007f0:	10000120 	.word	0x10000120
1a0007f4:	10000108 	.word	0x10000108

1a0007f8 <configurarTeclado>:


//*********************************************************************************************************************
//
//*********************************************************************************************************************
void configurarTeclado (void){
1a0007f8:	b510      	push	{r4, lr}
    
    uint8_t i = 0;  // Variable para recorrer el vector de filas y columnas.
    
/* Se recorre todo el vector de filas para configurar los pines como salida.*/
    for ( i = 0; i < 4; i++){
1a0007fa:	2400      	movs	r4, #0
1a0007fc:	e006      	b.n	1a00080c <configurarTeclado+0x14>
        gpioConfig(pinesFila[i], GPIO_OUTPUT);
1a0007fe:	2101      	movs	r1, #1
1a000800:	4b09      	ldr	r3, [pc, #36]	; (1a000828 <configurarTeclado+0x30>)
1a000802:	5d18      	ldrb	r0, [r3, r4]
1a000804:	f001 f996 	bl	1a001b34 <gpioConfig>
    for ( i = 0; i < 4; i++){
1a000808:	3401      	adds	r4, #1
1a00080a:	b2e4      	uxtb	r4, r4
1a00080c:	2c03      	cmp	r4, #3
1a00080e:	d9f6      	bls.n	1a0007fe <configurarTeclado+0x6>
1a000810:	2400      	movs	r4, #0
1a000812:	e006      	b.n	1a000822 <configurarTeclado+0x2a>
    } 

/* Se recorre todo el vector de columnas para configurar los pines como entrada en PULLUP (resistencia interna).*/
    for ( i = 0; i < 4; i++){
        gpioConfig(pinesColumna[i], GPIO_INPUT_PULLUP);
1a000814:	2102      	movs	r1, #2
1a000816:	4b05      	ldr	r3, [pc, #20]	; (1a00082c <configurarTeclado+0x34>)
1a000818:	5d18      	ldrb	r0, [r3, r4]
1a00081a:	f001 f98b 	bl	1a001b34 <gpioConfig>
    for ( i = 0; i < 4; i++){
1a00081e:	3401      	adds	r4, #1
1a000820:	b2e4      	uxtb	r4, r4
1a000822:	2c03      	cmp	r4, #3
1a000824:	d9f6      	bls.n	1a000814 <configurarTeclado+0x1c>
    }
}
1a000826:	bd10      	pop	{r4, pc}
1a000828:	10000008 	.word	0x10000008
1a00082c:	10000004 	.word	0x10000004

1a000830 <ingresarDigito>:


//*********************************************************************************************************************
//
//*********************************************************************************************************************
bool_t ingresarDigito (void){
1a000830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    
    uint16_t i = 0; // Variable para recorrer los vectores de filas.
    uint16_t j = 0; // Variable para recorrer los vectores de columnas.
    
/* Lo primero que hacemos es poner todas las filas en estado "bajo".*/
    for ( i = 0; i < 4; i++){
1a000832:	2400      	movs	r4, #0
1a000834:	e006      	b.n	1a000844 <ingresarDigito+0x14>
        gpioWrite (pinesFila[i], LOW);
1a000836:	2100      	movs	r1, #0
1a000838:	4b3b      	ldr	r3, [pc, #236]	; (1a000928 <ingresarDigito+0xf8>)
1a00083a:	5d18      	ldrb	r0, [r3, r4]
1a00083c:	f001 fa34 	bl	1a001ca8 <gpioWrite>
    for ( i = 0; i < 4; i++){
1a000840:	3401      	adds	r4, #1
1a000842:	b2a4      	uxth	r4, r4
1a000844:	2c03      	cmp	r4, #3
1a000846:	d9f6      	bls.n	1a000836 <ingresarDigito+0x6>
1a000848:	2500      	movs	r5, #0
1a00084a:	462e      	mov	r6, r5
1a00084c:	e05e      	b.n	1a00090c <ingresarDigito+0xdc>
/* Lo siguiente es recorrer las columnas.*/
    for ( j = 0; j < 4; j++) {
        
        if( !gpioRead( pinesColumna[j] ) ) {
            
            delay(50);  // Delay anti-rebote.
1a00084e:	2032      	movs	r0, #50	; 0x32
1a000850:	2100      	movs	r1, #0
1a000852:	f001 f909 	bl	1a001a68 <delay>
    
/* Se ponen todas las filas en "alto", excepto la primera que se deja en "bajo".*/
            for( i = 1; i < 4; i++) {
1a000856:	2401      	movs	r4, #1
1a000858:	e006      	b.n	1a000868 <ingresarDigito+0x38>
            gpioWrite (pinesFila[i], HIGH);
1a00085a:	2101      	movs	r1, #1
1a00085c:	4b32      	ldr	r3, [pc, #200]	; (1a000928 <ingresarDigito+0xf8>)
1a00085e:	5d18      	ldrb	r0, [r3, r4]
1a000860:	f001 fa22 	bl	1a001ca8 <gpioWrite>
            for( i = 1; i < 4; i++) {
1a000864:	3401      	adds	r4, #1
1a000866:	b2a4      	uxth	r4, r4
1a000868:	2c03      	cmp	r4, #3
1a00086a:	d9f6      	bls.n	1a00085a <ingresarDigito+0x2a>
1a00086c:	e057      	b.n	1a00091e <ingresarDigito+0xee>
               ret = TRUE;
                
/* Etapa en la cual se evalua que digito se ingreso, basicamente llevando la cuenta de las veces que se presion贸 una tecla*/
                switch (indiceTeclaPresionada){
                    
                case 0:  primerDigito = i * 4 + j;
1a00086e:	00a3      	lsls	r3, r4, #2
1a000870:	b29b      	uxth	r3, r3
1a000872:	442b      	add	r3, r5
1a000874:	4a2d      	ldr	r2, [pc, #180]	; (1a00092c <ingresarDigito+0xfc>)
1a000876:	8013      	strh	r3, [r2, #0]
                           indiceTeclaPresionada = 1;
1a000878:	2601      	movs	r6, #1
1a00087a:	4b2d      	ldr	r3, [pc, #180]	; (1a000930 <ingresarDigito+0x100>)
1a00087c:	601e      	str	r6, [r3, #0]
        for ( i = 0; i < 4; i++){
1a00087e:	3401      	adds	r4, #1
1a000880:	b2a4      	uxth	r4, r4
1a000882:	2c03      	cmp	r4, #3
1a000884:	d840      	bhi.n	1a000908 <ingresarDigito+0xd8>
            if( i > 0){
1a000886:	b12c      	cbz	r4, 1a000894 <ingresarDigito+0x64>
                gpioWrite (pinesFila[i-1], HIGH);
1a000888:	1e63      	subs	r3, r4, #1
1a00088a:	2101      	movs	r1, #1
1a00088c:	4a26      	ldr	r2, [pc, #152]	; (1a000928 <ingresarDigito+0xf8>)
1a00088e:	5cd0      	ldrb	r0, [r2, r3]
1a000890:	f001 fa0a 	bl	1a001ca8 <gpioWrite>
            gpioWrite (pinesFila[i], LOW);
1a000894:	2100      	movs	r1, #0
1a000896:	4b24      	ldr	r3, [pc, #144]	; (1a000928 <ingresarDigito+0xf8>)
1a000898:	5d18      	ldrb	r0, [r3, r4]
1a00089a:	f001 fa05 	bl	1a001ca8 <gpioWrite>
            if( !gpioRead( pinesColumna[j] ) ){
1a00089e:	4b25      	ldr	r3, [pc, #148]	; (1a000934 <ingresarDigito+0x104>)
1a0008a0:	5dd8      	ldrb	r0, [r3, r7]
1a0008a2:	f001 fa2c 	bl	1a001cfe <gpioRead>
1a0008a6:	2800      	cmp	r0, #0
1a0008a8:	d1e9      	bne.n	1a00087e <ingresarDigito+0x4e>
                switch (indiceTeclaPresionada){
1a0008aa:	4b21      	ldr	r3, [pc, #132]	; (1a000930 <ingresarDigito+0x100>)
1a0008ac:	681b      	ldr	r3, [r3, #0]
1a0008ae:	2b01      	cmp	r3, #1
1a0008b0:	d005      	beq.n	1a0008be <ingresarDigito+0x8e>
1a0008b2:	2b00      	cmp	r3, #0
1a0008b4:	d0db      	beq.n	1a00086e <ingresarDigito+0x3e>
1a0008b6:	2b02      	cmp	r3, #2
1a0008b8:	d01a      	beq.n	1a0008f0 <ingresarDigito+0xc0>
               ret = TRUE;
1a0008ba:	2601      	movs	r6, #1
1a0008bc:	e7df      	b.n	1a00087e <ingresarDigito+0x4e>
                        break;
                
                case 1:  segundoDigito = i * 4 + j;
1a0008be:	00a3      	lsls	r3, r4, #2
1a0008c0:	b29b      	uxth	r3, r3
1a0008c2:	442b      	add	r3, r5
1a0008c4:	b29b      	uxth	r3, r3
1a0008c6:	4a1c      	ldr	r2, [pc, #112]	; (1a000938 <ingresarDigito+0x108>)
1a0008c8:	8013      	strh	r3, [r2, #0]
                            if ((pinesTeclado[segundoDigito] == 'A') || (pinesTeclado[segundoDigito] == 'B')) {
1a0008ca:	4a1c      	ldr	r2, [pc, #112]	; (1a00093c <ingresarDigito+0x10c>)
1a0008cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
1a0008d0:	3b41      	subs	r3, #65	; 0x41
1a0008d2:	b29b      	uxth	r3, r3
1a0008d4:	2b01      	cmp	r3, #1
1a0008d6:	d904      	bls.n	1a0008e2 <ingresarDigito+0xb2>
                                indiceTeclaPresionada = 0;
                                indiceTeclaGuardar = 0;
                            }
                            else {
                                indiceTeclaPresionada = 2;
1a0008d8:	2202      	movs	r2, #2
1a0008da:	4b15      	ldr	r3, [pc, #84]	; (1a000930 <ingresarDigito+0x100>)
1a0008dc:	601a      	str	r2, [r3, #0]
               ret = TRUE;
1a0008de:	2601      	movs	r6, #1
1a0008e0:	e7cd      	b.n	1a00087e <ingresarDigito+0x4e>
                                indiceTeclaPresionada = 0;
1a0008e2:	2300      	movs	r3, #0
1a0008e4:	4a12      	ldr	r2, [pc, #72]	; (1a000930 <ingresarDigito+0x100>)
1a0008e6:	6013      	str	r3, [r2, #0]
                                indiceTeclaGuardar = 0;
1a0008e8:	4a15      	ldr	r2, [pc, #84]	; (1a000940 <ingresarDigito+0x110>)
1a0008ea:	6013      	str	r3, [r2, #0]
               ret = TRUE;
1a0008ec:	2601      	movs	r6, #1
1a0008ee:	e7c6      	b.n	1a00087e <ingresarDigito+0x4e>
                            }
                        break;
                    
                case 2:  confirmar = i * 4 + j;
1a0008f0:	00a3      	lsls	r3, r4, #2
1a0008f2:	b29b      	uxth	r3, r3
1a0008f4:	442b      	add	r3, r5
1a0008f6:	4a13      	ldr	r2, [pc, #76]	; (1a000944 <ingresarDigito+0x114>)
1a0008f8:	8013      	strh	r3, [r2, #0]
                           indiceTeclaPresionada= 0;
1a0008fa:	2200      	movs	r2, #0
1a0008fc:	4b0c      	ldr	r3, [pc, #48]	; (1a000930 <ingresarDigito+0x100>)
1a0008fe:	601a      	str	r2, [r3, #0]
                           indiceTeclaGuardar = 1;
1a000900:	2601      	movs	r6, #1
1a000902:	4b0f      	ldr	r3, [pc, #60]	; (1a000940 <ingresarDigito+0x110>)
1a000904:	601e      	str	r6, [r3, #0]
                        break;
1a000906:	e7ba      	b.n	1a00087e <ingresarDigito+0x4e>
    for ( j = 0; j < 4; j++) {
1a000908:	3501      	adds	r5, #1
1a00090a:	b2ad      	uxth	r5, r5
1a00090c:	2d03      	cmp	r5, #3
1a00090e:	d808      	bhi.n	1a000922 <ingresarDigito+0xf2>
        if( !gpioRead( pinesColumna[j] ) ) {
1a000910:	462f      	mov	r7, r5
1a000912:	4b08      	ldr	r3, [pc, #32]	; (1a000934 <ingresarDigito+0x104>)
1a000914:	5d58      	ldrb	r0, [r3, r5]
1a000916:	f001 f9f2 	bl	1a001cfe <gpioRead>
1a00091a:	2800      	cmp	r0, #0
1a00091c:	d097      	beq.n	1a00084e <ingresarDigito+0x1e>
               ret = TRUE;
1a00091e:	2400      	movs	r4, #0
1a000920:	e7af      	b.n	1a000882 <ingresarDigito+0x52>
            }
        }
    }
    
    return ret;
}
1a000922:	4630      	mov	r0, r6
1a000924:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a000926:	bf00      	nop
1a000928:	10000008 	.word	0x10000008
1a00092c:	10000080 	.word	0x10000080
1a000930:	1000007c 	.word	0x1000007c
1a000934:	10000004 	.word	0x10000004
1a000938:	10000082 	.word	0x10000082
1a00093c:	1a0022ec 	.word	0x1a0022ec
1a000940:	10000078 	.word	0x10000078
1a000944:	10000070 	.word	0x10000070

1a000948 <guardarPisoSimple>:
//
//*********************************************************************************************************************
void guardarPisoSimple (int primerDigito)
{
/*======= Funcion que almacena el piso ingresado, de un solo digito, en el vector =======*/
if (indice < 10)
1a000948:	4b0c      	ldr	r3, [pc, #48]	; (1a00097c <guardarPisoSimple+0x34>)
1a00094a:	681b      	ldr	r3, [r3, #0]
1a00094c:	2b09      	cmp	r3, #9
1a00094e:	dc0a      	bgt.n	1a000966 <guardarPisoSimple+0x1e>
	{
	if (indice > 0)
1a000950:	2b00      	cmp	r3, #0
1a000952:	dd0c      	ble.n	1a00096e <guardarPisoSimple+0x26>
		almacenarPisos[indice] = pinesTeclado[primerDigito];
1a000954:	4a0a      	ldr	r2, [pc, #40]	; (1a000980 <guardarPisoSimple+0x38>)
1a000956:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
1a00095a:	4a0a      	ldr	r2, [pc, #40]	; (1a000984 <guardarPisoSimple+0x3c>)
1a00095c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	else	almacenarPisos[0] = pinesTeclado[primerDigito];
	indice ++;
1a000960:	3301      	adds	r3, #1
1a000962:	4a06      	ldr	r2, [pc, #24]	; (1a00097c <guardarPisoSimple+0x34>)
1a000964:	6013      	str	r3, [r2, #0]
	}
primerDigito  = 0;
segundoDigito = 0;
1a000966:	2200      	movs	r2, #0
1a000968:	4b07      	ldr	r3, [pc, #28]	; (1a000988 <guardarPisoSimple+0x40>)
1a00096a:	801a      	strh	r2, [r3, #0]
1a00096c:	4770      	bx	lr
	else	almacenarPisos[0] = pinesTeclado[primerDigito];
1a00096e:	4a04      	ldr	r2, [pc, #16]	; (1a000980 <guardarPisoSimple+0x38>)
1a000970:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
1a000974:	4a03      	ldr	r2, [pc, #12]	; (1a000984 <guardarPisoSimple+0x3c>)
1a000976:	6011      	str	r1, [r2, #0]
1a000978:	e7f2      	b.n	1a000960 <guardarPisoSimple+0x18>
1a00097a:	bf00      	nop
1a00097c:	10000074 	.word	0x10000074
1a000980:	1a0022ec 	.word	0x1a0022ec
1a000984:	10000150 	.word	0x10000150
1a000988:	10000082 	.word	0x10000082

1a00098c <guardarPisoDoble>:
//*********************************************************************************************************************
//
//*********************************************************************************************************************
void guardarPisoDoble (int primerDigito, int segundoDigito)
{
if (indice < 10)
1a00098c:	4b11      	ldr	r3, [pc, #68]	; (1a0009d4 <guardarPisoDoble+0x48>)
1a00098e:	681b      	ldr	r3, [r3, #0]
1a000990:	2b09      	cmp	r3, #9
1a000992:	dc1a      	bgt.n	1a0009ca <guardarPisoDoble+0x3e>
{
1a000994:	b410      	push	{r4}
	{
	/*======= Funcion que almacena el piso ingresado, de dos digitos, en el vector =======*/
	int carga = 0;
	/*======= Etapa de almacenar en la variable 'carga' el piso ingresado =======*/
	carga = (pinesTeclado[primerDigito] * 10) + pinesTeclado[segundoDigito];
1a000996:	4c10      	ldr	r4, [pc, #64]	; (1a0009d8 <guardarPisoDoble+0x4c>)
1a000998:	f834 2010 	ldrh.w	r2, [r4, r0, lsl #1]
1a00099c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
1a0009a0:	0050      	lsls	r0, r2, #1
1a0009a2:	f834 2011 	ldrh.w	r2, [r4, r1, lsl #1]
1a0009a6:	4410      	add	r0, r2
	/*======= Etapa de carga en el vector que almacena los pisos ingresados =======*/
	if (indice > 0)
1a0009a8:	2b00      	cmp	r3, #0
1a0009aa:	dd0b      	ble.n	1a0009c4 <guardarPisoDoble+0x38>
		almacenarPisos[indice] = carga;
1a0009ac:	4a0b      	ldr	r2, [pc, #44]	; (1a0009dc <guardarPisoDoble+0x50>)
1a0009ae:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
	else	almacenarPisos[0] = carga;
	indice++;
1a0009b2:	3301      	adds	r3, #1
1a0009b4:	4a07      	ldr	r2, [pc, #28]	; (1a0009d4 <guardarPisoDoble+0x48>)
1a0009b6:	6013      	str	r3, [r2, #0]
	}
primerDigito  = 0;
segundoDigito = 0;
indiceTeclaGuardar = 0;
1a0009b8:	2200      	movs	r2, #0
1a0009ba:	4b09      	ldr	r3, [pc, #36]	; (1a0009e0 <guardarPisoDoble+0x54>)
1a0009bc:	601a      	str	r2, [r3, #0]
}
1a0009be:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0009c2:	4770      	bx	lr
	else	almacenarPisos[0] = carga;
1a0009c4:	4a05      	ldr	r2, [pc, #20]	; (1a0009dc <guardarPisoDoble+0x50>)
1a0009c6:	6010      	str	r0, [r2, #0]
1a0009c8:	e7f3      	b.n	1a0009b2 <guardarPisoDoble+0x26>
indiceTeclaGuardar = 0;
1a0009ca:	2200      	movs	r2, #0
1a0009cc:	4b04      	ldr	r3, [pc, #16]	; (1a0009e0 <guardarPisoDoble+0x54>)
1a0009ce:	601a      	str	r2, [r3, #0]
1a0009d0:	4770      	bx	lr
1a0009d2:	bf00      	nop
1a0009d4:	10000074 	.word	0x10000074
1a0009d8:	1a0022ec 	.word	0x1a0022ec
1a0009dc:	10000150 	.word	0x10000150
1a0009e0:	10000078 	.word	0x10000078

1a0009e4 <cancelar>:
void cancelar (void){
    
    int borrar = 0;
    
/* Ponemos un '0' en la 煤ltima posicion almaceada*/
    almacenarPisos [indice-1] = borrar;
1a0009e4:	4b03      	ldr	r3, [pc, #12]	; (1a0009f4 <cancelar+0x10>)
1a0009e6:	681b      	ldr	r3, [r3, #0]
1a0009e8:	3b01      	subs	r3, #1
1a0009ea:	2100      	movs	r1, #0
1a0009ec:	4a02      	ldr	r2, [pc, #8]	; (1a0009f8 <cancelar+0x14>)
1a0009ee:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
1a0009f2:	4770      	bx	lr
1a0009f4:	10000074 	.word	0x10000074
1a0009f8:	10000150 	.word	0x10000150

1a0009fc <actualizarMEF_tecladoMatricial>:
void actualizarMEF_tecladoMatricial (void) { 
1a0009fc:	b508      	push	{r3, lr}
       if (ingresarDigito()) {
1a0009fe:	f7ff ff17 	bl	1a000830 <ingresarDigito>
1a000a02:	b900      	cbnz	r0, 1a000a06 <actualizarMEF_tecladoMatricial+0xa>
1a000a04:	bd08      	pop	{r3, pc}
            delay(500);
1a000a06:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
1a000a0a:	2100      	movs	r1, #0
1a000a0c:	f001 f82c 	bl	1a001a68 <delay>
            switch (indiceTeclaGuardar){
1a000a10:	4b17      	ldr	r3, [pc, #92]	; (1a000a70 <actualizarMEF_tecladoMatricial+0x74>)
1a000a12:	681b      	ldr	r3, [r3, #0]
1a000a14:	b113      	cbz	r3, 1a000a1c <actualizarMEF_tecladoMatricial+0x20>
1a000a16:	2b01      	cmp	r3, #1
1a000a18:	d016      	beq.n	1a000a48 <actualizarMEF_tecladoMatricial+0x4c>
1a000a1a:	bd08      	pop	{r3, pc}
                case 0:  if (pinesTeclado[segundoDigito] == 'A') {
1a000a1c:	4b15      	ldr	r3, [pc, #84]	; (1a000a74 <actualizarMEF_tecladoMatricial+0x78>)
1a000a1e:	881a      	ldrh	r2, [r3, #0]
1a000a20:	4b15      	ldr	r3, [pc, #84]	; (1a000a78 <actualizarMEF_tecladoMatricial+0x7c>)
1a000a22:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
1a000a26:	2b41      	cmp	r3, #65	; 0x41
1a000a28:	d009      	beq.n	1a000a3e <actualizarMEF_tecladoMatricial+0x42>
                            else if (pinesTeclado[confirmar] == 'B') {
1a000a2a:	4b14      	ldr	r3, [pc, #80]	; (1a000a7c <actualizarMEF_tecladoMatricial+0x80>)
1a000a2c:	881a      	ldrh	r2, [r3, #0]
1a000a2e:	4b12      	ldr	r3, [pc, #72]	; (1a000a78 <actualizarMEF_tecladoMatricial+0x7c>)
1a000a30:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
1a000a34:	2b42      	cmp	r3, #66	; 0x42
1a000a36:	d1e5      	bne.n	1a000a04 <actualizarMEF_tecladoMatricial+0x8>
                                cancelar();
1a000a38:	f7ff ffd4 	bl	1a0009e4 <cancelar>
1a000a3c:	bd08      	pop	{r3, pc}
                                guardarPisoSimple (primerDigito);
1a000a3e:	4b10      	ldr	r3, [pc, #64]	; (1a000a80 <actualizarMEF_tecladoMatricial+0x84>)
1a000a40:	8818      	ldrh	r0, [r3, #0]
1a000a42:	f7ff ff81 	bl	1a000948 <guardarPisoSimple>
1a000a46:	bd08      	pop	{r3, pc}
                case 1:   if (pinesTeclado[confirmar] == 'A' ) {
1a000a48:	4b0c      	ldr	r3, [pc, #48]	; (1a000a7c <actualizarMEF_tecladoMatricial+0x80>)
1a000a4a:	881a      	ldrh	r2, [r3, #0]
1a000a4c:	4b0a      	ldr	r3, [pc, #40]	; (1a000a78 <actualizarMEF_tecladoMatricial+0x7c>)
1a000a4e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
1a000a52:	2b41      	cmp	r3, #65	; 0x41
1a000a54:	d004      	beq.n	1a000a60 <actualizarMEF_tecladoMatricial+0x64>
                            else if (pinesTeclado[confirmar] == 'B') {
1a000a56:	2b42      	cmp	r3, #66	; 0x42
1a000a58:	d1d4      	bne.n	1a000a04 <actualizarMEF_tecladoMatricial+0x8>
                                cancelar();
1a000a5a:	f7ff ffc3 	bl	1a0009e4 <cancelar>
}
1a000a5e:	e7d1      	b.n	1a000a04 <actualizarMEF_tecladoMatricial+0x8>
                                guardarPisoDoble (primerDigito, segundoDigito);
1a000a60:	4b04      	ldr	r3, [pc, #16]	; (1a000a74 <actualizarMEF_tecladoMatricial+0x78>)
1a000a62:	8819      	ldrh	r1, [r3, #0]
1a000a64:	4b06      	ldr	r3, [pc, #24]	; (1a000a80 <actualizarMEF_tecladoMatricial+0x84>)
1a000a66:	8818      	ldrh	r0, [r3, #0]
1a000a68:	f7ff ff90 	bl	1a00098c <guardarPisoDoble>
1a000a6c:	bd08      	pop	{r3, pc}
1a000a6e:	bf00      	nop
1a000a70:	10000078 	.word	0x10000078
1a000a74:	10000082 	.word	0x10000082
1a000a78:	1a0022ec 	.word	0x1a0022ec
1a000a7c:	10000070 	.word	0x10000070
1a000a80:	10000080 	.word	0x10000080

1a000a84 <itoa>:

 */
char* itoa(int value, char* result, int base)
{
   // check that the base if valid
   if (base < 2 || base > 36) { *result = '\0'; return result; }
1a000a84:	1e93      	subs	r3, r2, #2
1a000a86:	2b22      	cmp	r3, #34	; 0x22
1a000a88:	d802      	bhi.n	1a000a90 <itoa+0xc>
{
1a000a8a:	b4f0      	push	{r4, r5, r6, r7}
1a000a8c:	460d      	mov	r5, r1
1a000a8e:	e005      	b.n	1a000a9c <itoa+0x18>
   if (base < 2 || base > 36) { *result = '\0'; return result; }
1a000a90:	2300      	movs	r3, #0
1a000a92:	700b      	strb	r3, [r1, #0]
      tmp_char = *ptr;
      *ptr--= *ptr1;
      *ptr1++ = tmp_char;
   }
   return result;
}
1a000a94:	4608      	mov	r0, r1
1a000a96:	4770      	bx	lr
      *ptr++ = "zyxwvutsrqponmlkjihgfedcba9876543210123456789abcdefghijklmnopqrstuvwxyz" [35 + (tmp_value - value * base)];
1a000a98:	4635      	mov	r5, r6
      value /= base;
1a000a9a:	4620      	mov	r0, r4
1a000a9c:	fb90 f4f2 	sdiv	r4, r0, r2
      *ptr++ = "zyxwvutsrqponmlkjihgfedcba9876543210123456789abcdefghijklmnopqrstuvwxyz" [35 + (tmp_value - value * base)];
1a000aa0:	1c6e      	adds	r6, r5, #1
1a000aa2:	fb02 0314 	mls	r3, r2, r4, r0
1a000aa6:	3323      	adds	r3, #35	; 0x23
1a000aa8:	4f0f      	ldr	r7, [pc, #60]	; (1a000ae8 <itoa+0x64>)
1a000aaa:	5cfb      	ldrb	r3, [r7, r3]
1a000aac:	702b      	strb	r3, [r5, #0]
   } while ( value );
1a000aae:	2c00      	cmp	r4, #0
1a000ab0:	d1f2      	bne.n	1a000a98 <itoa+0x14>
   if (tmp_value < 0) *ptr++ = '-';
1a000ab2:	2800      	cmp	r0, #0
1a000ab4:	db04      	blt.n	1a000ac0 <itoa+0x3c>
   *ptr-- = '\0';
1a000ab6:	1e72      	subs	r2, r6, #1
1a000ab8:	2300      	movs	r3, #0
1a000aba:	7033      	strb	r3, [r6, #0]
   char* ptr = result, *ptr1 = result, tmp_char;
1a000abc:	460b      	mov	r3, r1
   while(ptr1 < ptr) {
1a000abe:	e00d      	b.n	1a000adc <itoa+0x58>
   if (tmp_value < 0) *ptr++ = '-';
1a000ac0:	232d      	movs	r3, #45	; 0x2d
1a000ac2:	7033      	strb	r3, [r6, #0]
1a000ac4:	1cae      	adds	r6, r5, #2
1a000ac6:	e7f6      	b.n	1a000ab6 <itoa+0x32>
      tmp_char = *ptr;
1a000ac8:	4614      	mov	r4, r2
1a000aca:	f814 0901 	ldrb.w	r0, [r4], #-1
      *ptr--= *ptr1;
1a000ace:	461d      	mov	r5, r3
1a000ad0:	f815 6b01 	ldrb.w	r6, [r5], #1
1a000ad4:	7016      	strb	r6, [r2, #0]
      *ptr1++ = tmp_char;
1a000ad6:	7018      	strb	r0, [r3, #0]
1a000ad8:	462b      	mov	r3, r5
      *ptr--= *ptr1;
1a000ada:	4622      	mov	r2, r4
   while(ptr1 < ptr) {
1a000adc:	429a      	cmp	r2, r3
1a000ade:	d8f3      	bhi.n	1a000ac8 <itoa+0x44>
}
1a000ae0:	4608      	mov	r0, r1
1a000ae2:	bcf0      	pop	{r4, r5, r6, r7}
1a000ae4:	4770      	bx	lr
1a000ae6:	bf00      	nop
1a000ae8:	1a002598 	.word	0x1a002598

1a000aec <uartWriteMiDato>:

//*********************************************************************************************************************
//
//*********************************************************************************************************************
void uartWriteMiDato(char* str, int value, int base)
{
1a000aec:	b570      	push	{r4, r5, r6, lr}
1a000aee:	460d      	mov	r5, r1
1a000af0:	4616      	mov	r6, r2

uartWriteString(UART_USB, str);
1a000af2:	4601      	mov	r1, r0
1a000af4:	2000      	movs	r0, #0
1a000af6:	f001 fa5b 	bl	1a001fb0 <uartWriteString>
itoa( value, numeroEnString, base);         
1a000afa:	4c07      	ldr	r4, [pc, #28]	; (1a000b18 <uartWriteMiDato+0x2c>)
1a000afc:	4632      	mov	r2, r6
1a000afe:	4621      	mov	r1, r4
1a000b00:	4628      	mov	r0, r5
1a000b02:	f7ff ffbf 	bl	1a000a84 <itoa>
uartWriteString( UART_USB, numeroEnString );  
1a000b06:	4621      	mov	r1, r4
1a000b08:	2000      	movs	r0, #0
1a000b0a:	f001 fa51 	bl	1a001fb0 <uartWriteString>
uartWriteString( UART_USB, "\r\n" );  
1a000b0e:	4903      	ldr	r1, [pc, #12]	; (1a000b1c <uartWriteMiDato+0x30>)
1a000b10:	2000      	movs	r0, #0
1a000b12:	f001 fa4d 	bl	1a001fb0 <uartWriteString>
1a000b16:	bd70      	pop	{r4, r5, r6, pc}
1a000b18:	10000178 	.word	0x10000178
1a000b1c:	1a0024ac 	.word	0x1a0024ac

1a000b20 <EstadoInterno>:

//*********************************************************************************************************************
//
//*********************************************************************************************************************
void EstadoInterno(void)
{
1a000b20:	b510      	push	{r4, lr}


uartWriteMiDato("almacenarPisos[0] = ", almacenarPisos[0], 10);
1a000b22:	4c5c      	ldr	r4, [pc, #368]	; (1a000c94 <EstadoInterno+0x174>)
1a000b24:	220a      	movs	r2, #10
1a000b26:	6821      	ldr	r1, [r4, #0]
1a000b28:	485b      	ldr	r0, [pc, #364]	; (1a000c98 <EstadoInterno+0x178>)
1a000b2a:	f7ff ffdf 	bl	1a000aec <uartWriteMiDato>
uartWriteMiDato("almacenarPisos[1] = ", almacenarPisos[1], 10);
1a000b2e:	220a      	movs	r2, #10
1a000b30:	6861      	ldr	r1, [r4, #4]
1a000b32:	485a      	ldr	r0, [pc, #360]	; (1a000c9c <EstadoInterno+0x17c>)
1a000b34:	f7ff ffda 	bl	1a000aec <uartWriteMiDato>
uartWriteMiDato("almacenarPisos[2] = ", almacenarPisos[2], 10);
1a000b38:	220a      	movs	r2, #10
1a000b3a:	68a1      	ldr	r1, [r4, #8]
1a000b3c:	4858      	ldr	r0, [pc, #352]	; (1a000ca0 <EstadoInterno+0x180>)
1a000b3e:	f7ff ffd5 	bl	1a000aec <uartWriteMiDato>
uartWriteMiDato("almacenarPisos[3] = ", almacenarPisos[3], 10);
1a000b42:	220a      	movs	r2, #10
1a000b44:	68e1      	ldr	r1, [r4, #12]
1a000b46:	4857      	ldr	r0, [pc, #348]	; (1a000ca4 <EstadoInterno+0x184>)
1a000b48:	f7ff ffd0 	bl	1a000aec <uartWriteMiDato>
uartWriteMiDato("almacenarPisos[4] = ", almacenarPisos[4], 10);
1a000b4c:	220a      	movs	r2, #10
1a000b4e:	6921      	ldr	r1, [r4, #16]
1a000b50:	4855      	ldr	r0, [pc, #340]	; (1a000ca8 <EstadoInterno+0x188>)
1a000b52:	f7ff ffcb 	bl	1a000aec <uartWriteMiDato>
uartWriteMiDato("almacenarPisos[5] = ", almacenarPisos[5], 10);
1a000b56:	220a      	movs	r2, #10
1a000b58:	6961      	ldr	r1, [r4, #20]
1a000b5a:	4854      	ldr	r0, [pc, #336]	; (1a000cac <EstadoInterno+0x18c>)
1a000b5c:	f7ff ffc6 	bl	1a000aec <uartWriteMiDato>
uartWriteMiDato("almacenarPisos[6] = ", almacenarPisos[6], 10);
1a000b60:	220a      	movs	r2, #10
1a000b62:	69a1      	ldr	r1, [r4, #24]
1a000b64:	4852      	ldr	r0, [pc, #328]	; (1a000cb0 <EstadoInterno+0x190>)
1a000b66:	f7ff ffc1 	bl	1a000aec <uartWriteMiDato>
uartWriteMiDato("almacenarPisos[7] = ", almacenarPisos[7], 10);
1a000b6a:	220a      	movs	r2, #10
1a000b6c:	69e1      	ldr	r1, [r4, #28]
1a000b6e:	4851      	ldr	r0, [pc, #324]	; (1a000cb4 <EstadoInterno+0x194>)
1a000b70:	f7ff ffbc 	bl	1a000aec <uartWriteMiDato>
uartWriteMiDato("almacenarPisos[8] = ", almacenarPisos[8], 10);
1a000b74:	220a      	movs	r2, #10
1a000b76:	6a21      	ldr	r1, [r4, #32]
1a000b78:	484f      	ldr	r0, [pc, #316]	; (1a000cb8 <EstadoInterno+0x198>)
1a000b7a:	f7ff ffb7 	bl	1a000aec <uartWriteMiDato>
uartWriteMiDato("almacenarPisos[9] = ", almacenarPisos[9], 10);
1a000b7e:	220a      	movs	r2, #10
1a000b80:	6a61      	ldr	r1, [r4, #36]	; 0x24
1a000b82:	484e      	ldr	r0, [pc, #312]	; (1a000cbc <EstadoInterno+0x19c>)
1a000b84:	f7ff ffb2 	bl	1a000aec <uartWriteMiDato>


uartWriteMiDato("Bandera Pasos = ", pasos, 10);
1a000b88:	220a      	movs	r2, #10
1a000b8a:	4b4d      	ldr	r3, [pc, #308]	; (1a000cc0 <EstadoInterno+0x1a0>)
1a000b8c:	6819      	ldr	r1, [r3, #0]
1a000b8e:	484d      	ldr	r0, [pc, #308]	; (1a000cc4 <EstadoInterno+0x1a4>)
1a000b90:	f7ff ffac 	bl	1a000aec <uartWriteMiDato>

uartWriteMiDato("IndiceTeclaPresionada = ", indiceTeclaPresionada, 10);
1a000b94:	220a      	movs	r2, #10
1a000b96:	4b4c      	ldr	r3, [pc, #304]	; (1a000cc8 <EstadoInterno+0x1a8>)
1a000b98:	6819      	ldr	r1, [r3, #0]
1a000b9a:	484c      	ldr	r0, [pc, #304]	; (1a000ccc <EstadoInterno+0x1ac>)
1a000b9c:	f7ff ffa6 	bl	1a000aec <uartWriteMiDato>

uartWriteMiDato("PrimerDigito = ", primerDigito, 10);
1a000ba0:	220a      	movs	r2, #10
1a000ba2:	4b4b      	ldr	r3, [pc, #300]	; (1a000cd0 <EstadoInterno+0x1b0>)
1a000ba4:	8819      	ldrh	r1, [r3, #0]
1a000ba6:	484b      	ldr	r0, [pc, #300]	; (1a000cd4 <EstadoInterno+0x1b4>)
1a000ba8:	f7ff ffa0 	bl	1a000aec <uartWriteMiDato>

uartWriteMiDato("SegundoDigito = ", segundoDigito, 10);
1a000bac:	220a      	movs	r2, #10
1a000bae:	4b4a      	ldr	r3, [pc, #296]	; (1a000cd8 <EstadoInterno+0x1b8>)
1a000bb0:	8819      	ldrh	r1, [r3, #0]
1a000bb2:	484a      	ldr	r0, [pc, #296]	; (1a000cdc <EstadoInterno+0x1bc>)
1a000bb4:	f7ff ff9a 	bl	1a000aec <uartWriteMiDato>

uartWriteMiDato("Indice = ", indice, 10);
1a000bb8:	220a      	movs	r2, #10
1a000bba:	4b49      	ldr	r3, [pc, #292]	; (1a000ce0 <EstadoInterno+0x1c0>)
1a000bbc:	6819      	ldr	r1, [r3, #0]
1a000bbe:	4849      	ldr	r0, [pc, #292]	; (1a000ce4 <EstadoInterno+0x1c4>)
1a000bc0:	f7ff ff94 	bl	1a000aec <uartWriteMiDato>



uartWriteMiDato ("Piso Destino = ", pisoDestino, 10);
1a000bc4:	220a      	movs	r2, #10
1a000bc6:	4b48      	ldr	r3, [pc, #288]	; (1a000ce8 <EstadoInterno+0x1c8>)
1a000bc8:	f993 1000 	ldrsb.w	r1, [r3]
1a000bcc:	4847      	ldr	r0, [pc, #284]	; (1a000cec <EstadoInterno+0x1cc>)
1a000bce:	f7ff ff8d 	bl	1a000aec <uartWriteMiDato>

uartWriteMiDato ("Piso Actual = ", pisoActual, 10);
1a000bd2:	220a      	movs	r2, #10
1a000bd4:	4b46      	ldr	r3, [pc, #280]	; (1a000cf0 <EstadoInterno+0x1d0>)
1a000bd6:	f993 1000 	ldrsb.w	r1, [r3]
1a000bda:	4846      	ldr	r0, [pc, #280]	; (1a000cf4 <EstadoInterno+0x1d4>)
1a000bdc:	f7ff ff86 	bl	1a000aec <uartWriteMiDato>


	

uartWriteString(UART_USB, "estadoActualAsc = ");
1a000be0:	4945      	ldr	r1, [pc, #276]	; (1a000cf8 <EstadoInterno+0x1d8>)
1a000be2:	2000      	movs	r0, #0
1a000be4:	f001 f9e4 	bl	1a001fb0 <uartWriteString>
switch(estadoActualAsc)
1a000be8:	4b44      	ldr	r3, [pc, #272]	; (1a000cfc <EstadoInterno+0x1dc>)
1a000bea:	781b      	ldrb	r3, [r3, #0]
1a000bec:	2b05      	cmp	r3, #5
1a000bee:	d808      	bhi.n	1a000c02 <EstadoInterno+0xe2>
1a000bf0:	e8df f003 	tbb	[pc, r3]
1a000bf4:	1e191403 	.word	0x1e191403
1a000bf8:	2823      	.short	0x2823
	{
	case EN_PLANTA_BAJA:
		uartWriteString(UART_USB, "En Planta Baja\r\n");
1a000bfa:	4941      	ldr	r1, [pc, #260]	; (1a000d00 <EstadoInterno+0x1e0>)
1a000bfc:	2000      	movs	r0, #0
1a000bfe:	f001 f9d7 	bl	1a001fb0 <uartWriteString>

		break;
 	}      	
	
	
uartWriteString(UART_USB, "estadoActualPuerta = ");	
1a000c02:	4940      	ldr	r1, [pc, #256]	; (1a000d04 <EstadoInterno+0x1e4>)
1a000c04:	2000      	movs	r0, #0
1a000c06:	f001 f9d3 	bl	1a001fb0 <uartWriteString>
switch(estadoActualPuerta)
1a000c0a:	4b3f      	ldr	r3, [pc, #252]	; (1a000d08 <EstadoInterno+0x1e8>)
1a000c0c:	781b      	ldrb	r3, [r3, #0]
1a000c0e:	2b05      	cmp	r3, #5
1a000c10:	d821      	bhi.n	1a000c56 <EstadoInterno+0x136>
1a000c12:	e8df f003 	tbb	[pc, r3]
1a000c16:	251c      	.short	0x251c
1a000c18:	39342f2a 	.word	0x39342f2a
		uartWriteString(UART_USB, "Subiendo\r\n");
1a000c1c:	493b      	ldr	r1, [pc, #236]	; (1a000d0c <EstadoInterno+0x1ec>)
1a000c1e:	2000      	movs	r0, #0
1a000c20:	f001 f9c6 	bl	1a001fb0 <uartWriteString>
		break;
1a000c24:	e7ed      	b.n	1a000c02 <EstadoInterno+0xe2>
		uartWriteString(UART_USB, "Bajando\r\n");	
1a000c26:	493a      	ldr	r1, [pc, #232]	; (1a000d10 <EstadoInterno+0x1f0>)
1a000c28:	2000      	movs	r0, #0
1a000c2a:	f001 f9c1 	bl	1a001fb0 <uartWriteString>
		break;
1a000c2e:	e7e8      	b.n	1a000c02 <EstadoInterno+0xe2>
		uartWriteString(UART_USB, "Parado\r\n");	
1a000c30:	4938      	ldr	r1, [pc, #224]	; (1a000d14 <EstadoInterno+0x1f4>)
1a000c32:	2000      	movs	r0, #0
1a000c34:	f001 f9bc 	bl	1a001fb0 <uartWriteString>
		break;
1a000c38:	e7e3      	b.n	1a000c02 <EstadoInterno+0xe2>
		uartWriteString(UART_USB, "Yendo a Planta Baja\r\n");	
1a000c3a:	4937      	ldr	r1, [pc, #220]	; (1a000d18 <EstadoInterno+0x1f8>)
1a000c3c:	2000      	movs	r0, #0
1a000c3e:	f001 f9b7 	bl	1a001fb0 <uartWriteString>
		break;
1a000c42:	e7de      	b.n	1a000c02 <EstadoInterno+0xe2>
		uartWriteString(UART_USB, "Modo Configuracion\r\n");
1a000c44:	4935      	ldr	r1, [pc, #212]	; (1a000d1c <EstadoInterno+0x1fc>)
1a000c46:	2000      	movs	r0, #0
1a000c48:	f001 f9b2 	bl	1a001fb0 <uartWriteString>
		break;
1a000c4c:	e7d9      	b.n	1a000c02 <EstadoInterno+0xe2>
	{
	case PUERTA_CERRADA:
		uartWriteString(UART_USB, "Puertas Cerradas\r\n");
1a000c4e:	4934      	ldr	r1, [pc, #208]	; (1a000d20 <EstadoInterno+0x200>)
1a000c50:	2000      	movs	r0, #0
1a000c52:	f001 f9ad 	bl	1a001fb0 <uartWriteString>
	default:

		break;
 	}      

uartWriteString(UART_USB, "\r\n");
1a000c56:	4933      	ldr	r1, [pc, #204]	; (1a000d24 <EstadoInterno+0x204>)
1a000c58:	2000      	movs	r0, #0
1a000c5a:	f001 f9a9 	bl	1a001fb0 <uartWriteString>
1a000c5e:	bd10      	pop	{r4, pc}
		uartWriteString(UART_USB, "Abriendo Puertas\r\n");
1a000c60:	4931      	ldr	r1, [pc, #196]	; (1a000d28 <EstadoInterno+0x208>)
1a000c62:	2000      	movs	r0, #0
1a000c64:	f001 f9a4 	bl	1a001fb0 <uartWriteString>
		break;
1a000c68:	e7f5      	b.n	1a000c56 <EstadoInterno+0x136>
		uartWriteString(UART_USB, "Puertas Abiertas\r\n");
1a000c6a:	4930      	ldr	r1, [pc, #192]	; (1a000d2c <EstadoInterno+0x20c>)
1a000c6c:	2000      	movs	r0, #0
1a000c6e:	f001 f99f 	bl	1a001fb0 <uartWriteString>
		break;
1a000c72:	e7f0      	b.n	1a000c56 <EstadoInterno+0x136>
		uartWriteString(UART_USB, "Intentado Cerrar Puertas\r\n");
1a000c74:	492e      	ldr	r1, [pc, #184]	; (1a000d30 <EstadoInterno+0x210>)
1a000c76:	2000      	movs	r0, #0
1a000c78:	f001 f99a 	bl	1a001fb0 <uartWriteString>
		break;
1a000c7c:	e7eb      	b.n	1a000c56 <EstadoInterno+0x136>
		uartWriteString(UART_USB, "Cerrando Puertas\r\n");
1a000c7e:	492d      	ldr	r1, [pc, #180]	; (1a000d34 <EstadoInterno+0x214>)
1a000c80:	2000      	movs	r0, #0
1a000c82:	f001 f995 	bl	1a001fb0 <uartWriteString>
		break;
1a000c86:	e7e6      	b.n	1a000c56 <EstadoInterno+0x136>
		uartWriteString(UART_USB, "Alarma Puertas Abiertas\r\n");
1a000c88:	492b      	ldr	r1, [pc, #172]	; (1a000d38 <EstadoInterno+0x218>)
1a000c8a:	2000      	movs	r0, #0
1a000c8c:	f001 f990 	bl	1a001fb0 <uartWriteString>
		break;
1a000c90:	e7e1      	b.n	1a000c56 <EstadoInterno+0x136>
1a000c92:	bf00      	nop
1a000c94:	10000150 	.word	0x10000150
1a000c98:	1a00230c 	.word	0x1a00230c
1a000c9c:	1a002324 	.word	0x1a002324
1a000ca0:	1a00233c 	.word	0x1a00233c
1a000ca4:	1a002354 	.word	0x1a002354
1a000ca8:	1a00236c 	.word	0x1a00236c
1a000cac:	1a002384 	.word	0x1a002384
1a000cb0:	1a00239c 	.word	0x1a00239c
1a000cb4:	1a0023b4 	.word	0x1a0023b4
1a000cb8:	1a0023cc 	.word	0x1a0023cc
1a000cbc:	1a0023e4 	.word	0x1a0023e4
1a000cc0:	10000084 	.word	0x10000084
1a000cc4:	1a0023fc 	.word	0x1a0023fc
1a000cc8:	1000007c 	.word	0x1000007c
1a000ccc:	1a002410 	.word	0x1a002410
1a000cd0:	10000080 	.word	0x10000080
1a000cd4:	1a00242c 	.word	0x1a00242c
1a000cd8:	10000082 	.word	0x10000082
1a000cdc:	1a00243c 	.word	0x1a00243c
1a000ce0:	10000074 	.word	0x10000074
1a000ce4:	1a002450 	.word	0x1a002450
1a000ce8:	1000006f 	.word	0x1000006f
1a000cec:	1a00245c 	.word	0x1a00245c
1a000cf0:	1000006e 	.word	0x1000006e
1a000cf4:	1a00246c 	.word	0x1a00246c
1a000cf8:	1a00247c 	.word	0x1a00247c
1a000cfc:	100000e0 	.word	0x100000e0
1a000d00:	1a002490 	.word	0x1a002490
1a000d04:	1a0024f8 	.word	0x1a0024f8
1a000d08:	10000100 	.word	0x10000100
1a000d0c:	1a0024a4 	.word	0x1a0024a4
1a000d10:	1a0024b0 	.word	0x1a0024b0
1a000d14:	1a0024bc 	.word	0x1a0024bc
1a000d18:	1a0024c8 	.word	0x1a0024c8
1a000d1c:	1a0024e0 	.word	0x1a0024e0
1a000d20:	1a002510 	.word	0x1a002510
1a000d24:	1a0024ac 	.word	0x1a0024ac
1a000d28:	1a002524 	.word	0x1a002524
1a000d2c:	1a002538 	.word	0x1a002538
1a000d30:	1a00254c 	.word	0x1a00254c
1a000d34:	1a002568 	.word	0x1a002568
1a000d38:	1a00257c 	.word	0x1a00257c

1a000d3c <ConfigDisplay>:

//*************************************************************************************************
//			Configura pines para los dgitos
//*************************************************************************************************
void ConfigDisplay(void)
{
1a000d3c:	b538      	push	{r3, r4, r5, lr}
uint8_t i = 0;

// Se setean los pines correspondientes a los segmentos como salida y en cero.
for (i=0; i<8; i++)
1a000d3e:	2400      	movs	r4, #0
1a000d40:	e00a      	b.n	1a000d58 <ConfigDisplay+0x1c>
	{
	gpioConfig (segmentosdisplayB[i], GPIO_OUTPUT);
1a000d42:	4d0e      	ldr	r5, [pc, #56]	; (1a000d7c <ConfigDisplay+0x40>)
1a000d44:	2101      	movs	r1, #1
1a000d46:	5d28      	ldrb	r0, [r5, r4]
1a000d48:	f000 fef4 	bl	1a001b34 <gpioConfig>
	gpioWrite (segmentosdisplayB[i], 1);
1a000d4c:	2101      	movs	r1, #1
1a000d4e:	5d28      	ldrb	r0, [r5, r4]
1a000d50:	f000 ffaa 	bl	1a001ca8 <gpioWrite>
for (i=0; i<8; i++)
1a000d54:	3401      	adds	r4, #1
1a000d56:	b2e4      	uxtb	r4, r4
1a000d58:	2c07      	cmp	r4, #7
1a000d5a:	d9f2      	bls.n	1a000d42 <ConfigDisplay+0x6>
1a000d5c:	2400      	movs	r4, #0
1a000d5e:	e00a      	b.n	1a000d76 <ConfigDisplay+0x3a>
	}

// Se setean los pines correspondientes al control de los anodos comn de los dgitos, en salida y cero.
for (i=0; i<4; i++)
	{
	gpioConfig (quedisplayB[i], GPIO_OUTPUT);
1a000d60:	4d07      	ldr	r5, [pc, #28]	; (1a000d80 <ConfigDisplay+0x44>)
1a000d62:	2101      	movs	r1, #1
1a000d64:	5d28      	ldrb	r0, [r5, r4]
1a000d66:	f000 fee5 	bl	1a001b34 <gpioConfig>
	gpioWrite (quedisplayB[i], 1);
1a000d6a:	2101      	movs	r1, #1
1a000d6c:	5d28      	ldrb	r0, [r5, r4]
1a000d6e:	f000 ff9b 	bl	1a001ca8 <gpioWrite>
for (i=0; i<4; i++)
1a000d72:	3401      	adds	r4, #1
1a000d74:	b2e4      	uxtb	r4, r4
1a000d76:	2c03      	cmp	r4, #3
1a000d78:	d9f2      	bls.n	1a000d60 <ConfigDisplay+0x24>
	}
	
}
1a000d7a:	bd38      	pop	{r3, r4, r5, pc}
1a000d7c:	1000001c 	.word	0x1000001c
1a000d80:	10000018 	.word	0x10000018

1a000d84 <SacaDigito>:

//*********************************************************************************************************************
//			Actualiza un dgito
//*********************************************************************************************************************
void SacaDigito(uint8_t numero, uint8_t lcdx)
{
1a000d84:	b538      	push	{r3, r4, r5, lr}
1a000d86:	4605      	mov	r5, r0
1a000d88:	460c      	mov	r4, r1
uint8_t i = 0;

gpioWrite (LCD1, 1);
1a000d8a:	2101      	movs	r1, #1
1a000d8c:	2010      	movs	r0, #16
1a000d8e:	f000 ff8b 	bl	1a001ca8 <gpioWrite>
gpioWrite (LCD2, 1);
1a000d92:	2101      	movs	r1, #1
1a000d94:	2011      	movs	r0, #17
1a000d96:	f000 ff87 	bl	1a001ca8 <gpioWrite>
gpioWrite (LCD3, 1);
1a000d9a:	2101      	movs	r1, #1
1a000d9c:	2012      	movs	r0, #18
1a000d9e:	f000 ff83 	bl	1a001ca8 <gpioWrite>
gpioWrite (LCD4, 1);
1a000da2:	2101      	movs	r1, #1
1a000da4:	2014      	movs	r0, #20
1a000da6:	f000 ff7f 	bl	1a001ca8 <gpioWrite>
gpioWrite (lcdx, 0);
1a000daa:	2100      	movs	r1, #0
1a000dac:	4620      	mov	r0, r4
1a000dae:	f000 ff7b 	bl	1a001ca8 <gpioWrite>

for (i=0; i<=7; i++)
1a000db2:	2400      	movs	r4, #0
1a000db4:	e00b      	b.n	1a000dce <SacaDigito+0x4a>
	gpioWrite (segmentosdisplayB[i], (numeroadisplayB[numero] & (1 << i)));
1a000db6:	4b07      	ldr	r3, [pc, #28]	; (1a000dd4 <SacaDigito+0x50>)
1a000db8:	5759      	ldrsb	r1, [r3, r5]
1a000dba:	2301      	movs	r3, #1
1a000dbc:	40a3      	lsls	r3, r4
1a000dbe:	4019      	ands	r1, r3
1a000dc0:	b2c9      	uxtb	r1, r1
1a000dc2:	4b05      	ldr	r3, [pc, #20]	; (1a000dd8 <SacaDigito+0x54>)
1a000dc4:	5d18      	ldrb	r0, [r3, r4]
1a000dc6:	f000 ff6f 	bl	1a001ca8 <gpioWrite>
for (i=0; i<=7; i++)
1a000dca:	3401      	adds	r4, #1
1a000dcc:	b2e4      	uxtb	r4, r4
1a000dce:	2c07      	cmp	r4, #7
1a000dd0:	d9f1      	bls.n	1a000db6 <SacaDigito+0x32>
}
1a000dd2:	bd38      	pop	{r3, r4, r5, pc}
1a000dd4:	1000000c 	.word	0x1000000c
1a000dd8:	1000001c 	.word	0x1000001c

1a000ddc <ConvierteByte>:
//*********************************************************************************************************************
//
//*********************************************************************************************************************
void ConvierteByte(uint8_t X, uint8_t *p)
{   
if (X)
1a000ddc:	4603      	mov	r3, r0
1a000dde:	b920      	cbnz	r0, 1a000dea <ConvierteByte+0xe>
	X = X%10;
	
	p[0] = X;
	}
else	{
	p[2] = 0;
1a000de0:	2300      	movs	r3, #0
1a000de2:	708b      	strb	r3, [r1, #2]
	p[1] = 0;
1a000de4:	704b      	strb	r3, [r1, #1]
	p[0] = 0;
1a000de6:	700b      	strb	r3, [r1, #0]
1a000de8:	4770      	bx	lr
	p[2] = X/100;
1a000dea:	480a      	ldr	r0, [pc, #40]	; (1a000e14 <ConvierteByte+0x38>)
1a000dec:	fba0 2003 	umull	r2, r0, r0, r3
1a000df0:	0940      	lsrs	r0, r0, #5
1a000df2:	7088      	strb	r0, [r1, #2]
	X = X%100;
1a000df4:	2264      	movs	r2, #100	; 0x64
1a000df6:	fb02 3010 	mls	r0, r2, r0, r3
1a000dfa:	b2c0      	uxtb	r0, r0
	p[1] = X/10;
1a000dfc:	4b06      	ldr	r3, [pc, #24]	; (1a000e18 <ConvierteByte+0x3c>)
1a000dfe:	fba3 2300 	umull	r2, r3, r3, r0
1a000e02:	08db      	lsrs	r3, r3, #3
1a000e04:	704b      	strb	r3, [r1, #1]
	X = X%10;
1a000e06:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a000e0a:	005a      	lsls	r2, r3, #1
1a000e0c:	1a80      	subs	r0, r0, r2
	p[0] = X;
1a000e0e:	7008      	strb	r0, [r1, #0]
1a000e10:	4770      	bx	lr
1a000e12:	bf00      	nop
1a000e14:	51eb851f 	.word	0x51eb851f
1a000e18:	cccccccd 	.word	0xcccccccd

1a000e1c <PonPisoActualDisplay>:


//*********************************************************************************************************************
//*********************************************************************************************************************
void PonPisoActualDisplay(void)
{
1a000e1c:	b510      	push	{r4, lr}
1a000e1e:	b082      	sub	sp, #8

uint8_t valores[3];


ConvierteByte(pisoActual, valores);
1a000e20:	a901      	add	r1, sp, #4
1a000e22:	4b1f      	ldr	r3, [pc, #124]	; (1a000ea0 <PonPisoActualDisplay+0x84>)
1a000e24:	7818      	ldrb	r0, [r3, #0]
1a000e26:	f7ff ffd9 	bl	1a000ddc <ConvierteByte>
unidadesmilB = 0;
1a000e2a:	2200      	movs	r2, #0
1a000e2c:	4b1d      	ldr	r3, [pc, #116]	; (1a000ea4 <PonPisoActualDisplay+0x88>)
1a000e2e:	701a      	strb	r2, [r3, #0]
centenasB = valores[2];
1a000e30:	f89d 2006 	ldrb.w	r2, [sp, #6]
1a000e34:	4b1c      	ldr	r3, [pc, #112]	; (1a000ea8 <PonPisoActualDisplay+0x8c>)
1a000e36:	701a      	strb	r2, [r3, #0]
decenasB = valores[1];
1a000e38:	f89d 0005 	ldrb.w	r0, [sp, #5]
1a000e3c:	4b1b      	ldr	r3, [pc, #108]	; (1a000eac <PonPisoActualDisplay+0x90>)
1a000e3e:	7018      	strb	r0, [r3, #0]
unidadesB = valores[0];
1a000e40:	f89d 4004 	ldrb.w	r4, [sp, #4]
1a000e44:	4b1a      	ldr	r3, [pc, #104]	; (1a000eb0 <PonPisoActualDisplay+0x94>)
1a000e46:	701c      	strb	r4, [r3, #0]



switch (secuenciaB){
1a000e48:	4b1a      	ldr	r3, [pc, #104]	; (1a000eb4 <PonPisoActualDisplay+0x98>)
1a000e4a:	781b      	ldrb	r3, [r3, #0]
1a000e4c:	2b03      	cmp	r3, #3
1a000e4e:	d821      	bhi.n	1a000e94 <PonPisoActualDisplay+0x78>
1a000e50:	e8df f003 	tbb	[pc, r3]
1a000e54:	1c130b02 	.word	0x1c130b02
	case 0:
		SacaDigito (unidadesB, LCD1);
1a000e58:	2110      	movs	r1, #16
1a000e5a:	4620      	mov	r0, r4
1a000e5c:	f7ff ff92 	bl	1a000d84 <SacaDigito>
		secuenciaB++;
1a000e60:	4a14      	ldr	r2, [pc, #80]	; (1a000eb4 <PonPisoActualDisplay+0x98>)
1a000e62:	7813      	ldrb	r3, [r2, #0]
1a000e64:	3301      	adds	r3, #1
1a000e66:	7013      	strb	r3, [r2, #0]
		break;
1a000e68:	e017      	b.n	1a000e9a <PonPisoActualDisplay+0x7e>
	case 1:
		SacaDigito (decenasB, LCD2);
1a000e6a:	2111      	movs	r1, #17
1a000e6c:	f7ff ff8a 	bl	1a000d84 <SacaDigito>
		secuenciaB++;
1a000e70:	4a10      	ldr	r2, [pc, #64]	; (1a000eb4 <PonPisoActualDisplay+0x98>)
1a000e72:	7813      	ldrb	r3, [r2, #0]
1a000e74:	3301      	adds	r3, #1
1a000e76:	7013      	strb	r3, [r2, #0]
		break;
1a000e78:	e00f      	b.n	1a000e9a <PonPisoActualDisplay+0x7e>
	case 2:
		SacaDigito (centenasB, LCD3);
1a000e7a:	2112      	movs	r1, #18
1a000e7c:	4610      	mov	r0, r2
1a000e7e:	f7ff ff81 	bl	1a000d84 <SacaDigito>
		secuenciaB++;
1a000e82:	4a0c      	ldr	r2, [pc, #48]	; (1a000eb4 <PonPisoActualDisplay+0x98>)
1a000e84:	7813      	ldrb	r3, [r2, #0]
1a000e86:	3301      	adds	r3, #1
1a000e88:	7013      	strb	r3, [r2, #0]
		break;
1a000e8a:	e006      	b.n	1a000e9a <PonPisoActualDisplay+0x7e>
	case 3:
		SacaDigito (unidadesmilB, LCD4);
1a000e8c:	2114      	movs	r1, #20
1a000e8e:	2000      	movs	r0, #0
1a000e90:	f7ff ff78 	bl	1a000d84 <SacaDigito>
	
	default:
		secuenciaB = 0;
1a000e94:	2200      	movs	r2, #0
1a000e96:	4b07      	ldr	r3, [pc, #28]	; (1a000eb4 <PonPisoActualDisplay+0x98>)
1a000e98:	701a      	strb	r2, [r3, #0]
		break;
	}
	
}
1a000e9a:	b002      	add	sp, #8
1a000e9c:	bd10      	pop	{r4, pc}
1a000e9e:	bf00      	nop
1a000ea0:	1000006e 	.word	0x1000006e
1a000ea4:	1000008c 	.word	0x1000008c
1a000ea8:	10000088 	.word	0x10000088
1a000eac:	10000089 	.word	0x10000089
1a000eb0:	1000008b 	.word	0x1000008b
1a000eb4:	1000008a 	.word	0x1000008a

1a000eb8 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a000eb8:	b508      	push	{r3, lr}
   /* CPU core speed */
   SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a000eba:	2069      	movs	r0, #105	; 0x69
1a000ebc:	f000 fa86 	bl	1a0013cc <Chip_Clock_GetRate>
1a000ec0:	4b01      	ldr	r3, [pc, #4]	; (1a000ec8 <SystemCoreClockUpdate+0x10>)
1a000ec2:	6018      	str	r0, [r3, #0]
1a000ec4:	bd08      	pop	{r3, pc}
1a000ec6:	bf00      	nop
1a000ec8:	10000184 	.word	0x10000184

1a000ecc <pll_calc_divs>:
       return -val;
   return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a000ecc:	b5f0      	push	{r4, r5, r6, r7, lr}

   uint32_t prev = freq;
   int n, m, p;

   /* When direct mode is set FBSEL should be a don't care */
   if (ppll->ctrl & (1 << 7)) {
1a000ece:	680b      	ldr	r3, [r1, #0]
1a000ed0:	f013 0f80 	tst.w	r3, #128	; 0x80
1a000ed4:	d002      	beq.n	1a000edc <pll_calc_divs+0x10>
       ppll->ctrl &= ~(1 << 6);
1a000ed6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a000eda:	600b      	str	r3, [r1, #0]
1a000edc:	4607      	mov	r7, r0
1a000ede:	2501      	movs	r5, #1
1a000ee0:	e03b      	b.n	1a000f5a <pll_calc_divs+0x8e>
           for (m = 1; m <= 256; m++) {
               uint32_t fcco, fout;
               if (ppll->ctrl & (1 << 6)) {
                   fcco = ((m << (p + 1)) * ppll->fin) / n;
               } else {
                   fcco = (m * ppll->fin) / n;
1a000ee2:	694b      	ldr	r3, [r1, #20]
1a000ee4:	fb03 f302 	mul.w	r3, r3, r2
1a000ee8:	fbb3 f3f5 	udiv	r3, r3, r5
1a000eec:	e014      	b.n	1a000f18 <pll_calc_divs+0x4c>
               }
               if (fcco < PLL_MIN_CCO_FREQ) continue;
               if (fcco > PLL_MAX_CCO_FREQ) break;
               if (ppll->ctrl & (1 << 7)) {
                   fout = fcco;
1a000eee:	461c      	mov	r4, r3
1a000ef0:	e020      	b.n	1a000f34 <pll_calc_divs+0x68>
       return -val;
1a000ef2:	f1ce 0e00 	rsb	lr, lr, #0
1a000ef6:	e020      	b.n	1a000f3a <pll_calc_divs+0x6e>
           for (m = 1; m <= 256; m++) {
1a000ef8:	3201      	adds	r2, #1
1a000efa:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a000efe:	dc26      	bgt.n	1a000f4e <pll_calc_divs+0x82>
               if (ppll->ctrl & (1 << 6)) {
1a000f00:	680c      	ldr	r4, [r1, #0]
1a000f02:	f014 0f40 	tst.w	r4, #64	; 0x40
1a000f06:	d0ec      	beq.n	1a000ee2 <pll_calc_divs+0x16>
                   fcco = ((m << (p + 1)) * ppll->fin) / n;
1a000f08:	1c73      	adds	r3, r6, #1
1a000f0a:	fa02 fe03 	lsl.w	lr, r2, r3
1a000f0e:	694b      	ldr	r3, [r1, #20]
1a000f10:	fb03 f30e 	mul.w	r3, r3, lr
1a000f14:	fbb3 f3f5 	udiv	r3, r3, r5
               if (fcco < PLL_MIN_CCO_FREQ) continue;
1a000f18:	f8df e048 	ldr.w	lr, [pc, #72]	; 1a000f64 <pll_calc_divs+0x98>
1a000f1c:	4573      	cmp	r3, lr
1a000f1e:	d9eb      	bls.n	1a000ef8 <pll_calc_divs+0x2c>
               if (fcco > PLL_MAX_CCO_FREQ) break;
1a000f20:	f8df e044 	ldr.w	lr, [pc, #68]	; 1a000f68 <pll_calc_divs+0x9c>
1a000f24:	4573      	cmp	r3, lr
1a000f26:	d812      	bhi.n	1a000f4e <pll_calc_divs+0x82>
               if (ppll->ctrl & (1 << 7)) {
1a000f28:	f014 0f80 	tst.w	r4, #128	; 0x80
1a000f2c:	d1df      	bne.n	1a000eee <pll_calc_divs+0x22>
               } else {
                   fout = fcco >> (p + 1);
1a000f2e:	1c74      	adds	r4, r6, #1
1a000f30:	fa23 f404 	lsr.w	r4, r3, r4
   if (val < 0)
1a000f34:	ebb0 0e04 	subs.w	lr, r0, r4
1a000f38:	d4db      	bmi.n	1a000ef2 <pll_calc_divs+0x26>
               }

               if (ABS(freq - fout) < prev) {
1a000f3a:	4577      	cmp	r7, lr
1a000f3c:	d9dc      	bls.n	1a000ef8 <pll_calc_divs+0x2c>
                   ppll->nsel = n;
1a000f3e:	608d      	str	r5, [r1, #8]
                   ppll->psel = p + 1;
1a000f40:	1c77      	adds	r7, r6, #1
1a000f42:	60cf      	str	r7, [r1, #12]
                   ppll->msel = m;
1a000f44:	610a      	str	r2, [r1, #16]
                   ppll->fout = fout;
1a000f46:	618c      	str	r4, [r1, #24]
                   ppll->fcco = fcco;
1a000f48:	61cb      	str	r3, [r1, #28]
                   prev = ABS(freq - fout);
1a000f4a:	4677      	mov	r7, lr
1a000f4c:	e7d4      	b.n	1a000ef8 <pll_calc_divs+0x2c>
       for (p = 0; p < 4; p ++) {
1a000f4e:	3601      	adds	r6, #1
1a000f50:	2e03      	cmp	r6, #3
1a000f52:	dc01      	bgt.n	1a000f58 <pll_calc_divs+0x8c>
1a000f54:	2201      	movs	r2, #1
1a000f56:	e7d0      	b.n	1a000efa <pll_calc_divs+0x2e>
   for (n = 1; n <= 4; n++) {
1a000f58:	3501      	adds	r5, #1
1a000f5a:	2d04      	cmp	r5, #4
1a000f5c:	dc01      	bgt.n	1a000f62 <pll_calc_divs+0x96>
1a000f5e:	2600      	movs	r6, #0
1a000f60:	e7f6      	b.n	1a000f50 <pll_calc_divs+0x84>
               }
           }
       }
   }
}
1a000f62:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a000f64:	094c5eff 	.word	0x094c5eff
1a000f68:	1312d000 	.word	0x1312d000

1a000f6c <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a000f6c:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000f6e:	b099      	sub	sp, #100	; 0x64
1a000f70:	4605      	mov	r5, r0
1a000f72:	460c      	mov	r4, r1
   int diff[3];
   PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a000f74:	2260      	movs	r2, #96	; 0x60
1a000f76:	2100      	movs	r1, #0
1a000f78:	4668      	mov	r0, sp
1a000f7a:	f001 f9af 	bl	1a0022dc <memset>

   /* Try direct mode */
   pll[0].ctrl |= (1 << 7);
1a000f7e:	2380      	movs	r3, #128	; 0x80
1a000f80:	9300      	str	r3, [sp, #0]
   pll[0].fin = ppll->fin;
1a000f82:	6963      	ldr	r3, [r4, #20]
1a000f84:	9305      	str	r3, [sp, #20]
   pll[0].srcin = ppll->srcin;
1a000f86:	7923      	ldrb	r3, [r4, #4]
1a000f88:	f88d 3004 	strb.w	r3, [sp, #4]
   pll_calc_divs(freq, &pll[0]);
1a000f8c:	4669      	mov	r1, sp
1a000f8e:	4628      	mov	r0, r5
1a000f90:	f7ff ff9c 	bl	1a000ecc <pll_calc_divs>
   if (pll[0].fout == freq) {
1a000f94:	9b06      	ldr	r3, [sp, #24]
1a000f96:	429d      	cmp	r5, r3
1a000f98:	d02f      	beq.n	1a000ffa <pll_get_frac+0x8e>
   if (val < 0)
1a000f9a:	1aeb      	subs	r3, r5, r3
1a000f9c:	d436      	bmi.n	1a00100c <pll_get_frac+0xa0>
       *ppll = pll[0];
       return ;
   }
   diff[0] = ABS(freq - pll[0].fout);
1a000f9e:	461e      	mov	r6, r3

   /* Try non-Integer mode */
   pll[2].ctrl = (1 << 6);
1a000fa0:	2340      	movs	r3, #64	; 0x40
1a000fa2:	9310      	str	r3, [sp, #64]	; 0x40
   pll[2].fin = ppll->fin;
1a000fa4:	6963      	ldr	r3, [r4, #20]
1a000fa6:	9315      	str	r3, [sp, #84]	; 0x54
   pll[2].srcin = ppll->srcin;
1a000fa8:	7923      	ldrb	r3, [r4, #4]
1a000faa:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
   pll_calc_divs(freq, &pll[2]);
1a000fae:	a910      	add	r1, sp, #64	; 0x40
1a000fb0:	4628      	mov	r0, r5
1a000fb2:	f7ff ff8b 	bl	1a000ecc <pll_calc_divs>
   if (pll[2].fout == freq) {
1a000fb6:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a000fb8:	429d      	cmp	r5, r3
1a000fba:	d029      	beq.n	1a001010 <pll_get_frac+0xa4>
   if (val < 0)
1a000fbc:	1aeb      	subs	r3, r5, r3
1a000fbe:	d42f      	bmi.n	1a001020 <pll_get_frac+0xb4>
       *ppll = pll[2];
       return ;
   }

   diff[2] = ABS(freq - pll[2].fout);
1a000fc0:	461f      	mov	r7, r3
   /* Try integer mode */
   pll[1].ctrl = (1 << 6);
1a000fc2:	2340      	movs	r3, #64	; 0x40
1a000fc4:	9308      	str	r3, [sp, #32]
   pll[1].fin = ppll->fin;
1a000fc6:	6963      	ldr	r3, [r4, #20]
1a000fc8:	930d      	str	r3, [sp, #52]	; 0x34
   pll[1].srcin = ppll->srcin;
1a000fca:	7923      	ldrb	r3, [r4, #4]
1a000fcc:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
   pll_calc_divs(freq, &pll[1]);
1a000fd0:	a908      	add	r1, sp, #32
1a000fd2:	4628      	mov	r0, r5
1a000fd4:	f7ff ff7a 	bl	1a000ecc <pll_calc_divs>
   if (pll[1].fout == freq) {
1a000fd8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a000fda:	429d      	cmp	r5, r3
1a000fdc:	d022      	beq.n	1a001024 <pll_get_frac+0xb8>
   if (val < 0)
1a000fde:	1aed      	subs	r5, r5, r3
1a000fe0:	d428      	bmi.n	1a001034 <pll_get_frac+0xc8>
       return ;
   }
   diff[1] = ABS(freq - pll[1].fout);

   /* Find the min of 3 and return */
   if (diff[0] <= diff[1]) {
1a000fe2:	42ae      	cmp	r6, r5
1a000fe4:	dc30      	bgt.n	1a001048 <pll_get_frac+0xdc>
       if (diff[0] <= diff[2]) {
1a000fe6:	42be      	cmp	r6, r7
1a000fe8:	dc26      	bgt.n	1a001038 <pll_get_frac+0xcc>
           *ppll = pll[0];
1a000fea:	466d      	mov	r5, sp
1a000fec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000fee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000ff0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000ff4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000ff8:	e006      	b.n	1a001008 <pll_get_frac+0x9c>
       *ppll = pll[0];
1a000ffa:	466d      	mov	r5, sp
1a000ffc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000ffe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001000:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001004:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
           *ppll = pll[1];
       } else {
           *ppll = pll[2];
       }
   }
}
1a001008:	b019      	add	sp, #100	; 0x64
1a00100a:	bdf0      	pop	{r4, r5, r6, r7, pc}
       return -val;
1a00100c:	425b      	negs	r3, r3
1a00100e:	e7c6      	b.n	1a000f9e <pll_get_frac+0x32>
       *ppll = pll[2];
1a001010:	ad10      	add	r5, sp, #64	; 0x40
1a001012:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001014:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001016:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00101a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
       return ;
1a00101e:	e7f3      	b.n	1a001008 <pll_get_frac+0x9c>
       return -val;
1a001020:	425b      	negs	r3, r3
1a001022:	e7cd      	b.n	1a000fc0 <pll_get_frac+0x54>
       *ppll = pll[1];
1a001024:	ad08      	add	r5, sp, #32
1a001026:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001028:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00102a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00102e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
       return ;
1a001032:	e7e9      	b.n	1a001008 <pll_get_frac+0x9c>
       return -val;
1a001034:	426d      	negs	r5, r5
1a001036:	e7d4      	b.n	1a000fe2 <pll_get_frac+0x76>
           *ppll = pll[2];
1a001038:	ad10      	add	r5, sp, #64	; 0x40
1a00103a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00103c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00103e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001042:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a001046:	e7df      	b.n	1a001008 <pll_get_frac+0x9c>
       if (diff[1] <= diff[2]) {
1a001048:	42af      	cmp	r7, r5
1a00104a:	db07      	blt.n	1a00105c <pll_get_frac+0xf0>
           *ppll = pll[1];
1a00104c:	ad08      	add	r5, sp, #32
1a00104e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001050:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001052:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001056:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a00105a:	e7d5      	b.n	1a001008 <pll_get_frac+0x9c>
           *ppll = pll[2];
1a00105c:	ad10      	add	r5, sp, #64	; 0x40
1a00105e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001060:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001062:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001066:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a00106a:	e7cd      	b.n	1a001008 <pll_get_frac+0x9c>

1a00106c <Chip_Clock_FindBaseClock>:
   return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a00106c:	b430      	push	{r4, r5}
1a00106e:	4605      	mov	r5, r0
   CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
   int i = 0;
1a001070:	2300      	movs	r3, #0
   CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a001072:	201c      	movs	r0, #28

   while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a001074:	e000      	b.n	1a001078 <Chip_Clock_FindBaseClock+0xc>
       if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
           baseclk = periph_to_base[i].clkbase;
       }
       else {
           i++;
1a001076:	3301      	adds	r3, #1
   while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a001078:	281c      	cmp	r0, #28
1a00107a:	d118      	bne.n	1a0010ae <Chip_Clock_FindBaseClock+0x42>
1a00107c:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a001080:	0051      	lsls	r1, r2, #1
1a001082:	4a0c      	ldr	r2, [pc, #48]	; (1a0010b4 <Chip_Clock_FindBaseClock+0x48>)
1a001084:	440a      	add	r2, r1
1a001086:	7914      	ldrb	r4, [r2, #4]
1a001088:	42a0      	cmp	r0, r4
1a00108a:	d010      	beq.n	1a0010ae <Chip_Clock_FindBaseClock+0x42>
       if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a00108c:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a001090:	004a      	lsls	r2, r1, #1
1a001092:	4908      	ldr	r1, [pc, #32]	; (1a0010b4 <Chip_Clock_FindBaseClock+0x48>)
1a001094:	5a8a      	ldrh	r2, [r1, r2]
1a001096:	42aa      	cmp	r2, r5
1a001098:	d8ed      	bhi.n	1a001076 <Chip_Clock_FindBaseClock+0xa>
1a00109a:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a00109e:	0051      	lsls	r1, r2, #1
1a0010a0:	4a04      	ldr	r2, [pc, #16]	; (1a0010b4 <Chip_Clock_FindBaseClock+0x48>)
1a0010a2:	440a      	add	r2, r1
1a0010a4:	8852      	ldrh	r2, [r2, #2]
1a0010a6:	4295      	cmp	r5, r2
1a0010a8:	d8e5      	bhi.n	1a001076 <Chip_Clock_FindBaseClock+0xa>
           baseclk = periph_to_base[i].clkbase;
1a0010aa:	4620      	mov	r0, r4
1a0010ac:	e7e4      	b.n	1a001078 <Chip_Clock_FindBaseClock+0xc>
       }
   }

   return baseclk;
}
1a0010ae:	bc30      	pop	{r4, r5}
1a0010b0:	4770      	bx	lr
1a0010b2:	bf00      	nop
1a0010b4:	1a0025ec 	.word	0x1a0025ec

1a0010b8 <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a0010b8:	b082      	sub	sp, #8
   volatile uint32_t delay = 1000;
1a0010ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a0010be:	9301      	str	r3, [sp, #4]

   uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a0010c0:	4a0d      	ldr	r2, [pc, #52]	; (1a0010f8 <Chip_Clock_EnableCrystal+0x40>)
1a0010c2:	6993      	ldr	r3, [r2, #24]

   /* Clear bypass mode */
   OldCrystalConfig &= (~2);
1a0010c4:	f023 0102 	bic.w	r1, r3, #2
   if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a0010c8:	6992      	ldr	r2, [r2, #24]
1a0010ca:	4291      	cmp	r1, r2
1a0010cc:	d001      	beq.n	1a0010d2 <Chip_Clock_EnableCrystal+0x1a>
       LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a0010ce:	4a0a      	ldr	r2, [pc, #40]	; (1a0010f8 <Chip_Clock_EnableCrystal+0x40>)
1a0010d0:	6191      	str	r1, [r2, #24]
   }

   /* Enable crystal oscillator */
   OldCrystalConfig &= (~1);
1a0010d2:	f023 0303 	bic.w	r3, r3, #3
   if (OscRateIn >= 20000000) {
1a0010d6:	4a09      	ldr	r2, [pc, #36]	; (1a0010fc <Chip_Clock_EnableCrystal+0x44>)
1a0010d8:	6811      	ldr	r1, [r2, #0]
1a0010da:	4a09      	ldr	r2, [pc, #36]	; (1a001100 <Chip_Clock_EnableCrystal+0x48>)
1a0010dc:	4291      	cmp	r1, r2
1a0010de:	d901      	bls.n	1a0010e4 <Chip_Clock_EnableCrystal+0x2c>
       OldCrystalConfig |= 4;  /* Set high frequency mode */
1a0010e0:	f043 0304 	orr.w	r3, r3, #4

   }
   LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a0010e4:	4a04      	ldr	r2, [pc, #16]	; (1a0010f8 <Chip_Clock_EnableCrystal+0x40>)
1a0010e6:	6193      	str	r3, [r2, #24]

   /* Delay for 250uSec */
   while(delay--) {}
1a0010e8:	9b01      	ldr	r3, [sp, #4]
1a0010ea:	1e5a      	subs	r2, r3, #1
1a0010ec:	9201      	str	r2, [sp, #4]
1a0010ee:	2b00      	cmp	r3, #0
1a0010f0:	d1fa      	bne.n	1a0010e8 <Chip_Clock_EnableCrystal+0x30>
}
1a0010f2:	b002      	add	sp, #8
1a0010f4:	4770      	bx	lr
1a0010f6:	bf00      	nop
1a0010f8:	40050000 	.word	0x40050000
1a0010fc:	1a0026b4 	.word	0x1a0026b4
1a001100:	01312cff 	.word	0x01312cff

1a001104 <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
   uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a001104:	3012      	adds	r0, #18
1a001106:	4b05      	ldr	r3, [pc, #20]	; (1a00111c <Chip_Clock_GetDividerSource+0x18>)
1a001108:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

   if (reg & 1) {  /* divider is powered down */
1a00110c:	f010 0f01 	tst.w	r0, #1
1a001110:	d001      	beq.n	1a001116 <Chip_Clock_GetDividerSource+0x12>
       return CLKINPUT_PD;
1a001112:	2011      	movs	r0, #17
   }

   return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
}
1a001114:	4770      	bx	lr
   return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a001116:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a00111a:	4770      	bx	lr
1a00111c:	40050000 	.word	0x40050000

1a001120 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
   return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a001120:	f100 0212 	add.w	r2, r0, #18
1a001124:	4b03      	ldr	r3, [pc, #12]	; (1a001134 <Chip_Clock_GetDividerDivisor+0x14>)
1a001126:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a00112a:	4b03      	ldr	r3, [pc, #12]	; (1a001138 <Chip_Clock_GetDividerDivisor+0x18>)
1a00112c:	5c18      	ldrb	r0, [r3, r0]
}
1a00112e:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a001132:	4770      	bx	lr
1a001134:	40050000 	.word	0x40050000
1a001138:	1a0025e4 	.word	0x1a0025e4

1a00113c <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a00113c:	b508      	push	{r3, lr}
   uint32_t rate = 0;

   switch (input) {
1a00113e:	2810      	cmp	r0, #16
1a001140:	d80a      	bhi.n	1a001158 <Chip_Clock_GetClockInputHz+0x1c>
1a001142:	e8df f000 	tbb	[pc, r0]
1a001146:	0b44      	.short	0x0b44
1a001148:	0921180d 	.word	0x0921180d
1a00114c:	2d2a2724 	.word	0x2d2a2724
1a001150:	34300909 	.word	0x34300909
1a001154:	3c38      	.short	0x3c38
1a001156:	40          	.byte	0x40
1a001157:	00          	.byte	0x00
   uint32_t rate = 0;
1a001158:	2000      	movs	r0, #0
1a00115a:	bd08      	pop	{r3, pc}
   case CLKIN_32K:
       rate = CRYSTAL_32K_FREQ_IN;
       break;

   case CLKIN_IRC:
       rate = CGU_IRC_FREQ;
1a00115c:	481e      	ldr	r0, [pc, #120]	; (1a0011d8 <Chip_Clock_GetClockInputHz+0x9c>)
       break;
1a00115e:	bd08      	pop	{r3, pc}

   case CLKIN_ENET_RX:
       if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a001160:	4b1e      	ldr	r3, [pc, #120]	; (1a0011dc <Chip_Clock_GetClockInputHz+0xa0>)
1a001162:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a001166:	f003 0307 	and.w	r3, r3, #7
1a00116a:	2b04      	cmp	r3, #4
1a00116c:	d001      	beq.n	1a001172 <Chip_Clock_GetClockInputHz+0x36>
           /* MII mode requires 25MHz clock */
           rate = 25000000;
1a00116e:	481c      	ldr	r0, [pc, #112]	; (1a0011e0 <Chip_Clock_GetClockInputHz+0xa4>)
1a001170:	bd08      	pop	{r3, pc}
   uint32_t rate = 0;
1a001172:	2000      	movs	r0, #0
1a001174:	bd08      	pop	{r3, pc}
       }
       break;

   case CLKIN_ENET_TX:
       if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a001176:	4b19      	ldr	r3, [pc, #100]	; (1a0011dc <Chip_Clock_GetClockInputHz+0xa0>)
1a001178:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a00117c:	f003 0307 	and.w	r3, r3, #7
1a001180:	2b04      	cmp	r3, #4
1a001182:	d027      	beq.n	1a0011d4 <Chip_Clock_GetClockInputHz+0x98>
           rate = 25000000; /* MII uses 25 MHz */
1a001184:	4816      	ldr	r0, [pc, #88]	; (1a0011e0 <Chip_Clock_GetClockInputHz+0xa4>)
1a001186:	bd08      	pop	{r3, pc}
           rate = 50000000; /* RMII uses 50 MHz */
       }
       break;

   case CLKIN_CLKIN:
       rate = ExtRateIn;
1a001188:	4b16      	ldr	r3, [pc, #88]	; (1a0011e4 <Chip_Clock_GetClockInputHz+0xa8>)
1a00118a:	6818      	ldr	r0, [r3, #0]
       break;
1a00118c:	bd08      	pop	{r3, pc}

   case CLKIN_CRYSTAL:
       rate = OscRateIn;
1a00118e:	4b16      	ldr	r3, [pc, #88]	; (1a0011e8 <Chip_Clock_GetClockInputHz+0xac>)
1a001190:	6818      	ldr	r0, [r3, #0]
       break;
1a001192:	bd08      	pop	{r3, pc}

   case CLKIN_USBPLL:
       rate = audio_usb_pll_freq[CGU_USB_PLL];
1a001194:	4b15      	ldr	r3, [pc, #84]	; (1a0011ec <Chip_Clock_GetClockInputHz+0xb0>)
1a001196:	6818      	ldr	r0, [r3, #0]
       break;
1a001198:	bd08      	pop	{r3, pc}

   case CLKIN_AUDIOPLL:
       rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a00119a:	4b14      	ldr	r3, [pc, #80]	; (1a0011ec <Chip_Clock_GetClockInputHz+0xb0>)
1a00119c:	6858      	ldr	r0, [r3, #4]
       break;
1a00119e:	bd08      	pop	{r3, pc}

   case CLKIN_MAINPLL:
       rate = Chip_Clock_GetMainPLLHz();
1a0011a0:	f000 f868 	bl	1a001274 <Chip_Clock_GetMainPLLHz>
       break;
1a0011a4:	bd08      	pop	{r3, pc}

   case CLKIN_IDIVA:
       rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a0011a6:	2100      	movs	r1, #0
1a0011a8:	f000 f89a 	bl	1a0012e0 <Chip_Clock_GetDivRate>
       break;
1a0011ac:	bd08      	pop	{r3, pc}

   case CLKIN_IDIVB:
       rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a0011ae:	2101      	movs	r1, #1
1a0011b0:	f000 f896 	bl	1a0012e0 <Chip_Clock_GetDivRate>
       break;
1a0011b4:	bd08      	pop	{r3, pc}

   case CLKIN_IDIVC:
       rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a0011b6:	2102      	movs	r1, #2
1a0011b8:	f000 f892 	bl	1a0012e0 <Chip_Clock_GetDivRate>
       break;
1a0011bc:	bd08      	pop	{r3, pc}

   case CLKIN_IDIVD:
       rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a0011be:	2103      	movs	r1, #3
1a0011c0:	f000 f88e 	bl	1a0012e0 <Chip_Clock_GetDivRate>
       break;
1a0011c4:	bd08      	pop	{r3, pc}

   case CLKIN_IDIVE:
       rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a0011c6:	2104      	movs	r1, #4
1a0011c8:	f000 f88a 	bl	1a0012e0 <Chip_Clock_GetDivRate>
       break;
1a0011cc:	bd08      	pop	{r3, pc}
       rate = CRYSTAL_32K_FREQ_IN;
1a0011ce:	f44f 4000 	mov.w	r0, #32768	; 0x8000
1a0011d2:	bd08      	pop	{r3, pc}
           rate = 50000000; /* RMII uses 50 MHz */
1a0011d4:	4806      	ldr	r0, [pc, #24]	; (1a0011f0 <Chip_Clock_GetClockInputHz+0xb4>)
   default:
       break;
   }

   return rate;
}
1a0011d6:	bd08      	pop	{r3, pc}
1a0011d8:	00b71b00 	.word	0x00b71b00
1a0011dc:	40043000 	.word	0x40043000
1a0011e0:	017d7840 	.word	0x017d7840
1a0011e4:	1a0026b0 	.word	0x1a0026b0
1a0011e8:	1a0026b4 	.word	0x1a0026b4
1a0011ec:	10000090 	.word	0x10000090
1a0011f0:	02faf080 	.word	0x02faf080

1a0011f4 <Chip_Clock_CalcMainPLLValue>:
{
1a0011f4:	b538      	push	{r3, r4, r5, lr}
1a0011f6:	4605      	mov	r5, r0
1a0011f8:	460c      	mov	r4, r1
   ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a0011fa:	7908      	ldrb	r0, [r1, #4]
1a0011fc:	f7ff ff9e 	bl	1a00113c <Chip_Clock_GetClockInputHz>
1a001200:	6160      	str	r0, [r4, #20]
   if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a001202:	4b19      	ldr	r3, [pc, #100]	; (1a001268 <Chip_Clock_CalcMainPLLValue+0x74>)
1a001204:	442b      	add	r3, r5
1a001206:	4a19      	ldr	r2, [pc, #100]	; (1a00126c <Chip_Clock_CalcMainPLLValue+0x78>)
1a001208:	4293      	cmp	r3, r2
1a00120a:	d821      	bhi.n	1a001250 <Chip_Clock_CalcMainPLLValue+0x5c>
1a00120c:	b318      	cbz	r0, 1a001256 <Chip_Clock_CalcMainPLLValue+0x62>
   ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a00120e:	2380      	movs	r3, #128	; 0x80
1a001210:	6023      	str	r3, [r4, #0]
   ppll->nsel = 0;
1a001212:	2300      	movs	r3, #0
1a001214:	60a3      	str	r3, [r4, #8]
   ppll->psel = 0;
1a001216:	60e3      	str	r3, [r4, #12]
   ppll->msel = freq / ppll->fin;
1a001218:	fbb5 f3f0 	udiv	r3, r5, r0
1a00121c:	6123      	str	r3, [r4, #16]
   if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a00121e:	4a14      	ldr	r2, [pc, #80]	; (1a001270 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a001220:	4295      	cmp	r5, r2
1a001222:	d903      	bls.n	1a00122c <Chip_Clock_CalcMainPLLValue+0x38>
1a001224:	fb03 f000 	mul.w	r0, r3, r0
1a001228:	4285      	cmp	r5, r0
1a00122a:	d007      	beq.n	1a00123c <Chip_Clock_CalcMainPLLValue+0x48>
       pll_get_frac(freq, ppll);
1a00122c:	4621      	mov	r1, r4
1a00122e:	4628      	mov	r0, r5
1a001230:	f7ff fe9c 	bl	1a000f6c <pll_get_frac>
       if (!ppll->nsel) {
1a001234:	68a3      	ldr	r3, [r4, #8]
1a001236:	b18b      	cbz	r3, 1a00125c <Chip_Clock_CalcMainPLLValue+0x68>
       ppll->nsel --;
1a001238:	3b01      	subs	r3, #1
1a00123a:	60a3      	str	r3, [r4, #8]
   if (ppll->msel == 0) {
1a00123c:	6923      	ldr	r3, [r4, #16]
1a00123e:	b183      	cbz	r3, 1a001262 <Chip_Clock_CalcMainPLLValue+0x6e>
   if (ppll->psel) {
1a001240:	68e2      	ldr	r2, [r4, #12]
1a001242:	b10a      	cbz	r2, 1a001248 <Chip_Clock_CalcMainPLLValue+0x54>
       ppll->psel --;
1a001244:	3a01      	subs	r2, #1
1a001246:	60e2      	str	r2, [r4, #12]
   ppll->msel --;
1a001248:	3b01      	subs	r3, #1
1a00124a:	6123      	str	r3, [r4, #16]
   return 0;
1a00124c:	2000      	movs	r0, #0
1a00124e:	bd38      	pop	{r3, r4, r5, pc}
       return -1;
1a001250:	f04f 30ff 	mov.w	r0, #4294967295
1a001254:	bd38      	pop	{r3, r4, r5, pc}
1a001256:	f04f 30ff 	mov.w	r0, #4294967295
1a00125a:	bd38      	pop	{r3, r4, r5, pc}
           return -1;
1a00125c:	f04f 30ff 	mov.w	r0, #4294967295
1a001260:	bd38      	pop	{r3, r4, r5, pc}
       return - 1;
1a001262:	f04f 30ff 	mov.w	r0, #4294967295
}
1a001266:	bd38      	pop	{r3, r4, r5, pc}
1a001268:	ff6b3a10 	.word	0xff6b3a10
1a00126c:	0b940510 	.word	0x0b940510
1a001270:	094c5eff 	.word	0x094c5eff

1a001274 <Chip_Clock_GetMainPLLHz>:
{
1a001274:	b530      	push	{r4, r5, lr}
1a001276:	b083      	sub	sp, #12
   uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a001278:	4d17      	ldr	r5, [pc, #92]	; (1a0012d8 <Chip_Clock_GetMainPLLHz+0x64>)
1a00127a:	6c6c      	ldr	r4, [r5, #68]	; 0x44
   uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a00127c:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a001280:	f7ff ff5c 	bl	1a00113c <Chip_Clock_GetClockInputHz>
   const uint8_t ptab[] = {1, 2, 4, 8};
1a001284:	4b15      	ldr	r3, [pc, #84]	; (1a0012dc <Chip_Clock_GetMainPLLHz+0x68>)
1a001286:	681b      	ldr	r3, [r3, #0]
1a001288:	9301      	str	r3, [sp, #4]
   if (!(LPC_CGU->PLL1_STAT & 1)) {
1a00128a:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a00128c:	f013 0f01 	tst.w	r3, #1
1a001290:	d01f      	beq.n	1a0012d2 <Chip_Clock_GetMainPLLHz+0x5e>
   msel = (PLLReg >> 16) & 0xFF;
1a001292:	f3c4 4207 	ubfx	r2, r4, #16, #8
   nsel = (PLLReg >> 12) & 0x3;
1a001296:	f3c4 3301 	ubfx	r3, r4, #12, #2
   psel = (PLLReg >> 8) & 0x3;
1a00129a:	f3c4 2101 	ubfx	r1, r4, #8, #2
   fbsel = (PLLReg >> 6) & 0x1;
1a00129e:	f3c4 1580 	ubfx	r5, r4, #6, #1
   m = msel + 1;
1a0012a2:	3201      	adds	r2, #1
   n = nsel + 1;
1a0012a4:	3301      	adds	r3, #1
   p = ptab[psel];
1a0012a6:	f10d 0e08 	add.w	lr, sp, #8
1a0012aa:	4471      	add	r1, lr
1a0012ac:	f811 1c04 	ldrb.w	r1, [r1, #-4]
   if (direct || fbsel) {
1a0012b0:	f014 0f80 	tst.w	r4, #128	; 0x80
1a0012b4:	d108      	bne.n	1a0012c8 <Chip_Clock_GetMainPLLHz+0x54>
1a0012b6:	b93d      	cbnz	r5, 1a0012c8 <Chip_Clock_GetMainPLLHz+0x54>
   return (m / (2 * p)) * (freq / n);
1a0012b8:	0049      	lsls	r1, r1, #1
1a0012ba:	fbb2 f2f1 	udiv	r2, r2, r1
1a0012be:	fbb0 f0f3 	udiv	r0, r0, r3
1a0012c2:	fb00 f002 	mul.w	r0, r0, r2
1a0012c6:	e005      	b.n	1a0012d4 <Chip_Clock_GetMainPLLHz+0x60>
       return m * (freq / n);
1a0012c8:	fbb0 f0f3 	udiv	r0, r0, r3
1a0012cc:	fb00 f002 	mul.w	r0, r0, r2
1a0012d0:	e000      	b.n	1a0012d4 <Chip_Clock_GetMainPLLHz+0x60>
       return 0;
1a0012d2:	2000      	movs	r0, #0
}
1a0012d4:	b003      	add	sp, #12
1a0012d6:	bd30      	pop	{r4, r5, pc}
1a0012d8:	40050000 	.word	0x40050000
1a0012dc:	1a0025e0 	.word	0x1a0025e0

1a0012e0 <Chip_Clock_GetDivRate>:
{
1a0012e0:	b538      	push	{r3, r4, r5, lr}
1a0012e2:	460c      	mov	r4, r1
   input = Chip_Clock_GetDividerSource(divider);
1a0012e4:	4608      	mov	r0, r1
1a0012e6:	f7ff ff0d 	bl	1a001104 <Chip_Clock_GetDividerSource>
1a0012ea:	4605      	mov	r5, r0
   div = Chip_Clock_GetDividerDivisor(divider);
1a0012ec:	4620      	mov	r0, r4
1a0012ee:	f7ff ff17 	bl	1a001120 <Chip_Clock_GetDividerDivisor>
1a0012f2:	4604      	mov	r4, r0
   return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a0012f4:	4628      	mov	r0, r5
1a0012f6:	f7ff ff21 	bl	1a00113c <Chip_Clock_GetClockInputHz>
1a0012fa:	3401      	adds	r4, #1
}
1a0012fc:	fbb0 f0f4 	udiv	r0, r0, r4
1a001300:	bd38      	pop	{r3, r4, r5, pc}
1a001302:	Address 0x1a001302 is out of bounds.


1a001304 <Chip_Clock_SetBaseClock>:
   return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a001304:	b430      	push	{r4, r5}
   uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a001306:	f100 0416 	add.w	r4, r0, #22
1a00130a:	00a4      	lsls	r4, r4, #2
1a00130c:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a001310:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a001314:	6865      	ldr	r5, [r4, #4]

   if (BaseClock < CLK_BASE_NONE) {
1a001316:	281b      	cmp	r0, #27
1a001318:	d813      	bhi.n	1a001342 <Chip_Clock_SetBaseClock+0x3e>
       if (Input != CLKINPUT_PD) {
1a00131a:	2911      	cmp	r1, #17
1a00131c:	d01a      	beq.n	1a001354 <Chip_Clock_SetBaseClock+0x50>
           /* Mask off fields we plan to update */
           reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a00131e:	4c0e      	ldr	r4, [pc, #56]	; (1a001358 <Chip_Clock_SetBaseClock+0x54>)
1a001320:	402c      	ands	r4, r5

           if (autoblocken) {
1a001322:	b10a      	cbz	r2, 1a001328 <Chip_Clock_SetBaseClock+0x24>
               reg |= (1 << 11);
1a001324:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
           }
           if (powerdn) {
1a001328:	b10b      	cbz	r3, 1a00132e <Chip_Clock_SetBaseClock+0x2a>
               reg |= (1 << 0);
1a00132a:	f044 0401 	orr.w	r4, r4, #1
           }

           /* Set clock source */
           reg |= (Input << 24);
1a00132e:	ea44 6401 	orr.w	r4, r4, r1, lsl #24

           LPC_CGU->BASE_CLK[BaseClock] = reg;
1a001332:	3016      	adds	r0, #22
1a001334:	0080      	lsls	r0, r0, #2
1a001336:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a00133a:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a00133e:	6044      	str	r4, [r0, #4]
1a001340:	e008      	b.n	1a001354 <Chip_Clock_SetBaseClock+0x50>
       }
   }
   else {
       LPC_CGU->BASE_CLK[BaseClock] = reg | 1; /* Power down this base clock */
1a001342:	f045 0501 	orr.w	r5, r5, #1
1a001346:	3016      	adds	r0, #22
1a001348:	0080      	lsls	r0, r0, #2
1a00134a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a00134e:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a001352:	6045      	str	r5, [r0, #4]
   }
}
1a001354:	bc30      	pop	{r4, r5}
1a001356:	4770      	bx	lr
1a001358:	e0fff7fe 	.word	0xe0fff7fe

1a00135c <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
   uint32_t reg;

   if (BaseClock >= CLK_BASE_NONE) {
1a00135c:	281b      	cmp	r0, #27
1a00135e:	d901      	bls.n	1a001364 <Chip_Clock_GetBaseClock+0x8>
       return CLKINPUT_PD;
1a001360:	2011      	movs	r0, #17
1a001362:	4770      	bx	lr
   }

   reg = LPC_CGU->BASE_CLK[BaseClock];
1a001364:	3016      	adds	r0, #22
1a001366:	0080      	lsls	r0, r0, #2
1a001368:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a00136c:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a001370:	6840      	ldr	r0, [r0, #4]

   /* base clock is powered down? */
   if (reg & 1) {
1a001372:	f010 0f01 	tst.w	r0, #1
1a001376:	d001      	beq.n	1a00137c <Chip_Clock_GetBaseClock+0x20>
       return CLKINPUT_PD;
1a001378:	2011      	movs	r0, #17
   }

   return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
}
1a00137a:	4770      	bx	lr
   return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a00137c:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a001380:	4770      	bx	lr

1a001382 <Chip_Clock_GetBaseClocktHz>:
{
1a001382:	b508      	push	{r3, lr}
   return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a001384:	f7ff ffea 	bl	1a00135c <Chip_Clock_GetBaseClock>
1a001388:	f7ff fed8 	bl	1a00113c <Chip_Clock_GetClockInputHz>
}
1a00138c:	bd08      	pop	{r3, pc}
1a00138e:	Address 0x1a00138e is out of bounds.


1a001390 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
   uint32_t reg = 1;

   if (autoen) {
1a001390:	b969      	cbnz	r1, 1a0013ae <Chip_Clock_EnableOpts+0x1e>
   uint32_t reg = 1;
1a001392:	2101      	movs	r1, #1
       reg |= (1 << 1);
   }
   if (wakeupen) {
1a001394:	b10a      	cbz	r2, 1a00139a <Chip_Clock_EnableOpts+0xa>
       reg |= (1 << 2);
1a001396:	f041 0104 	orr.w	r1, r1, #4
   }

   /* Not all clocks support a divider, but we won't check that here. Only
      dividers of 1 and 2 are allowed. Assume 1 if not 2 */
   if (div == 2) {
1a00139a:	2b02      	cmp	r3, #2
1a00139c:	d009      	beq.n	1a0013b2 <Chip_Clock_EnableOpts+0x22>
       reg |= (1 << 5);
   }

   /* Setup peripheral clock and start running */
   if (clk >= CLK_CCU2_START) {
1a00139e:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a0013a2:	d209      	bcs.n	1a0013b8 <Chip_Clock_EnableOpts+0x28>
       LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
   }
   else {
       LPC_CCU1->CLKCCU[clk].CFG = reg;
1a0013a4:	3020      	adds	r0, #32
1a0013a6:	4b07      	ldr	r3, [pc, #28]	; (1a0013c4 <Chip_Clock_EnableOpts+0x34>)
1a0013a8:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a0013ac:	4770      	bx	lr
       reg |= (1 << 1);
1a0013ae:	2103      	movs	r1, #3
1a0013b0:	e7f0      	b.n	1a001394 <Chip_Clock_EnableOpts+0x4>
       reg |= (1 << 5);
1a0013b2:	f041 0120 	orr.w	r1, r1, #32
1a0013b6:	e7f2      	b.n	1a00139e <Chip_Clock_EnableOpts+0xe>
       LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a0013b8:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a0013bc:	4b02      	ldr	r3, [pc, #8]	; (1a0013c8 <Chip_Clock_EnableOpts+0x38>)
1a0013be:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a0013c2:	4770      	bx	lr
1a0013c4:	40051000 	.word	0x40051000
1a0013c8:	40052000 	.word	0x40052000

1a0013cc <Chip_Clock_GetRate>:
   LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a0013cc:	b510      	push	{r4, lr}
   CHIP_CGU_BASE_CLK_T baseclk;
   uint32_t reg, div, rate;

   /* Get CCU config register for clock */
   if (clk >= CLK_CCU2_START) {
1a0013ce:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a0013d2:	d309      	bcc.n	1a0013e8 <Chip_Clock_GetRate+0x1c>
       reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a0013d4:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a0013d8:	4a0d      	ldr	r2, [pc, #52]	; (1a001410 <Chip_Clock_GetRate+0x44>)
1a0013da:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
   else {
       reg = LPC_CCU1->CLKCCU[clk].CFG;
   }

   /* Is the clock enabled? */
   if (reg & 1) {
1a0013de:	f014 0f01 	tst.w	r4, #1
1a0013e2:	d107      	bne.n	1a0013f4 <Chip_Clock_GetRate+0x28>

       }
       rate = rate / div;
   }
   else {
       rate = 0;
1a0013e4:	2000      	movs	r0, #0
   }

   return rate;
}
1a0013e6:	bd10      	pop	{r4, pc}
       reg = LPC_CCU1->CLKCCU[clk].CFG;
1a0013e8:	f100 0320 	add.w	r3, r0, #32
1a0013ec:	4a09      	ldr	r2, [pc, #36]	; (1a001414 <Chip_Clock_GetRate+0x48>)
1a0013ee:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a0013f2:	e7f4      	b.n	1a0013de <Chip_Clock_GetRate+0x12>
       baseclk = Chip_Clock_FindBaseClock(clk);
1a0013f4:	f7ff fe3a 	bl	1a00106c <Chip_Clock_FindBaseClock>
       rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a0013f8:	f7ff ffc3 	bl	1a001382 <Chip_Clock_GetBaseClocktHz>
       if (((reg >> 5) & 0x7) == 0) {
1a0013fc:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a001400:	d103      	bne.n	1a00140a <Chip_Clock_GetRate+0x3e>
           div = 1;
1a001402:	2301      	movs	r3, #1
       rate = rate / div;
1a001404:	fbb0 f0f3 	udiv	r0, r0, r3
1a001408:	bd10      	pop	{r4, pc}
           div = 2;/* No other dividers supported */
1a00140a:	2302      	movs	r3, #2
1a00140c:	e7fa      	b.n	1a001404 <Chip_Clock_GetRate+0x38>
1a00140e:	bf00      	nop
1a001410:	40052000 	.word	0x40052000
1a001414:	40051000 	.word	0x40051000

1a001418 <fpuInit>:
 * Public functions
 ****************************************************************************/

/* Early initialization of the FPU */
void fpuInit(void)
{
1a001418:	b084      	sub	sp, #16
   volatile uint32_t Cpacr;
   volatile uint32_t Mvfr0;
   volatile uint32_t Mvfr1;
   char vfpPresent = 0;

   Mvfr0 = *regMvfr0;
1a00141a:	4b0f      	ldr	r3, [pc, #60]	; (1a001458 <fpuInit+0x40>)
1a00141c:	681b      	ldr	r3, [r3, #0]
1a00141e:	9302      	str	r3, [sp, #8]
   Mvfr1 = *regMvfr1;
1a001420:	4b0e      	ldr	r3, [pc, #56]	; (1a00145c <fpuInit+0x44>)
1a001422:	681b      	ldr	r3, [r3, #0]
1a001424:	9301      	str	r3, [sp, #4]

   vfpPresent = ((SCB_MVFR0_RESET == Mvfr0) && (SCB_MVFR1_RESET == Mvfr1));
1a001426:	9a02      	ldr	r2, [sp, #8]
1a001428:	4b0d      	ldr	r3, [pc, #52]	; (1a001460 <fpuInit+0x48>)
1a00142a:	429a      	cmp	r2, r3
1a00142c:	d00c      	beq.n	1a001448 <fpuInit+0x30>
1a00142e:	2300      	movs	r3, #0

   if (vfpPresent) {
1a001430:	b143      	cbz	r3, 1a001444 <fpuInit+0x2c>
       Cpacr = *regCpacr;
1a001432:	4a0c      	ldr	r2, [pc, #48]	; (1a001464 <fpuInit+0x4c>)
1a001434:	6813      	ldr	r3, [r2, #0]
1a001436:	9303      	str	r3, [sp, #12]
       Cpacr |= (0xF << 20);
1a001438:	9b03      	ldr	r3, [sp, #12]
1a00143a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a00143e:	9303      	str	r3, [sp, #12]
       *regCpacr = Cpacr;  // enable CP10 and CP11 for full access
1a001440:	9b03      	ldr	r3, [sp, #12]
1a001442:	6013      	str	r3, [r2, #0]
   }
#endif /* __FPU_PRESENT != 0 */
}
1a001444:	b004      	add	sp, #16
1a001446:	4770      	bx	lr
   vfpPresent = ((SCB_MVFR0_RESET == Mvfr0) && (SCB_MVFR1_RESET == Mvfr1));
1a001448:	9a01      	ldr	r2, [sp, #4]
1a00144a:	4b07      	ldr	r3, [pc, #28]	; (1a001468 <fpuInit+0x50>)
1a00144c:	429a      	cmp	r2, r3
1a00144e:	d001      	beq.n	1a001454 <fpuInit+0x3c>
1a001450:	2300      	movs	r3, #0
1a001452:	e7ed      	b.n	1a001430 <fpuInit+0x18>
1a001454:	2301      	movs	r3, #1
1a001456:	e7eb      	b.n	1a001430 <fpuInit+0x18>
1a001458:	e000ef40 	.word	0xe000ef40
1a00145c:	e000ef44 	.word	0xe000ef44
1a001460:	10110021 	.word	0x10110021
1a001464:	e000ed88 	.word	0xe000ed88
1a001468:	11000011 	.word	0x11000011

1a00146c <Chip_GPIO_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
1a00146c:	4770      	bx	lr

1a00146e <Chip_GPIO_SetDir>:
}

/* Set Direction for a GPIO port */
void Chip_GPIO_SetDir(LPC_GPIO_T *pGPIO, uint8_t portNum, uint32_t bitValue, uint8_t out)
{
   if (out) {
1a00146e:	b943      	cbnz	r3, 1a001482 <Chip_GPIO_SetDir+0x14>
       pGPIO->DIR[portNum] |= bitValue;
   }
   else {
       pGPIO->DIR[portNum] &= ~bitValue;
1a001470:	f501 6100 	add.w	r1, r1, #2048	; 0x800
1a001474:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
1a001478:	ea23 0202 	bic.w	r2, r3, r2
1a00147c:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
1a001480:	4770      	bx	lr
       pGPIO->DIR[portNum] |= bitValue;
1a001482:	f501 6100 	add.w	r1, r1, #2048	; 0x800
1a001486:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
1a00148a:	431a      	orrs	r2, r3
1a00148c:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
1a001490:	4770      	bx	lr
1a001492:	Address 0x1a001492 is out of bounds.


1a001494 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a001494:	b570      	push	{r4, r5, r6, lr}
1a001496:	b092      	sub	sp, #72	; 0x48
1a001498:	4605      	mov	r5, r0
1a00149a:	460e      	mov	r6, r1
1a00149c:	4614      	mov	r4, r2
   int i;
   volatile uint32_t delay = 5500;
1a00149e:	f241 537c 	movw	r3, #5500	; 0x157c
1a0014a2:	9311      	str	r3, [sp, #68]	; 0x44
   uint32_t direct = 0;
   PLL_PARAM_T ppll;

   if (clkin == CLKIN_CRYSTAL) {
1a0014a4:	2806      	cmp	r0, #6
1a0014a6:	d044      	beq.n	1a001532 <Chip_SetupCoreClock+0x9e>
       /* Switch main system clocking to crystal */
       Chip_Clock_EnableCrystal();
   }
   Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a0014a8:	2300      	movs	r3, #0
1a0014aa:	2201      	movs	r2, #1
1a0014ac:	4629      	mov	r1, r5
1a0014ae:	2004      	movs	r0, #4
1a0014b0:	f7ff ff28 	bl	1a001304 <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
   /* power down main PLL */
   LPC_CGU->PLL1_CTRL |= 1;
1a0014b4:	4a4a      	ldr	r2, [pc, #296]	; (1a0015e0 <Chip_SetupCoreClock+0x14c>)
1a0014b6:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a0014b8:	f043 0301 	orr.w	r3, r3, #1
1a0014bc:	6453      	str	r3, [r2, #68]	; 0x44
   Chip_Clock_DisableMainPLL(); /* Disable PLL */

   /* Calculate the PLL Parameters */
   ppll.srcin = clkin;
1a0014be:	f88d 5028 	strb.w	r5, [sp, #40]	; 0x28
   Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a0014c2:	a909      	add	r1, sp, #36	; 0x24
1a0014c4:	4630      	mov	r0, r6
1a0014c6:	f7ff fe95 	bl	1a0011f4 <Chip_Clock_CalcMainPLLValue>

   if (core_freq > 110000000UL) {
1a0014ca:	4b46      	ldr	r3, [pc, #280]	; (1a0015e4 <Chip_SetupCoreClock+0x150>)
1a0014cc:	429e      	cmp	r6, r3
1a0014ce:	d938      	bls.n	1a001542 <Chip_SetupCoreClock+0xae>
       if (!(ppll.ctrl & (1 << 7)) || ppll.psel) {
1a0014d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0014d2:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0014d6:	d001      	beq.n	1a0014dc <Chip_SetupCoreClock+0x48>
1a0014d8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1a0014da:	b36a      	cbz	r2, 1a001538 <Chip_SetupCoreClock+0xa4>
           PLL_PARAM_T lpll;
           /* Calculate the PLL Parameters */
           lpll.srcin = clkin;
1a0014dc:	f88d 5008 	strb.w	r5, [sp, #8]
           Chip_Clock_CalcMainPLLValue(110000000UL, &lpll);
1a0014e0:	a901      	add	r1, sp, #4
1a0014e2:	4840      	ldr	r0, [pc, #256]	; (1a0015e4 <Chip_SetupCoreClock+0x150>)
1a0014e4:	f7ff fe86 	bl	1a0011f4 <Chip_Clock_CalcMainPLLValue>
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
   /* power up main PLL */
   LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8);
1a0014e8:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a0014ec:	9b01      	ldr	r3, [sp, #4]
1a0014ee:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a0014f2:	9a05      	ldr	r2, [sp, #20]
1a0014f4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a0014f8:	9a03      	ldr	r2, [sp, #12]
1a0014fa:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a0014fe:	9a04      	ldr	r2, [sp, #16]
1a001500:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a001504:	4a36      	ldr	r2, [pc, #216]	; (1a0015e0 <Chip_SetupCoreClock+0x14c>)
1a001506:	6453      	str	r3, [r2, #68]	; 0x44
 * @note   The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
   /* Return true if locked */
   return (LPC_CGU->PLL1_STAT & 1) != 0;
1a001508:	4b35      	ldr	r3, [pc, #212]	; (1a0015e0 <Chip_SetupCoreClock+0x14c>)
1a00150a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
           Chip_Clock_SetupMainPLL(&lpll);
           /* Wait for the PLL to lock */
           while(!Chip_Clock_MainPLLLocked()) {}
1a00150c:	f013 0f01 	tst.w	r3, #1
1a001510:	d0fa      	beq.n	1a001508 <Chip_SetupCoreClock+0x74>
           Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a001512:	2300      	movs	r3, #0
1a001514:	2201      	movs	r2, #1
1a001516:	2109      	movs	r1, #9
1a001518:	2004      	movs	r0, #4
1a00151a:	f7ff fef3 	bl	1a001304 <Chip_Clock_SetBaseClock>
           while(delay --){}
1a00151e:	9b11      	ldr	r3, [sp, #68]	; 0x44
1a001520:	1e5a      	subs	r2, r3, #1
1a001522:	9211      	str	r2, [sp, #68]	; 0x44
1a001524:	2b00      	cmp	r3, #0
1a001526:	d1fa      	bne.n	1a00151e <Chip_SetupCoreClock+0x8a>
           delay = 5500;
1a001528:	f241 537c 	movw	r3, #5500	; 0x157c
1a00152c:	9311      	str	r3, [sp, #68]	; 0x44
   uint32_t direct = 0;
1a00152e:	2500      	movs	r5, #0
       if (!(ppll.ctrl & (1 << 7)) || ppll.psel) {
1a001530:	e008      	b.n	1a001544 <Chip_SetupCoreClock+0xb0>
       Chip_Clock_EnableCrystal();
1a001532:	f7ff fdc1 	bl	1a0010b8 <Chip_Clock_EnableCrystal>
1a001536:	e7b7      	b.n	1a0014a8 <Chip_SetupCoreClock+0x14>
       } else {
           direct = 1;
           ppll.ctrl &= ~(1 << 7);
1a001538:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a00153c:	9309      	str	r3, [sp, #36]	; 0x24
           direct = 1;
1a00153e:	2501      	movs	r5, #1
1a001540:	e000      	b.n	1a001544 <Chip_SetupCoreClock+0xb0>
   uint32_t direct = 0;
1a001542:	2500      	movs	r5, #0
   LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8);
1a001544:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
1a001548:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a00154a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a00154e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
1a001550:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a001554:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
1a001556:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a00155a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1a00155c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a001560:	4a1f      	ldr	r2, [pc, #124]	; (1a0015e0 <Chip_SetupCoreClock+0x14c>)
1a001562:	6453      	str	r3, [r2, #68]	; 0x44
   return (LPC_CGU->PLL1_STAT & 1) != 0;
1a001564:	4b1e      	ldr	r3, [pc, #120]	; (1a0015e0 <Chip_SetupCoreClock+0x14c>)
1a001566:	6c1b      	ldr	r3, [r3, #64]	; 0x40

   /* Setup and start the PLL */
   Chip_Clock_SetupMainPLL(&ppll);

   /* Wait for the PLL to lock */
   while(!Chip_Clock_MainPLLLocked()) {}
1a001568:	f013 0f01 	tst.w	r3, #1
1a00156c:	d0fa      	beq.n	1a001564 <Chip_SetupCoreClock+0xd0>

   /* Set core clock base as PLL1 */
   Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a00156e:	2300      	movs	r3, #0
1a001570:	2201      	movs	r2, #1
1a001572:	2109      	movs	r1, #9
1a001574:	2004      	movs	r0, #4
1a001576:	f7ff fec5 	bl	1a001304 <Chip_Clock_SetBaseClock>

   while(delay --){} /* Wait for approx 50 uSec */
1a00157a:	9b11      	ldr	r3, [sp, #68]	; 0x44
1a00157c:	1e5a      	subs	r2, r3, #1
1a00157e:	9211      	str	r2, [sp, #68]	; 0x44
1a001580:	2b00      	cmp	r3, #0
1a001582:	d1fa      	bne.n	1a00157a <Chip_SetupCoreClock+0xe6>
   if (direct) {
1a001584:	b1d5      	cbz	r5, 1a0015bc <Chip_SetupCoreClock+0x128>
       delay = 5500;
1a001586:	f241 537c 	movw	r3, #5500	; 0x157c
1a00158a:	9311      	str	r3, [sp, #68]	; 0x44
       ppll.ctrl |= 1 << 7;
1a00158c:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a00158e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a001592:	9309      	str	r3, [sp, #36]	; 0x24
   LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8);
1a001594:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
1a001598:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a00159c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
1a00159e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a0015a2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
1a0015a4:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a0015a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1a0015aa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a0015ae:	4a0c      	ldr	r2, [pc, #48]	; (1a0015e0 <Chip_SetupCoreClock+0x14c>)
1a0015b0:	6453      	str	r3, [r2, #68]	; 0x44
       Chip_Clock_SetupMainPLL(&ppll); /* Set DIRECT to operate at full frequency */
       while(delay --){} /* Wait for approx 50 uSec */
1a0015b2:	9b11      	ldr	r3, [sp, #68]	; 0x44
1a0015b4:	1e5a      	subs	r2, r3, #1
1a0015b6:	9211      	str	r2, [sp, #68]	; 0x44
1a0015b8:	2b00      	cmp	r3, #0
1a0015ba:	d1fa      	bne.n	1a0015b2 <Chip_SetupCoreClock+0x11e>
   }

   if (setbase) {
1a0015bc:	b174      	cbz	r4, 1a0015dc <Chip_SetupCoreClock+0x148>
1a0015be:	2400      	movs	r4, #0
1a0015c0:	e00a      	b.n	1a0015d8 <Chip_SetupCoreClock+0x144>
       /* Setup system base clocks and initial states. This won't enable and
          disable individual clocks, but sets up the base clock sources for
          each individual peripheral clock. */
       for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
           Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a0015c2:	4809      	ldr	r0, [pc, #36]	; (1a0015e8 <Chip_SetupCoreClock+0x154>)
1a0015c4:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a0015c8:	78cb      	ldrb	r3, [r1, #3]
1a0015ca:	788a      	ldrb	r2, [r1, #2]
1a0015cc:	7849      	ldrb	r1, [r1, #1]
1a0015ce:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a0015d2:	f7ff fe97 	bl	1a001304 <Chip_Clock_SetBaseClock>
       for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a0015d6:	3401      	adds	r4, #1
1a0015d8:	2c11      	cmp	r4, #17
1a0015da:	d9f2      	bls.n	1a0015c2 <Chip_SetupCoreClock+0x12e>
                                   InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
       }
   }
}
1a0015dc:	b012      	add	sp, #72	; 0x48
1a0015de:	bd70      	pop	{r4, r5, r6, pc}
1a0015e0:	40050000 	.word	0x40050000
1a0015e4:	068e7780 	.word	0x068e7780
1a0015e8:	1a002658 	.word	0x1a002658

1a0015ec <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
   uint32_t base = (uint32_t) pUART;
   switch(base) {
1a0015ec:	4b09      	ldr	r3, [pc, #36]	; (1a001614 <Chip_UART_GetIndex+0x28>)
1a0015ee:	4298      	cmp	r0, r3
1a0015f0:	d009      	beq.n	1a001606 <Chip_UART_GetIndex+0x1a>
1a0015f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a0015f6:	4298      	cmp	r0, r3
1a0015f8:	d007      	beq.n	1a00160a <Chip_UART_GetIndex+0x1e>
1a0015fa:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a0015fe:	4298      	cmp	r0, r3
1a001600:	d005      	beq.n	1a00160e <Chip_UART_GetIndex+0x22>
       case LPC_USART0_BASE:
           return 0;
1a001602:	2000      	movs	r0, #0
1a001604:	4770      	bx	lr
       case LPC_UART1_BASE:
           return 1;
       case LPC_USART2_BASE:
           return 2;
1a001606:	2002      	movs	r0, #2
1a001608:	4770      	bx	lr
       case LPC_USART3_BASE:
           return 3;
1a00160a:	2003      	movs	r0, #3
1a00160c:	4770      	bx	lr
           return 1;
1a00160e:	2001      	movs	r0, #1
       default:
           return 0; /* Should never come here */
   }
}
1a001610:	4770      	bx	lr
1a001612:	bf00      	nop
1a001614:	400c1000 	.word	0x400c1000

1a001618 <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a001618:	b530      	push	{r4, r5, lr}
1a00161a:	b083      	sub	sp, #12
1a00161c:	4604      	mov	r4, r0
    volatile uint32_t tmp;

   /* Enable UART clocking. UART base clock(s) must already be enabled */
   Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a00161e:	f7ff ffe5 	bl	1a0015ec <Chip_UART_GetIndex>
1a001622:	2301      	movs	r3, #1
1a001624:	461a      	mov	r2, r3
1a001626:	4619      	mov	r1, r3
1a001628:	4d0e      	ldr	r5, [pc, #56]	; (1a001664 <Chip_UART_Init+0x4c>)
1a00162a:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a00162e:	f7ff feaf 	bl	1a001390 <Chip_Clock_EnableOpts>
 *         with a RX trip level of 8 characters, use something like
 *         (UART_FCR_FIFO_EN | UART_FCR_TRG_LEV2)
 */
STATIC INLINE void Chip_UART_SetupFIFOS(LPC_USART_T *pUART, uint32_t fcr)
{
   pUART->FCR = fcr;
1a001632:	2307      	movs	r3, #7
1a001634:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a001636:	2300      	movs	r3, #0
1a001638:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
   pUART->IER = 0;
1a00163a:	6063      	str	r3, [r4, #4]
   /* Set LCR to default state */
   pUART->LCR = 0;
1a00163c:	60e3      	str	r3, [r4, #12]
   /* Set ACR to default state */
   pUART->ACR = 0;
1a00163e:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
   pUART->RS485CTRL = 0;
1a001640:	64e3      	str	r3, [r4, #76]	; 0x4c
   /* Set RS485 delay timer to default state */
   pUART->RS485DLY = 0;
1a001642:	6563      	str	r3, [r4, #84]	; 0x54
   /* Set RS485 addr match to default state */
   pUART->RS485ADRMATCH = 0;
1a001644:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a001646:	4b08      	ldr	r3, [pc, #32]	; (1a001668 <Chip_UART_Init+0x50>)
1a001648:	429c      	cmp	r4, r3
1a00164a:	d005      	beq.n	1a001658 <Chip_UART_Init+0x40>
 *         stop bit, and even (enabled) parity would be
 *         (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
   pUART->LCR = config;
1a00164c:	2303      	movs	r3, #3
1a00164e:	60e3      	str	r3, [r4, #12]

   /* Default 8N1, with DLAB disabled */
   Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

   /* Disable fractional divider */
   pUART->FDR = 0x10;
1a001650:	2310      	movs	r3, #16
1a001652:	62a3      	str	r3, [r4, #40]	; 0x28
}
1a001654:	b003      	add	sp, #12
1a001656:	bd30      	pop	{r4, r5, pc}
       pUART->MCR = 0;
1a001658:	2300      	movs	r3, #0
1a00165a:	6123      	str	r3, [r4, #16]
       tmp = pUART->MSR;
1a00165c:	69a3      	ldr	r3, [r4, #24]
1a00165e:	9301      	str	r3, [sp, #4]
1a001660:	e7f4      	b.n	1a00164c <Chip_UART_Init+0x34>
1a001662:	bf00      	nop
1a001664:	1a0026a8 	.word	0x1a0026a8
1a001668:	40082000 	.word	0x40082000

1a00166c <Chip_UART_SetBaud>:
   return readBytes;
}

/* Determines and sets best dividers to get a target bit rate */
uint32_t Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate)
{
1a00166c:	b538      	push	{r3, r4, r5, lr}
1a00166e:	4605      	mov	r5, r0
1a001670:	460c      	mov	r4, r1
   uint32_t div, divh, divl, clkin;

   /* Determine UART clock in rate without FDR */
   clkin = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a001672:	f7ff ffbb 	bl	1a0015ec <Chip_UART_GetIndex>
1a001676:	4b0c      	ldr	r3, [pc, #48]	; (1a0016a8 <Chip_UART_SetBaud+0x3c>)
1a001678:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a00167c:	f7ff fea6 	bl	1a0013cc <Chip_Clock_GetRate>
   div = clkin / (baudrate * 16);
1a001680:	0123      	lsls	r3, r4, #4
1a001682:	fbb0 f3f3 	udiv	r3, r0, r3
1a001686:	b2d9      	uxtb	r1, r3
 * @param  pUART   : Pointer to selected UART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_EnableDivisorAccess(LPC_USART_T *pUART)
{
   pUART->LCR |= UART_LCR_DLAB_EN;
1a001688:	68ea      	ldr	r2, [r5, #12]
1a00168a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a00168e:	60ea      	str	r2, [r5, #12]
 *         order to access the USART Divisor Latches. This function
 *         doesn't alter the DLAB state.
 */
STATIC INLINE void Chip_UART_SetDivisorLatches(LPC_USART_T *pUART, uint8_t dll, uint8_t dlm)
{
   pUART->DLL = (uint32_t) dll;
1a001690:	6029      	str	r1, [r5, #0]
1a001692:	f3c3 2207 	ubfx	r2, r3, #8, #8
   pUART->DLM = (uint32_t) dlm;
1a001696:	606a      	str	r2, [r5, #4]
   pUART->LCR &= ~UART_LCR_DLAB_EN;
1a001698:	68ea      	ldr	r2, [r5, #12]
1a00169a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
1a00169e:	60ea      	str	r2, [r5, #12]
   Chip_UART_DisableDivisorAccess(pUART);

   /* Fractional FDR alreadt setup for 1 in UART init */

   return clkin / div;
}
1a0016a0:	fbb0 f0f3 	udiv	r0, r0, r3
1a0016a4:	bd38      	pop	{r3, r4, r5, pc}
1a0016a6:	bf00      	nop
1a0016a8:	1a0026a0 	.word	0x1a0026a0

1a0016ac <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a0016ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0016b0:	b083      	sub	sp, #12
1a0016b2:	4683      	mov	fp, r0
1a0016b4:	4688      	mov	r8, r1
   uint32_t sdiv = 0, sm = 1, sd = 0;
   uint32_t pclk, m, d;
   uint32_t odiff = -1UL; /* old best diff */

   /* Get base clock for the corresponding UART */
   pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a0016b6:	f7ff ff99 	bl	1a0015ec <Chip_UART_GetIndex>
1a0016ba:	4b35      	ldr	r3, [pc, #212]	; (1a001790 <Chip_UART_SetBaudFDR+0xe4>)
1a0016bc:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a0016c0:	f7ff fe84 	bl	1a0013cc <Chip_Clock_GetRate>
1a0016c4:	4606      	mov	r6, r0
   uint32_t odiff = -1UL; /* old best diff */
1a0016c6:	f04f 37ff 	mov.w	r7, #4294967295

   /* Loop through all possible fractional divider values */
   for (m = 1; odiff && m < 16; m++) {
1a0016ca:	2401      	movs	r4, #1
   uint32_t sdiv = 0, sm = 1, sd = 0;
1a0016cc:	2300      	movs	r3, #0
1a0016ce:	9301      	str	r3, [sp, #4]
1a0016d0:	46a2      	mov	sl, r4
1a0016d2:	4699      	mov	r9, r3
   for (m = 1; odiff && m < 16; m++) {
1a0016d4:	e02a      	b.n	1a00172c <Chip_UART_SetBaudFDR+0x80>
           /* Upper 32-bit of dval has div */
           div = (uint32_t) (dval >> 32);

           /* Closer to next div */
           if ((int)diff < 0) {
               diff = -diff;
1a0016d6:	4243      	negs	r3, r0
               div ++;
1a0016d8:	1c4a      	adds	r2, r1, #1
1a0016da:	e017      	b.n	1a00170c <Chip_UART_SetBaudFDR+0x60>
           sd = d;
           sm = m;
           odiff = diff;

           /* On perfect match, break loop */
           if(!diff) {
1a0016dc:	b30b      	cbz	r3, 1a001722 <Chip_UART_SetBaudFDR+0x76>
           odiff = diff;
1a0016de:	461f      	mov	r7, r3
           sd = d;
1a0016e0:	9501      	str	r5, [sp, #4]
           sm = m;
1a0016e2:	46a2      	mov	sl, r4
           sdiv = div;
1a0016e4:	4691      	mov	r9, r2
       for (d = 0; d < m; d++) {
1a0016e6:	3501      	adds	r5, #1
1a0016e8:	42ac      	cmp	r4, r5
1a0016ea:	d91e      	bls.n	1a00172a <Chip_UART_SetBaudFDR+0x7e>
           uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a0016ec:	0933      	lsrs	r3, r6, #4
1a0016ee:	0730      	lsls	r0, r6, #28
1a0016f0:	fba4 0100 	umull	r0, r1, r4, r0
1a0016f4:	fb04 1103 	mla	r1, r4, r3, r1
1a0016f8:	1962      	adds	r2, r4, r5
1a0016fa:	fb08 f202 	mul.w	r2, r8, r2
1a0016fe:	2300      	movs	r3, #0
1a001700:	f000 fc64 	bl	1a001fcc <__aeabi_uldivmod>
           diff = (uint32_t) dval;
1a001704:	4603      	mov	r3, r0
           div = (uint32_t) (dval >> 32);
1a001706:	460a      	mov	r2, r1
           if ((int)diff < 0) {
1a001708:	2800      	cmp	r0, #0
1a00170a:	dbe4      	blt.n	1a0016d6 <Chip_UART_SetBaudFDR+0x2a>
           if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a00170c:	429f      	cmp	r7, r3
1a00170e:	d3ea      	bcc.n	1a0016e6 <Chip_UART_SetBaudFDR+0x3a>
1a001710:	2a00      	cmp	r2, #0
1a001712:	d0e8      	beq.n	1a0016e6 <Chip_UART_SetBaudFDR+0x3a>
1a001714:	0c11      	lsrs	r1, r2, #16
1a001716:	d1e6      	bne.n	1a0016e6 <Chip_UART_SetBaudFDR+0x3a>
1a001718:	2a02      	cmp	r2, #2
1a00171a:	d8df      	bhi.n	1a0016dc <Chip_UART_SetBaudFDR+0x30>
1a00171c:	2d00      	cmp	r5, #0
1a00171e:	d1e2      	bne.n	1a0016e6 <Chip_UART_SetBaudFDR+0x3a>
1a001720:	e7dc      	b.n	1a0016dc <Chip_UART_SetBaudFDR+0x30>
           odiff = diff;
1a001722:	461f      	mov	r7, r3
           sd = d;
1a001724:	9501      	str	r5, [sp, #4]
           sm = m;
1a001726:	46a2      	mov	sl, r4
           sdiv = div;
1a001728:	4691      	mov	r9, r2
   for (m = 1; odiff && m < 16; m++) {
1a00172a:	3401      	adds	r4, #1
1a00172c:	b11f      	cbz	r7, 1a001736 <Chip_UART_SetBaudFDR+0x8a>
1a00172e:	2c0f      	cmp	r4, #15
1a001730:	d801      	bhi.n	1a001736 <Chip_UART_SetBaudFDR+0x8a>
1a001732:	2500      	movs	r5, #0
1a001734:	e7d8      	b.n	1a0016e8 <Chip_UART_SetBaudFDR+0x3c>
           }
       }
   }

   /* Return 0 if a vaild divisor is not possible */
   if (!sdiv) {
1a001736:	f1b9 0f00 	cmp.w	r9, #0
1a00173a:	d024      	beq.n	1a001786 <Chip_UART_SetBaudFDR+0xda>
   pUART->LCR |= UART_LCR_DLAB_EN;
1a00173c:	f8db 300c 	ldr.w	r3, [fp, #12]
1a001740:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a001744:	f8cb 300c 	str.w	r3, [fp, #12]
1a001748:	fa5f f389 	uxtb.w	r3, r9
   pUART->DLL = (uint32_t) dll;
1a00174c:	f8cb 3000 	str.w	r3, [fp]
1a001750:	f3c9 2307 	ubfx	r3, r9, #8, #8
   pUART->DLM = (uint32_t) dlm;
1a001754:	f8cb 3004 	str.w	r3, [fp, #4]
   pUART->LCR &= ~UART_LCR_DLAB_EN;
1a001758:	f8db 300c 	ldr.w	r3, [fp, #12]
1a00175c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a001760:	f8cb 300c 	str.w	r3, [fp, #12]
   Chip_UART_EnableDivisorAccess(pUART);
   Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
   Chip_UART_DisableDivisorAccess(pUART);

   /* Set best fractional divider */
   pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a001764:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a001768:	b2db      	uxtb	r3, r3
1a00176a:	9901      	ldr	r1, [sp, #4]
1a00176c:	f001 020f 	and.w	r2, r1, #15
1a001770:	4313      	orrs	r3, r2
1a001772:	f8cb 3028 	str.w	r3, [fp, #40]	; 0x28

   /* Return actual baud rate */
   return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a001776:	0933      	lsrs	r3, r6, #4
1a001778:	fb03 f30a 	mul.w	r3, r3, sl
1a00177c:	448a      	add	sl, r1
1a00177e:	fb0a f909 	mul.w	r9, sl, r9
1a001782:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a001786:	4648      	mov	r0, r9
1a001788:	b003      	add	sp, #12
1a00178a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00178e:	bf00      	nop
1a001790:	1a0026a0 	.word	0x1a0026a0

1a001794 <Board_LED_Init>:

static void Board_LED_Init()
{
   uint32_t idx;

   for (idx = 0; idx < (sizeof(gpioLEDBits) / sizeof(io_port_t)); ++idx) {
1a001794:	2200      	movs	r2, #0
1a001796:	2a05      	cmp	r2, #5
1a001798:	d819      	bhi.n	1a0017ce <Board_LED_Init+0x3a>
{
1a00179a:	b470      	push	{r4, r5, r6}
       /* Set pin direction and init to off */
       Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, gpioLEDBits[idx].port, gpioLEDBits[idx].pin);
1a00179c:	490c      	ldr	r1, [pc, #48]	; (1a0017d0 <Board_LED_Init+0x3c>)
1a00179e:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a0017a2:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a0017a6:	784c      	ldrb	r4, [r1, #1]
 * @param  pin     : GPIO pin to set direction on as output
 * @return Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
   pGPIO->DIR[port] |= 1UL << pin;
1a0017a8:	4b0a      	ldr	r3, [pc, #40]	; (1a0017d4 <Board_LED_Init+0x40>)
1a0017aa:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a0017ae:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a0017b2:	2001      	movs	r0, #1
1a0017b4:	40a0      	lsls	r0, r4
1a0017b6:	4301      	orrs	r1, r0
1a0017b8:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
   pGPIO->B[port][pin] = setting;
1a0017bc:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a0017c0:	2100      	movs	r1, #0
1a0017c2:	5519      	strb	r1, [r3, r4]
   for (idx = 0; idx < (sizeof(gpioLEDBits) / sizeof(io_port_t)); ++idx) {
1a0017c4:	3201      	adds	r2, #1
1a0017c6:	2a05      	cmp	r2, #5
1a0017c8:	d9e8      	bls.n	1a00179c <Board_LED_Init+0x8>
       Chip_GPIO_SetPinState(LPC_GPIO_PORT, gpioLEDBits[idx].port, gpioLEDBits[idx].pin, (bool) false);
   }
}
1a0017ca:	bc70      	pop	{r4, r5, r6}
1a0017cc:	4770      	bx	lr
1a0017ce:	4770      	bx	lr
1a0017d0:	1a0026b8 	.word	0x1a0026b8
1a0017d4:	400f4000 	.word	0x400f4000

1a0017d8 <Board_UART_Init>:
 * @note   Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
   LPC_SCU->SFSP[port][pin] = modefunc;
1a0017d8:	4b03      	ldr	r3, [pc, #12]	; (1a0017e8 <Board_UART_Init+0x10>)
1a0017da:	2212      	movs	r2, #18
1a0017dc:	f8c3 2310 	str.w	r2, [r3, #784]	; 0x310
1a0017e0:	22d1      	movs	r2, #209	; 0xd1
1a0017e2:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
1a0017e6:	4770      	bx	lr
1a0017e8:	40086000 	.word	0x40086000

1a0017ec <Board_Debug_Init>:
{
1a0017ec:	b510      	push	{r4, lr}
   Board_UART_Init(DEBUG_UART);
1a0017ee:	4c08      	ldr	r4, [pc, #32]	; (1a001810 <Board_Debug_Init+0x24>)
1a0017f0:	4620      	mov	r0, r4
1a0017f2:	f7ff fff1 	bl	1a0017d8 <Board_UART_Init>
   Chip_UART_Init(DEBUG_UART);
1a0017f6:	4620      	mov	r0, r4
1a0017f8:	f7ff ff0e 	bl	1a001618 <Chip_UART_Init>
   Chip_UART_SetBaudFDR(DEBUG_UART, 115200);
1a0017fc:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a001800:	4620      	mov	r0, r4
1a001802:	f7ff ff53 	bl	1a0016ac <Chip_UART_SetBaudFDR>
   pUART->LCR = config;
1a001806:	2303      	movs	r3, #3
1a001808:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a00180a:	2301      	movs	r3, #1
1a00180c:	65e3      	str	r3, [r4, #92]	; 0x5c
1a00180e:	bd10      	pop	{r4, pc}
1a001810:	400c1000 	.word	0x400c1000

1a001814 <Board_Init>:
}

/* Set up and initialize all required blocks and functions related to the
   board hardware */
void Board_Init(void)
{
1a001814:	b508      	push	{r3, lr}
   /* Sets up DEBUG UART */
   DEBUGINIT();
1a001816:	f7ff ffe9 	bl	1a0017ec <Board_Debug_Init>

   /* Initializes GPIO */
   Chip_GPIO_Init(LPC_GPIO_PORT);
1a00181a:	4806      	ldr	r0, [pc, #24]	; (1a001834 <Board_Init+0x20>)
1a00181c:	f7ff fe26 	bl	1a00146c <Chip_GPIO_Init>

   /* Initialize LEDs */
   Board_LED_Init();
1a001820:	f7ff ffb8 	bl	1a001794 <Board_LED_Init>
 * RMII PHY, and must be called before calling any Ethernet
 * functions.
 */
STATIC INLINE void Chip_ENET_RMIIEnable(LPC_ENET_T *pENET)
{
   LPC_CREG->CREG6 |= 0x4;
1a001824:	4a04      	ldr	r2, [pc, #16]	; (1a001838 <Board_Init+0x24>)
1a001826:	f8d2 312c 	ldr.w	r3, [r2, #300]	; 0x12c
1a00182a:	f043 0304 	orr.w	r3, r3, #4
1a00182e:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
1a001832:	bd08      	pop	{r3, pc}
1a001834:	400f4000 	.word	0x400f4000
1a001838:	40043000 	.word	0x40043000

1a00183c <Board_SetupMuxing>:
 * @return Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
   uint32_t ix;
   for (ix = 0; ix < arrayLength; ix++ ) {
1a00183c:	2300      	movs	r3, #0
1a00183e:	2b17      	cmp	r3, #23
1a001840:	d812      	bhi.n	1a001868 <Board_SetupMuxing+0x2c>
 * Public functions
 ****************************************************************************/

/* Sets up system pin muxing */
void Board_SetupMuxing(void)
{
1a001842:	b410      	push	{r4}
       Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a001844:	4a09      	ldr	r2, [pc, #36]	; (1a00186c <Board_SetupMuxing+0x30>)
1a001846:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a00184a:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a00184e:	784a      	ldrb	r2, [r1, #1]
1a001850:	8848      	ldrh	r0, [r1, #2]
   LPC_SCU->SFSP[port][pin] = modefunc;
1a001852:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a001856:	4906      	ldr	r1, [pc, #24]	; (1a001870 <Board_SetupMuxing+0x34>)
1a001858:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
   for (ix = 0; ix < arrayLength; ix++ ) {
1a00185c:	3301      	adds	r3, #1
1a00185e:	2b17      	cmp	r3, #23
1a001860:	d9f0      	bls.n	1a001844 <Board_SetupMuxing+0x8>
   /* Setup system level pin muxing */
   Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a001862:	f85d 4b04 	ldr.w	r4, [sp], #4
1a001866:	4770      	bx	lr
1a001868:	4770      	bx	lr
1a00186a:	bf00      	nop
1a00186c:	1a0026d0 	.word	0x1a0026d0
1a001870:	40086000 	.word	0x40086000

1a001874 <Board_SetupClocking>:

/* Set up and initialize clocking prior to call to main */
void Board_SetupClocking(void)
{
1a001874:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
   uint32_t FAValue = Hz / 21510000;

   LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a001876:	4a17      	ldr	r2, [pc, #92]	; (1a0018d4 <Board_SetupClocking+0x60>)
1a001878:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a00187c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a001880:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a001884:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
   LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a001888:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a00188c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a001890:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a001894:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124

   /* Enable Flash acceleration and setup wait states */
   Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);

   /* Setup System core frequency to MAX_CLOCK_FREQ */
   Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a001898:	2201      	movs	r2, #1
1a00189a:	490f      	ldr	r1, [pc, #60]	; (1a0018d8 <Board_SetupClocking+0x64>)
1a00189c:	2006      	movs	r0, #6
1a00189e:	f7ff fdf9 	bl	1a001494 <Chip_SetupCoreClock>

   /* Setup system base clocks and initial states. This won't enable and
      disable individual clocks, but sets up the base clock sources for
      each individual peripheral clock. */
   for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a0018a2:	2400      	movs	r4, #0
1a0018a4:	e00a      	b.n	1a0018bc <Board_SetupClocking+0x48>
       Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a0018a6:	480d      	ldr	r0, [pc, #52]	; (1a0018dc <Board_SetupClocking+0x68>)
1a0018a8:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a0018ac:	78cb      	ldrb	r3, [r1, #3]
1a0018ae:	788a      	ldrb	r2, [r1, #2]
1a0018b0:	7849      	ldrb	r1, [r1, #1]
1a0018b2:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a0018b6:	f7ff fd25 	bl	1a001304 <Chip_Clock_SetBaseClock>
   for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a0018ba:	3401      	adds	r4, #1
1a0018bc:	2c02      	cmp	r4, #2
1a0018be:	d9f2      	bls.n	1a0018a6 <Board_SetupClocking+0x32>
                               InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
   }

   /* Reset and enable 32Khz oscillator */
   LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a0018c0:	4b04      	ldr	r3, [pc, #16]	; (1a0018d4 <Board_SetupClocking+0x60>)
1a0018c2:	685a      	ldr	r2, [r3, #4]
1a0018c4:	f022 020c 	bic.w	r2, r2, #12
1a0018c8:	605a      	str	r2, [r3, #4]
   LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a0018ca:	685a      	ldr	r2, [r3, #4]
1a0018cc:	f042 0203 	orr.w	r2, r2, #3
1a0018d0:	605a      	str	r2, [r3, #4]
1a0018d2:	bd10      	pop	{r4, pc}
1a0018d4:	40043000 	.word	0x40043000
1a0018d8:	0c28cb00 	.word	0x0c28cb00
1a0018dc:	1a0026c4 	.word	0x1a0026c4

1a0018e0 <Board_SystemInit>:
}

/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a0018e0:	b508      	push	{r3, lr}
   /* Setup system clocking and memory. This is done early to allow the
      application and tools to clear memory and use scatter loading to
      external memory. */
   Board_SetupMuxing();
1a0018e2:	f7ff ffab 	bl	1a00183c <Board_SetupMuxing>
   Board_SetupClocking();
1a0018e6:	f7ff ffc5 	bl	1a001874 <Board_SetupClocking>
1a0018ea:	bd08      	pop	{r3, pc}

1a0018ec <ResetISR>:
void ResetISR(void) {
1a0018ec:	b510      	push	{r4, lr}
    __asm volatile ("cpsid i");
1a0018ee:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a0018f0:	4a16      	ldr	r2, [pc, #88]	; (1a00194c <ResetISR+0x60>)
1a0018f2:	4b17      	ldr	r3, [pc, #92]	; (1a001950 <ResetISR+0x64>)
1a0018f4:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a0018f6:	4a17      	ldr	r2, [pc, #92]	; (1a001954 <ResetISR+0x68>)
1a0018f8:	3304      	adds	r3, #4
1a0018fa:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0018fc:	2300      	movs	r3, #0
1a0018fe:	e005      	b.n	1a00190c <ResetISR+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a001900:	f04f 31ff 	mov.w	r1, #4294967295
1a001904:	4a14      	ldr	r2, [pc, #80]	; (1a001958 <ResetISR+0x6c>)
1a001906:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a00190a:	3301      	adds	r3, #1
1a00190c:	2b07      	cmp	r3, #7
1a00190e:	d9f7      	bls.n	1a001900 <ResetISR+0x14>
    __asm volatile ("cpsie i");
1a001910:	b662      	cpsie	i
    SystemInit();
1a001912:	f000 f829 	bl	1a001968 <SystemInit>
    SectionTableAddr = &__data_section_table;
1a001916:	4b11      	ldr	r3, [pc, #68]	; (1a00195c <ResetISR+0x70>)
    while (SectionTableAddr < &__data_section_table_end) {
1a001918:	e007      	b.n	1a00192a <ResetISR+0x3e>
        SectionLen = *SectionTableAddr++;
1a00191a:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a00191e:	689a      	ldr	r2, [r3, #8]
1a001920:	6859      	ldr	r1, [r3, #4]
1a001922:	6818      	ldr	r0, [r3, #0]
1a001924:	f7fe fc32 	bl	1a00018c <data_init>
        SectionLen = *SectionTableAddr++;
1a001928:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a00192a:	4a0d      	ldr	r2, [pc, #52]	; (1a001960 <ResetISR+0x74>)
1a00192c:	4293      	cmp	r3, r2
1a00192e:	d3f4      	bcc.n	1a00191a <ResetISR+0x2e>
1a001930:	e006      	b.n	1a001940 <ResetISR+0x54>
        ExeAddr = *SectionTableAddr++;
1a001932:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a001934:	6859      	ldr	r1, [r3, #4]
1a001936:	f854 0b08 	ldr.w	r0, [r4], #8
1a00193a:	f7fe fc36 	bl	1a0001aa <bss_init>
        SectionLen = *SectionTableAddr++;
1a00193e:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a001940:	4a08      	ldr	r2, [pc, #32]	; (1a001964 <ResetISR+0x78>)
1a001942:	4293      	cmp	r3, r2
1a001944:	d3f5      	bcc.n	1a001932 <ResetISR+0x46>
    main();
1a001946:	f7fe fce1 	bl	1a00030c <main>
1a00194a:	e7fe      	b.n	1a00194a <ResetISR+0x5e>
1a00194c:	10df1000 	.word	0x10df1000
1a001950:	40053100 	.word	0x40053100
1a001954:	01dff7ff 	.word	0x01dff7ff
1a001958:	e000e280 	.word	0xe000e280
1a00195c:	1a000114 	.word	0x1a000114
1a001960:	1a000150 	.word	0x1a000150
1a001964:	1a000178 	.word	0x1a000178

1a001968 <SystemInit>:
 * Public functions
 ****************************************************************************/

/* Set up and initialize hardware prior to call to main */
void SystemInit(void)
{
1a001968:	b508      	push	{r3, lr}

   *pSCB_VTOR = (unsigned int) &__Vectors;
#endif

#if defined(__FPU_PRESENT) && __FPU_PRESENT == 1
   fpuInit();
1a00196a:	f7ff fd55 	bl	1a001418 <fpuInit>
#if defined(NO_BOARD_LIB)
   /* Chip specific SystemInit */
   Chip_SystemInit();
#else
   /* Board specific SystemInit */
   Board_SystemInit();
1a00196e:	f7ff ffb7 	bl	1a0018e0 <Board_SystemInit>
1a001972:	bd08      	pop	{r3, pc}

1a001974 <boardConfig>:
/*==================[internal functions definition]==========================*/

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardConfig(void) {
1a001974:	b508      	push	{r3, lr}

   /* Read clock settings and update SystemCoreClock variable */
   SystemCoreClockUpdate();
1a001976:	f7ff fa9f 	bl	1a000eb8 <SystemCoreClockUpdate>

   Board_Init(); // From Board module (modules/lpc4337_m4/board)
1a00197a:	f7ff ff4b 	bl	1a001814 <Board_Init>

   /* Inicializar el conteo de Ticks con resoluci贸n de 1ms, sin tickHook */
   tickConfig( 1, 0 );
1a00197e:	2200      	movs	r2, #0
1a001980:	2001      	movs	r0, #1
1a001982:	2100      	movs	r1, #0
1a001984:	f000 f9f0 	bl	1a001d68 <tickConfig>

   /* Inicializar GPIOs */
   gpioConfig( 0, GPIO_ENABLE );
1a001988:	2105      	movs	r1, #5
1a00198a:	2000      	movs	r0, #0
1a00198c:	f000 f8d2 	bl	1a001b34 <gpioConfig>

   /* Configuraci贸n de pines de entrada para Teclas de la EDU-CIAA-NXP */
   gpioConfig( TEC1, GPIO_INPUT );
1a001990:	2100      	movs	r1, #0
1a001992:	2024      	movs	r0, #36	; 0x24
1a001994:	f000 f8ce 	bl	1a001b34 <gpioConfig>
   gpioConfig( TEC2, GPIO_INPUT );
1a001998:	2100      	movs	r1, #0
1a00199a:	2025      	movs	r0, #37	; 0x25
1a00199c:	f000 f8ca 	bl	1a001b34 <gpioConfig>
   gpioConfig( TEC3, GPIO_INPUT );
1a0019a0:	2100      	movs	r1, #0
1a0019a2:	2026      	movs	r0, #38	; 0x26
1a0019a4:	f000 f8c6 	bl	1a001b34 <gpioConfig>
   gpioConfig( TEC4, GPIO_INPUT );
1a0019a8:	2100      	movs	r1, #0
1a0019aa:	2027      	movs	r0, #39	; 0x27
1a0019ac:	f000 f8c2 	bl	1a001b34 <gpioConfig>

   /* Configuraci贸n de pines de salida para Leds de la EDU-CIAA-NXP */
   gpioConfig( LEDR, GPIO_OUTPUT );
1a0019b0:	2101      	movs	r1, #1
1a0019b2:	2028      	movs	r0, #40	; 0x28
1a0019b4:	f000 f8be 	bl	1a001b34 <gpioConfig>
   gpioConfig( LEDG, GPIO_OUTPUT );
1a0019b8:	2101      	movs	r1, #1
1a0019ba:	2029      	movs	r0, #41	; 0x29
1a0019bc:	f000 f8ba 	bl	1a001b34 <gpioConfig>
   gpioConfig( LEDB, GPIO_OUTPUT );
1a0019c0:	2101      	movs	r1, #1
1a0019c2:	202a      	movs	r0, #42	; 0x2a
1a0019c4:	f000 f8b6 	bl	1a001b34 <gpioConfig>
   gpioConfig( LED1, GPIO_OUTPUT );
1a0019c8:	2101      	movs	r1, #1
1a0019ca:	202b      	movs	r0, #43	; 0x2b
1a0019cc:	f000 f8b2 	bl	1a001b34 <gpioConfig>
   gpioConfig( LED2, GPIO_OUTPUT );
1a0019d0:	2101      	movs	r1, #1
1a0019d2:	202c      	movs	r0, #44	; 0x2c
1a0019d4:	f000 f8ae 	bl	1a001b34 <gpioConfig>
   gpioConfig( LED3, GPIO_OUTPUT );
1a0019d8:	2101      	movs	r1, #1
1a0019da:	202d      	movs	r0, #45	; 0x2d
1a0019dc:	f000 f8aa 	bl	1a001b34 <gpioConfig>


   /* Configuraci贸n de pines de entrada de la CIAA-NXP */
   gpioConfig( DI0, GPIO_INPUT );
1a0019e0:	2100      	movs	r1, #0
1a0019e2:	202e      	movs	r0, #46	; 0x2e
1a0019e4:	f000 f8a6 	bl	1a001b34 <gpioConfig>
   gpioConfig( DI1, GPIO_INPUT );
1a0019e8:	2100      	movs	r1, #0
1a0019ea:	202f      	movs	r0, #47	; 0x2f
1a0019ec:	f000 f8a2 	bl	1a001b34 <gpioConfig>
   gpioConfig( DI2, GPIO_INPUT );
1a0019f0:	2100      	movs	r1, #0
1a0019f2:	2030      	movs	r0, #48	; 0x30
1a0019f4:	f000 f89e 	bl	1a001b34 <gpioConfig>
   gpioConfig( DI3, GPIO_INPUT );
1a0019f8:	2100      	movs	r1, #0
1a0019fa:	2031      	movs	r0, #49	; 0x31
1a0019fc:	f000 f89a 	bl	1a001b34 <gpioConfig>
   gpioConfig( DI4, GPIO_INPUT );
1a001a00:	2100      	movs	r1, #0
1a001a02:	2032      	movs	r0, #50	; 0x32
1a001a04:	f000 f896 	bl	1a001b34 <gpioConfig>
   gpioConfig( DI5, GPIO_INPUT );
1a001a08:	2100      	movs	r1, #0
1a001a0a:	2033      	movs	r0, #51	; 0x33
1a001a0c:	f000 f892 	bl	1a001b34 <gpioConfig>
   gpioConfig( DI6, GPIO_INPUT );
1a001a10:	2100      	movs	r1, #0
1a001a12:	2034      	movs	r0, #52	; 0x34
1a001a14:	f000 f88e 	bl	1a001b34 <gpioConfig>
   gpioConfig( DI7, GPIO_INPUT );
1a001a18:	2100      	movs	r1, #0
1a001a1a:	2035      	movs	r0, #53	; 0x35
1a001a1c:	f000 f88a 	bl	1a001b34 <gpioConfig>

   /* Configuraci贸n de pines de salida de la CIAA-NXP */
   gpioConfig( DO0, GPIO_OUTPUT );
1a001a20:	2101      	movs	r1, #1
1a001a22:	2036      	movs	r0, #54	; 0x36
1a001a24:	f000 f886 	bl	1a001b34 <gpioConfig>
   gpioConfig( DO1, GPIO_OUTPUT );
1a001a28:	2101      	movs	r1, #1
1a001a2a:	2037      	movs	r0, #55	; 0x37
1a001a2c:	f000 f882 	bl	1a001b34 <gpioConfig>
   gpioConfig( DO2, GPIO_OUTPUT );
1a001a30:	2101      	movs	r1, #1
1a001a32:	2038      	movs	r0, #56	; 0x38
1a001a34:	f000 f87e 	bl	1a001b34 <gpioConfig>
   gpioConfig( DO3, GPIO_OUTPUT );
1a001a38:	2101      	movs	r1, #1
1a001a3a:	2039      	movs	r0, #57	; 0x39
1a001a3c:	f000 f87a 	bl	1a001b34 <gpioConfig>
   gpioConfig( DO4, GPIO_OUTPUT );
1a001a40:	2101      	movs	r1, #1
1a001a42:	203a      	movs	r0, #58	; 0x3a
1a001a44:	f000 f876 	bl	1a001b34 <gpioConfig>
   gpioConfig( DO5, GPIO_OUTPUT );
1a001a48:	2101      	movs	r1, #1
1a001a4a:	203b      	movs	r0, #59	; 0x3b
1a001a4c:	f000 f872 	bl	1a001b34 <gpioConfig>
   gpioConfig( DO6, GPIO_OUTPUT );
1a001a50:	2101      	movs	r1, #1
1a001a52:	203c      	movs	r0, #60	; 0x3c
1a001a54:	f000 f86e 	bl	1a001b34 <gpioConfig>
   gpioConfig( DO7, GPIO_OUTPUT );
1a001a58:	2101      	movs	r1, #1
1a001a5a:	203d      	movs	r0, #61	; 0x3d
1a001a5c:	f000 f86a 	bl	1a001b34 <gpioConfig>
1a001a60:	bd08      	pop	{r3, pc}

1a001a62 <sAPI_NullFuncPtr>:
 * param:  void * - Not used
 * return: bool_t - Return always true
 */
bool_t sAPI_NullFuncPtr(void *ptr){
   return 1;
}
1a001a62:	2001      	movs	r0, #1
1a001a64:	4770      	bx	lr
1a001a66:	Address 0x1a001a66 is out of bounds.


1a001a68 <delay>:

/* ---- Blocking Delay ---- */

// delay( 1, DELAY_US );

void delay (tick_t time){
1a001a68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a001a6c:	4680      	mov	r8, r0
1a001a6e:	4689      	mov	r9, r1
    tick_t curTicks = tickRead();
1a001a70:	f000 f9b6 	bl	1a001de0 <tickRead>
1a001a74:	4606      	mov	r6, r0
1a001a76:	460f      	mov	r7, r1
    while ( (tickRead() - curTicks) < time/tickRateMS );
1a001a78:	f000 f9b2 	bl	1a001de0 <tickRead>
1a001a7c:	1b84      	subs	r4, r0, r6
1a001a7e:	eb61 0507 	sbc.w	r5, r1, r7
1a001a82:	4b06      	ldr	r3, [pc, #24]	; (1a001a9c <delay+0x34>)
1a001a84:	e9d3 2300 	ldrd	r2, r3, [r3]
1a001a88:	4640      	mov	r0, r8
1a001a8a:	4649      	mov	r1, r9
1a001a8c:	f000 fa9e 	bl	1a001fcc <__aeabi_uldivmod>
1a001a90:	428d      	cmp	r5, r1
1a001a92:	bf08      	it	eq
1a001a94:	4284      	cmpeq	r4, r0
1a001a96:	d3ef      	bcc.n	1a001a78 <delay+0x10>
 }
1a001a98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a001a9c:	10000190 	.word	0x10000190

1a001aa0 <delayConfig>:


/* ---- Non Blocking Delay ---- */

void delayConfig( delay_t * delay, tick_t duration ){
1a001aa0:	b510      	push	{r4, lr}
1a001aa2:	4604      	mov	r4, r0
1a001aa4:	4610      	mov	r0, r2
1a001aa6:	4619      	mov	r1, r3
   delay->duration = duration/tickRateMS;
1a001aa8:	4b04      	ldr	r3, [pc, #16]	; (1a001abc <delayConfig+0x1c>)
1a001aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
1a001aae:	f000 fa8d 	bl	1a001fcc <__aeabi_uldivmod>
1a001ab2:	e9c4 0102 	strd	r0, r1, [r4, #8]
   delay->running = 0;
1a001ab6:	2300      	movs	r3, #0
1a001ab8:	7423      	strb	r3, [r4, #16]
1a001aba:	bd10      	pop	{r4, pc}
1a001abc:	10000190 	.word	0x10000190

1a001ac0 <delayRead>:
}

bool_t delayRead( delay_t * delay ){
1a001ac0:	b538      	push	{r3, r4, r5, lr}
1a001ac2:	4604      	mov	r4, r0

   bool_t timeArrived = 0;

   if( !delay->running ){
1a001ac4:	7c05      	ldrb	r5, [r0, #16]
1a001ac6:	b185      	cbz	r5, 1a001aea <delayRead+0x2a>
      delay->startTime = tickRead();
      delay->running = 1;
   }
   else{
      if ( (tickRead() - delay->startTime) >= delay->duration ){
1a001ac8:	f000 f98a 	bl	1a001de0 <tickRead>
1a001acc:	e9d4 2300 	ldrd	r2, r3, [r4]
1a001ad0:	1a80      	subs	r0, r0, r2
1a001ad2:	eb61 0103 	sbc.w	r1, r1, r3
1a001ad6:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
1a001ada:	4299      	cmp	r1, r3
1a001adc:	bf08      	it	eq
1a001ade:	4290      	cmpeq	r0, r2
1a001ae0:	d30b      	bcc.n	1a001afa <delayRead+0x3a>
         timeArrived = 1;
         delay->running = 0;
1a001ae2:	2300      	movs	r3, #0
1a001ae4:	7423      	strb	r3, [r4, #16]
         timeArrived = 1;
1a001ae6:	2501      	movs	r5, #1
1a001ae8:	e005      	b.n	1a001af6 <delayRead+0x36>
      delay->startTime = tickRead();
1a001aea:	f000 f979 	bl	1a001de0 <tickRead>
1a001aee:	e9c4 0100 	strd	r0, r1, [r4]
      delay->running = 1;
1a001af2:	2301      	movs	r3, #1
1a001af4:	7423      	strb	r3, [r4, #16]
      }
   }

   return timeArrived;
}
1a001af6:	4628      	mov	r0, r5
1a001af8:	bd38      	pop	{r3, r4, r5, pc}
   bool_t timeArrived = 0;
1a001afa:	2500      	movs	r5, #0
1a001afc:	e7fb      	b.n	1a001af6 <delayRead+0x36>
1a001afe:	Address 0x1a001afe is out of bounds.


1a001b00 <gpioObtainPinConfig>:
/*==================[internal functions definition]==========================*/

static void gpioObtainPinConfig( gpioMap_t pin,
                                int8_t *pinNamePort, int8_t *pinNamePin,
																int8_t *func, int8_t *gpioPort,
																int8_t *gpioPin ){
1a001b00:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsConfig[pin].pinName.port;
1a001b02:	4d0b      	ldr	r5, [pc, #44]	; (1a001b30 <gpioObtainPinConfig+0x30>)
1a001b04:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a001b08:	182c      	adds	r4, r5, r0
1a001b0a:	5628      	ldrsb	r0, [r5, r0]
1a001b0c:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsConfig[pin].pinName.pin;
1a001b0e:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a001b12:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsConfig[pin].func;
1a001b14:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a001b18:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsConfig[pin].gpio.port;
1a001b1a:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a001b1e:	9b02      	ldr	r3, [sp, #8]
1a001b20:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsConfig[pin].gpio.pin;
1a001b22:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a001b26:	9b03      	ldr	r3, [sp, #12]
1a001b28:	701a      	strb	r2, [r3, #0]
}
1a001b2a:	bc30      	pop	{r4, r5}
1a001b2c:	4770      	bx	lr
1a001b2e:	bf00      	nop
1a001b30:	1a002730 	.word	0x1a002730

1a001b34 <gpioConfig>:

/*==================[external functions definition]==========================*/

bool_t gpioConfig( gpioMap_t pin, gpioConfig_t config ){
1a001b34:	b530      	push	{r4, r5, lr}
1a001b36:	b085      	sub	sp, #20
1a001b38:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a001b3a:	2300      	movs	r3, #0
1a001b3c:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a001b40:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a001b44:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a001b48:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a001b4c:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinConfig( pin, &pinNamePort, &pinNamePin, &func,
1a001b50:	f10d 030b 	add.w	r3, sp, #11
1a001b54:	9301      	str	r3, [sp, #4]
1a001b56:	ab03      	add	r3, sp, #12
1a001b58:	9300      	str	r3, [sp, #0]
1a001b5a:	f10d 030d 	add.w	r3, sp, #13
1a001b5e:	f10d 020e 	add.w	r2, sp, #14
1a001b62:	f10d 010f 	add.w	r1, sp, #15
1a001b66:	f7ff ffcb 	bl	1a001b00 <gpioObtainPinConfig>
                           &gpioPort, &gpioPin );

   switch(config){
1a001b6a:	2c05      	cmp	r4, #5
1a001b6c:	f200 8096 	bhi.w	1a001c9c <gpioConfig+0x168>
1a001b70:	e8df f004 	tbb	[pc, r4]
1a001b74:	3d237109 	.word	0x3d237109
1a001b78:	0357      	.short	0x0357

      case GPIO_ENABLE:
		   /* Initializes GPIO */
		   Chip_GPIO_Init(LPC_GPIO_PORT);
1a001b7a:	4849      	ldr	r0, [pc, #292]	; (1a001ca0 <gpioConfig+0x16c>)
1a001b7c:	f7ff fc76 	bl	1a00146c <Chip_GPIO_Init>
   bool_t ret_val     = 1;
1a001b80:	2001      	movs	r0, #1
      break;
   }

   return ret_val;

}
1a001b82:	b005      	add	sp, #20
1a001b84:	bd30      	pop	{r4, r5, pc}
         Chip_SCU_PinMux(
1a001b86:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001b8a:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001b8e:	f89d 200d 	ldrb.w	r2, [sp, #13]
   LPC_SCU->SFSP[port][pin] = modefunc;
1a001b92:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a001b96:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001b9a:	4942      	ldr	r1, [pc, #264]	; (1a001ca4 <gpioConfig+0x170>)
1a001b9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a001ba0:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001ba4:	2401      	movs	r4, #1
1a001ba6:	2300      	movs	r3, #0
1a001ba8:	fa04 f202 	lsl.w	r2, r4, r2
1a001bac:	f89d 100c 	ldrb.w	r1, [sp, #12]
1a001bb0:	483b      	ldr	r0, [pc, #236]	; (1a001ca0 <gpioConfig+0x16c>)
1a001bb2:	f7ff fc5c 	bl	1a00146e <Chip_GPIO_SetDir>
   bool_t ret_val     = 1;
1a001bb6:	4620      	mov	r0, r4
      break;
1a001bb8:	e7e3      	b.n	1a001b82 <gpioConfig+0x4e>
         Chip_SCU_PinMux(
1a001bba:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001bbe:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001bc2:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a001bc6:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a001bca:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001bce:	4935      	ldr	r1, [pc, #212]	; (1a001ca4 <gpioConfig+0x170>)
1a001bd0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a001bd4:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001bd8:	2401      	movs	r4, #1
1a001bda:	2300      	movs	r3, #0
1a001bdc:	fa04 f202 	lsl.w	r2, r4, r2
1a001be0:	f89d 100c 	ldrb.w	r1, [sp, #12]
1a001be4:	482e      	ldr	r0, [pc, #184]	; (1a001ca0 <gpioConfig+0x16c>)
1a001be6:	f7ff fc42 	bl	1a00146e <Chip_GPIO_SetDir>
   bool_t ret_val     = 1;
1a001bea:	4620      	mov	r0, r4
      break;
1a001bec:	e7c9      	b.n	1a001b82 <gpioConfig+0x4e>
         Chip_SCU_PinMux(
1a001bee:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001bf2:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001bf6:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a001bfa:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a001bfe:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001c02:	4928      	ldr	r1, [pc, #160]	; (1a001ca4 <gpioConfig+0x170>)
1a001c04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a001c08:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001c0c:	2401      	movs	r4, #1
1a001c0e:	2300      	movs	r3, #0
1a001c10:	fa04 f202 	lsl.w	r2, r4, r2
1a001c14:	f89d 100c 	ldrb.w	r1, [sp, #12]
1a001c18:	4821      	ldr	r0, [pc, #132]	; (1a001ca0 <gpioConfig+0x16c>)
1a001c1a:	f7ff fc28 	bl	1a00146e <Chip_GPIO_SetDir>
   bool_t ret_val     = 1;
1a001c1e:	4620      	mov	r0, r4
      break;
1a001c20:	e7af      	b.n	1a001b82 <gpioConfig+0x4e>
         Chip_SCU_PinMux(
1a001c22:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001c26:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001c2a:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a001c2e:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a001c32:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001c36:	491b      	ldr	r1, [pc, #108]	; (1a001ca4 <gpioConfig+0x170>)
1a001c38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a001c3c:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001c40:	2401      	movs	r4, #1
1a001c42:	2300      	movs	r3, #0
1a001c44:	fa04 f202 	lsl.w	r2, r4, r2
1a001c48:	f89d 100c 	ldrb.w	r1, [sp, #12]
1a001c4c:	4814      	ldr	r0, [pc, #80]	; (1a001ca0 <gpioConfig+0x16c>)
1a001c4e:	f7ff fc0e 	bl	1a00146e <Chip_GPIO_SetDir>
   bool_t ret_val     = 1;
1a001c52:	4620      	mov	r0, r4
      break;
1a001c54:	e795      	b.n	1a001b82 <gpioConfig+0x4e>
         Chip_SCU_PinMux(
1a001c56:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001c5a:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001c5e:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a001c62:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a001c66:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001c6a:	490e      	ldr	r1, [pc, #56]	; (1a001ca4 <gpioConfig+0x170>)
1a001c6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a001c70:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001c74:	2401      	movs	r4, #1
1a001c76:	4d0a      	ldr	r5, [pc, #40]	; (1a001ca0 <gpioConfig+0x16c>)
1a001c78:	4623      	mov	r3, r4
1a001c7a:	fa04 f202 	lsl.w	r2, r4, r2
1a001c7e:	f89d 100c 	ldrb.w	r1, [sp, #12]
1a001c82:	4628      	mov	r0, r5
1a001c84:	f7ff fbf3 	bl	1a00146e <Chip_GPIO_SetDir>
         Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a001c88:	f89d 200c 	ldrb.w	r2, [sp, #12]
1a001c8c:	f89d 300b 	ldrb.w	r3, [sp, #11]
1a001c90:	eb05 1542 	add.w	r5, r5, r2, lsl #5
1a001c94:	2200      	movs	r2, #0
1a001c96:	54ea      	strb	r2, [r5, r3]
   bool_t ret_val     = 1;
1a001c98:	4620      	mov	r0, r4
1a001c9a:	e772      	b.n	1a001b82 <gpioConfig+0x4e>
         ret_val = 0;
1a001c9c:	2000      	movs	r0, #0
1a001c9e:	e770      	b.n	1a001b82 <gpioConfig+0x4e>
1a001ca0:	400f4000 	.word	0x400f4000
1a001ca4:	40086000 	.word	0x40086000

1a001ca8 <gpioWrite>:


bool_t gpioWrite( gpioMap_t pin, bool_t value ){
1a001ca8:	b510      	push	{r4, lr}
1a001caa:	b084      	sub	sp, #16
1a001cac:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a001cae:	2300      	movs	r3, #0
1a001cb0:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a001cb4:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a001cb8:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a001cbc:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a001cc0:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinConfig( pin, &pinNamePort, &pinNamePin, &func,
1a001cc4:	f10d 030b 	add.w	r3, sp, #11
1a001cc8:	9301      	str	r3, [sp, #4]
1a001cca:	ab03      	add	r3, sp, #12
1a001ccc:	9300      	str	r3, [sp, #0]
1a001cce:	f10d 030d 	add.w	r3, sp, #13
1a001cd2:	f10d 020e 	add.w	r2, sp, #14
1a001cd6:	f10d 010f 	add.w	r1, sp, #15
1a001cda:	f7ff ff11 	bl	1a001b00 <gpioObtainPinConfig>
                           &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a001cde:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a001ce2:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a001ce6:	3400      	adds	r4, #0
1a001ce8:	bf18      	it	ne
1a001cea:	2401      	movne	r4, #1
1a001cec:	015b      	lsls	r3, r3, #5
1a001cee:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a001cf2:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a001cf6:	549c      	strb	r4, [r3, r2]

   return ret_val;
}
1a001cf8:	2001      	movs	r0, #1
1a001cfa:	b004      	add	sp, #16
1a001cfc:	bd10      	pop	{r4, pc}

1a001cfe <gpioRead>:

   return gpioWrite( pin, !gpioRead(pin) );
}


bool_t gpioRead( gpioMap_t pin ){
1a001cfe:	b500      	push	{lr}
1a001d00:	b085      	sub	sp, #20

   bool_t ret_val     = OFF;

   int8_t pinNamePort = 0;
1a001d02:	2300      	movs	r3, #0
1a001d04:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a001d08:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a001d0c:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a001d10:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a001d14:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinConfig( pin, &pinNamePort, &pinNamePin, &func,
1a001d18:	f10d 030b 	add.w	r3, sp, #11
1a001d1c:	9301      	str	r3, [sp, #4]
1a001d1e:	ab03      	add	r3, sp, #12
1a001d20:	9300      	str	r3, [sp, #0]
1a001d22:	f10d 030d 	add.w	r3, sp, #13
1a001d26:	f10d 020e 	add.w	r2, sp, #14
1a001d2a:	f10d 010f 	add.w	r1, sp, #15
1a001d2e:	f7ff fee7 	bl	1a001b00 <gpioObtainPinConfig>
                           &gpioPort, &gpioPin );

   ret_val = (bool_t) Chip_GPIO_ReadPortBit( LPC_GPIO_PORT, gpioPort, gpioPin );
1a001d32:	f99d 300c 	ldrsb.w	r3, [sp, #12]
1a001d36:	f89d 200b 	ldrb.w	r2, [sp, #11]
   return (bool) pGPIO->B[port][pin];
1a001d3a:	015b      	lsls	r3, r3, #5
1a001d3c:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a001d40:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a001d44:	5c98      	ldrb	r0, [r3, r2]

   return ret_val;
}
1a001d46:	3000      	adds	r0, #0
1a001d48:	bf18      	it	ne
1a001d4a:	2001      	movne	r0, #1
1a001d4c:	b005      	add	sp, #20
1a001d4e:	f85d fb04 	ldr.w	pc, [sp], #4

1a001d52 <gpioToggle>:
bool_t gpioToggle( gpioMap_t pin ){
1a001d52:	b510      	push	{r4, lr}
1a001d54:	4604      	mov	r4, r0
   return gpioWrite( pin, !gpioRead(pin) );
1a001d56:	f7ff ffd2 	bl	1a001cfe <gpioRead>
1a001d5a:	fab0 f180 	clz	r1, r0
1a001d5e:	0949      	lsrs	r1, r1, #5
1a001d60:	4620      	mov	r0, r4
1a001d62:	f7ff ffa1 	bl	1a001ca8 <gpioWrite>
}
1a001d66:	bd10      	pop	{r4, pc}

1a001d68 <tickConfig>:
/*==================[internal functions definition]==========================*/

/*==================[external functions definition]==========================*/

/* Tick rate configuration 1 to 50 ms */
bool_t tickConfig(tick_t tickRateMSvalue, sAPI_FuncPtr_t tickHook ) {
1a001d68:	b508      	push	{r3, lr}

   bool_t ret_val = 1;
   tick_t tickRateHz = 0;

   if( tickHook ){
1a001d6a:	b112      	cbz	r2, 1a001d72 <tickConfig+0xa>
1a001d6c:	4613      	mov	r3, r2
      tickHookFunction = tickHook;
1a001d6e:	4a17      	ldr	r2, [pc, #92]	; (1a001dcc <tickConfig+0x64>)
1a001d70:	6013      	str	r3, [r2, #0]
   }

   if( (tickRateMSvalue >= 1) && (tickRateMSvalue <= 50) ){
1a001d72:	f110 32ff 	adds.w	r2, r0, #4294967295
1a001d76:	f141 33ff 	adc.w	r3, r1, #4294967295
1a001d7a:	2b00      	cmp	r3, #0
1a001d7c:	bf08      	it	eq
1a001d7e:	2a32      	cmpeq	r2, #50	; 0x32
1a001d80:	d220      	bcs.n	1a001dc4 <tickConfig+0x5c>
1a001d82:	4602      	mov	r2, r0
1a001d84:	460b      	mov	r3, r1

		tickRateMS = tickRateMSvalue;
1a001d86:	4912      	ldr	r1, [pc, #72]	; (1a001dd0 <tickConfig+0x68>)
1a001d88:	e9c1 2300 	strd	r2, r3, [r1]
      tickRateHz = 1000 => 1000 ticks per second =>  1 ms tick
      tickRateHz =  200 =>  200 ticks per second =>  5 ms tick
      tickRateHz =  100 =>  100 ticks per second => 10 ms tick
      tickRateHz =   20 =>   20 ticks per second => 50 ms tick
      */
      tickRateHz = 1000 / tickRateMSvalue;
1a001d8c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
1a001d90:	2100      	movs	r1, #0
1a001d92:	f000 f91b 	bl	1a001fcc <__aeabi_uldivmod>

      /* Init SysTick interrupt, tickRateHz ticks per second */
      SysTick_Config( SystemCoreClock / tickRateHz);
1a001d96:	4602      	mov	r2, r0
1a001d98:	460b      	mov	r3, r1
1a001d9a:	490e      	ldr	r1, [pc, #56]	; (1a001dd4 <tickConfig+0x6c>)
1a001d9c:	6808      	ldr	r0, [r1, #0]
1a001d9e:	2100      	movs	r1, #0
1a001da0:	f000 f914 	bl	1a001fcc <__aeabi_uldivmod>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
1a001da4:	3801      	subs	r0, #1
1a001da6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
1a001daa:	d20d      	bcs.n	1a001dc8 <tickConfig+0x60>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
1a001dac:	4b0a      	ldr	r3, [pc, #40]	; (1a001dd8 <tickConfig+0x70>)
1a001dae:	6058      	str	r0, [r3, #4]
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
1a001db0:	21e0      	movs	r1, #224	; 0xe0
1a001db2:	4a0a      	ldr	r2, [pc, #40]	; (1a001ddc <tickConfig+0x74>)
1a001db4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
1a001db8:	2200      	movs	r2, #0
1a001dba:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1a001dbc:	2207      	movs	r2, #7
1a001dbe:	601a      	str	r2, [r3, #0]
   bool_t ret_val = 1;
1a001dc0:	2001      	movs	r0, #1
1a001dc2:	bd08      	pop	{r3, pc}
   }
   else{
      /* Error, tickRateMS variable not in range (1 <= tickRateMS <= 50) */
      ret_val = 0;
1a001dc4:	2000      	movs	r0, #0
1a001dc6:	bd08      	pop	{r3, pc}
   bool_t ret_val = 1;
1a001dc8:	2001      	movs	r0, #1
   }

   return ret_val;
}
1a001dca:	bd08      	pop	{r3, pc}
1a001dcc:	10000024 	.word	0x10000024
1a001dd0:	10000190 	.word	0x10000190
1a001dd4:	10000184 	.word	0x10000184
1a001dd8:	e000e010 	.word	0xe000e010
1a001ddc:	e000ed00 	.word	0xe000ed00

1a001de0 <tickRead>:


/* Read Tick Counter */
tick_t tickRead( void ) {
   return tickCounter;
}
1a001de0:	4b01      	ldr	r3, [pc, #4]	; (1a001de8 <tickRead+0x8>)
1a001de2:	e9d3 0100 	ldrd	r0, r1, [r3]
1a001de6:	4770      	bx	lr
1a001de8:	10000188 	.word	0x10000188

1a001dec <SysTick_Handler>:
/*==================[ISR external functions definition]======================*/

//__attribute__ ((section(".after_vectors")))

/* SysTick Timer ISR Handler */
void SysTick_Handler(void) {
1a001dec:	b508      	push	{r3, lr}
   tickCounter++;
1a001dee:	4906      	ldr	r1, [pc, #24]	; (1a001e08 <SysTick_Handler+0x1c>)
1a001df0:	e9d1 2300 	ldrd	r2, r3, [r1]
1a001df4:	3201      	adds	r2, #1
1a001df6:	f143 0300 	adc.w	r3, r3, #0
1a001dfa:	e9c1 2300 	strd	r2, r3, [r1]

	/* Execute Tick Hook function */
	(* tickHookFunction )( 0 );
1a001dfe:	4b03      	ldr	r3, [pc, #12]	; (1a001e0c <SysTick_Handler+0x20>)
1a001e00:	681b      	ldr	r3, [r3, #0]
1a001e02:	2000      	movs	r0, #0
1a001e04:	4798      	blx	r3
1a001e06:	bd08      	pop	{r3, pc}
1a001e08:	10000188 	.word	0x10000188
1a001e0c:	10000024 	.word	0x10000024

1a001e10 <errorOcurred>:
/*==================[internal functions definition]==========================*/

/* Causes:
 * User forgot to initialize the functions for the compare match interrupt on Timer_init call
 */
static void errorOcurred(void){
1a001e10:	e7fe      	b.n	1a001e10 <errorOcurred>

1a001e12 <doNothing>:
   while(1);
}

static void doNothing(void){
1a001e12:	4770      	bx	lr

1a001e14 <TIMER0_IRQHandler>:
/*==================[ISR external functions definition]======================*/
/*
 * @Brief:   Executes the functions passed by parameter in the Timer_init,
 *   at the chosen frequencies
 */
void TIMER0_IRQHandler(void){
1a001e14:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a001e16:	2400      	movs	r4, #0
1a001e18:	e001      	b.n	1a001e1e <TIMER0_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ){
1a001e1a:	3401      	adds	r4, #1
1a001e1c:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a001e1e:	2c03      	cmp	r4, #3
1a001e20:	d812      	bhi.n	1a001e48 <TIMER0_IRQHandler+0x34>
      if( Chip_TIMER_MatchPending(LPC_TIMER0, compareMatchNumber) ){
1a001e22:	b265      	sxtb	r5, r4
 * @note   Determine if the match interrupt for the passed timer and match
 * counter is pending.
 */
STATIC INLINE bool Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)
{
   return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a001e24:	4b09      	ldr	r3, [pc, #36]	; (1a001e4c <TIMER0_IRQHandler+0x38>)
1a001e26:	681a      	ldr	r2, [r3, #0]
1a001e28:	f004 010f 	and.w	r1, r4, #15
1a001e2c:	2301      	movs	r3, #1
1a001e2e:	408b      	lsls	r3, r1
1a001e30:	421a      	tst	r2, r3
1a001e32:	d0f2      	beq.n	1a001e1a <TIMER0_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER0].timerCompareMatchFunctionPointer[compareMatchNumber])();
1a001e34:	4b06      	ldr	r3, [pc, #24]	; (1a001e50 <TIMER0_IRQHandler+0x3c>)
1a001e36:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
1a001e3a:	4798      	blx	r3
 * @return Nothing
 * @note   Clears a pending timer match interrupt.
 */
STATIC INLINE void Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)
{
   pTMR->IR = TIMER_IR_CLR(matchnum);
1a001e3c:	2301      	movs	r3, #1
1a001e3e:	fa03 f505 	lsl.w	r5, r3, r5
1a001e42:	4b02      	ldr	r3, [pc, #8]	; (1a001e4c <TIMER0_IRQHandler+0x38>)
1a001e44:	601d      	str	r5, [r3, #0]
1a001e46:	e7e8      	b.n	1a001e1a <TIMER0_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER0, compareMatchNumber);
      }
   }
}
1a001e48:	bd38      	pop	{r3, r4, r5, pc}
1a001e4a:	bf00      	nop
1a001e4c:	40084000 	.word	0x40084000
1a001e50:	10000028 	.word	0x10000028

1a001e54 <TIMER1_IRQHandler>:

void TIMER1_IRQHandler( void ){
1a001e54:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a001e56:	2400      	movs	r4, #0
1a001e58:	e001      	b.n	1a001e5e <TIMER1_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ){
1a001e5a:	3401      	adds	r4, #1
1a001e5c:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a001e5e:	2c03      	cmp	r4, #3
1a001e60:	d813      	bhi.n	1a001e8a <TIMER1_IRQHandler+0x36>
      if( Chip_TIMER_MatchPending(LPC_TIMER1, compareMatchNumber) ){
1a001e62:	b265      	sxtb	r5, r4
   return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a001e64:	4b09      	ldr	r3, [pc, #36]	; (1a001e8c <TIMER1_IRQHandler+0x38>)
1a001e66:	681a      	ldr	r2, [r3, #0]
1a001e68:	f004 010f 	and.w	r1, r4, #15
1a001e6c:	2301      	movs	r3, #1
1a001e6e:	408b      	lsls	r3, r1
1a001e70:	421a      	tst	r2, r3
1a001e72:	d0f2      	beq.n	1a001e5a <TIMER1_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER1].timerCompareMatchFunctionPointer[compareMatchNumber])();
1a001e74:	1d23      	adds	r3, r4, #4
1a001e76:	4a06      	ldr	r2, [pc, #24]	; (1a001e90 <TIMER1_IRQHandler+0x3c>)
1a001e78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a001e7c:	4798      	blx	r3
   pTMR->IR = TIMER_IR_CLR(matchnum);
1a001e7e:	2301      	movs	r3, #1
1a001e80:	fa03 f505 	lsl.w	r5, r3, r5
1a001e84:	4b01      	ldr	r3, [pc, #4]	; (1a001e8c <TIMER1_IRQHandler+0x38>)
1a001e86:	601d      	str	r5, [r3, #0]
1a001e88:	e7e7      	b.n	1a001e5a <TIMER1_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER1, compareMatchNumber);
      }
   }
}
1a001e8a:	bd38      	pop	{r3, r4, r5, pc}
1a001e8c:	40085000 	.word	0x40085000
1a001e90:	10000028 	.word	0x10000028

1a001e94 <TIMER2_IRQHandler>:

void TIMER2_IRQHandler( void ){
1a001e94:	b538      	push	{r3, r4, r5, lr}
   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a001e96:	2400      	movs	r4, #0
1a001e98:	e001      	b.n	1a001e9e <TIMER2_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ){
1a001e9a:	3401      	adds	r4, #1
1a001e9c:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a001e9e:	2c03      	cmp	r4, #3
1a001ea0:	d814      	bhi.n	1a001ecc <TIMER2_IRQHandler+0x38>
      if( Chip_TIMER_MatchPending(LPC_TIMER2, compareMatchNumber) ){
1a001ea2:	b265      	sxtb	r5, r4
   return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a001ea4:	4b0a      	ldr	r3, [pc, #40]	; (1a001ed0 <TIMER2_IRQHandler+0x3c>)
1a001ea6:	681a      	ldr	r2, [r3, #0]
1a001ea8:	f004 010f 	and.w	r1, r4, #15
1a001eac:	2301      	movs	r3, #1
1a001eae:	408b      	lsls	r3, r1
1a001eb0:	421a      	tst	r2, r3
1a001eb2:	d0f2      	beq.n	1a001e9a <TIMER2_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER2].timerCompareMatchFunctionPointer[compareMatchNumber])();
1a001eb4:	f104 0308 	add.w	r3, r4, #8
1a001eb8:	4a06      	ldr	r2, [pc, #24]	; (1a001ed4 <TIMER2_IRQHandler+0x40>)
1a001eba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a001ebe:	4798      	blx	r3
   pTMR->IR = TIMER_IR_CLR(matchnum);
1a001ec0:	2301      	movs	r3, #1
1a001ec2:	fa03 f505 	lsl.w	r5, r3, r5
1a001ec6:	4b02      	ldr	r3, [pc, #8]	; (1a001ed0 <TIMER2_IRQHandler+0x3c>)
1a001ec8:	601d      	str	r5, [r3, #0]
1a001eca:	e7e6      	b.n	1a001e9a <TIMER2_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER2, compareMatchNumber);
      }
   }
}
1a001ecc:	bd38      	pop	{r3, r4, r5, pc}
1a001ece:	bf00      	nop
1a001ed0:	400c3000 	.word	0x400c3000
1a001ed4:	10000028 	.word	0x10000028

1a001ed8 <TIMER3_IRQHandler>:

/*fixme __attribute__ ((section(".after_vectors")))*/
void TIMER3_IRQHandler( void ){
1a001ed8:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a001eda:	2400      	movs	r4, #0
1a001edc:	e001      	b.n	1a001ee2 <TIMER3_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ){
1a001ede:	3401      	adds	r4, #1
1a001ee0:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a001ee2:	2c03      	cmp	r4, #3
1a001ee4:	d814      	bhi.n	1a001f10 <TIMER3_IRQHandler+0x38>
      if (Chip_TIMER_MatchPending(LPC_TIMER3, compareMatchNumber)){
1a001ee6:	b265      	sxtb	r5, r4
   return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a001ee8:	4b0a      	ldr	r3, [pc, #40]	; (1a001f14 <TIMER3_IRQHandler+0x3c>)
1a001eea:	681a      	ldr	r2, [r3, #0]
1a001eec:	f004 010f 	and.w	r1, r4, #15
1a001ef0:	2301      	movs	r3, #1
1a001ef2:	408b      	lsls	r3, r1
1a001ef4:	421a      	tst	r2, r3
1a001ef6:	d0f2      	beq.n	1a001ede <TIMER3_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER3].timerCompareMatchFunctionPointer[compareMatchNumber])();
1a001ef8:	f104 030c 	add.w	r3, r4, #12
1a001efc:	4a06      	ldr	r2, [pc, #24]	; (1a001f18 <TIMER3_IRQHandler+0x40>)
1a001efe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a001f02:	4798      	blx	r3
   pTMR->IR = TIMER_IR_CLR(matchnum);
1a001f04:	2301      	movs	r3, #1
1a001f06:	fa03 f505 	lsl.w	r5, r3, r5
1a001f0a:	4b02      	ldr	r3, [pc, #8]	; (1a001f14 <TIMER3_IRQHandler+0x3c>)
1a001f0c:	601d      	str	r5, [r3, #0]
1a001f0e:	e7e6      	b.n	1a001ede <TIMER3_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER3, compareMatchNumber);
      }
   }
}
1a001f10:	bd38      	pop	{r3, r4, r5, pc}
1a001f12:	bf00      	nop
1a001f14:	400c4000 	.word	0x400c4000
1a001f18:	10000028 	.word	0x10000028

1a001f1c <uartConfig>:
void uartConfig( uartMap_t uart, uint32_t baudRate ){
1a001f1c:	b538      	push	{r3, r4, r5, lr}
1a001f1e:	460c      	mov	r4, r1
   switch(uart){
1a001f20:	b110      	cbz	r0, 1a001f28 <uartConfig+0xc>
1a001f22:	2801      	cmp	r0, #1
1a001f24:	d013      	beq.n	1a001f4e <uartConfig+0x32>
1a001f26:	bd38      	pop	{r3, r4, r5, pc}
      Chip_UART_Init(UART_USB_LPC);
1a001f28:	4d12      	ldr	r5, [pc, #72]	; (1a001f74 <uartConfig+0x58>)
1a001f2a:	4628      	mov	r0, r5
1a001f2c:	f7ff fb74 	bl	1a001618 <Chip_UART_Init>
      Chip_UART_SetBaud(UART_USB_LPC, baudRate);  /* Set Baud rate */
1a001f30:	4621      	mov	r1, r4
1a001f32:	4628      	mov	r0, r5
1a001f34:	f7ff fb9a 	bl	1a00166c <Chip_UART_SetBaud>
   pUART->FCR = fcr;
1a001f38:	2301      	movs	r3, #1
1a001f3a:	60ab      	str	r3, [r5, #8]
    pUART->TER2 = UART_TER2_TXEN;
1a001f3c:	65eb      	str	r3, [r5, #92]	; 0x5c
1a001f3e:	4b0e      	ldr	r3, [pc, #56]	; (1a001f78 <uartConfig+0x5c>)
1a001f40:	221e      	movs	r2, #30
1a001f42:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
1a001f46:	22d6      	movs	r2, #214	; 0xd6
1a001f48:	f8c3 2388 	str.w	r2, [r3, #904]	; 0x388
1a001f4c:	bd38      	pop	{r3, r4, r5, pc}
      Chip_UART_Init(UART_232_LPC);
1a001f4e:	4d0b      	ldr	r5, [pc, #44]	; (1a001f7c <uartConfig+0x60>)
1a001f50:	4628      	mov	r0, r5
1a001f52:	f7ff fb61 	bl	1a001618 <Chip_UART_Init>
      Chip_UART_SetBaud(UART_232_LPC, baudRate);  /* Set Baud rate */
1a001f56:	4621      	mov	r1, r4
1a001f58:	4628      	mov	r0, r5
1a001f5a:	f7ff fb87 	bl	1a00166c <Chip_UART_SetBaud>
   pUART->FCR = fcr;
1a001f5e:	2301      	movs	r3, #1
1a001f60:	60ab      	str	r3, [r5, #8]
    pUART->TER2 = UART_TER2_TXEN;
1a001f62:	65eb      	str	r3, [r5, #92]	; 0x5c
1a001f64:	4b04      	ldr	r3, [pc, #16]	; (1a001f78 <uartConfig+0x5c>)
1a001f66:	221a      	movs	r2, #26
1a001f68:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
1a001f6c:	22d2      	movs	r2, #210	; 0xd2
1a001f6e:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
1a001f72:	bd38      	pop	{r3, r4, r5, pc}
1a001f74:	400c1000 	.word	0x400c1000
1a001f78:	40086000 	.word	0x40086000
1a001f7c:	400c2000 	.word	0x400c2000

1a001f80 <uartWriteByte>:
   switch(uart){
1a001f80:	b110      	cbz	r0, 1a001f88 <uartWriteByte+0x8>
1a001f82:	2801      	cmp	r0, #1
1a001f84:	d008      	beq.n	1a001f98 <uartWriteByte+0x18>
1a001f86:	4770      	bx	lr
 * @note   Mask bits of the returned status value with UART_LSR_*
 *         definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
   return pUART->LSR;
1a001f88:	4b07      	ldr	r3, [pc, #28]	; (1a001fa8 <uartWriteByte+0x28>)
1a001f8a:	695b      	ldr	r3, [r3, #20]
      while ((Chip_UART_ReadLineStatus(UART_USB_LPC) & UART_LSR_THRE) == 0) {}   // Wait for space in FIFO
1a001f8c:	f013 0f20 	tst.w	r3, #32
1a001f90:	d0fa      	beq.n	1a001f88 <uartWriteByte+0x8>
   pUART->THR = (uint32_t) data;
1a001f92:	4b05      	ldr	r3, [pc, #20]	; (1a001fa8 <uartWriteByte+0x28>)
1a001f94:	6019      	str	r1, [r3, #0]
1a001f96:	4770      	bx	lr
   return pUART->LSR;
1a001f98:	4b04      	ldr	r3, [pc, #16]	; (1a001fac <uartWriteByte+0x2c>)
1a001f9a:	695b      	ldr	r3, [r3, #20]
      while ((Chip_UART_ReadLineStatus(UART_232_LPC) & UART_LSR_THRE) == 0) {}   // Wait for space in FIFO
1a001f9c:	f013 0f20 	tst.w	r3, #32
1a001fa0:	d0fa      	beq.n	1a001f98 <uartWriteByte+0x18>
   pUART->THR = (uint32_t) data;
1a001fa2:	4b02      	ldr	r3, [pc, #8]	; (1a001fac <uartWriteByte+0x2c>)
1a001fa4:	6019      	str	r1, [r3, #0]
1a001fa6:	4770      	bx	lr
1a001fa8:	400c1000 	.word	0x400c1000
1a001fac:	400c2000 	.word	0x400c2000

1a001fb0 <uartWriteString>:
void uartWriteString( uartMap_t uart, char* str ){
1a001fb0:	b538      	push	{r3, r4, r5, lr}
1a001fb2:	4605      	mov	r5, r0
1a001fb4:	460c      	mov	r4, r1
   while(*str != 0){
1a001fb6:	e003      	b.n	1a001fc0 <uartWriteString+0x10>
	  uartWriteByte( uart, (uint8_t)*str );
1a001fb8:	4628      	mov	r0, r5
1a001fba:	f7ff ffe1 	bl	1a001f80 <uartWriteByte>
	  str++;
1a001fbe:	3401      	adds	r4, #1
   while(*str != 0){
1a001fc0:	7821      	ldrb	r1, [r4, #0]
1a001fc2:	2900      	cmp	r1, #0
1a001fc4:	d1f8      	bne.n	1a001fb8 <uartWriteString+0x8>
}
1a001fc6:	bd38      	pop	{r3, r4, r5, pc}

1a001fc8 <UART2_IRQHandler>:
}

/* 0x2a 0x000000A8 - Handler for ISR UART2 (IRQ 26) */
void UART2_IRQHandler(void){
1a001fc8:	4770      	bx	lr

1a001fca <UART3_IRQHandler>:
}

/* 0x2b 0x000000AC - Handler for ISR UART3 (IRQ 27) */
void UART3_IRQHandler(void){
1a001fca:	4770      	bx	lr

1a001fcc <__aeabi_uldivmod>:
1a001fcc:	b953      	cbnz	r3, 1a001fe4 <__aeabi_uldivmod+0x18>
1a001fce:	b94a      	cbnz	r2, 1a001fe4 <__aeabi_uldivmod+0x18>
1a001fd0:	2900      	cmp	r1, #0
1a001fd2:	bf08      	it	eq
1a001fd4:	2800      	cmpeq	r0, #0
1a001fd6:	bf1c      	itt	ne
1a001fd8:	f04f 31ff 	movne.w	r1, #4294967295
1a001fdc:	f04f 30ff 	movne.w	r0, #4294967295
1a001fe0:	f000 b97a 	b.w	1a0022d8 <__aeabi_idiv0>
1a001fe4:	f1ad 0c08 	sub.w	ip, sp, #8
1a001fe8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a001fec:	f000 f806 	bl	1a001ffc <__udivmoddi4>
1a001ff0:	f8dd e004 	ldr.w	lr, [sp, #4]
1a001ff4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a001ff8:	b004      	add	sp, #16
1a001ffa:	4770      	bx	lr

1a001ffc <__udivmoddi4>:
1a001ffc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a002000:	468c      	mov	ip, r1
1a002002:	460d      	mov	r5, r1
1a002004:	4604      	mov	r4, r0
1a002006:	9e08      	ldr	r6, [sp, #32]
1a002008:	2b00      	cmp	r3, #0
1a00200a:	d151      	bne.n	1a0020b0 <__udivmoddi4+0xb4>
1a00200c:	428a      	cmp	r2, r1
1a00200e:	4617      	mov	r7, r2
1a002010:	d96d      	bls.n	1a0020ee <__udivmoddi4+0xf2>
1a002012:	fab2 fe82 	clz	lr, r2
1a002016:	f1be 0f00 	cmp.w	lr, #0
1a00201a:	d00b      	beq.n	1a002034 <__udivmoddi4+0x38>
1a00201c:	f1ce 0c20 	rsb	ip, lr, #32
1a002020:	fa01 f50e 	lsl.w	r5, r1, lr
1a002024:	fa20 fc0c 	lsr.w	ip, r0, ip
1a002028:	fa02 f70e 	lsl.w	r7, r2, lr
1a00202c:	ea4c 0c05 	orr.w	ip, ip, r5
1a002030:	fa00 f40e 	lsl.w	r4, r0, lr
1a002034:	ea4f 4a17 	mov.w	sl, r7, lsr #16
1a002038:	0c25      	lsrs	r5, r4, #16
1a00203a:	fbbc f8fa 	udiv	r8, ip, sl
1a00203e:	fa1f f987 	uxth.w	r9, r7
1a002042:	fb0a cc18 	mls	ip, sl, r8, ip
1a002046:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
1a00204a:	fb08 f309 	mul.w	r3, r8, r9
1a00204e:	42ab      	cmp	r3, r5
1a002050:	d90a      	bls.n	1a002068 <__udivmoddi4+0x6c>
1a002052:	19ed      	adds	r5, r5, r7
1a002054:	f108 32ff 	add.w	r2, r8, #4294967295
1a002058:	f080 8123 	bcs.w	1a0022a2 <__udivmoddi4+0x2a6>
1a00205c:	42ab      	cmp	r3, r5
1a00205e:	f240 8120 	bls.w	1a0022a2 <__udivmoddi4+0x2a6>
1a002062:	f1a8 0802 	sub.w	r8, r8, #2
1a002066:	443d      	add	r5, r7
1a002068:	1aed      	subs	r5, r5, r3
1a00206a:	b2a4      	uxth	r4, r4
1a00206c:	fbb5 f0fa 	udiv	r0, r5, sl
1a002070:	fb0a 5510 	mls	r5, sl, r0, r5
1a002074:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
1a002078:	fb00 f909 	mul.w	r9, r0, r9
1a00207c:	45a1      	cmp	r9, r4
1a00207e:	d909      	bls.n	1a002094 <__udivmoddi4+0x98>
1a002080:	19e4      	adds	r4, r4, r7
1a002082:	f100 33ff 	add.w	r3, r0, #4294967295
1a002086:	f080 810a 	bcs.w	1a00229e <__udivmoddi4+0x2a2>
1a00208a:	45a1      	cmp	r9, r4
1a00208c:	f240 8107 	bls.w	1a00229e <__udivmoddi4+0x2a2>
1a002090:	3802      	subs	r0, #2
1a002092:	443c      	add	r4, r7
1a002094:	eba4 0409 	sub.w	r4, r4, r9
1a002098:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
1a00209c:	2100      	movs	r1, #0
1a00209e:	2e00      	cmp	r6, #0
1a0020a0:	d061      	beq.n	1a002166 <__udivmoddi4+0x16a>
1a0020a2:	fa24 f40e 	lsr.w	r4, r4, lr
1a0020a6:	2300      	movs	r3, #0
1a0020a8:	6034      	str	r4, [r6, #0]
1a0020aa:	6073      	str	r3, [r6, #4]
1a0020ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0020b0:	428b      	cmp	r3, r1
1a0020b2:	d907      	bls.n	1a0020c4 <__udivmoddi4+0xc8>
1a0020b4:	2e00      	cmp	r6, #0
1a0020b6:	d054      	beq.n	1a002162 <__udivmoddi4+0x166>
1a0020b8:	2100      	movs	r1, #0
1a0020ba:	e886 0021 	stmia.w	r6, {r0, r5}
1a0020be:	4608      	mov	r0, r1
1a0020c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0020c4:	fab3 f183 	clz	r1, r3
1a0020c8:	2900      	cmp	r1, #0
1a0020ca:	f040 808e 	bne.w	1a0021ea <__udivmoddi4+0x1ee>
1a0020ce:	42ab      	cmp	r3, r5
1a0020d0:	d302      	bcc.n	1a0020d8 <__udivmoddi4+0xdc>
1a0020d2:	4282      	cmp	r2, r0
1a0020d4:	f200 80fa 	bhi.w	1a0022cc <__udivmoddi4+0x2d0>
1a0020d8:	1a84      	subs	r4, r0, r2
1a0020da:	eb65 0503 	sbc.w	r5, r5, r3
1a0020de:	2001      	movs	r0, #1
1a0020e0:	46ac      	mov	ip, r5
1a0020e2:	2e00      	cmp	r6, #0
1a0020e4:	d03f      	beq.n	1a002166 <__udivmoddi4+0x16a>
1a0020e6:	e886 1010 	stmia.w	r6, {r4, ip}
1a0020ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0020ee:	b912      	cbnz	r2, 1a0020f6 <__udivmoddi4+0xfa>
1a0020f0:	2701      	movs	r7, #1
1a0020f2:	fbb7 f7f2 	udiv	r7, r7, r2
1a0020f6:	fab7 fe87 	clz	lr, r7
1a0020fa:	f1be 0f00 	cmp.w	lr, #0
1a0020fe:	d134      	bne.n	1a00216a <__udivmoddi4+0x16e>
1a002100:	1beb      	subs	r3, r5, r7
1a002102:	0c3a      	lsrs	r2, r7, #16
1a002104:	fa1f fc87 	uxth.w	ip, r7
1a002108:	2101      	movs	r1, #1
1a00210a:	fbb3 f8f2 	udiv	r8, r3, r2
1a00210e:	0c25      	lsrs	r5, r4, #16
1a002110:	fb02 3318 	mls	r3, r2, r8, r3
1a002114:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
1a002118:	fb0c f308 	mul.w	r3, ip, r8
1a00211c:	42ab      	cmp	r3, r5
1a00211e:	d907      	bls.n	1a002130 <__udivmoddi4+0x134>
1a002120:	19ed      	adds	r5, r5, r7
1a002122:	f108 30ff 	add.w	r0, r8, #4294967295
1a002126:	d202      	bcs.n	1a00212e <__udivmoddi4+0x132>
1a002128:	42ab      	cmp	r3, r5
1a00212a:	f200 80d1 	bhi.w	1a0022d0 <__udivmoddi4+0x2d4>
1a00212e:	4680      	mov	r8, r0
1a002130:	1aed      	subs	r5, r5, r3
1a002132:	b2a3      	uxth	r3, r4
1a002134:	fbb5 f0f2 	udiv	r0, r5, r2
1a002138:	fb02 5510 	mls	r5, r2, r0, r5
1a00213c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
1a002140:	fb0c fc00 	mul.w	ip, ip, r0
1a002144:	45a4      	cmp	ip, r4
1a002146:	d907      	bls.n	1a002158 <__udivmoddi4+0x15c>
1a002148:	19e4      	adds	r4, r4, r7
1a00214a:	f100 33ff 	add.w	r3, r0, #4294967295
1a00214e:	d202      	bcs.n	1a002156 <__udivmoddi4+0x15a>
1a002150:	45a4      	cmp	ip, r4
1a002152:	f200 80b8 	bhi.w	1a0022c6 <__udivmoddi4+0x2ca>
1a002156:	4618      	mov	r0, r3
1a002158:	eba4 040c 	sub.w	r4, r4, ip
1a00215c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
1a002160:	e79d      	b.n	1a00209e <__udivmoddi4+0xa2>
1a002162:	4631      	mov	r1, r6
1a002164:	4630      	mov	r0, r6
1a002166:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00216a:	f1ce 0420 	rsb	r4, lr, #32
1a00216e:	fa05 f30e 	lsl.w	r3, r5, lr
1a002172:	fa07 f70e 	lsl.w	r7, r7, lr
1a002176:	fa20 f804 	lsr.w	r8, r0, r4
1a00217a:	0c3a      	lsrs	r2, r7, #16
1a00217c:	fa25 f404 	lsr.w	r4, r5, r4
1a002180:	ea48 0803 	orr.w	r8, r8, r3
1a002184:	fbb4 f1f2 	udiv	r1, r4, r2
1a002188:	ea4f 4518 	mov.w	r5, r8, lsr #16
1a00218c:	fb02 4411 	mls	r4, r2, r1, r4
1a002190:	fa1f fc87 	uxth.w	ip, r7
1a002194:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
1a002198:	fb01 f30c 	mul.w	r3, r1, ip
1a00219c:	42ab      	cmp	r3, r5
1a00219e:	fa00 f40e 	lsl.w	r4, r0, lr
1a0021a2:	d909      	bls.n	1a0021b8 <__udivmoddi4+0x1bc>
1a0021a4:	19ed      	adds	r5, r5, r7
1a0021a6:	f101 30ff 	add.w	r0, r1, #4294967295
1a0021aa:	f080 808a 	bcs.w	1a0022c2 <__udivmoddi4+0x2c6>
1a0021ae:	42ab      	cmp	r3, r5
1a0021b0:	f240 8087 	bls.w	1a0022c2 <__udivmoddi4+0x2c6>
1a0021b4:	3902      	subs	r1, #2
1a0021b6:	443d      	add	r5, r7
1a0021b8:	1aeb      	subs	r3, r5, r3
1a0021ba:	fa1f f588 	uxth.w	r5, r8
1a0021be:	fbb3 f0f2 	udiv	r0, r3, r2
1a0021c2:	fb02 3310 	mls	r3, r2, r0, r3
1a0021c6:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
1a0021ca:	fb00 f30c 	mul.w	r3, r0, ip
1a0021ce:	42ab      	cmp	r3, r5
1a0021d0:	d907      	bls.n	1a0021e2 <__udivmoddi4+0x1e6>
1a0021d2:	19ed      	adds	r5, r5, r7
1a0021d4:	f100 38ff 	add.w	r8, r0, #4294967295
1a0021d8:	d26f      	bcs.n	1a0022ba <__udivmoddi4+0x2be>
1a0021da:	42ab      	cmp	r3, r5
1a0021dc:	d96d      	bls.n	1a0022ba <__udivmoddi4+0x2be>
1a0021de:	3802      	subs	r0, #2
1a0021e0:	443d      	add	r5, r7
1a0021e2:	1aeb      	subs	r3, r5, r3
1a0021e4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
1a0021e8:	e78f      	b.n	1a00210a <__udivmoddi4+0x10e>
1a0021ea:	f1c1 0720 	rsb	r7, r1, #32
1a0021ee:	fa22 f807 	lsr.w	r8, r2, r7
1a0021f2:	408b      	lsls	r3, r1
1a0021f4:	fa05 f401 	lsl.w	r4, r5, r1
1a0021f8:	ea48 0303 	orr.w	r3, r8, r3
1a0021fc:	fa20 fe07 	lsr.w	lr, r0, r7
1a002200:	ea4f 4c13 	mov.w	ip, r3, lsr #16
1a002204:	40fd      	lsrs	r5, r7
1a002206:	ea4e 0e04 	orr.w	lr, lr, r4
1a00220a:	fbb5 f9fc 	udiv	r9, r5, ip
1a00220e:	ea4f 441e 	mov.w	r4, lr, lsr #16
1a002212:	fb0c 5519 	mls	r5, ip, r9, r5
1a002216:	fa1f f883 	uxth.w	r8, r3
1a00221a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
1a00221e:	fb09 f408 	mul.w	r4, r9, r8
1a002222:	42ac      	cmp	r4, r5
1a002224:	fa02 f201 	lsl.w	r2, r2, r1
1a002228:	fa00 fa01 	lsl.w	sl, r0, r1
1a00222c:	d908      	bls.n	1a002240 <__udivmoddi4+0x244>
1a00222e:	18ed      	adds	r5, r5, r3
1a002230:	f109 30ff 	add.w	r0, r9, #4294967295
1a002234:	d243      	bcs.n	1a0022be <__udivmoddi4+0x2c2>
1a002236:	42ac      	cmp	r4, r5
1a002238:	d941      	bls.n	1a0022be <__udivmoddi4+0x2c2>
1a00223a:	f1a9 0902 	sub.w	r9, r9, #2
1a00223e:	441d      	add	r5, r3
1a002240:	1b2d      	subs	r5, r5, r4
1a002242:	fa1f fe8e 	uxth.w	lr, lr
1a002246:	fbb5 f0fc 	udiv	r0, r5, ip
1a00224a:	fb0c 5510 	mls	r5, ip, r0, r5
1a00224e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
1a002252:	fb00 f808 	mul.w	r8, r0, r8
1a002256:	45a0      	cmp	r8, r4
1a002258:	d907      	bls.n	1a00226a <__udivmoddi4+0x26e>
1a00225a:	18e4      	adds	r4, r4, r3
1a00225c:	f100 35ff 	add.w	r5, r0, #4294967295
1a002260:	d229      	bcs.n	1a0022b6 <__udivmoddi4+0x2ba>
1a002262:	45a0      	cmp	r8, r4
1a002264:	d927      	bls.n	1a0022b6 <__udivmoddi4+0x2ba>
1a002266:	3802      	subs	r0, #2
1a002268:	441c      	add	r4, r3
1a00226a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a00226e:	eba4 0408 	sub.w	r4, r4, r8
1a002272:	fba0 8902 	umull	r8, r9, r0, r2
1a002276:	454c      	cmp	r4, r9
1a002278:	46c6      	mov	lr, r8
1a00227a:	464d      	mov	r5, r9
1a00227c:	d315      	bcc.n	1a0022aa <__udivmoddi4+0x2ae>
1a00227e:	d012      	beq.n	1a0022a6 <__udivmoddi4+0x2aa>
1a002280:	b156      	cbz	r6, 1a002298 <__udivmoddi4+0x29c>
1a002282:	ebba 030e 	subs.w	r3, sl, lr
1a002286:	eb64 0405 	sbc.w	r4, r4, r5
1a00228a:	fa04 f707 	lsl.w	r7, r4, r7
1a00228e:	40cb      	lsrs	r3, r1
1a002290:	431f      	orrs	r7, r3
1a002292:	40cc      	lsrs	r4, r1
1a002294:	6037      	str	r7, [r6, #0]
1a002296:	6074      	str	r4, [r6, #4]
1a002298:	2100      	movs	r1, #0
1a00229a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00229e:	4618      	mov	r0, r3
1a0022a0:	e6f8      	b.n	1a002094 <__udivmoddi4+0x98>
1a0022a2:	4690      	mov	r8, r2
1a0022a4:	e6e0      	b.n	1a002068 <__udivmoddi4+0x6c>
1a0022a6:	45c2      	cmp	sl, r8
1a0022a8:	d2ea      	bcs.n	1a002280 <__udivmoddi4+0x284>
1a0022aa:	ebb8 0e02 	subs.w	lr, r8, r2
1a0022ae:	eb69 0503 	sbc.w	r5, r9, r3
1a0022b2:	3801      	subs	r0, #1
1a0022b4:	e7e4      	b.n	1a002280 <__udivmoddi4+0x284>
1a0022b6:	4628      	mov	r0, r5
1a0022b8:	e7d7      	b.n	1a00226a <__udivmoddi4+0x26e>
1a0022ba:	4640      	mov	r0, r8
1a0022bc:	e791      	b.n	1a0021e2 <__udivmoddi4+0x1e6>
1a0022be:	4681      	mov	r9, r0
1a0022c0:	e7be      	b.n	1a002240 <__udivmoddi4+0x244>
1a0022c2:	4601      	mov	r1, r0
1a0022c4:	e778      	b.n	1a0021b8 <__udivmoddi4+0x1bc>
1a0022c6:	3802      	subs	r0, #2
1a0022c8:	443c      	add	r4, r7
1a0022ca:	e745      	b.n	1a002158 <__udivmoddi4+0x15c>
1a0022cc:	4608      	mov	r0, r1
1a0022ce:	e708      	b.n	1a0020e2 <__udivmoddi4+0xe6>
1a0022d0:	f1a8 0802 	sub.w	r8, r8, #2
1a0022d4:	443d      	add	r5, r7
1a0022d6:	e72b      	b.n	1a002130 <__udivmoddi4+0x134>

1a0022d8 <__aeabi_idiv0>:
1a0022d8:	4770      	bx	lr
1a0022da:	bf00      	nop

1a0022dc <memset>:
1a0022dc:	4402      	add	r2, r0
1a0022de:	4603      	mov	r3, r0
1a0022e0:	4293      	cmp	r3, r2
1a0022e2:	d100      	bne.n	1a0022e6 <memset+0xa>
1a0022e4:	4770      	bx	lr
1a0022e6:	f803 1b01 	strb.w	r1, [r3], #1
1a0022ea:	e7f9      	b.n	1a0022e0 <memset+0x4>

1a0022ec <pinesTeclado>:
1a0022ec:	0001 0002 0003 0041 0004 0005 0006 0042     ......A.......B.
1a0022fc:	0007 0008 0009 0043 002a 0000 0023 0044     ......C.*...#.D.
1a00230c:	6c61 616d 6563 616e 5072 7369 736f 305b     almacenarPisos[0
1a00231c:	205d 203d 0000 0000 6c61 616d 6563 616e     ] = ....almacena
1a00232c:	5072 7369 736f 315b 205d 203d 0000 0000     rPisos[1] = ....
1a00233c:	6c61 616d 6563 616e 5072 7369 736f 325b     almacenarPisos[2
1a00234c:	205d 203d 0000 0000 6c61 616d 6563 616e     ] = ....almacena
1a00235c:	5072 7369 736f 335b 205d 203d 0000 0000     rPisos[3] = ....
1a00236c:	6c61 616d 6563 616e 5072 7369 736f 345b     almacenarPisos[4
1a00237c:	205d 203d 0000 0000 6c61 616d 6563 616e     ] = ....almacena
1a00238c:	5072 7369 736f 355b 205d 203d 0000 0000     rPisos[5] = ....
1a00239c:	6c61 616d 6563 616e 5072 7369 736f 365b     almacenarPisos[6
1a0023ac:	205d 203d 0000 0000 6c61 616d 6563 616e     ] = ....almacena
1a0023bc:	5072 7369 736f 375b 205d 203d 0000 0000     rPisos[7] = ....
1a0023cc:	6c61 616d 6563 616e 5072 7369 736f 385b     almacenarPisos[8
1a0023dc:	205d 203d 0000 0000 6c61 616d 6563 616e     ] = ....almacena
1a0023ec:	5072 7369 736f 395b 205d 203d 0000 0000     rPisos[9] = ....
1a0023fc:	6142 646e 7265 2061 6150 6f73 2073 203d     Bandera Pasos = 
1a00240c:	0000 0000 6e49 6964 6563 6554 6c63 5061     ....IndiceTeclaP
1a00241c:	6572 6973 6e6f 6461 2061 203d 0000 0000     resionada = ....
1a00242c:	7250 6d69 7265 6944 6967 6f74 3d20 0020     PrimerDigito = .
1a00243c:	6553 7567 646e 446f 6769 7469 206f 203d     SegundoDigito = 
1a00244c:	0000 0000 6e49 6964 6563 3d20 0020 0000     ....Indice = ...
1a00245c:	6950 6f73 4420 7365 6974 6f6e 3d20 0020     Piso Destino = .
1a00246c:	6950 6f73 4120 7463 6175 206c 203d 0000     Piso Actual = ..
1a00247c:	7365 6174 6f64 6341 7574 6c61 7341 2063     estadoActualAsc 
1a00248c:	203d 0000 6e45 5020 616c 746e 2061 6142     = ..En Planta Ba
1a00249c:	616a 0a0d 0000 0000 7553 6962 6e65 6f64     ja......Subiendo
1a0024ac:	0a0d 0000 6142 616a 646e 0d6f 000a 0000     ....Bajando.....
1a0024bc:	6150 6172 6f64 0a0d 0000 0000 6559 646e     Parado......Yend
1a0024cc:	206f 2061 6c50 6e61 6174 4220 6a61 0d61     o a Planta Baja.
1a0024dc:	000a 0000 6f4d 6f64 4320 6e6f 6966 7567     ....Modo Configu
1a0024ec:	6172 6963 6e6f 0a0d 0000 0000 7365 6174     racion......esta
1a0024fc:	6f64 6341 7574 6c61 7550 7265 6174 3d20     doActualPuerta =
1a00250c:	0020 0000 7550 7265 6174 2073 6543 7272      ...Puertas Cerr
1a00251c:	6461 7361 0a0d 0000 6241 6972 6e65 6f64     adas....Abriendo
1a00252c:	5020 6575 7472 7361 0a0d 0000 7550 7265      Puertas....Puer
1a00253c:	6174 2073 6241 6569 7472 7361 0a0d 0000     tas Abiertas....
1a00254c:	6e49 6574 746e 6461 206f 6543 7272 7261     Intentado Cerrar
1a00255c:	5020 6575 7472 7361 0a0d 0000 6543 7272      Puertas....Cerr
1a00256c:	6e61 6f64 5020 6575 7472 7361 0a0d 0000     ando Puertas....
1a00257c:	6c41 7261 616d 5020 6575 7472 7361 4120     Alarma Puertas A
1a00258c:	6962 7265 6174 0d73 000a ffff 797a 7778     biertas.....zyxw
1a00259c:	7576 7374 7172 6f70 6d6e 6b6c 696a 6768     vutsrqponmlkjihg
1a0025ac:	6566 6364 6162 3839 3637 3435 3233 3031     fedcba9876543210
1a0025bc:	3231 3433 3635 3837 6139 6362 6564 6766     123456789abcdefg
1a0025cc:	6968 6b6a 6d6c 6f6e 7170 7372 7574 7776     hijklmnopqrstuvw
1a0025dc:	7978 007a 0201 0804 0f03 0f0f 00ff 0000     xyz.............

1a0025ec <periph_to_base>:
1a0025ec:	0000 0005 000a 0020 0024 0009 0040 0040     ...... .$...@.@.
1a0025fc:	0005 0060 00a6 0004 00c0 00c3 0002 00e0     ..`.............
1a00260c:	00e0 0001 0100 0100 0003 0120 0120 0006     .......... . ...
1a00261c:	0140 0140 000c 0142 0142 0019 0162 0162     @.@...B.B...b.b.
1a00262c:	0013 0182 0182 0012 01a2 01a2 0011 01c2     ................
1a00263c:	01c2 0010 01e2 01e2 000f 0202 0202 000e     ................
1a00264c:	0222 0222 000d 0223 0223 001c               "."...#.#...

1a002658 <InitClkStates>:
1a002658:	0100 0001 0909 0001 090a 0001 0701 0101     ................
1a002668:	0902 0001 0906 0001 090c 0101 090d 0001     ................
1a002678:	090e 0001 090f 0001 0910 0001 0911 0001     ................
1a002688:	0912 0001 0913 0001 1114 0001 1119 0001     ................
1a002698:	111a 0001 111b 0001                         ........

1a0026a0 <UART_BClock>:
1a0026a0:	01c2 01a2 0182 0162                         ......b.

1a0026a8 <UART_PClock>:
1a0026a8:	0081 0082 00a1 00a2                         ........

1a0026b0 <ExtRateIn>:
1a0026b0:	0000 0000                                   ....

1a0026b4 <OscRateIn>:
1a0026b4:	1b00 00b7                                   ....

1a0026b8 <gpioLEDBits>:
1a0026b8:	0e00 0b01 0c01 0005 0105 0205               ............

1a0026c4 <InitClkStates>:
1a0026c4:	0308 0001 0307 0001 0f01 0101               ............

1a0026d0 <pinmuxing>:
1a0026d0:	0a02 0040 0b02 0040 0c02 0040 0002 0044     ..@...@...@...D.
1a0026e0:	0102 0044 0202 0044 0302 0052 0402 0052     ..D...D...R...R.
1a0026f0:	0509 0052 0609 0057 0206 0057 0001 0050     ..R...W...W...P.
1a002700:	0101 0050 0201 0050 0601 0050 0f01 00f3     ..P...P...P.....
1a002710:	1001 00f7 1101 00f3 1201 00b3 1301 00f0     ................
1a002720:	1401 00b3 0707 00b6 0000 00f2 0100 00b6     ................

1a002730 <gpioPinsConfig>:
1a002730:	0104 0200 0701 0005 0d03 0501 0100 0408     ................
1a002740:	0002 0202 0304 0200 0403 0000 0002 0407     ................
1a002750:	0300 030c 0402 0905 0103 0504 0208 0403     ................
1a002760:	0305 0402 0504 0604 000c 0802 0b06 0300     ................
1a002770:	0607 0009 0503 0706 0504 060f 0004 0303     ................
1a002780:	0404 0200 0404 0005 0502 0604 0200 0406     ................
1a002790:	0408 0c05 0a04 0504 010e 0003 0a00 1401     ................
1a0027a0:	0000 010f 0012 0d00 1101 0000 010c 0010     ................
1a0027b0:	0300 0707 0300 000f 0001 0100 0000 0000     ................
1a0027c0:	0600 000a 0603 0806 0504 0610 0005 0403     ................
1a0027d0:	0106 0300 0400 0409 0d05 0401 0000 010b     ................
1a0027e0:	000f 0200 0001 0000 0104 0001 0800 0201     ................
1a0027f0:	0000 0109 0006 0901 0002 0504 0200 0401     ................
1a002800:	0105 0202 0504 0202 000a 0e00 0b02 0100     ................
1a002810:	020b 000c 0c01 0004 0200 0400 0001 0102     ................
1a002820:	0204 0200 0402 0003 0302 0307 0300 070b     ................
1a002830:	0004 0c03 0507 0300 070d 0006 0e03 0102     ................
1a002840:	0504 0401 0006 0602 0504 0200 0405 0004     ................
1a002850:	0402 0804 0504 040c 0409 0d05 0a04 0504     ................
1a002860:	010e 0005 0801 ffff                         ........
