{
    "CurCompileUdps": {},
    "MlibObjs": {},
    "Misc": {
        "daidir": "simv.daidir",
        "csrc_abs": "/home/warehouse/c.ricciardi/GitHub/ESE488_FinalProject/top/csrc",
        "cwd": "/home/warehouse/c.ricciardi/GitHub/ESE488_FinalProject/top",
        "csrc": "csrc",
        "archive_dir": "archive.22",
        "daidir_abs": "/home/warehouse/c.ricciardi/GitHub/ESE488_FinalProject/top/simv.daidir",
        "default_output_dir": "csrc"
    },
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 69801
    },
    "PrevCompiledModules": {
        "sram_input": {
            "wx9Rv_d": {
                "bytes": 8144,
                "archive": "archive.22/_prev_archive_1.a",
                "mod": "sram_input",
                "mode": 4,
                "out": "wx9Rv_d.o"
            }
        },
        "top_tb": {
            "W0eJz_d": {
                "bytes": 53221,
                "archive": "archive.22/_13108_archive_1.a",
                "mod": "top_tb",
                "out": "W0eJz_d.o",
                "mode": 4
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 7110,
                "archive": "archive.22/_13108_archive_1.a",
                "mod": "...MASTER...",
                "out": "amcQw_d.o",
                "mode": 4
            }
        }
    },
    "NameTable": {
        "top_tb": [
            "top_tb",
            "W0eJz",
            "module"
        ],
        "sram_input": [
            "sram_input",
            "wx9Rv",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "stat": {
        "nMops": 3154
    },
    "CompileStrategy": "fullobj",
    "CurCompileModules": [
        "...MASTER...",
        "top_tb"
    ],
    "LVLData": [
        "SIM"
    ],
    "PEModules": [],
    "CompileProcesses": [
        "cgproc.13108.json"
    ],
    "CompileStatus": "Successful"
}