// Seed: 56734999
module module_0 ();
  logic id_1;
  reg   id_2;
  ;
  parameter id_3 = 1;
  wire id_4;
  assign module_1.id_6 = 0;
  assign id_2 = -1;
  parameter id_5 = -1;
  always begin : LABEL_0
    id_2 <= id_4;
  end
endmodule
module module_1 #(
    parameter id_6 = 32'd56
) (
    input wand id_0,
    input supply0 id_1,
    input wor id_2,
    input wire id_3,
    output wire id_4
);
  wire [-1 'b0 : 1 'b0] _id_6;
  wire id_7;
  wire [id_6 : 1] id_8;
  module_0 modCall_1 ();
endmodule
