Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Jun 11 21:06:01 2022
| Host         : DESKTOP-0M9JO91 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: UACTRL/U1/clk_cnt_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: UACTRL/UFQ/clk_ctl_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: UDISP/UDisp/U0/clk_out_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/is_dead_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/is_start_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[13]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)

 There are 249 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[20]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 916 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.641        0.000                      0                  465        0.142        0.000                      0                  465        4.500        0.000                       0                   410  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.641        0.000                      0                  443        0.142        0.000                      0                  443        4.500        0.000                       0                   410  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.623        0.000                      0                   22        1.350        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.663ns  (logic 4.897ns (56.529%)  route 3.766ns (43.471%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.571     5.092    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[5]/Q
                         net (fo=9, routed)           0.991     6.540    UGAME/UPIPE/UMEMGEN/addr_v_cnt[5]
    SLICE_X52Y49         LUT3 (Prop_lut3_I2_O)        0.153     6.693 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64/O
                         net (fo=2, routed)           0.708     7.400    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64_n_0
    SLICE_X52Y49         LUT4 (Prop_lut4_I3_O)        0.331     7.731 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66/O
                         net (fo=1, routed)           0.000     7.731    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.107 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54/CO[3]
                         net (fo=1, routed)           0.001     8.108    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.225 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.225    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.342 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.342    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.665 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.308     8.973    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X51Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     9.703 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.307    10.010    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X49Y52         LUT2 (Prop_lut2_I1_O)        0.303    10.313 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.313    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.953 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[3]
                         net (fo=2, routed)           0.510    11.463    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_4
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    12.170 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.170    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.441 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.330    12.771    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X48Y55         LUT3 (Prop_lut3_I1_O)        0.373    13.144 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_3/O
                         net (fo=2, routed)           0.611    13.755    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y10         RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.477    14.818    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180    14.998    
                         clock uncertainty           -0.035    14.963    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.397    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -13.755    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.660ns  (logic 4.897ns (56.549%)  route 3.763ns (43.451%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.571     5.092    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[5]/Q
                         net (fo=9, routed)           0.991     6.540    UGAME/UPIPE/UMEMGEN/addr_v_cnt[5]
    SLICE_X52Y49         LUT3 (Prop_lut3_I2_O)        0.153     6.693 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64/O
                         net (fo=2, routed)           0.708     7.400    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64_n_0
    SLICE_X52Y49         LUT4 (Prop_lut4_I3_O)        0.331     7.731 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66/O
                         net (fo=1, routed)           0.000     7.731    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.107 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54/CO[3]
                         net (fo=1, routed)           0.001     8.108    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.225 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.225    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.342 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.342    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.665 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.308     8.973    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X51Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     9.703 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.307    10.010    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X49Y52         LUT2 (Prop_lut2_I1_O)        0.303    10.313 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.313    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.953 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[3]
                         net (fo=2, routed)           0.510    11.463    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_4
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    12.170 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.170    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.441 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.333    12.774    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X48Y55         LUT3 (Prop_lut3_I1_O)        0.373    13.147 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_1/O
                         net (fo=2, routed)           0.605    13.752    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB18_X1Y22         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.475    14.816    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y22         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.180    14.996    
                         clock uncertainty           -0.035    14.961    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.395    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                         -13.752    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.659ns  (logic 4.897ns (56.555%)  route 3.762ns (43.445%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.571     5.092    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[5]/Q
                         net (fo=9, routed)           0.991     6.540    UGAME/UPIPE/UMEMGEN/addr_v_cnt[5]
    SLICE_X52Y49         LUT3 (Prop_lut3_I2_O)        0.153     6.693 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64/O
                         net (fo=2, routed)           0.708     7.400    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64_n_0
    SLICE_X52Y49         LUT4 (Prop_lut4_I3_O)        0.331     7.731 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66/O
                         net (fo=1, routed)           0.000     7.731    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.107 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54/CO[3]
                         net (fo=1, routed)           0.001     8.108    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.225 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.225    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.342 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.342    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.665 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.308     8.973    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X51Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     9.703 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.307    10.010    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X49Y52         LUT2 (Prop_lut2_I1_O)        0.303    10.313 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.313    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.953 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[3]
                         net (fo=2, routed)           0.510    11.463    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_4
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    12.170 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.170    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.441 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.330    12.771    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X48Y55         LUT3 (Prop_lut3_I1_O)        0.373    13.144 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_3/O
                         net (fo=2, routed)           0.607    13.751    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X1Y22         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.475    14.816    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y22         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.180    14.996    
                         clock uncertainty           -0.035    14.961    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.395    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                         -13.751    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.653ns  (logic 4.897ns (56.593%)  route 3.756ns (43.408%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.571     5.092    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[5]/Q
                         net (fo=9, routed)           0.991     6.540    UGAME/UPIPE/UMEMGEN/addr_v_cnt[5]
    SLICE_X52Y49         LUT3 (Prop_lut3_I2_O)        0.153     6.693 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64/O
                         net (fo=2, routed)           0.708     7.400    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64_n_0
    SLICE_X52Y49         LUT4 (Prop_lut4_I3_O)        0.331     7.731 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66/O
                         net (fo=1, routed)           0.000     7.731    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.107 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54/CO[3]
                         net (fo=1, routed)           0.001     8.108    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.225 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.225    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.342 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.342    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.665 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.308     8.973    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X51Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     9.703 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.307    10.010    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X49Y52         LUT2 (Prop_lut2_I1_O)        0.303    10.313 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.313    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.953 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[3]
                         net (fo=2, routed)           0.510    11.463    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_4
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    12.170 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.170    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.441 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.323    12.763    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X49Y54         LUT3 (Prop_lut3_I1_O)        0.373    13.136 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_2/O
                         net (fo=2, routed)           0.609    13.745    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y10         RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.477    14.818    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180    14.998    
                         clock uncertainty           -0.035    14.963    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.397    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -13.745    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.652ns  (logic 4.897ns (56.599%)  route 3.755ns (43.401%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.571     5.092    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[5]/Q
                         net (fo=9, routed)           0.991     6.540    UGAME/UPIPE/UMEMGEN/addr_v_cnt[5]
    SLICE_X52Y49         LUT3 (Prop_lut3_I2_O)        0.153     6.693 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64/O
                         net (fo=2, routed)           0.708     7.400    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64_n_0
    SLICE_X52Y49         LUT4 (Prop_lut4_I3_O)        0.331     7.731 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66/O
                         net (fo=1, routed)           0.000     7.731    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.107 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54/CO[3]
                         net (fo=1, routed)           0.001     8.108    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.225 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.225    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.342 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.342    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.665 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.308     8.973    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X51Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     9.703 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.307    10.010    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X49Y52         LUT2 (Prop_lut2_I1_O)        0.303    10.313 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.313    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.953 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[3]
                         net (fo=2, routed)           0.510    11.463    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_4
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    12.170 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.170    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.441 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.333    12.774    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X48Y55         LUT3 (Prop_lut3_I1_O)        0.373    13.147 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_1/O
                         net (fo=2, routed)           0.597    13.744    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y10         RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.477    14.818    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180    14.998    
                         clock uncertainty           -0.035    14.963    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    14.397    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -13.744    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.649ns  (logic 4.897ns (56.620%)  route 3.752ns (43.380%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.571     5.092    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[5]/Q
                         net (fo=9, routed)           0.991     6.540    UGAME/UPIPE/UMEMGEN/addr_v_cnt[5]
    SLICE_X52Y49         LUT3 (Prop_lut3_I2_O)        0.153     6.693 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64/O
                         net (fo=2, routed)           0.708     7.400    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64_n_0
    SLICE_X52Y49         LUT4 (Prop_lut4_I3_O)        0.331     7.731 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66/O
                         net (fo=1, routed)           0.000     7.731    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.107 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54/CO[3]
                         net (fo=1, routed)           0.001     8.108    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.225 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.225    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.342 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.342    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.665 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.308     8.973    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X51Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     9.703 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.307    10.010    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X49Y52         LUT2 (Prop_lut2_I1_O)        0.303    10.313 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.313    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.953 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[3]
                         net (fo=2, routed)           0.510    11.463    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_4
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    12.170 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.170    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.441 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.318    12.758    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X49Y54         LUT3 (Prop_lut3_I1_O)        0.373    13.131 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_4/O
                         net (fo=2, routed)           0.610    13.741    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y10         RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.477    14.818    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180    14.998    
                         clock uncertainty           -0.035    14.963    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.397    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -13.741    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.634ns  (logic 4.897ns (56.716%)  route 3.737ns (43.284%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.571     5.092    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[5]/Q
                         net (fo=9, routed)           0.991     6.540    UGAME/UPIPE/UMEMGEN/addr_v_cnt[5]
    SLICE_X52Y49         LUT3 (Prop_lut3_I2_O)        0.153     6.693 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64/O
                         net (fo=2, routed)           0.708     7.400    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64_n_0
    SLICE_X52Y49         LUT4 (Prop_lut4_I3_O)        0.331     7.731 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66/O
                         net (fo=1, routed)           0.000     7.731    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.107 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54/CO[3]
                         net (fo=1, routed)           0.001     8.108    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.225 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.225    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.342 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.342    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.665 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.308     8.973    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X51Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     9.703 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.307    10.010    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X49Y52         LUT2 (Prop_lut2_I1_O)        0.303    10.313 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.313    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.953 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[3]
                         net (fo=2, routed)           0.510    11.463    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_4
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    12.170 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.170    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.441 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.323    12.763    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X49Y54         LUT3 (Prop_lut3_I1_O)        0.373    13.136 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_2/O
                         net (fo=2, routed)           0.590    13.727    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB18_X1Y22         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.475    14.816    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y22         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.180    14.996    
                         clock uncertainty           -0.035    14.961    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.395    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                         -13.727    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.627ns  (logic 4.897ns (56.760%)  route 3.730ns (43.240%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.571     5.092    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[5]/Q
                         net (fo=9, routed)           0.991     6.540    UGAME/UPIPE/UMEMGEN/addr_v_cnt[5]
    SLICE_X52Y49         LUT3 (Prop_lut3_I2_O)        0.153     6.693 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64/O
                         net (fo=2, routed)           0.708     7.400    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64_n_0
    SLICE_X52Y49         LUT4 (Prop_lut4_I3_O)        0.331     7.731 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66/O
                         net (fo=1, routed)           0.000     7.731    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.107 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54/CO[3]
                         net (fo=1, routed)           0.001     8.108    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.225 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.225    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.342 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.342    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.665 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.308     8.973    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X51Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     9.703 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.307    10.010    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X49Y52         LUT2 (Prop_lut2_I1_O)        0.303    10.313 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.313    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.953 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[3]
                         net (fo=2, routed)           0.510    11.463    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_4
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    12.170 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.170    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.441 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.318    12.758    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X49Y54         LUT3 (Prop_lut3_I1_O)        0.373    13.131 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_4/O
                         net (fo=2, routed)           0.588    13.720    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X1Y22         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.475    14.816    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y22         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.180    14.996    
                         clock uncertainty           -0.035    14.961    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.395    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                         -13.720    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UCTRL/is_overlap_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.213ns  (logic 0.828ns (13.328%)  route 5.385ns (86.672%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.553     5.074    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X36Y55         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=37, routed)          2.055     7.585    UGAME/UBIRD/UMEMGEN/vgaRed_OBUF[3]_inst_i_3_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.709 f  UGAME/UBIRD/UMEMGEN/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           1.295     9.004    UGAME/UBIRD/UMEMGEN/vgaRed_OBUF[3]_inst_i_7_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.128 r  UGAME/UBIRD/UMEMGEN/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=13, routed)          0.579     9.707    UGAME/UPIPE/UMEMGEN/bird_px_valid
    SLICE_X46Y35         LUT2 (Prop_lut2_I1_O)        0.124     9.831 r  UGAME/UPIPE/UMEMGEN/is_overlap_i_1/O
                         net (fo=2, routed)           1.456    11.287    UGAME/UCTRL/is_overlap_reg_0
    SLICE_X40Y55         FDCE                                         r  UGAME/UCTRL/is_overlap_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.437    14.778    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X40Y55         FDCE                                         r  UGAME/UCTRL/is_overlap_reg/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X40Y55         FDCE (Setup_fdce_C_D)       -0.067    14.934    UGAME/UCTRL/is_overlap_reg
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                         -11.287    
  -------------------------------------------------------------------
                         slack                                  3.647    

Slack (MET) :             3.705ns  (required time - arrival time)
  Source:                 UGAME/USCENCE/UTEXT/text_h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.631ns  (logic 1.917ns (34.045%)  route 3.714ns (65.955%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.552     5.073    UGAME/USCENCE/UTEXT/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  UGAME/USCENCE/UTEXT/text_h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  UGAME/USCENCE/UTEXT/text_h_cnt_reg[3]/Q
                         net (fo=5, routed)           0.809     6.400    vga_inst/addr_h_cnt4_carry__0[0]
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.524 r  vga_inst/addr_h_cnt4_carry_i_3__0/O
                         net (fo=1, routed)           0.491     7.015    UGAME/USCENCE/UTEXT/UTEXT/UMEMGEN/addr_h_cnt4_carry__0_0[1]
    SLICE_X31Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.522 r  UGAME/USCENCE/UTEXT/UTEXT/UMEMGEN/addr_h_cnt4_carry/CO[3]
                         net (fo=1, routed)           0.000     7.522    UGAME/USCENCE/UTEXT/UTEXT/UMEMGEN/addr_h_cnt4_carry_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.793 r  UGAME/USCENCE/UTEXT/UTEXT/UMEMGEN/addr_h_cnt4_carry__0/CO[0]
                         net (fo=5, routed)           0.625     8.418    vga_inst/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X35Y31         LUT4 (Prop_lut4_I1_O)        0.373     8.791 r  vga_inst/blk_mem_gen_font_inst_i_10/O
                         net (fo=3, routed)           0.788     9.579    vga_inst/px_valid_0
    SLICE_X41Y29         LUT4 (Prop_lut4_I3_O)        0.124     9.703 r  vga_inst/blk_mem_gen_font_inst_i_5/O
                         net (fo=2, routed)           1.001    10.704    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y6          RAMB36E1                                     r  UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.482    14.823    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.188    15.011    
                         clock uncertainty           -0.035    14.975    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.409    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                  3.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 U0/inst/inst/Ps2Interface_i/bits_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.566     1.449    U0/inst/inst/Ps2Interface_i/clk
    SLICE_X51Y46         FDCE                                         r  U0/inst/inst/Ps2Interface_i/bits_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  U0/inst/inst/Ps2Interface_i/bits_count_reg[2]/Q
                         net (fo=7, routed)           0.089     1.679    U0/inst/inst/Ps2Interface_i/bits_count_reg_n_0_[2]
    SLICE_X50Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.724 r  U0/inst/inst/Ps2Interface_i/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.724    U0/inst/inst/Ps2Interface_i/FSM_onehot_state[0]_i_1_n_0
    SLICE_X50Y46         FDCE                                         r  U0/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.837     1.964    U0/inst/inst/Ps2Interface_i/clk
    SLICE_X50Y46         FDCE                                         r  U0/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.502     1.462    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.120     1.582    U0/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 UOPD/U0/push_window_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UOPD/U0/push_debounced_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.563     1.446    UOPD/U0/clk_IBUF_BUFG
    SLICE_X47Y42         FDCE                                         r  UOPD/U0/push_window_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  UOPD/U0/push_window_reg[0]/Q
                         net (fo=1, routed)           0.091     1.678    UOPD/U0/push_window[0]
    SLICE_X46Y42         LUT4 (Prop_lut4_I2_O)        0.045     1.723 r  UOPD/U0/push_debounced/O
                         net (fo=1, routed)           0.000     1.723    UOPD/U0/push_debounced_n_0
    SLICE_X46Y42         FDCE                                         r  UOPD/U0/push_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.833     1.960    UOPD/U0/clk_IBUF_BUFG
    SLICE_X46Y42         FDCE                                         r  UOPD/U0/push_debounced_reg/C
                         clock pessimism             -0.501     1.459    
    SLICE_X46Y42         FDCE (Hold_fdce_C_D)         0.121     1.580    UOPD/U0/push_debounced_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 UOPU/U0/push_window_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UOPU/U0/push_debounced_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.563     1.446    UOPU/U0/clk_IBUF_BUFG
    SLICE_X47Y41         FDCE                                         r  UOPU/U0/push_window_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  UOPU/U0/push_window_reg[0]/Q
                         net (fo=1, routed)           0.091     1.678    UOPU/U0/push_window[0]
    SLICE_X46Y41         LUT4 (Prop_lut4_I2_O)        0.045     1.723 r  UOPU/U0/push_debounced/O
                         net (fo=1, routed)           0.000     1.723    UOPU/U0/push_debounced_n_0
    SLICE_X46Y41         FDCE                                         r  UOPU/U0/push_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.833     1.960    UOPU/U0/clk_IBUF_BUFG
    SLICE_X46Y41         FDCE                                         r  UOPU/U0/push_debounced_reg/C
                         clock pessimism             -0.501     1.459    
    SLICE_X46Y41         FDCE (Hold_fdce_C_D)         0.121     1.580    UOPU/U0/push_debounced_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U0/inst/inst/key_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/key_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.566     1.449    U0/inst/inst/clk
    SLICE_X53Y43         FDCE                                         r  U0/inst/inst/key_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  U0/inst/inst/key_in_reg[3]/Q
                         net (fo=2, routed)           0.099     1.689    U0/key_in[3]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.045     1.734 r  U0/key[3]_i_1/O
                         net (fo=1, routed)           0.000     1.734    U0/key0_in[3]
    SLICE_X52Y43         FDCE                                         r  U0/key_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.837     1.964    U0/clk_IBUF_BUFG
    SLICE_X52Y43         FDCE                                         r  U0/key_reg[3]/C
                         clock pessimism             -0.502     1.462    
    SLICE_X52Y43         FDCE (Hold_fdce_C_D)         0.120     1.582    U0/key_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U0/inst/inst/Ps2Interface_i/frame_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/inst/Ps2Interface_i/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.888%)  route 0.131ns (48.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.566     1.449    U0/inst/inst/Ps2Interface_i/clk
    SLICE_X48Y44         FDCE                                         r  U0/inst/inst/Ps2Interface_i/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  U0/inst/inst/Ps2Interface_i/frame_reg[4]/Q
                         net (fo=3, routed)           0.131     1.721    U0/inst/inst/Ps2Interface_i/p_0_in[3]
    SLICE_X50Y44         FDCE                                         r  U0/inst/inst/Ps2Interface_i/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.837     1.964    U0/inst/inst/Ps2Interface_i/clk
    SLICE_X50Y44         FDCE                                         r  U0/inst/inst/Ps2Interface_i/rx_data_reg[3]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X50Y44         FDCE (Hold_fdce_C_D)         0.076     1.562    U0/inst/inst/Ps2Interface_i/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 U0/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/inst/Ps2Interface_i/clk_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.567     1.450    U0/inst/inst/Ps2Interface_i/clk
    SLICE_X55Y49         FDCE                                         r  U0/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  U0/inst/inst/Ps2Interface_i/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.110     1.701    U0/inst/inst/Ps2Interface_i/clk_count[0]
    SLICE_X54Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.746 r  U0/inst/inst/Ps2Interface_i/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.746    U0/inst/inst/Ps2Interface_i/clk_count[2]_i_1_n_0
    SLICE_X54Y49         FDCE                                         r  U0/inst/inst/Ps2Interface_i/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.838     1.965    U0/inst/inst/Ps2Interface_i/clk
    SLICE_X54Y49         FDCE                                         r  U0/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
                         clock pessimism             -0.502     1.463    
    SLICE_X54Y49         FDCE (Hold_fdce_C_D)         0.120     1.583    U0/inst/inst/Ps2Interface_i/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 U0/inst/inst/Ps2Interface_i/data_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/inst/Ps2Interface_i/ps2_data_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.407%)  route 0.061ns (22.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.565     1.448    U0/inst/inst/Ps2Interface_i/clk
    SLICE_X50Y42         FDCE                                         r  U0/inst/inst/Ps2Interface_i/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  U0/inst/inst/Ps2Interface_i/data_count_reg[2]/Q
                         net (fo=5, routed)           0.061     1.673    U0/inst/inst/Ps2Interface_i/data_count[2]
    SLICE_X51Y42         LUT6 (Prop_lut6_I1_O)        0.045     1.718 r  U0/inst/inst/Ps2Interface_i/ps2_data_s_i_1/O
                         net (fo=1, routed)           0.000     1.718    U0/inst/inst/Ps2Interface_i/ps2_data_s_i_1_n_0
    SLICE_X51Y42         FDPE                                         r  U0/inst/inst/Ps2Interface_i/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.836     1.963    U0/inst/inst/Ps2Interface_i/clk
    SLICE_X51Y42         FDPE                                         r  U0/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
                         clock pessimism             -0.502     1.461    
    SLICE_X51Y42         FDPE (Hold_fdpe_C_D)         0.092     1.553    U0/inst/inst/Ps2Interface_i/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U0/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/inst/Ps2Interface_i/clk_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.567     1.450    U0/inst/inst/Ps2Interface_i/clk
    SLICE_X55Y49         FDCE                                         r  U0/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  U0/inst/inst/Ps2Interface_i/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.114     1.705    U0/inst/inst/Ps2Interface_i/clk_count[0]
    SLICE_X54Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.750 r  U0/inst/inst/Ps2Interface_i/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.750    U0/inst/inst/Ps2Interface_i/clk_count[3]_i_1_n_0
    SLICE_X54Y49         FDCE                                         r  U0/inst/inst/Ps2Interface_i/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.838     1.965    U0/inst/inst/Ps2Interface_i/clk
    SLICE_X54Y49         FDCE                                         r  U0/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
                         clock pessimism             -0.502     1.463    
    SLICE_X54Y49         FDCE (Hold_fdce_C_D)         0.121     1.584    U0/inst/inst/Ps2Interface_i/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 U0/inst/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/inst/tx_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.189ns (59.948%)  route 0.126ns (40.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.566     1.449    U0/inst/inst/clk
    SLICE_X53Y44         FDCE                                         r  U0/inst/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141     1.590 f  U0/inst/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.126     1.716    U0/inst/inst/state[0]
    SLICE_X52Y44         LUT4 (Prop_lut4_I2_O)        0.048     1.764 r  U0/inst/inst/tx_data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.764    U0/inst/inst/tx_data[7]_i_1_n_0
    SLICE_X52Y44         FDCE                                         r  U0/inst/inst/tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.837     1.964    U0/inst/inst/clk
    SLICE_X52Y44         FDCE                                         r  U0/inst/inst/tx_data_reg[7]/C
                         clock pessimism             -0.502     1.462    
    SLICE_X52Y44         FDCE (Hold_fdce_C_D)         0.131     1.593    U0/inst/inst/tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U0/inst/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/inst/tx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.564%)  route 0.126ns (40.436%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.566     1.449    U0/inst/inst/clk
    SLICE_X53Y44         FDCE                                         r  U0/inst/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141     1.590 f  U0/inst/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.126     1.716    U0/inst/inst/state[0]
    SLICE_X52Y44         LUT4 (Prop_lut4_I2_O)        0.045     1.761 r  U0/inst/inst/tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.761    U0/inst/inst/tx_data[0]_i_1_n_0
    SLICE_X52Y44         FDCE                                         r  U0/inst/inst/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.837     1.964    U0/inst/inst/clk
    SLICE_X52Y44         FDCE                                         r  U0/inst/inst/tx_data_reg[0]/C
                         clock pessimism             -0.502     1.462    
    SLICE_X52Y44         FDCE (Hold_fdce_C_D)         0.121     1.583    U0/inst/inst/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X46Y41  U0/key_down_reg[41]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X46Y42  U0/key_down_reg[90]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X46Y42  UOPD/U0/push_debounced_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y42  UOPD/U0/push_window_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y42  UOPD/U0/push_window_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X46Y42  UOPD/U0/push_window_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X46Y42  UOPD/U0/push_window_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y42  UOPD/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y42  UOPD/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y43  UOPD/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y43  U0/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y43  U0/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y43  U0/been_break_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y43  U0/been_extend_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y43  U0/been_ready_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y55  UGAME/UCTRL/is_dead_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y55  UGAME/UCTRL/is_overlap_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y55  UGAME/UCTRL/is_start_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y47  U0/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46  U0/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.350ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 0.602ns (12.918%)  route 4.058ns (87.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.553     5.074    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X36Y55         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=37, routed)          2.222     7.752    UGAME/UCTRL/is_start_reg_0
    SLICE_X34Y29         LUT3 (Prop_lut3_I2_O)        0.146     7.898 f  UGAME/UCTRL/pipe_gaps[14][6]_i_2/O
                         net (fo=245, routed)         1.836     9.734    UGAME/UBIRD/UBIRDCTRL/rst0
    SLICE_X12Y22         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.436    14.777    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X12Y22         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[10]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X12Y22         FDCE (Recov_fdce_C_CLR)     -0.565    14.357    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[10]
  -------------------------------------------------------------------
                         required time                         14.357    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 0.602ns (12.918%)  route 4.058ns (87.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.553     5.074    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X36Y55         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=37, routed)          2.222     7.752    UGAME/UCTRL/is_start_reg_0
    SLICE_X34Y29         LUT3 (Prop_lut3_I2_O)        0.146     7.898 f  UGAME/UCTRL/pipe_gaps[14][6]_i_2/O
                         net (fo=245, routed)         1.836     9.734    UGAME/UBIRD/UBIRDCTRL/rst0
    SLICE_X12Y22         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.436    14.777    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X12Y22         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[0]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X12Y22         FDCE (Recov_fdce_C_CLR)     -0.523    14.399    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[0]
  -------------------------------------------------------------------
                         required time                         14.399    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  4.665    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/is_clicked_next_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 0.602ns (13.169%)  route 3.969ns (86.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.553     5.074    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X36Y55         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=37, routed)          2.222     7.752    UGAME/UCTRL/is_start_reg_0
    SLICE_X34Y29         LUT3 (Prop_lut3_I2_O)        0.146     7.898 f  UGAME/UCTRL/pipe_gaps[14][6]_i_2/O
                         net (fo=245, routed)         1.747     9.645    UGAME/UBIRD/UBIRDCTRL/rst0
    SLICE_X14Y21         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/is_clicked_next_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.438    14.779    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X14Y21         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/is_clicked_next_reg/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X14Y21         FDCE (Recov_fdce_C_CLR)     -0.523    14.401    UGAME/UBIRD/UBIRDCTRL/is_clicked_next_reg
  -------------------------------------------------------------------
                         required time                         14.401    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             5.190ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.602ns (14.697%)  route 3.494ns (85.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.553     5.074    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X36Y55         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=37, routed)          2.222     7.752    UGAME/UCTRL/is_start_reg_0
    SLICE_X34Y29         LUT3 (Prop_lut3_I2_O)        0.146     7.898 f  UGAME/UCTRL/pipe_gaps[14][6]_i_2/O
                         net (fo=245, routed)         1.272     9.170    UGAME/UBIRD/UBIRDCTRL/rst0
    SLICE_X12Y20         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.439    14.780    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X12Y20         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[5]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X12Y20         FDCE (Recov_fdce_C_CLR)     -0.565    14.360    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[5]
  -------------------------------------------------------------------
                         required time                         14.360    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.190    

Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 0.602ns (15.020%)  route 3.406ns (84.980%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.553     5.074    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X36Y55         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=37, routed)          2.222     7.752    UGAME/UCTRL/is_start_reg_0
    SLICE_X34Y29         LUT3 (Prop_lut3_I2_O)        0.146     7.898 f  UGAME/UCTRL/pipe_gaps[14][6]_i_2/O
                         net (fo=245, routed)         1.184     9.082    UGAME/UBIRD/UBIRDCTRL/rst0
    SLICE_X28Y19         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.436    14.777    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X28Y19         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[0]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X28Y19         FDCE (Recov_fdce_C_CLR)     -0.609    14.313    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[0]
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.232ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.602ns (14.697%)  route 3.494ns (85.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.553     5.074    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X36Y55         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=37, routed)          2.222     7.752    UGAME/UCTRL/is_start_reg_0
    SLICE_X34Y29         LUT3 (Prop_lut3_I2_O)        0.146     7.898 f  UGAME/UCTRL/pipe_gaps[14][6]_i_2/O
                         net (fo=245, routed)         1.272     9.170    UGAME/UBIRD/UBIRDCTRL/rst0
    SLICE_X12Y20         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.439    14.780    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X12Y20         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[1]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X12Y20         FDCE (Recov_fdce_C_CLR)     -0.523    14.402    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[1]
  -------------------------------------------------------------------
                         required time                         14.402    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.232    

Slack (MET) :             5.232ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.602ns (14.697%)  route 3.494ns (85.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.553     5.074    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X36Y55         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=37, routed)          2.222     7.752    UGAME/UCTRL/is_start_reg_0
    SLICE_X34Y29         LUT3 (Prop_lut3_I2_O)        0.146     7.898 f  UGAME/UCTRL/pipe_gaps[14][6]_i_2/O
                         net (fo=245, routed)         1.272     9.170    UGAME/UBIRD/UBIRDCTRL/rst0
    SLICE_X12Y20         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.439    14.780    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X12Y20         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[4]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X12Y20         FDCE (Recov_fdce_C_CLR)     -0.523    14.402    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[4]
  -------------------------------------------------------------------
                         required time                         14.402    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.232    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 0.602ns (15.020%)  route 3.406ns (84.980%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.553     5.074    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X36Y55         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=37, routed)          2.222     7.752    UGAME/UCTRL/is_start_reg_0
    SLICE_X34Y29         LUT3 (Prop_lut3_I2_O)        0.146     7.898 f  UGAME/UCTRL/pipe_gaps[14][6]_i_2/O
                         net (fo=245, routed)         1.184     9.082    UGAME/UBIRD/UBIRDCTRL/rst0
    SLICE_X28Y19         FDPE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.436    14.777    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X28Y19         FDPE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[1]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X28Y19         FDPE (Recov_fdpe_C_PRE)     -0.563    14.359    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[1]
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 0.602ns (15.020%)  route 3.406ns (84.980%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.553     5.074    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X36Y55         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=37, routed)          2.222     7.752    UGAME/UCTRL/is_start_reg_0
    SLICE_X34Y29         LUT3 (Prop_lut3_I2_O)        0.146     7.898 f  UGAME/UCTRL/pipe_gaps[14][6]_i_2/O
                         net (fo=245, routed)         1.184     9.082    UGAME/UBIRD/UBIRDCTRL/rst0
    SLICE_X28Y19         FDPE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.436    14.777    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X28Y19         FDPE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[2]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X28Y19         FDPE (Recov_fdpe_C_PRE)     -0.563    14.359    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[2]
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 0.602ns (15.020%)  route 3.406ns (84.980%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.553     5.074    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X36Y55         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=37, routed)          2.222     7.752    UGAME/UCTRL/is_start_reg_0
    SLICE_X34Y29         LUT3 (Prop_lut3_I2_O)        0.146     7.898 f  UGAME/UCTRL/pipe_gaps[14][6]_i_2/O
                         net (fo=245, routed)         1.184     9.082    UGAME/UBIRD/UBIRDCTRL/rst0
    SLICE_X28Y19         FDPE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.436    14.777    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X28Y19         FDPE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[3]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X28Y19         FDPE (Recov_fdpe_C_PRE)     -0.563    14.359    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[3]
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  5.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.350ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.187ns (12.881%)  route 1.265ns (87.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.561     1.444    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X37Y55         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=41, routed)          0.839     2.424    UGAME/UCTRL/is_dead_reg_0
    SLICE_X34Y29         LUT3 (Prop_lut3_I1_O)        0.046     2.470 f  UGAME/UCTRL/pipe_gaps[14][6]_i_2/O
                         net (fo=245, routed)         0.426     2.896    UGAME/UBIRD/UBIRDCTRL/rst0
    SLICE_X28Y21         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.821     1.948    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X28Y21         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[8]/C
                         clock pessimism             -0.244     1.704    
    SLICE_X28Y21         FDCE (Remov_fdce_C_CLR)     -0.158     1.546    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.350ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.187ns (12.881%)  route 1.265ns (87.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.561     1.444    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X37Y55         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=41, routed)          0.839     2.424    UGAME/UCTRL/is_dead_reg_0
    SLICE_X34Y29         LUT3 (Prop_lut3_I1_O)        0.046     2.470 f  UGAME/UCTRL/pipe_gaps[14][6]_i_2/O
                         net (fo=245, routed)         0.426     2.896    UGAME/UBIRD/UBIRDCTRL/rst0
    SLICE_X28Y21         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.821     1.948    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X28Y21         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[9]/C
                         clock pessimism             -0.244     1.704    
    SLICE_X28Y21         FDCE (Remov_fdce_C_CLR)     -0.158     1.546    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.411ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.187ns (12.346%)  route 1.328ns (87.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.561     1.444    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X37Y55         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=41, routed)          0.839     2.424    UGAME/UCTRL/is_dead_reg_0
    SLICE_X34Y29         LUT3 (Prop_lut3_I1_O)        0.046     2.470 f  UGAME/UCTRL/pipe_gaps[14][6]_i_2/O
                         net (fo=245, routed)         0.489     2.959    UGAME/UBIRD/UBIRDCTRL/rst0
    SLICE_X28Y19         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.823     1.950    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X28Y19         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[0]/C
                         clock pessimism             -0.244     1.706    
    SLICE_X28Y19         FDCE (Remov_fdce_C_CLR)     -0.158     1.548    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.413ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.516ns  (logic 0.187ns (12.334%)  route 1.329ns (87.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.561     1.444    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X37Y55         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=41, routed)          0.839     2.424    UGAME/UCTRL/is_dead_reg_0
    SLICE_X34Y29         LUT3 (Prop_lut3_I1_O)        0.046     2.470 f  UGAME/UCTRL/pipe_gaps[14][6]_i_2/O
                         net (fo=245, routed)         0.491     2.960    UGAME/UBIRD/UBIRDCTRL/rst0
    SLICE_X28Y20         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.822     1.949    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X28Y20         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[4]/C
                         clock pessimism             -0.244     1.705    
    SLICE_X28Y20         FDCE (Remov_fdce_C_CLR)     -0.158     1.547    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.413ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.516ns  (logic 0.187ns (12.334%)  route 1.329ns (87.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.561     1.444    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X37Y55         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=41, routed)          0.839     2.424    UGAME/UCTRL/is_dead_reg_0
    SLICE_X34Y29         LUT3 (Prop_lut3_I1_O)        0.046     2.470 f  UGAME/UCTRL/pipe_gaps[14][6]_i_2/O
                         net (fo=245, routed)         0.491     2.960    UGAME/UBIRD/UBIRDCTRL/rst0
    SLICE_X28Y20         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.822     1.949    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X28Y20         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[7]/C
                         clock pessimism             -0.244     1.705    
    SLICE_X28Y20         FDCE (Remov_fdce_C_CLR)     -0.158     1.547    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.414ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.187ns (12.346%)  route 1.328ns (87.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.561     1.444    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X37Y55         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=41, routed)          0.839     2.424    UGAME/UCTRL/is_dead_reg_0
    SLICE_X34Y29         LUT3 (Prop_lut3_I1_O)        0.046     2.470 f  UGAME/UCTRL/pipe_gaps[14][6]_i_2/O
                         net (fo=245, routed)         0.489     2.959    UGAME/UBIRD/UBIRDCTRL/rst0
    SLICE_X28Y19         FDPE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.823     1.950    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X28Y19         FDPE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[1]/C
                         clock pessimism             -0.244     1.706    
    SLICE_X28Y19         FDPE (Remov_fdpe_C_PRE)     -0.161     1.545    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.414ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.187ns (12.346%)  route 1.328ns (87.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.561     1.444    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X37Y55         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=41, routed)          0.839     2.424    UGAME/UCTRL/is_dead_reg_0
    SLICE_X34Y29         LUT3 (Prop_lut3_I1_O)        0.046     2.470 f  UGAME/UCTRL/pipe_gaps[14][6]_i_2/O
                         net (fo=245, routed)         0.489     2.959    UGAME/UBIRD/UBIRDCTRL/rst0
    SLICE_X28Y19         FDPE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.823     1.950    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X28Y19         FDPE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[2]/C
                         clock pessimism             -0.244     1.706    
    SLICE_X28Y19         FDPE (Remov_fdpe_C_PRE)     -0.161     1.545    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.414ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.187ns (12.346%)  route 1.328ns (87.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.561     1.444    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X37Y55         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=41, routed)          0.839     2.424    UGAME/UCTRL/is_dead_reg_0
    SLICE_X34Y29         LUT3 (Prop_lut3_I1_O)        0.046     2.470 f  UGAME/UCTRL/pipe_gaps[14][6]_i_2/O
                         net (fo=245, routed)         0.489     2.959    UGAME/UBIRD/UBIRDCTRL/rst0
    SLICE_X28Y19         FDPE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.823     1.950    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X28Y19         FDPE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[3]/C
                         clock pessimism             -0.244     1.706    
    SLICE_X28Y19         FDPE (Remov_fdpe_C_PRE)     -0.161     1.545    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.416ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[5]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.516ns  (logic 0.187ns (12.334%)  route 1.329ns (87.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.561     1.444    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X37Y55         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=41, routed)          0.839     2.424    UGAME/UCTRL/is_dead_reg_0
    SLICE_X34Y29         LUT3 (Prop_lut3_I1_O)        0.046     2.470 f  UGAME/UCTRL/pipe_gaps[14][6]_i_2/O
                         net (fo=245, routed)         0.491     2.960    UGAME/UBIRD/UBIRDCTRL/rst0
    SLICE_X28Y20         FDPE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.822     1.949    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X28Y20         FDPE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[5]/C
                         clock pessimism             -0.244     1.705    
    SLICE_X28Y20         FDPE (Remov_fdpe_C_PRE)     -0.161     1.544    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.416ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[6]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.516ns  (logic 0.187ns (12.334%)  route 1.329ns (87.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.561     1.444    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X37Y55         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=41, routed)          0.839     2.424    UGAME/UCTRL/is_dead_reg_0
    SLICE_X34Y29         LUT3 (Prop_lut3_I1_O)        0.046     2.470 f  UGAME/UCTRL/pipe_gaps[14][6]_i_2/O
                         net (fo=245, routed)         0.491     2.960    UGAME/UBIRD/UBIRDCTRL/rst0
    SLICE_X28Y20         FDPE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.822     1.949    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X28Y20         FDPE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[6]/C
                         clock pessimism             -0.244     1.705    
    SLICE_X28Y20         FDPE (Remov_fdpe_C_PRE)     -0.161     1.544    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  1.416    





