Return-Path: <kvm-owner@vger.kernel.org>
X-Original-To: lists+kvm@lfdr.de
Delivered-To: lists+kvm@lfdr.de
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.lfdr.de (Postfix) with ESMTP id 4F1EACDE39
	for <lists+kvm@lfdr.de>; Mon,  7 Oct 2019 11:31:59 +0200 (CEST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1727412AbfJGJb6 (ORCPT <rfc822;lists+kvm@lfdr.de>);
        Mon, 7 Oct 2019 05:31:58 -0400
Received: from inca-roads.misterjones.org ([213.251.177.50]:56783 "EHLO
        inca-roads.misterjones.org" rhost-flags-OK-OK-OK-OK)
        by vger.kernel.org with ESMTP id S1726010AbfJGJb5 (ORCPT
        <rfc822;kvm@vger.kernel.org>); Mon, 7 Oct 2019 05:31:57 -0400
Received: from [185.201.63.254] (helo=big-swifty.misterjones.org)
        by cheepnis.misterjones.org with esmtpsa (TLSv1.2:AES256-GCM-SHA384:256)
        (Exim 4.80)
        (envelope-from <maz@kernel.org>)
        id 1iHPMs-000608-PU; Mon, 07 Oct 2019 11:31:53 +0200
Date:   Mon, 07 Oct 2019 10:31:31 +0100
Message-ID: <86tv8kzyto.wl-maz@kernel.org>
From:   Marc Zyngier <maz@kernel.org>
To:     James Morse <james.morse@arm.com>
Cc:     linux-arm-kernel@lists.infradead.org, kvmarm@lists.cs.columbia.edu,
        kvm@vger.kernel.org, Will Deacon <will@kernel.org>,
        Mark Rutland <mark.rutland@arm.com>,
        Catalin Marinas <catalin.marinas@arm.com>,
        Suzuki K Poulose <suzuki.poulose@arm.com>,
        Julien Thierry <julien.thierry.kdev@gmail.com>
Subject: Re: [PATCH 5/5] arm64: Enable and document ARM errata 1319367 and 1319537
In-Reply-To: <6d41efac-3606-328a-0a18-f86ed070932c@arm.com>
References: <20190925111941.88103-1-maz@kernel.org>
        <20190925111941.88103-6-maz@kernel.org>
        <6d41efac-3606-328a-0a18-f86ed070932c@arm.com>
User-Agent: Wanderlust/2.15.9 (Almost Unreal) SEMI-EPG/1.14.7 (Harue)
 FLIM/1.14.9 (=?UTF-8?B?R29qxY0=?=) APEL/10.8 EasyPG/1.0.0 Emacs/26
 (aarch64-unknown-linux-gnu) MULE/6.0 (HANACHIRUSATO)
MIME-Version: 1.0 (generated by SEMI-EPG 1.14.7 - "Harue")
Content-Type: text/plain; charset=US-ASCII
X-SA-Exim-Connect-IP: 185.201.63.254
X-SA-Exim-Rcpt-To: james.morse@arm.com, linux-arm-kernel@lists.infradead.org, kvmarm@lists.cs.columbia.edu, kvm@vger.kernel.org, will@kernel.org, mark.rutland@arm.com, catalin.marinas@arm.com, suzuki.poulose@arm.com, julien.thierry.kdev@gmail.com
X-SA-Exim-Mail-From: maz@kernel.org
X-SA-Exim-Scanned: No (on cheepnis.misterjones.org); SAEximRunCond expanded to false
Sender: kvm-owner@vger.kernel.org
Precedence: bulk
List-ID: <kvm.vger.kernel.org>
X-Mailing-List: kvm@vger.kernel.org

On Thu, 03 Oct 2019 12:11:00 +0100,
James Morse <james.morse@arm.com> wrote:
> 
> Hi Marc,
> 
> On 25/09/2019 12:19, Marc Zyngier wrote:
> > Now that everything is in place, let's get the ball rolling
> > by allowing the corresponding config option to be selected.
> > Also add the required information to silicon_arrata.rst.
> 
> > diff --git a/arch/arm64/Kconfig b/arch/arm64/Kconfig
> > index 3adcec05b1f6..c50cd4f83bc4 100644
> > --- a/arch/arm64/Kconfig
> > +++ b/arch/arm64/Kconfig
> > @@ -523,6 +523,16 @@ config ARM64_ERRATUM_1286807
> >  	  invalidated has been observed by other observers. The
> >  	  workaround repeats the TLBI+DSB operation.
> >  
> > +config ARM64_ERRATUM_1319367
> > +	bool "Cortex-A57/A72: Speculative AT instruction using out-of-context translation regime could cause subsequent request to generate an incorrect translation"
> > +	default y
> > +	help
> > +	  This option adds work arounds for ARM Cortex-A57 erratum 1319537
> > +	  and A72 erratum 1319367
> > +
> > +	  Cortex-A57 and A72 cores could end-up with corrupted TLBs by
> > +	  speculating an AT instruction during a guest context switch.
> > +
> >  	  If unsure, say Y.
> >  
> >  config ARM64_ERRATUM_1463225
> > 
> 
> Nit: You pinched someone elses "If unsure, say Y."!

Ah! Well spotted.

Thanks,

	M.

-- 
Jazz is not dead, it just smells funny.
