module counter(
    input clk,
    input reset_n,
    input start_n,
    input stop_n,
    output reg [19:0] ms_count
);
reg running = 1'b0;
always @(posedge clk, negedge reset_n, negedge resume_n) 
begin
	if(!reset_n) begin
		ms_count = 20'd0;
	end
	else if(!stop_n) begin
		running = 1'b1;
	end
	else if(!start_n) begin
		running = 1'b0;
	end
	else begin
		if(running == 1'b0) begin
			ms_count = ms_count+1;
		end
   end
end
endmodule