
build/debug/Practical_4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000023ac  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002570  08002570  00003570  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002594  08002594  0000420c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002594  08002594  00003594  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800259c  0800259c  0000420c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800259c  0800259c  0000359c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080025a0  080025a0  000035a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000020c  20000000  080025a4  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000110  2000020c  080027b0  0000420c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000031c  080027b0  0000431c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000420c  2**0
                  CONTENTS, READONLY
 12 .comment      00000039  00000000  00000000  0000423c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d38b  00000000  00000000  00004275  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f38  00000000  00000000  00011600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 0000784b  00000000  00000000  00013538  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000b08  00000000  00000000  0001ad88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000008c7  00000000  00000000  0001b890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c71f  00000000  00000000  0001c157  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00003fd8  00000000  00000000  00028876  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001bdc  00000000  00000000  0002c850  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000194  00000000  00000000  0002e42c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__aeabi_uldivmod>:
 80001c4:	b953      	cbnz	r3, 80001dc <__aeabi_uldivmod+0x18>
 80001c6:	b94a      	cbnz	r2, 80001dc <__aeabi_uldivmod+0x18>
 80001c8:	2900      	cmp	r1, #0
 80001ca:	bf08      	it	eq
 80001cc:	2800      	cmpeq	r0, #0
 80001ce:	bf1c      	itt	ne
 80001d0:	f04f 31ff 	movne.w	r1, #4294967295
 80001d4:	f04f 30ff 	movne.w	r0, #4294967295
 80001d8:	f000 b80c 	b.w	80001f4 <__aeabi_idiv0>
 80001dc:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e4:	f002 f83c 	bl	8002260 <__udivmoddi4>
 80001e8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f0:	b004      	add	sp, #16
 80001f2:	4770      	bx	lr

080001f4 <__aeabi_idiv0>:
 80001f4:	4770      	bx	lr
 80001f6:	bf00      	nop

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	@ (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	@ (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	@ (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	2000020c 	.word	0x2000020c
 8000214:	00000000 	.word	0x00000000
 8000218:	08002558 	.word	0x08002558

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	@ (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	@ (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	@ (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000210 	.word	0x20000210
 8000234:	08002558 	.word	0x08002558

08000238 <delay>:
//====================================================================
// DESCRIPTION: A delay used by the LCD functions.
//====================================================================

void delay(unsigned int microseconds)
{
 8000238:	b082      	sub	sp, #8
	  volatile unsigned int counter;
	  microseconds *= 3;
 800023a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
	  for(counter = 0; counter<microseconds; counter++)
 800023e:	2300      	movs	r3, #0
 8000240:	9301      	str	r3, [sp, #4]
 8000242:	e004      	b.n	800024e <delay+0x16>
	  {
	    __asm("nop");
 8000244:	bf00      	nop
	    __asm("nop");
 8000246:	bf00      	nop
	  for(counter = 0; counter<microseconds; counter++)
 8000248:	9b01      	ldr	r3, [sp, #4]
 800024a:	3301      	adds	r3, #1
 800024c:	9301      	str	r3, [sp, #4]
 800024e:	9b01      	ldr	r3, [sp, #4]
 8000250:	4283      	cmp	r3, r0
 8000252:	d3f7      	bcc.n	8000244 <delay+0xc>
	  }
}
 8000254:	b002      	add	sp, #8
 8000256:	4770      	bx	lr

08000258 <pulse_strobe>:
{
 8000258:	b510      	push	{r4, lr}
    delay(20);				// Delay
 800025a:	2014      	movs	r0, #20
 800025c:	f7ff ffec 	bl	8000238 <delay>
    GPIOC->BSRR |= LCD_EN_SET;		// pull E (PC15) HIGH
 8000260:	4c09      	ldr	r4, [pc, #36]	@ (8000288 <pulse_strobe+0x30>)
 8000262:	69a3      	ldr	r3, [r4, #24]
 8000264:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000268:	61a3      	str	r3, [r4, #24]
    delay(20);				// Delay
 800026a:	2014      	movs	r0, #20
 800026c:	f7ff ffe4 	bl	8000238 <delay>
    GPIOC->BSRR |= LCD_EN_RESET;	// Take EN LOW
 8000270:	69a3      	ldr	r3, [r4, #24]
 8000272:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000276:	61a3      	str	r3, [r4, #24]
    delay(20);				// Delay
 8000278:	2014      	movs	r0, #20
 800027a:	f7ff ffdd 	bl	8000238 <delay>
    GPIOC->BSRR |= LCD_EN_SET;		// Take EN HIGH
 800027e:	69a3      	ldr	r3, [r4, #24]
 8000280:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000284:	61a3      	str	r3, [r4, #24]
}
 8000286:	bd10      	pop	{r4, pc}
 8000288:	40020800 	.word	0x40020800

0800028c <lcd_putchar>:
{
 800028c:	b510      	push	{r4, lr}
 800028e:	4604      	mov	r4, r0
	GPIOC->BSRR |= LCD_RS_SET;	// Register Select (RS) line HIGH (data sent will now be read as text);
 8000290:	4a3d      	ldr	r2, [pc, #244]	@ (8000388 <lcd_putchar+0xfc>)
 8000292:	6993      	ldr	r3, [r2, #24]
 8000294:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000298:	6193      	str	r3, [r2, #24]
        if ((character & 0x80) != 0) 	// Select bit 7 of command, if HIGH set Data line 7 (D7)
 800029a:	f010 0f80 	tst.w	r0, #128	@ 0x80
 800029e:	d141      	bne.n	8000324 <lcd_putchar+0x98>
        	GPIOA->BSRR |= LCD_D7_RESET;
 80002a0:	4a3a      	ldr	r2, [pc, #232]	@ (800038c <lcd_putchar+0x100>)
 80002a2:	6993      	ldr	r3, [r2, #24]
 80002a4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80002a8:	6193      	str	r3, [r2, #24]
        if ((character & 0x40) != 0)	// Select bit 6 of command, if HIGH set Data line 6 (D6)       
 80002aa:	f014 0f40 	tst.w	r4, #64	@ 0x40
 80002ae:	d040      	beq.n	8000332 <lcd_putchar+0xa6>
            GPIOA->BSRR |= LCD_D6_SET;
 80002b0:	4a36      	ldr	r2, [pc, #216]	@ (800038c <lcd_putchar+0x100>)
 80002b2:	6993      	ldr	r3, [r2, #24]
 80002b4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80002b8:	6193      	str	r3, [r2, #24]
        if ((character & 0x20) != 0)	// Select bit 5 of command, if HIGH set Data line 5 (D5)
 80002ba:	f014 0f20 	tst.w	r4, #32
 80002be:	d03e      	beq.n	800033e <lcd_putchar+0xb2>
        	GPIOB->BSRR |= LCD_D5_SET;                 
 80002c0:	4a33      	ldr	r2, [pc, #204]	@ (8000390 <lcd_putchar+0x104>)
 80002c2:	6993      	ldr	r3, [r2, #24]
 80002c4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80002c8:	6193      	str	r3, [r2, #24]
        if ((character & 0x10) != 0)	// Select bit 4 of command, if HIGH set Data line 4 (D4) 
 80002ca:	f014 0f10 	tst.w	r4, #16
 80002ce:	d03c      	beq.n	800034a <lcd_putchar+0xbe>
        	GPIOB->BSRR |= LCD_D4_SET;
 80002d0:	4a2f      	ldr	r2, [pc, #188]	@ (8000390 <lcd_putchar+0x104>)
 80002d2:	6993      	ldr	r3, [r2, #24]
 80002d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80002d8:	6193      	str	r3, [r2, #24]
        pulse_strobe ();		// Send data
 80002da:	f7ff ffbd 	bl	8000258 <pulse_strobe>
        if ((character & 0x08) != 0)	// Select bit 3 of command, if HIGH set Data line 7 (D7) 
 80002de:	f014 0f08 	tst.w	r4, #8
 80002e2:	d038      	beq.n	8000356 <lcd_putchar+0xca>
        	GPIOA->BSRR |= LCD_D7_SET;
 80002e4:	4a29      	ldr	r2, [pc, #164]	@ (800038c <lcd_putchar+0x100>)
 80002e6:	6993      	ldr	r3, [r2, #24]
 80002e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80002ec:	6193      	str	r3, [r2, #24]
        if ((character & 0x04) != 0)	// Select bit 2 of command, if HIGH set Data line 6 (D6)         
 80002ee:	f014 0f04 	tst.w	r4, #4
 80002f2:	d036      	beq.n	8000362 <lcd_putchar+0xd6>
            GPIOA->BSRR |= LCD_D6_SET;
 80002f4:	4a25      	ldr	r2, [pc, #148]	@ (800038c <lcd_putchar+0x100>)
 80002f6:	6993      	ldr	r3, [r2, #24]
 80002f8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80002fc:	6193      	str	r3, [r2, #24]
        if ((character & 0x02) != 0)	// Select bit 1 of command, if HIGH set Data line 5 (D5)  
 80002fe:	f014 0f02 	tst.w	r4, #2
 8000302:	d034      	beq.n	800036e <lcd_putchar+0xe2>
        	GPIOB->BSRR |= LCD_D5_SET;       
 8000304:	4a22      	ldr	r2, [pc, #136]	@ (8000390 <lcd_putchar+0x104>)
 8000306:	6993      	ldr	r3, [r2, #24]
 8000308:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800030c:	6193      	str	r3, [r2, #24]
        if ((character & 0x01) != 0)	// Select bit 0 of command, if HIGH set Data line 4 (D4)
 800030e:	f014 0f01 	tst.w	r4, #1
 8000312:	d032      	beq.n	800037a <lcd_putchar+0xee>
        	GPIOB->BSRR |= LCD_D4_SET;
 8000314:	4a1e      	ldr	r2, [pc, #120]	@ (8000390 <lcd_putchar+0x104>)
 8000316:	6993      	ldr	r3, [r2, #24]
 8000318:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800031c:	6193      	str	r3, [r2, #24]
        pulse_strobe();			// Send data
 800031e:	f7ff ff9b 	bl	8000258 <pulse_strobe>
}
 8000322:	bd10      	pop	{r4, pc}
        	GPIOA->BSRR |= LCD_D7_SET;
 8000324:	f5a2 6200 	sub.w	r2, r2, #2048	@ 0x800
 8000328:	6993      	ldr	r3, [r2, #24]
 800032a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800032e:	6193      	str	r3, [r2, #24]
 8000330:	e7bb      	b.n	80002aa <lcd_putchar+0x1e>
            GPIOA->BSRR |= LCD_D6_RESET;
 8000332:	4a16      	ldr	r2, [pc, #88]	@ (800038c <lcd_putchar+0x100>)
 8000334:	6993      	ldr	r3, [r2, #24]
 8000336:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800033a:	6193      	str	r3, [r2, #24]
 800033c:	e7bd      	b.n	80002ba <lcd_putchar+0x2e>
        	GPIOB->BSRR |= LCD_D5_RESET;
 800033e:	4a14      	ldr	r2, [pc, #80]	@ (8000390 <lcd_putchar+0x104>)
 8000340:	6993      	ldr	r3, [r2, #24]
 8000342:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000346:	6193      	str	r3, [r2, #24]
 8000348:	e7bf      	b.n	80002ca <lcd_putchar+0x3e>
        	GPIOB->BSRR |= LCD_D4_RESET;
 800034a:	4a11      	ldr	r2, [pc, #68]	@ (8000390 <lcd_putchar+0x104>)
 800034c:	6993      	ldr	r3, [r2, #24]
 800034e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000352:	6193      	str	r3, [r2, #24]
 8000354:	e7c1      	b.n	80002da <lcd_putchar+0x4e>
        	GPIOA->BSRR |= LCD_D7_RESET;
 8000356:	4a0d      	ldr	r2, [pc, #52]	@ (800038c <lcd_putchar+0x100>)
 8000358:	6993      	ldr	r3, [r2, #24]
 800035a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800035e:	6193      	str	r3, [r2, #24]
 8000360:	e7c5      	b.n	80002ee <lcd_putchar+0x62>
            GPIOA->BSRR |= LCD_D6_RESET;
 8000362:	4a0a      	ldr	r2, [pc, #40]	@ (800038c <lcd_putchar+0x100>)
 8000364:	6993      	ldr	r3, [r2, #24]
 8000366:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800036a:	6193      	str	r3, [r2, #24]
 800036c:	e7c7      	b.n	80002fe <lcd_putchar+0x72>
        	GPIOB->BSRR |= LCD_D5_RESET;
 800036e:	4a08      	ldr	r2, [pc, #32]	@ (8000390 <lcd_putchar+0x104>)
 8000370:	6993      	ldr	r3, [r2, #24]
 8000372:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000376:	6193      	str	r3, [r2, #24]
 8000378:	e7c9      	b.n	800030e <lcd_putchar+0x82>
        	GPIOB->BSRR |= LCD_D4_RESET;
 800037a:	4a05      	ldr	r2, [pc, #20]	@ (8000390 <lcd_putchar+0x104>)
 800037c:	6993      	ldr	r3, [r2, #24]
 800037e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000382:	6193      	str	r3, [r2, #24]
 8000384:	e7cb      	b.n	800031e <lcd_putchar+0x92>
 8000386:	bf00      	nop
 8000388:	40020800 	.word	0x40020800
 800038c:	40020000 	.word	0x40020000
 8000390:	40020400 	.word	0x40020400

08000394 <lcd_putstring>:
{
 8000394:	b538      	push	{r3, r4, r5, lr}
 8000396:	4605      	mov	r5, r0
    unsigned char count = 0;
 8000398:	2400      	movs	r4, #0
    while (instring[count])		// Until the null terminator is reached
 800039a:	e003      	b.n	80003a4 <lcd_putstring+0x10>
    	lcd_putchar(instring[count]);	// Write each character to LCD
 800039c:	f7ff ff76 	bl	800028c <lcd_putchar>
	    count++;
 80003a0:	3401      	adds	r4, #1
 80003a2:	b2e4      	uxtb	r4, r4
    while (instring[count])		// Until the null terminator is reached
 80003a4:	5d28      	ldrb	r0, [r5, r4]
 80003a6:	2800      	cmp	r0, #0
 80003a8:	d1f8      	bne.n	800039c <lcd_putstring+0x8>
}
 80003aa:	bd38      	pop	{r3, r4, r5, pc}

080003ac <lcd_command>:
{
 80003ac:	b510      	push	{r4, lr}
 80003ae:	4604      	mov	r4, r0
    GPIOC->BSRR |= LCD_RS_RESET;	// Register Select (RS)line low (data sent will now be read as commands);
 80003b0:	4a3f      	ldr	r2, [pc, #252]	@ (80004b0 <lcd_command+0x104>)
 80003b2:	6993      	ldr	r3, [r2, #24]
 80003b4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80003b8:	6193      	str	r3, [r2, #24]
    if ((command & 0x80) != 0)		// Select bit 7 of command, if HIGH set Data line 7 (D7) 
 80003ba:	f010 0f80 	tst.w	r0, #128	@ 0x80
 80003be:	d145      	bne.n	800044c <lcd_command+0xa0>
    	GPIOA->BSRR |= LCD_D7_RESET;
 80003c0:	4a3c      	ldr	r2, [pc, #240]	@ (80004b4 <lcd_command+0x108>)
 80003c2:	6993      	ldr	r3, [r2, #24]
 80003c4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80003c8:	6193      	str	r3, [r2, #24]
    if ((command & 0x40) != 0)		// Select bit 6 of command, if HIGH set Data line 6 (D6) 
 80003ca:	f014 0f40 	tst.w	r4, #64	@ 0x40
 80003ce:	d044      	beq.n	800045a <lcd_command+0xae>
        GPIOA->BSRR |= LCD_D6_SET;
 80003d0:	4a38      	ldr	r2, [pc, #224]	@ (80004b4 <lcd_command+0x108>)
 80003d2:	6993      	ldr	r3, [r2, #24]
 80003d4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80003d8:	6193      	str	r3, [r2, #24]
    if ((command & 0x20) != 0)		// Select bit 5 of command, if HIGH set Data line 5 (D5)
 80003da:	f014 0f20 	tst.w	r4, #32
 80003de:	d042      	beq.n	8000466 <lcd_command+0xba>
    	GPIOB->BSRR |= LCD_D5_SET;	
 80003e0:	4a35      	ldr	r2, [pc, #212]	@ (80004b8 <lcd_command+0x10c>)
 80003e2:	6993      	ldr	r3, [r2, #24]
 80003e4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80003e8:	6193      	str	r3, [r2, #24]
    if ((command & 0x10) != 0)		// Select bit 4 of command, if HIGH set Data line 4 (D4)
 80003ea:	f014 0f10 	tst.w	r4, #16
 80003ee:	d040      	beq.n	8000472 <lcd_command+0xc6>
    	GPIOB->BSRR |= LCD_D4_SET;
 80003f0:	4a31      	ldr	r2, [pc, #196]	@ (80004b8 <lcd_command+0x10c>)
 80003f2:	6993      	ldr	r3, [r2, #24]
 80003f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80003f8:	6193      	str	r3, [r2, #24]
    pulse_strobe ();			// Send data
 80003fa:	f7ff ff2d 	bl	8000258 <pulse_strobe>
    if ((command & 0x08) != 0)		// Select bit 3 of command, if HIGH set Data line 7 (D7) 
 80003fe:	f014 0f08 	tst.w	r4, #8
 8000402:	d03c      	beq.n	800047e <lcd_command+0xd2>
    	GPIOA->BSRR |= LCD_D7_SET;
 8000404:	4a2b      	ldr	r2, [pc, #172]	@ (80004b4 <lcd_command+0x108>)
 8000406:	6993      	ldr	r3, [r2, #24]
 8000408:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800040c:	6193      	str	r3, [r2, #24]
    if ((command & 0x04) != 0)		// Select bit 2 of command, if HIGH set Data line 6 (D6)
 800040e:	f014 0f04 	tst.w	r4, #4
 8000412:	d03a      	beq.n	800048a <lcd_command+0xde>
        GPIOA->BSRR |= LCD_D6_SET;
 8000414:	4a27      	ldr	r2, [pc, #156]	@ (80004b4 <lcd_command+0x108>)
 8000416:	6993      	ldr	r3, [r2, #24]
 8000418:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800041c:	6193      	str	r3, [r2, #24]
    if ((command & 0x02) != 0)		// Select bit 1 of command, if HIGH set Data line 5 (D5)
 800041e:	f014 0f02 	tst.w	r4, #2
 8000422:	d038      	beq.n	8000496 <lcd_command+0xea>
    	GPIOB->BSRR |= LCD_D5_SET;         
 8000424:	4a24      	ldr	r2, [pc, #144]	@ (80004b8 <lcd_command+0x10c>)
 8000426:	6993      	ldr	r3, [r2, #24]
 8000428:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800042c:	6193      	str	r3, [r2, #24]
    if ((command & 0x01) != 0)		// Select bit 0 of command, if HIGH set Data line 4 (D4)
 800042e:	f014 0f01 	tst.w	r4, #1
 8000432:	d036      	beq.n	80004a2 <lcd_command+0xf6>
    	GPIOB->BSRR |= LCD_D4_SET;
 8000434:	4a20      	ldr	r2, [pc, #128]	@ (80004b8 <lcd_command+0x10c>)
 8000436:	6993      	ldr	r3, [r2, #24]
 8000438:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800043c:	6193      	str	r3, [r2, #24]
    pulse_strobe();			// Send data
 800043e:	f7ff ff0b 	bl	8000258 <pulse_strobe>
    delay(3000);
 8000442:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000446:	f7ff fef7 	bl	8000238 <delay>
}
 800044a:	bd10      	pop	{r4, pc}
    	GPIOA->BSRR |= LCD_D7_SET;
 800044c:	f5a2 6200 	sub.w	r2, r2, #2048	@ 0x800
 8000450:	6993      	ldr	r3, [r2, #24]
 8000452:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000456:	6193      	str	r3, [r2, #24]
 8000458:	e7b7      	b.n	80003ca <lcd_command+0x1e>
        GPIOA->BSRR |= LCD_D6_RESET;
 800045a:	4a16      	ldr	r2, [pc, #88]	@ (80004b4 <lcd_command+0x108>)
 800045c:	6993      	ldr	r3, [r2, #24]
 800045e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000462:	6193      	str	r3, [r2, #24]
 8000464:	e7b9      	b.n	80003da <lcd_command+0x2e>
    	GPIOB->BSRR |= LCD_D5_RESET;
 8000466:	4a14      	ldr	r2, [pc, #80]	@ (80004b8 <lcd_command+0x10c>)
 8000468:	6993      	ldr	r3, [r2, #24]
 800046a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800046e:	6193      	str	r3, [r2, #24]
 8000470:	e7bb      	b.n	80003ea <lcd_command+0x3e>
    	GPIOB->BSRR |= LCD_D4_RESET;
 8000472:	4a11      	ldr	r2, [pc, #68]	@ (80004b8 <lcd_command+0x10c>)
 8000474:	6993      	ldr	r3, [r2, #24]
 8000476:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800047a:	6193      	str	r3, [r2, #24]
 800047c:	e7bd      	b.n	80003fa <lcd_command+0x4e>
    	GPIOA->BSRR |= LCD_D7_RESET;
 800047e:	4a0d      	ldr	r2, [pc, #52]	@ (80004b4 <lcd_command+0x108>)
 8000480:	6993      	ldr	r3, [r2, #24]
 8000482:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000486:	6193      	str	r3, [r2, #24]
 8000488:	e7c1      	b.n	800040e <lcd_command+0x62>
        GPIOA->BSRR |= LCD_D6_RESET;
 800048a:	4a0a      	ldr	r2, [pc, #40]	@ (80004b4 <lcd_command+0x108>)
 800048c:	6993      	ldr	r3, [r2, #24]
 800048e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000492:	6193      	str	r3, [r2, #24]
 8000494:	e7c3      	b.n	800041e <lcd_command+0x72>
    	GPIOB->BSRR |= LCD_D5_RESET;
 8000496:	4a08      	ldr	r2, [pc, #32]	@ (80004b8 <lcd_command+0x10c>)
 8000498:	6993      	ldr	r3, [r2, #24]
 800049a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800049e:	6193      	str	r3, [r2, #24]
 80004a0:	e7c5      	b.n	800042e <lcd_command+0x82>
    	GPIOB->BSRR |= LCD_D4_RESET;
 80004a2:	4a05      	ldr	r2, [pc, #20]	@ (80004b8 <lcd_command+0x10c>)
 80004a4:	6993      	ldr	r3, [r2, #24]
 80004a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80004aa:	6193      	str	r3, [r2, #24]
 80004ac:	e7c7      	b.n	800043e <lcd_command+0x92>
 80004ae:	bf00      	nop
 80004b0:	40020800 	.word	0x40020800
 80004b4:	40020000 	.word	0x40020000
 80004b8:	40020400 	.word	0x40020400

080004bc <init_LCD>:
{
 80004bc:	b508      	push	{r3, lr}
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 80004be:	4b19      	ldr	r3, [pc, #100]	@ (8000524 <init_LCD+0x68>)
 80004c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80004c2:	f042 0201 	orr.w	r2, r2, #1
 80004c6:	631a      	str	r2, [r3, #48]	@ 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 80004c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80004ca:	f042 0202 	orr.w	r2, r2, #2
 80004ce:	631a      	str	r2, [r3, #48]	@ 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 80004d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80004d2:	f042 0204 	orr.w	r2, r2, #4
 80004d6:	631a      	str	r2, [r3, #48]	@ 0x30
    GPIOA->MODER |= (GPIO_MODER_MODER12_0|GPIO_MODER_MODER15_0); // D6 and D7
 80004d8:	4a13      	ldr	r2, [pc, #76]	@ (8000528 <init_LCD+0x6c>)
 80004da:	6813      	ldr	r3, [r2, #0]
 80004dc:	f043 4382 	orr.w	r3, r3, #1090519040	@ 0x41000000
 80004e0:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |= (GPIO_MODER_MODER8_0|GPIO_MODER_MODER9_0);   // D4 and D5
 80004e2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80004e6:	6813      	ldr	r3, [r2, #0]
 80004e8:	f443 23a0 	orr.w	r3, r3, #327680	@ 0x50000
 80004ec:	6013      	str	r3, [r2, #0]
    GPIOC->MODER |= (GPIO_MODER_MODER14_0|GPIO_MODER_MODER15_0); // RS and EN
 80004ee:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80004f2:	6813      	ldr	r3, [r2, #0]
 80004f4:	f043 43a0 	orr.w	r3, r3, #1342177280	@ 0x50000000
 80004f8:	6013      	str	r3, [r2, #0]
    delay(30000);			// Allow the LCD some power up time (~30ms)
 80004fa:	f247 5030 	movw	r0, #30000	@ 0x7530
 80004fe:	f7ff fe9b 	bl	8000238 <delay>
    lcd_command(POWER_UP);		// Power up initialization for the lcd
 8000502:	2033      	movs	r0, #51	@ 0x33
 8000504:	f7ff ff52 	bl	80003ac <lcd_command>
    lcd_command(FOURBIT_MODE);		// Set LCD into 4 bit mode
 8000508:	2032      	movs	r0, #50	@ 0x32
 800050a:	f7ff ff4f 	bl	80003ac <lcd_command>
    lcd_command(DISPLAY_ON);		// Turn display on and set up cursor
 800050e:	200c      	movs	r0, #12
 8000510:	f7ff ff4c 	bl	80003ac <lcd_command>
    lcd_command(TWOLINE_MODE);		// Set up 2 lines and character size
 8000514:	2028      	movs	r0, #40	@ 0x28
 8000516:	f7ff ff49 	bl	80003ac <lcd_command>
    lcd_command(CLEAR);			// Clear display
 800051a:	2001      	movs	r0, #1
 800051c:	f7ff ff46 	bl	80003ac <lcd_command>
}
 8000520:	bd08      	pop	{r3, pc}
 8000522:	bf00      	nop
 8000524:	40023800 	.word	0x40023800
 8000528:	40020000 	.word	0x40020000

0800052c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800052c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000530:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000532:	ad03      	add	r5, sp, #12
 8000534:	2400      	movs	r4, #0
 8000536:	9403      	str	r4, [sp, #12]
 8000538:	9404      	str	r4, [sp, #16]
 800053a:	9405      	str	r4, [sp, #20]
 800053c:	9406      	str	r4, [sp, #24]
 800053e:	9407      	str	r4, [sp, #28]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000540:	9400      	str	r4, [sp, #0]
 8000542:	4b2f      	ldr	r3, [pc, #188]	@ (8000600 <MX_GPIO_Init+0xd4>)
 8000544:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000546:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800054a:	631a      	str	r2, [r3, #48]	@ 0x30
 800054c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800054e:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8000552:	9200      	str	r2, [sp, #0]
 8000554:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000556:	9401      	str	r4, [sp, #4]
 8000558:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800055a:	f042 0201 	orr.w	r2, r2, #1
 800055e:	631a      	str	r2, [r3, #48]	@ 0x30
 8000560:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000562:	f002 0201 	and.w	r2, r2, #1
 8000566:	9201      	str	r2, [sp, #4]
 8000568:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800056a:	9402      	str	r4, [sp, #8]
 800056c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800056e:	f042 0202 	orr.w	r2, r2, #2
 8000572:	631a      	str	r2, [r3, #48]	@ 0x30
 8000574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000576:	f003 0302 	and.w	r3, r3, #2
 800057a:	9302      	str	r3, [sp, #8]
 800057c:	9b02      	ldr	r3, [sp, #8]

  // -------------------------------
  // LCD pins configuration
  // -------------------------------
  // Configure PC14 (RS) and PC15 (E) as output push-pull
  GPIO_InitStruct.Pin = GPIO_PIN_14 | GPIO_PIN_15;
 800057e:	f44f 4b40 	mov.w	fp, #49152	@ 0xc000
 8000582:	f8cd b00c 	str.w	fp, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000586:	2701      	movs	r7, #1
 8000588:	9704      	str	r7, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800058a:	f8df a080 	ldr.w	sl, [pc, #128]	@ 800060c <MX_GPIO_Init+0xe0>
 800058e:	4629      	mov	r1, r5
 8000590:	4650      	mov	r0, sl
 8000592:	f000 fc89 	bl	8000ea8 <HAL_GPIO_Init>

  // Configure PB8 (D4) and PB9 (D5) as output push-pull
  GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 8000596:	f44f 7940 	mov.w	r9, #768	@ 0x300
 800059a:	f8cd 900c 	str.w	r9, [sp, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800059e:	4629      	mov	r1, r5
 80005a0:	4818      	ldr	r0, [pc, #96]	@ (8000604 <MX_GPIO_Init+0xd8>)
 80005a2:	f000 fc81 	bl	8000ea8 <HAL_GPIO_Init>

  // Configure PA12 (D6) and PA15 (D7) as output push-pull
  GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_15;
 80005a6:	f44f 4810 	mov.w	r8, #36864	@ 0x9000
 80005aa:	f8cd 800c 	str.w	r8, [sp, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005ae:	4e16      	ldr	r6, [pc, #88]	@ (8000608 <MX_GPIO_Init+0xdc>)
 80005b0:	4629      	mov	r1, r5
 80005b2:	4630      	mov	r0, r6
 80005b4:	f000 fc78 	bl	8000ea8 <HAL_GPIO_Init>

  // Set all LCD pins LOW initially
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14 | GPIO_PIN_15, GPIO_PIN_RESET);
 80005b8:	4622      	mov	r2, r4
 80005ba:	4659      	mov	r1, fp
 80005bc:	4650      	mov	r0, sl
 80005be:	f000 fd63 	bl	8001088 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8 | GPIO_PIN_9, GPIO_PIN_RESET);
 80005c2:	4622      	mov	r2, r4
 80005c4:	4649      	mov	r1, r9
 80005c6:	480f      	ldr	r0, [pc, #60]	@ (8000604 <MX_GPIO_Init+0xd8>)
 80005c8:	f000 fd5e 	bl	8001088 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12 | GPIO_PIN_15, GPIO_PIN_RESET);
 80005cc:	4622      	mov	r2, r4
 80005ce:	4641      	mov	r1, r8
 80005d0:	4630      	mov	r0, r6
 80005d2:	f000 fd59 	bl	8001088 <HAL_GPIO_WritePin>


  // -------------------------------
  // Button0 configuration (PA0)
  // -------------------------------
  GPIO_InitStruct.Pin = Button0_Pin;
 80005d6:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; // Interrupt on rising edge
 80005d8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80005dc:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;         // Use pull-up resistor
 80005de:	9705      	str	r7, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005e0:	4629      	mov	r1, r5
 80005e2:	4630      	mov	r0, r6
 80005e4:	f000 fc60 	bl	8000ea8 <HAL_GPIO_Init>

  // Enable and set EXTI line 0 interrupt priority
  HAL_NVIC_SetPriority(EXTI0_IRQn, 2, 0);
 80005e8:	4622      	mov	r2, r4
 80005ea:	2102      	movs	r1, #2
 80005ec:	2006      	movs	r0, #6
 80005ee:	f000 fa2f 	bl	8000a50 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80005f2:	2006      	movs	r0, #6
 80005f4:	f000 fa3c 	bl	8000a70 <HAL_NVIC_EnableIRQ>

  /* USER CODE END MX_GPIO_Init_2 */
}
 80005f8:	b009      	add	sp, #36	@ 0x24
 80005fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80005fe:	bf00      	nop
 8000600:	40023800 	.word	0x40023800
 8000604:	40020400 	.word	0x40020400
 8000608:	40020000 	.word	0x40020000
 800060c:	40020800 	.word	0x40020800

08000610 <MX_DMA_Init>:
{
 8000610:	b500      	push	{lr}
 8000612:	b083      	sub	sp, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000614:	2100      	movs	r1, #0
 8000616:	9101      	str	r1, [sp, #4]
 8000618:	4b09      	ldr	r3, [pc, #36]	@ (8000640 <MX_DMA_Init+0x30>)
 800061a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800061c:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 8000620:	631a      	str	r2, [r3, #48]	@ 0x30
 8000622:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000624:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000628:	9301      	str	r3, [sp, #4]
 800062a:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800062c:	460a      	mov	r2, r1
 800062e:	2010      	movs	r0, #16
 8000630:	f000 fa0e 	bl	8000a50 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000634:	2010      	movs	r0, #16
 8000636:	f000 fa1b 	bl	8000a70 <HAL_NVIC_EnableIRQ>
}
 800063a:	b003      	add	sp, #12
 800063c:	f85d fb04 	ldr.w	pc, [sp], #4
 8000640:	40023800 	.word	0x40023800

08000644 <EXTI0_IRQHandler>:

/* USER CODE BEGIN 4 */
void EXTI0_IRQHandler(void){
 8000644:	b508      	push	{r3, lr}
	// HINT: Consider using C's "switch" function to handle LUT changes




	HAL_GPIO_EXTI_IRQHandler(Button0_Pin); // Clear interrupt flags
 8000646:	2001      	movs	r0, #1
 8000648:	f000 fd26 	bl	8001098 <HAL_GPIO_EXTI_IRQHandler>
}
 800064c:	bd08      	pop	{r3, pc}

0800064e <Error_Handler>:
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800064e:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000650:	e7fe      	b.n	8000650 <Error_Handler+0x2>
	...

08000654 <MX_TIM2_Init>:
{
 8000654:	b500      	push	{lr}
 8000656:	b08f      	sub	sp, #60	@ 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000658:	2300      	movs	r3, #0
 800065a:	930a      	str	r3, [sp, #40]	@ 0x28
 800065c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800065e:	930c      	str	r3, [sp, #48]	@ 0x30
 8000660:	930d      	str	r3, [sp, #52]	@ 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000662:	9308      	str	r3, [sp, #32]
 8000664:	9309      	str	r3, [sp, #36]	@ 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000666:	9301      	str	r3, [sp, #4]
 8000668:	9302      	str	r3, [sp, #8]
 800066a:	9303      	str	r3, [sp, #12]
 800066c:	9304      	str	r3, [sp, #16]
 800066e:	9305      	str	r3, [sp, #20]
 8000670:	9306      	str	r3, [sp, #24]
 8000672:	9307      	str	r3, [sp, #28]
  htim2.Instance = TIM2;
 8000674:	4835      	ldr	r0, [pc, #212]	@ (800074c <MX_TIM2_Init+0xf8>)
 8000676:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800067a:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 0;
 800067c:	6043      	str	r3, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800067e:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 4294967295;
 8000680:	f04f 32ff 	mov.w	r2, #4294967295
 8000684:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000686:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000688:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800068a:	f001 fa3f 	bl	8001b0c <HAL_TIM_Base_Init>
 800068e:	2800      	cmp	r0, #0
 8000690:	d150      	bne.n	8000734 <MX_TIM2_Init+0xe0>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000692:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000696:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000698:	a90a      	add	r1, sp, #40	@ 0x28
 800069a:	482c      	ldr	r0, [pc, #176]	@ (800074c <MX_TIM2_Init+0xf8>)
 800069c:	f001 fb9c 	bl	8001dd8 <HAL_TIM_ConfigClockSource>
 80006a0:	2800      	cmp	r0, #0
 80006a2:	d149      	bne.n	8000738 <MX_TIM2_Init+0xe4>
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 80006a4:	4829      	ldr	r0, [pc, #164]	@ (800074c <MX_TIM2_Init+0xf8>)
 80006a6:	f001 fa5d 	bl	8001b64 <HAL_TIM_OC_Init>
 80006aa:	2800      	cmp	r0, #0
 80006ac:	d146      	bne.n	800073c <MX_TIM2_Init+0xe8>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006ae:	2300      	movs	r3, #0
 80006b0:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006b2:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80006b4:	a908      	add	r1, sp, #32
 80006b6:	4825      	ldr	r0, [pc, #148]	@ (800074c <MX_TIM2_Init+0xf8>)
 80006b8:	f001 fd18 	bl	80020ec <HAL_TIMEx_MasterConfigSynchronization>
 80006bc:	2800      	cmp	r0, #0
 80006be:	d13f      	bne.n	8000740 <MX_TIM2_Init+0xec>
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80006c0:	2200      	movs	r2, #0
 80006c2:	9201      	str	r2, [sp, #4]
  sConfigOC.Pulse = 0;
 80006c4:	9202      	str	r2, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80006c6:	9203      	str	r2, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80006c8:	9205      	str	r2, [sp, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80006ca:	a901      	add	r1, sp, #4
 80006cc:	481f      	ldr	r0, [pc, #124]	@ (800074c <MX_TIM2_Init+0xf8>)
 80006ce:	f001 fad9 	bl	8001c84 <HAL_TIM_OC_ConfigChannel>
 80006d2:	2800      	cmp	r0, #0
 80006d4:	d136      	bne.n	8000744 <MX_TIM2_Init+0xf0>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80006d6:	2300      	movs	r3, #0
 80006d8:	9300      	str	r3, [sp, #0]
 80006da:	4a1d      	ldr	r2, [pc, #116]	@ (8000750 <MX_TIM2_Init+0xfc>)
 80006dc:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 80006de:	f441 1100 	orr.w	r1, r1, #2097152	@ 0x200000
 80006e2:	6311      	str	r1, [r2, #48]	@ 0x30
 80006e4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80006e6:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80006ea:	9200      	str	r2, [sp, #0]
 80006ec:	9a00      	ldr	r2, [sp, #0]
  hdma_tim2_ch1.Instance = DMA1_Stream5;
 80006ee:	4819      	ldr	r0, [pc, #100]	@ (8000754 <MX_TIM2_Init+0x100>)
 80006f0:	4a19      	ldr	r2, [pc, #100]	@ (8000758 <MX_TIM2_Init+0x104>)
 80006f2:	6002      	str	r2, [r0, #0]
  hdma_tim2_ch1.Init.Channel = DMA_CHANNEL_3;         // TIM2_CH1 is on channel 3
 80006f4:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80006f8:	6042      	str	r2, [r0, #4]
  hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH; // Memory -> TIM3->CCR3
 80006fa:	2240      	movs	r2, #64	@ 0x40
 80006fc:	6082      	str	r2, [r0, #8]
  hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;    // Peripheral address fixed
 80006fe:	60c3      	str	r3, [r0, #12]
  hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;        // Memory address increments
 8000700:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000704:	6102      	str	r2, [r0, #16]
  hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000706:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800070a:	6142      	str	r2, [r0, #20]
  hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800070c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000710:	6182      	str	r2, [r0, #24]
  hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;            // Repeat LUT automatically
 8000712:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000716:	61c2      	str	r2, [r0, #28]
  hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8000718:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800071c:	6202      	str	r2, [r0, #32]
  hdma_tim2_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800071e:	6243      	str	r3, [r0, #36]	@ 0x24
  if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8000720:	f000 fa3a 	bl	8000b98 <HAL_DMA_Init>
 8000724:	b980      	cbnz	r0, 8000748 <MX_TIM2_Init+0xf4>
  __HAL_LINKDMA(&htim2, hdma[TIM_DMA_ID_CC1], hdma_tim2_ch1);
 8000726:	4a09      	ldr	r2, [pc, #36]	@ (800074c <MX_TIM2_Init+0xf8>)
 8000728:	4b0a      	ldr	r3, [pc, #40]	@ (8000754 <MX_TIM2_Init+0x100>)
 800072a:	6253      	str	r3, [r2, #36]	@ 0x24
 800072c:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800072e:	b00f      	add	sp, #60	@ 0x3c
 8000730:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000734:	f7ff ff8b 	bl	800064e <Error_Handler>
    Error_Handler();
 8000738:	f7ff ff89 	bl	800064e <Error_Handler>
    Error_Handler();
 800073c:	f7ff ff87 	bl	800064e <Error_Handler>
    Error_Handler();
 8000740:	f7ff ff85 	bl	800064e <Error_Handler>
    Error_Handler();
 8000744:	f7ff ff83 	bl	800064e <Error_Handler>
      Error_Handler();
 8000748:	f7ff ff81 	bl	800064e <Error_Handler>
 800074c:	200002d0 	.word	0x200002d0
 8000750:	40023800 	.word	0x40023800
 8000754:	20000228 	.word	0x20000228
 8000758:	40026088 	.word	0x40026088

0800075c <MX_TIM3_Init>:
{
 800075c:	b500      	push	{lr}
 800075e:	b08f      	sub	sp, #60	@ 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000760:	2300      	movs	r3, #0
 8000762:	930a      	str	r3, [sp, #40]	@ 0x28
 8000764:	930b      	str	r3, [sp, #44]	@ 0x2c
 8000766:	930c      	str	r3, [sp, #48]	@ 0x30
 8000768:	930d      	str	r3, [sp, #52]	@ 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800076a:	9308      	str	r3, [sp, #32]
 800076c:	9309      	str	r3, [sp, #36]	@ 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 800076e:	9301      	str	r3, [sp, #4]
 8000770:	9302      	str	r3, [sp, #8]
 8000772:	9303      	str	r3, [sp, #12]
 8000774:	9304      	str	r3, [sp, #16]
 8000776:	9305      	str	r3, [sp, #20]
 8000778:	9306      	str	r3, [sp, #24]
 800077a:	9307      	str	r3, [sp, #28]
  htim3.Instance = TIM3;
 800077c:	481e      	ldr	r0, [pc, #120]	@ (80007f8 <MX_TIM3_Init+0x9c>)
 800077e:	4a1f      	ldr	r2, [pc, #124]	@ (80007fc <MX_TIM3_Init+0xa0>)
 8000780:	6002      	str	r2, [r0, #0]
  htim3.Init.Prescaler = 0;
 8000782:	6043      	str	r3, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000784:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 65535;
 8000786:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800078a:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800078c:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800078e:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000790:	f001 f9bc 	bl	8001b0c <HAL_TIM_Base_Init>
 8000794:	bb28      	cbnz	r0, 80007e2 <MX_TIM3_Init+0x86>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000796:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800079a:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800079c:	a90a      	add	r1, sp, #40	@ 0x28
 800079e:	4816      	ldr	r0, [pc, #88]	@ (80007f8 <MX_TIM3_Init+0x9c>)
 80007a0:	f001 fb1a 	bl	8001dd8 <HAL_TIM_ConfigClockSource>
 80007a4:	b9f8      	cbnz	r0, 80007e6 <MX_TIM3_Init+0x8a>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80007a6:	4814      	ldr	r0, [pc, #80]	@ (80007f8 <MX_TIM3_Init+0x9c>)
 80007a8:	f001 fa08 	bl	8001bbc <HAL_TIM_PWM_Init>
 80007ac:	b9e8      	cbnz	r0, 80007ea <MX_TIM3_Init+0x8e>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007ae:	2300      	movs	r3, #0
 80007b0:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007b2:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80007b4:	a908      	add	r1, sp, #32
 80007b6:	4810      	ldr	r0, [pc, #64]	@ (80007f8 <MX_TIM3_Init+0x9c>)
 80007b8:	f001 fc98 	bl	80020ec <HAL_TIMEx_MasterConfigSynchronization>
 80007bc:	b9b8      	cbnz	r0, 80007ee <MX_TIM3_Init+0x92>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007be:	2360      	movs	r3, #96	@ 0x60
 80007c0:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 80007c2:	2300      	movs	r3, #0
 80007c4:	9302      	str	r3, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007c6:	9303      	str	r3, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007c8:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80007ca:	2208      	movs	r2, #8
 80007cc:	a901      	add	r1, sp, #4
 80007ce:	480a      	ldr	r0, [pc, #40]	@ (80007f8 <MX_TIM3_Init+0x9c>)
 80007d0:	f001 fa87 	bl	8001ce2 <HAL_TIM_PWM_ConfigChannel>
 80007d4:	b968      	cbnz	r0, 80007f2 <MX_TIM3_Init+0x96>
  HAL_TIM_MspPostInit(&htim3);
 80007d6:	4808      	ldr	r0, [pc, #32]	@ (80007f8 <MX_TIM3_Init+0x9c>)
 80007d8:	f000 fcd4 	bl	8001184 <HAL_TIM_MspPostInit>
}
 80007dc:	b00f      	add	sp, #60	@ 0x3c
 80007de:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80007e2:	f7ff ff34 	bl	800064e <Error_Handler>
    Error_Handler();
 80007e6:	f7ff ff32 	bl	800064e <Error_Handler>
    Error_Handler();
 80007ea:	f7ff ff30 	bl	800064e <Error_Handler>
    Error_Handler();
 80007ee:	f7ff ff2e 	bl	800064e <Error_Handler>
    Error_Handler();
 80007f2:	f7ff ff2c 	bl	800064e <Error_Handler>
 80007f6:	bf00      	nop
 80007f8:	20000288 	.word	0x20000288
 80007fc:	40000400 	.word	0x40000400

08000800 <SystemClock_Config>:
{
 8000800:	b510      	push	{r4, lr}
 8000802:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000804:	ac07      	add	r4, sp, #28
 8000806:	2234      	movs	r2, #52	@ 0x34
 8000808:	2100      	movs	r1, #0
 800080a:	4620      	mov	r0, r4
 800080c:	f001 fcfb 	bl	8002206 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000810:	2300      	movs	r3, #0
 8000812:	9302      	str	r3, [sp, #8]
 8000814:	9303      	str	r3, [sp, #12]
 8000816:	9304      	str	r3, [sp, #16]
 8000818:	9305      	str	r3, [sp, #20]
 800081a:	9306      	str	r3, [sp, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 800081c:	9300      	str	r3, [sp, #0]
 800081e:	4a19      	ldr	r2, [pc, #100]	@ (8000884 <SystemClock_Config+0x84>)
 8000820:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8000822:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8000826:	6411      	str	r1, [r2, #64]	@ 0x40
 8000828:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800082a:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 800082e:	9200      	str	r2, [sp, #0]
 8000830:	9a00      	ldr	r2, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000832:	9301      	str	r3, [sp, #4]
 8000834:	4914      	ldr	r1, [pc, #80]	@ (8000888 <SystemClock_Config+0x88>)
 8000836:	680a      	ldr	r2, [r1, #0]
 8000838:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800083c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000840:	600a      	str	r2, [r1, #0]
 8000842:	680a      	ldr	r2, [r1, #0]
 8000844:	f402 4240 	and.w	r2, r2, #49152	@ 0xc000
 8000848:	9201      	str	r2, [sp, #4]
 800084a:	9a01      	ldr	r2, [sp, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800084c:	2202      	movs	r2, #2
 800084e:	9207      	str	r2, [sp, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000850:	2201      	movs	r2, #1
 8000852:	920a      	str	r2, [sp, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000854:	2210      	movs	r2, #16
 8000856:	920b      	str	r2, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000858:	930d      	str	r3, [sp, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800085a:	4620      	mov	r0, r4
 800085c:	f000 fe02 	bl	8001464 <HAL_RCC_OscConfig>
 8000860:	b960      	cbnz	r0, 800087c <SystemClock_Config+0x7c>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000862:	230f      	movs	r3, #15
 8000864:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000866:	2100      	movs	r1, #0
 8000868:	9103      	str	r1, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800086a:	9104      	str	r1, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800086c:	9105      	str	r1, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800086e:	9106      	str	r1, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000870:	a802      	add	r0, sp, #8
 8000872:	f000 fcb3 	bl	80011dc <HAL_RCC_ClockConfig>
 8000876:	b918      	cbnz	r0, 8000880 <SystemClock_Config+0x80>
}
 8000878:	b014      	add	sp, #80	@ 0x50
 800087a:	bd10      	pop	{r4, pc}
    Error_Handler();
 800087c:	f7ff fee7 	bl	800064e <Error_Handler>
    Error_Handler();
 8000880:	f7ff fee5 	bl	800064e <Error_Handler>
 8000884:	40023800 	.word	0x40023800
 8000888:	40007000 	.word	0x40007000

0800088c <main>:
{
 800088c:	b508      	push	{r3, lr}
  HAL_Init();
 800088e:	f000 f85f 	bl	8000950 <HAL_Init>
  SystemClock_Config();
 8000892:	f7ff ffb5 	bl	8000800 <SystemClock_Config>
  MX_GPIO_Init();
 8000896:	f7ff fe49 	bl	800052c <MX_GPIO_Init>
  MX_DMA_Init();
 800089a:	f7ff feb9 	bl	8000610 <MX_DMA_Init>
  MX_TIM2_Init();
 800089e:	f7ff fed9 	bl	8000654 <MX_TIM2_Init>
  MX_TIM3_Init();
 80008a2:	f7ff ff5b 	bl	800075c <MX_TIM3_Init>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80008a6:	2108      	movs	r1, #8
 80008a8:	4811      	ldr	r0, [pc, #68]	@ (80008f0 <main+0x64>)
 80008aa:	f001 fba1 	bl	8001ff0 <HAL_TIM_PWM_Start>
  HAL_TIM_OC_Start(&htim2,TIM_CHANNEL_1);
 80008ae:	4c11      	ldr	r4, [pc, #68]	@ (80008f4 <main+0x68>)
 80008b0:	2100      	movs	r1, #0
 80008b2:	4620      	mov	r0, r4
 80008b4:	f001 fb1e 	bl	8001ef4 <HAL_TIM_OC_Start>
 HAL_DMA_Start_IT(&hdma_tim2_ch1, (uint32_t)Sin_LUT, (uint32_t)&htim2.Instance->CCR1, NS);
 80008b8:	6822      	ldr	r2, [r4, #0]
 80008ba:	2380      	movs	r3, #128	@ 0x80
 80008bc:	3234      	adds	r2, #52	@ 0x34
 80008be:	490e      	ldr	r1, [pc, #56]	@ (80008f8 <main+0x6c>)
 80008c0:	480e      	ldr	r0, [pc, #56]	@ (80008fc <main+0x70>)
 80008c2:	f000 f9cf 	bl	8000c64 <HAL_DMA_Start_IT>
 init_LCD();
 80008c6:	f7ff fdf9 	bl	80004bc <init_LCD>
  lcd_command(CLEAR);
 80008ca:	2001      	movs	r0, #1
 80008cc:	f7ff fd6e 	bl	80003ac <lcd_command>
  lcd_command(CURSOR_HOME);
 80008d0:	2002      	movs	r0, #2
 80008d2:	f7ff fd6b 	bl	80003ac <lcd_command>
  lcd_putstring("Waveform: ");
 80008d6:	480a      	ldr	r0, [pc, #40]	@ (8000900 <main+0x74>)
 80008d8:	f7ff fd5c 	bl	8000394 <lcd_putstring>
  lcd_command(LINE_TWO);
 80008dc:	20c0      	movs	r0, #192	@ 0xc0
 80008de:	f7ff fd65 	bl	80003ac <lcd_command>
__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC1);
 80008e2:	6822      	ldr	r2, [r4, #0]
 80008e4:	68d3      	ldr	r3, [r2, #12]
 80008e6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80008ea:	60d3      	str	r3, [r2, #12]
  while (1)
 80008ec:	e7fe      	b.n	80008ec <main+0x60>
 80008ee:	bf00      	nop
 80008f0:	20000288 	.word	0x20000288
 80008f4:	200002d0 	.word	0x200002d0
 80008f8:	20000000 	.word	0x20000000
 80008fc:	20000228 	.word	0x20000228
 8000900:	08002570 	.word	0x08002570

08000904 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000904:	b510      	push	{r4, lr}
 8000906:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000908:	4b0e      	ldr	r3, [pc, #56]	@ (8000944 <HAL_InitTick+0x40>)
 800090a:	781a      	ldrb	r2, [r3, #0]
 800090c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000910:	fbb3 f3f2 	udiv	r3, r3, r2
 8000914:	4a0c      	ldr	r2, [pc, #48]	@ (8000948 <HAL_InitTick+0x44>)
 8000916:	6810      	ldr	r0, [r2, #0]
 8000918:	fbb0 f0f3 	udiv	r0, r0, r3
 800091c:	f000 f8ac 	bl	8000a78 <HAL_SYSTICK_Config>
 8000920:	b968      	cbnz	r0, 800093e <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000922:	2c0f      	cmp	r4, #15
 8000924:	d901      	bls.n	800092a <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8000926:	2001      	movs	r0, #1
 8000928:	e00a      	b.n	8000940 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800092a:	2200      	movs	r2, #0
 800092c:	4621      	mov	r1, r4
 800092e:	f04f 30ff 	mov.w	r0, #4294967295
 8000932:	f000 f88d 	bl	8000a50 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000936:	4b05      	ldr	r3, [pc, #20]	@ (800094c <HAL_InitTick+0x48>)
 8000938:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800093a:	2000      	movs	r0, #0
 800093c:	e000      	b.n	8000940 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 800093e:	2001      	movs	r0, #1
}
 8000940:	bd10      	pop	{r4, pc}
 8000942:	bf00      	nop
 8000944:	20000200 	.word	0x20000200
 8000948:	20000208 	.word	0x20000208
 800094c:	20000204 	.word	0x20000204

08000950 <HAL_Init>:
{
 8000950:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000952:	4b0b      	ldr	r3, [pc, #44]	@ (8000980 <HAL_Init+0x30>)
 8000954:	681a      	ldr	r2, [r3, #0]
 8000956:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800095a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800095c:	681a      	ldr	r2, [r3, #0]
 800095e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8000962:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000964:	681a      	ldr	r2, [r3, #0]
 8000966:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800096a:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800096c:	2003      	movs	r0, #3
 800096e:	f000 f85d 	bl	8000a2c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000972:	200f      	movs	r0, #15
 8000974:	f7ff ffc6 	bl	8000904 <HAL_InitTick>
  HAL_MspInit();
 8000978:	f000 fb9c 	bl	80010b4 <HAL_MspInit>
}
 800097c:	2000      	movs	r0, #0
 800097e:	bd08      	pop	{r3, pc}
 8000980:	40023c00 	.word	0x40023c00

08000984 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000984:	4a03      	ldr	r2, [pc, #12]	@ (8000994 <HAL_IncTick+0x10>)
 8000986:	6811      	ldr	r1, [r2, #0]
 8000988:	4b03      	ldr	r3, [pc, #12]	@ (8000998 <HAL_IncTick+0x14>)
 800098a:	781b      	ldrb	r3, [r3, #0]
 800098c:	440b      	add	r3, r1
 800098e:	6013      	str	r3, [r2, #0]
}
 8000990:	4770      	bx	lr
 8000992:	bf00      	nop
 8000994:	20000318 	.word	0x20000318
 8000998:	20000200 	.word	0x20000200

0800099c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800099c:	4b01      	ldr	r3, [pc, #4]	@ (80009a4 <HAL_GetTick+0x8>)
 800099e:	6818      	ldr	r0, [r3, #0]
}
 80009a0:	4770      	bx	lr
 80009a2:	bf00      	nop
 80009a4:	20000318 	.word	0x20000318

080009a8 <__NVIC_EnableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 80009a8:	2800      	cmp	r0, #0
 80009aa:	db07      	blt.n	80009bc <__NVIC_EnableIRQ+0x14>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80009ac:	f000 021f 	and.w	r2, r0, #31
 80009b0:	0940      	lsrs	r0, r0, #5
 80009b2:	2301      	movs	r3, #1
 80009b4:	4093      	lsls	r3, r2
 80009b6:	4a02      	ldr	r2, [pc, #8]	@ (80009c0 <__NVIC_EnableIRQ+0x18>)
 80009b8:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80009bc:	4770      	bx	lr
 80009be:	bf00      	nop
 80009c0:	e000e100 	.word	0xe000e100

080009c4 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 80009c4:	2800      	cmp	r0, #0
 80009c6:	db08      	blt.n	80009da <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009c8:	0109      	lsls	r1, r1, #4
 80009ca:	b2c9      	uxtb	r1, r1
 80009cc:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 80009d0:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 80009d4:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 80009d8:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009da:	f000 000f 	and.w	r0, r0, #15
 80009de:	0109      	lsls	r1, r1, #4
 80009e0:	b2c9      	uxtb	r1, r1
 80009e2:	4b01      	ldr	r3, [pc, #4]	@ (80009e8 <__NVIC_SetPriority+0x24>)
 80009e4:	5419      	strb	r1, [r3, r0]
  }
}
 80009e6:	4770      	bx	lr
 80009e8:	e000ed14 	.word	0xe000ed14

080009ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009ec:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009ee:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009f2:	f1c0 0c07 	rsb	ip, r0, #7
 80009f6:	f1bc 0f04 	cmp.w	ip, #4
 80009fa:	bf28      	it	cs
 80009fc:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a00:	1d03      	adds	r3, r0, #4
 8000a02:	2b06      	cmp	r3, #6
 8000a04:	d90f      	bls.n	8000a26 <NVIC_EncodePriority+0x3a>
 8000a06:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a08:	f04f 3eff 	mov.w	lr, #4294967295
 8000a0c:	fa0e f00c 	lsl.w	r0, lr, ip
 8000a10:	ea21 0100 	bic.w	r1, r1, r0
 8000a14:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a16:	fa0e fe03 	lsl.w	lr, lr, r3
 8000a1a:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8000a1e:	ea41 0002 	orr.w	r0, r1, r2
 8000a22:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a26:	2300      	movs	r3, #0
 8000a28:	e7ee      	b.n	8000a08 <NVIC_EncodePriority+0x1c>
	...

08000a2c <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a2c:	4a07      	ldr	r2, [pc, #28]	@ (8000a4c <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000a2e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a30:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8000a34:	041b      	lsls	r3, r3, #16
 8000a36:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a38:	0200      	lsls	r0, r0, #8
 8000a3a:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a3e:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8000a40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000a44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8000a48:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000a4a:	4770      	bx	lr
 8000a4c:	e000ed00 	.word	0xe000ed00

08000a50 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a50:	b510      	push	{r4, lr}
 8000a52:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a54:	4b05      	ldr	r3, [pc, #20]	@ (8000a6c <HAL_NVIC_SetPriority+0x1c>)
 8000a56:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a58:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8000a5c:	f7ff ffc6 	bl	80009ec <NVIC_EncodePriority>
 8000a60:	4601      	mov	r1, r0
 8000a62:	4620      	mov	r0, r4
 8000a64:	f7ff ffae 	bl	80009c4 <__NVIC_SetPriority>
}
 8000a68:	bd10      	pop	{r4, pc}
 8000a6a:	bf00      	nop
 8000a6c:	e000ed00 	.word	0xe000ed00

08000a70 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a70:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a72:	f7ff ff99 	bl	80009a8 <__NVIC_EnableIRQ>
}
 8000a76:	bd08      	pop	{r3, pc}

08000a78 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a78:	3801      	subs	r0, #1
 8000a7a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000a7e:	d20b      	bcs.n	8000a98 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a80:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000a84:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a86:	4a05      	ldr	r2, [pc, #20]	@ (8000a9c <HAL_SYSTICK_Config+0x24>)
 8000a88:	21f0      	movs	r1, #240	@ 0xf0
 8000a8a:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a8e:	2000      	movs	r0, #0
 8000a90:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a92:	2207      	movs	r2, #7
 8000a94:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a96:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000a98:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000a9a:	4770      	bx	lr
 8000a9c:	e000ed00 	.word	0xe000ed00

08000aa0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000aa0:	b430      	push	{r4, r5}
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8000aa2:	6805      	ldr	r5, [r0, #0]
 8000aa4:	682c      	ldr	r4, [r5, #0]
 8000aa6:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
 8000aaa:	602c      	str	r4, [r5, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8000aac:	6804      	ldr	r4, [r0, #0]
 8000aae:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000ab0:	6883      	ldr	r3, [r0, #8]
 8000ab2:	2b40      	cmp	r3, #64	@ 0x40
 8000ab4:	d005      	beq.n	8000ac2 <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 8000ab6:	6803      	ldr	r3, [r0, #0]
 8000ab8:	6099      	str	r1, [r3, #8]

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 8000aba:	6803      	ldr	r3, [r0, #0]
 8000abc:	60da      	str	r2, [r3, #12]
  }
}
 8000abe:	bc30      	pop	{r4, r5}
 8000ac0:	4770      	bx	lr
    hdma->Instance->PAR = DstAddress;
 8000ac2:	6803      	ldr	r3, [r0, #0]
 8000ac4:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = SrcAddress;
 8000ac6:	6803      	ldr	r3, [r0, #0]
 8000ac8:	60d9      	str	r1, [r3, #12]
 8000aca:	e7f8      	b.n	8000abe <DMA_SetConfig+0x1e>

08000acc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8000acc:	b410      	push	{r4}
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000ace:	6803      	ldr	r3, [r0, #0]
 8000ad0:	b2d9      	uxtb	r1, r3
 8000ad2:	3910      	subs	r1, #16
 8000ad4:	4a0a      	ldr	r2, [pc, #40]	@ (8000b00 <DMA_CalcBaseAndBitshift+0x34>)
 8000ad6:	fba2 4201 	umull	r4, r2, r2, r1
 8000ada:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000adc:	4c09      	ldr	r4, [pc, #36]	@ (8000b04 <DMA_CalcBaseAndBitshift+0x38>)
 8000ade:	5ca2      	ldrb	r2, [r4, r2]
 8000ae0:	65c2      	str	r2, [r0, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8000ae2:	295f      	cmp	r1, #95	@ 0x5f
 8000ae4:	d907      	bls.n	8000af6 <DMA_CalcBaseAndBitshift+0x2a>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8000ae6:	f36f 0309 	bfc	r3, #0, #10
 8000aea:	3304      	adds	r3, #4
 8000aec:	6583      	str	r3, [r0, #88]	@ 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 8000aee:	6d80      	ldr	r0, [r0, #88]	@ 0x58
 8000af0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000af4:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8000af6:	f36f 0309 	bfc	r3, #0, #10
 8000afa:	6583      	str	r3, [r0, #88]	@ 0x58
 8000afc:	e7f7      	b.n	8000aee <DMA_CalcBaseAndBitshift+0x22>
 8000afe:	bf00      	nop
 8000b00:	aaaaaaab 	.word	0xaaaaaaab
 8000b04:	0800257c 	.word	0x0800257c

08000b08 <DMA_CheckFifoParam>:
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8000b08:	6a83      	ldr	r3, [r0, #40]	@ 0x28
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8000b0a:	6982      	ldr	r2, [r0, #24]
 8000b0c:	b992      	cbnz	r2, 8000b34 <DMA_CheckFifoParam+0x2c>
  {
    switch (tmp)
 8000b0e:	2b01      	cmp	r3, #1
 8000b10:	d00a      	beq.n	8000b28 <DMA_CheckFifoParam+0x20>
 8000b12:	2b02      	cmp	r3, #2
 8000b14:	d002      	beq.n	8000b1c <DMA_CheckFifoParam+0x14>
 8000b16:	b10b      	cbz	r3, 8000b1c <DMA_CheckFifoParam+0x14>
 8000b18:	2000      	movs	r0, #0
 8000b1a:	4770      	bx	lr
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000b1c:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8000b1e:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8000b22:	d128      	bne.n	8000b76 <DMA_CheckFifoParam+0x6e>
  HAL_StatusTypeDef status = HAL_OK;
 8000b24:	2000      	movs	r0, #0
 8000b26:	4770      	bx	lr
      {
        status = HAL_ERROR;
      }
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8000b28:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8000b2a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8000b2e:	d024      	beq.n	8000b7a <DMA_CheckFifoParam+0x72>
  HAL_StatusTypeDef status = HAL_OK;
 8000b30:	2000      	movs	r0, #0
 8000b32:	4770      	bx	lr
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8000b34:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8000b38:	d009      	beq.n	8000b4e <DMA_CheckFifoParam+0x46>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8000b3a:	2b02      	cmp	r3, #2
 8000b3c:	d925      	bls.n	8000b8a <DMA_CheckFifoParam+0x82>
 8000b3e:	2b03      	cmp	r3, #3
 8000b40:	d125      	bne.n	8000b8e <DMA_CheckFifoParam+0x86>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000b42:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8000b44:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8000b48:	d123      	bne.n	8000b92 <DMA_CheckFifoParam+0x8a>
  HAL_StatusTypeDef status = HAL_OK;
 8000b4a:	2000      	movs	r0, #0
 8000b4c:	4770      	bx	lr
    switch (tmp)
 8000b4e:	2b03      	cmp	r3, #3
 8000b50:	d803      	bhi.n	8000b5a <DMA_CheckFifoParam+0x52>
 8000b52:	e8df f003 	tbb	[pc, r3]
 8000b56:	0414      	.short	0x0414
 8000b58:	0a14      	.short	0x0a14
 8000b5a:	2000      	movs	r0, #0
 8000b5c:	4770      	bx	lr
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000b5e:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8000b60:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8000b64:	d10d      	bne.n	8000b82 <DMA_CheckFifoParam+0x7a>
  HAL_StatusTypeDef status = HAL_OK;
 8000b66:	2000      	movs	r0, #0
 8000b68:	4770      	bx	lr
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8000b6a:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8000b6c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8000b70:	d009      	beq.n	8000b86 <DMA_CheckFifoParam+0x7e>
  HAL_StatusTypeDef status = HAL_OK;
 8000b72:	2000      	movs	r0, #0
 8000b74:	4770      	bx	lr
        status = HAL_ERROR;
 8000b76:	2001      	movs	r0, #1
 8000b78:	4770      	bx	lr
        status = HAL_ERROR;
 8000b7a:	2001      	movs	r0, #1
 8000b7c:	4770      	bx	lr
      status = HAL_ERROR;
 8000b7e:	2001      	movs	r0, #1
 8000b80:	4770      	bx	lr
        status = HAL_ERROR;
 8000b82:	2001      	movs	r0, #1
 8000b84:	4770      	bx	lr
        status = HAL_ERROR;
 8000b86:	2001      	movs	r0, #1
 8000b88:	4770      	bx	lr
      status = HAL_ERROR;
 8000b8a:	2001      	movs	r0, #1
 8000b8c:	4770      	bx	lr
    switch (tmp)
 8000b8e:	2000      	movs	r0, #0
 8000b90:	4770      	bx	lr
      {
        status = HAL_ERROR;
 8000b92:	2001      	movs	r0, #1
      break;
    }
  } 
  
  return status; 
}
 8000b94:	4770      	bx	lr
	...

08000b98 <HAL_DMA_Init>:
{
 8000b98:	b570      	push	{r4, r5, r6, lr}
 8000b9a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000b9c:	f7ff fefe 	bl	800099c <HAL_GetTick>
  if(hdma == NULL)
 8000ba0:	2c00      	cmp	r4, #0
 8000ba2:	d05b      	beq.n	8000c5c <HAL_DMA_Init+0xc4>
 8000ba4:	4605      	mov	r5, r0
  hdma->State = HAL_DMA_STATE_BUSY;
 8000ba6:	2302      	movs	r3, #2
 8000ba8:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  __HAL_UNLOCK(hdma);
 8000bac:	2300      	movs	r3, #0
 8000bae:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
  __HAL_DMA_DISABLE(hdma);
 8000bb2:	6822      	ldr	r2, [r4, #0]
 8000bb4:	6813      	ldr	r3, [r2, #0]
 8000bb6:	f023 0301 	bic.w	r3, r3, #1
 8000bba:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000bbc:	6823      	ldr	r3, [r4, #0]
 8000bbe:	681a      	ldr	r2, [r3, #0]
 8000bc0:	f012 0f01 	tst.w	r2, #1
 8000bc4:	d00a      	beq.n	8000bdc <HAL_DMA_Init+0x44>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000bc6:	f7ff fee9 	bl	800099c <HAL_GetTick>
 8000bca:	1b43      	subs	r3, r0, r5
 8000bcc:	2b05      	cmp	r3, #5
 8000bce:	d9f5      	bls.n	8000bbc <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000bd0:	2320      	movs	r3, #32
 8000bd2:	6563      	str	r3, [r4, #84]	@ 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000bd4:	2003      	movs	r0, #3
 8000bd6:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
}
 8000bda:	bd70      	pop	{r4, r5, r6, pc}
  tmp = hdma->Instance->CR;
 8000bdc:	681a      	ldr	r2, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000bde:	4920      	ldr	r1, [pc, #128]	@ (8000c60 <HAL_DMA_Init+0xc8>)
 8000be0:	4011      	ands	r1, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000be2:	6862      	ldr	r2, [r4, #4]
 8000be4:	68a0      	ldr	r0, [r4, #8]
 8000be6:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000be8:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000bea:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000bec:	6920      	ldr	r0, [r4, #16]
 8000bee:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000bf0:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000bf2:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000bf4:	69a0      	ldr	r0, [r4, #24]
 8000bf6:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8000bf8:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000bfa:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8000bfc:	6a20      	ldr	r0, [r4, #32]
 8000bfe:	4302      	orrs	r2, r0
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000c00:	430a      	orrs	r2, r1
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000c02:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8000c04:	2904      	cmp	r1, #4
 8000c06:	d01e      	beq.n	8000c46 <HAL_DMA_Init+0xae>
  hdma->Instance->CR = tmp;  
 8000c08:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 8000c0a:	6826      	ldr	r6, [r4, #0]
 8000c0c:	6975      	ldr	r5, [r6, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000c0e:	f025 0507 	bic.w	r5, r5, #7
  tmp |= hdma->Init.FIFOMode;
 8000c12:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8000c14:	431d      	orrs	r5, r3
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000c16:	2b04      	cmp	r3, #4
 8000c18:	d107      	bne.n	8000c2a <HAL_DMA_Init+0x92>
    tmp |= hdma->Init.FIFOThreshold;
 8000c1a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8000c1c:	431d      	orrs	r5, r3
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000c1e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8000c20:	b11b      	cbz	r3, 8000c2a <HAL_DMA_Init+0x92>
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8000c22:	4620      	mov	r0, r4
 8000c24:	f7ff ff70 	bl	8000b08 <DMA_CheckFifoParam>
 8000c28:	b990      	cbnz	r0, 8000c50 <HAL_DMA_Init+0xb8>
  hdma->Instance->FCR = tmp;
 8000c2a:	6175      	str	r5, [r6, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000c2c:	4620      	mov	r0, r4
 8000c2e:	f7ff ff4d 	bl	8000acc <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000c32:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8000c34:	233f      	movs	r3, #63	@ 0x3f
 8000c36:	4093      	lsls	r3, r2
 8000c38:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000c3a:	2000      	movs	r0, #0
 8000c3c:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8000c3e:	2301      	movs	r3, #1
 8000c40:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  return HAL_OK;
 8000c44:	e7c9      	b.n	8000bda <HAL_DMA_Init+0x42>
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000c46:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8000c48:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8000c4a:	4301      	orrs	r1, r0
 8000c4c:	430a      	orrs	r2, r1
 8000c4e:	e7db      	b.n	8000c08 <HAL_DMA_Init+0x70>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000c50:	2340      	movs	r3, #64	@ 0x40
 8000c52:	6563      	str	r3, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8000c54:	2001      	movs	r0, #1
 8000c56:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
        return HAL_ERROR; 
 8000c5a:	e7be      	b.n	8000bda <HAL_DMA_Init+0x42>
    return HAL_ERROR;
 8000c5c:	2001      	movs	r0, #1
 8000c5e:	e7bc      	b.n	8000bda <HAL_DMA_Init+0x42>
 8000c60:	f010803f 	.word	0xf010803f

08000c64 <HAL_DMA_Start_IT>:
{
 8000c64:	b538      	push	{r3, r4, r5, lr}
 8000c66:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000c68:	6d85      	ldr	r5, [r0, #88]	@ 0x58
  __HAL_LOCK(hdma);
 8000c6a:	f890 0034 	ldrb.w	r0, [r0, #52]	@ 0x34
 8000c6e:	2801      	cmp	r0, #1
 8000c70:	d02a      	beq.n	8000cc8 <HAL_DMA_Start_IT+0x64>
 8000c72:	2001      	movs	r0, #1
 8000c74:	f884 0034 	strb.w	r0, [r4, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8000c78:	f894 0035 	ldrb.w	r0, [r4, #53]	@ 0x35
 8000c7c:	2801      	cmp	r0, #1
 8000c7e:	d004      	beq.n	8000c8a <HAL_DMA_Start_IT+0x26>
    __HAL_UNLOCK(hdma);	  
 8000c80:	2300      	movs	r3, #0
 8000c82:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    status = HAL_BUSY;
 8000c86:	2002      	movs	r0, #2
}
 8000c88:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8000c8a:	2002      	movs	r0, #2
 8000c8c:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000c90:	2000      	movs	r0, #0
 8000c92:	6560      	str	r0, [r4, #84]	@ 0x54
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000c94:	4620      	mov	r0, r4
 8000c96:	f7ff ff03 	bl	8000aa0 <DMA_SetConfig>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000c9a:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8000c9c:	233f      	movs	r3, #63	@ 0x3f
 8000c9e:	4093      	lsls	r3, r2
 8000ca0:	60ab      	str	r3, [r5, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8000ca2:	6822      	ldr	r2, [r4, #0]
 8000ca4:	6813      	ldr	r3, [r2, #0]
 8000ca6:	f043 0316 	orr.w	r3, r3, #22
 8000caa:	6013      	str	r3, [r2, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8000cac:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000cae:	b123      	cbz	r3, 8000cba <HAL_DMA_Start_IT+0x56>
      hdma->Instance->CR  |= DMA_IT_HT;
 8000cb0:	6822      	ldr	r2, [r4, #0]
 8000cb2:	6813      	ldr	r3, [r2, #0]
 8000cb4:	f043 0308 	orr.w	r3, r3, #8
 8000cb8:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 8000cba:	6822      	ldr	r2, [r4, #0]
 8000cbc:	6813      	ldr	r3, [r2, #0]
 8000cbe:	f043 0301 	orr.w	r3, r3, #1
 8000cc2:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000cc4:	2000      	movs	r0, #0
 8000cc6:	e7df      	b.n	8000c88 <HAL_DMA_Start_IT+0x24>
  __HAL_LOCK(hdma);
 8000cc8:	2002      	movs	r0, #2
 8000cca:	e7dd      	b.n	8000c88 <HAL_DMA_Start_IT+0x24>

08000ccc <HAL_DMA_IRQHandler>:
{
 8000ccc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000cce:	b083      	sub	sp, #12
 8000cd0:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 8000cd6:	4b72      	ldr	r3, [pc, #456]	@ (8000ea0 <HAL_DMA_IRQHandler+0x1d4>)
 8000cd8:	681d      	ldr	r5, [r3, #0]
 8000cda:	4b72      	ldr	r3, [pc, #456]	@ (8000ea4 <HAL_DMA_IRQHandler+0x1d8>)
 8000cdc:	fba3 3505 	umull	r3, r5, r3, r5
 8000ce0:	0aad      	lsrs	r5, r5, #10
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000ce2:	6d87      	ldr	r7, [r0, #88]	@ 0x58
  tmpisr = regs->ISR;
 8000ce4:	683e      	ldr	r6, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000ce6:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 8000ce8:	2308      	movs	r3, #8
 8000cea:	4093      	lsls	r3, r2
 8000cec:	4233      	tst	r3, r6
 8000cee:	d010      	beq.n	8000d12 <HAL_DMA_IRQHandler+0x46>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8000cf0:	6803      	ldr	r3, [r0, #0]
 8000cf2:	681a      	ldr	r2, [r3, #0]
 8000cf4:	f012 0f04 	tst.w	r2, #4
 8000cf8:	d00b      	beq.n	8000d12 <HAL_DMA_IRQHandler+0x46>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8000cfa:	681a      	ldr	r2, [r3, #0]
 8000cfc:	f022 0204 	bic.w	r2, r2, #4
 8000d00:	601a      	str	r2, [r3, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8000d02:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 8000d04:	2308      	movs	r3, #8
 8000d06:	4093      	lsls	r3, r2
 8000d08:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8000d0a:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8000d0c:	f043 0301 	orr.w	r3, r3, #1
 8000d10:	6543      	str	r3, [r0, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8000d12:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8000d14:	2301      	movs	r3, #1
 8000d16:	4093      	lsls	r3, r2
 8000d18:	4233      	tst	r3, r6
 8000d1a:	d009      	beq.n	8000d30 <HAL_DMA_IRQHandler+0x64>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8000d1c:	6822      	ldr	r2, [r4, #0]
 8000d1e:	6952      	ldr	r2, [r2, #20]
 8000d20:	f012 0f80 	tst.w	r2, #128	@ 0x80
 8000d24:	d004      	beq.n	8000d30 <HAL_DMA_IRQHandler+0x64>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8000d26:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8000d28:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8000d2a:	f043 0302 	orr.w	r3, r3, #2
 8000d2e:	6563      	str	r3, [r4, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8000d30:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8000d32:	2304      	movs	r3, #4
 8000d34:	4093      	lsls	r3, r2
 8000d36:	4233      	tst	r3, r6
 8000d38:	d009      	beq.n	8000d4e <HAL_DMA_IRQHandler+0x82>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8000d3a:	6822      	ldr	r2, [r4, #0]
 8000d3c:	6812      	ldr	r2, [r2, #0]
 8000d3e:	f012 0f02 	tst.w	r2, #2
 8000d42:	d004      	beq.n	8000d4e <HAL_DMA_IRQHandler+0x82>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8000d44:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8000d46:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8000d48:	f043 0304 	orr.w	r3, r3, #4
 8000d4c:	6563      	str	r3, [r4, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8000d4e:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8000d50:	2310      	movs	r3, #16
 8000d52:	4093      	lsls	r3, r2
 8000d54:	4233      	tst	r3, r6
 8000d56:	d024      	beq.n	8000da2 <HAL_DMA_IRQHandler+0xd6>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8000d58:	6822      	ldr	r2, [r4, #0]
 8000d5a:	6812      	ldr	r2, [r2, #0]
 8000d5c:	f012 0f08 	tst.w	r2, #8
 8000d60:	d01f      	beq.n	8000da2 <HAL_DMA_IRQHandler+0xd6>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8000d62:	60bb      	str	r3, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000d64:	6823      	ldr	r3, [r4, #0]
 8000d66:	681a      	ldr	r2, [r3, #0]
 8000d68:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 8000d6c:	d00d      	beq.n	8000d8a <HAL_DMA_IRQHandler+0xbe>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8000d74:	d104      	bne.n	8000d80 <HAL_DMA_IRQHandler+0xb4>
          if(hdma->XferHalfCpltCallback != NULL)
 8000d76:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000d78:	b19b      	cbz	r3, 8000da2 <HAL_DMA_IRQHandler+0xd6>
            hdma->XferHalfCpltCallback(hdma);
 8000d7a:	4620      	mov	r0, r4
 8000d7c:	4798      	blx	r3
 8000d7e:	e010      	b.n	8000da2 <HAL_DMA_IRQHandler+0xd6>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8000d80:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8000d82:	b173      	cbz	r3, 8000da2 <HAL_DMA_IRQHandler+0xd6>
            hdma->XferM1HalfCpltCallback(hdma);
 8000d84:	4620      	mov	r0, r4
 8000d86:	4798      	blx	r3
 8000d88:	e00b      	b.n	8000da2 <HAL_DMA_IRQHandler+0xd6>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000d8a:	681a      	ldr	r2, [r3, #0]
 8000d8c:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8000d90:	d103      	bne.n	8000d9a <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000d92:	681a      	ldr	r2, [r3, #0]
 8000d94:	f022 0208 	bic.w	r2, r2, #8
 8000d98:	601a      	str	r2, [r3, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8000d9a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000d9c:	b10b      	cbz	r3, 8000da2 <HAL_DMA_IRQHandler+0xd6>
          hdma->XferHalfCpltCallback(hdma);
 8000d9e:	4620      	mov	r0, r4
 8000da0:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8000da2:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8000da4:	2320      	movs	r3, #32
 8000da6:	4093      	lsls	r3, r2
 8000da8:	4233      	tst	r3, r6
 8000daa:	d054      	beq.n	8000e56 <HAL_DMA_IRQHandler+0x18a>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8000dac:	6822      	ldr	r2, [r4, #0]
 8000dae:	6812      	ldr	r2, [r2, #0]
 8000db0:	f012 0f10 	tst.w	r2, #16
 8000db4:	d04f      	beq.n	8000e56 <HAL_DMA_IRQHandler+0x18a>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8000db6:	60bb      	str	r3, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8000db8:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 8000dbc:	2b05      	cmp	r3, #5
 8000dbe:	d00e      	beq.n	8000dde <HAL_DMA_IRQHandler+0x112>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000dc0:	6823      	ldr	r3, [r4, #0]
 8000dc2:	681a      	ldr	r2, [r3, #0]
 8000dc4:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 8000dc8:	d033      	beq.n	8000e32 <HAL_DMA_IRQHandler+0x166>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8000dd0:	d12a      	bne.n	8000e28 <HAL_DMA_IRQHandler+0x15c>
          if(hdma->XferM1CpltCallback != NULL)
 8000dd2:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d03e      	beq.n	8000e56 <HAL_DMA_IRQHandler+0x18a>
            hdma->XferM1CpltCallback(hdma);
 8000dd8:	4620      	mov	r0, r4
 8000dda:	4798      	blx	r3
 8000ddc:	e03b      	b.n	8000e56 <HAL_DMA_IRQHandler+0x18a>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000dde:	6822      	ldr	r2, [r4, #0]
 8000de0:	6813      	ldr	r3, [r2, #0]
 8000de2:	f023 0316 	bic.w	r3, r3, #22
 8000de6:	6013      	str	r3, [r2, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000de8:	6822      	ldr	r2, [r4, #0]
 8000dea:	6953      	ldr	r3, [r2, #20]
 8000dec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000df0:	6153      	str	r3, [r2, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000df2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000df4:	b1a3      	cbz	r3, 8000e20 <HAL_DMA_IRQHandler+0x154>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000df6:	6822      	ldr	r2, [r4, #0]
 8000df8:	6813      	ldr	r3, [r2, #0]
 8000dfa:	f023 0308 	bic.w	r3, r3, #8
 8000dfe:	6013      	str	r3, [r2, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000e00:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8000e02:	233f      	movs	r3, #63	@ 0x3f
 8000e04:	4093      	lsls	r3, r2
 8000e06:	60bb      	str	r3, [r7, #8]
        hdma->State = HAL_DMA_STATE_READY;
 8000e08:	2301      	movs	r3, #1
 8000e0a:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 8000e0e:	2300      	movs	r3, #0
 8000e10:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferAbortCallback != NULL)
 8000e14:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d03f      	beq.n	8000e9a <HAL_DMA_IRQHandler+0x1ce>
          hdma->XferAbortCallback(hdma);
 8000e1a:	4620      	mov	r0, r4
 8000e1c:	4798      	blx	r3
        return;
 8000e1e:	e03c      	b.n	8000e9a <HAL_DMA_IRQHandler+0x1ce>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000e20:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d1e7      	bne.n	8000df6 <HAL_DMA_IRQHandler+0x12a>
 8000e26:	e7eb      	b.n	8000e00 <HAL_DMA_IRQHandler+0x134>
          if(hdma->XferCpltCallback != NULL)
 8000e28:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8000e2a:	b1a3      	cbz	r3, 8000e56 <HAL_DMA_IRQHandler+0x18a>
            hdma->XferCpltCallback(hdma);
 8000e2c:	4620      	mov	r0, r4
 8000e2e:	4798      	blx	r3
 8000e30:	e011      	b.n	8000e56 <HAL_DMA_IRQHandler+0x18a>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000e32:	681a      	ldr	r2, [r3, #0]
 8000e34:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8000e38:	d109      	bne.n	8000e4e <HAL_DMA_IRQHandler+0x182>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8000e3a:	681a      	ldr	r2, [r3, #0]
 8000e3c:	f022 0210 	bic.w	r2, r2, #16
 8000e40:	601a      	str	r2, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8000e42:	2301      	movs	r3, #1
 8000e44:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8000e48:	2300      	movs	r3, #0
 8000e4a:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferCpltCallback != NULL)
 8000e4e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8000e50:	b10b      	cbz	r3, 8000e56 <HAL_DMA_IRQHandler+0x18a>
          hdma->XferCpltCallback(hdma);
 8000e52:	4620      	mov	r0, r4
 8000e54:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8000e56:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8000e58:	b1fb      	cbz	r3, 8000e9a <HAL_DMA_IRQHandler+0x1ce>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8000e5a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8000e5c:	f013 0f01 	tst.w	r3, #1
 8000e60:	d017      	beq.n	8000e92 <HAL_DMA_IRQHandler+0x1c6>
      hdma->State = HAL_DMA_STATE_ABORT;
 8000e62:	2305      	movs	r3, #5
 8000e64:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_DMA_DISABLE(hdma);
 8000e68:	6822      	ldr	r2, [r4, #0]
 8000e6a:	6813      	ldr	r3, [r2, #0]
 8000e6c:	f023 0301 	bic.w	r3, r3, #1
 8000e70:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 8000e72:	9b01      	ldr	r3, [sp, #4]
 8000e74:	3301      	adds	r3, #1
 8000e76:	9301      	str	r3, [sp, #4]
 8000e78:	42ab      	cmp	r3, r5
 8000e7a:	d804      	bhi.n	8000e86 <HAL_DMA_IRQHandler+0x1ba>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8000e7c:	6823      	ldr	r3, [r4, #0]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	f013 0f01 	tst.w	r3, #1
 8000e84:	d1f5      	bne.n	8000e72 <HAL_DMA_IRQHandler+0x1a6>
      hdma->State = HAL_DMA_STATE_READY;
 8000e86:	2301      	movs	r3, #1
 8000e88:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    if(hdma->XferErrorCallback != NULL)
 8000e92:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8000e94:	b10b      	cbz	r3, 8000e9a <HAL_DMA_IRQHandler+0x1ce>
      hdma->XferErrorCallback(hdma);
 8000e96:	4620      	mov	r0, r4
 8000e98:	4798      	blx	r3
}
 8000e9a:	b003      	add	sp, #12
 8000e9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	20000208 	.word	0x20000208
 8000ea4:	1b4e81b5 	.word	0x1b4e81b5

08000ea8 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	2b0f      	cmp	r3, #15
 8000eac:	f200 80e3 	bhi.w	8001076 <HAL_GPIO_Init+0x1ce>
{
 8000eb0:	b570      	push	{r4, r5, r6, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	e065      	b.n	8000f82 <HAL_GPIO_Init+0xda>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000eb6:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000eb8:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000ebc:	2403      	movs	r4, #3
 8000ebe:	fa04 f40e 	lsl.w	r4, r4, lr
 8000ec2:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000ec6:	68cc      	ldr	r4, [r1, #12]
 8000ec8:	fa04 f40e 	lsl.w	r4, r4, lr
 8000ecc:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8000ece:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ed0:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ed2:	ea24 0402 	bic.w	r4, r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ed6:	684a      	ldr	r2, [r1, #4]
 8000ed8:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8000edc:	409a      	lsls	r2, r3
 8000ede:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 8000ee0:	6042      	str	r2, [r0, #4]
 8000ee2:	e05c      	b.n	8000f9e <HAL_GPIO_Init+0xf6>
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000ee4:	08dc      	lsrs	r4, r3, #3
 8000ee6:	3408      	adds	r4, #8
 8000ee8:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000eec:	f003 0507 	and.w	r5, r3, #7
 8000ef0:	00ad      	lsls	r5, r5, #2
 8000ef2:	f04f 0e0f 	mov.w	lr, #15
 8000ef6:	fa0e fe05 	lsl.w	lr, lr, r5
 8000efa:	ea22 0e0e 	bic.w	lr, r2, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000efe:	690a      	ldr	r2, [r1, #16]
 8000f00:	40aa      	lsls	r2, r5
 8000f02:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3U] = temp;
 8000f06:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 8000f0a:	e05c      	b.n	8000fc6 <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f0c:	2206      	movs	r2, #6
 8000f0e:	e000      	b.n	8000f12 <HAL_GPIO_Init+0x6a>
 8000f10:	2200      	movs	r2, #0
 8000f12:	fa02 f20e 	lsl.w	r2, r2, lr
 8000f16:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f18:	3402      	adds	r4, #2
 8000f1a:	4d57      	ldr	r5, [pc, #348]	@ (8001078 <HAL_GPIO_Init+0x1d0>)
 8000f1c:	f845 2024 	str.w	r2, [r5, r4, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f20:	4a56      	ldr	r2, [pc, #344]	@ (800107c <HAL_GPIO_Init+0x1d4>)
 8000f22:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8000f24:	ea6f 020c 	mvn.w	r2, ip
 8000f28:	ea24 050c 	bic.w	r5, r4, ip
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000f2c:	684e      	ldr	r6, [r1, #4]
 8000f2e:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
 8000f32:	d001      	beq.n	8000f38 <HAL_GPIO_Init+0x90>
        {
          temp |= iocurrent;
 8000f34:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->RTSR = temp;
 8000f38:	4c50      	ldr	r4, [pc, #320]	@ (800107c <HAL_GPIO_Init+0x1d4>)
 8000f3a:	60a5      	str	r5, [r4, #8]

        temp = EXTI->FTSR;
 8000f3c:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8000f3e:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000f42:	684e      	ldr	r6, [r1, #4]
 8000f44:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
 8000f48:	d001      	beq.n	8000f4e <HAL_GPIO_Init+0xa6>
        {
          temp |= iocurrent;
 8000f4a:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->FTSR = temp;
 8000f4e:	4c4b      	ldr	r4, [pc, #300]	@ (800107c <HAL_GPIO_Init+0x1d4>)
 8000f50:	60e5      	str	r5, [r4, #12]

        temp = EXTI->EMR;
 8000f52:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8000f54:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000f58:	684e      	ldr	r6, [r1, #4]
 8000f5a:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
 8000f5e:	d001      	beq.n	8000f64 <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 8000f60:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->EMR = temp;
 8000f64:	4c45      	ldr	r4, [pc, #276]	@ (800107c <HAL_GPIO_Init+0x1d4>)
 8000f66:	6065      	str	r5, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f68:	6824      	ldr	r4, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 8000f6a:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000f6c:	684d      	ldr	r5, [r1, #4]
 8000f6e:	f415 3f80 	tst.w	r5, #65536	@ 0x10000
 8000f72:	d001      	beq.n	8000f78 <HAL_GPIO_Init+0xd0>
        {
          temp |= iocurrent;
 8000f74:	ea4c 0204 	orr.w	r2, ip, r4
        }
        EXTI->IMR = temp;
 8000f78:	4c40      	ldr	r4, [pc, #256]	@ (800107c <HAL_GPIO_Init+0x1d4>)
 8000f7a:	6022      	str	r2, [r4, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f7c:	3301      	adds	r3, #1
 8000f7e:	2b0f      	cmp	r3, #15
 8000f80:	d877      	bhi.n	8001072 <HAL_GPIO_Init+0x1ca>
    ioposition = 0x01U << position;
 8000f82:	2201      	movs	r2, #1
 8000f84:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f86:	680c      	ldr	r4, [r1, #0]
 8000f88:	ea04 0c02 	and.w	ip, r4, r2
    if(iocurrent == ioposition)
 8000f8c:	ea32 0404 	bics.w	r4, r2, r4
 8000f90:	d1f4      	bne.n	8000f7c <HAL_GPIO_Init+0xd4>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f92:	684c      	ldr	r4, [r1, #4]
 8000f94:	f004 0403 	and.w	r4, r4, #3
 8000f98:	3c01      	subs	r4, #1
 8000f9a:	2c01      	cmp	r4, #1
 8000f9c:	d98b      	bls.n	8000eb6 <HAL_GPIO_Init+0xe>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f9e:	684a      	ldr	r2, [r1, #4]
 8000fa0:	f002 0203 	and.w	r2, r2, #3
 8000fa4:	2a03      	cmp	r2, #3
 8000fa6:	d009      	beq.n	8000fbc <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 8000fa8:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000faa:	005d      	lsls	r5, r3, #1
 8000fac:	2203      	movs	r2, #3
 8000fae:	40aa      	lsls	r2, r5
 8000fb0:	ea24 0402 	bic.w	r4, r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fb4:	688a      	ldr	r2, [r1, #8]
 8000fb6:	40aa      	lsls	r2, r5
 8000fb8:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 8000fba:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fbc:	684a      	ldr	r2, [r1, #4]
 8000fbe:	f002 0203 	and.w	r2, r2, #3
 8000fc2:	2a02      	cmp	r2, #2
 8000fc4:	d08e      	beq.n	8000ee4 <HAL_GPIO_Init+0x3c>
      temp = GPIOx->MODER;
 8000fc6:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000fc8:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000fcc:	2203      	movs	r2, #3
 8000fce:	fa02 f20e 	lsl.w	r2, r2, lr
 8000fd2:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000fd6:	684a      	ldr	r2, [r1, #4]
 8000fd8:	f002 0203 	and.w	r2, r2, #3
 8000fdc:	fa02 f20e 	lsl.w	r2, r2, lr
 8000fe0:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 8000fe2:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000fe4:	684a      	ldr	r2, [r1, #4]
 8000fe6:	f412 3f40 	tst.w	r2, #196608	@ 0x30000
 8000fea:	d0c7      	beq.n	8000f7c <HAL_GPIO_Init+0xd4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fec:	2200      	movs	r2, #0
 8000fee:	9201      	str	r2, [sp, #4]
 8000ff0:	4a23      	ldr	r2, [pc, #140]	@ (8001080 <HAL_GPIO_Init+0x1d8>)
 8000ff2:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 8000ff4:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 8000ff8:	6454      	str	r4, [r2, #68]	@ 0x44
 8000ffa:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8000ffc:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8001000:	9201      	str	r2, [sp, #4]
 8001002:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8001004:	089c      	lsrs	r4, r3, #2
 8001006:	1ca5      	adds	r5, r4, #2
 8001008:	4a1b      	ldr	r2, [pc, #108]	@ (8001078 <HAL_GPIO_Init+0x1d0>)
 800100a:	f852 5025 	ldr.w	r5, [r2, r5, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800100e:	f003 0e03 	and.w	lr, r3, #3
 8001012:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8001016:	220f      	movs	r2, #15
 8001018:	fa02 f20e 	lsl.w	r2, r2, lr
 800101c:	ea25 0502 	bic.w	r5, r5, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001020:	4a18      	ldr	r2, [pc, #96]	@ (8001084 <HAL_GPIO_Init+0x1dc>)
 8001022:	4290      	cmp	r0, r2
 8001024:	f43f af74 	beq.w	8000f10 <HAL_GPIO_Init+0x68>
 8001028:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800102c:	4290      	cmp	r0, r2
 800102e:	d016      	beq.n	800105e <HAL_GPIO_Init+0x1b6>
 8001030:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001034:	4290      	cmp	r0, r2
 8001036:	d014      	beq.n	8001062 <HAL_GPIO_Init+0x1ba>
 8001038:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800103c:	4290      	cmp	r0, r2
 800103e:	d012      	beq.n	8001066 <HAL_GPIO_Init+0x1be>
 8001040:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001044:	4290      	cmp	r0, r2
 8001046:	d010      	beq.n	800106a <HAL_GPIO_Init+0x1c2>
 8001048:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800104c:	4290      	cmp	r0, r2
 800104e:	d00e      	beq.n	800106e <HAL_GPIO_Init+0x1c6>
 8001050:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001054:	4290      	cmp	r0, r2
 8001056:	f43f af59 	beq.w	8000f0c <HAL_GPIO_Init+0x64>
 800105a:	2207      	movs	r2, #7
 800105c:	e759      	b.n	8000f12 <HAL_GPIO_Init+0x6a>
 800105e:	2201      	movs	r2, #1
 8001060:	e757      	b.n	8000f12 <HAL_GPIO_Init+0x6a>
 8001062:	2202      	movs	r2, #2
 8001064:	e755      	b.n	8000f12 <HAL_GPIO_Init+0x6a>
 8001066:	2203      	movs	r2, #3
 8001068:	e753      	b.n	8000f12 <HAL_GPIO_Init+0x6a>
 800106a:	2204      	movs	r2, #4
 800106c:	e751      	b.n	8000f12 <HAL_GPIO_Init+0x6a>
 800106e:	2205      	movs	r2, #5
 8001070:	e74f      	b.n	8000f12 <HAL_GPIO_Init+0x6a>
      }
    }
  }
}
 8001072:	b002      	add	sp, #8
 8001074:	bd70      	pop	{r4, r5, r6, pc}
 8001076:	4770      	bx	lr
 8001078:	40013800 	.word	0x40013800
 800107c:	40013c00 	.word	0x40013c00
 8001080:	40023800 	.word	0x40023800
 8001084:	40020000 	.word	0x40020000

08001088 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001088:	b10a      	cbz	r2, 800108e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 800108a:	6181      	str	r1, [r0, #24]
 800108c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800108e:	0409      	lsls	r1, r1, #16
 8001090:	6181      	str	r1, [r0, #24]
  }
}
 8001092:	4770      	bx	lr

08001094 <HAL_GPIO_EXTI_Callback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001094:	4770      	bx	lr
	...

08001098 <HAL_GPIO_EXTI_IRQHandler>:
{
 8001098:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800109a:	4b05      	ldr	r3, [pc, #20]	@ (80010b0 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 800109c:	695b      	ldr	r3, [r3, #20]
 800109e:	4203      	tst	r3, r0
 80010a0:	d100      	bne.n	80010a4 <HAL_GPIO_EXTI_IRQHandler+0xc>
}
 80010a2:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80010a4:	4b02      	ldr	r3, [pc, #8]	@ (80010b0 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 80010a6:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80010a8:	f7ff fff4 	bl	8001094 <HAL_GPIO_EXTI_Callback>
}
 80010ac:	e7f9      	b.n	80010a2 <HAL_GPIO_EXTI_IRQHandler+0xa>
 80010ae:	bf00      	nop
 80010b0:	40013c00 	.word	0x40013c00

080010b4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010b4:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010b6:	2100      	movs	r1, #0
 80010b8:	9100      	str	r1, [sp, #0]
 80010ba:	4b0b      	ldr	r3, [pc, #44]	@ (80010e8 <HAL_MspInit+0x34>)
 80010bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80010be:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80010c2:	645a      	str	r2, [r3, #68]	@ 0x44
 80010c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80010c6:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80010ca:	9200      	str	r2, [sp, #0]
 80010cc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010ce:	9101      	str	r1, [sp, #4]
 80010d0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80010d2:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80010d6:	641a      	str	r2, [r3, #64]	@ 0x40
 80010d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010de:	9301      	str	r3, [sp, #4]
 80010e0:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010e2:	b002      	add	sp, #8
 80010e4:	4770      	bx	lr
 80010e6:	bf00      	nop
 80010e8:	40023800 	.word	0x40023800

080010ec <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80010ec:	b510      	push	{r4, lr}
 80010ee:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM2)
 80010f0:	6803      	ldr	r3, [r0, #0]
 80010f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80010f6:	d004      	beq.n	8001102 <HAL_TIM_Base_MspInit+0x16>

    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 80010f8:	4a1e      	ldr	r2, [pc, #120]	@ (8001174 <HAL_TIM_Base_MspInit+0x88>)
 80010fa:	4293      	cmp	r3, r2
 80010fc:	d02c      	beq.n	8001158 <HAL_TIM_Base_MspInit+0x6c>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 80010fe:	b002      	add	sp, #8
 8001100:	bd10      	pop	{r4, pc}
 8001102:	4604      	mov	r4, r0
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001104:	2300      	movs	r3, #0
 8001106:	9300      	str	r3, [sp, #0]
 8001108:	4a1b      	ldr	r2, [pc, #108]	@ (8001178 <HAL_TIM_Base_MspInit+0x8c>)
 800110a:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 800110c:	f041 0101 	orr.w	r1, r1, #1
 8001110:	6411      	str	r1, [r2, #64]	@ 0x40
 8001112:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001114:	f002 0201 	and.w	r2, r2, #1
 8001118:	9200      	str	r2, [sp, #0]
 800111a:	9a00      	ldr	r2, [sp, #0]
    hdma_tim2_ch1.Instance = DMA1_Stream5;
 800111c:	4817      	ldr	r0, [pc, #92]	@ (800117c <HAL_TIM_Base_MspInit+0x90>)
 800111e:	4a18      	ldr	r2, [pc, #96]	@ (8001180 <HAL_TIM_Base_MspInit+0x94>)
 8001120:	6002      	str	r2, [r0, #0]
    hdma_tim2_ch1.Init.Channel = DMA_CHANNEL_3;
 8001122:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8001126:	6042      	str	r2, [r0, #4]
    hdma_tim2_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001128:	6083      	str	r3, [r0, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800112a:	60c3      	str	r3, [r0, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800112c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001130:	6102      	str	r2, [r0, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001132:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001136:	6142      	str	r2, [r0, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001138:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800113c:	6182      	str	r2, [r0, #24]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 800113e:	61c3      	str	r3, [r0, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001140:	6203      	str	r3, [r0, #32]
    hdma_tim2_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001142:	6243      	str	r3, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8001144:	f7ff fd28 	bl	8000b98 <HAL_DMA_Init>
 8001148:	b918      	cbnz	r0, 8001152 <HAL_TIM_Base_MspInit+0x66>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 800114a:	4b0c      	ldr	r3, [pc, #48]	@ (800117c <HAL_TIM_Base_MspInit+0x90>)
 800114c:	6263      	str	r3, [r4, #36]	@ 0x24
 800114e:	639c      	str	r4, [r3, #56]	@ 0x38
 8001150:	e7d5      	b.n	80010fe <HAL_TIM_Base_MspInit+0x12>
      Error_Handler();
 8001152:	f7ff fa7c 	bl	800064e <Error_Handler>
 8001156:	e7f8      	b.n	800114a <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001158:	2300      	movs	r3, #0
 800115a:	9301      	str	r3, [sp, #4]
 800115c:	4b06      	ldr	r3, [pc, #24]	@ (8001178 <HAL_TIM_Base_MspInit+0x8c>)
 800115e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001160:	f042 0202 	orr.w	r2, r2, #2
 8001164:	641a      	str	r2, [r3, #64]	@ 0x40
 8001166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001168:	f003 0302 	and.w	r3, r3, #2
 800116c:	9301      	str	r3, [sp, #4]
 800116e:	9b01      	ldr	r3, [sp, #4]
}
 8001170:	e7c5      	b.n	80010fe <HAL_TIM_Base_MspInit+0x12>
 8001172:	bf00      	nop
 8001174:	40000400 	.word	0x40000400
 8001178:	40023800 	.word	0x40023800
 800117c:	20000228 	.word	0x20000228
 8001180:	40026088 	.word	0x40026088

08001184 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001184:	b500      	push	{lr}
 8001186:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001188:	2300      	movs	r3, #0
 800118a:	9301      	str	r3, [sp, #4]
 800118c:	9302      	str	r3, [sp, #8]
 800118e:	9303      	str	r3, [sp, #12]
 8001190:	9304      	str	r3, [sp, #16]
 8001192:	9305      	str	r3, [sp, #20]
  if(htim->Instance==TIM3)
 8001194:	6802      	ldr	r2, [r0, #0]
 8001196:	4b0e      	ldr	r3, [pc, #56]	@ (80011d0 <HAL_TIM_MspPostInit+0x4c>)
 8001198:	429a      	cmp	r2, r3
 800119a:	d002      	beq.n	80011a2 <HAL_TIM_MspPostInit+0x1e>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800119c:	b007      	add	sp, #28
 800119e:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011a2:	2300      	movs	r3, #0
 80011a4:	9300      	str	r3, [sp, #0]
 80011a6:	4b0b      	ldr	r3, [pc, #44]	@ (80011d4 <HAL_TIM_MspPostInit+0x50>)
 80011a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80011aa:	f042 0202 	orr.w	r2, r2, #2
 80011ae:	631a      	str	r2, [r3, #48]	@ 0x30
 80011b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b2:	f003 0302 	and.w	r3, r3, #2
 80011b6:	9300      	str	r3, [sp, #0]
 80011b8:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80011ba:	2301      	movs	r3, #1
 80011bc:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011be:	2302      	movs	r3, #2
 80011c0:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80011c2:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011c4:	a901      	add	r1, sp, #4
 80011c6:	4804      	ldr	r0, [pc, #16]	@ (80011d8 <HAL_TIM_MspPostInit+0x54>)
 80011c8:	f7ff fe6e 	bl	8000ea8 <HAL_GPIO_Init>
}
 80011cc:	e7e6      	b.n	800119c <HAL_TIM_MspPostInit+0x18>
 80011ce:	bf00      	nop
 80011d0:	40000400 	.word	0x40000400
 80011d4:	40023800 	.word	0x40023800
 80011d8:	40020400 	.word	0x40020400

080011dc <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80011dc:	2800      	cmp	r0, #0
 80011de:	f000 809b 	beq.w	8001318 <HAL_RCC_ClockConfig+0x13c>
{
 80011e2:	b570      	push	{r4, r5, r6, lr}
 80011e4:	460d      	mov	r5, r1
 80011e6:	4604      	mov	r4, r0
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80011e8:	4b4f      	ldr	r3, [pc, #316]	@ (8001328 <HAL_RCC_ClockConfig+0x14c>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f003 030f 	and.w	r3, r3, #15
 80011f0:	428b      	cmp	r3, r1
 80011f2:	d208      	bcs.n	8001206 <HAL_RCC_ClockConfig+0x2a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011f4:	b2cb      	uxtb	r3, r1
 80011f6:	4a4c      	ldr	r2, [pc, #304]	@ (8001328 <HAL_RCC_ClockConfig+0x14c>)
 80011f8:	7013      	strb	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80011fa:	6813      	ldr	r3, [r2, #0]
 80011fc:	f003 030f 	and.w	r3, r3, #15
 8001200:	428b      	cmp	r3, r1
 8001202:	f040 808b 	bne.w	800131c <HAL_RCC_ClockConfig+0x140>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001206:	6823      	ldr	r3, [r4, #0]
 8001208:	f013 0f02 	tst.w	r3, #2
 800120c:	d017      	beq.n	800123e <HAL_RCC_ClockConfig+0x62>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800120e:	f013 0f04 	tst.w	r3, #4
 8001212:	d004      	beq.n	800121e <HAL_RCC_ClockConfig+0x42>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001214:	4a45      	ldr	r2, [pc, #276]	@ (800132c <HAL_RCC_ClockConfig+0x150>)
 8001216:	6893      	ldr	r3, [r2, #8]
 8001218:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800121c:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800121e:	6823      	ldr	r3, [r4, #0]
 8001220:	f013 0f08 	tst.w	r3, #8
 8001224:	d004      	beq.n	8001230 <HAL_RCC_ClockConfig+0x54>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001226:	4a41      	ldr	r2, [pc, #260]	@ (800132c <HAL_RCC_ClockConfig+0x150>)
 8001228:	6893      	ldr	r3, [r2, #8]
 800122a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800122e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001230:	4a3e      	ldr	r2, [pc, #248]	@ (800132c <HAL_RCC_ClockConfig+0x150>)
 8001232:	6893      	ldr	r3, [r2, #8]
 8001234:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001238:	68a1      	ldr	r1, [r4, #8]
 800123a:	430b      	orrs	r3, r1
 800123c:	6093      	str	r3, [r2, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800123e:	6823      	ldr	r3, [r4, #0]
 8001240:	f013 0f01 	tst.w	r3, #1
 8001244:	d032      	beq.n	80012ac <HAL_RCC_ClockConfig+0xd0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001246:	6863      	ldr	r3, [r4, #4]
 8001248:	2b01      	cmp	r3, #1
 800124a:	d021      	beq.n	8001290 <HAL_RCC_ClockConfig+0xb4>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800124c:	1e9a      	subs	r2, r3, #2
 800124e:	2a01      	cmp	r2, #1
 8001250:	d925      	bls.n	800129e <HAL_RCC_ClockConfig+0xc2>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001252:	4a36      	ldr	r2, [pc, #216]	@ (800132c <HAL_RCC_ClockConfig+0x150>)
 8001254:	6812      	ldr	r2, [r2, #0]
 8001256:	f012 0f02 	tst.w	r2, #2
 800125a:	d061      	beq.n	8001320 <HAL_RCC_ClockConfig+0x144>
      {
        return HAL_ERROR;
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800125c:	4933      	ldr	r1, [pc, #204]	@ (800132c <HAL_RCC_ClockConfig+0x150>)
 800125e:	688a      	ldr	r2, [r1, #8]
 8001260:	f022 0203 	bic.w	r2, r2, #3
 8001264:	4313      	orrs	r3, r2
 8001266:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001268:	f7ff fb98 	bl	800099c <HAL_GetTick>
 800126c:	4606      	mov	r6, r0

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800126e:	4b2f      	ldr	r3, [pc, #188]	@ (800132c <HAL_RCC_ClockConfig+0x150>)
 8001270:	689b      	ldr	r3, [r3, #8]
 8001272:	f003 030c 	and.w	r3, r3, #12
 8001276:	6862      	ldr	r2, [r4, #4]
 8001278:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800127c:	d016      	beq.n	80012ac <HAL_RCC_ClockConfig+0xd0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800127e:	f7ff fb8d 	bl	800099c <HAL_GetTick>
 8001282:	1b80      	subs	r0, r0, r6
 8001284:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001288:	4298      	cmp	r0, r3
 800128a:	d9f0      	bls.n	800126e <HAL_RCC_ClockConfig+0x92>
      {
        return HAL_TIMEOUT;
 800128c:	2003      	movs	r0, #3
 800128e:	e042      	b.n	8001316 <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001290:	4a26      	ldr	r2, [pc, #152]	@ (800132c <HAL_RCC_ClockConfig+0x150>)
 8001292:	6812      	ldr	r2, [r2, #0]
 8001294:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8001298:	d1e0      	bne.n	800125c <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 800129a:	2001      	movs	r0, #1
 800129c:	e03b      	b.n	8001316 <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800129e:	4a23      	ldr	r2, [pc, #140]	@ (800132c <HAL_RCC_ClockConfig+0x150>)
 80012a0:	6812      	ldr	r2, [r2, #0]
 80012a2:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 80012a6:	d1d9      	bne.n	800125c <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 80012a8:	2001      	movs	r0, #1
 80012aa:	e034      	b.n	8001316 <HAL_RCC_ClockConfig+0x13a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80012ac:	4b1e      	ldr	r3, [pc, #120]	@ (8001328 <HAL_RCC_ClockConfig+0x14c>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f003 030f 	and.w	r3, r3, #15
 80012b4:	42ab      	cmp	r3, r5
 80012b6:	d907      	bls.n	80012c8 <HAL_RCC_ClockConfig+0xec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012b8:	b2ea      	uxtb	r2, r5
 80012ba:	4b1b      	ldr	r3, [pc, #108]	@ (8001328 <HAL_RCC_ClockConfig+0x14c>)
 80012bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	f003 030f 	and.w	r3, r3, #15
 80012c4:	42ab      	cmp	r3, r5
 80012c6:	d12d      	bne.n	8001324 <HAL_RCC_ClockConfig+0x148>
      return HAL_ERROR;
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012c8:	6823      	ldr	r3, [r4, #0]
 80012ca:	f013 0f04 	tst.w	r3, #4
 80012ce:	d006      	beq.n	80012de <HAL_RCC_ClockConfig+0x102>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80012d0:	4a16      	ldr	r2, [pc, #88]	@ (800132c <HAL_RCC_ClockConfig+0x150>)
 80012d2:	6893      	ldr	r3, [r2, #8]
 80012d4:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 80012d8:	68e1      	ldr	r1, [r4, #12]
 80012da:	430b      	orrs	r3, r1
 80012dc:	6093      	str	r3, [r2, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012de:	6823      	ldr	r3, [r4, #0]
 80012e0:	f013 0f08 	tst.w	r3, #8
 80012e4:	d007      	beq.n	80012f6 <HAL_RCC_ClockConfig+0x11a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80012e6:	4a11      	ldr	r2, [pc, #68]	@ (800132c <HAL_RCC_ClockConfig+0x150>)
 80012e8:	6893      	ldr	r3, [r2, #8]
 80012ea:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80012ee:	6921      	ldr	r1, [r4, #16]
 80012f0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80012f4:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80012f6:	f000 f821 	bl	800133c <HAL_RCC_GetSysClockFreq>
 80012fa:	4b0c      	ldr	r3, [pc, #48]	@ (800132c <HAL_RCC_ClockConfig+0x150>)
 80012fc:	689b      	ldr	r3, [r3, #8]
 80012fe:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001302:	4a0b      	ldr	r2, [pc, #44]	@ (8001330 <HAL_RCC_ClockConfig+0x154>)
 8001304:	5cd3      	ldrb	r3, [r2, r3]
 8001306:	40d8      	lsrs	r0, r3
 8001308:	4b0a      	ldr	r3, [pc, #40]	@ (8001334 <HAL_RCC_ClockConfig+0x158>)
 800130a:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800130c:	4b0a      	ldr	r3, [pc, #40]	@ (8001338 <HAL_RCC_ClockConfig+0x15c>)
 800130e:	6818      	ldr	r0, [r3, #0]
 8001310:	f7ff faf8 	bl	8000904 <HAL_InitTick>

  return HAL_OK;
 8001314:	2000      	movs	r0, #0
}
 8001316:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8001318:	2001      	movs	r0, #1
}
 800131a:	4770      	bx	lr
      return HAL_ERROR;
 800131c:	2001      	movs	r0, #1
 800131e:	e7fa      	b.n	8001316 <HAL_RCC_ClockConfig+0x13a>
        return HAL_ERROR;
 8001320:	2001      	movs	r0, #1
 8001322:	e7f8      	b.n	8001316 <HAL_RCC_ClockConfig+0x13a>
      return HAL_ERROR;
 8001324:	2001      	movs	r0, #1
 8001326:	e7f6      	b.n	8001316 <HAL_RCC_ClockConfig+0x13a>
 8001328:	40023c00 	.word	0x40023c00
 800132c:	40023800 	.word	0x40023800
 8001330:	08002584 	.word	0x08002584
 8001334:	20000208 	.word	0x20000208
 8001338:	20000204 	.word	0x20000204

0800133c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800133c:	b508      	push	{r3, lr}
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800133e:	4b46      	ldr	r3, [pc, #280]	@ (8001458 <HAL_RCC_GetSysClockFreq+0x11c>)
 8001340:	689b      	ldr	r3, [r3, #8]
 8001342:	f003 030c 	and.w	r3, r3, #12
 8001346:	2b08      	cmp	r3, #8
 8001348:	d005      	beq.n	8001356 <HAL_RCC_GetSysClockFreq+0x1a>
 800134a:	2b0c      	cmp	r3, #12
 800134c:	d043      	beq.n	80013d6 <HAL_RCC_GetSysClockFreq+0x9a>
 800134e:	2b04      	cmp	r3, #4
 8001350:	d17f      	bne.n	8001452 <HAL_RCC_GetSysClockFreq+0x116>
      sysclockfreq = HSI_VALUE;
      break;
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001352:	4842      	ldr	r0, [pc, #264]	@ (800145c <HAL_RCC_GetSysClockFreq+0x120>)
 8001354:	e019      	b.n	800138a <HAL_RCC_GetSysClockFreq+0x4e>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001356:	4b40      	ldr	r3, [pc, #256]	@ (8001458 <HAL_RCC_GetSysClockFreq+0x11c>)
 8001358:	685a      	ldr	r2, [r3, #4]
 800135a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8001364:	d012      	beq.n	800138c <HAL_RCC_GetSysClockFreq+0x50>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001366:	4b3c      	ldr	r3, [pc, #240]	@ (8001458 <HAL_RCC_GetSysClockFreq+0x11c>)
 8001368:	6859      	ldr	r1, [r3, #4]
 800136a:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800136e:	483b      	ldr	r0, [pc, #236]	@ (800145c <HAL_RCC_GetSysClockFreq+0x120>)
 8001370:	2300      	movs	r3, #0
 8001372:	fba1 0100 	umull	r0, r1, r1, r0
 8001376:	f7fe ff25 	bl	80001c4 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800137a:	4b37      	ldr	r3, [pc, #220]	@ (8001458 <HAL_RCC_GetSysClockFreq+0x11c>)
 800137c:	685b      	ldr	r3, [r3, #4]
 800137e:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001382:	3301      	adds	r3, #1
 8001384:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 8001386:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800138a:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800138c:	4b32      	ldr	r3, [pc, #200]	@ (8001458 <HAL_RCC_GetSysClockFreq+0x11c>)
 800138e:	6858      	ldr	r0, [r3, #4]
 8001390:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8001394:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8001398:	ebbc 0c00 	subs.w	ip, ip, r0
 800139c:	eb6e 0e0e 	sbc.w	lr, lr, lr
 80013a0:	ea4f 138e 	mov.w	r3, lr, lsl #6
 80013a4:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 80013a8:	ea4f 118c 	mov.w	r1, ip, lsl #6
 80013ac:	ebb1 010c 	subs.w	r1, r1, ip
 80013b0:	eb63 030e 	sbc.w	r3, r3, lr
 80013b4:	00db      	lsls	r3, r3, #3
 80013b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80013ba:	00c9      	lsls	r1, r1, #3
 80013bc:	eb11 0c00 	adds.w	ip, r1, r0
 80013c0:	f143 0300 	adc.w	r3, r3, #0
 80013c4:	0299      	lsls	r1, r3, #10
 80013c6:	2300      	movs	r3, #0
 80013c8:	ea4f 208c 	mov.w	r0, ip, lsl #10
 80013cc:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 80013d0:	f7fe fef8 	bl	80001c4 <__aeabi_uldivmod>
 80013d4:	e7d1      	b.n	800137a <HAL_RCC_GetSysClockFreq+0x3e>
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80013d6:	4b20      	ldr	r3, [pc, #128]	@ (8001458 <HAL_RCC_GetSysClockFreq+0x11c>)
 80013d8:	685a      	ldr	r2, [r3, #4]
 80013da:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80013e4:	d010      	beq.n	8001408 <HAL_RCC_GetSysClockFreq+0xcc>
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80013e6:	4b1c      	ldr	r3, [pc, #112]	@ (8001458 <HAL_RCC_GetSysClockFreq+0x11c>)
 80013e8:	6859      	ldr	r1, [r3, #4]
 80013ea:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80013ee:	481b      	ldr	r0, [pc, #108]	@ (800145c <HAL_RCC_GetSysClockFreq+0x120>)
 80013f0:	2300      	movs	r3, #0
 80013f2:	fba1 0100 	umull	r0, r1, r1, r0
 80013f6:	f7fe fee5 	bl	80001c4 <__aeabi_uldivmod>
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80013fa:	4b17      	ldr	r3, [pc, #92]	@ (8001458 <HAL_RCC_GetSysClockFreq+0x11c>)
 80013fc:	685b      	ldr	r3, [r3, #4]
 80013fe:	f3c3 7302 	ubfx	r3, r3, #28, #3
      sysclockfreq = pllvco / pllr;
 8001402:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8001406:	e7c0      	b.n	800138a <HAL_RCC_GetSysClockFreq+0x4e>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001408:	4b13      	ldr	r3, [pc, #76]	@ (8001458 <HAL_RCC_GetSysClockFreq+0x11c>)
 800140a:	6858      	ldr	r0, [r3, #4]
 800140c:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8001410:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8001414:	ebbc 0c00 	subs.w	ip, ip, r0
 8001418:	eb6e 0e0e 	sbc.w	lr, lr, lr
 800141c:	ea4f 138e 	mov.w	r3, lr, lsl #6
 8001420:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 8001424:	ea4f 118c 	mov.w	r1, ip, lsl #6
 8001428:	ebb1 010c 	subs.w	r1, r1, ip
 800142c:	eb63 030e 	sbc.w	r3, r3, lr
 8001430:	00db      	lsls	r3, r3, #3
 8001432:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001436:	00c9      	lsls	r1, r1, #3
 8001438:	eb11 0c00 	adds.w	ip, r1, r0
 800143c:	f143 0300 	adc.w	r3, r3, #0
 8001440:	0299      	lsls	r1, r3, #10
 8001442:	2300      	movs	r3, #0
 8001444:	ea4f 208c 	mov.w	r0, ip, lsl #10
 8001448:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 800144c:	f7fe feba 	bl	80001c4 <__aeabi_uldivmod>
 8001450:	e7d3      	b.n	80013fa <HAL_RCC_GetSysClockFreq+0xbe>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001452:	4803      	ldr	r0, [pc, #12]	@ (8001460 <HAL_RCC_GetSysClockFreq+0x124>)
  return sysclockfreq;
 8001454:	e799      	b.n	800138a <HAL_RCC_GetSysClockFreq+0x4e>
 8001456:	bf00      	nop
 8001458:	40023800 	.word	0x40023800
 800145c:	017d7840 	.word	0x017d7840
 8001460:	00f42400 	.word	0x00f42400

08001464 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001464:	2800      	cmp	r0, #0
 8001466:	f000 8201 	beq.w	800186c <HAL_RCC_OscConfig+0x408>
{
 800146a:	b570      	push	{r4, r5, r6, lr}
 800146c:	b082      	sub	sp, #8
 800146e:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001470:	6803      	ldr	r3, [r0, #0]
 8001472:	f013 0f01 	tst.w	r3, #1
 8001476:	d041      	beq.n	80014fc <HAL_RCC_OscConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001478:	4b99      	ldr	r3, [pc, #612]	@ (80016e0 <HAL_RCC_OscConfig+0x27c>)
 800147a:	689b      	ldr	r3, [r3, #8]
 800147c:	f003 030c 	and.w	r3, r3, #12
 8001480:	2b04      	cmp	r3, #4
 8001482:	d032      	beq.n	80014ea <HAL_RCC_OscConfig+0x86>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001484:	4b96      	ldr	r3, [pc, #600]	@ (80016e0 <HAL_RCC_OscConfig+0x27c>)
 8001486:	689b      	ldr	r3, [r3, #8]
 8001488:	f003 030c 	and.w	r3, r3, #12
        || \
 800148c:	2b08      	cmp	r3, #8
 800148e:	d027      	beq.n	80014e0 <HAL_RCC_OscConfig+0x7c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001490:	4b93      	ldr	r3, [pc, #588]	@ (80016e0 <HAL_RCC_OscConfig+0x27c>)
 8001492:	689b      	ldr	r3, [r3, #8]
 8001494:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001498:	2b0c      	cmp	r3, #12
 800149a:	d059      	beq.n	8001550 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800149c:	6863      	ldr	r3, [r4, #4]
 800149e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80014a2:	d05b      	beq.n	800155c <HAL_RCC_OscConfig+0xf8>
 80014a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80014a8:	d05e      	beq.n	8001568 <HAL_RCC_OscConfig+0x104>
 80014aa:	4b8d      	ldr	r3, [pc, #564]	@ (80016e0 <HAL_RCC_OscConfig+0x27c>)
 80014ac:	681a      	ldr	r2, [r3, #0]
 80014ae:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80014b2:	601a      	str	r2, [r3, #0]
 80014b4:	681a      	ldr	r2, [r3, #0]
 80014b6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80014ba:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80014bc:	6863      	ldr	r3, [r4, #4]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d05c      	beq.n	800157c <HAL_RCC_OscConfig+0x118>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014c2:	f7ff fa6b 	bl	800099c <HAL_GetTick>
 80014c6:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014c8:	4b85      	ldr	r3, [pc, #532]	@ (80016e0 <HAL_RCC_OscConfig+0x27c>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80014d0:	d114      	bne.n	80014fc <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014d2:	f7ff fa63 	bl	800099c <HAL_GetTick>
 80014d6:	1b40      	subs	r0, r0, r5
 80014d8:	2864      	cmp	r0, #100	@ 0x64
 80014da:	d9f5      	bls.n	80014c8 <HAL_RCC_OscConfig+0x64>
          {
            return HAL_TIMEOUT;
 80014dc:	2003      	movs	r0, #3
 80014de:	e1cc      	b.n	800187a <HAL_RCC_OscConfig+0x416>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80014e0:	4b7f      	ldr	r3, [pc, #508]	@ (80016e0 <HAL_RCC_OscConfig+0x27c>)
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80014e8:	d0d2      	beq.n	8001490 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014ea:	4b7d      	ldr	r3, [pc, #500]	@ (80016e0 <HAL_RCC_OscConfig+0x27c>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80014f2:	d003      	beq.n	80014fc <HAL_RCC_OscConfig+0x98>
 80014f4:	6863      	ldr	r3, [r4, #4]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	f000 81ba 	beq.w	8001870 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014fc:	6823      	ldr	r3, [r4, #0]
 80014fe:	f013 0f02 	tst.w	r3, #2
 8001502:	d060      	beq.n	80015c6 <HAL_RCC_OscConfig+0x162>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001504:	4b76      	ldr	r3, [pc, #472]	@ (80016e0 <HAL_RCC_OscConfig+0x27c>)
 8001506:	689b      	ldr	r3, [r3, #8]
 8001508:	f013 0f0c 	tst.w	r3, #12
 800150c:	d04a      	beq.n	80015a4 <HAL_RCC_OscConfig+0x140>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800150e:	4b74      	ldr	r3, [pc, #464]	@ (80016e0 <HAL_RCC_OscConfig+0x27c>)
 8001510:	689b      	ldr	r3, [r3, #8]
 8001512:	f003 030c 	and.w	r3, r3, #12
        || \
 8001516:	2b08      	cmp	r3, #8
 8001518:	d03f      	beq.n	800159a <HAL_RCC_OscConfig+0x136>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800151a:	4b71      	ldr	r3, [pc, #452]	@ (80016e0 <HAL_RCC_OscConfig+0x27c>)
 800151c:	689b      	ldr	r3, [r3, #8]
 800151e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001522:	2b0c      	cmp	r3, #12
 8001524:	d069      	beq.n	80015fa <HAL_RCC_OscConfig+0x196>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001526:	68e3      	ldr	r3, [r4, #12]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d075      	beq.n	8001618 <HAL_RCC_OscConfig+0x1b4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800152c:	4b6d      	ldr	r3, [pc, #436]	@ (80016e4 <HAL_RCC_OscConfig+0x280>)
 800152e:	2201      	movs	r2, #1
 8001530:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001532:	f7ff fa33 	bl	800099c <HAL_GetTick>
 8001536:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001538:	4b69      	ldr	r3, [pc, #420]	@ (80016e0 <HAL_RCC_OscConfig+0x27c>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f013 0f02 	tst.w	r3, #2
 8001540:	d161      	bne.n	8001606 <HAL_RCC_OscConfig+0x1a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001542:	f7ff fa2b 	bl	800099c <HAL_GetTick>
 8001546:	1b40      	subs	r0, r0, r5
 8001548:	2802      	cmp	r0, #2
 800154a:	d9f5      	bls.n	8001538 <HAL_RCC_OscConfig+0xd4>
          {
            return HAL_TIMEOUT;
 800154c:	2003      	movs	r0, #3
 800154e:	e194      	b.n	800187a <HAL_RCC_OscConfig+0x416>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001550:	4b63      	ldr	r3, [pc, #396]	@ (80016e0 <HAL_RCC_OscConfig+0x27c>)
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8001558:	d0a0      	beq.n	800149c <HAL_RCC_OscConfig+0x38>
 800155a:	e7c6      	b.n	80014ea <HAL_RCC_OscConfig+0x86>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800155c:	4a60      	ldr	r2, [pc, #384]	@ (80016e0 <HAL_RCC_OscConfig+0x27c>)
 800155e:	6813      	ldr	r3, [r2, #0]
 8001560:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001564:	6013      	str	r3, [r2, #0]
 8001566:	e7a9      	b.n	80014bc <HAL_RCC_OscConfig+0x58>
 8001568:	4b5d      	ldr	r3, [pc, #372]	@ (80016e0 <HAL_RCC_OscConfig+0x27c>)
 800156a:	681a      	ldr	r2, [r3, #0]
 800156c:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8001570:	601a      	str	r2, [r3, #0]
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001578:	601a      	str	r2, [r3, #0]
 800157a:	e79f      	b.n	80014bc <HAL_RCC_OscConfig+0x58>
        tickstart = HAL_GetTick();
 800157c:	f7ff fa0e 	bl	800099c <HAL_GetTick>
 8001580:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001582:	4b57      	ldr	r3, [pc, #348]	@ (80016e0 <HAL_RCC_OscConfig+0x27c>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800158a:	d0b7      	beq.n	80014fc <HAL_RCC_OscConfig+0x98>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800158c:	f7ff fa06 	bl	800099c <HAL_GetTick>
 8001590:	1b40      	subs	r0, r0, r5
 8001592:	2864      	cmp	r0, #100	@ 0x64
 8001594:	d9f5      	bls.n	8001582 <HAL_RCC_OscConfig+0x11e>
            return HAL_TIMEOUT;
 8001596:	2003      	movs	r0, #3
 8001598:	e16f      	b.n	800187a <HAL_RCC_OscConfig+0x416>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800159a:	4b51      	ldr	r3, [pc, #324]	@ (80016e0 <HAL_RCC_OscConfig+0x27c>)
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80015a2:	d1ba      	bne.n	800151a <HAL_RCC_OscConfig+0xb6>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015a4:	4b4e      	ldr	r3, [pc, #312]	@ (80016e0 <HAL_RCC_OscConfig+0x27c>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f013 0f02 	tst.w	r3, #2
 80015ac:	d003      	beq.n	80015b6 <HAL_RCC_OscConfig+0x152>
 80015ae:	68e3      	ldr	r3, [r4, #12]
 80015b0:	2b01      	cmp	r3, #1
 80015b2:	f040 815f 	bne.w	8001874 <HAL_RCC_OscConfig+0x410>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015b6:	4a4a      	ldr	r2, [pc, #296]	@ (80016e0 <HAL_RCC_OscConfig+0x27c>)
 80015b8:	6813      	ldr	r3, [r2, #0]
 80015ba:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80015be:	6921      	ldr	r1, [r4, #16]
 80015c0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80015c4:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015c6:	6823      	ldr	r3, [r4, #0]
 80015c8:	f013 0f08 	tst.w	r3, #8
 80015cc:	d049      	beq.n	8001662 <HAL_RCC_OscConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80015ce:	6963      	ldr	r3, [r4, #20]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d033      	beq.n	800163c <HAL_RCC_OscConfig+0x1d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015d4:	4b43      	ldr	r3, [pc, #268]	@ (80016e4 <HAL_RCC_OscConfig+0x280>)
 80015d6:	2201      	movs	r2, #1
 80015d8:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015dc:	f7ff f9de 	bl	800099c <HAL_GetTick>
 80015e0:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015e2:	4b3f      	ldr	r3, [pc, #252]	@ (80016e0 <HAL_RCC_OscConfig+0x27c>)
 80015e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80015e6:	f013 0f02 	tst.w	r3, #2
 80015ea:	d13a      	bne.n	8001662 <HAL_RCC_OscConfig+0x1fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015ec:	f7ff f9d6 	bl	800099c <HAL_GetTick>
 80015f0:	1b40      	subs	r0, r0, r5
 80015f2:	2802      	cmp	r0, #2
 80015f4:	d9f5      	bls.n	80015e2 <HAL_RCC_OscConfig+0x17e>
        {
          return HAL_TIMEOUT;
 80015f6:	2003      	movs	r0, #3
 80015f8:	e13f      	b.n	800187a <HAL_RCC_OscConfig+0x416>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015fa:	4b39      	ldr	r3, [pc, #228]	@ (80016e0 <HAL_RCC_OscConfig+0x27c>)
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8001602:	d190      	bne.n	8001526 <HAL_RCC_OscConfig+0xc2>
 8001604:	e7ce      	b.n	80015a4 <HAL_RCC_OscConfig+0x140>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001606:	4a36      	ldr	r2, [pc, #216]	@ (80016e0 <HAL_RCC_OscConfig+0x27c>)
 8001608:	6813      	ldr	r3, [r2, #0]
 800160a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800160e:	6921      	ldr	r1, [r4, #16]
 8001610:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001614:	6013      	str	r3, [r2, #0]
 8001616:	e7d6      	b.n	80015c6 <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 8001618:	4b32      	ldr	r3, [pc, #200]	@ (80016e4 <HAL_RCC_OscConfig+0x280>)
 800161a:	2200      	movs	r2, #0
 800161c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800161e:	f7ff f9bd 	bl	800099c <HAL_GetTick>
 8001622:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001624:	4b2e      	ldr	r3, [pc, #184]	@ (80016e0 <HAL_RCC_OscConfig+0x27c>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f013 0f02 	tst.w	r3, #2
 800162c:	d0cb      	beq.n	80015c6 <HAL_RCC_OscConfig+0x162>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800162e:	f7ff f9b5 	bl	800099c <HAL_GetTick>
 8001632:	1b40      	subs	r0, r0, r5
 8001634:	2802      	cmp	r0, #2
 8001636:	d9f5      	bls.n	8001624 <HAL_RCC_OscConfig+0x1c0>
            return HAL_TIMEOUT;
 8001638:	2003      	movs	r0, #3
 800163a:	e11e      	b.n	800187a <HAL_RCC_OscConfig+0x416>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800163c:	4b29      	ldr	r3, [pc, #164]	@ (80016e4 <HAL_RCC_OscConfig+0x280>)
 800163e:	2200      	movs	r2, #0
 8001640:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001644:	f7ff f9aa 	bl	800099c <HAL_GetTick>
 8001648:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800164a:	4b25      	ldr	r3, [pc, #148]	@ (80016e0 <HAL_RCC_OscConfig+0x27c>)
 800164c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800164e:	f013 0f02 	tst.w	r3, #2
 8001652:	d006      	beq.n	8001662 <HAL_RCC_OscConfig+0x1fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001654:	f7ff f9a2 	bl	800099c <HAL_GetTick>
 8001658:	1b40      	subs	r0, r0, r5
 800165a:	2802      	cmp	r0, #2
 800165c:	d9f5      	bls.n	800164a <HAL_RCC_OscConfig+0x1e6>
        {
          return HAL_TIMEOUT;
 800165e:	2003      	movs	r0, #3
 8001660:	e10b      	b.n	800187a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001662:	6823      	ldr	r3, [r4, #0]
 8001664:	f013 0f04 	tst.w	r3, #4
 8001668:	d076      	beq.n	8001758 <HAL_RCC_OscConfig+0x2f4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800166a:	4b1d      	ldr	r3, [pc, #116]	@ (80016e0 <HAL_RCC_OscConfig+0x27c>)
 800166c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800166e:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8001672:	d133      	bne.n	80016dc <HAL_RCC_OscConfig+0x278>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001674:	2300      	movs	r3, #0
 8001676:	9301      	str	r3, [sp, #4]
 8001678:	4b19      	ldr	r3, [pc, #100]	@ (80016e0 <HAL_RCC_OscConfig+0x27c>)
 800167a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800167c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001680:	641a      	str	r2, [r3, #64]	@ 0x40
 8001682:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001684:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001688:	9301      	str	r3, [sp, #4]
 800168a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800168c:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800168e:	4b16      	ldr	r3, [pc, #88]	@ (80016e8 <HAL_RCC_OscConfig+0x284>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8001696:	d029      	beq.n	80016ec <HAL_RCC_OscConfig+0x288>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001698:	68a3      	ldr	r3, [r4, #8]
 800169a:	2b01      	cmp	r3, #1
 800169c:	d03a      	beq.n	8001714 <HAL_RCC_OscConfig+0x2b0>
 800169e:	2b05      	cmp	r3, #5
 80016a0:	d03e      	beq.n	8001720 <HAL_RCC_OscConfig+0x2bc>
 80016a2:	4b0f      	ldr	r3, [pc, #60]	@ (80016e0 <HAL_RCC_OscConfig+0x27c>)
 80016a4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80016a6:	f022 0201 	bic.w	r2, r2, #1
 80016aa:	671a      	str	r2, [r3, #112]	@ 0x70
 80016ac:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80016ae:	f022 0204 	bic.w	r2, r2, #4
 80016b2:	671a      	str	r2, [r3, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80016b4:	68a3      	ldr	r3, [r4, #8]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d03c      	beq.n	8001734 <HAL_RCC_OscConfig+0x2d0>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016ba:	f7ff f96f 	bl	800099c <HAL_GetTick>
 80016be:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016c0:	4b07      	ldr	r3, [pc, #28]	@ (80016e0 <HAL_RCC_OscConfig+0x27c>)
 80016c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80016c4:	f013 0f02 	tst.w	r3, #2
 80016c8:	d145      	bne.n	8001756 <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016ca:	f7ff f967 	bl	800099c <HAL_GetTick>
 80016ce:	1b80      	subs	r0, r0, r6
 80016d0:	f241 3388 	movw	r3, #5000	@ 0x1388
 80016d4:	4298      	cmp	r0, r3
 80016d6:	d9f3      	bls.n	80016c0 <HAL_RCC_OscConfig+0x25c>
        {
          return HAL_TIMEOUT;
 80016d8:	2003      	movs	r0, #3
 80016da:	e0ce      	b.n	800187a <HAL_RCC_OscConfig+0x416>
    FlagStatus       pwrclkchanged = RESET;
 80016dc:	2500      	movs	r5, #0
 80016de:	e7d6      	b.n	800168e <HAL_RCC_OscConfig+0x22a>
 80016e0:	40023800 	.word	0x40023800
 80016e4:	42470000 	.word	0x42470000
 80016e8:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016ec:	4a6b      	ldr	r2, [pc, #428]	@ (800189c <HAL_RCC_OscConfig+0x438>)
 80016ee:	6813      	ldr	r3, [r2, #0]
 80016f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016f4:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80016f6:	f7ff f951 	bl	800099c <HAL_GetTick>
 80016fa:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016fc:	4b67      	ldr	r3, [pc, #412]	@ (800189c <HAL_RCC_OscConfig+0x438>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8001704:	d1c8      	bne.n	8001698 <HAL_RCC_OscConfig+0x234>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001706:	f7ff f949 	bl	800099c <HAL_GetTick>
 800170a:	1b80      	subs	r0, r0, r6
 800170c:	2802      	cmp	r0, #2
 800170e:	d9f5      	bls.n	80016fc <HAL_RCC_OscConfig+0x298>
          return HAL_TIMEOUT;
 8001710:	2003      	movs	r0, #3
 8001712:	e0b2      	b.n	800187a <HAL_RCC_OscConfig+0x416>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001714:	4a62      	ldr	r2, [pc, #392]	@ (80018a0 <HAL_RCC_OscConfig+0x43c>)
 8001716:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8001718:	f043 0301 	orr.w	r3, r3, #1
 800171c:	6713      	str	r3, [r2, #112]	@ 0x70
 800171e:	e7c9      	b.n	80016b4 <HAL_RCC_OscConfig+0x250>
 8001720:	4b5f      	ldr	r3, [pc, #380]	@ (80018a0 <HAL_RCC_OscConfig+0x43c>)
 8001722:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001724:	f042 0204 	orr.w	r2, r2, #4
 8001728:	671a      	str	r2, [r3, #112]	@ 0x70
 800172a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800172c:	f042 0201 	orr.w	r2, r2, #1
 8001730:	671a      	str	r2, [r3, #112]	@ 0x70
 8001732:	e7bf      	b.n	80016b4 <HAL_RCC_OscConfig+0x250>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001734:	f7ff f932 	bl	800099c <HAL_GetTick>
 8001738:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800173a:	4b59      	ldr	r3, [pc, #356]	@ (80018a0 <HAL_RCC_OscConfig+0x43c>)
 800173c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800173e:	f013 0f02 	tst.w	r3, #2
 8001742:	d008      	beq.n	8001756 <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001744:	f7ff f92a 	bl	800099c <HAL_GetTick>
 8001748:	1b80      	subs	r0, r0, r6
 800174a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800174e:	4298      	cmp	r0, r3
 8001750:	d9f3      	bls.n	800173a <HAL_RCC_OscConfig+0x2d6>
        {
          return HAL_TIMEOUT;
 8001752:	2003      	movs	r0, #3
 8001754:	e091      	b.n	800187a <HAL_RCC_OscConfig+0x416>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001756:	b9ed      	cbnz	r5, 8001794 <HAL_RCC_OscConfig+0x330>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001758:	69a3      	ldr	r3, [r4, #24]
 800175a:	2b00      	cmp	r3, #0
 800175c:	f000 808c 	beq.w	8001878 <HAL_RCC_OscConfig+0x414>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001760:	4a4f      	ldr	r2, [pc, #316]	@ (80018a0 <HAL_RCC_OscConfig+0x43c>)
 8001762:	6892      	ldr	r2, [r2, #8]
 8001764:	f002 020c 	and.w	r2, r2, #12
 8001768:	2a08      	cmp	r2, #8
 800176a:	d054      	beq.n	8001816 <HAL_RCC_OscConfig+0x3b2>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800176c:	2b02      	cmp	r3, #2
 800176e:	d017      	beq.n	80017a0 <HAL_RCC_OscConfig+0x33c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001770:	4b4c      	ldr	r3, [pc, #304]	@ (80018a4 <HAL_RCC_OscConfig+0x440>)
 8001772:	2200      	movs	r2, #0
 8001774:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001776:	f7ff f911 	bl	800099c <HAL_GetTick>
 800177a:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800177c:	4b48      	ldr	r3, [pc, #288]	@ (80018a0 <HAL_RCC_OscConfig+0x43c>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001784:	d045      	beq.n	8001812 <HAL_RCC_OscConfig+0x3ae>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001786:	f7ff f909 	bl	800099c <HAL_GetTick>
 800178a:	1b00      	subs	r0, r0, r4
 800178c:	2802      	cmp	r0, #2
 800178e:	d9f5      	bls.n	800177c <HAL_RCC_OscConfig+0x318>
          {
            return HAL_TIMEOUT;
 8001790:	2003      	movs	r0, #3
 8001792:	e072      	b.n	800187a <HAL_RCC_OscConfig+0x416>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001794:	4a42      	ldr	r2, [pc, #264]	@ (80018a0 <HAL_RCC_OscConfig+0x43c>)
 8001796:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8001798:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800179c:	6413      	str	r3, [r2, #64]	@ 0x40
 800179e:	e7db      	b.n	8001758 <HAL_RCC_OscConfig+0x2f4>
        __HAL_RCC_PLL_DISABLE();
 80017a0:	4b40      	ldr	r3, [pc, #256]	@ (80018a4 <HAL_RCC_OscConfig+0x440>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80017a6:	f7ff f8f9 	bl	800099c <HAL_GetTick>
 80017aa:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017ac:	4b3c      	ldr	r3, [pc, #240]	@ (80018a0 <HAL_RCC_OscConfig+0x43c>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80017b4:	d006      	beq.n	80017c4 <HAL_RCC_OscConfig+0x360>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017b6:	f7ff f8f1 	bl	800099c <HAL_GetTick>
 80017ba:	1b40      	subs	r0, r0, r5
 80017bc:	2802      	cmp	r0, #2
 80017be:	d9f5      	bls.n	80017ac <HAL_RCC_OscConfig+0x348>
            return HAL_TIMEOUT;
 80017c0:	2003      	movs	r0, #3
 80017c2:	e05a      	b.n	800187a <HAL_RCC_OscConfig+0x416>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80017c4:	69e3      	ldr	r3, [r4, #28]
 80017c6:	6a22      	ldr	r2, [r4, #32]
 80017c8:	4313      	orrs	r3, r2
 80017ca:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80017cc:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80017d0:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80017d2:	0852      	lsrs	r2, r2, #1
 80017d4:	3a01      	subs	r2, #1
 80017d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80017da:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80017dc:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80017e0:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80017e2:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 80017e6:	4a2e      	ldr	r2, [pc, #184]	@ (80018a0 <HAL_RCC_OscConfig+0x43c>)
 80017e8:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 80017ea:	4b2e      	ldr	r3, [pc, #184]	@ (80018a4 <HAL_RCC_OscConfig+0x440>)
 80017ec:	2201      	movs	r2, #1
 80017ee:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80017f0:	f7ff f8d4 	bl	800099c <HAL_GetTick>
 80017f4:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017f6:	4b2a      	ldr	r3, [pc, #168]	@ (80018a0 <HAL_RCC_OscConfig+0x43c>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80017fe:	d106      	bne.n	800180e <HAL_RCC_OscConfig+0x3aa>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001800:	f7ff f8cc 	bl	800099c <HAL_GetTick>
 8001804:	1b00      	subs	r0, r0, r4
 8001806:	2802      	cmp	r0, #2
 8001808:	d9f5      	bls.n	80017f6 <HAL_RCC_OscConfig+0x392>
            return HAL_TIMEOUT;
 800180a:	2003      	movs	r0, #3
 800180c:	e035      	b.n	800187a <HAL_RCC_OscConfig+0x416>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 800180e:	2000      	movs	r0, #0
 8001810:	e033      	b.n	800187a <HAL_RCC_OscConfig+0x416>
 8001812:	2000      	movs	r0, #0
 8001814:	e031      	b.n	800187a <HAL_RCC_OscConfig+0x416>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001816:	2b01      	cmp	r3, #1
 8001818:	d031      	beq.n	800187e <HAL_RCC_OscConfig+0x41a>
        pll_config = RCC->PLLCFGR;
 800181a:	4b21      	ldr	r3, [pc, #132]	@ (80018a0 <HAL_RCC_OscConfig+0x43c>)
 800181c:	685b      	ldr	r3, [r3, #4]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800181e:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
 8001822:	69e2      	ldr	r2, [r4, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001824:	4291      	cmp	r1, r2
 8001826:	d12c      	bne.n	8001882 <HAL_RCC_OscConfig+0x41e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001828:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800182c:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800182e:	428a      	cmp	r2, r1
 8001830:	d129      	bne.n	8001886 <HAL_RCC_OscConfig+0x422>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001832:	6a61      	ldr	r1, [r4, #36]	@ 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001834:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 8001838:	401a      	ands	r2, r3
 800183a:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 800183e:	d124      	bne.n	800188a <HAL_RCC_OscConfig+0x426>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001840:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 8001844:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8001846:	0852      	lsrs	r2, r2, #1
 8001848:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800184a:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 800184e:	d11e      	bne.n	800188e <HAL_RCC_OscConfig+0x42a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001850:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001854:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001856:	ebb2 6f01 	cmp.w	r2, r1, lsl #24
 800185a:	d11a      	bne.n	8001892 <HAL_RCC_OscConfig+0x42e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800185c:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8001860:	6b22      	ldr	r2, [r4, #48]	@ 0x30
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001862:	ebb3 7f02 	cmp.w	r3, r2, lsl #28
 8001866:	d116      	bne.n	8001896 <HAL_RCC_OscConfig+0x432>
  return HAL_OK;
 8001868:	2000      	movs	r0, #0
 800186a:	e006      	b.n	800187a <HAL_RCC_OscConfig+0x416>
    return HAL_ERROR;
 800186c:	2001      	movs	r0, #1
}
 800186e:	4770      	bx	lr
        return HAL_ERROR;
 8001870:	2001      	movs	r0, #1
 8001872:	e002      	b.n	800187a <HAL_RCC_OscConfig+0x416>
        return HAL_ERROR;
 8001874:	2001      	movs	r0, #1
 8001876:	e000      	b.n	800187a <HAL_RCC_OscConfig+0x416>
  return HAL_OK;
 8001878:	2000      	movs	r0, #0
}
 800187a:	b002      	add	sp, #8
 800187c:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 800187e:	2001      	movs	r0, #1
 8001880:	e7fb      	b.n	800187a <HAL_RCC_OscConfig+0x416>
          return HAL_ERROR;
 8001882:	2001      	movs	r0, #1
 8001884:	e7f9      	b.n	800187a <HAL_RCC_OscConfig+0x416>
 8001886:	2001      	movs	r0, #1
 8001888:	e7f7      	b.n	800187a <HAL_RCC_OscConfig+0x416>
 800188a:	2001      	movs	r0, #1
 800188c:	e7f5      	b.n	800187a <HAL_RCC_OscConfig+0x416>
 800188e:	2001      	movs	r0, #1
 8001890:	e7f3      	b.n	800187a <HAL_RCC_OscConfig+0x416>
 8001892:	2001      	movs	r0, #1
 8001894:	e7f1      	b.n	800187a <HAL_RCC_OscConfig+0x416>
 8001896:	2001      	movs	r0, #1
 8001898:	e7ef      	b.n	800187a <HAL_RCC_OscConfig+0x416>
 800189a:	bf00      	nop
 800189c:	40007000 	.word	0x40007000
 80018a0:	40023800 	.word	0x40023800
 80018a4:	42470000 	.word	0x42470000

080018a8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80018a8:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80018aa:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80018ac:	6a02      	ldr	r2, [r0, #32]
 80018ae:	f022 0201 	bic.w	r2, r2, #1
 80018b2:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80018b4:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80018b6:	6984      	ldr	r4, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80018b8:	f024 0c73 	bic.w	ip, r4, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80018bc:	680c      	ldr	r4, [r1, #0]
 80018be:	ea44 040c 	orr.w	r4, r4, ip

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80018c2:	f023 0c02 	bic.w	ip, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80018c6:	688b      	ldr	r3, [r1, #8]
 80018c8:	ea43 030c 	orr.w	r3, r3, ip

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80018cc:	4d11      	ldr	r5, [pc, #68]	@ (8001914 <TIM_OC1_SetConfig+0x6c>)
 80018ce:	42a8      	cmp	r0, r5
 80018d0:	d003      	beq.n	80018da <TIM_OC1_SetConfig+0x32>
 80018d2:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80018d6:	42a8      	cmp	r0, r5
 80018d8:	d105      	bne.n	80018e6 <TIM_OC1_SetConfig+0x3e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80018da:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80018de:	68cd      	ldr	r5, [r1, #12]
 80018e0:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80018e2:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80018e6:	4d0b      	ldr	r5, [pc, #44]	@ (8001914 <TIM_OC1_SetConfig+0x6c>)
 80018e8:	42a8      	cmp	r0, r5
 80018ea:	d003      	beq.n	80018f4 <TIM_OC1_SetConfig+0x4c>
 80018ec:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80018f0:	42a8      	cmp	r0, r5
 80018f2:	d107      	bne.n	8001904 <TIM_OC1_SetConfig+0x5c>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80018f4:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80018f8:	694d      	ldr	r5, [r1, #20]
 80018fa:	ea45 0c02 	orr.w	ip, r5, r2
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80018fe:	698a      	ldr	r2, [r1, #24]
 8001900:	ea42 020c 	orr.w	r2, r2, ip
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001904:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001906:	6184      	str	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001908:	684a      	ldr	r2, [r1, #4]
 800190a:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800190c:	6203      	str	r3, [r0, #32]
}
 800190e:	bc30      	pop	{r4, r5}
 8001910:	4770      	bx	lr
 8001912:	bf00      	nop
 8001914:	40010000 	.word	0x40010000

08001918 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001918:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800191a:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800191c:	6a02      	ldr	r2, [r0, #32]
 800191e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001922:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001924:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001926:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001928:	f024 0c73 	bic.w	ip, r4, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800192c:	680c      	ldr	r4, [r1, #0]
 800192e:	ea44 050c 	orr.w	r5, r4, ip

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8001932:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001936:	688c      	ldr	r4, [r1, #8]
 8001938:	ea43 2304 	orr.w	r3, r3, r4, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800193c:	4c11      	ldr	r4, [pc, #68]	@ (8001984 <TIM_OC3_SetConfig+0x6c>)
 800193e:	42a0      	cmp	r0, r4
 8001940:	d003      	beq.n	800194a <TIM_OC3_SetConfig+0x32>
 8001942:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001946:	42a0      	cmp	r0, r4
 8001948:	d106      	bne.n	8001958 <TIM_OC3_SetConfig+0x40>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800194a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800194e:	68cc      	ldr	r4, [r1, #12]
 8001950:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8001954:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001958:	4c0a      	ldr	r4, [pc, #40]	@ (8001984 <TIM_OC3_SetConfig+0x6c>)
 800195a:	42a0      	cmp	r0, r4
 800195c:	d003      	beq.n	8001966 <TIM_OC3_SetConfig+0x4e>
 800195e:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001962:	42a0      	cmp	r0, r4
 8001964:	d107      	bne.n	8001976 <TIM_OC3_SetConfig+0x5e>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001966:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800196a:	694c      	ldr	r4, [r1, #20]
 800196c:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001970:	698c      	ldr	r4, [r1, #24]
 8001972:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001976:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001978:	61c5      	str	r5, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800197a:	684a      	ldr	r2, [r1, #4]
 800197c:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800197e:	6203      	str	r3, [r0, #32]
}
 8001980:	bc30      	pop	{r4, r5}
 8001982:	4770      	bx	lr
 8001984:	40010000 	.word	0x40010000

08001988 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001988:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800198a:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800198c:	6a02      	ldr	r2, [r0, #32]
 800198e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001992:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001994:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001996:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001998:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800199c:	680d      	ldr	r5, [r1, #0]
 800199e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80019a2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80019a6:	688d      	ldr	r5, [r1, #8]
 80019a8:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80019ac:	4d09      	ldr	r5, [pc, #36]	@ (80019d4 <TIM_OC4_SetConfig+0x4c>)
 80019ae:	42a8      	cmp	r0, r5
 80019b0:	d003      	beq.n	80019ba <TIM_OC4_SetConfig+0x32>
 80019b2:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80019b6:	42a8      	cmp	r0, r5
 80019b8:	d104      	bne.n	80019c4 <TIM_OC4_SetConfig+0x3c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80019ba:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80019be:	694d      	ldr	r5, [r1, #20]
 80019c0:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80019c4:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80019c6:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80019c8:	684a      	ldr	r2, [r1, #4]
 80019ca:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80019cc:	6203      	str	r3, [r0, #32]
}
 80019ce:	bc30      	pop	{r4, r5}
 80019d0:	4770      	bx	lr
 80019d2:	bf00      	nop
 80019d4:	40010000 	.word	0x40010000

080019d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80019d8:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80019da:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80019dc:	6a04      	ldr	r4, [r0, #32]
 80019de:	f024 0401 	bic.w	r4, r4, #1
 80019e2:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80019e4:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80019e6:	f024 0cf0 	bic.w	ip, r4, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80019ea:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80019ee:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 80019f2:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80019f4:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80019f6:	6203      	str	r3, [r0, #32]
}
 80019f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80019fc:	4770      	bx	lr

080019fe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80019fe:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8001a00:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001a02:	6a04      	ldr	r4, [r0, #32]
 8001a04:	f024 0410 	bic.w	r4, r4, #16
 8001a08:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001a0a:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001a0c:	f424 4c70 	bic.w	ip, r4, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001a10:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001a14:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8001a18:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001a1c:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001a1e:	6203      	str	r3, [r0, #32]
}
 8001a20:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001a24:	4770      	bx	lr

08001a26 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001a26:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001a28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001a2c:	430b      	orrs	r3, r1
 8001a2e:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001a32:	6083      	str	r3, [r0, #8]
}
 8001a34:	4770      	bx	lr

08001a36 <HAL_TIM_OC_MspInit>:
}
 8001a36:	4770      	bx	lr

08001a38 <HAL_TIM_PWM_MspInit>:
}
 8001a38:	4770      	bx	lr
	...

08001a3c <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8001a3c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001a3e:	4a32      	ldr	r2, [pc, #200]	@ (8001b08 <TIM_Base_SetConfig+0xcc>)
 8001a40:	4290      	cmp	r0, r2
 8001a42:	d012      	beq.n	8001a6a <TIM_Base_SetConfig+0x2e>
 8001a44:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8001a48:	d00f      	beq.n	8001a6a <TIM_Base_SetConfig+0x2e>
 8001a4a:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8001a4e:	4290      	cmp	r0, r2
 8001a50:	d00b      	beq.n	8001a6a <TIM_Base_SetConfig+0x2e>
 8001a52:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001a56:	4290      	cmp	r0, r2
 8001a58:	d007      	beq.n	8001a6a <TIM_Base_SetConfig+0x2e>
 8001a5a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001a5e:	4290      	cmp	r0, r2
 8001a60:	d003      	beq.n	8001a6a <TIM_Base_SetConfig+0x2e>
 8001a62:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8001a66:	4290      	cmp	r0, r2
 8001a68:	d103      	bne.n	8001a72 <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001a6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8001a6e:	684a      	ldr	r2, [r1, #4]
 8001a70:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001a72:	4a25      	ldr	r2, [pc, #148]	@ (8001b08 <TIM_Base_SetConfig+0xcc>)
 8001a74:	4290      	cmp	r0, r2
 8001a76:	d02a      	beq.n	8001ace <TIM_Base_SetConfig+0x92>
 8001a78:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8001a7c:	d027      	beq.n	8001ace <TIM_Base_SetConfig+0x92>
 8001a7e:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8001a82:	4290      	cmp	r0, r2
 8001a84:	d023      	beq.n	8001ace <TIM_Base_SetConfig+0x92>
 8001a86:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001a8a:	4290      	cmp	r0, r2
 8001a8c:	d01f      	beq.n	8001ace <TIM_Base_SetConfig+0x92>
 8001a8e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001a92:	4290      	cmp	r0, r2
 8001a94:	d01b      	beq.n	8001ace <TIM_Base_SetConfig+0x92>
 8001a96:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8001a9a:	4290      	cmp	r0, r2
 8001a9c:	d017      	beq.n	8001ace <TIM_Base_SetConfig+0x92>
 8001a9e:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 8001aa2:	4290      	cmp	r0, r2
 8001aa4:	d013      	beq.n	8001ace <TIM_Base_SetConfig+0x92>
 8001aa6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001aaa:	4290      	cmp	r0, r2
 8001aac:	d00f      	beq.n	8001ace <TIM_Base_SetConfig+0x92>
 8001aae:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001ab2:	4290      	cmp	r0, r2
 8001ab4:	d00b      	beq.n	8001ace <TIM_Base_SetConfig+0x92>
 8001ab6:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8001aba:	4290      	cmp	r0, r2
 8001abc:	d007      	beq.n	8001ace <TIM_Base_SetConfig+0x92>
 8001abe:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001ac2:	4290      	cmp	r0, r2
 8001ac4:	d003      	beq.n	8001ace <TIM_Base_SetConfig+0x92>
 8001ac6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001aca:	4290      	cmp	r0, r2
 8001acc:	d103      	bne.n	8001ad6 <TIM_Base_SetConfig+0x9a>
    tmpcr1 &= ~TIM_CR1_CKD;
 8001ace:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001ad2:	68ca      	ldr	r2, [r1, #12]
 8001ad4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001ad6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001ada:	694a      	ldr	r2, [r1, #20]
 8001adc:	4313      	orrs	r3, r2
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001ade:	688a      	ldr	r2, [r1, #8]
 8001ae0:	62c2      	str	r2, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001ae2:	680a      	ldr	r2, [r1, #0]
 8001ae4:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001ae6:	4a08      	ldr	r2, [pc, #32]	@ (8001b08 <TIM_Base_SetConfig+0xcc>)
 8001ae8:	4290      	cmp	r0, r2
 8001aea:	d003      	beq.n	8001af4 <TIM_Base_SetConfig+0xb8>
 8001aec:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001af0:	4290      	cmp	r0, r2
 8001af2:	d101      	bne.n	8001af8 <TIM_Base_SetConfig+0xbc>
    TIMx->RCR = Structure->RepetitionCounter;
 8001af4:	690a      	ldr	r2, [r1, #16]
 8001af6:	6302      	str	r2, [r0, #48]	@ 0x30
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8001af8:	6802      	ldr	r2, [r0, #0]
 8001afa:	f042 0204 	orr.w	r2, r2, #4
 8001afe:	6002      	str	r2, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 8001b00:	2201      	movs	r2, #1
 8001b02:	6142      	str	r2, [r0, #20]
  TIMx->CR1 = tmpcr1;
 8001b04:	6003      	str	r3, [r0, #0]
}
 8001b06:	4770      	bx	lr
 8001b08:	40010000 	.word	0x40010000

08001b0c <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8001b0c:	b340      	cbz	r0, 8001b60 <HAL_TIM_Base_Init+0x54>
{
 8001b0e:	b510      	push	{r4, lr}
 8001b10:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8001b12:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8001b16:	b1f3      	cbz	r3, 8001b56 <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8001b18:	2302      	movs	r3, #2
 8001b1a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b1e:	4621      	mov	r1, r4
 8001b20:	f851 0b04 	ldr.w	r0, [r1], #4
 8001b24:	f7ff ff8a 	bl	8001a3c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001b28:	2301      	movs	r3, #1
 8001b2a:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b2e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8001b32:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8001b36:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8001b3a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b3e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001b42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001b46:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8001b4a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8001b4e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8001b52:	2000      	movs	r0, #0
}
 8001b54:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8001b56:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001b5a:	f7ff fac7 	bl	80010ec <HAL_TIM_Base_MspInit>
 8001b5e:	e7db      	b.n	8001b18 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8001b60:	2001      	movs	r0, #1
}
 8001b62:	4770      	bx	lr

08001b64 <HAL_TIM_OC_Init>:
  if (htim == NULL)
 8001b64:	b340      	cbz	r0, 8001bb8 <HAL_TIM_OC_Init+0x54>
{
 8001b66:	b510      	push	{r4, lr}
 8001b68:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8001b6a:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8001b6e:	b1f3      	cbz	r3, 8001bae <HAL_TIM_OC_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8001b70:	2302      	movs	r3, #2
 8001b72:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8001b76:	4621      	mov	r1, r4
 8001b78:	f851 0b04 	ldr.w	r0, [r1], #4
 8001b7c:	f7ff ff5e 	bl	8001a3c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001b80:	2301      	movs	r3, #1
 8001b82:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b86:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8001b8a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8001b8e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8001b92:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b96:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001b9a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001b9e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8001ba2:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8001ba6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8001baa:	2000      	movs	r0, #0
}
 8001bac:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8001bae:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_OC_MspInit(htim);
 8001bb2:	f7ff ff40 	bl	8001a36 <HAL_TIM_OC_MspInit>
 8001bb6:	e7db      	b.n	8001b70 <HAL_TIM_OC_Init+0xc>
    return HAL_ERROR;
 8001bb8:	2001      	movs	r0, #1
}
 8001bba:	4770      	bx	lr

08001bbc <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8001bbc:	b340      	cbz	r0, 8001c10 <HAL_TIM_PWM_Init+0x54>
{
 8001bbe:	b510      	push	{r4, lr}
 8001bc0:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8001bc2:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8001bc6:	b1f3      	cbz	r3, 8001c06 <HAL_TIM_PWM_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8001bc8:	2302      	movs	r3, #2
 8001bca:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001bce:	4621      	mov	r1, r4
 8001bd0:	f851 0b04 	ldr.w	r0, [r1], #4
 8001bd4:	f7ff ff32 	bl	8001a3c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bde:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8001be2:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8001be6:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8001bea:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bee:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001bf2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001bf6:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8001bfa:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8001bfe:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8001c02:	2000      	movs	r0, #0
}
 8001c04:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8001c06:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8001c0a:	f7ff ff15 	bl	8001a38 <HAL_TIM_PWM_MspInit>
 8001c0e:	e7db      	b.n	8001bc8 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8001c10:	2001      	movs	r0, #1
}
 8001c12:	4770      	bx	lr

08001c14 <TIM_OC2_SetConfig>:
{
 8001c14:	b430      	push	{r4, r5}
  tmpccer = TIMx->CCER;
 8001c16:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001c18:	6a02      	ldr	r2, [r0, #32]
 8001c1a:	f022 0210 	bic.w	r2, r2, #16
 8001c1e:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8001c20:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8001c22:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001c24:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001c28:	680d      	ldr	r5, [r1, #0]
 8001c2a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8001c2e:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001c32:	688d      	ldr	r5, [r1, #8]
 8001c34:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001c38:	4d11      	ldr	r5, [pc, #68]	@ (8001c80 <TIM_OC2_SetConfig+0x6c>)
 8001c3a:	42a8      	cmp	r0, r5
 8001c3c:	d003      	beq.n	8001c46 <TIM_OC2_SetConfig+0x32>
 8001c3e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8001c42:	42a8      	cmp	r0, r5
 8001c44:	d106      	bne.n	8001c54 <TIM_OC2_SetConfig+0x40>
    tmpccer &= ~TIM_CCER_CC2NP;
 8001c46:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001c4a:	68cd      	ldr	r5, [r1, #12]
 8001c4c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8001c50:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001c54:	4d0a      	ldr	r5, [pc, #40]	@ (8001c80 <TIM_OC2_SetConfig+0x6c>)
 8001c56:	42a8      	cmp	r0, r5
 8001c58:	d003      	beq.n	8001c62 <TIM_OC2_SetConfig+0x4e>
 8001c5a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8001c5e:	42a8      	cmp	r0, r5
 8001c60:	d107      	bne.n	8001c72 <TIM_OC2_SetConfig+0x5e>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001c62:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001c66:	694d      	ldr	r5, [r1, #20]
 8001c68:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001c6c:	698d      	ldr	r5, [r1, #24]
 8001c6e:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8001c72:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001c74:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001c76:	684a      	ldr	r2, [r1, #4]
 8001c78:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8001c7a:	6203      	str	r3, [r0, #32]
}
 8001c7c:	bc30      	pop	{r4, r5}
 8001c7e:	4770      	bx	lr
 8001c80:	40010000 	.word	0x40010000

08001c84 <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 8001c84:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8001c88:	2b01      	cmp	r3, #1
 8001c8a:	d028      	beq.n	8001cde <HAL_TIM_OC_ConfigChannel+0x5a>
{
 8001c8c:	b510      	push	{r4, lr}
 8001c8e:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8001c90:	2301      	movs	r3, #1
 8001c92:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 8001c96:	2a0c      	cmp	r2, #12
 8001c98:	d81c      	bhi.n	8001cd4 <HAL_TIM_OC_ConfigChannel+0x50>
 8001c9a:	e8df f002 	tbb	[pc, r2]
 8001c9e:	1b07      	.short	0x1b07
 8001ca0:	1b0c1b1b 	.word	0x1b0c1b1b
 8001ca4:	1b111b1b 	.word	0x1b111b1b
 8001ca8:	1b1b      	.short	0x1b1b
 8001caa:	16          	.byte	0x16
 8001cab:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001cac:	6800      	ldr	r0, [r0, #0]
 8001cae:	f7ff fdfb 	bl	80018a8 <TIM_OC1_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8001cb2:	2000      	movs	r0, #0
      break;
 8001cb4:	e00f      	b.n	8001cd6 <HAL_TIM_OC_ConfigChannel+0x52>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001cb6:	6800      	ldr	r0, [r0, #0]
 8001cb8:	f7ff ffac 	bl	8001c14 <TIM_OC2_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8001cbc:	2000      	movs	r0, #0
      break;
 8001cbe:	e00a      	b.n	8001cd6 <HAL_TIM_OC_ConfigChannel+0x52>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001cc0:	6800      	ldr	r0, [r0, #0]
 8001cc2:	f7ff fe29 	bl	8001918 <TIM_OC3_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8001cc6:	2000      	movs	r0, #0
      break;
 8001cc8:	e005      	b.n	8001cd6 <HAL_TIM_OC_ConfigChannel+0x52>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001cca:	6800      	ldr	r0, [r0, #0]
 8001ccc:	f7ff fe5c 	bl	8001988 <TIM_OC4_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8001cd0:	2000      	movs	r0, #0
      break;
 8001cd2:	e000      	b.n	8001cd6 <HAL_TIM_OC_ConfigChannel+0x52>
  switch (Channel)
 8001cd4:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8001cdc:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 8001cde:	2002      	movs	r0, #2
}
 8001ce0:	4770      	bx	lr

08001ce2 <HAL_TIM_PWM_ConfigChannel>:
{
 8001ce2:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8001ce4:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8001ce8:	2b01      	cmp	r3, #1
 8001cea:	d066      	beq.n	8001dba <HAL_TIM_PWM_ConfigChannel+0xd8>
 8001cec:	4604      	mov	r4, r0
 8001cee:	460d      	mov	r5, r1
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 8001cf6:	2a0c      	cmp	r2, #12
 8001cf8:	d85a      	bhi.n	8001db0 <HAL_TIM_PWM_ConfigChannel+0xce>
 8001cfa:	e8df f002 	tbb	[pc, r2]
 8001cfe:	5907      	.short	0x5907
 8001d00:	591b5959 	.word	0x591b5959
 8001d04:	59305959 	.word	0x59305959
 8001d08:	5959      	.short	0x5959
 8001d0a:	44          	.byte	0x44
 8001d0b:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001d0c:	6800      	ldr	r0, [r0, #0]
 8001d0e:	f7ff fdcb 	bl	80018a8 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001d12:	6822      	ldr	r2, [r4, #0]
 8001d14:	6993      	ldr	r3, [r2, #24]
 8001d16:	f043 0308 	orr.w	r3, r3, #8
 8001d1a:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001d1c:	6822      	ldr	r2, [r4, #0]
 8001d1e:	6993      	ldr	r3, [r2, #24]
 8001d20:	f023 0304 	bic.w	r3, r3, #4
 8001d24:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001d26:	6822      	ldr	r2, [r4, #0]
 8001d28:	6993      	ldr	r3, [r2, #24]
 8001d2a:	6929      	ldr	r1, [r5, #16]
 8001d2c:	430b      	orrs	r3, r1
 8001d2e:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8001d30:	2000      	movs	r0, #0
      break;
 8001d32:	e03e      	b.n	8001db2 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001d34:	6800      	ldr	r0, [r0, #0]
 8001d36:	f7ff ff6d 	bl	8001c14 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001d3a:	6822      	ldr	r2, [r4, #0]
 8001d3c:	6993      	ldr	r3, [r2, #24]
 8001d3e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001d42:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001d44:	6822      	ldr	r2, [r4, #0]
 8001d46:	6993      	ldr	r3, [r2, #24]
 8001d48:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001d4c:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001d4e:	6822      	ldr	r2, [r4, #0]
 8001d50:	6993      	ldr	r3, [r2, #24]
 8001d52:	6929      	ldr	r1, [r5, #16]
 8001d54:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001d58:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8001d5a:	2000      	movs	r0, #0
      break;
 8001d5c:	e029      	b.n	8001db2 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001d5e:	6800      	ldr	r0, [r0, #0]
 8001d60:	f7ff fdda 	bl	8001918 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001d64:	6822      	ldr	r2, [r4, #0]
 8001d66:	69d3      	ldr	r3, [r2, #28]
 8001d68:	f043 0308 	orr.w	r3, r3, #8
 8001d6c:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001d6e:	6822      	ldr	r2, [r4, #0]
 8001d70:	69d3      	ldr	r3, [r2, #28]
 8001d72:	f023 0304 	bic.w	r3, r3, #4
 8001d76:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001d78:	6822      	ldr	r2, [r4, #0]
 8001d7a:	69d3      	ldr	r3, [r2, #28]
 8001d7c:	6929      	ldr	r1, [r5, #16]
 8001d7e:	430b      	orrs	r3, r1
 8001d80:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8001d82:	2000      	movs	r0, #0
      break;
 8001d84:	e015      	b.n	8001db2 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001d86:	6800      	ldr	r0, [r0, #0]
 8001d88:	f7ff fdfe 	bl	8001988 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001d8c:	6822      	ldr	r2, [r4, #0]
 8001d8e:	69d3      	ldr	r3, [r2, #28]
 8001d90:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001d94:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001d96:	6822      	ldr	r2, [r4, #0]
 8001d98:	69d3      	ldr	r3, [r2, #28]
 8001d9a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001d9e:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001da0:	6822      	ldr	r2, [r4, #0]
 8001da2:	69d3      	ldr	r3, [r2, #28]
 8001da4:	6929      	ldr	r1, [r5, #16]
 8001da6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001daa:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8001dac:	2000      	movs	r0, #0
      break;
 8001dae:	e000      	b.n	8001db2 <HAL_TIM_PWM_ConfigChannel+0xd0>
  switch (Channel)
 8001db0:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8001db2:	2300      	movs	r3, #0
 8001db4:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8001db8:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8001dba:	2002      	movs	r0, #2
 8001dbc:	e7fc      	b.n	8001db8 <HAL_TIM_PWM_ConfigChannel+0xd6>

08001dbe <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001dbe:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001dc0:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001dc2:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001dc6:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8001dca:	430a      	orrs	r2, r1
 8001dcc:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001dd0:	6082      	str	r2, [r0, #8]
}
 8001dd2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001dd6:	4770      	bx	lr

08001dd8 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8001dd8:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8001ddc:	2b01      	cmp	r3, #1
 8001dde:	d078      	beq.n	8001ed2 <HAL_TIM_ConfigClockSource+0xfa>
{
 8001de0:	b510      	push	{r4, lr}
 8001de2:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8001de4:	2301      	movs	r3, #1
 8001de6:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8001dea:	2302      	movs	r3, #2
 8001dec:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8001df0:	6802      	ldr	r2, [r0, #0]
 8001df2:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001df4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001df8:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 8001dfc:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8001dfe:	680b      	ldr	r3, [r1, #0]
 8001e00:	2b60      	cmp	r3, #96	@ 0x60
 8001e02:	d04c      	beq.n	8001e9e <HAL_TIM_ConfigClockSource+0xc6>
 8001e04:	d823      	bhi.n	8001e4e <HAL_TIM_ConfigClockSource+0x76>
 8001e06:	2b40      	cmp	r3, #64	@ 0x40
 8001e08:	d054      	beq.n	8001eb4 <HAL_TIM_ConfigClockSource+0xdc>
 8001e0a:	d811      	bhi.n	8001e30 <HAL_TIM_ConfigClockSource+0x58>
 8001e0c:	2b20      	cmp	r3, #32
 8001e0e:	d003      	beq.n	8001e18 <HAL_TIM_ConfigClockSource+0x40>
 8001e10:	d80a      	bhi.n	8001e28 <HAL_TIM_ConfigClockSource+0x50>
 8001e12:	b10b      	cbz	r3, 8001e18 <HAL_TIM_ConfigClockSource+0x40>
 8001e14:	2b10      	cmp	r3, #16
 8001e16:	d105      	bne.n	8001e24 <HAL_TIM_ConfigClockSource+0x4c>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001e18:	4619      	mov	r1, r3
 8001e1a:	6820      	ldr	r0, [r4, #0]
 8001e1c:	f7ff fe03 	bl	8001a26 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8001e20:	2000      	movs	r0, #0
      break;
 8001e22:	e028      	b.n	8001e76 <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 8001e24:	2001      	movs	r0, #1
 8001e26:	e026      	b.n	8001e76 <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 8001e28:	2b30      	cmp	r3, #48	@ 0x30
 8001e2a:	d0f5      	beq.n	8001e18 <HAL_TIM_ConfigClockSource+0x40>
      status = HAL_ERROR;
 8001e2c:	2001      	movs	r0, #1
 8001e2e:	e022      	b.n	8001e76 <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 8001e30:	2b50      	cmp	r3, #80	@ 0x50
 8001e32:	d10a      	bne.n	8001e4a <HAL_TIM_ConfigClockSource+0x72>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001e34:	68ca      	ldr	r2, [r1, #12]
 8001e36:	6849      	ldr	r1, [r1, #4]
 8001e38:	6800      	ldr	r0, [r0, #0]
 8001e3a:	f7ff fdcd 	bl	80019d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001e3e:	2150      	movs	r1, #80	@ 0x50
 8001e40:	6820      	ldr	r0, [r4, #0]
 8001e42:	f7ff fdf0 	bl	8001a26 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8001e46:	2000      	movs	r0, #0
      break;
 8001e48:	e015      	b.n	8001e76 <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 8001e4a:	2001      	movs	r0, #1
 8001e4c:	e013      	b.n	8001e76 <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 8001e4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001e52:	d03a      	beq.n	8001eca <HAL_TIM_ConfigClockSource+0xf2>
 8001e54:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001e58:	d014      	beq.n	8001e84 <HAL_TIM_ConfigClockSource+0xac>
 8001e5a:	2b70      	cmp	r3, #112	@ 0x70
 8001e5c:	d137      	bne.n	8001ece <HAL_TIM_ConfigClockSource+0xf6>
      TIM_ETR_SetConfig(htim->Instance,
 8001e5e:	68cb      	ldr	r3, [r1, #12]
 8001e60:	684a      	ldr	r2, [r1, #4]
 8001e62:	6889      	ldr	r1, [r1, #8]
 8001e64:	6800      	ldr	r0, [r0, #0]
 8001e66:	f7ff ffaa 	bl	8001dbe <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001e6a:	6822      	ldr	r2, [r4, #0]
 8001e6c:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001e6e:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8001e72:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8001e74:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001e76:	2301      	movs	r3, #1
 8001e78:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8001e82:	bd10      	pop	{r4, pc}
      TIM_ETR_SetConfig(htim->Instance,
 8001e84:	68cb      	ldr	r3, [r1, #12]
 8001e86:	684a      	ldr	r2, [r1, #4]
 8001e88:	6889      	ldr	r1, [r1, #8]
 8001e8a:	6800      	ldr	r0, [r0, #0]
 8001e8c:	f7ff ff97 	bl	8001dbe <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001e90:	6822      	ldr	r2, [r4, #0]
 8001e92:	6893      	ldr	r3, [r2, #8]
 8001e94:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e98:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8001e9a:	2000      	movs	r0, #0
      break;
 8001e9c:	e7eb      	b.n	8001e76 <HAL_TIM_ConfigClockSource+0x9e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001e9e:	68ca      	ldr	r2, [r1, #12]
 8001ea0:	6849      	ldr	r1, [r1, #4]
 8001ea2:	6800      	ldr	r0, [r0, #0]
 8001ea4:	f7ff fdab 	bl	80019fe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001ea8:	2160      	movs	r1, #96	@ 0x60
 8001eaa:	6820      	ldr	r0, [r4, #0]
 8001eac:	f7ff fdbb 	bl	8001a26 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8001eb0:	2000      	movs	r0, #0
      break;
 8001eb2:	e7e0      	b.n	8001e76 <HAL_TIM_ConfigClockSource+0x9e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001eb4:	68ca      	ldr	r2, [r1, #12]
 8001eb6:	6849      	ldr	r1, [r1, #4]
 8001eb8:	6800      	ldr	r0, [r0, #0]
 8001eba:	f7ff fd8d 	bl	80019d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001ebe:	2140      	movs	r1, #64	@ 0x40
 8001ec0:	6820      	ldr	r0, [r4, #0]
 8001ec2:	f7ff fdb0 	bl	8001a26 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8001ec6:	2000      	movs	r0, #0
      break;
 8001ec8:	e7d5      	b.n	8001e76 <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 8001eca:	2000      	movs	r0, #0
 8001ecc:	e7d3      	b.n	8001e76 <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 8001ece:	2001      	movs	r0, #1
 8001ed0:	e7d1      	b.n	8001e76 <HAL_TIM_ConfigClockSource+0x9e>
  __HAL_LOCK(htim);
 8001ed2:	2002      	movs	r0, #2
}
 8001ed4:	4770      	bx	lr

08001ed6 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001ed6:	f001 011f 	and.w	r1, r1, #31
 8001eda:	f04f 0c01 	mov.w	ip, #1
 8001ede:	fa0c fc01 	lsl.w	ip, ip, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001ee2:	6a03      	ldr	r3, [r0, #32]
 8001ee4:	ea23 030c 	bic.w	r3, r3, ip
 8001ee8:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001eea:	6a03      	ldr	r3, [r0, #32]
 8001eec:	408a      	lsls	r2, r1
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	6203      	str	r3, [r0, #32]
}
 8001ef2:	4770      	bx	lr

08001ef4 <HAL_TIM_OC_Start>:
{
 8001ef4:	b510      	push	{r4, lr}
 8001ef6:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001ef8:	4608      	mov	r0, r1
 8001efa:	2900      	cmp	r1, #0
 8001efc:	d141      	bne.n	8001f82 <HAL_TIM_OC_Start+0x8e>
 8001efe:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 8001f02:	3b01      	subs	r3, #1
 8001f04:	bf18      	it	ne
 8001f06:	2301      	movne	r3, #1
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d16b      	bne.n	8001fe4 <HAL_TIM_OC_Start+0xf0>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001f0c:	2800      	cmp	r0, #0
 8001f0e:	d14e      	bne.n	8001fae <HAL_TIM_OC_Start+0xba>
 8001f10:	2302      	movs	r3, #2
 8001f12:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001f16:	2201      	movs	r2, #1
 8001f18:	4601      	mov	r1, r0
 8001f1a:	6820      	ldr	r0, [r4, #0]
 8001f1c:	f7ff ffdb 	bl	8001ed6 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001f20:	6823      	ldr	r3, [r4, #0]
 8001f22:	4a32      	ldr	r2, [pc, #200]	@ (8001fec <HAL_TIM_OC_Start+0xf8>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d003      	beq.n	8001f30 <HAL_TIM_OC_Start+0x3c>
 8001f28:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d103      	bne.n	8001f38 <HAL_TIM_OC_Start+0x44>
    __HAL_TIM_MOE_ENABLE(htim);
 8001f30:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001f32:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001f36:	645a      	str	r2, [r3, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f38:	6823      	ldr	r3, [r4, #0]
 8001f3a:	4a2c      	ldr	r2, [pc, #176]	@ (8001fec <HAL_TIM_OC_Start+0xf8>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d046      	beq.n	8001fce <HAL_TIM_OC_Start+0xda>
 8001f40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f44:	d043      	beq.n	8001fce <HAL_TIM_OC_Start+0xda>
 8001f46:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d03f      	beq.n	8001fce <HAL_TIM_OC_Start+0xda>
 8001f4e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d03b      	beq.n	8001fce <HAL_TIM_OC_Start+0xda>
 8001f56:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d037      	beq.n	8001fce <HAL_TIM_OC_Start+0xda>
 8001f5e:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d033      	beq.n	8001fce <HAL_TIM_OC_Start+0xda>
 8001f66:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d02f      	beq.n	8001fce <HAL_TIM_OC_Start+0xda>
 8001f6e:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d02b      	beq.n	8001fce <HAL_TIM_OC_Start+0xda>
    __HAL_TIM_ENABLE(htim);
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	f042 0201 	orr.w	r2, r2, #1
 8001f7c:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8001f7e:	2000      	movs	r0, #0
 8001f80:	e02f      	b.n	8001fe2 <HAL_TIM_OC_Start+0xee>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001f82:	2904      	cmp	r1, #4
 8001f84:	d007      	beq.n	8001f96 <HAL_TIM_OC_Start+0xa2>
 8001f86:	2908      	cmp	r1, #8
 8001f88:	d00b      	beq.n	8001fa2 <HAL_TIM_OC_Start+0xae>
 8001f8a:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8001f8e:	3b01      	subs	r3, #1
 8001f90:	bf18      	it	ne
 8001f92:	2301      	movne	r3, #1
 8001f94:	e7b8      	b.n	8001f08 <HAL_TIM_OC_Start+0x14>
 8001f96:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
 8001f9a:	3b01      	subs	r3, #1
 8001f9c:	bf18      	it	ne
 8001f9e:	2301      	movne	r3, #1
 8001fa0:	e7b2      	b.n	8001f08 <HAL_TIM_OC_Start+0x14>
 8001fa2:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8001fa6:	3b01      	subs	r3, #1
 8001fa8:	bf18      	it	ne
 8001faa:	2301      	movne	r3, #1
 8001fac:	e7ac      	b.n	8001f08 <HAL_TIM_OC_Start+0x14>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001fae:	2804      	cmp	r0, #4
 8001fb0:	d005      	beq.n	8001fbe <HAL_TIM_OC_Start+0xca>
 8001fb2:	2808      	cmp	r0, #8
 8001fb4:	d007      	beq.n	8001fc6 <HAL_TIM_OC_Start+0xd2>
 8001fb6:	2302      	movs	r3, #2
 8001fb8:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8001fbc:	e7ab      	b.n	8001f16 <HAL_TIM_OC_Start+0x22>
 8001fbe:	2302      	movs	r3, #2
 8001fc0:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8001fc4:	e7a7      	b.n	8001f16 <HAL_TIM_OC_Start+0x22>
 8001fc6:	2302      	movs	r3, #2
 8001fc8:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8001fcc:	e7a3      	b.n	8001f16 <HAL_TIM_OC_Start+0x22>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001fce:	689a      	ldr	r2, [r3, #8]
 8001fd0:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fd4:	2a06      	cmp	r2, #6
 8001fd6:	d007      	beq.n	8001fe8 <HAL_TIM_OC_Start+0xf4>
      __HAL_TIM_ENABLE(htim);
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	f042 0201 	orr.w	r2, r2, #1
 8001fde:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8001fe0:	2000      	movs	r0, #0
}
 8001fe2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001fe4:	2001      	movs	r0, #1
 8001fe6:	e7fc      	b.n	8001fe2 <HAL_TIM_OC_Start+0xee>
  return HAL_OK;
 8001fe8:	2000      	movs	r0, #0
 8001fea:	e7fa      	b.n	8001fe2 <HAL_TIM_OC_Start+0xee>
 8001fec:	40010000 	.word	0x40010000

08001ff0 <HAL_TIM_PWM_Start>:
{
 8001ff0:	b510      	push	{r4, lr}
 8001ff2:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001ff4:	4608      	mov	r0, r1
 8001ff6:	2900      	cmp	r1, #0
 8001ff8:	d141      	bne.n	800207e <HAL_TIM_PWM_Start+0x8e>
 8001ffa:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 8001ffe:	3b01      	subs	r3, #1
 8002000:	bf18      	it	ne
 8002002:	2301      	movne	r3, #1
 8002004:	2b00      	cmp	r3, #0
 8002006:	d16b      	bne.n	80020e0 <HAL_TIM_PWM_Start+0xf0>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002008:	2800      	cmp	r0, #0
 800200a:	d14e      	bne.n	80020aa <HAL_TIM_PWM_Start+0xba>
 800200c:	2302      	movs	r3, #2
 800200e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002012:	2201      	movs	r2, #1
 8002014:	4601      	mov	r1, r0
 8002016:	6820      	ldr	r0, [r4, #0]
 8002018:	f7ff ff5d 	bl	8001ed6 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800201c:	6823      	ldr	r3, [r4, #0]
 800201e:	4a32      	ldr	r2, [pc, #200]	@ (80020e8 <HAL_TIM_PWM_Start+0xf8>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d003      	beq.n	800202c <HAL_TIM_PWM_Start+0x3c>
 8002024:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002028:	4293      	cmp	r3, r2
 800202a:	d103      	bne.n	8002034 <HAL_TIM_PWM_Start+0x44>
    __HAL_TIM_MOE_ENABLE(htim);
 800202c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800202e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002032:	645a      	str	r2, [r3, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002034:	6823      	ldr	r3, [r4, #0]
 8002036:	4a2c      	ldr	r2, [pc, #176]	@ (80020e8 <HAL_TIM_PWM_Start+0xf8>)
 8002038:	4293      	cmp	r3, r2
 800203a:	d046      	beq.n	80020ca <HAL_TIM_PWM_Start+0xda>
 800203c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002040:	d043      	beq.n	80020ca <HAL_TIM_PWM_Start+0xda>
 8002042:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8002046:	4293      	cmp	r3, r2
 8002048:	d03f      	beq.n	80020ca <HAL_TIM_PWM_Start+0xda>
 800204a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800204e:	4293      	cmp	r3, r2
 8002050:	d03b      	beq.n	80020ca <HAL_TIM_PWM_Start+0xda>
 8002052:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002056:	4293      	cmp	r3, r2
 8002058:	d037      	beq.n	80020ca <HAL_TIM_PWM_Start+0xda>
 800205a:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 800205e:	4293      	cmp	r3, r2
 8002060:	d033      	beq.n	80020ca <HAL_TIM_PWM_Start+0xda>
 8002062:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 8002066:	4293      	cmp	r3, r2
 8002068:	d02f      	beq.n	80020ca <HAL_TIM_PWM_Start+0xda>
 800206a:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 800206e:	4293      	cmp	r3, r2
 8002070:	d02b      	beq.n	80020ca <HAL_TIM_PWM_Start+0xda>
    __HAL_TIM_ENABLE(htim);
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	f042 0201 	orr.w	r2, r2, #1
 8002078:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800207a:	2000      	movs	r0, #0
 800207c:	e02f      	b.n	80020de <HAL_TIM_PWM_Start+0xee>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800207e:	2904      	cmp	r1, #4
 8002080:	d007      	beq.n	8002092 <HAL_TIM_PWM_Start+0xa2>
 8002082:	2908      	cmp	r1, #8
 8002084:	d00b      	beq.n	800209e <HAL_TIM_PWM_Start+0xae>
 8002086:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 800208a:	3b01      	subs	r3, #1
 800208c:	bf18      	it	ne
 800208e:	2301      	movne	r3, #1
 8002090:	e7b8      	b.n	8002004 <HAL_TIM_PWM_Start+0x14>
 8002092:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
 8002096:	3b01      	subs	r3, #1
 8002098:	bf18      	it	ne
 800209a:	2301      	movne	r3, #1
 800209c:	e7b2      	b.n	8002004 <HAL_TIM_PWM_Start+0x14>
 800209e:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 80020a2:	3b01      	subs	r3, #1
 80020a4:	bf18      	it	ne
 80020a6:	2301      	movne	r3, #1
 80020a8:	e7ac      	b.n	8002004 <HAL_TIM_PWM_Start+0x14>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80020aa:	2804      	cmp	r0, #4
 80020ac:	d005      	beq.n	80020ba <HAL_TIM_PWM_Start+0xca>
 80020ae:	2808      	cmp	r0, #8
 80020b0:	d007      	beq.n	80020c2 <HAL_TIM_PWM_Start+0xd2>
 80020b2:	2302      	movs	r3, #2
 80020b4:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 80020b8:	e7ab      	b.n	8002012 <HAL_TIM_PWM_Start+0x22>
 80020ba:	2302      	movs	r3, #2
 80020bc:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80020c0:	e7a7      	b.n	8002012 <HAL_TIM_PWM_Start+0x22>
 80020c2:	2302      	movs	r3, #2
 80020c4:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80020c8:	e7a3      	b.n	8002012 <HAL_TIM_PWM_Start+0x22>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80020ca:	689a      	ldr	r2, [r3, #8]
 80020cc:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80020d0:	2a06      	cmp	r2, #6
 80020d2:	d007      	beq.n	80020e4 <HAL_TIM_PWM_Start+0xf4>
      __HAL_TIM_ENABLE(htim);
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	f042 0201 	orr.w	r2, r2, #1
 80020da:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80020dc:	2000      	movs	r0, #0
}
 80020de:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80020e0:	2001      	movs	r0, #1
 80020e2:	e7fc      	b.n	80020de <HAL_TIM_PWM_Start+0xee>
  return HAL_OK;
 80020e4:	2000      	movs	r0, #0
 80020e6:	e7fa      	b.n	80020de <HAL_TIM_PWM_Start+0xee>
 80020e8:	40010000 	.word	0x40010000

080020ec <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80020ec:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 80020f0:	2a01      	cmp	r2, #1
 80020f2:	d03d      	beq.n	8002170 <HAL_TIMEx_MasterConfigSynchronization+0x84>
{
 80020f4:	b410      	push	{r4}
 80020f6:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 80020f8:	2201      	movs	r2, #1
 80020fa:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020fe:	2202      	movs	r2, #2
 8002100:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002104:	6802      	ldr	r2, [r0, #0]
 8002106:	6850      	ldr	r0, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002108:	6894      	ldr	r4, [r2, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800210a:	f020 0c70 	bic.w	ip, r0, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800210e:	6808      	ldr	r0, [r1, #0]
 8002110:	ea40 000c 	orr.w	r0, r0, ip

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002114:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	4816      	ldr	r0, [pc, #88]	@ (8002174 <HAL_TIMEx_MasterConfigSynchronization+0x88>)
 800211a:	4282      	cmp	r2, r0
 800211c:	d01a      	beq.n	8002154 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 800211e:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8002122:	d017      	beq.n	8002154 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002124:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 8002128:	4282      	cmp	r2, r0
 800212a:	d013      	beq.n	8002154 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 800212c:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8002130:	4282      	cmp	r2, r0
 8002132:	d00f      	beq.n	8002154 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002134:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8002138:	4282      	cmp	r2, r0
 800213a:	d00b      	beq.n	8002154 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 800213c:	f500 4078 	add.w	r0, r0, #63488	@ 0xf800
 8002140:	4282      	cmp	r2, r0
 8002142:	d007      	beq.n	8002154 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002144:	f500 5070 	add.w	r0, r0, #15360	@ 0x3c00
 8002148:	4282      	cmp	r2, r0
 800214a:	d003      	beq.n	8002154 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 800214c:	f5a0 3094 	sub.w	r0, r0, #75776	@ 0x12800
 8002150:	4282      	cmp	r2, r0
 8002152:	d104      	bne.n	800215e <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002154:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002158:	6849      	ldr	r1, [r1, #4]
 800215a:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800215c:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800215e:	2201      	movs	r2, #1
 8002160:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002164:	2000      	movs	r0, #0
 8002166:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 800216a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800216e:	4770      	bx	lr
  __HAL_LOCK(htim);
 8002170:	2002      	movs	r0, #2
}
 8002172:	4770      	bx	lr
 8002174:	40010000 	.word	0x40010000

08002178 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002178:	e7fe      	b.n	8002178 <NMI_Handler>

0800217a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800217a:	e7fe      	b.n	800217a <HardFault_Handler>

0800217c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800217c:	e7fe      	b.n	800217c <MemManage_Handler>

0800217e <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800217e:	e7fe      	b.n	800217e <BusFault_Handler>

08002180 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002180:	e7fe      	b.n	8002180 <UsageFault_Handler>

08002182 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002182:	4770      	bx	lr

08002184 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002184:	4770      	bx	lr

08002186 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002186:	4770      	bx	lr

08002188 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002188:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800218a:	f7fe fbfb 	bl	8000984 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800218e:	bd08      	pop	{r3, pc}

08002190 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002190:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8002192:	4802      	ldr	r0, [pc, #8]	@ (800219c <DMA1_Stream5_IRQHandler+0xc>)
 8002194:	f7fe fd9a 	bl	8000ccc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002198:	bd08      	pop	{r3, pc}
 800219a:	bf00      	nop
 800219c:	20000228 	.word	0x20000228

080021a0 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80021a0:	4a03      	ldr	r2, [pc, #12]	@ (80021b0 <SystemInit+0x10>)
 80021a2:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80021a6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80021aa:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021ae:	4770      	bx	lr
 80021b0:	e000ed00 	.word	0xe000ed00

080021b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80021b4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80021ec <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80021b8:	f7ff fff2 	bl	80021a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80021bc:	480c      	ldr	r0, [pc, #48]	@ (80021f0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80021be:	490d      	ldr	r1, [pc, #52]	@ (80021f4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80021c0:	4a0d      	ldr	r2, [pc, #52]	@ (80021f8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80021c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021c4:	e002      	b.n	80021cc <LoopCopyDataInit>

080021c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021ca:	3304      	adds	r3, #4

080021cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021d0:	d3f9      	bcc.n	80021c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021d2:	4a0a      	ldr	r2, [pc, #40]	@ (80021fc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80021d4:	4c0a      	ldr	r4, [pc, #40]	@ (8002200 <LoopFillZerobss+0x22>)
  movs r3, #0
 80021d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021d8:	e001      	b.n	80021de <LoopFillZerobss>

080021da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021dc:	3204      	adds	r2, #4

080021de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021e0:	d3fb      	bcc.n	80021da <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80021e2:	f000 f819 	bl	8002218 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021e6:	f7fe fb51 	bl	800088c <main>
  bx  lr    
 80021ea:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80021ec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80021f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021f4:	2000020c 	.word	0x2000020c
  ldr r2, =_sidata
 80021f8:	080025a4 	.word	0x080025a4
  ldr r2, =_sbss
 80021fc:	2000020c 	.word	0x2000020c
  ldr r4, =_ebss
 8002200:	2000031c 	.word	0x2000031c

08002204 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002204:	e7fe      	b.n	8002204 <ADC_IRQHandler>

08002206 <memset>:
 8002206:	4402      	add	r2, r0
 8002208:	4603      	mov	r3, r0
 800220a:	4293      	cmp	r3, r2
 800220c:	d100      	bne.n	8002210 <memset+0xa>
 800220e:	4770      	bx	lr
 8002210:	f803 1b01 	strb.w	r1, [r3], #1
 8002214:	e7f9      	b.n	800220a <memset+0x4>
	...

08002218 <__libc_init_array>:
 8002218:	b570      	push	{r4, r5, r6, lr}
 800221a:	4b0d      	ldr	r3, [pc, #52]	@ (8002250 <__libc_init_array+0x38>)
 800221c:	4d0d      	ldr	r5, [pc, #52]	@ (8002254 <__libc_init_array+0x3c>)
 800221e:	1b5b      	subs	r3, r3, r5
 8002220:	109c      	asrs	r4, r3, #2
 8002222:	2600      	movs	r6, #0
 8002224:	42a6      	cmp	r6, r4
 8002226:	d109      	bne.n	800223c <__libc_init_array+0x24>
 8002228:	f000 f996 	bl	8002558 <_init>
 800222c:	4d0a      	ldr	r5, [pc, #40]	@ (8002258 <__libc_init_array+0x40>)
 800222e:	4b0b      	ldr	r3, [pc, #44]	@ (800225c <__libc_init_array+0x44>)
 8002230:	1b5b      	subs	r3, r3, r5
 8002232:	109c      	asrs	r4, r3, #2
 8002234:	2600      	movs	r6, #0
 8002236:	42a6      	cmp	r6, r4
 8002238:	d105      	bne.n	8002246 <__libc_init_array+0x2e>
 800223a:	bd70      	pop	{r4, r5, r6, pc}
 800223c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002240:	4798      	blx	r3
 8002242:	3601      	adds	r6, #1
 8002244:	e7ee      	b.n	8002224 <__libc_init_array+0xc>
 8002246:	f855 3b04 	ldr.w	r3, [r5], #4
 800224a:	4798      	blx	r3
 800224c:	3601      	adds	r6, #1
 800224e:	e7f2      	b.n	8002236 <__libc_init_array+0x1e>
 8002250:	0800259c 	.word	0x0800259c
 8002254:	0800259c 	.word	0x0800259c
 8002258:	0800259c 	.word	0x0800259c
 800225c:	080025a0 	.word	0x080025a0

08002260 <__udivmoddi4>:
 8002260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002264:	9d08      	ldr	r5, [sp, #32]
 8002266:	460f      	mov	r7, r1
 8002268:	4604      	mov	r4, r0
 800226a:	468c      	mov	ip, r1
 800226c:	2b00      	cmp	r3, #0
 800226e:	d148      	bne.n	8002302 <__udivmoddi4+0xa2>
 8002270:	428a      	cmp	r2, r1
 8002272:	4616      	mov	r6, r2
 8002274:	d961      	bls.n	800233a <__udivmoddi4+0xda>
 8002276:	fab2 f382 	clz	r3, r2
 800227a:	b14b      	cbz	r3, 8002290 <__udivmoddi4+0x30>
 800227c:	f1c3 0220 	rsb	r2, r3, #32
 8002280:	fa01 fc03 	lsl.w	ip, r1, r3
 8002284:	fa20 f202 	lsr.w	r2, r0, r2
 8002288:	409e      	lsls	r6, r3
 800228a:	ea42 0c0c 	orr.w	ip, r2, ip
 800228e:	409c      	lsls	r4, r3
 8002290:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8002294:	b2b7      	uxth	r7, r6
 8002296:	fbbc f1fe 	udiv	r1, ip, lr
 800229a:	0c22      	lsrs	r2, r4, #16
 800229c:	fb0e cc11 	mls	ip, lr, r1, ip
 80022a0:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 80022a4:	fb01 f007 	mul.w	r0, r1, r7
 80022a8:	4290      	cmp	r0, r2
 80022aa:	d909      	bls.n	80022c0 <__udivmoddi4+0x60>
 80022ac:	18b2      	adds	r2, r6, r2
 80022ae:	f101 3cff 	add.w	ip, r1, #4294967295
 80022b2:	f080 80ee 	bcs.w	8002492 <__udivmoddi4+0x232>
 80022b6:	4290      	cmp	r0, r2
 80022b8:	f240 80eb 	bls.w	8002492 <__udivmoddi4+0x232>
 80022bc:	3902      	subs	r1, #2
 80022be:	4432      	add	r2, r6
 80022c0:	1a12      	subs	r2, r2, r0
 80022c2:	b2a4      	uxth	r4, r4
 80022c4:	fbb2 f0fe 	udiv	r0, r2, lr
 80022c8:	fb0e 2210 	mls	r2, lr, r0, r2
 80022cc:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80022d0:	fb00 f707 	mul.w	r7, r0, r7
 80022d4:	42a7      	cmp	r7, r4
 80022d6:	d909      	bls.n	80022ec <__udivmoddi4+0x8c>
 80022d8:	1934      	adds	r4, r6, r4
 80022da:	f100 32ff 	add.w	r2, r0, #4294967295
 80022de:	f080 80da 	bcs.w	8002496 <__udivmoddi4+0x236>
 80022e2:	42a7      	cmp	r7, r4
 80022e4:	f240 80d7 	bls.w	8002496 <__udivmoddi4+0x236>
 80022e8:	4434      	add	r4, r6
 80022ea:	3802      	subs	r0, #2
 80022ec:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80022f0:	1be4      	subs	r4, r4, r7
 80022f2:	2100      	movs	r1, #0
 80022f4:	b11d      	cbz	r5, 80022fe <__udivmoddi4+0x9e>
 80022f6:	40dc      	lsrs	r4, r3
 80022f8:	2300      	movs	r3, #0
 80022fa:	e9c5 4300 	strd	r4, r3, [r5]
 80022fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002302:	428b      	cmp	r3, r1
 8002304:	d906      	bls.n	8002314 <__udivmoddi4+0xb4>
 8002306:	b10d      	cbz	r5, 800230c <__udivmoddi4+0xac>
 8002308:	e9c5 0100 	strd	r0, r1, [r5]
 800230c:	2100      	movs	r1, #0
 800230e:	4608      	mov	r0, r1
 8002310:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002314:	fab3 f183 	clz	r1, r3
 8002318:	2900      	cmp	r1, #0
 800231a:	d148      	bne.n	80023ae <__udivmoddi4+0x14e>
 800231c:	42bb      	cmp	r3, r7
 800231e:	d302      	bcc.n	8002326 <__udivmoddi4+0xc6>
 8002320:	4282      	cmp	r2, r0
 8002322:	f200 8107 	bhi.w	8002534 <__udivmoddi4+0x2d4>
 8002326:	1a84      	subs	r4, r0, r2
 8002328:	eb67 0203 	sbc.w	r2, r7, r3
 800232c:	2001      	movs	r0, #1
 800232e:	4694      	mov	ip, r2
 8002330:	2d00      	cmp	r5, #0
 8002332:	d0e4      	beq.n	80022fe <__udivmoddi4+0x9e>
 8002334:	e9c5 4c00 	strd	r4, ip, [r5]
 8002338:	e7e1      	b.n	80022fe <__udivmoddi4+0x9e>
 800233a:	2a00      	cmp	r2, #0
 800233c:	f000 8092 	beq.w	8002464 <__udivmoddi4+0x204>
 8002340:	fab2 f382 	clz	r3, r2
 8002344:	2b00      	cmp	r3, #0
 8002346:	f040 80a8 	bne.w	800249a <__udivmoddi4+0x23a>
 800234a:	1a8a      	subs	r2, r1, r2
 800234c:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8002350:	fa1f fc86 	uxth.w	ip, r6
 8002354:	2101      	movs	r1, #1
 8002356:	0c20      	lsrs	r0, r4, #16
 8002358:	fbb2 f7fe 	udiv	r7, r2, lr
 800235c:	fb0e 2217 	mls	r2, lr, r7, r2
 8002360:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
 8002364:	fb0c f007 	mul.w	r0, ip, r7
 8002368:	4290      	cmp	r0, r2
 800236a:	d907      	bls.n	800237c <__udivmoddi4+0x11c>
 800236c:	18b2      	adds	r2, r6, r2
 800236e:	f107 38ff 	add.w	r8, r7, #4294967295
 8002372:	d202      	bcs.n	800237a <__udivmoddi4+0x11a>
 8002374:	4290      	cmp	r0, r2
 8002376:	f200 80e2 	bhi.w	800253e <__udivmoddi4+0x2de>
 800237a:	4647      	mov	r7, r8
 800237c:	1a12      	subs	r2, r2, r0
 800237e:	b2a4      	uxth	r4, r4
 8002380:	fbb2 f0fe 	udiv	r0, r2, lr
 8002384:	fb0e 2210 	mls	r2, lr, r0, r2
 8002388:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800238c:	fb0c fc00 	mul.w	ip, ip, r0
 8002390:	45a4      	cmp	ip, r4
 8002392:	d907      	bls.n	80023a4 <__udivmoddi4+0x144>
 8002394:	1934      	adds	r4, r6, r4
 8002396:	f100 32ff 	add.w	r2, r0, #4294967295
 800239a:	d202      	bcs.n	80023a2 <__udivmoddi4+0x142>
 800239c:	45a4      	cmp	ip, r4
 800239e:	f200 80cb 	bhi.w	8002538 <__udivmoddi4+0x2d8>
 80023a2:	4610      	mov	r0, r2
 80023a4:	eba4 040c 	sub.w	r4, r4, ip
 80023a8:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80023ac:	e7a2      	b.n	80022f4 <__udivmoddi4+0x94>
 80023ae:	f1c1 0620 	rsb	r6, r1, #32
 80023b2:	408b      	lsls	r3, r1
 80023b4:	fa22 fc06 	lsr.w	ip, r2, r6
 80023b8:	ea4c 0c03 	orr.w	ip, ip, r3
 80023bc:	fa07 f401 	lsl.w	r4, r7, r1
 80023c0:	fa20 f306 	lsr.w	r3, r0, r6
 80023c4:	40f7      	lsrs	r7, r6
 80023c6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80023ca:	4323      	orrs	r3, r4
 80023cc:	fa00 f801 	lsl.w	r8, r0, r1
 80023d0:	fa1f fe8c 	uxth.w	lr, ip
 80023d4:	fbb7 f0f9 	udiv	r0, r7, r9
 80023d8:	0c1c      	lsrs	r4, r3, #16
 80023da:	fb09 7710 	mls	r7, r9, r0, r7
 80023de:	ea44 4407 	orr.w	r4, r4, r7, lsl #16
 80023e2:	fb00 f70e 	mul.w	r7, r0, lr
 80023e6:	42a7      	cmp	r7, r4
 80023e8:	fa02 f201 	lsl.w	r2, r2, r1
 80023ec:	d90a      	bls.n	8002404 <__udivmoddi4+0x1a4>
 80023ee:	eb1c 0404 	adds.w	r4, ip, r4
 80023f2:	f100 3aff 	add.w	sl, r0, #4294967295
 80023f6:	f080 809b 	bcs.w	8002530 <__udivmoddi4+0x2d0>
 80023fa:	42a7      	cmp	r7, r4
 80023fc:	f240 8098 	bls.w	8002530 <__udivmoddi4+0x2d0>
 8002400:	3802      	subs	r0, #2
 8002402:	4464      	add	r4, ip
 8002404:	1be4      	subs	r4, r4, r7
 8002406:	b29f      	uxth	r7, r3
 8002408:	fbb4 f3f9 	udiv	r3, r4, r9
 800240c:	fb09 4413 	mls	r4, r9, r3, r4
 8002410:	ea47 4404 	orr.w	r4, r7, r4, lsl #16
 8002414:	fb03 fe0e 	mul.w	lr, r3, lr
 8002418:	45a6      	cmp	lr, r4
 800241a:	d909      	bls.n	8002430 <__udivmoddi4+0x1d0>
 800241c:	eb1c 0404 	adds.w	r4, ip, r4
 8002420:	f103 37ff 	add.w	r7, r3, #4294967295
 8002424:	f080 8082 	bcs.w	800252c <__udivmoddi4+0x2cc>
 8002428:	45a6      	cmp	lr, r4
 800242a:	d97f      	bls.n	800252c <__udivmoddi4+0x2cc>
 800242c:	3b02      	subs	r3, #2
 800242e:	4464      	add	r4, ip
 8002430:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8002434:	eba4 040e 	sub.w	r4, r4, lr
 8002438:	fba0 e702 	umull	lr, r7, r0, r2
 800243c:	42bc      	cmp	r4, r7
 800243e:	4673      	mov	r3, lr
 8002440:	46b9      	mov	r9, r7
 8002442:	d363      	bcc.n	800250c <__udivmoddi4+0x2ac>
 8002444:	d060      	beq.n	8002508 <__udivmoddi4+0x2a8>
 8002446:	b15d      	cbz	r5, 8002460 <__udivmoddi4+0x200>
 8002448:	ebb8 0203 	subs.w	r2, r8, r3
 800244c:	eb64 0409 	sbc.w	r4, r4, r9
 8002450:	fa04 f606 	lsl.w	r6, r4, r6
 8002454:	fa22 f301 	lsr.w	r3, r2, r1
 8002458:	431e      	orrs	r6, r3
 800245a:	40cc      	lsrs	r4, r1
 800245c:	e9c5 6400 	strd	r6, r4, [r5]
 8002460:	2100      	movs	r1, #0
 8002462:	e74c      	b.n	80022fe <__udivmoddi4+0x9e>
 8002464:	0862      	lsrs	r2, r4, #1
 8002466:	0848      	lsrs	r0, r1, #1
 8002468:	ea42 71c1 	orr.w	r1, r2, r1, lsl #31
 800246c:	0c0b      	lsrs	r3, r1, #16
 800246e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8002472:	b28a      	uxth	r2, r1
 8002474:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8002478:	fbb3 f1f6 	udiv	r1, r3, r6
 800247c:	07e4      	lsls	r4, r4, #31
 800247e:	46b4      	mov	ip, r6
 8002480:	4637      	mov	r7, r6
 8002482:	46b6      	mov	lr, r6
 8002484:	231f      	movs	r3, #31
 8002486:	fbb0 f0f6 	udiv	r0, r0, r6
 800248a:	1bd2      	subs	r2, r2, r7
 800248c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8002490:	e761      	b.n	8002356 <__udivmoddi4+0xf6>
 8002492:	4661      	mov	r1, ip
 8002494:	e714      	b.n	80022c0 <__udivmoddi4+0x60>
 8002496:	4610      	mov	r0, r2
 8002498:	e728      	b.n	80022ec <__udivmoddi4+0x8c>
 800249a:	f1c3 0120 	rsb	r1, r3, #32
 800249e:	fa20 f201 	lsr.w	r2, r0, r1
 80024a2:	409e      	lsls	r6, r3
 80024a4:	fa27 f101 	lsr.w	r1, r7, r1
 80024a8:	409f      	lsls	r7, r3
 80024aa:	433a      	orrs	r2, r7
 80024ac:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 80024b0:	fa1f fc86 	uxth.w	ip, r6
 80024b4:	fbb1 f7fe 	udiv	r7, r1, lr
 80024b8:	fb0e 1017 	mls	r0, lr, r7, r1
 80024bc:	0c11      	lsrs	r1, r2, #16
 80024be:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80024c2:	fb07 f80c 	mul.w	r8, r7, ip
 80024c6:	4588      	cmp	r8, r1
 80024c8:	fa04 f403 	lsl.w	r4, r4, r3
 80024cc:	d93a      	bls.n	8002544 <__udivmoddi4+0x2e4>
 80024ce:	1871      	adds	r1, r6, r1
 80024d0:	f107 30ff 	add.w	r0, r7, #4294967295
 80024d4:	d201      	bcs.n	80024da <__udivmoddi4+0x27a>
 80024d6:	4588      	cmp	r8, r1
 80024d8:	d81f      	bhi.n	800251a <__udivmoddi4+0x2ba>
 80024da:	eba1 0108 	sub.w	r1, r1, r8
 80024de:	fbb1 f8fe 	udiv	r8, r1, lr
 80024e2:	fb08 f70c 	mul.w	r7, r8, ip
 80024e6:	fb0e 1118 	mls	r1, lr, r8, r1
 80024ea:	b292      	uxth	r2, r2
 80024ec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80024f0:	42ba      	cmp	r2, r7
 80024f2:	d22f      	bcs.n	8002554 <__udivmoddi4+0x2f4>
 80024f4:	18b2      	adds	r2, r6, r2
 80024f6:	f108 31ff 	add.w	r1, r8, #4294967295
 80024fa:	d2c6      	bcs.n	800248a <__udivmoddi4+0x22a>
 80024fc:	42ba      	cmp	r2, r7
 80024fe:	d2c4      	bcs.n	800248a <__udivmoddi4+0x22a>
 8002500:	f1a8 0102 	sub.w	r1, r8, #2
 8002504:	4432      	add	r2, r6
 8002506:	e7c0      	b.n	800248a <__udivmoddi4+0x22a>
 8002508:	45f0      	cmp	r8, lr
 800250a:	d29c      	bcs.n	8002446 <__udivmoddi4+0x1e6>
 800250c:	ebbe 0302 	subs.w	r3, lr, r2
 8002510:	eb67 070c 	sbc.w	r7, r7, ip
 8002514:	3801      	subs	r0, #1
 8002516:	46b9      	mov	r9, r7
 8002518:	e795      	b.n	8002446 <__udivmoddi4+0x1e6>
 800251a:	eba6 0808 	sub.w	r8, r6, r8
 800251e:	4441      	add	r1, r8
 8002520:	1eb8      	subs	r0, r7, #2
 8002522:	fbb1 f8fe 	udiv	r8, r1, lr
 8002526:	fb08 f70c 	mul.w	r7, r8, ip
 800252a:	e7dc      	b.n	80024e6 <__udivmoddi4+0x286>
 800252c:	463b      	mov	r3, r7
 800252e:	e77f      	b.n	8002430 <__udivmoddi4+0x1d0>
 8002530:	4650      	mov	r0, sl
 8002532:	e767      	b.n	8002404 <__udivmoddi4+0x1a4>
 8002534:	4608      	mov	r0, r1
 8002536:	e6fb      	b.n	8002330 <__udivmoddi4+0xd0>
 8002538:	4434      	add	r4, r6
 800253a:	3802      	subs	r0, #2
 800253c:	e732      	b.n	80023a4 <__udivmoddi4+0x144>
 800253e:	3f02      	subs	r7, #2
 8002540:	4432      	add	r2, r6
 8002542:	e71b      	b.n	800237c <__udivmoddi4+0x11c>
 8002544:	eba1 0108 	sub.w	r1, r1, r8
 8002548:	4638      	mov	r0, r7
 800254a:	fbb1 f8fe 	udiv	r8, r1, lr
 800254e:	fb08 f70c 	mul.w	r7, r8, ip
 8002552:	e7c8      	b.n	80024e6 <__udivmoddi4+0x286>
 8002554:	4641      	mov	r1, r8
 8002556:	e798      	b.n	800248a <__udivmoddi4+0x22a>

08002558 <_init>:
 8002558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800255a:	bf00      	nop
 800255c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800255e:	bc08      	pop	{r3}
 8002560:	469e      	mov	lr, r3
 8002562:	4770      	bx	lr

08002564 <_fini>:
 8002564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002566:	bf00      	nop
 8002568:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800256a:	bc08      	pop	{r3}
 800256c:	469e      	mov	lr, r3
 800256e:	4770      	bx	lr
