<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/arch/arm/src/stm32/chip/stm32f20xxx_memorymap.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_88610be0a0df6a45851e0b0324278b6c.html">arch</a></li><li class="navelem"><a class="el" href="dir_866c7ad0dc41518818f929c02064d5fe.html">arm</a></li><li class="navelem"><a class="el" href="dir_8471443f31d14d96bbf22349bee182fe.html">src</a></li><li class="navelem"><a class="el" href="dir_ebca51ef694528da8cdf247aecf6494b.html">stm32</a></li><li class="navelem"><a class="el" href="dir_95a6810ce18bda7973941bbb07b0df4a.html">chip</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f20xxx_memorymap.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * arch/arm/src/stm32/chip/stm32f20xxx_memorymap.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *   Copyright (C) 2012 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Author: Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_SRC_STM32_CHIP_STM32F20XXX_MEMORYMAP_H</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_SRC_STM32_CHIP_STM32F20XXX_MEMORYMAP_H</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/* STM32F20XXX Address Blocks *******************************************************/</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define STM32_CODE_BASE      0x00000000     </span><span class="comment">/* 0x00000000-0x1fffffff: 512Mb code block */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_SRAM_BASE      0x20000000     </span><span class="comment">/* 0x20000000-0x3fffffff: 512Mb sram block */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_PERIPH_BASE    0x40000000     </span><span class="comment">/* 0x40000000-0x5fffffff: 512Mb peripheral block */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_FSMC_BASE12    0x60000000     </span><span class="comment">/* 0x60000000-0x7fffffff: 512Mb FSMC bank1&amp;2 block */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32_FSMC_BANK1   0x60000000     </span><span class="comment">/* 0x60000000-0x6fffffff: 256Mb NOR/SRAM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32_FSMC_BANK2   0x70000000     </span><span class="comment">/* 0x70000000-0x7fffffff: 256Mb NAND FLASH */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_FSMC_BASE34    0x80000000     </span><span class="comment">/* 0x80000000-0x8fffffff: 512Mb FSMC bank3&amp;4 block */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32_FSMC_BANK3   0x80000000     </span><span class="comment">/* 0x80000000-0x8fffffff: 256Mb NAND FLASH */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32_FSMC_BANK4   0x90000000     </span><span class="comment">/* 0x90000000-0x9fffffff: 256Mb PC CARD*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_FSMC_BASE      0xa0000000     </span><span class="comment">/* 0xa0000000-0xbfffffff: 512Mb FSMC register block */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* 0xc0000000-0xdfffffff: 512Mb (not used) */</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define STM32_CORTEX_BASE    0xe0000000     </span><span class="comment">/* 0xe0000000-0xffffffff: 512Mb Cortex-M4 block */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define STM32_REGION_MASK    0xf0000000</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_IS_SRAM(a)     ((((uint32_t)(a)) &amp; STM32_REGION_MASK) == STM32_SRAM_BASE)</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_IS_EXTSRAM(a)  ((((uint32_t)(a)) &amp; STM32_REGION_MASK) == STM32_FSMC_BANK1)</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/* Code Base Addresses **************************************************************/</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define STM32_BOOT_BASE      0x00000000     </span><span class="comment">/* 0x00000000-0x000fffff: Aliased boot memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* 0x00100000-0x07ffffff: Reserved */</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define STM32_FLASH_BASE     0x08000000     </span><span class="comment">/* 0x08000000-0x080fffff: FLASH memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* 0x08100000-0x0fffffff: Reserved */</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define STM32_CCMRAM_BASE    0x10000000     </span><span class="comment">/* 0x10000000-0x1000ffff: 64Kb CCM data RAM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* 0x10010000-0x1ffeffff: Reserved */</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define STM32_SYSMEM_BASE    0x1fff0000     </span><span class="comment">/* 0x1fff0000-0x1fff7a0f: System memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* 0x1fff7a10-0x1fff7fff: Reserved */</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define STM32_OPTION_BASE    0x1fffc000     </span><span class="comment">/* 0x1fffc000-0x1fffc007: Option bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* 0x1fffc008-0x1fffffff: Reserved */</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/* System Memory Addresses **********************************************************/</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define STM32_SYSMEM_UID     0x1fff7a10     </span><span class="comment">/* The 96-bit unique device identifier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_SYSMEM_FSIZE   0x1fff7a22     </span><span class="comment">/* This bitfield indicates the size of</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">                                             * the device Flash memory expressed in</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">                                             * Kbytes. Example: 0x0400 corresponds</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">                                             * to 1024 Kbytes.</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">                                             */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">/* SRAM Base Addresses **************************************************************/</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                                            <span class="comment">/* 0x20000000-0x2001bfff: 112Kb aliased by bit-banding */</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                                            <span class="comment">/* 0x2001c000-0x2001ffff: 16Kb aliased by bit-banding */</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define STM32_SRAMBB_BASE    0x22000000     </span><span class="comment">/* 0x22000000-          : SRAM bit-band region */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">/* Peripheral Base Addresses ********************************************************/</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define STM32_APB1_BASE      0x40000000     </span><span class="comment">/* 0x40000000-0x400023ff: APB1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* 0x40002400-0x400027ff: Reserved */</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                                            <span class="comment">/* 0x40002800-0x400077ff: APB1 */</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                                            <span class="comment">/* 0x40007800-0x4000ffff: Reserved */</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define STM32_APB2_BASE      0x40010000     </span><span class="comment">/* 0x40010000-0x400023ff: APB2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* 0x40013400-0x400137ff: Reserved */</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                                            <span class="comment">/* 0x40013800-0x40013bff: SYSCFG */</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define STM32_EXTI_BASE      0x40013c00     </span><span class="comment">/* 0x40013c00-0x40013fff: EXTI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* 0x40014000-0x40014bff: APB2 */</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                                            <span class="comment">/* 0x40014c00-0x4001ffff: Reserved */</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define STM32_AHB1_BASE      0x40020000     </span><span class="comment">/* 0x40020000-0x400223ff: APB1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* 0x40022400-0x40022fff: Reserved */</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                                            <span class="comment">/* 0x40023000-0x400233ff: CRC */</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                                            <span class="comment">/* 0x40023400-0x400237ff: Reserved */</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                                            <span class="comment">/* 0x40023800-0x40023bff: Reset and Clock control RCC */</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                                            <span class="comment">/* 0x40023c00-0x400293ff: AHB1 (?) */</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                                            <span class="comment">/* 0x40029400-0x4fffffff: Reserved (?) */</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define STM32_AHB2_BASE      0x50000000     </span><span class="comment">/* 0x50000000-0x5003ffff: AHB2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* 0x50040000-0x5004ffff: Reserved */</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                                            <span class="comment">/* 0x50050000-0x500503ff: AHB2 */</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                                            <span class="comment">/* 0x50050400-0x500607ff: Reserved */</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                                            <span class="comment">/* 0x50060800-0x50060bff: AHB2 */</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                                            <span class="comment">/* 0x50060c00-0x5fffffff: Reserved */</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/* FSMC Base Addresses **************************************************************/</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define STM32_AHB3_BASE      0x60000000     </span><span class="comment">/* 0x60000000-0xa0000fff: AHB3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/* APB1 Base Addresses **************************************************************/</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define STM32_TIM2_BASE      0x40000000     </span><span class="comment">/* 0x40000000-0x400003ff: TIM2 timer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_TIM3_BASE      0x40000400     </span><span class="comment">/* 0x40000400-0x400007ff: TIM3 timer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_TIM4_BASE      0x40000800     </span><span class="comment">/* 0x40000800-0x40000bff: TIM4 timer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_TIM5_BASE      0x40000c00     </span><span class="comment">/* 0x40000c00-0x40000fff: TIM5 timer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_TIM6_BASE      0x40001000     </span><span class="comment">/* 0x40001000-0x400013ff: TIM6 timer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_TIM7_BASE      0x40001400     </span><span class="comment">/* 0x40001400-0x400017ff: TIM7 timer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_TIM12_BASE     0x40001800     </span><span class="comment">/* 0x40001800-0x40001bff: TIM12 timer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_TIM13_BASE     0x40001c00     </span><span class="comment">/* 0x40001c00-0x40001fff: TIM13 timer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_TIM14_BASE     0x40002000     </span><span class="comment">/* 0x40002000-0x400023ff: TIM14 timer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_RTC_BASE       0x40002800     </span><span class="comment">/* 0x40002800-0x40002bff: RTC &amp; BKP registers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_BKP_BASE       0x40002850</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_WWDG_BASE      0x40002c00     </span><span class="comment">/* 0x40002c00-0x40002fff: Window watchdog (WWDG) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_IWDG_BASE      0x40003000     </span><span class="comment">/* 0x40003000-0x400033ff: Independent watchdog (IWDG) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_I2S2EXT_BASE   0x40003400     </span><span class="comment">/* 0x40003400-0x400037ff: I2S2ext */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_SPI2_BASE      0x40003800     </span><span class="comment">/* 0x40003800-0x40003bff: SPI2/I2S2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_I2S2_BASE      0x40003800</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_SPI3_BASE      0x40003c00     </span><span class="comment">/* 0x40003c00-0x40003fff: SPI3/I2S3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_I2S3_BASE      0x40003c00</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_I2S3EXT_BASE   0x40004000     </span><span class="comment">/* 0x40003400-0x400043ff: I2S3ext */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_USART2_BASE    0x40004400     </span><span class="comment">/* 0x40004400-0x400047ff: USART2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_USART3_BASE    0x40004800     </span><span class="comment">/* 0x40004800-0x40004bff: USART3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_UART4_BASE     0x40004c00     </span><span class="comment">/* 0x40004c00-0x40004fff: UART4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_UART5_BASE     0x40005000     </span><span class="comment">/* 0x40005000-0x400053ff: UART5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_I2C1_BASE      0x40005400     </span><span class="comment">/* 0x40005400-0x400057ff: I2C1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_I2C2_BASE      0x40005800     </span><span class="comment">/* 0x40005800-0x40005Bff: I2C2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_I2C3_BASE      0x40005c00     </span><span class="comment">/* 0x40005c00-0x40005fff: I2C3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_CAN1_BASE      0x40006400     </span><span class="comment">/* 0x40006400-0x400067ff: bxCAN1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_CAN2_BASE      0x40006800     </span><span class="comment">/* 0x40006800-0x40006bff: bxCAN2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_PWR_BASE       0x40007000     </span><span class="comment">/* 0x40007000-0x400073ff: Power control PWR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_DAC_BASE       0x40007400     </span><span class="comment">/* 0x40007400-0x400077ff: DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">/* APB2 Base Addresses **************************************************************/</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define STM32_TIM1_BASE      0x40010000     </span><span class="comment">/* 0x40010000-0x400103ff: TIM1 timer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_TIM8_BASE      0x40010400     </span><span class="comment">/* 0x40010400-0x400107ff: TIM8 timer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_USART1_BASE    0x40011000     </span><span class="comment">/* 0x40011000-0x400113ff: USART1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_USART6_BASE    0x40011400     </span><span class="comment">/* 0x40011400-0x400117ff: USART6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_ADC_BASE       0x40012000     </span><span class="comment">/* 0x40012000-0x400123ff: ADC1-3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32_ADC1_BASE    0x40012000     </span><span class="comment">/*                        ADC1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32_ADC2_BASE    0x40012100     </span><span class="comment">/*                        ADC2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32_ADC3_BASE    0x40012200     </span><span class="comment">/*                        ADC3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32_ADCCMN_BASE  0x40012300     </span><span class="comment">/*                        Common */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_SDIO_BASE      0x40012c00     </span><span class="comment">/* 0x40012c00-0x40012fff: SDIO  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_SPI1_BASE      0x40013000     </span><span class="comment">/* 0x40013000-0x400133ff: SPI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_SYSCFG_BASE    0x40013800     </span><span class="comment">/* 0x40013800-0x40013bff: SYSCFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_EXTI_BASE      0x40013c00     </span><span class="comment">/* 0x40013c00-0x40013fff: EXTI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_TIM9_BASE      0x40014000     </span><span class="comment">/* 0x40014000-0x400143ff: TIM9 timer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_TIM10_BASE     0x40014400     </span><span class="comment">/* 0x40014400-0x400147ff: TIM10 timer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_TIM11_BASE     0x40014800     </span><span class="comment">/* 0x40014800-0x40014bff: TIM11 timer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">/* AHB1 Base Addresses **************************************************************/</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define STM32_GPIOA_BASE     0x40020000     </span><span class="comment">/* 0x40020000-0x400203ff: GPIO Port A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_GPIOB_BASE     0x40020400     </span><span class="comment">/* 0x40020400-0x400207ff: GPIO Port B */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_GPIOC_BASE     0x40020800     </span><span class="comment">/* 0x40020800-0x40020bff: GPIO Port C */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_GPIOD_BASE     0X40020C00     </span><span class="comment">/* 0x40020c00-0x40020fff: GPIO Port D */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_GPIOE_BASE     0x40021000     </span><span class="comment">/* 0x40021000-0x400213ff: GPIO Port E */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_GPIOF_BASE     0x40021400     </span><span class="comment">/* 0x40021400-0x400217ff: GPIO Port F */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_GPIOG_BASE     0x40021800     </span><span class="comment">/* 0x40021800-0x40021bff: GPIO Port G */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_GPIOH_BASE     0x40021C00     </span><span class="comment">/* 0x40021C00-0x40021fff: GPIO Port H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_GPIOI_BASE     0x40022000     </span><span class="comment">/* 0x40022000-0x400223ff: GPIO Port I */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_CRC_BASE       0x40023000     </span><span class="comment">/* 0x40023000-0x400233ff: CRC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_RCC_BASE       0x40023800     </span><span class="comment">/* 0x40023800-0x40023bff: Reset and Clock control RCC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_FLASHIF_BASE   0x40023c00     </span><span class="comment">/* 0x40023c00-0x40023fff: Flash memory interface */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_BKPSRAM_BASE   0x40024000     </span><span class="comment">/* 0x40024000-0x40024fff: Backup SRAM (BKPSRAM) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_DMA1_BASE      0x40026000     </span><span class="comment">/* 0x40026000-0x400263ff: DMA1  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_DMA2_BASE      0x40026400     </span><span class="comment">/* 0x40026400-0x400267ff: DMA2  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_ETHERNET_BASE  0x40028000     </span><span class="comment">/* 0x40028000-0x400283ff: Ethernet MAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* 0x40028400-0x400287ff: Ethernet MAC */</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                                            <span class="comment">/* 0x40028800-0x40028bff: Ethernet MAC */</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                                            <span class="comment">/* 0x40028c00-0x40028fff: Ethernet MAC */</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                                            <span class="comment">/* 0x40029000-0x400293ff: Ethernet MAC */</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define STM32_OTGHS_BASE     0x40040000     </span><span class="comment">/* 0x40040000-0x4007ffff: USB OTG HS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_PERIPHBB_BASE  0x42000000     </span><span class="comment">/* Peripheral bit-band region */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">/* AHB2 Base Addresses **************************************************************/</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define STM32_OTGFS_BASE     0x50000000     </span><span class="comment">/* 0x50000000-0x5003ffff: USB OTG FS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_DCMI_BASE      0x50050000     </span><span class="comment">/* 0x50050000-0x500503ff: DCMI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_CRYP_BASE      0x50060000     </span><span class="comment">/* 0x50060000-0x500603ff: CRYP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HASH_BASE      0x50060400     </span><span class="comment">/* 0x50060400-0x500607ff: HASH */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_RNG_BASE       0x50060800     </span><span class="comment">/* 0x50060800-0x50060bff: RNG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">/* Cortex-M3 Base Addresses *********************************************************/</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">/* Other registers -- see armv7-m/nvic.h for standard Cortex-M3 registers in this</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment"> * address range</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define STM32_SCS_BASE      0xe000e000</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_DEBUGMCU_BASE 0xe0042000</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __ARCH_ARM_SRC_STM32_CHIP_STM32F20XXX_MEMORYMAP_H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
